
I2C bus data.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ff4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08007294  08007294  00008294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007404  08007404  00008404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800740c  0800740c  0000840c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007410  08007410  00008410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000060  24000000  08007414  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005bc  24000060  08007474  00009060  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400061c  08007474  0000961c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017994  00000000  00000000  0000908e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002521  00000000  00000000  00020a22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001038  00000000  00000000  00022f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c9e  00000000  00000000  00023f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003817c  00000000  00000000  00024c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001569c  00000000  00000000  0005cd9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001621f2  00000000  00000000  00072436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d4628  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000049e4  00000000  00000000  001d466c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006e  00000000  00000000  001d9050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800727c 	.word	0x0800727c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800727c 	.word	0x0800727c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b0c4      	sub	sp, #272	@ 0x110
 8000684:	af04      	add	r7, sp, #16
    /* MCU Initialization */
    HAL_Init();
 8000686:	f000 fd51 	bl	800112c <HAL_Init>
    SystemClock_Config();
 800068a:	f000 f88d 	bl	80007a8 <SystemClock_Config>
    MX_GPIO_Init();
 800068e:	f000 f969 	bl	8000964 <MX_GPIO_Init>
    MX_USART3_UART_Init();
 8000692:	f000 f91b 	bl	80008cc <MX_USART3_UART_Init>
    MX_HASH_Init();
 8000696:	f000 f907 	bl	80008a8 <MX_HASH_Init>

    /* Initialization Messages */
    snprintf(uart_buffer, sizeof(uart_buffer), "Starting program...\n");
 800069a:	4a39      	ldr	r2, [pc, #228]	@ (8000780 <main+0x100>)
 800069c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006a0:	4838      	ldr	r0, [pc, #224]	@ (8000784 <main+0x104>)
 80006a2:	f006 f921 	bl	80068e8 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80006a6:	4837      	ldr	r0, [pc, #220]	@ (8000784 <main+0x104>)
 80006a8:	f7ff fe1a 	bl	80002e0 <strlen>
 80006ac:	4603      	mov	r3, r0
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006b4:	4933      	ldr	r1, [pc, #204]	@ (8000784 <main+0x104>)
 80006b6:	4834      	ldr	r0, [pc, #208]	@ (8000788 <main+0x108>)
 80006b8:	f004 fffc 	bl	80056b4 <HAL_UART_Transmit>
    while (1) {
        // Read GPS and IMU Data
        gps_read_and_parse(gps_buffer);
 80006bc:	4833      	ldr	r0, [pc, #204]	@ (800078c <main+0x10c>)
 80006be:	f000 fa3b 	bl	8000b38 <gps_read_and_parse>
        icm20948_read_accel(imu_data);
 80006c2:	4833      	ldr	r0, [pc, #204]	@ (8000790 <main+0x110>)
 80006c4:	f000 fa8e 	bl	8000be4 <icm20948_read_accel>

        // Combine Data for Hashing
        char combined_data[MAX_BUFFER_SIZE];
        snprintf(combined_data, sizeof(combined_data), "GPS:%s|IMU:X=%d,Y=%d,Z=%d",
                 gps_buffer, imu_data[0], imu_data[1], imu_data[2]);
 80006c8:	4b31      	ldr	r3, [pc, #196]	@ (8000790 <main+0x110>)
 80006ca:	f9b3 3000 	ldrsh.w	r3, [r3]
        snprintf(combined_data, sizeof(combined_data), "GPS:%s|IMU:X=%d,Y=%d,Z=%d",
 80006ce:	461a      	mov	r2, r3
                 gps_buffer, imu_data[0], imu_data[1], imu_data[2]);
 80006d0:	4b2f      	ldr	r3, [pc, #188]	@ (8000790 <main+0x110>)
 80006d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
        snprintf(combined_data, sizeof(combined_data), "GPS:%s|IMU:X=%d,Y=%d,Z=%d",
 80006d6:	4619      	mov	r1, r3
                 gps_buffer, imu_data[0], imu_data[1], imu_data[2]);
 80006d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <main+0x110>)
 80006da:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        snprintf(combined_data, sizeof(combined_data), "GPS:%s|IMU:X=%d,Y=%d,Z=%d",
 80006de:	4638      	mov	r0, r7
 80006e0:	9302      	str	r3, [sp, #8]
 80006e2:	9101      	str	r1, [sp, #4]
 80006e4:	9200      	str	r2, [sp, #0]
 80006e6:	4b29      	ldr	r3, [pc, #164]	@ (800078c <main+0x10c>)
 80006e8:	4a2a      	ldr	r2, [pc, #168]	@ (8000794 <main+0x114>)
 80006ea:	21fa      	movs	r1, #250	@ 0xfa
 80006ec:	f006 f8fc 	bl	80068e8 <sniprintf>

        // Compute SHA-256 Hash
        compute_sha256(combined_data, strlen(combined_data), hash_output);
 80006f0:	463b      	mov	r3, r7
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff fdf4 	bl	80002e0 <strlen>
 80006f8:	4601      	mov	r1, r0
 80006fa:	463b      	mov	r3, r7
 80006fc:	4a26      	ldr	r2, [pc, #152]	@ (8000798 <main+0x118>)
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 fade 	bl	8000cc0 <compute_sha256>

        // Send Data Over UART
        snprintf(uart_buffer, sizeof(uart_buffer), "Data: %s\nHash: ", combined_data);
 8000704:	463b      	mov	r3, r7
 8000706:	4a25      	ldr	r2, [pc, #148]	@ (800079c <main+0x11c>)
 8000708:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800070c:	481d      	ldr	r0, [pc, #116]	@ (8000784 <main+0x104>)
 800070e:	f006 f8eb 	bl	80068e8 <sniprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000712:	481c      	ldr	r0, [pc, #112]	@ (8000784 <main+0x104>)
 8000714:	f7ff fde4 	bl	80002e0 <strlen>
 8000718:	4603      	mov	r3, r0
 800071a:	b29a      	uxth	r2, r3
 800071c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000720:	4918      	ldr	r1, [pc, #96]	@ (8000784 <main+0x104>)
 8000722:	4819      	ldr	r0, [pc, #100]	@ (8000788 <main+0x108>)
 8000724:	f004 ffc6 	bl	80056b4 <HAL_UART_Transmit>

        // Print Hash Properly
        for (int i = 0; i < 32; i++) {
 8000728:	2300      	movs	r3, #0
 800072a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800072e:	e016      	b.n	800075e <main+0xde>
            snprintf(uart_buffer, sizeof(uart_buffer), "%02x", hash_output[i]);
 8000730:	4a19      	ldr	r2, [pc, #100]	@ (8000798 <main+0x118>)
 8000732:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000736:	4413      	add	r3, r2
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	4a19      	ldr	r2, [pc, #100]	@ (80007a0 <main+0x120>)
 800073c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000740:	4810      	ldr	r0, [pc, #64]	@ (8000784 <main+0x104>)
 8000742:	f006 f8d1 	bl	80068e8 <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, 2, HAL_MAX_DELAY);
 8000746:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800074a:	2202      	movs	r2, #2
 800074c:	490d      	ldr	r1, [pc, #52]	@ (8000784 <main+0x104>)
 800074e:	480e      	ldr	r0, [pc, #56]	@ (8000788 <main+0x108>)
 8000750:	f004 ffb0 	bl	80056b4 <HAL_UART_Transmit>
        for (int i = 0; i < 32; i++) {
 8000754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000758:	3301      	adds	r3, #1
 800075a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800075e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000762:	2b1f      	cmp	r3, #31
 8000764:	dde4      	ble.n	8000730 <main+0xb0>
        }
        HAL_UART_Transmit(&huart3, (uint8_t *)"\n", 1, HAL_MAX_DELAY);
 8000766:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800076a:	2201      	movs	r2, #1
 800076c:	490d      	ldr	r1, [pc, #52]	@ (80007a4 <main+0x124>)
 800076e:	4806      	ldr	r0, [pc, #24]	@ (8000788 <main+0x108>)
 8000770:	f004 ffa0 	bl	80056b4 <HAL_UART_Transmit>

        HAL_Delay(1000);
 8000774:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000778:	f000 fd6a 	bl	8001250 <HAL_Delay>
    while (1) {
 800077c:	e79e      	b.n	80006bc <main+0x3c>
 800077e:	bf00      	nop
 8000780:	08007294 	.word	0x08007294
 8000784:	240002a4 	.word	0x240002a4
 8000788:	240000d0 	.word	0x240000d0
 800078c:	240001a8 	.word	0x240001a8
 8000790:	240004a4 	.word	0x240004a4
 8000794:	080072ac 	.word	0x080072ac
 8000798:	240004ac 	.word	0x240004ac
 800079c:	080072c8 	.word	0x080072c8
 80007a0:	080072d8 	.word	0x080072d8
 80007a4:	080072e0 	.word	0x080072e0

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b09c      	sub	sp, #112	@ 0x70
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007b2:	224c      	movs	r2, #76	@ 0x4c
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f006 f8e0 	bl	800697c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2220      	movs	r2, #32
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f006 f8da 	bl	800697c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007c8:	2002      	movs	r0, #2
 80007ca:	f002 f8d7 	bl	800297c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007ce:	2300      	movs	r3, #0
 80007d0:	603b      	str	r3, [r7, #0]
 80007d2:	4b33      	ldr	r3, [pc, #204]	@ (80008a0 <SystemClock_Config+0xf8>)
 80007d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007d6:	4a32      	ldr	r2, [pc, #200]	@ (80008a0 <SystemClock_Config+0xf8>)
 80007d8:	f023 0301 	bic.w	r3, r3, #1
 80007dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007de:	4b30      	ldr	r3, [pc, #192]	@ (80008a0 <SystemClock_Config+0xf8>)
 80007e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	603b      	str	r3, [r7, #0]
 80007e8:	4b2e      	ldr	r3, [pc, #184]	@ (80008a4 <SystemClock_Config+0xfc>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007f0:	4a2c      	ldr	r2, [pc, #176]	@ (80008a4 <SystemClock_Config+0xfc>)
 80007f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007f6:	6193      	str	r3, [r2, #24]
 80007f8:	4b2a      	ldr	r3, [pc, #168]	@ (80008a4 <SystemClock_Config+0xfc>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000804:	bf00      	nop
 8000806:	4b27      	ldr	r3, [pc, #156]	@ (80008a4 <SystemClock_Config+0xfc>)
 8000808:	699b      	ldr	r3, [r3, #24]
 800080a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800080e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000812:	d1f8      	bne.n	8000806 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000814:	2303      	movs	r3, #3
 8000816:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000818:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800081c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800081e:	2301      	movs	r3, #1
 8000820:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000822:	2340      	movs	r3, #64	@ 0x40
 8000824:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000826:	2302      	movs	r3, #2
 8000828:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800082a:	2302      	movs	r3, #2
 800082c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800082e:	2301      	movs	r3, #1
 8000830:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000832:	2318      	movs	r3, #24
 8000834:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000836:	2302      	movs	r3, #2
 8000838:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800083a:	2304      	movs	r3, #4
 800083c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800083e:	2302      	movs	r3, #2
 8000840:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000842:	230c      	movs	r3, #12
 8000844:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000846:	2300      	movs	r3, #0
 8000848:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000852:	4618      	mov	r0, r3
 8000854:	f002 f8cc 	bl	80029f0 <HAL_RCC_OscConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800085e:	f000 fa93 	bl	8000d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000862:	233f      	movs	r3, #63	@ 0x3f
 8000864:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000866:	2300      	movs	r3, #0
 8000868:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	2101      	movs	r1, #1
 8000886:	4618      	mov	r0, r3
 8000888:	f002 fd0c 	bl	80032a4 <HAL_RCC_ClockConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000892:	f000 fa79 	bl	8000d88 <Error_Handler>
  }
}
 8000896:	bf00      	nop
 8000898:	3770      	adds	r7, #112	@ 0x70
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	58000400 	.word	0x58000400
 80008a4:	58024800 	.word	0x58024800

080008a8 <MX_HASH_Init>:
  * @brief HASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_HASH_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */

  /* USER CODE END HASH_Init 1 */
  hhash.Init.DataType = HASH_DATATYPE_32B;
 80008ac:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <MX_HASH_Init+0x20>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 80008b2:	4805      	ldr	r0, [pc, #20]	@ (80008c8 <MX_HASH_Init+0x20>)
 80008b4:	f000 ffaa 	bl	800180c <HAL_HASH_Init>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_HASH_Init+0x1a>
  {
    Error_Handler();
 80008be:	f000 fa63 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN HASH_Init 2 */

  /* USER CODE END HASH_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	24000164 	.word	0x24000164

080008cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008d0:	4b22      	ldr	r3, [pc, #136]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008d2:	4a23      	ldr	r2, [pc, #140]	@ (8000960 <MX_USART3_UART_Init+0x94>)
 80008d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008d6:	4b21      	ldr	r3, [pc, #132]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008de:	4b1f      	ldr	r3, [pc, #124]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008e4:	4b1d      	ldr	r3, [pc, #116]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ea:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008f0:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008f2:	220c      	movs	r2, #12
 80008f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f6:	4b19      	ldr	r3, [pc, #100]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000902:	4b16      	ldr	r3, [pc, #88]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000908:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800090a:	2200      	movs	r2, #0
 800090c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800090e:	4b13      	ldr	r3, [pc, #76]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000914:	4811      	ldr	r0, [pc, #68]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000916:	f004 fe7d 	bl	8005614 <HAL_UART_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000920:	f000 fa32 	bl	8000d88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000924:	2100      	movs	r1, #0
 8000926:	480d      	ldr	r0, [pc, #52]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000928:	f005 ff13 	bl	8006752 <HAL_UARTEx_SetTxFifoThreshold>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000932:	f000 fa29 	bl	8000d88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000936:	2100      	movs	r1, #0
 8000938:	4808      	ldr	r0, [pc, #32]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800093a:	f005 ff48 	bl	80067ce <HAL_UARTEx_SetRxFifoThreshold>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000944:	f000 fa20 	bl	8000d88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000948:	4804      	ldr	r0, [pc, #16]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800094a:	f005 fec9 	bl	80066e0 <HAL_UARTEx_DisableFifoMode>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000954:	f000 fa18 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}
 800095c:	240000d0 	.word	0x240000d0
 8000960:	40004800 	.word	0x40004800

08000964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08e      	sub	sp, #56	@ 0x38
 8000968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	4b69      	ldr	r3, [pc, #420]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 800097c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000980:	4a67      	ldr	r2, [pc, #412]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000982:	f043 0304 	orr.w	r3, r3, #4
 8000986:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800098a:	4b65      	ldr	r3, [pc, #404]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000990:	f003 0304 	and.w	r3, r3, #4
 8000994:	623b      	str	r3, [r7, #32]
 8000996:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000998:	4b61      	ldr	r3, [pc, #388]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 800099a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800099e:	4a60      	ldr	r2, [pc, #384]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009a0:	f043 0320 	orr.w	r3, r3, #32
 80009a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009a8:	4b5d      	ldr	r3, [pc, #372]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	f003 0320 	and.w	r3, r3, #32
 80009b2:	61fb      	str	r3, [r7, #28]
 80009b4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009b6:	4b5a      	ldr	r3, [pc, #360]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009bc:	4a58      	ldr	r2, [pc, #352]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009c6:	4b56      	ldr	r3, [pc, #344]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009d0:	61bb      	str	r3, [r7, #24]
 80009d2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d4:	4b52      	ldr	r3, [pc, #328]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009da:	4a51      	ldr	r2, [pc, #324]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009e4:	4b4e      	ldr	r3, [pc, #312]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b4b      	ldr	r3, [pc, #300]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f8:	4a49      	ldr	r2, [pc, #292]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 80009fa:	f043 0302 	orr.w	r3, r3, #2
 80009fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a02:	4b47      	ldr	r3, [pc, #284]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a08:	f003 0302 	and.w	r3, r3, #2
 8000a0c:	613b      	str	r3, [r7, #16]
 8000a0e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a10:	4b43      	ldr	r3, [pc, #268]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a16:	4a42      	ldr	r2, [pc, #264]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a20:	4b3f      	ldr	r3, [pc, #252]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a26:	f003 0308 	and.w	r3, r3, #8
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a34:	4a3a      	ldr	r2, [pc, #232]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a3e:	4b38      	ldr	r3, [pc, #224]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a4c:	4b34      	ldr	r3, [pc, #208]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a52:	4a33      	ldr	r2, [pc, #204]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a54:	f043 0310 	orr.w	r3, r3, #16
 8000a58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a5c:	4b30      	ldr	r3, [pc, #192]	@ (8000b20 <MX_GPIO_Init+0x1bc>)
 8000a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a62:	f003 0310 	and.w	r3, r3, #16
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000a70:	482c      	ldr	r0, [pc, #176]	@ (8000b24 <MX_GPIO_Init+0x1c0>)
 8000a72:	f000 feb1 	bl	80017d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a7c:	482a      	ldr	r0, [pc, #168]	@ (8000b28 <MX_GPIO_Init+0x1c4>)
 8000a7e:	f000 feab 	bl	80017d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2102      	movs	r1, #2
 8000a86:	4829      	ldr	r0, [pc, #164]	@ (8000b2c <MX_GPIO_Init+0x1c8>)
 8000a88:	f000 fea6 	bl	80017d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a92:	2300      	movs	r3, #0
 8000a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4823      	ldr	r0, [pc, #140]	@ (8000b30 <MX_GPIO_Init+0x1cc>)
 8000aa2:	f000 fce9 	bl	8001478 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000aa6:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aac:	2301      	movs	r3, #1
 8000aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000abc:	4619      	mov	r1, r3
 8000abe:	4819      	ldr	r0, [pc, #100]	@ (8000b24 <MX_GPIO_Init+0x1c0>)
 8000ac0:	f000 fcda 	bl	8001478 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000ad6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ada:	4619      	mov	r1, r3
 8000adc:	4812      	ldr	r0, [pc, #72]	@ (8000b28 <MX_GPIO_Init+0x1c4>)
 8000ade:	f000 fccb 	bl	8001478 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000ae2:	2380      	movs	r3, #128	@ 0x80
 8000ae4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ae6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af4:	4619      	mov	r1, r3
 8000af6:	480f      	ldr	r0, [pc, #60]	@ (8000b34 <MX_GPIO_Init+0x1d0>)
 8000af8:	f000 fcbe 	bl	8001478 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000afc:	2302      	movs	r3, #2
 8000afe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b00:	2301      	movs	r3, #1
 8000b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b10:	4619      	mov	r1, r3
 8000b12:	4806      	ldr	r0, [pc, #24]	@ (8000b2c <MX_GPIO_Init+0x1c8>)
 8000b14:	f000 fcb0 	bl	8001478 <HAL_GPIO_Init>

}
 8000b18:	bf00      	nop
 8000b1a:	3738      	adds	r7, #56	@ 0x38
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	58024400 	.word	0x58024400
 8000b24:	58020400 	.word	0x58020400
 8000b28:	58020c00 	.word	0x58020c00
 8000b2c:	58021000 	.word	0x58021000
 8000b30:	58020800 	.word	0x58020800
 8000b34:	58021800 	.word	0x58021800

08000b38 <gps_read_and_parse>:

/* USER CODE BEGIN 4 */

// Function to initialize ICM20948
/* GPS Read and Parse */
void gps_read_and_parse(char *gps_buffer) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b0c4      	sub	sp, #272	@ 0x110
 8000b3c:	af02      	add	r7, sp, #8
 8000b3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000b46:	6018      	str	r0, [r3, #0]
    uint8_t buffer[MAX_BUFFER_SIZE];
    memset(buffer, 0, sizeof(buffer));
 8000b48:	f107 0308 	add.w	r3, r7, #8
 8000b4c:	22fa      	movs	r2, #250	@ 0xfa
 8000b4e:	2100      	movs	r1, #0
 8000b50:	4618      	mov	r0, r3
 8000b52:	f005 ff13 	bl	800697c <memset>

    // Attempt to read from GPS over I2C
    if (HAL_I2C_Master_Receive(&hi2c2, GPS_ADDR << 1, buffer, sizeof(buffer), HAL_MAX_DELAY) != HAL_OK) {
 8000b56:	f107 0208 	add.w	r2, r7, #8
 8000b5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	23fa      	movs	r3, #250	@ 0xfa
 8000b62:	2120      	movs	r1, #32
 8000b64:	481a      	ldr	r0, [pc, #104]	@ (8000bd0 <gps_read_and_parse+0x98>)
 8000b66:	f001 fb6d 	bl	8002244 <HAL_I2C_Master_Receive>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d009      	beq.n	8000b84 <gps_read_and_parse+0x4c>
        snprintf(gps_buffer, MAX_BUFFER_SIZE, "GPS read failed.");
 8000b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000b78:	4a16      	ldr	r2, [pc, #88]	@ (8000bd4 <gps_read_and_parse+0x9c>)
 8000b7a:	21fa      	movs	r1, #250	@ 0xfa
 8000b7c:	6818      	ldr	r0, [r3, #0]
 8000b7e:	f005 feb3 	bl	80068e8 <sniprintf>
 8000b82:	e020      	b.n	8000bc6 <gps_read_and_parse+0x8e>
        return;
    }

    char *gnrmc = strstr((char *)buffer, "GNRMC");
 8000b84:	f107 0308 	add.w	r3, r7, #8
 8000b88:	4913      	ldr	r1, [pc, #76]	@ (8000bd8 <gps_read_and_parse+0xa0>)
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f005 fee0 	bl	8006950 <strstr>
 8000b90:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    if (gnrmc) {
 8000b94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d00b      	beq.n	8000bb4 <gps_read_and_parse+0x7c>
        snprintf(gps_buffer, MAX_BUFFER_SIZE, "%s", gnrmc);
 8000b9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000ba0:	f5a3 7082 	sub.w	r0, r3, #260	@ 0x104
 8000ba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8000bdc <gps_read_and_parse+0xa4>)
 8000baa:	21fa      	movs	r1, #250	@ 0xfa
 8000bac:	6800      	ldr	r0, [r0, #0]
 8000bae:	f005 fe9b 	bl	80068e8 <sniprintf>
 8000bb2:	e008      	b.n	8000bc6 <gps_read_and_parse+0x8e>
    } else {
        snprintf(gps_buffer, MAX_BUFFER_SIZE, "No GNRMC data found.");
 8000bb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000bb8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000bbc:	4a08      	ldr	r2, [pc, #32]	@ (8000be0 <gps_read_and_parse+0xa8>)
 8000bbe:	21fa      	movs	r1, #250	@ 0xfa
 8000bc0:	6818      	ldr	r0, [r3, #0]
 8000bc2:	f005 fe91 	bl	80068e8 <sniprintf>
    }
}
 8000bc6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	2400007c 	.word	0x2400007c
 8000bd4:	080072e4 	.word	0x080072e4
 8000bd8:	080072f8 	.word	0x080072f8
 8000bdc:	08007300 	.word	0x08007300
 8000be0:	08007304 	.word	0x08007304

08000be4 <icm20948_read_accel>:
    reg[1] = 0x00;
    HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR << 1, reg, 2, HAL_MAX_DELAY);
}

/* Read IMU Data */
void icm20948_read_accel(int16_t *accel_data) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b088      	sub	sp, #32
 8000be8:	af02      	add	r7, sp, #8
 8000bea:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];
    uint8_t reg = ACCEL_XOUT_H;
 8000bec:	232d      	movs	r3, #45	@ 0x2d
 8000bee:	73fb      	strb	r3, [r7, #15]

    if (HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR << 1, &reg, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000bf0:	f107 020f 	add.w	r2, r7, #15
 8000bf4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	21d2      	movs	r1, #210	@ 0xd2
 8000bfe:	482b      	ldr	r0, [pc, #172]	@ (8000cac <icm20948_read_accel+0xc8>)
 8000c00:	f001 fa08 	bl	8002014 <HAL_I2C_Master_Transmit>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d011      	beq.n	8000c2e <icm20948_read_accel+0x4a>
        snprintf(uart_buffer, sizeof(uart_buffer), "IMU read failed.\n");
 8000c0a:	4a29      	ldr	r2, [pc, #164]	@ (8000cb0 <icm20948_read_accel+0xcc>)
 8000c0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c10:	4828      	ldr	r0, [pc, #160]	@ (8000cb4 <icm20948_read_accel+0xd0>)
 8000c12:	f005 fe69 	bl	80068e8 <sniprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000c16:	4827      	ldr	r0, [pc, #156]	@ (8000cb4 <icm20948_read_accel+0xd0>)
 8000c18:	f7ff fb62 	bl	80002e0 <strlen>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c24:	4923      	ldr	r1, [pc, #140]	@ (8000cb4 <icm20948_read_accel+0xd0>)
 8000c26:	4824      	ldr	r0, [pc, #144]	@ (8000cb8 <icm20948_read_accel+0xd4>)
 8000c28:	f004 fd44 	bl	80056b4 <HAL_UART_Transmit>
        return;
 8000c2c:	e03b      	b.n	8000ca6 <icm20948_read_accel+0xc2>
    }

    if (HAL_I2C_Master_Receive(&hi2c2, IMU_ADDR << 1, buffer, 6, HAL_MAX_DELAY) != HAL_OK) {
 8000c2e:	f107 0210 	add.w	r2, r7, #16
 8000c32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	2306      	movs	r3, #6
 8000c3a:	21d2      	movs	r1, #210	@ 0xd2
 8000c3c:	481b      	ldr	r0, [pc, #108]	@ (8000cac <icm20948_read_accel+0xc8>)
 8000c3e:	f001 fb01 	bl	8002244 <HAL_I2C_Master_Receive>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d011      	beq.n	8000c6c <icm20948_read_accel+0x88>
        snprintf(uart_buffer, sizeof(uart_buffer), "IMU receive failed.\n");
 8000c48:	4a1c      	ldr	r2, [pc, #112]	@ (8000cbc <icm20948_read_accel+0xd8>)
 8000c4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c4e:	4819      	ldr	r0, [pc, #100]	@ (8000cb4 <icm20948_read_accel+0xd0>)
 8000c50:	f005 fe4a 	bl	80068e8 <sniprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000c54:	4817      	ldr	r0, [pc, #92]	@ (8000cb4 <icm20948_read_accel+0xd0>)
 8000c56:	f7ff fb43 	bl	80002e0 <strlen>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	b29a      	uxth	r2, r3
 8000c5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c62:	4914      	ldr	r1, [pc, #80]	@ (8000cb4 <icm20948_read_accel+0xd0>)
 8000c64:	4814      	ldr	r0, [pc, #80]	@ (8000cb8 <icm20948_read_accel+0xd4>)
 8000c66:	f004 fd25 	bl	80056b4 <HAL_UART_Transmit>
        return;
 8000c6a:	e01c      	b.n	8000ca6 <icm20948_read_accel+0xc2>
    }

    accel_data[0] = (buffer[0] << 8) | buffer[1];
 8000c6c:	7c3b      	ldrb	r3, [r7, #16]
 8000c6e:	021b      	lsls	r3, r3, #8
 8000c70:	b21a      	sxth	r2, r3
 8000c72:	7c7b      	ldrb	r3, [r7, #17]
 8000c74:	b21b      	sxth	r3, r3
 8000c76:	4313      	orrs	r3, r2
 8000c78:	b21a      	sxth	r2, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	801a      	strh	r2, [r3, #0]
    accel_data[1] = (buffer[2] << 8) | buffer[3];
 8000c7e:	7cbb      	ldrb	r3, [r7, #18]
 8000c80:	021b      	lsls	r3, r3, #8
 8000c82:	b219      	sxth	r1, r3
 8000c84:	7cfb      	ldrb	r3, [r7, #19]
 8000c86:	b21a      	sxth	r2, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	3302      	adds	r3, #2
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	b212      	sxth	r2, r2
 8000c90:	801a      	strh	r2, [r3, #0]
    accel_data[2] = (buffer[4] << 8) | buffer[5];
 8000c92:	7d3b      	ldrb	r3, [r7, #20]
 8000c94:	021b      	lsls	r3, r3, #8
 8000c96:	b219      	sxth	r1, r3
 8000c98:	7d7b      	ldrb	r3, [r7, #21]
 8000c9a:	b21a      	sxth	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3304      	adds	r3, #4
 8000ca0:	430a      	orrs	r2, r1
 8000ca2:	b212      	sxth	r2, r2
 8000ca4:	801a      	strh	r2, [r3, #0]
}
 8000ca6:	3718      	adds	r7, #24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	2400007c 	.word	0x2400007c
 8000cb0:	0800731c 	.word	0x0800731c
 8000cb4:	240002a4 	.word	0x240002a4
 8000cb8:	240000d0 	.word	0x240000d0
 8000cbc:	08007330 	.word	0x08007330

08000cc0 <compute_sha256>:


/* Compute SHA-256 */
void compute_sha256(const char *input_data, size_t data_len, uint8_t *hash_output) {
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af02      	add	r7, sp, #8
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
    HAL_HASH_DeInit(&hhash);  // Reset the HASH peripheral
 8000ccc:	4828      	ldr	r0, [pc, #160]	@ (8000d70 <compute_sha256+0xb0>)
 8000cce:	f000 fdf1 	bl	80018b4 <HAL_HASH_DeInit>

    if (HAL_HASH_Init(&hhash) != HAL_OK) {
 8000cd2:	4827      	ldr	r0, [pc, #156]	@ (8000d70 <compute_sha256+0xb0>)
 8000cd4:	f000 fd9a 	bl	800180c <HAL_HASH_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d011      	beq.n	8000d02 <compute_sha256+0x42>
        snprintf(uart_buffer, sizeof(uart_buffer), "HASH Init failed.\n");
 8000cde:	4a25      	ldr	r2, [pc, #148]	@ (8000d74 <compute_sha256+0xb4>)
 8000ce0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ce4:	4824      	ldr	r0, [pc, #144]	@ (8000d78 <compute_sha256+0xb8>)
 8000ce6:	f005 fdff 	bl	80068e8 <sniprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000cea:	4823      	ldr	r0, [pc, #140]	@ (8000d78 <compute_sha256+0xb8>)
 8000cec:	f7ff faf8 	bl	80002e0 <strlen>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	b29a      	uxth	r2, r3
 8000cf4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cf8:	491f      	ldr	r1, [pc, #124]	@ (8000d78 <compute_sha256+0xb8>)
 8000cfa:	4820      	ldr	r0, [pc, #128]	@ (8000d7c <compute_sha256+0xbc>)
 8000cfc:	f004 fcda 	bl	80056b4 <HAL_UART_Transmit>
        return;
 8000d00:	e033      	b.n	8000d6a <compute_sha256+0xaa>
    }

    // Ensure hash_output is cleared before computation
    memset(hash_output, 0, 32);
 8000d02:	2220      	movs	r2, #32
 8000d04:	2100      	movs	r1, #0
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f005 fe38 	bl	800697c <memset>

    if (HAL_HASHEx_SHA256_Start(&hhash, (uint8_t *)input_data, data_len, hash_output, HAL_MAX_DELAY) != HAL_OK) {
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	68ba      	ldr	r2, [r7, #8]
 8000d16:	68f9      	ldr	r1, [r7, #12]
 8000d18:	4815      	ldr	r0, [pc, #84]	@ (8000d70 <compute_sha256+0xb0>)
 8000d1a:	f001 f963 	bl	8001fe4 <HAL_HASHEx_SHA256_Start>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d011      	beq.n	8000d48 <compute_sha256+0x88>
        snprintf(uart_buffer, sizeof(uart_buffer), "Hash computation failed.\n");
 8000d24:	4a16      	ldr	r2, [pc, #88]	@ (8000d80 <compute_sha256+0xc0>)
 8000d26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d2a:	4813      	ldr	r0, [pc, #76]	@ (8000d78 <compute_sha256+0xb8>)
 8000d2c:	f005 fddc 	bl	80068e8 <sniprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000d30:	4811      	ldr	r0, [pc, #68]	@ (8000d78 <compute_sha256+0xb8>)
 8000d32:	f7ff fad5 	bl	80002e0 <strlen>
 8000d36:	4603      	mov	r3, r0
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d3e:	490e      	ldr	r1, [pc, #56]	@ (8000d78 <compute_sha256+0xb8>)
 8000d40:	480e      	ldr	r0, [pc, #56]	@ (8000d7c <compute_sha256+0xbc>)
 8000d42:	f004 fcb7 	bl	80056b4 <HAL_UART_Transmit>
        return;
 8000d46:	e010      	b.n	8000d6a <compute_sha256+0xaa>
    }

    snprintf(uart_buffer, sizeof(uart_buffer), "Hash computation successful.\n");
 8000d48:	4a0e      	ldr	r2, [pc, #56]	@ (8000d84 <compute_sha256+0xc4>)
 8000d4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d4e:	480a      	ldr	r0, [pc, #40]	@ (8000d78 <compute_sha256+0xb8>)
 8000d50:	f005 fdca 	bl	80068e8 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000d54:	4808      	ldr	r0, [pc, #32]	@ (8000d78 <compute_sha256+0xb8>)
 8000d56:	f7ff fac3 	bl	80002e0 <strlen>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	b29a      	uxth	r2, r3
 8000d5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d62:	4905      	ldr	r1, [pc, #20]	@ (8000d78 <compute_sha256+0xb8>)
 8000d64:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <compute_sha256+0xbc>)
 8000d66:	f004 fca5 	bl	80056b4 <HAL_UART_Transmit>
}
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	24000164 	.word	0x24000164
 8000d74:	08007348 	.word	0x08007348
 8000d78:	240002a4 	.word	0x240002a4
 8000d7c:	240000d0 	.word	0x240000d0
 8000d80:	0800735c 	.word	0x0800735c
 8000d84:	08007378 	.word	0x08007378

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <Error_Handler+0x8>

08000d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc4 <HAL_MspInit+0x30>)
 8000d9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000da0:	4a08      	ldr	r2, [pc, #32]	@ (8000dc4 <HAL_MspInit+0x30>)
 8000da2:	f043 0302 	orr.w	r3, r3, #2
 8000da6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000daa:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <HAL_MspInit+0x30>)
 8000dac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000db0:	f003 0302 	and.w	r3, r3, #2
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	58024400 	.word	0x58024400

08000dc8 <HAL_HASH_MspInit>:
* This function configures the hardware resources used in this example
* @param hhash: HASH handle pointer
* @retval None
*/
void HAL_HASH_MspInit(HASH_HandleTypeDef* hhash)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HASH_MspInit 0 */

  /* USER CODE END HASH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HASH_CLK_ENABLE();
 8000dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000dfc <HAL_HASH_MspInit+0x34>)
 8000dd2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000dd6:	4a09      	ldr	r2, [pc, #36]	@ (8000dfc <HAL_HASH_MspInit+0x34>)
 8000dd8:	f043 0320 	orr.w	r3, r3, #32
 8000ddc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8000de0:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <HAL_HASH_MspInit+0x34>)
 8000de2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000de6:	f003 0320 	and.w	r3, r3, #32
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HASH_MspInit 1 */

  /* USER CODE END HASH_MspInit 1 */

}
 8000dee:	bf00      	nop
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	58024400 	.word	0x58024400

08000e00 <HAL_HASH_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hhash: HASH handle pointer
* @retval None
*/
void HAL_HASH_MspDeInit(HASH_HandleTypeDef* hhash)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HASH_MspDeInit 0 */

  /* USER CODE END HASH_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_HASH_CLK_DISABLE();
 8000e08:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <HAL_HASH_MspDeInit+0x24>)
 8000e0a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000e0e:	4a05      	ldr	r2, [pc, #20]	@ (8000e24 <HAL_HASH_MspDeInit+0x24>)
 8000e10:	f023 0320 	bic.w	r3, r3, #32
 8000e14:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  /* USER CODE BEGIN HASH_MspDeInit 1 */

  /* USER CODE END HASH_MspDeInit 1 */

}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	58024400 	.word	0x58024400

08000e28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b0ba      	sub	sp, #232	@ 0xe8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e30:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e40:	f107 0310 	add.w	r3, r7, #16
 8000e44:	22c0      	movs	r2, #192	@ 0xc0
 8000e46:	2100      	movs	r1, #0
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f005 fd97 	bl	800697c <memset>
  if(huart->Instance==USART3)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a27      	ldr	r2, [pc, #156]	@ (8000ef0 <HAL_UART_MspInit+0xc8>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d146      	bne.n	8000ee6 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e58:	f04f 0202 	mov.w	r2, #2
 8000e5c:	f04f 0300 	mov.w	r3, #0
 8000e60:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e6a:	f107 0310 	add.w	r3, r7, #16
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f002 fda4 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e7a:	f7ff ff85 	bl	8000d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef4 <HAL_UART_MspInit+0xcc>)
 8000e80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e84:	4a1b      	ldr	r2, [pc, #108]	@ (8000ef4 <HAL_UART_MspInit+0xcc>)
 8000e86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e8a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e8e:	4b19      	ldr	r3, [pc, #100]	@ (8000ef4 <HAL_UART_MspInit+0xcc>)
 8000e90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9c:	4b15      	ldr	r3, [pc, #84]	@ (8000ef4 <HAL_UART_MspInit+0xcc>)
 8000e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea2:	4a14      	ldr	r2, [pc, #80]	@ (8000ef4 <HAL_UART_MspInit+0xcc>)
 8000ea4:	f043 0308 	orr.w	r3, r3, #8
 8000ea8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eac:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <HAL_UART_MspInit+0xcc>)
 8000eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000eba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ed4:	2307      	movs	r3, #7
 8000ed6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eda:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <HAL_UART_MspInit+0xd0>)
 8000ee2:	f000 fac9 	bl	8001478 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ee6:	bf00      	nop
 8000ee8:	37e8      	adds	r7, #232	@ 0xe8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40004800 	.word	0x40004800
 8000ef4:	58024400 	.word	0x58024400
 8000ef8:	58020c00 	.word	0x58020c00

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <NMI_Handler+0x4>

08000f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <HardFault_Handler+0x4>

08000f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <MemManage_Handler+0x4>

08000f14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <BusFault_Handler+0x4>

08000f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <UsageFault_Handler+0x4>

08000f24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f52:	f000 f95d 	bl	8001210 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f64:	4a14      	ldr	r2, [pc, #80]	@ (8000fb8 <_sbrk+0x5c>)
 8000f66:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <_sbrk+0x60>)
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f70:	4b13      	ldr	r3, [pc, #76]	@ (8000fc0 <_sbrk+0x64>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d102      	bne.n	8000f7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f78:	4b11      	ldr	r3, [pc, #68]	@ (8000fc0 <_sbrk+0x64>)
 8000f7a:	4a12      	ldr	r2, [pc, #72]	@ (8000fc4 <_sbrk+0x68>)
 8000f7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f7e:	4b10      	ldr	r3, [pc, #64]	@ (8000fc0 <_sbrk+0x64>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d207      	bcs.n	8000f9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f8c:	f005 fcfe 	bl	800698c <__errno>
 8000f90:	4603      	mov	r3, r0
 8000f92:	220c      	movs	r2, #12
 8000f94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f9a:	e009      	b.n	8000fb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <_sbrk+0x64>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fa2:	4b07      	ldr	r3, [pc, #28]	@ (8000fc0 <_sbrk+0x64>)
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4413      	add	r3, r2
 8000faa:	4a05      	ldr	r2, [pc, #20]	@ (8000fc0 <_sbrk+0x64>)
 8000fac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fae:	68fb      	ldr	r3, [r7, #12]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3718      	adds	r7, #24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	24080000 	.word	0x24080000
 8000fbc:	00000400 	.word	0x00000400
 8000fc0:	240004cc 	.word	0x240004cc
 8000fc4:	24000620 	.word	0x24000620

08000fc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fcc:	4b37      	ldr	r3, [pc, #220]	@ (80010ac <SystemInit+0xe4>)
 8000fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fd2:	4a36      	ldr	r2, [pc, #216]	@ (80010ac <SystemInit+0xe4>)
 8000fd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fdc:	4b34      	ldr	r3, [pc, #208]	@ (80010b0 <SystemInit+0xe8>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 030f 	and.w	r3, r3, #15
 8000fe4:	2b06      	cmp	r3, #6
 8000fe6:	d807      	bhi.n	8000ff8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fe8:	4b31      	ldr	r3, [pc, #196]	@ (80010b0 <SystemInit+0xe8>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f023 030f 	bic.w	r3, r3, #15
 8000ff0:	4a2f      	ldr	r2, [pc, #188]	@ (80010b0 <SystemInit+0xe8>)
 8000ff2:	f043 0307 	orr.w	r3, r3, #7
 8000ff6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80010b4 <SystemInit+0xec>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a2d      	ldr	r2, [pc, #180]	@ (80010b4 <SystemInit+0xec>)
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001004:	4b2b      	ldr	r3, [pc, #172]	@ (80010b4 <SystemInit+0xec>)
 8001006:	2200      	movs	r2, #0
 8001008:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800100a:	4b2a      	ldr	r3, [pc, #168]	@ (80010b4 <SystemInit+0xec>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	4929      	ldr	r1, [pc, #164]	@ (80010b4 <SystemInit+0xec>)
 8001010:	4b29      	ldr	r3, [pc, #164]	@ (80010b8 <SystemInit+0xf0>)
 8001012:	4013      	ands	r3, r2
 8001014:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001016:	4b26      	ldr	r3, [pc, #152]	@ (80010b0 <SystemInit+0xe8>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0308 	and.w	r3, r3, #8
 800101e:	2b00      	cmp	r3, #0
 8001020:	d007      	beq.n	8001032 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001022:	4b23      	ldr	r3, [pc, #140]	@ (80010b0 <SystemInit+0xe8>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f023 030f 	bic.w	r3, r3, #15
 800102a:	4a21      	ldr	r2, [pc, #132]	@ (80010b0 <SystemInit+0xe8>)
 800102c:	f043 0307 	orr.w	r3, r3, #7
 8001030:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001032:	4b20      	ldr	r3, [pc, #128]	@ (80010b4 <SystemInit+0xec>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001038:	4b1e      	ldr	r3, [pc, #120]	@ (80010b4 <SystemInit+0xec>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800103e:	4b1d      	ldr	r3, [pc, #116]	@ (80010b4 <SystemInit+0xec>)
 8001040:	2200      	movs	r2, #0
 8001042:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001044:	4b1b      	ldr	r3, [pc, #108]	@ (80010b4 <SystemInit+0xec>)
 8001046:	4a1d      	ldr	r2, [pc, #116]	@ (80010bc <SystemInit+0xf4>)
 8001048:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800104a:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <SystemInit+0xec>)
 800104c:	4a1c      	ldr	r2, [pc, #112]	@ (80010c0 <SystemInit+0xf8>)
 800104e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001050:	4b18      	ldr	r3, [pc, #96]	@ (80010b4 <SystemInit+0xec>)
 8001052:	4a1c      	ldr	r2, [pc, #112]	@ (80010c4 <SystemInit+0xfc>)
 8001054:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001056:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <SystemInit+0xec>)
 8001058:	2200      	movs	r2, #0
 800105a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800105c:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <SystemInit+0xec>)
 800105e:	4a19      	ldr	r2, [pc, #100]	@ (80010c4 <SystemInit+0xfc>)
 8001060:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001062:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <SystemInit+0xec>)
 8001064:	2200      	movs	r2, #0
 8001066:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001068:	4b12      	ldr	r3, [pc, #72]	@ (80010b4 <SystemInit+0xec>)
 800106a:	4a16      	ldr	r2, [pc, #88]	@ (80010c4 <SystemInit+0xfc>)
 800106c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800106e:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <SystemInit+0xec>)
 8001070:	2200      	movs	r2, #0
 8001072:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <SystemInit+0xec>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a0e      	ldr	r2, [pc, #56]	@ (80010b4 <SystemInit+0xec>)
 800107a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800107e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001080:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <SystemInit+0xec>)
 8001082:	2200      	movs	r2, #0
 8001084:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <SystemInit+0x100>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <SystemInit+0x104>)
 800108c:	4013      	ands	r3, r2
 800108e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001092:	d202      	bcs.n	800109a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001094:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <SystemInit+0x108>)
 8001096:	2201      	movs	r2, #1
 8001098:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <SystemInit+0x10c>)
 800109c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80010a0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000ed00 	.word	0xe000ed00
 80010b0:	52002000 	.word	0x52002000
 80010b4:	58024400 	.word	0x58024400
 80010b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80010bc:	02020200 	.word	0x02020200
 80010c0:	01ff0000 	.word	0x01ff0000
 80010c4:	01010280 	.word	0x01010280
 80010c8:	5c001000 	.word	0x5c001000
 80010cc:	ffff0000 	.word	0xffff0000
 80010d0:	51008108 	.word	0x51008108
 80010d4:	52004000 	.word	0x52004000

080010d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001110 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010dc:	f7ff ff74 	bl	8000fc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e0:	480c      	ldr	r0, [pc, #48]	@ (8001114 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010e2:	490d      	ldr	r1, [pc, #52]	@ (8001118 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010e4:	4a0d      	ldr	r2, [pc, #52]	@ (800111c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e8:	e002      	b.n	80010f0 <LoopCopyDataInit>

080010ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ee:	3304      	adds	r3, #4

080010f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f4:	d3f9      	bcc.n	80010ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001124 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010fc:	e001      	b.n	8001102 <LoopFillZerobss>

080010fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001100:	3204      	adds	r2, #4

08001102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001104:	d3fb      	bcc.n	80010fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001106:	f005 fc47 	bl	8006998 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800110a:	f7ff fab9 	bl	8000680 <main>
  bx  lr
 800110e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001110:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001114:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001118:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 800111c:	08007414 	.word	0x08007414
  ldr r2, =_sbss
 8001120:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001124:	2400061c 	.word	0x2400061c

08001128 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC3_IRQHandler>
	...

0800112c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001132:	2003      	movs	r0, #3
 8001134:	f000 f96e 	bl	8001414 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001138:	f002 fa6a 	bl	8003610 <HAL_RCC_GetSysClockFreq>
 800113c:	4602      	mov	r2, r0
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <HAL_Init+0x68>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	f003 030f 	and.w	r3, r3, #15
 8001148:	4913      	ldr	r1, [pc, #76]	@ (8001198 <HAL_Init+0x6c>)
 800114a:	5ccb      	ldrb	r3, [r1, r3]
 800114c:	f003 031f 	and.w	r3, r3, #31
 8001150:	fa22 f303 	lsr.w	r3, r2, r3
 8001154:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001156:	4b0f      	ldr	r3, [pc, #60]	@ (8001194 <HAL_Init+0x68>)
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <HAL_Init+0x6c>)
 8001160:	5cd3      	ldrb	r3, [r2, r3]
 8001162:	f003 031f 	and.w	r3, r3, #31
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	fa22 f303 	lsr.w	r3, r2, r3
 800116c:	4a0b      	ldr	r2, [pc, #44]	@ (800119c <HAL_Init+0x70>)
 800116e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001170:	4a0b      	ldr	r2, [pc, #44]	@ (80011a0 <HAL_Init+0x74>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001176:	2000      	movs	r0, #0
 8001178:	f000 f814 	bl	80011a4 <HAL_InitTick>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e002      	b.n	800118c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001186:	f7ff fe05 	bl	8000d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	58024400 	.word	0x58024400
 8001198:	08007398 	.word	0x08007398
 800119c:	24000004 	.word	0x24000004
 80011a0:	24000000 	.word	0x24000000

080011a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011ac:	4b15      	ldr	r3, [pc, #84]	@ (8001204 <HAL_InitTick+0x60>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d101      	bne.n	80011b8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e021      	b.n	80011fc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011b8:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <HAL_InitTick+0x64>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <HAL_InitTick+0x60>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	4619      	mov	r1, r3
 80011c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 f945 	bl	800145e <HAL_SYSTICK_Config>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e00e      	b.n	80011fc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b0f      	cmp	r3, #15
 80011e2:	d80a      	bhi.n	80011fa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e4:	2200      	movs	r2, #0
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011ec:	f000 f91d 	bl	800142a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f0:	4a06      	ldr	r2, [pc, #24]	@ (800120c <HAL_InitTick+0x68>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011f6:	2300      	movs	r3, #0
 80011f8:	e000      	b.n	80011fc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	2400000c 	.word	0x2400000c
 8001208:	24000000 	.word	0x24000000
 800120c:	24000008 	.word	0x24000008

08001210 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <HAL_IncTick+0x20>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	461a      	mov	r2, r3
 800121a:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <HAL_IncTick+0x24>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4413      	add	r3, r2
 8001220:	4a04      	ldr	r2, [pc, #16]	@ (8001234 <HAL_IncTick+0x24>)
 8001222:	6013      	str	r3, [r2, #0]
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	2400000c 	.word	0x2400000c
 8001234:	240004d0 	.word	0x240004d0

08001238 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  return uwTick;
 800123c:	4b03      	ldr	r3, [pc, #12]	@ (800124c <HAL_GetTick+0x14>)
 800123e:	681b      	ldr	r3, [r3, #0]
}
 8001240:	4618      	mov	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	240004d0 	.word	0x240004d0

08001250 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001258:	f7ff ffee 	bl	8001238 <HAL_GetTick>
 800125c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001268:	d005      	beq.n	8001276 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126a:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <HAL_Delay+0x44>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	461a      	mov	r2, r3
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4413      	add	r3, r2
 8001274:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001276:	bf00      	nop
 8001278:	f7ff ffde 	bl	8001238 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	429a      	cmp	r2, r3
 8001286:	d8f7      	bhi.n	8001278 <HAL_Delay+0x28>
  {
  }
}
 8001288:	bf00      	nop
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2400000c 	.word	0x2400000c

08001298 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800129c:	4b03      	ldr	r3, [pc, #12]	@ (80012ac <HAL_GetREVID+0x14>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	0c1b      	lsrs	r3, r3, #16
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	5c001000 	.word	0x5c001000

080012b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c0:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <__NVIC_SetPriorityGrouping+0x40>)
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012cc:	4013      	ands	r3, r2
 80012ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012d8:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <__NVIC_SetPriorityGrouping+0x44>)
 80012da:	4313      	orrs	r3, r2
 80012dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012de:	4a04      	ldr	r2, [pc, #16]	@ (80012f0 <__NVIC_SetPriorityGrouping+0x40>)
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	60d3      	str	r3, [r2, #12]
}
 80012e4:	bf00      	nop
 80012e6:	3714      	adds	r7, #20
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	e000ed00 	.word	0xe000ed00
 80012f4:	05fa0000 	.word	0x05fa0000

080012f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012fc:	4b04      	ldr	r3, [pc, #16]	@ (8001310 <__NVIC_GetPriorityGrouping+0x18>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	0a1b      	lsrs	r3, r3, #8
 8001302:	f003 0307 	and.w	r3, r3, #7
}
 8001306:	4618      	mov	r0, r3
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	6039      	str	r1, [r7, #0]
 800131e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001320:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001324:	2b00      	cmp	r3, #0
 8001326:	db0a      	blt.n	800133e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	b2da      	uxtb	r2, r3
 800132c:	490c      	ldr	r1, [pc, #48]	@ (8001360 <__NVIC_SetPriority+0x4c>)
 800132e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001332:	0112      	lsls	r2, r2, #4
 8001334:	b2d2      	uxtb	r2, r2
 8001336:	440b      	add	r3, r1
 8001338:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800133c:	e00a      	b.n	8001354 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4908      	ldr	r1, [pc, #32]	@ (8001364 <__NVIC_SetPriority+0x50>)
 8001344:	88fb      	ldrh	r3, [r7, #6]
 8001346:	f003 030f 	and.w	r3, r3, #15
 800134a:	3b04      	subs	r3, #4
 800134c:	0112      	lsls	r2, r2, #4
 800134e:	b2d2      	uxtb	r2, r2
 8001350:	440b      	add	r3, r1
 8001352:	761a      	strb	r2, [r3, #24]
}
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	e000e100 	.word	0xe000e100
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001368:	b480      	push	{r7}
 800136a:	b089      	sub	sp, #36	@ 0x24
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	f1c3 0307 	rsb	r3, r3, #7
 8001382:	2b04      	cmp	r3, #4
 8001384:	bf28      	it	cs
 8001386:	2304      	movcs	r3, #4
 8001388:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	3304      	adds	r3, #4
 800138e:	2b06      	cmp	r3, #6
 8001390:	d902      	bls.n	8001398 <NVIC_EncodePriority+0x30>
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	3b03      	subs	r3, #3
 8001396:	e000      	b.n	800139a <NVIC_EncodePriority+0x32>
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800139c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	43da      	mvns	r2, r3
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	401a      	ands	r2, r3
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	fa01 f303 	lsl.w	r3, r1, r3
 80013ba:	43d9      	mvns	r1, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c0:	4313      	orrs	r3, r2
         );
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3724      	adds	r7, #36	@ 0x24
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3b01      	subs	r3, #1
 80013dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013e0:	d301      	bcc.n	80013e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013e2:	2301      	movs	r3, #1
 80013e4:	e00f      	b.n	8001406 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001410 <SysTick_Config+0x40>)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3b01      	subs	r3, #1
 80013ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ee:	210f      	movs	r1, #15
 80013f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013f4:	f7ff ff8e 	bl	8001314 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <SysTick_Config+0x40>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013fe:	4b04      	ldr	r3, [pc, #16]	@ (8001410 <SysTick_Config+0x40>)
 8001400:	2207      	movs	r2, #7
 8001402:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	e000e010 	.word	0xe000e010

08001414 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff ff47 	bl	80012b0 <__NVIC_SetPriorityGrouping>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b086      	sub	sp, #24
 800142e:	af00      	add	r7, sp, #0
 8001430:	4603      	mov	r3, r0
 8001432:	60b9      	str	r1, [r7, #8]
 8001434:	607a      	str	r2, [r7, #4]
 8001436:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001438:	f7ff ff5e 	bl	80012f8 <__NVIC_GetPriorityGrouping>
 800143c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	68b9      	ldr	r1, [r7, #8]
 8001442:	6978      	ldr	r0, [r7, #20]
 8001444:	f7ff ff90 	bl	8001368 <NVIC_EncodePriority>
 8001448:	4602      	mov	r2, r0
 800144a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800144e:	4611      	mov	r1, r2
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ff5f 	bl	8001314 <__NVIC_SetPriority>
}
 8001456:	bf00      	nop
 8001458:	3718      	adds	r7, #24
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	b082      	sub	sp, #8
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff ffb2 	bl	80013d0 <SysTick_Config>
 800146c:	4603      	mov	r3, r0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001478:	b480      	push	{r7}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001486:	4b89      	ldr	r3, [pc, #548]	@ (80016ac <HAL_GPIO_Init+0x234>)
 8001488:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800148a:	e194      	b.n	80017b6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	2101      	movs	r1, #1
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	fa01 f303 	lsl.w	r3, r1, r3
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	f000 8186 	beq.w	80017b0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 0303 	and.w	r3, r3, #3
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d005      	beq.n	80014bc <HAL_GPIO_Init+0x44>
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f003 0303 	and.w	r3, r3, #3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d130      	bne.n	800151e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	2203      	movs	r2, #3
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014f2:	2201      	movs	r2, #1
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	091b      	lsrs	r3, r3, #4
 8001508:	f003 0201 	and.w	r2, r3, #1
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4313      	orrs	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f003 0303 	and.w	r3, r3, #3
 8001526:	2b03      	cmp	r3, #3
 8001528:	d017      	beq.n	800155a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	2203      	movs	r2, #3
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	2b02      	cmp	r3, #2
 8001564:	d123      	bne.n	80015ae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	08da      	lsrs	r2, r3, #3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3208      	adds	r2, #8
 800156e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001572:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	220f      	movs	r2, #15
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	43db      	mvns	r3, r3
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	4013      	ands	r3, r2
 8001588:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	691a      	ldr	r2, [r3, #16]
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	f003 0307 	and.w	r3, r3, #7
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	4313      	orrs	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	08da      	lsrs	r2, r3, #3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3208      	adds	r2, #8
 80015a8:	69b9      	ldr	r1, [r7, #24]
 80015aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	2203      	movs	r2, #3
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4013      	ands	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f003 0203 	and.w	r2, r3, #3
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f000 80e0 	beq.w	80017b0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f0:	4b2f      	ldr	r3, [pc, #188]	@ (80016b0 <HAL_GPIO_Init+0x238>)
 80015f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015f6:	4a2e      	ldr	r2, [pc, #184]	@ (80016b0 <HAL_GPIO_Init+0x238>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001600:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <HAL_GPIO_Init+0x238>)
 8001602:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800160e:	4a29      	ldr	r2, [pc, #164]	@ (80016b4 <HAL_GPIO_Init+0x23c>)
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	089b      	lsrs	r3, r3, #2
 8001614:	3302      	adds	r3, #2
 8001616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	220f      	movs	r2, #15
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43db      	mvns	r3, r3
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	4013      	ands	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a20      	ldr	r2, [pc, #128]	@ (80016b8 <HAL_GPIO_Init+0x240>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d052      	beq.n	80016e0 <HAL_GPIO_Init+0x268>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a1f      	ldr	r2, [pc, #124]	@ (80016bc <HAL_GPIO_Init+0x244>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d031      	beq.n	80016a6 <HAL_GPIO_Init+0x22e>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a1e      	ldr	r2, [pc, #120]	@ (80016c0 <HAL_GPIO_Init+0x248>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d02b      	beq.n	80016a2 <HAL_GPIO_Init+0x22a>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a1d      	ldr	r2, [pc, #116]	@ (80016c4 <HAL_GPIO_Init+0x24c>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d025      	beq.n	800169e <HAL_GPIO_Init+0x226>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a1c      	ldr	r2, [pc, #112]	@ (80016c8 <HAL_GPIO_Init+0x250>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d01f      	beq.n	800169a <HAL_GPIO_Init+0x222>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a1b      	ldr	r2, [pc, #108]	@ (80016cc <HAL_GPIO_Init+0x254>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d019      	beq.n	8001696 <HAL_GPIO_Init+0x21e>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a1a      	ldr	r2, [pc, #104]	@ (80016d0 <HAL_GPIO_Init+0x258>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d013      	beq.n	8001692 <HAL_GPIO_Init+0x21a>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a19      	ldr	r2, [pc, #100]	@ (80016d4 <HAL_GPIO_Init+0x25c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d00d      	beq.n	800168e <HAL_GPIO_Init+0x216>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a18      	ldr	r2, [pc, #96]	@ (80016d8 <HAL_GPIO_Init+0x260>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d007      	beq.n	800168a <HAL_GPIO_Init+0x212>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a17      	ldr	r2, [pc, #92]	@ (80016dc <HAL_GPIO_Init+0x264>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d101      	bne.n	8001686 <HAL_GPIO_Init+0x20e>
 8001682:	2309      	movs	r3, #9
 8001684:	e02d      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 8001686:	230a      	movs	r3, #10
 8001688:	e02b      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 800168a:	2308      	movs	r3, #8
 800168c:	e029      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 800168e:	2307      	movs	r3, #7
 8001690:	e027      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 8001692:	2306      	movs	r3, #6
 8001694:	e025      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 8001696:	2305      	movs	r3, #5
 8001698:	e023      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 800169a:	2304      	movs	r3, #4
 800169c:	e021      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 800169e:	2303      	movs	r3, #3
 80016a0:	e01f      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 80016a2:	2302      	movs	r3, #2
 80016a4:	e01d      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 80016a6:	2301      	movs	r3, #1
 80016a8:	e01b      	b.n	80016e2 <HAL_GPIO_Init+0x26a>
 80016aa:	bf00      	nop
 80016ac:	58000080 	.word	0x58000080
 80016b0:	58024400 	.word	0x58024400
 80016b4:	58000400 	.word	0x58000400
 80016b8:	58020000 	.word	0x58020000
 80016bc:	58020400 	.word	0x58020400
 80016c0:	58020800 	.word	0x58020800
 80016c4:	58020c00 	.word	0x58020c00
 80016c8:	58021000 	.word	0x58021000
 80016cc:	58021400 	.word	0x58021400
 80016d0:	58021800 	.word	0x58021800
 80016d4:	58021c00 	.word	0x58021c00
 80016d8:	58022000 	.word	0x58022000
 80016dc:	58022400 	.word	0x58022400
 80016e0:	2300      	movs	r3, #0
 80016e2:	69fa      	ldr	r2, [r7, #28]
 80016e4:	f002 0203 	and.w	r2, r2, #3
 80016e8:	0092      	lsls	r2, r2, #2
 80016ea:	4093      	lsls	r3, r2
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016f2:	4938      	ldr	r1, [pc, #224]	@ (80017d4 <HAL_GPIO_Init+0x35c>)
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	089b      	lsrs	r3, r3, #2
 80016f8:	3302      	adds	r3, #2
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001700:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	43db      	mvns	r3, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4013      	ands	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	4313      	orrs	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001726:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800172e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001754:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	43db      	mvns	r3, r3
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	4013      	ands	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	43db      	mvns	r3, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4013      	ands	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d003      	beq.n	80017aa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	3301      	adds	r3, #1
 80017b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	fa22 f303 	lsr.w	r3, r2, r3
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f47f ae63 	bne.w	800148c <HAL_GPIO_Init+0x14>
  }
}
 80017c6:	bf00      	nop
 80017c8:	bf00      	nop
 80017ca:	3724      	adds	r7, #36	@ 0x24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	58000400 	.word	0x58000400

080017d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	460b      	mov	r3, r1
 80017e2:	807b      	strh	r3, [r7, #2]
 80017e4:	4613      	mov	r3, r2
 80017e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017e8:	787b      	ldrb	r3, [r7, #1]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d003      	beq.n	80017f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ee:	887a      	ldrh	r2, [r7, #2]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80017f4:	e003      	b.n	80017fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80017f6:	887b      	ldrh	r3, [r7, #2]
 80017f8:	041a      	lsls	r2, r3, #16
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	619a      	str	r2, [r3, #24]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
	...

0800180c <HAL_HASH_Init>:
  *         relevant APIs manage themselves the MDMAT bit.
  * @param  hhash HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if (hhash == NULL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e043      	b.n	80018a6 <HAL_HASH_Init+0x9a>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if (hhash->State == HAL_HASH_STATE_RESET)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d106      	bne.n	8001838 <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff fac8 	bl	8000dc8 <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

  /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2202      	movs	r2, #2
 800183c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2200      	movs	r2, #0
 8001844:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	625a      	str	r2, [r3, #36]	@ 0x24
  hhash->NbWordsAlreadyPushed = 0;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  /* Reset suspension request flag */
  hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 8001870:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <HAL_HASH_Init+0xa4>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	490c      	ldr	r1, [pc, #48]	@ (80018b0 <HAL_HASH_Init+0xa4>)
 800187e:	4313      	orrs	r3, r2
 8001880:	600b      	str	r3, [r1, #0]
  /* Reset MDMAT bit */
  __HAL_HASH_RESET_MDMAT();
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <HAL_HASH_Init+0xa4>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a0a      	ldr	r2, [pc, #40]	@ (80018b0 <HAL_HASH_Init+0xa4>)
 8001888:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800188c:	6013      	str	r3, [r2, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	48021400 	.word	0x48021400

080018b4 <HAL_HASH_DeInit>:
  * @brief  DeInitialize the HASH peripheral.
  * @param  hhash HASH handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_DeInit(HASH_HandleTypeDef *hhash)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Check the HASH handle allocation */
  if (hhash == NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <HAL_HASH_DeInit+0x12>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e026      	b.n	8001914 <HAL_HASH_DeInit+0x60>
  }

  /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2202      	movs	r2, #2
 80018ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Set the default HASH phase */
  hhash->Phase = HAL_HASH_PHASE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Reset HashInCount, HashITCounter and HashBuffSize */
  hhash->HashInCount = 0;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37

  /* DeInit the low level hardware */
  hhash->MspDeInitCallback(hhash);
#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_HASH_MspDeInit(hhash);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff fa85 	bl	8000e00 <HAL_HASH_MspDeInit>
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */


  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_RESET;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset multi buffers accumulation flag */
  hhash->Accumulation = 0U;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return HAL_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <HASH_WriteData>:
  *         processing is suspended when possible and the Peripheral feeding point reached at
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b088      	sub	sp, #32
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
  uint32_t buffercounter;
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	617b      	str	r3, [r7, #20]
  uint32_t tmp;

  for (buffercounter = 0U; buffercounter < (Size / 4U); buffercounter++)
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
 8001930:	e06a      	b.n	8001a08 <HASH_WriteData+0xec>
  {
    /* Write input data 4 bytes at a time */
    HASH->DIN = *(uint32_t *)inputaddr;
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	4a63      	ldr	r2, [pc, #396]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6053      	str	r3, [r2, #4]
    inputaddr += 4U;
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	3304      	adds	r3, #4
 800193e:	617b      	str	r3, [r7, #20]

    /* If the suspension flag has been raised and if the processing is not about
    to end, suspend processing */
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && (((buffercounter * 4U) + 4U) < Size))
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8001946:	2b01      	cmp	r3, #1
 8001948:	d15b      	bne.n	8001a02 <HASH_WriteData+0xe6>
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3301      	adds	r3, #1
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	429a      	cmp	r2, r3
 8001954:	d955      	bls.n	8001a02 <HASH_WriteData+0xe6>
    {
      /* wait for flag BUSY not set before  Wait for DINIS = 1*/
      if ((buffercounter * 4U) >= 64U)
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	2b3f      	cmp	r3, #63	@ 0x3f
 800195c:	d90b      	bls.n	8001976 <HASH_WriteData+0x5a>
      {
        if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 800195e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001962:	2201      	movs	r2, #1
 8001964:	2108      	movs	r1, #8
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	f000 f9d4 	bl	8001d14 <HASH_WaitOnFlagUntilTimeout>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HASH_WriteData+0x5a>
        {
          return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e0a2      	b.n	8001abc <HASH_WriteData+0x1a0>
        }
      }
      /* Wait for DINIS = 1, which occurs when 16 32-bit locations are free
      in the input buffer */
      if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 8001976:	4b53      	ldr	r3, [pc, #332]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b01      	cmp	r3, #1
 8001980:	d13f      	bne.n	8001a02 <HASH_WriteData+0xe6>
      {
        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2200      	movs	r2, #0
 8001986:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

        /* Depending whether the key or the input data were fed to the Peripheral, the feeding point
        reached at suspension time is not saved in the same handle fields */
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001990:	2b02      	cmp	r3, #2
 8001992:	d004      	beq.n	800199e <HASH_WriteData+0x82>
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800199a:	2b04      	cmp	r3, #4
 800199c:	d10b      	bne.n	80019b6 <HASH_WriteData+0x9a>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashInBuffPtr = (uint8_t *)inputaddr;
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	461a      	mov	r2, r3
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	60da      	str	r2, [r3, #12]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashInCount    =  Size - ((buffercounter * 4U) + 4U);
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3301      	adds	r3, #1
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	1ad2      	subs	r2, r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	621a      	str	r2, [r3, #32]
 80019b4:	e01f      	b.n	80019f6 <HASH_WriteData+0xda>
        }
        else if ((hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80019bc:	2b03      	cmp	r3, #3
 80019be:	d004      	beq.n	80019ca <HASH_WriteData+0xae>
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80019c6:	2b05      	cmp	r3, #5
 80019c8:	d10b      	bne.n	80019e2 <HASH_WriteData+0xc6>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashKeyBuffPtr  = (uint8_t *)inputaddr;
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	461a      	mov	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	615a      	str	r2, [r3, #20]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashKeyCount  =  Size - ((buffercounter * 4U) + 4U);
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3301      	adds	r3, #1
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	1ad2      	subs	r2, r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	629a      	str	r2, [r3, #40]	@ 0x28
 80019e0:	e009      	b.n	80019f6 <HASH_WriteData+0xda>
        }
        else
        {
          /* Unexpected phase: unlock process and report error */
          hhash->State = HAL_HASH_STATE_READY;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2201      	movs	r2, #1
 80019e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
          __HAL_UNLOCK(hhash);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e062      	b.n	8001abc <HASH_WriteData+0x1a0>
        }

        /* Set the HASH state to Suspended and exit to stop entering data */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2208      	movs	r2, #8
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_OK;
 80019fe:	2300      	movs	r3, #0
 8001a00:	e05c      	b.n	8001abc <HASH_WriteData+0x1a0>
  for (buffercounter = 0U; buffercounter < (Size / 4U); buffercounter++)
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3301      	adds	r3, #1
 8001a06:	61fb      	str	r3, [r7, #28]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	089b      	lsrs	r3, r3, #2
 8001a0c:	69fa      	ldr	r2, [r7, #28]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d38f      	bcc.n	8001932 <HASH_WriteData+0x16>
    } /* if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4) < Size)) */
  }   /* for(buffercounter = 0; buffercounter < Size; buffercounter+=4)                 */

  /* At this point, all the data have been entered to the Peripheral: exit */

  if ((Size % 4U) != 0U)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d04e      	beq.n	8001aba <HASH_WriteData+0x19e>
  {
    if (hhash->Init.DataType == HASH_DATATYPE_16B)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b10      	cmp	r3, #16
 8001a22:	d112      	bne.n	8001a4a <HASH_WriteData+0x12e>
    {
      /* Write remaining input data */

      if ((Size % 4U) <= 2U)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f003 0303 	and.w	r3, r3, #3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d803      	bhi.n	8001a36 <HASH_WriteData+0x11a>
      {
        HASH->DIN = (uint32_t) * (uint16_t *)inputaddr;
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	881a      	ldrh	r2, [r3, #0]
 8001a32:	4b24      	ldr	r3, [pc, #144]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001a34:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 3U)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f003 0303 	and.w	r3, r3, #3
 8001a3c:	2b03      	cmp	r3, #3
 8001a3e:	d13c      	bne.n	8001aba <HASH_WriteData+0x19e>
      {
        HASH->DIN = *(uint32_t *)inputaddr;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	4a20      	ldr	r2, [pc, #128]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	6053      	str	r3, [r2, #4]
 8001a48:	e037      	b.n	8001aba <HASH_WriteData+0x19e>
      }

    }
    else if ((hhash->Init.DataType == HASH_DATATYPE_8B)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2b20      	cmp	r3, #32
 8001a50:	d003      	beq.n	8001a5a <HASH_WriteData+0x13e>
             || (hhash->Init.DataType == HASH_DATATYPE_1B))  /* byte swap or bit swap or */
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b30      	cmp	r3, #48	@ 0x30
 8001a58:	d12b      	bne.n	8001ab2 <HASH_WriteData+0x196>
    {
      /* Write remaining input data */
      if ((Size % 4U) == 1U)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f003 0303 	and.w	r3, r3, #3
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d103      	bne.n	8001a6c <HASH_WriteData+0x150>
      {
        HASH->DIN = (uint32_t) * (uint8_t *)inputaddr;
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	781a      	ldrb	r2, [r3, #0]
 8001a68:	4b16      	ldr	r3, [pc, #88]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001a6a:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 2U)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d103      	bne.n	8001a7e <HASH_WriteData+0x162>
      {
        HASH->DIN = (uint32_t) * (uint16_t *)inputaddr;
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	881a      	ldrh	r2, [r3, #0]
 8001a7a:	4b12      	ldr	r3, [pc, #72]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001a7c:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 3U)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d118      	bne.n	8001aba <HASH_WriteData+0x19e>
      {
        tmp  = *(uint8_t *)inputaddr;
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	61bb      	str	r3, [r7, #24]
        tmp |= (uint32_t)*(uint8_t *)(inputaddr + 1U) << 8U;
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	3301      	adds	r3, #1
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        tmp |= (uint32_t)*(uint8_t *)(inputaddr + 2U) << 16U;
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3302      	adds	r3, #2
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	041b      	lsls	r3, r3, #16
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        HASH->DIN = tmp;
 8001aaa:	4a06      	ldr	r2, [pc, #24]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	6053      	str	r3, [r2, #4]
      if ((Size % 4U) == 3U)
 8001ab0:	e003      	b.n	8001aba <HASH_WriteData+0x19e>
      }

    }
    else
    {
      HASH->DIN = *(uint32_t *)inputaddr;
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	4a03      	ldr	r2, [pc, #12]	@ (8001ac4 <HASH_WriteData+0x1a8>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6053      	str	r3, [r2, #4]
    }
    /*hhash->HashInCount += 4U;*/
  }


  return  HAL_OK;
 8001aba:	2300      	movs	r3, #0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3720      	adds	r7, #32
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	48021400 	.word	0x48021400

08001ac8 <HASH_GetDigest>:
  * @param  pMsgDigest pointer to the computed digest.
  * @param  Size message digest size in bytes.
  * @retval None
  */
static void HASH_GetDigest(uint8_t *pMsgDigest, uint8_t Size)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b09d      	sub	sp, #116	@ 0x74
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	70fb      	strb	r3, [r7, #3]
  uint32_t msgdigest = (uint32_t)pMsgDigest;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  switch (Size)
 8001ad8:	78fb      	ldrb	r3, [r7, #3]
 8001ada:	3b10      	subs	r3, #16
 8001adc:	2b10      	cmp	r3, #16
 8001ade:	f200 810d 	bhi.w	8001cfc <HASH_GetDigest+0x234>
 8001ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae8 <HASH_GetDigest+0x20>)
 8001ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae8:	08001b2d 	.word	0x08001b2d
 8001aec:	08001cfd 	.word	0x08001cfd
 8001af0:	08001cfd 	.word	0x08001cfd
 8001af4:	08001cfd 	.word	0x08001cfd
 8001af8:	08001b79 	.word	0x08001b79
 8001afc:	08001cfd 	.word	0x08001cfd
 8001b00:	08001cfd 	.word	0x08001cfd
 8001b04:	08001cfd 	.word	0x08001cfd
 8001b08:	08001cfd 	.word	0x08001cfd
 8001b0c:	08001cfd 	.word	0x08001cfd
 8001b10:	08001cfd 	.word	0x08001cfd
 8001b14:	08001cfd 	.word	0x08001cfd
 8001b18:	08001bd9 	.word	0x08001bd9
 8001b1c:	08001cfd 	.word	0x08001cfd
 8001b20:	08001cfd 	.word	0x08001cfd
 8001b24:	08001cfd 	.word	0x08001cfd
 8001b28:	08001c61 	.word	0x08001c61
  {
    /* Read the message digest */
    case 16:  /* MD5 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8001b2c:	4b77      	ldr	r3, [pc, #476]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001b2e:	68da      	ldr	r2, [r3, #12]
 8001b30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b32:	65fa      	str	r2, [r7, #92]	@ 0x5c
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 8001b34:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001b36:	ba12      	rev	r2, r2
 8001b38:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8001b40:	4b72      	ldr	r3, [pc, #456]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001b42:	691a      	ldr	r2, [r3, #16]
 8001b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b46:	663a      	str	r2, [r7, #96]	@ 0x60
 8001b48:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b4a:	ba12      	rev	r2, r2
 8001b4c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b50:	3304      	adds	r3, #4
 8001b52:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8001b54:	4b6d      	ldr	r3, [pc, #436]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001b56:	695a      	ldr	r2, [r3, #20]
 8001b58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b5a:	667a      	str	r2, [r7, #100]	@ 0x64
 8001b5c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001b5e:	ba12      	rev	r2, r2
 8001b60:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001b62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b64:	3304      	adds	r3, #4
 8001b66:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8001b68:	4b68      	ldr	r3, [pc, #416]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001b6a:	699a      	ldr	r2, [r3, #24]
 8001b6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b6e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8001b70:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001b72:	ba12      	rev	r2, r2
 8001b74:	601a      	str	r2, [r3, #0]
      break;
 8001b76:	e0c2      	b.n	8001cfe <HASH_GetDigest+0x236>
    case 20:  /* SHA1 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8001b78:	4b64      	ldr	r3, [pc, #400]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b7e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001b80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001b82:	ba12      	rev	r2, r2
 8001b84:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b88:	3304      	adds	r3, #4
 8001b8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8001b8c:	4b5f      	ldr	r3, [pc, #380]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001b8e:	691a      	ldr	r2, [r3, #16]
 8001b90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b92:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001b94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b96:	ba12      	rev	r2, r2
 8001b98:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001b9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8001ba0:	4b5a      	ldr	r3, [pc, #360]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001ba2:	695a      	ldr	r2, [r3, #20]
 8001ba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ba6:	653a      	str	r2, [r7, #80]	@ 0x50
 8001ba8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001baa:	ba12      	rev	r2, r2
 8001bac:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001bae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8001bb4:	4b55      	ldr	r3, [pc, #340]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001bb6:	699a      	ldr	r2, [r3, #24]
 8001bb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bba:	657a      	str	r2, [r7, #84]	@ 0x54
 8001bbc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bbe:	ba12      	rev	r2, r2
 8001bc0:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001bc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8001bc8:	4b50      	ldr	r3, [pc, #320]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001bca:	69da      	ldr	r2, [r3, #28]
 8001bcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bce:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001bd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001bd2:	ba12      	rev	r2, r2
 8001bd4:	601a      	str	r2, [r3, #0]
      break;
 8001bd6:	e092      	b.n	8001cfe <HASH_GetDigest+0x236>
    case 28:  /* SHA224 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8001bd8:	4b4c      	ldr	r3, [pc, #304]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001be0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001be2:	ba12      	rev	r2, r2
 8001be4:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001be6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001be8:	3304      	adds	r3, #4
 8001bea:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8001bec:	4b47      	ldr	r3, [pc, #284]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001bee:	691a      	ldr	r2, [r3, #16]
 8001bf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bf2:	633a      	str	r2, [r7, #48]	@ 0x30
 8001bf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bf6:	ba12      	rev	r2, r2
 8001bf8:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001bfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8001c00:	4b42      	ldr	r3, [pc, #264]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001c02:	695a      	ldr	r2, [r3, #20]
 8001c04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c06:	637a      	str	r2, [r7, #52]	@ 0x34
 8001c08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c0a:	ba12      	rev	r2, r2
 8001c0c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001c0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c10:	3304      	adds	r3, #4
 8001c12:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8001c14:	4b3d      	ldr	r3, [pc, #244]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001c16:	699a      	ldr	r2, [r3, #24]
 8001c18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c1a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001c1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001c1e:	ba12      	rev	r2, r2
 8001c20:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001c22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c24:	3304      	adds	r3, #4
 8001c26:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8001c28:	4b38      	ldr	r3, [pc, #224]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001c2a:	69da      	ldr	r2, [r3, #28]
 8001c2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c2e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001c30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c32:	ba12      	rev	r2, r2
 8001c34:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001c36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c38:	3304      	adds	r3, #4
 8001c3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8001c3c:	4b34      	ldr	r3, [pc, #208]	@ (8001d10 <HASH_GetDigest+0x248>)
 8001c3e:	695a      	ldr	r2, [r3, #20]
 8001c40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c42:	643a      	str	r2, [r7, #64]	@ 0x40
 8001c44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c46:	ba12      	rev	r2, r2
 8001c48:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001c4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8001c50:	4b2f      	ldr	r3, [pc, #188]	@ (8001d10 <HASH_GetDigest+0x248>)
 8001c52:	699a      	ldr	r2, [r3, #24]
 8001c54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c56:	647a      	str	r2, [r7, #68]	@ 0x44
 8001c58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001c5a:	ba12      	rev	r2, r2
 8001c5c:	601a      	str	r2, [r3, #0]
      break;
 8001c5e:	e04e      	b.n	8001cfe <HASH_GetDigest+0x236>
    case 32:   /* SHA256 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8001c60:	4b2a      	ldr	r3, [pc, #168]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001c62:	68da      	ldr	r2, [r3, #12]
 8001c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c66:	60fa      	str	r2, [r7, #12]
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	ba12      	rev	r2, r2
 8001c6c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001c6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c70:	3304      	adds	r3, #4
 8001c72:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8001c74:	4b25      	ldr	r3, [pc, #148]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001c76:	691a      	ldr	r2, [r3, #16]
 8001c78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c7a:	613a      	str	r2, [r7, #16]
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	ba12      	rev	r2, r2
 8001c80:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001c82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c84:	3304      	adds	r3, #4
 8001c86:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8001c88:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001c8a:	695a      	ldr	r2, [r3, #20]
 8001c8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c8e:	617a      	str	r2, [r7, #20]
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	ba12      	rev	r2, r2
 8001c94:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001c96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c98:	3304      	adds	r3, #4
 8001c9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001c9e:	699a      	ldr	r2, [r3, #24]
 8001ca0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ca2:	61ba      	str	r2, [r7, #24]
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	ba12      	rev	r2, r2
 8001ca8:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001caa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cac:	3304      	adds	r3, #4
 8001cae:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8001cb0:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <HASH_GetDigest+0x244>)
 8001cb2:	69da      	ldr	r2, [r3, #28]
 8001cb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cb6:	61fa      	str	r2, [r7, #28]
 8001cb8:	69fa      	ldr	r2, [r7, #28]
 8001cba:	ba12      	rev	r2, r2
 8001cbc:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001cbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8001cc4:	4b12      	ldr	r3, [pc, #72]	@ (8001d10 <HASH_GetDigest+0x248>)
 8001cc6:	695a      	ldr	r2, [r3, #20]
 8001cc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cca:	623a      	str	r2, [r7, #32]
 8001ccc:	6a3a      	ldr	r2, [r7, #32]
 8001cce:	ba12      	rev	r2, r2
 8001cd0:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001cd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cd4:	3304      	adds	r3, #4
 8001cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8001cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001d10 <HASH_GetDigest+0x248>)
 8001cda:	699a      	ldr	r2, [r3, #24]
 8001cdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cde:	627a      	str	r2, [r7, #36]	@ 0x24
 8001ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ce2:	ba12      	rev	r2, r2
 8001ce4:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8001ce6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ce8:	3304      	adds	r3, #4
 8001cea:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[7]);
 8001cec:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <HASH_GetDigest+0x248>)
 8001cee:	69da      	ldr	r2, [r3, #28]
 8001cf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cf2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001cf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cf6:	ba12      	rev	r2, r2
 8001cf8:	601a      	str	r2, [r3, #0]
      break;
 8001cfa:	e000      	b.n	8001cfe <HASH_GetDigest+0x236>
    default:
      break;
 8001cfc:	bf00      	nop
  }
}
 8001cfe:	bf00      	nop
 8001d00:	3774      	adds	r7, #116	@ 0x74
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	48021400 	.word	0x48021400
 8001d10:	48021710 	.word	0x48021710

08001d14 <HASH_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WaitOnFlagUntilTimeout(HASH_HandleTypeDef *hhash, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Timeout)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	603b      	str	r3, [r7, #0]
 8001d20:	4613      	mov	r3, r2
 8001d22:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = HAL_GetTick();
 8001d24:	f7ff fa88 	bl	8001238 <HAL_GetTick>
 8001d28:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if (Status == RESET)
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d155      	bne.n	8001ddc <HASH_WaitOnFlagUntilTimeout+0xc8>
  {
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 8001d30:	e01c      	b.n	8001d6c <HASH_WaitOnFlagUntilTimeout+0x58>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d38:	d018      	beq.n	8001d6c <HASH_WaitOnFlagUntilTimeout+0x58>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d3a:	f7ff fa7d 	bl	8001238 <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d302      	bcc.n	8001d50 <HASH_WaitOnFlagUntilTimeout+0x3c>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d10d      	bne.n	8001d6c <HASH_WaitOnFlagUntilTimeout+0x58>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e052      	b.n	8001e12 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d90a      	bls.n	8001d88 <HASH_WaitOnFlagUntilTimeout+0x74>
 8001d72:	4b2a      	ldr	r3, [pc, #168]	@ (8001e1c <HASH_WaitOnFlagUntilTimeout+0x108>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	bf14      	ite	ne
 8001d80:	2301      	movne	r3, #1
 8001d82:	2300      	moveq	r3, #0
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	e009      	b.n	8001d9c <HASH_WaitOnFlagUntilTimeout+0x88>
 8001d88:	4b24      	ldr	r3, [pc, #144]	@ (8001e1c <HASH_WaitOnFlagUntilTimeout+0x108>)
 8001d8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	68ba      	ldr	r2, [r7, #8]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	bf14      	ite	ne
 8001d96:	2301      	movne	r3, #1
 8001d98:	2300      	moveq	r3, #0
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1c8      	bne.n	8001d32 <HASH_WaitOnFlagUntilTimeout+0x1e>
 8001da0:	e036      	b.n	8001e10 <HASH_WaitOnFlagUntilTimeout+0xfc>
  else
  {
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001da8:	d018      	beq.n	8001ddc <HASH_WaitOnFlagUntilTimeout+0xc8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001daa:	f7ff fa45 	bl	8001238 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d302      	bcc.n	8001dc0 <HASH_WaitOnFlagUntilTimeout+0xac>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10d      	bne.n	8001ddc <HASH_WaitOnFlagUntilTimeout+0xc8>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2203      	movs	r2, #3
 8001dcc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e01a      	b.n	8001e12 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d90a      	bls.n	8001df8 <HASH_WaitOnFlagUntilTimeout+0xe4>
 8001de2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <HASH_WaitOnFlagUntilTimeout+0x108>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	4013      	ands	r3, r2
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	bf0c      	ite	eq
 8001df0:	2301      	moveq	r3, #1
 8001df2:	2300      	movne	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	e009      	b.n	8001e0c <HASH_WaitOnFlagUntilTimeout+0xf8>
 8001df8:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <HASH_WaitOnFlagUntilTimeout+0x108>)
 8001dfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	bf0c      	ite	eq
 8001e06:	2301      	moveq	r3, #1
 8001e08:	2300      	movne	r3, #0
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1c8      	bne.n	8001da2 <HASH_WaitOnFlagUntilTimeout+0x8e>
        }
      }
    }
  }
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	48021400 	.word	0x48021400

08001e20 <HASH_Start>:
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t *pOutBuffer,
                             uint32_t Timeout, uint32_t Algorithm)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b088      	sub	sp, #32
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	603b      	str	r3, [r7, #0]
  uint8_t *pInBuffer_tmp;  /* input data address, input parameter of HASH_WriteData()         */
  uint32_t Size_tmp; /* input data size (in bytes), input parameter of HASH_WriteData() */
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e34:	75fb      	strb	r3, [r7, #23]


  /* Initiate HASH processing in case of start or resumption */
  if ((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 8001e36:	7dfb      	ldrb	r3, [r7, #23]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d003      	beq.n	8001e44 <HASH_Start+0x24>
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
 8001e3e:	2b08      	cmp	r3, #8
 8001e40:	f040 80c5 	bne.w	8001fce <HASH_Start+0x1ae>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (pOutBuffer == NULL))
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <HASH_Start+0x30>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d105      	bne.n	8001e5c <HASH_Start+0x3c>
    {
      hhash->State = HAL_HASH_STATE_READY;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      return  HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e0b9      	b.n	8001fd0 <HASH_Start+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hhash);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d101      	bne.n	8001e6a <HASH_Start+0x4a>
 8001e66:	2302      	movs	r3, #2
 8001e68:	e0b2      	b.n	8001fd0 <HASH_Start+0x1b0>
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Check if initialization phase has not been already performed */
    if (hhash->Phase == HAL_HASH_PHASE_READY)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d121      	bne.n	8001ec0 <HASH_Start+0xa0>
    {
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2202      	movs	r2, #2
 8001e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Select the HASH algorithm, clear HMAC mode and long key selection bit, reset the HASH processor core */
      MODIFY_REG(HASH->CR, HASH_CR_LKEY | HASH_CR_ALGO | HASH_CR_MODE | HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 8001e84:	4b54      	ldr	r3, [pc, #336]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	4b54      	ldr	r3, [pc, #336]	@ (8001fdc <HASH_Start+0x1bc>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	4a51      	ldr	r2, [pc, #324]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	6013      	str	r3, [r2, #0]

      /* Configure the number of valid bits in last word of the message */
      __HAL_HASH_SET_NBVALIDBITS(Size);
 8001e98:	4b4f      	ldr	r3, [pc, #316]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f023 021f 	bic.w	r2, r3, #31
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	494b      	ldr	r1, [pc, #300]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	608b      	str	r3, [r1, #8]

      /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
      input parameters of HASH_WriteData() */
      pInBuffer_tmp = pInBuffer;   /* pInBuffer_tmp is set to the input data address */
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	61fb      	str	r3, [r7, #28]
      Size_tmp = Size;             /* Size_tmp contains the input data size in bytes */
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	61bb      	str	r3, [r7, #24]

      /* Set the phase */
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2202      	movs	r2, #2
 8001eba:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8001ebe:	e02f      	b.n	8001f20 <HASH_Start+0x100>
    }
    else if (hhash->Phase == HAL_HASH_PHASE_PROCESS)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d120      	bne.n	8001f0c <HASH_Start+0xec>
    {
      /* if the Peripheral has already been initialized, two cases are possible */

      /* Process resumption time ... */
      if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b08      	cmp	r3, #8
 8001ed4:	d106      	bne.n	8001ee4 <HASH_Start+0xc4>
      {
        /* Since this is resumption, pInBuffer_tmp and Size_tmp are not set
        to the API input parameters but to those saved beforehand by HASH_WriteData()
        when the processing was suspended */
        pInBuffer_tmp = hhash->pHashInBuffPtr;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	61fb      	str	r3, [r7, #28]
        Size_tmp = hhash->HashInCount;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	61bb      	str	r3, [r7, #24]
 8001ee2:	e00e      	b.n	8001f02 <HASH_Start+0xe2>
      /* ... or multi-buffer HASH processing end */
      else
      {
        /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
        input parameters of HASH_WriteData() */
        pInBuffer_tmp = pInBuffer;
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	61fb      	str	r3, [r7, #28]
        Size_tmp = Size;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	61bb      	str	r3, [r7, #24]
        /* Configure the number of valid bits in last word of the message */
        __HAL_HASH_SET_NBVALIDBITS(Size);
 8001eec:	4b3a      	ldr	r3, [pc, #232]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f023 021f 	bic.w	r2, r3, #31
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	4936      	ldr	r1, [pc, #216]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	608b      	str	r3, [r1, #8]
      }
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2202      	movs	r2, #2
 8001f06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8001f0a:	e009      	b.n	8001f20 <HASH_Start+0x100>
    }
    else
    {
      /* Phase error */
      hhash->State = HAL_HASH_STATE_READY;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hhash);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Return function status */
      return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e057      	b.n	8001fd0 <HASH_Start+0x1b0>
    }


    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, pInBuffer_tmp, Size_tmp);
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	69f9      	ldr	r1, [r7, #28]
 8001f24:	68f8      	ldr	r0, [r7, #12]
 8001f26:	f7ff fcf9 	bl	800191c <HASH_WriteData>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (hhash->Status != HAL_OK)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <HASH_Start+0x126>
    {
      return hhash->Status;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001f44:	e044      	b.n	8001fd0 <HASH_Start+0x1b0>
    }

    /* If the process has not been suspended, carry on to digest calculation */
    if (hhash->State != HAL_HASH_STATE_SUSPENDED)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b08      	cmp	r3, #8
 8001f50:	d037      	beq.n	8001fc2 <HASH_Start+0x1a2>
    {
      /* Start the Digest calculation */
      __HAL_HASH_START_DIGEST();
 8001f52:	4b21      	ldr	r3, [pc, #132]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	4a20      	ldr	r2, [pc, #128]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001f58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f5c:	6093      	str	r3, [r2, #8]

      /* Wait for DCIS flag to be set */
      if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 8001f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f60:	2200      	movs	r2, #0
 8001f62:	2102      	movs	r1, #2
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f7ff fed5 	bl	8001d14 <HASH_WaitOnFlagUntilTimeout>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <HASH_Start+0x154>
      {
        return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e02d      	b.n	8001fd0 <HASH_Start+0x1b0>
      }

      /* Read the message digest */
      HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 8001f74:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4b19      	ldr	r3, [pc, #100]	@ (8001fe0 <HASH_Start+0x1c0>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d013      	beq.n	8001fa8 <HASH_Start+0x188>
 8001f80:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <HASH_Start+0x1c0>)
 8001f86:	4013      	ands	r3, r2
 8001f88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001f8c:	d00a      	beq.n	8001fa4 <HASH_Start+0x184>
 8001f8e:	4b12      	ldr	r3, [pc, #72]	@ (8001fd8 <HASH_Start+0x1b8>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	4b13      	ldr	r3, [pc, #76]	@ (8001fe0 <HASH_Start+0x1c0>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	4a12      	ldr	r2, [pc, #72]	@ (8001fe0 <HASH_Start+0x1c0>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d101      	bne.n	8001fa0 <HASH_Start+0x180>
 8001f9c:	2320      	movs	r3, #32
 8001f9e:	e004      	b.n	8001faa <HASH_Start+0x18a>
 8001fa0:	2310      	movs	r3, #16
 8001fa2:	e002      	b.n	8001faa <HASH_Start+0x18a>
 8001fa4:	231c      	movs	r3, #28
 8001fa6:	e000      	b.n	8001faa <HASH_Start+0x18a>
 8001fa8:	2314      	movs	r3, #20
 8001faa:	4619      	mov	r1, r3
 8001fac:	6838      	ldr	r0, [r7, #0]
 8001fae:	f7ff fd8b 	bl	8001ac8 <HASH_GetDigest>

      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Reset HASH state machine */
      hhash->Phase = HAL_HASH_PHASE_READY;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    }

    /* Process Unlocked */
    __HAL_UNLOCK(hhash);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return function status */
    return HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e000      	b.n	8001fd0 <HASH_Start+0x1b0>

  }
  else
  {
    return HAL_BUSY;
 8001fce:	2302      	movs	r3, #2
  }
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3720      	adds	r7, #32
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	48021400 	.word	0x48021400
 8001fdc:	fffaff3b 	.word	0xfffaff3b
 8001fe0:	00040080 	.word	0x00040080

08001fe4 <HAL_HASHEx_SHA256_Start>:
  * @param  Timeout Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASHEx_SHA256_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size,
                                          uint8_t *pOutBuffer, uint32_t Timeout)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af02      	add	r7, sp, #8
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	603b      	str	r3, [r7, #0]
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA256);
 8001ff2:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <HAL_HASHEx_SHA256_Start+0x2c>)
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	68b9      	ldr	r1, [r7, #8]
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f7ff ff0d 	bl	8001e20 <HASH_Start>
 8002006:	4603      	mov	r3, r0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	00040080 	.word	0x00040080

08002014 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b088      	sub	sp, #32
 8002018:	af02      	add	r7, sp, #8
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	461a      	mov	r2, r3
 8002020:	460b      	mov	r3, r1
 8002022:	817b      	strh	r3, [r7, #10]
 8002024:	4613      	mov	r3, r2
 8002026:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b20      	cmp	r3, #32
 8002032:	f040 80fd 	bne.w	8002230 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800203c:	2b01      	cmp	r3, #1
 800203e:	d101      	bne.n	8002044 <HAL_I2C_Master_Transmit+0x30>
 8002040:	2302      	movs	r3, #2
 8002042:	e0f6      	b.n	8002232 <HAL_I2C_Master_Transmit+0x21e>
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800204c:	f7ff f8f4 	bl	8001238 <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	2319      	movs	r3, #25
 8002058:	2201      	movs	r2, #1
 800205a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 fa0a 	bl	8002478 <I2C_WaitOnFlagUntilTimeout>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e0e1      	b.n	8002232 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2221      	movs	r2, #33	@ 0x21
 8002072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2210      	movs	r2, #16
 800207a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2200      	movs	r2, #0
 8002082:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	893a      	ldrh	r2, [r7, #8]
 800208e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2200      	movs	r2, #0
 8002094:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800209a:	b29b      	uxth	r3, r3
 800209c:	2bff      	cmp	r3, #255	@ 0xff
 800209e:	d906      	bls.n	80020ae <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	22ff      	movs	r2, #255	@ 0xff
 80020a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80020a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	e007      	b.n	80020be <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80020b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020bc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d024      	beq.n	8002110 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ca:	781a      	ldrb	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	3b01      	subs	r3, #1
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ee:	3b01      	subs	r3, #1
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	3301      	adds	r3, #1
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	8979      	ldrh	r1, [r7, #10]
 8002102:	4b4e      	ldr	r3, [pc, #312]	@ (800223c <HAL_I2C_Master_Transmit+0x228>)
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	f000 fc05 	bl	8002918 <I2C_TransferConfig>
 800210e:	e066      	b.n	80021de <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002114:	b2da      	uxtb	r2, r3
 8002116:	8979      	ldrh	r1, [r7, #10]
 8002118:	4b48      	ldr	r3, [pc, #288]	@ (800223c <HAL_I2C_Master_Transmit+0x228>)
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	68f8      	ldr	r0, [r7, #12]
 8002120:	f000 fbfa 	bl	8002918 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002124:	e05b      	b.n	80021de <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	6a39      	ldr	r1, [r7, #32]
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f000 f9fd 	bl	800252a <I2C_WaitOnTXISFlagUntilTimeout>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e07b      	b.n	8002232 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213e:	781a      	ldrb	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214a:	1c5a      	adds	r2, r3, #1
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002154:	b29b      	uxth	r3, r3
 8002156:	3b01      	subs	r3, #1
 8002158:	b29a      	uxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002162:	3b01      	subs	r3, #1
 8002164:	b29a      	uxth	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800216e:	b29b      	uxth	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d034      	beq.n	80021de <HAL_I2C_Master_Transmit+0x1ca>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002178:	2b00      	cmp	r3, #0
 800217a:	d130      	bne.n	80021de <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	6a3b      	ldr	r3, [r7, #32]
 8002182:	2200      	movs	r2, #0
 8002184:	2180      	movs	r1, #128	@ 0x80
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 f976 	bl	8002478 <I2C_WaitOnFlagUntilTimeout>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e04d      	b.n	8002232 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800219a:	b29b      	uxth	r3, r3
 800219c:	2bff      	cmp	r3, #255	@ 0xff
 800219e:	d90e      	bls.n	80021be <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	22ff      	movs	r2, #255	@ 0xff
 80021a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	8979      	ldrh	r1, [r7, #10]
 80021ae:	2300      	movs	r3, #0
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 fbae 	bl	8002918 <I2C_TransferConfig>
 80021bc:	e00f      	b.n	80021de <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	8979      	ldrh	r1, [r7, #10]
 80021d0:	2300      	movs	r3, #0
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f000 fb9d 	bl	8002918 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d19e      	bne.n	8002126 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	6a39      	ldr	r1, [r7, #32]
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 f9e3 	bl	80025b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e01a      	b.n	8002232 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2220      	movs	r2, #32
 8002202:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6859      	ldr	r1, [r3, #4]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	4b0c      	ldr	r3, [pc, #48]	@ (8002240 <HAL_I2C_Master_Transmit+0x22c>)
 8002210:	400b      	ands	r3, r1
 8002212:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2220      	movs	r2, #32
 8002218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	e000      	b.n	8002232 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002230:	2302      	movs	r3, #2
  }
}
 8002232:	4618      	mov	r0, r3
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	80002000 	.word	0x80002000
 8002240:	fe00e800 	.word	0xfe00e800

08002244 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b088      	sub	sp, #32
 8002248:	af02      	add	r7, sp, #8
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	607a      	str	r2, [r7, #4]
 800224e:	461a      	mov	r2, r3
 8002250:	460b      	mov	r3, r1
 8002252:	817b      	strh	r3, [r7, #10]
 8002254:	4613      	mov	r3, r2
 8002256:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b20      	cmp	r3, #32
 8002262:	f040 80db 	bne.w	800241c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800226c:	2b01      	cmp	r3, #1
 800226e:	d101      	bne.n	8002274 <HAL_I2C_Master_Receive+0x30>
 8002270:	2302      	movs	r3, #2
 8002272:	e0d4      	b.n	800241e <HAL_I2C_Master_Receive+0x1da>
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800227c:	f7fe ffdc 	bl	8001238 <HAL_GetTick>
 8002280:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	9300      	str	r3, [sp, #0]
 8002286:	2319      	movs	r3, #25
 8002288:	2201      	movs	r2, #1
 800228a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 f8f2 	bl	8002478 <I2C_WaitOnFlagUntilTimeout>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0bf      	b.n	800241e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2222      	movs	r2, #34	@ 0x22
 80022a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2210      	movs	r2, #16
 80022aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2200      	movs	r2, #0
 80022b2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	893a      	ldrh	r2, [r7, #8]
 80022be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2bff      	cmp	r3, #255	@ 0xff
 80022ce:	d90e      	bls.n	80022ee <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	22ff      	movs	r2, #255	@ 0xff
 80022d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022da:	b2da      	uxtb	r2, r3
 80022dc:	8979      	ldrh	r1, [r7, #10]
 80022de:	4b52      	ldr	r3, [pc, #328]	@ (8002428 <HAL_I2C_Master_Receive+0x1e4>)
 80022e0:	9300      	str	r3, [sp, #0]
 80022e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f000 fb16 	bl	8002918 <I2C_TransferConfig>
 80022ec:	e06d      	b.n	80023ca <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	8979      	ldrh	r1, [r7, #10]
 8002300:	4b49      	ldr	r3, [pc, #292]	@ (8002428 <HAL_I2C_Master_Receive+0x1e4>)
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	f000 fb05 	bl	8002918 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800230e:	e05c      	b.n	80023ca <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002310:	697a      	ldr	r2, [r7, #20]
 8002312:	6a39      	ldr	r1, [r7, #32]
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f000 f993 	bl	8002640 <I2C_WaitOnRXNEFlagUntilTimeout>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e07c      	b.n	800241e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002336:	1c5a      	adds	r2, r3, #1
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002340:	3b01      	subs	r3, #1
 8002342:	b29a      	uxth	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800234c:	b29b      	uxth	r3, r3
 800234e:	3b01      	subs	r3, #1
 8002350:	b29a      	uxth	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800235a:	b29b      	uxth	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d034      	beq.n	80023ca <HAL_I2C_Master_Receive+0x186>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002364:	2b00      	cmp	r3, #0
 8002366:	d130      	bne.n	80023ca <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	6a3b      	ldr	r3, [r7, #32]
 800236e:	2200      	movs	r2, #0
 8002370:	2180      	movs	r1, #128	@ 0x80
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 f880 	bl	8002478 <I2C_WaitOnFlagUntilTimeout>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e04d      	b.n	800241e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002386:	b29b      	uxth	r3, r3
 8002388:	2bff      	cmp	r3, #255	@ 0xff
 800238a:	d90e      	bls.n	80023aa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	22ff      	movs	r2, #255	@ 0xff
 8002390:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002396:	b2da      	uxtb	r2, r3
 8002398:	8979      	ldrh	r1, [r7, #10]
 800239a:	2300      	movs	r3, #0
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 fab8 	bl	8002918 <I2C_TransferConfig>
 80023a8:	e00f      	b.n	80023ca <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	8979      	ldrh	r1, [r7, #10]
 80023bc:	2300      	movs	r3, #0
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f000 faa7 	bl	8002918 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d19d      	bne.n	8002310 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023d4:	697a      	ldr	r2, [r7, #20]
 80023d6:	6a39      	ldr	r1, [r7, #32]
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f8ed 	bl	80025b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e01a      	b.n	800241e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2220      	movs	r2, #32
 80023ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6859      	ldr	r1, [r3, #4]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	4b0c      	ldr	r3, [pc, #48]	@ (800242c <HAL_I2C_Master_Receive+0x1e8>)
 80023fc:	400b      	ands	r3, r1
 80023fe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	e000      	b.n	800241e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800241c:	2302      	movs	r3, #2
  }
}
 800241e:	4618      	mov	r0, r3
 8002420:	3718      	adds	r7, #24
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	80002400 	.word	0x80002400
 800242c:	fe00e800 	.word	0xfe00e800

08002430 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b02      	cmp	r3, #2
 8002444:	d103      	bne.n	800244e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2200      	movs	r2, #0
 800244c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b01      	cmp	r3, #1
 800245a:	d007      	beq.n	800246c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	699a      	ldr	r2, [r3, #24]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f042 0201 	orr.w	r2, r2, #1
 800246a:	619a      	str	r2, [r3, #24]
  }
}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	4613      	mov	r3, r2
 8002486:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002488:	e03b      	b.n	8002502 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	6839      	ldr	r1, [r7, #0]
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 f962 	bl	8002758 <I2C_IsErrorOccurred>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e041      	b.n	8002522 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024a4:	d02d      	beq.n	8002502 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024a6:	f7fe fec7 	bl	8001238 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d302      	bcc.n	80024bc <I2C_WaitOnFlagUntilTimeout+0x44>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d122      	bne.n	8002502 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	699a      	ldr	r2, [r3, #24]
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	4013      	ands	r3, r2
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	bf0c      	ite	eq
 80024cc:	2301      	moveq	r3, #1
 80024ce:	2300      	movne	r3, #0
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	461a      	mov	r2, r3
 80024d4:	79fb      	ldrb	r3, [r7, #7]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d113      	bne.n	8002502 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024de:	f043 0220 	orr.w	r2, r3, #32
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2220      	movs	r2, #32
 80024ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e00f      	b.n	8002522 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	699a      	ldr	r2, [r3, #24]
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4013      	ands	r3, r2
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	429a      	cmp	r2, r3
 8002510:	bf0c      	ite	eq
 8002512:	2301      	moveq	r3, #1
 8002514:	2300      	movne	r3, #0
 8002516:	b2db      	uxtb	r3, r3
 8002518:	461a      	mov	r2, r3
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	429a      	cmp	r2, r3
 800251e:	d0b4      	beq.n	800248a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b084      	sub	sp, #16
 800252e:	af00      	add	r7, sp, #0
 8002530:	60f8      	str	r0, [r7, #12]
 8002532:	60b9      	str	r1, [r7, #8]
 8002534:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002536:	e033      	b.n	80025a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	68b9      	ldr	r1, [r7, #8]
 800253c:	68f8      	ldr	r0, [r7, #12]
 800253e:	f000 f90b 	bl	8002758 <I2C_IsErrorOccurred>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e031      	b.n	80025b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002552:	d025      	beq.n	80025a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002554:	f7fe fe70 	bl	8001238 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	68ba      	ldr	r2, [r7, #8]
 8002560:	429a      	cmp	r2, r3
 8002562:	d302      	bcc.n	800256a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d11a      	bne.n	80025a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b02      	cmp	r3, #2
 8002576:	d013      	beq.n	80025a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257c:	f043 0220 	orr.w	r2, r3, #32
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2220      	movs	r2, #32
 8002588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e007      	b.n	80025b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d1c4      	bne.n	8002538 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025c4:	e02f      	b.n	8002626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	68b9      	ldr	r1, [r7, #8]
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f8c4 	bl	8002758 <I2C_IsErrorOccurred>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e02d      	b.n	8002636 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025da:	f7fe fe2d 	bl	8001238 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d302      	bcc.n	80025f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d11a      	bne.n	8002626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	f003 0320 	and.w	r3, r3, #32
 80025fa:	2b20      	cmp	r3, #32
 80025fc:	d013      	beq.n	8002626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002602:	f043 0220 	orr.w	r2, r3, #32
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2220      	movs	r2, #32
 800260e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e007      	b.n	8002636 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	2b20      	cmp	r3, #32
 8002632:	d1c8      	bne.n	80025c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002650:	e071      	b.n	8002736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	68b9      	ldr	r1, [r7, #8]
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 f87e 	bl	8002758 <I2C_IsErrorOccurred>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	f003 0320 	and.w	r3, r3, #32
 8002670:	2b20      	cmp	r3, #32
 8002672:	d13b      	bne.n	80026ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002674:	7dfb      	ldrb	r3, [r7, #23]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d138      	bne.n	80026ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b04      	cmp	r3, #4
 8002686:	d105      	bne.n	8002694 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	f003 0310 	and.w	r3, r3, #16
 800269e:	2b10      	cmp	r3, #16
 80026a0:	d121      	bne.n	80026e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2210      	movs	r2, #16
 80026a8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2204      	movs	r2, #4
 80026ae:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2220      	movs	r2, #32
 80026b6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6859      	ldr	r1, [r3, #4]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	4b24      	ldr	r3, [pc, #144]	@ (8002754 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80026c4:	400b      	ands	r3, r1
 80026c6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2220      	movs	r2, #32
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	75fb      	strb	r3, [r7, #23]
 80026e4:	e002      	b.n	80026ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80026ec:	f7fe fda4 	bl	8001238 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d302      	bcc.n	8002702 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d119      	bne.n	8002736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002702:	7dfb      	ldrb	r3, [r7, #23]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d116      	bne.n	8002736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	2b04      	cmp	r3, #4
 8002714:	d00f      	beq.n	8002736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f043 0220 	orr.w	r2, r3, #32
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2220      	movs	r2, #32
 8002726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b04      	cmp	r3, #4
 8002742:	d002      	beq.n	800274a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d083      	beq.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800274a:	7dfb      	ldrb	r3, [r7, #23]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	fe00e800 	.word	0xfe00e800

08002758 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08a      	sub	sp, #40	@ 0x28
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002764:	2300      	movs	r3, #0
 8002766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002772:	2300      	movs	r3, #0
 8002774:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	f003 0310 	and.w	r3, r3, #16
 8002780:	2b00      	cmp	r3, #0
 8002782:	d068      	beq.n	8002856 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2210      	movs	r2, #16
 800278a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800278c:	e049      	b.n	8002822 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002794:	d045      	beq.n	8002822 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002796:	f7fe fd4f 	bl	8001238 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d302      	bcc.n	80027ac <I2C_IsErrorOccurred+0x54>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d13a      	bne.n	8002822 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027ce:	d121      	bne.n	8002814 <I2C_IsErrorOccurred+0xbc>
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027d6:	d01d      	beq.n	8002814 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80027d8:	7cfb      	ldrb	r3, [r7, #19]
 80027da:	2b20      	cmp	r3, #32
 80027dc:	d01a      	beq.n	8002814 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027ee:	f7fe fd23 	bl	8001238 <HAL_GetTick>
 80027f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027f4:	e00e      	b.n	8002814 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027f6:	f7fe fd1f 	bl	8001238 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b19      	cmp	r3, #25
 8002802:	d907      	bls.n	8002814 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	f043 0320 	orr.w	r3, r3, #32
 800280a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002812:	e006      	b.n	8002822 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f003 0320 	and.w	r3, r3, #32
 800281e:	2b20      	cmp	r3, #32
 8002820:	d1e9      	bne.n	80027f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b20      	cmp	r3, #32
 800282e:	d003      	beq.n	8002838 <I2C_IsErrorOccurred+0xe0>
 8002830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0aa      	beq.n	800278e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800283c:	2b00      	cmp	r3, #0
 800283e:	d103      	bne.n	8002848 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2220      	movs	r2, #32
 8002846:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	f043 0304 	orr.w	r3, r3, #4
 800284e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	699b      	ldr	r3, [r3, #24]
 800285c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002864:	2b00      	cmp	r3, #0
 8002866:	d00b      	beq.n	8002880 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002868:	6a3b      	ldr	r3, [r7, #32]
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002878:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00b      	beq.n	80028a2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800288a:	6a3b      	ldr	r3, [r7, #32]
 800288c:	f043 0308 	orr.w	r3, r3, #8
 8002890:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800289a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d00b      	beq.n	80028c4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80028ac:	6a3b      	ldr	r3, [r7, #32]
 80028ae:	f043 0302 	orr.w	r3, r3, #2
 80028b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80028c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d01c      	beq.n	8002906 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f7ff fdaf 	bl	8002430 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6859      	ldr	r1, [r3, #4]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002914 <I2C_IsErrorOccurred+0x1bc>)
 80028de:	400b      	ands	r3, r1
 80028e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	431a      	orrs	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002906:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800290a:	4618      	mov	r0, r3
 800290c:	3728      	adds	r7, #40	@ 0x28
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	fe00e800 	.word	0xfe00e800

08002918 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	607b      	str	r3, [r7, #4]
 8002922:	460b      	mov	r3, r1
 8002924:	817b      	strh	r3, [r7, #10]
 8002926:	4613      	mov	r3, r2
 8002928:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800292a:	897b      	ldrh	r3, [r7, #10]
 800292c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002930:	7a7b      	ldrb	r3, [r7, #9]
 8002932:	041b      	lsls	r3, r3, #16
 8002934:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002938:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800293e:	6a3b      	ldr	r3, [r7, #32]
 8002940:	4313      	orrs	r3, r2
 8002942:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002946:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	6a3b      	ldr	r3, [r7, #32]
 8002950:	0d5b      	lsrs	r3, r3, #21
 8002952:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002956:	4b08      	ldr	r3, [pc, #32]	@ (8002978 <I2C_TransferConfig+0x60>)
 8002958:	430b      	orrs	r3, r1
 800295a:	43db      	mvns	r3, r3
 800295c:	ea02 0103 	and.w	r1, r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	430a      	orrs	r2, r1
 8002968:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800296a:	bf00      	nop
 800296c:	371c      	adds	r7, #28
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	03ff63ff 	.word	0x03ff63ff

0800297c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002984:	4b19      	ldr	r3, [pc, #100]	@ (80029ec <HAL_PWREx_ConfigSupply+0x70>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	2b04      	cmp	r3, #4
 800298e:	d00a      	beq.n	80029a6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002990:	4b16      	ldr	r3, [pc, #88]	@ (80029ec <HAL_PWREx_ConfigSupply+0x70>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f003 0307 	and.w	r3, r3, #7
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	429a      	cmp	r2, r3
 800299c:	d001      	beq.n	80029a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e01f      	b.n	80029e2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80029a2:	2300      	movs	r3, #0
 80029a4:	e01d      	b.n	80029e2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80029a6:	4b11      	ldr	r3, [pc, #68]	@ (80029ec <HAL_PWREx_ConfigSupply+0x70>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f023 0207 	bic.w	r2, r3, #7
 80029ae:	490f      	ldr	r1, [pc, #60]	@ (80029ec <HAL_PWREx_ConfigSupply+0x70>)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80029b6:	f7fe fc3f 	bl	8001238 <HAL_GetTick>
 80029ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029bc:	e009      	b.n	80029d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80029be:	f7fe fc3b 	bl	8001238 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029cc:	d901      	bls.n	80029d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e007      	b.n	80029e2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029d2:	4b06      	ldr	r3, [pc, #24]	@ (80029ec <HAL_PWREx_ConfigSupply+0x70>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029de:	d1ee      	bne.n	80029be <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	58024800 	.word	0x58024800

080029f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08c      	sub	sp, #48	@ 0x30
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d102      	bne.n	8002a04 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	f000 bc48 	b.w	8003294 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 8088 	beq.w	8002b22 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a12:	4b99      	ldr	r3, [pc, #612]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a1c:	4b96      	ldr	r3, [pc, #600]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a20:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a24:	2b10      	cmp	r3, #16
 8002a26:	d007      	beq.n	8002a38 <HAL_RCC_OscConfig+0x48>
 8002a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a2a:	2b18      	cmp	r3, #24
 8002a2c:	d111      	bne.n	8002a52 <HAL_RCC_OscConfig+0x62>
 8002a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d10c      	bne.n	8002a52 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a38:	4b8f      	ldr	r3, [pc, #572]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d06d      	beq.n	8002b20 <HAL_RCC_OscConfig+0x130>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d169      	bne.n	8002b20 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	f000 bc21 	b.w	8003294 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5a:	d106      	bne.n	8002a6a <HAL_RCC_OscConfig+0x7a>
 8002a5c:	4b86      	ldr	r3, [pc, #536]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a85      	ldr	r2, [pc, #532]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	e02e      	b.n	8002ac8 <HAL_RCC_OscConfig+0xd8>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCC_OscConfig+0x9c>
 8002a72:	4b81      	ldr	r3, [pc, #516]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a80      	ldr	r2, [pc, #512]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	4b7e      	ldr	r3, [pc, #504]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a7d      	ldr	r2, [pc, #500]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	e01d      	b.n	8002ac8 <HAL_RCC_OscConfig+0xd8>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a94:	d10c      	bne.n	8002ab0 <HAL_RCC_OscConfig+0xc0>
 8002a96:	4b78      	ldr	r3, [pc, #480]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a77      	ldr	r2, [pc, #476]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	4b75      	ldr	r3, [pc, #468]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a74      	ldr	r2, [pc, #464]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	e00b      	b.n	8002ac8 <HAL_RCC_OscConfig+0xd8>
 8002ab0:	4b71      	ldr	r3, [pc, #452]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a70      	ldr	r2, [pc, #448]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002ab6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	4b6e      	ldr	r3, [pc, #440]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a6d      	ldr	r2, [pc, #436]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002ac2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d013      	beq.n	8002af8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad0:	f7fe fbb2 	bl	8001238 <HAL_GetTick>
 8002ad4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad8:	f7fe fbae 	bl	8001238 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b64      	cmp	r3, #100	@ 0x64
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e3d4      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002aea:	4b63      	ldr	r3, [pc, #396]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0f0      	beq.n	8002ad8 <HAL_RCC_OscConfig+0xe8>
 8002af6:	e014      	b.n	8002b22 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af8:	f7fe fb9e 	bl	8001238 <HAL_GetTick>
 8002afc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b00:	f7fe fb9a 	bl	8001238 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	@ 0x64
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e3c0      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b12:	4b59      	ldr	r3, [pc, #356]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f0      	bne.n	8002b00 <HAL_RCC_OscConfig+0x110>
 8002b1e:	e000      	b.n	8002b22 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	f000 80ca 	beq.w	8002cc4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b30:	4b51      	ldr	r3, [pc, #324]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b38:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b3a:	4b4f      	ldr	r3, [pc, #316]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002b40:	6a3b      	ldr	r3, [r7, #32]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d007      	beq.n	8002b56 <HAL_RCC_OscConfig+0x166>
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	2b18      	cmp	r3, #24
 8002b4a:	d156      	bne.n	8002bfa <HAL_RCC_OscConfig+0x20a>
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d151      	bne.n	8002bfa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b56:	4b48      	ldr	r3, [pc, #288]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d005      	beq.n	8002b6e <HAL_RCC_OscConfig+0x17e>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e392      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002b6e:	4b42      	ldr	r3, [pc, #264]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f023 0219 	bic.w	r2, r3, #25
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	493f      	ldr	r1, [pc, #252]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b80:	f7fe fb5a 	bl	8001238 <HAL_GetTick>
 8002b84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b88:	f7fe fb56 	bl	8001238 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e37c      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b9a:	4b37      	ldr	r3, [pc, #220]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0304 	and.w	r3, r3, #4
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0f0      	beq.n	8002b88 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba6:	f7fe fb77 	bl	8001298 <HAL_GetREVID>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d817      	bhi.n	8002be4 <HAL_RCC_OscConfig+0x1f4>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	691b      	ldr	r3, [r3, #16]
 8002bb8:	2b40      	cmp	r3, #64	@ 0x40
 8002bba:	d108      	bne.n	8002bce <HAL_RCC_OscConfig+0x1de>
 8002bbc:	4b2e      	ldr	r3, [pc, #184]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002bc4:	4a2c      	ldr	r2, [pc, #176]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002bc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bca:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bcc:	e07a      	b.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bce:	4b2a      	ldr	r3, [pc, #168]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	031b      	lsls	r3, r3, #12
 8002bdc:	4926      	ldr	r1, [pc, #152]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002be2:	e06f      	b.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be4:	4b24      	ldr	r3, [pc, #144]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	061b      	lsls	r3, r3, #24
 8002bf2:	4921      	ldr	r1, [pc, #132]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bf8:	e064      	b.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d047      	beq.n	8002c92 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002c02:	4b1d      	ldr	r3, [pc, #116]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f023 0219 	bic.w	r2, r3, #25
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	491a      	ldr	r1, [pc, #104]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7fe fb10 	bl	8001238 <HAL_GetTick>
 8002c18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c1c:	f7fe fb0c 	bl	8001238 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e332      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c2e:	4b12      	ldr	r3, [pc, #72]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0304 	and.w	r3, r3, #4
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0f0      	beq.n	8002c1c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3a:	f7fe fb2d 	bl	8001298 <HAL_GetREVID>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d819      	bhi.n	8002c7c <HAL_RCC_OscConfig+0x28c>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	2b40      	cmp	r3, #64	@ 0x40
 8002c4e:	d108      	bne.n	8002c62 <HAL_RCC_OscConfig+0x272>
 8002c50:	4b09      	ldr	r3, [pc, #36]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002c58:	4a07      	ldr	r2, [pc, #28]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002c5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c5e:	6053      	str	r3, [r2, #4]
 8002c60:	e030      	b.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
 8002c62:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	031b      	lsls	r3, r3, #12
 8002c70:	4901      	ldr	r1, [pc, #4]	@ (8002c78 <HAL_RCC_OscConfig+0x288>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	604b      	str	r3, [r1, #4]
 8002c76:	e025      	b.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
 8002c78:	58024400 	.word	0x58024400
 8002c7c:	4b9a      	ldr	r3, [pc, #616]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	061b      	lsls	r3, r3, #24
 8002c8a:	4997      	ldr	r1, [pc, #604]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]
 8002c90:	e018      	b.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c92:	4b95      	ldr	r3, [pc, #596]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a94      	ldr	r2, [pc, #592]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002c98:	f023 0301 	bic.w	r3, r3, #1
 8002c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9e:	f7fe facb 	bl	8001238 <HAL_GetTick>
 8002ca2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca6:	f7fe fac7 	bl	8001238 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e2ed      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cb8:	4b8b      	ldr	r3, [pc, #556]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1f0      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0310 	and.w	r3, r3, #16
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 80a9 	beq.w	8002e24 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cd2:	4b85      	ldr	r3, [pc, #532]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002cda:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002cdc:	4b82      	ldr	r3, [pc, #520]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	2b08      	cmp	r3, #8
 8002ce6:	d007      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x308>
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	2b18      	cmp	r3, #24
 8002cec:	d13a      	bne.n	8002d64 <HAL_RCC_OscConfig+0x374>
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d135      	bne.n	8002d64 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002cf8:	4b7b      	ldr	r3, [pc, #492]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d005      	beq.n	8002d10 <HAL_RCC_OscConfig+0x320>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69db      	ldr	r3, [r3, #28]
 8002d08:	2b80      	cmp	r3, #128	@ 0x80
 8002d0a:	d001      	beq.n	8002d10 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e2c1      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d10:	f7fe fac2 	bl	8001298 <HAL_GetREVID>
 8002d14:	4603      	mov	r3, r0
 8002d16:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d817      	bhi.n	8002d4e <HAL_RCC_OscConfig+0x35e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a1b      	ldr	r3, [r3, #32]
 8002d22:	2b20      	cmp	r3, #32
 8002d24:	d108      	bne.n	8002d38 <HAL_RCC_OscConfig+0x348>
 8002d26:	4b70      	ldr	r3, [pc, #448]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d34:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d36:	e075      	b.n	8002e24 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d38:	4b6b      	ldr	r3, [pc, #428]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	069b      	lsls	r3, r3, #26
 8002d46:	4968      	ldr	r1, [pc, #416]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d4c:	e06a      	b.n	8002e24 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d4e:	4b66      	ldr	r3, [pc, #408]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	061b      	lsls	r3, r3, #24
 8002d5c:	4962      	ldr	r1, [pc, #392]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d62:	e05f      	b.n	8002e24 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d042      	beq.n	8002df2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002d6c:	4b5e      	ldr	r3, [pc, #376]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a5d      	ldr	r2, [pc, #372]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d78:	f7fe fa5e 	bl	8001238 <HAL_GetTick>
 8002d7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002d80:	f7fe fa5a 	bl	8001238 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e280      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d92:	4b55      	ldr	r3, [pc, #340]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0f0      	beq.n	8002d80 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d9e:	f7fe fa7b 	bl	8001298 <HAL_GetREVID>
 8002da2:	4603      	mov	r3, r0
 8002da4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d817      	bhi.n	8002ddc <HAL_RCC_OscConfig+0x3ec>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a1b      	ldr	r3, [r3, #32]
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d108      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x3d6>
 8002db4:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002dbc:	4a4a      	ldr	r2, [pc, #296]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002dbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002dc2:	6053      	str	r3, [r2, #4]
 8002dc4:	e02e      	b.n	8002e24 <HAL_RCC_OscConfig+0x434>
 8002dc6:	4b48      	ldr	r3, [pc, #288]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	069b      	lsls	r3, r3, #26
 8002dd4:	4944      	ldr	r1, [pc, #272]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	604b      	str	r3, [r1, #4]
 8002dda:	e023      	b.n	8002e24 <HAL_RCC_OscConfig+0x434>
 8002ddc:	4b42      	ldr	r3, [pc, #264]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	061b      	lsls	r3, r3, #24
 8002dea:	493f      	ldr	r1, [pc, #252]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	60cb      	str	r3, [r1, #12]
 8002df0:	e018      	b.n	8002e24 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002df2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a3c      	ldr	r2, [pc, #240]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002df8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfe:	f7fe fa1b 	bl	8001238 <HAL_GetTick>
 8002e02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002e06:	f7fe fa17 	bl	8001238 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e23d      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e18:	4b33      	ldr	r3, [pc, #204]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1f0      	bne.n	8002e06 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0308 	and.w	r3, r3, #8
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d036      	beq.n	8002e9e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	695b      	ldr	r3, [r3, #20]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d019      	beq.n	8002e6c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e38:	4b2b      	ldr	r3, [pc, #172]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002e3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002e3e:	f043 0301 	orr.w	r3, r3, #1
 8002e42:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e44:	f7fe f9f8 	bl	8001238 <HAL_GetTick>
 8002e48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4c:	f7fe f9f4 	bl	8001238 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e21a      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e5e:	4b22      	ldr	r3, [pc, #136]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCC_OscConfig+0x45c>
 8002e6a:	e018      	b.n	8002e9e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002e6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002e72:	f023 0301 	bic.w	r3, r3, #1
 8002e76:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e78:	f7fe f9de 	bl	8001238 <HAL_GetTick>
 8002e7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e80:	f7fe f9da 	bl	8001238 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e200      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e92:	4b15      	ldr	r3, [pc, #84]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0320 	and.w	r3, r3, #32
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d039      	beq.n	8002f1e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d01c      	beq.n	8002eec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002eb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ebc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe f9bb 	bl	8001238 <HAL_GetTick>
 8002ec2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ec6:	f7fe f9b7 	bl	8001238 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e1dd      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ed8:	4b03      	ldr	r3, [pc, #12]	@ (8002ee8 <HAL_RCC_OscConfig+0x4f8>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0f0      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x4d6>
 8002ee4:	e01b      	b.n	8002f1e <HAL_RCC_OscConfig+0x52e>
 8002ee6:	bf00      	nop
 8002ee8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002eec:	4b9b      	ldr	r3, [pc, #620]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a9a      	ldr	r2, [pc, #616]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002ef2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ef6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ef8:	f7fe f99e 	bl	8001238 <HAL_GetTick>
 8002efc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f00:	f7fe f99a 	bl	8001238 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e1c0      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002f12:	4b92      	ldr	r3, [pc, #584]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0304 	and.w	r3, r3, #4
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f000 8081 	beq.w	800302e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f2c:	4b8c      	ldr	r3, [pc, #560]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a8b      	ldr	r2, [pc, #556]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f38:	f7fe f97e 	bl	8001238 <HAL_GetTick>
 8002f3c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f40:	f7fe f97a 	bl	8001238 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b64      	cmp	r3, #100	@ 0x64
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e1a0      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f52:	4b83      	ldr	r3, [pc, #524]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0f0      	beq.n	8002f40 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d106      	bne.n	8002f74 <HAL_RCC_OscConfig+0x584>
 8002f66:	4b7d      	ldr	r3, [pc, #500]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f6a:	4a7c      	ldr	r2, [pc, #496]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002f6c:	f043 0301 	orr.w	r3, r3, #1
 8002f70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f72:	e02d      	b.n	8002fd0 <HAL_RCC_OscConfig+0x5e0>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10c      	bne.n	8002f96 <HAL_RCC_OscConfig+0x5a6>
 8002f7c:	4b77      	ldr	r3, [pc, #476]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f80:	4a76      	ldr	r2, [pc, #472]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002f82:	f023 0301 	bic.w	r3, r3, #1
 8002f86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f88:	4b74      	ldr	r3, [pc, #464]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8c:	4a73      	ldr	r2, [pc, #460]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002f8e:	f023 0304 	bic.w	r3, r3, #4
 8002f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f94:	e01c      	b.n	8002fd0 <HAL_RCC_OscConfig+0x5e0>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	2b05      	cmp	r3, #5
 8002f9c:	d10c      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x5c8>
 8002f9e:	4b6f      	ldr	r3, [pc, #444]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa2:	4a6e      	ldr	r2, [pc, #440]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fa4:	f043 0304 	orr.w	r3, r3, #4
 8002fa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002faa:	4b6c      	ldr	r3, [pc, #432]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fae:	4a6b      	ldr	r2, [pc, #428]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fb6:	e00b      	b.n	8002fd0 <HAL_RCC_OscConfig+0x5e0>
 8002fb8:	4b68      	ldr	r3, [pc, #416]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fbc:	4a67      	ldr	r2, [pc, #412]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fbe:	f023 0301 	bic.w	r3, r3, #1
 8002fc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fc4:	4b65      	ldr	r3, [pc, #404]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc8:	4a64      	ldr	r2, [pc, #400]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002fca:	f023 0304 	bic.w	r3, r3, #4
 8002fce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d015      	beq.n	8003004 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd8:	f7fe f92e 	bl	8001238 <HAL_GetTick>
 8002fdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fde:	e00a      	b.n	8002ff6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe0:	f7fe f92a 	bl	8001238 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e14e      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ff6:	4b59      	ldr	r3, [pc, #356]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8002ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0ee      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x5f0>
 8003002:	e014      	b.n	800302e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003004:	f7fe f918 	bl	8001238 <HAL_GetTick>
 8003008:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800300a:	e00a      	b.n	8003022 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800300c:	f7fe f914 	bl	8001238 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800301a:	4293      	cmp	r3, r2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e138      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003022:	4b4e      	ldr	r3, [pc, #312]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1ee      	bne.n	800300c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 812d 	beq.w	8003292 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003038:	4b48      	ldr	r3, [pc, #288]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003040:	2b18      	cmp	r3, #24
 8003042:	f000 80bd 	beq.w	80031c0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304a:	2b02      	cmp	r3, #2
 800304c:	f040 809e 	bne.w	800318c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003050:	4b42      	ldr	r3, [pc, #264]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a41      	ldr	r2, [pc, #260]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003056:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800305a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe f8ec 	bl	8001238 <HAL_GetTick>
 8003060:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003064:	f7fe f8e8 	bl	8001238 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e10e      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003076:	4b39      	ldr	r3, [pc, #228]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003082:	4b36      	ldr	r3, [pc, #216]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003084:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003086:	4b37      	ldr	r3, [pc, #220]	@ (8003164 <HAL_RCC_OscConfig+0x774>)
 8003088:	4013      	ands	r3, r2
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003092:	0112      	lsls	r2, r2, #4
 8003094:	430a      	orrs	r2, r1
 8003096:	4931      	ldr	r1, [pc, #196]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003098:	4313      	orrs	r3, r2
 800309a:	628b      	str	r3, [r1, #40]	@ 0x28
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a0:	3b01      	subs	r3, #1
 80030a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030aa:	3b01      	subs	r3, #1
 80030ac:	025b      	lsls	r3, r3, #9
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	431a      	orrs	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b6:	3b01      	subs	r3, #1
 80030b8:	041b      	lsls	r3, r3, #16
 80030ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	3b01      	subs	r3, #1
 80030c6:	061b      	lsls	r3, r3, #24
 80030c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80030cc:	4923      	ldr	r1, [pc, #140]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80030d2:	4b22      	ldr	r3, [pc, #136]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 80030d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d6:	4a21      	ldr	r2, [pc, #132]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 80030d8:	f023 0301 	bic.w	r3, r3, #1
 80030dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030de:	4b1f      	ldr	r3, [pc, #124]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 80030e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030e2:	4b21      	ldr	r3, [pc, #132]	@ (8003168 <HAL_RCC_OscConfig+0x778>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030ea:	00d2      	lsls	r2, r2, #3
 80030ec:	491b      	ldr	r1, [pc, #108]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80030f2:	4b1a      	ldr	r3, [pc, #104]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 80030f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f6:	f023 020c 	bic.w	r2, r3, #12
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	4917      	ldr	r1, [pc, #92]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003100:	4313      	orrs	r3, r2
 8003102:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003104:	4b15      	ldr	r3, [pc, #84]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003108:	f023 0202 	bic.w	r2, r3, #2
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003110:	4912      	ldr	r1, [pc, #72]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003112:	4313      	orrs	r3, r2
 8003114:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003116:	4b11      	ldr	r3, [pc, #68]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311a:	4a10      	ldr	r2, [pc, #64]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003120:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003122:	4b0e      	ldr	r3, [pc, #56]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003126:	4a0d      	ldr	r2, [pc, #52]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003128:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800312c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800312e:	4b0b      	ldr	r3, [pc, #44]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003132:	4a0a      	ldr	r2, [pc, #40]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003134:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003138:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800313a:	4b08      	ldr	r3, [pc, #32]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 800313c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313e:	4a07      	ldr	r2, [pc, #28]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003146:	4b05      	ldr	r3, [pc, #20]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a04      	ldr	r2, [pc, #16]	@ (800315c <HAL_RCC_OscConfig+0x76c>)
 800314c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003152:	f7fe f871 	bl	8001238 <HAL_GetTick>
 8003156:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003158:	e011      	b.n	800317e <HAL_RCC_OscConfig+0x78e>
 800315a:	bf00      	nop
 800315c:	58024400 	.word	0x58024400
 8003160:	58024800 	.word	0x58024800
 8003164:	fffffc0c 	.word	0xfffffc0c
 8003168:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800316c:	f7fe f864 	bl	8001238 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e08a      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800317e:	4b47      	ldr	r3, [pc, #284]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d0f0      	beq.n	800316c <HAL_RCC_OscConfig+0x77c>
 800318a:	e082      	b.n	8003292 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800318c:	4b43      	ldr	r3, [pc, #268]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a42      	ldr	r2, [pc, #264]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 8003192:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003198:	f7fe f84e 	bl	8001238 <HAL_GetTick>
 800319c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a0:	f7fe f84a 	bl	8001238 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e070      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031b2:	4b3a      	ldr	r3, [pc, #232]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0x7b0>
 80031be:	e068      	b.n	8003292 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80031c0:	4b36      	ldr	r3, [pc, #216]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 80031c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80031c6:	4b35      	ldr	r3, [pc, #212]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d031      	beq.n	8003238 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	f003 0203 	and.w	r2, r3, #3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031de:	429a      	cmp	r2, r3
 80031e0:	d12a      	bne.n	8003238 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	091b      	lsrs	r3, r3, #4
 80031e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d122      	bne.n	8003238 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d11a      	bne.n	8003238 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	0a5b      	lsrs	r3, r3, #9
 8003206:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800320e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003210:	429a      	cmp	r2, r3
 8003212:	d111      	bne.n	8003238 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	0c1b      	lsrs	r3, r3, #16
 8003218:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003220:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003222:	429a      	cmp	r2, r3
 8003224:	d108      	bne.n	8003238 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	0e1b      	lsrs	r3, r3, #24
 800322a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003232:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003234:	429a      	cmp	r2, r3
 8003236:	d001      	beq.n	800323c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e02b      	b.n	8003294 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800323c:	4b17      	ldr	r3, [pc, #92]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 800323e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003240:	08db      	lsrs	r3, r3, #3
 8003242:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003246:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	429a      	cmp	r2, r3
 8003250:	d01f      	beq.n	8003292 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003252:	4b12      	ldr	r3, [pc, #72]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 8003254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003256:	4a11      	ldr	r2, [pc, #68]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 8003258:	f023 0301 	bic.w	r3, r3, #1
 800325c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800325e:	f7fd ffeb 	bl	8001238 <HAL_GetTick>
 8003262:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003264:	bf00      	nop
 8003266:	f7fd ffe7 	bl	8001238 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326e:	4293      	cmp	r3, r2
 8003270:	d0f9      	beq.n	8003266 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003272:	4b0a      	ldr	r3, [pc, #40]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 8003274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003276:	4b0a      	ldr	r3, [pc, #40]	@ (80032a0 <HAL_RCC_OscConfig+0x8b0>)
 8003278:	4013      	ands	r3, r2
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800327e:	00d2      	lsls	r2, r2, #3
 8003280:	4906      	ldr	r1, [pc, #24]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 8003282:	4313      	orrs	r3, r2
 8003284:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003286:	4b05      	ldr	r3, [pc, #20]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 8003288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328a:	4a04      	ldr	r2, [pc, #16]	@ (800329c <HAL_RCC_OscConfig+0x8ac>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3730      	adds	r7, #48	@ 0x30
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	58024400 	.word	0x58024400
 80032a0:	ffff0007 	.word	0xffff0007

080032a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e19c      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032b8:	4b8a      	ldr	r3, [pc, #552]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 030f 	and.w	r3, r3, #15
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d910      	bls.n	80032e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032c6:	4b87      	ldr	r3, [pc, #540]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f023 020f 	bic.w	r2, r3, #15
 80032ce:	4985      	ldr	r1, [pc, #532]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032d6:	4b83      	ldr	r3, [pc, #524]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d001      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e184      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d010      	beq.n	8003316 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	4b7b      	ldr	r3, [pc, #492]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003300:	429a      	cmp	r2, r3
 8003302:	d908      	bls.n	8003316 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003304:	4b78      	ldr	r3, [pc, #480]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	4975      	ldr	r1, [pc, #468]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003312:	4313      	orrs	r3, r2
 8003314:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0308 	and.w	r3, r3, #8
 800331e:	2b00      	cmp	r3, #0
 8003320:	d010      	beq.n	8003344 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695a      	ldr	r2, [r3, #20]
 8003326:	4b70      	ldr	r3, [pc, #448]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800332e:	429a      	cmp	r2, r3
 8003330:	d908      	bls.n	8003344 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003332:	4b6d      	ldr	r3, [pc, #436]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	496a      	ldr	r1, [pc, #424]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003340:	4313      	orrs	r3, r2
 8003342:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0310 	and.w	r3, r3, #16
 800334c:	2b00      	cmp	r3, #0
 800334e:	d010      	beq.n	8003372 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699a      	ldr	r2, [r3, #24]
 8003354:	4b64      	ldr	r3, [pc, #400]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003356:	69db      	ldr	r3, [r3, #28]
 8003358:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800335c:	429a      	cmp	r2, r3
 800335e:	d908      	bls.n	8003372 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003360:	4b61      	ldr	r3, [pc, #388]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	495e      	ldr	r1, [pc, #376]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 800336e:	4313      	orrs	r3, r2
 8003370:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0320 	and.w	r3, r3, #32
 800337a:	2b00      	cmp	r3, #0
 800337c:	d010      	beq.n	80033a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	69da      	ldr	r2, [r3, #28]
 8003382:	4b59      	ldr	r3, [pc, #356]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003384:	6a1b      	ldr	r3, [r3, #32]
 8003386:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800338a:	429a      	cmp	r2, r3
 800338c:	d908      	bls.n	80033a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800338e:	4b56      	ldr	r3, [pc, #344]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	4953      	ldr	r1, [pc, #332]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 800339c:	4313      	orrs	r3, r2
 800339e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d010      	beq.n	80033ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68da      	ldr	r2, [r3, #12]
 80033b0:	4b4d      	ldr	r3, [pc, #308]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	f003 030f 	and.w	r3, r3, #15
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d908      	bls.n	80033ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033bc:	4b4a      	ldr	r3, [pc, #296]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	f023 020f 	bic.w	r2, r3, #15
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4947      	ldr	r1, [pc, #284]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d055      	beq.n	8003486 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80033da:	4b43      	ldr	r3, [pc, #268]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	4940      	ldr	r1, [pc, #256]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d107      	bne.n	8003404 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033f4:	4b3c      	ldr	r3, [pc, #240]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d121      	bne.n	8003444 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0f6      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b03      	cmp	r3, #3
 800340a:	d107      	bne.n	800341c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800340c:	4b36      	ldr	r3, [pc, #216]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d115      	bne.n	8003444 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e0ea      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d107      	bne.n	8003434 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003424:	4b30      	ldr	r3, [pc, #192]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800342c:	2b00      	cmp	r3, #0
 800342e:	d109      	bne.n	8003444 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e0de      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003434:	4b2c      	ldr	r3, [pc, #176]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0304 	and.w	r3, r3, #4
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e0d6      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003444:	4b28      	ldr	r3, [pc, #160]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	f023 0207 	bic.w	r2, r3, #7
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	4925      	ldr	r1, [pc, #148]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003452:	4313      	orrs	r3, r2
 8003454:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003456:	f7fd feef 	bl	8001238 <HAL_GetTick>
 800345a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345c:	e00a      	b.n	8003474 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800345e:	f7fd feeb 	bl	8001238 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800346c:	4293      	cmp	r3, r2
 800346e:	d901      	bls.n	8003474 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e0be      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003474:	4b1c      	ldr	r3, [pc, #112]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	00db      	lsls	r3, r3, #3
 8003482:	429a      	cmp	r2, r3
 8003484:	d1eb      	bne.n	800345e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d010      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	4b14      	ldr	r3, [pc, #80]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	f003 030f 	and.w	r3, r3, #15
 800349e:	429a      	cmp	r2, r3
 80034a0:	d208      	bcs.n	80034b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034a2:	4b11      	ldr	r3, [pc, #68]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	f023 020f 	bic.w	r2, r3, #15
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	490e      	ldr	r1, [pc, #56]	@ (80034e8 <HAL_RCC_ClockConfig+0x244>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034b4:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 030f 	and.w	r3, r3, #15
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d214      	bcs.n	80034ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c2:	4b08      	ldr	r3, [pc, #32]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 020f 	bic.w	r2, r3, #15
 80034ca:	4906      	ldr	r1, [pc, #24]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d2:	4b04      	ldr	r3, [pc, #16]	@ (80034e4 <HAL_RCC_ClockConfig+0x240>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d005      	beq.n	80034ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e086      	b.n	80035f2 <HAL_RCC_ClockConfig+0x34e>
 80034e4:	52002000 	.word	0x52002000
 80034e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d010      	beq.n	800351a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691a      	ldr	r2, [r3, #16]
 80034fc:	4b3f      	ldr	r3, [pc, #252]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003504:	429a      	cmp	r2, r3
 8003506:	d208      	bcs.n	800351a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003508:	4b3c      	ldr	r3, [pc, #240]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	4939      	ldr	r1, [pc, #228]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 8003516:	4313      	orrs	r3, r2
 8003518:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b00      	cmp	r3, #0
 8003524:	d010      	beq.n	8003548 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	695a      	ldr	r2, [r3, #20]
 800352a:	4b34      	ldr	r3, [pc, #208]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003532:	429a      	cmp	r2, r3
 8003534:	d208      	bcs.n	8003548 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003536:	4b31      	ldr	r3, [pc, #196]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 8003538:	69db      	ldr	r3, [r3, #28]
 800353a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	492e      	ldr	r1, [pc, #184]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 8003544:	4313      	orrs	r3, r2
 8003546:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0310 	and.w	r3, r3, #16
 8003550:	2b00      	cmp	r3, #0
 8003552:	d010      	beq.n	8003576 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699a      	ldr	r2, [r3, #24]
 8003558:	4b28      	ldr	r3, [pc, #160]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 800355a:	69db      	ldr	r3, [r3, #28]
 800355c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003560:	429a      	cmp	r2, r3
 8003562:	d208      	bcs.n	8003576 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003564:	4b25      	ldr	r3, [pc, #148]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	4922      	ldr	r1, [pc, #136]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 8003572:	4313      	orrs	r3, r2
 8003574:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0320 	and.w	r3, r3, #32
 800357e:	2b00      	cmp	r3, #0
 8003580:	d010      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69da      	ldr	r2, [r3, #28]
 8003586:	4b1d      	ldr	r3, [pc, #116]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800358e:	429a      	cmp	r2, r3
 8003590:	d208      	bcs.n	80035a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003592:	4b1a      	ldr	r3, [pc, #104]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	4917      	ldr	r1, [pc, #92]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80035a4:	f000 f834 	bl	8003610 <HAL_RCC_GetSysClockFreq>
 80035a8:	4602      	mov	r2, r0
 80035aa:	4b14      	ldr	r3, [pc, #80]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	0a1b      	lsrs	r3, r3, #8
 80035b0:	f003 030f 	and.w	r3, r3, #15
 80035b4:	4912      	ldr	r1, [pc, #72]	@ (8003600 <HAL_RCC_ClockConfig+0x35c>)
 80035b6:	5ccb      	ldrb	r3, [r1, r3]
 80035b8:	f003 031f 	and.w	r3, r3, #31
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
 80035c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80035c2:	4b0e      	ldr	r3, [pc, #56]	@ (80035fc <HAL_RCC_ClockConfig+0x358>)
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003600 <HAL_RCC_ClockConfig+0x35c>)
 80035cc:	5cd3      	ldrb	r3, [r2, r3]
 80035ce:	f003 031f 	and.w	r3, r3, #31
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	fa22 f303 	lsr.w	r3, r2, r3
 80035d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <HAL_RCC_ClockConfig+0x360>)
 80035da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80035dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003608 <HAL_RCC_ClockConfig+0x364>)
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80035e2:	4b0a      	ldr	r3, [pc, #40]	@ (800360c <HAL_RCC_ClockConfig+0x368>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fd fddc 	bl	80011a4 <HAL_InitTick>
 80035ec:	4603      	mov	r3, r0
 80035ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	58024400 	.word	0x58024400
 8003600:	08007398 	.word	0x08007398
 8003604:	24000004 	.word	0x24000004
 8003608:	24000000 	.word	0x24000000
 800360c:	24000008 	.word	0x24000008

08003610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003610:	b480      	push	{r7}
 8003612:	b089      	sub	sp, #36	@ 0x24
 8003614:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003616:	4bb3      	ldr	r3, [pc, #716]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800361e:	2b18      	cmp	r3, #24
 8003620:	f200 8155 	bhi.w	80038ce <HAL_RCC_GetSysClockFreq+0x2be>
 8003624:	a201      	add	r2, pc, #4	@ (adr r2, 800362c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800362a:	bf00      	nop
 800362c:	08003691 	.word	0x08003691
 8003630:	080038cf 	.word	0x080038cf
 8003634:	080038cf 	.word	0x080038cf
 8003638:	080038cf 	.word	0x080038cf
 800363c:	080038cf 	.word	0x080038cf
 8003640:	080038cf 	.word	0x080038cf
 8003644:	080038cf 	.word	0x080038cf
 8003648:	080038cf 	.word	0x080038cf
 800364c:	080036b7 	.word	0x080036b7
 8003650:	080038cf 	.word	0x080038cf
 8003654:	080038cf 	.word	0x080038cf
 8003658:	080038cf 	.word	0x080038cf
 800365c:	080038cf 	.word	0x080038cf
 8003660:	080038cf 	.word	0x080038cf
 8003664:	080038cf 	.word	0x080038cf
 8003668:	080038cf 	.word	0x080038cf
 800366c:	080036bd 	.word	0x080036bd
 8003670:	080038cf 	.word	0x080038cf
 8003674:	080038cf 	.word	0x080038cf
 8003678:	080038cf 	.word	0x080038cf
 800367c:	080038cf 	.word	0x080038cf
 8003680:	080038cf 	.word	0x080038cf
 8003684:	080038cf 	.word	0x080038cf
 8003688:	080038cf 	.word	0x080038cf
 800368c:	080036c3 	.word	0x080036c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003690:	4b94      	ldr	r3, [pc, #592]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0320 	and.w	r3, r3, #32
 8003698:	2b00      	cmp	r3, #0
 800369a:	d009      	beq.n	80036b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800369c:	4b91      	ldr	r3, [pc, #580]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	08db      	lsrs	r3, r3, #3
 80036a2:	f003 0303 	and.w	r3, r3, #3
 80036a6:	4a90      	ldr	r2, [pc, #576]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80036a8:	fa22 f303 	lsr.w	r3, r2, r3
 80036ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80036ae:	e111      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80036b0:	4b8d      	ldr	r3, [pc, #564]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80036b2:	61bb      	str	r3, [r7, #24]
      break;
 80036b4:	e10e      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80036b6:	4b8d      	ldr	r3, [pc, #564]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036b8:	61bb      	str	r3, [r7, #24]
      break;
 80036ba:	e10b      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80036bc:	4b8c      	ldr	r3, [pc, #560]	@ (80038f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80036be:	61bb      	str	r3, [r7, #24]
      break;
 80036c0:	e108      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80036c2:	4b88      	ldr	r3, [pc, #544]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80036cc:	4b85      	ldr	r3, [pc, #532]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d0:	091b      	lsrs	r3, r3, #4
 80036d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80036d8:	4b82      	ldr	r3, [pc, #520]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80036e2:	4b80      	ldr	r3, [pc, #512]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e6:	08db      	lsrs	r3, r3, #3
 80036e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	fb02 f303 	mul.w	r3, r2, r3
 80036f2:	ee07 3a90 	vmov	s15, r3
 80036f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	2b00      	cmp	r3, #0
 8003702:	f000 80e1 	beq.w	80038c8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	2b02      	cmp	r3, #2
 800370a:	f000 8083 	beq.w	8003814 <HAL_RCC_GetSysClockFreq+0x204>
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	2b02      	cmp	r3, #2
 8003712:	f200 80a1 	bhi.w	8003858 <HAL_RCC_GetSysClockFreq+0x248>
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_RCC_GetSysClockFreq+0x114>
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d056      	beq.n	80037d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003722:	e099      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003724:	4b6f      	ldr	r3, [pc, #444]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0320 	and.w	r3, r3, #32
 800372c:	2b00      	cmp	r3, #0
 800372e:	d02d      	beq.n	800378c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003730:	4b6c      	ldr	r3, [pc, #432]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	08db      	lsrs	r3, r3, #3
 8003736:	f003 0303 	and.w	r3, r3, #3
 800373a:	4a6b      	ldr	r2, [pc, #428]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800373c:	fa22 f303 	lsr.w	r3, r2, r3
 8003740:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	ee07 3a90 	vmov	s15, r3
 8003748:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	ee07 3a90 	vmov	s15, r3
 8003752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800375a:	4b62      	ldr	r3, [pc, #392]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003762:	ee07 3a90 	vmov	s15, r3
 8003766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800376a:	ed97 6a02 	vldr	s12, [r7, #8]
 800376e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80038f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800377a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800377e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003786:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800378a:	e087      	b.n	800389c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	ee07 3a90 	vmov	s15, r3
 8003792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003796:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80038f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800379a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800379e:	4b51      	ldr	r3, [pc, #324]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037a6:	ee07 3a90 	vmov	s15, r3
 80037aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80037b2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80038f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80037b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80037ce:	e065      	b.n	800389c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	ee07 3a90 	vmov	s15, r3
 80037d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037da:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80038fc <HAL_RCC_GetSysClockFreq+0x2ec>
 80037de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037e2:	4b40      	ldr	r3, [pc, #256]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ea:	ee07 3a90 	vmov	s15, r3
 80037ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80037f6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80038f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80037fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800380a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800380e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003812:	e043      	b.n	800389c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	ee07 3a90 	vmov	s15, r3
 800381a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800381e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003900 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003826:	4b2f      	ldr	r3, [pc, #188]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800382e:	ee07 3a90 	vmov	s15, r3
 8003832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003836:	ed97 6a02 	vldr	s12, [r7, #8]
 800383a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80038f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800383e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800384a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003856:	e021      	b.n	800389c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	ee07 3a90 	vmov	s15, r3
 800385e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003862:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80038fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800386a:	4b1e      	ldr	r3, [pc, #120]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800386c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003872:	ee07 3a90 	vmov	s15, r3
 8003876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800387a:	ed97 6a02 	vldr	s12, [r7, #8]
 800387e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80038f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800388a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800388e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003896:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800389a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800389c:	4b11      	ldr	r3, [pc, #68]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800389e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a0:	0a5b      	lsrs	r3, r3, #9
 80038a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038a6:	3301      	adds	r3, #1
 80038a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	ee07 3a90 	vmov	s15, r3
 80038b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80038b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038c0:	ee17 3a90 	vmov	r3, s15
 80038c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80038c6:	e005      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	61bb      	str	r3, [r7, #24]
      break;
 80038cc:	e002      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80038ce:	4b07      	ldr	r3, [pc, #28]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80038d0:	61bb      	str	r3, [r7, #24]
      break;
 80038d2:	bf00      	nop
  }

  return sysclockfreq;
 80038d4:	69bb      	ldr	r3, [r7, #24]
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3724      	adds	r7, #36	@ 0x24
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	58024400 	.word	0x58024400
 80038e8:	03d09000 	.word	0x03d09000
 80038ec:	003d0900 	.word	0x003d0900
 80038f0:	007a1200 	.word	0x007a1200
 80038f4:	46000000 	.word	0x46000000
 80038f8:	4c742400 	.word	0x4c742400
 80038fc:	4a742400 	.word	0x4a742400
 8003900:	4af42400 	.word	0x4af42400

08003904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800390a:	f7ff fe81 	bl	8003610 <HAL_RCC_GetSysClockFreq>
 800390e:	4602      	mov	r2, r0
 8003910:	4b10      	ldr	r3, [pc, #64]	@ (8003954 <HAL_RCC_GetHCLKFreq+0x50>)
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	0a1b      	lsrs	r3, r3, #8
 8003916:	f003 030f 	and.w	r3, r3, #15
 800391a:	490f      	ldr	r1, [pc, #60]	@ (8003958 <HAL_RCC_GetHCLKFreq+0x54>)
 800391c:	5ccb      	ldrb	r3, [r1, r3]
 800391e:	f003 031f 	and.w	r3, r3, #31
 8003922:	fa22 f303 	lsr.w	r3, r2, r3
 8003926:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003928:	4b0a      	ldr	r3, [pc, #40]	@ (8003954 <HAL_RCC_GetHCLKFreq+0x50>)
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	f003 030f 	and.w	r3, r3, #15
 8003930:	4a09      	ldr	r2, [pc, #36]	@ (8003958 <HAL_RCC_GetHCLKFreq+0x54>)
 8003932:	5cd3      	ldrb	r3, [r2, r3]
 8003934:	f003 031f 	and.w	r3, r3, #31
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	fa22 f303 	lsr.w	r3, r2, r3
 800393e:	4a07      	ldr	r2, [pc, #28]	@ (800395c <HAL_RCC_GetHCLKFreq+0x58>)
 8003940:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003942:	4a07      	ldr	r2, [pc, #28]	@ (8003960 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003948:	4b04      	ldr	r3, [pc, #16]	@ (800395c <HAL_RCC_GetHCLKFreq+0x58>)
 800394a:	681b      	ldr	r3, [r3, #0]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	58024400 	.word	0x58024400
 8003958:	08007398 	.word	0x08007398
 800395c:	24000004 	.word	0x24000004
 8003960:	24000000 	.word	0x24000000

08003964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003968:	f7ff ffcc 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 800396c:	4602      	mov	r2, r0
 800396e:	4b06      	ldr	r3, [pc, #24]	@ (8003988 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	091b      	lsrs	r3, r3, #4
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	4904      	ldr	r1, [pc, #16]	@ (800398c <HAL_RCC_GetPCLK1Freq+0x28>)
 800397a:	5ccb      	ldrb	r3, [r1, r3]
 800397c:	f003 031f 	and.w	r3, r3, #31
 8003980:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003984:	4618      	mov	r0, r3
 8003986:	bd80      	pop	{r7, pc}
 8003988:	58024400 	.word	0x58024400
 800398c:	08007398 	.word	0x08007398

08003990 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003994:	f7ff ffb6 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 8003998:	4602      	mov	r2, r0
 800399a:	4b06      	ldr	r3, [pc, #24]	@ (80039b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	0a1b      	lsrs	r3, r3, #8
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	4904      	ldr	r1, [pc, #16]	@ (80039b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80039a6:	5ccb      	ldrb	r3, [r1, r3]
 80039a8:	f003 031f 	and.w	r3, r3, #31
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	58024400 	.word	0x58024400
 80039b8:	08007398 	.word	0x08007398

080039bc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039c0:	b0ca      	sub	sp, #296	@ 0x128
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039c8:	2300      	movs	r3, #0
 80039ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039ce:	2300      	movs	r3, #0
 80039d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039dc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80039e0:	2500      	movs	r5, #0
 80039e2:	ea54 0305 	orrs.w	r3, r4, r5
 80039e6:	d049      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80039e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80039f2:	d02f      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80039f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80039f8:	d828      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80039fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039fe:	d01a      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003a00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a04:	d822      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003a0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a0e:	d007      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a10:	e01c      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a12:	4bb8      	ldr	r3, [pc, #736]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a16:	4ab7      	ldr	r2, [pc, #732]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003a1e:	e01a      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a24:	3308      	adds	r3, #8
 8003a26:	2102      	movs	r1, #2
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f001 fc8f 	bl	800534c <RCCEx_PLL2_Config>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003a34:	e00f      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3a:	3328      	adds	r3, #40	@ 0x28
 8003a3c:	2102      	movs	r1, #2
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f001 fd36 	bl	80054b0 <RCCEx_PLL3_Config>
 8003a44:	4603      	mov	r3, r0
 8003a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003a4a:	e004      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a52:	e000      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10a      	bne.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003a5e:	4ba5      	ldr	r3, [pc, #660]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a62:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a6c:	4aa1      	ldr	r2, [pc, #644]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a6e:	430b      	orrs	r3, r1
 8003a70:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a72:	e003      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a84:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003a88:	f04f 0900 	mov.w	r9, #0
 8003a8c:	ea58 0309 	orrs.w	r3, r8, r9
 8003a90:	d047      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a98:	2b04      	cmp	r3, #4
 8003a9a:	d82a      	bhi.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa2:	bf00      	nop
 8003aa4:	08003ab9 	.word	0x08003ab9
 8003aa8:	08003ac7 	.word	0x08003ac7
 8003aac:	08003add 	.word	0x08003add
 8003ab0:	08003afb 	.word	0x08003afb
 8003ab4:	08003afb 	.word	0x08003afb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ab8:	4b8e      	ldr	r3, [pc, #568]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abc:	4a8d      	ldr	r2, [pc, #564]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003abe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ac2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ac4:	e01a      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aca:	3308      	adds	r3, #8
 8003acc:	2100      	movs	r1, #0
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f001 fc3c 	bl	800534c <RCCEx_PLL2_Config>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ada:	e00f      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae0:	3328      	adds	r3, #40	@ 0x28
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f001 fce3 	bl	80054b0 <RCCEx_PLL3_Config>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003af0:	e004      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003af8:	e000      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003afa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10a      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b04:	4b7b      	ldr	r3, [pc, #492]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b08:	f023 0107 	bic.w	r1, r3, #7
 8003b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b12:	4a78      	ldr	r2, [pc, #480]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b14:	430b      	orrs	r3, r1
 8003b16:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b18:	e003      	b.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003b2e:	f04f 0b00 	mov.w	fp, #0
 8003b32:	ea5a 030b 	orrs.w	r3, sl, fp
 8003b36:	d04c      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b42:	d030      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b48:	d829      	bhi.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003b4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b4c:	d02d      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003b4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b50:	d825      	bhi.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003b52:	2b80      	cmp	r3, #128	@ 0x80
 8003b54:	d018      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003b56:	2b80      	cmp	r3, #128	@ 0x80
 8003b58:	d821      	bhi.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003b5e:	2b40      	cmp	r3, #64	@ 0x40
 8003b60:	d007      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003b62:	e01c      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b64:	4b63      	ldr	r3, [pc, #396]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b68:	4a62      	ldr	r2, [pc, #392]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003b70:	e01c      	b.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b76:	3308      	adds	r3, #8
 8003b78:	2100      	movs	r1, #0
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f001 fbe6 	bl	800534c <RCCEx_PLL2_Config>
 8003b80:	4603      	mov	r3, r0
 8003b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003b86:	e011      	b.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8c:	3328      	adds	r3, #40	@ 0x28
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4618      	mov	r0, r3
 8003b92:	f001 fc8d 	bl	80054b0 <RCCEx_PLL3_Config>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003b9c:	e006      	b.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ba4:	e002      	b.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003ba6:	bf00      	nop
 8003ba8:	e000      	b.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003baa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10a      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003bb4:	4b4f      	ldr	r3, [pc, #316]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bc2:	4a4c      	ldr	r2, [pc, #304]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bc4:	430b      	orrs	r3, r1
 8003bc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8003bc8:	e003      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bda:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003bde:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003be2:	2300      	movs	r3, #0
 8003be4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003be8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003bec:	460b      	mov	r3, r1
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	d053      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003bfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bfe:	d035      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003c00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c04:	d82e      	bhi.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c06:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c0a:	d031      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003c0c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c10:	d828      	bhi.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c16:	d01a      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003c18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c1c:	d822      	bhi.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003c22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c26:	d007      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003c28:	e01c      	b.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c2a:	4b32      	ldr	r3, [pc, #200]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2e:	4a31      	ldr	r2, [pc, #196]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c36:	e01c      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3c:	3308      	adds	r3, #8
 8003c3e:	2100      	movs	r1, #0
 8003c40:	4618      	mov	r0, r3
 8003c42:	f001 fb83 	bl	800534c <RCCEx_PLL2_Config>
 8003c46:	4603      	mov	r3, r0
 8003c48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003c4c:	e011      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c52:	3328      	adds	r3, #40	@ 0x28
 8003c54:	2100      	movs	r1, #0
 8003c56:	4618      	mov	r0, r3
 8003c58:	f001 fc2a 	bl	80054b0 <RCCEx_PLL3_Config>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c62:	e006      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c6a:	e002      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003c6c:	bf00      	nop
 8003c6e:	e000      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10b      	bne.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003c8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c8c:	430b      	orrs	r3, r1
 8003c8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c90:	e003      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003ca6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003caa:	2300      	movs	r3, #0
 8003cac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003cb0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	d056      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cbe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003cc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cc6:	d038      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003cc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ccc:	d831      	bhi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003cce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cd2:	d034      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003cd4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cd8:	d82b      	bhi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003cda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cde:	d01d      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003ce0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ce4:	d825      	bhi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d006      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003cea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cee:	d00a      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003cf0:	e01f      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003cf2:	bf00      	nop
 8003cf4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cf8:	4ba2      	ldr	r3, [pc, #648]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfc:	4aa1      	ldr	r2, [pc, #644]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d04:	e01c      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0a:	3308      	adds	r3, #8
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f001 fb1c 	bl	800534c <RCCEx_PLL2_Config>
 8003d14:	4603      	mov	r3, r0
 8003d16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003d1a:	e011      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d20:	3328      	adds	r3, #40	@ 0x28
 8003d22:	2100      	movs	r1, #0
 8003d24:	4618      	mov	r0, r3
 8003d26:	f001 fbc3 	bl	80054b0 <RCCEx_PLL3_Config>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d30:	e006      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d38:	e002      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003d3a:	bf00      	nop
 8003d3c:	e000      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003d3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003d48:	4b8e      	ldr	r3, [pc, #568]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d54:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003d58:	4a8a      	ldr	r2, [pc, #552]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d5a:	430b      	orrs	r3, r1
 8003d5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d5e:	e003      	b.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003d74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003d7e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003d82:	460b      	mov	r3, r1
 8003d84:	4313      	orrs	r3, r2
 8003d86:	d03a      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d8e:	2b30      	cmp	r3, #48	@ 0x30
 8003d90:	d01f      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003d92:	2b30      	cmp	r3, #48	@ 0x30
 8003d94:	d819      	bhi.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003d96:	2b20      	cmp	r3, #32
 8003d98:	d00c      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003d9a:	2b20      	cmp	r3, #32
 8003d9c:	d815      	bhi.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d019      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003da2:	2b10      	cmp	r3, #16
 8003da4:	d111      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003da6:	4b77      	ldr	r3, [pc, #476]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003daa:	4a76      	ldr	r2, [pc, #472]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003db0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003db2:	e011      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db8:	3308      	adds	r3, #8
 8003dba:	2102      	movs	r1, #2
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f001 fac5 	bl	800534c <RCCEx_PLL2_Config>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003dc8:	e006      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dd0:	e002      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003dd2:	bf00      	nop
 8003dd4:	e000      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003dd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d10a      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003de0:	4b68      	ldr	r3, [pc, #416]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003de4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dee:	4a65      	ldr	r2, [pc, #404]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003df0:	430b      	orrs	r3, r1
 8003df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003df4:	e003      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e06:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003e0a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003e14:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003e18:	460b      	mov	r3, r1
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	d051      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e28:	d035      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003e2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e2e:	d82e      	bhi.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003e30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e34:	d031      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003e36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e3a:	d828      	bhi.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003e3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e40:	d01a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003e42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e46:	d822      	bhi.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e50:	d007      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003e52:	e01c      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e54:	4b4b      	ldr	r3, [pc, #300]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e58:	4a4a      	ldr	r2, [pc, #296]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003e60:	e01c      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e66:	3308      	adds	r3, #8
 8003e68:	2100      	movs	r1, #0
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f001 fa6e 	bl	800534c <RCCEx_PLL2_Config>
 8003e70:	4603      	mov	r3, r0
 8003e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003e76:	e011      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7c:	3328      	adds	r3, #40	@ 0x28
 8003e7e:	2100      	movs	r1, #0
 8003e80:	4618      	mov	r0, r3
 8003e82:	f001 fb15 	bl	80054b0 <RCCEx_PLL3_Config>
 8003e86:	4603      	mov	r3, r0
 8003e88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003e8c:	e006      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e94:	e002      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003e96:	bf00      	nop
 8003e98:	e000      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003e9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003ea4:	4b37      	ldr	r3, [pc, #220]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eb2:	4a34      	ldr	r2, [pc, #208]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	6513      	str	r3, [r2, #80]	@ 0x50
 8003eb8:	e003      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ebe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003ece:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003ed8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003edc:	460b      	mov	r3, r1
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	d056      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ee8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eec:	d033      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003eee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ef2:	d82c      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ef4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ef8:	d02f      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003efa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003efe:	d826      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f04:	d02b      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003f06:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f0a:	d820      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f10:	d012      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003f12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f16:	d81a      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d022      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f20:	d115      	bne.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f26:	3308      	adds	r3, #8
 8003f28:	2101      	movs	r1, #1
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f001 fa0e 	bl	800534c <RCCEx_PLL2_Config>
 8003f30:	4603      	mov	r3, r0
 8003f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003f36:	e015      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f3c:	3328      	adds	r3, #40	@ 0x28
 8003f3e:	2101      	movs	r1, #1
 8003f40:	4618      	mov	r0, r3
 8003f42:	f001 fab5 	bl	80054b0 <RCCEx_PLL3_Config>
 8003f46:	4603      	mov	r3, r0
 8003f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003f4c:	e00a      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f54:	e006      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f56:	bf00      	nop
 8003f58:	e004      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f5a:	bf00      	nop
 8003f5c:	e002      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f5e:	bf00      	nop
 8003f60:	e000      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10d      	bne.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003f6c:	4b05      	ldr	r3, [pc, #20]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f70:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f7a:	4a02      	ldr	r2, [pc, #8]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f7c:	430b      	orrs	r3, r1
 8003f7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f80:	e006      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003f82:	bf00      	nop
 8003f84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f98:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003f9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003fa6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003faa:	460b      	mov	r3, r1
 8003fac:	4313      	orrs	r3, r2
 8003fae:	d055      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003fb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fbc:	d033      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003fbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fc2:	d82c      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fc8:	d02f      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003fca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fce:	d826      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003fd0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003fd4:	d02b      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003fd6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003fda:	d820      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003fdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fe0:	d012      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003fe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fe6:	d81a      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d022      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003fec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ff0:	d115      	bne.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff6:	3308      	adds	r3, #8
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f001 f9a6 	bl	800534c <RCCEx_PLL2_Config>
 8004000:	4603      	mov	r3, r0
 8004002:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004006:	e015      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400c:	3328      	adds	r3, #40	@ 0x28
 800400e:	2101      	movs	r1, #1
 8004010:	4618      	mov	r0, r3
 8004012:	f001 fa4d 	bl	80054b0 <RCCEx_PLL3_Config>
 8004016:	4603      	mov	r3, r0
 8004018:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800401c:	e00a      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004024:	e006      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004026:	bf00      	nop
 8004028:	e004      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800402a:	bf00      	nop
 800402c:	e002      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800402e:	bf00      	nop
 8004030:	e000      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004032:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10b      	bne.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800403c:	4ba3      	ldr	r3, [pc, #652]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800403e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004040:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004048:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800404c:	4a9f      	ldr	r2, [pc, #636]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800404e:	430b      	orrs	r3, r1
 8004050:	6593      	str	r3, [r2, #88]	@ 0x58
 8004052:	e003      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004058:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800405c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004064:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004068:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800406c:	2300      	movs	r3, #0
 800406e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004072:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004076:	460b      	mov	r3, r1
 8004078:	4313      	orrs	r3, r2
 800407a:	d037      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800407c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004086:	d00e      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004088:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800408c:	d816      	bhi.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800408e:	2b00      	cmp	r3, #0
 8004090:	d018      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004092:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004096:	d111      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004098:	4b8c      	ldr	r3, [pc, #560]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800409a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409c:	4a8b      	ldr	r2, [pc, #556]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800409e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80040a4:	e00f      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	3308      	adds	r3, #8
 80040ac:	2101      	movs	r1, #1
 80040ae:	4618      	mov	r0, r3
 80040b0:	f001 f94c 	bl	800534c <RCCEx_PLL2_Config>
 80040b4:	4603      	mov	r3, r0
 80040b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80040ba:	e004      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040c2:	e000      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80040c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10a      	bne.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80040ce:	4b7f      	ldr	r3, [pc, #508]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80040d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040dc:	4a7b      	ldr	r2, [pc, #492]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040de:	430b      	orrs	r3, r1
 80040e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80040e2:	e003      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80040ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80040f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040fc:	2300      	movs	r3, #0
 80040fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004102:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004106:	460b      	mov	r3, r1
 8004108:	4313      	orrs	r3, r2
 800410a:	d039      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800410c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004112:	2b03      	cmp	r3, #3
 8004114:	d81c      	bhi.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004116:	a201      	add	r2, pc, #4	@ (adr r2, 800411c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411c:	08004159 	.word	0x08004159
 8004120:	0800412d 	.word	0x0800412d
 8004124:	0800413b 	.word	0x0800413b
 8004128:	08004159 	.word	0x08004159
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800412c:	4b67      	ldr	r3, [pc, #412]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800412e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004130:	4a66      	ldr	r2, [pc, #408]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004138:	e00f      	b.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	3308      	adds	r3, #8
 8004140:	2102      	movs	r1, #2
 8004142:	4618      	mov	r0, r3
 8004144:	f001 f902 	bl	800534c <RCCEx_PLL2_Config>
 8004148:	4603      	mov	r3, r0
 800414a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800414e:	e004      	b.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004156:	e000      	b.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800415a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10a      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004162:	4b5a      	ldr	r3, [pc, #360]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004166:	f023 0103 	bic.w	r1, r3, #3
 800416a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004170:	4a56      	ldr	r2, [pc, #344]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004172:	430b      	orrs	r3, r1
 8004174:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004176:	e003      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004188:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800418c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004190:	2300      	movs	r3, #0
 8004192:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004196:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800419a:	460b      	mov	r3, r1
 800419c:	4313      	orrs	r3, r2
 800419e:	f000 809f 	beq.w	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041a2:	4b4b      	ldr	r3, [pc, #300]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a4a      	ldr	r2, [pc, #296]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80041a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041ae:	f7fd f843 	bl	8001238 <HAL_GetTick>
 80041b2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041b6:	e00b      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041b8:	f7fd f83e 	bl	8001238 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b64      	cmp	r3, #100	@ 0x64
 80041c6:	d903      	bls.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ce:	e005      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041d0:	4b3f      	ldr	r3, [pc, #252]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0ed      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80041dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d179      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80041e4:	4b39      	ldr	r3, [pc, #228]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80041e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041f0:	4053      	eors	r3, r2
 80041f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d015      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041fa:	4b34      	ldr	r3, [pc, #208]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004202:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004206:	4b31      	ldr	r3, [pc, #196]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420a:	4a30      	ldr	r2, [pc, #192]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800420c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004210:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004212:	4b2e      	ldr	r3, [pc, #184]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004216:	4a2d      	ldr	r2, [pc, #180]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004218:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800421c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800421e:	4a2b      	ldr	r2, [pc, #172]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004220:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004224:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800422e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004232:	d118      	bne.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004234:	f7fd f800 	bl	8001238 <HAL_GetTick>
 8004238:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800423c:	e00d      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423e:	f7fc fffb 	bl	8001238 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004248:	1ad2      	subs	r2, r2, r3
 800424a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800424e:	429a      	cmp	r2, r3
 8004250:	d903      	bls.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004258:	e005      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800425a:	4b1c      	ldr	r3, [pc, #112]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800425c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0eb      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800426a:	2b00      	cmp	r3, #0
 800426c:	d129      	bne.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800426e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004272:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800427a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800427e:	d10e      	bne.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004280:	4b12      	ldr	r3, [pc, #72]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004290:	091a      	lsrs	r2, r3, #4
 8004292:	4b10      	ldr	r3, [pc, #64]	@ (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004294:	4013      	ands	r3, r2
 8004296:	4a0d      	ldr	r2, [pc, #52]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004298:	430b      	orrs	r3, r1
 800429a:	6113      	str	r3, [r2, #16]
 800429c:	e005      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800429e:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	4a0a      	ldr	r2, [pc, #40]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80042a8:	6113      	str	r3, [r2, #16]
 80042aa:	4b08      	ldr	r3, [pc, #32]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042ac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80042ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80042b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ba:	4a04      	ldr	r2, [pc, #16]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042bc:	430b      	orrs	r3, r1
 80042be:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c0:	e00e      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80042ca:	e009      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80042cc:	58024400 	.word	0x58024400
 80042d0:	58024800 	.word	0x58024800
 80042d4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80042e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	f002 0301 	and.w	r3, r2, #1
 80042ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042f0:	2300      	movs	r3, #0
 80042f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80042f6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80042fa:	460b      	mov	r3, r1
 80042fc:	4313      	orrs	r3, r2
 80042fe:	f000 8089 	beq.w	8004414 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004306:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004308:	2b28      	cmp	r3, #40	@ 0x28
 800430a:	d86b      	bhi.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800430c:	a201      	add	r2, pc, #4	@ (adr r2, 8004314 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800430e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004312:	bf00      	nop
 8004314:	080043ed 	.word	0x080043ed
 8004318:	080043e5 	.word	0x080043e5
 800431c:	080043e5 	.word	0x080043e5
 8004320:	080043e5 	.word	0x080043e5
 8004324:	080043e5 	.word	0x080043e5
 8004328:	080043e5 	.word	0x080043e5
 800432c:	080043e5 	.word	0x080043e5
 8004330:	080043e5 	.word	0x080043e5
 8004334:	080043b9 	.word	0x080043b9
 8004338:	080043e5 	.word	0x080043e5
 800433c:	080043e5 	.word	0x080043e5
 8004340:	080043e5 	.word	0x080043e5
 8004344:	080043e5 	.word	0x080043e5
 8004348:	080043e5 	.word	0x080043e5
 800434c:	080043e5 	.word	0x080043e5
 8004350:	080043e5 	.word	0x080043e5
 8004354:	080043cf 	.word	0x080043cf
 8004358:	080043e5 	.word	0x080043e5
 800435c:	080043e5 	.word	0x080043e5
 8004360:	080043e5 	.word	0x080043e5
 8004364:	080043e5 	.word	0x080043e5
 8004368:	080043e5 	.word	0x080043e5
 800436c:	080043e5 	.word	0x080043e5
 8004370:	080043e5 	.word	0x080043e5
 8004374:	080043ed 	.word	0x080043ed
 8004378:	080043e5 	.word	0x080043e5
 800437c:	080043e5 	.word	0x080043e5
 8004380:	080043e5 	.word	0x080043e5
 8004384:	080043e5 	.word	0x080043e5
 8004388:	080043e5 	.word	0x080043e5
 800438c:	080043e5 	.word	0x080043e5
 8004390:	080043e5 	.word	0x080043e5
 8004394:	080043ed 	.word	0x080043ed
 8004398:	080043e5 	.word	0x080043e5
 800439c:	080043e5 	.word	0x080043e5
 80043a0:	080043e5 	.word	0x080043e5
 80043a4:	080043e5 	.word	0x080043e5
 80043a8:	080043e5 	.word	0x080043e5
 80043ac:	080043e5 	.word	0x080043e5
 80043b0:	080043e5 	.word	0x080043e5
 80043b4:	080043ed 	.word	0x080043ed
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043bc:	3308      	adds	r3, #8
 80043be:	2101      	movs	r1, #1
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 ffc3 	bl	800534c <RCCEx_PLL2_Config>
 80043c6:	4603      	mov	r3, r0
 80043c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80043cc:	e00f      	b.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d2:	3328      	adds	r3, #40	@ 0x28
 80043d4:	2101      	movs	r1, #1
 80043d6:	4618      	mov	r0, r3
 80043d8:	f001 f86a 	bl	80054b0 <RCCEx_PLL3_Config>
 80043dc:	4603      	mov	r3, r0
 80043de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80043e2:	e004      	b.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043ea:	e000      	b.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80043ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d10a      	bne.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80043f6:	4bbf      	ldr	r3, [pc, #764]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80043fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004402:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004404:	4abb      	ldr	r2, [pc, #748]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004406:	430b      	orrs	r3, r1
 8004408:	6553      	str	r3, [r2, #84]	@ 0x54
 800440a:	e003      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004410:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441c:	f002 0302 	and.w	r3, r2, #2
 8004420:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004424:	2300      	movs	r3, #0
 8004426:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800442a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800442e:	460b      	mov	r3, r1
 8004430:	4313      	orrs	r3, r2
 8004432:	d041      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004438:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800443a:	2b05      	cmp	r3, #5
 800443c:	d824      	bhi.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800443e:	a201      	add	r2, pc, #4	@ (adr r2, 8004444 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004444:	08004491 	.word	0x08004491
 8004448:	0800445d 	.word	0x0800445d
 800444c:	08004473 	.word	0x08004473
 8004450:	08004491 	.word	0x08004491
 8004454:	08004491 	.word	0x08004491
 8004458:	08004491 	.word	0x08004491
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	3308      	adds	r3, #8
 8004462:	2101      	movs	r1, #1
 8004464:	4618      	mov	r0, r3
 8004466:	f000 ff71 	bl	800534c <RCCEx_PLL2_Config>
 800446a:	4603      	mov	r3, r0
 800446c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004470:	e00f      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004476:	3328      	adds	r3, #40	@ 0x28
 8004478:	2101      	movs	r1, #1
 800447a:	4618      	mov	r0, r3
 800447c:	f001 f818 	bl	80054b0 <RCCEx_PLL3_Config>
 8004480:	4603      	mov	r3, r0
 8004482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004486:	e004      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800448e:	e000      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004490:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004492:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004496:	2b00      	cmp	r3, #0
 8004498:	d10a      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800449a:	4b96      	ldr	r3, [pc, #600]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800449c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800449e:	f023 0107 	bic.w	r1, r3, #7
 80044a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044a8:	4a92      	ldr	r2, [pc, #584]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044aa:	430b      	orrs	r3, r1
 80044ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80044ae:	e003      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c0:	f002 0304 	and.w	r3, r2, #4
 80044c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044c8:	2300      	movs	r3, #0
 80044ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80044d2:	460b      	mov	r3, r1
 80044d4:	4313      	orrs	r3, r2
 80044d6:	d044      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80044d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e0:	2b05      	cmp	r3, #5
 80044e2:	d825      	bhi.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80044e4:	a201      	add	r2, pc, #4	@ (adr r2, 80044ec <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80044e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ea:	bf00      	nop
 80044ec:	08004539 	.word	0x08004539
 80044f0:	08004505 	.word	0x08004505
 80044f4:	0800451b 	.word	0x0800451b
 80044f8:	08004539 	.word	0x08004539
 80044fc:	08004539 	.word	0x08004539
 8004500:	08004539 	.word	0x08004539
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	3308      	adds	r3, #8
 800450a:	2101      	movs	r1, #1
 800450c:	4618      	mov	r0, r3
 800450e:	f000 ff1d 	bl	800534c <RCCEx_PLL2_Config>
 8004512:	4603      	mov	r3, r0
 8004514:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004518:	e00f      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800451a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451e:	3328      	adds	r3, #40	@ 0x28
 8004520:	2101      	movs	r1, #1
 8004522:	4618      	mov	r0, r3
 8004524:	f000 ffc4 	bl	80054b0 <RCCEx_PLL3_Config>
 8004528:	4603      	mov	r3, r0
 800452a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800452e:	e004      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004536:	e000      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004538:	bf00      	nop
    }

    if (ret == HAL_OK)
 800453a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10b      	bne.n	800455a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004542:	4b6c      	ldr	r3, [pc, #432]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004546:	f023 0107 	bic.w	r1, r3, #7
 800454a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004552:	4a68      	ldr	r2, [pc, #416]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004554:	430b      	orrs	r3, r1
 8004556:	6593      	str	r3, [r2, #88]	@ 0x58
 8004558:	e003      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800455a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800455e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f002 0320 	and.w	r3, r2, #32
 800456e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004572:	2300      	movs	r3, #0
 8004574:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004578:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800457c:	460b      	mov	r3, r1
 800457e:	4313      	orrs	r3, r2
 8004580:	d055      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800458e:	d033      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004590:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004594:	d82c      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800459a:	d02f      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800459c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a0:	d826      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80045a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045a6:	d02b      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80045a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045ac:	d820      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80045ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b2:	d012      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80045b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b8:	d81a      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d022      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80045be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045c2:	d115      	bne.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c8:	3308      	adds	r3, #8
 80045ca:	2100      	movs	r1, #0
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 febd 	bl	800534c <RCCEx_PLL2_Config>
 80045d2:	4603      	mov	r3, r0
 80045d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80045d8:	e015      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80045da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045de:	3328      	adds	r3, #40	@ 0x28
 80045e0:	2102      	movs	r1, #2
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 ff64 	bl	80054b0 <RCCEx_PLL3_Config>
 80045e8:	4603      	mov	r3, r0
 80045ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80045ee:	e00a      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045f6:	e006      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80045f8:	bf00      	nop
 80045fa:	e004      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80045fc:	bf00      	nop
 80045fe:	e002      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004600:	bf00      	nop
 8004602:	e000      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004604:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10b      	bne.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800460e:	4b39      	ldr	r3, [pc, #228]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004612:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800461e:	4a35      	ldr	r2, [pc, #212]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004620:	430b      	orrs	r3, r1
 8004622:	6553      	str	r3, [r2, #84]	@ 0x54
 8004624:	e003      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800462a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800462e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004636:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800463a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800463e:	2300      	movs	r3, #0
 8004640:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004644:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004648:	460b      	mov	r3, r1
 800464a:	4313      	orrs	r3, r2
 800464c:	d058      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800464e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004652:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004656:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800465a:	d033      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800465c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004660:	d82c      	bhi.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004666:	d02f      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004668:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800466c:	d826      	bhi.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800466e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004672:	d02b      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004674:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004678:	d820      	bhi.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800467a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800467e:	d012      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004684:	d81a      	bhi.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004686:	2b00      	cmp	r3, #0
 8004688:	d022      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800468a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468e:	d115      	bne.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004694:	3308      	adds	r3, #8
 8004696:	2100      	movs	r1, #0
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fe57 	bl	800534c <RCCEx_PLL2_Config>
 800469e:	4603      	mov	r3, r0
 80046a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80046a4:	e015      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046aa:	3328      	adds	r3, #40	@ 0x28
 80046ac:	2102      	movs	r1, #2
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fefe 	bl	80054b0 <RCCEx_PLL3_Config>
 80046b4:	4603      	mov	r3, r0
 80046b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80046ba:	e00a      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046c2:	e006      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80046c4:	bf00      	nop
 80046c6:	e004      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80046c8:	bf00      	nop
 80046ca:	e002      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80046cc:	bf00      	nop
 80046ce:	e000      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80046d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10e      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80046da:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80046dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046de:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80046e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046ea:	4a02      	ldr	r2, [pc, #8]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80046ec:	430b      	orrs	r3, r1
 80046ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80046f0:	e006      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80046f2:	bf00      	nop
 80046f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004708:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800470c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004710:	2300      	movs	r3, #0
 8004712:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004716:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800471a:	460b      	mov	r3, r1
 800471c:	4313      	orrs	r3, r2
 800471e:	d055      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004724:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004728:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800472c:	d033      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800472e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004732:	d82c      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004734:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004738:	d02f      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800473a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800473e:	d826      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004740:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004744:	d02b      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004746:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800474a:	d820      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800474c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004750:	d012      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004752:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004756:	d81a      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004758:	2b00      	cmp	r3, #0
 800475a:	d022      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800475c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004760:	d115      	bne.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	3308      	adds	r3, #8
 8004768:	2100      	movs	r1, #0
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fdee 	bl	800534c <RCCEx_PLL2_Config>
 8004770:	4603      	mov	r3, r0
 8004772:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004776:	e015      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477c:	3328      	adds	r3, #40	@ 0x28
 800477e:	2102      	movs	r1, #2
 8004780:	4618      	mov	r0, r3
 8004782:	f000 fe95 	bl	80054b0 <RCCEx_PLL3_Config>
 8004786:	4603      	mov	r3, r0
 8004788:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800478c:	e00a      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004794:	e006      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004796:	bf00      	nop
 8004798:	e004      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800479a:	bf00      	nop
 800479c:	e002      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800479e:	bf00      	nop
 80047a0:	e000      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80047a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10b      	bne.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80047ac:	4ba1      	ldr	r3, [pc, #644]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80047b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80047bc:	4a9d      	ldr	r2, [pc, #628]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047be:	430b      	orrs	r3, r1
 80047c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80047c2:	e003      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80047cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d4:	f002 0308 	and.w	r3, r2, #8
 80047d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80047dc:	2300      	movs	r3, #0
 80047de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80047e2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80047e6:	460b      	mov	r3, r1
 80047e8:	4313      	orrs	r3, r2
 80047ea:	d01e      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80047ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f8:	d10c      	bne.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fe:	3328      	adds	r3, #40	@ 0x28
 8004800:	2102      	movs	r1, #2
 8004802:	4618      	mov	r0, r3
 8004804:	f000 fe54 	bl	80054b0 <RCCEx_PLL3_Config>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004814:	4b87      	ldr	r3, [pc, #540]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004818:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800481c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004820:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004824:	4a83      	ldr	r2, [pc, #524]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004826:	430b      	orrs	r3, r1
 8004828:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800482a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004832:	f002 0310 	and.w	r3, r2, #16
 8004836:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800483a:	2300      	movs	r3, #0
 800483c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004840:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004844:	460b      	mov	r3, r1
 8004846:	4313      	orrs	r3, r2
 8004848:	d01e      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800484a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004856:	d10c      	bne.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485c:	3328      	adds	r3, #40	@ 0x28
 800485e:	2102      	movs	r1, #2
 8004860:	4618      	mov	r0, r3
 8004862:	f000 fe25 	bl	80054b0 <RCCEx_PLL3_Config>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004872:	4b70      	ldr	r3, [pc, #448]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004876:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800487a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004882:	4a6c      	ldr	r2, [pc, #432]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004884:	430b      	orrs	r3, r1
 8004886:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004890:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004894:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004898:	2300      	movs	r3, #0
 800489a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800489e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80048a2:	460b      	mov	r3, r1
 80048a4:	4313      	orrs	r3, r2
 80048a6:	d03e      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80048a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048b4:	d022      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80048b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048ba:	d81b      	bhi.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80048c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048c4:	d00b      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80048c6:	e015      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048cc:	3308      	adds	r3, #8
 80048ce:	2100      	movs	r1, #0
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 fd3b 	bl	800534c <RCCEx_PLL2_Config>
 80048d6:	4603      	mov	r3, r0
 80048d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80048dc:	e00f      	b.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e2:	3328      	adds	r3, #40	@ 0x28
 80048e4:	2102      	movs	r1, #2
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fde2 	bl	80054b0 <RCCEx_PLL3_Config>
 80048ec:	4603      	mov	r3, r0
 80048ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80048f2:	e004      	b.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048fa:	e000      	b.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80048fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10b      	bne.n	800491e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004906:	4b4b      	ldr	r3, [pc, #300]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800490a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800490e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004912:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004916:	4a47      	ldr	r2, [pc, #284]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004918:	430b      	orrs	r3, r1
 800491a:	6593      	str	r3, [r2, #88]	@ 0x58
 800491c:	e003      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800491e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004922:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004932:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004934:	2300      	movs	r3, #0
 8004936:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004938:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800493c:	460b      	mov	r3, r1
 800493e:	4313      	orrs	r3, r2
 8004940:	d03b      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800494e:	d01f      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004950:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004954:	d818      	bhi.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004956:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800495a:	d003      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800495c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004960:	d007      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004962:	e011      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004964:	4b33      	ldr	r3, [pc, #204]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004968:	4a32      	ldr	r2, [pc, #200]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800496a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800496e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004970:	e00f      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004976:	3328      	adds	r3, #40	@ 0x28
 8004978:	2101      	movs	r1, #1
 800497a:	4618      	mov	r0, r3
 800497c:	f000 fd98 	bl	80054b0 <RCCEx_PLL3_Config>
 8004980:	4603      	mov	r3, r0
 8004982:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004986:	e004      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800498e:	e000      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004990:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004992:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004996:	2b00      	cmp	r3, #0
 8004998:	d10b      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800499a:	4b26      	ldr	r3, [pc, #152]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800499c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800499e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80049a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049aa:	4a22      	ldr	r2, [pc, #136]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049ac:	430b      	orrs	r3, r1
 80049ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80049b0:	e003      	b.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80049ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80049c6:	673b      	str	r3, [r7, #112]	@ 0x70
 80049c8:	2300      	movs	r3, #0
 80049ca:	677b      	str	r3, [r7, #116]	@ 0x74
 80049cc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80049d0:	460b      	mov	r3, r1
 80049d2:	4313      	orrs	r3, r2
 80049d4:	d034      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80049d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80049e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049e4:	d007      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80049e6:	e011      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049e8:	4b12      	ldr	r3, [pc, #72]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ec:	4a11      	ldr	r2, [pc, #68]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80049f4:	e00e      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049fa:	3308      	adds	r3, #8
 80049fc:	2102      	movs	r1, #2
 80049fe:	4618      	mov	r0, r3
 8004a00:	f000 fca4 	bl	800534c <RCCEx_PLL2_Config>
 8004a04:	4603      	mov	r3, r0
 8004a06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004a0a:	e003      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10d      	bne.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004a1c:	4b05      	ldr	r3, [pc, #20]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a20:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a2a:	4a02      	ldr	r2, [pc, #8]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a2c:	430b      	orrs	r3, r1
 8004a2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a30:	e006      	b.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004a32:	bf00      	nop
 8004a34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a48:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004a4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a4e:	2300      	movs	r3, #0
 8004a50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a52:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004a56:	460b      	mov	r3, r1
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	d00c      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a60:	3328      	adds	r3, #40	@ 0x28
 8004a62:	2102      	movs	r1, #2
 8004a64:	4618      	mov	r0, r3
 8004a66:	f000 fd23 	bl	80054b0 <RCCEx_PLL3_Config>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004a82:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a84:	2300      	movs	r3, #0
 8004a86:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a88:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	d038      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a9e:	d018      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004aa0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aa4:	d811      	bhi.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004aa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aaa:	d014      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004aac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab0:	d80b      	bhi.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d011      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004ab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aba:	d106      	bne.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004abc:	4bc3      	ldr	r3, [pc, #780]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac0:	4ac2      	ldr	r2, [pc, #776]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004ac8:	e008      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ad0:	e004      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ad2:	bf00      	nop
 8004ad4:	e002      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ad6:	bf00      	nop
 8004ad8:	e000      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10b      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ae4:	4bb9      	ldr	r3, [pc, #740]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004af4:	4ab5      	ldr	r2, [pc, #724]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004af6:	430b      	orrs	r3, r1
 8004af8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004afa:	e003      	b.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004b10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b12:	2300      	movs	r3, #0
 8004b14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b16:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	d009      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b20:	4baa      	ldr	r3, [pc, #680]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b24:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b2e:	4aa7      	ldr	r2, [pc, #668]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b30:	430b      	orrs	r3, r1
 8004b32:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004b40:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b42:	2300      	movs	r3, #0
 8004b44:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b46:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	d00a      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004b50:	4b9e      	ldr	r3, [pc, #632]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b5c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004b60:	4a9a      	ldr	r2, [pc, #616]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b62:	430b      	orrs	r3, r1
 8004b64:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b6e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004b72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b74:	2300      	movs	r3, #0
 8004b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b78:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	d009      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b82:	4b92      	ldr	r3, [pc, #584]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b86:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b90:	4a8e      	ldr	r2, [pc, #568]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b92:	430b      	orrs	r3, r1
 8004b94:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004ba2:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ba8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004bac:	460b      	mov	r3, r1
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	d00e      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004bb2:	4b86      	ldr	r3, [pc, #536]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	4a85      	ldr	r2, [pc, #532]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bb8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004bbc:	6113      	str	r3, [r2, #16]
 8004bbe:	4b83      	ldr	r3, [pc, #524]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bc0:	6919      	ldr	r1, [r3, #16]
 8004bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004bca:	4a80      	ldr	r2, [pc, #512]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bcc:	430b      	orrs	r3, r1
 8004bce:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bde:	2300      	movs	r3, #0
 8004be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004be2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004be6:	460b      	mov	r3, r1
 8004be8:	4313      	orrs	r3, r2
 8004bea:	d009      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004bec:	4b77      	ldr	r3, [pc, #476]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bf0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bfa:	4a74      	ldr	r2, [pc, #464]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004c0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c0e:	2300      	movs	r3, #0
 8004c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c12:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004c16:	460b      	mov	r3, r1
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	d00a      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c1c:	4b6b      	ldr	r3, [pc, #428]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c20:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c2c:	4a67      	ldr	r2, [pc, #412]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c2e:	430b      	orrs	r3, r1
 8004c30:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c44:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004c48:	460b      	mov	r3, r1
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	d011      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c52:	3308      	adds	r3, #8
 8004c54:	2100      	movs	r1, #0
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 fb78 	bl	800534c <RCCEx_PLL2_Config>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	6239      	str	r1, [r7, #32]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c84:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004c88:	460b      	mov	r3, r1
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	d011      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c92:	3308      	adds	r3, #8
 8004c94:	2101      	movs	r1, #1
 8004c96:	4618      	mov	r0, r3
 8004c98:	f000 fb58 	bl	800534c <RCCEx_PLL2_Config>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ca2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004caa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cba:	2100      	movs	r1, #0
 8004cbc:	61b9      	str	r1, [r7, #24]
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	61fb      	str	r3, [r7, #28]
 8004cc4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	d011      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd2:	3308      	adds	r3, #8
 8004cd4:	2102      	movs	r1, #2
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fb38 	bl	800534c <RCCEx_PLL2_Config>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	6139      	str	r1, [r7, #16]
 8004cfe:	f003 0308 	and.w	r3, r3, #8
 8004d02:	617b      	str	r3, [r7, #20]
 8004d04:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	d011      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d12:	3328      	adds	r3, #40	@ 0x28
 8004d14:	2100      	movs	r1, #0
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 fbca 	bl	80054b0 <RCCEx_PLL3_Config>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	f003 0310 	and.w	r3, r3, #16
 8004d42:	60fb      	str	r3, [r7, #12]
 8004d44:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	d011      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d52:	3328      	adds	r3, #40	@ 0x28
 8004d54:	2101      	movs	r1, #1
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fbaa 	bl	80054b0 <RCCEx_PLL3_Config>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	6039      	str	r1, [r7, #0]
 8004d7e:	f003 0320 	and.w	r3, r3, #32
 8004d82:	607b      	str	r3, [r7, #4]
 8004d84:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	d011      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d92:	3328      	adds	r3, #40	@ 0x28
 8004d94:	2102      	movs	r1, #2
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 fb8a 	bl	80054b0 <RCCEx_PLL3_Config>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004daa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004db2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	e000      	b.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dcc:	58024400 	.word	0x58024400

08004dd0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004dd4:	f7fe fd96 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	4b06      	ldr	r3, [pc, #24]	@ (8004df4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	091b      	lsrs	r3, r3, #4
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	4904      	ldr	r1, [pc, #16]	@ (8004df8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004de6:	5ccb      	ldrb	r3, [r1, r3]
 8004de8:	f003 031f 	and.w	r3, r3, #31
 8004dec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	58024400 	.word	0x58024400
 8004df8:	08007398 	.word	0x08007398

08004dfc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b089      	sub	sp, #36	@ 0x24
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e04:	4ba1      	ldr	r3, [pc, #644]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e08:	f003 0303 	and.w	r3, r3, #3
 8004e0c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004e0e:	4b9f      	ldr	r3, [pc, #636]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e12:	0b1b      	lsrs	r3, r3, #12
 8004e14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e18:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004e1a:	4b9c      	ldr	r3, [pc, #624]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1e:	091b      	lsrs	r3, r3, #4
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004e26:	4b99      	ldr	r3, [pc, #612]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e2a:	08db      	lsrs	r3, r3, #3
 8004e2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	fb02 f303 	mul.w	r3, r2, r3
 8004e36:	ee07 3a90 	vmov	s15, r3
 8004e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 8111 	beq.w	800506c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	f000 8083 	beq.w	8004f58 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	f200 80a1 	bhi.w	8004f9c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d056      	beq.n	8004f14 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004e66:	e099      	b.n	8004f9c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e68:	4b88      	ldr	r3, [pc, #544]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0320 	and.w	r3, r3, #32
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d02d      	beq.n	8004ed0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e74:	4b85      	ldr	r3, [pc, #532]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	08db      	lsrs	r3, r3, #3
 8004e7a:	f003 0303 	and.w	r3, r3, #3
 8004e7e:	4a84      	ldr	r2, [pc, #528]	@ (8005090 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004e80:	fa22 f303 	lsr.w	r3, r2, r3
 8004e84:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	ee07 3a90 	vmov	s15, r3
 8004e8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	ee07 3a90 	vmov	s15, r3
 8004e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e9e:	4b7b      	ldr	r3, [pc, #492]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea6:	ee07 3a90 	vmov	s15, r3
 8004eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004eb2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004ece:	e087      	b.n	8004fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	ee07 3a90 	vmov	s15, r3
 8004ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eda:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005098 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ee2:	4b6a      	ldr	r3, [pc, #424]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eea:	ee07 3a90 	vmov	s15, r3
 8004eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ef2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ef6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f12:	e065      	b.n	8004fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	ee07 3a90 	vmov	s15, r3
 8004f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f1e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800509c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f26:	4b59      	ldr	r3, [pc, #356]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f2e:	ee07 3a90 	vmov	s15, r3
 8004f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f3a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f56:	e043      	b.n	8004fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	ee07 3a90 	vmov	s15, r3
 8004f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f62:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80050a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f6a:	4b48      	ldr	r3, [pc, #288]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f72:	ee07 3a90 	vmov	s15, r3
 8004f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f7e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f9a:	e021      	b.n	8004fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	ee07 3a90 	vmov	s15, r3
 8004fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fa6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800509c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fae:	4b37      	ldr	r3, [pc, #220]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fb6:	ee07 3a90 	vmov	s15, r3
 8004fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fc2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004fc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fde:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004fe0:	4b2a      	ldr	r3, [pc, #168]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe4:	0a5b      	lsrs	r3, r3, #9
 8004fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fea:	ee07 3a90 	vmov	s15, r3
 8004fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ff2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ff6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ffa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005006:	ee17 2a90 	vmov	r2, s15
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800500e:	4b1f      	ldr	r3, [pc, #124]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005012:	0c1b      	lsrs	r3, r3, #16
 8005014:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005018:	ee07 3a90 	vmov	s15, r3
 800501c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005020:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005024:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005028:	edd7 6a07 	vldr	s13, [r7, #28]
 800502c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005034:	ee17 2a90 	vmov	r2, s15
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800503c:	4b13      	ldr	r3, [pc, #76]	@ (800508c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800503e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005040:	0e1b      	lsrs	r3, r3, #24
 8005042:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005046:	ee07 3a90 	vmov	s15, r3
 800504a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800504e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005052:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005056:	edd7 6a07 	vldr	s13, [r7, #28]
 800505a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800505e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005062:	ee17 2a90 	vmov	r2, s15
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800506a:	e008      	b.n	800507e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	609a      	str	r2, [r3, #8]
}
 800507e:	bf00      	nop
 8005080:	3724      	adds	r7, #36	@ 0x24
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	58024400 	.word	0x58024400
 8005090:	03d09000 	.word	0x03d09000
 8005094:	46000000 	.word	0x46000000
 8005098:	4c742400 	.word	0x4c742400
 800509c:	4a742400 	.word	0x4a742400
 80050a0:	4af42400 	.word	0x4af42400

080050a4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b089      	sub	sp, #36	@ 0x24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80050ac:	4ba1      	ldr	r3, [pc, #644]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b0:	f003 0303 	and.w	r3, r3, #3
 80050b4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80050b6:	4b9f      	ldr	r3, [pc, #636]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ba:	0d1b      	lsrs	r3, r3, #20
 80050bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050c0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80050c2:	4b9c      	ldr	r3, [pc, #624]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c6:	0a1b      	lsrs	r3, r3, #8
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80050ce:	4b99      	ldr	r3, [pc, #612]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d2:	08db      	lsrs	r3, r3, #3
 80050d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	fb02 f303 	mul.w	r3, r2, r3
 80050de:	ee07 3a90 	vmov	s15, r3
 80050e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050e6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 8111 	beq.w	8005314 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	f000 8083 	beq.w	8005200 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	f200 80a1 	bhi.w	8005244 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d056      	beq.n	80051bc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800510e:	e099      	b.n	8005244 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005110:	4b88      	ldr	r3, [pc, #544]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0320 	and.w	r3, r3, #32
 8005118:	2b00      	cmp	r3, #0
 800511a:	d02d      	beq.n	8005178 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800511c:	4b85      	ldr	r3, [pc, #532]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	08db      	lsrs	r3, r3, #3
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	4a84      	ldr	r2, [pc, #528]	@ (8005338 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005128:	fa22 f303 	lsr.w	r3, r2, r3
 800512c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	ee07 3a90 	vmov	s15, r3
 8005134:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	ee07 3a90 	vmov	s15, r3
 800513e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005146:	4b7b      	ldr	r3, [pc, #492]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800514e:	ee07 3a90 	vmov	s15, r3
 8005152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005156:	ed97 6a03 	vldr	s12, [r7, #12]
 800515a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800533c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800515e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800516a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800516e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005172:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005176:	e087      	b.n	8005288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	ee07 3a90 	vmov	s15, r3
 800517e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005182:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005340 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800518a:	4b6a      	ldr	r3, [pc, #424]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800518c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005192:	ee07 3a90 	vmov	s15, r3
 8005196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800519a:	ed97 6a03 	vldr	s12, [r7, #12]
 800519e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800533c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80051a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051ba:	e065      	b.n	8005288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	ee07 3a90 	vmov	s15, r3
 80051c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051c6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005344 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80051ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051ce:	4b59      	ldr	r3, [pc, #356]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051d6:	ee07 3a90 	vmov	s15, r3
 80051da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051de:	ed97 6a03 	vldr	s12, [r7, #12]
 80051e2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800533c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80051e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051fe:	e043      	b.n	8005288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	ee07 3a90 	vmov	s15, r3
 8005206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800520a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005348 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800520e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005212:	4b48      	ldr	r3, [pc, #288]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800521a:	ee07 3a90 	vmov	s15, r3
 800521e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005222:	ed97 6a03 	vldr	s12, [r7, #12]
 8005226:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800533c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800522a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800522e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005232:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005236:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800523a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800523e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005242:	e021      	b.n	8005288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	ee07 3a90 	vmov	s15, r3
 800524a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800524e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005344 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005256:	4b37      	ldr	r3, [pc, #220]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800525e:	ee07 3a90 	vmov	s15, r3
 8005262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005266:	ed97 6a03 	vldr	s12, [r7, #12]
 800526a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800533c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800526e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005272:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005276:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800527a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800527e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005282:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005286:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005288:	4b2a      	ldr	r3, [pc, #168]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800528a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528c:	0a5b      	lsrs	r3, r3, #9
 800528e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005292:	ee07 3a90 	vmov	s15, r3
 8005296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800529a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800529e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80052a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052ae:	ee17 2a90 	vmov	r2, s15
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80052b6:	4b1f      	ldr	r3, [pc, #124]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ba:	0c1b      	lsrs	r3, r3, #16
 80052bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052c0:	ee07 3a90 	vmov	s15, r3
 80052c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80052d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052dc:	ee17 2a90 	vmov	r2, s15
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80052e4:	4b13      	ldr	r3, [pc, #76]	@ (8005334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e8:	0e1b      	lsrs	r3, r3, #24
 80052ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ee:	ee07 3a90 	vmov	s15, r3
 80052f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8005302:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005306:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800530a:	ee17 2a90 	vmov	r2, s15
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005312:	e008      	b.n	8005326 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2200      	movs	r2, #0
 8005324:	609a      	str	r2, [r3, #8]
}
 8005326:	bf00      	nop
 8005328:	3724      	adds	r7, #36	@ 0x24
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	58024400 	.word	0x58024400
 8005338:	03d09000 	.word	0x03d09000
 800533c:	46000000 	.word	0x46000000
 8005340:	4c742400 	.word	0x4c742400
 8005344:	4a742400 	.word	0x4a742400
 8005348:	4af42400 	.word	0x4af42400

0800534c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800535a:	4b53      	ldr	r3, [pc, #332]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 800535c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800535e:	f003 0303 	and.w	r3, r3, #3
 8005362:	2b03      	cmp	r3, #3
 8005364:	d101      	bne.n	800536a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e099      	b.n	800549e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800536a:	4b4f      	ldr	r3, [pc, #316]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a4e      	ldr	r2, [pc, #312]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005370:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005374:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005376:	f7fb ff5f 	bl	8001238 <HAL_GetTick>
 800537a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800537c:	e008      	b.n	8005390 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800537e:	f7fb ff5b 	bl	8001238 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b02      	cmp	r3, #2
 800538a:	d901      	bls.n	8005390 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e086      	b.n	800549e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005390:	4b45      	ldr	r3, [pc, #276]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1f0      	bne.n	800537e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800539c:	4b42      	ldr	r3, [pc, #264]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 800539e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	031b      	lsls	r3, r3, #12
 80053aa:	493f      	ldr	r1, [pc, #252]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	3b01      	subs	r3, #1
 80053b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	3b01      	subs	r3, #1
 80053c0:	025b      	lsls	r3, r3, #9
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	431a      	orrs	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	3b01      	subs	r3, #1
 80053cc:	041b      	lsls	r3, r3, #16
 80053ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	3b01      	subs	r3, #1
 80053da:	061b      	lsls	r3, r3, #24
 80053dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80053e0:	4931      	ldr	r1, [pc, #196]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80053e6:	4b30      	ldr	r3, [pc, #192]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 80053e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	492d      	ldr	r1, [pc, #180]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80053f8:	4b2b      	ldr	r3, [pc, #172]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 80053fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053fc:	f023 0220 	bic.w	r2, r3, #32
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	4928      	ldr	r1, [pc, #160]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005406:	4313      	orrs	r3, r2
 8005408:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800540a:	4b27      	ldr	r3, [pc, #156]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 800540c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540e:	4a26      	ldr	r2, [pc, #152]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005410:	f023 0310 	bic.w	r3, r3, #16
 8005414:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005416:	4b24      	ldr	r3, [pc, #144]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005418:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800541a:	4b24      	ldr	r3, [pc, #144]	@ (80054ac <RCCEx_PLL2_Config+0x160>)
 800541c:	4013      	ands	r3, r2
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	69d2      	ldr	r2, [r2, #28]
 8005422:	00d2      	lsls	r2, r2, #3
 8005424:	4920      	ldr	r1, [pc, #128]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005426:	4313      	orrs	r3, r2
 8005428:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800542a:	4b1f      	ldr	r3, [pc, #124]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 800542c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542e:	4a1e      	ldr	r2, [pc, #120]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005430:	f043 0310 	orr.w	r3, r3, #16
 8005434:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d106      	bne.n	800544a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800543c:	4b1a      	ldr	r3, [pc, #104]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 800543e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005440:	4a19      	ldr	r2, [pc, #100]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005442:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005446:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005448:	e00f      	b.n	800546a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	2b01      	cmp	r3, #1
 800544e:	d106      	bne.n	800545e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005450:	4b15      	ldr	r3, [pc, #84]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005454:	4a14      	ldr	r2, [pc, #80]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800545a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800545c:	e005      	b.n	800546a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800545e:	4b12      	ldr	r3, [pc, #72]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005462:	4a11      	ldr	r2, [pc, #68]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005464:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005468:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800546a:	4b0f      	ldr	r3, [pc, #60]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a0e      	ldr	r2, [pc, #56]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005470:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005474:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005476:	f7fb fedf 	bl	8001238 <HAL_GetTick>
 800547a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800547c:	e008      	b.n	8005490 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800547e:	f7fb fedb 	bl	8001238 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d901      	bls.n	8005490 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e006      	b.n	800549e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005490:	4b05      	ldr	r3, [pc, #20]	@ (80054a8 <RCCEx_PLL2_Config+0x15c>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0f0      	beq.n	800547e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800549c:	7bfb      	ldrb	r3, [r7, #15]
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	58024400 	.word	0x58024400
 80054ac:	ffff0007 	.word	0xffff0007

080054b0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054be:	4b53      	ldr	r3, [pc, #332]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	2b03      	cmp	r3, #3
 80054c8:	d101      	bne.n	80054ce <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e099      	b.n	8005602 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80054ce:	4b4f      	ldr	r3, [pc, #316]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a4e      	ldr	r2, [pc, #312]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80054d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054da:	f7fb fead 	bl	8001238 <HAL_GetTick>
 80054de:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80054e0:	e008      	b.n	80054f4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80054e2:	f7fb fea9 	bl	8001238 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e086      	b.n	8005602 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80054f4:	4b45      	ldr	r3, [pc, #276]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1f0      	bne.n	80054e2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005500:	4b42      	ldr	r3, [pc, #264]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005504:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	051b      	lsls	r3, r3, #20
 800550e:	493f      	ldr	r1, [pc, #252]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005510:	4313      	orrs	r3, r2
 8005512:	628b      	str	r3, [r1, #40]	@ 0x28
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	3b01      	subs	r3, #1
 800551a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	3b01      	subs	r3, #1
 8005524:	025b      	lsls	r3, r3, #9
 8005526:	b29b      	uxth	r3, r3
 8005528:	431a      	orrs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	3b01      	subs	r3, #1
 8005530:	041b      	lsls	r3, r3, #16
 8005532:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005536:	431a      	orrs	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	3b01      	subs	r3, #1
 800553e:	061b      	lsls	r3, r3, #24
 8005540:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005544:	4931      	ldr	r1, [pc, #196]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005546:	4313      	orrs	r3, r2
 8005548:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800554a:	4b30      	ldr	r3, [pc, #192]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 800554c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	492d      	ldr	r1, [pc, #180]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005558:	4313      	orrs	r3, r2
 800555a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800555c:	4b2b      	ldr	r3, [pc, #172]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 800555e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005560:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	4928      	ldr	r1, [pc, #160]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 800556a:	4313      	orrs	r3, r2
 800556c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800556e:	4b27      	ldr	r3, [pc, #156]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005572:	4a26      	ldr	r2, [pc, #152]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005574:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005578:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800557a:	4b24      	ldr	r3, [pc, #144]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 800557c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800557e:	4b24      	ldr	r3, [pc, #144]	@ (8005610 <RCCEx_PLL3_Config+0x160>)
 8005580:	4013      	ands	r3, r2
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	69d2      	ldr	r2, [r2, #28]
 8005586:	00d2      	lsls	r2, r2, #3
 8005588:	4920      	ldr	r1, [pc, #128]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 800558a:	4313      	orrs	r3, r2
 800558c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800558e:	4b1f      	ldr	r3, [pc, #124]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005592:	4a1e      	ldr	r2, [pc, #120]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 8005594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005598:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d106      	bne.n	80055ae <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80055a0:	4b1a      	ldr	r3, [pc, #104]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a4:	4a19      	ldr	r2, [pc, #100]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80055aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80055ac:	e00f      	b.n	80055ce <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d106      	bne.n	80055c2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80055b4:	4b15      	ldr	r3, [pc, #84]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055b8:	4a14      	ldr	r2, [pc, #80]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80055be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80055c0:	e005      	b.n	80055ce <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80055c2:	4b12      	ldr	r3, [pc, #72]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c6:	4a11      	ldr	r2, [pc, #68]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80055ce:	4b0f      	ldr	r3, [pc, #60]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a0e      	ldr	r2, [pc, #56]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055da:	f7fb fe2d 	bl	8001238 <HAL_GetTick>
 80055de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80055e0:	e008      	b.n	80055f4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80055e2:	f7fb fe29 	bl	8001238 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d901      	bls.n	80055f4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e006      	b.n	8005602 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80055f4:	4b05      	ldr	r3, [pc, #20]	@ (800560c <RCCEx_PLL3_Config+0x15c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0f0      	beq.n	80055e2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005600:	7bfb      	ldrb	r3, [r7, #15]
}
 8005602:	4618      	mov	r0, r3
 8005604:	3710      	adds	r7, #16
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	58024400 	.word	0x58024400
 8005610:	ffff0007 	.word	0xffff0007

08005614 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e042      	b.n	80056ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562c:	2b00      	cmp	r3, #0
 800562e:	d106      	bne.n	800563e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f7fb fbf5 	bl	8000e28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2224      	movs	r2, #36	@ 0x24
 8005642:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 0201 	bic.w	r2, r2, #1
 8005654:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800565a:	2b00      	cmp	r3, #0
 800565c:	d002      	beq.n	8005664 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 fe1e 	bl	80062a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f8b3 	bl	80057d0 <UART_SetConfig>
 800566a:	4603      	mov	r3, r0
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e01b      	b.n	80056ac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005682:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689a      	ldr	r2, [r3, #8]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005692:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f042 0201 	orr.w	r2, r2, #1
 80056a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 fe9d 	bl	80063e4 <UART_CheckIdleState>
 80056aa:	4603      	mov	r3, r0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b08a      	sub	sp, #40	@ 0x28
 80056b8:	af02      	add	r7, sp, #8
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	603b      	str	r3, [r7, #0]
 80056c0:	4613      	mov	r3, r2
 80056c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d17b      	bne.n	80057c6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <HAL_UART_Transmit+0x26>
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e074      	b.n	80057c8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2221      	movs	r2, #33	@ 0x21
 80056ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056ee:	f7fb fda3 	bl	8001238 <HAL_GetTick>
 80056f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	88fa      	ldrh	r2, [r7, #6]
 80056f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	88fa      	ldrh	r2, [r7, #6]
 8005700:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800570c:	d108      	bne.n	8005720 <HAL_UART_Transmit+0x6c>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d104      	bne.n	8005720 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005716:	2300      	movs	r3, #0
 8005718:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	61bb      	str	r3, [r7, #24]
 800571e:	e003      	b.n	8005728 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005724:	2300      	movs	r3, #0
 8005726:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005728:	e030      	b.n	800578c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2200      	movs	r2, #0
 8005732:	2180      	movs	r1, #128	@ 0x80
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 feff 	bl	8006538 <UART_WaitOnFlagUntilTimeout>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2220      	movs	r2, #32
 8005744:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e03d      	b.n	80057c8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10b      	bne.n	800576a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	881b      	ldrh	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005760:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	3302      	adds	r3, #2
 8005766:	61bb      	str	r3, [r7, #24]
 8005768:	e007      	b.n	800577a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	781a      	ldrb	r2, [r3, #0]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	3301      	adds	r3, #1
 8005778:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005780:	b29b      	uxth	r3, r3
 8005782:	3b01      	subs	r3, #1
 8005784:	b29a      	uxth	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1c8      	bne.n	800572a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2200      	movs	r2, #0
 80057a0:	2140      	movs	r1, #64	@ 0x40
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 fec8 	bl	8006538 <UART_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d005      	beq.n	80057ba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2220      	movs	r2, #32
 80057b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e006      	b.n	80057c8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2220      	movs	r2, #32
 80057be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80057c2:	2300      	movs	r3, #0
 80057c4:	e000      	b.n	80057c8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80057c6:	2302      	movs	r3, #2
  }
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3720      	adds	r7, #32
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057d4:	b092      	sub	sp, #72	@ 0x48
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057da:	2300      	movs	r3, #0
 80057dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	689a      	ldr	r2, [r3, #8]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	431a      	orrs	r2, r3
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	431a      	orrs	r2, r3
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	69db      	ldr	r3, [r3, #28]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	4bbe      	ldr	r3, [pc, #760]	@ (8005af8 <UART_SetConfig+0x328>)
 8005800:	4013      	ands	r3, r2
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	6812      	ldr	r2, [r2, #0]
 8005806:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005808:	430b      	orrs	r3, r1
 800580a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	68da      	ldr	r2, [r3, #12]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4ab3      	ldr	r2, [pc, #716]	@ (8005afc <UART_SetConfig+0x32c>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d004      	beq.n	800583c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005838:	4313      	orrs	r3, r2
 800583a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689a      	ldr	r2, [r3, #8]
 8005842:	4baf      	ldr	r3, [pc, #700]	@ (8005b00 <UART_SetConfig+0x330>)
 8005844:	4013      	ands	r3, r2
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	6812      	ldr	r2, [r2, #0]
 800584a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800584c:	430b      	orrs	r3, r1
 800584e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005856:	f023 010f 	bic.w	r1, r3, #15
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	430a      	orrs	r2, r1
 8005864:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4aa6      	ldr	r2, [pc, #664]	@ (8005b04 <UART_SetConfig+0x334>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d177      	bne.n	8005960 <UART_SetConfig+0x190>
 8005870:	4ba5      	ldr	r3, [pc, #660]	@ (8005b08 <UART_SetConfig+0x338>)
 8005872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005874:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005878:	2b28      	cmp	r3, #40	@ 0x28
 800587a:	d86d      	bhi.n	8005958 <UART_SetConfig+0x188>
 800587c:	a201      	add	r2, pc, #4	@ (adr r2, 8005884 <UART_SetConfig+0xb4>)
 800587e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005882:	bf00      	nop
 8005884:	08005929 	.word	0x08005929
 8005888:	08005959 	.word	0x08005959
 800588c:	08005959 	.word	0x08005959
 8005890:	08005959 	.word	0x08005959
 8005894:	08005959 	.word	0x08005959
 8005898:	08005959 	.word	0x08005959
 800589c:	08005959 	.word	0x08005959
 80058a0:	08005959 	.word	0x08005959
 80058a4:	08005931 	.word	0x08005931
 80058a8:	08005959 	.word	0x08005959
 80058ac:	08005959 	.word	0x08005959
 80058b0:	08005959 	.word	0x08005959
 80058b4:	08005959 	.word	0x08005959
 80058b8:	08005959 	.word	0x08005959
 80058bc:	08005959 	.word	0x08005959
 80058c0:	08005959 	.word	0x08005959
 80058c4:	08005939 	.word	0x08005939
 80058c8:	08005959 	.word	0x08005959
 80058cc:	08005959 	.word	0x08005959
 80058d0:	08005959 	.word	0x08005959
 80058d4:	08005959 	.word	0x08005959
 80058d8:	08005959 	.word	0x08005959
 80058dc:	08005959 	.word	0x08005959
 80058e0:	08005959 	.word	0x08005959
 80058e4:	08005941 	.word	0x08005941
 80058e8:	08005959 	.word	0x08005959
 80058ec:	08005959 	.word	0x08005959
 80058f0:	08005959 	.word	0x08005959
 80058f4:	08005959 	.word	0x08005959
 80058f8:	08005959 	.word	0x08005959
 80058fc:	08005959 	.word	0x08005959
 8005900:	08005959 	.word	0x08005959
 8005904:	08005949 	.word	0x08005949
 8005908:	08005959 	.word	0x08005959
 800590c:	08005959 	.word	0x08005959
 8005910:	08005959 	.word	0x08005959
 8005914:	08005959 	.word	0x08005959
 8005918:	08005959 	.word	0x08005959
 800591c:	08005959 	.word	0x08005959
 8005920:	08005959 	.word	0x08005959
 8005924:	08005951 	.word	0x08005951
 8005928:	2301      	movs	r3, #1
 800592a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800592e:	e222      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005930:	2304      	movs	r3, #4
 8005932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005936:	e21e      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005938:	2308      	movs	r3, #8
 800593a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800593e:	e21a      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005940:	2310      	movs	r3, #16
 8005942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005946:	e216      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005948:	2320      	movs	r3, #32
 800594a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800594e:	e212      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005950:	2340      	movs	r3, #64	@ 0x40
 8005952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005956:	e20e      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005958:	2380      	movs	r3, #128	@ 0x80
 800595a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800595e:	e20a      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a69      	ldr	r2, [pc, #420]	@ (8005b0c <UART_SetConfig+0x33c>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d130      	bne.n	80059cc <UART_SetConfig+0x1fc>
 800596a:	4b67      	ldr	r3, [pc, #412]	@ (8005b08 <UART_SetConfig+0x338>)
 800596c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800596e:	f003 0307 	and.w	r3, r3, #7
 8005972:	2b05      	cmp	r3, #5
 8005974:	d826      	bhi.n	80059c4 <UART_SetConfig+0x1f4>
 8005976:	a201      	add	r2, pc, #4	@ (adr r2, 800597c <UART_SetConfig+0x1ac>)
 8005978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597c:	08005995 	.word	0x08005995
 8005980:	0800599d 	.word	0x0800599d
 8005984:	080059a5 	.word	0x080059a5
 8005988:	080059ad 	.word	0x080059ad
 800598c:	080059b5 	.word	0x080059b5
 8005990:	080059bd 	.word	0x080059bd
 8005994:	2300      	movs	r3, #0
 8005996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800599a:	e1ec      	b.n	8005d76 <UART_SetConfig+0x5a6>
 800599c:	2304      	movs	r3, #4
 800599e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059a2:	e1e8      	b.n	8005d76 <UART_SetConfig+0x5a6>
 80059a4:	2308      	movs	r3, #8
 80059a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059aa:	e1e4      	b.n	8005d76 <UART_SetConfig+0x5a6>
 80059ac:	2310      	movs	r3, #16
 80059ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059b2:	e1e0      	b.n	8005d76 <UART_SetConfig+0x5a6>
 80059b4:	2320      	movs	r3, #32
 80059b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ba:	e1dc      	b.n	8005d76 <UART_SetConfig+0x5a6>
 80059bc:	2340      	movs	r3, #64	@ 0x40
 80059be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059c2:	e1d8      	b.n	8005d76 <UART_SetConfig+0x5a6>
 80059c4:	2380      	movs	r3, #128	@ 0x80
 80059c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ca:	e1d4      	b.n	8005d76 <UART_SetConfig+0x5a6>
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a4f      	ldr	r2, [pc, #316]	@ (8005b10 <UART_SetConfig+0x340>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d130      	bne.n	8005a38 <UART_SetConfig+0x268>
 80059d6:	4b4c      	ldr	r3, [pc, #304]	@ (8005b08 <UART_SetConfig+0x338>)
 80059d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059da:	f003 0307 	and.w	r3, r3, #7
 80059de:	2b05      	cmp	r3, #5
 80059e0:	d826      	bhi.n	8005a30 <UART_SetConfig+0x260>
 80059e2:	a201      	add	r2, pc, #4	@ (adr r2, 80059e8 <UART_SetConfig+0x218>)
 80059e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e8:	08005a01 	.word	0x08005a01
 80059ec:	08005a09 	.word	0x08005a09
 80059f0:	08005a11 	.word	0x08005a11
 80059f4:	08005a19 	.word	0x08005a19
 80059f8:	08005a21 	.word	0x08005a21
 80059fc:	08005a29 	.word	0x08005a29
 8005a00:	2300      	movs	r3, #0
 8005a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a06:	e1b6      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a08:	2304      	movs	r3, #4
 8005a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a0e:	e1b2      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a10:	2308      	movs	r3, #8
 8005a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a16:	e1ae      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a18:	2310      	movs	r3, #16
 8005a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a1e:	e1aa      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a20:	2320      	movs	r3, #32
 8005a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a26:	e1a6      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a28:	2340      	movs	r3, #64	@ 0x40
 8005a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a2e:	e1a2      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a30:	2380      	movs	r3, #128	@ 0x80
 8005a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a36:	e19e      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a35      	ldr	r2, [pc, #212]	@ (8005b14 <UART_SetConfig+0x344>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d130      	bne.n	8005aa4 <UART_SetConfig+0x2d4>
 8005a42:	4b31      	ldr	r3, [pc, #196]	@ (8005b08 <UART_SetConfig+0x338>)
 8005a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a46:	f003 0307 	and.w	r3, r3, #7
 8005a4a:	2b05      	cmp	r3, #5
 8005a4c:	d826      	bhi.n	8005a9c <UART_SetConfig+0x2cc>
 8005a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a54 <UART_SetConfig+0x284>)
 8005a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a54:	08005a6d 	.word	0x08005a6d
 8005a58:	08005a75 	.word	0x08005a75
 8005a5c:	08005a7d 	.word	0x08005a7d
 8005a60:	08005a85 	.word	0x08005a85
 8005a64:	08005a8d 	.word	0x08005a8d
 8005a68:	08005a95 	.word	0x08005a95
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a72:	e180      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a74:	2304      	movs	r3, #4
 8005a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a7a:	e17c      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a7c:	2308      	movs	r3, #8
 8005a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a82:	e178      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a84:	2310      	movs	r3, #16
 8005a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a8a:	e174      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a8c:	2320      	movs	r3, #32
 8005a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a92:	e170      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a94:	2340      	movs	r3, #64	@ 0x40
 8005a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a9a:	e16c      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005a9c:	2380      	movs	r3, #128	@ 0x80
 8005a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aa2:	e168      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a1b      	ldr	r2, [pc, #108]	@ (8005b18 <UART_SetConfig+0x348>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d142      	bne.n	8005b34 <UART_SetConfig+0x364>
 8005aae:	4b16      	ldr	r3, [pc, #88]	@ (8005b08 <UART_SetConfig+0x338>)
 8005ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab2:	f003 0307 	and.w	r3, r3, #7
 8005ab6:	2b05      	cmp	r3, #5
 8005ab8:	d838      	bhi.n	8005b2c <UART_SetConfig+0x35c>
 8005aba:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac0 <UART_SetConfig+0x2f0>)
 8005abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac0:	08005ad9 	.word	0x08005ad9
 8005ac4:	08005ae1 	.word	0x08005ae1
 8005ac8:	08005ae9 	.word	0x08005ae9
 8005acc:	08005af1 	.word	0x08005af1
 8005ad0:	08005b1d 	.word	0x08005b1d
 8005ad4:	08005b25 	.word	0x08005b25
 8005ad8:	2300      	movs	r3, #0
 8005ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ade:	e14a      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005ae0:	2304      	movs	r3, #4
 8005ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ae6:	e146      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005ae8:	2308      	movs	r3, #8
 8005aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aee:	e142      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005af0:	2310      	movs	r3, #16
 8005af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005af6:	e13e      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005af8:	cfff69f3 	.word	0xcfff69f3
 8005afc:	58000c00 	.word	0x58000c00
 8005b00:	11fff4ff 	.word	0x11fff4ff
 8005b04:	40011000 	.word	0x40011000
 8005b08:	58024400 	.word	0x58024400
 8005b0c:	40004400 	.word	0x40004400
 8005b10:	40004800 	.word	0x40004800
 8005b14:	40004c00 	.word	0x40004c00
 8005b18:	40005000 	.word	0x40005000
 8005b1c:	2320      	movs	r3, #32
 8005b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b22:	e128      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005b24:	2340      	movs	r3, #64	@ 0x40
 8005b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b2a:	e124      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005b2c:	2380      	movs	r3, #128	@ 0x80
 8005b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b32:	e120      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4acb      	ldr	r2, [pc, #812]	@ (8005e68 <UART_SetConfig+0x698>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d176      	bne.n	8005c2c <UART_SetConfig+0x45c>
 8005b3e:	4bcb      	ldr	r3, [pc, #812]	@ (8005e6c <UART_SetConfig+0x69c>)
 8005b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b46:	2b28      	cmp	r3, #40	@ 0x28
 8005b48:	d86c      	bhi.n	8005c24 <UART_SetConfig+0x454>
 8005b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b50 <UART_SetConfig+0x380>)
 8005b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b50:	08005bf5 	.word	0x08005bf5
 8005b54:	08005c25 	.word	0x08005c25
 8005b58:	08005c25 	.word	0x08005c25
 8005b5c:	08005c25 	.word	0x08005c25
 8005b60:	08005c25 	.word	0x08005c25
 8005b64:	08005c25 	.word	0x08005c25
 8005b68:	08005c25 	.word	0x08005c25
 8005b6c:	08005c25 	.word	0x08005c25
 8005b70:	08005bfd 	.word	0x08005bfd
 8005b74:	08005c25 	.word	0x08005c25
 8005b78:	08005c25 	.word	0x08005c25
 8005b7c:	08005c25 	.word	0x08005c25
 8005b80:	08005c25 	.word	0x08005c25
 8005b84:	08005c25 	.word	0x08005c25
 8005b88:	08005c25 	.word	0x08005c25
 8005b8c:	08005c25 	.word	0x08005c25
 8005b90:	08005c05 	.word	0x08005c05
 8005b94:	08005c25 	.word	0x08005c25
 8005b98:	08005c25 	.word	0x08005c25
 8005b9c:	08005c25 	.word	0x08005c25
 8005ba0:	08005c25 	.word	0x08005c25
 8005ba4:	08005c25 	.word	0x08005c25
 8005ba8:	08005c25 	.word	0x08005c25
 8005bac:	08005c25 	.word	0x08005c25
 8005bb0:	08005c0d 	.word	0x08005c0d
 8005bb4:	08005c25 	.word	0x08005c25
 8005bb8:	08005c25 	.word	0x08005c25
 8005bbc:	08005c25 	.word	0x08005c25
 8005bc0:	08005c25 	.word	0x08005c25
 8005bc4:	08005c25 	.word	0x08005c25
 8005bc8:	08005c25 	.word	0x08005c25
 8005bcc:	08005c25 	.word	0x08005c25
 8005bd0:	08005c15 	.word	0x08005c15
 8005bd4:	08005c25 	.word	0x08005c25
 8005bd8:	08005c25 	.word	0x08005c25
 8005bdc:	08005c25 	.word	0x08005c25
 8005be0:	08005c25 	.word	0x08005c25
 8005be4:	08005c25 	.word	0x08005c25
 8005be8:	08005c25 	.word	0x08005c25
 8005bec:	08005c25 	.word	0x08005c25
 8005bf0:	08005c1d 	.word	0x08005c1d
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bfa:	e0bc      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005bfc:	2304      	movs	r3, #4
 8005bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c02:	e0b8      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c04:	2308      	movs	r3, #8
 8005c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c0a:	e0b4      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c0c:	2310      	movs	r3, #16
 8005c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c12:	e0b0      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c14:	2320      	movs	r3, #32
 8005c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c1a:	e0ac      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c1c:	2340      	movs	r3, #64	@ 0x40
 8005c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c22:	e0a8      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c24:	2380      	movs	r3, #128	@ 0x80
 8005c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c2a:	e0a4      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a8f      	ldr	r2, [pc, #572]	@ (8005e70 <UART_SetConfig+0x6a0>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d130      	bne.n	8005c98 <UART_SetConfig+0x4c8>
 8005c36:	4b8d      	ldr	r3, [pc, #564]	@ (8005e6c <UART_SetConfig+0x69c>)
 8005c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c3a:	f003 0307 	and.w	r3, r3, #7
 8005c3e:	2b05      	cmp	r3, #5
 8005c40:	d826      	bhi.n	8005c90 <UART_SetConfig+0x4c0>
 8005c42:	a201      	add	r2, pc, #4	@ (adr r2, 8005c48 <UART_SetConfig+0x478>)
 8005c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c48:	08005c61 	.word	0x08005c61
 8005c4c:	08005c69 	.word	0x08005c69
 8005c50:	08005c71 	.word	0x08005c71
 8005c54:	08005c79 	.word	0x08005c79
 8005c58:	08005c81 	.word	0x08005c81
 8005c5c:	08005c89 	.word	0x08005c89
 8005c60:	2300      	movs	r3, #0
 8005c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c66:	e086      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c68:	2304      	movs	r3, #4
 8005c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c6e:	e082      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c70:	2308      	movs	r3, #8
 8005c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c76:	e07e      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c78:	2310      	movs	r3, #16
 8005c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c7e:	e07a      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c80:	2320      	movs	r3, #32
 8005c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c86:	e076      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c88:	2340      	movs	r3, #64	@ 0x40
 8005c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c8e:	e072      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c90:	2380      	movs	r3, #128	@ 0x80
 8005c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c96:	e06e      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a75      	ldr	r2, [pc, #468]	@ (8005e74 <UART_SetConfig+0x6a4>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d130      	bne.n	8005d04 <UART_SetConfig+0x534>
 8005ca2:	4b72      	ldr	r3, [pc, #456]	@ (8005e6c <UART_SetConfig+0x69c>)
 8005ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca6:	f003 0307 	and.w	r3, r3, #7
 8005caa:	2b05      	cmp	r3, #5
 8005cac:	d826      	bhi.n	8005cfc <UART_SetConfig+0x52c>
 8005cae:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb4 <UART_SetConfig+0x4e4>)
 8005cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb4:	08005ccd 	.word	0x08005ccd
 8005cb8:	08005cd5 	.word	0x08005cd5
 8005cbc:	08005cdd 	.word	0x08005cdd
 8005cc0:	08005ce5 	.word	0x08005ce5
 8005cc4:	08005ced 	.word	0x08005ced
 8005cc8:	08005cf5 	.word	0x08005cf5
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cd2:	e050      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005cd4:	2304      	movs	r3, #4
 8005cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cda:	e04c      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005cdc:	2308      	movs	r3, #8
 8005cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ce2:	e048      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005ce4:	2310      	movs	r3, #16
 8005ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cea:	e044      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005cec:	2320      	movs	r3, #32
 8005cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cf2:	e040      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005cf4:	2340      	movs	r3, #64	@ 0x40
 8005cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cfa:	e03c      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005cfc:	2380      	movs	r3, #128	@ 0x80
 8005cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d02:	e038      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a5b      	ldr	r2, [pc, #364]	@ (8005e78 <UART_SetConfig+0x6a8>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d130      	bne.n	8005d70 <UART_SetConfig+0x5a0>
 8005d0e:	4b57      	ldr	r3, [pc, #348]	@ (8005e6c <UART_SetConfig+0x69c>)
 8005d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d12:	f003 0307 	and.w	r3, r3, #7
 8005d16:	2b05      	cmp	r3, #5
 8005d18:	d826      	bhi.n	8005d68 <UART_SetConfig+0x598>
 8005d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d20 <UART_SetConfig+0x550>)
 8005d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d20:	08005d39 	.word	0x08005d39
 8005d24:	08005d41 	.word	0x08005d41
 8005d28:	08005d49 	.word	0x08005d49
 8005d2c:	08005d51 	.word	0x08005d51
 8005d30:	08005d59 	.word	0x08005d59
 8005d34:	08005d61 	.word	0x08005d61
 8005d38:	2302      	movs	r3, #2
 8005d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d3e:	e01a      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d40:	2304      	movs	r3, #4
 8005d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d46:	e016      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d48:	2308      	movs	r3, #8
 8005d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d4e:	e012      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d50:	2310      	movs	r3, #16
 8005d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d56:	e00e      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d58:	2320      	movs	r3, #32
 8005d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d5e:	e00a      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d60:	2340      	movs	r3, #64	@ 0x40
 8005d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d66:	e006      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d68:	2380      	movs	r3, #128	@ 0x80
 8005d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d6e:	e002      	b.n	8005d76 <UART_SetConfig+0x5a6>
 8005d70:	2380      	movs	r3, #128	@ 0x80
 8005d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a3f      	ldr	r2, [pc, #252]	@ (8005e78 <UART_SetConfig+0x6a8>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	f040 80f8 	bne.w	8005f72 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d82:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005d86:	2b20      	cmp	r3, #32
 8005d88:	dc46      	bgt.n	8005e18 <UART_SetConfig+0x648>
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	f2c0 8082 	blt.w	8005e94 <UART_SetConfig+0x6c4>
 8005d90:	3b02      	subs	r3, #2
 8005d92:	2b1e      	cmp	r3, #30
 8005d94:	d87e      	bhi.n	8005e94 <UART_SetConfig+0x6c4>
 8005d96:	a201      	add	r2, pc, #4	@ (adr r2, 8005d9c <UART_SetConfig+0x5cc>)
 8005d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d9c:	08005e1f 	.word	0x08005e1f
 8005da0:	08005e95 	.word	0x08005e95
 8005da4:	08005e27 	.word	0x08005e27
 8005da8:	08005e95 	.word	0x08005e95
 8005dac:	08005e95 	.word	0x08005e95
 8005db0:	08005e95 	.word	0x08005e95
 8005db4:	08005e37 	.word	0x08005e37
 8005db8:	08005e95 	.word	0x08005e95
 8005dbc:	08005e95 	.word	0x08005e95
 8005dc0:	08005e95 	.word	0x08005e95
 8005dc4:	08005e95 	.word	0x08005e95
 8005dc8:	08005e95 	.word	0x08005e95
 8005dcc:	08005e95 	.word	0x08005e95
 8005dd0:	08005e95 	.word	0x08005e95
 8005dd4:	08005e47 	.word	0x08005e47
 8005dd8:	08005e95 	.word	0x08005e95
 8005ddc:	08005e95 	.word	0x08005e95
 8005de0:	08005e95 	.word	0x08005e95
 8005de4:	08005e95 	.word	0x08005e95
 8005de8:	08005e95 	.word	0x08005e95
 8005dec:	08005e95 	.word	0x08005e95
 8005df0:	08005e95 	.word	0x08005e95
 8005df4:	08005e95 	.word	0x08005e95
 8005df8:	08005e95 	.word	0x08005e95
 8005dfc:	08005e95 	.word	0x08005e95
 8005e00:	08005e95 	.word	0x08005e95
 8005e04:	08005e95 	.word	0x08005e95
 8005e08:	08005e95 	.word	0x08005e95
 8005e0c:	08005e95 	.word	0x08005e95
 8005e10:	08005e95 	.word	0x08005e95
 8005e14:	08005e87 	.word	0x08005e87
 8005e18:	2b40      	cmp	r3, #64	@ 0x40
 8005e1a:	d037      	beq.n	8005e8c <UART_SetConfig+0x6bc>
 8005e1c:	e03a      	b.n	8005e94 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005e1e:	f7fe ffd7 	bl	8004dd0 <HAL_RCCEx_GetD3PCLK1Freq>
 8005e22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e24:	e03c      	b.n	8005ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fe ffe6 	bl	8004dfc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e34:	e034      	b.n	8005ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e36:	f107 0318 	add.w	r3, r7, #24
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7ff f932 	bl	80050a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e44:	e02c      	b.n	8005ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e46:	4b09      	ldr	r3, [pc, #36]	@ (8005e6c <UART_SetConfig+0x69c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0320 	and.w	r3, r3, #32
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d016      	beq.n	8005e80 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005e52:	4b06      	ldr	r3, [pc, #24]	@ (8005e6c <UART_SetConfig+0x69c>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	08db      	lsrs	r3, r3, #3
 8005e58:	f003 0303 	and.w	r3, r3, #3
 8005e5c:	4a07      	ldr	r2, [pc, #28]	@ (8005e7c <UART_SetConfig+0x6ac>)
 8005e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005e64:	e01c      	b.n	8005ea0 <UART_SetConfig+0x6d0>
 8005e66:	bf00      	nop
 8005e68:	40011400 	.word	0x40011400
 8005e6c:	58024400 	.word	0x58024400
 8005e70:	40007800 	.word	0x40007800
 8005e74:	40007c00 	.word	0x40007c00
 8005e78:	58000c00 	.word	0x58000c00
 8005e7c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005e80:	4b9d      	ldr	r3, [pc, #628]	@ (80060f8 <UART_SetConfig+0x928>)
 8005e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e84:	e00c      	b.n	8005ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005e86:	4b9d      	ldr	r3, [pc, #628]	@ (80060fc <UART_SetConfig+0x92c>)
 8005e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e8a:	e009      	b.n	8005ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e92:	e005      	b.n	8005ea0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005e94:	2300      	movs	r3, #0
 8005e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005e9e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	f000 81de 	beq.w	8006264 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eac:	4a94      	ldr	r2, [pc, #592]	@ (8006100 <UART_SetConfig+0x930>)
 8005eae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005eba:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	005b      	lsls	r3, r3, #1
 8005ec4:	4413      	add	r3, r2
 8005ec6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d305      	bcc.n	8005ed8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d903      	bls.n	8005ee0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005ede:	e1c1      	b.n	8006264 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	60bb      	str	r3, [r7, #8]
 8005ee6:	60fa      	str	r2, [r7, #12]
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eec:	4a84      	ldr	r2, [pc, #528]	@ (8006100 <UART_SetConfig+0x930>)
 8005eee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	603b      	str	r3, [r7, #0]
 8005ef8:	607a      	str	r2, [r7, #4]
 8005efa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005efe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f02:	f7fa fa45 	bl	8000390 <__aeabi_uldivmod>
 8005f06:	4602      	mov	r2, r0
 8005f08:	460b      	mov	r3, r1
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	f04f 0200 	mov.w	r2, #0
 8005f12:	f04f 0300 	mov.w	r3, #0
 8005f16:	020b      	lsls	r3, r1, #8
 8005f18:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f1c:	0202      	lsls	r2, r0, #8
 8005f1e:	6979      	ldr	r1, [r7, #20]
 8005f20:	6849      	ldr	r1, [r1, #4]
 8005f22:	0849      	lsrs	r1, r1, #1
 8005f24:	2000      	movs	r0, #0
 8005f26:	460c      	mov	r4, r1
 8005f28:	4605      	mov	r5, r0
 8005f2a:	eb12 0804 	adds.w	r8, r2, r4
 8005f2e:	eb43 0905 	adc.w	r9, r3, r5
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	469a      	mov	sl, r3
 8005f3a:	4693      	mov	fp, r2
 8005f3c:	4652      	mov	r2, sl
 8005f3e:	465b      	mov	r3, fp
 8005f40:	4640      	mov	r0, r8
 8005f42:	4649      	mov	r1, r9
 8005f44:	f7fa fa24 	bl	8000390 <__aeabi_uldivmod>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f56:	d308      	bcc.n	8005f6a <UART_SetConfig+0x79a>
 8005f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f5e:	d204      	bcs.n	8005f6a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005f66:	60da      	str	r2, [r3, #12]
 8005f68:	e17c      	b.n	8006264 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005f70:	e178      	b.n	8006264 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	69db      	ldr	r3, [r3, #28]
 8005f76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f7a:	f040 80c5 	bne.w	8006108 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005f7e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005f82:	2b20      	cmp	r3, #32
 8005f84:	dc48      	bgt.n	8006018 <UART_SetConfig+0x848>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	db7b      	blt.n	8006082 <UART_SetConfig+0x8b2>
 8005f8a:	2b20      	cmp	r3, #32
 8005f8c:	d879      	bhi.n	8006082 <UART_SetConfig+0x8b2>
 8005f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f94 <UART_SetConfig+0x7c4>)
 8005f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f94:	0800601f 	.word	0x0800601f
 8005f98:	08006027 	.word	0x08006027
 8005f9c:	08006083 	.word	0x08006083
 8005fa0:	08006083 	.word	0x08006083
 8005fa4:	0800602f 	.word	0x0800602f
 8005fa8:	08006083 	.word	0x08006083
 8005fac:	08006083 	.word	0x08006083
 8005fb0:	08006083 	.word	0x08006083
 8005fb4:	0800603f 	.word	0x0800603f
 8005fb8:	08006083 	.word	0x08006083
 8005fbc:	08006083 	.word	0x08006083
 8005fc0:	08006083 	.word	0x08006083
 8005fc4:	08006083 	.word	0x08006083
 8005fc8:	08006083 	.word	0x08006083
 8005fcc:	08006083 	.word	0x08006083
 8005fd0:	08006083 	.word	0x08006083
 8005fd4:	0800604f 	.word	0x0800604f
 8005fd8:	08006083 	.word	0x08006083
 8005fdc:	08006083 	.word	0x08006083
 8005fe0:	08006083 	.word	0x08006083
 8005fe4:	08006083 	.word	0x08006083
 8005fe8:	08006083 	.word	0x08006083
 8005fec:	08006083 	.word	0x08006083
 8005ff0:	08006083 	.word	0x08006083
 8005ff4:	08006083 	.word	0x08006083
 8005ff8:	08006083 	.word	0x08006083
 8005ffc:	08006083 	.word	0x08006083
 8006000:	08006083 	.word	0x08006083
 8006004:	08006083 	.word	0x08006083
 8006008:	08006083 	.word	0x08006083
 800600c:	08006083 	.word	0x08006083
 8006010:	08006083 	.word	0x08006083
 8006014:	08006075 	.word	0x08006075
 8006018:	2b40      	cmp	r3, #64	@ 0x40
 800601a:	d02e      	beq.n	800607a <UART_SetConfig+0x8aa>
 800601c:	e031      	b.n	8006082 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800601e:	f7fd fca1 	bl	8003964 <HAL_RCC_GetPCLK1Freq>
 8006022:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006024:	e033      	b.n	800608e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006026:	f7fd fcb3 	bl	8003990 <HAL_RCC_GetPCLK2Freq>
 800602a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800602c:	e02f      	b.n	800608e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800602e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006032:	4618      	mov	r0, r3
 8006034:	f7fe fee2 	bl	8004dfc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800603c:	e027      	b.n	800608e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800603e:	f107 0318 	add.w	r3, r7, #24
 8006042:	4618      	mov	r0, r3
 8006044:	f7ff f82e 	bl	80050a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800604c:	e01f      	b.n	800608e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800604e:	4b2d      	ldr	r3, [pc, #180]	@ (8006104 <UART_SetConfig+0x934>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0320 	and.w	r3, r3, #32
 8006056:	2b00      	cmp	r3, #0
 8006058:	d009      	beq.n	800606e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800605a:	4b2a      	ldr	r3, [pc, #168]	@ (8006104 <UART_SetConfig+0x934>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	08db      	lsrs	r3, r3, #3
 8006060:	f003 0303 	and.w	r3, r3, #3
 8006064:	4a24      	ldr	r2, [pc, #144]	@ (80060f8 <UART_SetConfig+0x928>)
 8006066:	fa22 f303 	lsr.w	r3, r2, r3
 800606a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800606c:	e00f      	b.n	800608e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800606e:	4b22      	ldr	r3, [pc, #136]	@ (80060f8 <UART_SetConfig+0x928>)
 8006070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006072:	e00c      	b.n	800608e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006074:	4b21      	ldr	r3, [pc, #132]	@ (80060fc <UART_SetConfig+0x92c>)
 8006076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006078:	e009      	b.n	800608e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800607a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800607e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006080:	e005      	b.n	800608e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006082:	2300      	movs	r3, #0
 8006084:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800608c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800608e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 80e7 	beq.w	8006264 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609a:	4a19      	ldr	r2, [pc, #100]	@ (8006100 <UART_SetConfig+0x930>)
 800609c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060a0:	461a      	mov	r2, r3
 80060a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80060a8:	005a      	lsls	r2, r3, #1
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	085b      	lsrs	r3, r3, #1
 80060b0:	441a      	add	r2, r3
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060be:	2b0f      	cmp	r3, #15
 80060c0:	d916      	bls.n	80060f0 <UART_SetConfig+0x920>
 80060c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060c8:	d212      	bcs.n	80060f0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	f023 030f 	bic.w	r3, r3, #15
 80060d2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060d6:	085b      	lsrs	r3, r3, #1
 80060d8:	b29b      	uxth	r3, r3
 80060da:	f003 0307 	and.w	r3, r3, #7
 80060de:	b29a      	uxth	r2, r3
 80060e0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060e2:	4313      	orrs	r3, r2
 80060e4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80060ec:	60da      	str	r2, [r3, #12]
 80060ee:	e0b9      	b.n	8006264 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80060f6:	e0b5      	b.n	8006264 <UART_SetConfig+0xa94>
 80060f8:	03d09000 	.word	0x03d09000
 80060fc:	003d0900 	.word	0x003d0900
 8006100:	080073a8 	.word	0x080073a8
 8006104:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006108:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800610c:	2b20      	cmp	r3, #32
 800610e:	dc49      	bgt.n	80061a4 <UART_SetConfig+0x9d4>
 8006110:	2b00      	cmp	r3, #0
 8006112:	db7c      	blt.n	800620e <UART_SetConfig+0xa3e>
 8006114:	2b20      	cmp	r3, #32
 8006116:	d87a      	bhi.n	800620e <UART_SetConfig+0xa3e>
 8006118:	a201      	add	r2, pc, #4	@ (adr r2, 8006120 <UART_SetConfig+0x950>)
 800611a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611e:	bf00      	nop
 8006120:	080061ab 	.word	0x080061ab
 8006124:	080061b3 	.word	0x080061b3
 8006128:	0800620f 	.word	0x0800620f
 800612c:	0800620f 	.word	0x0800620f
 8006130:	080061bb 	.word	0x080061bb
 8006134:	0800620f 	.word	0x0800620f
 8006138:	0800620f 	.word	0x0800620f
 800613c:	0800620f 	.word	0x0800620f
 8006140:	080061cb 	.word	0x080061cb
 8006144:	0800620f 	.word	0x0800620f
 8006148:	0800620f 	.word	0x0800620f
 800614c:	0800620f 	.word	0x0800620f
 8006150:	0800620f 	.word	0x0800620f
 8006154:	0800620f 	.word	0x0800620f
 8006158:	0800620f 	.word	0x0800620f
 800615c:	0800620f 	.word	0x0800620f
 8006160:	080061db 	.word	0x080061db
 8006164:	0800620f 	.word	0x0800620f
 8006168:	0800620f 	.word	0x0800620f
 800616c:	0800620f 	.word	0x0800620f
 8006170:	0800620f 	.word	0x0800620f
 8006174:	0800620f 	.word	0x0800620f
 8006178:	0800620f 	.word	0x0800620f
 800617c:	0800620f 	.word	0x0800620f
 8006180:	0800620f 	.word	0x0800620f
 8006184:	0800620f 	.word	0x0800620f
 8006188:	0800620f 	.word	0x0800620f
 800618c:	0800620f 	.word	0x0800620f
 8006190:	0800620f 	.word	0x0800620f
 8006194:	0800620f 	.word	0x0800620f
 8006198:	0800620f 	.word	0x0800620f
 800619c:	0800620f 	.word	0x0800620f
 80061a0:	08006201 	.word	0x08006201
 80061a4:	2b40      	cmp	r3, #64	@ 0x40
 80061a6:	d02e      	beq.n	8006206 <UART_SetConfig+0xa36>
 80061a8:	e031      	b.n	800620e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061aa:	f7fd fbdb 	bl	8003964 <HAL_RCC_GetPCLK1Freq>
 80061ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80061b0:	e033      	b.n	800621a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061b2:	f7fd fbed 	bl	8003990 <HAL_RCC_GetPCLK2Freq>
 80061b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80061b8:	e02f      	b.n	800621a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fe fe1c 	bl	8004dfc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80061c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061c8:	e027      	b.n	800621a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061ca:	f107 0318 	add.w	r3, r7, #24
 80061ce:	4618      	mov	r0, r3
 80061d0:	f7fe ff68 	bl	80050a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061d8:	e01f      	b.n	800621a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061da:	4b2d      	ldr	r3, [pc, #180]	@ (8006290 <UART_SetConfig+0xac0>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0320 	and.w	r3, r3, #32
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d009      	beq.n	80061fa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80061e6:	4b2a      	ldr	r3, [pc, #168]	@ (8006290 <UART_SetConfig+0xac0>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	08db      	lsrs	r3, r3, #3
 80061ec:	f003 0303 	and.w	r3, r3, #3
 80061f0:	4a28      	ldr	r2, [pc, #160]	@ (8006294 <UART_SetConfig+0xac4>)
 80061f2:	fa22 f303 	lsr.w	r3, r2, r3
 80061f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80061f8:	e00f      	b.n	800621a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80061fa:	4b26      	ldr	r3, [pc, #152]	@ (8006294 <UART_SetConfig+0xac4>)
 80061fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061fe:	e00c      	b.n	800621a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006200:	4b25      	ldr	r3, [pc, #148]	@ (8006298 <UART_SetConfig+0xac8>)
 8006202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006204:	e009      	b.n	800621a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800620a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800620c:	e005      	b.n	800621a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800620e:	2300      	movs	r3, #0
 8006210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006218:	bf00      	nop
    }

    if (pclk != 0U)
 800621a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800621c:	2b00      	cmp	r3, #0
 800621e:	d021      	beq.n	8006264 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006224:	4a1d      	ldr	r2, [pc, #116]	@ (800629c <UART_SetConfig+0xacc>)
 8006226:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800622a:	461a      	mov	r2, r3
 800622c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800622e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	085b      	lsrs	r3, r3, #1
 8006238:	441a      	add	r2, r3
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006242:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006246:	2b0f      	cmp	r3, #15
 8006248:	d909      	bls.n	800625e <UART_SetConfig+0xa8e>
 800624a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800624c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006250:	d205      	bcs.n	800625e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006254:	b29a      	uxth	r2, r3
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	60da      	str	r2, [r3, #12]
 800625c:	e002      	b.n	8006264 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	2201      	movs	r2, #1
 8006268:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	2201      	movs	r2, #1
 8006270:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2200      	movs	r2, #0
 8006278:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	2200      	movs	r2, #0
 800627e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006280:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006284:	4618      	mov	r0, r3
 8006286:	3748      	adds	r7, #72	@ 0x48
 8006288:	46bd      	mov	sp, r7
 800628a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800628e:	bf00      	nop
 8006290:	58024400 	.word	0x58024400
 8006294:	03d09000 	.word	0x03d09000
 8006298:	003d0900 	.word	0x003d0900
 800629c:	080073a8 	.word	0x080073a8

080062a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ac:	f003 0308 	and.w	r3, r3, #8
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00a      	beq.n	80062ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006312:	f003 0304 	and.w	r3, r3, #4
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	430a      	orrs	r2, r1
 800632e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006334:	f003 0310 	and.w	r3, r3, #16
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	430a      	orrs	r2, r1
 8006350:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006356:	f003 0320 	and.w	r3, r3, #32
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	430a      	orrs	r2, r1
 8006372:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800637c:	2b00      	cmp	r3, #0
 800637e:	d01a      	beq.n	80063b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	430a      	orrs	r2, r1
 8006394:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800639a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800639e:	d10a      	bne.n	80063b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00a      	beq.n	80063d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	605a      	str	r2, [r3, #4]
  }
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b098      	sub	sp, #96	@ 0x60
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063f4:	f7fa ff20 	bl	8001238 <HAL_GetTick>
 80063f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0308 	and.w	r3, r3, #8
 8006404:	2b08      	cmp	r3, #8
 8006406:	d12f      	bne.n	8006468 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006408:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006410:	2200      	movs	r2, #0
 8006412:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f88e 	bl	8006538 <UART_WaitOnFlagUntilTimeout>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d022      	beq.n	8006468 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800642a:	e853 3f00 	ldrex	r3, [r3]
 800642e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006432:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006436:	653b      	str	r3, [r7, #80]	@ 0x50
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	461a      	mov	r2, r3
 800643e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006440:	647b      	str	r3, [r7, #68]	@ 0x44
 8006442:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006444:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006446:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006448:	e841 2300 	strex	r3, r2, [r1]
 800644c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800644e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006450:	2b00      	cmp	r3, #0
 8006452:	d1e6      	bne.n	8006422 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2220      	movs	r2, #32
 8006458:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e063      	b.n	8006530 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0304 	and.w	r3, r3, #4
 8006472:	2b04      	cmp	r3, #4
 8006474:	d149      	bne.n	800650a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006476:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800647a:	9300      	str	r3, [sp, #0]
 800647c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800647e:	2200      	movs	r2, #0
 8006480:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 f857 	bl	8006538 <UART_WaitOnFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d03c      	beq.n	800650a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006498:	e853 3f00 	ldrex	r3, [r3]
 800649c:	623b      	str	r3, [r7, #32]
   return(result);
 800649e:	6a3b      	ldr	r3, [r7, #32]
 80064a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80064b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064b6:	e841 2300 	strex	r3, r2, [r1]
 80064ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1e6      	bne.n	8006490 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	3308      	adds	r3, #8
 80064c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	e853 3f00 	ldrex	r3, [r3]
 80064d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f023 0301 	bic.w	r3, r3, #1
 80064d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	3308      	adds	r3, #8
 80064e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064e2:	61fa      	str	r2, [r7, #28]
 80064e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e6:	69b9      	ldr	r1, [r7, #24]
 80064e8:	69fa      	ldr	r2, [r7, #28]
 80064ea:	e841 2300 	strex	r3, r2, [r1]
 80064ee:	617b      	str	r3, [r7, #20]
   return(result);
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1e5      	bne.n	80064c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2220      	movs	r2, #32
 80064fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e012      	b.n	8006530 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2220      	movs	r2, #32
 800650e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2220      	movs	r2, #32
 8006516:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3758      	adds	r7, #88	@ 0x58
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	603b      	str	r3, [r7, #0]
 8006544:	4613      	mov	r3, r2
 8006546:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006548:	e04f      	b.n	80065ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006550:	d04b      	beq.n	80065ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006552:	f7fa fe71 	bl	8001238 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	429a      	cmp	r2, r3
 8006560:	d302      	bcc.n	8006568 <UART_WaitOnFlagUntilTimeout+0x30>
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d101      	bne.n	800656c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006568:	2303      	movs	r3, #3
 800656a:	e04e      	b.n	800660a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0304 	and.w	r3, r3, #4
 8006576:	2b00      	cmp	r3, #0
 8006578:	d037      	beq.n	80065ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b80      	cmp	r3, #128	@ 0x80
 800657e:	d034      	beq.n	80065ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	2b40      	cmp	r3, #64	@ 0x40
 8006584:	d031      	beq.n	80065ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69db      	ldr	r3, [r3, #28]
 800658c:	f003 0308 	and.w	r3, r3, #8
 8006590:	2b08      	cmp	r3, #8
 8006592:	d110      	bne.n	80065b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2208      	movs	r2, #8
 800659a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	f000 f839 	bl	8006614 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2208      	movs	r2, #8
 80065a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e029      	b.n	800660a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065c4:	d111      	bne.n	80065ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80065ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f000 f81f 	bl	8006614 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2220      	movs	r2, #32
 80065da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e00f      	b.n	800660a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	69da      	ldr	r2, [r3, #28]
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	4013      	ands	r3, r2
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	bf0c      	ite	eq
 80065fa:	2301      	moveq	r3, #1
 80065fc:	2300      	movne	r3, #0
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	461a      	mov	r2, r3
 8006602:	79fb      	ldrb	r3, [r7, #7]
 8006604:	429a      	cmp	r2, r3
 8006606:	d0a0      	beq.n	800654a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
	...

08006614 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006614:	b480      	push	{r7}
 8006616:	b095      	sub	sp, #84	@ 0x54
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800662a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	461a      	mov	r2, r3
 8006638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800663a:	643b      	str	r3, [r7, #64]	@ 0x40
 800663c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006640:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006642:	e841 2300 	strex	r3, r2, [r1]
 8006646:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e6      	bne.n	800661c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	3308      	adds	r3, #8
 8006654:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	e853 3f00 	ldrex	r3, [r3]
 800665c:	61fb      	str	r3, [r7, #28]
   return(result);
 800665e:	69fa      	ldr	r2, [r7, #28]
 8006660:	4b1e      	ldr	r3, [pc, #120]	@ (80066dc <UART_EndRxTransfer+0xc8>)
 8006662:	4013      	ands	r3, r2
 8006664:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3308      	adds	r3, #8
 800666c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800666e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006670:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800667c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e5      	bne.n	800664e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006686:	2b01      	cmp	r3, #1
 8006688:	d118      	bne.n	80066bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	e853 3f00 	ldrex	r3, [r3]
 8006696:	60bb      	str	r3, [r7, #8]
   return(result);
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f023 0310 	bic.w	r3, r3, #16
 800669e:	647b      	str	r3, [r7, #68]	@ 0x44
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	461a      	mov	r2, r3
 80066a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066a8:	61bb      	str	r3, [r7, #24]
 80066aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ac:	6979      	ldr	r1, [r7, #20]
 80066ae:	69ba      	ldr	r2, [r7, #24]
 80066b0:	e841 2300 	strex	r3, r2, [r1]
 80066b4:	613b      	str	r3, [r7, #16]
   return(result);
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1e6      	bne.n	800668a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2220      	movs	r2, #32
 80066c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80066d0:	bf00      	nop
 80066d2:	3754      	adds	r7, #84	@ 0x54
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	effffffe 	.word	0xeffffffe

080066e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d101      	bne.n	80066f6 <HAL_UARTEx_DisableFifoMode+0x16>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e027      	b.n	8006746 <HAL_UARTEx_DisableFifoMode+0x66>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2224      	movs	r2, #36	@ 0x24
 8006702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f022 0201 	bic.w	r2, r2, #1
 800671c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006724:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2220      	movs	r2, #32
 8006738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3714      	adds	r7, #20
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr

08006752 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
 800675a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006762:	2b01      	cmp	r3, #1
 8006764:	d101      	bne.n	800676a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006766:	2302      	movs	r3, #2
 8006768:	e02d      	b.n	80067c6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2224      	movs	r2, #36	@ 0x24
 8006776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f022 0201 	bic.w	r2, r2, #1
 8006790:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	683a      	ldr	r2, [r7, #0]
 80067a2:	430a      	orrs	r2, r1
 80067a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f850 	bl	800684c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2220      	movs	r2, #32
 80067b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3710      	adds	r7, #16
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b084      	sub	sp, #16
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
 80067d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d101      	bne.n	80067e6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e02d      	b.n	8006842 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2224      	movs	r2, #36	@ 0x24
 80067f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f022 0201 	bic.w	r2, r2, #1
 800680c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	430a      	orrs	r2, r1
 8006820:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f812 	bl	800684c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
	...

0800684c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800684c:	b480      	push	{r7}
 800684e:	b085      	sub	sp, #20
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006858:	2b00      	cmp	r3, #0
 800685a:	d108      	bne.n	800686e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800686c:	e031      	b.n	80068d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800686e:	2310      	movs	r3, #16
 8006870:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006872:	2310      	movs	r3, #16
 8006874:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	0e5b      	lsrs	r3, r3, #25
 800687e:	b2db      	uxtb	r3, r3
 8006880:	f003 0307 	and.w	r3, r3, #7
 8006884:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	0f5b      	lsrs	r3, r3, #29
 800688e:	b2db      	uxtb	r3, r3
 8006890:	f003 0307 	and.w	r3, r3, #7
 8006894:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006896:	7bbb      	ldrb	r3, [r7, #14]
 8006898:	7b3a      	ldrb	r2, [r7, #12]
 800689a:	4911      	ldr	r1, [pc, #68]	@ (80068e0 <UARTEx_SetNbDataToProcess+0x94>)
 800689c:	5c8a      	ldrb	r2, [r1, r2]
 800689e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80068a2:	7b3a      	ldrb	r2, [r7, #12]
 80068a4:	490f      	ldr	r1, [pc, #60]	@ (80068e4 <UARTEx_SetNbDataToProcess+0x98>)
 80068a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80068ac:	b29a      	uxth	r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068b4:	7bfb      	ldrb	r3, [r7, #15]
 80068b6:	7b7a      	ldrb	r2, [r7, #13]
 80068b8:	4909      	ldr	r1, [pc, #36]	@ (80068e0 <UARTEx_SetNbDataToProcess+0x94>)
 80068ba:	5c8a      	ldrb	r2, [r1, r2]
 80068bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80068c0:	7b7a      	ldrb	r2, [r7, #13]
 80068c2:	4908      	ldr	r1, [pc, #32]	@ (80068e4 <UARTEx_SetNbDataToProcess+0x98>)
 80068c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80068d2:	bf00      	nop
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	080073c0 	.word	0x080073c0
 80068e4:	080073c8 	.word	0x080073c8

080068e8 <sniprintf>:
 80068e8:	b40c      	push	{r2, r3}
 80068ea:	b530      	push	{r4, r5, lr}
 80068ec:	4b17      	ldr	r3, [pc, #92]	@ (800694c <sniprintf+0x64>)
 80068ee:	1e0c      	subs	r4, r1, #0
 80068f0:	681d      	ldr	r5, [r3, #0]
 80068f2:	b09d      	sub	sp, #116	@ 0x74
 80068f4:	da08      	bge.n	8006908 <sniprintf+0x20>
 80068f6:	238b      	movs	r3, #139	@ 0x8b
 80068f8:	602b      	str	r3, [r5, #0]
 80068fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068fe:	b01d      	add	sp, #116	@ 0x74
 8006900:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006904:	b002      	add	sp, #8
 8006906:	4770      	bx	lr
 8006908:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800690c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006910:	bf14      	ite	ne
 8006912:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006916:	4623      	moveq	r3, r4
 8006918:	9304      	str	r3, [sp, #16]
 800691a:	9307      	str	r3, [sp, #28]
 800691c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006920:	9002      	str	r0, [sp, #8]
 8006922:	9006      	str	r0, [sp, #24]
 8006924:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006928:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800692a:	ab21      	add	r3, sp, #132	@ 0x84
 800692c:	a902      	add	r1, sp, #8
 800692e:	4628      	mov	r0, r5
 8006930:	9301      	str	r3, [sp, #4]
 8006932:	f000 f8b3 	bl	8006a9c <_svfiprintf_r>
 8006936:	1c43      	adds	r3, r0, #1
 8006938:	bfbc      	itt	lt
 800693a:	238b      	movlt	r3, #139	@ 0x8b
 800693c:	602b      	strlt	r3, [r5, #0]
 800693e:	2c00      	cmp	r4, #0
 8006940:	d0dd      	beq.n	80068fe <sniprintf+0x16>
 8006942:	9b02      	ldr	r3, [sp, #8]
 8006944:	2200      	movs	r2, #0
 8006946:	701a      	strb	r2, [r3, #0]
 8006948:	e7d9      	b.n	80068fe <sniprintf+0x16>
 800694a:	bf00      	nop
 800694c:	24000010 	.word	0x24000010

08006950 <strstr>:
 8006950:	780a      	ldrb	r2, [r1, #0]
 8006952:	b570      	push	{r4, r5, r6, lr}
 8006954:	b96a      	cbnz	r2, 8006972 <strstr+0x22>
 8006956:	bd70      	pop	{r4, r5, r6, pc}
 8006958:	429a      	cmp	r2, r3
 800695a:	d109      	bne.n	8006970 <strstr+0x20>
 800695c:	460c      	mov	r4, r1
 800695e:	4605      	mov	r5, r0
 8006960:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006964:	2b00      	cmp	r3, #0
 8006966:	d0f6      	beq.n	8006956 <strstr+0x6>
 8006968:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800696c:	429e      	cmp	r6, r3
 800696e:	d0f7      	beq.n	8006960 <strstr+0x10>
 8006970:	3001      	adds	r0, #1
 8006972:	7803      	ldrb	r3, [r0, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1ef      	bne.n	8006958 <strstr+0x8>
 8006978:	4618      	mov	r0, r3
 800697a:	e7ec      	b.n	8006956 <strstr+0x6>

0800697c <memset>:
 800697c:	4402      	add	r2, r0
 800697e:	4603      	mov	r3, r0
 8006980:	4293      	cmp	r3, r2
 8006982:	d100      	bne.n	8006986 <memset+0xa>
 8006984:	4770      	bx	lr
 8006986:	f803 1b01 	strb.w	r1, [r3], #1
 800698a:	e7f9      	b.n	8006980 <memset+0x4>

0800698c <__errno>:
 800698c:	4b01      	ldr	r3, [pc, #4]	@ (8006994 <__errno+0x8>)
 800698e:	6818      	ldr	r0, [r3, #0]
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	24000010 	.word	0x24000010

08006998 <__libc_init_array>:
 8006998:	b570      	push	{r4, r5, r6, lr}
 800699a:	4d0d      	ldr	r5, [pc, #52]	@ (80069d0 <__libc_init_array+0x38>)
 800699c:	4c0d      	ldr	r4, [pc, #52]	@ (80069d4 <__libc_init_array+0x3c>)
 800699e:	1b64      	subs	r4, r4, r5
 80069a0:	10a4      	asrs	r4, r4, #2
 80069a2:	2600      	movs	r6, #0
 80069a4:	42a6      	cmp	r6, r4
 80069a6:	d109      	bne.n	80069bc <__libc_init_array+0x24>
 80069a8:	4d0b      	ldr	r5, [pc, #44]	@ (80069d8 <__libc_init_array+0x40>)
 80069aa:	4c0c      	ldr	r4, [pc, #48]	@ (80069dc <__libc_init_array+0x44>)
 80069ac:	f000 fc66 	bl	800727c <_init>
 80069b0:	1b64      	subs	r4, r4, r5
 80069b2:	10a4      	asrs	r4, r4, #2
 80069b4:	2600      	movs	r6, #0
 80069b6:	42a6      	cmp	r6, r4
 80069b8:	d105      	bne.n	80069c6 <__libc_init_array+0x2e>
 80069ba:	bd70      	pop	{r4, r5, r6, pc}
 80069bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80069c0:	4798      	blx	r3
 80069c2:	3601      	adds	r6, #1
 80069c4:	e7ee      	b.n	80069a4 <__libc_init_array+0xc>
 80069c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ca:	4798      	blx	r3
 80069cc:	3601      	adds	r6, #1
 80069ce:	e7f2      	b.n	80069b6 <__libc_init_array+0x1e>
 80069d0:	0800740c 	.word	0x0800740c
 80069d4:	0800740c 	.word	0x0800740c
 80069d8:	0800740c 	.word	0x0800740c
 80069dc:	08007410 	.word	0x08007410

080069e0 <__retarget_lock_acquire_recursive>:
 80069e0:	4770      	bx	lr

080069e2 <__retarget_lock_release_recursive>:
 80069e2:	4770      	bx	lr

080069e4 <__ssputs_r>:
 80069e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069e8:	688e      	ldr	r6, [r1, #8]
 80069ea:	461f      	mov	r7, r3
 80069ec:	42be      	cmp	r6, r7
 80069ee:	680b      	ldr	r3, [r1, #0]
 80069f0:	4682      	mov	sl, r0
 80069f2:	460c      	mov	r4, r1
 80069f4:	4690      	mov	r8, r2
 80069f6:	d82d      	bhi.n	8006a54 <__ssputs_r+0x70>
 80069f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006a00:	d026      	beq.n	8006a50 <__ssputs_r+0x6c>
 8006a02:	6965      	ldr	r5, [r4, #20]
 8006a04:	6909      	ldr	r1, [r1, #16]
 8006a06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a0a:	eba3 0901 	sub.w	r9, r3, r1
 8006a0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a12:	1c7b      	adds	r3, r7, #1
 8006a14:	444b      	add	r3, r9
 8006a16:	106d      	asrs	r5, r5, #1
 8006a18:	429d      	cmp	r5, r3
 8006a1a:	bf38      	it	cc
 8006a1c:	461d      	movcc	r5, r3
 8006a1e:	0553      	lsls	r3, r2, #21
 8006a20:	d527      	bpl.n	8006a72 <__ssputs_r+0x8e>
 8006a22:	4629      	mov	r1, r5
 8006a24:	f000 f958 	bl	8006cd8 <_malloc_r>
 8006a28:	4606      	mov	r6, r0
 8006a2a:	b360      	cbz	r0, 8006a86 <__ssputs_r+0xa2>
 8006a2c:	6921      	ldr	r1, [r4, #16]
 8006a2e:	464a      	mov	r2, r9
 8006a30:	f000 fbc4 	bl	80071bc <memcpy>
 8006a34:	89a3      	ldrh	r3, [r4, #12]
 8006a36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006a3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a3e:	81a3      	strh	r3, [r4, #12]
 8006a40:	6126      	str	r6, [r4, #16]
 8006a42:	6165      	str	r5, [r4, #20]
 8006a44:	444e      	add	r6, r9
 8006a46:	eba5 0509 	sub.w	r5, r5, r9
 8006a4a:	6026      	str	r6, [r4, #0]
 8006a4c:	60a5      	str	r5, [r4, #8]
 8006a4e:	463e      	mov	r6, r7
 8006a50:	42be      	cmp	r6, r7
 8006a52:	d900      	bls.n	8006a56 <__ssputs_r+0x72>
 8006a54:	463e      	mov	r6, r7
 8006a56:	6820      	ldr	r0, [r4, #0]
 8006a58:	4632      	mov	r2, r6
 8006a5a:	4641      	mov	r1, r8
 8006a5c:	f000 fb84 	bl	8007168 <memmove>
 8006a60:	68a3      	ldr	r3, [r4, #8]
 8006a62:	1b9b      	subs	r3, r3, r6
 8006a64:	60a3      	str	r3, [r4, #8]
 8006a66:	6823      	ldr	r3, [r4, #0]
 8006a68:	4433      	add	r3, r6
 8006a6a:	6023      	str	r3, [r4, #0]
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a72:	462a      	mov	r2, r5
 8006a74:	f000 fb4a 	bl	800710c <_realloc_r>
 8006a78:	4606      	mov	r6, r0
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d1e0      	bne.n	8006a40 <__ssputs_r+0x5c>
 8006a7e:	6921      	ldr	r1, [r4, #16]
 8006a80:	4650      	mov	r0, sl
 8006a82:	f000 fba9 	bl	80071d8 <_free_r>
 8006a86:	230c      	movs	r3, #12
 8006a88:	f8ca 3000 	str.w	r3, [sl]
 8006a8c:	89a3      	ldrh	r3, [r4, #12]
 8006a8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a92:	81a3      	strh	r3, [r4, #12]
 8006a94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a98:	e7e9      	b.n	8006a6e <__ssputs_r+0x8a>
	...

08006a9c <_svfiprintf_r>:
 8006a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa0:	4698      	mov	r8, r3
 8006aa2:	898b      	ldrh	r3, [r1, #12]
 8006aa4:	061b      	lsls	r3, r3, #24
 8006aa6:	b09d      	sub	sp, #116	@ 0x74
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	460d      	mov	r5, r1
 8006aac:	4614      	mov	r4, r2
 8006aae:	d510      	bpl.n	8006ad2 <_svfiprintf_r+0x36>
 8006ab0:	690b      	ldr	r3, [r1, #16]
 8006ab2:	b973      	cbnz	r3, 8006ad2 <_svfiprintf_r+0x36>
 8006ab4:	2140      	movs	r1, #64	@ 0x40
 8006ab6:	f000 f90f 	bl	8006cd8 <_malloc_r>
 8006aba:	6028      	str	r0, [r5, #0]
 8006abc:	6128      	str	r0, [r5, #16]
 8006abe:	b930      	cbnz	r0, 8006ace <_svfiprintf_r+0x32>
 8006ac0:	230c      	movs	r3, #12
 8006ac2:	603b      	str	r3, [r7, #0]
 8006ac4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ac8:	b01d      	add	sp, #116	@ 0x74
 8006aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ace:	2340      	movs	r3, #64	@ 0x40
 8006ad0:	616b      	str	r3, [r5, #20]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ad6:	2320      	movs	r3, #32
 8006ad8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006adc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ae0:	2330      	movs	r3, #48	@ 0x30
 8006ae2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006c80 <_svfiprintf_r+0x1e4>
 8006ae6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006aea:	f04f 0901 	mov.w	r9, #1
 8006aee:	4623      	mov	r3, r4
 8006af0:	469a      	mov	sl, r3
 8006af2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006af6:	b10a      	cbz	r2, 8006afc <_svfiprintf_r+0x60>
 8006af8:	2a25      	cmp	r2, #37	@ 0x25
 8006afa:	d1f9      	bne.n	8006af0 <_svfiprintf_r+0x54>
 8006afc:	ebba 0b04 	subs.w	fp, sl, r4
 8006b00:	d00b      	beq.n	8006b1a <_svfiprintf_r+0x7e>
 8006b02:	465b      	mov	r3, fp
 8006b04:	4622      	mov	r2, r4
 8006b06:	4629      	mov	r1, r5
 8006b08:	4638      	mov	r0, r7
 8006b0a:	f7ff ff6b 	bl	80069e4 <__ssputs_r>
 8006b0e:	3001      	adds	r0, #1
 8006b10:	f000 80a7 	beq.w	8006c62 <_svfiprintf_r+0x1c6>
 8006b14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b16:	445a      	add	r2, fp
 8006b18:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b1a:	f89a 3000 	ldrb.w	r3, [sl]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 809f 	beq.w	8006c62 <_svfiprintf_r+0x1c6>
 8006b24:	2300      	movs	r3, #0
 8006b26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006b2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b2e:	f10a 0a01 	add.w	sl, sl, #1
 8006b32:	9304      	str	r3, [sp, #16]
 8006b34:	9307      	str	r3, [sp, #28]
 8006b36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b3c:	4654      	mov	r4, sl
 8006b3e:	2205      	movs	r2, #5
 8006b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b44:	484e      	ldr	r0, [pc, #312]	@ (8006c80 <_svfiprintf_r+0x1e4>)
 8006b46:	f7f9 fbd3 	bl	80002f0 <memchr>
 8006b4a:	9a04      	ldr	r2, [sp, #16]
 8006b4c:	b9d8      	cbnz	r0, 8006b86 <_svfiprintf_r+0xea>
 8006b4e:	06d0      	lsls	r0, r2, #27
 8006b50:	bf44      	itt	mi
 8006b52:	2320      	movmi	r3, #32
 8006b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b58:	0711      	lsls	r1, r2, #28
 8006b5a:	bf44      	itt	mi
 8006b5c:	232b      	movmi	r3, #43	@ 0x2b
 8006b5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b62:	f89a 3000 	ldrb.w	r3, [sl]
 8006b66:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b68:	d015      	beq.n	8006b96 <_svfiprintf_r+0xfa>
 8006b6a:	9a07      	ldr	r2, [sp, #28]
 8006b6c:	4654      	mov	r4, sl
 8006b6e:	2000      	movs	r0, #0
 8006b70:	f04f 0c0a 	mov.w	ip, #10
 8006b74:	4621      	mov	r1, r4
 8006b76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b7a:	3b30      	subs	r3, #48	@ 0x30
 8006b7c:	2b09      	cmp	r3, #9
 8006b7e:	d94b      	bls.n	8006c18 <_svfiprintf_r+0x17c>
 8006b80:	b1b0      	cbz	r0, 8006bb0 <_svfiprintf_r+0x114>
 8006b82:	9207      	str	r2, [sp, #28]
 8006b84:	e014      	b.n	8006bb0 <_svfiprintf_r+0x114>
 8006b86:	eba0 0308 	sub.w	r3, r0, r8
 8006b8a:	fa09 f303 	lsl.w	r3, r9, r3
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	9304      	str	r3, [sp, #16]
 8006b92:	46a2      	mov	sl, r4
 8006b94:	e7d2      	b.n	8006b3c <_svfiprintf_r+0xa0>
 8006b96:	9b03      	ldr	r3, [sp, #12]
 8006b98:	1d19      	adds	r1, r3, #4
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	9103      	str	r1, [sp, #12]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	bfbb      	ittet	lt
 8006ba2:	425b      	neglt	r3, r3
 8006ba4:	f042 0202 	orrlt.w	r2, r2, #2
 8006ba8:	9307      	strge	r3, [sp, #28]
 8006baa:	9307      	strlt	r3, [sp, #28]
 8006bac:	bfb8      	it	lt
 8006bae:	9204      	strlt	r2, [sp, #16]
 8006bb0:	7823      	ldrb	r3, [r4, #0]
 8006bb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006bb4:	d10a      	bne.n	8006bcc <_svfiprintf_r+0x130>
 8006bb6:	7863      	ldrb	r3, [r4, #1]
 8006bb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bba:	d132      	bne.n	8006c22 <_svfiprintf_r+0x186>
 8006bbc:	9b03      	ldr	r3, [sp, #12]
 8006bbe:	1d1a      	adds	r2, r3, #4
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	9203      	str	r2, [sp, #12]
 8006bc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006bc8:	3402      	adds	r4, #2
 8006bca:	9305      	str	r3, [sp, #20]
 8006bcc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c90 <_svfiprintf_r+0x1f4>
 8006bd0:	7821      	ldrb	r1, [r4, #0]
 8006bd2:	2203      	movs	r2, #3
 8006bd4:	4650      	mov	r0, sl
 8006bd6:	f7f9 fb8b 	bl	80002f0 <memchr>
 8006bda:	b138      	cbz	r0, 8006bec <_svfiprintf_r+0x150>
 8006bdc:	9b04      	ldr	r3, [sp, #16]
 8006bde:	eba0 000a 	sub.w	r0, r0, sl
 8006be2:	2240      	movs	r2, #64	@ 0x40
 8006be4:	4082      	lsls	r2, r0
 8006be6:	4313      	orrs	r3, r2
 8006be8:	3401      	adds	r4, #1
 8006bea:	9304      	str	r3, [sp, #16]
 8006bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bf0:	4824      	ldr	r0, [pc, #144]	@ (8006c84 <_svfiprintf_r+0x1e8>)
 8006bf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006bf6:	2206      	movs	r2, #6
 8006bf8:	f7f9 fb7a 	bl	80002f0 <memchr>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	d036      	beq.n	8006c6e <_svfiprintf_r+0x1d2>
 8006c00:	4b21      	ldr	r3, [pc, #132]	@ (8006c88 <_svfiprintf_r+0x1ec>)
 8006c02:	bb1b      	cbnz	r3, 8006c4c <_svfiprintf_r+0x1b0>
 8006c04:	9b03      	ldr	r3, [sp, #12]
 8006c06:	3307      	adds	r3, #7
 8006c08:	f023 0307 	bic.w	r3, r3, #7
 8006c0c:	3308      	adds	r3, #8
 8006c0e:	9303      	str	r3, [sp, #12]
 8006c10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c12:	4433      	add	r3, r6
 8006c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c16:	e76a      	b.n	8006aee <_svfiprintf_r+0x52>
 8006c18:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	2001      	movs	r0, #1
 8006c20:	e7a8      	b.n	8006b74 <_svfiprintf_r+0xd8>
 8006c22:	2300      	movs	r3, #0
 8006c24:	3401      	adds	r4, #1
 8006c26:	9305      	str	r3, [sp, #20]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	f04f 0c0a 	mov.w	ip, #10
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c34:	3a30      	subs	r2, #48	@ 0x30
 8006c36:	2a09      	cmp	r2, #9
 8006c38:	d903      	bls.n	8006c42 <_svfiprintf_r+0x1a6>
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0c6      	beq.n	8006bcc <_svfiprintf_r+0x130>
 8006c3e:	9105      	str	r1, [sp, #20]
 8006c40:	e7c4      	b.n	8006bcc <_svfiprintf_r+0x130>
 8006c42:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c46:	4604      	mov	r4, r0
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e7f0      	b.n	8006c2e <_svfiprintf_r+0x192>
 8006c4c:	ab03      	add	r3, sp, #12
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	462a      	mov	r2, r5
 8006c52:	4b0e      	ldr	r3, [pc, #56]	@ (8006c8c <_svfiprintf_r+0x1f0>)
 8006c54:	a904      	add	r1, sp, #16
 8006c56:	4638      	mov	r0, r7
 8006c58:	f3af 8000 	nop.w
 8006c5c:	1c42      	adds	r2, r0, #1
 8006c5e:	4606      	mov	r6, r0
 8006c60:	d1d6      	bne.n	8006c10 <_svfiprintf_r+0x174>
 8006c62:	89ab      	ldrh	r3, [r5, #12]
 8006c64:	065b      	lsls	r3, r3, #25
 8006c66:	f53f af2d 	bmi.w	8006ac4 <_svfiprintf_r+0x28>
 8006c6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c6c:	e72c      	b.n	8006ac8 <_svfiprintf_r+0x2c>
 8006c6e:	ab03      	add	r3, sp, #12
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	462a      	mov	r2, r5
 8006c74:	4b05      	ldr	r3, [pc, #20]	@ (8006c8c <_svfiprintf_r+0x1f0>)
 8006c76:	a904      	add	r1, sp, #16
 8006c78:	4638      	mov	r0, r7
 8006c7a:	f000 f91b 	bl	8006eb4 <_printf_i>
 8006c7e:	e7ed      	b.n	8006c5c <_svfiprintf_r+0x1c0>
 8006c80:	080073d0 	.word	0x080073d0
 8006c84:	080073da 	.word	0x080073da
 8006c88:	00000000 	.word	0x00000000
 8006c8c:	080069e5 	.word	0x080069e5
 8006c90:	080073d6 	.word	0x080073d6

08006c94 <sbrk_aligned>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	4e0f      	ldr	r6, [pc, #60]	@ (8006cd4 <sbrk_aligned+0x40>)
 8006c98:	460c      	mov	r4, r1
 8006c9a:	6831      	ldr	r1, [r6, #0]
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	b911      	cbnz	r1, 8006ca6 <sbrk_aligned+0x12>
 8006ca0:	f000 fa7c 	bl	800719c <_sbrk_r>
 8006ca4:	6030      	str	r0, [r6, #0]
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	4628      	mov	r0, r5
 8006caa:	f000 fa77 	bl	800719c <_sbrk_r>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	d103      	bne.n	8006cba <sbrk_aligned+0x26>
 8006cb2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	bd70      	pop	{r4, r5, r6, pc}
 8006cba:	1cc4      	adds	r4, r0, #3
 8006cbc:	f024 0403 	bic.w	r4, r4, #3
 8006cc0:	42a0      	cmp	r0, r4
 8006cc2:	d0f8      	beq.n	8006cb6 <sbrk_aligned+0x22>
 8006cc4:	1a21      	subs	r1, r4, r0
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	f000 fa68 	bl	800719c <_sbrk_r>
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d1f2      	bne.n	8006cb6 <sbrk_aligned+0x22>
 8006cd0:	e7ef      	b.n	8006cb2 <sbrk_aligned+0x1e>
 8006cd2:	bf00      	nop
 8006cd4:	24000610 	.word	0x24000610

08006cd8 <_malloc_r>:
 8006cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cdc:	1ccd      	adds	r5, r1, #3
 8006cde:	f025 0503 	bic.w	r5, r5, #3
 8006ce2:	3508      	adds	r5, #8
 8006ce4:	2d0c      	cmp	r5, #12
 8006ce6:	bf38      	it	cc
 8006ce8:	250c      	movcc	r5, #12
 8006cea:	2d00      	cmp	r5, #0
 8006cec:	4606      	mov	r6, r0
 8006cee:	db01      	blt.n	8006cf4 <_malloc_r+0x1c>
 8006cf0:	42a9      	cmp	r1, r5
 8006cf2:	d904      	bls.n	8006cfe <_malloc_r+0x26>
 8006cf4:	230c      	movs	r3, #12
 8006cf6:	6033      	str	r3, [r6, #0]
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dd4 <_malloc_r+0xfc>
 8006d02:	f000 f9f7 	bl	80070f4 <__malloc_lock>
 8006d06:	f8d8 3000 	ldr.w	r3, [r8]
 8006d0a:	461c      	mov	r4, r3
 8006d0c:	bb44      	cbnz	r4, 8006d60 <_malloc_r+0x88>
 8006d0e:	4629      	mov	r1, r5
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7ff ffbf 	bl	8006c94 <sbrk_aligned>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	4604      	mov	r4, r0
 8006d1a:	d158      	bne.n	8006dce <_malloc_r+0xf6>
 8006d1c:	f8d8 4000 	ldr.w	r4, [r8]
 8006d20:	4627      	mov	r7, r4
 8006d22:	2f00      	cmp	r7, #0
 8006d24:	d143      	bne.n	8006dae <_malloc_r+0xd6>
 8006d26:	2c00      	cmp	r4, #0
 8006d28:	d04b      	beq.n	8006dc2 <_malloc_r+0xea>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	4639      	mov	r1, r7
 8006d2e:	4630      	mov	r0, r6
 8006d30:	eb04 0903 	add.w	r9, r4, r3
 8006d34:	f000 fa32 	bl	800719c <_sbrk_r>
 8006d38:	4581      	cmp	r9, r0
 8006d3a:	d142      	bne.n	8006dc2 <_malloc_r+0xea>
 8006d3c:	6821      	ldr	r1, [r4, #0]
 8006d3e:	1a6d      	subs	r5, r5, r1
 8006d40:	4629      	mov	r1, r5
 8006d42:	4630      	mov	r0, r6
 8006d44:	f7ff ffa6 	bl	8006c94 <sbrk_aligned>
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d03a      	beq.n	8006dc2 <_malloc_r+0xea>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	442b      	add	r3, r5
 8006d50:	6023      	str	r3, [r4, #0]
 8006d52:	f8d8 3000 	ldr.w	r3, [r8]
 8006d56:	685a      	ldr	r2, [r3, #4]
 8006d58:	bb62      	cbnz	r2, 8006db4 <_malloc_r+0xdc>
 8006d5a:	f8c8 7000 	str.w	r7, [r8]
 8006d5e:	e00f      	b.n	8006d80 <_malloc_r+0xa8>
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	1b52      	subs	r2, r2, r5
 8006d64:	d420      	bmi.n	8006da8 <_malloc_r+0xd0>
 8006d66:	2a0b      	cmp	r2, #11
 8006d68:	d917      	bls.n	8006d9a <_malloc_r+0xc2>
 8006d6a:	1961      	adds	r1, r4, r5
 8006d6c:	42a3      	cmp	r3, r4
 8006d6e:	6025      	str	r5, [r4, #0]
 8006d70:	bf18      	it	ne
 8006d72:	6059      	strne	r1, [r3, #4]
 8006d74:	6863      	ldr	r3, [r4, #4]
 8006d76:	bf08      	it	eq
 8006d78:	f8c8 1000 	streq.w	r1, [r8]
 8006d7c:	5162      	str	r2, [r4, r5]
 8006d7e:	604b      	str	r3, [r1, #4]
 8006d80:	4630      	mov	r0, r6
 8006d82:	f000 f9bd 	bl	8007100 <__malloc_unlock>
 8006d86:	f104 000b 	add.w	r0, r4, #11
 8006d8a:	1d23      	adds	r3, r4, #4
 8006d8c:	f020 0007 	bic.w	r0, r0, #7
 8006d90:	1ac2      	subs	r2, r0, r3
 8006d92:	bf1c      	itt	ne
 8006d94:	1a1b      	subne	r3, r3, r0
 8006d96:	50a3      	strne	r3, [r4, r2]
 8006d98:	e7af      	b.n	8006cfa <_malloc_r+0x22>
 8006d9a:	6862      	ldr	r2, [r4, #4]
 8006d9c:	42a3      	cmp	r3, r4
 8006d9e:	bf0c      	ite	eq
 8006da0:	f8c8 2000 	streq.w	r2, [r8]
 8006da4:	605a      	strne	r2, [r3, #4]
 8006da6:	e7eb      	b.n	8006d80 <_malloc_r+0xa8>
 8006da8:	4623      	mov	r3, r4
 8006daa:	6864      	ldr	r4, [r4, #4]
 8006dac:	e7ae      	b.n	8006d0c <_malloc_r+0x34>
 8006dae:	463c      	mov	r4, r7
 8006db0:	687f      	ldr	r7, [r7, #4]
 8006db2:	e7b6      	b.n	8006d22 <_malloc_r+0x4a>
 8006db4:	461a      	mov	r2, r3
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	d1fb      	bne.n	8006db4 <_malloc_r+0xdc>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	6053      	str	r3, [r2, #4]
 8006dc0:	e7de      	b.n	8006d80 <_malloc_r+0xa8>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	6033      	str	r3, [r6, #0]
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f000 f99a 	bl	8007100 <__malloc_unlock>
 8006dcc:	e794      	b.n	8006cf8 <_malloc_r+0x20>
 8006dce:	6005      	str	r5, [r0, #0]
 8006dd0:	e7d6      	b.n	8006d80 <_malloc_r+0xa8>
 8006dd2:	bf00      	nop
 8006dd4:	24000614 	.word	0x24000614

08006dd8 <_printf_common>:
 8006dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ddc:	4616      	mov	r6, r2
 8006dde:	4698      	mov	r8, r3
 8006de0:	688a      	ldr	r2, [r1, #8]
 8006de2:	690b      	ldr	r3, [r1, #16]
 8006de4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006de8:	4293      	cmp	r3, r2
 8006dea:	bfb8      	it	lt
 8006dec:	4613      	movlt	r3, r2
 8006dee:	6033      	str	r3, [r6, #0]
 8006df0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006df4:	4607      	mov	r7, r0
 8006df6:	460c      	mov	r4, r1
 8006df8:	b10a      	cbz	r2, 8006dfe <_printf_common+0x26>
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	6033      	str	r3, [r6, #0]
 8006dfe:	6823      	ldr	r3, [r4, #0]
 8006e00:	0699      	lsls	r1, r3, #26
 8006e02:	bf42      	ittt	mi
 8006e04:	6833      	ldrmi	r3, [r6, #0]
 8006e06:	3302      	addmi	r3, #2
 8006e08:	6033      	strmi	r3, [r6, #0]
 8006e0a:	6825      	ldr	r5, [r4, #0]
 8006e0c:	f015 0506 	ands.w	r5, r5, #6
 8006e10:	d106      	bne.n	8006e20 <_printf_common+0x48>
 8006e12:	f104 0a19 	add.w	sl, r4, #25
 8006e16:	68e3      	ldr	r3, [r4, #12]
 8006e18:	6832      	ldr	r2, [r6, #0]
 8006e1a:	1a9b      	subs	r3, r3, r2
 8006e1c:	42ab      	cmp	r3, r5
 8006e1e:	dc26      	bgt.n	8006e6e <_printf_common+0x96>
 8006e20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e24:	6822      	ldr	r2, [r4, #0]
 8006e26:	3b00      	subs	r3, #0
 8006e28:	bf18      	it	ne
 8006e2a:	2301      	movne	r3, #1
 8006e2c:	0692      	lsls	r2, r2, #26
 8006e2e:	d42b      	bmi.n	8006e88 <_printf_common+0xb0>
 8006e30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e34:	4641      	mov	r1, r8
 8006e36:	4638      	mov	r0, r7
 8006e38:	47c8      	blx	r9
 8006e3a:	3001      	adds	r0, #1
 8006e3c:	d01e      	beq.n	8006e7c <_printf_common+0xa4>
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	6922      	ldr	r2, [r4, #16]
 8006e42:	f003 0306 	and.w	r3, r3, #6
 8006e46:	2b04      	cmp	r3, #4
 8006e48:	bf02      	ittt	eq
 8006e4a:	68e5      	ldreq	r5, [r4, #12]
 8006e4c:	6833      	ldreq	r3, [r6, #0]
 8006e4e:	1aed      	subeq	r5, r5, r3
 8006e50:	68a3      	ldr	r3, [r4, #8]
 8006e52:	bf0c      	ite	eq
 8006e54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e58:	2500      	movne	r5, #0
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	bfc4      	itt	gt
 8006e5e:	1a9b      	subgt	r3, r3, r2
 8006e60:	18ed      	addgt	r5, r5, r3
 8006e62:	2600      	movs	r6, #0
 8006e64:	341a      	adds	r4, #26
 8006e66:	42b5      	cmp	r5, r6
 8006e68:	d11a      	bne.n	8006ea0 <_printf_common+0xc8>
 8006e6a:	2000      	movs	r0, #0
 8006e6c:	e008      	b.n	8006e80 <_printf_common+0xa8>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	4652      	mov	r2, sl
 8006e72:	4641      	mov	r1, r8
 8006e74:	4638      	mov	r0, r7
 8006e76:	47c8      	blx	r9
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d103      	bne.n	8006e84 <_printf_common+0xac>
 8006e7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e84:	3501      	adds	r5, #1
 8006e86:	e7c6      	b.n	8006e16 <_printf_common+0x3e>
 8006e88:	18e1      	adds	r1, r4, r3
 8006e8a:	1c5a      	adds	r2, r3, #1
 8006e8c:	2030      	movs	r0, #48	@ 0x30
 8006e8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e92:	4422      	add	r2, r4
 8006e94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e9c:	3302      	adds	r3, #2
 8006e9e:	e7c7      	b.n	8006e30 <_printf_common+0x58>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	4641      	mov	r1, r8
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	47c8      	blx	r9
 8006eaa:	3001      	adds	r0, #1
 8006eac:	d0e6      	beq.n	8006e7c <_printf_common+0xa4>
 8006eae:	3601      	adds	r6, #1
 8006eb0:	e7d9      	b.n	8006e66 <_printf_common+0x8e>
	...

08006eb4 <_printf_i>:
 8006eb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb8:	7e0f      	ldrb	r7, [r1, #24]
 8006eba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ebc:	2f78      	cmp	r7, #120	@ 0x78
 8006ebe:	4691      	mov	r9, r2
 8006ec0:	4680      	mov	r8, r0
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	469a      	mov	sl, r3
 8006ec6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006eca:	d807      	bhi.n	8006edc <_printf_i+0x28>
 8006ecc:	2f62      	cmp	r7, #98	@ 0x62
 8006ece:	d80a      	bhi.n	8006ee6 <_printf_i+0x32>
 8006ed0:	2f00      	cmp	r7, #0
 8006ed2:	f000 80d2 	beq.w	800707a <_printf_i+0x1c6>
 8006ed6:	2f58      	cmp	r7, #88	@ 0x58
 8006ed8:	f000 80b9 	beq.w	800704e <_printf_i+0x19a>
 8006edc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ee0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ee4:	e03a      	b.n	8006f5c <_printf_i+0xa8>
 8006ee6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006eea:	2b15      	cmp	r3, #21
 8006eec:	d8f6      	bhi.n	8006edc <_printf_i+0x28>
 8006eee:	a101      	add	r1, pc, #4	@ (adr r1, 8006ef4 <_printf_i+0x40>)
 8006ef0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ef4:	08006f4d 	.word	0x08006f4d
 8006ef8:	08006f61 	.word	0x08006f61
 8006efc:	08006edd 	.word	0x08006edd
 8006f00:	08006edd 	.word	0x08006edd
 8006f04:	08006edd 	.word	0x08006edd
 8006f08:	08006edd 	.word	0x08006edd
 8006f0c:	08006f61 	.word	0x08006f61
 8006f10:	08006edd 	.word	0x08006edd
 8006f14:	08006edd 	.word	0x08006edd
 8006f18:	08006edd 	.word	0x08006edd
 8006f1c:	08006edd 	.word	0x08006edd
 8006f20:	08007061 	.word	0x08007061
 8006f24:	08006f8b 	.word	0x08006f8b
 8006f28:	0800701b 	.word	0x0800701b
 8006f2c:	08006edd 	.word	0x08006edd
 8006f30:	08006edd 	.word	0x08006edd
 8006f34:	08007083 	.word	0x08007083
 8006f38:	08006edd 	.word	0x08006edd
 8006f3c:	08006f8b 	.word	0x08006f8b
 8006f40:	08006edd 	.word	0x08006edd
 8006f44:	08006edd 	.word	0x08006edd
 8006f48:	08007023 	.word	0x08007023
 8006f4c:	6833      	ldr	r3, [r6, #0]
 8006f4e:	1d1a      	adds	r2, r3, #4
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6032      	str	r2, [r6, #0]
 8006f54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e09d      	b.n	800709c <_printf_i+0x1e8>
 8006f60:	6833      	ldr	r3, [r6, #0]
 8006f62:	6820      	ldr	r0, [r4, #0]
 8006f64:	1d19      	adds	r1, r3, #4
 8006f66:	6031      	str	r1, [r6, #0]
 8006f68:	0606      	lsls	r6, r0, #24
 8006f6a:	d501      	bpl.n	8006f70 <_printf_i+0xbc>
 8006f6c:	681d      	ldr	r5, [r3, #0]
 8006f6e:	e003      	b.n	8006f78 <_printf_i+0xc4>
 8006f70:	0645      	lsls	r5, r0, #25
 8006f72:	d5fb      	bpl.n	8006f6c <_printf_i+0xb8>
 8006f74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f78:	2d00      	cmp	r5, #0
 8006f7a:	da03      	bge.n	8006f84 <_printf_i+0xd0>
 8006f7c:	232d      	movs	r3, #45	@ 0x2d
 8006f7e:	426d      	negs	r5, r5
 8006f80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f84:	4859      	ldr	r0, [pc, #356]	@ (80070ec <_printf_i+0x238>)
 8006f86:	230a      	movs	r3, #10
 8006f88:	e011      	b.n	8006fae <_printf_i+0xfa>
 8006f8a:	6821      	ldr	r1, [r4, #0]
 8006f8c:	6833      	ldr	r3, [r6, #0]
 8006f8e:	0608      	lsls	r0, r1, #24
 8006f90:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f94:	d402      	bmi.n	8006f9c <_printf_i+0xe8>
 8006f96:	0649      	lsls	r1, r1, #25
 8006f98:	bf48      	it	mi
 8006f9a:	b2ad      	uxthmi	r5, r5
 8006f9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f9e:	4853      	ldr	r0, [pc, #332]	@ (80070ec <_printf_i+0x238>)
 8006fa0:	6033      	str	r3, [r6, #0]
 8006fa2:	bf14      	ite	ne
 8006fa4:	230a      	movne	r3, #10
 8006fa6:	2308      	moveq	r3, #8
 8006fa8:	2100      	movs	r1, #0
 8006faa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006fae:	6866      	ldr	r6, [r4, #4]
 8006fb0:	60a6      	str	r6, [r4, #8]
 8006fb2:	2e00      	cmp	r6, #0
 8006fb4:	bfa2      	ittt	ge
 8006fb6:	6821      	ldrge	r1, [r4, #0]
 8006fb8:	f021 0104 	bicge.w	r1, r1, #4
 8006fbc:	6021      	strge	r1, [r4, #0]
 8006fbe:	b90d      	cbnz	r5, 8006fc4 <_printf_i+0x110>
 8006fc0:	2e00      	cmp	r6, #0
 8006fc2:	d04b      	beq.n	800705c <_printf_i+0x1a8>
 8006fc4:	4616      	mov	r6, r2
 8006fc6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fca:	fb03 5711 	mls	r7, r3, r1, r5
 8006fce:	5dc7      	ldrb	r7, [r0, r7]
 8006fd0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fd4:	462f      	mov	r7, r5
 8006fd6:	42bb      	cmp	r3, r7
 8006fd8:	460d      	mov	r5, r1
 8006fda:	d9f4      	bls.n	8006fc6 <_printf_i+0x112>
 8006fdc:	2b08      	cmp	r3, #8
 8006fde:	d10b      	bne.n	8006ff8 <_printf_i+0x144>
 8006fe0:	6823      	ldr	r3, [r4, #0]
 8006fe2:	07df      	lsls	r7, r3, #31
 8006fe4:	d508      	bpl.n	8006ff8 <_printf_i+0x144>
 8006fe6:	6923      	ldr	r3, [r4, #16]
 8006fe8:	6861      	ldr	r1, [r4, #4]
 8006fea:	4299      	cmp	r1, r3
 8006fec:	bfde      	ittt	le
 8006fee:	2330      	movle	r3, #48	@ 0x30
 8006ff0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ff4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006ff8:	1b92      	subs	r2, r2, r6
 8006ffa:	6122      	str	r2, [r4, #16]
 8006ffc:	f8cd a000 	str.w	sl, [sp]
 8007000:	464b      	mov	r3, r9
 8007002:	aa03      	add	r2, sp, #12
 8007004:	4621      	mov	r1, r4
 8007006:	4640      	mov	r0, r8
 8007008:	f7ff fee6 	bl	8006dd8 <_printf_common>
 800700c:	3001      	adds	r0, #1
 800700e:	d14a      	bne.n	80070a6 <_printf_i+0x1f2>
 8007010:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007014:	b004      	add	sp, #16
 8007016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	f043 0320 	orr.w	r3, r3, #32
 8007020:	6023      	str	r3, [r4, #0]
 8007022:	4833      	ldr	r0, [pc, #204]	@ (80070f0 <_printf_i+0x23c>)
 8007024:	2778      	movs	r7, #120	@ 0x78
 8007026:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	6831      	ldr	r1, [r6, #0]
 800702e:	061f      	lsls	r7, r3, #24
 8007030:	f851 5b04 	ldr.w	r5, [r1], #4
 8007034:	d402      	bmi.n	800703c <_printf_i+0x188>
 8007036:	065f      	lsls	r7, r3, #25
 8007038:	bf48      	it	mi
 800703a:	b2ad      	uxthmi	r5, r5
 800703c:	6031      	str	r1, [r6, #0]
 800703e:	07d9      	lsls	r1, r3, #31
 8007040:	bf44      	itt	mi
 8007042:	f043 0320 	orrmi.w	r3, r3, #32
 8007046:	6023      	strmi	r3, [r4, #0]
 8007048:	b11d      	cbz	r5, 8007052 <_printf_i+0x19e>
 800704a:	2310      	movs	r3, #16
 800704c:	e7ac      	b.n	8006fa8 <_printf_i+0xf4>
 800704e:	4827      	ldr	r0, [pc, #156]	@ (80070ec <_printf_i+0x238>)
 8007050:	e7e9      	b.n	8007026 <_printf_i+0x172>
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	f023 0320 	bic.w	r3, r3, #32
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	e7f6      	b.n	800704a <_printf_i+0x196>
 800705c:	4616      	mov	r6, r2
 800705e:	e7bd      	b.n	8006fdc <_printf_i+0x128>
 8007060:	6833      	ldr	r3, [r6, #0]
 8007062:	6825      	ldr	r5, [r4, #0]
 8007064:	6961      	ldr	r1, [r4, #20]
 8007066:	1d18      	adds	r0, r3, #4
 8007068:	6030      	str	r0, [r6, #0]
 800706a:	062e      	lsls	r6, r5, #24
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	d501      	bpl.n	8007074 <_printf_i+0x1c0>
 8007070:	6019      	str	r1, [r3, #0]
 8007072:	e002      	b.n	800707a <_printf_i+0x1c6>
 8007074:	0668      	lsls	r0, r5, #25
 8007076:	d5fb      	bpl.n	8007070 <_printf_i+0x1bc>
 8007078:	8019      	strh	r1, [r3, #0]
 800707a:	2300      	movs	r3, #0
 800707c:	6123      	str	r3, [r4, #16]
 800707e:	4616      	mov	r6, r2
 8007080:	e7bc      	b.n	8006ffc <_printf_i+0x148>
 8007082:	6833      	ldr	r3, [r6, #0]
 8007084:	1d1a      	adds	r2, r3, #4
 8007086:	6032      	str	r2, [r6, #0]
 8007088:	681e      	ldr	r6, [r3, #0]
 800708a:	6862      	ldr	r2, [r4, #4]
 800708c:	2100      	movs	r1, #0
 800708e:	4630      	mov	r0, r6
 8007090:	f7f9 f92e 	bl	80002f0 <memchr>
 8007094:	b108      	cbz	r0, 800709a <_printf_i+0x1e6>
 8007096:	1b80      	subs	r0, r0, r6
 8007098:	6060      	str	r0, [r4, #4]
 800709a:	6863      	ldr	r3, [r4, #4]
 800709c:	6123      	str	r3, [r4, #16]
 800709e:	2300      	movs	r3, #0
 80070a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070a4:	e7aa      	b.n	8006ffc <_printf_i+0x148>
 80070a6:	6923      	ldr	r3, [r4, #16]
 80070a8:	4632      	mov	r2, r6
 80070aa:	4649      	mov	r1, r9
 80070ac:	4640      	mov	r0, r8
 80070ae:	47d0      	blx	sl
 80070b0:	3001      	adds	r0, #1
 80070b2:	d0ad      	beq.n	8007010 <_printf_i+0x15c>
 80070b4:	6823      	ldr	r3, [r4, #0]
 80070b6:	079b      	lsls	r3, r3, #30
 80070b8:	d413      	bmi.n	80070e2 <_printf_i+0x22e>
 80070ba:	68e0      	ldr	r0, [r4, #12]
 80070bc:	9b03      	ldr	r3, [sp, #12]
 80070be:	4298      	cmp	r0, r3
 80070c0:	bfb8      	it	lt
 80070c2:	4618      	movlt	r0, r3
 80070c4:	e7a6      	b.n	8007014 <_printf_i+0x160>
 80070c6:	2301      	movs	r3, #1
 80070c8:	4632      	mov	r2, r6
 80070ca:	4649      	mov	r1, r9
 80070cc:	4640      	mov	r0, r8
 80070ce:	47d0      	blx	sl
 80070d0:	3001      	adds	r0, #1
 80070d2:	d09d      	beq.n	8007010 <_printf_i+0x15c>
 80070d4:	3501      	adds	r5, #1
 80070d6:	68e3      	ldr	r3, [r4, #12]
 80070d8:	9903      	ldr	r1, [sp, #12]
 80070da:	1a5b      	subs	r3, r3, r1
 80070dc:	42ab      	cmp	r3, r5
 80070de:	dcf2      	bgt.n	80070c6 <_printf_i+0x212>
 80070e0:	e7eb      	b.n	80070ba <_printf_i+0x206>
 80070e2:	2500      	movs	r5, #0
 80070e4:	f104 0619 	add.w	r6, r4, #25
 80070e8:	e7f5      	b.n	80070d6 <_printf_i+0x222>
 80070ea:	bf00      	nop
 80070ec:	080073e1 	.word	0x080073e1
 80070f0:	080073f2 	.word	0x080073f2

080070f4 <__malloc_lock>:
 80070f4:	4801      	ldr	r0, [pc, #4]	@ (80070fc <__malloc_lock+0x8>)
 80070f6:	f7ff bc73 	b.w	80069e0 <__retarget_lock_acquire_recursive>
 80070fa:	bf00      	nop
 80070fc:	2400060c 	.word	0x2400060c

08007100 <__malloc_unlock>:
 8007100:	4801      	ldr	r0, [pc, #4]	@ (8007108 <__malloc_unlock+0x8>)
 8007102:	f7ff bc6e 	b.w	80069e2 <__retarget_lock_release_recursive>
 8007106:	bf00      	nop
 8007108:	2400060c 	.word	0x2400060c

0800710c <_realloc_r>:
 800710c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007110:	4680      	mov	r8, r0
 8007112:	4615      	mov	r5, r2
 8007114:	460c      	mov	r4, r1
 8007116:	b921      	cbnz	r1, 8007122 <_realloc_r+0x16>
 8007118:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800711c:	4611      	mov	r1, r2
 800711e:	f7ff bddb 	b.w	8006cd8 <_malloc_r>
 8007122:	b92a      	cbnz	r2, 8007130 <_realloc_r+0x24>
 8007124:	f000 f858 	bl	80071d8 <_free_r>
 8007128:	2400      	movs	r4, #0
 800712a:	4620      	mov	r0, r4
 800712c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007130:	f000 f89c 	bl	800726c <_malloc_usable_size_r>
 8007134:	4285      	cmp	r5, r0
 8007136:	4606      	mov	r6, r0
 8007138:	d802      	bhi.n	8007140 <_realloc_r+0x34>
 800713a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800713e:	d8f4      	bhi.n	800712a <_realloc_r+0x1e>
 8007140:	4629      	mov	r1, r5
 8007142:	4640      	mov	r0, r8
 8007144:	f7ff fdc8 	bl	8006cd8 <_malloc_r>
 8007148:	4607      	mov	r7, r0
 800714a:	2800      	cmp	r0, #0
 800714c:	d0ec      	beq.n	8007128 <_realloc_r+0x1c>
 800714e:	42b5      	cmp	r5, r6
 8007150:	462a      	mov	r2, r5
 8007152:	4621      	mov	r1, r4
 8007154:	bf28      	it	cs
 8007156:	4632      	movcs	r2, r6
 8007158:	f000 f830 	bl	80071bc <memcpy>
 800715c:	4621      	mov	r1, r4
 800715e:	4640      	mov	r0, r8
 8007160:	f000 f83a 	bl	80071d8 <_free_r>
 8007164:	463c      	mov	r4, r7
 8007166:	e7e0      	b.n	800712a <_realloc_r+0x1e>

08007168 <memmove>:
 8007168:	4288      	cmp	r0, r1
 800716a:	b510      	push	{r4, lr}
 800716c:	eb01 0402 	add.w	r4, r1, r2
 8007170:	d902      	bls.n	8007178 <memmove+0x10>
 8007172:	4284      	cmp	r4, r0
 8007174:	4623      	mov	r3, r4
 8007176:	d807      	bhi.n	8007188 <memmove+0x20>
 8007178:	1e43      	subs	r3, r0, #1
 800717a:	42a1      	cmp	r1, r4
 800717c:	d008      	beq.n	8007190 <memmove+0x28>
 800717e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007182:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007186:	e7f8      	b.n	800717a <memmove+0x12>
 8007188:	4402      	add	r2, r0
 800718a:	4601      	mov	r1, r0
 800718c:	428a      	cmp	r2, r1
 800718e:	d100      	bne.n	8007192 <memmove+0x2a>
 8007190:	bd10      	pop	{r4, pc}
 8007192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800719a:	e7f7      	b.n	800718c <memmove+0x24>

0800719c <_sbrk_r>:
 800719c:	b538      	push	{r3, r4, r5, lr}
 800719e:	4d06      	ldr	r5, [pc, #24]	@ (80071b8 <_sbrk_r+0x1c>)
 80071a0:	2300      	movs	r3, #0
 80071a2:	4604      	mov	r4, r0
 80071a4:	4608      	mov	r0, r1
 80071a6:	602b      	str	r3, [r5, #0]
 80071a8:	f7f9 fed8 	bl	8000f5c <_sbrk>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_sbrk_r+0x1a>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_sbrk_r+0x1a>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	24000618 	.word	0x24000618

080071bc <memcpy>:
 80071bc:	440a      	add	r2, r1
 80071be:	4291      	cmp	r1, r2
 80071c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80071c4:	d100      	bne.n	80071c8 <memcpy+0xc>
 80071c6:	4770      	bx	lr
 80071c8:	b510      	push	{r4, lr}
 80071ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071d2:	4291      	cmp	r1, r2
 80071d4:	d1f9      	bne.n	80071ca <memcpy+0xe>
 80071d6:	bd10      	pop	{r4, pc}

080071d8 <_free_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4605      	mov	r5, r0
 80071dc:	2900      	cmp	r1, #0
 80071de:	d041      	beq.n	8007264 <_free_r+0x8c>
 80071e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071e4:	1f0c      	subs	r4, r1, #4
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	bfb8      	it	lt
 80071ea:	18e4      	addlt	r4, r4, r3
 80071ec:	f7ff ff82 	bl	80070f4 <__malloc_lock>
 80071f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007268 <_free_r+0x90>)
 80071f2:	6813      	ldr	r3, [r2, #0]
 80071f4:	b933      	cbnz	r3, 8007204 <_free_r+0x2c>
 80071f6:	6063      	str	r3, [r4, #4]
 80071f8:	6014      	str	r4, [r2, #0]
 80071fa:	4628      	mov	r0, r5
 80071fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007200:	f7ff bf7e 	b.w	8007100 <__malloc_unlock>
 8007204:	42a3      	cmp	r3, r4
 8007206:	d908      	bls.n	800721a <_free_r+0x42>
 8007208:	6820      	ldr	r0, [r4, #0]
 800720a:	1821      	adds	r1, r4, r0
 800720c:	428b      	cmp	r3, r1
 800720e:	bf01      	itttt	eq
 8007210:	6819      	ldreq	r1, [r3, #0]
 8007212:	685b      	ldreq	r3, [r3, #4]
 8007214:	1809      	addeq	r1, r1, r0
 8007216:	6021      	streq	r1, [r4, #0]
 8007218:	e7ed      	b.n	80071f6 <_free_r+0x1e>
 800721a:	461a      	mov	r2, r3
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	b10b      	cbz	r3, 8007224 <_free_r+0x4c>
 8007220:	42a3      	cmp	r3, r4
 8007222:	d9fa      	bls.n	800721a <_free_r+0x42>
 8007224:	6811      	ldr	r1, [r2, #0]
 8007226:	1850      	adds	r0, r2, r1
 8007228:	42a0      	cmp	r0, r4
 800722a:	d10b      	bne.n	8007244 <_free_r+0x6c>
 800722c:	6820      	ldr	r0, [r4, #0]
 800722e:	4401      	add	r1, r0
 8007230:	1850      	adds	r0, r2, r1
 8007232:	4283      	cmp	r3, r0
 8007234:	6011      	str	r1, [r2, #0]
 8007236:	d1e0      	bne.n	80071fa <_free_r+0x22>
 8007238:	6818      	ldr	r0, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	6053      	str	r3, [r2, #4]
 800723e:	4408      	add	r0, r1
 8007240:	6010      	str	r0, [r2, #0]
 8007242:	e7da      	b.n	80071fa <_free_r+0x22>
 8007244:	d902      	bls.n	800724c <_free_r+0x74>
 8007246:	230c      	movs	r3, #12
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	e7d6      	b.n	80071fa <_free_r+0x22>
 800724c:	6820      	ldr	r0, [r4, #0]
 800724e:	1821      	adds	r1, r4, r0
 8007250:	428b      	cmp	r3, r1
 8007252:	bf04      	itt	eq
 8007254:	6819      	ldreq	r1, [r3, #0]
 8007256:	685b      	ldreq	r3, [r3, #4]
 8007258:	6063      	str	r3, [r4, #4]
 800725a:	bf04      	itt	eq
 800725c:	1809      	addeq	r1, r1, r0
 800725e:	6021      	streq	r1, [r4, #0]
 8007260:	6054      	str	r4, [r2, #4]
 8007262:	e7ca      	b.n	80071fa <_free_r+0x22>
 8007264:	bd38      	pop	{r3, r4, r5, pc}
 8007266:	bf00      	nop
 8007268:	24000614 	.word	0x24000614

0800726c <_malloc_usable_size_r>:
 800726c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007270:	1f18      	subs	r0, r3, #4
 8007272:	2b00      	cmp	r3, #0
 8007274:	bfbc      	itt	lt
 8007276:	580b      	ldrlt	r3, [r1, r0]
 8007278:	18c0      	addlt	r0, r0, r3
 800727a:	4770      	bx	lr

0800727c <_init>:
 800727c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727e:	bf00      	nop
 8007280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007282:	bc08      	pop	{r3}
 8007284:	469e      	mov	lr, r3
 8007286:	4770      	bx	lr

08007288 <_fini>:
 8007288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728a:	bf00      	nop
 800728c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800728e:	bc08      	pop	{r3}
 8007290:	469e      	mov	lr, r3
 8007292:	4770      	bx	lr
