{
  "module_name": "fsl_easrc.h",
  "hash_id": "23ee803787113be18480db11d2835b5db52c4aab1b6aac74fd1c71bfdbae4e79",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/fsl/fsl_easrc.h",
  "human_readable_source": " \n \n\n#ifndef _FSL_EASRC_H\n#define _FSL_EASRC_H\n\n#include <sound/asound.h>\n#include <linux/dma/imx-dma.h>\n\n#include \"fsl_asrc_common.h\"\n\n \n\n \n#define REG_EASRC_WRFIFO(ctx)\t\t(0x000 + 4 * (ctx))\n \n#define REG_EASRC_RDFIFO(ctx)\t\t(0x010 + 4 * (ctx))\n \n#define REG_EASRC_CC(ctx)\t\t(0x020 + 4 * (ctx))\n \n#define REG_EASRC_CCE1(ctx)\t\t(0x030 + 4 * (ctx))\n \n#define REG_EASRC_CCE2(ctx)\t\t(0x040 + 4 * (ctx))\n \n#define REG_EASRC_CIA(ctx)\t\t(0x050 + 4 * (ctx))\n \n#define REG_EASRC_DPCS0R0(ctx)\t\t(0x060 + 4 * (ctx))\n#define REG_EASRC_DPCS0R1(ctx)\t\t(0x070 + 4 * (ctx))\n#define REG_EASRC_DPCS0R2(ctx)\t\t(0x080 + 4 * (ctx))\n#define REG_EASRC_DPCS0R3(ctx)\t\t(0x090 + 4 * (ctx))\n \n#define REG_EASRC_DPCS1R0(ctx)\t\t(0x0A0 + 4 * (ctx))\n#define REG_EASRC_DPCS1R1(ctx)\t\t(0x0B0 + 4 * (ctx))\n#define REG_EASRC_DPCS1R2(ctx)\t\t(0x0C0 + 4 * (ctx))\n#define REG_EASRC_DPCS1R3(ctx)\t\t(0x0D0 + 4 * (ctx))\n \n#define REG_EASRC_COC(ctx)\t\t(0x0E0 + 4 * (ctx))\n \n#define REG_EASRC_COA(ctx)\t\t(0x0F0 + 4 * (ctx))\n \n#define REG_EASRC_SFS(ctx)\t\t(0x100 + 4 * (ctx))\n \n#define REG_EASRC_RRL(ctx)\t\t(0x110 + 8 * (ctx))\n \n#define REG_EASRC_RRH(ctx)\t\t(0x114 + 8 * (ctx))\n \n#define REG_EASRC_RUC(ctx)\t\t(0x130 + 4 * (ctx))\n \n#define REG_EASRC_RUR(ctx)\t\t(0x140 + 4 * (ctx))\n \n#define REG_EASRC_RCTCL\t\t\t(0x150)\n \n#define REG_EASRC_RCTCH\t\t\t(0x154)\n \n#define REG_EASRC_PCF(ctx)\t\t(0x160 + 4 * (ctx))\n \n#define REG_EASRC_CRCM\t\t\t0x170\n \n#define REG_EASRC_CRCC\t\t\t0x174\n \n#define REG_EASRC_IRQC\t\t\t0x178\n \n#define REG_EASRC_IRQF\t\t\t0x17C\n \n#define REG_EASRC_CS0(ctx)\t\t(0x180 + 4 * (ctx))\n \n#define REG_EASRC_CS1(ctx)\t\t(0x190 + 4 * (ctx))\n \n#define REG_EASRC_CS2(ctx)\t\t(0x1A0 + 4 * (ctx))\n \n#define REG_EASRC_CS3(ctx)\t\t(0x1B0 + 4 * (ctx))\n \n#define REG_EASRC_CS4(ctx)\t\t(0x1C0 + 4 * (ctx))\n \n#define REG_EASRC_CS5(ctx)\t\t(0x1D0 + 4 * (ctx))\n \n#define REG_EASRC_DBGC\t\t\t0x1E0\n \n#define REG_EASRC_DBGS\t\t\t0x1E4\n\n#define REG_EASRC_FIFO(x, ctx)\t\t(x == IN ? REG_EASRC_WRFIFO(ctx) \\\n\t\t\t\t\t\t: REG_EASRC_RDFIFO(ctx))\n\n \n#define EASRC_CC_EN_SHIFT\t\t31\n#define EASRC_CC_EN_MASK\t\tBIT(EASRC_CC_EN_SHIFT)\n#define EASRC_CC_EN\t\t\tBIT(EASRC_CC_EN_SHIFT)\n#define EASRC_CC_STOP_SHIFT\t\t29\n#define EASRC_CC_STOP_MASK\t\tBIT(EASRC_CC_STOP_SHIFT)\n#define EASRC_CC_STOP\t\t\tBIT(EASRC_CC_STOP_SHIFT)\n#define EASRC_CC_FWMDE_SHIFT\t\t28\n#define EASRC_CC_FWMDE_MASK\t\tBIT(EASRC_CC_FWMDE_SHIFT)\n#define EASRC_CC_FWMDE\t\t\tBIT(EASRC_CC_FWMDE_SHIFT)\n#define EASRC_CC_FIFO_WTMK_SHIFT\t16\n#define EASRC_CC_FIFO_WTMK_WIDTH\t7\n#define EASRC_CC_FIFO_WTMK_MASK\t\t((BIT(EASRC_CC_FIFO_WTMK_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CC_FIFO_WTMK_SHIFT)\n#define EASRC_CC_FIFO_WTMK(v)\t\t(((v) << EASRC_CC_FIFO_WTMK_SHIFT) \\\n\t\t\t\t\t & EASRC_CC_FIFO_WTMK_MASK)\n#define EASRC_CC_SAMPLE_POS_SHIFT\t11\n#define EASRC_CC_SAMPLE_POS_WIDTH\t5\n#define EASRC_CC_SAMPLE_POS_MASK\t((BIT(EASRC_CC_SAMPLE_POS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CC_SAMPLE_POS_SHIFT)\n#define EASRC_CC_SAMPLE_POS(v)\t\t(((v) << EASRC_CC_SAMPLE_POS_SHIFT) \\\n\t\t\t\t\t & EASRC_CC_SAMPLE_POS_MASK)\n#define EASRC_CC_ENDIANNESS_SHIFT\t10\n#define EASRC_CC_ENDIANNESS_MASK\tBIT(EASRC_CC_ENDIANNESS_SHIFT)\n#define EASRC_CC_ENDIANNESS\t\tBIT(EASRC_CC_ENDIANNESS_SHIFT)\n#define EASRC_CC_BPS_SHIFT\t\t8\n#define EASRC_CC_BPS_WIDTH\t\t2\n#define EASRC_CC_BPS_MASK\t\t((BIT(EASRC_CC_BPS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CC_BPS_SHIFT)\n#define EASRC_CC_BPS(v)\t\t\t(((v) << EASRC_CC_BPS_SHIFT) \\\n\t\t\t\t\t & EASRC_CC_BPS_MASK)\n#define EASRC_CC_FMT_SHIFT\t\t7\n#define EASRC_CC_FMT_MASK\t\tBIT(EASRC_CC_FMT_SHIFT)\n#define EASRC_CC_FMT\t\t\tBIT(EASRC_CC_FMT_SHIFT)\n#define EASRC_CC_INSIGN_SHIFT\t\t6\n#define EASRC_CC_INSIGN_MASK\t\tBIT(EASRC_CC_INSIGN_SHIFT)\n#define EASRC_CC_INSIGN\t\t\tBIT(EASRC_CC_INSIGN_SHIFT)\n#define EASRC_CC_CHEN_SHIFT\t\t0\n#define EASRC_CC_CHEN_WIDTH\t\t5\n#define EASRC_CC_CHEN_MASK\t\t((BIT(EASRC_CC_CHEN_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CC_CHEN_SHIFT)\n#define EASRC_CC_CHEN(v)\t\t(((v) << EASRC_CC_CHEN_SHIFT) \\\n\t\t\t\t\t & EASRC_CC_CHEN_MASK)\n\n \n#define EASRC_CCE1_COEF_WS_SHIFT\t25\n#define EASRC_CCE1_COEF_WS_MASK\t\tBIT(EASRC_CCE1_COEF_WS_SHIFT)\n#define EASRC_CCE1_COEF_WS\t\tBIT(EASRC_CCE1_COEF_WS_SHIFT)\n#define EASRC_CCE1_COEF_MEM_RST_SHIFT\t24\n#define EASRC_CCE1_COEF_MEM_RST_MASK\tBIT(EASRC_CCE1_COEF_MEM_RST_SHIFT)\n#define EASRC_CCE1_COEF_MEM_RST\t\tBIT(EASRC_CCE1_COEF_MEM_RST_SHIFT)\n#define EASRC_CCE1_PF_EXP_SHIFT\t\t16\n#define EASRC_CCE1_PF_EXP_WIDTH\t\t8\n#define EASRC_CCE1_PF_EXP_MASK\t\t((BIT(EASRC_CCE1_PF_EXP_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CCE1_PF_EXP_SHIFT)\n#define EASRC_CCE1_PF_EXP(v)\t\t(((v) << EASRC_CCE1_PF_EXP_SHIFT) \\\n\t\t\t\t\t & EASRC_CCE1_PF_EXP_MASK)\n#define EASRC_CCE1_PF_ST1_WBFP_SHIFT\t9\n#define EASRC_CCE1_PF_ST1_WBFP_MASK\tBIT(EASRC_CCE1_PF_ST1_WBFP_SHIFT)\n#define EASRC_CCE1_PF_ST1_WBFP\t\tBIT(EASRC_CCE1_PF_ST1_WBFP_SHIFT)\n#define EASRC_CCE1_PF_TSEN_SHIFT\t8\n#define EASRC_CCE1_PF_TSEN_MASK\t\tBIT(EASRC_CCE1_PF_TSEN_SHIFT)\n#define EASRC_CCE1_PF_TSEN\t\tBIT(EASRC_CCE1_PF_TSEN_SHIFT)\n#define EASRC_CCE1_RS_BYPASS_SHIFT\t7\n#define EASRC_CCE1_RS_BYPASS_MASK\tBIT(EASRC_CCE1_RS_BYPASS_SHIFT)\n#define EASRC_CCE1_RS_BYPASS\t\tBIT(EASRC_CCE1_RS_BYPASS_SHIFT)\n#define EASRC_CCE1_PF_BYPASS_SHIFT\t6\n#define EASRC_CCE1_PF_BYPASS_MASK\tBIT(EASRC_CCE1_PF_BYPASS_SHIFT)\n#define EASRC_CCE1_PF_BYPASS\t\tBIT(EASRC_CCE1_PF_BYPASS_SHIFT)\n#define EASRC_CCE1_RS_STOP_SHIFT\t5\n#define EASRC_CCE1_RS_STOP_MASK\t\tBIT(EASRC_CCE1_RS_STOP_SHIFT)\n#define EASRC_CCE1_RS_STOP\t\tBIT(EASRC_CCE1_RS_STOP_SHIFT)\n#define EASRC_CCE1_PF_STOP_SHIFT\t4\n#define EASRC_CCE1_PF_STOP_MASK\t\tBIT(EASRC_CCE1_PF_STOP_SHIFT)\n#define EASRC_CCE1_PF_STOP\t\tBIT(EASRC_CCE1_PF_STOP_SHIFT)\n#define EASRC_CCE1_RS_INIT_SHIFT\t2\n#define EASRC_CCE1_RS_INIT_WIDTH\t2\n#define EASRC_CCE1_RS_INIT_MASK\t\t((BIT(EASRC_CCE1_RS_INIT_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CCE1_RS_INIT_SHIFT)\n#define EASRC_CCE1_RS_INIT(v)\t\t(((v) << EASRC_CCE1_RS_INIT_SHIFT) \\\n\t\t\t\t\t & EASRC_CCE1_RS_INIT_MASK)\n#define EASRC_CCE1_PF_INIT_SHIFT\t0\n#define EASRC_CCE1_PF_INIT_WIDTH\t2\n#define EASRC_CCE1_PF_INIT_MASK\t\t((BIT(EASRC_CCE1_PF_INIT_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CCE1_PF_INIT_SHIFT)\n#define EASRC_CCE1_PF_INIT(v)\t\t(((v) << EASRC_CCE1_PF_INIT_SHIFT) \\\n\t\t\t\t\t & EASRC_CCE1_PF_INIT_MASK)\n\n \n#define EASRC_CCE2_ST2_TAPS_SHIFT\t16\n#define EASRC_CCE2_ST2_TAPS_WIDTH\t9\n#define EASRC_CCE2_ST2_TAPS_MASK\t((BIT(EASRC_CCE2_ST2_TAPS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CCE2_ST2_TAPS_SHIFT)\n#define EASRC_CCE2_ST2_TAPS(v)\t\t(((v) << EASRC_CCE2_ST2_TAPS_SHIFT) \\\n\t\t\t\t\t & EASRC_CCE2_ST2_TAPS_MASK)\n#define EASRC_CCE2_ST1_TAPS_SHIFT\t0\n#define EASRC_CCE2_ST1_TAPS_WIDTH\t9\n#define EASRC_CCE2_ST1_TAPS_MASK\t((BIT(EASRC_CCE2_ST1_TAPS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CCE2_ST1_TAPS_SHIFT)\n#define EASRC_CCE2_ST1_TAPS(v)\t\t(((v) << EASRC_CCE2_ST1_TAPS_SHIFT) \\\n\t\t\t\t\t & EASRC_CCE2_ST1_TAPS_MASK)\n\n \n#define EASRC_CIA_ITER_SHIFT\t\t16\n#define EASRC_CIA_ITER_WIDTH\t\t6\n#define EASRC_CIA_ITER_MASK\t\t((BIT(EASRC_CIA_ITER_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CIA_ITER_SHIFT)\n#define EASRC_CIA_ITER(v)\t\t(((v) << EASRC_CIA_ITER_SHIFT) \\\n\t\t\t\t\t & EASRC_CIA_ITER_MASK)\n#define EASRC_CIA_GRLEN_SHIFT\t\t8\n#define EASRC_CIA_GRLEN_WIDTH\t\t6\n#define EASRC_CIA_GRLEN_MASK\t\t((BIT(EASRC_CIA_GRLEN_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CIA_GRLEN_SHIFT)\n#define EASRC_CIA_GRLEN(v)\t\t(((v) << EASRC_CIA_GRLEN_SHIFT) \\\n\t\t\t\t\t & EASRC_CIA_GRLEN_MASK)\n#define EASRC_CIA_ACCLEN_SHIFT\t\t0\n#define EASRC_CIA_ACCLEN_WIDTH\t\t6\n#define EASRC_CIA_ACCLEN_MASK\t\t((BIT(EASRC_CIA_ACCLEN_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CIA_ACCLEN_SHIFT)\n#define EASRC_CIA_ACCLEN(v)\t\t(((v) << EASRC_CIA_ACCLEN_SHIFT) \\\n\t\t\t\t\t & EASRC_CIA_ACCLEN_MASK)\n\n \n#define EASRC_DPCS0R0_MAXCH_SHIFT\t24\n#define EASRC_DPCS0R0_MAXCH_WIDTH\t5\n#define EASRC_DPCS0R0_MAXCH_MASK\t((BIT(EASRC_DPCS0R0_MAXCH_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R0_MAXCH_SHIFT)\n#define EASRC_DPCS0R0_MAXCH(v)\t\t(((v) << EASRC_DPCS0R0_MAXCH_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R0_MAXCH_MASK)\n#define EASRC_DPCS0R0_MINCH_SHIFT\t16\n#define EASRC_DPCS0R0_MINCH_WIDTH\t5\n#define EASRC_DPCS0R0_MINCH_MASK\t((BIT(EASRC_DPCS0R0_MINCH_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R0_MINCH_SHIFT)\n#define EASRC_DPCS0R0_MINCH(v)\t\t(((v) << EASRC_DPCS0R0_MINCH_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R0_MINCH_MASK)\n#define EASRC_DPCS0R0_NUMCH_SHIFT\t8\n#define EASRC_DPCS0R0_NUMCH_WIDTH\t5\n#define EASRC_DPCS0R0_NUMCH_MASK\t((BIT(EASRC_DPCS0R0_NUMCH_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R0_NUMCH_SHIFT)\n#define EASRC_DPCS0R0_NUMCH(v)\t\t(((v) << EASRC_DPCS0R0_NUMCH_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R0_NUMCH_MASK)\n#define EASRC_DPCS0R0_CTXNUM_SHIFT\t1\n#define EASRC_DPCS0R0_CTXNUM_WIDTH\t2\n#define EASRC_DPCS0R0_CTXNUM_MASK\t((BIT(EASRC_DPCS0R0_CTXNUM_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R0_CTXNUM_SHIFT)\n#define EASRC_DPCS0R0_CTXNUM(v)\t\t(((v) << EASRC_DPCS0R0_CTXNUM_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R0_CTXNUM_MASK)\n#define EASRC_DPCS0R0_EN_SHIFT\t\t0\n#define EASRC_DPCS0R0_EN_MASK\t\tBIT(EASRC_DPCS0R0_EN_SHIFT)\n#define EASRC_DPCS0R0_EN\t\tBIT(EASRC_DPCS0R0_EN_SHIFT)\n\n \n#define EASRC_DPCS0R1_ST1_EXP_SHIFT\t0\n#define EASRC_DPCS0R1_ST1_EXP_WIDTH\t13\n#define EASRC_DPCS0R1_ST1_EXP_MASK\t((BIT(EASRC_DPCS0R1_ST1_EXP_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R1_ST1_EXP_SHIFT)\n#define EASRC_DPCS0R1_ST1_EXP(v)\t(((v) << EASRC_DPCS0R1_ST1_EXP_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R1_ST1_EXP_MASK)\n\n \n#define EASRC_DPCS0R2_ST1_MA_SHIFT\t16\n#define EASRC_DPCS0R2_ST1_MA_WIDTH\t13\n#define EASRC_DPCS0R2_ST1_MA_MASK\t((BIT(EASRC_DPCS0R2_ST1_MA_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R2_ST1_MA_SHIFT)\n#define EASRC_DPCS0R2_ST1_MA(v)\t\t(((v) << EASRC_DPCS0R2_ST1_MA_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R2_ST1_MA_MASK)\n#define EASRC_DPCS0R2_ST1_SA_SHIFT\t0\n#define EASRC_DPCS0R2_ST1_SA_WIDTH\t13\n#define EASRC_DPCS0R2_ST1_SA_MASK\t((BIT(EASRC_DPCS0R2_ST1_SA_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R2_ST1_SA_SHIFT)\n#define EASRC_DPCS0R2_ST1_SA(v)\t\t(((v) << EASRC_DPCS0R2_ST1_SA_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R2_ST1_SA_MASK)\n\n \n#define EASRC_DPCS0R3_ST2_MA_SHIFT\t16\n#define EASRC_DPCS0R3_ST2_MA_WIDTH\t13\n#define EASRC_DPCS0R3_ST2_MA_MASK\t((BIT(EASRC_DPCS0R3_ST2_MA_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R3_ST2_MA_SHIFT)\n#define EASRC_DPCS0R3_ST2_MA(v)\t\t(((v) << EASRC_DPCS0R3_ST2_MA_SHIFT) \\\n\t\t\t\t\t & EASRC_DPCS0R3_ST2_MA_MASK)\n#define EASRC_DPCS0R3_ST2_SA_SHIFT\t0\n#define EASRC_DPCS0R3_ST2_SA_WIDTH\t13\n#define EASRC_DPCS0R3_ST2_SA_MASK\t((BIT(EASRC_DPCS0R3_ST2_SA_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DPCS0R3_ST2_SA_SHIFT)\n#define EASRC_DPCS0R3_ST2_SA(v)\t\t(((v) << EASRC_DPCS0R3_ST2_SA_SHIFT) \\\n\t\t\t\t\t\t & EASRC_DPCS0R3_ST2_SA_MASK)\n\n \n#define EASRC_COC_FWMDE_SHIFT\t\t28\n#define EASRC_COC_FWMDE_MASK\t\tBIT(EASRC_COC_FWMDE_SHIFT)\n#define EASRC_COC_FWMDE\t\t\tBIT(EASRC_COC_FWMDE_SHIFT)\n#define EASRC_COC_FIFO_WTMK_SHIFT\t16\n#define EASRC_COC_FIFO_WTMK_WIDTH\t7\n#define EASRC_COC_FIFO_WTMK_MASK\t((BIT(EASRC_COC_FIFO_WTMK_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_COC_FIFO_WTMK_SHIFT)\n#define EASRC_COC_FIFO_WTMK(v)\t\t(((v) << EASRC_COC_FIFO_WTMK_SHIFT) \\\n\t\t\t\t\t & EASRC_COC_FIFO_WTMK_MASK)\n#define EASRC_COC_SAMPLE_POS_SHIFT\t11\n#define EASRC_COC_SAMPLE_POS_WIDTH\t5\n#define EASRC_COC_SAMPLE_POS_MASK\t((BIT(EASRC_COC_SAMPLE_POS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_COC_SAMPLE_POS_SHIFT)\n#define EASRC_COC_SAMPLE_POS(v)\t\t(((v) << EASRC_COC_SAMPLE_POS_SHIFT) \\\n\t\t\t\t\t & EASRC_COC_SAMPLE_POS_MASK)\n#define EASRC_COC_ENDIANNESS_SHIFT\t10\n#define EASRC_COC_ENDIANNESS_MASK\tBIT(EASRC_COC_ENDIANNESS_SHIFT)\n#define EASRC_COC_ENDIANNESS\t\tBIT(EASRC_COC_ENDIANNESS_SHIFT)\n#define EASRC_COC_BPS_SHIFT\t\t8\n#define EASRC_COC_BPS_WIDTH\t\t2\n#define EASRC_COC_BPS_MASK\t\t((BIT(EASRC_COC_BPS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_COC_BPS_SHIFT)\n#define EASRC_COC_BPS(v)\t\t(((v) << EASRC_COC_BPS_SHIFT) \\\n\t\t\t\t\t & EASRC_COC_BPS_MASK)\n#define EASRC_COC_FMT_SHIFT\t\t7\n#define EASRC_COC_FMT_MASK\t\tBIT(EASRC_COC_FMT_SHIFT)\n#define EASRC_COC_FMT\t\t\tBIT(EASRC_COC_FMT_SHIFT)\n#define EASRC_COC_OUTSIGN_SHIFT\t\t6\n#define EASRC_COC_OUTSIGN_MASK\t\tBIT(EASRC_COC_OUTSIGN_SHIFT)\n#define EASRC_COC_OUTSIGN_OUT\t\tBIT(EASRC_COC_OUTSIGN_SHIFT)\n#define EASRC_COC_IEC_VDATA_SHIFT\t2\n#define EASRC_COC_IEC_VDATA_MASK\tBIT(EASRC_COC_IEC_VDATA_SHIFT)\n#define EASRC_COC_IEC_VDATA\t\tBIT(EASRC_COC_IEC_VDATA_SHIFT)\n#define EASRC_COC_IEC_EN_SHIFT\t\t1\n#define EASRC_COC_IEC_EN_MASK\t\tBIT(EASRC_COC_IEC_EN_SHIFT)\n#define EASRC_COC_IEC_EN\t\tBIT(EASRC_COC_IEC_EN_SHIFT)\n#define EASRC_COC_DITHER_EN_SHIFT\t0\n#define EASRC_COC_DITHER_EN_MASK\tBIT(EASRC_COC_DITHER_EN_SHIFT)\n#define EASRC_COC_DITHER_EN\t\tBIT(EASRC_COC_DITHER_EN_SHIFT)\n\n \n#define EASRC_COA_ITER_SHIFT\t\t16\n#define EASRC_COA_ITER_WIDTH\t\t6\n#define EASRC_COA_ITER_MASK\t\t((BIT(EASRC_COA_ITER_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_COA_ITER_SHIFT)\n#define EASRC_COA_ITER(v)\t\t(((v) << EASRC_COA_ITER_SHIFT) \\\n\t\t\t\t\t & EASRC_COA_ITER_MASK)\n#define EASRC_COA_GRLEN_SHIFT\t\t8\n#define EASRC_COA_GRLEN_WIDTH\t\t6\n#define EASRC_COA_GRLEN_MASK\t\t((BIT(EASRC_COA_GRLEN_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_COA_GRLEN_SHIFT)\n#define EASRC_COA_GRLEN(v)\t\t(((v) << EASRC_COA_GRLEN_SHIFT) \\\n\t\t\t\t\t & EASRC_COA_GRLEN_MASK)\n#define EASRC_COA_ACCLEN_SHIFT\t\t0\n#define EASRC_COA_ACCLEN_WIDTH\t\t6\n#define EASRC_COA_ACCLEN_MASK\t\t((BIT(EASRC_COA_ACCLEN_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_COA_ACCLEN_SHIFT)\n#define EASRC_COA_ACCLEN(v)\t\t(((v) << EASRC_COA_ACCLEN_SHIFT) \\\n\t\t\t\t\t & EASRC_COA_ACCLEN_MASK)\n\n \n#define EASRC_SFS_IWTMK_SHIFT\t\t23\n#define EASRC_SFS_IWTMK_MASK\t\tBIT(EASRC_SFS_IWTMK_SHIFT)\n#define EASRC_SFS_IWTMK\t\t\tBIT(EASRC_SFS_IWTMK_SHIFT)\n#define EASRC_SFS_NSGI_SHIFT\t\t16\n#define EASRC_SFS_NSGI_WIDTH\t\t7\n#define EASRC_SFS_NSGI_MASK\t\t((BIT(EASRC_SFS_NSGI_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_SFS_NSGI_SHIFT)\n#define EASRC_SFS_NSGI(v)\t\t(((v) << EASRC_SFS_NSGI_SHIFT) \\\n\t\t\t\t\t & EASRC_SFS_NSGI_MASK)\n#define EASRC_SFS_OWTMK_SHIFT\t\t7\n#define EASRC_SFS_OWTMK_MASK\t\tBIT(EASRC_SFS_OWTMK_SHIFT)\n#define EASRC_SFS_OWTMK\t\t\tBIT(EASRC_SFS_OWTMK_SHIFT)\n#define EASRC_SFS_NSGO_SHIFT\t\t0\n#define EASRC_SFS_NSGO_WIDTH\t\t7\n#define EASRC_SFS_NSGO_MASK\t\t((BIT(EASRC_SFS_NSGO_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_SFS_NSGO_SHIFT)\n#define EASRC_SFS_NSGO(v)\t\t(((v) << EASRC_SFS_NSGO_SHIFT) \\\n\t\t\t\t\t & EASRC_SFS_NSGO_MASK)\n\n \n#define EASRC_RRL_RS_RL_SHIFT\t\t0\n#define EASRC_RRL_RS_RL_WIDTH\t\t32\n#define EASRC_RRL_RS_RL(v)\t\t((v) << EASRC_RRL_RS_RL_SHIFT)\n\n \n#define EASRC_RRH_RS_VLD_SHIFT\t\t31\n#define EASRC_RRH_RS_VLD_MASK\t\tBIT(EASRC_RRH_RS_VLD_SHIFT)\n#define EASRC_RRH_RS_VLD\t\tBIT(EASRC_RRH_RS_VLD_SHIFT)\n#define EASRC_RRH_RS_RH_SHIFT\t\t0\n#define EASRC_RRH_RS_RH_WIDTH\t\t12\n#define EASRC_RRH_RS_RH_MASK\t\t((BIT(EASRC_RRH_RS_RH_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_RRH_RS_RH_SHIFT)\n#define EASRC_RRH_RS_RH(v)\t\t(((v) << EASRC_RRH_RS_RH_SHIFT) \\\n\t\t\t\t\t & EASRC_RRH_RS_RH_MASK)\n\n \n#define EASRC_RSUC_RS_RM_SHIFT\t\t0\n#define EASRC_RSUC_RS_RM_WIDTH\t\t32\n#define EASRC_RSUC_RS_RM(v)\t\t((v) << EASRC_RSUC_RS_RM_SHIFT)\n\n \n#define EASRC_RRUR_RRR_SHIFT\t\t0\n#define EASRC_RRUR_RRR_WIDTH\t\t31\n#define EASRC_RRUR_RRR_MASK\t\t((BIT(EASRC_RRUR_RRR_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_RRUR_RRR_SHIFT)\n#define EASRC_RRUR_RRR(v)\t\t(((v) << EASRC_RRUR_RRR_SHIFT) \\\n\t\t\t\t\t & EASRC_RRUR_RRR_MASK)\n\n \n#define EASRC_RCTCL_RS_CL_SHIFT\t\t0\n#define EASRC_RCTCL_RS_CL_WIDTH\t\t32\n#define EASRC_RCTCL_RS_CL(v)\t\t((v) << EASRC_RCTCL_RS_CL_SHIFT)\n\n \n#define EASRC_RCTCH_RS_CH_SHIFT\t\t0\n#define EASRC_RCTCH_RS_CH_WIDTH\t\t32\n#define EASRC_RCTCH_RS_CH(v)\t\t((v) << EASRC_RCTCH_RS_CH_SHIFT)\n\n \n#define EASRC_PCF_CD_SHIFT\t\t0\n#define EASRC_PCF_CD_WIDTH\t\t32\n#define EASRC_PCF_CD(v)\t\t\t((v) << EASRC_PCF_CD_SHIFT)\n\n \n#define EASRC_CRCM_RS_CWD_SHIFT\t\t0\n#define EASRC_CRCM_RS_CWD_WIDTH\t\t32\n#define EASRC_CRCM_RS_CWD(v)\t\t((v) << EASRC_CRCM_RS_CWD_SHIFT)\n\n \n#define EASRC_CRCC_RS_CA_SHIFT\t\t16\n#define EASRC_CRCC_RS_CA_WIDTH\t\t11\n#define EASRC_CRCC_RS_CA_MASK\t\t((BIT(EASRC_CRCC_RS_CA_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CRCC_RS_CA_SHIFT)\n#define EASRC_CRCC_RS_CA(v)\t\t(((v) << EASRC_CRCC_RS_CA_SHIFT) \\\n\t\t\t\t\t & EASRC_CRCC_RS_CA_MASK)\n#define EASRC_CRCC_RS_TAPS_SHIFT\t1\n#define EASRC_CRCC_RS_TAPS_WIDTH\t2\n#define EASRC_CRCC_RS_TAPS_MASK\t\t((BIT(EASRC_CRCC_RS_TAPS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_CRCC_RS_TAPS_SHIFT)\n#define EASRC_CRCC_RS_TAPS(v)\t\t(((v) << EASRC_CRCC_RS_TAPS_SHIFT) \\\n\t\t\t\t\t & EASRC_CRCC_RS_TAPS_MASK)\n#define EASRC_CRCC_RS_CPR_SHIFT\t\t0\n#define EASRC_CRCC_RS_CPR_MASK\t\tBIT(EASRC_CRCC_RS_CPR_SHIFT)\n#define EASRC_CRCC_RS_CPR\t\tBIT(EASRC_CRCC_RS_CPR_SHIFT)\n\n \n#define EASRC_IRQC_RSDM_SHIFT\t\t8\n#define EASRC_IRQC_RSDM_WIDTH\t\t4\n#define EASRC_IRQC_RSDM_MASK\t\t((BIT(EASRC_IRQC_RSDM_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_IRQC_RSDM_SHIFT)\n#define EASRC_IRQC_RSDM(v)\t\t(((v) << EASRC_IRQC_RSDM_SHIFT) \\\n\t\t\t\t\t & EASRC_IRQC_RSDM_MASK)\n#define EASRC_IRQC_OERM_SHIFT\t\t4\n#define EASRC_IRQC_OERM_WIDTH\t\t4\n#define EASRC_IRQC_OERM_MASK\t\t((BIT(EASRC_IRQC_OERM_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_IRQC_OERM_SHIFT)\n#define EASRC_IRQC_OERM(v)\t\t(((v) << EASRC_IRQC_OERM_SHIFT) \\\n\t\t\t\t\t & EASRC_IEQC_OERM_MASK)\n#define EASRC_IRQC_IOM_SHIFT\t\t0\n#define EASRC_IRQC_IOM_WIDTH\t\t4\n#define EASRC_IRQC_IOM_MASK\t\t((BIT(EASRC_IRQC_IOM_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_IRQC_IOM_SHIFT)\n#define EASRC_IRQC_IOM(v)\t\t(((v) << EASRC_IRQC_IOM_SHIFT) \\\n\t\t\t\t\t & EASRC_IRQC_IOM_MASK)\n\n \n#define EASRC_IRQF_RSD_SHIFT\t\t8\n#define EASRC_IRQF_RSD_WIDTH\t\t4\n#define EASRC_IRQF_RSD_MASK\t\t((BIT(EASRC_IRQF_RSD_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_IRQF_RSD_SHIFT)\n#define EASRC_IRQF_RSD(v)\t\t(((v) << EASRC_IRQF_RSD_SHIFT) \\\n\t\t\t\t\t & EASRC_IRQF_RSD_MASK)\n#define EASRC_IRQF_OER_SHIFT\t\t4\n#define EASRC_IRQF_OER_WIDTH\t\t4\n#define EASRC_IRQF_OER_MASK\t\t((BIT(EASRC_IRQF_OER_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_IRQF_OER_SHIFT)\n#define EASRC_IRQF_OER(v)\t\t(((v) << EASRC_IRQF_OER_SHIFT) \\\n\t\t\t\t\t & EASRC_IRQF_OER_MASK)\n#define EASRC_IRQF_IFO_SHIFT\t\t0\n#define EASRC_IRQF_IFO_WIDTH\t\t4\n#define EASRC_IRQF_IFO_MASK\t\t((BIT(EASRC_IRQF_IFO_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_IRQF_IFO_SHIFT)\n#define EASRC_IRQF_IFO(v)\t\t(((v) << EASRC_IRQF_IFO_SHIFT) \\\n\t\t\t\t\t & EASRC_IRQF_IFO_MASK)\n\n \n#define EASRC_CSx_CSx_SHIFT\t\t0\n#define EASRC_CSx_CSx_WIDTH\t\t32\n#define EASRC_CSx_CSx(v)\t\t((v) << EASRC_CSx_CSx_SHIFT)\n\n \n#define EASRC_DBGC_DMS_SHIFT\t\t0\n#define EASRC_DBGC_DMS_WIDTH\t\t6\n#define EASRC_DBGC_DMS_MASK\t\t((BIT(EASRC_DBGC_DMS_WIDTH) - 1) \\\n\t\t\t\t\t << EASRC_DBGC_DMS_SHIFT)\n#define EASRC_DBGC_DMS(v)\t\t(((v) << EASRC_DBGC_DMS_SHIFT) \\\n\t\t\t\t\t & EASRC_DBGC_DMS_MASK)\n\n \n#define EASRC_DBGS_DS_SHIFT\t\t0\n#define EASRC_DBGS_DS_WIDTH\t\t32\n#define EASRC_DBGS_DS(v)\t\t((v) << EASRC_DBGS_DS_SHIFT)\n\n \n#define EASRC_CTX_MAX_NUM\t\t4\n#define EASRC_RS_COEFF_MEM\t\t0\n#define EASRC_PF_COEFF_MEM\t\t1\n\n \n#define EASRC_PF_ST1_ONLY\t\t0\n#define EASRC_PF_TWO_STAGE_MODE\t\t1\n#define EASRC_PF_ST1_COEFF_WR\t\t0\n#define EASRC_PF_ST2_COEFF_WR\t\t1\n#define EASRC_MAX_PF_TAPS\t\t384\n\n \n#define EASRC_RS_32_TAPS\t\t0\n#define EASRC_RS_64_TAPS\t\t1\n#define EASRC_RS_128_TAPS\t\t2\n\n \n#define EASRC_INIT_MODE_SW_CONTROL\t0\n#define EASRC_INIT_MODE_REPLICATE\t1\n#define EASRC_INIT_MODE_ZERO_FILL\t2\n\n \n#define FSL_EASRC_INPUTFIFO_WML\t\t0x4\n#define FSL_EASRC_OUTPUTFIFO_WML\t0x1\n\n#define EASRC_INPUTFIFO_THRESHOLD_MIN\t0\n#define EASRC_INPUTFIFO_THRESHOLD_MAX\t127\n#define EASRC_OUTPUTFIFO_THRESHOLD_MIN\t0\n#define EASRC_OUTPUTFIFO_THRESHOLD_MAX\t63\n\n#define EASRC_DMA_BUFFER_SIZE\t\t(1024 * 48 * 9)\n#define EASRC_MAX_BUFFER_SIZE\t\t(1024 * 48)\n\n#define FIRMWARE_MAGIC\t\t\t0xDEAD\n#define FIRMWARE_VERSION\t\t1\n\n#define PREFILTER_MEM_LEN\t\t0x1800\n\nenum easrc_word_width {\n\tEASRC_WIDTH_16_BIT = 0,\n\tEASRC_WIDTH_20_BIT = 1,\n\tEASRC_WIDTH_24_BIT = 2,\n\tEASRC_WIDTH_32_BIT = 3,\n};\n\nstruct __attribute__((__packed__))  asrc_firmware_hdr {\n\tu32 magic;\n\tu32 interp_scen;\n\tu32 prefil_scen;\n\tu32 firmware_version;\n};\n\nstruct __attribute__((__packed__)) interp_params {\n\tu32 magic;\n\tu32 num_taps;\n\tu32 num_phases;\n\tu64 center_tap;\n\tu64 coeff[8192];\n};\n\nstruct __attribute__((__packed__)) prefil_params {\n\tu32 magic;\n\tu32 insr;\n\tu32 outsr;\n\tu32 st1_taps;\n\tu32 st2_taps;\n\tu32 st1_exp;\n\tu64 coeff[256];\n};\n\nstruct dma_block {\n\tvoid *dma_vaddr;\n\tunsigned int length;\n\tunsigned int max_buf_size;\n};\n\nstruct fsl_easrc_data_fmt {\n\tunsigned int width : 2;\n\tunsigned int endianness : 1;\n\tunsigned int unsign : 1;\n\tunsigned int floating_point : 1;\n\tunsigned int iec958: 1;\n\tunsigned int sample_pos: 5;\n\tunsigned int addexp;\n};\n\nstruct fsl_easrc_io_params {\n\tstruct fsl_easrc_data_fmt fmt;\n\tunsigned int group_len;\n\tunsigned int iterations;\n\tunsigned int access_len;\n\tunsigned int fifo_wtmk;\n\tunsigned int sample_rate;\n\tsnd_pcm_format_t sample_format;\n\tunsigned int norm_rate;\n};\n\nstruct fsl_easrc_slot {\n\tbool busy;\n\tint ctx_index;\n\tint slot_index;\n\tint num_channel;   \n\tint min_channel;\n\tint max_channel;\n\tint pf_mem_used;\n};\n\n \nstruct fsl_easrc_ctx_priv {\n\tstruct fsl_easrc_io_params in_params;\n\tstruct fsl_easrc_io_params out_params;\n\tunsigned int st1_num_taps;\n\tunsigned int st2_num_taps;\n\tunsigned int st1_num_exp;\n\tunsigned int pf_init_mode;\n\tunsigned int rs_init_mode;\n\tunsigned int ctx_streams;\n\tu64 rs_ratio;\n\tu64 *st1_coeff;\n\tu64 *st2_coeff;\n\tint in_filled_sample;\n\tint out_missed_sample;\n\tint st1_addexp;\n\tint st2_addexp;\n};\n\n \nstruct fsl_easrc_priv {\n\tstruct fsl_easrc_slot slot[EASRC_CTX_MAX_NUM][2];\n\tstruct asrc_firmware_hdr *firmware_hdr;\n\tstruct interp_params *interp;\n\tstruct prefil_params *prefil;\n\tconst struct firmware *fw;\n\tconst char *fw_name;\n\tunsigned int rs_num_taps;\n\tunsigned int bps_iec958[EASRC_CTX_MAX_NUM];\n\tu64 *rs_coeff;\n\tu64 const_coeff;\n\tint firmware_loaded;\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}