
---------- Begin Simulation Statistics ----------
final_tick                                37740091000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208977                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435516                       # Number of bytes of host memory used
host_op_rate                                   359260                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    79.07                       # Real time elapsed on the host
host_tick_rate                              477283631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16524381                       # Number of instructions simulated
sim_ops                                      28407636                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037740                       # Number of seconds simulated
sim_ticks                                 37740091000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6524381                       # Number of instructions committed
system.cpu0.committedOps                      9491256                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.568918                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1267693                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1228297                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       237009                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4719979                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18403                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       62393465                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086439                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1516948                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu0.numCycles                        75480026                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3308330     34.86%     34.88% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.88% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     34.89% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               704769      7.43%     42.32% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.33% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.33% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     42.35% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.35% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.37% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.45%     42.83% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               255726      2.69%     45.53% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           706851      7.45%     52.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4463479     47.03%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9491256                       # Class of committed instruction
system.cpu0.tickCycles                       13086561                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.548018                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3497545                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501864                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32893                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1221                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       43025953                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.132485                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3353587                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          216                       # TLB misses on write requests
system.cpu1.numCycles                        75480182                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32454229                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       693189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1387422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2869820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           98                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5739706                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             98                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              72416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       632449                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60740                       # Transaction distribution
system.membus.trans_dist::ReadExReq            621817                       # Transaction distribution
system.membus.trans_dist::ReadExResp           621815                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         72416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2081653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2081653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2081653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84907520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     84907520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84907520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            694233                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  694233    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              694233                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4154707000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3644216750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1505786                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1505786                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1505786                       # number of overall hits
system.cpu0.icache.overall_hits::total        1505786                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11095                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11095                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11095                       # number of overall misses
system.cpu0.icache.overall_misses::total        11095                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    287051000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    287051000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    287051000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    287051000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1516881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1516881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1516881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1516881                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007314                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007314                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007314                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007314                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25872.104552                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25872.104552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25872.104552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25872.104552                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11079                       # number of writebacks
system.cpu0.icache.writebacks::total            11079                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11095                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11095                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11095                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11095                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    275956000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    275956000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    275956000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    275956000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007314                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007314                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007314                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007314                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24872.104552                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24872.104552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24872.104552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24872.104552                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11079                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1505786                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1505786                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11095                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11095                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    287051000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    287051000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1516881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1516881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25872.104552                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25872.104552                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11095                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11095                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    275956000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    275956000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007314                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007314                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24872.104552                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24872.104552                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999638                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1516881                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11095                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.717530                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999638                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12146143                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12146143                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4749184                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4749184                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4749184                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4749184                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       951681                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        951681                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       951681                       # number of overall misses
system.cpu0.dcache.overall_misses::total       951681                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  64553862000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64553862000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  64553862000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64553862000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5700865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5700865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5700865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5700865                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166936                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166936                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166936                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166936                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67831.407793                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67831.407793                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67831.407793                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67831.407793                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       590971                       # number of writebacks
system.cpu0.dcache.writebacks::total           590971                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       353450                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       353450                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       353450                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       353450                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       598231                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       598231                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       598231                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       598231                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51026075000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51026075000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51026075000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51026075000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104937                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104937                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104937                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104937                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85294.936237                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85294.936237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85294.936237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85294.936237                       # average overall mshr miss latency
system.cpu0.dcache.replacements                598213                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       981470                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         981470                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    342703000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    342703000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       990846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       990846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.009463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 36551.087884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36551.087884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    319208000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    319208000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.009126                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009126                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 35302.809113                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35302.809113                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3767714                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3767714                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       942305                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       942305                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  64211159000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  64211159000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4710019                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4710019                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200064                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200064                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68142.649142                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68142.649142                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       353116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       353116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       589189                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       589189                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50706867000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50706867000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125093                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125093                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86062.141350                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86062.141350                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999661                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5347413                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           598229                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.938739                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999661                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46205149                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46205149                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730348                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730348                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730348                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730348                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1623186                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1623186                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1623186                       # number of overall misses
system.cpu1.icache.overall_misses::total      1623186                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  25427901000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  25427901000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  25427901000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  25427901000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3353534                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3353534                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3353534                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3353534                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.484023                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.484023                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.484023                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.484023                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15665.426513                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15665.426513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15665.426513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15665.426513                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1623170                       # number of writebacks
system.cpu1.icache.writebacks::total          1623170                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1623186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1623186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1623186                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1623186                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  23804715000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  23804715000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  23804715000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  23804715000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.484023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.484023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.484023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.484023                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14665.426513                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14665.426513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14665.426513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14665.426513                       # average overall mshr miss latency
system.cpu1.icache.replacements               1623170                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730348                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730348                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1623186                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1623186                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  25427901000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  25427901000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3353534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3353534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.484023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.484023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15665.426513                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15665.426513                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1623186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1623186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  23804715000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  23804715000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.484023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.484023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14665.426513                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14665.426513                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999622                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3353534                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1623186                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.066020                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999622                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28451458                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28451458                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401839                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401839                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401839                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401839                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722847                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722847                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722847                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722847                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15158259000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15158259000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15158259000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15158259000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175249                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175249                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175249                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175249                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20970.217764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20970.217764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20970.217764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20970.217764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       409144                       # number of writebacks
system.cpu1.dcache.writebacks::total           409144                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85473                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85473                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637374                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11950302000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11950302000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11950302000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11950302000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154527                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154527                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154527                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154527                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18749.277504                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18749.277504                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18749.277504                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18749.277504                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637358                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963491                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963491                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7525324000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7525324000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192079                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192079                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16120.742915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16120.742915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6808662500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6808662500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 15173.521350                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15173.521350                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256037                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256037                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7632935000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7632935000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151109                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151109                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29811.843601                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29811.843601                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67383                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67383                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5141639500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5141639500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27254.335980                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27254.335980                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999646                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039213                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.337273                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999646                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634862                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634862                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7536                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1571583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              587433                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2175653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9101                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7536                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1571583                       # number of overall hits
system.l2.overall_hits::.cpu1.data             587433                       # number of overall hits
system.l2.overall_hits::total                 2175653                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            590695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             51603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             49941                       # number of demand (read+write) misses
system.l2.demand_misses::total                 694233                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1994                       # number of overall misses
system.l2.overall_misses::.cpu0.data           590695                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            51603                       # number of overall misses
system.l2.overall_misses::.cpu1.data            49941                       # number of overall misses
system.l2.overall_misses::total                694233                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    158199000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  50009254000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   4791255000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4518686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59477394500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    158199000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  50009254000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   4791255000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4518686500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59477394500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          598231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1623186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2869886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         598231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1623186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2869886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.179721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.987403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.031791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.078354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.179721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.987403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.031791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.078354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79337.512538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84661.718823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92848.380908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90480.496986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85673.533958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79337.512538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84661.718823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92848.380908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90480.496986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85673.533958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              632449                       # number of writebacks
system.l2.writebacks::total                    632449                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       590695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        51603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        49941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            694233                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       590695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        51603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        49941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           694233                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    138259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  44102324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   4275225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4019276500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52535084500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    138259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  44102324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   4275225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4019276500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52535084500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.179721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.987403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.031791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.078354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.241903                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.179721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.987403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.031791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.078354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241903                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69337.512538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74661.752681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82848.380908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80480.496986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75673.562766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69337.512538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74661.752681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82848.380908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80480.496986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75673.562766                       # average overall mshr miss latency
system.l2.replacements                         693285                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1000115                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1000115                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1000115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1000115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1634249                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1634249                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1634249                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1634249                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156026                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         587789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          34028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              621817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  49769652500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3212891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52982543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       589189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            777843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.180373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.799412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84672.650390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94419.037263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85206.006751                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       587789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        34028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         621817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  43891782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2872611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46764393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.180373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.799412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74672.684416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84419.037263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75206.038915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1571583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1580684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        51603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            53597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    158199000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   4791255000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4949454000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1623186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1634281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.179721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.031791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79337.512538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92848.380908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92345.728306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        51603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    138259000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   4275225000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4413484000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.179721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.031791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69337.512538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82848.380908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82345.728306                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       432807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            438943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        15913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    239601500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1305795500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1545397000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.321389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.035463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82450.619408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82058.411362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82118.975503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        15913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18819                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    210541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1146665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1357207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.321389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.035463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72450.619408                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72058.411362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72118.975503                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.426974                       # Cycle average of tags in use
system.l2.tags.total_refs                     5739702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    694309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.266783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.599619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.068022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      507.255969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      163.299515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      348.203848                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.495367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.159472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.340043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999440                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46611957                       # Number of tag accesses
system.l2.tags.data_accesses                 46611957                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        127616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37804352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       3302592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3196224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44430784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       127616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      3302592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3430208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40476736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40476736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         590693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          51603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          49941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              694231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       632449                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             632449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3381444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1001702725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         87508851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84690416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1177283436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3381444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     87508851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90890295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1072512941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1072512941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1072512941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3381444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1001702725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        87508851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84690416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2249796377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    632378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    590663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     51603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     46698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209206750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1920188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             594218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      694233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632449                       # Number of write requests accepted
system.mem_ctrls.readBursts                    694233                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    71                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             57149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38980                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10996839250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3454780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23952264250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15915.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34665.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   594001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  560920                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                694233                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  387526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  267600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    502.961339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.816855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   432.708534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43711     25.96%     25.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38643     22.95%     48.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7505      4.46%     53.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4114      2.44%     55.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3359      1.99%     57.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3067      1.82%     59.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2981      1.77%     61.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3636      2.16%     63.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61370     36.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168386                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.549172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.280118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.681779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          39318     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           29      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.060932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.430977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38418     97.58%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              276      0.70%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              180      0.46%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              275      0.70%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              180      0.46%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44221184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  209600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40470464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44430912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40476736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1171.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1072.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1177.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1072.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37740012000                       # Total gap between requests
system.mem_ctrls.avgGap                      28446.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       127616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37802304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      3302592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2988672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40470464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3381443.886820516549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1001648459.194229245186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 87508850.998795941472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79190906.031466633081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1072346751.893099427223                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       590695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        51603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        49941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       632449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     56512500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  19765645250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2140846500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1989260000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 946028500000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28341.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33461.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41486.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39832.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1495817.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            548594760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            291585030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2414026860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1638333540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2979160080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15948108660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1062255840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24882064770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        659.300603                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2582859500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1260083500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33897148000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            653681280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            347439840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2519398980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1662538680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2979160080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16627665510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        489997440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25279881810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        669.841570                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1117202750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1260083500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35362804750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2092043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1632564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1634249                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          296292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           777843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          777841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1634281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1794673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4869542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1912106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8609590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1419136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     76108800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    207766784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     66977152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              352271872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          693285                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40476736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3563171                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3563073    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     98      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3563171                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5504217000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956116888                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2434790477                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         906129392                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16664955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37740091000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
