
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecc4  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800ee9c  0800ee9c  0000fe9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f2ec  0800f2ec  000113ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f2ec  0800f2ec  000102ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f2f4  0800f2f4  000113ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f2f4  0800f2f4  000102f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f2f8  0800f2f8  000102f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003ec  20000000  0800f2fc  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001de0  200003ec  0800f6e8  000113ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021cc  0800f6e8  000121cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000113ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a3fb  00000000  00000000  0001141c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fa9  00000000  00000000  0003b817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b40  00000000  00000000  000407c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000152b  00000000  00000000  00042300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cdf7  00000000  00000000  0004382b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002895b  00000000  00000000  00070622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001194b3  00000000  00000000  00098f7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b2430  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007adc  00000000  00000000  001b2474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001b9f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200003ec 	.word	0x200003ec
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800ee84 	.word	0x0800ee84

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200003f0 	.word	0x200003f0
 8000214:	0800ee84 	.word	0x0800ee84

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
 8000f60:	e008      	b.n	8000f74 <ADC_DMA_Init+0x54>
        buffer[i] = 0;
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	4413      	add	r3, r2
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3301      	adds	r3, #1
 8000f72:	61fb      	str	r3, [r7, #28]
 8000f74:	69fa      	ldr	r2, [r7, #28]
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d3f2      	bcc.n	8000f62 <ADC_DMA_Init+0x42>
    }
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	3724      	adds	r7, #36	@ 0x24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	217f      	movs	r1, #127	@ 0x7f
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f006 fbd3 	bl	8007744 <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6818      	ldr	r0, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6859      	ldr	r1, [r3, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	461a      	mov	r2, r3
 8000fac:	f005 fcbc 	bl	8006928 <HAL_ADC_Start_DMA>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8000fb8:	b480      	push	{r7}
 8000fba:	b087      	sub	sp, #28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8000fcc:	78fb      	ldrb	r3, [r7, #3]
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	e012      	b.n	8000ff8 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685a      	ldr	r2, [r3, #4]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	4413      	add	r3, r2
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	617b      	str	r3, [r7, #20]
        samples++;
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	7b1b      	ldrb	r3, [r3, #12]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	68fa      	ldr	r2, [r7, #12]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d3e7      	bcc.n	8000fd2 <ADC_DMA_GetValue+0x1a>
    }


    // Calculate raw ADC value and convert to voltage
    if (samples > 0) {
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d00f      	beq.n	8001028 <ADC_DMA_GetValue+0x70>
        float raw_value = (float)sum / samples;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	ee07 3a90 	vmov	s15, r3
 800100e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	ee07 3a90 	vmov	s15, r3
 8001018:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800101c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001020:	edc7 7a02 	vstr	s15, [r7, #8]
        return raw_value;
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	e001      	b.n	800102c <ADC_DMA_GetValue+0x74>
    }

    return 0.0f;
 8001028:	f04f 0300 	mov.w	r3, #0
}
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eeb0 0a67 	vmov.f32	s0, s15
 8001034:	371c      	adds	r7, #28
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <ADC_DMA_GetJoystick>:

    // Compute current using WCS1700 formula
    return 15.1793457908771 * voltage - 24.8674344063837;
}

float ADC_DMA_GetJoystick(ADC_DMA *adc_dma, uint8_t channel_index, float joydata) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	460b      	mov	r3, r1
 800104a:	ed87 0a01 	vstr	s0, [r7, #4]
 800104e:	72fb      	strb	r3, [r7, #11]
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 8001050:	7afb      	ldrb	r3, [r7, #11]
 8001052:	4619      	mov	r1, r3
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f7ff ffaf 	bl	8000fb8 <ADC_DMA_GetValue>
 800105a:	ed87 0a05 	vstr	s0, [r7, #20]

    return mapf(value, 0.0, adc_dma->adc_resolution, 0.0, joydata);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	edd3 7a05 	vldr	s15, [r3, #20]
 8001064:	ed97 2a01 	vldr	s4, [r7, #4]
 8001068:	eddf 1a08 	vldr	s3, [pc, #32]	@ 800108c <ADC_DMA_GetJoystick+0x4c>
 800106c:	eeb0 1a67 	vmov.f32	s2, s15
 8001070:	eddf 0a06 	vldr	s1, [pc, #24]	@ 800108c <ADC_DMA_GetJoystick+0x4c>
 8001074:	ed97 0a05 	vldr	s0, [r7, #20]
 8001078:	f000 fb54 	bl	8001724 <mapf>
 800107c:	eef0 7a40 	vmov.f32	s15, s0
}
 8001080:	eeb0 0a67 	vmov.f32	s0, s15
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	00000000 	.word	0x00000000

08001090 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	ed87 0a03 	vstr	s0, [r7, #12]
 800109a:	60b8      	str	r0, [r7, #8]
 800109c:	6079      	str	r1, [r7, #4]
  if (_u > _upper_limit) return _upper_limit;
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	ee07 3a90 	vmov	s15, r3
 80010a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80010ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b4:	dd01      	ble.n	80010ba <PWM_Satuation+0x2a>
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	e013      	b.n	80010e2 <PWM_Satuation+0x52>
  else if (_u < _lower_limit) return _lower_limit;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	ee07 3a90 	vmov	s15, r3
 80010c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80010c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d0:	d501      	bpl.n	80010d6 <PWM_Satuation+0x46>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	e005      	b.n	80010e2 <PWM_Satuation+0x52>
  return (int32_t)_u;
 80010d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010de:	ee17 3a90 	vmov	r3, s15
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki, float _Kd, float _u_max) {
 80010ee:	b480      	push	{r7}
 80010f0:	b087      	sub	sp, #28
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6178      	str	r0, [r7, #20]
 80010f6:	ed87 0a04 	vstr	s0, [r7, #16]
 80010fa:	edc7 0a03 	vstr	s1, [r7, #12]
 80010fe:	ed87 1a02 	vstr	s2, [r7, #8]
 8001102:	edc7 1a01 	vstr	s3, [r7, #4]
  controller->Kp = _Kp;
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	601a      	str	r2, [r3, #0]
  controller->Ki = _Ki;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	605a      	str	r2, [r3, #4]
  controller->Kd = _Kd;
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	68ba      	ldr	r2, [r7, #8]
 8001116:	609a      	str	r2, [r3, #8]
  controller->u_max = _u_max;
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	60da      	str	r2, [r3, #12]
  controller->ek_1 = 0;
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	f04f 0200 	mov.w	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  controller->ek_2 = 0;
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	f04f 0200 	mov.w	r2, #0
 800112c:	615a      	str	r2, [r3, #20]
  controller->u = 0;
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	f04f 0200 	mov.w	r2, #0
 8001134:	619a      	str	r2, [r3, #24]

}
 8001136:	bf00      	nop
 8001138:	371c      	adds	r7, #28
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
 800114a:	ed87 0a00 	vstr	s0, [r7]
    if (!((controller->u >= controller->u_max && ek > 0) || (controller->u <= -controller->u_max && ek < 0))) {
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	ed93 7a06 	vldr	s14, [r3, #24]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	edd3 7a03 	vldr	s15, [r3, #12]
 800115a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800115e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001162:	bfac      	ite	ge
 8001164:	2301      	movge	r3, #1
 8001166:	2300      	movlt	r3, #0
 8001168:	b2db      	uxtb	r3, r3
 800116a:	f083 0301 	eor.w	r3, r3, #1
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10e      	bne.n	8001192 <PID_CONTROLLER_Compute+0x50>
 8001174:	edd7 7a00 	vldr	s15, [r7]
 8001178:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800117c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001180:	bfcc      	ite	gt
 8001182:	2301      	movgt	r3, #1
 8001184:	2300      	movle	r3, #0
 8001186:	b2db      	uxtb	r3, r3
 8001188:	f083 0301 	eor.w	r3, r3, #1
 800118c:	b2db      	uxtb	r3, r3
 800118e:	2b00      	cmp	r3, #0
 8001190:	d057      	beq.n	8001242 <PID_CONTROLLER_Compute+0x100>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	ed93 7a06 	vldr	s14, [r3, #24]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	edd3 7a03 	vldr	s15, [r3, #12]
 800119e:	eef1 7a67 	vneg.f32	s15, s15
 80011a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011aa:	bf94      	ite	ls
 80011ac:	2301      	movls	r3, #1
 80011ae:	2300      	movhi	r3, #0
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	f083 0301 	eor.w	r3, r3, #1
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10e      	bne.n	80011da <PID_CONTROLLER_Compute+0x98>
 80011bc:	edd7 7a00 	vldr	s15, [r7]
 80011c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c8:	bf4c      	ite	mi
 80011ca:	2301      	movmi	r3, #1
 80011cc:	2300      	movpl	r3, #0
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	f083 0301 	eor.w	r3, r3, #1
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d033      	beq.n	8001242 <PID_CONTROLLER_Compute+0x100>
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	ed93 7a06 	vldr	s14, [r3, #24]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	edd3 6a00 	vldr	s13, [r3]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80011ec:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80011f6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80011fa:	edd7 7a00 	vldr	s15, [r7]
 80011fe:	ee66 6aa7 	vmul.f32	s13, s13, s15
                         - ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	ed93 6a00 	vldr	s12, [r3]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	edd3 7a02 	vldr	s15, [r3, #8]
 800120e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001212:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	edd3 7a04 	vldr	s15, [r3, #16]
 800121c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001220:	ee76 6ae7 	vsub.f32	s13, s13, s15
                         + (controller->Kd * controller->ek_2);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 6a02 	vldr	s12, [r3, #8]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001230:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001234:	ee76 7aa7 	vadd.f32	s15, s13, s15
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 8001238:	ee77 7a27 	vadd.f32	s15, s14, s15
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	edc3 7a06 	vstr	s15, [r3, #24]
    }
    controller->ek_2 = controller->ek_1;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	691a      	ldr	r2, [r3, #16]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	615a      	str	r2, [r3, #20]
    controller->ek_1 = ek;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	611a      	str	r2, [r3, #16]
    return controller->u;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	ee07 3a90 	vmov	s15, r3
}
 8001258:	eeb0 0a67 	vmov.f32	s0, s15
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001266:	b580      	push	{r7, lr}
 8001268:	b084      	sub	sp, #16
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	603b      	str	r3, [r7, #0]
 8001272:	4613      	mov	r3, r2
 8001274:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	68ba      	ldr	r2, [r7, #8]
 800127a:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	88fa      	ldrh	r2, [r7, #6]
 8001280:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	3328      	adds	r3, #40	@ 0x28
 8001286:	88fa      	ldrh	r2, [r7, #6]
 8001288:	68b9      	ldr	r1, [r7, #8]
 800128a:	4618      	mov	r0, r3
 800128c:	f000 fe04 	bl	8001e98 <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	8b3a      	ldrh	r2, [r7, #24]
 800129a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2201      	movs	r2, #1
 80012a2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80012bc:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d15f      	bne.n	800138a <MDXX_set_range+0xda>
		if (duty == 0) {
 80012ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ce:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d6:	d115      	bne.n	8001304 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	3310      	adds	r3, #16
 80012dc:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 800145c <MDXX_set_range+0x1ac>
 80012e0:	ed97 0a02 	vldr	s0, [r7, #8]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 feff 	bl	80020e8 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	3328      	adds	r3, #40	@ 0x28
 80012ee:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 800145c <MDXX_set_range+0x1ac>
 80012f2:	ed97 0a02 	vldr	s0, [r7, #8]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 fef6 	bl	80020e8 <PWM_write_range>
			mdxx->cmd = 0;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2200      	movs	r2, #0
 8001300:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 8001302:	e0a6      	b.n	8001452 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 8001304:	edd7 7a01 	vldr	s15, [r7, #4]
 8001308:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800130c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001310:	dd1a      	ble.n	8001348 <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	3310      	adds	r3, #16
 8001316:	eddf 0a51 	vldr	s1, [pc, #324]	@ 800145c <MDXX_set_range+0x1ac>
 800131a:	ed97 0a02 	vldr	s0, [r7, #8]
 800131e:	4618      	mov	r0, r3
 8001320:	f000 fee2 	bl	80020e8 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	3328      	adds	r3, #40	@ 0x28
 8001328:	edd7 0a01 	vldr	s1, [r7, #4]
 800132c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fed9 	bl	80020e8 <PWM_write_range>
			mdxx->cmd = duty;
 8001336:	edd7 7a01 	vldr	s15, [r7, #4]
 800133a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800133e:	ee17 2a90 	vmov	r2, s15
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001346:	e084      	b.n	8001452 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	3310      	adds	r3, #16
 800134c:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001460 <MDXX_set_range+0x1b0>
 8001350:	ed97 0a02 	vldr	s0, [r7, #8]
 8001354:	4618      	mov	r0, r3
 8001356:	f000 fec7 	bl	80020e8 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	3328      	adds	r3, #40	@ 0x28
 800135e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001362:	eef0 7ae7 	vabs.f32	s15, s15
 8001366:	eef0 0a67 	vmov.f32	s1, s15
 800136a:	ed97 0a02 	vldr	s0, [r7, #8]
 800136e:	4618      	mov	r0, r3
 8001370:	f000 feba 	bl	80020e8 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001374:	edd7 7a01 	vldr	s15, [r7, #4]
 8001378:	eef0 7ae7 	vabs.f32	s15, s15
 800137c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001380:	ee17 2a90 	vmov	r2, s15
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001388:	e063      	b.n	8001452 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001390:	2b01      	cmp	r3, #1
 8001392:	d15e      	bne.n	8001452 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001394:	edd7 7a01 	vldr	s15, [r7, #4]
 8001398:	eef5 7a40 	vcmp.f32	s15, #0.0
 800139c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a0:	d115      	bne.n	80013ce <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80013ac:	2200      	movs	r2, #0
 80013ae:	4619      	mov	r1, r3
 80013b0:	f007 f90e 	bl	80085d0 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	3328      	adds	r3, #40	@ 0x28
 80013b8:	eddf 0a28 	vldr	s1, [pc, #160]	@ 800145c <MDXX_set_range+0x1ac>
 80013bc:	ed97 0a02 	vldr	s0, [r7, #8]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f000 fe91 	bl	80020e8 <PWM_write_range>
			mdxx->cmd = 0;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	2200      	movs	r2, #0
 80013ca:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80013cc:	e041      	b.n	8001452 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80013ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80013d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013da:	dd1a      	ble.n	8001412 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80013e6:	2200      	movs	r2, #0
 80013e8:	4619      	mov	r1, r3
 80013ea:	f007 f8f1 	bl	80085d0 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	3328      	adds	r3, #40	@ 0x28
 80013f2:	edd7 0a01 	vldr	s1, [r7, #4]
 80013f6:	ed97 0a02 	vldr	s0, [r7, #8]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 fe74 	bl	80020e8 <PWM_write_range>
			mdxx->cmd = duty;
 8001400:	edd7 7a01 	vldr	s15, [r7, #4]
 8001404:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001408:	ee17 2a90 	vmov	r2, s15
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001410:	e01f      	b.n	8001452 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800141c:	2201      	movs	r2, #1
 800141e:	4619      	mov	r1, r3
 8001420:	f007 f8d6 	bl	80085d0 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	3328      	adds	r3, #40	@ 0x28
 8001428:	edd7 7a01 	vldr	s15, [r7, #4]
 800142c:	eef0 7ae7 	vabs.f32	s15, s15
 8001430:	eef0 0a67 	vmov.f32	s1, s15
 8001434:	ed97 0a02 	vldr	s0, [r7, #8]
 8001438:	4618      	mov	r0, r3
 800143a:	f000 fe55 	bl	80020e8 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 800143e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001442:	eef0 7ae7 	vabs.f32	s15, s15
 8001446:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800144a:	ee17 2a90 	vmov	r2, s15
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	00000000 	.word	0x00000000
 8001460:	42c80000 	.word	0x42c80000

08001464 <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, 		// kg
    .c = 64.83e-3,           			// m
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	601a      	str	r2, [r3, #0]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <REVOLUTE_MOTOR_DFD_Init>:
    float v = qd * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	68ba      	ldr	r2, [r7, #8]
 8001490:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	605a      	str	r2, [r3, #4]
}
 8001498:	bf00      	nop
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <PRISMATIC_MOTOR_FFD_Init>:
    float v = (gravity_compensate_plotter + gravity_compensate_rail + mass_torque) * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	601a      	str	r2, [r3, #0]
}
 80014b4:	bf00      	nop
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <PRISMATIC_MOTOR_DFD_Init>:
    float v = sd * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	605a      	str	r2, [r3, #4]
}
 80014d8:	bf00      	nop
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	ed2d 8b02 	vpush	{d8}
 80014ea:	b08a      	sub	sp, #40	@ 0x28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	460b      	mov	r3, r1
 80014f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80014f6:	edc7 0a00 	vstr	s1, [r7]
 80014fa:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 80014fc:	897b      	ldrh	r3, [r7, #10]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	b29b      	uxth	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d102      	bne.n	800150e <FIR_init+0x2a>
        numTaps += 1;
 8001508:	897b      	ldrh	r3, [r7, #10]
 800150a:	3301      	adds	r3, #1
 800150c:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	897a      	ldrh	r2, [r7, #10]
 8001512:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2200      	movs	r2, #0
 8001518:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 800151a:	897b      	ldrh	r3, [r7, #10]
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	4618      	mov	r0, r3
 8001520:	f00c fd9a 	bl	800e058 <malloc>
 8001524:	4603      	mov	r3, r0
 8001526:	461a      	mov	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 800152c:	897b      	ldrh	r3, [r7, #10]
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4618      	mov	r0, r3
 8001532:	f00c fd91 	bl	800e058 <malloc>
 8001536:	4603      	mov	r3, r0
 8001538:	461a      	mov	r2, r3
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	f000 80e0 	beq.w	8001708 <FIR_init+0x224>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 80db 	beq.w	8001708 <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001552:	2300      	movs	r3, #0
 8001554:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001556:	e00a      	b.n	800156e <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	f04f 0200 	mov.w	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001568:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800156a:	3301      	adds	r3, #1
 800156c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800156e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001570:	897b      	ldrh	r3, [r7, #10]
 8001572:	429a      	cmp	r2, r3
 8001574:	d3f0      	bcc.n	8001558 <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001576:	edd7 6a01 	vldr	s13, [r7, #4]
 800157a:	ed97 7a00 	vldr	s14, [r7]
 800157e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001582:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001586:	897b      	ldrh	r3, [r7, #10]
 8001588:	085b      	lsrs	r3, r3, #1
 800158a:	b29b      	uxth	r3, r3
 800158c:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 800158e:	2300      	movs	r3, #0
 8001590:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001592:	e077      	b.n	8001684 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001594:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001598:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800159c:	429a      	cmp	r2, r3
 800159e:	d10c      	bne.n	80015ba <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80015b0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015b4:	edc3 7a00 	vstr	s15, [r3]
 80015b8:	e02c      	b.n	8001614 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 80015ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80015bc:	8afb      	ldrh	r3, [r7, #22]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 80015c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80015c8:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001714 <FIR_init+0x230>
 80015cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015d0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015e0:	eeb0 0a67 	vmov.f32	s0, s15
 80015e4:	f00c fea2 	bl	800e32c <sinf>
 80015e8:	eef0 6a40 	vmov.f32	s13, s0
 80015ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80015f0:	ee07 3a90 	vmov	s15, r3
 80015f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f8:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001718 <FIR_init+0x234>
 80015fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001610:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	ed93 8a00 	vldr	s16, [r3]
 8001624:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001630:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001714 <FIR_init+0x230>
 8001634:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001638:	897b      	ldrh	r3, [r7, #10]
 800163a:	3b01      	subs	r3, #1
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001644:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001648:	eeb0 0a66 	vmov.f32	s0, s13
 800164c:	f00c fe2a 	bl	800e2a4 <cosf>
 8001650:	eef0 7a40 	vmov.f32	s15, s0
 8001654:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800171c <FIR_init+0x238>
 8001658:	ee67 7a87 	vmul.f32	s15, s15, s14
 800165c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001720 <FIR_init+0x23c>
 8001660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	4413      	add	r3, r2
 8001670:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001674:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001678:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800167c:	b29b      	uxth	r3, r3
 800167e:	3301      	adds	r3, #1
 8001680:	b29b      	uxth	r3, r3
 8001682:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001684:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001688:	897b      	ldrh	r3, [r7, #10]
 800168a:	429a      	cmp	r2, r3
 800168c:	db82      	blt.n	8001594 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 800168e:	f04f 0300 	mov.w	r3, #0
 8001692:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001694:	2300      	movs	r3, #0
 8001696:	83fb      	strh	r3, [r7, #30]
 8001698:	e00f      	b.n	80016ba <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	8bfb      	ldrh	r3, [r7, #30]
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	ed97 7a08 	vldr	s14, [r7, #32]
 80016ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b0:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 80016b4:	8bfb      	ldrh	r3, [r7, #30]
 80016b6:	3301      	adds	r3, #1
 80016b8:	83fb      	strh	r3, [r7, #30]
 80016ba:	8bfa      	ldrh	r2, [r7, #30]
 80016bc:	897b      	ldrh	r3, [r7, #10]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d3eb      	bcc.n	800169a <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 80016c2:	edd7 7a08 	vldr	s15, [r7, #32]
 80016c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80016ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ce:	d01b      	beq.n	8001708 <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 80016d0:	2300      	movs	r3, #0
 80016d2:	83bb      	strh	r3, [r7, #28]
 80016d4:	e014      	b.n	8001700 <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	8bbb      	ldrh	r3, [r7, #28]
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	4413      	add	r3, r2
 80016e0:	edd3 6a00 	vldr	s13, [r3]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	8bbb      	ldrh	r3, [r7, #28]
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	ed97 7a08 	vldr	s14, [r7, #32]
 80016f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f6:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 80016fa:	8bbb      	ldrh	r3, [r7, #28]
 80016fc:	3301      	adds	r3, #1
 80016fe:	83bb      	strh	r3, [r7, #28]
 8001700:	8bba      	ldrh	r2, [r7, #28]
 8001702:	897b      	ldrh	r3, [r7, #10]
 8001704:	429a      	cmp	r2, r3
 8001706:	d3e6      	bcc.n	80016d6 <FIR_init+0x1f2>
            }
        }
    }
}
 8001708:	bf00      	nop
 800170a:	3728      	adds	r7, #40	@ 0x28
 800170c:	46bd      	mov	sp, r7
 800170e:	ecbd 8b02 	vpop	{d8}
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40c90fdb 	.word	0x40c90fdb
 8001718:	40490fdb 	.word	0x40490fdb
 800171c:	3eeb851f 	.word	0x3eeb851f
 8001720:	3f0a3d71 	.word	0x3f0a3d71

08001724 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001724:	b480      	push	{r7}
 8001726:	b089      	sub	sp, #36	@ 0x24
 8001728:	af00      	add	r7, sp, #0
 800172a:	ed87 0a05 	vstr	s0, [r7, #20]
 800172e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001732:	ed87 1a03 	vstr	s2, [r7, #12]
 8001736:	edc7 1a02 	vstr	s3, [r7, #8]
 800173a:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 800173e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001742:	edd7 7a04 	vldr	s15, [r7, #16]
 8001746:	ee77 6a67 	vsub.f32	s13, s14, s15
 800174a:	ed97 7a03 	vldr	s14, [r7, #12]
 800174e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001752:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800175a:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 800175e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001762:	edd7 7a02 	vldr	s15, [r7, #8]
 8001766:	ee37 7a67 	vsub.f32	s14, s14, s15
 800176a:	edd7 7a07 	vldr	s15, [r7, #28]
 800176e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001772:	ed97 7a02 	vldr	s14, [r7, #8]
 8001776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800177a:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	ee07 3a90 	vmov	s15, r3
}
 8001784:	eeb0 0a67 	vmov.f32	s0, s15
 8001788:	3724      	adds	r7, #36	@ 0x24
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <saturation>:

float saturation(float input, float upper_limit, float lower_limit) {
 8001792:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	ed87 0a03 	vstr	s0, [r7, #12]
 800179e:	edc7 0a02 	vstr	s1, [r7, #8]
 80017a2:	ed87 1a01 	vstr	s2, [r7, #4]
    return fmin(upper_limit, fmax(input, lower_limit));
 80017a6:	68b8      	ldr	r0, [r7, #8]
 80017a8:	f7fe fe9a 	bl	80004e0 <__aeabi_f2d>
 80017ac:	4604      	mov	r4, r0
 80017ae:	460d      	mov	r5, r1
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	f7fe fe95 	bl	80004e0 <__aeabi_f2d>
 80017b6:	4680      	mov	r8, r0
 80017b8:	4689      	mov	r9, r1
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7fe fe90 	bl	80004e0 <__aeabi_f2d>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	ec43 2b11 	vmov	d1, r2, r3
 80017c8:	ec49 8b10 	vmov	d0, r8, r9
 80017cc:	f00c fdf4 	bl	800e3b8 <fmax>
 80017d0:	eeb0 7a40 	vmov.f32	s14, s0
 80017d4:	eef0 7a60 	vmov.f32	s15, s1
 80017d8:	eeb0 1a47 	vmov.f32	s2, s14
 80017dc:	eef0 1a67 	vmov.f32	s3, s15
 80017e0:	ec45 4b10 	vmov	d0, r4, r5
 80017e4:	f00c fe12 	bl	800e40c <fmin>
 80017e8:	ec53 2b10 	vmov	r2, r3, d0
 80017ec:	4610      	mov	r0, r2
 80017ee:	4619      	mov	r1, r3
 80017f0:	f7ff f9b0 	bl	8000b54 <__aeabi_d2f>
 80017f4:	4603      	mov	r3, r0
 80017f6:	ee07 3a90 	vmov	s15, r3
}
 80017fa:	eeb0 0a67 	vmov.f32	s0, s15
 80017fe:	3710      	adds	r7, #16
 8001800:	46bd      	mov	sp, r7
 8001802:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08001808 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 800180c:	4b0d      	ldr	r3, [pc, #52]	@ (8001844 <modbus_1t5_Timeout+0x3c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2201      	movs	r2, #1
 8001812:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001814:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <modbus_1t5_Timeout+0x3c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2200      	movs	r2, #0
 800181e:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001820:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <modbus_1t5_Timeout+0x3c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <modbus_1t5_Timeout+0x3c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	691b      	ldr	r3, [r3, #16]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f042 0201 	orr.w	r2, r2, #1
 8001836:	601a      	str	r2, [r3, #0]
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000408 	.word	0x20000408

08001848 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <modbus_3t5_Timeout+0x1c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2201      	movs	r2, #1
 8001856:	755a      	strb	r2, [r3, #21]

}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	20000408 	.word	0x20000408

08001868 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f00a fdd7 	bl	800c424 <HAL_UART_GetError>
 8001876:	4603      	mov	r3, r0
 8001878:	2b20      	cmp	r3, #32
 800187a:	d101      	bne.n	8001880 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 800187c:	f7ff ffc4 	bl	8001808 <modbus_1t5_Timeout>

	}
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001896:	4a2d      	ldr	r2, [pc, #180]	@ (800194c <Modbus_init+0xc4>)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 800189c:	4b2b      	ldr	r3, [pc, #172]	@ (800194c <Modbus_init+0xc4>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 80018a4:	4b29      	ldr	r3, [pc, #164]	@ (800194c <Modbus_init+0xc4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 80018ac:	4b27      	ldr	r3, [pc, #156]	@ (800194c <Modbus_init+0xc4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 80018b4:	4b25      	ldr	r3, [pc, #148]	@ (800194c <Modbus_init+0xc4>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	7e3a      	ldrb	r2, [r7, #24]
 80018ba:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 80018bc:	4b23      	ldr	r3, [pc, #140]	@ (800194c <Modbus_init+0xc4>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	69fa      	ldr	r2, [r7, #28]
 80018c2:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	4a21      	ldr	r2, [pc, #132]	@ (8001950 <Modbus_init+0xc8>)
 80018ca:	210e      	movs	r1, #14
 80018cc:	4618      	mov	r0, r3
 80018ce:	f008 ffd7 	bl	800a880 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	2110      	movs	r1, #16
 80018d8:	4618      	mov	r0, r3
 80018da:	f00a fd4d 	bl	800c378 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f00a fd64 	bl	800c3b0 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	4a19      	ldr	r2, [pc, #100]	@ (8001954 <Modbus_init+0xcc>)
 80018ee:	2104      	movs	r1, #4
 80018f0:	4618      	mov	r0, r3
 80018f2:	f00a f815 	bl	800b920 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 80018f6:	4b15      	ldr	r3, [pc, #84]	@ (800194c <Modbus_init+0xc4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80018fc:	4b13      	ldr	r3, [pc, #76]	@ (800194c <Modbus_init+0xc4>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	4b12      	ldr	r3, [pc, #72]	@ (800194c <Modbus_init+0xc4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001908:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800190c:	4413      	add	r3, r2
 800190e:	3302      	adds	r3, #2
 8001910:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001914:	4619      	mov	r1, r3
 8001916:	f00a f93d 	bl	800bb94 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 800191a:	4b0c      	ldr	r3, [pc, #48]	@ (800194c <Modbus_init+0xc4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b01      	cmp	r3, #1
 8001928:	d10c      	bne.n	8001944 <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 800192a:	4b08      	ldr	r3, [pc, #32]	@ (800194c <Modbus_init+0xc4>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	4618      	mov	r0, r3
 8001932:	f007 ff81 	bl	8009838 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001936:	4b05      	ldr	r3, [pc, #20]	@ (800194c <Modbus_init+0xc4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	691b      	ldr	r3, [r3, #16]
 800193c:	2100      	movs	r1, #0
 800193e:	4618      	mov	r0, r3
 8001940:	f008 f9d0 	bl	8009ce4 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001944:	bf00      	nop
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000408 	.word	0x20000408
 8001950:	08001849 	.word	0x08001849
 8001954:	08001869 	.word	0x08001869

08001958 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001964:	23ff      	movs	r3, #255	@ 0xff
 8001966:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001968:	23ff      	movs	r3, #255	@ 0xff
 800196a:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 800196c:	e013      	b.n	8001996 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	607a      	str	r2, [r7, #4]
 8001974:	781a      	ldrb	r2, [r3, #0]
 8001976:	7bbb      	ldrb	r3, [r7, #14]
 8001978:	4053      	eors	r3, r2
 800197a:	b2db      	uxtb	r3, r3
 800197c:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800197e:	4a10      	ldr	r2, [pc, #64]	@ (80019c0 <CRC16+0x68>)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	4413      	add	r3, r2
 8001984:	781a      	ldrb	r2, [r3, #0]
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	4053      	eors	r3, r2
 800198a:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 800198c:	4a0d      	ldr	r2, [pc, #52]	@ (80019c4 <CRC16+0x6c>)
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	4413      	add	r3, r2
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001996:	883b      	ldrh	r3, [r7, #0]
 8001998:	1e5a      	subs	r2, r3, #1
 800199a:	803a      	strh	r2, [r7, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1e6      	bne.n	800196e <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
 80019a2:	b21b      	sxth	r3, r3
 80019a4:	021b      	lsls	r3, r3, #8
 80019a6:	b21a      	sxth	r2, r3
 80019a8:	7bbb      	ldrb	r3, [r7, #14]
 80019aa:	b21b      	sxth	r3, r3
 80019ac:	4313      	orrs	r3, r2
 80019ae:	b21b      	sxth	r3, r3
 80019b0:	b29b      	uxth	r3, r3
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	200001e8 	.word	0x200001e8
 80019c4:	200000e8 	.word	0x200000e8

080019c8 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80019ce:	4b7e      	ldr	r3, [pc, #504]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	7ddb      	ldrb	r3, [r3, #23]
 80019d4:	3b01      	subs	r3, #1
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d80a      	bhi.n	80019f0 <Modbus_Protocal_Worker+0x28>
 80019da:	a201      	add	r2, pc, #4	@ (adr r2, 80019e0 <Modbus_Protocal_Worker+0x18>)
 80019dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019e0:	080019fb 	.word	0x080019fb
 80019e4:	08001b8f 	.word	0x08001b8f
 80019e8:	08001a87 	.word	0x08001a87
 80019ec:	08001acb 	.word	0x08001acb
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80019f0:	4b75      	ldr	r3, [pc, #468]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2201      	movs	r2, #1
 80019f6:	75da      	strb	r2, [r3, #23]
		break;
 80019f8:	e0e1      	b.n	8001bbe <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80019fa:	4b73      	ldr	r3, [pc, #460]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d006      	beq.n	8001a14 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 8001a06:	4b70      	ldr	r3, [pc, #448]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8001a0e:	f000 f9cd 	bl	8001dac <Modbus_Emission>
 8001a12:	e018      	b.n	8001a46 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8001a14:	4b6c      	ldr	r3, [pc, #432]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8001a1e:	4b6a      	ldr	r3, [pc, #424]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d00b      	beq.n	8001a46 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001a2e:	4b66      	ldr	r3, [pc, #408]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2200      	movs	r2, #0
 8001a34:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8001a36:	4b64      	ldr	r3, [pc, #400]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001a3e:	4b62      	ldr	r3, [pc, #392]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2203      	movs	r2, #3
 8001a44:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8001a46:	4b60      	ldr	r3, [pc, #384]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a50:	2b20      	cmp	r3, #32
 8001a52:	f040 80ad 	bne.w	8001bb0 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001a56:	4b5c      	ldr	r3, [pc, #368]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001a60:	4b59      	ldr	r3, [pc, #356]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001a66:	4b58      	ldr	r3, [pc, #352]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	4b57      	ldr	r3, [pc, #348]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001a72:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001a76:	4413      	add	r3, r2
 8001a78:	3302      	adds	r3, #2
 8001a7a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f00a f888 	bl	800bb94 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001a84:	e094      	b.n	8001bb0 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001a86:	4b50      	ldr	r3, [pc, #320]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	7d1b      	ldrb	r3, [r3, #20]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f000 8091 	beq.w	8001bb4 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001a92:	4b4d      	ldr	r3, [pc, #308]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	22fe      	movs	r2, #254	@ 0xfe
 8001a98:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001a9a:	4b4b      	ldr	r3, [pc, #300]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001aa4:	4b48      	ldr	r3, [pc, #288]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001ab4:	4b44      	ldr	r3, [pc, #272]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001ab8:	1a8a      	subs	r2, r1, r2
 8001aba:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001abc:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001ac0:	4b41      	ldr	r3, [pc, #260]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	75da      	strb	r2, [r3, #23]
		}
		break;
 8001ac8:	e074      	b.n	8001bb4 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001aca:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001ad2:	f113 0f02 	cmn.w	r3, #2
 8001ad6:	d150      	bne.n	8001b7a <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001ad8:	4b3b      	ldr	r3, [pc, #236]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2200      	movs	r2, #0
 8001ade:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001ae0:	4b39      	ldr	r3, [pc, #228]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001ae8:	4b37      	ldr	r3, [pc, #220]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001af0:	3b02      	subs	r3, #2
 8001af2:	4619      	mov	r1, r3
 8001af4:	4610      	mov	r0, r2
 8001af6:	f7ff ff2f 	bl	8001958 <CRC16>
 8001afa:	4603      	mov	r3, r0
 8001afc:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001afe:	793a      	ldrb	r2, [r7, #4]
 8001b00:	4b31      	ldr	r3, [pc, #196]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b02:	6819      	ldr	r1, [r3, #0]
 8001b04:	4b30      	ldr	r3, [pc, #192]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001b0c:	3b02      	subs	r3, #2
 8001b0e:	440b      	add	r3, r1
 8001b10:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d10c      	bne.n	8001b32 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001b18:	797a      	ldrb	r2, [r7, #5]
 8001b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b1c:	6819      	ldr	r1, [r3, #0]
 8001b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001b26:	3b01      	subs	r3, #1
 8001b28:	440b      	add	r3, r1
 8001b2a:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d004      	beq.n	8001b3c <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001b32:	4b25      	ldr	r3, [pc, #148]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	22ff      	movs	r2, #255	@ 0xff
 8001b38:	759a      	strb	r2, [r3, #22]
				break;
 8001b3a:	e040      	b.n	8001bbe <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001b3c:	4b22      	ldr	r3, [pc, #136]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001b44:	4b20      	ldr	r3, [pc, #128]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d113      	bne.n	8001b76 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001b56:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001b5e:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001b60:	4b19      	ldr	r3, [pc, #100]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001b68:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	f00c fb6e 	bl	800e24c <memcpy>

			//execute command
			Modbus_frame_response();
 8001b70:	f000 f904 	bl	8001d7c <Modbus_frame_response>
 8001b74:	e001      	b.n	8001b7a <Modbus_Protocal_Worker+0x1b2>
				break;
 8001b76:	bf00      	nop
					}
		break;


	}
}
 8001b78:	e021      	b.n	8001bbe <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 8001b7a:	4b13      	ldr	r3, [pc, #76]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	7d5b      	ldrb	r3, [r3, #21]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d019      	beq.n	8001bb8 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8001b84:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	75da      	strb	r2, [r3, #23]
		break;
 8001b8c:	e014      	b.n	8001bb8 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b98:	2b20      	cmp	r3, #32
 8001b9a:	d10f      	bne.n	8001bbc <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8001b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 8001ba6:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <Modbus_Protocal_Worker+0x200>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2201      	movs	r2, #1
 8001bac:	75da      	strb	r2, [r3, #23]
		break;
 8001bae:	e005      	b.n	8001bbc <Modbus_Protocal_Worker+0x1f4>
		break;
 8001bb0:	bf00      	nop
 8001bb2:	e004      	b.n	8001bbe <Modbus_Protocal_Worker+0x1f6>
		break;
 8001bb4:	bf00      	nop
 8001bb6:	e002      	b.n	8001bbe <Modbus_Protocal_Worker+0x1f6>
		break;
 8001bb8:	bf00      	nop
 8001bba:	e000      	b.n	8001bbe <Modbus_Protocal_Worker+0x1f6>
		break;
 8001bbc:	bf00      	nop
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000408 	.word	0x20000408

08001bcc <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	7e5b      	ldrb	r3, [r3, #25]
 8001bd8:	021b      	lsls	r3, r3, #8
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	4a1a      	ldr	r2, [pc, #104]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001bde:	6812      	ldr	r2, [r2, #0]
 8001be0:	7e92      	ldrb	r2, [r2, #26]
 8001be2:	4413      	add	r3, r2
 8001be4:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8001be6:	88fa      	ldrh	r2, [r7, #6]
 8001be8:	4b17      	ldr	r3, [pc, #92]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d903      	bls.n	8001bfa <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001bf2:	2002      	movs	r0, #2
 8001bf4:	f000 f8a0 	bl	8001d38 <ModbusErrorReply>
			 return;
 8001bf8:	e023      	b.n	8001c42 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001bfa:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	4b12      	ldr	r3, [pc, #72]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6859      	ldr	r1, [r3, #4]
 8001c04:	88fb      	ldrh	r3, [r7, #6]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	440b      	add	r3, r1
 8001c0a:	7ed2      	ldrb	r2, [r2, #27]
 8001c0c:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6859      	ldr	r1, [r3, #4]
 8001c18:	88fb      	ldrh	r3, [r7, #6]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	440b      	add	r3, r1
 8001c1e:	7f12      	ldrb	r2, [r2, #28]
 8001c20:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001c22:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8001c2a:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001c30:	2208      	movs	r2, #8
 8001c32:	4619      	mov	r1, r3
 8001c34:	f00c fb0a 	bl	800e24c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8001c38:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <modbusWrite1Register+0x7c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2205      	movs	r2, #5
 8001c3e:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20000408 	.word	0x20000408

08001c4c <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001c4c:	b590      	push	{r4, r7, lr}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001c52:	4b38      	ldr	r3, [pc, #224]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	7edb      	ldrb	r3, [r3, #27]
 8001c58:	021b      	lsls	r3, r3, #8
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	4a35      	ldr	r2, [pc, #212]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	7f12      	ldrb	r2, [r2, #28]
 8001c62:	4413      	add	r3, r2
 8001c64:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001c66:	4b33      	ldr	r3, [pc, #204]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	7e5b      	ldrb	r3, [r3, #25]
 8001c6c:	021b      	lsls	r3, r3, #8
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	4a30      	ldr	r2, [pc, #192]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	7e92      	ldrb	r2, [r2, #26]
 8001c76:	4413      	add	r3, r2
 8001c78:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d002      	beq.n	8001c86 <modbusRead1Register+0x3a>
 8001c80:	88fb      	ldrh	r3, [r7, #6]
 8001c82:	2b7d      	cmp	r3, #125	@ 0x7d
 8001c84:	d903      	bls.n	8001c8e <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001c86:	2003      	movs	r0, #3
 8001c88:	f000 f856 	bl	8001d38 <ModbusErrorReply>
		 return;
 8001c8c:	e04e      	b.n	8001d2c <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001c8e:	88ba      	ldrh	r2, [r7, #4]
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d808      	bhi.n	8001cac <modbusRead1Register+0x60>
 8001c9a:	88ba      	ldrh	r2, [r7, #4]
 8001c9c:	88fb      	ldrh	r3, [r7, #6]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d903      	bls.n	8001cb4 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001cac:	2002      	movs	r0, #2
 8001cae:	f000 f843 	bl	8001d38 <ModbusErrorReply>
		 return;
 8001cb2:	e03b      	b.n	8001d2c <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001cb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2203      	movs	r2, #3
 8001cba:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001cbe:	88fb      	ldrh	r3, [r7, #6]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	0052      	lsls	r2, r2, #1
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001cce:	2400      	movs	r4, #0
 8001cd0:	e020      	b.n	8001d14 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001cd2:	4b18      	ldr	r3, [pc, #96]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	88bb      	ldrh	r3, [r7, #4]
 8001cda:	4423      	add	r3, r4
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	18d1      	adds	r1, r2, r3
 8001ce0:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	1c63      	adds	r3, r4, #1
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	7849      	ldrb	r1, [r1, #1]
 8001cea:	4413      	add	r3, r2
 8001cec:	460a      	mov	r2, r1
 8001cee:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001cf2:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	88bb      	ldrh	r3, [r7, #4]
 8001cfa:	4423      	add	r3, r4
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	18d1      	adds	r1, r2, r3
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	0063      	lsls	r3, r4, #1
 8001d06:	3303      	adds	r3, #3
 8001d08:	7809      	ldrb	r1, [r1, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	460a      	mov	r2, r1
 8001d0e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8001d12:	3401      	adds	r4, #1
 8001d14:	88fb      	ldrh	r3, [r7, #6]
 8001d16:	429c      	cmp	r4, r3
 8001d18:	dbdb      	blt.n	8001cd2 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001d1a:	88fb      	ldrh	r3, [r7, #6]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	4b04      	ldr	r3, [pc, #16]	@ (8001d34 <modbusRead1Register+0xe8>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	0052      	lsls	r2, r2, #1
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd90      	pop	{r4, r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000408 	.word	0x20000408

08001d38 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001d42:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <ModbusErrorReply+0x40>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	7e1a      	ldrb	r2, [r3, #24]
 8001d48:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <ModbusErrorReply+0x40>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001d50:	b2d2      	uxtb	r2, r2
 8001d52:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8001d56:	4b08      	ldr	r3, [pc, #32]	@ (8001d78 <ModbusErrorReply+0x40>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	79fa      	ldrb	r2, [r7, #7]
 8001d5c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001d60:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <ModbusErrorReply+0x40>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2202      	movs	r2, #2
 8001d66:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000408 	.word	0x20000408

08001d7c <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001d80:	4b09      	ldr	r3, [pc, #36]	@ (8001da8 <Modbus_frame_response+0x2c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	7e1b      	ldrb	r3, [r3, #24]
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d004      	beq.n	8001d94 <Modbus_frame_response+0x18>
 8001d8a:	2b06      	cmp	r3, #6
 8001d8c:	d105      	bne.n	8001d9a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001d8e:	f7ff ff1d 	bl	8001bcc <modbusWrite1Register>
		break;
 8001d92:	e006      	b.n	8001da2 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001d94:	f7ff ff5a 	bl	8001c4c <modbusRead1Register>
		break;
 8001d98:	e003      	b.n	8001da2 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8001d9a:	2001      	movs	r0, #1
 8001d9c:	f7ff ffcc 	bl	8001d38 <ModbusErrorReply>
		break;
 8001da0:	bf00      	nop

	}
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000408 	.word	0x20000408

08001dac <Modbus_Emission>:

void Modbus_Emission()
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001db2:	4b38      	ldr	r3, [pc, #224]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dbc:	2b20      	cmp	r3, #32
 8001dbe:	d15d      	bne.n	8001e7c <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001dc0:	4b34      	ldr	r3, [pc, #208]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b33      	ldr	r3, [pc, #204]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	7812      	ldrb	r2, [r2, #0]
 8001dca:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001dce:	4b31      	ldr	r3, [pc, #196]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8001dd6:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001dd8:	4b2e      	ldr	r3, [pc, #184]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001de0:	4b2c      	ldr	r3, [pc, #176]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8001de8:	461a      	mov	r2, r3
 8001dea:	f00c fa2f 	bl	800e24c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001dee:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001df6:	461a      	mov	r2, r3
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	3203      	adds	r2, #3
 8001dfe:	b292      	uxth	r2, r2
 8001e00:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001e04:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001e0c:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001e14:	3b02      	subs	r3, #2
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f7ff fd9d 	bl	8001958 <CRC16>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001e22:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001e2e:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001e30:	7939      	ldrb	r1, [r7, #4]
 8001e32:	4413      	add	r3, r2
 8001e34:	460a      	mov	r2, r1
 8001e36:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001e3a:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001e46:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001e48:	7979      	ldrb	r1, [r7, #5]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	460a      	mov	r2, r1
 8001e4e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001e52:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e5c:	2b20      	cmp	r3, #32
 8001e5e:	d10d      	bne.n	8001e7c <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001e60:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001e66:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e70:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001e72:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001e76:	461a      	mov	r2, r3
 8001e78:	f009 fe0c 	bl	800ba94 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001e7c:	4b05      	ldr	r3, [pc, #20]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2200      	movs	r2, #0
 8001e82:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001e84:	4b03      	ldr	r3, [pc, #12]	@ (8001e94 <Modbus_Emission+0xe8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	755a      	strb	r2, [r3, #21]

}
 8001e8c:	bf00      	nop
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000408 	.word	0x20000408

08001e98 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8001ed8 <PWM_init+0x40>)
 8001eaa:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	88fa      	ldrh	r2, [r7, #6]
 8001eb6:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 8001ebe:	68b8      	ldr	r0, [r7, #8]
 8001ec0:	f007 fc4a 	bl	8009758 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	68b8      	ldr	r0, [r7, #8]
 8001eca:	f007 fd91 	bl	80099f0 <HAL_TIM_PWM_Start>
}
 8001ece:	bf00      	nop
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	0a21fe80 	.word	0x0a21fe80

08001edc <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8001edc:	b5b0      	push	{r4, r5, r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ee8:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8001eec:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ef0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef8:	d137      	bne.n	8001f6a <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	889b      	ldrh	r3, [r3, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d105      	bne.n	8001f0e <PWM_write_duty+0x32>
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8001f0c:	e0e1      	b.n	80020d2 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	889b      	ldrh	r3, [r3, #4]
 8001f12:	2b04      	cmp	r3, #4
 8001f14:	d105      	bne.n	8001f22 <PWM_write_duty+0x46>
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001f20:	e0d7      	b.n	80020d2 <PWM_write_duty+0x1f6>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	889b      	ldrh	r3, [r3, #4]
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d105      	bne.n	8001f36 <PWM_write_duty+0x5a>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	2300      	movs	r3, #0
 8001f32:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f34:	e0cd      	b.n	80020d2 <PWM_write_duty+0x1f6>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	889b      	ldrh	r3, [r3, #4]
 8001f3a:	2b0c      	cmp	r3, #12
 8001f3c:	d105      	bne.n	8001f4a <PWM_write_duty+0x6e>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	2300      	movs	r3, #0
 8001f46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f48:	e0c3      	b.n	80020d2 <PWM_write_duty+0x1f6>
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	889b      	ldrh	r3, [r3, #4]
 8001f4e:	2b10      	cmp	r3, #16
 8001f50:	d105      	bne.n	8001f5e <PWM_write_duty+0x82>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f5c:	e0b9      	b.n	80020d2 <PWM_write_duty+0x1f6>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	2300      	movs	r3, #0
 8001f66:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001f68:	e0b3      	b.n	80020d2 <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f76:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f82:	ee17 2a90 	vmov	r2, s15
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001f92:	33fe      	adds	r3, #254	@ 0xfe
 8001f94:	4a51      	ldr	r2, [pc, #324]	@ (80020dc <PWM_write_duty+0x200>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	0bdb      	lsrs	r3, r3, #15
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	ee07 3a90 	vmov	s15, r3
 8001fae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	899b      	ldrh	r3, [r3, #12]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	ee07 3a90 	vmov	s15, r3
 8001fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fc0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001fc4:	ed97 7a02 	vldr	s14, [r7, #8]
 8001fc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fcc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fd8:	ee17 3a90 	vmov	r3, s15
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	89db      	ldrh	r3, [r3, #14]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe fa68 	bl	80004bc <__aeabi_i2d>
 8001fec:	4604      	mov	r4, r0
 8001fee:	460d      	mov	r5, r1
 8001ff0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ff4:	eef0 7ae7 	vabs.f32	s15, s15
 8001ff8:	ee17 0a90 	vmov	r0, s15
 8001ffc:	f7fe fa70 	bl	80004e0 <__aeabi_f2d>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4620      	mov	r0, r4
 8002006:	4629      	mov	r1, r5
 8002008:	f7fe fac2 	bl	8000590 <__aeabi_dmul>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4610      	mov	r0, r2
 8002012:	4619      	mov	r1, r3
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	4b31      	ldr	r3, [pc, #196]	@ (80020e0 <PWM_write_duty+0x204>)
 800201a:	f7fe fbe3 	bl	80007e4 <__aeabi_ddiv>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4610      	mov	r0, r2
 8002024:	4619      	mov	r1, r3
 8002026:	f7fe fd75 	bl	8000b14 <__aeabi_d2uiz>
 800202a:	4603      	mov	r3, r0
 800202c:	b29b      	uxth	r3, r3
 800202e:	461a      	mov	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	899a      	ldrh	r2, [r3, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	89da      	ldrh	r2, [r3, #14]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	89da      	ldrh	r2, [r3, #14]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	889b      	ldrh	r3, [r3, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d106      	bne.n	800206c <PWM_write_duty+0x190>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	6952      	ldr	r2, [r2, #20]
 8002068:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800206a:	e032      	b.n	80020d2 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	889b      	ldrh	r3, [r3, #4]
 8002070:	2b04      	cmp	r3, #4
 8002072:	d106      	bne.n	8002082 <PWM_write_duty+0x1a6>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002080:	e027      	b.n	80020d2 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	889b      	ldrh	r3, [r3, #4]
 8002086:	2b08      	cmp	r3, #8
 8002088:	d106      	bne.n	8002098 <PWM_write_duty+0x1bc>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002096:	e01c      	b.n	80020d2 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	889b      	ldrh	r3, [r3, #4]
 800209c:	2b0c      	cmp	r3, #12
 800209e:	d106      	bne.n	80020ae <PWM_write_duty+0x1d2>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80020ac:	e011      	b.n	80020d2 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	889b      	ldrh	r3, [r3, #4]
 80020b2:	2b10      	cmp	r3, #16
 80020b4:	d106      	bne.n	80020c4 <PWM_write_duty+0x1e8>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80020c2:	e006      	b.n	80020d2 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80020d0:	e7ff      	b.n	80020d2 <PWM_write_duty+0x1f6>
 80020d2:	bf00      	nop
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bdb0      	pop	{r4, r5, r7, pc}
 80020da:	bf00      	nop
 80020dc:	80008001 	.word	0x80008001
 80020e0:	40590000 	.word	0x40590000
 80020e4:	00000000 	.word	0x00000000

080020e8 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 80020e8:	b5b0      	push	{r4, r5, r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80020f4:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 80020f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80020fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002104:	d137      	bne.n	8002176 <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	889b      	ldrh	r3, [r3, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d105      	bne.n	800211a <PWM_write_range+0x32>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2200      	movs	r2, #0
 8002116:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8002118:	e0e1      	b.n	80022de <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	889b      	ldrh	r3, [r3, #4]
 800211e:	2b04      	cmp	r3, #4
 8002120:	d105      	bne.n	800212e <PWM_write_range+0x46>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	2300      	movs	r3, #0
 800212a:	6393      	str	r3, [r2, #56]	@ 0x38
 800212c:	e0d7      	b.n	80022de <PWM_write_range+0x1f6>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	889b      	ldrh	r3, [r3, #4]
 8002132:	2b08      	cmp	r3, #8
 8002134:	d105      	bne.n	8002142 <PWM_write_range+0x5a>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	2300      	movs	r3, #0
 800213e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002140:	e0cd      	b.n	80022de <PWM_write_range+0x1f6>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	889b      	ldrh	r3, [r3, #4]
 8002146:	2b0c      	cmp	r3, #12
 8002148:	d105      	bne.n	8002156 <PWM_write_range+0x6e>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2300      	movs	r3, #0
 8002152:	6413      	str	r3, [r2, #64]	@ 0x40
 8002154:	e0c3      	b.n	80022de <PWM_write_range+0x1f6>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	889b      	ldrh	r3, [r3, #4]
 800215a:	2b10      	cmp	r3, #16
 800215c:	d105      	bne.n	800216a <PWM_write_range+0x82>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	6493      	str	r3, [r2, #72]	@ 0x48
 8002168:	e0b9      	b.n	80022de <PWM_write_range+0x1f6>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	2300      	movs	r3, #0
 8002172:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002174:	e0b3      	b.n	80022de <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002182:	ed97 7a02 	vldr	s14, [r7, #8]
 8002186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800218a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800218e:	ee17 2a90 	vmov	r2, s15
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800219e:	33fe      	adds	r3, #254	@ 0xfe
 80021a0:	4a53      	ldr	r2, [pc, #332]	@ (80022f0 <PWM_write_range+0x208>)
 80021a2:	fba2 2303 	umull	r2, r3, r2, r3
 80021a6:	0bdb      	lsrs	r3, r3, #15
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	3b01      	subs	r3, #1
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	ee07 3a90 	vmov	s15, r3
 80021ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	899b      	ldrh	r3, [r3, #12]
 80021c2:	3301      	adds	r3, #1
 80021c4:	ee07 3a90 	vmov	s15, r3
 80021c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021cc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80021d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80021d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80021e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021e4:	ee17 3a90 	vmov	r3, s15
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	89db      	ldrh	r3, [r3, #14]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe f962 	bl	80004bc <__aeabi_i2d>
 80021f8:	4604      	mov	r4, r0
 80021fa:	460d      	mov	r5, r1
 80021fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002200:	eef0 7ae7 	vabs.f32	s15, s15
 8002204:	ee17 0a90 	vmov	r0, s15
 8002208:	f7fe f96a 	bl	80004e0 <__aeabi_f2d>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4620      	mov	r0, r4
 8002212:	4629      	mov	r1, r5
 8002214:	f7fe f9bc 	bl	8000590 <__aeabi_dmul>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	a331      	add	r3, pc, #196	@ (adr r3, 80022e8 <PWM_write_range+0x200>)
 8002222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002226:	f7fe fadd 	bl	80007e4 <__aeabi_ddiv>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4610      	mov	r0, r2
 8002230:	4619      	mov	r1, r3
 8002232:	f7fe fc6f 	bl	8000b14 <__aeabi_d2uiz>
 8002236:	4603      	mov	r3, r0
 8002238:	b29b      	uxth	r3, r3
 800223a:	461a      	mov	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	899a      	ldrh	r2, [r3, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	89da      	ldrh	r2, [r3, #14]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	89da      	ldrh	r2, [r3, #14]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	889b      	ldrh	r3, [r3, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d106      	bne.n	8002278 <PWM_write_range+0x190>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	6952      	ldr	r2, [r2, #20]
 8002274:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002276:	e032      	b.n	80022de <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	889b      	ldrh	r3, [r3, #4]
 800227c:	2b04      	cmp	r3, #4
 800227e:	d106      	bne.n	800228e <PWM_write_range+0x1a6>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800228c:	e027      	b.n	80022de <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	889b      	ldrh	r3, [r3, #4]
 8002292:	2b08      	cmp	r3, #8
 8002294:	d106      	bne.n	80022a4 <PWM_write_range+0x1bc>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80022a2:	e01c      	b.n	80022de <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	889b      	ldrh	r3, [r3, #4]
 80022a8:	2b0c      	cmp	r3, #12
 80022aa:	d106      	bne.n	80022ba <PWM_write_range+0x1d2>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80022b8:	e011      	b.n	80022de <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	889b      	ldrh	r3, [r3, #4]
 80022be:	2b10      	cmp	r3, #16
 80022c0:	d106      	bne.n	80022d0 <PWM_write_range+0x1e8>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80022ce:	e006      	b.n	80022de <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80022dc:	e7ff      	b.n	80022de <PWM_write_range+0x1f6>
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bdb0      	pop	{r4, r5, r7, pc}
 80022e6:	bf00      	nop
 80022e8:	00000000 	.word	0x00000000
 80022ec:	40efffe0 	.word	0x40efffe0
 80022f0:	80008001 	.word	0x80008001

080022f4 <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6178      	str	r0, [r7, #20]
 80022fc:	6139      	str	r1, [r7, #16]
 80022fe:	60fa      	str	r2, [r7, #12]
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	ed87 0a01 	vstr	s0, [r7, #4]
 8002306:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	2200      	movs	r2, #0
 8002332:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f04f 0200 	mov.w	r2, #0
 800234a:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 8002354:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	fb93 f2f2 	sdiv	r2, r3, r2
 800235e:	68f9      	ldr	r1, [r7, #12]
 8002360:	fb01 f202 	mul.w	r2, r1, r2
 8002364:	1a9b      	subs	r3, r3, r2
 8002366:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	2200      	movs	r2, #0
 8002372:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	2200      	movs	r2, #0
 8002378:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	f04f 0200 	mov.w	r2, #0
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f04f 0200 	mov.w	r2, #0
 8002388:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	f04f 0200 	mov.w	r2, #0
 8002398:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f04f 0200 	mov.w	r2, #0
 80023a8:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f04f 0200 	mov.w	r2, #0
 80023c0:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 80023c2:	213c      	movs	r1, #60	@ 0x3c
 80023c4:	6938      	ldr	r0, [r7, #16]
 80023c6:	f007 fdcf 	bl	8009f68 <HAL_TIM_Encoder_Start>
}
 80023ca:	bf00      	nop
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	0000      	movs	r0, r0
 80023d4:	0000      	movs	r0, r0
	...

080023d8 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 80023d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80023dc:	b084      	sub	sp, #16
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	0fda      	lsrs	r2, r3, #31
 8002400:	4413      	add	r3, r2
 8002402:	105b      	asrs	r3, r3, #1
 8002404:	461a      	mov	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4293      	cmp	r3, r2
 800240a:	dd05      	ble.n	8002418 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	69db      	ldr	r3, [r3, #28]
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	e00e      	b.n	8002436 <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	0fda      	lsrs	r2, r3, #31
 800241e:	4413      	add	r3, r2
 8002420:	105b      	asrs	r3, r3, #1
 8002422:	425b      	negs	r3, r3
 8002424:	461a      	mov	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4293      	cmp	r3, r2
 800242a:	da04      	bge.n	8002436 <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	4413      	add	r3, r2
 8002434:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	441a      	add	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002454:	ee07 3a90 	vmov	s15, r3
 8002458:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	ee07 3a90 	vmov	s15, r3
 8002464:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002468:	eec6 6a27 	vdiv.f32	s13, s12, s15
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8002472:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe f82b 	bl	80004e0 <__aeabi_f2d>
 800248a:	4604      	mov	r4, r0
 800248c:	460d      	mov	r5, r1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	ee07 3a90 	vmov	s15, r3
 8002496:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	ee07 3a90 	vmov	s15, r3
 80024a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024ae:	ee17 0a90 	vmov	r0, s15
 80024b2:	f7fe f815 	bl	80004e0 <__aeabi_f2d>
 80024b6:	a33c      	add	r3, pc, #240	@ (adr r3, 80025a8 <QEI_get_diff_count+0x1d0>)
 80024b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024bc:	f7fe f868 	bl	8000590 <__aeabi_dmul>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4690      	mov	r8, r2
 80024c6:	4699      	mov	r9, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe f807 	bl	80004e0 <__aeabi_f2d>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4640      	mov	r0, r8
 80024d8:	4649      	mov	r1, r9
 80024da:	f7fe f859 	bl	8000590 <__aeabi_dmul>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4620      	mov	r0, r4
 80024e4:	4629      	mov	r1, r5
 80024e6:	f7fd fe9d 	bl	8000224 <__adddf3>
 80024ea:	4602      	mov	r2, r0
 80024ec:	460b      	mov	r3, r1
 80024ee:	4610      	mov	r0, r2
 80024f0:	4619      	mov	r1, r3
 80024f2:	f7fe fb2f 	bl	8000b54 <__aeabi_d2f>
 80024f6:	4602      	mov	r2, r0
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002500:	4618      	mov	r0, r3
 8002502:	f7fd ffed 	bl	80004e0 <__aeabi_f2d>
 8002506:	4604      	mov	r4, r0
 8002508:	460d      	mov	r5, r1
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250e:	ee07 3a90 	vmov	s15, r3
 8002512:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	ee07 3a90 	vmov	s15, r3
 800251e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002522:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002526:	ee16 0a90 	vmov	r0, s13
 800252a:	f7fd ffd9 	bl	80004e0 <__aeabi_f2d>
 800252e:	a31e      	add	r3, pc, #120	@ (adr r3, 80025a8 <QEI_get_diff_count+0x1d0>)
 8002530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002534:	f7fe f82c 	bl	8000590 <__aeabi_dmul>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4690      	mov	r8, r2
 800253e:	4699      	mov	r9, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002544:	4618      	mov	r0, r3
 8002546:	f7fd ffcb 	bl	80004e0 <__aeabi_f2d>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4640      	mov	r0, r8
 8002550:	4649      	mov	r1, r9
 8002552:	f7fe f81d 	bl	8000590 <__aeabi_dmul>
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4690      	mov	r8, r2
 800255c:	4699      	mov	r9, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002562:	4618      	mov	r0, r3
 8002564:	f7fd ffbc 	bl	80004e0 <__aeabi_f2d>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4640      	mov	r0, r8
 800256e:	4649      	mov	r1, r9
 8002570:	f7fe f80e 	bl	8000590 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4620      	mov	r0, r4
 800257a:	4629      	mov	r1, r5
 800257c:	f7fd fe52 	bl	8000224 <__adddf3>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	f7fe fae4 	bl	8000b54 <__aeabi_d2f>
 800258c:	4602      	mov	r2, r0
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	605a      	str	r2, [r3, #4]
}
 800259a:	bf00      	nop
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80025a4:	f3af 8000 	nop.w
 80025a8:	54442d18 	.word	0x54442d18
 80025ac:	400921fb 	.word	0x400921fb

080025b0 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 80025b0:	b5b0      	push	{r4, r5, r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80025c0:	fb02 f303 	mul.w	r3, r2, r3
 80025c4:	ee07 3a90 	vmov	s15, r3
 80025c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fd ff82 	bl	80004e0 <__aeabi_f2d>
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	4b83      	ldr	r3, [pc, #524]	@ (80027f0 <QEI_compute_data+0x240>)
 80025e2:	f7fd ffd5 	bl	8000590 <__aeabi_dmul>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4614      	mov	r4, r2
 80025ec:	461d      	mov	r5, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	ee07 3a90 	vmov	s15, r3
 80025f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025fa:	ee17 0a90 	vmov	r0, s15
 80025fe:	f7fd ff6f 	bl	80004e0 <__aeabi_f2d>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4620      	mov	r0, r4
 8002608:	4629      	mov	r1, r5
 800260a:	f7fe f8eb 	bl	80007e4 <__aeabi_ddiv>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4614      	mov	r4, r2
 8002614:	461d      	mov	r5, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800261a:	4618      	mov	r0, r3
 800261c:	f7fd ff60 	bl	80004e0 <__aeabi_f2d>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	4620      	mov	r0, r4
 8002626:	4629      	mov	r1, r5
 8002628:	f7fd ffb2 	bl	8000590 <__aeabi_dmul>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4610      	mov	r0, r2
 8002632:	4619      	mov	r1, r3
 8002634:	f7fe fa8e 	bl	8000b54 <__aeabi_d2f>
 8002638:	4602      	mov	r2, r0
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002644:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002648:	ee17 0a90 	vmov	r0, s15
 800264c:	f7fd ff48 	bl	80004e0 <__aeabi_f2d>
 8002650:	a365      	add	r3, pc, #404	@ (adr r3, 80027e8 <QEI_compute_data+0x238>)
 8002652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002656:	f7fd ff9b 	bl	8000590 <__aeabi_dmul>
 800265a:	4602      	mov	r2, r0
 800265c:	460b      	mov	r3, r1
 800265e:	4614      	mov	r4, r2
 8002660:	461d      	mov	r5, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	ee07 3a90 	vmov	s15, r3
 800266a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800266e:	ee17 0a90 	vmov	r0, s15
 8002672:	f7fd ff35 	bl	80004e0 <__aeabi_f2d>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	4620      	mov	r0, r4
 800267c:	4629      	mov	r1, r5
 800267e:	f7fe f8b1 	bl	80007e4 <__aeabi_ddiv>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	4614      	mov	r4, r2
 8002688:	461d      	mov	r5, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800268e:	4618      	mov	r0, r3
 8002690:	f7fd ff26 	bl	80004e0 <__aeabi_f2d>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4620      	mov	r0, r4
 800269a:	4629      	mov	r1, r5
 800269c:	f7fd ff78 	bl	8000590 <__aeabi_dmul>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4610      	mov	r0, r2
 80026a6:	4619      	mov	r1, r3
 80026a8:	f7fe fa54 	bl	8000b54 <__aeabi_d2f>
 80026ac:	4602      	mov	r2, r0
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fd ff12 	bl	80004e0 <__aeabi_f2d>
 80026bc:	a34a      	add	r3, pc, #296	@ (adr r3, 80027e8 <QEI_compute_data+0x238>)
 80026be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c2:	f7fd ff65 	bl	8000590 <__aeabi_dmul>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4614      	mov	r4, r2
 80026cc:	461d      	mov	r5, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fd ff04 	bl	80004e0 <__aeabi_f2d>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	4620      	mov	r0, r4
 80026de:	4629      	mov	r1, r5
 80026e0:	f7fd ff56 	bl	8000590 <__aeabi_dmul>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	4614      	mov	r4, r2
 80026ea:	461d      	mov	r5, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	ee07 3a90 	vmov	s15, r3
 80026f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026f8:	ee17 0a90 	vmov	r0, s15
 80026fc:	f7fd fef0 	bl	80004e0 <__aeabi_f2d>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4620      	mov	r0, r4
 8002706:	4629      	mov	r1, r5
 8002708:	f7fe f86c 	bl	80007e4 <__aeabi_ddiv>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4614      	mov	r4, r2
 8002712:	461d      	mov	r5, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002718:	4618      	mov	r0, r3
 800271a:	f7fd fee1 	bl	80004e0 <__aeabi_f2d>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4620      	mov	r0, r4
 8002724:	4629      	mov	r1, r5
 8002726:	f7fd ff33 	bl	8000590 <__aeabi_dmul>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4610      	mov	r0, r2
 8002730:	4619      	mov	r1, r3
 8002732:	f7fe fa0f 	bl	8000b54 <__aeabi_d2f>
 8002736:	4602      	mov	r2, r0
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	edd3 7a03 	vldr	s15, [r3, #12]
 8002758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800275c:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 8002760:	edd7 7a03 	vldr	s15, [r7, #12]
 8002764:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800276c:	d00a      	beq.n	8002784 <QEI_compute_data+0x1d4>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002772:	ee07 3a90 	vmov	s15, r3
 8002776:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800277a:	edd7 7a03 	vldr	s15, [r7, #12]
 800277e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002782:	e001      	b.n	8002788 <QEI_compute_data+0x1d8>
 8002784:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 80027f4 <QEI_compute_data+0x244>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	ed93 7a04 	vldr	s14, [r3, #16]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	edd3 7a05 	vldr	s15, [r3, #20]
 800279a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800279e:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 80027a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80027a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80027aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ae:	d00a      	beq.n	80027c6 <QEI_compute_data+0x216>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b4:	ee07 3a90 	vmov	s15, r3
 80027b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80027c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027c4:	e001      	b.n	80027ca <QEI_compute_data+0x21a>
 80027c6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80027f4 <QEI_compute_data+0x244>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	615a      	str	r2, [r3, #20]
}
 80027e0:	bf00      	nop
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bdb0      	pop	{r4, r5, r7, pc}
 80027e8:	54442d18 	.word	0x54442d18
 80027ec:	400921fb 	.word	0x400921fb
 80027f0:	404e0000 	.word	0x404e0000
 80027f4:	00000000 	.word	0x00000000

080027f8 <QEI_reset>:

void QEI_reset(QEI *qei) {
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
    // Reset all position and velocity values
    qei->pps = 0;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->rpm = 0;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = 0;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->pulses = 0;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs = 0;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f04f 0200 	mov.w	r2, #0
 8002824:	63da      	str	r2, [r3, #60]	@ 0x3c
    qei->rads = 0;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->mmps = 0;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->radpss = 0;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f04f 0200 	mov.w	r2, #0
 8002844:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	651a      	str	r2, [r3, #80]	@ 0x50

    // Reset velocity history
    qei->r[NOW] = 0;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f04f 0200 	mov.w	r2, #0
 8002854:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	615a      	str	r2, [r3, #20]
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 800287a:	b580      	push	{r7, lr}
 800287c:	b08e      	sub	sp, #56	@ 0x38
 800287e:	af00      	add	r7, sp, #0
 8002880:	6178      	str	r0, [r7, #20]
 8002882:	ed87 0a04 	vstr	s0, [r7, #16]
 8002886:	edc7 0a03 	vstr	s1, [r7, #12]
 800288a:	ed87 1a02 	vstr	s2, [r7, #8]
 800288e:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2200      	movs	r2, #0
 8002896:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 80028b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80028bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80028c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028c4:	eef0 7ae7 	vabs.f32	s15, s15
 80028c8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 80028cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80028d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80028d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e0:	d503      	bpl.n	80028ea <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	22ff      	movs	r2, #255	@ 0xff
 80028e6:	741a      	strb	r2, [r3, #16]
 80028e8:	e002      	b.n	80028f0 <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2201      	movs	r2, #1
 80028ee:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 80028f0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80028f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80028f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fc:	d006      	beq.n	800290c <Trapezoidal_Generator+0x92>
 80028fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8002902:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290a:	d104      	bne.n	8002916 <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	f04f 0200 	mov.w	r2, #0
 8002912:	60da      	str	r2, [r3, #12]
        return;
 8002914:	e06f      	b.n	80029f6 <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8002916:	edd7 6a02 	vldr	s13, [r7, #8]
 800291a:	ed97 7a01 	vldr	s14, [r7, #4]
 800291e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002922:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8002926:	edd7 7a01 	vldr	s15, [r7, #4]
 800292a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800292e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002932:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800293a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800293e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002942:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8002946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002948:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 800294a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800294e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002952:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002956:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 800295a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800295e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002962:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296a:	db27      	blt.n	80029bc <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 800296c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002970:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002974:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002978:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 800297c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002980:	ed97 7a02 	vldr	s14, [r7, #8]
 8002984:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002988:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002990:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 8002992:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002996:	edd7 7a06 	vldr	s15, [r7, #24]
 800299a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 80029a4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80029a8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80029b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	edc3 7a02 	vstr	s15, [r3, #8]
 80029ba:	e018      	b.n	80029ee <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 80029bc:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80029c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80029c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80029c8:	eeb0 0a66 	vmov.f32	s0, s13
 80029cc:	f00b fc4c 	bl	800e268 <sqrtf>
 80029d0:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	6a3a      	ldr	r2, [r7, #32]
 80029d8:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	6a3a      	ldr	r2, [r7, #32]
 80029de:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 80029e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80029e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	60da      	str	r2, [r3, #12]
}
 80029f6:	3738      	adds	r7, #56	@ 0x38
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 80029fc:	b480      	push	{r7}
 80029fe:	b08d      	sub	sp, #52	@ 0x34
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6178      	str	r0, [r7, #20]
 8002a04:	6139      	str	r1, [r7, #16]
 8002a06:	ed87 0a03 	vstr	s0, [r7, #12]
 8002a0a:	edc7 0a02 	vstr	s1, [r7, #8]
 8002a0e:	ed87 1a01 	vstr	s2, [r7, #4]
 8002a12:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a1c:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8002ca0 <Trapezoidal_Evaluated+0x2a4>
 8002a20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a3e:	f200 811b 	bhi.w	8002c78 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	2200      	movs	r2, #0
 8002a46:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	7c1b      	ldrb	r3, [r3, #16]
 8002a4c:	b25b      	sxtb	r3, r3
 8002a4e:	ee07 3a90 	vmov	s15, r3
 8002a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a56:	ed97 7a00 	vldr	s14, [r7]
 8002a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a5e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	ed93 7a00 	vldr	s14, [r3]
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a6e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a76:	d109      	bne.n	8002a8c <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	edd3 7a00 	vldr	s15, [r3]
 8002a7e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a86:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8002a8a:	e00c      	b.n	8002aa6 <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	7c1b      	ldrb	r3, [r3, #16]
 8002a90:	b25b      	sxtb	r3, r3
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a9a:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aa2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	ed93 7a03 	vldr	s14, [r3, #12]
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	edd3 7a00 	vldr	s15, [r3]
 8002ab2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aba:	d824      	bhi.n	8002b06 <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t²
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8002abc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002ac0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002ac4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ace:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ad8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002adc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	ed93 7a03 	vldr	s14, [r3, #12]
 8002af0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b02:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8002b04:	e0c6      	b.n	8002c94 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b1a:	d830      	bhi.n	8002b7e <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8002b1c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002b20:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002b24:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	edd3 7a00 	vldr	s15, [r3]
 8002b2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	edd3 7a00 	vldr	s15, [r3]
 8002b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b44:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b58:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002b5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b60:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b72:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	609a      	str	r2, [r3, #8]
}
 8002b7c:	e08a      	b.n	8002c94 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b92:	d900      	bls.n	8002b96 <Trapezoidal_Evaluated+0x19a>
}
 8002b94:	e07e      	b.n	8002c94 <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8002b96:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002b9a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002b9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	edd3 7a00 	vldr	s15, [r3]
 8002ba8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	edd3 7a00 	vldr	s15, [r3]
 8002bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bb6:	ed97 7a03 	vldr	s14, [r7, #12]
 8002bba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bbe:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 8002bc2:	6a3b      	ldr	r3, [r7, #32]
 8002bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	edd3 7a00 	vldr	s15, [r3]
 8002bd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bda:	dd11      	ble.n	8002c00 <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	ed93 7a01 	vldr	s14, [r3, #4]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	edd3 7a00 	vldr	s15, [r3]
 8002be8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002bf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bf4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002bf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bfc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c10:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 8002c14:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002c18:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c20:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002c24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c28:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c2c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002c30:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c34:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c38:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 8002c4e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002c52:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c5a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 8002c68:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c6c:	eef1 7a67 	vneg.f32	s15, s15
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002c76:	e00d      	b.n	8002c94 <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
}
 8002c94:	bf00      	nop
 8002c96:	3734      	adds	r7, #52	@ 0x34
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	3a83126f 	.word	0x3a83126f

08002ca4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08c      	sub	sp, #48	@ 0x30
 8002ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002caa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	605a      	str	r2, [r3, #4]
 8002cb4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	2220      	movs	r2, #32
 8002cba:	2100      	movs	r1, #0
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f00b fa81 	bl	800e1c4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002cc2:	4b39      	ldr	r3, [pc, #228]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002cc4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002cc8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002cca:	4b37      	ldr	r3, [pc, #220]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002ccc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002cd0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002cd2:	4b35      	ldr	r3, [pc, #212]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002cd8:	4b33      	ldr	r3, [pc, #204]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002cde:	4b32      	ldr	r3, [pc, #200]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002ce4:	4b30      	ldr	r3, [pc, #192]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002cea:	4b2f      	ldr	r3, [pc, #188]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002cec:	2204      	movs	r2, #4
 8002cee:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8002cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002cfe:	2202      	movs	r2, #2
 8002d00:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d02:	4b29      	ldr	r3, [pc, #164]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d0a:	4b27      	ldr	r3, [pc, #156]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d10:	4b25      	ldr	r3, [pc, #148]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002d16:	4b24      	ldr	r3, [pc, #144]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d1e:	4b22      	ldr	r3, [pc, #136]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002d24:	4b20      	ldr	r3, [pc, #128]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d2c:	481e      	ldr	r0, [pc, #120]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d2e:	f003 fc3f 	bl	80065b0 <HAL_ADC_Init>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002d38:	f001 fd90 	bl	800485c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002d40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d44:	4619      	mov	r1, r3
 8002d46:	4818      	ldr	r0, [pc, #96]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d48:	f004 fd5e 	bl	8007808 <HAL_ADCEx_MultiModeConfigChannel>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002d52:	f001 fd83 	bl	800485c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002d56:	4b15      	ldr	r3, [pc, #84]	@ (8002dac <MX_ADC1_Init+0x108>)
 8002d58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d5a:	2306      	movs	r3, #6
 8002d5c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002d5e:	2307      	movs	r3, #7
 8002d60:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002d62:	237f      	movs	r3, #127	@ 0x7f
 8002d64:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002d66:	2304      	movs	r3, #4
 8002d68:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d6e:	1d3b      	adds	r3, r7, #4
 8002d70:	4619      	mov	r1, r3
 8002d72:	480d      	ldr	r0, [pc, #52]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d74:	f003 feca 	bl	8006b0c <HAL_ADC_ConfigChannel>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002d7e:	f001 fd6d 	bl	800485c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <MX_ADC1_Init+0x10c>)
 8002d84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002d86:	230c      	movs	r3, #12
 8002d88:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d8a:	1d3b      	adds	r3, r7, #4
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4806      	ldr	r0, [pc, #24]	@ (8002da8 <MX_ADC1_Init+0x104>)
 8002d90:	f003 febc 	bl	8006b0c <HAL_ADC_ConfigChannel>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8002d9a:	f001 fd5f 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002d9e:	bf00      	nop
 8002da0:	3730      	adds	r7, #48	@ 0x30
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	2000040c 	.word	0x2000040c
 8002dac:	19200040 	.word	0x19200040
 8002db0:	1d500080 	.word	0x1d500080

08002db4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b09e      	sub	sp, #120	@ 0x78
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dbc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
 8002dca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dcc:	f107 0310 	add.w	r3, r7, #16
 8002dd0:	2254      	movs	r2, #84	@ 0x54
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f00b f9f5 	bl	800e1c4 <memset>
  if(adcHandle->Instance==ADC1)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002de2:	d15e      	bne.n	8002ea2 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002de4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002de8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002dea:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002dee:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df0:	f107 0310 	add.w	r3, r7, #16
 8002df4:	4618      	mov	r0, r3
 8002df6:	f006 f9fd 	bl	80091f4 <HAL_RCCEx_PeriphCLKConfig>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002e00:	f001 fd2c 	bl	800485c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002e04:	4b29      	ldr	r3, [pc, #164]	@ (8002eac <HAL_ADC_MspInit+0xf8>)
 8002e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e08:	4a28      	ldr	r2, [pc, #160]	@ (8002eac <HAL_ADC_MspInit+0xf8>)
 8002e0a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e10:	4b26      	ldr	r3, [pc, #152]	@ (8002eac <HAL_ADC_MspInit+0xf8>)
 8002e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e1c:	4b23      	ldr	r3, [pc, #140]	@ (8002eac <HAL_ADC_MspInit+0xf8>)
 8002e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e20:	4a22      	ldr	r2, [pc, #136]	@ (8002eac <HAL_ADC_MspInit+0xf8>)
 8002e22:	f043 0304 	orr.w	r3, r3, #4
 8002e26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e28:	4b20      	ldr	r3, [pc, #128]	@ (8002eac <HAL_ADC_MspInit+0xf8>)
 8002e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	60bb      	str	r3, [r7, #8]
 8002e32:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e34:	2303      	movs	r3, #3
 8002e36:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e40:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002e44:	4619      	mov	r1, r3
 8002e46:	481a      	ldr	r0, [pc, #104]	@ (8002eb0 <HAL_ADC_MspInit+0xfc>)
 8002e48:	f005 fa28 	bl	800829c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002e4c:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e4e:	4a1a      	ldr	r2, [pc, #104]	@ (8002eb8 <HAL_ADC_MspInit+0x104>)
 8002e50:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002e52:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e54:	2205      	movs	r2, #5
 8002e56:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e58:	4b16      	ldr	r3, [pc, #88]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e5e:	4b15      	ldr	r3, [pc, #84]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e64:	4b13      	ldr	r3, [pc, #76]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e66:	2280      	movs	r2, #128	@ 0x80
 8002e68:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e6a:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e70:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e72:	4b10      	ldr	r3, [pc, #64]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e78:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e7c:	2220      	movs	r2, #32
 8002e7e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e80:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e86:	480b      	ldr	r0, [pc, #44]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e88:	f004 fed6 	bl	8007c38 <HAL_DMA_Init>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8002e92:	f001 fce3 	bl	800485c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a06      	ldr	r2, [pc, #24]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e9c:	4a05      	ldr	r2, [pc, #20]	@ (8002eb4 <HAL_ADC_MspInit+0x100>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002ea2:	bf00      	nop
 8002ea4:	3778      	adds	r7, #120	@ 0x78
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	48000800 	.word	0x48000800
 8002eb4:	20000478 	.word	0x20000478
 8002eb8:	40020008 	.word	0x40020008

08002ebc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002ec2:	4b22      	ldr	r3, [pc, #136]	@ (8002f4c <MX_DMA_Init+0x90>)
 8002ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec6:	4a21      	ldr	r2, [pc, #132]	@ (8002f4c <MX_DMA_Init+0x90>)
 8002ec8:	f043 0304 	orr.w	r3, r3, #4
 8002ecc:	6493      	str	r3, [r2, #72]	@ 0x48
 8002ece:	4b1f      	ldr	r3, [pc, #124]	@ (8002f4c <MX_DMA_Init+0x90>)
 8002ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed2:	f003 0304 	and.w	r3, r3, #4
 8002ed6:	607b      	str	r3, [r7, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002eda:	4b1c      	ldr	r3, [pc, #112]	@ (8002f4c <MX_DMA_Init+0x90>)
 8002edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ede:	4a1b      	ldr	r2, [pc, #108]	@ (8002f4c <MX_DMA_Init+0x90>)
 8002ee0:	f043 0301 	orr.w	r3, r3, #1
 8002ee4:	6493      	str	r3, [r2, #72]	@ 0x48
 8002ee6:	4b19      	ldr	r3, [pc, #100]	@ (8002f4c <MX_DMA_Init+0x90>)
 8002ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	603b      	str	r3, [r7, #0]
 8002ef0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	200b      	movs	r0, #11
 8002ef8:	f004 fe69 	bl	8007bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002efc:	200b      	movs	r0, #11
 8002efe:	f004 fe80 	bl	8007c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002f02:	2200      	movs	r2, #0
 8002f04:	2100      	movs	r1, #0
 8002f06:	200c      	movs	r0, #12
 8002f08:	f004 fe61 	bl	8007bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002f0c:	200c      	movs	r0, #12
 8002f0e:	f004 fe78 	bl	8007c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002f12:	2200      	movs	r2, #0
 8002f14:	2100      	movs	r1, #0
 8002f16:	200d      	movs	r0, #13
 8002f18:	f004 fe59 	bl	8007bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002f1c:	200d      	movs	r0, #13
 8002f1e:	f004 fe70 	bl	8007c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2100      	movs	r1, #0
 8002f26:	200e      	movs	r0, #14
 8002f28:	f004 fe51 	bl	8007bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002f2c:	200e      	movs	r0, #14
 8002f2e:	f004 fe68 	bl	8007c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002f32:	2200      	movs	r2, #0
 8002f34:	2100      	movs	r1, #0
 8002f36:	200f      	movs	r0, #15
 8002f38:	f004 fe49 	bl	8007bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002f3c:	200f      	movs	r0, #15
 8002f3e:	f004 fe60 	bl	8007c02 <HAL_NVIC_EnableIRQ>

}
 8002f42:	bf00      	nop
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40021000 	.word	0x40021000

08002f50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08a      	sub	sp, #40	@ 0x28
 8002f54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f56:	f107 0314 	add.w	r3, r7, #20
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
 8002f60:	609a      	str	r2, [r3, #8]
 8002f62:	60da      	str	r2, [r3, #12]
 8002f64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f66:	4b4f      	ldr	r3, [pc, #316]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f6a:	4a4e      	ldr	r2, [pc, #312]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f6c:	f043 0304 	orr.w	r3, r3, #4
 8002f70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f72:	4b4c      	ldr	r3, [pc, #304]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f76:	f003 0304 	and.w	r3, r3, #4
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f7e:	4b49      	ldr	r3, [pc, #292]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f82:	4a48      	ldr	r2, [pc, #288]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f84:	f043 0320 	orr.w	r3, r3, #32
 8002f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f8a:	4b46      	ldr	r3, [pc, #280]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f8e:	f003 0320 	and.w	r3, r3, #32
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f96:	4b43      	ldr	r3, [pc, #268]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f9a:	4a42      	ldr	r2, [pc, #264]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fa2:	4b40      	ldr	r3, [pc, #256]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fae:	4b3d      	ldr	r3, [pc, #244]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb2:	4a3c      	ldr	r2, [pc, #240]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002fb4:	f043 0302 	orr.w	r3, r3, #2
 8002fb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fba:	4b3a      	ldr	r3, [pc, #232]	@ (80030a4 <MX_GPIO_Init+0x154>)
 8002fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	607b      	str	r3, [r7, #4]
 8002fc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002fcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fd0:	f005 fafe 	bl	80085d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fda:	4833      	ldr	r0, [pc, #204]	@ (80030a8 <MX_GPIO_Init+0x158>)
 8002fdc:	f005 faf8 	bl	80085d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002fe0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fe6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002ff0:	f107 0314 	add.w	r3, r7, #20
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	482c      	ldr	r0, [pc, #176]	@ (80030a8 <MX_GPIO_Init+0x158>)
 8002ff8:	f005 f950 	bl	800829c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8002ffc:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8003000:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003002:	2301      	movs	r3, #1
 8003004:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300a:	2300      	movs	r3, #0
 800300c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300e:	f107 0314 	add.w	r3, r7, #20
 8003012:	4619      	mov	r1, r3
 8003014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003018:	f005 f940 	bl	800829c <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_LIM_Pin LOWER_LIM_Pin UPPER_PHOTO_Pin EMER_Pin
                           PROX_Pin SAVE_Pin */
  GPIO_InitStruct.Pin = UPPER_LIM_Pin|LOWER_LIM_Pin|UPPER_PHOTO_Pin|EMER_Pin
 800301c:	f241 03b6 	movw	r3, #4278	@ 0x10b6
 8003020:	617b      	str	r3, [r7, #20]
                          |PROX_Pin|SAVE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003022:	2300      	movs	r3, #0
 8003024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003026:	2300      	movs	r3, #0
 8003028:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800302a:	f107 0314 	add.w	r3, r7, #20
 800302e:	4619      	mov	r1, r3
 8003030:	481e      	ldr	r0, [pc, #120]	@ (80030ac <MX_GPIO_Init+0x15c>)
 8003032:	f005 f933 	bl	800829c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003036:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800303a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800303c:	2301      	movs	r3, #1
 800303e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003040:	2300      	movs	r3, #0
 8003042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003044:	2300      	movs	r3, #0
 8003046:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003048:	f107 0314 	add.w	r3, r7, #20
 800304c:	4619      	mov	r1, r3
 800304e:	4816      	ldr	r0, [pc, #88]	@ (80030a8 <MX_GPIO_Init+0x158>)
 8003050:	f005 f924 	bl	800829c <HAL_GPIO_Init>

  /*Configure GPIO pin : LOWER_PHOTO_Pin */
  GPIO_InitStruct.Pin = LOWER_PHOTO_Pin;
 8003054:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800305a:	2300      	movs	r3, #0
 800305c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305e:	2300      	movs	r3, #0
 8003060:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LOWER_PHOTO_GPIO_Port, &GPIO_InitStruct);
 8003062:	f107 0314 	add.w	r3, r7, #20
 8003066:	4619      	mov	r1, r3
 8003068:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800306c:	f005 f916 	bl	800829c <HAL_GPIO_Init>

  /*Configure GPIO pins : START_Pin DELETE_Pin RESET_SYS_Pin */
  GPIO_InitStruct.Pin = START_Pin|DELETE_Pin|RESET_SYS_Pin;
 8003070:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003074:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003076:	2300      	movs	r3, #0
 8003078:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307a:	2300      	movs	r3, #0
 800307c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800307e:	f107 0314 	add.w	r3, r7, #20
 8003082:	4619      	mov	r1, r3
 8003084:	4808      	ldr	r0, [pc, #32]	@ (80030a8 <MX_GPIO_Init+0x158>)
 8003086:	f005 f909 	bl	800829c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800308a:	2200      	movs	r2, #0
 800308c:	2100      	movs	r1, #0
 800308e:	2028      	movs	r0, #40	@ 0x28
 8003090:	f004 fd9d 	bl	8007bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003094:	2028      	movs	r0, #40	@ 0x28
 8003096:	f004 fdb4 	bl	8007c02 <HAL_NVIC_EnableIRQ>

}
 800309a:	bf00      	nop
 800309c:	3728      	adds	r7, #40	@ 0x28
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40021000 	.word	0x40021000
 80030a8:	48000800 	.word	0x48000800
 80030ac:	48000400 	.word	0x48000400

080030b0 <SteadyStateKalmanFilter>:
//arm_matrix_instance_f32 R_matrix;
//arm_matrix_instance_f32 Z_matrix;
//arm_matrix_instance_f32 Velocity_matrix;


float SteadyStateKalmanFilter(KalmanFilter* filter, float32_t Vin,float32_t Velocity){
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b096      	sub	sp, #88	@ 0x58
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80030bc:	edc7 0a01 	vstr	s1, [r7, #4]
	  arm_mat_init_f32(&filter->Velocity_matrix, 1, 1,(float32_t*) &Velocity);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 80030c6:	1d3b      	adds	r3, r7, #4
 80030c8:	2201      	movs	r2, #1
 80030ca:	2101      	movs	r1, #1
 80030cc:	f00a fb09 	bl	800d6e2 <arm_mat_init_f32>
	  arm_mat_trans_f32(&filter->A_matrix, &filter->A_transpose_matrix);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f503 722d 	add.w	r2, r3, #692	@ 0x2b4
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 80030dc:	4619      	mov	r1, r3
 80030de:	4610      	mov	r0, r2
 80030e0:	f00a ff79 	bl	800dfd6 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->C_matrix, &filter->C_transpose_matrix);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f503 7235 	add.w	r2, r3, #724	@ 0x2d4
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 80030f0:	4619      	mov	r1, r3
 80030f2:	4610      	mov	r0, r2
 80030f4:	f00a ff6f 	bl	800dfd6 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->G_matrix, &filter->G_transpose_matrix);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f503 7239 	add.w	r2, r3, #740	@ 0x2e4
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 8003104:	4619      	mov	r1, r3
 8003106:	4610      	mov	r0, r2
 8003108:	f00a ff65 	bl	800dfd6 <arm_mat_trans_f32>
	  // Compute Xk = Ax + Bu
	  arm_mat_scale_f32(&filter->B_matrix, Vin, &filter->Bu_matrix); 		   				// Bu
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f503 7233 	add.w	r2, r3, #716	@ 0x2cc
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 8003118:	4619      	mov	r1, r3
 800311a:	ed97 0a02 	vldr	s0, [r7, #8]
 800311e:	4610      	mov	r0, r2
 8003120:	f00a fee8 	bl	800def4 <arm_mat_scale_f32>
	  arm_mat_mult_f32(&filter->A_matrix, &filter->X_k_matrix, &filter->Ax_matrix);  		   		// Ax
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8003136:	461a      	mov	r2, r3
 8003138:	f00a fe62 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->Ax_matrix, &filter->Bu_matrix, &filter->X_k_matrix); 		   		// Xk = Ax + Bu
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f503 7143 	add.w	r1, r3, #780	@ 0x30c
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 800314e:	461a      	mov	r2, r3
 8003150:	f00a fa8c 	bl	800d66c <arm_mat_add_f32>

	  // Compute (A * P_pk * A^T + G * Q * G^T)
	  arm_mat_mult_f32(&filter->A_matrix, &filter->P_k_matrix, &filter->P_k_matrix);  		   		// Pk = A * P_pk
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8003166:	461a      	mov	r2, r3
 8003168:	f00a fe4a 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->A_transpose_matrix, &filter->P_k_matrix); 		// Pk = A * P_pk * A^T
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f503 712f 	add.w	r1, r3, #700	@ 0x2bc
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 800317e:	461a      	mov	r2, r3
 8003180:	f00a fe3e 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->G_matrix, &filter->G_transpose_matrix, &filter->GGT_matrix);        // G * G^T
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f503 713b 	add.w	r1, r3, #748	@ 0x2ec
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f503 733f 	add.w	r3, r3, #764	@ 0x2fc
 8003196:	461a      	mov	r2, r3
 8003198:	f00a fe32 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_scale_f32(&filter->GGT_matrix, filter->Q, &filter->GQGT_matrix); 				   	   	// G * Q
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f503 723f 	add.w	r2, r3, #764	@ 0x2fc
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80031ae:	4619      	mov	r1, r3
 80031b0:	eeb0 0a67 	vmov.f32	s0, s15
 80031b4:	4610      	mov	r0, r2
 80031b6:	f00a fe9d 	bl	800def4 <arm_mat_scale_f32>
	  arm_mat_add_f32(&filter->P_k_matrix, &filter->GQGT_matrix, &filter->P_k_matrix); 	       		// A * P_pk * A^T + G * Q * G^T
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f503 7141 	add.w	r1, r3, #772	@ 0x304
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 80031cc:	461a      	mov	r2, r3
 80031ce:	f00a fa4d 	bl	800d66c <arm_mat_add_f32>

	  // Compute (C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->C_matrix, &filter->P_k_matrix, &filter->CP_matrix);			     // C * Pk
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 80031e4:	461a      	mov	r2, r3
 80031e6:	f00a fe0b 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->CP_matrix, &filter->C_transpose_matrix, &filter->CPCT_matrix);   // C * Pk * C^T
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80031fc:	461a      	mov	r2, r3
 80031fe:	f00a fdff 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->CPCT_matrix, &filter->R_matrix, &filter->CPCTR_matrix);			 // C * P_k * C^T + R
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f503 7159 	add.w	r1, r3, #868	@ 0x364
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8003214:	461a      	mov	r2, r3
 8003216:	f00a fa29 	bl	800d66c <arm_mat_add_f32>

	  // Compute inverse of (C * P_k * C^T + R)
	  arm_mat_inverse_f32(&filter->CPCTR_matrix, &filter->CPCTRinv_matrix);					 // inverse of (C * P_k * C^T + R)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f503 724b 	add.w	r2, r3, #812	@ 0x32c
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8003226:	4619      	mov	r1, r3
 8003228:	4610      	mov	r0, r2
 800322a:	f00a fa72 	bl	800d712 <arm_mat_inverse_f32>

	  // Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->C_transpose_matrix, &filter->PCT_matrix); 		 // P_k * C^T
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8003240:	461a      	mov	r2, r3
 8003242:	f00a fddd 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->PCT_matrix, &filter->CPCTRinv_matrix, &filter->K_matrix);  			 // P_k * C^T * inv(C * P_k * C^T + R)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f503 7151 	add.w	r1, r3, #836	@ 0x344
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8003258:	461a      	mov	r2, r3
 800325a:	f00a fdd1 	bl	800de00 <arm_mat_mult_f32>

	  // Computation of the estimated state
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Cx_matrix);				 // C * X_k
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 8003270:	461a      	mov	r2, r3
 8003272:	f00a fdc5 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->Velocity_matrix,  &filter->Cx_matrix, &filter->yCx_matrix);			  // y - ( C * X_k )
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f503 7153 	add.w	r1, r3, #844	@ 0x34c
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8003288:	461a      	mov	r2, r3
 800328a:	f00a fe69 	bl	800df60 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&filter->K_matrix, &filter->yCx_matrix, &filter->KyCx_matrix);		     // K( y - ( C * X_k ) )
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f503 7155 	add.w	r1, r3, #852	@ 0x354
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f503 7357 	add.w	r3, r3, #860	@ 0x35c
 80032a0:	461a      	mov	r2, r3
 80032a2:	f00a fdad 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->X_k_matrix, &filter->KyCx_matrix, &filter->X_k_matrix);		 	 // X_k + K( y - ( C * X_k ) )
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f503 7157 	add.w	r1, r3, #860	@ 0x35c
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 80032b8:	461a      	mov	r2, r3
 80032ba:	f00a f9d7 	bl	800d66c <arm_mat_add_f32>

	  // Computation of the estimated output
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Output_matrix);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f503 733d 	add.w	r3, r3, #756	@ 0x2f4
 80032d0:	461a      	mov	r2, r3
 80032d2:	f00a fd95 	bl	800de00 <arm_mat_mult_f32>

	  // Computation of the state covariance error
	  arm_matrix_instance_f32 temp_matrix4;
	  float32_t temp_data4[16];
	  arm_mat_init_f32(&temp_matrix4, 4, 4,(float32_t*) &temp_data4);
 80032d6:	f107 0310 	add.w	r3, r7, #16
 80032da:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 80032de:	2204      	movs	r2, #4
 80032e0:	2104      	movs	r1, #4
 80032e2:	f00a f9fe 	bl	800d6e2 <arm_mat_init_f32>

	  arm_mat_mult_f32(&filter->K_matrix, &filter->C_matrix, &temp_matrix4);				// K * C
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f503 7335 	add.w	r3, r3, #724	@ 0x2d4
 80032f2:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80032f6:	4619      	mov	r1, r3
 80032f8:	f00a fd82 	bl	800de00 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->eye_matrix, &temp_matrix4, &temp_matrix4);			// (I - (K * C))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 8003302:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8003306:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800330a:	4618      	mov	r0, r3
 800330c:	f00a fe28 	bl	800df60 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&temp_matrix4, &filter->P_k_matrix, &filter->P_k_matrix);			// (I - (K * C)) * P_k
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f503 722b 	add.w	r2, r3, #684	@ 0x2ac
 800331c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003320:	4618      	mov	r0, r3
 8003322:	f00a fd6d 	bl	800de00 <arm_mat_mult_f32>
	  filter->Kalman_Speed = filter->X_k[1];
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
	  return  filter->Kalman_Speed;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8003336:	ee07 3a90 	vmov	s15, r3
}
 800333a:	eeb0 0a67 	vmov.f32	s0, s15
 800333e:	3758      	adds	r7, #88	@ 0x58
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <Kalman_Start>:

void Kalman_Start(KalmanFilter* filter, float32_t* A_matrix, float32_t* B_matrix, float32_t Q, float32_t R){
 8003344:	b5b0      	push	{r4, r5, r7, lr}
 8003346:	b0a4      	sub	sp, #144	@ 0x90
 8003348:	af00      	add	r7, sp, #0
 800334a:	6178      	str	r0, [r7, #20]
 800334c:	6139      	str	r1, [r7, #16]
 800334e:	60fa      	str	r2, [r7, #12]
 8003350:	ed87 0a02 	vstr	s0, [r7, #8]
 8003354:	edc7 0a01 	vstr	s1, [r7, #4]
	filter->Q = Q; //1.0
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	filter->R[0] = R; //0.05
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	float32_t c[4] = {1.0f, 0.0f, 0.0f, 0.0f};
 8003368:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800336c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800336e:	f04f 0300 	mov.w	r3, #0
 8003372:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003376:	f04f 0300 	mov.w	r3, #0
 800337a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800337e:	f04f 0300 	mov.w	r3, #0
 8003382:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	float32_t g[4] = {0.0f,
 8003386:	f04f 0300 	mov.w	r3, #0
 800338a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800338c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003390:	673b      	str	r3, [r7, #112]	@ 0x70
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	677b      	str	r3, [r7, #116]	@ 0x74
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	67bb      	str	r3, [r7, #120]	@ 0x78
					  1.0f,
					  0.0f,
					  0.0f};

	float32_t iden[16] = {1.0f, 0.0f, 0.0f, 0.0f,
 800339e:	4bc6      	ldr	r3, [pc, #792]	@ (80036b8 <Kalman_Start+0x374>)
 80033a0:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 80033a4:	461d      	mov	r5, r3
 80033a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033b2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80033b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	 0.0f, 1.0f, 0.0f, 0.0f,
					 0.0f, 0.0f, 1.0f, 0.0f,
					 0.0f, 0.0f, 0.0f, 1.0f,};

	float32_t x_k[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 80033ba:	f107 031c 	add.w	r3, r7, #28
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	605a      	str	r2, [r3, #4]
 80033c4:	609a      	str	r2, [r3, #8]
 80033c6:	60da      	str	r2, [r3, #12]

	filter->Es_velocity[1] = 0.0f;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f04f 0200 	mov.w	r2, #0
 80033ce:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

	int i;
	for(i=0;i<16;i++)
 80033d2:	2300      	movs	r3, #0
 80033d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80033d8:	e028      	b.n	800342c <Kalman_Start+0xe8>
	{
		filter->A[i] = A_matrix[i];
 80033da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4413      	add	r3, r2
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	6979      	ldr	r1, [r7, #20]
 80033e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033ec:	3314      	adds	r3, #20
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	601a      	str	r2, [r3, #0]
		filter->eye[i] = iden[i];
 80033f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	3390      	adds	r3, #144	@ 0x90
 80033fc:	443b      	add	r3, r7
 80033fe:	3b64      	subs	r3, #100	@ 0x64
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	6979      	ldr	r1, [r7, #20]
 8003404:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003408:	3398      	adds	r3, #152	@ 0x98
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	601a      	str	r2, [r3, #0]
		filter->P_k[i] = 0.0f;
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003416:	3304      	adds	r3, #4
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
	for(i=0;i<16;i++)
 8003422:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003426:	3301      	adds	r3, #1
 8003428:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800342c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003430:	2b0f      	cmp	r3, #15
 8003432:	ddd2      	ble.n	80033da <Kalman_Start+0x96>
	}

	for(i=0;i<4;i++)
 8003434:	2300      	movs	r3, #0
 8003436:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800343a:	e03a      	b.n	80034b2 <Kalman_Start+0x16e>
	{
		filter->X_k[i] = x_k[i];
 800343c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	3390      	adds	r3, #144	@ 0x90
 8003444:	443b      	add	r3, r7
 8003446:	3b74      	subs	r3, #116	@ 0x74
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	6979      	ldr	r1, [r7, #20]
 800344c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	601a      	str	r2, [r3, #0]
		filter->B[i] = B_matrix[i];
 8003456:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	4413      	add	r3, r2
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	6979      	ldr	r1, [r7, #20]
 8003464:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003468:	3324      	adds	r3, #36	@ 0x24
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	601a      	str	r2, [r3, #0]
		filter->C[i] = c[i];
 8003470:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	3390      	adds	r3, #144	@ 0x90
 8003478:	443b      	add	r3, r7
 800347a:	3b14      	subs	r3, #20
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	6979      	ldr	r1, [r7, #20]
 8003480:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003484:	3328      	adds	r3, #40	@ 0x28
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	601a      	str	r2, [r3, #0]
		filter->G[i] = g[i];
 800348c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	3390      	adds	r3, #144	@ 0x90
 8003494:	443b      	add	r3, r7
 8003496:	3b24      	subs	r3, #36	@ 0x24
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	6979      	ldr	r1, [r7, #20]
 800349c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034a0:	332c      	adds	r3, #44	@ 0x2c
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 80034a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034ac:	3301      	adds	r3, #1
 80034ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80034b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	ddc0      	ble.n	800343c <Kalman_Start+0xf8>

	}

	arm_mat_init_f32(&filter->X_k_matrix, 4, 1,filter->X_k);
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2201      	movs	r2, #1
 80034c4:	2104      	movs	r1, #4
 80034c6:	f00a f90c 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->P_k_matrix, 4, 4,filter->P_k);
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	3310      	adds	r3, #16
 80034d4:	2204      	movs	r2, #4
 80034d6:	2104      	movs	r1, #4
 80034d8:	f00a f903 	bl	800d6e2 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_matrix, 4, 4,filter->A);
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	3350      	adds	r3, #80	@ 0x50
 80034e6:	2204      	movs	r2, #4
 80034e8:	2104      	movs	r1, #4
 80034ea:	f00a f8fa 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->B_matrix, 4, 1,filter->B);
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f503 7033 	add.w	r0, r3, #716	@ 0x2cc
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	3390      	adds	r3, #144	@ 0x90
 80034f8:	2201      	movs	r2, #1
 80034fa:	2104      	movs	r1, #4
 80034fc:	f00a f8f1 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_matrix, 1, 4,filter->C);
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	33a0      	adds	r3, #160	@ 0xa0
 800350a:	2204      	movs	r2, #4
 800350c:	2101      	movs	r1, #1
 800350e:	f00a f8e8 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_matrix, 4, 1,filter->G);
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	33b0      	adds	r3, #176	@ 0xb0
 800351c:	2201      	movs	r2, #1
 800351e:	2104      	movs	r1, #4
 8003520:	f00a f8df 	bl	800d6e2 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_transpose_matrix, 4, 4, filter->A_transpose);
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	33c8      	adds	r3, #200	@ 0xc8
 800352e:	2204      	movs	r2, #4
 8003530:	2104      	movs	r1, #4
 8003532:	f00a f8d6 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_transpose_matrix, 4, 1, filter->C_transpose);
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f503 7037 	add.w	r0, r3, #732	@ 0x2dc
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8003542:	2201      	movs	r2, #1
 8003544:	2104      	movs	r1, #4
 8003546:	f00a f8cc 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_transpose_matrix, 1, 4, filter->G_transpose);
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f503 703b 	add.w	r0, r3, #748	@ 0x2ec
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8003556:	2204      	movs	r2, #4
 8003558:	2101      	movs	r1, #1
 800355a:	f00a f8c2 	bl	800d6e2 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->GGT_matrix, 4, 4, filter->GGT);
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f503 703f 	add.w	r0, r3, #764	@ 0x2fc
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800356a:	2204      	movs	r2, #4
 800356c:	2104      	movs	r1, #4
 800356e:	f00a f8b8 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->GQGT_matrix, 4, 4, filter->GQGT);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800357e:	2204      	movs	r2, #4
 8003580:	2104      	movs	r1, #4
 8003582:	f00a f8ae 	bl	800d6e2 <arm_mat_init_f32>

	// Compute Xk = Ax + Bu
	arm_mat_init_f32(&filter->Bu_matrix, 4, 1, filter->Bu_data);
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f503 7043 	add.w	r0, r3, #780	@ 0x30c
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8003592:	2201      	movs	r2, #1
 8003594:	2104      	movs	r1, #4
 8003596:	f00a f8a4 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Ax_matrix, 4, 1, filter->Ax_data);
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 80035a6:	2201      	movs	r2, #1
 80035a8:	2104      	movs	r1, #4
 80035aa:	f00a f89a 	bl	800d6e2 <arm_mat_init_f32>

	// Compute (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CP_matrix, 1, 4, filter->CP);
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80035ba:	2204      	movs	r2, #4
 80035bc:	2101      	movs	r1, #1
 80035be:	f00a f890 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCT_matrix, 1, 1, filter->CPCT);
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 80035ce:	2201      	movs	r2, #1
 80035d0:	2101      	movs	r1, #1
 80035d2:	f00a f886 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCTR_matrix, 1, 1, filter->CPCTR);
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f503 704b 	add.w	r0, r3, #812	@ 0x32c
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80035e2:	2201      	movs	r2, #1
 80035e4:	2101      	movs	r1, #1
 80035e6:	f00a f87c 	bl	800d6e2 <arm_mat_init_f32>

	// Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	arm_mat_init_f32(&filter->K_matrix, 4, 1, filter->K);
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80035f6:	2201      	movs	r2, #1
 80035f8:	2104      	movs	r1, #4
 80035fa:	f00a f872 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->PCT_matrix, 4, 1,filter->PCT);
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800360a:	2201      	movs	r2, #1
 800360c:	2104      	movs	r1, #4
 800360e:	f00a f868 	bl	800d6e2 <arm_mat_init_f32>

	// Compute inverse of (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CPCTRinv_matrix, 1, 1,filter->CPCTRinv);
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f503 7051 	add.w	r0, r3, #836	@ 0x344
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800361e:	2201      	movs	r2, #1
 8003620:	2101      	movs	r1, #1
 8003622:	f00a f85e 	bl	800d6e2 <arm_mat_init_f32>

	// Computation of the estimated state
	arm_mat_init_f32(&filter->Cx_matrix, 1, 1, filter->Cx);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f503 7053 	add.w	r0, r3, #844	@ 0x34c
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 8003632:	2201      	movs	r2, #1
 8003634:	2101      	movs	r1, #1
 8003636:	f00a f854 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->yCx_matrix, 1, 1, filter->yCx);
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f503 7055 	add.w	r0, r3, #852	@ 0x354
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8003646:	2201      	movs	r2, #1
 8003648:	2101      	movs	r1, #1
 800364a:	f00a f84a 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->KyCx_matrix, 4, 1, filter->KyCx);
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f503 7057 	add.w	r0, r3, #860	@ 0x35c
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 800365a:	2201      	movs	r2, #1
 800365c:	2104      	movs	r1, #4
 800365e:	f00a f840 	bl	800d6e2 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->Output_matrix, 1, 1, filter->Es_velocity);
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	f503 703d 	add.w	r0, r3, #756	@ 0x2f4
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800366e:	2201      	movs	r2, #1
 8003670:	2101      	movs	r1, #1
 8003672:	f00a f836 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->eye_matrix, 4, 4, filter->eye);
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f503 7031 	add.w	r0, r3, #708	@ 0x2c4
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003682:	2204      	movs	r2, #4
 8003684:	2104      	movs	r1, #4
 8003686:	f00a f82c 	bl	800d6e2 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->R_matrix, 1, 1, filter->R);
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	f503 7059 	add.w	r0, r3, #868	@ 0x364
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	33c4      	adds	r3, #196	@ 0xc4
 8003694:	2201      	movs	r2, #1
 8003696:	2101      	movs	r1, #1
 8003698:	f00a f823 	bl	800d6e2 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Z_matrix, 1, 1, filter->Z);
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80036a8:	2201      	movs	r2, #1
 80036aa:	2101      	movs	r1, #1
 80036ac:	f00a f819 	bl	800d6e2 <arm_mat_init_f32>
}
 80036b0:	bf00      	nop
 80036b2:	3790      	adds	r7, #144	@ 0x90
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bdb0      	pop	{r4, r5, r7, pc}
 80036b8:	0800ee9c 	.word	0x0800ee9c

080036bc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80036c0:	f002 fcc1 	bl	8006046 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80036c4:	f000 f81d 	bl	8003702 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80036c8:	f7ff fc42 	bl	8002f50 <MX_GPIO_Init>
	MX_DMA_Init();
 80036cc:	f7ff fbf6 	bl	8002ebc <MX_DMA_Init>
	MX_ADC1_Init();
 80036d0:	f7ff fae8 	bl	8002ca4 <MX_ADC1_Init>
	MX_TIM2_Init();
 80036d4:	f001 feca 	bl	800546c <MX_TIM2_Init>
	MX_TIM3_Init();
 80036d8:	f001 ff16 	bl	8005508 <MX_TIM3_Init>
	MX_TIM4_Init();
 80036dc:	f001 ff6a 	bl	80055b4 <MX_TIM4_Init>
	MX_TIM5_Init();
 80036e0:	f001 ffbe 	bl	8005660 <MX_TIM5_Init>
	MX_TIM8_Init();
 80036e4:	f002 f80a 	bl	80056fc <MX_TIM8_Init>
	MX_USART2_UART_Init();
 80036e8:	f002 fad6 	bl	8005c98 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 80036ec:	f002 f8ce 	bl	800588c <MX_TIM16_Init>
	MX_TIM1_Init();
 80036f0:	f001 fe28 	bl	8005344 <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 80036f4:	f002 fa86 	bl	8005c04 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	plotter_begin();
 80036f8:	f001 f8b6 	bl	8004868 <plotter_begin>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		plotter_update_sensors();
 80036fc:	f001 fb6a 	bl	8004dd4 <plotter_update_sensors>
 8003700:	e7fc      	b.n	80036fc <main+0x40>

08003702 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003702:	b580      	push	{r7, lr}
 8003704:	b094      	sub	sp, #80	@ 0x50
 8003706:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003708:	f107 0318 	add.w	r3, r7, #24
 800370c:	2238      	movs	r2, #56	@ 0x38
 800370e:	2100      	movs	r1, #0
 8003710:	4618      	mov	r0, r3
 8003712:	f00a fd57 	bl	800e1c4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003716:	1d3b      	adds	r3, r7, #4
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003724:	2000      	movs	r0, #0
 8003726:	f004 ff83 	bl	8008630 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800372a:	2302      	movs	r3, #2
 800372c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800372e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003732:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003734:	2340      	movs	r3, #64	@ 0x40
 8003736:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003738:	2302      	movs	r3, #2
 800373a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800373c:	2302      	movs	r3, #2
 800373e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8003740:	2304      	movs	r3, #4
 8003742:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8003744:	2355      	movs	r3, #85	@ 0x55
 8003746:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003748:	2302      	movs	r3, #2
 800374a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800374c:	2302      	movs	r3, #2
 800374e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003750:	2302      	movs	r3, #2
 8003752:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003754:	f107 0318 	add.w	r3, r7, #24
 8003758:	4618      	mov	r0, r3
 800375a:	f005 f81d 	bl	8008798 <HAL_RCC_OscConfig>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <SystemClock_Config+0x66>
		Error_Handler();
 8003764:	f001 f87a 	bl	800485c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003768:	230f      	movs	r3, #15
 800376a:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800376c:	2303      	movs	r3, #3
 800376e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003770:	2300      	movs	r3, #0
 8003772:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003774:	2300      	movs	r3, #0
 8003776:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800377c:	1d3b      	adds	r3, r7, #4
 800377e:	2104      	movs	r1, #4
 8003780:	4618      	mov	r0, r3
 8003782:	f005 fb1b 	bl	8008dbc <HAL_RCC_ClockConfig>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <SystemClock_Config+0x8e>
		Error_Handler();
 800378c:	f001 f866 	bl	800485c <Error_Handler>
	}
}
 8003790:	bf00      	nop
 8003792:	3750      	adds	r7, #80	@ 0x50
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <plotter_move>:

/* USER CODE BEGIN 4 */
void plotter_move() {
 8003798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800379c:	ed2d 8b02 	vpush	{d8}
 80037a0:	af00      	add	r7, sp, #0
	pris_pos_error = prismatic_pos - prismatic_encoder.mm;
 80037a2:	4b7d      	ldr	r3, [pc, #500]	@ (8003998 <plotter_move+0x200>)
 80037a4:	ed93 7a00 	vldr	s14, [r3]
 80037a8:	4b7c      	ldr	r3, [pc, #496]	@ (800399c <plotter_move+0x204>)
 80037aa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80037ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037b2:	4b7b      	ldr	r3, [pc, #492]	@ (80039a0 <plotter_move+0x208>)
 80037b4:	edc3 7a00 	vstr	s15, [r3]

	pris_cmd_vx = saturation(
 80037b8:	4b79      	ldr	r3, [pc, #484]	@ (80039a0 <plotter_move+0x208>)
 80037ba:	edd3 7a00 	vldr	s15, [r3]
 80037be:	eeb0 0a67 	vmov.f32	s0, s15
 80037c2:	4878      	ldr	r0, [pc, #480]	@ (80039a4 <plotter_move+0x20c>)
 80037c4:	f7fd fcbd 	bl	8001142 <PID_CONTROLLER_Compute>
 80037c8:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_position_pid, pris_pos_error),
			ZGX45RGG_400RPM_Constant.sd_max, -ZGX45RGG_400RPM_Constant.sd_max);
 80037cc:	4b76      	ldr	r3, [pc, #472]	@ (80039a8 <plotter_move+0x210>)
 80037ce:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	pris_cmd_vx = saturation(
 80037d2:	4610      	mov	r0, r2
 80037d4:	4619      	mov	r1, r3
 80037d6:	f7fd f9bd 	bl	8000b54 <__aeabi_d2f>
 80037da:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.sd_max, -ZGX45RGG_400RPM_Constant.sd_max);
 80037dc:	4b72      	ldr	r3, [pc, #456]	@ (80039a8 <plotter_move+0x210>)
 80037de:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80037e2:	4610      	mov	r0, r2
 80037e4:	4619      	mov	r1, r3
 80037e6:	f7fd f9b5 	bl	8000b54 <__aeabi_d2f>
 80037ea:	4603      	mov	r3, r0
	pris_cmd_vx = saturation(
 80037ec:	ee07 3a90 	vmov	s15, r3
 80037f0:	eef1 7a67 	vneg.f32	s15, s15
 80037f4:	eeb0 1a67 	vmov.f32	s2, s15
 80037f8:	ee00 6a90 	vmov	s1, r6
 80037fc:	eeb0 0a48 	vmov.f32	s0, s16
 8003800:	f7fd ffc7 	bl	8001792 <saturation>
 8003804:	eef0 7a40 	vmov.f32	s15, s0
 8003808:	4b68      	ldr	r3, [pc, #416]	@ (80039ac <plotter_move+0x214>)
 800380a:	edc3 7a00 	vstr	s15, [r3]

	pris_vel_error = pris_cmd_vx + prismatic_vel - pris_kal_filt;
 800380e:	4b67      	ldr	r3, [pc, #412]	@ (80039ac <plotter_move+0x214>)
 8003810:	ed93 7a00 	vldr	s14, [r3]
 8003814:	4b66      	ldr	r3, [pc, #408]	@ (80039b0 <plotter_move+0x218>)
 8003816:	edd3 7a00 	vldr	s15, [r3]
 800381a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800381e:	4b65      	ldr	r3, [pc, #404]	@ (80039b4 <plotter_move+0x21c>)
 8003820:	edd3 7a00 	vldr	s15, [r3]
 8003824:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003828:	4b63      	ldr	r3, [pc, #396]	@ (80039b8 <plotter_move+0x220>)
 800382a:	edc3 7a00 	vstr	s15, [r3]

	pris_cmd_ux = PWM_Satuation(
 800382e:	4b62      	ldr	r3, [pc, #392]	@ (80039b8 <plotter_move+0x220>)
 8003830:	edd3 7a00 	vldr	s15, [r3]
 8003834:	eeb0 0a67 	vmov.f32	s0, s15
 8003838:	4860      	ldr	r0, [pc, #384]	@ (80039bc <plotter_move+0x224>)
 800383a:	f7fd fc82 	bl	8001142 <PID_CONTROLLER_Compute>
 800383e:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_velocity_pid, pris_vel_error),
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8003842:	4b59      	ldr	r3, [pc, #356]	@ (80039a8 <plotter_move+0x210>)
 8003844:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	pris_cmd_ux = PWM_Satuation(
 8003848:	4610      	mov	r0, r2
 800384a:	4619      	mov	r1, r3
 800384c:	f7fd f93a 	bl	8000ac4 <__aeabi_d2iz>
 8003850:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8003852:	4b55      	ldr	r3, [pc, #340]	@ (80039a8 <plotter_move+0x210>)
 8003854:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8003858:	4690      	mov	r8, r2
 800385a:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	pris_cmd_ux = PWM_Satuation(
 800385e:	4640      	mov	r0, r8
 8003860:	4649      	mov	r1, r9
 8003862:	f7fd f92f 	bl	8000ac4 <__aeabi_d2iz>
 8003866:	4603      	mov	r3, r0
 8003868:	4619      	mov	r1, r3
 800386a:	4630      	mov	r0, r6
 800386c:	eeb0 0a48 	vmov.f32	s0, s16
 8003870:	f7fd fc0e 	bl	8001090 <PWM_Satuation>
 8003874:	ee07 0a90 	vmov	s15, r0
 8003878:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800387c:	4b50      	ldr	r3, [pc, #320]	@ (80039c0 <plotter_move+0x228>)
 800387e:	edc3 7a00 	vstr	s15, [r3]

	MDXX_set_range(&prismatic_motor, 2000, pris_cmd_ux);
 8003882:	4b4f      	ldr	r3, [pc, #316]	@ (80039c0 <plotter_move+0x228>)
 8003884:	edd3 7a00 	vldr	s15, [r3]
 8003888:	eef0 0a67 	vmov.f32	s1, s15
 800388c:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 80039c4 <plotter_move+0x22c>
 8003890:	484d      	ldr	r0, [pc, #308]	@ (80039c8 <plotter_move+0x230>)
 8003892:	f7fd fd0d 	bl	80012b0 <MDXX_set_range>

	/////////////////////////////////////////////////////

	rev_pos_error = revolute_pos - revolute_encoder.rads;
 8003896:	4b4d      	ldr	r3, [pc, #308]	@ (80039cc <plotter_move+0x234>)
 8003898:	ed93 7a00 	vldr	s14, [r3]
 800389c:	4b4c      	ldr	r3, [pc, #304]	@ (80039d0 <plotter_move+0x238>)
 800389e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80038a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038a6:	4b4b      	ldr	r3, [pc, #300]	@ (80039d4 <plotter_move+0x23c>)
 80038a8:	edc3 7a00 	vstr	s15, [r3]

	rev_cmd_vx = saturation(
 80038ac:	4b49      	ldr	r3, [pc, #292]	@ (80039d4 <plotter_move+0x23c>)
 80038ae:	edd3 7a00 	vldr	s15, [r3]
 80038b2:	eeb0 0a67 	vmov.f32	s0, s15
 80038b6:	4848      	ldr	r0, [pc, #288]	@ (80039d8 <plotter_move+0x240>)
 80038b8:	f7fd fc43 	bl	8001142 <PID_CONTROLLER_Compute>
 80038bc:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_position_pid, rev_pos_error),
			ZGX45RGG_150RPM_Constant.qd_max, -ZGX45RGG_150RPM_Constant.qd_max);
 80038c0:	4b46      	ldr	r3, [pc, #280]	@ (80039dc <plotter_move+0x244>)
 80038c2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	rev_cmd_vx = saturation(
 80038c6:	4610      	mov	r0, r2
 80038c8:	4619      	mov	r1, r3
 80038ca:	f7fd f943 	bl	8000b54 <__aeabi_d2f>
 80038ce:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.qd_max, -ZGX45RGG_150RPM_Constant.qd_max);
 80038d0:	4b42      	ldr	r3, [pc, #264]	@ (80039dc <plotter_move+0x244>)
 80038d2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80038d6:	4610      	mov	r0, r2
 80038d8:	4619      	mov	r1, r3
 80038da:	f7fd f93b 	bl	8000b54 <__aeabi_d2f>
 80038de:	4603      	mov	r3, r0
	rev_cmd_vx = saturation(
 80038e0:	ee07 3a90 	vmov	s15, r3
 80038e4:	eef1 7a67 	vneg.f32	s15, s15
 80038e8:	eeb0 1a67 	vmov.f32	s2, s15
 80038ec:	ee00 6a90 	vmov	s1, r6
 80038f0:	eeb0 0a48 	vmov.f32	s0, s16
 80038f4:	f7fd ff4d 	bl	8001792 <saturation>
 80038f8:	eef0 7a40 	vmov.f32	s15, s0
 80038fc:	4b38      	ldr	r3, [pc, #224]	@ (80039e0 <plotter_move+0x248>)
 80038fe:	edc3 7a00 	vstr	s15, [r3]

	rev_vel_error = rev_cmd_vx + revolute_vel - rev_kal_filt;
 8003902:	4b37      	ldr	r3, [pc, #220]	@ (80039e0 <plotter_move+0x248>)
 8003904:	ed93 7a00 	vldr	s14, [r3]
 8003908:	4b36      	ldr	r3, [pc, #216]	@ (80039e4 <plotter_move+0x24c>)
 800390a:	edd3 7a00 	vldr	s15, [r3]
 800390e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003912:	4b35      	ldr	r3, [pc, #212]	@ (80039e8 <plotter_move+0x250>)
 8003914:	edd3 7a00 	vldr	s15, [r3]
 8003918:	ee77 7a67 	vsub.f32	s15, s14, s15
 800391c:	4b33      	ldr	r3, [pc, #204]	@ (80039ec <plotter_move+0x254>)
 800391e:	edc3 7a00 	vstr	s15, [r3]

	rev_cmd_ux = PWM_Satuation(
 8003922:	4b32      	ldr	r3, [pc, #200]	@ (80039ec <plotter_move+0x254>)
 8003924:	edd3 7a00 	vldr	s15, [r3]
 8003928:	eeb0 0a67 	vmov.f32	s0, s15
 800392c:	4830      	ldr	r0, [pc, #192]	@ (80039f0 <plotter_move+0x258>)
 800392e:	f7fd fc08 	bl	8001142 <PID_CONTROLLER_Compute>
 8003932:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_velocity_pid, rev_vel_error),
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8003936:	4b29      	ldr	r3, [pc, #164]	@ (80039dc <plotter_move+0x244>)
 8003938:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	rev_cmd_ux = PWM_Satuation(
 800393c:	4610      	mov	r0, r2
 800393e:	4619      	mov	r1, r3
 8003940:	f7fd f8c0 	bl	8000ac4 <__aeabi_d2iz>
 8003944:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8003946:	4b25      	ldr	r3, [pc, #148]	@ (80039dc <plotter_move+0x244>)
 8003948:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800394c:	4614      	mov	r4, r2
 800394e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
	rev_cmd_ux = PWM_Satuation(
 8003952:	4620      	mov	r0, r4
 8003954:	4629      	mov	r1, r5
 8003956:	f7fd f8b5 	bl	8000ac4 <__aeabi_d2iz>
 800395a:	4603      	mov	r3, r0
 800395c:	4619      	mov	r1, r3
 800395e:	4630      	mov	r0, r6
 8003960:	eeb0 0a48 	vmov.f32	s0, s16
 8003964:	f7fd fb94 	bl	8001090 <PWM_Satuation>
 8003968:	ee07 0a90 	vmov	s15, r0
 800396c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003970:	4b20      	ldr	r3, [pc, #128]	@ (80039f4 <plotter_move+0x25c>)
 8003972:	edc3 7a00 	vstr	s15, [r3]

	MDXX_set_range(&revolute_motor, 2000, rev_cmd_ux);
 8003976:	4b1f      	ldr	r3, [pc, #124]	@ (80039f4 <plotter_move+0x25c>)
 8003978:	edd3 7a00 	vldr	s15, [r3]
 800397c:	eef0 0a67 	vmov.f32	s1, s15
 8003980:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80039c4 <plotter_move+0x22c>
 8003984:	481c      	ldr	r0, [pc, #112]	@ (80039f8 <plotter_move+0x260>)
 8003986:	f7fd fc93 	bl	80012b0 <MDXX_set_range>
}
 800398a:	bf00      	nop
 800398c:	46bd      	mov	sp, r7
 800398e:	ecbd 8b02 	vpop	{d8}
 8003992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003996:	bf00      	nop
 8003998:	2000050c 	.word	0x2000050c
 800399c:	20000628 	.word	0x20000628
 80039a0:	20000518 	.word	0x20000518
 80039a4:	200006e0 	.word	0x200006e0
 80039a8:	20000060 	.word	0x20000060
 80039ac:	2000052c 	.word	0x2000052c
 80039b0:	20000510 	.word	0x20000510
 80039b4:	20000520 	.word	0x20000520
 80039b8:	2000051c 	.word	0x2000051c
 80039bc:	200006fc 	.word	0x200006fc
 80039c0:	20000528 	.word	0x20000528
 80039c4:	44fa0000 	.word	0x44fa0000
 80039c8:	20000590 	.word	0x20000590
 80039cc:	20000564 	.word	0x20000564
 80039d0:	20000684 	.word	0x20000684
 80039d4:	20000570 	.word	0x20000570
 80039d8:	20000718 	.word	0x20000718
 80039dc:	20000000 	.word	0x20000000
 80039e0:	20000584 	.word	0x20000584
 80039e4:	20000568 	.word	0x20000568
 80039e8:	20000578 	.word	0x20000578
 80039ec:	20000574 	.word	0x20000574
 80039f0:	20000734 	.word	0x20000734
 80039f4:	20000580 	.word	0x20000580
 80039f8:	200005dc 	.word	0x200005dc

080039fc <plotter_process_jog_mode>:
			break;
		}
	}
}

void plotter_process_jog_mode() {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
    // Handle state transitions for A1B1_MODE
    if (joy_state == A1B1_MODE) {
 8003a02:	4b8c      	ldr	r3, [pc, #560]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d117      	bne.n	8003a3a <plotter_process_jog_mode+0x3e>
        if (b1) {
 8003a0a:	4b8b      	ldr	r3, [pc, #556]	@ (8003c38 <plotter_process_jog_mode+0x23c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <plotter_process_jog_mode+0x1e>
            joy_state = A1B1_SETPOINT;
 8003a12:	4b88      	ldr	r3, [pc, #544]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a14:	2203      	movs	r2, #3
 8003a16:	701a      	strb	r2, [r3, #0]
 8003a18:	e02c      	b.n	8003a74 <plotter_process_jog_mode+0x78>
        } else if (b2) {
 8003a1a:	4b88      	ldr	r3, [pc, #544]	@ (8003c3c <plotter_process_jog_mode+0x240>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <plotter_process_jog_mode+0x2e>
            joy_state = A1B1_MOVING;
 8003a22:	4b84      	ldr	r3, [pc, #528]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a24:	2204      	movs	r2, #4
 8003a26:	701a      	strb	r2, [r3, #0]
 8003a28:	e024      	b.n	8003a74 <plotter_process_jog_mode+0x78>
        } else if (b4) {
 8003a2a:	4b85      	ldr	r3, [pc, #532]	@ (8003c40 <plotter_process_jog_mode+0x244>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d020      	beq.n	8003a74 <plotter_process_jog_mode+0x78>
            joy_state = A2B2_MODE;
 8003a32:	4b80      	ldr	r3, [pc, #512]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a34:	2201      	movs	r2, #1
 8003a36:	701a      	strb	r2, [r3, #0]
 8003a38:	e01c      	b.n	8003a74 <plotter_process_jog_mode+0x78>
        }
    }
    // Handle transitions back to A1B1_MODE
    else if ((joy_state == A1B1_SETPOINT && b2)
 8003a3a:	4b7e      	ldr	r3, [pc, #504]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b03      	cmp	r3, #3
 8003a40:	d103      	bne.n	8003a4a <plotter_process_jog_mode+0x4e>
 8003a42:	4b7e      	ldr	r3, [pc, #504]	@ (8003c3c <plotter_process_jog_mode+0x240>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d107      	bne.n	8003a5a <plotter_process_jog_mode+0x5e>
            || (joy_state == A1B1_MOVING && b1)) {
 8003a4a:	4b7a      	ldr	r3, [pc, #488]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d110      	bne.n	8003a74 <plotter_process_jog_mode+0x78>
 8003a52:	4b79      	ldr	r3, [pc, #484]	@ (8003c38 <plotter_process_jog_mode+0x23c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00c      	beq.n	8003a74 <plotter_process_jog_mode+0x78>
        joy_state = A1B1_MODE;
 8003a5a:	4b76      	ldr	r3, [pc, #472]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	701a      	strb	r2, [r3, #0]
        // If exiting moving mode, stop trajectories
        if (joy_state == A1B1_MOVING) {
 8003a60:	4b74      	ldr	r3, [pc, #464]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2b04      	cmp	r3, #4
 8003a66:	d105      	bne.n	8003a74 <plotter_process_jog_mode+0x78>
            pristrajectoryActive = false;
 8003a68:	4b76      	ldr	r3, [pc, #472]	@ (8003c44 <plotter_process_jog_mode+0x248>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	701a      	strb	r2, [r3, #0]
            revtrajectoryActive = false;
 8003a6e:	4b76      	ldr	r3, [pc, #472]	@ (8003c48 <plotter_process_jog_mode+0x24c>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
        }
    }

    // Handle state transitions for A2B2_MODE
    if (joy_state == A2B2_MODE) {
 8003a74:	4b6f      	ldr	r3, [pc, #444]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d11a      	bne.n	8003ab2 <plotter_process_jog_mode+0xb6>
        if (b1) {
 8003a7c:	4b6e      	ldr	r3, [pc, #440]	@ (8003c38 <plotter_process_jog_mode+0x23c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d006      	beq.n	8003a92 <plotter_process_jog_mode+0x96>
            joy_state = A2B2_WRITING;
 8003a84:	4b6b      	ldr	r3, [pc, #428]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a86:	2205      	movs	r2, #5
 8003a88:	701a      	strb	r2, [r3, #0]
            writing_state = WRITE_IDLE;
 8003a8a:	4b70      	ldr	r3, [pc, #448]	@ (8003c4c <plotter_process_jog_mode+0x250>)
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	701a      	strb	r2, [r3, #0]
 8003a90:	e022      	b.n	8003ad8 <plotter_process_jog_mode+0xdc>
        } else if (b2) {
 8003a92:	4b6a      	ldr	r3, [pc, #424]	@ (8003c3c <plotter_process_jog_mode+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <plotter_process_jog_mode+0xa6>
            joy_state = A2B2_GOTO_HOME;
 8003a9a:	4b66      	ldr	r3, [pc, #408]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003a9c:	2206      	movs	r2, #6
 8003a9e:	701a      	strb	r2, [r3, #0]
 8003aa0:	e01a      	b.n	8003ad8 <plotter_process_jog_mode+0xdc>
        } else if (b4) {
 8003aa2:	4b67      	ldr	r3, [pc, #412]	@ (8003c40 <plotter_process_jog_mode+0x244>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d016      	beq.n	8003ad8 <plotter_process_jog_mode+0xdc>
            joy_state = A1B1_MODE;
 8003aaa:	4b62      	ldr	r3, [pc, #392]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	701a      	strb	r2, [r3, #0]
 8003ab0:	e012      	b.n	8003ad8 <plotter_process_jog_mode+0xdc>
        }
    }
    // Handle transitions back to A2B2_MODE
    else if ((joy_state == A2B2_WRITING && b2)
 8003ab2:	4b60      	ldr	r3, [pc, #384]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	2b05      	cmp	r3, #5
 8003ab8:	d103      	bne.n	8003ac2 <plotter_process_jog_mode+0xc6>
 8003aba:	4b60      	ldr	r3, [pc, #384]	@ (8003c3c <plotter_process_jog_mode+0x240>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d107      	bne.n	8003ad2 <plotter_process_jog_mode+0xd6>
            || (joy_state == A2B2_GOTO_HOME && b1)) {
 8003ac2:	4b5c      	ldr	r3, [pc, #368]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b06      	cmp	r3, #6
 8003ac8:	d106      	bne.n	8003ad8 <plotter_process_jog_mode+0xdc>
 8003aca:	4b5b      	ldr	r3, [pc, #364]	@ (8003c38 <plotter_process_jog_mode+0x23c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <plotter_process_jog_mode+0xdc>
        joy_state = A2B2_MODE;
 8003ad2:	4b58      	ldr	r3, [pc, #352]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	701a      	strb	r2, [r3, #0]
    }

    // Execute state-specific actions
    switch (joy_state) {
 8003ad8:	4b56      	ldr	r3, [pc, #344]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	3b03      	subs	r3, #3
 8003ade:	2b03      	cmp	r3, #3
 8003ae0:	f200 8198 	bhi.w	8003e14 <plotter_process_jog_mode+0x418>
 8003ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8003aec <plotter_process_jog_mode+0xf0>)
 8003ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aea:	bf00      	nop
 8003aec:	08003c81 	.word	0x08003c81
 8003af0:	08003afd 	.word	0x08003afd
 8003af4:	08003e0f 	.word	0x08003e0f
 8003af8:	08003e07 	.word	0x08003e07
        static uint8_t moving_point = 0;
        static bool moving_to_next = false;
        static bool first_entry = true;

        // If newly entered this state
        if (first_entry) {
 8003afc:	4b54      	ldr	r3, [pc, #336]	@ (8003c50 <plotter_process_jog_mode+0x254>)
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d008      	beq.n	8003b16 <plotter_process_jog_mode+0x11a>
            moving_point = 0;
 8003b04:	4b53      	ldr	r3, [pc, #332]	@ (8003c54 <plotter_process_jog_mode+0x258>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	701a      	strb	r2, [r3, #0]
            moving_to_next = true;
 8003b0a:	4b53      	ldr	r3, [pc, #332]	@ (8003c58 <plotter_process_jog_mode+0x25c>)
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	701a      	strb	r2, [r3, #0]
            first_entry = false;
 8003b10:	4b4f      	ldr	r3, [pc, #316]	@ (8003c50 <plotter_process_jog_mode+0x254>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	701a      	strb	r2, [r3, #0]
        }

        // Initialize or update trajectory for next point
        if (moving_to_next) {
 8003b16:	4b50      	ldr	r3, [pc, #320]	@ (8003c58 <plotter_process_jog_mode+0x25c>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d04e      	beq.n	8003bbc <plotter_process_jog_mode+0x1c0>
            // Check if we have any points to move to
            if (getNumberOfSetPoints() == 0) {
 8003b1e:	f000 fccd 	bl	80044bc <getNumberOfSetPoints>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d106      	bne.n	8003b36 <plotter_process_jog_mode+0x13a>
                // No points set, return to menu
                joy_state = A1B1_MODE;
 8003b28:	4b42      	ldr	r3, [pc, #264]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	701a      	strb	r2, [r3, #0]
                first_entry = true;
 8003b2e:	4b48      	ldr	r3, [pc, #288]	@ (8003c50 <plotter_process_jog_mode+0x254>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	701a      	strb	r2, [r3, #0]
                return;
 8003b34:	e180      	b.n	8003e38 <plotter_process_jog_mode+0x43c>
            }

            // Get register addresses for the current point
            uint16_t r_reg = getPointRegisterR(moving_point);
 8003b36:	4b47      	ldr	r3, [pc, #284]	@ (8003c54 <plotter_process_jog_mode+0x258>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 fc46 	bl	80043cc <getPointRegisterR>
 8003b40:	4603      	mov	r3, r0
 8003b42:	823b      	strh	r3, [r7, #16]
            uint16_t t_reg = getPointRegisterT(moving_point);
 8003b44:	4b43      	ldr	r3, [pc, #268]	@ (8003c54 <plotter_process_jog_mode+0x258>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fc7b 	bl	8004444 <getPointRegisterT>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	81fb      	strh	r3, [r7, #14]

            // Reset evaluation timers
            prisEva.t = 0.0f;
 8003b52:	4b42      	ldr	r3, [pc, #264]	@ (8003c5c <plotter_process_jog_mode+0x260>)
 8003b54:	f04f 0200 	mov.w	r2, #0
 8003b58:	60da      	str	r2, [r3, #12]
            prisEva.isFinised = false;
 8003b5a:	4b40      	ldr	r3, [pc, #256]	@ (8003c5c <plotter_process_jog_mode+0x260>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	741a      	strb	r2, [r3, #16]
            revEva.t = 0.0f;
 8003b60:	4b3f      	ldr	r3, [pc, #252]	@ (8003c60 <plotter_process_jog_mode+0x264>)
 8003b62:	f04f 0200 	mov.w	r2, #0
 8003b66:	60da      	str	r2, [r3, #12]
            revEva.isFinised = false;
 8003b68:	4b3d      	ldr	r3, [pc, #244]	@ (8003c60 <plotter_process_jog_mode+0x264>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	741a      	strb	r2, [r3, #16]

            // Set initial positions and targets
            pris_initial_p = prismatic_encoder.mm;
 8003b6e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c64 <plotter_process_jog_mode+0x268>)
 8003b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b72:	4a3d      	ldr	r2, [pc, #244]	@ (8003c68 <plotter_process_jog_mode+0x26c>)
 8003b74:	6013      	str	r3, [r2, #0]
            rev_initial_p = revolute_encoder.rads;
 8003b76:	4b3d      	ldr	r3, [pc, #244]	@ (8003c6c <plotter_process_jog_mode+0x270>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7a:	4a3d      	ldr	r2, [pc, #244]	@ (8003c70 <plotter_process_jog_mode+0x274>)
 8003b7c:	6013      	str	r3, [r2, #0]
            pris_target_p = registerFrame[r_reg].U16;
 8003b7e:	8a3b      	ldrh	r3, [r7, #16]
 8003b80:	4a3c      	ldr	r2, [pc, #240]	@ (8003c74 <plotter_process_jog_mode+0x278>)
 8003b82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b86:	ee07 3a90 	vmov	s15, r3
 8003b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c78 <plotter_process_jog_mode+0x27c>)
 8003b90:	edc3 7a00 	vstr	s15, [r3]
            rev_target_p = registerFrame[t_reg].U16;
 8003b94:	89fb      	ldrh	r3, [r7, #14]
 8003b96:	4a37      	ldr	r2, [pc, #220]	@ (8003c74 <plotter_process_jog_mode+0x278>)
 8003b98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b9c:	ee07 3a90 	vmov	s15, r3
 8003ba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ba4:	4b35      	ldr	r3, [pc, #212]	@ (8003c7c <plotter_process_jog_mode+0x280>)
 8003ba6:	edc3 7a00 	vstr	s15, [r3]

            // Activate trajectories
            pristrajectoryActive = true;
 8003baa:	4b26      	ldr	r3, [pc, #152]	@ (8003c44 <plotter_process_jog_mode+0x248>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]
            revtrajectoryActive = true;
 8003bb0:	4b25      	ldr	r3, [pc, #148]	@ (8003c48 <plotter_process_jog_mode+0x24c>)
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	701a      	strb	r2, [r3, #0]

            moving_to_next = false;
 8003bb6:	4b28      	ldr	r3, [pc, #160]	@ (8003c58 <plotter_process_jog_mode+0x25c>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	701a      	strb	r2, [r3, #0]
        }

        // Check if reached current target point (both trajectories complete)
        if (!pristrajectoryActive && !revtrajectoryActive) {
 8003bbc:	4b21      	ldr	r3, [pc, #132]	@ (8003c44 <plotter_process_jog_mode+0x248>)
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	f083 0301 	eor.w	r3, r3, #1
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d01f      	beq.n	8003c0a <plotter_process_jog_mode+0x20e>
 8003bca:	4b1f      	ldr	r3, [pc, #124]	@ (8003c48 <plotter_process_jog_mode+0x24c>)
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	f083 0301 	eor.w	r3, r3, #1
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d018      	beq.n	8003c0a <plotter_process_jog_mode+0x20e>
            // Move to next point
            moving_point++;
 8003bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8003c54 <plotter_process_jog_mode+0x258>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	3301      	adds	r3, #1
 8003bde:	b2da      	uxtb	r2, r3
 8003be0:	4b1c      	ldr	r3, [pc, #112]	@ (8003c54 <plotter_process_jog_mode+0x258>)
 8003be2:	701a      	strb	r2, [r3, #0]

            // Check if we've completed all points
            if (moving_point >= getNumberOfSetPoints()) {
 8003be4:	f000 fc6a 	bl	80044bc <getNumberOfSetPoints>
 8003be8:	4603      	mov	r3, r0
 8003bea:	461a      	mov	r2, r3
 8003bec:	4b19      	ldr	r3, [pc, #100]	@ (8003c54 <plotter_process_jog_mode+0x258>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d806      	bhi.n	8003c02 <plotter_process_jog_mode+0x206>
                // Reset and return to menu
                joy_state = A1B1_MODE;
 8003bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	701a      	strb	r2, [r3, #0]
                first_entry = true;
 8003bfa:	4b15      	ldr	r3, [pc, #84]	@ (8003c50 <plotter_process_jog_mode+0x254>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	701a      	strb	r2, [r3, #0]
            if (moving_point >= getNumberOfSetPoints()) {
 8003c00:	e005      	b.n	8003c0e <plotter_process_jog_mode+0x212>
            } else {
                // Prepare to move to next point
                moving_to_next = true;
 8003c02:	4b15      	ldr	r3, [pc, #84]	@ (8003c58 <plotter_process_jog_mode+0x25c>)
 8003c04:	2201      	movs	r2, #1
 8003c06:	701a      	strb	r2, [r3, #0]
            if (moving_point >= getNumberOfSetPoints()) {
 8003c08:	e001      	b.n	8003c0e <plotter_process_jog_mode+0x212>
            }
        } else {
            // Update trajectories and apply control
            plotter_process_trajectory_control();
 8003c0a:	f000 facd 	bl	80041a8 <plotter_process_trajectory_control>
        }

        // Handle manual exit
        if (b1) {
 8003c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c38 <plotter_process_jog_mode+0x23c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f000 810d 	beq.w	8003e32 <plotter_process_jog_mode+0x436>
            pristrajectoryActive = false;
 8003c18:	4b0a      	ldr	r3, [pc, #40]	@ (8003c44 <plotter_process_jog_mode+0x248>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	701a      	strb	r2, [r3, #0]
            revtrajectoryActive = false;
 8003c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c48 <plotter_process_jog_mode+0x24c>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	701a      	strb	r2, [r3, #0]
            joy_state = A1B1_MODE;
 8003c24:	4b03      	ldr	r3, [pc, #12]	@ (8003c34 <plotter_process_jog_mode+0x238>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	701a      	strb	r2, [r3, #0]
            first_entry = true;
 8003c2a:	4b09      	ldr	r3, [pc, #36]	@ (8003c50 <plotter_process_jog_mode+0x254>)
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	701a      	strb	r2, [r3, #0]
        }
    } break;
 8003c30:	e0ff      	b.n	8003e32 <plotter_process_jog_mode+0x436>
 8003c32:	bf00      	nop
 8003c34:	200002ec 	.word	0x200002ec
 8003c38:	200017a8 	.word	0x200017a8
 8003c3c:	200017ac 	.word	0x200017ac
 8003c40:	200017b4 	.word	0x200017b4
 8003c44:	20000500 	.word	0x20000500
 8003c48:	20000558 	.word	0x20000558
 8003c4c:	200002eb 	.word	0x200002eb
 8003c50:	200002e8 	.word	0x200002e8
 8003c54:	20000588 	.word	0x20000588
 8003c58:	20000589 	.word	0x20000589
 8003c5c:	200004ec 	.word	0x200004ec
 8003c60:	20000544 	.word	0x20000544
 8003c64:	20000628 	.word	0x20000628
 8003c68:	20000504 	.word	0x20000504
 8003c6c:	20000684 	.word	0x20000684
 8003c70:	2000055c 	.word	0x2000055c
 8003c74:	20001610 	.word	0x20001610
 8003c78:	20000508 	.word	0x20000508
 8003c7c:	20000560 	.word	0x20000560

    case A1B1_SETPOINT: {
        // Use joystick for positioning
        float pris_joy = joystick_y * 3500.0f;  // Scale to motor range
 8003c80:	4b6f      	ldr	r3, [pc, #444]	@ (8003e40 <plotter_process_jog_mode+0x444>)
 8003c82:	edd3 7a00 	vldr	s15, [r3]
 8003c86:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8003e44 <plotter_process_jog_mode+0x448>
 8003c8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c8e:	edc7 7a02 	vstr	s15, [r7, #8]
        float rev_joy = joystick_x * 3500.0f;
 8003c92:	4b6d      	ldr	r3, [pc, #436]	@ (8003e48 <plotter_process_jog_mode+0x44c>)
 8003c94:	edd3 7a00 	vldr	s15, [r3]
 8003c98:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8003e44 <plotter_process_jog_mode+0x448>
 8003c9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ca0:	edc7 7a01 	vstr	s15, [r7, #4]

        // Apply motor commands for joystick control
        MDXX_set_range(&prismatic_motor, 2000, pris_joy);
 8003ca4:	edd7 0a02 	vldr	s1, [r7, #8]
 8003ca8:	ed9f 0a68 	vldr	s0, [pc, #416]	@ 8003e4c <plotter_process_jog_mode+0x450>
 8003cac:	4868      	ldr	r0, [pc, #416]	@ (8003e50 <plotter_process_jog_mode+0x454>)
 8003cae:	f7fd faff 	bl	80012b0 <MDXX_set_range>
        MDXX_set_range(&revolute_motor, 2000, rev_joy);
 8003cb2:	edd7 0a01 	vldr	s1, [r7, #4]
 8003cb6:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 8003e4c <plotter_process_jog_mode+0x450>
 8003cba:	4866      	ldr	r0, [pc, #408]	@ (8003e54 <plotter_process_jog_mode+0x458>)
 8003cbc:	f7fd faf8 	bl	80012b0 <MDXX_set_range>

        // When b1 is pressed, save the current position
        if (b1) {
 8003cc0:	4b65      	ldr	r3, [pc, #404]	@ (8003e58 <plotter_process_jog_mode+0x45c>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f000 80b6 	beq.w	8003e36 <plotter_process_jog_mode+0x43a>
            // Determine which point to set based on current state
            uint16_t r_reg = 0, t_reg = 0;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	82fb      	strh	r3, [r7, #22]
 8003cce:	2300      	movs	r3, #0
 8003cd0:	82bb      	strh	r3, [r7, #20]
            uint8_t point_index = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	74fb      	strb	r3, [r7, #19]

            // Convert enum to numerical index
            if (setpoint_state == NO_POINT_SET || setpoint_state == POINT_IDLE)
 8003cd6:	4b61      	ldr	r3, [pc, #388]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <plotter_process_jog_mode+0x2ea>
 8003cde:	4b5f      	ldr	r3, [pc, #380]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2b0b      	cmp	r3, #11
 8003ce4:	d102      	bne.n	8003cec <plotter_process_jog_mode+0x2f0>
                point_index = 0;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	74fb      	strb	r3, [r7, #19]
 8003cea:	e009      	b.n	8003d00 <plotter_process_jog_mode+0x304>
            else if (setpoint_state == POINT_10_SET)
 8003cec:	4b5b      	ldr	r3, [pc, #364]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	2b0a      	cmp	r3, #10
 8003cf2:	d102      	bne.n	8003cfa <plotter_process_jog_mode+0x2fe>
                point_index = 9;  // Max index
 8003cf4:	2309      	movs	r3, #9
 8003cf6:	74fb      	strb	r3, [r7, #19]
 8003cf8:	e002      	b.n	8003d00 <plotter_process_jog_mode+0x304>
            else
                point_index = (uint8_t) setpoint_state;
 8003cfa:	4b58      	ldr	r3, [pc, #352]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	74fb      	strb	r3, [r7, #19]

            // Map index to register addresses
            switch (point_index) {
 8003d00:	7cfb      	ldrb	r3, [r7, #19]
 8003d02:	2b09      	cmp	r3, #9
 8003d04:	d866      	bhi.n	8003dd4 <plotter_process_jog_mode+0x3d8>
 8003d06:	a201      	add	r2, pc, #4	@ (adr r2, 8003d0c <plotter_process_jog_mode+0x310>)
 8003d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0c:	08003d35 	.word	0x08003d35
 8003d10:	08003d45 	.word	0x08003d45
 8003d14:	08003d55 	.word	0x08003d55
 8003d18:	08003d65 	.word	0x08003d65
 8003d1c:	08003d75 	.word	0x08003d75
 8003d20:	08003d85 	.word	0x08003d85
 8003d24:	08003d95 	.word	0x08003d95
 8003d28:	08003da5 	.word	0x08003da5
 8003d2c:	08003db5 	.word	0x08003db5
 8003d30:	08003dc5 	.word	0x08003dc5
            case 0:
                r_reg = Target_PosR_1;
 8003d34:	2320      	movs	r3, #32
 8003d36:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_1;
 8003d38:	2321      	movs	r3, #33	@ 0x21
 8003d3a:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_1_SET;
 8003d3c:	4b47      	ldr	r3, [pc, #284]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003d3e:	2201      	movs	r2, #1
 8003d40:	701a      	strb	r2, [r3, #0]
                break;
 8003d42:	e047      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 1:
                r_reg = Target_PosR_2;
 8003d44:	2322      	movs	r3, #34	@ 0x22
 8003d46:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_2;
 8003d48:	2323      	movs	r3, #35	@ 0x23
 8003d4a:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_2_SET;
 8003d4c:	4b43      	ldr	r3, [pc, #268]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003d4e:	2202      	movs	r2, #2
 8003d50:	701a      	strb	r2, [r3, #0]
                break;
 8003d52:	e03f      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 2:
                r_reg = Target_PosR_3;
 8003d54:	2324      	movs	r3, #36	@ 0x24
 8003d56:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_3;
 8003d58:	2325      	movs	r3, #37	@ 0x25
 8003d5a:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_3_SET;
 8003d5c:	4b3f      	ldr	r3, [pc, #252]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003d5e:	2203      	movs	r2, #3
 8003d60:	701a      	strb	r2, [r3, #0]
                break;
 8003d62:	e037      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 3:
                r_reg = Target_PosR_4;
 8003d64:	2326      	movs	r3, #38	@ 0x26
 8003d66:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_4;
 8003d68:	2327      	movs	r3, #39	@ 0x27
 8003d6a:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_4_SET;
 8003d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003d6e:	2204      	movs	r2, #4
 8003d70:	701a      	strb	r2, [r3, #0]
                break;
 8003d72:	e02f      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 4:
                r_reg = Target_PosR_5;
 8003d74:	2328      	movs	r3, #40	@ 0x28
 8003d76:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_5;
 8003d78:	2329      	movs	r3, #41	@ 0x29
 8003d7a:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_5_SET;
 8003d7c:	4b37      	ldr	r3, [pc, #220]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003d7e:	2205      	movs	r2, #5
 8003d80:	701a      	strb	r2, [r3, #0]
                break;
 8003d82:	e027      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 5:
                r_reg = Target_PosR_6;
 8003d84:	2330      	movs	r3, #48	@ 0x30
 8003d86:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_6;
 8003d88:	2331      	movs	r3, #49	@ 0x31
 8003d8a:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_6_SET;
 8003d8c:	4b33      	ldr	r3, [pc, #204]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003d8e:	2206      	movs	r2, #6
 8003d90:	701a      	strb	r2, [r3, #0]
                break;
 8003d92:	e01f      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 6:
                r_reg = Target_PosR_7;
 8003d94:	2332      	movs	r3, #50	@ 0x32
 8003d96:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_7;
 8003d98:	2333      	movs	r3, #51	@ 0x33
 8003d9a:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_7_SET;
 8003d9c:	4b2f      	ldr	r3, [pc, #188]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003d9e:	2207      	movs	r2, #7
 8003da0:	701a      	strb	r2, [r3, #0]
                break;
 8003da2:	e017      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 7:
                r_reg = Target_PosR_8;
 8003da4:	2334      	movs	r3, #52	@ 0x34
 8003da6:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_8;
 8003da8:	2335      	movs	r3, #53	@ 0x35
 8003daa:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_8_SET;
 8003dac:	4b2b      	ldr	r3, [pc, #172]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003dae:	2208      	movs	r2, #8
 8003db0:	701a      	strb	r2, [r3, #0]
                break;
 8003db2:	e00f      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 8:
                r_reg = Target_PosR_9;
 8003db4:	2336      	movs	r3, #54	@ 0x36
 8003db6:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_9;
 8003db8:	2337      	movs	r3, #55	@ 0x37
 8003dba:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_9_SET;
 8003dbc:	4b27      	ldr	r3, [pc, #156]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003dbe:	2209      	movs	r2, #9
 8003dc0:	701a      	strb	r2, [r3, #0]
                break;
 8003dc2:	e007      	b.n	8003dd4 <plotter_process_jog_mode+0x3d8>
            case 9:
                r_reg = Target_PosR_10;
 8003dc4:	2338      	movs	r3, #56	@ 0x38
 8003dc6:	82fb      	strh	r3, [r7, #22]
                t_reg = Target_PosT_10;
 8003dc8:	2339      	movs	r3, #57	@ 0x39
 8003dca:	82bb      	strh	r3, [r7, #20]
                setpoint_state = POINT_10_SET;
 8003dcc:	4b23      	ldr	r3, [pc, #140]	@ (8003e5c <plotter_process_jog_mode+0x460>)
 8003dce:	220a      	movs	r2, #10
 8003dd0:	701a      	strb	r2, [r3, #0]
                break;
 8003dd2:	bf00      	nop
            }

            // Save current position to the registers
            registerFrame[r_reg].U16 = (uint16_t) prismatic_encoder.mm;
 8003dd4:	4b22      	ldr	r3, [pc, #136]	@ (8003e60 <plotter_process_jog_mode+0x464>)
 8003dd6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003dda:	8afb      	ldrh	r3, [r7, #22]
 8003ddc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003de0:	ee17 2a90 	vmov	r2, s15
 8003de4:	b291      	uxth	r1, r2
 8003de6:	4a1f      	ldr	r2, [pc, #124]	@ (8003e64 <plotter_process_jog_mode+0x468>)
 8003de8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            registerFrame[t_reg].U16 = (uint16_t) revolute_encoder.rads;
 8003dec:	4b1e      	ldr	r3, [pc, #120]	@ (8003e68 <plotter_process_jog_mode+0x46c>)
 8003dee:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003df2:	8abb      	ldrh	r3, [r7, #20]
 8003df4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003df8:	ee17 2a90 	vmov	r2, s15
 8003dfc:	b291      	uxth	r1, r2
 8003dfe:	4a19      	ldr	r2, [pc, #100]	@ (8003e64 <plotter_process_jog_mode+0x468>)
 8003e00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        }
    } break;
 8003e04:	e017      	b.n	8003e36 <plotter_process_jog_mode+0x43a>

    case A2B2_GOTO_HOME:
        // Transition to home state
        rs_current_state = RS_RETURN_TO_HOME;
 8003e06:	4b19      	ldr	r3, [pc, #100]	@ (8003e6c <plotter_process_jog_mode+0x470>)
 8003e08:	2204      	movs	r2, #4
 8003e0a:	701a      	strb	r2, [r3, #0]
        break;
 8003e0c:	e014      	b.n	8003e38 <plotter_process_jog_mode+0x43c>

    case A2B2_WRITING:
        plotter_process_writing_state();
 8003e0e:	f000 f831 	bl	8003e74 <plotter_process_writing_state>
        break;
 8003e12:	e011      	b.n	8003e38 <plotter_process_jog_mode+0x43c>

    default:
        // Stop motors in other states
        MDXX_set_range(&prismatic_motor, 2000, 0);
 8003e14:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8003e70 <plotter_process_jog_mode+0x474>
 8003e18:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8003e4c <plotter_process_jog_mode+0x450>
 8003e1c:	480c      	ldr	r0, [pc, #48]	@ (8003e50 <plotter_process_jog_mode+0x454>)
 8003e1e:	f7fd fa47 	bl	80012b0 <MDXX_set_range>
        MDXX_set_range(&revolute_motor, 2000, 0);
 8003e22:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8003e70 <plotter_process_jog_mode+0x474>
 8003e26:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8003e4c <plotter_process_jog_mode+0x450>
 8003e2a:	480a      	ldr	r0, [pc, #40]	@ (8003e54 <plotter_process_jog_mode+0x458>)
 8003e2c:	f7fd fa40 	bl	80012b0 <MDXX_set_range>
        break;
 8003e30:	e002      	b.n	8003e38 <plotter_process_jog_mode+0x43c>
    } break;
 8003e32:	bf00      	nop
 8003e34:	e000      	b.n	8003e38 <plotter_process_jog_mode+0x43c>
    } break;
 8003e36:	bf00      	nop
    }
}
 8003e38:	3718      	adds	r7, #24
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	200017a4 	.word	0x200017a4
 8003e44:	455ac000 	.word	0x455ac000
 8003e48:	200017a0 	.word	0x200017a0
 8003e4c:	44fa0000 	.word	0x44fa0000
 8003e50:	20000590 	.word	0x20000590
 8003e54:	200005dc 	.word	0x200005dc
 8003e58:	200017a8 	.word	0x200017a8
 8003e5c:	200002e9 	.word	0x200002e9
 8003e60:	20000628 	.word	0x20000628
 8003e64:	20001610 	.word	0x20001610
 8003e68:	20000684 	.word	0x20000684
 8003e6c:	2000058b 	.word	0x2000058b
 8003e70:	00000000 	.word	0x00000000

08003e74 <plotter_process_writing_state>:

void plotter_process_writing_state() {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
	// Do nothing in writing state
	// Reset motors to ensure safety
	MDXX_set_range(&prismatic_motor, 2000, 0);
 8003e78:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8003ea8 <plotter_process_writing_state+0x34>
 8003e7c:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8003eac <plotter_process_writing_state+0x38>
 8003e80:	480b      	ldr	r0, [pc, #44]	@ (8003eb0 <plotter_process_writing_state+0x3c>)
 8003e82:	f7fd fa15 	bl	80012b0 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 8003e86:	eddf 0a08 	vldr	s1, [pc, #32]	@ 8003ea8 <plotter_process_writing_state+0x34>
 8003e8a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003eac <plotter_process_writing_state+0x38>
 8003e8e:	4809      	ldr	r0, [pc, #36]	@ (8003eb4 <plotter_process_writing_state+0x40>)
 8003e90:	f7fd fa0e 	bl	80012b0 <MDXX_set_range>

	// Just set writing state to complete if it's in WRITE_IDLE
	if (writing_state == WRITE_IDLE) {
 8003e94:	4b08      	ldr	r3, [pc, #32]	@ (8003eb8 <plotter_process_writing_state+0x44>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d102      	bne.n	8003ea2 <plotter_process_writing_state+0x2e>
		writing_state = WRITE_COMPLETE;
 8003e9c:	4b06      	ldr	r3, [pc, #24]	@ (8003eb8 <plotter_process_writing_state+0x44>)
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	701a      	strb	r2, [r3, #0]
	}
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	00000000 	.word	0x00000000
 8003eac:	44fa0000 	.word	0x44fa0000
 8003eb0:	20000590 	.word	0x20000590
 8003eb4:	200005dc 	.word	0x200005dc
 8003eb8:	200002eb 	.word	0x200002eb

08003ebc <plotter_process_moving_mode>:

void plotter_process_moving_mode() {
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
	// Implement moving mode state machine based on MovingThroghPointState
	switch (moving_state) {
 8003ec2:	4b4f      	ldr	r3, [pc, #316]	@ (8004000 <plotter_process_moving_mode+0x144>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	f200 8096 	bhi.w	8003ff8 <plotter_process_moving_mode+0x13c>
 8003ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ed4 <plotter_process_moving_mode+0x18>)
 8003ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed2:	bf00      	nop
 8003ed4:	08003ee9 	.word	0x08003ee9
 8003ed8:	08003f99 	.word	0x08003f99
 8003edc:	08003fad 	.word	0x08003fad
 8003ee0:	08003fc1 	.word	0x08003fc1
 8003ee4:	08003fd5 	.word	0x08003fd5
	case MOVING_GO_TO_POINT:
		// Initialize trajectory if not active
		if (!pristrajectoryActive && !revtrajectoryActive) {
 8003ee8:	4b46      	ldr	r3, [pc, #280]	@ (8004004 <plotter_process_moving_mode+0x148>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	f083 0301 	eor.w	r3, r3, #1
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d028      	beq.n	8003f48 <plotter_process_moving_mode+0x8c>
 8003ef6:	4b44      	ldr	r3, [pc, #272]	@ (8004008 <plotter_process_moving_mode+0x14c>)
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	f083 0301 	eor.w	r3, r3, #1
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d021      	beq.n	8003f48 <plotter_process_moving_mode+0x8c>
			pris_initial_p = prismatic_encoder.mm;
 8003f04:	4b41      	ldr	r3, [pc, #260]	@ (800400c <plotter_process_moving_mode+0x150>)
 8003f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f08:	4a41      	ldr	r2, [pc, #260]	@ (8004010 <plotter_process_moving_mode+0x154>)
 8003f0a:	6013      	str	r3, [r2, #0]
			rev_initial_p = revolute_encoder.rads;
 8003f0c:	4b41      	ldr	r3, [pc, #260]	@ (8004014 <plotter_process_moving_mode+0x158>)
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f10:	4a41      	ldr	r2, [pc, #260]	@ (8004018 <plotter_process_moving_mode+0x15c>)
 8003f12:	6013      	str	r3, [r2, #0]
			pris_target_p = registerFrame[Goal_R].U16;
 8003f14:	4b41      	ldr	r3, [pc, #260]	@ (800401c <plotter_process_moving_mode+0x160>)
 8003f16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003f1a:	ee07 3a90 	vmov	s15, r3
 8003f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f22:	4b3f      	ldr	r3, [pc, #252]	@ (8004020 <plotter_process_moving_mode+0x164>)
 8003f24:	edc3 7a00 	vstr	s15, [r3]
			rev_target_p = registerFrame[Goal_Theta].U16;
 8003f28:	4b3c      	ldr	r3, [pc, #240]	@ (800401c <plotter_process_moving_mode+0x160>)
 8003f2a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003f2e:	ee07 3a90 	vmov	s15, r3
 8003f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f36:	4b3b      	ldr	r3, [pc, #236]	@ (8004024 <plotter_process_moving_mode+0x168>)
 8003f38:	edc3 7a00 	vstr	s15, [r3]
			pristrajectoryActive = true;
 8003f3c:	4b31      	ldr	r3, [pc, #196]	@ (8004004 <plotter_process_moving_mode+0x148>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	701a      	strb	r2, [r3, #0]
			revtrajectoryActive = true;
 8003f42:	4b31      	ldr	r3, [pc, #196]	@ (8004008 <plotter_process_moving_mode+0x14c>)
 8003f44:	2201      	movs	r2, #1
 8003f46:	701a      	strb	r2, [r3, #0]
		}

		// Check if target reached
		float pos_threshold = 0.5f;
 8003f48:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8003f4c:	607b      	str	r3, [r7, #4]
		if (fabs(pris_pos_error) < pos_threshold
 8003f4e:	4b36      	ldr	r3, [pc, #216]	@ (8004028 <plotter_process_moving_mode+0x16c>)
 8003f50:	edd3 7a00 	vldr	s15, [r3]
 8003f54:	eef0 7ae7 	vabs.f32	s15, s15
 8003f58:	ed97 7a01 	vldr	s14, [r7, #4]
 8003f5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f64:	dd15      	ble.n	8003f92 <plotter_process_moving_mode+0xd6>
				&& fabs(rev_pos_error) < pos_threshold) {
 8003f66:	4b31      	ldr	r3, [pc, #196]	@ (800402c <plotter_process_moving_mode+0x170>)
 8003f68:	edd3 7a00 	vldr	s15, [r3]
 8003f6c:	eef0 7ae7 	vabs.f32	s15, s15
 8003f70:	ed97 7a01 	vldr	s14, [r7, #4]
 8003f74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f7c:	dd09      	ble.n	8003f92 <plotter_process_moving_mode+0xd6>
			moving_state = MOVING_DOWN;
 8003f7e:	4b20      	ldr	r3, [pc, #128]	@ (8004000 <plotter_process_moving_mode+0x144>)
 8003f80:	2201      	movs	r2, #1
 8003f82:	701a      	strb	r2, [r3, #0]
			// Stop trajectories temporarily
			pristrajectoryActive = false;
 8003f84:	4b1f      	ldr	r3, [pc, #124]	@ (8004004 <plotter_process_moving_mode+0x148>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	701a      	strb	r2, [r3, #0]
			revtrajectoryActive = false;
 8003f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8004008 <plotter_process_moving_mode+0x14c>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	701a      	strb	r2, [r3, #0]
		} else {
			// Update trajectories and apply control
			plotter_process_trajectory_control();
		}
		break;
 8003f90:	e032      	b.n	8003ff8 <plotter_process_moving_mode+0x13c>
			plotter_process_trajectory_control();
 8003f92:	f000 f909 	bl	80041a8 <plotter_process_trajectory_control>
		break;
 8003f96:	e02f      	b.n	8003ff8 <plotter_process_moving_mode+0x13c>

	case MOVING_DOWN:
		// Lower pen at target position
		plotter_pen_down();
 8003f98:	f000 fff4 	bl	8004f84 <plotter_pen_down>
		// Wait for pen to complete movement
		if (servo_state == PEN_DOWN) {
 8003f9c:	4b24      	ldr	r3, [pc, #144]	@ (8004030 <plotter_process_moving_mode+0x174>)
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d126      	bne.n	8003ff2 <plotter_process_moving_mode+0x136>
			moving_state = MOVING_UP;
 8003fa4:	4b16      	ldr	r3, [pc, #88]	@ (8004000 <plotter_process_moving_mode+0x144>)
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	701a      	strb	r2, [r3, #0]
		}
		break;
 8003faa:	e022      	b.n	8003ff2 <plotter_process_moving_mode+0x136>

	case MOVING_UP:
		// Raise pen after touching point
		plotter_pen_up();
 8003fac:	f000 ffda 	bl	8004f64 <plotter_pen_up>
		// Wait for pen to complete movement
		if (servo_state == PEN_UP) {
 8003fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8004030 <plotter_process_moving_mode+0x174>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d11e      	bne.n	8003ff6 <plotter_process_moving_mode+0x13a>
			moving_state = MOVING_COMPLETE;
 8003fb8:	4b11      	ldr	r3, [pc, #68]	@ (8004000 <plotter_process_moving_mode+0x144>)
 8003fba:	2203      	movs	r2, #3
 8003fbc:	701a      	strb	r2, [r3, #0]
		}
		break;
 8003fbe:	e01a      	b.n	8003ff6 <plotter_process_moving_mode+0x13a>

	case MOVING_COMPLETE:
		// Motion complete, return to idle
		rs_current_state = RS_IDLE;
 8003fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8004034 <plotter_process_moving_mode+0x178>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	701a      	strb	r2, [r3, #0]
		moving_state = MOVING_IDLE;
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004000 <plotter_process_moving_mode+0x144>)
 8003fc8:	2204      	movs	r2, #4
 8003fca:	701a      	strb	r2, [r3, #0]

		// Notify base system
		registerFrame[R_Theta_Status].U16 = 0;
 8003fcc:	4b13      	ldr	r3, [pc, #76]	@ (800401c <plotter_process_moving_mode+0x160>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	841a      	strh	r2, [r3, #32]
		break;
 8003fd2:	e011      	b.n	8003ff8 <plotter_process_moving_mode+0x13c>

	case MOVING_IDLE:
		// Stop motors
		MDXX_set_range(&prismatic_motor, 2000, 0);
 8003fd4:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8004038 <plotter_process_moving_mode+0x17c>
 8003fd8:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 800403c <plotter_process_moving_mode+0x180>
 8003fdc:	4818      	ldr	r0, [pc, #96]	@ (8004040 <plotter_process_moving_mode+0x184>)
 8003fde:	f7fd f967 	bl	80012b0 <MDXX_set_range>
		MDXX_set_range(&revolute_motor, 2000, 0);
 8003fe2:	eddf 0a15 	vldr	s1, [pc, #84]	@ 8004038 <plotter_process_moving_mode+0x17c>
 8003fe6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800403c <plotter_process_moving_mode+0x180>
 8003fea:	4816      	ldr	r0, [pc, #88]	@ (8004044 <plotter_process_moving_mode+0x188>)
 8003fec:	f7fd f960 	bl	80012b0 <MDXX_set_range>
		break;
 8003ff0:	e002      	b.n	8003ff8 <plotter_process_moving_mode+0x13c>
		break;
 8003ff2:	bf00      	nop
 8003ff4:	e000      	b.n	8003ff8 <plotter_process_moving_mode+0x13c>
		break;
 8003ff6:	bf00      	nop
	}
}
 8003ff8:	bf00      	nop
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	200002ea 	.word	0x200002ea
 8004004:	20000500 	.word	0x20000500
 8004008:	20000558 	.word	0x20000558
 800400c:	20000628 	.word	0x20000628
 8004010:	20000504 	.word	0x20000504
 8004014:	20000684 	.word	0x20000684
 8004018:	2000055c 	.word	0x2000055c
 800401c:	20001610 	.word	0x20001610
 8004020:	20000508 	.word	0x20000508
 8004024:	20000560 	.word	0x20000560
 8004028:	20000518 	.word	0x20000518
 800402c:	20000570 	.word	0x20000570
 8004030:	2000058c 	.word	0x2000058c
 8004034:	2000058b 	.word	0x2000058b
 8004038:	00000000 	.word	0x00000000
 800403c:	44fa0000 	.word	0x44fa0000
 8004040:	20000590 	.word	0x20000590
 8004044:	200005dc 	.word	0x200005dc

08004048 <plotter_process_return_to_home>:

void plotter_process_return_to_home() {
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
	// First ensure pen is up
	if (servo_state != PEN_UP) {
 800404c:	4b2d      	ldr	r3, [pc, #180]	@ (8004104 <plotter_process_return_to_home+0xbc>)
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	2b02      	cmp	r3, #2
 8004052:	d002      	beq.n	800405a <plotter_process_return_to_home+0x12>
		plotter_pen_up();
 8004054:	f000 ff86 	bl	8004f64 <plotter_pen_up>
		return;
 8004058:	e053      	b.n	8004102 <plotter_process_return_to_home+0xba>
	}

	// Home revolute axis first
	if (revolute_state != RP_AT_HOME_POSITION) {
 800405a:	4b2b      	ldr	r3, [pc, #172]	@ (8004108 <plotter_process_return_to_home+0xc0>)
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d01f      	beq.n	80040a2 <plotter_process_return_to_home+0x5a>
		revolute_state = RP_GOING_HOME;
 8004062:	4b29      	ldr	r3, [pc, #164]	@ (8004108 <plotter_process_return_to_home+0xc0>)
 8004064:	2201      	movs	r2, #1
 8004066:	701a      	strb	r2, [r3, #0]

		// Move revolute axis until proximity sensor triggered
		MDXX_set_range(&prismatic_motor, 2000, 0);
 8004068:	eddf 0a28 	vldr	s1, [pc, #160]	@ 800410c <plotter_process_return_to_home+0xc4>
 800406c:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8004110 <plotter_process_return_to_home+0xc8>
 8004070:	4828      	ldr	r0, [pc, #160]	@ (8004114 <plotter_process_return_to_home+0xcc>)
 8004072:	f7fd f91d 	bl	80012b0 <MDXX_set_range>
		MDXX_set_range(&revolute_motor, 2000, 1000);
 8004076:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8004118 <plotter_process_return_to_home+0xd0>
 800407a:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8004110 <plotter_process_return_to_home+0xc8>
 800407e:	4827      	ldr	r0, [pc, #156]	@ (800411c <plotter_process_return_to_home+0xd4>)
 8004080:	f7fd f916 	bl	80012b0 <MDXX_set_range>

		// Check if home reached
		if (prox) {
 8004084:	4b26      	ldr	r3, [pc, #152]	@ (8004120 <plotter_process_return_to_home+0xd8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d03a      	beq.n	8004102 <plotter_process_return_to_home+0xba>
			revolute_state = RP_AT_HOME_POSITION;
 800408c:	4b1e      	ldr	r3, [pc, #120]	@ (8004108 <plotter_process_return_to_home+0xc0>)
 800408e:	2200      	movs	r2, #0
 8004090:	701a      	strb	r2, [r3, #0]
			MDXX_set_range(&revolute_motor, 2000, 0);
 8004092:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 800410c <plotter_process_return_to_home+0xc4>
 8004096:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8004110 <plotter_process_return_to_home+0xc8>
 800409a:	4820      	ldr	r0, [pc, #128]	@ (800411c <plotter_process_return_to_home+0xd4>)
 800409c:	f7fd f908 	bl	80012b0 <MDXX_set_range>
 80040a0:	e02f      	b.n	8004102 <plotter_process_return_to_home+0xba>
		}
	}
	// Then home prismatic axis if revolute is done
	else if (prismatic_state != PP_AT_TOP_END_POSITION) {
 80040a2:	4b20      	ldr	r3, [pc, #128]	@ (8004124 <plotter_process_return_to_home+0xdc>)
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d01f      	beq.n	80040ea <plotter_process_return_to_home+0xa2>
		prismatic_state = PP_GOING_TOP_END;
 80040aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004124 <plotter_process_return_to_home+0xdc>)
 80040ac:	2203      	movs	r2, #3
 80040ae:	701a      	strb	r2, [r3, #0]

		// Move prismatic upward
		MDXX_set_range(&prismatic_motor, 2000, 1000);
 80040b0:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8004118 <plotter_process_return_to_home+0xd0>
 80040b4:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8004110 <plotter_process_return_to_home+0xc8>
 80040b8:	4816      	ldr	r0, [pc, #88]	@ (8004114 <plotter_process_return_to_home+0xcc>)
 80040ba:	f7fd f8f9 	bl	80012b0 <MDXX_set_range>
		MDXX_set_range(&revolute_motor, 2000, 0);
 80040be:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800410c <plotter_process_return_to_home+0xc4>
 80040c2:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8004110 <plotter_process_return_to_home+0xc8>
 80040c6:	4815      	ldr	r0, [pc, #84]	@ (800411c <plotter_process_return_to_home+0xd4>)
 80040c8:	f7fd f8f2 	bl	80012b0 <MDXX_set_range>

		// Check if top position reached
		if (up_photo) {
 80040cc:	4b16      	ldr	r3, [pc, #88]	@ (8004128 <plotter_process_return_to_home+0xe0>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d016      	beq.n	8004102 <plotter_process_return_to_home+0xba>
			prismatic_state = PP_AT_TOP_END_POSITION;
 80040d4:	4b13      	ldr	r3, [pc, #76]	@ (8004124 <plotter_process_return_to_home+0xdc>)
 80040d6:	2202      	movs	r2, #2
 80040d8:	701a      	strb	r2, [r3, #0]
			MDXX_set_range(&prismatic_motor, 2000, 0);
 80040da:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 800410c <plotter_process_return_to_home+0xc4>
 80040de:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8004110 <plotter_process_return_to_home+0xc8>
 80040e2:	480c      	ldr	r0, [pc, #48]	@ (8004114 <plotter_process_return_to_home+0xcc>)
 80040e4:	f7fd f8e4 	bl	80012b0 <MDXX_set_range>
 80040e8:	e00b      	b.n	8004102 <plotter_process_return_to_home+0xba>
		}
	}
	// Both axes homed
	else {
		// Reset encoders
		QEI_reset(&prismatic_encoder);
 80040ea:	4810      	ldr	r0, [pc, #64]	@ (800412c <plotter_process_return_to_home+0xe4>)
 80040ec:	f7fe fb84 	bl	80027f8 <QEI_reset>
		QEI_reset(&revolute_encoder);
 80040f0:	480f      	ldr	r0, [pc, #60]	@ (8004130 <plotter_process_return_to_home+0xe8>)
 80040f2:	f7fe fb81 	bl	80027f8 <QEI_reset>

		// Return to idle state
		rs_current_state = RS_IDLE;
 80040f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <plotter_process_return_to_home+0xec>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	701a      	strb	r2, [r3, #0]

		// Notify base system
		registerFrame[R_Theta_Status].U16 = 0;
 80040fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004138 <plotter_process_return_to_home+0xf0>)
 80040fe:	2200      	movs	r2, #0
 8004100:	841a      	strh	r2, [r3, #32]
	}
}
 8004102:	bd80      	pop	{r7, pc}
 8004104:	2000058c 	.word	0x2000058c
 8004108:	200002ee 	.word	0x200002ee
 800410c:	00000000 	.word	0x00000000
 8004110:	44fa0000 	.word	0x44fa0000
 8004114:	20000590 	.word	0x20000590
 8004118:	447a0000 	.word	0x447a0000
 800411c:	200005dc 	.word	0x200005dc
 8004120:	200017b8 	.word	0x200017b8
 8004124:	200002ed 	.word	0x200002ed
 8004128:	200017c0 	.word	0x200017c0
 800412c:	20000628 	.word	0x20000628
 8004130:	20000684 	.word	0x20000684
 8004134:	2000058b 	.word	0x2000058b
 8004138:	20001610 	.word	0x20001610

0800413c <plotter_process_emergency>:

void plotter_process_emergency() {
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
	// Emergency stop - immediately cut power to motors
	MDXX_set_range(&prismatic_motor, 2000, 0);
 8004140:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8004184 <plotter_process_emergency+0x48>
 8004144:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8004188 <plotter_process_emergency+0x4c>
 8004148:	4810      	ldr	r0, [pc, #64]	@ (800418c <plotter_process_emergency+0x50>)
 800414a:	f7fd f8b1 	bl	80012b0 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 800414e:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8004184 <plotter_process_emergency+0x48>
 8004152:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8004188 <plotter_process_emergency+0x4c>
 8004156:	480e      	ldr	r0, [pc, #56]	@ (8004190 <plotter_process_emergency+0x54>)
 8004158:	f7fd f8aa 	bl	80012b0 <MDXX_set_range>

	// Exit emergency mode only if button pressed and emergency switch released
	if (joy_state == EMERGENCY_MODE && b1 && !emer) {
 800415c:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <plotter_process_emergency+0x58>)
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	2b02      	cmp	r3, #2
 8004162:	d10d      	bne.n	8004180 <plotter_process_emergency+0x44>
 8004164:	4b0c      	ldr	r3, [pc, #48]	@ (8004198 <plotter_process_emergency+0x5c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d009      	beq.n	8004180 <plotter_process_emergency+0x44>
 800416c:	4b0b      	ldr	r3, [pc, #44]	@ (800419c <plotter_process_emergency+0x60>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d105      	bne.n	8004180 <plotter_process_emergency+0x44>
		rs_current_state = RS_RETURN_TO_HOME;
 8004174:	4b0a      	ldr	r3, [pc, #40]	@ (80041a0 <plotter_process_emergency+0x64>)
 8004176:	2204      	movs	r2, #4
 8004178:	701a      	strb	r2, [r3, #0]
		emer_state = DEFAULT;
 800417a:	4b0a      	ldr	r3, [pc, #40]	@ (80041a4 <plotter_process_emergency+0x68>)
 800417c:	2201      	movs	r2, #1
 800417e:	701a      	strb	r2, [r3, #0]
	}
}
 8004180:	bf00      	nop
 8004182:	bd80      	pop	{r7, pc}
 8004184:	00000000 	.word	0x00000000
 8004188:	44fa0000 	.word	0x44fa0000
 800418c:	20000590 	.word	0x20000590
 8004190:	200005dc 	.word	0x200005dc
 8004194:	200002ec 	.word	0x200002ec
 8004198:	200017a8 	.word	0x200017a8
 800419c:	200017bc 	.word	0x200017bc
 80041a0:	2000058b 	.word	0x2000058b
 80041a4:	200002ef 	.word	0x200002ef

080041a8 <plotter_process_trajectory_control>:

void plotter_process_trajectory_control() {
 80041a8:	b598      	push	{r3, r4, r7, lr}
 80041aa:	ed2d 8b02 	vpush	{d8}
 80041ae:	af00      	add	r7, sp, #0
    // Reset evaluation time if trajectories just became active
    static bool was_active_prev = false;

    if ((pristrajectoryActive || revtrajectoryActive) && !was_active_prev) {
 80041b0:	4b73      	ldr	r3, [pc, #460]	@ (8004380 <plotter_process_trajectory_control+0x1d8>)
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d103      	bne.n	80041c0 <plotter_process_trajectory_control+0x18>
 80041b8:	4b72      	ldr	r3, [pc, #456]	@ (8004384 <plotter_process_trajectory_control+0x1dc>)
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d014      	beq.n	80041ea <plotter_process_trajectory_control+0x42>
 80041c0:	4b71      	ldr	r3, [pc, #452]	@ (8004388 <plotter_process_trajectory_control+0x1e0>)
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	f083 0301 	eor.w	r3, r3, #1
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00d      	beq.n	80041ea <plotter_process_trajectory_control+0x42>
        // Reset trajectory evaluation timers
        prisEva.t = 0.0f;
 80041ce:	4b6f      	ldr	r3, [pc, #444]	@ (800438c <plotter_process_trajectory_control+0x1e4>)
 80041d0:	f04f 0200 	mov.w	r2, #0
 80041d4:	60da      	str	r2, [r3, #12]
        prisEva.isFinised = false;
 80041d6:	4b6d      	ldr	r3, [pc, #436]	@ (800438c <plotter_process_trajectory_control+0x1e4>)
 80041d8:	2200      	movs	r2, #0
 80041da:	741a      	strb	r2, [r3, #16]
        revEva.t = 0.0f;
 80041dc:	4b6c      	ldr	r3, [pc, #432]	@ (8004390 <plotter_process_trajectory_control+0x1e8>)
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	60da      	str	r2, [r3, #12]
        revEva.isFinised = false;
 80041e4:	4b6a      	ldr	r3, [pc, #424]	@ (8004390 <plotter_process_trajectory_control+0x1e8>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	741a      	strb	r2, [r3, #16]
    }
    was_active_prev = (pristrajectoryActive || revtrajectoryActive);
 80041ea:	4b65      	ldr	r3, [pc, #404]	@ (8004380 <plotter_process_trajectory_control+0x1d8>)
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d103      	bne.n	80041fa <plotter_process_trajectory_control+0x52>
 80041f2:	4b64      	ldr	r3, [pc, #400]	@ (8004384 <plotter_process_trajectory_control+0x1dc>)
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <plotter_process_trajectory_control+0x56>
 80041fa:	2301      	movs	r3, #1
 80041fc:	e000      	b.n	8004200 <plotter_process_trajectory_control+0x58>
 80041fe:	2300      	movs	r3, #0
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	b2da      	uxtb	r2, r3
 8004206:	4b60      	ldr	r3, [pc, #384]	@ (8004388 <plotter_process_trajectory_control+0x1e0>)
 8004208:	701a      	strb	r2, [r3, #0]

    // Update trajectories
    if (pristrajectoryActive) {
 800420a:	4b5d      	ldr	r3, [pc, #372]	@ (8004380 <plotter_process_trajectory_control+0x1d8>)
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d055      	beq.n	80042be <plotter_process_trajectory_control+0x116>
        // Generate trajectory parameters
        Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004212:	4b60      	ldr	r3, [pc, #384]	@ (8004394 <plotter_process_trajectory_control+0x1ec>)
 8004214:	ed93 8a00 	vldr	s16, [r3]
 8004218:	4b5f      	ldr	r3, [pc, #380]	@ (8004398 <plotter_process_trajectory_control+0x1f0>)
 800421a:	edd3 8a00 	vldr	s17, [r3]
                ZGX45RGG_400RPM_Constant.sd_max,
 800421e:	4b5f      	ldr	r3, [pc, #380]	@ (800439c <plotter_process_trajectory_control+0x1f4>)
 8004220:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
        Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004224:	4610      	mov	r0, r2
 8004226:	4619      	mov	r1, r3
 8004228:	f7fc fc94 	bl	8000b54 <__aeabi_d2f>
 800422c:	4604      	mov	r4, r0
                ZGX45RGG_400RPM_Constant.sdd_max);
 800422e:	4b5b      	ldr	r3, [pc, #364]	@ (800439c <plotter_process_trajectory_control+0x1f4>)
 8004230:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
        Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004234:	4610      	mov	r0, r2
 8004236:	4619      	mov	r1, r3
 8004238:	f7fc fc8c 	bl	8000b54 <__aeabi_d2f>
 800423c:	4603      	mov	r3, r0
 800423e:	ee01 3a90 	vmov	s3, r3
 8004242:	ee01 4a10 	vmov	s2, r4
 8004246:	eef0 0a68 	vmov.f32	s1, s17
 800424a:	eeb0 0a48 	vmov.f32	s0, s16
 800424e:	4854      	ldr	r0, [pc, #336]	@ (80043a0 <plotter_process_trajectory_control+0x1f8>)
 8004250:	f7fe fb13 	bl	800287a <Trapezoidal_Generator>

        // Evaluate trajectory for current position/velocity/acceleration
        Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 8004254:	4b4f      	ldr	r3, [pc, #316]	@ (8004394 <plotter_process_trajectory_control+0x1ec>)
 8004256:	ed93 8a00 	vldr	s16, [r3]
 800425a:	4b4f      	ldr	r3, [pc, #316]	@ (8004398 <plotter_process_trajectory_control+0x1f0>)
 800425c:	edd3 8a00 	vldr	s17, [r3]
                ZGX45RGG_400RPM_Constant.sd_max,
 8004260:	4b4e      	ldr	r3, [pc, #312]	@ (800439c <plotter_process_trajectory_control+0x1f4>)
 8004262:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
        Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 8004266:	4610      	mov	r0, r2
 8004268:	4619      	mov	r1, r3
 800426a:	f7fc fc73 	bl	8000b54 <__aeabi_d2f>
 800426e:	4604      	mov	r4, r0
                ZGX45RGG_400RPM_Constant.sdd_max);
 8004270:	4b4a      	ldr	r3, [pc, #296]	@ (800439c <plotter_process_trajectory_control+0x1f4>)
 8004272:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
        Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 8004276:	4610      	mov	r0, r2
 8004278:	4619      	mov	r1, r3
 800427a:	f7fc fc6b 	bl	8000b54 <__aeabi_d2f>
 800427e:	4603      	mov	r3, r0
 8004280:	ee01 3a90 	vmov	s3, r3
 8004284:	ee01 4a10 	vmov	s2, r4
 8004288:	eef0 0a68 	vmov.f32	s1, s17
 800428c:	eeb0 0a48 	vmov.f32	s0, s16
 8004290:	493e      	ldr	r1, [pc, #248]	@ (800438c <plotter_process_trajectory_control+0x1e4>)
 8004292:	4843      	ldr	r0, [pc, #268]	@ (80043a0 <plotter_process_trajectory_control+0x1f8>)
 8004294:	f7fe fbb2 	bl	80029fc <Trapezoidal_Evaluated>

        // Check if trajectory is complete
        if (prisEva.isFinised) {
 8004298:	4b3c      	ldr	r3, [pc, #240]	@ (800438c <plotter_process_trajectory_control+0x1e4>)
 800429a:	7c1b      	ldrb	r3, [r3, #16]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d002      	beq.n	80042a6 <plotter_process_trajectory_control+0xfe>
            pristrajectoryActive = false;
 80042a0:	4b37      	ldr	r3, [pc, #220]	@ (8004380 <plotter_process_trajectory_control+0x1d8>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	701a      	strb	r2, [r3, #0]
        }

        // Update reference signals
        prismatic_pos = prisEva.setposition;
 80042a6:	4b39      	ldr	r3, [pc, #228]	@ (800438c <plotter_process_trajectory_control+0x1e4>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a3e      	ldr	r2, [pc, #248]	@ (80043a4 <plotter_process_trajectory_control+0x1fc>)
 80042ac:	6013      	str	r3, [r2, #0]
        prismatic_vel = prisEva.setvelocity;
 80042ae:	4b37      	ldr	r3, [pc, #220]	@ (800438c <plotter_process_trajectory_control+0x1e4>)
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	4a3d      	ldr	r2, [pc, #244]	@ (80043a8 <plotter_process_trajectory_control+0x200>)
 80042b4:	6013      	str	r3, [r2, #0]
        prismatic_accel = prisEva.setacceleration;
 80042b6:	4b35      	ldr	r3, [pc, #212]	@ (800438c <plotter_process_trajectory_control+0x1e4>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	4a3c      	ldr	r2, [pc, #240]	@ (80043ac <plotter_process_trajectory_control+0x204>)
 80042bc:	6013      	str	r3, [r2, #0]
    }

    if (revtrajectoryActive) {
 80042be:	4b31      	ldr	r3, [pc, #196]	@ (8004384 <plotter_process_trajectory_control+0x1dc>)
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d055      	beq.n	8004372 <plotter_process_trajectory_control+0x1ca>
        // Generate trajectory parameters
        Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 80042c6:	4b3a      	ldr	r3, [pc, #232]	@ (80043b0 <plotter_process_trajectory_control+0x208>)
 80042c8:	ed93 8a00 	vldr	s16, [r3]
 80042cc:	4b39      	ldr	r3, [pc, #228]	@ (80043b4 <plotter_process_trajectory_control+0x20c>)
 80042ce:	edd3 8a00 	vldr	s17, [r3]
                ZGX45RGG_150RPM_Constant.qd_max,
 80042d2:	4b39      	ldr	r3, [pc, #228]	@ (80043b8 <plotter_process_trajectory_control+0x210>)
 80042d4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
        Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 80042d8:	4610      	mov	r0, r2
 80042da:	4619      	mov	r1, r3
 80042dc:	f7fc fc3a 	bl	8000b54 <__aeabi_d2f>
 80042e0:	4604      	mov	r4, r0
                ZGX45RGG_150RPM_Constant.qdd_max);
 80042e2:	4b35      	ldr	r3, [pc, #212]	@ (80043b8 <plotter_process_trajectory_control+0x210>)
 80042e4:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
        Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 80042e8:	4610      	mov	r0, r2
 80042ea:	4619      	mov	r1, r3
 80042ec:	f7fc fc32 	bl	8000b54 <__aeabi_d2f>
 80042f0:	4603      	mov	r3, r0
 80042f2:	ee01 3a90 	vmov	s3, r3
 80042f6:	ee01 4a10 	vmov	s2, r4
 80042fa:	eef0 0a68 	vmov.f32	s1, s17
 80042fe:	eeb0 0a48 	vmov.f32	s0, s16
 8004302:	482e      	ldr	r0, [pc, #184]	@ (80043bc <plotter_process_trajectory_control+0x214>)
 8004304:	f7fe fab9 	bl	800287a <Trapezoidal_Generator>

        // Evaluate trajectory for current position/velocity/acceleration
        Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 8004308:	4b29      	ldr	r3, [pc, #164]	@ (80043b0 <plotter_process_trajectory_control+0x208>)
 800430a:	ed93 8a00 	vldr	s16, [r3]
 800430e:	4b29      	ldr	r3, [pc, #164]	@ (80043b4 <plotter_process_trajectory_control+0x20c>)
 8004310:	edd3 8a00 	vldr	s17, [r3]
                ZGX45RGG_150RPM_Constant.qd_max,
 8004314:	4b28      	ldr	r3, [pc, #160]	@ (80043b8 <plotter_process_trajectory_control+0x210>)
 8004316:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
        Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 800431a:	4610      	mov	r0, r2
 800431c:	4619      	mov	r1, r3
 800431e:	f7fc fc19 	bl	8000b54 <__aeabi_d2f>
 8004322:	4604      	mov	r4, r0
                ZGX45RGG_150RPM_Constant.qdd_max);
 8004324:	4b24      	ldr	r3, [pc, #144]	@ (80043b8 <plotter_process_trajectory_control+0x210>)
 8004326:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
        Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 800432a:	4610      	mov	r0, r2
 800432c:	4619      	mov	r1, r3
 800432e:	f7fc fc11 	bl	8000b54 <__aeabi_d2f>
 8004332:	4603      	mov	r3, r0
 8004334:	ee01 3a90 	vmov	s3, r3
 8004338:	ee01 4a10 	vmov	s2, r4
 800433c:	eef0 0a68 	vmov.f32	s1, s17
 8004340:	eeb0 0a48 	vmov.f32	s0, s16
 8004344:	4912      	ldr	r1, [pc, #72]	@ (8004390 <plotter_process_trajectory_control+0x1e8>)
 8004346:	481d      	ldr	r0, [pc, #116]	@ (80043bc <plotter_process_trajectory_control+0x214>)
 8004348:	f7fe fb58 	bl	80029fc <Trapezoidal_Evaluated>

        // Check if trajectory is complete
        if (revEva.isFinised) {
 800434c:	4b10      	ldr	r3, [pc, #64]	@ (8004390 <plotter_process_trajectory_control+0x1e8>)
 800434e:	7c1b      	ldrb	r3, [r3, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <plotter_process_trajectory_control+0x1b2>
            revtrajectoryActive = false;
 8004354:	4b0b      	ldr	r3, [pc, #44]	@ (8004384 <plotter_process_trajectory_control+0x1dc>)
 8004356:	2200      	movs	r2, #0
 8004358:	701a      	strb	r2, [r3, #0]
        }

        // Update reference signals
        revolute_pos = revEva.setposition;
 800435a:	4b0d      	ldr	r3, [pc, #52]	@ (8004390 <plotter_process_trajectory_control+0x1e8>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a18      	ldr	r2, [pc, #96]	@ (80043c0 <plotter_process_trajectory_control+0x218>)
 8004360:	6013      	str	r3, [r2, #0]
        revolute_vel = revEva.setvelocity;
 8004362:	4b0b      	ldr	r3, [pc, #44]	@ (8004390 <plotter_process_trajectory_control+0x1e8>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	4a17      	ldr	r2, [pc, #92]	@ (80043c4 <plotter_process_trajectory_control+0x21c>)
 8004368:	6013      	str	r3, [r2, #0]
        revolute_accel = revEva.setacceleration;
 800436a:	4b09      	ldr	r3, [pc, #36]	@ (8004390 <plotter_process_trajectory_control+0x1e8>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	4a16      	ldr	r2, [pc, #88]	@ (80043c8 <plotter_process_trajectory_control+0x220>)
 8004370:	6013      	str	r3, [r2, #0]
    }

    // Move using trajectory data
    plotter_move();
 8004372:	f7ff fa11 	bl	8003798 <plotter_move>
}
 8004376:	bf00      	nop
 8004378:	46bd      	mov	sp, r7
 800437a:	ecbd 8b02 	vpop	{d8}
 800437e:	bd98      	pop	{r3, r4, r7, pc}
 8004380:	20000500 	.word	0x20000500
 8004384:	20000558 	.word	0x20000558
 8004388:	2000058a 	.word	0x2000058a
 800438c:	200004ec 	.word	0x200004ec
 8004390:	20000544 	.word	0x20000544
 8004394:	20000504 	.word	0x20000504
 8004398:	20000508 	.word	0x20000508
 800439c:	20000060 	.word	0x20000060
 80043a0:	200004d8 	.word	0x200004d8
 80043a4:	2000050c 	.word	0x2000050c
 80043a8:	20000510 	.word	0x20000510
 80043ac:	20000514 	.word	0x20000514
 80043b0:	2000055c 	.word	0x2000055c
 80043b4:	20000560 	.word	0x20000560
 80043b8:	20000000 	.word	0x20000000
 80043bc:	20000530 	.word	0x20000530
 80043c0:	20000564 	.word	0x20000564
 80043c4:	20000568 	.word	0x20000568
 80043c8:	2000056c 	.word	0x2000056c

080043cc <getPointRegisterR>:

// Helper function to get R register address for a point index
uint16_t getPointRegisterR(uint8_t point_index) {
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	71fb      	strb	r3, [r7, #7]
	switch (point_index) {
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	2b09      	cmp	r3, #9
 80043da:	d82b      	bhi.n	8004434 <getPointRegisterR+0x68>
 80043dc:	a201      	add	r2, pc, #4	@ (adr r2, 80043e4 <getPointRegisterR+0x18>)
 80043de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e2:	bf00      	nop
 80043e4:	0800440d 	.word	0x0800440d
 80043e8:	08004411 	.word	0x08004411
 80043ec:	08004415 	.word	0x08004415
 80043f0:	08004419 	.word	0x08004419
 80043f4:	0800441d 	.word	0x0800441d
 80043f8:	08004421 	.word	0x08004421
 80043fc:	08004425 	.word	0x08004425
 8004400:	08004429 	.word	0x08004429
 8004404:	0800442d 	.word	0x0800442d
 8004408:	08004431 	.word	0x08004431
	case 0:
		return Target_PosR_1;
 800440c:	2320      	movs	r3, #32
 800440e:	e012      	b.n	8004436 <getPointRegisterR+0x6a>
	case 1:
		return Target_PosR_2;
 8004410:	2322      	movs	r3, #34	@ 0x22
 8004412:	e010      	b.n	8004436 <getPointRegisterR+0x6a>
	case 2:
		return Target_PosR_3;
 8004414:	2324      	movs	r3, #36	@ 0x24
 8004416:	e00e      	b.n	8004436 <getPointRegisterR+0x6a>
	case 3:
		return Target_PosR_4;
 8004418:	2326      	movs	r3, #38	@ 0x26
 800441a:	e00c      	b.n	8004436 <getPointRegisterR+0x6a>
	case 4:
		return Target_PosR_5;
 800441c:	2328      	movs	r3, #40	@ 0x28
 800441e:	e00a      	b.n	8004436 <getPointRegisterR+0x6a>
	case 5:
		return Target_PosR_6;
 8004420:	2330      	movs	r3, #48	@ 0x30
 8004422:	e008      	b.n	8004436 <getPointRegisterR+0x6a>
	case 6:
		return Target_PosR_7;
 8004424:	2332      	movs	r3, #50	@ 0x32
 8004426:	e006      	b.n	8004436 <getPointRegisterR+0x6a>
	case 7:
		return Target_PosR_8;
 8004428:	2334      	movs	r3, #52	@ 0x34
 800442a:	e004      	b.n	8004436 <getPointRegisterR+0x6a>
	case 8:
		return Target_PosR_9;
 800442c:	2336      	movs	r3, #54	@ 0x36
 800442e:	e002      	b.n	8004436 <getPointRegisterR+0x6a>
	case 9:
		return Target_PosR_10;
 8004430:	2338      	movs	r3, #56	@ 0x38
 8004432:	e000      	b.n	8004436 <getPointRegisterR+0x6a>
	default:
		return Target_PosR_1;
 8004434:	2320      	movs	r3, #32
	}
}
 8004436:	4618      	mov	r0, r3
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop

08004444 <getPointRegisterT>:

// Helper function to get T register address for a point index
uint16_t getPointRegisterT(uint8_t point_index) {
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	4603      	mov	r3, r0
 800444c:	71fb      	strb	r3, [r7, #7]
	switch (point_index) {
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	2b09      	cmp	r3, #9
 8004452:	d82b      	bhi.n	80044ac <getPointRegisterT+0x68>
 8004454:	a201      	add	r2, pc, #4	@ (adr r2, 800445c <getPointRegisterT+0x18>)
 8004456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445a:	bf00      	nop
 800445c:	08004485 	.word	0x08004485
 8004460:	08004489 	.word	0x08004489
 8004464:	0800448d 	.word	0x0800448d
 8004468:	08004491 	.word	0x08004491
 800446c:	08004495 	.word	0x08004495
 8004470:	08004499 	.word	0x08004499
 8004474:	0800449d 	.word	0x0800449d
 8004478:	080044a1 	.word	0x080044a1
 800447c:	080044a5 	.word	0x080044a5
 8004480:	080044a9 	.word	0x080044a9
	case 0:
		return Target_PosT_1;
 8004484:	2321      	movs	r3, #33	@ 0x21
 8004486:	e012      	b.n	80044ae <getPointRegisterT+0x6a>
	case 1:
		return Target_PosT_2;
 8004488:	2323      	movs	r3, #35	@ 0x23
 800448a:	e010      	b.n	80044ae <getPointRegisterT+0x6a>
	case 2:
		return Target_PosT_3;
 800448c:	2325      	movs	r3, #37	@ 0x25
 800448e:	e00e      	b.n	80044ae <getPointRegisterT+0x6a>
	case 3:
		return Target_PosT_4;
 8004490:	2327      	movs	r3, #39	@ 0x27
 8004492:	e00c      	b.n	80044ae <getPointRegisterT+0x6a>
	case 4:
		return Target_PosT_5;
 8004494:	2329      	movs	r3, #41	@ 0x29
 8004496:	e00a      	b.n	80044ae <getPointRegisterT+0x6a>
	case 5:
		return Target_PosT_6;
 8004498:	2331      	movs	r3, #49	@ 0x31
 800449a:	e008      	b.n	80044ae <getPointRegisterT+0x6a>
	case 6:
		return Target_PosT_7;
 800449c:	2333      	movs	r3, #51	@ 0x33
 800449e:	e006      	b.n	80044ae <getPointRegisterT+0x6a>
	case 7:
		return Target_PosT_8;
 80044a0:	2335      	movs	r3, #53	@ 0x35
 80044a2:	e004      	b.n	80044ae <getPointRegisterT+0x6a>
	case 8:
		return Target_PosT_9;
 80044a4:	2337      	movs	r3, #55	@ 0x37
 80044a6:	e002      	b.n	80044ae <getPointRegisterT+0x6a>
	case 9:
		return Target_PosT_10;
 80044a8:	2339      	movs	r3, #57	@ 0x39
 80044aa:	e000      	b.n	80044ae <getPointRegisterT+0x6a>
	default:
		return Target_PosT_1;
 80044ac:	2321      	movs	r3, #33	@ 0x21
	}
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop

080044bc <getNumberOfSetPoints>:

// Helper function to get number of set points
uint8_t getNumberOfSetPoints() {
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
	switch (setpoint_state) {
 80044c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004538 <getNumberOfSetPoints+0x7c>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	2b0b      	cmp	r3, #11
 80044c6:	d831      	bhi.n	800452c <getNumberOfSetPoints+0x70>
 80044c8:	a201      	add	r2, pc, #4	@ (adr r2, 80044d0 <getNumberOfSetPoints+0x14>)
 80044ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ce:	bf00      	nop
 80044d0:	08004501 	.word	0x08004501
 80044d4:	08004505 	.word	0x08004505
 80044d8:	08004509 	.word	0x08004509
 80044dc:	0800450d 	.word	0x0800450d
 80044e0:	08004511 	.word	0x08004511
 80044e4:	08004515 	.word	0x08004515
 80044e8:	08004519 	.word	0x08004519
 80044ec:	0800451d 	.word	0x0800451d
 80044f0:	08004521 	.word	0x08004521
 80044f4:	08004525 	.word	0x08004525
 80044f8:	08004529 	.word	0x08004529
 80044fc:	08004501 	.word	0x08004501
	case NO_POINT_SET:
	case POINT_IDLE:
		return 0;
 8004500:	2300      	movs	r3, #0
 8004502:	e014      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_1_SET:
		return 1;
 8004504:	2301      	movs	r3, #1
 8004506:	e012      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_2_SET:
		return 2;
 8004508:	2302      	movs	r3, #2
 800450a:	e010      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_3_SET:
		return 3;
 800450c:	2303      	movs	r3, #3
 800450e:	e00e      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_4_SET:
		return 4;
 8004510:	2304      	movs	r3, #4
 8004512:	e00c      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_5_SET:
		return 5;
 8004514:	2305      	movs	r3, #5
 8004516:	e00a      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_6_SET:
		return 6;
 8004518:	2306      	movs	r3, #6
 800451a:	e008      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_7_SET:
		return 7;
 800451c:	2307      	movs	r3, #7
 800451e:	e006      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_8_SET:
		return 8;
 8004520:	2308      	movs	r3, #8
 8004522:	e004      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_9_SET:
		return 9;
 8004524:	2309      	movs	r3, #9
 8004526:	e002      	b.n	800452e <getNumberOfSetPoints+0x72>
	case POINT_10_SET:
		return 10;
 8004528:	230a      	movs	r3, #10
 800452a:	e000      	b.n	800452e <getNumberOfSetPoints+0x72>
	default:
		return 0;
 800452c:	2300      	movs	r3, #0
	}
}
 800452e:	4618      	mov	r0, r3
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	200002e9 	.word	0x200002e9

0800453c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	4603      	mov	r3, r0
 8004544:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EMER_Pin) {
 8004546:	88fb      	ldrh	r3, [r7, #6]
 8004548:	2b10      	cmp	r3, #16
 800454a:	d105      	bne.n	8004558 <HAL_GPIO_EXTI_Callback+0x1c>
		rs_current_state = RS_EMERGENCY_TRIGGED;
 800454c:	4b05      	ldr	r3, [pc, #20]	@ (8004564 <HAL_GPIO_EXTI_Callback+0x28>)
 800454e:	2205      	movs	r2, #5
 8004550:	701a      	strb	r2, [r3, #0]
		emer_state = PUSHED;
 8004552:	4b05      	ldr	r3, [pc, #20]	@ (8004568 <HAL_GPIO_EXTI_Callback+0x2c>)
 8004554:	2200      	movs	r2, #0
 8004556:	701a      	strb	r2, [r3, #0]
	}
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	2000058b 	.word	0x2000058b
 8004568:	200002ef 	.word	0x200002ef

0800456c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
	if (huart == &hlpuart1) {

	}
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a9a      	ldr	r2, [pc, #616]	@ (80047f4 <HAL_TIM_PeriodElapsedCallback+0x274>)
 800458c:	4293      	cmp	r3, r2
 800458e:	f040 812d 	bne.w	80047ec <HAL_TIM_PeriodElapsedCallback+0x26c>
		Modbus_Protocal_Worker();
 8004592:	f7fd fa19 	bl	80019c8 <Modbus_Protocal_Worker>

		QEI_get_diff_count(&prismatic_encoder);
 8004596:	4898      	ldr	r0, [pc, #608]	@ (80047f8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8004598:	f7fd ff1e 	bl	80023d8 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 800459c:	4896      	ldr	r0, [pc, #600]	@ (80047f8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 800459e:	f7fe f807 	bl	80025b0 <QEI_compute_data>

		pris_vin = pris_cmd_ux * ZGX45RGG_400RPM_Constant.V_max
 80045a2:	4b96      	ldr	r3, [pc, #600]	@ (80047fc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f7fb ff9a 	bl	80004e0 <__aeabi_f2d>
 80045ac:	4b94      	ldr	r3, [pc, #592]	@ (8004800 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80045ae:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80045b2:	f7fb ffed 	bl	8000590 <__aeabi_dmul>
 80045b6:	4602      	mov	r2, r0
 80045b8:	460b      	mov	r3, r1
 80045ba:	4610      	mov	r0, r2
 80045bc:	4619      	mov	r1, r3
				/ ZGX45RGG_400RPM_Constant.U_max;
 80045be:	4b90      	ldr	r3, [pc, #576]	@ (8004800 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80045c0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80045c4:	f7fc f90e 	bl	80007e4 <__aeabi_ddiv>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	4610      	mov	r0, r2
 80045ce:	4619      	mov	r1, r3
 80045d0:	f7fc fac0 	bl	8000b54 <__aeabi_d2f>
 80045d4:	4603      	mov	r3, r0
		pris_vin = pris_cmd_ux * ZGX45RGG_400RPM_Constant.V_max
 80045d6:	4a8b      	ldr	r2, [pc, #556]	@ (8004804 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80045d8:	6013      	str	r3, [r2, #0]

		pris_kal_filt = SteadyStateKalmanFilter(&prismatic_kalman, pris_vin,
 80045da:	4b8a      	ldr	r3, [pc, #552]	@ (8004804 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80045dc:	edd3 7a00 	vldr	s15, [r3]
 80045e0:	4b85      	ldr	r3, [pc, #532]	@ (80047f8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80045e2:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80045e6:	eef0 0a47 	vmov.f32	s1, s14
 80045ea:	eeb0 0a67 	vmov.f32	s0, s15
 80045ee:	4886      	ldr	r0, [pc, #536]	@ (8004808 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80045f0:	f7fe fd5e 	bl	80030b0 <SteadyStateKalmanFilter>
 80045f4:	ee10 3a10 	vmov	r3, s0
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7fb ff71 	bl	80004e0 <__aeabi_f2d>
				prismatic_encoder.rads)
				* Disturbance_Constant.prismatic_pulley_radius;
 80045fe:	4b83      	ldr	r3, [pc, #524]	@ (800480c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8004600:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004604:	f7fb ffc4 	bl	8000590 <__aeabi_dmul>
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	4610      	mov	r0, r2
 800460e:	4619      	mov	r1, r3
 8004610:	f7fc faa0 	bl	8000b54 <__aeabi_d2f>
 8004614:	4603      	mov	r3, r0
		pris_kal_filt = SteadyStateKalmanFilter(&prismatic_kalman, pris_vin,
 8004616:	4a7e      	ldr	r2, [pc, #504]	@ (8004810 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004618:	6013      	str	r3, [r2, #0]

		QEI_get_diff_count(&revolute_encoder);
 800461a:	487e      	ldr	r0, [pc, #504]	@ (8004814 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800461c:	f7fd fedc 	bl	80023d8 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 8004620:	487c      	ldr	r0, [pc, #496]	@ (8004814 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004622:	f7fd ffc5 	bl	80025b0 <QEI_compute_data>

		rev_vin = rev_cmd_ux * ZGX45RGG_150RPM_Constant.V_max
 8004626:	4b7c      	ldr	r3, [pc, #496]	@ (8004818 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7fb ff58 	bl	80004e0 <__aeabi_f2d>
 8004630:	4b7a      	ldr	r3, [pc, #488]	@ (800481c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004632:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004636:	f7fb ffab 	bl	8000590 <__aeabi_dmul>
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	4610      	mov	r0, r2
 8004640:	4619      	mov	r1, r3
				/ ZGX45RGG_150RPM_Constant.U_max;
 8004642:	4b76      	ldr	r3, [pc, #472]	@ (800481c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004644:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004648:	f7fc f8cc 	bl	80007e4 <__aeabi_ddiv>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	4610      	mov	r0, r2
 8004652:	4619      	mov	r1, r3
 8004654:	f7fc fa7e 	bl	8000b54 <__aeabi_d2f>
 8004658:	4603      	mov	r3, r0
		rev_vin = rev_cmd_ux * ZGX45RGG_150RPM_Constant.V_max
 800465a:	4a71      	ldr	r2, [pc, #452]	@ (8004820 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800465c:	6013      	str	r3, [r2, #0]

		rev_kal_filt = SteadyStateKalmanFilter(&revolute_kalman, rev_vin,
 800465e:	4b70      	ldr	r3, [pc, #448]	@ (8004820 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004660:	edd3 7a00 	vldr	s15, [r3]
 8004664:	4b6b      	ldr	r3, [pc, #428]	@ (8004814 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004666:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800466a:	eef0 0a47 	vmov.f32	s1, s14
 800466e:	eeb0 0a67 	vmov.f32	s0, s15
 8004672:	486c      	ldr	r0, [pc, #432]	@ (8004824 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8004674:	f7fe fd1c 	bl	80030b0 <SteadyStateKalmanFilter>
 8004678:	eef0 7a40 	vmov.f32	s15, s0
 800467c:	4b6a      	ldr	r3, [pc, #424]	@ (8004828 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800467e:	edc3 7a00 	vstr	s15, [r3]
				revolute_encoder.rads);

		// Heartbeat and pen commands
		registerFrame[Heartbeat_Protocol].U16 = 22881;
 8004682:	4b6a      	ldr	r3, [pc, #424]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004684:	f645 1261 	movw	r2, #22881	@ 0x5961
 8004688:	801a      	strh	r2, [r3, #0]

		if (registerFrame[Servo_UP].U16 == 1) {
 800468a:	4b68      	ldr	r3, [pc, #416]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800468c:	891b      	ldrh	r3, [r3, #8]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d102      	bne.n	8004698 <HAL_TIM_PeriodElapsedCallback+0x118>
			plotter_pen_up();
 8004692:	f000 fc67 	bl	8004f64 <plotter_pen_up>
 8004696:	e005      	b.n	80046a4 <HAL_TIM_PeriodElapsedCallback+0x124>
		} else if (registerFrame[Servo_Down].U16 == 1) {
 8004698:	4b64      	ldr	r3, [pc, #400]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800469a:	895b      	ldrh	r3, [r3, #10]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d101      	bne.n	80046a4 <HAL_TIM_PeriodElapsedCallback+0x124>
			plotter_pen_down();
 80046a0:	f000 fc70 	bl	8004f84 <plotter_pen_down>
		}

		// Update limit switch status
		if (servo_state == PEN_UP) {
 80046a4:	4b62      	ldr	r3, [pc, #392]	@ (8004830 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d103      	bne.n	80046b4 <HAL_TIM_PeriodElapsedCallback+0x134>
			registerFrame[LimitSwitch_Status].U16 = 1;
 80046ac:	4b5f      	ldr	r3, [pc, #380]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80046ae:	2201      	movs	r2, #1
 80046b0:	80da      	strh	r2, [r3, #6]
 80046b2:	e006      	b.n	80046c2 <HAL_TIM_PeriodElapsedCallback+0x142>
		} else if (servo_state == PEN_DOWN) {
 80046b4:	4b5e      	ldr	r3, [pc, #376]	@ (8004830 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d102      	bne.n	80046c2 <HAL_TIM_PeriodElapsedCallback+0x142>
			registerFrame[LimitSwitch_Status].U16 = 2;
 80046bc:	4b5b      	ldr	r3, [pc, #364]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80046be:	2202      	movs	r2, #2
 80046c0:	80da      	strh	r2, [r3, #6]
		}

		switch (rs_current_state) {
 80046c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004834 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	3b01      	subs	r3, #1
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	d819      	bhi.n	8004700 <HAL_TIM_PeriodElapsedCallback+0x180>
 80046cc:	a201      	add	r2, pc, #4	@ (adr r2, 80046d4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80046ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d2:	bf00      	nop
 80046d4:	080046e9 	.word	0x080046e9
 80046d8:	0800471f 	.word	0x0800471f
 80046dc:	080046ef 	.word	0x080046ef
 80046e0:	080046f5 	.word	0x080046f5
 80046e4:	080046fb 	.word	0x080046fb
		case RS_JOG_MODE:
			plotter_process_jog_mode();
 80046e8:	f7ff f988 	bl	80039fc <plotter_process_jog_mode>
			break;
 80046ec:	e018      	b.n	8004720 <HAL_TIM_PeriodElapsedCallback+0x1a0>

		case RS_POINT_MODE:
			break;

		case RS_MOVING:
			plotter_process_moving_mode();
 80046ee:	f7ff fbe5 	bl	8003ebc <plotter_process_moving_mode>
			break;
 80046f2:	e015      	b.n	8004720 <HAL_TIM_PeriodElapsedCallback+0x1a0>

		case RS_RETURN_TO_HOME:
			plotter_process_return_to_home();
 80046f4:	f7ff fca8 	bl	8004048 <plotter_process_return_to_home>
			break;
 80046f8:	e012      	b.n	8004720 <HAL_TIM_PeriodElapsedCallback+0x1a0>

		case RS_EMERGENCY_TRIGGED:
			plotter_process_emergency();
 80046fa:	f7ff fd1f 	bl	800413c <plotter_process_emergency>
			break;
 80046fe:	e00f      	b.n	8004720 <HAL_TIM_PeriodElapsedCallback+0x1a0>

		case RS_IDLE:
		default:
			MDXX_set_range(&prismatic_motor, 2000, 0);
 8004700:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 8004838 <HAL_TIM_PeriodElapsedCallback+0x2b8>
 8004704:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 800483c <HAL_TIM_PeriodElapsedCallback+0x2bc>
 8004708:	484d      	ldr	r0, [pc, #308]	@ (8004840 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800470a:	f7fc fdd1 	bl	80012b0 <MDXX_set_range>
			MDXX_set_range(&revolute_motor, 2000, 0);
 800470e:	eddf 0a4a 	vldr	s1, [pc, #296]	@ 8004838 <HAL_TIM_PeriodElapsedCallback+0x2b8>
 8004712:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 800483c <HAL_TIM_PeriodElapsedCallback+0x2bc>
 8004716:	484b      	ldr	r0, [pc, #300]	@ (8004844 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8004718:	f7fc fdca 	bl	80012b0 <MDXX_set_range>
			break;
 800471c:	e000      	b.n	8004720 <HAL_TIM_PeriodElapsedCallback+0x1a0>
			break;
 800471e:	bf00      	nop
		}

		registerFrame[R_Axis_Actual_Position].U16 = prismatic_encoder.mm;
 8004720:	4b35      	ldr	r3, [pc, #212]	@ (80047f8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8004722:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800472a:	ee17 3a90 	vmov	r3, s15
 800472e:	b29a      	uxth	r2, r3
 8004730:	4b3e      	ldr	r3, [pc, #248]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004732:	845a      	strh	r2, [r3, #34]	@ 0x22
		registerFrame[Theta_Axis_Actual_Position].U16 = revolute_encoder.rads;
 8004734:	4b37      	ldr	r3, [pc, #220]	@ (8004814 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004736:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800473a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800473e:	ee17 3a90 	vmov	r3, s15
 8004742:	b29a      	uxth	r2, r3
 8004744:	4b39      	ldr	r3, [pc, #228]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004746:	849a      	strh	r2, [r3, #36]	@ 0x24
		registerFrame[R_Axis_Actual_Speed].U16 = pris_kal_filt;
 8004748:	4b31      	ldr	r3, [pc, #196]	@ (8004810 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800474a:	edd3 7a00 	vldr	s15, [r3]
 800474e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004752:	ee17 3a90 	vmov	r3, s15
 8004756:	b29a      	uxth	r2, r3
 8004758:	4b34      	ldr	r3, [pc, #208]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800475a:	84da      	strh	r2, [r3, #38]	@ 0x26
		registerFrame[Theta_Axis_Actual_Speed].U16 = rev_kal_filt;
 800475c:	4b32      	ldr	r3, [pc, #200]	@ (8004828 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800475e:	edd3 7a00 	vldr	s15, [r3]
 8004762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004766:	ee17 3a90 	vmov	r3, s15
 800476a:	b29a      	uxth	r2, r3
 800476c:	4b2f      	ldr	r3, [pc, #188]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800476e:	851a      	strh	r2, [r3, #40]	@ 0x28
		registerFrame[R_Axis_Acceleration].U16 = prismatic_encoder.mmpss;
 8004770:	4b21      	ldr	r3, [pc, #132]	@ (80047f8 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8004772:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004776:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800477a:	ee17 3a90 	vmov	r3, s15
 800477e:	b29a      	uxth	r2, r3
 8004780:	4b2a      	ldr	r3, [pc, #168]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004782:	855a      	strh	r2, [r3, #42]	@ 0x2a
		registerFrame[Theta_Axis_Acceleration].U16 = revolute_encoder.radpss;
 8004784:	4b23      	ldr	r3, [pc, #140]	@ (8004814 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004786:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800478a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800478e:	ee17 3a90 	vmov	r3, s15
 8004792:	b29a      	uxth	r2, r3
 8004794:	4b25      	ldr	r3, [pc, #148]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004796:	859a      	strh	r2, [r3, #44]	@ 0x2c

		if (rs_current_state == RS_IDLE
 8004798:	4b26      	ldr	r3, [pc, #152]	@ (8004834 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01f      	beq.n	80047e0 <HAL_TIM_PeriodElapsedCallback+0x260>
				|| (rs_current_state == RS_MOVING
 80047a0:	4b24      	ldr	r3, [pc, #144]	@ (8004834 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	2b03      	cmp	r3, #3
 80047a6:	d103      	bne.n	80047b0 <HAL_TIM_PeriodElapsedCallback+0x230>
						&& moving_state == MOVING_COMPLETE)
 80047a8:	4b27      	ldr	r3, [pc, #156]	@ (8004848 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	2b03      	cmp	r3, #3
 80047ae:	d017      	beq.n	80047e0 <HAL_TIM_PeriodElapsedCallback+0x260>
				|| (rs_current_state == RS_RETURN_TO_HOME
 80047b0:	4b20      	ldr	r3, [pc, #128]	@ (8004834 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d107      	bne.n	80047c8 <HAL_TIM_PeriodElapsedCallback+0x248>
						&& prismatic_state == PP_AT_TOP_END_POSITION
 80047b8:	4b24      	ldr	r3, [pc, #144]	@ (800484c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d103      	bne.n	80047c8 <HAL_TIM_PeriodElapsedCallback+0x248>
						&& revolute_state == RP_AT_HOME_POSITION)
 80047c0:	4b23      	ldr	r3, [pc, #140]	@ (8004850 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d00b      	beq.n	80047e0 <HAL_TIM_PeriodElapsedCallback+0x260>
				|| (rs_current_state == RS_JOG_MODE && joy_state == A2B2_WRITING
 80047c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004834 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d10d      	bne.n	80047ec <HAL_TIM_PeriodElapsedCallback+0x26c>
 80047d0:	4b20      	ldr	r3, [pc, #128]	@ (8004854 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b05      	cmp	r3, #5
 80047d6:	d109      	bne.n	80047ec <HAL_TIM_PeriodElapsedCallback+0x26c>
						&& writing_state == WRITE_COMPLETE)) {
 80047d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004858 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d105      	bne.n	80047ec <HAL_TIM_PeriodElapsedCallback+0x26c>
			// If move is done, reset status registers
			registerFrame[BaseSystem_Status].U16 = 0;
 80047e0:	4b12      	ldr	r3, [pc, #72]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	805a      	strh	r2, [r3, #2]
			registerFrame[R_Theta_Status].U16 = 0;
 80047e6:	4b11      	ldr	r3, [pc, #68]	@ (800482c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	841a      	strh	r2, [r3, #32]
		}
	}
}
 80047ec:	bf00      	nop
 80047ee:	3708      	adds	r7, #8
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	200018a0 	.word	0x200018a0
 80047f8:	20000628 	.word	0x20000628
 80047fc:	20000528 	.word	0x20000528
 8004800:	20000060 	.word	0x20000060
 8004804:	20000524 	.word	0x20000524
 8004808:	200009e8 	.word	0x200009e8
 800480c:	200000c0 	.word	0x200000c0
 8004810:	20000520 	.word	0x20000520
 8004814:	20000684 	.word	0x20000684
 8004818:	20000580 	.word	0x20000580
 800481c:	20000000 	.word	0x20000000
 8004820:	2000057c 	.word	0x2000057c
 8004824:	20000d68 	.word	0x20000d68
 8004828:	20000578 	.word	0x20000578
 800482c:	20001610 	.word	0x20001610
 8004830:	2000058c 	.word	0x2000058c
 8004834:	2000058b 	.word	0x2000058b
 8004838:	00000000 	.word	0x00000000
 800483c:	44fa0000 	.word	0x44fa0000
 8004840:	20000590 	.word	0x20000590
 8004844:	200005dc 	.word	0x200005dc
 8004848:	200002ea 	.word	0x200002ea
 800484c:	200002ed 	.word	0x200002ed
 8004850:	200002ee 	.word	0x200002ee
 8004854:	200002ec 	.word	0x200002ec
 8004858:	200002eb 	.word	0x200002eb

0800485c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004860:	b672      	cpsid	i
}
 8004862:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004864:	bf00      	nop
 8004866:	e7fd      	b.n	8004864 <Error_Handler+0x8>

08004868 <plotter_begin>:
float joystick_y = 0.0f;
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int b1, b2, b3, b4, prox, emer, up_photo, low_photo, up_lim, low_lim;
void plotter_begin() {
 8004868:	b590      	push	{r4, r7, lr}
 800486a:	ed2d 8b02 	vpush	{d8}
 800486e:	b083      	sub	sp, #12
 8004870:	af02      	add	r7, sp, #8
	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 8004872:	2100      	movs	r1, #0
 8004874:	48c8      	ldr	r0, [pc, #800]	@ (8004b98 <plotter_begin+0x330>)
 8004876:	f000 fb95 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 800487a:	eddf 2ac8 	vldr	s5, [pc, #800]	@ 8004b9c <plotter_begin+0x334>
 800487e:	ed9f 2ac8 	vldr	s4, [pc, #800]	@ 8004ba0 <plotter_begin+0x338>
 8004882:	eddf 1ac8 	vldr	s3, [pc, #800]	@ 8004ba4 <plotter_begin+0x33c>
 8004886:	ed9f 1ac7 	vldr	s2, [pc, #796]	@ 8004ba4 <plotter_begin+0x33c>
 800488a:	eddf 0ac7 	vldr	s1, [pc, #796]	@ 8004ba8 <plotter_begin+0x340>
 800488e:	ed9f 0ac3 	vldr	s0, [pc, #780]	@ 8004b9c <plotter_begin+0x334>
 8004892:	48c1      	ldr	r0, [pc, #772]	@ (8004b98 <plotter_begin+0x330>)
 8004894:	f000 fbe4 	bl	8005060 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 8004898:	2102      	movs	r1, #2
 800489a:	48c4      	ldr	r0, [pc, #784]	@ (8004bac <plotter_begin+0x344>)
 800489c:	f000 fb82 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 80048a0:	ed9f 3abe 	vldr	s6, [pc, #760]	@ 8004b9c <plotter_begin+0x334>
 80048a4:	eddf 2abe 	vldr	s5, [pc, #760]	@ 8004ba0 <plotter_begin+0x338>
 80048a8:	ed9f 2abe 	vldr	s4, [pc, #760]	@ 8004ba4 <plotter_begin+0x33c>
 80048ac:	eddf 1abd 	vldr	s3, [pc, #756]	@ 8004ba4 <plotter_begin+0x33c>
 80048b0:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80048b4:	eddf 0abc 	vldr	s1, [pc, #752]	@ 8004ba8 <plotter_begin+0x340>
 80048b8:	ed9f 0ab8 	vldr	s0, [pc, #736]	@ 8004b9c <plotter_begin+0x334>
 80048bc:	48bb      	ldr	r0, [pc, #748]	@ (8004bac <plotter_begin+0x344>)
 80048be:	f000 fbfa 	bl	80050b6 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 80048c2:	2100      	movs	r1, #0
 80048c4:	48ba      	ldr	r0, [pc, #744]	@ (8004bb0 <plotter_begin+0x348>)
 80048c6:	f000 fb6d 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 80048ca:	eef3 2a09 	vmov.f32	s5, #57	@ 0x41c80000  25.0
 80048ce:	eebb 2a09 	vmov.f32	s4, #185	@ 0xc1c80000 -25.0
 80048d2:	eddf 1ab4 	vldr	s3, [pc, #720]	@ 8004ba4 <plotter_begin+0x33c>
 80048d6:	ed9f 1ab3 	vldr	s2, [pc, #716]	@ 8004ba4 <plotter_begin+0x33c>
 80048da:	eddf 0ab3 	vldr	s1, [pc, #716]	@ 8004ba8 <plotter_begin+0x340>
 80048de:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80048e2:	48b3      	ldr	r0, [pc, #716]	@ (8004bb0 <plotter_begin+0x348>)
 80048e4:	f000 fbbc 	bl	8005060 <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 80048e8:	2102      	movs	r1, #2
 80048ea:	48b2      	ldr	r0, [pc, #712]	@ (8004bb4 <plotter_begin+0x34c>)
 80048ec:	f000 fb5a 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 80048f0:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 80048f4:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 80048f8:	ed9f 2aaa 	vldr	s4, [pc, #680]	@ 8004ba4 <plotter_begin+0x33c>
 80048fc:	eddf 1aa9 	vldr	s3, [pc, #676]	@ 8004ba4 <plotter_begin+0x33c>
 8004900:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8004904:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 8004ba8 <plotter_begin+0x340>
 8004908:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800490c:	48a9      	ldr	r0, [pc, #676]	@ (8004bb4 <plotter_begin+0x34c>)
 800490e:	f000 fbd2 	bl	80050b6 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 8004912:	2100      	movs	r1, #0
 8004914:	48a8      	ldr	r0, [pc, #672]	@ (8004bb8 <plotter_begin+0x350>)
 8004916:	f000 fb45 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 800491a:	4ba8      	ldr	r3, [pc, #672]	@ (8004bbc <plotter_begin+0x354>)
 800491c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004920:	4610      	mov	r0, r2
 8004922:	4619      	mov	r1, r3
 8004924:	f7fc f916 	bl	8000b54 <__aeabi_d2f>
 8004928:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 800492a:	4ba4      	ldr	r3, [pc, #656]	@ (8004bbc <plotter_begin+0x354>)
 800492c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004930:	4610      	mov	r0, r2
 8004932:	4619      	mov	r1, r3
 8004934:	f7fc f90e 	bl	8000b54 <__aeabi_d2f>
 8004938:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 800493a:	ee07 3a90 	vmov	s15, r3
 800493e:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 8004942:	4b9e      	ldr	r3, [pc, #632]	@ (8004bbc <plotter_begin+0x354>)
 8004944:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004948:	4610      	mov	r0, r2
 800494a:	4619      	mov	r1, r3
 800494c:	f7fc f902 	bl	8000b54 <__aeabi_d2f>
 8004950:	4603      	mov	r3, r0
 8004952:	ee02 3a90 	vmov	s5, r3
 8004956:	eeb0 2a48 	vmov.f32	s4, s16
 800495a:	eddf 1a92 	vldr	s3, [pc, #584]	@ 8004ba4 <plotter_begin+0x33c>
 800495e:	ed9f 1a91 	vldr	s2, [pc, #580]	@ 8004ba4 <plotter_begin+0x33c>
 8004962:	eddf 0a91 	vldr	s1, [pc, #580]	@ 8004ba8 <plotter_begin+0x340>
 8004966:	ee00 4a10 	vmov	s0, r4
 800496a:	4893      	ldr	r0, [pc, #588]	@ (8004bb8 <plotter_begin+0x350>)
 800496c:	f000 fb78 	bl	8005060 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 8004970:	2102      	movs	r1, #2
 8004972:	4893      	ldr	r0, [pc, #588]	@ (8004bc0 <plotter_begin+0x358>)
 8004974:	f000 fb16 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004978:	4b90      	ldr	r3, [pc, #576]	@ (8004bbc <plotter_begin+0x354>)
 800497a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800497e:	4610      	mov	r0, r2
 8004980:	4619      	mov	r1, r3
 8004982:	f7fc f8e7 	bl	8000b54 <__aeabi_d2f>
 8004986:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8004988:	4b8c      	ldr	r3, [pc, #560]	@ (8004bbc <plotter_begin+0x354>)
 800498a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800498e:	4610      	mov	r0, r2
 8004990:	4619      	mov	r1, r3
 8004992:	f7fc f8df 	bl	8000b54 <__aeabi_d2f>
 8004996:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004998:	ee07 3a90 	vmov	s15, r3
 800499c:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 80049a0:	4b86      	ldr	r3, [pc, #536]	@ (8004bbc <plotter_begin+0x354>)
 80049a2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80049a6:	4610      	mov	r0, r2
 80049a8:	4619      	mov	r1, r3
 80049aa:	f7fc f8d3 	bl	8000b54 <__aeabi_d2f>
 80049ae:	4603      	mov	r3, r0
 80049b0:	ee03 3a10 	vmov	s6, r3
 80049b4:	eef0 2a48 	vmov.f32	s5, s16
 80049b8:	ed9f 2a7a 	vldr	s4, [pc, #488]	@ 8004ba4 <plotter_begin+0x33c>
 80049bc:	eddf 1a79 	vldr	s3, [pc, #484]	@ 8004ba4 <plotter_begin+0x33c>
 80049c0:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80049c4:	eddf 0a78 	vldr	s1, [pc, #480]	@ 8004ba8 <plotter_begin+0x340>
 80049c8:	ee00 4a10 	vmov	s0, r4
 80049cc:	487c      	ldr	r0, [pc, #496]	@ (8004bc0 <plotter_begin+0x358>)
 80049ce:	f000 fb72 	bl	80050b6 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 80049d2:	2100      	movs	r1, #0
 80049d4:	487b      	ldr	r0, [pc, #492]	@ (8004bc4 <plotter_begin+0x35c>)
 80049d6:	f000 fae5 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80049da:	4b7b      	ldr	r3, [pc, #492]	@ (8004bc8 <plotter_begin+0x360>)
 80049dc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80049e0:	4610      	mov	r0, r2
 80049e2:	4619      	mov	r1, r3
 80049e4:	f7fc f8b6 	bl	8000b54 <__aeabi_d2f>
 80049e8:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 80049ea:	4b77      	ldr	r3, [pc, #476]	@ (8004bc8 <plotter_begin+0x360>)
 80049ec:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80049f0:	4610      	mov	r0, r2
 80049f2:	4619      	mov	r1, r3
 80049f4:	f7fc f8ae 	bl	8000b54 <__aeabi_d2f>
 80049f8:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80049fa:	ee07 3a90 	vmov	s15, r3
 80049fe:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 8004a02:	4b71      	ldr	r3, [pc, #452]	@ (8004bc8 <plotter_begin+0x360>)
 8004a04:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8004a08:	4610      	mov	r0, r2
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	f7fc f8a2 	bl	8000b54 <__aeabi_d2f>
 8004a10:	4603      	mov	r3, r0
 8004a12:	ee02 3a90 	vmov	s5, r3
 8004a16:	eeb0 2a48 	vmov.f32	s4, s16
 8004a1a:	eddf 1a62 	vldr	s3, [pc, #392]	@ 8004ba4 <plotter_begin+0x33c>
 8004a1e:	ed9f 1a61 	vldr	s2, [pc, #388]	@ 8004ba4 <plotter_begin+0x33c>
 8004a22:	eddf 0a61 	vldr	s1, [pc, #388]	@ 8004ba8 <plotter_begin+0x340>
 8004a26:	ee00 4a10 	vmov	s0, r4
 8004a2a:	4866      	ldr	r0, [pc, #408]	@ (8004bc4 <plotter_begin+0x35c>)
 8004a2c:	f000 fb18 	bl	8005060 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 8004a30:	2102      	movs	r1, #2
 8004a32:	4866      	ldr	r0, [pc, #408]	@ (8004bcc <plotter_begin+0x364>)
 8004a34:	f000 fab6 	bl	8004fa4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8004a38:	4b63      	ldr	r3, [pc, #396]	@ (8004bc8 <plotter_begin+0x360>)
 8004a3a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004a3e:	4610      	mov	r0, r2
 8004a40:	4619      	mov	r1, r3
 8004a42:	f7fc f887 	bl	8000b54 <__aeabi_d2f>
 8004a46:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8004a48:	4b5f      	ldr	r3, [pc, #380]	@ (8004bc8 <plotter_begin+0x360>)
 8004a4a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004a4e:	4610      	mov	r0, r2
 8004a50:	4619      	mov	r1, r3
 8004a52:	f7fc f87f 	bl	8000b54 <__aeabi_d2f>
 8004a56:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8004a58:	ee07 3a90 	vmov	s15, r3
 8004a5c:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8004a60:	4b59      	ldr	r3, [pc, #356]	@ (8004bc8 <plotter_begin+0x360>)
 8004a62:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8004a66:	4610      	mov	r0, r2
 8004a68:	4619      	mov	r1, r3
 8004a6a:	f7fc f873 	bl	8000b54 <__aeabi_d2f>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	ee03 3a10 	vmov	s6, r3
 8004a74:	eef0 2a48 	vmov.f32	s5, s16
 8004a78:	ed9f 2a4a 	vldr	s4, [pc, #296]	@ 8004ba4 <plotter_begin+0x33c>
 8004a7c:	eddf 1a49 	vldr	s3, [pc, #292]	@ 8004ba4 <plotter_begin+0x33c>
 8004a80:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8004a84:	eddf 0a48 	vldr	s1, [pc, #288]	@ 8004ba8 <plotter_begin+0x340>
 8004a88:	ee00 4a10 	vmov	s0, r4
 8004a8c:	484f      	ldr	r0, [pc, #316]	@ (8004bcc <plotter_begin+0x364>)
 8004a8e:	f000 fb12 	bl	80050b6 <SIGNAL_config_square>

	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max * Disturbance_Constant.prismatic_pulley_radius;
 8004a92:	4b4a      	ldr	r3, [pc, #296]	@ (8004bbc <plotter_begin+0x354>)
 8004a94:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8004a98:	4b4d      	ldr	r3, [pc, #308]	@ (8004bd0 <plotter_begin+0x368>)
 8004a9a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a9e:	f7fb fd77 	bl	8000590 <__aeabi_dmul>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4945      	ldr	r1, [pc, #276]	@ (8004bbc <plotter_begin+0x354>)
 8004aa8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max =ZGX45RGG_400RPM_Constant.sd_max * 0.5;
 8004aac:	4b43      	ldr	r3, [pc, #268]	@ (8004bbc <plotter_begin+0x354>)
 8004aae:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	4b47      	ldr	r3, [pc, #284]	@ (8004bd4 <plotter_begin+0x36c>)
 8004ab8:	f7fb fd6a 	bl	8000590 <__aeabi_dmul>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	493e      	ldr	r1, [pc, #248]	@ (8004bbc <plotter_begin+0x354>)
 8004ac2:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
	Disturbance_Constant.prismatic_pulley_radius * 2.0);
 8004ac6:	4b42      	ldr	r3, [pc, #264]	@ (8004bd0 <plotter_begin+0x368>)
 8004ac8:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	f7fb fba8 	bl	8000224 <__adddf3>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 8004ad8:	4610      	mov	r0, r2
 8004ada:	4619      	mov	r1, r3
 8004adc:	f7fc f83a 	bl	8000b54 <__aeabi_d2f>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	ee00 3a90 	vmov	s1, r3
 8004ae6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004aea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004aee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004af2:	4939      	ldr	r1, [pc, #228]	@ (8004bd8 <plotter_begin+0x370>)
 8004af4:	4839      	ldr	r0, [pc, #228]	@ (8004bdc <plotter_begin+0x374>)
 8004af6:	f7fd fbfd 	bl	80022f4 <QEI_init>
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 8004afa:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8004ba4 <plotter_begin+0x33c>
 8004afe:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004b02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b06:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b0a:	4935      	ldr	r1, [pc, #212]	@ (8004be0 <plotter_begin+0x378>)
 8004b0c:	4835      	ldr	r0, [pc, #212]	@ (8004be4 <plotter_begin+0x37c>)
 8004b0e:	f7fd fbf1 	bl	80022f4 <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 8004b12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004b1c:	2204      	movs	r2, #4
 8004b1e:	4932      	ldr	r1, [pc, #200]	@ (8004be8 <plotter_begin+0x380>)
 8004b20:	4832      	ldr	r0, [pc, #200]	@ (8004bec <plotter_begin+0x384>)
 8004b22:	f7fc fba0 	bl	8001266 <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 8004b26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	4b30      	ldr	r3, [pc, #192]	@ (8004bf0 <plotter_begin+0x388>)
 8004b2e:	2200      	movs	r2, #0
 8004b30:	492d      	ldr	r1, [pc, #180]	@ (8004be8 <plotter_begin+0x380>)
 8004b32:	4830      	ldr	r0, [pc, #192]	@ (8004bf4 <plotter_begin+0x38c>)
 8004b34:	f7fc fb97 	bl	8001266 <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 8004b38:	220c      	movs	r2, #12
 8004b3a:	492f      	ldr	r1, [pc, #188]	@ (8004bf8 <plotter_begin+0x390>)
 8004b3c:	482f      	ldr	r0, [pc, #188]	@ (8004bfc <plotter_begin+0x394>)
 8004b3e:	f7fd f9ab 	bl	8001e98 <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 8004b42:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8004ba4 <plotter_begin+0x33c>
 8004b46:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8004c00 <plotter_begin+0x398>
 8004b4a:	4828      	ldr	r0, [pc, #160]	@ (8004bec <plotter_begin+0x384>)
 8004b4c:	f7fc fbb0 	bl	80012b0 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 8004b50:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8004ba4 <plotter_begin+0x33c>
 8004b54:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8004c00 <plotter_begin+0x398>
 8004b58:	4826      	ldr	r0, [pc, #152]	@ (8004bf4 <plotter_begin+0x38c>)
 8004b5a:	f7fc fba9 	bl	80012b0 <MDXX_set_range>
	plotter_pen_up();
 8004b5e:	f000 fa01 	bl	8004f64 <plotter_pen_up>

	PID_CONTROLLER_Init(&prismatic_position_pid, 500, 5, 70,
			ZGX45RGG_400RPM_Constant.qd_max);
 8004b62:	4b16      	ldr	r3, [pc, #88]	@ (8004bbc <plotter_begin+0x354>)
 8004b64:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&prismatic_position_pid, 500, 5, 70,
 8004b68:	4610      	mov	r0, r2
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	f7fb fff2 	bl	8000b54 <__aeabi_d2f>
 8004b70:	4603      	mov	r3, r0
 8004b72:	ee01 3a90 	vmov	s3, r3
 8004b76:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 8004c04 <plotter_begin+0x39c>
 8004b7a:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8004b7e:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8004c10 <plotter_begin+0x3a8>
 8004b82:	4821      	ldr	r0, [pc, #132]	@ (8004c08 <plotter_begin+0x3a0>)
 8004b84:	f7fc fab3 	bl	80010ee <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 500, 7, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 8004b88:	4b0c      	ldr	r3, [pc, #48]	@ (8004bbc <plotter_begin+0x354>)
 8004b8a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 500, 7, 0,
 8004b8e:	4610      	mov	r0, r2
 8004b90:	4619      	mov	r1, r3
 8004b92:	f7fb ffdf 	bl	8000b54 <__aeabi_d2f>
 8004b96:	e03d      	b.n	8004c14 <plotter_begin+0x3ac>
 8004b98:	20000798 	.word	0x20000798
 8004b9c:	477fff00 	.word	0x477fff00
 8004ba0:	c77fff00 	.word	0xc77fff00
 8004ba4:	00000000 	.word	0x00000000
 8004ba8:	3dcccccd 	.word	0x3dcccccd
 8004bac:	200007dc 	.word	0x200007dc
 8004bb0:	20000820 	.word	0x20000820
 8004bb4:	20000864 	.word	0x20000864
 8004bb8:	200008a8 	.word	0x200008a8
 8004bbc:	20000060 	.word	0x20000060
 8004bc0:	200008ec 	.word	0x200008ec
 8004bc4:	20000930 	.word	0x20000930
 8004bc8:	20000000 	.word	0x20000000
 8004bcc:	20000974 	.word	0x20000974
 8004bd0:	200000c0 	.word	0x200000c0
 8004bd4:	3fe00000 	.word	0x3fe00000
 8004bd8:	20001a38 	.word	0x20001a38
 8004bdc:	20000628 	.word	0x20000628
 8004be0:	2000196c 	.word	0x2000196c
 8004be4:	20000684 	.word	0x20000684
 8004be8:	20001bd0 	.word	0x20001bd0
 8004bec:	20000590 	.word	0x20000590
 8004bf0:	48000800 	.word	0x48000800
 8004bf4:	200005dc 	.word	0x200005dc
 8004bf8:	200017d4 	.word	0x200017d4
 8004bfc:	20000768 	.word	0x20000768
 8004c00:	44fa0000 	.word	0x44fa0000
 8004c04:	428c0000 	.word	0x428c0000
 8004c08:	200006e0 	.word	0x200006e0
 8004c0c:	00000000 	.word	0x00000000
 8004c10:	43fa0000 	.word	0x43fa0000
 8004c14:	4603      	mov	r3, r0
 8004c16:	ee01 3a90 	vmov	s3, r3
 8004c1a:	ed1f 1a04 	vldr	s2, [pc, #-16]	@ 8004c0c <plotter_begin+0x3a4>
 8004c1e:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8004c22:	ed1f 0a05 	vldr	s0, [pc, #-20]	@ 8004c10 <plotter_begin+0x3a8>
 8004c26:	4847      	ldr	r0, [pc, #284]	@ (8004d44 <plotter_begin+0x4dc>)
 8004c28:	f7fc fa61 	bl	80010ee <PID_CONTROLLER_Init>

	//unit test
	//25 1e-8 0
	//2000 80 0
	PID_CONTROLLER_Init(&revolute_position_pid, 500, 1e-9, 72,
			ZGX45RGG_150RPM_Constant.qd_max);
 8004c2c:	4b46      	ldr	r3, [pc, #280]	@ (8004d48 <plotter_begin+0x4e0>)
 8004c2e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 500, 1e-9, 72,
 8004c32:	4610      	mov	r0, r2
 8004c34:	4619      	mov	r1, r3
 8004c36:	f7fb ff8d 	bl	8000b54 <__aeabi_d2f>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	ee01 3a90 	vmov	s3, r3
 8004c40:	ed9f 1a42 	vldr	s2, [pc, #264]	@ 8004d4c <plotter_begin+0x4e4>
 8004c44:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8004d50 <plotter_begin+0x4e8>
 8004c48:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 8004d54 <plotter_begin+0x4ec>
 8004c4c:	4842      	ldr	r0, [pc, #264]	@ (8004d58 <plotter_begin+0x4f0>)
 8004c4e:	f7fc fa4e 	bl	80010ee <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 1000, 20, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 8004c52:	4b3d      	ldr	r3, [pc, #244]	@ (8004d48 <plotter_begin+0x4e0>)
 8004c54:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 1000, 20, 0,
 8004c58:	4610      	mov	r0, r2
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	f7fb ff7a 	bl	8000b54 <__aeabi_d2f>
 8004c60:	4603      	mov	r3, r0
 8004c62:	ee01 3a90 	vmov	s3, r3
 8004c66:	ed9f 1a3d 	vldr	s2, [pc, #244]	@ 8004d5c <plotter_begin+0x4f4>
 8004c6a:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 8004c6e:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8004d60 <plotter_begin+0x4f8>
 8004c72:	483c      	ldr	r0, [pc, #240]	@ (8004d64 <plotter_begin+0x4fc>)
 8004c74:	f7fc fa3b 	bl	80010ee <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 8004c78:	4933      	ldr	r1, [pc, #204]	@ (8004d48 <plotter_begin+0x4e0>)
 8004c7a:	483b      	ldr	r0, [pc, #236]	@ (8004d68 <plotter_begin+0x500>)
 8004c7c:	f7fc fbf2 	bl	8001464 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 8004c80:	493a      	ldr	r1, [pc, #232]	@ (8004d6c <plotter_begin+0x504>)
 8004c82:	483b      	ldr	r0, [pc, #236]	@ (8004d70 <plotter_begin+0x508>)
 8004c84:	f7fc fc0e 	bl	80014a4 <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 8004c88:	4a3a      	ldr	r2, [pc, #232]	@ (8004d74 <plotter_begin+0x50c>)
 8004c8a:	492f      	ldr	r1, [pc, #188]	@ (8004d48 <plotter_begin+0x4e0>)
 8004c8c:	483a      	ldr	r0, [pc, #232]	@ (8004d78 <plotter_begin+0x510>)
 8004c8e:	f7fc fbf7 	bl	8001480 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 8004c92:	4a38      	ldr	r2, [pc, #224]	@ (8004d74 <plotter_begin+0x50c>)
 8004c94:	4935      	ldr	r1, [pc, #212]	@ (8004d6c <plotter_begin+0x504>)
 8004c96:	4839      	ldr	r0, [pc, #228]	@ (8004d7c <plotter_begin+0x514>)
 8004c98:	f7fc fc12 	bl	80014c0 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&adc_dma, &hadc1, adc_dma_buffer, ADC_BUFFER_SIZE,
 8004c9c:	2304      	movs	r3, #4
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	eddf 0a37 	vldr	s1, [pc, #220]	@ 8004d80 <plotter_begin+0x518>
 8004ca4:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8004d84 <plotter_begin+0x51c>
 8004ca8:	2328      	movs	r3, #40	@ 0x28
 8004caa:	4a37      	ldr	r2, [pc, #220]	@ (8004d88 <plotter_begin+0x520>)
 8004cac:	4937      	ldr	r1, [pc, #220]	@ (8004d8c <plotter_begin+0x524>)
 8004cae:	4838      	ldr	r0, [pc, #224]	@ (8004d90 <plotter_begin+0x528>)
 8004cb0:	f7fc f936 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, 3.3f, 4095.0f);
	ADC_DMA_Start(&adc_dma);
 8004cb4:	4836      	ldr	r0, [pc, #216]	@ (8004d90 <plotter_begin+0x528>)
 8004cb6:	f7fc f968 	bl	8000f8a <ADC_DMA_Start>

	FIR_init(&prismatic_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004cba:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8004d60 <plotter_begin+0x4f8>
 8004cbe:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004cc2:	211f      	movs	r1, #31
 8004cc4:	4833      	ldr	r0, [pc, #204]	@ (8004d94 <plotter_begin+0x52c>)
 8004cc6:	f7fc fc0d 	bl	80014e4 <FIR_init>
	FIR_init(&prismatic_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004cca:	eddf 0a25 	vldr	s1, [pc, #148]	@ 8004d60 <plotter_begin+0x4f8>
 8004cce:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004cd2:	211f      	movs	r1, #31
 8004cd4:	4830      	ldr	r0, [pc, #192]	@ (8004d98 <plotter_begin+0x530>)
 8004cd6:	f7fc fc05 	bl	80014e4 <FIR_init>
	FIR_init(&revolute_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004cda:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8004d60 <plotter_begin+0x4f8>
 8004cde:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004ce2:	211f      	movs	r1, #31
 8004ce4:	482d      	ldr	r0, [pc, #180]	@ (8004d9c <plotter_begin+0x534>)
 8004ce6:	f7fc fbfd 	bl	80014e4 <FIR_init>
	FIR_init(&revolute_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004cea:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8004d60 <plotter_begin+0x4f8>
 8004cee:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004cf2:	211f      	movs	r1, #31
 8004cf4:	482a      	ldr	r0, [pc, #168]	@ (8004da0 <plotter_begin+0x538>)
 8004cf6:	f7fc fbf5 	bl	80014e4 <FIR_init>

	Kalman_Start(&revolute_kalman, revolute_A, revolute_B, REVOLUTE_Q,
 8004cfa:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8004da4 <plotter_begin+0x53c>
 8004cfe:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004d02:	4a29      	ldr	r2, [pc, #164]	@ (8004da8 <plotter_begin+0x540>)
 8004d04:	4929      	ldr	r1, [pc, #164]	@ (8004dac <plotter_begin+0x544>)
 8004d06:	482a      	ldr	r0, [pc, #168]	@ (8004db0 <plotter_begin+0x548>)
 8004d08:	f7fe fb1c 	bl	8003344 <Kalman_Start>
	REVOLUTE_R);
	Kalman_Start(&prismatic_kalman, prismatic_A, prismatic_B, PRISMATIC_Q,
 8004d0c:	eddf 0a25 	vldr	s1, [pc, #148]	@ 8004da4 <plotter_begin+0x53c>
 8004d10:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004d14:	4a27      	ldr	r2, [pc, #156]	@ (8004db4 <plotter_begin+0x54c>)
 8004d16:	4928      	ldr	r1, [pc, #160]	@ (8004db8 <plotter_begin+0x550>)
 8004d18:	4828      	ldr	r0, [pc, #160]	@ (8004dbc <plotter_begin+0x554>)
 8004d1a:	f7fe fb13 	bl	8003344 <Kalman_Start>
	PRISMATIC_R);

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 8004d1e:	23c8      	movs	r3, #200	@ 0xc8
 8004d20:	9301      	str	r3, [sp, #4]
 8004d22:	2315      	movs	r3, #21
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	4b26      	ldr	r3, [pc, #152]	@ (8004dc0 <plotter_begin+0x558>)
 8004d28:	4a26      	ldr	r2, [pc, #152]	@ (8004dc4 <plotter_begin+0x55c>)
 8004d2a:	4927      	ldr	r1, [pc, #156]	@ (8004dc8 <plotter_begin+0x560>)
 8004d2c:	4827      	ldr	r0, [pc, #156]	@ (8004dcc <plotter_begin+0x564>)
 8004d2e:	f7fc fdab 	bl	8001888 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 8004d32:	4827      	ldr	r0, [pc, #156]	@ (8004dd0 <plotter_begin+0x568>)
 8004d34:	f004 fd80 	bl	8009838 <HAL_TIM_Base_Start_IT>
}
 8004d38:	bf00      	nop
 8004d3a:	3704      	adds	r7, #4
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	ecbd 8b02 	vpop	{d8}
 8004d42:	bd90      	pop	{r4, r7, pc}
 8004d44:	200006fc 	.word	0x200006fc
 8004d48:	20000000 	.word	0x20000000
 8004d4c:	42900000 	.word	0x42900000
 8004d50:	3089705f 	.word	0x3089705f
 8004d54:	43fa0000 	.word	0x43fa0000
 8004d58:	20000718 	.word	0x20000718
 8004d5c:	00000000 	.word	0x00000000
 8004d60:	447a0000 	.word	0x447a0000
 8004d64:	20000734 	.word	0x20000734
 8004d68:	2000075c 	.word	0x2000075c
 8004d6c:	20000060 	.word	0x20000060
 8004d70:	20000750 	.word	0x20000750
 8004d74:	200000c0 	.word	0x200000c0
 8004d78:	20000760 	.word	0x20000760
 8004d7c:	20000754 	.word	0x20000754
 8004d80:	457ff000 	.word	0x457ff000
 8004d84:	40533333 	.word	0x40533333
 8004d88:	200010e8 	.word	0x200010e8
 8004d8c:	2000040c 	.word	0x2000040c
 8004d90:	20000780 	.word	0x20000780
 8004d94:	200009c4 	.word	0x200009c4
 8004d98:	200009b8 	.word	0x200009b8
 8004d9c:	200009dc 	.word	0x200009dc
 8004da0:	200009d0 	.word	0x200009d0
 8004da4:	3d4ccccd 	.word	0x3d4ccccd
 8004da8:	20000380 	.word	0x20000380
 8004dac:	20000340 	.word	0x20000340
 8004db0:	20000d68 	.word	0x20000d68
 8004db4:	20000330 	.word	0x20000330
 8004db8:	200002f0 	.word	0x200002f0
 8004dbc:	200009e8 	.word	0x200009e8
 8004dc0:	20001610 	.word	0x20001610
 8004dc4:	20001c9c 	.word	0x20001c9c
 8004dc8:	20001e34 	.word	0x20001e34
 8004dcc:	20001138 	.word	0x20001138
 8004dd0:	200018a0 	.word	0x200018a0

08004dd4 <plotter_update_sensors>:
void plotter_reset() {
	QEI_reset(&prismatic_encoder);
	QEI_reset(&revolute_encoder);
}

void plotter_update_sensors() {
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystick(&adc_dma, JOYSTICK_X_CHANNEL, 1.0);
 8004dd8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004ddc:	2106      	movs	r1, #6
 8004dde:	4850      	ldr	r0, [pc, #320]	@ (8004f20 <plotter_update_sensors+0x14c>)
 8004de0:	f7fc f92e 	bl	8001040 <ADC_DMA_GetJoystick>
 8004de4:	eef0 7a40 	vmov.f32	s15, s0
 8004de8:	4b4e      	ldr	r3, [pc, #312]	@ (8004f24 <plotter_update_sensors+0x150>)
 8004dea:	edc3 7a00 	vstr	s15, [r3]
	joystick_y = ADC_DMA_GetJoystick(&adc_dma, JOYSTICK_Y_CHANNEL, 1.0);
 8004dee:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004df2:	2107      	movs	r1, #7
 8004df4:	484a      	ldr	r0, [pc, #296]	@ (8004f20 <plotter_update_sensors+0x14c>)
 8004df6:	f7fc f923 	bl	8001040 <ADC_DMA_GetJoystick>
 8004dfa:	eef0 7a40 	vmov.f32	s15, s0
 8004dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8004f28 <plotter_update_sensors+0x154>)
 8004e00:	edc3 7a00 	vstr	s15, [r3]

	b1 = !HAL_GPIO_ReadPin(START_GPIO_Port, START_Pin);
 8004e04:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e08:	4848      	ldr	r0, [pc, #288]	@ (8004f2c <plotter_update_sensors+0x158>)
 8004e0a:	f003 fbc9 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	bf0c      	ite	eq
 8004e14:	2301      	moveq	r3, #1
 8004e16:	2300      	movne	r3, #0
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	4b44      	ldr	r3, [pc, #272]	@ (8004f30 <plotter_update_sensors+0x15c>)
 8004e1e:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(SAVE_GPIO_Port, SAVE_Pin);
 8004e20:	2180      	movs	r1, #128	@ 0x80
 8004e22:	4844      	ldr	r0, [pc, #272]	@ (8004f34 <plotter_update_sensors+0x160>)
 8004e24:	f003 fbbc 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	bf0c      	ite	eq
 8004e2e:	2301      	moveq	r3, #1
 8004e30:	2300      	movne	r3, #0
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	461a      	mov	r2, r3
 8004e36:	4b40      	ldr	r3, [pc, #256]	@ (8004f38 <plotter_update_sensors+0x164>)
 8004e38:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(DELETE_GPIO_Port, DELETE_Pin);
 8004e3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e3e:	483b      	ldr	r0, [pc, #236]	@ (8004f2c <plotter_update_sensors+0x158>)
 8004e40:	f003 fbae 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	bf0c      	ite	eq
 8004e4a:	2301      	moveq	r3, #1
 8004e4c:	2300      	movne	r3, #0
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	461a      	mov	r2, r3
 8004e52:	4b3a      	ldr	r3, [pc, #232]	@ (8004f3c <plotter_update_sensors+0x168>)
 8004e54:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(RESET_SYS_GPIO_Port, RESET_SYS_Pin);
 8004e56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004e5a:	4834      	ldr	r0, [pc, #208]	@ (8004f2c <plotter_update_sensors+0x158>)
 8004e5c:	f003 fba0 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	bf0c      	ite	eq
 8004e66:	2301      	moveq	r3, #1
 8004e68:	2300      	movne	r3, #0
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	4b34      	ldr	r3, [pc, #208]	@ (8004f40 <plotter_update_sensors+0x16c>)
 8004e70:	601a      	str	r2, [r3, #0]

	prox = HAL_GPIO_ReadPin(PROX_GPIO_Port, PROX_Pin);
 8004e72:	2120      	movs	r1, #32
 8004e74:	482f      	ldr	r0, [pc, #188]	@ (8004f34 <plotter_update_sensors+0x160>)
 8004e76:	f003 fb93 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4b31      	ldr	r3, [pc, #196]	@ (8004f44 <plotter_update_sensors+0x170>)
 8004e80:	601a      	str	r2, [r3, #0]
	up_photo = HAL_GPIO_ReadPin(UPPER_PHOTO_GPIO_Port, UPPER_PHOTO_Pin);
 8004e82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004e86:	482b      	ldr	r0, [pc, #172]	@ (8004f34 <plotter_update_sensors+0x160>)
 8004e88:	f003 fb8a 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	461a      	mov	r2, r3
 8004e90:	4b2d      	ldr	r3, [pc, #180]	@ (8004f48 <plotter_update_sensors+0x174>)
 8004e92:	601a      	str	r2, [r3, #0]
	low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
 8004e94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004e98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e9c:	f003 fb80 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	4b29      	ldr	r3, [pc, #164]	@ (8004f4c <plotter_update_sensors+0x178>)
 8004ea6:	601a      	str	r2, [r3, #0]
	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 8004ea8:	2102      	movs	r1, #2
 8004eaa:	4822      	ldr	r0, [pc, #136]	@ (8004f34 <plotter_update_sensors+0x160>)
 8004eac:	f003 fb78 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	4b26      	ldr	r3, [pc, #152]	@ (8004f50 <plotter_update_sensors+0x17c>)
 8004eb6:	601a      	str	r2, [r3, #0]
	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 8004eb8:	2104      	movs	r1, #4
 8004eba:	481e      	ldr	r0, [pc, #120]	@ (8004f34 <plotter_update_sensors+0x160>)
 8004ebc:	f003 fb70 	bl	80085a0 <HAL_GPIO_ReadPin>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	4b23      	ldr	r3, [pc, #140]	@ (8004f54 <plotter_update_sensors+0x180>)
 8004ec6:	601a      	str	r2, [r3, #0]

//	emer = HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin);

	if (up_lim) {
 8004ec8:	4b21      	ldr	r3, [pc, #132]	@ (8004f50 <plotter_update_sensors+0x17c>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <plotter_update_sensors+0x104>
		servo_state = PEN_UP;
 8004ed0:	4b21      	ldr	r3, [pc, #132]	@ (8004f58 <plotter_update_sensors+0x184>)
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	701a      	strb	r2, [r3, #0]
 8004ed6:	e00a      	b.n	8004eee <plotter_update_sensors+0x11a>
	} else if (low_lim) {
 8004ed8:	4b1e      	ldr	r3, [pc, #120]	@ (8004f54 <plotter_update_sensors+0x180>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d003      	beq.n	8004ee8 <plotter_update_sensors+0x114>
		servo_state = PEN_DOWN;
 8004ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f58 <plotter_update_sensors+0x184>)
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	701a      	strb	r2, [r3, #0]
 8004ee6:	e002      	b.n	8004eee <plotter_update_sensors+0x11a>
	} else {
		servo_state = PEN_IDLE;
 8004ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f58 <plotter_update_sensors+0x184>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	701a      	strb	r2, [r3, #0]
	}

	if (up_photo) {
 8004eee:	4b16      	ldr	r3, [pc, #88]	@ (8004f48 <plotter_update_sensors+0x174>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <plotter_update_sensors+0x12a>
		prismatic_state = PP_AT_TOP_END_POSITION;
 8004ef6:	4b19      	ldr	r3, [pc, #100]	@ (8004f5c <plotter_update_sensors+0x188>)
 8004ef8:	2202      	movs	r2, #2
 8004efa:	701a      	strb	r2, [r3, #0]
 8004efc:	e006      	b.n	8004f0c <plotter_update_sensors+0x138>
	} else if (low_photo) {
 8004efe:	4b13      	ldr	r3, [pc, #76]	@ (8004f4c <plotter_update_sensors+0x178>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d002      	beq.n	8004f0c <plotter_update_sensors+0x138>
		prismatic_state = PP_AT_BOTTOM_END_POSITION;
 8004f06:	4b15      	ldr	r3, [pc, #84]	@ (8004f5c <plotter_update_sensors+0x188>)
 8004f08:	2204      	movs	r2, #4
 8004f0a:	701a      	strb	r2, [r3, #0]
	}

	if (prox) {
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f44 <plotter_update_sensors+0x170>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d002      	beq.n	8004f1a <plotter_update_sensors+0x146>
		revolute_state = RP_AT_HOME_POSITION;
 8004f14:	4b12      	ldr	r3, [pc, #72]	@ (8004f60 <plotter_update_sensors+0x18c>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	701a      	strb	r2, [r3, #0]
	}

//    prismatic_current = ADC_DMA_ComputeCurrent(&adc_dma, PRISMATIC_CURRENT_CHANNEL, PRISMATIC_CURRENT_OFFSET);
//    revolute_current = ADC_DMA_ComputeCurrent(&adc_dma, REVOLUTE_CURRENT_CHANNEL, REVOLUTE_CURRENT_OFFSET);
}
 8004f1a:	bf00      	nop
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20000780 	.word	0x20000780
 8004f24:	200017a0 	.word	0x200017a0
 8004f28:	200017a4 	.word	0x200017a4
 8004f2c:	48000800 	.word	0x48000800
 8004f30:	200017a8 	.word	0x200017a8
 8004f34:	48000400 	.word	0x48000400
 8004f38:	200017ac 	.word	0x200017ac
 8004f3c:	200017b0 	.word	0x200017b0
 8004f40:	200017b4 	.word	0x200017b4
 8004f44:	200017b8 	.word	0x200017b8
 8004f48:	200017c0 	.word	0x200017c0
 8004f4c:	200017c4 	.word	0x200017c4
 8004f50:	200017c8 	.word	0x200017c8
 8004f54:	200017cc 	.word	0x200017cc
 8004f58:	2000058c 	.word	0x2000058c
 8004f5c:	200002ed 	.word	0x200002ed
 8004f60:	200002ee 	.word	0x200002ee

08004f64 <plotter_pen_up>:

void plotter_pen_up() {
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8004f68:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8004f6c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8004f7c <plotter_pen_up+0x18>
 8004f70:	4803      	ldr	r0, [pc, #12]	@ (8004f80 <plotter_pen_up+0x1c>)
 8004f72:	f7fc ffb3 	bl	8001edc <PWM_write_duty>
}
 8004f76:	bf00      	nop
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	42480000 	.word	0x42480000
 8004f80:	20000768 	.word	0x20000768

08004f84 <plotter_pen_down>:

void plotter_pen_down() {
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 12);
 8004f88:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 8004f8c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8004f9c <plotter_pen_down+0x18>
 8004f90:	4803      	ldr	r0, [pc, #12]	@ (8004fa0 <plotter_pen_down+0x1c>)
 8004f92:	f7fc ffa3 	bl	8001edc <PWM_write_duty>
}
 8004f96:	bf00      	nop
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	42480000 	.word	0x42480000
 8004fa0:	20000768 	.word	0x20000768

08004fa4 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004fbc:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004fc4:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f04f 0200 	mov.w	r2, #0
 8004fdc:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f04f 0200 	mov.w	r2, #0
 8004fe4:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8005058 <SIGNAL_init+0xb4>)
 8004fea:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004ff2:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	2b03      	cmp	r3, #3
 8004ff8:	d828      	bhi.n	800504c <SIGNAL_init+0xa8>
 8004ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8005000 <SIGNAL_init+0x5c>)
 8004ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005000:	0800504b 	.word	0x0800504b
 8005004:	08005011 	.word	0x08005011
 8005008:	0800502f 	.word	0x0800502f
 800500c:	08005039 	.word	0x08005039
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800501c:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a0e      	ldr	r2, [pc, #56]	@ (800505c <SIGNAL_init+0xb8>)
 8005022:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800502a:	621a      	str	r2, [r3, #32]
            break;
 800502c:	e00e      	b.n	800504c <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8005034:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8005036:	e009      	b.n	800504c <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f04f 0200 	mov.w	r2, #0
 800503e:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005046:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8005048:	e000      	b.n	800504c <SIGNAL_init+0xa8>
            break;
 800504a:	bf00      	nop
    }
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	bf800000 	.word	0xbf800000
 800505c:	41200000 	.word	0x41200000

08005060 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8005060:	b480      	push	{r7}
 8005062:	b089      	sub	sp, #36	@ 0x24
 8005064:	af00      	add	r7, sp, #0
 8005066:	61f8      	str	r0, [r7, #28]
 8005068:	ed87 0a06 	vstr	s0, [r7, #24]
 800506c:	edc7 0a05 	vstr	s1, [r7, #20]
 8005070:	ed87 1a04 	vstr	s2, [r7, #16]
 8005074:	edc7 1a03 	vstr	s3, [r7, #12]
 8005078:	ed87 2a02 	vstr	s4, [r7, #8]
 800507c:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	2200      	movs	r2, #0
 8005084:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80050aa:	bf00      	nop
 80050ac:	3724      	adds	r7, #36	@ 0x24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 80050b6:	b480      	push	{r7}
 80050b8:	b089      	sub	sp, #36	@ 0x24
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	61f8      	str	r0, [r7, #28]
 80050be:	ed87 0a06 	vstr	s0, [r7, #24]
 80050c2:	edc7 0a05 	vstr	s1, [r7, #20]
 80050c6:	ed87 1a04 	vstr	s2, [r7, #16]
 80050ca:	edc7 1a03 	vstr	s3, [r7, #12]
 80050ce:	ed87 2a02 	vstr	s4, [r7, #8]
 80050d2:	edc7 2a01 	vstr	s5, [r7, #4]
 80050d6:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	2202      	movs	r2, #2
 80050de:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800510a:	bf00      	nop
 800510c:	3724      	adds	r7, #36	@ 0x24
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
	...

08005118 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800511e:	4b0f      	ldr	r3, [pc, #60]	@ (800515c <HAL_MspInit+0x44>)
 8005120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005122:	4a0e      	ldr	r2, [pc, #56]	@ (800515c <HAL_MspInit+0x44>)
 8005124:	f043 0301 	orr.w	r3, r3, #1
 8005128:	6613      	str	r3, [r2, #96]	@ 0x60
 800512a:	4b0c      	ldr	r3, [pc, #48]	@ (800515c <HAL_MspInit+0x44>)
 800512c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	607b      	str	r3, [r7, #4]
 8005134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005136:	4b09      	ldr	r3, [pc, #36]	@ (800515c <HAL_MspInit+0x44>)
 8005138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800513a:	4a08      	ldr	r2, [pc, #32]	@ (800515c <HAL_MspInit+0x44>)
 800513c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005140:	6593      	str	r3, [r2, #88]	@ 0x58
 8005142:	4b06      	ldr	r3, [pc, #24]	@ (800515c <HAL_MspInit+0x44>)
 8005144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800514a:	603b      	str	r3, [r7, #0]
 800514c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800514e:	f003 fb13 	bl	8008778 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005152:	bf00      	nop
 8005154:	3708      	adds	r7, #8
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	40021000 	.word	0x40021000

08005160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005160:	b480      	push	{r7}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005164:	bf00      	nop
 8005166:	e7fd      	b.n	8005164 <NMI_Handler+0x4>

08005168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005168:	b480      	push	{r7}
 800516a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800516c:	bf00      	nop
 800516e:	e7fd      	b.n	800516c <HardFault_Handler+0x4>

08005170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005170:	b480      	push	{r7}
 8005172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005174:	bf00      	nop
 8005176:	e7fd      	b.n	8005174 <MemManage_Handler+0x4>

08005178 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005178:	b480      	push	{r7}
 800517a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800517c:	bf00      	nop
 800517e:	e7fd      	b.n	800517c <BusFault_Handler+0x4>

08005180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005180:	b480      	push	{r7}
 8005182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005184:	bf00      	nop
 8005186:	e7fd      	b.n	8005184 <UsageFault_Handler+0x4>

08005188 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800518c:	bf00      	nop
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005196:	b480      	push	{r7}
 8005198:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800519a:	bf00      	nop
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80051a4:	b480      	push	{r7}
 80051a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80051a8:	bf00      	nop
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr

080051b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80051b2:	b580      	push	{r7, lr}
 80051b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80051b6:	f000 ff99 	bl	80060ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80051ba:	bf00      	nop
 80051bc:	bd80      	pop	{r7, pc}
	...

080051c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80051c4:	4802      	ldr	r0, [pc, #8]	@ (80051d0 <DMA1_Channel1_IRQHandler+0x10>)
 80051c6:	f002 ff1a 	bl	8007ffe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80051ca:	bf00      	nop
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	20000478 	.word	0x20000478

080051d4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80051d8:	4802      	ldr	r0, [pc, #8]	@ (80051e4 <DMA1_Channel2_IRQHandler+0x10>)
 80051da:	f002 ff10 	bl	8007ffe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80051de:	bf00      	nop
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	20001fc0 	.word	0x20001fc0

080051e8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80051ec:	4802      	ldr	r0, [pc, #8]	@ (80051f8 <DMA1_Channel3_IRQHandler+0x10>)
 80051ee:	f002 ff06 	bl	8007ffe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80051f2:	bf00      	nop
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	20002020 	.word	0x20002020

080051fc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8005200:	4802      	ldr	r0, [pc, #8]	@ (800520c <DMA1_Channel4_IRQHandler+0x10>)
 8005202:	f002 fefc 	bl	8007ffe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8005206:	bf00      	nop
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	20001f00 	.word	0x20001f00

08005210 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8005214:	4802      	ldr	r0, [pc, #8]	@ (8005220 <DMA1_Channel5_IRQHandler+0x10>)
 8005216:	f002 fef2 	bl	8007ffe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800521a:	bf00      	nop
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	20001f60 	.word	0x20001f60

08005224 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005228:	4803      	ldr	r0, [pc, #12]	@ (8005238 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800522a:	f004 ff2b 	bl	800a084 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800522e:	4803      	ldr	r0, [pc, #12]	@ (800523c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005230:	f004 ff28 	bl	800a084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005234:	bf00      	nop
 8005236:	bd80      	pop	{r7, pc}
 8005238:	200017d4 	.word	0x200017d4
 800523c:	20001c9c 	.word	0x20001c9c

08005240 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005244:	4802      	ldr	r0, [pc, #8]	@ (8005250 <TIM2_IRQHandler+0x10>)
 8005246:	f004 ff1d 	bl	800a084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800524a:	bf00      	nop
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	200018a0 	.word	0x200018a0

08005254 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005258:	4802      	ldr	r0, [pc, #8]	@ (8005264 <TIM3_IRQHandler+0x10>)
 800525a:	f004 ff13 	bl	800a084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800525e:	bf00      	nop
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	2000196c 	.word	0x2000196c

08005268 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800526c:	4802      	ldr	r0, [pc, #8]	@ (8005278 <TIM4_IRQHandler+0x10>)
 800526e:	f004 ff09 	bl	800a084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005272:	bf00      	nop
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	20001a38 	.word	0x20001a38

0800527c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005280:	4802      	ldr	r0, [pc, #8]	@ (800528c <USART2_IRQHandler+0x10>)
 8005282:	f006 fcd3 	bl	800bc2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005286:	bf00      	nop
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	20001e34 	.word	0x20001e34

08005290 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005294:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005298:	f003 f9b2 	bl	8008600 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800529c:	bf00      	nop
 800529e:	bd80      	pop	{r7, pc}

080052a0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80052a4:	4802      	ldr	r0, [pc, #8]	@ (80052b0 <LPUART1_IRQHandler+0x10>)
 80052a6:	f006 fcc1 	bl	800bc2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80052aa:	bf00      	nop
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20001d68 	.word	0x20001d68

080052b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052bc:	4a14      	ldr	r2, [pc, #80]	@ (8005310 <_sbrk+0x5c>)
 80052be:	4b15      	ldr	r3, [pc, #84]	@ (8005314 <_sbrk+0x60>)
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052c8:	4b13      	ldr	r3, [pc, #76]	@ (8005318 <_sbrk+0x64>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d102      	bne.n	80052d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052d0:	4b11      	ldr	r3, [pc, #68]	@ (8005318 <_sbrk+0x64>)
 80052d2:	4a12      	ldr	r2, [pc, #72]	@ (800531c <_sbrk+0x68>)
 80052d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052d6:	4b10      	ldr	r3, [pc, #64]	@ (8005318 <_sbrk+0x64>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4413      	add	r3, r2
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d207      	bcs.n	80052f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052e4:	f008 ff86 	bl	800e1f4 <__errno>
 80052e8:	4603      	mov	r3, r0
 80052ea:	220c      	movs	r2, #12
 80052ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052ee:	f04f 33ff 	mov.w	r3, #4294967295
 80052f2:	e009      	b.n	8005308 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052f4:	4b08      	ldr	r3, [pc, #32]	@ (8005318 <_sbrk+0x64>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052fa:	4b07      	ldr	r3, [pc, #28]	@ (8005318 <_sbrk+0x64>)
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4413      	add	r3, r2
 8005302:	4a05      	ldr	r2, [pc, #20]	@ (8005318 <_sbrk+0x64>)
 8005304:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005306:	68fb      	ldr	r3, [r7, #12]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	20020000 	.word	0x20020000
 8005314:	00000400 	.word	0x00000400
 8005318:	200017d0 	.word	0x200017d0
 800531c:	200021d0 	.word	0x200021d0

08005320 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005324:	4b06      	ldr	r3, [pc, #24]	@ (8005340 <SystemInit+0x20>)
 8005326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800532a:	4a05      	ldr	r2, [pc, #20]	@ (8005340 <SystemInit+0x20>)
 800532c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005330:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005334:	bf00      	nop
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	e000ed00 	.word	0xe000ed00

08005344 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b098      	sub	sp, #96	@ 0x60
 8005348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800534a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800534e:	2200      	movs	r2, #0
 8005350:	601a      	str	r2, [r3, #0]
 8005352:	605a      	str	r2, [r3, #4]
 8005354:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005356:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800535a:	2200      	movs	r2, #0
 800535c:	601a      	str	r2, [r3, #0]
 800535e:	605a      	str	r2, [r3, #4]
 8005360:	609a      	str	r2, [r3, #8]
 8005362:	60da      	str	r2, [r3, #12]
 8005364:	611a      	str	r2, [r3, #16]
 8005366:	615a      	str	r2, [r3, #20]
 8005368:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800536a:	1d3b      	adds	r3, r7, #4
 800536c:	2234      	movs	r2, #52	@ 0x34
 800536e:	2100      	movs	r1, #0
 8005370:	4618      	mov	r0, r3
 8005372:	f008 ff27 	bl	800e1c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005376:	4b3b      	ldr	r3, [pc, #236]	@ (8005464 <MX_TIM1_Init+0x120>)
 8005378:	4a3b      	ldr	r2, [pc, #236]	@ (8005468 <MX_TIM1_Init+0x124>)
 800537a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800537c:	4b39      	ldr	r3, [pc, #228]	@ (8005464 <MX_TIM1_Init+0x120>)
 800537e:	2200      	movs	r2, #0
 8005380:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005382:	4b38      	ldr	r3, [pc, #224]	@ (8005464 <MX_TIM1_Init+0x120>)
 8005384:	2200      	movs	r2, #0
 8005386:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005388:	4b36      	ldr	r3, [pc, #216]	@ (8005464 <MX_TIM1_Init+0x120>)
 800538a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800538e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005390:	4b34      	ldr	r3, [pc, #208]	@ (8005464 <MX_TIM1_Init+0x120>)
 8005392:	2200      	movs	r2, #0
 8005394:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005396:	4b33      	ldr	r3, [pc, #204]	@ (8005464 <MX_TIM1_Init+0x120>)
 8005398:	2200      	movs	r2, #0
 800539a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800539c:	4b31      	ldr	r3, [pc, #196]	@ (8005464 <MX_TIM1_Init+0x120>)
 800539e:	2200      	movs	r2, #0
 80053a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80053a2:	4830      	ldr	r0, [pc, #192]	@ (8005464 <MX_TIM1_Init+0x120>)
 80053a4:	f004 fac0 	bl	8009928 <HAL_TIM_PWM_Init>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d001      	beq.n	80053b2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80053ae:	f7ff fa55 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053b2:	2300      	movs	r3, #0
 80053b4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80053b6:	2300      	movs	r3, #0
 80053b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053ba:	2300      	movs	r3, #0
 80053bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80053be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80053c2:	4619      	mov	r1, r3
 80053c4:	4827      	ldr	r0, [pc, #156]	@ (8005464 <MX_TIM1_Init+0x120>)
 80053c6:	f006 f8d1 	bl	800b56c <HAL_TIMEx_MasterConfigSynchronization>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d001      	beq.n	80053d4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80053d0:	f7ff fa44 	bl	800485c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053d4:	2360      	movs	r3, #96	@ 0x60
 80053d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80053d8:	2300      	movs	r3, #0
 80053da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80053dc:	2300      	movs	r3, #0
 80053de:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80053e0:	2300      	movs	r3, #0
 80053e2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80053e4:	2300      	movs	r3, #0
 80053e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80053e8:	2300      	movs	r3, #0
 80053ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80053ec:	2300      	movs	r3, #0
 80053ee:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80053f0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80053f4:	220c      	movs	r2, #12
 80053f6:	4619      	mov	r1, r3
 80053f8:	481a      	ldr	r0, [pc, #104]	@ (8005464 <MX_TIM1_Init+0x120>)
 80053fa:	f004 ffbd 	bl	800a378 <HAL_TIM_PWM_ConfigChannel>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8005404:	f7ff fa2a 	bl	800485c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005408:	2300      	movs	r3, #0
 800540a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800540c:	2300      	movs	r3, #0
 800540e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005410:	2300      	movs	r3, #0
 8005412:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005414:	2300      	movs	r3, #0
 8005416:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005418:	2300      	movs	r3, #0
 800541a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800541c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005420:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005422:	2300      	movs	r3, #0
 8005424:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005426:	2300      	movs	r3, #0
 8005428:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800542a:	2300      	movs	r3, #0
 800542c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800542e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005432:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005434:	2300      	movs	r3, #0
 8005436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005438:	2300      	movs	r3, #0
 800543a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800543c:	2300      	movs	r3, #0
 800543e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005440:	1d3b      	adds	r3, r7, #4
 8005442:	4619      	mov	r1, r3
 8005444:	4807      	ldr	r0, [pc, #28]	@ (8005464 <MX_TIM1_Init+0x120>)
 8005446:	f006 f927 	bl	800b698 <HAL_TIMEx_ConfigBreakDeadTime>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8005450:	f7ff fa04 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005454:	4803      	ldr	r0, [pc, #12]	@ (8005464 <MX_TIM1_Init+0x120>)
 8005456:	f000 fb5b 	bl	8005b10 <HAL_TIM_MspPostInit>

}
 800545a:	bf00      	nop
 800545c:	3760      	adds	r7, #96	@ 0x60
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	200017d4 	.word	0x200017d4
 8005468:	40012c00 	.word	0x40012c00

0800546c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b088      	sub	sp, #32
 8005470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005472:	f107 0310 	add.w	r3, r7, #16
 8005476:	2200      	movs	r2, #0
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	605a      	str	r2, [r3, #4]
 800547c:	609a      	str	r2, [r3, #8]
 800547e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005480:	1d3b      	adds	r3, r7, #4
 8005482:	2200      	movs	r2, #0
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	605a      	str	r2, [r3, #4]
 8005488:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800548a:	4b1e      	ldr	r3, [pc, #120]	@ (8005504 <MX_TIM2_Init+0x98>)
 800548c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005490:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8005492:	4b1c      	ldr	r3, [pc, #112]	@ (8005504 <MX_TIM2_Init+0x98>)
 8005494:	22a9      	movs	r2, #169	@ 0xa9
 8005496:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005498:	4b1a      	ldr	r3, [pc, #104]	@ (8005504 <MX_TIM2_Init+0x98>)
 800549a:	2200      	movs	r2, #0
 800549c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800549e:	4b19      	ldr	r3, [pc, #100]	@ (8005504 <MX_TIM2_Init+0x98>)
 80054a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80054a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054a6:	4b17      	ldr	r3, [pc, #92]	@ (8005504 <MX_TIM2_Init+0x98>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054ac:	4b15      	ldr	r3, [pc, #84]	@ (8005504 <MX_TIM2_Init+0x98>)
 80054ae:	2200      	movs	r2, #0
 80054b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80054b2:	4814      	ldr	r0, [pc, #80]	@ (8005504 <MX_TIM2_Init+0x98>)
 80054b4:	f004 f8ec 	bl	8009690 <HAL_TIM_Base_Init>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d001      	beq.n	80054c2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80054be:	f7ff f9cd 	bl	800485c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80054c8:	f107 0310 	add.w	r3, r7, #16
 80054cc:	4619      	mov	r1, r3
 80054ce:	480d      	ldr	r0, [pc, #52]	@ (8005504 <MX_TIM2_Init+0x98>)
 80054d0:	f005 f866 	bl	800a5a0 <HAL_TIM_ConfigClockSource>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80054da:	f7ff f9bf 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054de:	2300      	movs	r3, #0
 80054e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054e2:	2300      	movs	r3, #0
 80054e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80054e6:	1d3b      	adds	r3, r7, #4
 80054e8:	4619      	mov	r1, r3
 80054ea:	4806      	ldr	r0, [pc, #24]	@ (8005504 <MX_TIM2_Init+0x98>)
 80054ec:	f006 f83e 	bl	800b56c <HAL_TIMEx_MasterConfigSynchronization>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80054f6:	f7ff f9b1 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80054fa:	bf00      	nop
 80054fc:	3720      	adds	r7, #32
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	200018a0 	.word	0x200018a0

08005508 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b08c      	sub	sp, #48	@ 0x30
 800550c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800550e:	f107 030c 	add.w	r3, r7, #12
 8005512:	2224      	movs	r2, #36	@ 0x24
 8005514:	2100      	movs	r1, #0
 8005516:	4618      	mov	r0, r3
 8005518:	f008 fe54 	bl	800e1c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800551c:	463b      	mov	r3, r7
 800551e:	2200      	movs	r2, #0
 8005520:	601a      	str	r2, [r3, #0]
 8005522:	605a      	str	r2, [r3, #4]
 8005524:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005526:	4b21      	ldr	r3, [pc, #132]	@ (80055ac <MX_TIM3_Init+0xa4>)
 8005528:	4a21      	ldr	r2, [pc, #132]	@ (80055b0 <MX_TIM3_Init+0xa8>)
 800552a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800552c:	4b1f      	ldr	r3, [pc, #124]	@ (80055ac <MX_TIM3_Init+0xa4>)
 800552e:	2200      	movs	r2, #0
 8005530:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005532:	4b1e      	ldr	r3, [pc, #120]	@ (80055ac <MX_TIM3_Init+0xa4>)
 8005534:	2200      	movs	r2, #0
 8005536:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005538:	4b1c      	ldr	r3, [pc, #112]	@ (80055ac <MX_TIM3_Init+0xa4>)
 800553a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800553e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005540:	4b1a      	ldr	r3, [pc, #104]	@ (80055ac <MX_TIM3_Init+0xa4>)
 8005542:	2200      	movs	r2, #0
 8005544:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005546:	4b19      	ldr	r3, [pc, #100]	@ (80055ac <MX_TIM3_Init+0xa4>)
 8005548:	2200      	movs	r2, #0
 800554a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800554c:	2303      	movs	r3, #3
 800554e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005550:	2300      	movs	r3, #0
 8005552:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005554:	2301      	movs	r3, #1
 8005556:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005558:	2300      	movs	r3, #0
 800555a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800555c:	2300      	movs	r3, #0
 800555e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005560:	2300      	movs	r3, #0
 8005562:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005564:	2301      	movs	r3, #1
 8005566:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005568:	2300      	movs	r3, #0
 800556a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800556c:	2300      	movs	r3, #0
 800556e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005570:	f107 030c 	add.w	r3, r7, #12
 8005574:	4619      	mov	r1, r3
 8005576:	480d      	ldr	r0, [pc, #52]	@ (80055ac <MX_TIM3_Init+0xa4>)
 8005578:	f004 fc42 	bl	8009e00 <HAL_TIM_Encoder_Init>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8005582:	f7ff f96b 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005586:	2300      	movs	r3, #0
 8005588:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800558a:	2300      	movs	r3, #0
 800558c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800558e:	463b      	mov	r3, r7
 8005590:	4619      	mov	r1, r3
 8005592:	4806      	ldr	r0, [pc, #24]	@ (80055ac <MX_TIM3_Init+0xa4>)
 8005594:	f005 ffea 	bl	800b56c <HAL_TIMEx_MasterConfigSynchronization>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800559e:	f7ff f95d 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80055a2:	bf00      	nop
 80055a4:	3730      	adds	r7, #48	@ 0x30
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	2000196c 	.word	0x2000196c
 80055b0:	40000400 	.word	0x40000400

080055b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b08c      	sub	sp, #48	@ 0x30
 80055b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80055ba:	f107 030c 	add.w	r3, r7, #12
 80055be:	2224      	movs	r2, #36	@ 0x24
 80055c0:	2100      	movs	r1, #0
 80055c2:	4618      	mov	r0, r3
 80055c4:	f008 fdfe 	bl	800e1c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055c8:	463b      	mov	r3, r7
 80055ca:	2200      	movs	r2, #0
 80055cc:	601a      	str	r2, [r3, #0]
 80055ce:	605a      	str	r2, [r3, #4]
 80055d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80055d2:	4b21      	ldr	r3, [pc, #132]	@ (8005658 <MX_TIM4_Init+0xa4>)
 80055d4:	4a21      	ldr	r2, [pc, #132]	@ (800565c <MX_TIM4_Init+0xa8>)
 80055d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80055d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005658 <MX_TIM4_Init+0xa4>)
 80055da:	2200      	movs	r2, #0
 80055dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055de:	4b1e      	ldr	r3, [pc, #120]	@ (8005658 <MX_TIM4_Init+0xa4>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80055e4:	4b1c      	ldr	r3, [pc, #112]	@ (8005658 <MX_TIM4_Init+0xa4>)
 80055e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80055ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005658 <MX_TIM4_Init+0xa4>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055f2:	4b19      	ldr	r3, [pc, #100]	@ (8005658 <MX_TIM4_Init+0xa4>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80055f8:	2303      	movs	r3, #3
 80055fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80055fc:	2300      	movs	r3, #0
 80055fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005600:	2301      	movs	r3, #1
 8005602:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005604:	2300      	movs	r3, #0
 8005606:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800560c:	2300      	movs	r3, #0
 800560e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005610:	2301      	movs	r3, #1
 8005612:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005614:	2300      	movs	r3, #0
 8005616:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005618:	2300      	movs	r3, #0
 800561a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800561c:	f107 030c 	add.w	r3, r7, #12
 8005620:	4619      	mov	r1, r3
 8005622:	480d      	ldr	r0, [pc, #52]	@ (8005658 <MX_TIM4_Init+0xa4>)
 8005624:	f004 fbec 	bl	8009e00 <HAL_TIM_Encoder_Init>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800562e:	f7ff f915 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005632:	2300      	movs	r3, #0
 8005634:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005636:	2300      	movs	r3, #0
 8005638:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800563a:	463b      	mov	r3, r7
 800563c:	4619      	mov	r1, r3
 800563e:	4806      	ldr	r0, [pc, #24]	@ (8005658 <MX_TIM4_Init+0xa4>)
 8005640:	f005 ff94 	bl	800b56c <HAL_TIMEx_MasterConfigSynchronization>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d001      	beq.n	800564e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800564a:	f7ff f907 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800564e:	bf00      	nop
 8005650:	3730      	adds	r7, #48	@ 0x30
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	20001a38 	.word	0x20001a38
 800565c:	40000800 	.word	0x40000800

08005660 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b088      	sub	sp, #32
 8005664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005666:	f107 0310 	add.w	r3, r7, #16
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]
 800566e:	605a      	str	r2, [r3, #4]
 8005670:	609a      	str	r2, [r3, #8]
 8005672:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005674:	1d3b      	adds	r3, r7, #4
 8005676:	2200      	movs	r2, #0
 8005678:	601a      	str	r2, [r3, #0]
 800567a:	605a      	str	r2, [r3, #4]
 800567c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800567e:	4b1d      	ldr	r3, [pc, #116]	@ (80056f4 <MX_TIM5_Init+0x94>)
 8005680:	4a1d      	ldr	r2, [pc, #116]	@ (80056f8 <MX_TIM5_Init+0x98>)
 8005682:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8005684:	4b1b      	ldr	r3, [pc, #108]	@ (80056f4 <MX_TIM5_Init+0x94>)
 8005686:	22a9      	movs	r2, #169	@ 0xa9
 8005688:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800568a:	4b1a      	ldr	r3, [pc, #104]	@ (80056f4 <MX_TIM5_Init+0x94>)
 800568c:	2200      	movs	r2, #0
 800568e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8005690:	4b18      	ldr	r3, [pc, #96]	@ (80056f4 <MX_TIM5_Init+0x94>)
 8005692:	f04f 32ff 	mov.w	r2, #4294967295
 8005696:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005698:	4b16      	ldr	r3, [pc, #88]	@ (80056f4 <MX_TIM5_Init+0x94>)
 800569a:	2200      	movs	r2, #0
 800569c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800569e:	4b15      	ldr	r3, [pc, #84]	@ (80056f4 <MX_TIM5_Init+0x94>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80056a4:	4813      	ldr	r0, [pc, #76]	@ (80056f4 <MX_TIM5_Init+0x94>)
 80056a6:	f003 fff3 	bl	8009690 <HAL_TIM_Base_Init>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80056b0:	f7ff f8d4 	bl	800485c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80056ba:	f107 0310 	add.w	r3, r7, #16
 80056be:	4619      	mov	r1, r3
 80056c0:	480c      	ldr	r0, [pc, #48]	@ (80056f4 <MX_TIM5_Init+0x94>)
 80056c2:	f004 ff6d 	bl	800a5a0 <HAL_TIM_ConfigClockSource>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d001      	beq.n	80056d0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80056cc:	f7ff f8c6 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056d0:	2300      	movs	r3, #0
 80056d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056d4:	2300      	movs	r3, #0
 80056d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80056d8:	1d3b      	adds	r3, r7, #4
 80056da:	4619      	mov	r1, r3
 80056dc:	4805      	ldr	r0, [pc, #20]	@ (80056f4 <MX_TIM5_Init+0x94>)
 80056de:	f005 ff45 	bl	800b56c <HAL_TIMEx_MasterConfigSynchronization>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d001      	beq.n	80056ec <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80056e8:	f7ff f8b8 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80056ec:	bf00      	nop
 80056ee:	3720      	adds	r7, #32
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	20001b04 	.word	0x20001b04
 80056f8:	40000c00 	.word	0x40000c00

080056fc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b09c      	sub	sp, #112	@ 0x70
 8005700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005702:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005706:	2200      	movs	r2, #0
 8005708:	601a      	str	r2, [r3, #0]
 800570a:	605a      	str	r2, [r3, #4]
 800570c:	609a      	str	r2, [r3, #8]
 800570e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005710:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005714:	2200      	movs	r2, #0
 8005716:	601a      	str	r2, [r3, #0]
 8005718:	605a      	str	r2, [r3, #4]
 800571a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800571c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005720:	2200      	movs	r2, #0
 8005722:	601a      	str	r2, [r3, #0]
 8005724:	605a      	str	r2, [r3, #4]
 8005726:	609a      	str	r2, [r3, #8]
 8005728:	60da      	str	r2, [r3, #12]
 800572a:	611a      	str	r2, [r3, #16]
 800572c:	615a      	str	r2, [r3, #20]
 800572e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005730:	1d3b      	adds	r3, r7, #4
 8005732:	2234      	movs	r2, #52	@ 0x34
 8005734:	2100      	movs	r1, #0
 8005736:	4618      	mov	r0, r3
 8005738:	f008 fd44 	bl	800e1c4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800573c:	4b51      	ldr	r3, [pc, #324]	@ (8005884 <MX_TIM8_Init+0x188>)
 800573e:	4a52      	ldr	r2, [pc, #328]	@ (8005888 <MX_TIM8_Init+0x18c>)
 8005740:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005742:	4b50      	ldr	r3, [pc, #320]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005744:	2200      	movs	r2, #0
 8005746:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005748:	4b4e      	ldr	r3, [pc, #312]	@ (8005884 <MX_TIM8_Init+0x188>)
 800574a:	2200      	movs	r2, #0
 800574c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800574e:	4b4d      	ldr	r3, [pc, #308]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005750:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005754:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005756:	4b4b      	ldr	r3, [pc, #300]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005758:	2200      	movs	r2, #0
 800575a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800575c:	4b49      	ldr	r3, [pc, #292]	@ (8005884 <MX_TIM8_Init+0x188>)
 800575e:	2200      	movs	r2, #0
 8005760:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005762:	4b48      	ldr	r3, [pc, #288]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005764:	2200      	movs	r2, #0
 8005766:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005768:	4846      	ldr	r0, [pc, #280]	@ (8005884 <MX_TIM8_Init+0x188>)
 800576a:	f003 ff91 	bl	8009690 <HAL_TIM_Base_Init>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8005774:	f7ff f872 	bl	800485c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005778:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800577c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800577e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005782:	4619      	mov	r1, r3
 8005784:	483f      	ldr	r0, [pc, #252]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005786:	f004 ff0b 	bl	800a5a0 <HAL_TIM_ConfigClockSource>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8005790:	f7ff f864 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8005794:	483b      	ldr	r0, [pc, #236]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005796:	f004 f8c7 	bl	8009928 <HAL_TIM_PWM_Init>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d001      	beq.n	80057a4 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80057a0:	f7ff f85c 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057a4:	2300      	movs	r3, #0
 80057a6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80057a8:	2300      	movs	r3, #0
 80057aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057ac:	2300      	movs	r3, #0
 80057ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80057b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80057b4:	4619      	mov	r1, r3
 80057b6:	4833      	ldr	r0, [pc, #204]	@ (8005884 <MX_TIM8_Init+0x188>)
 80057b8:	f005 fed8 	bl	800b56c <HAL_TIMEx_MasterConfigSynchronization>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80057c2:	f7ff f84b 	bl	800485c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80057c6:	2360      	movs	r3, #96	@ 0x60
 80057c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80057ca:	2300      	movs	r3, #0
 80057cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80057ce:	2300      	movs	r3, #0
 80057d0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80057d2:	2300      	movs	r3, #0
 80057d4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80057d6:	2300      	movs	r3, #0
 80057d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80057da:	2300      	movs	r3, #0
 80057dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80057de:	2300      	movs	r3, #0
 80057e0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80057e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80057e6:	2200      	movs	r2, #0
 80057e8:	4619      	mov	r1, r3
 80057ea:	4826      	ldr	r0, [pc, #152]	@ (8005884 <MX_TIM8_Init+0x188>)
 80057ec:	f004 fdc4 	bl	800a378 <HAL_TIM_PWM_ConfigChannel>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 80057f6:	f7ff f831 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80057fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80057fe:	2204      	movs	r2, #4
 8005800:	4619      	mov	r1, r3
 8005802:	4820      	ldr	r0, [pc, #128]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005804:	f004 fdb8 	bl	800a378 <HAL_TIM_PWM_ConfigChannel>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 800580e:	f7ff f825 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005812:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005816:	2208      	movs	r2, #8
 8005818:	4619      	mov	r1, r3
 800581a:	481a      	ldr	r0, [pc, #104]	@ (8005884 <MX_TIM8_Init+0x188>)
 800581c:	f004 fdac 	bl	800a378 <HAL_TIM_PWM_ConfigChannel>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8005826:	f7ff f819 	bl	800485c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800582a:	2300      	movs	r3, #0
 800582c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800582e:	2300      	movs	r3, #0
 8005830:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005832:	2300      	movs	r3, #0
 8005834:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005836:	2300      	movs	r3, #0
 8005838:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800583a:	2300      	movs	r3, #0
 800583c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800583e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005842:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005844:	2300      	movs	r3, #0
 8005846:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005848:	2300      	movs	r3, #0
 800584a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800584c:	2300      	movs	r3, #0
 800584e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005850:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005854:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005856:	2300      	movs	r3, #0
 8005858:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800585a:	2300      	movs	r3, #0
 800585c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800585e:	2300      	movs	r3, #0
 8005860:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005862:	1d3b      	adds	r3, r7, #4
 8005864:	4619      	mov	r1, r3
 8005866:	4807      	ldr	r0, [pc, #28]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005868:	f005 ff16 	bl	800b698 <HAL_TIMEx_ConfigBreakDeadTime>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 8005872:	f7fe fff3 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8005876:	4803      	ldr	r0, [pc, #12]	@ (8005884 <MX_TIM8_Init+0x188>)
 8005878:	f000 f94a 	bl	8005b10 <HAL_TIM_MspPostInit>

}
 800587c:	bf00      	nop
 800587e:	3770      	adds	r7, #112	@ 0x70
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	20001bd0 	.word	0x20001bd0
 8005888:	40013400 	.word	0x40013400

0800588c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8005890:	4b14      	ldr	r3, [pc, #80]	@ (80058e4 <MX_TIM16_Init+0x58>)
 8005892:	4a15      	ldr	r2, [pc, #84]	@ (80058e8 <MX_TIM16_Init+0x5c>)
 8005894:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8005896:	4b13      	ldr	r3, [pc, #76]	@ (80058e4 <MX_TIM16_Init+0x58>)
 8005898:	22a9      	movs	r2, #169	@ 0xa9
 800589a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800589c:	4b11      	ldr	r3, [pc, #68]	@ (80058e4 <MX_TIM16_Init+0x58>)
 800589e:	2200      	movs	r2, #0
 80058a0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 80058a2:	4b10      	ldr	r3, [pc, #64]	@ (80058e4 <MX_TIM16_Init+0x58>)
 80058a4:	f240 4279 	movw	r2, #1145	@ 0x479
 80058a8:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058aa:	4b0e      	ldr	r3, [pc, #56]	@ (80058e4 <MX_TIM16_Init+0x58>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80058b0:	4b0c      	ldr	r3, [pc, #48]	@ (80058e4 <MX_TIM16_Init+0x58>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80058b6:	4b0b      	ldr	r3, [pc, #44]	@ (80058e4 <MX_TIM16_Init+0x58>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80058bc:	4809      	ldr	r0, [pc, #36]	@ (80058e4 <MX_TIM16_Init+0x58>)
 80058be:	f003 fee7 	bl	8009690 <HAL_TIM_Base_Init>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d001      	beq.n	80058cc <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80058c8:	f7fe ffc8 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 80058cc:	2108      	movs	r1, #8
 80058ce:	4805      	ldr	r0, [pc, #20]	@ (80058e4 <MX_TIM16_Init+0x58>)
 80058d0:	f004 f9a0 	bl	8009c14 <HAL_TIM_OnePulse_Init>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d001      	beq.n	80058de <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 80058da:	f7fe ffbf 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80058de:	bf00      	nop
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20001c9c 	.word	0x20001c9c
 80058e8:	40014400 	.word	0x40014400

080058ec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005930 <HAL_TIM_PWM_MspInit+0x44>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d113      	bne.n	8005926 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80058fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005934 <HAL_TIM_PWM_MspInit+0x48>)
 8005900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005902:	4a0c      	ldr	r2, [pc, #48]	@ (8005934 <HAL_TIM_PWM_MspInit+0x48>)
 8005904:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005908:	6613      	str	r3, [r2, #96]	@ 0x60
 800590a:	4b0a      	ldr	r3, [pc, #40]	@ (8005934 <HAL_TIM_PWM_MspInit+0x48>)
 800590c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800590e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005916:	2200      	movs	r2, #0
 8005918:	2100      	movs	r1, #0
 800591a:	2019      	movs	r0, #25
 800591c:	f002 f957 	bl	8007bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005920:	2019      	movs	r0, #25
 8005922:	f002 f96e 	bl	8007c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005926:	bf00      	nop
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	40012c00 	.word	0x40012c00
 8005934:	40021000 	.word	0x40021000

08005938 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005948:	d114      	bne.n	8005974 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800594a:	4b2b      	ldr	r3, [pc, #172]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 800594c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594e:	4a2a      	ldr	r2, [pc, #168]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 8005950:	f043 0301 	orr.w	r3, r3, #1
 8005954:	6593      	str	r3, [r2, #88]	@ 0x58
 8005956:	4b28      	ldr	r3, [pc, #160]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 8005958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	617b      	str	r3, [r7, #20]
 8005960:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005962:	2200      	movs	r2, #0
 8005964:	2100      	movs	r1, #0
 8005966:	201c      	movs	r0, #28
 8005968:	f002 f931 	bl	8007bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800596c:	201c      	movs	r0, #28
 800596e:	f002 f948 	bl	8007c02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8005972:	e03c      	b.n	80059ee <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM5)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a20      	ldr	r2, [pc, #128]	@ (80059fc <HAL_TIM_Base_MspInit+0xc4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d10c      	bne.n	8005998 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800597e:	4b1e      	ldr	r3, [pc, #120]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 8005980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005982:	4a1d      	ldr	r2, [pc, #116]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 8005984:	f043 0308 	orr.w	r3, r3, #8
 8005988:	6593      	str	r3, [r2, #88]	@ 0x58
 800598a:	4b1b      	ldr	r3, [pc, #108]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 800598c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800598e:	f003 0308 	and.w	r3, r3, #8
 8005992:	613b      	str	r3, [r7, #16]
 8005994:	693b      	ldr	r3, [r7, #16]
}
 8005996:	e02a      	b.n	80059ee <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM8)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a18      	ldr	r2, [pc, #96]	@ (8005a00 <HAL_TIM_Base_MspInit+0xc8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d10c      	bne.n	80059bc <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80059a2:	4b15      	ldr	r3, [pc, #84]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 80059a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059a6:	4a14      	ldr	r2, [pc, #80]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 80059a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80059ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80059ae:	4b12      	ldr	r3, [pc, #72]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 80059b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]
}
 80059ba:	e018      	b.n	80059ee <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM16)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a10      	ldr	r2, [pc, #64]	@ (8005a04 <HAL_TIM_Base_MspInit+0xcc>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d113      	bne.n	80059ee <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80059c6:	4b0c      	ldr	r3, [pc, #48]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 80059c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ca:	4a0b      	ldr	r2, [pc, #44]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 80059cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80059d2:	4b09      	ldr	r3, [pc, #36]	@ (80059f8 <HAL_TIM_Base_MspInit+0xc0>)
 80059d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059da:	60bb      	str	r3, [r7, #8]
 80059dc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80059de:	2200      	movs	r2, #0
 80059e0:	2100      	movs	r1, #0
 80059e2:	2019      	movs	r0, #25
 80059e4:	f002 f8f3 	bl	8007bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80059e8:	2019      	movs	r0, #25
 80059ea:	f002 f90a 	bl	8007c02 <HAL_NVIC_EnableIRQ>
}
 80059ee:	bf00      	nop
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	40021000 	.word	0x40021000
 80059fc:	40000c00 	.word	0x40000c00
 8005a00:	40013400 	.word	0x40013400
 8005a04:	40014400 	.word	0x40014400

08005a08 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b08c      	sub	sp, #48	@ 0x30
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a10:	f107 031c 	add.w	r3, r7, #28
 8005a14:	2200      	movs	r2, #0
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	605a      	str	r2, [r3, #4]
 8005a1a:	609a      	str	r2, [r3, #8]
 8005a1c:	60da      	str	r2, [r3, #12]
 8005a1e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a37      	ldr	r2, [pc, #220]	@ (8005b04 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d131      	bne.n	8005a8e <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005a2a:	4b37      	ldr	r3, [pc, #220]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2e:	4a36      	ldr	r2, [pc, #216]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a30:	f043 0302 	orr.w	r3, r3, #2
 8005a34:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a36:	4b34      	ldr	r3, [pc, #208]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	61bb      	str	r3, [r7, #24]
 8005a40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a42:	4b31      	ldr	r3, [pc, #196]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a46:	4a30      	ldr	r2, [pc, #192]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a48:	f043 0301 	orr.w	r3, r3, #1
 8005a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a4e:	4b2e      	ldr	r3, [pc, #184]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005a5a:	23c0      	movs	r3, #192	@ 0xc0
 8005a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a5e:	2302      	movs	r3, #2
 8005a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a62:	2300      	movs	r3, #0
 8005a64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a66:	2300      	movs	r3, #0
 8005a68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a6e:	f107 031c 	add.w	r3, r7, #28
 8005a72:	4619      	mov	r1, r3
 8005a74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005a78:	f002 fc10 	bl	800829c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	2100      	movs	r1, #0
 8005a80:	201d      	movs	r0, #29
 8005a82:	f002 f8a4 	bl	8007bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005a86:	201d      	movs	r0, #29
 8005a88:	f002 f8bb 	bl	8007c02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005a8c:	e036      	b.n	8005afc <HAL_TIM_Encoder_MspInit+0xf4>
  else if(tim_encoderHandle->Instance==TIM4)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a1e      	ldr	r2, [pc, #120]	@ (8005b0c <HAL_TIM_Encoder_MspInit+0x104>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d131      	bne.n	8005afc <HAL_TIM_Encoder_MspInit+0xf4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a98:	4b1b      	ldr	r3, [pc, #108]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9c:	4a1a      	ldr	r2, [pc, #104]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005a9e:	f043 0304 	orr.w	r3, r3, #4
 8005aa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aa4:	4b18      	ldr	r3, [pc, #96]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa8:	f003 0304 	and.w	r3, r3, #4
 8005aac:	613b      	str	r3, [r7, #16]
 8005aae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ab0:	4b15      	ldr	r3, [pc, #84]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab4:	4a14      	ldr	r2, [pc, #80]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005ab6:	f043 0301 	orr.w	r3, r3, #1
 8005aba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005abc:	4b12      	ldr	r3, [pc, #72]	@ (8005b08 <HAL_TIM_Encoder_MspInit+0x100>)
 8005abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	60fb      	str	r3, [r7, #12]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005ac8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ace:	2302      	movs	r3, #2
 8005ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8005ada:	230a      	movs	r3, #10
 8005adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ade:	f107 031c 	add.w	r3, r7, #28
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ae8:	f002 fbd8 	bl	800829c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005aec:	2200      	movs	r2, #0
 8005aee:	2100      	movs	r1, #0
 8005af0:	201e      	movs	r0, #30
 8005af2:	f002 f86c 	bl	8007bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005af6:	201e      	movs	r0, #30
 8005af8:	f002 f883 	bl	8007c02 <HAL_NVIC_EnableIRQ>
}
 8005afc:	bf00      	nop
 8005afe:	3730      	adds	r7, #48	@ 0x30
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	40000400 	.word	0x40000400
 8005b08:	40021000 	.word	0x40021000
 8005b0c:	40000800 	.word	0x40000800

08005b10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b08a      	sub	sp, #40	@ 0x28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b18:	f107 0314 	add.w	r3, r7, #20
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	605a      	str	r2, [r3, #4]
 8005b22:	609a      	str	r2, [r3, #8]
 8005b24:	60da      	str	r2, [r3, #12]
 8005b26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a30      	ldr	r2, [pc, #192]	@ (8005bf0 <HAL_TIM_MspPostInit+0xe0>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d11c      	bne.n	8005b6c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b32:	4b30      	ldr	r3, [pc, #192]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b36:	4a2f      	ldr	r2, [pc, #188]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b38:	f043 0304 	orr.w	r3, r3, #4
 8005b3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b42:	f003 0304 	and.w	r3, r3, #4
 8005b46:	613b      	str	r3, [r7, #16]
 8005b48:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005b4a:	2308      	movs	r3, #8
 8005b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b4e:	2302      	movs	r3, #2
 8005b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b52:	2300      	movs	r3, #0
 8005b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b56:	2300      	movs	r3, #0
 8005b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005b5a:	2302      	movs	r3, #2
 8005b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b5e:	f107 0314 	add.w	r3, r7, #20
 8005b62:	4619      	mov	r1, r3
 8005b64:	4824      	ldr	r0, [pc, #144]	@ (8005bf8 <HAL_TIM_MspPostInit+0xe8>)
 8005b66:	f002 fb99 	bl	800829c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005b6a:	e03d      	b.n	8005be8 <HAL_TIM_MspPostInit+0xd8>
  else if(timHandle->Instance==TIM8)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a22      	ldr	r2, [pc, #136]	@ (8005bfc <HAL_TIM_MspPostInit+0xec>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d138      	bne.n	8005be8 <HAL_TIM_MspPostInit+0xd8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b76:	4b1f      	ldr	r3, [pc, #124]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b7c:	f043 0304 	orr.w	r3, r3, #4
 8005b80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b82:	4b1c      	ldr	r3, [pc, #112]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b86:	f003 0304 	and.w	r3, r3, #4
 8005b8a:	60fb      	str	r3, [r7, #12]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b8e:	4b19      	ldr	r3, [pc, #100]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b92:	4a18      	ldr	r2, [pc, #96]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b94:	f043 0302 	orr.w	r3, r3, #2
 8005b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b9a:	4b16      	ldr	r3, [pc, #88]	@ (8005bf4 <HAL_TIM_MspPostInit+0xe4>)
 8005b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b9e:	f003 0302 	and.w	r3, r3, #2
 8005ba2:	60bb      	str	r3, [r7, #8]
 8005ba4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005ba6:	23c0      	movs	r3, #192	@ 0xc0
 8005ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005baa:	2302      	movs	r3, #2
 8005bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8005bb6:	2304      	movs	r3, #4
 8005bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005bba:	f107 0314 	add.w	r3, r7, #20
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	480d      	ldr	r0, [pc, #52]	@ (8005bf8 <HAL_TIM_MspPostInit+0xe8>)
 8005bc2:	f002 fb6b 	bl	800829c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005bc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bcc:	2302      	movs	r3, #2
 8005bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8005bd8:	230a      	movs	r3, #10
 8005bda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bdc:	f107 0314 	add.w	r3, r7, #20
 8005be0:	4619      	mov	r1, r3
 8005be2:	4807      	ldr	r0, [pc, #28]	@ (8005c00 <HAL_TIM_MspPostInit+0xf0>)
 8005be4:	f002 fb5a 	bl	800829c <HAL_GPIO_Init>
}
 8005be8:	bf00      	nop
 8005bea:	3728      	adds	r7, #40	@ 0x28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	40012c00 	.word	0x40012c00
 8005bf4:	40021000 	.word	0x40021000
 8005bf8:	48000800 	.word	0x48000800
 8005bfc:	40013400 	.word	0x40013400
 8005c00:	48000400 	.word	0x48000400

08005c04 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005c08:	4b20      	ldr	r3, [pc, #128]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c0a:	4a21      	ldr	r2, [pc, #132]	@ (8005c90 <MX_LPUART1_UART_Init+0x8c>)
 8005c0c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 8005c0e:	4b1f      	ldr	r3, [pc, #124]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c10:	4a20      	ldr	r2, [pc, #128]	@ (8005c94 <MX_LPUART1_UART_Init+0x90>)
 8005c12:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c14:	4b1d      	ldr	r3, [pc, #116]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c16:	2200      	movs	r2, #0
 8005c18:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005c1a:	4b1c      	ldr	r3, [pc, #112]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8005c20:	4b1a      	ldr	r3, [pc, #104]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005c26:	4b19      	ldr	r3, [pc, #100]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c28:	220c      	movs	r2, #12
 8005c2a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c2c:	4b17      	ldr	r3, [pc, #92]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c2e:	2200      	movs	r2, #0
 8005c30:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c32:	4b16      	ldr	r3, [pc, #88]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c34:	2200      	movs	r2, #0
 8005c36:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005c38:	4b14      	ldr	r3, [pc, #80]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c3e:	4b13      	ldr	r3, [pc, #76]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c40:	2200      	movs	r2, #0
 8005c42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005c44:	4811      	ldr	r0, [pc, #68]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c46:	f005 fe0b 	bl	800b860 <HAL_UART_Init>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8005c50:	f7fe fe04 	bl	800485c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c54:	2100      	movs	r1, #0
 8005c56:	480d      	ldr	r0, [pc, #52]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c58:	f007 fc3d 	bl	800d4d6 <HAL_UARTEx_SetTxFifoThreshold>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8005c62:	f7fe fdfb 	bl	800485c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c66:	2100      	movs	r1, #0
 8005c68:	4808      	ldr	r0, [pc, #32]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c6a:	f007 fc72 	bl	800d552 <HAL_UARTEx_SetRxFifoThreshold>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8005c74:	f7fe fdf2 	bl	800485c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005c78:	4804      	ldr	r0, [pc, #16]	@ (8005c8c <MX_LPUART1_UART_Init+0x88>)
 8005c7a:	f007 fbf3 	bl	800d464 <HAL_UARTEx_DisableFifoMode>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d001      	beq.n	8005c88 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8005c84:	f7fe fdea 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005c88:	bf00      	nop
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	20001d68 	.word	0x20001d68
 8005c90:	40008000 	.word	0x40008000
 8005c94:	001e8480 	.word	0x001e8480

08005c98 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005c9c:	4b23      	ldr	r3, [pc, #140]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005c9e:	4a24      	ldr	r2, [pc, #144]	@ (8005d30 <MX_USART2_UART_Init+0x98>)
 8005ca0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8005ca2:	4b22      	ldr	r3, [pc, #136]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005ca4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8005ca8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8005caa:	4b20      	ldr	r3, [pc, #128]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005cb0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8005cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cc2:	220c      	movs	r2, #12
 8005cc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cc6:	4b19      	ldr	r3, [pc, #100]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cc8:	2200      	movs	r2, #0
 8005cca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ccc:	4b17      	ldr	r3, [pc, #92]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cce:	2200      	movs	r2, #0
 8005cd0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005cd2:	4b16      	ldr	r3, [pc, #88]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005cd8:	4b14      	ldr	r3, [pc, #80]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cde:	4b13      	ldr	r3, [pc, #76]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005ce4:	4811      	ldr	r0, [pc, #68]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005ce6:	f005 fdbb 	bl	800b860 <HAL_UART_Init>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8005cf0:	f7fe fdb4 	bl	800485c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005cf4:	2100      	movs	r1, #0
 8005cf6:	480d      	ldr	r0, [pc, #52]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005cf8:	f007 fbed 	bl	800d4d6 <HAL_UARTEx_SetTxFifoThreshold>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d001      	beq.n	8005d06 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8005d02:	f7fe fdab 	bl	800485c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d06:	2100      	movs	r1, #0
 8005d08:	4808      	ldr	r0, [pc, #32]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005d0a:	f007 fc22 	bl	800d552 <HAL_UARTEx_SetRxFifoThreshold>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d001      	beq.n	8005d18 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8005d14:	f7fe fda2 	bl	800485c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005d18:	4804      	ldr	r0, [pc, #16]	@ (8005d2c <MX_USART2_UART_Init+0x94>)
 8005d1a:	f007 fba3 	bl	800d464 <HAL_UARTEx_DisableFifoMode>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8005d24:	f7fe fd9a 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005d28:	bf00      	nop
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	20001e34 	.word	0x20001e34
 8005d30:	40004400 	.word	0x40004400

08005d34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b0a0      	sub	sp, #128	@ 0x80
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d3c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005d40:	2200      	movs	r2, #0
 8005d42:	601a      	str	r2, [r3, #0]
 8005d44:	605a      	str	r2, [r3, #4]
 8005d46:	609a      	str	r2, [r3, #8]
 8005d48:	60da      	str	r2, [r3, #12]
 8005d4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d4c:	f107 0318 	add.w	r3, r7, #24
 8005d50:	2254      	movs	r2, #84	@ 0x54
 8005d52:	2100      	movs	r1, #0
 8005d54:	4618      	mov	r0, r3
 8005d56:	f008 fa35 	bl	800e1c4 <memset>
  if(uartHandle->Instance==LPUART1)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a99      	ldr	r2, [pc, #612]	@ (8005fc4 <HAL_UART_MspInit+0x290>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	f040 8093 	bne.w	8005e8c <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005d66:	2320      	movs	r3, #32
 8005d68:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d6e:	f107 0318 	add.w	r3, r7, #24
 8005d72:	4618      	mov	r0, r3
 8005d74:	f003 fa3e 	bl	80091f4 <HAL_RCCEx_PeriphCLKConfig>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005d7e:	f7fe fd6d 	bl	800485c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005d82:	4b91      	ldr	r3, [pc, #580]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d86:	4a90      	ldr	r2, [pc, #576]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005d88:	f043 0301 	orr.w	r3, r3, #1
 8005d8c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8005d8e:	4b8e      	ldr	r3, [pc, #568]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d9a:	4b8b      	ldr	r3, [pc, #556]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d9e:	4a8a      	ldr	r2, [pc, #552]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005da0:	f043 0302 	orr.w	r3, r3, #2
 8005da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005da6:	4b88      	ldr	r3, [pc, #544]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	613b      	str	r3, [r7, #16]
 8005db0:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005db2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005db6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005db8:	2302      	movs	r3, #2
 8005dba:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005dc4:	2308      	movs	r3, #8
 8005dc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dc8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005dcc:	4619      	mov	r1, r3
 8005dce:	487f      	ldr	r0, [pc, #508]	@ (8005fcc <HAL_UART_MspInit+0x298>)
 8005dd0:	f002 fa64 	bl	800829c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 8005dd4:	4b7e      	ldr	r3, [pc, #504]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005dd6:	4a7f      	ldr	r2, [pc, #508]	@ (8005fd4 <HAL_UART_MspInit+0x2a0>)
 8005dd8:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005dda:	4b7d      	ldr	r3, [pc, #500]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005ddc:	2222      	movs	r2, #34	@ 0x22
 8005dde:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005de0:	4b7b      	ldr	r3, [pc, #492]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005de6:	4b7a      	ldr	r3, [pc, #488]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005dec:	4b78      	ldr	r3, [pc, #480]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005dee:	2280      	movs	r2, #128	@ 0x80
 8005df0:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005df2:	4b77      	ldr	r3, [pc, #476]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005df4:	2200      	movs	r2, #0
 8005df6:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005df8:	4b75      	ldr	r3, [pc, #468]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8005dfe:	4b74      	ldr	r3, [pc, #464]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005e00:	2200      	movs	r2, #0
 8005e02:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005e04:	4b72      	ldr	r3, [pc, #456]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005e06:	2200      	movs	r2, #0
 8005e08:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005e0a:	4871      	ldr	r0, [pc, #452]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005e0c:	f001 ff14 	bl	8007c38 <HAL_DMA_Init>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d001      	beq.n	8005e1a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8005e16:	f7fe fd21 	bl	800485c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a6c      	ldr	r2, [pc, #432]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005e1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005e22:	4a6b      	ldr	r2, [pc, #428]	@ (8005fd0 <HAL_UART_MspInit+0x29c>)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 8005e28:	4b6b      	ldr	r3, [pc, #428]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e2a:	4a6c      	ldr	r2, [pc, #432]	@ (8005fdc <HAL_UART_MspInit+0x2a8>)
 8005e2c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005e2e:	4b6a      	ldr	r3, [pc, #424]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e30:	2223      	movs	r2, #35	@ 0x23
 8005e32:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e34:	4b68      	ldr	r3, [pc, #416]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e36:	2210      	movs	r2, #16
 8005e38:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e3a:	4b67      	ldr	r3, [pc, #412]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e40:	4b65      	ldr	r3, [pc, #404]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e42:	2280      	movs	r2, #128	@ 0x80
 8005e44:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005e46:	4b64      	ldr	r3, [pc, #400]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e48:	2200      	movs	r2, #0
 8005e4a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e4c:	4b62      	ldr	r3, [pc, #392]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8005e52:	4b61      	ldr	r3, [pc, #388]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e54:	2200      	movs	r2, #0
 8005e56:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005e58:	4b5f      	ldr	r3, [pc, #380]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005e5e:	485e      	ldr	r0, [pc, #376]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e60:	f001 feea 	bl	8007c38 <HAL_DMA_Init>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d001      	beq.n	8005e6e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8005e6a:	f7fe fcf7 	bl	800485c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a59      	ldr	r2, [pc, #356]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e72:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005e74:	4a58      	ldr	r2, [pc, #352]	@ (8005fd8 <HAL_UART_MspInit+0x2a4>)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	205b      	movs	r0, #91	@ 0x5b
 8005e80:	f001 fea5 	bl	8007bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005e84:	205b      	movs	r0, #91	@ 0x5b
 8005e86:	f001 febc 	bl	8007c02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005e8a:	e097      	b.n	8005fbc <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a53      	ldr	r2, [pc, #332]	@ (8005fe0 <HAL_UART_MspInit+0x2ac>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	f040 8092 	bne.w	8005fbc <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005e98:	2302      	movs	r3, #2
 8005e9a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ea0:	f107 0318 	add.w	r3, r7, #24
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f003 f9a5 	bl	80091f4 <HAL_RCCEx_PeriphCLKConfig>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <HAL_UART_MspInit+0x180>
      Error_Handler();
 8005eb0:	f7fe fcd4 	bl	800485c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005eb4:	4b44      	ldr	r3, [pc, #272]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eb8:	4a43      	ldr	r2, [pc, #268]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ebe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ec0:	4b41      	ldr	r3, [pc, #260]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ec8:	60fb      	str	r3, [r7, #12]
 8005eca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ecc:	4b3e      	ldr	r3, [pc, #248]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ed0:	4a3d      	ldr	r2, [pc, #244]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005ed2:	f043 0301 	orr.w	r3, r3, #1
 8005ed6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ed8:	4b3b      	ldr	r3, [pc, #236]	@ (8005fc8 <HAL_UART_MspInit+0x294>)
 8005eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	60bb      	str	r3, [r7, #8]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005ee4:	230c      	movs	r3, #12
 8005ee6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ee8:	2302      	movs	r3, #2
 8005eea:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eec:	2300      	movs	r3, #0
 8005eee:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005ef4:	2307      	movs	r3, #7
 8005ef6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ef8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005efc:	4619      	mov	r1, r3
 8005efe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005f02:	f002 f9cb 	bl	800829c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8005f06:	4b37      	ldr	r3, [pc, #220]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f08:	4a37      	ldr	r2, [pc, #220]	@ (8005fe8 <HAL_UART_MspInit+0x2b4>)
 8005f0a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005f0c:	4b35      	ldr	r3, [pc, #212]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f0e:	221a      	movs	r2, #26
 8005f10:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f12:	4b34      	ldr	r3, [pc, #208]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f18:	4b32      	ldr	r3, [pc, #200]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005f1e:	4b31      	ldr	r3, [pc, #196]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f20:	2280      	movs	r2, #128	@ 0x80
 8005f22:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f24:	4b2f      	ldr	r3, [pc, #188]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f2a:	4b2e      	ldr	r3, [pc, #184]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005f30:	4b2c      	ldr	r3, [pc, #176]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005f36:	4b2b      	ldr	r3, [pc, #172]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005f3c:	4829      	ldr	r0, [pc, #164]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f3e:	f001 fe7b 	bl	8007c38 <HAL_DMA_Init>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <HAL_UART_MspInit+0x218>
      Error_Handler();
 8005f48:	f7fe fc88 	bl	800485c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a25      	ldr	r2, [pc, #148]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005f54:	4a23      	ldr	r2, [pc, #140]	@ (8005fe4 <HAL_UART_MspInit+0x2b0>)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8005f5a:	4b24      	ldr	r3, [pc, #144]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f5c:	4a24      	ldr	r2, [pc, #144]	@ (8005ff0 <HAL_UART_MspInit+0x2bc>)
 8005f5e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005f60:	4b22      	ldr	r3, [pc, #136]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f62:	221b      	movs	r2, #27
 8005f64:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f66:	4b21      	ldr	r3, [pc, #132]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f68:	2210      	movs	r2, #16
 8005f6a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f72:	4b1e      	ldr	r3, [pc, #120]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f74:	2280      	movs	r2, #128	@ 0x80
 8005f76:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f78:	4b1c      	ldr	r3, [pc, #112]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005f84:	4b19      	ldr	r3, [pc, #100]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005f8a:	4b18      	ldr	r3, [pc, #96]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005f90:	4816      	ldr	r0, [pc, #88]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005f92:	f001 fe51 	bl	8007c38 <HAL_DMA_Init>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d001      	beq.n	8005fa0 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8005f9c:	f7fe fc5e 	bl	800485c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a12      	ldr	r2, [pc, #72]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005fa4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005fa6:	4a11      	ldr	r2, [pc, #68]	@ (8005fec <HAL_UART_MspInit+0x2b8>)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005fac:	2200      	movs	r2, #0
 8005fae:	2100      	movs	r1, #0
 8005fb0:	2026      	movs	r0, #38	@ 0x26
 8005fb2:	f001 fe0c 	bl	8007bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005fb6:	2026      	movs	r0, #38	@ 0x26
 8005fb8:	f001 fe23 	bl	8007c02 <HAL_NVIC_EnableIRQ>
}
 8005fbc:	bf00      	nop
 8005fbe:	3780      	adds	r7, #128	@ 0x80
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	40008000 	.word	0x40008000
 8005fc8:	40021000 	.word	0x40021000
 8005fcc:	48000400 	.word	0x48000400
 8005fd0:	20001f00 	.word	0x20001f00
 8005fd4:	40020044 	.word	0x40020044
 8005fd8:	20001f60 	.word	0x20001f60
 8005fdc:	40020058 	.word	0x40020058
 8005fe0:	40004400 	.word	0x40004400
 8005fe4:	20001fc0 	.word	0x20001fc0
 8005fe8:	4002001c 	.word	0x4002001c
 8005fec:	20002020 	.word	0x20002020
 8005ff0:	40020030 	.word	0x40020030

08005ff4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005ff4:	480d      	ldr	r0, [pc, #52]	@ (800602c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005ff6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005ff8:	f7ff f992 	bl	8005320 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ffc:	480c      	ldr	r0, [pc, #48]	@ (8006030 <LoopForever+0x6>)
  ldr r1, =_edata
 8005ffe:	490d      	ldr	r1, [pc, #52]	@ (8006034 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006000:	4a0d      	ldr	r2, [pc, #52]	@ (8006038 <LoopForever+0xe>)
  movs r3, #0
 8006002:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006004:	e002      	b.n	800600c <LoopCopyDataInit>

08006006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800600a:	3304      	adds	r3, #4

0800600c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800600c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800600e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006010:	d3f9      	bcc.n	8006006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006012:	4a0a      	ldr	r2, [pc, #40]	@ (800603c <LoopForever+0x12>)
  ldr r4, =_ebss
 8006014:	4c0a      	ldr	r4, [pc, #40]	@ (8006040 <LoopForever+0x16>)
  movs r3, #0
 8006016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006018:	e001      	b.n	800601e <LoopFillZerobss>

0800601a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800601a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800601c:	3204      	adds	r2, #4

0800601e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800601e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006020:	d3fb      	bcc.n	800601a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006022:	f008 f8ed 	bl	800e200 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006026:	f7fd fb49 	bl	80036bc <main>

0800602a <LoopForever>:

LoopForever:
    b LoopForever
 800602a:	e7fe      	b.n	800602a <LoopForever>
  ldr   r0, =_estack
 800602c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006034:	200003ec 	.word	0x200003ec
  ldr r2, =_sidata
 8006038:	0800f2fc 	.word	0x0800f2fc
  ldr r2, =_sbss
 800603c:	200003ec 	.word	0x200003ec
  ldr r4, =_ebss
 8006040:	200021cc 	.word	0x200021cc

08006044 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006044:	e7fe      	b.n	8006044 <ADC1_2_IRQHandler>

08006046 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b082      	sub	sp, #8
 800604a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006050:	2003      	movs	r0, #3
 8006052:	f001 fdb1 	bl	8007bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006056:	2000      	movs	r0, #0
 8006058:	f000 f80e 	bl	8006078 <HAL_InitTick>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d002      	beq.n	8006068 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	71fb      	strb	r3, [r7, #7]
 8006066:	e001      	b.n	800606c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006068:	f7ff f856 	bl	8005118 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800606c:	79fb      	ldrb	r3, [r7, #7]

}
 800606e:	4618      	mov	r0, r3
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
	...

08006078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006080:	2300      	movs	r3, #0
 8006082:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006084:	4b16      	ldr	r3, [pc, #88]	@ (80060e0 <HAL_InitTick+0x68>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d022      	beq.n	80060d2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800608c:	4b15      	ldr	r3, [pc, #84]	@ (80060e4 <HAL_InitTick+0x6c>)
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	4b13      	ldr	r3, [pc, #76]	@ (80060e0 <HAL_InitTick+0x68>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006098:	fbb1 f3f3 	udiv	r3, r1, r3
 800609c:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a0:	4618      	mov	r0, r3
 80060a2:	f001 fdbc 	bl	8007c1e <HAL_SYSTICK_Config>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10f      	bne.n	80060cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2b0f      	cmp	r3, #15
 80060b0:	d809      	bhi.n	80060c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80060b2:	2200      	movs	r2, #0
 80060b4:	6879      	ldr	r1, [r7, #4]
 80060b6:	f04f 30ff 	mov.w	r0, #4294967295
 80060ba:	f001 fd88 	bl	8007bce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80060be:	4a0a      	ldr	r2, [pc, #40]	@ (80060e8 <HAL_InitTick+0x70>)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6013      	str	r3, [r2, #0]
 80060c4:	e007      	b.n	80060d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	73fb      	strb	r3, [r7, #15]
 80060ca:	e004      	b.n	80060d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	73fb      	strb	r3, [r7, #15]
 80060d0:	e001      	b.n	80060d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80060d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	20000398 	.word	0x20000398
 80060e4:	20000390 	.word	0x20000390
 80060e8:	20000394 	.word	0x20000394

080060ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80060ec:	b480      	push	{r7}
 80060ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80060f0:	4b05      	ldr	r3, [pc, #20]	@ (8006108 <HAL_IncTick+0x1c>)
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	4b05      	ldr	r3, [pc, #20]	@ (800610c <HAL_IncTick+0x20>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4413      	add	r3, r2
 80060fa:	4a03      	ldr	r2, [pc, #12]	@ (8006108 <HAL_IncTick+0x1c>)
 80060fc:	6013      	str	r3, [r2, #0]
}
 80060fe:	bf00      	nop
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	20002080 	.word	0x20002080
 800610c:	20000398 	.word	0x20000398

08006110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006110:	b480      	push	{r7}
 8006112:	af00      	add	r7, sp, #0
  return uwTick;
 8006114:	4b03      	ldr	r3, [pc, #12]	@ (8006124 <HAL_GetTick+0x14>)
 8006116:	681b      	ldr	r3, [r3, #0]
}
 8006118:	4618      	mov	r0, r3
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	20002080 	.word	0x20002080

08006128 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	431a      	orrs	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	609a      	str	r2, [r3, #8]
}
 8006142:	bf00      	nop
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr

0800614e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800614e:	b480      	push	{r7}
 8006150:	b083      	sub	sp, #12
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
 8006156:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	431a      	orrs	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	609a      	str	r2, [r3, #8]
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006184:	4618      	mov	r0, r3
 8006186:	370c      	adds	r7, #12
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]
 800619c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	3360      	adds	r3, #96	@ 0x60
 80061a2:	461a      	mov	r2, r3
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	4b08      	ldr	r3, [pc, #32]	@ (80061d4 <LL_ADC_SetOffset+0x44>)
 80061b2:	4013      	ands	r3, r2
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	430a      	orrs	r2, r1
 80061be:	4313      	orrs	r3, r2
 80061c0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80061c8:	bf00      	nop
 80061ca:	371c      	adds	r7, #28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	03fff000 	.word	0x03fff000

080061d8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	3360      	adds	r3, #96	@ 0x60
 80061e6:	461a      	mov	r2, r3
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	4413      	add	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006204:	b480      	push	{r7}
 8006206:	b087      	sub	sp, #28
 8006208:	af00      	add	r7, sp, #0
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	3360      	adds	r3, #96	@ 0x60
 8006214:	461a      	mov	r2, r3
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	431a      	orrs	r2, r3
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800622e:	bf00      	nop
 8006230:	371c      	adds	r7, #28
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr

0800623a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800623a:	b480      	push	{r7}
 800623c:	b087      	sub	sp, #28
 800623e:	af00      	add	r7, sp, #0
 8006240:	60f8      	str	r0, [r7, #12]
 8006242:	60b9      	str	r1, [r7, #8]
 8006244:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	3360      	adds	r3, #96	@ 0x60
 800624a:	461a      	mov	r2, r3
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	4413      	add	r3, r2
 8006252:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	431a      	orrs	r2, r3
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006264:	bf00      	nop
 8006266:	371c      	adds	r7, #28
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006270:	b480      	push	{r7}
 8006272:	b087      	sub	sp, #28
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	3360      	adds	r3, #96	@ 0x60
 8006280:	461a      	mov	r2, r3
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	009b      	lsls	r3, r3, #2
 8006286:	4413      	add	r3, r2
 8006288:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	431a      	orrs	r2, r3
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800629a:	bf00      	nop
 800629c:	371c      	adds	r7, #28
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
 80062ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	695b      	ldr	r3, [r3, #20]
 80062b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	431a      	orrs	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	615a      	str	r2, [r3, #20]
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d101      	bne.n	80062e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80062e0:	2301      	movs	r3, #1
 80062e2:	e000      	b.n	80062e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b087      	sub	sp, #28
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	60f8      	str	r0, [r7, #12]
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	3330      	adds	r3, #48	@ 0x30
 8006302:	461a      	mov	r2, r3
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	0a1b      	lsrs	r3, r3, #8
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	f003 030c 	and.w	r3, r3, #12
 800630e:	4413      	add	r3, r2
 8006310:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	f003 031f 	and.w	r3, r3, #31
 800631c:	211f      	movs	r1, #31
 800631e:	fa01 f303 	lsl.w	r3, r1, r3
 8006322:	43db      	mvns	r3, r3
 8006324:	401a      	ands	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	0e9b      	lsrs	r3, r3, #26
 800632a:	f003 011f 	and.w	r1, r3, #31
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	f003 031f 	and.w	r3, r3, #31
 8006334:	fa01 f303 	lsl.w	r3, r1, r3
 8006338:	431a      	orrs	r2, r3
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800633e:	bf00      	nop
 8006340:	371c      	adds	r7, #28
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800634a:	b480      	push	{r7}
 800634c:	b087      	sub	sp, #28
 800634e:	af00      	add	r7, sp, #0
 8006350:	60f8      	str	r0, [r7, #12]
 8006352:	60b9      	str	r1, [r7, #8]
 8006354:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	3314      	adds	r3, #20
 800635a:	461a      	mov	r2, r3
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	0e5b      	lsrs	r3, r3, #25
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	f003 0304 	and.w	r3, r3, #4
 8006366:	4413      	add	r3, r2
 8006368:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	0d1b      	lsrs	r3, r3, #20
 8006372:	f003 031f 	and.w	r3, r3, #31
 8006376:	2107      	movs	r1, #7
 8006378:	fa01 f303 	lsl.w	r3, r1, r3
 800637c:	43db      	mvns	r3, r3
 800637e:	401a      	ands	r2, r3
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	0d1b      	lsrs	r3, r3, #20
 8006384:	f003 031f 	and.w	r3, r3, #31
 8006388:	6879      	ldr	r1, [r7, #4]
 800638a:	fa01 f303 	lsl.w	r3, r1, r3
 800638e:	431a      	orrs	r2, r3
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006394:	bf00      	nop
 8006396:	371c      	adds	r7, #28
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063b8:	43db      	mvns	r3, r3
 80063ba:	401a      	ands	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f003 0318 	and.w	r3, r3, #24
 80063c2:	4908      	ldr	r1, [pc, #32]	@ (80063e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80063c4:	40d9      	lsrs	r1, r3
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	400b      	ands	r3, r1
 80063ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063ce:	431a      	orrs	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80063d6:	bf00      	nop
 80063d8:	3714      	adds	r7, #20
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	0007ffff 	.word	0x0007ffff

080063e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	f003 031f 	and.w	r3, r3, #31
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006414:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	6093      	str	r3, [r2, #8]
}
 800641c:	bf00      	nop
 800641e:	370c      	adds	r7, #12
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800643c:	d101      	bne.n	8006442 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800643e:	2301      	movs	r3, #1
 8006440:	e000      	b.n	8006444 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006460:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006464:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006488:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800648c:	d101      	bne.n	8006492 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800648e:	2301      	movs	r3, #1
 8006490:	e000      	b.n	8006494 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064b4:	f043 0201 	orr.w	r2, r3, #1
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80064bc:	bf00      	nop
 80064be:	370c      	adds	r7, #12
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064dc:	f043 0202 	orr.w	r2, r3, #2
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f003 0301 	and.w	r3, r3, #1
 8006500:	2b01      	cmp	r3, #1
 8006502:	d101      	bne.n	8006508 <LL_ADC_IsEnabled+0x18>
 8006504:	2301      	movs	r3, #1
 8006506:	e000      	b.n	800650a <LL_ADC_IsEnabled+0x1a>
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	370c      	adds	r7, #12
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr

08006516 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006516:	b480      	push	{r7}
 8006518:	b083      	sub	sp, #12
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b02      	cmp	r3, #2
 8006528:	d101      	bne.n	800652e <LL_ADC_IsDisableOngoing+0x18>
 800652a:	2301      	movs	r3, #1
 800652c:	e000      	b.n	8006530 <LL_ADC_IsDisableOngoing+0x1a>
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800654c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006550:	f043 0204 	orr.w	r2, r3, #4
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b04      	cmp	r3, #4
 8006576:	d101      	bne.n	800657c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006578:	2301      	movs	r3, #1
 800657a:	e000      	b.n	800657e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800657c:	2300      	movs	r3, #0
}
 800657e:	4618      	mov	r0, r3
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800658a:	b480      	push	{r7}
 800658c:	b083      	sub	sp, #12
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	2b08      	cmp	r3, #8
 800659c:	d101      	bne.n	80065a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800659e:	2301      	movs	r3, #1
 80065a0:	e000      	b.n	80065a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80065b0:	b590      	push	{r4, r7, lr}
 80065b2:	b089      	sub	sp, #36	@ 0x24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065b8:	2300      	movs	r3, #0
 80065ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80065bc:	2300      	movs	r3, #0
 80065be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d101      	bne.n	80065ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e1a9      	b.n	800691e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d109      	bne.n	80065ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f7fc fbeb 	bl	8002db4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff ff19 	bl	8006428 <LL_ADC_IsDeepPowerDownEnabled>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d004      	beq.n	8006606 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4618      	mov	r0, r3
 8006602:	f7ff feff 	bl	8006404 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4618      	mov	r0, r3
 800660c:	f7ff ff34 	bl	8006478 <LL_ADC_IsInternalRegulatorEnabled>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d115      	bne.n	8006642 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4618      	mov	r0, r3
 800661c:	f7ff ff18 	bl	8006450 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006620:	4b9c      	ldr	r3, [pc, #624]	@ (8006894 <HAL_ADC_Init+0x2e4>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	099b      	lsrs	r3, r3, #6
 8006626:	4a9c      	ldr	r2, [pc, #624]	@ (8006898 <HAL_ADC_Init+0x2e8>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	099b      	lsrs	r3, r3, #6
 800662e:	3301      	adds	r3, #1
 8006630:	005b      	lsls	r3, r3, #1
 8006632:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006634:	e002      	b.n	800663c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	3b01      	subs	r3, #1
 800663a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1f9      	bne.n	8006636 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4618      	mov	r0, r3
 8006648:	f7ff ff16 	bl	8006478 <LL_ADC_IsInternalRegulatorEnabled>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10d      	bne.n	800666e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006656:	f043 0210 	orr.w	r2, r3, #16
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006662:	f043 0201 	orr.w	r2, r3, #1
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff ff76 	bl	8006564 <LL_ADC_REG_IsConversionOngoing>
 8006678:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800667e:	f003 0310 	and.w	r3, r3, #16
 8006682:	2b00      	cmp	r3, #0
 8006684:	f040 8142 	bne.w	800690c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	2b00      	cmp	r3, #0
 800668c:	f040 813e 	bne.w	800690c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006694:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006698:	f043 0202 	orr.w	r2, r3, #2
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7ff ff23 	bl	80064f0 <LL_ADC_IsEnabled>
 80066aa:	4603      	mov	r3, r0
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d141      	bne.n	8006734 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066b8:	d004      	beq.n	80066c4 <HAL_ADC_Init+0x114>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a77      	ldr	r2, [pc, #476]	@ (800689c <HAL_ADC_Init+0x2ec>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d10f      	bne.n	80066e4 <HAL_ADC_Init+0x134>
 80066c4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80066c8:	f7ff ff12 	bl	80064f0 <LL_ADC_IsEnabled>
 80066cc:	4604      	mov	r4, r0
 80066ce:	4873      	ldr	r0, [pc, #460]	@ (800689c <HAL_ADC_Init+0x2ec>)
 80066d0:	f7ff ff0e 	bl	80064f0 <LL_ADC_IsEnabled>
 80066d4:	4603      	mov	r3, r0
 80066d6:	4323      	orrs	r3, r4
 80066d8:	2b00      	cmp	r3, #0
 80066da:	bf0c      	ite	eq
 80066dc:	2301      	moveq	r3, #1
 80066de:	2300      	movne	r3, #0
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	e012      	b.n	800670a <HAL_ADC_Init+0x15a>
 80066e4:	486e      	ldr	r0, [pc, #440]	@ (80068a0 <HAL_ADC_Init+0x2f0>)
 80066e6:	f7ff ff03 	bl	80064f0 <LL_ADC_IsEnabled>
 80066ea:	4604      	mov	r4, r0
 80066ec:	486d      	ldr	r0, [pc, #436]	@ (80068a4 <HAL_ADC_Init+0x2f4>)
 80066ee:	f7ff feff 	bl	80064f0 <LL_ADC_IsEnabled>
 80066f2:	4603      	mov	r3, r0
 80066f4:	431c      	orrs	r4, r3
 80066f6:	486c      	ldr	r0, [pc, #432]	@ (80068a8 <HAL_ADC_Init+0x2f8>)
 80066f8:	f7ff fefa 	bl	80064f0 <LL_ADC_IsEnabled>
 80066fc:	4603      	mov	r3, r0
 80066fe:	4323      	orrs	r3, r4
 8006700:	2b00      	cmp	r3, #0
 8006702:	bf0c      	ite	eq
 8006704:	2301      	moveq	r3, #1
 8006706:	2300      	movne	r3, #0
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d012      	beq.n	8006734 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006716:	d004      	beq.n	8006722 <HAL_ADC_Init+0x172>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a5f      	ldr	r2, [pc, #380]	@ (800689c <HAL_ADC_Init+0x2ec>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d101      	bne.n	8006726 <HAL_ADC_Init+0x176>
 8006722:	4a62      	ldr	r2, [pc, #392]	@ (80068ac <HAL_ADC_Init+0x2fc>)
 8006724:	e000      	b.n	8006728 <HAL_ADC_Init+0x178>
 8006726:	4a62      	ldr	r2, [pc, #392]	@ (80068b0 <HAL_ADC_Init+0x300>)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	4619      	mov	r1, r3
 800672e:	4610      	mov	r0, r2
 8006730:	f7ff fcfa 	bl	8006128 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	7f5b      	ldrb	r3, [r3, #29]
 8006738:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800673e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006744:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800674a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006752:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006754:	4313      	orrs	r3, r2
 8006756:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800675e:	2b01      	cmp	r3, #1
 8006760:	d106      	bne.n	8006770 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006766:	3b01      	subs	r3, #1
 8006768:	045b      	lsls	r3, r3, #17
 800676a:	69ba      	ldr	r2, [r7, #24]
 800676c:	4313      	orrs	r3, r2
 800676e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006774:	2b00      	cmp	r3, #0
 8006776:	d009      	beq.n	800678c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006784:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006786:	69ba      	ldr	r2, [r7, #24]
 8006788:	4313      	orrs	r3, r2
 800678a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68da      	ldr	r2, [r3, #12]
 8006792:	4b48      	ldr	r3, [pc, #288]	@ (80068b4 <HAL_ADC_Init+0x304>)
 8006794:	4013      	ands	r3, r2
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	6812      	ldr	r2, [r2, #0]
 800679a:	69b9      	ldr	r1, [r7, #24]
 800679c:	430b      	orrs	r3, r1
 800679e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	430a      	orrs	r2, r1
 80067b4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7ff fee5 	bl	800658a <LL_ADC_INJ_IsConversionOngoing>
 80067c0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d17f      	bne.n	80068c8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d17c      	bne.n	80068c8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80067d2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80067da:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80067dc:	4313      	orrs	r3, r2
 80067de:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067ea:	f023 0302 	bic.w	r3, r3, #2
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	6812      	ldr	r2, [r2, #0]
 80067f2:	69b9      	ldr	r1, [r7, #24]
 80067f4:	430b      	orrs	r3, r1
 80067f6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d017      	beq.n	8006830 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	691a      	ldr	r2, [r3, #16]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800680e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006818:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800681c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	6911      	ldr	r1, [r2, #16]
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	6812      	ldr	r2, [r2, #0]
 8006828:	430b      	orrs	r3, r1
 800682a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800682e:	e013      	b.n	8006858 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	691a      	ldr	r2, [r3, #16]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800683e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	6812      	ldr	r2, [r2, #0]
 800684c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006850:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006854:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800685e:	2b01      	cmp	r3, #1
 8006860:	d12a      	bne.n	80068b8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800686c:	f023 0304 	bic.w	r3, r3, #4
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006878:	4311      	orrs	r1, r2
 800687a:	687a      	ldr	r2, [r7, #4]
 800687c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800687e:	4311      	orrs	r1, r2
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006884:	430a      	orrs	r2, r1
 8006886:	431a      	orrs	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f042 0201 	orr.w	r2, r2, #1
 8006890:	611a      	str	r2, [r3, #16]
 8006892:	e019      	b.n	80068c8 <HAL_ADC_Init+0x318>
 8006894:	20000390 	.word	0x20000390
 8006898:	053e2d63 	.word	0x053e2d63
 800689c:	50000100 	.word	0x50000100
 80068a0:	50000400 	.word	0x50000400
 80068a4:	50000500 	.word	0x50000500
 80068a8:	50000600 	.word	0x50000600
 80068ac:	50000300 	.word	0x50000300
 80068b0:	50000700 	.word	0x50000700
 80068b4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	691a      	ldr	r2, [r3, #16]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0201 	bic.w	r2, r2, #1
 80068c6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	695b      	ldr	r3, [r3, #20]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d10c      	bne.n	80068ea <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d6:	f023 010f 	bic.w	r1, r3, #15
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	1e5a      	subs	r2, r3, #1
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	430a      	orrs	r2, r1
 80068e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80068e8:	e007      	b.n	80068fa <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f022 020f 	bic.w	r2, r2, #15
 80068f8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068fe:	f023 0303 	bic.w	r3, r3, #3
 8006902:	f043 0201 	orr.w	r2, r3, #1
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	65da      	str	r2, [r3, #92]	@ 0x5c
 800690a:	e007      	b.n	800691c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006910:	f043 0210 	orr.w	r2, r3, #16
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800691c:	7ffb      	ldrb	r3, [r7, #31]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3724      	adds	r7, #36	@ 0x24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd90      	pop	{r4, r7, pc}
 8006926:	bf00      	nop

08006928 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800693c:	d004      	beq.n	8006948 <HAL_ADC_Start_DMA+0x20>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a5a      	ldr	r2, [pc, #360]	@ (8006aac <HAL_ADC_Start_DMA+0x184>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d101      	bne.n	800694c <HAL_ADC_Start_DMA+0x24>
 8006948:	4b59      	ldr	r3, [pc, #356]	@ (8006ab0 <HAL_ADC_Start_DMA+0x188>)
 800694a:	e000      	b.n	800694e <HAL_ADC_Start_DMA+0x26>
 800694c:	4b59      	ldr	r3, [pc, #356]	@ (8006ab4 <HAL_ADC_Start_DMA+0x18c>)
 800694e:	4618      	mov	r0, r3
 8006950:	f7ff fd4a 	bl	80063e8 <LL_ADC_GetMultimode>
 8006954:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4618      	mov	r0, r3
 800695c:	f7ff fe02 	bl	8006564 <LL_ADC_REG_IsConversionOngoing>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	f040 809b 	bne.w	8006a9e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800696e:	2b01      	cmp	r3, #1
 8006970:	d101      	bne.n	8006976 <HAL_ADC_Start_DMA+0x4e>
 8006972:	2302      	movs	r3, #2
 8006974:	e096      	b.n	8006aa4 <HAL_ADC_Start_DMA+0x17c>
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2201      	movs	r2, #1
 800697a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a4d      	ldr	r2, [pc, #308]	@ (8006ab8 <HAL_ADC_Start_DMA+0x190>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d008      	beq.n	800699a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d005      	beq.n	800699a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	2b05      	cmp	r3, #5
 8006992:	d002      	beq.n	800699a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	2b09      	cmp	r3, #9
 8006998:	d17a      	bne.n	8006a90 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 fcf6 	bl	800738c <ADC_Enable>
 80069a0:	4603      	mov	r3, r0
 80069a2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80069a4:	7dfb      	ldrb	r3, [r7, #23]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d16d      	bne.n	8006a86 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80069b2:	f023 0301 	bic.w	r3, r3, #1
 80069b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a3a      	ldr	r2, [pc, #232]	@ (8006aac <HAL_ADC_Start_DMA+0x184>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d009      	beq.n	80069dc <HAL_ADC_Start_DMA+0xb4>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a3b      	ldr	r2, [pc, #236]	@ (8006abc <HAL_ADC_Start_DMA+0x194>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d002      	beq.n	80069d8 <HAL_ADC_Start_DMA+0xb0>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	e003      	b.n	80069e0 <HAL_ADC_Start_DMA+0xb8>
 80069d8:	4b39      	ldr	r3, [pc, #228]	@ (8006ac0 <HAL_ADC_Start_DMA+0x198>)
 80069da:	e001      	b.n	80069e0 <HAL_ADC_Start_DMA+0xb8>
 80069dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	6812      	ldr	r2, [r2, #0]
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d002      	beq.n	80069ee <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d105      	bne.n	80069fa <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d006      	beq.n	8006a14 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a0a:	f023 0206 	bic.w	r2, r3, #6
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	661a      	str	r2, [r3, #96]	@ 0x60
 8006a12:	e002      	b.n	8006a1a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a1e:	4a29      	ldr	r2, [pc, #164]	@ (8006ac4 <HAL_ADC_Start_DMA+0x19c>)
 8006a20:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a26:	4a28      	ldr	r2, [pc, #160]	@ (8006ac8 <HAL_ADC_Start_DMA+0x1a0>)
 8006a28:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2e:	4a27      	ldr	r2, [pc, #156]	@ (8006acc <HAL_ADC_Start_DMA+0x1a4>)
 8006a30:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	221c      	movs	r2, #28
 8006a38:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f042 0210 	orr.w	r2, r2, #16
 8006a50:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68da      	ldr	r2, [r3, #12]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f042 0201 	orr.w	r2, r2, #1
 8006a60:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3340      	adds	r3, #64	@ 0x40
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	68ba      	ldr	r2, [r7, #8]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f001 f989 	bl	8007d88 <HAL_DMA_Start_IT>
 8006a76:	4603      	mov	r3, r0
 8006a78:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f7ff fd5c 	bl	800653c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006a84:	e00d      	b.n	8006aa2 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8006a8e:	e008      	b.n	8006aa2 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006a9c:	e001      	b.n	8006aa2 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006a9e:	2302      	movs	r3, #2
 8006aa0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3718      	adds	r7, #24
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	50000100 	.word	0x50000100
 8006ab0:	50000300 	.word	0x50000300
 8006ab4:	50000700 	.word	0x50000700
 8006ab8:	50000600 	.word	0x50000600
 8006abc:	50000500 	.word	0x50000500
 8006ac0:	50000400 	.word	0x50000400
 8006ac4:	08007577 	.word	0x08007577
 8006ac8:	0800764f 	.word	0x0800764f
 8006acc:	0800766b 	.word	0x0800766b

08006ad0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b0b6      	sub	sp, #216	@ 0xd8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b16:	2300      	movs	r3, #0
 8006b18:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d102      	bne.n	8006b30 <HAL_ADC_ConfigChannel+0x24>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	f000 bc13 	b.w	8007356 <HAL_ADC_ConfigChannel+0x84a>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7ff fd11 	bl	8006564 <LL_ADC_REG_IsConversionOngoing>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f040 83f3 	bne.w	8007330 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6818      	ldr	r0, [r3, #0]
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	6859      	ldr	r1, [r3, #4]
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	461a      	mov	r2, r3
 8006b58:	f7ff fbcb 	bl	80062f2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7ff fcff 	bl	8006564 <LL_ADC_REG_IsConversionOngoing>
 8006b66:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7ff fd0b 	bl	800658a <LL_ADC_INJ_IsConversionOngoing>
 8006b74:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006b78:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f040 81d9 	bne.w	8006f34 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006b82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	f040 81d4 	bne.w	8006f34 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b94:	d10f      	bne.n	8006bb6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6818      	ldr	r0, [r3, #0]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	f7ff fbd2 	bl	800634a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7ff fb79 	bl	80062a6 <LL_ADC_SetSamplingTimeCommonConfig>
 8006bb4:	e00e      	b.n	8006bd4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6818      	ldr	r0, [r3, #0]
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	6819      	ldr	r1, [r3, #0]
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	f7ff fbc1 	bl	800634a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2100      	movs	r1, #0
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7ff fb69 	bl	80062a6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	695a      	ldr	r2, [r3, #20]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	08db      	lsrs	r3, r3, #3
 8006be0:	f003 0303 	and.w	r3, r3, #3
 8006be4:	005b      	lsls	r3, r3, #1
 8006be6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	2b04      	cmp	r3, #4
 8006bf4:	d022      	beq.n	8006c3c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6818      	ldr	r0, [r3, #0]
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	6919      	ldr	r1, [r3, #16]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c06:	f7ff fac3 	bl	8006190 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	6919      	ldr	r1, [r3, #16]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	461a      	mov	r2, r3
 8006c18:	f7ff fb0f 	bl	800623a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6818      	ldr	r0, [r3, #0]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d102      	bne.n	8006c32 <HAL_ADC_ConfigChannel+0x126>
 8006c2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c30:	e000      	b.n	8006c34 <HAL_ADC_ConfigChannel+0x128>
 8006c32:	2300      	movs	r3, #0
 8006c34:	461a      	mov	r2, r3
 8006c36:	f7ff fb1b 	bl	8006270 <LL_ADC_SetOffsetSaturation>
 8006c3a:	e17b      	b.n	8006f34 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2100      	movs	r1, #0
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7ff fac8 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10a      	bne.n	8006c68 <HAL_ADC_ConfigChannel+0x15c>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2100      	movs	r1, #0
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f7ff fabd 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	0e9b      	lsrs	r3, r3, #26
 8006c62:	f003 021f 	and.w	r2, r3, #31
 8006c66:	e01e      	b.n	8006ca6 <HAL_ADC_ConfigChannel+0x19a>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f7ff fab2 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006c74:	4603      	mov	r3, r0
 8006c76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006c7e:	fa93 f3a3 	rbit	r3, r3
 8006c82:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006c86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006c8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006c8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8006c96:	2320      	movs	r3, #32
 8006c98:	e004      	b.n	8006ca4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8006c9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006c9e:	fab3 f383 	clz	r3, r3
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d105      	bne.n	8006cbe <HAL_ADC_ConfigChannel+0x1b2>
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	0e9b      	lsrs	r3, r3, #26
 8006cb8:	f003 031f 	and.w	r3, r3, #31
 8006cbc:	e018      	b.n	8006cf0 <HAL_ADC_ConfigChannel+0x1e4>
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006cca:	fa93 f3a3 	rbit	r3, r3
 8006cce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006cd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006cda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8006ce2:	2320      	movs	r3, #32
 8006ce4:	e004      	b.n	8006cf0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8006ce6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006cea:	fab3 f383 	clz	r3, r3
 8006cee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d106      	bne.n	8006d02 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7ff fa81 	bl	8006204 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2101      	movs	r1, #1
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7ff fa65 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d10a      	bne.n	8006d2e <HAL_ADC_ConfigChannel+0x222>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2101      	movs	r1, #1
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7ff fa5a 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006d24:	4603      	mov	r3, r0
 8006d26:	0e9b      	lsrs	r3, r3, #26
 8006d28:	f003 021f 	and.w	r2, r3, #31
 8006d2c:	e01e      	b.n	8006d6c <HAL_ADC_ConfigChannel+0x260>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2101      	movs	r1, #1
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7ff fa4f 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006d44:	fa93 f3a3 	rbit	r3, r3
 8006d48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006d4c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006d50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006d54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d101      	bne.n	8006d60 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8006d5c:	2320      	movs	r3, #32
 8006d5e:	e004      	b.n	8006d6a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8006d60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d64:	fab3 f383 	clz	r3, r3
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d105      	bne.n	8006d84 <HAL_ADC_ConfigChannel+0x278>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	0e9b      	lsrs	r3, r3, #26
 8006d7e:	f003 031f 	and.w	r3, r3, #31
 8006d82:	e018      	b.n	8006db6 <HAL_ADC_ConfigChannel+0x2aa>
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006d90:	fa93 f3a3 	rbit	r3, r3
 8006d94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006d98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006da0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d101      	bne.n	8006dac <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006da8:	2320      	movs	r3, #32
 8006daa:	e004      	b.n	8006db6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006dac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006db0:	fab3 f383 	clz	r3, r3
 8006db4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d106      	bne.n	8006dc8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	2101      	movs	r1, #1
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7ff fa1e 	bl	8006204 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2102      	movs	r1, #2
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff fa02 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10a      	bne.n	8006df4 <HAL_ADC_ConfigChannel+0x2e8>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2102      	movs	r1, #2
 8006de4:	4618      	mov	r0, r3
 8006de6:	f7ff f9f7 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006dea:	4603      	mov	r3, r0
 8006dec:	0e9b      	lsrs	r3, r3, #26
 8006dee:	f003 021f 	and.w	r2, r3, #31
 8006df2:	e01e      	b.n	8006e32 <HAL_ADC_ConfigChannel+0x326>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2102      	movs	r1, #2
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7ff f9ec 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006e00:	4603      	mov	r3, r0
 8006e02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e0a:	fa93 f3a3 	rbit	r3, r3
 8006e0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006e12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006e16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006e1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8006e22:	2320      	movs	r3, #32
 8006e24:	e004      	b.n	8006e30 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006e26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006e2a:	fab3 f383 	clz	r3, r3
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d105      	bne.n	8006e4a <HAL_ADC_ConfigChannel+0x33e>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	0e9b      	lsrs	r3, r3, #26
 8006e44:	f003 031f 	and.w	r3, r3, #31
 8006e48:	e016      	b.n	8006e78 <HAL_ADC_ConfigChannel+0x36c>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e52:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e56:	fa93 f3a3 	rbit	r3, r3
 8006e5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006e5c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006e5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006e62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8006e6a:	2320      	movs	r3, #32
 8006e6c:	e004      	b.n	8006e78 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8006e6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e72:	fab3 f383 	clz	r3, r3
 8006e76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d106      	bne.n	8006e8a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2200      	movs	r2, #0
 8006e82:	2102      	movs	r1, #2
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7ff f9bd 	bl	8006204 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2103      	movs	r1, #3
 8006e90:	4618      	mov	r0, r3
 8006e92:	f7ff f9a1 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006e96:	4603      	mov	r3, r0
 8006e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d10a      	bne.n	8006eb6 <HAL_ADC_ConfigChannel+0x3aa>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2103      	movs	r1, #3
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7ff f996 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006eac:	4603      	mov	r3, r0
 8006eae:	0e9b      	lsrs	r3, r3, #26
 8006eb0:	f003 021f 	and.w	r2, r3, #31
 8006eb4:	e017      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x3da>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2103      	movs	r1, #3
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7ff f98b 	bl	80061d8 <LL_ADC_GetOffsetChannel>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ec6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ec8:	fa93 f3a3 	rbit	r3, r3
 8006ecc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006ece:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ed0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006ed2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006ed8:	2320      	movs	r3, #32
 8006eda:	e003      	b.n	8006ee4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006edc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ede:	fab3 f383 	clz	r3, r3
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d105      	bne.n	8006efe <HAL_ADC_ConfigChannel+0x3f2>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	0e9b      	lsrs	r3, r3, #26
 8006ef8:	f003 031f 	and.w	r3, r3, #31
 8006efc:	e011      	b.n	8006f22 <HAL_ADC_ConfigChannel+0x416>
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f06:	fa93 f3a3 	rbit	r3, r3
 8006f0a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006f0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006f10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006f16:	2320      	movs	r3, #32
 8006f18:	e003      	b.n	8006f22 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006f1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f1c:	fab3 f383 	clz	r3, r3
 8006f20:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d106      	bne.n	8006f34 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	2103      	movs	r1, #3
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7ff f968 	bl	8006204 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7ff fad9 	bl	80064f0 <LL_ADC_IsEnabled>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f040 813d 	bne.w	80071c0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6818      	ldr	r0, [r3, #0]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	6819      	ldr	r1, [r3, #0]
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	461a      	mov	r2, r3
 8006f54:	f7ff fa24 	bl	80063a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	4aa2      	ldr	r2, [pc, #648]	@ (80071e8 <HAL_ADC_ConfigChannel+0x6dc>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	f040 812e 	bne.w	80071c0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d10b      	bne.n	8006f8c <HAL_ADC_ConfigChannel+0x480>
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	0e9b      	lsrs	r3, r3, #26
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	f003 031f 	and.w	r3, r3, #31
 8006f80:	2b09      	cmp	r3, #9
 8006f82:	bf94      	ite	ls
 8006f84:	2301      	movls	r3, #1
 8006f86:	2300      	movhi	r3, #0
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	e019      	b.n	8006fc0 <HAL_ADC_ConfigChannel+0x4b4>
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f94:	fa93 f3a3 	rbit	r3, r3
 8006f98:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006f9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f9c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006f9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d101      	bne.n	8006fa8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006fa4:	2320      	movs	r3, #32
 8006fa6:	e003      	b.n	8006fb0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006fa8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006faa:	fab3 f383 	clz	r3, r3
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	f003 031f 	and.w	r3, r3, #31
 8006fb6:	2b09      	cmp	r3, #9
 8006fb8:	bf94      	ite	ls
 8006fba:	2301      	movls	r3, #1
 8006fbc:	2300      	movhi	r3, #0
 8006fbe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d079      	beq.n	80070b8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d107      	bne.n	8006fe0 <HAL_ADC_ConfigChannel+0x4d4>
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	0e9b      	lsrs	r3, r3, #26
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	069b      	lsls	r3, r3, #26
 8006fda:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006fde:	e015      	b.n	800700c <HAL_ADC_ConfigChannel+0x500>
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fe8:	fa93 f3a3 	rbit	r3, r3
 8006fec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006fee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ff0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d101      	bne.n	8006ffc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8006ff8:	2320      	movs	r3, #32
 8006ffa:	e003      	b.n	8007004 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8006ffc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ffe:	fab3 f383 	clz	r3, r3
 8007002:	b2db      	uxtb	r3, r3
 8007004:	3301      	adds	r3, #1
 8007006:	069b      	lsls	r3, r3, #26
 8007008:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007014:	2b00      	cmp	r3, #0
 8007016:	d109      	bne.n	800702c <HAL_ADC_ConfigChannel+0x520>
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	0e9b      	lsrs	r3, r3, #26
 800701e:	3301      	adds	r3, #1
 8007020:	f003 031f 	and.w	r3, r3, #31
 8007024:	2101      	movs	r1, #1
 8007026:	fa01 f303 	lsl.w	r3, r1, r3
 800702a:	e017      	b.n	800705c <HAL_ADC_ConfigChannel+0x550>
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007034:	fa93 f3a3 	rbit	r3, r3
 8007038:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800703a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800703c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800703e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007040:	2b00      	cmp	r3, #0
 8007042:	d101      	bne.n	8007048 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8007044:	2320      	movs	r3, #32
 8007046:	e003      	b.n	8007050 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8007048:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800704a:	fab3 f383 	clz	r3, r3
 800704e:	b2db      	uxtb	r3, r3
 8007050:	3301      	adds	r3, #1
 8007052:	f003 031f 	and.w	r3, r3, #31
 8007056:	2101      	movs	r1, #1
 8007058:	fa01 f303 	lsl.w	r3, r1, r3
 800705c:	ea42 0103 	orr.w	r1, r2, r3
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10a      	bne.n	8007082 <HAL_ADC_ConfigChannel+0x576>
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	0e9b      	lsrs	r3, r3, #26
 8007072:	3301      	adds	r3, #1
 8007074:	f003 021f 	and.w	r2, r3, #31
 8007078:	4613      	mov	r3, r2
 800707a:	005b      	lsls	r3, r3, #1
 800707c:	4413      	add	r3, r2
 800707e:	051b      	lsls	r3, r3, #20
 8007080:	e018      	b.n	80070b4 <HAL_ADC_ConfigChannel+0x5a8>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800708a:	fa93 f3a3 	rbit	r3, r3
 800708e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007092:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8007094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007096:	2b00      	cmp	r3, #0
 8007098:	d101      	bne.n	800709e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800709a:	2320      	movs	r3, #32
 800709c:	e003      	b.n	80070a6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800709e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070a0:	fab3 f383 	clz	r3, r3
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	3301      	adds	r3, #1
 80070a8:	f003 021f 	and.w	r2, r3, #31
 80070ac:	4613      	mov	r3, r2
 80070ae:	005b      	lsls	r3, r3, #1
 80070b0:	4413      	add	r3, r2
 80070b2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070b4:	430b      	orrs	r3, r1
 80070b6:	e07e      	b.n	80071b6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d107      	bne.n	80070d4 <HAL_ADC_ConfigChannel+0x5c8>
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	0e9b      	lsrs	r3, r3, #26
 80070ca:	3301      	adds	r3, #1
 80070cc:	069b      	lsls	r3, r3, #26
 80070ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80070d2:	e015      	b.n	8007100 <HAL_ADC_ConfigChannel+0x5f4>
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070dc:	fa93 f3a3 	rbit	r3, r3
 80070e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80070e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80070e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d101      	bne.n	80070f0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80070ec:	2320      	movs	r3, #32
 80070ee:	e003      	b.n	80070f8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80070f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f2:	fab3 f383 	clz	r3, r3
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	3301      	adds	r3, #1
 80070fa:	069b      	lsls	r3, r3, #26
 80070fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007108:	2b00      	cmp	r3, #0
 800710a:	d109      	bne.n	8007120 <HAL_ADC_ConfigChannel+0x614>
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	0e9b      	lsrs	r3, r3, #26
 8007112:	3301      	adds	r3, #1
 8007114:	f003 031f 	and.w	r3, r3, #31
 8007118:	2101      	movs	r1, #1
 800711a:	fa01 f303 	lsl.w	r3, r1, r3
 800711e:	e017      	b.n	8007150 <HAL_ADC_ConfigChannel+0x644>
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007126:	6a3b      	ldr	r3, [r7, #32]
 8007128:	fa93 f3a3 	rbit	r3, r3
 800712c:	61fb      	str	r3, [r7, #28]
  return result;
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007134:	2b00      	cmp	r3, #0
 8007136:	d101      	bne.n	800713c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8007138:	2320      	movs	r3, #32
 800713a:	e003      	b.n	8007144 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800713c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713e:	fab3 f383 	clz	r3, r3
 8007142:	b2db      	uxtb	r3, r3
 8007144:	3301      	adds	r3, #1
 8007146:	f003 031f 	and.w	r3, r3, #31
 800714a:	2101      	movs	r1, #1
 800714c:	fa01 f303 	lsl.w	r3, r1, r3
 8007150:	ea42 0103 	orr.w	r1, r2, r3
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800715c:	2b00      	cmp	r3, #0
 800715e:	d10d      	bne.n	800717c <HAL_ADC_ConfigChannel+0x670>
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	0e9b      	lsrs	r3, r3, #26
 8007166:	3301      	adds	r3, #1
 8007168:	f003 021f 	and.w	r2, r3, #31
 800716c:	4613      	mov	r3, r2
 800716e:	005b      	lsls	r3, r3, #1
 8007170:	4413      	add	r3, r2
 8007172:	3b1e      	subs	r3, #30
 8007174:	051b      	lsls	r3, r3, #20
 8007176:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800717a:	e01b      	b.n	80071b4 <HAL_ADC_ConfigChannel+0x6a8>
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	fa93 f3a3 	rbit	r3, r3
 8007188:	613b      	str	r3, [r7, #16]
  return result;
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d101      	bne.n	8007198 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8007194:	2320      	movs	r3, #32
 8007196:	e003      	b.n	80071a0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	fab3 f383 	clz	r3, r3
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	3301      	adds	r3, #1
 80071a2:	f003 021f 	and.w	r2, r3, #31
 80071a6:	4613      	mov	r3, r2
 80071a8:	005b      	lsls	r3, r3, #1
 80071aa:	4413      	add	r3, r2
 80071ac:	3b1e      	subs	r3, #30
 80071ae:	051b      	lsls	r3, r3, #20
 80071b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80071b4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80071ba:	4619      	mov	r1, r3
 80071bc:	f7ff f8c5 	bl	800634a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	4b09      	ldr	r3, [pc, #36]	@ (80071ec <HAL_ADC_ConfigChannel+0x6e0>)
 80071c6:	4013      	ands	r3, r2
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 80be 	beq.w	800734a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071d6:	d004      	beq.n	80071e2 <HAL_ADC_ConfigChannel+0x6d6>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a04      	ldr	r2, [pc, #16]	@ (80071f0 <HAL_ADC_ConfigChannel+0x6e4>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d10a      	bne.n	80071f8 <HAL_ADC_ConfigChannel+0x6ec>
 80071e2:	4b04      	ldr	r3, [pc, #16]	@ (80071f4 <HAL_ADC_ConfigChannel+0x6e8>)
 80071e4:	e009      	b.n	80071fa <HAL_ADC_ConfigChannel+0x6ee>
 80071e6:	bf00      	nop
 80071e8:	407f0000 	.word	0x407f0000
 80071ec:	80080000 	.word	0x80080000
 80071f0:	50000100 	.word	0x50000100
 80071f4:	50000300 	.word	0x50000300
 80071f8:	4b59      	ldr	r3, [pc, #356]	@ (8007360 <HAL_ADC_ConfigChannel+0x854>)
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7fe ffba 	bl	8006174 <LL_ADC_GetCommonPathInternalCh>
 8007200:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a56      	ldr	r2, [pc, #344]	@ (8007364 <HAL_ADC_ConfigChannel+0x858>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d004      	beq.n	8007218 <HAL_ADC_ConfigChannel+0x70c>
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a55      	ldr	r2, [pc, #340]	@ (8007368 <HAL_ADC_ConfigChannel+0x85c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d13a      	bne.n	800728e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007218:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800721c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d134      	bne.n	800728e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800722c:	d005      	beq.n	800723a <HAL_ADC_ConfigChannel+0x72e>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a4e      	ldr	r2, [pc, #312]	@ (800736c <HAL_ADC_ConfigChannel+0x860>)
 8007234:	4293      	cmp	r3, r2
 8007236:	f040 8085 	bne.w	8007344 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007242:	d004      	beq.n	800724e <HAL_ADC_ConfigChannel+0x742>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a49      	ldr	r2, [pc, #292]	@ (8007370 <HAL_ADC_ConfigChannel+0x864>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d101      	bne.n	8007252 <HAL_ADC_ConfigChannel+0x746>
 800724e:	4a49      	ldr	r2, [pc, #292]	@ (8007374 <HAL_ADC_ConfigChannel+0x868>)
 8007250:	e000      	b.n	8007254 <HAL_ADC_ConfigChannel+0x748>
 8007252:	4a43      	ldr	r2, [pc, #268]	@ (8007360 <HAL_ADC_ConfigChannel+0x854>)
 8007254:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007258:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800725c:	4619      	mov	r1, r3
 800725e:	4610      	mov	r0, r2
 8007260:	f7fe ff75 	bl	800614e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007264:	4b44      	ldr	r3, [pc, #272]	@ (8007378 <HAL_ADC_ConfigChannel+0x86c>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	099b      	lsrs	r3, r3, #6
 800726a:	4a44      	ldr	r2, [pc, #272]	@ (800737c <HAL_ADC_ConfigChannel+0x870>)
 800726c:	fba2 2303 	umull	r2, r3, r2, r3
 8007270:	099b      	lsrs	r3, r3, #6
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	4613      	mov	r3, r2
 8007276:	005b      	lsls	r3, r3, #1
 8007278:	4413      	add	r3, r2
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800727e:	e002      	b.n	8007286 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3b01      	subs	r3, #1
 8007284:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1f9      	bne.n	8007280 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800728c:	e05a      	b.n	8007344 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a3b      	ldr	r2, [pc, #236]	@ (8007380 <HAL_ADC_ConfigChannel+0x874>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d125      	bne.n	80072e4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007298:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800729c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d11f      	bne.n	80072e4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a31      	ldr	r2, [pc, #196]	@ (8007370 <HAL_ADC_ConfigChannel+0x864>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d104      	bne.n	80072b8 <HAL_ADC_ConfigChannel+0x7ac>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a34      	ldr	r2, [pc, #208]	@ (8007384 <HAL_ADC_ConfigChannel+0x878>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d047      	beq.n	8007348 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072c0:	d004      	beq.n	80072cc <HAL_ADC_ConfigChannel+0x7c0>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a2a      	ldr	r2, [pc, #168]	@ (8007370 <HAL_ADC_ConfigChannel+0x864>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d101      	bne.n	80072d0 <HAL_ADC_ConfigChannel+0x7c4>
 80072cc:	4a29      	ldr	r2, [pc, #164]	@ (8007374 <HAL_ADC_ConfigChannel+0x868>)
 80072ce:	e000      	b.n	80072d2 <HAL_ADC_ConfigChannel+0x7c6>
 80072d0:	4a23      	ldr	r2, [pc, #140]	@ (8007360 <HAL_ADC_ConfigChannel+0x854>)
 80072d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072da:	4619      	mov	r1, r3
 80072dc:	4610      	mov	r0, r2
 80072de:	f7fe ff36 	bl	800614e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80072e2:	e031      	b.n	8007348 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a27      	ldr	r2, [pc, #156]	@ (8007388 <HAL_ADC_ConfigChannel+0x87c>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d12d      	bne.n	800734a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80072ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d127      	bne.n	800734a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a1c      	ldr	r2, [pc, #112]	@ (8007370 <HAL_ADC_ConfigChannel+0x864>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d022      	beq.n	800734a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800730c:	d004      	beq.n	8007318 <HAL_ADC_ConfigChannel+0x80c>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a17      	ldr	r2, [pc, #92]	@ (8007370 <HAL_ADC_ConfigChannel+0x864>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d101      	bne.n	800731c <HAL_ADC_ConfigChannel+0x810>
 8007318:	4a16      	ldr	r2, [pc, #88]	@ (8007374 <HAL_ADC_ConfigChannel+0x868>)
 800731a:	e000      	b.n	800731e <HAL_ADC_ConfigChannel+0x812>
 800731c:	4a10      	ldr	r2, [pc, #64]	@ (8007360 <HAL_ADC_ConfigChannel+0x854>)
 800731e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007322:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007326:	4619      	mov	r1, r3
 8007328:	4610      	mov	r0, r2
 800732a:	f7fe ff10 	bl	800614e <LL_ADC_SetCommonPathInternalCh>
 800732e:	e00c      	b.n	800734a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007334:	f043 0220 	orr.w	r2, r3, #32
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8007342:	e002      	b.n	800734a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007344:	bf00      	nop
 8007346:	e000      	b.n	800734a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007348:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007352:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007356:	4618      	mov	r0, r3
 8007358:	37d8      	adds	r7, #216	@ 0xd8
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	50000700 	.word	0x50000700
 8007364:	c3210000 	.word	0xc3210000
 8007368:	90c00010 	.word	0x90c00010
 800736c:	50000600 	.word	0x50000600
 8007370:	50000100 	.word	0x50000100
 8007374:	50000300 	.word	0x50000300
 8007378:	20000390 	.word	0x20000390
 800737c:	053e2d63 	.word	0x053e2d63
 8007380:	c7520000 	.word	0xc7520000
 8007384:	50000500 	.word	0x50000500
 8007388:	cb840000 	.word	0xcb840000

0800738c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007394:	2300      	movs	r3, #0
 8007396:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4618      	mov	r0, r3
 800739e:	f7ff f8a7 	bl	80064f0 <LL_ADC_IsEnabled>
 80073a2:	4603      	mov	r3, r0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d176      	bne.n	8007496 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	689a      	ldr	r2, [r3, #8]
 80073ae:	4b3c      	ldr	r3, [pc, #240]	@ (80074a0 <ADC_Enable+0x114>)
 80073b0:	4013      	ands	r3, r2
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d00d      	beq.n	80073d2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073ba:	f043 0210 	orr.w	r2, r3, #16
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073c6:	f043 0201 	orr.w	r2, r3, #1
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	e062      	b.n	8007498 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7ff f862 	bl	80064a0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073e4:	d004      	beq.n	80073f0 <ADC_Enable+0x64>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a2e      	ldr	r2, [pc, #184]	@ (80074a4 <ADC_Enable+0x118>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d101      	bne.n	80073f4 <ADC_Enable+0x68>
 80073f0:	4b2d      	ldr	r3, [pc, #180]	@ (80074a8 <ADC_Enable+0x11c>)
 80073f2:	e000      	b.n	80073f6 <ADC_Enable+0x6a>
 80073f4:	4b2d      	ldr	r3, [pc, #180]	@ (80074ac <ADC_Enable+0x120>)
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7fe febc 	bl	8006174 <LL_ADC_GetCommonPathInternalCh>
 80073fc:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80073fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007402:	2b00      	cmp	r3, #0
 8007404:	d013      	beq.n	800742e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007406:	4b2a      	ldr	r3, [pc, #168]	@ (80074b0 <ADC_Enable+0x124>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	099b      	lsrs	r3, r3, #6
 800740c:	4a29      	ldr	r2, [pc, #164]	@ (80074b4 <ADC_Enable+0x128>)
 800740e:	fba2 2303 	umull	r2, r3, r2, r3
 8007412:	099b      	lsrs	r3, r3, #6
 8007414:	1c5a      	adds	r2, r3, #1
 8007416:	4613      	mov	r3, r2
 8007418:	005b      	lsls	r3, r3, #1
 800741a:	4413      	add	r3, r2
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007420:	e002      	b.n	8007428 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	3b01      	subs	r3, #1
 8007426:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1f9      	bne.n	8007422 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800742e:	f7fe fe6f 	bl	8006110 <HAL_GetTick>
 8007432:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007434:	e028      	b.n	8007488 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4618      	mov	r0, r3
 800743c:	f7ff f858 	bl	80064f0 <LL_ADC_IsEnabled>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d104      	bne.n	8007450 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4618      	mov	r0, r3
 800744c:	f7ff f828 	bl	80064a0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007450:	f7fe fe5e 	bl	8006110 <HAL_GetTick>
 8007454:	4602      	mov	r2, r0
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	1ad3      	subs	r3, r2, r3
 800745a:	2b02      	cmp	r3, #2
 800745c:	d914      	bls.n	8007488 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0301 	and.w	r3, r3, #1
 8007468:	2b01      	cmp	r3, #1
 800746a:	d00d      	beq.n	8007488 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007470:	f043 0210 	orr.w	r2, r3, #16
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800747c:	f043 0201 	orr.w	r2, r3, #1
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e007      	b.n	8007498 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 0301 	and.w	r3, r3, #1
 8007492:	2b01      	cmp	r3, #1
 8007494:	d1cf      	bne.n	8007436 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007496:	2300      	movs	r3, #0
}
 8007498:	4618      	mov	r0, r3
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	8000003f 	.word	0x8000003f
 80074a4:	50000100 	.word	0x50000100
 80074a8:	50000300 	.word	0x50000300
 80074ac:	50000700 	.word	0x50000700
 80074b0:	20000390 	.word	0x20000390
 80074b4:	053e2d63 	.word	0x053e2d63

080074b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7ff f826 	bl	8006516 <LL_ADC_IsDisableOngoing>
 80074ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4618      	mov	r0, r3
 80074d2:	f7ff f80d 	bl	80064f0 <LL_ADC_IsEnabled>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d047      	beq.n	800756c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d144      	bne.n	800756c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	f003 030d 	and.w	r3, r3, #13
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d10c      	bne.n	800750a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7fe ffe7 	bl	80064c8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2203      	movs	r2, #3
 8007500:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007502:	f7fe fe05 	bl	8006110 <HAL_GetTick>
 8007506:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007508:	e029      	b.n	800755e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800750e:	f043 0210 	orr.w	r2, r3, #16
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800751a:	f043 0201 	orr.w	r2, r3, #1
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e023      	b.n	800756e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007526:	f7fe fdf3 	bl	8006110 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	2b02      	cmp	r3, #2
 8007532:	d914      	bls.n	800755e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f003 0301 	and.w	r3, r3, #1
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00d      	beq.n	800755e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007546:	f043 0210 	orr.w	r2, r3, #16
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007552:	f043 0201 	orr.w	r2, r3, #1
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e007      	b.n	800756e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f003 0301 	and.w	r3, r3, #1
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1dc      	bne.n	8007526 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b084      	sub	sp, #16
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007582:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007588:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800758c:	2b00      	cmp	r3, #0
 800758e:	d14b      	bne.n	8007628 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007594:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 0308 	and.w	r3, r3, #8
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d021      	beq.n	80075ee <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7fe fe8c 	bl	80062cc <LL_ADC_REG_IsTriggerSourceSWStart>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d032      	beq.n	8007620 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d12b      	bne.n	8007620 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d11f      	bne.n	8007620 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075e4:	f043 0201 	orr.w	r2, r3, #1
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80075ec:	e018      	b.n	8007620 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d111      	bne.n	8007620 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007600:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800760c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d105      	bne.n	8007620 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007618:	f043 0201 	orr.w	r2, r3, #1
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	f7ff fa55 	bl	8006ad0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007626:	e00e      	b.n	8007646 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800762c:	f003 0310 	and.w	r3, r3, #16
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007634:	68f8      	ldr	r0, [r7, #12]
 8007636:	f7ff fa5f 	bl	8006af8 <HAL_ADC_ErrorCallback>
}
 800763a:	e004      	b.n	8007646 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	4798      	blx	r3
}
 8007646:	bf00      	nop
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800764e:	b580      	push	{r7, lr}
 8007650:	b084      	sub	sp, #16
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800765a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f7ff fa41 	bl	8006ae4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007662:	bf00      	nop
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b084      	sub	sp, #16
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007676:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800767c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007688:	f043 0204 	orr.w	r2, r3, #4
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007690:	68f8      	ldr	r0, [r7, #12]
 8007692:	f7ff fa31 	bl	8006af8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007696:	bf00      	nop
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <LL_ADC_IsEnabled>:
{
 800769e:	b480      	push	{r7}
 80076a0:	b083      	sub	sp, #12
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d101      	bne.n	80076b6 <LL_ADC_IsEnabled+0x18>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e000      	b.n	80076b8 <LL_ADC_IsEnabled+0x1a>
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <LL_ADC_StartCalibration>:
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80076d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80076da:	683a      	ldr	r2, [r7, #0]
 80076dc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80076e0:	4313      	orrs	r3, r2
 80076e2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	609a      	str	r2, [r3, #8]
}
 80076ea:	bf00      	nop
 80076ec:	370c      	adds	r7, #12
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <LL_ADC_IsCalibrationOnGoing>:
{
 80076f6:	b480      	push	{r7}
 80076f8:	b083      	sub	sp, #12
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007706:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800770a:	d101      	bne.n	8007710 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800770c:	2301      	movs	r3, #1
 800770e:	e000      	b.n	8007712 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <LL_ADC_REG_IsConversionOngoing>:
{
 800771e:	b480      	push	{r7}
 8007720:	b083      	sub	sp, #12
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f003 0304 	and.w	r3, r3, #4
 800772e:	2b04      	cmp	r3, #4
 8007730:	d101      	bne.n	8007736 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007732:	2301      	movs	r3, #1
 8007734:	e000      	b.n	8007738 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007736:	2300      	movs	r3, #0
}
 8007738:	4618      	mov	r0, r3
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800774e:	2300      	movs	r3, #0
 8007750:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007758:	2b01      	cmp	r3, #1
 800775a:	d101      	bne.n	8007760 <HAL_ADCEx_Calibration_Start+0x1c>
 800775c:	2302      	movs	r3, #2
 800775e:	e04d      	b.n	80077fc <HAL_ADCEx_Calibration_Start+0xb8>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7ff fea5 	bl	80074b8 <ADC_Disable>
 800776e:	4603      	mov	r3, r0
 8007770:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007772:	7bfb      	ldrb	r3, [r7, #15]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d136      	bne.n	80077e6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800777c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007780:	f023 0302 	bic.w	r3, r3, #2
 8007784:	f043 0202 	orr.w	r2, r3, #2
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	6839      	ldr	r1, [r7, #0]
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff ff96 	bl	80076c4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007798:	e014      	b.n	80077c4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	3301      	adds	r3, #1
 800779e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	4a18      	ldr	r2, [pc, #96]	@ (8007804 <HAL_ADCEx_Calibration_Start+0xc0>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d90d      	bls.n	80077c4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ac:	f023 0312 	bic.w	r3, r3, #18
 80077b0:	f043 0210 	orr.w	r2, r3, #16
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e01b      	b.n	80077fc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7ff ff94 	bl	80076f6 <LL_ADC_IsCalibrationOnGoing>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1e2      	bne.n	800779a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077d8:	f023 0303 	bic.w	r3, r3, #3
 80077dc:	f043 0201 	orr.w	r2, r3, #1
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80077e4:	e005      	b.n	80077f2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ea:	f043 0210 	orr.w	r2, r3, #16
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80077fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	0004de01 	.word	0x0004de01

08007808 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007808:	b590      	push	{r4, r7, lr}
 800780a:	b0a1      	sub	sp, #132	@ 0x84
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800781e:	2b01      	cmp	r3, #1
 8007820:	d101      	bne.n	8007826 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007822:	2302      	movs	r3, #2
 8007824:	e0e7      	b.n	80079f6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2201      	movs	r2, #1
 800782a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800782e:	2300      	movs	r3, #0
 8007830:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007832:	2300      	movs	r3, #0
 8007834:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800783e:	d102      	bne.n	8007846 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007840:	4b6f      	ldr	r3, [pc, #444]	@ (8007a00 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007842:	60bb      	str	r3, [r7, #8]
 8007844:	e009      	b.n	800785a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a6e      	ldr	r2, [pc, #440]	@ (8007a04 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d102      	bne.n	8007856 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8007850:	4b6d      	ldr	r3, [pc, #436]	@ (8007a08 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007852:	60bb      	str	r3, [r7, #8]
 8007854:	e001      	b.n	800785a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007856:	2300      	movs	r3, #0
 8007858:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10b      	bne.n	8007878 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007864:	f043 0220 	orr.w	r2, r3, #32
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2200      	movs	r2, #0
 8007870:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007874:	2301      	movs	r3, #1
 8007876:	e0be      	b.n	80079f6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	4618      	mov	r0, r3
 800787c:	f7ff ff4f 	bl	800771e <LL_ADC_REG_IsConversionOngoing>
 8007880:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4618      	mov	r0, r3
 8007888:	f7ff ff49 	bl	800771e <LL_ADC_REG_IsConversionOngoing>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	f040 80a0 	bne.w	80079d4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007894:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007896:	2b00      	cmp	r3, #0
 8007898:	f040 809c 	bne.w	80079d4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078a4:	d004      	beq.n	80078b0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a55      	ldr	r2, [pc, #340]	@ (8007a00 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d101      	bne.n	80078b4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80078b0:	4b56      	ldr	r3, [pc, #344]	@ (8007a0c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80078b2:	e000      	b.n	80078b6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80078b4:	4b56      	ldr	r3, [pc, #344]	@ (8007a10 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80078b6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d04b      	beq.n	8007958 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80078c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	6859      	ldr	r1, [r3, #4]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80078d2:	035b      	lsls	r3, r3, #13
 80078d4:	430b      	orrs	r3, r1
 80078d6:	431a      	orrs	r2, r3
 80078d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078da:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078e4:	d004      	beq.n	80078f0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a45      	ldr	r2, [pc, #276]	@ (8007a00 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d10f      	bne.n	8007910 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80078f0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80078f4:	f7ff fed3 	bl	800769e <LL_ADC_IsEnabled>
 80078f8:	4604      	mov	r4, r0
 80078fa:	4841      	ldr	r0, [pc, #260]	@ (8007a00 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80078fc:	f7ff fecf 	bl	800769e <LL_ADC_IsEnabled>
 8007900:	4603      	mov	r3, r0
 8007902:	4323      	orrs	r3, r4
 8007904:	2b00      	cmp	r3, #0
 8007906:	bf0c      	ite	eq
 8007908:	2301      	moveq	r3, #1
 800790a:	2300      	movne	r3, #0
 800790c:	b2db      	uxtb	r3, r3
 800790e:	e012      	b.n	8007936 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8007910:	483c      	ldr	r0, [pc, #240]	@ (8007a04 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007912:	f7ff fec4 	bl	800769e <LL_ADC_IsEnabled>
 8007916:	4604      	mov	r4, r0
 8007918:	483b      	ldr	r0, [pc, #236]	@ (8007a08 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800791a:	f7ff fec0 	bl	800769e <LL_ADC_IsEnabled>
 800791e:	4603      	mov	r3, r0
 8007920:	431c      	orrs	r4, r3
 8007922:	483c      	ldr	r0, [pc, #240]	@ (8007a14 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007924:	f7ff febb 	bl	800769e <LL_ADC_IsEnabled>
 8007928:	4603      	mov	r3, r0
 800792a:	4323      	orrs	r3, r4
 800792c:	2b00      	cmp	r3, #0
 800792e:	bf0c      	ite	eq
 8007930:	2301      	moveq	r3, #1
 8007932:	2300      	movne	r3, #0
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b00      	cmp	r3, #0
 8007938:	d056      	beq.n	80079e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800793a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007942:	f023 030f 	bic.w	r3, r3, #15
 8007946:	683a      	ldr	r2, [r7, #0]
 8007948:	6811      	ldr	r1, [r2, #0]
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	6892      	ldr	r2, [r2, #8]
 800794e:	430a      	orrs	r2, r1
 8007950:	431a      	orrs	r2, r3
 8007952:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007954:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007956:	e047      	b.n	80079e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007958:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007960:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007962:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800796c:	d004      	beq.n	8007978 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a23      	ldr	r2, [pc, #140]	@ (8007a00 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d10f      	bne.n	8007998 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8007978:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800797c:	f7ff fe8f 	bl	800769e <LL_ADC_IsEnabled>
 8007980:	4604      	mov	r4, r0
 8007982:	481f      	ldr	r0, [pc, #124]	@ (8007a00 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007984:	f7ff fe8b 	bl	800769e <LL_ADC_IsEnabled>
 8007988:	4603      	mov	r3, r0
 800798a:	4323      	orrs	r3, r4
 800798c:	2b00      	cmp	r3, #0
 800798e:	bf0c      	ite	eq
 8007990:	2301      	moveq	r3, #1
 8007992:	2300      	movne	r3, #0
 8007994:	b2db      	uxtb	r3, r3
 8007996:	e012      	b.n	80079be <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8007998:	481a      	ldr	r0, [pc, #104]	@ (8007a04 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800799a:	f7ff fe80 	bl	800769e <LL_ADC_IsEnabled>
 800799e:	4604      	mov	r4, r0
 80079a0:	4819      	ldr	r0, [pc, #100]	@ (8007a08 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80079a2:	f7ff fe7c 	bl	800769e <LL_ADC_IsEnabled>
 80079a6:	4603      	mov	r3, r0
 80079a8:	431c      	orrs	r4, r3
 80079aa:	481a      	ldr	r0, [pc, #104]	@ (8007a14 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80079ac:	f7ff fe77 	bl	800769e <LL_ADC_IsEnabled>
 80079b0:	4603      	mov	r3, r0
 80079b2:	4323      	orrs	r3, r4
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	bf0c      	ite	eq
 80079b8:	2301      	moveq	r3, #1
 80079ba:	2300      	movne	r3, #0
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d012      	beq.n	80079e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80079c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80079ca:	f023 030f 	bic.w	r3, r3, #15
 80079ce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80079d0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80079d2:	e009      	b.n	80079e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079d8:	f043 0220 	orr.w	r2, r3, #32
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80079e6:	e000      	b.n	80079ea <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80079e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80079f2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3784      	adds	r7, #132	@ 0x84
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd90      	pop	{r4, r7, pc}
 80079fe:	bf00      	nop
 8007a00:	50000100 	.word	0x50000100
 8007a04:	50000400 	.word	0x50000400
 8007a08:	50000500 	.word	0x50000500
 8007a0c:	50000300 	.word	0x50000300
 8007a10:	50000700 	.word	0x50000700
 8007a14:	50000600 	.word	0x50000600

08007a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f003 0307 	and.w	r3, r3, #7
 8007a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007a28:	4b0c      	ldr	r3, [pc, #48]	@ (8007a5c <__NVIC_SetPriorityGrouping+0x44>)
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007a34:	4013      	ands	r3, r2
 8007a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007a4a:	4a04      	ldr	r2, [pc, #16]	@ (8007a5c <__NVIC_SetPriorityGrouping+0x44>)
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	60d3      	str	r3, [r2, #12]
}
 8007a50:	bf00      	nop
 8007a52:	3714      	adds	r7, #20
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr
 8007a5c:	e000ed00 	.word	0xe000ed00

08007a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007a60:	b480      	push	{r7}
 8007a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a64:	4b04      	ldr	r3, [pc, #16]	@ (8007a78 <__NVIC_GetPriorityGrouping+0x18>)
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	0a1b      	lsrs	r3, r3, #8
 8007a6a:	f003 0307 	and.w	r3, r3, #7
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr
 8007a78:	e000ed00 	.word	0xe000ed00

08007a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	4603      	mov	r3, r0
 8007a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	db0b      	blt.n	8007aa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a8e:	79fb      	ldrb	r3, [r7, #7]
 8007a90:	f003 021f 	and.w	r2, r3, #31
 8007a94:	4907      	ldr	r1, [pc, #28]	@ (8007ab4 <__NVIC_EnableIRQ+0x38>)
 8007a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a9a:	095b      	lsrs	r3, r3, #5
 8007a9c:	2001      	movs	r0, #1
 8007a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8007aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007aa6:	bf00      	nop
 8007aa8:	370c      	adds	r7, #12
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	e000e100 	.word	0xe000e100

08007ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	4603      	mov	r3, r0
 8007ac0:	6039      	str	r1, [r7, #0]
 8007ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	db0a      	blt.n	8007ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	b2da      	uxtb	r2, r3
 8007ad0:	490c      	ldr	r1, [pc, #48]	@ (8007b04 <__NVIC_SetPriority+0x4c>)
 8007ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ad6:	0112      	lsls	r2, r2, #4
 8007ad8:	b2d2      	uxtb	r2, r2
 8007ada:	440b      	add	r3, r1
 8007adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007ae0:	e00a      	b.n	8007af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	b2da      	uxtb	r2, r3
 8007ae6:	4908      	ldr	r1, [pc, #32]	@ (8007b08 <__NVIC_SetPriority+0x50>)
 8007ae8:	79fb      	ldrb	r3, [r7, #7]
 8007aea:	f003 030f 	and.w	r3, r3, #15
 8007aee:	3b04      	subs	r3, #4
 8007af0:	0112      	lsls	r2, r2, #4
 8007af2:	b2d2      	uxtb	r2, r2
 8007af4:	440b      	add	r3, r1
 8007af6:	761a      	strb	r2, [r3, #24]
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	e000e100 	.word	0xe000e100
 8007b08:	e000ed00 	.word	0xe000ed00

08007b0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b089      	sub	sp, #36	@ 0x24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	f1c3 0307 	rsb	r3, r3, #7
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	bf28      	it	cs
 8007b2a:	2304      	movcs	r3, #4
 8007b2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	3304      	adds	r3, #4
 8007b32:	2b06      	cmp	r3, #6
 8007b34:	d902      	bls.n	8007b3c <NVIC_EncodePriority+0x30>
 8007b36:	69fb      	ldr	r3, [r7, #28]
 8007b38:	3b03      	subs	r3, #3
 8007b3a:	e000      	b.n	8007b3e <NVIC_EncodePriority+0x32>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b40:	f04f 32ff 	mov.w	r2, #4294967295
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4a:	43da      	mvns	r2, r3
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	401a      	ands	r2, r3
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007b54:	f04f 31ff 	mov.w	r1, #4294967295
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b5e:	43d9      	mvns	r1, r3
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b64:	4313      	orrs	r3, r2
         );
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3724      	adds	r7, #36	@ 0x24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr
	...

08007b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b84:	d301      	bcc.n	8007b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007b86:	2301      	movs	r3, #1
 8007b88:	e00f      	b.n	8007baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8007bb4 <SysTick_Config+0x40>)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b92:	210f      	movs	r1, #15
 8007b94:	f04f 30ff 	mov.w	r0, #4294967295
 8007b98:	f7ff ff8e 	bl	8007ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b9c:	4b05      	ldr	r3, [pc, #20]	@ (8007bb4 <SysTick_Config+0x40>)
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007ba2:	4b04      	ldr	r3, [pc, #16]	@ (8007bb4 <SysTick_Config+0x40>)
 8007ba4:	2207      	movs	r2, #7
 8007ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	e000e010 	.word	0xe000e010

08007bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b082      	sub	sp, #8
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f7ff ff29 	bl	8007a18 <__NVIC_SetPriorityGrouping>
}
 8007bc6:	bf00      	nop
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b086      	sub	sp, #24
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	60b9      	str	r1, [r7, #8]
 8007bd8:	607a      	str	r2, [r7, #4]
 8007bda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007bdc:	f7ff ff40 	bl	8007a60 <__NVIC_GetPriorityGrouping>
 8007be0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	68b9      	ldr	r1, [r7, #8]
 8007be6:	6978      	ldr	r0, [r7, #20]
 8007be8:	f7ff ff90 	bl	8007b0c <NVIC_EncodePriority>
 8007bec:	4602      	mov	r2, r0
 8007bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bf2:	4611      	mov	r1, r2
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7ff ff5f 	bl	8007ab8 <__NVIC_SetPriority>
}
 8007bfa:	bf00      	nop
 8007bfc:	3718      	adds	r7, #24
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b082      	sub	sp, #8
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	4603      	mov	r3, r0
 8007c0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7ff ff33 	bl	8007a7c <__NVIC_EnableIRQ>
}
 8007c16:	bf00      	nop
 8007c18:	3708      	adds	r7, #8
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b082      	sub	sp, #8
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f7ff ffa4 	bl	8007b74 <SysTick_Config>
 8007c2c:	4603      	mov	r3, r0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
	...

08007c38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e08d      	b.n	8007d66 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	461a      	mov	r2, r3
 8007c50:	4b47      	ldr	r3, [pc, #284]	@ (8007d70 <HAL_DMA_Init+0x138>)
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d80f      	bhi.n	8007c76 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	4b45      	ldr	r3, [pc, #276]	@ (8007d74 <HAL_DMA_Init+0x13c>)
 8007c5e:	4413      	add	r3, r2
 8007c60:	4a45      	ldr	r2, [pc, #276]	@ (8007d78 <HAL_DMA_Init+0x140>)
 8007c62:	fba2 2303 	umull	r2, r3, r2, r3
 8007c66:	091b      	lsrs	r3, r3, #4
 8007c68:	009a      	lsls	r2, r3, #2
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a42      	ldr	r2, [pc, #264]	@ (8007d7c <HAL_DMA_Init+0x144>)
 8007c72:	641a      	str	r2, [r3, #64]	@ 0x40
 8007c74:	e00e      	b.n	8007c94 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	4b40      	ldr	r3, [pc, #256]	@ (8007d80 <HAL_DMA_Init+0x148>)
 8007c7e:	4413      	add	r3, r2
 8007c80:	4a3d      	ldr	r2, [pc, #244]	@ (8007d78 <HAL_DMA_Init+0x140>)
 8007c82:	fba2 2303 	umull	r2, r3, r2, r3
 8007c86:	091b      	lsrs	r3, r3, #4
 8007c88:	009a      	lsls	r2, r3, #2
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	4a3c      	ldr	r2, [pc, #240]	@ (8007d84 <HAL_DMA_Init+0x14c>)
 8007c92:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2202      	movs	r2, #2
 8007c98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	691b      	ldr	r3, [r3, #16]
 8007cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	699b      	ldr	r3, [r3, #24]
 8007cca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a1b      	ldr	r3, [r3, #32]
 8007cd6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007cd8:	68fa      	ldr	r2, [r7, #12]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fa76 	bl	80081d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cf4:	d102      	bne.n	8007cfc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	685a      	ldr	r2, [r3, #4]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d04:	b2d2      	uxtb	r2, r2
 8007d06:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d0c:	687a      	ldr	r2, [r7, #4]
 8007d0e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007d10:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d010      	beq.n	8007d3c <HAL_DMA_Init+0x104>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	2b04      	cmp	r3, #4
 8007d20:	d80c      	bhi.n	8007d3c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f000 fa96 	bl	8008254 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007d38:	605a      	str	r2, [r3, #4]
 8007d3a:	e008      	b.n	8007d4e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3710      	adds	r7, #16
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	40020407 	.word	0x40020407
 8007d74:	bffdfff8 	.word	0xbffdfff8
 8007d78:	cccccccd 	.word	0xcccccccd
 8007d7c:	40020000 	.word	0x40020000
 8007d80:	bffdfbf8 	.word	0xbffdfbf8
 8007d84:	40020400 	.word	0x40020400

08007d88 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b086      	sub	sp, #24
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
 8007d94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d96:	2300      	movs	r3, #0
 8007d98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d101      	bne.n	8007da8 <HAL_DMA_Start_IT+0x20>
 8007da4:	2302      	movs	r3, #2
 8007da6:	e066      	b.n	8007e76 <HAL_DMA_Start_IT+0xee>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d155      	bne.n	8007e68 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f022 0201 	bic.w	r2, r2, #1
 8007dd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	68b9      	ldr	r1, [r7, #8]
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	f000 f9bb 	bl	800815c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d008      	beq.n	8007e00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f042 020e 	orr.w	r2, r2, #14
 8007dfc:	601a      	str	r2, [r3, #0]
 8007dfe:	e00f      	b.n	8007e20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f022 0204 	bic.w	r2, r2, #4
 8007e0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f042 020a 	orr.w	r2, r2, #10
 8007e1e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d007      	beq.n	8007e3e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e3c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d007      	beq.n	8007e56 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e54:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f042 0201 	orr.w	r2, r2, #1
 8007e64:	601a      	str	r2, [r3, #0]
 8007e66:	e005      	b.n	8007e74 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007e70:	2302      	movs	r3, #2
 8007e72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3718      	adds	r7, #24
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007e7e:	b480      	push	{r7}
 8007e80:	b085      	sub	sp, #20
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d005      	beq.n	8007ea2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2204      	movs	r2, #4
 8007e9a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	73fb      	strb	r3, [r7, #15]
 8007ea0:	e037      	b.n	8007f12 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f022 020e 	bic.w	r2, r2, #14
 8007eb0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ebc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ec0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f022 0201 	bic.w	r2, r2, #1
 8007ed0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ed6:	f003 021f 	and.w	r2, r3, #31
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ede:	2101      	movs	r1, #1
 8007ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8007ee4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eea:	687a      	ldr	r2, [r7, #4]
 8007eec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007eee:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00c      	beq.n	8007f12 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f06:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007f10:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3714      	adds	r7, #20
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	2b02      	cmp	r3, #2
 8007f46:	d00d      	beq.n	8007f64 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2204      	movs	r2, #4
 8007f4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	73fb      	strb	r3, [r7, #15]
 8007f62:	e047      	b.n	8007ff4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f022 020e 	bic.w	r2, r2, #14
 8007f72:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f022 0201 	bic.w	r2, r2, #1
 8007f82:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f8e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f98:	f003 021f 	and.w	r2, r3, #31
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8007fa6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007fb0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00c      	beq.n	8007fd4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fc8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007fd2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d003      	beq.n	8007ff4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	4798      	blx	r3
    }
  }
  return status;
 8007ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}

08007ffe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007ffe:	b580      	push	{r7, lr}
 8008000:	b084      	sub	sp, #16
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800801a:	f003 031f 	and.w	r3, r3, #31
 800801e:	2204      	movs	r2, #4
 8008020:	409a      	lsls	r2, r3
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	4013      	ands	r3, r2
 8008026:	2b00      	cmp	r3, #0
 8008028:	d026      	beq.n	8008078 <HAL_DMA_IRQHandler+0x7a>
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	f003 0304 	and.w	r3, r3, #4
 8008030:	2b00      	cmp	r3, #0
 8008032:	d021      	beq.n	8008078 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f003 0320 	and.w	r3, r3, #32
 800803e:	2b00      	cmp	r3, #0
 8008040:	d107      	bne.n	8008052 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f022 0204 	bic.w	r2, r2, #4
 8008050:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008056:	f003 021f 	and.w	r2, r3, #31
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	2104      	movs	r1, #4
 8008060:	fa01 f202 	lsl.w	r2, r1, r2
 8008064:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800806a:	2b00      	cmp	r3, #0
 800806c:	d071      	beq.n	8008152 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008076:	e06c      	b.n	8008152 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800807c:	f003 031f 	and.w	r3, r3, #31
 8008080:	2202      	movs	r2, #2
 8008082:	409a      	lsls	r2, r3
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	4013      	ands	r3, r2
 8008088:	2b00      	cmp	r3, #0
 800808a:	d02e      	beq.n	80080ea <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	f003 0302 	and.w	r3, r3, #2
 8008092:	2b00      	cmp	r3, #0
 8008094:	d029      	beq.n	80080ea <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f003 0320 	and.w	r3, r3, #32
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d10b      	bne.n	80080bc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f022 020a 	bic.w	r2, r2, #10
 80080b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080c0:	f003 021f 	and.w	r2, r3, #31
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c8:	2102      	movs	r1, #2
 80080ca:	fa01 f202 	lsl.w	r2, r1, r2
 80080ce:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d038      	beq.n	8008152 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80080e8:	e033      	b.n	8008152 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ee:	f003 031f 	and.w	r3, r3, #31
 80080f2:	2208      	movs	r2, #8
 80080f4:	409a      	lsls	r2, r3
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	4013      	ands	r3, r2
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d02a      	beq.n	8008154 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	f003 0308 	and.w	r3, r3, #8
 8008104:	2b00      	cmp	r3, #0
 8008106:	d025      	beq.n	8008154 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f022 020e 	bic.w	r2, r2, #14
 8008116:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800811c:	f003 021f 	and.w	r2, r3, #31
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008124:	2101      	movs	r1, #1
 8008126:	fa01 f202 	lsl.w	r2, r1, r2
 800812a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008146:	2b00      	cmp	r3, #0
 8008148:	d004      	beq.n	8008154 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008152:	bf00      	nop
 8008154:	bf00      	nop
}
 8008156:	3710      	adds	r7, #16
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800815c:	b480      	push	{r7}
 800815e:	b085      	sub	sp, #20
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	60b9      	str	r1, [r7, #8]
 8008166:	607a      	str	r2, [r7, #4]
 8008168:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800816e:	68fa      	ldr	r2, [r7, #12]
 8008170:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008172:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008178:	2b00      	cmp	r3, #0
 800817a:	d004      	beq.n	8008186 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008180:	68fa      	ldr	r2, [r7, #12]
 8008182:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008184:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800818a:	f003 021f 	and.w	r2, r3, #31
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008192:	2101      	movs	r1, #1
 8008194:	fa01 f202 	lsl.w	r2, r1, r2
 8008198:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	2b10      	cmp	r3, #16
 80081a8:	d108      	bne.n	80081bc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80081ba:	e007      	b.n	80081cc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	68ba      	ldr	r2, [r7, #8]
 80081c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	60da      	str	r2, [r3, #12]
}
 80081cc:	bf00      	nop
 80081ce:	3714      	adds	r7, #20
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80081d8:	b480      	push	{r7}
 80081da:	b087      	sub	sp, #28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	461a      	mov	r2, r3
 80081e6:	4b16      	ldr	r3, [pc, #88]	@ (8008240 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d802      	bhi.n	80081f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80081ec:	4b15      	ldr	r3, [pc, #84]	@ (8008244 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80081ee:	617b      	str	r3, [r7, #20]
 80081f0:	e001      	b.n	80081f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80081f2:	4b15      	ldr	r3, [pc, #84]	@ (8008248 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80081f4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	3b08      	subs	r3, #8
 8008202:	4a12      	ldr	r2, [pc, #72]	@ (800824c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008204:	fba2 2303 	umull	r2, r3, r2, r3
 8008208:	091b      	lsrs	r3, r3, #4
 800820a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008210:	089b      	lsrs	r3, r3, #2
 8008212:	009a      	lsls	r2, r3, #2
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	4413      	add	r3, r2
 8008218:	461a      	mov	r2, r3
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a0b      	ldr	r2, [pc, #44]	@ (8008250 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008222:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f003 031f 	and.w	r3, r3, #31
 800822a:	2201      	movs	r2, #1
 800822c:	409a      	lsls	r2, r3
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008232:	bf00      	nop
 8008234:	371c      	adds	r7, #28
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	40020407 	.word	0x40020407
 8008244:	40020800 	.word	0x40020800
 8008248:	40020820 	.word	0x40020820
 800824c:	cccccccd 	.word	0xcccccccd
 8008250:	40020880 	.word	0x40020880

08008254 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	b2db      	uxtb	r3, r3
 8008262:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	4b0b      	ldr	r3, [pc, #44]	@ (8008294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008268:	4413      	add	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	461a      	mov	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a08      	ldr	r2, [pc, #32]	@ (8008298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008276:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	3b01      	subs	r3, #1
 800827c:	f003 031f 	and.w	r3, r3, #31
 8008280:	2201      	movs	r2, #1
 8008282:	409a      	lsls	r2, r3
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008288:	bf00      	nop
 800828a:	3714      	adds	r7, #20
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr
 8008294:	1000823f 	.word	0x1000823f
 8008298:	40020940 	.word	0x40020940

0800829c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800829c:	b480      	push	{r7}
 800829e:	b087      	sub	sp, #28
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80082a6:	2300      	movs	r3, #0
 80082a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80082aa:	e15a      	b.n	8008562 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	2101      	movs	r1, #1
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	fa01 f303 	lsl.w	r3, r1, r3
 80082b8:	4013      	ands	r3, r2
 80082ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f000 814c 	beq.w	800855c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	f003 0303 	and.w	r3, r3, #3
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d005      	beq.n	80082dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d130      	bne.n	800833e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	005b      	lsls	r3, r3, #1
 80082e6:	2203      	movs	r2, #3
 80082e8:	fa02 f303 	lsl.w	r3, r2, r3
 80082ec:	43db      	mvns	r3, r3
 80082ee:	693a      	ldr	r2, [r7, #16]
 80082f0:	4013      	ands	r3, r2
 80082f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	68da      	ldr	r2, [r3, #12]
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	005b      	lsls	r3, r3, #1
 80082fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	4313      	orrs	r3, r2
 8008304:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008312:	2201      	movs	r2, #1
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	fa02 f303 	lsl.w	r3, r2, r3
 800831a:	43db      	mvns	r3, r3
 800831c:	693a      	ldr	r2, [r7, #16]
 800831e:	4013      	ands	r3, r2
 8008320:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	091b      	lsrs	r3, r3, #4
 8008328:	f003 0201 	and.w	r2, r3, #1
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	fa02 f303 	lsl.w	r3, r2, r3
 8008332:	693a      	ldr	r2, [r7, #16]
 8008334:	4313      	orrs	r3, r2
 8008336:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	693a      	ldr	r2, [r7, #16]
 800833c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	f003 0303 	and.w	r3, r3, #3
 8008346:	2b03      	cmp	r3, #3
 8008348:	d017      	beq.n	800837a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	005b      	lsls	r3, r3, #1
 8008354:	2203      	movs	r2, #3
 8008356:	fa02 f303 	lsl.w	r3, r2, r3
 800835a:	43db      	mvns	r3, r3
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	4013      	ands	r3, r2
 8008360:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	689a      	ldr	r2, [r3, #8]
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	005b      	lsls	r3, r3, #1
 800836a:	fa02 f303 	lsl.w	r3, r2, r3
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	4313      	orrs	r3, r2
 8008372:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	693a      	ldr	r2, [r7, #16]
 8008378:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f003 0303 	and.w	r3, r3, #3
 8008382:	2b02      	cmp	r3, #2
 8008384:	d123      	bne.n	80083ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	08da      	lsrs	r2, r3, #3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	3208      	adds	r2, #8
 800838e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008392:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	f003 0307 	and.w	r3, r3, #7
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	220f      	movs	r2, #15
 800839e:	fa02 f303 	lsl.w	r3, r2, r3
 80083a2:	43db      	mvns	r3, r3
 80083a4:	693a      	ldr	r2, [r7, #16]
 80083a6:	4013      	ands	r3, r2
 80083a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	691a      	ldr	r2, [r3, #16]
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	f003 0307 	and.w	r3, r3, #7
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	fa02 f303 	lsl.w	r3, r2, r3
 80083ba:	693a      	ldr	r2, [r7, #16]
 80083bc:	4313      	orrs	r3, r2
 80083be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	08da      	lsrs	r2, r3, #3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	3208      	adds	r2, #8
 80083c8:	6939      	ldr	r1, [r7, #16]
 80083ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	005b      	lsls	r3, r3, #1
 80083d8:	2203      	movs	r2, #3
 80083da:	fa02 f303 	lsl.w	r3, r2, r3
 80083de:	43db      	mvns	r3, r3
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	4013      	ands	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f003 0203 	and.w	r2, r3, #3
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	005b      	lsls	r3, r3, #1
 80083f2:	fa02 f303 	lsl.w	r3, r2, r3
 80083f6:	693a      	ldr	r2, [r7, #16]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	693a      	ldr	r2, [r7, #16]
 8008400:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800840a:	2b00      	cmp	r3, #0
 800840c:	f000 80a6 	beq.w	800855c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008410:	4b5b      	ldr	r3, [pc, #364]	@ (8008580 <HAL_GPIO_Init+0x2e4>)
 8008412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008414:	4a5a      	ldr	r2, [pc, #360]	@ (8008580 <HAL_GPIO_Init+0x2e4>)
 8008416:	f043 0301 	orr.w	r3, r3, #1
 800841a:	6613      	str	r3, [r2, #96]	@ 0x60
 800841c:	4b58      	ldr	r3, [pc, #352]	@ (8008580 <HAL_GPIO_Init+0x2e4>)
 800841e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	60bb      	str	r3, [r7, #8]
 8008426:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008428:	4a56      	ldr	r2, [pc, #344]	@ (8008584 <HAL_GPIO_Init+0x2e8>)
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	089b      	lsrs	r3, r3, #2
 800842e:	3302      	adds	r3, #2
 8008430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008434:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f003 0303 	and.w	r3, r3, #3
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	220f      	movs	r2, #15
 8008440:	fa02 f303 	lsl.w	r3, r2, r3
 8008444:	43db      	mvns	r3, r3
 8008446:	693a      	ldr	r2, [r7, #16]
 8008448:	4013      	ands	r3, r2
 800844a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008452:	d01f      	beq.n	8008494 <HAL_GPIO_Init+0x1f8>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a4c      	ldr	r2, [pc, #304]	@ (8008588 <HAL_GPIO_Init+0x2ec>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d019      	beq.n	8008490 <HAL_GPIO_Init+0x1f4>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a4b      	ldr	r2, [pc, #300]	@ (800858c <HAL_GPIO_Init+0x2f0>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d013      	beq.n	800848c <HAL_GPIO_Init+0x1f0>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a4a      	ldr	r2, [pc, #296]	@ (8008590 <HAL_GPIO_Init+0x2f4>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d00d      	beq.n	8008488 <HAL_GPIO_Init+0x1ec>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	4a49      	ldr	r2, [pc, #292]	@ (8008594 <HAL_GPIO_Init+0x2f8>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d007      	beq.n	8008484 <HAL_GPIO_Init+0x1e8>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a48      	ldr	r2, [pc, #288]	@ (8008598 <HAL_GPIO_Init+0x2fc>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d101      	bne.n	8008480 <HAL_GPIO_Init+0x1e4>
 800847c:	2305      	movs	r3, #5
 800847e:	e00a      	b.n	8008496 <HAL_GPIO_Init+0x1fa>
 8008480:	2306      	movs	r3, #6
 8008482:	e008      	b.n	8008496 <HAL_GPIO_Init+0x1fa>
 8008484:	2304      	movs	r3, #4
 8008486:	e006      	b.n	8008496 <HAL_GPIO_Init+0x1fa>
 8008488:	2303      	movs	r3, #3
 800848a:	e004      	b.n	8008496 <HAL_GPIO_Init+0x1fa>
 800848c:	2302      	movs	r3, #2
 800848e:	e002      	b.n	8008496 <HAL_GPIO_Init+0x1fa>
 8008490:	2301      	movs	r3, #1
 8008492:	e000      	b.n	8008496 <HAL_GPIO_Init+0x1fa>
 8008494:	2300      	movs	r3, #0
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	f002 0203 	and.w	r2, r2, #3
 800849c:	0092      	lsls	r2, r2, #2
 800849e:	4093      	lsls	r3, r2
 80084a0:	693a      	ldr	r2, [r7, #16]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80084a6:	4937      	ldr	r1, [pc, #220]	@ (8008584 <HAL_GPIO_Init+0x2e8>)
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	089b      	lsrs	r3, r3, #2
 80084ac:	3302      	adds	r3, #2
 80084ae:	693a      	ldr	r2, [r7, #16]
 80084b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80084b4:	4b39      	ldr	r3, [pc, #228]	@ (800859c <HAL_GPIO_Init+0x300>)
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	43db      	mvns	r3, r3
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	4013      	ands	r3, r2
 80084c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d003      	beq.n	80084d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80084d8:	4a30      	ldr	r2, [pc, #192]	@ (800859c <HAL_GPIO_Init+0x300>)
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80084de:	4b2f      	ldr	r3, [pc, #188]	@ (800859c <HAL_GPIO_Init+0x300>)
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	43db      	mvns	r3, r3
 80084e8:	693a      	ldr	r2, [r7, #16]
 80084ea:	4013      	ands	r3, r2
 80084ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d003      	beq.n	8008502 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	4313      	orrs	r3, r2
 8008500:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008502:	4a26      	ldr	r2, [pc, #152]	@ (800859c <HAL_GPIO_Init+0x300>)
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008508:	4b24      	ldr	r3, [pc, #144]	@ (800859c <HAL_GPIO_Init+0x300>)
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	43db      	mvns	r3, r3
 8008512:	693a      	ldr	r2, [r7, #16]
 8008514:	4013      	ands	r3, r2
 8008516:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008520:	2b00      	cmp	r3, #0
 8008522:	d003      	beq.n	800852c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	4313      	orrs	r3, r2
 800852a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800852c:	4a1b      	ldr	r2, [pc, #108]	@ (800859c <HAL_GPIO_Init+0x300>)
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008532:	4b1a      	ldr	r3, [pc, #104]	@ (800859c <HAL_GPIO_Init+0x300>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	43db      	mvns	r3, r3
 800853c:	693a      	ldr	r2, [r7, #16]
 800853e:	4013      	ands	r3, r2
 8008540:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800854a:	2b00      	cmp	r3, #0
 800854c:	d003      	beq.n	8008556 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800854e:	693a      	ldr	r2, [r7, #16]
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	4313      	orrs	r3, r2
 8008554:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008556:	4a11      	ldr	r2, [pc, #68]	@ (800859c <HAL_GPIO_Init+0x300>)
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	3301      	adds	r3, #1
 8008560:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	fa22 f303 	lsr.w	r3, r2, r3
 800856c:	2b00      	cmp	r3, #0
 800856e:	f47f ae9d 	bne.w	80082ac <HAL_GPIO_Init+0x10>
  }
}
 8008572:	bf00      	nop
 8008574:	bf00      	nop
 8008576:	371c      	adds	r7, #28
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	40021000 	.word	0x40021000
 8008584:	40010000 	.word	0x40010000
 8008588:	48000400 	.word	0x48000400
 800858c:	48000800 	.word	0x48000800
 8008590:	48000c00 	.word	0x48000c00
 8008594:	48001000 	.word	0x48001000
 8008598:	48001400 	.word	0x48001400
 800859c:	40010400 	.word	0x40010400

080085a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	460b      	mov	r3, r1
 80085aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	691a      	ldr	r2, [r3, #16]
 80085b0:	887b      	ldrh	r3, [r7, #2]
 80085b2:	4013      	ands	r3, r2
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d002      	beq.n	80085be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80085b8:	2301      	movs	r3, #1
 80085ba:	73fb      	strb	r3, [r7, #15]
 80085bc:	e001      	b.n	80085c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80085be:	2300      	movs	r3, #0
 80085c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80085c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3714      	adds	r7, #20
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	460b      	mov	r3, r1
 80085da:	807b      	strh	r3, [r7, #2]
 80085dc:	4613      	mov	r3, r2
 80085de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80085e0:	787b      	ldrb	r3, [r7, #1]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d003      	beq.n	80085ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80085e6:	887a      	ldrh	r2, [r7, #2]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80085ec:	e002      	b.n	80085f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80085ee:	887a      	ldrh	r2, [r7, #2]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80085f4:	bf00      	nop
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
 8008606:	4603      	mov	r3, r0
 8008608:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800860a:	4b08      	ldr	r3, [pc, #32]	@ (800862c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800860c:	695a      	ldr	r2, [r3, #20]
 800860e:	88fb      	ldrh	r3, [r7, #6]
 8008610:	4013      	ands	r3, r2
 8008612:	2b00      	cmp	r3, #0
 8008614:	d006      	beq.n	8008624 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008616:	4a05      	ldr	r2, [pc, #20]	@ (800862c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008618:	88fb      	ldrh	r3, [r7, #6]
 800861a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800861c:	88fb      	ldrh	r3, [r7, #6]
 800861e:	4618      	mov	r0, r3
 8008620:	f7fb ff8c 	bl	800453c <HAL_GPIO_EXTI_Callback>
  }
}
 8008624:	bf00      	nop
 8008626:	3708      	adds	r7, #8
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}
 800862c:	40010400 	.word	0x40010400

08008630 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008630:	b480      	push	{r7}
 8008632:	b085      	sub	sp, #20
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d141      	bne.n	80086c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800863e:	4b4b      	ldr	r3, [pc, #300]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800864a:	d131      	bne.n	80086b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800864c:	4b47      	ldr	r3, [pc, #284]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800864e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008652:	4a46      	ldr	r2, [pc, #280]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008654:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008658:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800865c:	4b43      	ldr	r3, [pc, #268]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008664:	4a41      	ldr	r2, [pc, #260]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008666:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800866a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800866c:	4b40      	ldr	r3, [pc, #256]	@ (8008770 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2232      	movs	r2, #50	@ 0x32
 8008672:	fb02 f303 	mul.w	r3, r2, r3
 8008676:	4a3f      	ldr	r2, [pc, #252]	@ (8008774 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008678:	fba2 2303 	umull	r2, r3, r2, r3
 800867c:	0c9b      	lsrs	r3, r3, #18
 800867e:	3301      	adds	r3, #1
 8008680:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008682:	e002      	b.n	800868a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3b01      	subs	r3, #1
 8008688:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800868a:	4b38      	ldr	r3, [pc, #224]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800868c:	695b      	ldr	r3, [r3, #20]
 800868e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008696:	d102      	bne.n	800869e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d1f2      	bne.n	8008684 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800869e:	4b33      	ldr	r3, [pc, #204]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086a0:	695b      	ldr	r3, [r3, #20]
 80086a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086aa:	d158      	bne.n	800875e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80086ac:	2303      	movs	r3, #3
 80086ae:	e057      	b.n	8008760 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086b0:	4b2e      	ldr	r3, [pc, #184]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086b6:	4a2d      	ldr	r2, [pc, #180]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80086c0:	e04d      	b.n	800875e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086c8:	d141      	bne.n	800874e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086ca:	4b28      	ldr	r3, [pc, #160]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80086d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086d6:	d131      	bne.n	800873c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086d8:	4b24      	ldr	r3, [pc, #144]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086de:	4a23      	ldr	r2, [pc, #140]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80086e8:	4b20      	ldr	r3, [pc, #128]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80086f0:	4a1e      	ldr	r2, [pc, #120]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80086f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80086f8:	4b1d      	ldr	r3, [pc, #116]	@ (8008770 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2232      	movs	r2, #50	@ 0x32
 80086fe:	fb02 f303 	mul.w	r3, r2, r3
 8008702:	4a1c      	ldr	r2, [pc, #112]	@ (8008774 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008704:	fba2 2303 	umull	r2, r3, r2, r3
 8008708:	0c9b      	lsrs	r3, r3, #18
 800870a:	3301      	adds	r3, #1
 800870c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800870e:	e002      	b.n	8008716 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	3b01      	subs	r3, #1
 8008714:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008716:	4b15      	ldr	r3, [pc, #84]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008718:	695b      	ldr	r3, [r3, #20]
 800871a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800871e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008722:	d102      	bne.n	800872a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1f2      	bne.n	8008710 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800872a:	4b10      	ldr	r3, [pc, #64]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008736:	d112      	bne.n	800875e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008738:	2303      	movs	r3, #3
 800873a:	e011      	b.n	8008760 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800873c:	4b0b      	ldr	r3, [pc, #44]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800873e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008742:	4a0a      	ldr	r2, [pc, #40]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008748:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800874c:	e007      	b.n	800875e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800874e:	4b07      	ldr	r3, [pc, #28]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008756:	4a05      	ldr	r2, [pc, #20]	@ (800876c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008758:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800875c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800875e:	2300      	movs	r3, #0
}
 8008760:	4618      	mov	r0, r3
 8008762:	3714      	adds	r7, #20
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr
 800876c:	40007000 	.word	0x40007000
 8008770:	20000390 	.word	0x20000390
 8008774:	431bde83 	.word	0x431bde83

08008778 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008778:	b480      	push	{r7}
 800877a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800877c:	4b05      	ldr	r3, [pc, #20]	@ (8008794 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	4a04      	ldr	r2, [pc, #16]	@ (8008794 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008782:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008786:	6093      	str	r3, [r2, #8]
}
 8008788:	bf00      	nop
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	40007000 	.word	0x40007000

08008798 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b088      	sub	sp, #32
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d101      	bne.n	80087aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e2fe      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 0301 	and.w	r3, r3, #1
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d075      	beq.n	80088a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80087b6:	4b97      	ldr	r3, [pc, #604]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	f003 030c 	and.w	r3, r3, #12
 80087be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80087c0:	4b94      	ldr	r3, [pc, #592]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	f003 0303 	and.w	r3, r3, #3
 80087c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	2b0c      	cmp	r3, #12
 80087ce:	d102      	bne.n	80087d6 <HAL_RCC_OscConfig+0x3e>
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	2b03      	cmp	r3, #3
 80087d4:	d002      	beq.n	80087dc <HAL_RCC_OscConfig+0x44>
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	2b08      	cmp	r3, #8
 80087da:	d10b      	bne.n	80087f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087dc:	4b8d      	ldr	r3, [pc, #564]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d05b      	beq.n	80088a0 <HAL_RCC_OscConfig+0x108>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d157      	bne.n	80088a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e2d9      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087fc:	d106      	bne.n	800880c <HAL_RCC_OscConfig+0x74>
 80087fe:	4b85      	ldr	r3, [pc, #532]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a84      	ldr	r2, [pc, #528]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008808:	6013      	str	r3, [r2, #0]
 800880a:	e01d      	b.n	8008848 <HAL_RCC_OscConfig+0xb0>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008814:	d10c      	bne.n	8008830 <HAL_RCC_OscConfig+0x98>
 8008816:	4b7f      	ldr	r3, [pc, #508]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a7e      	ldr	r2, [pc, #504]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 800881c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008820:	6013      	str	r3, [r2, #0]
 8008822:	4b7c      	ldr	r3, [pc, #496]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4a7b      	ldr	r2, [pc, #492]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800882c:	6013      	str	r3, [r2, #0]
 800882e:	e00b      	b.n	8008848 <HAL_RCC_OscConfig+0xb0>
 8008830:	4b78      	ldr	r3, [pc, #480]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a77      	ldr	r2, [pc, #476]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008836:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800883a:	6013      	str	r3, [r2, #0]
 800883c:	4b75      	ldr	r3, [pc, #468]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a74      	ldr	r2, [pc, #464]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d013      	beq.n	8008878 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008850:	f7fd fc5e 	bl	8006110 <HAL_GetTick>
 8008854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008856:	e008      	b.n	800886a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008858:	f7fd fc5a 	bl	8006110 <HAL_GetTick>
 800885c:	4602      	mov	r2, r0
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	1ad3      	subs	r3, r2, r3
 8008862:	2b64      	cmp	r3, #100	@ 0x64
 8008864:	d901      	bls.n	800886a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008866:	2303      	movs	r3, #3
 8008868:	e29e      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800886a:	4b6a      	ldr	r3, [pc, #424]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008872:	2b00      	cmp	r3, #0
 8008874:	d0f0      	beq.n	8008858 <HAL_RCC_OscConfig+0xc0>
 8008876:	e014      	b.n	80088a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008878:	f7fd fc4a 	bl	8006110 <HAL_GetTick>
 800887c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800887e:	e008      	b.n	8008892 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008880:	f7fd fc46 	bl	8006110 <HAL_GetTick>
 8008884:	4602      	mov	r2, r0
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	2b64      	cmp	r3, #100	@ 0x64
 800888c:	d901      	bls.n	8008892 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800888e:	2303      	movs	r3, #3
 8008890:	e28a      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008892:	4b60      	ldr	r3, [pc, #384]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1f0      	bne.n	8008880 <HAL_RCC_OscConfig+0xe8>
 800889e:	e000      	b.n	80088a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0302 	and.w	r3, r3, #2
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d075      	beq.n	800899a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088ae:	4b59      	ldr	r3, [pc, #356]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f003 030c 	and.w	r3, r3, #12
 80088b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088b8:	4b56      	ldr	r3, [pc, #344]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	f003 0303 	and.w	r3, r3, #3
 80088c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	2b0c      	cmp	r3, #12
 80088c6:	d102      	bne.n	80088ce <HAL_RCC_OscConfig+0x136>
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d002      	beq.n	80088d4 <HAL_RCC_OscConfig+0x13c>
 80088ce:	69bb      	ldr	r3, [r7, #24]
 80088d0:	2b04      	cmp	r3, #4
 80088d2:	d11f      	bne.n	8008914 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80088d4:	4b4f      	ldr	r3, [pc, #316]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d005      	beq.n	80088ec <HAL_RCC_OscConfig+0x154>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d101      	bne.n	80088ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e25d      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088ec:	4b49      	ldr	r3, [pc, #292]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	691b      	ldr	r3, [r3, #16]
 80088f8:	061b      	lsls	r3, r3, #24
 80088fa:	4946      	ldr	r1, [pc, #280]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80088fc:	4313      	orrs	r3, r2
 80088fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008900:	4b45      	ldr	r3, [pc, #276]	@ (8008a18 <HAL_RCC_OscConfig+0x280>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4618      	mov	r0, r3
 8008906:	f7fd fbb7 	bl	8006078 <HAL_InitTick>
 800890a:	4603      	mov	r3, r0
 800890c:	2b00      	cmp	r3, #0
 800890e:	d043      	beq.n	8008998 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	e249      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d023      	beq.n	8008964 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800891c:	4b3d      	ldr	r3, [pc, #244]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a3c      	ldr	r2, [pc, #240]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008922:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008928:	f7fd fbf2 	bl	8006110 <HAL_GetTick>
 800892c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800892e:	e008      	b.n	8008942 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008930:	f7fd fbee 	bl	8006110 <HAL_GetTick>
 8008934:	4602      	mov	r2, r0
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	2b02      	cmp	r3, #2
 800893c:	d901      	bls.n	8008942 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e232      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008942:	4b34      	ldr	r3, [pc, #208]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800894a:	2b00      	cmp	r3, #0
 800894c:	d0f0      	beq.n	8008930 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800894e:	4b31      	ldr	r3, [pc, #196]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	061b      	lsls	r3, r3, #24
 800895c:	492d      	ldr	r1, [pc, #180]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 800895e:	4313      	orrs	r3, r2
 8008960:	604b      	str	r3, [r1, #4]
 8008962:	e01a      	b.n	800899a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008964:	4b2b      	ldr	r3, [pc, #172]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a2a      	ldr	r2, [pc, #168]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 800896a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800896e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008970:	f7fd fbce 	bl	8006110 <HAL_GetTick>
 8008974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008976:	e008      	b.n	800898a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008978:	f7fd fbca 	bl	8006110 <HAL_GetTick>
 800897c:	4602      	mov	r2, r0
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	1ad3      	subs	r3, r2, r3
 8008982:	2b02      	cmp	r3, #2
 8008984:	d901      	bls.n	800898a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008986:	2303      	movs	r3, #3
 8008988:	e20e      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800898a:	4b22      	ldr	r3, [pc, #136]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1f0      	bne.n	8008978 <HAL_RCC_OscConfig+0x1e0>
 8008996:	e000      	b.n	800899a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008998:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0308 	and.w	r3, r3, #8
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d041      	beq.n	8008a2a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	695b      	ldr	r3, [r3, #20]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d01c      	beq.n	80089e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80089ae:	4b19      	ldr	r3, [pc, #100]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80089b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089b4:	4a17      	ldr	r2, [pc, #92]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80089b6:	f043 0301 	orr.w	r3, r3, #1
 80089ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089be:	f7fd fba7 	bl	8006110 <HAL_GetTick>
 80089c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80089c4:	e008      	b.n	80089d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089c6:	f7fd fba3 	bl	8006110 <HAL_GetTick>
 80089ca:	4602      	mov	r2, r0
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	1ad3      	subs	r3, r2, r3
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	d901      	bls.n	80089d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80089d4:	2303      	movs	r3, #3
 80089d6:	e1e7      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80089d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80089da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089de:	f003 0302 	and.w	r3, r3, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d0ef      	beq.n	80089c6 <HAL_RCC_OscConfig+0x22e>
 80089e6:	e020      	b.n	8008a2a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80089ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089ee:	4a09      	ldr	r2, [pc, #36]	@ (8008a14 <HAL_RCC_OscConfig+0x27c>)
 80089f0:	f023 0301 	bic.w	r3, r3, #1
 80089f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089f8:	f7fd fb8a 	bl	8006110 <HAL_GetTick>
 80089fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80089fe:	e00d      	b.n	8008a1c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a00:	f7fd fb86 	bl	8006110 <HAL_GetTick>
 8008a04:	4602      	mov	r2, r0
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	1ad3      	subs	r3, r2, r3
 8008a0a:	2b02      	cmp	r3, #2
 8008a0c:	d906      	bls.n	8008a1c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008a0e:	2303      	movs	r3, #3
 8008a10:	e1ca      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
 8008a12:	bf00      	nop
 8008a14:	40021000 	.word	0x40021000
 8008a18:	20000394 	.word	0x20000394
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a1c:	4b8c      	ldr	r3, [pc, #560]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a22:	f003 0302 	and.w	r3, r3, #2
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d1ea      	bne.n	8008a00 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f003 0304 	and.w	r3, r3, #4
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 80a6 	beq.w	8008b84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008a3c:	4b84      	ldr	r3, [pc, #528]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d101      	bne.n	8008a4c <HAL_RCC_OscConfig+0x2b4>
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e000      	b.n	8008a4e <HAL_RCC_OscConfig+0x2b6>
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d00d      	beq.n	8008a6e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a52:	4b7f      	ldr	r3, [pc, #508]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a56:	4a7e      	ldr	r2, [pc, #504]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a5e:	4b7c      	ldr	r3, [pc, #496]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a66:	60fb      	str	r3, [r7, #12]
 8008a68:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008a6e:	4b79      	ldr	r3, [pc, #484]	@ (8008c54 <HAL_RCC_OscConfig+0x4bc>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d118      	bne.n	8008aac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008a7a:	4b76      	ldr	r3, [pc, #472]	@ (8008c54 <HAL_RCC_OscConfig+0x4bc>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a75      	ldr	r2, [pc, #468]	@ (8008c54 <HAL_RCC_OscConfig+0x4bc>)
 8008a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a86:	f7fd fb43 	bl	8006110 <HAL_GetTick>
 8008a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008a8c:	e008      	b.n	8008aa0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a8e:	f7fd fb3f 	bl	8006110 <HAL_GetTick>
 8008a92:	4602      	mov	r2, r0
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	1ad3      	subs	r3, r2, r3
 8008a98:	2b02      	cmp	r3, #2
 8008a9a:	d901      	bls.n	8008aa0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008a9c:	2303      	movs	r3, #3
 8008a9e:	e183      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008aa0:	4b6c      	ldr	r3, [pc, #432]	@ (8008c54 <HAL_RCC_OscConfig+0x4bc>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d0f0      	beq.n	8008a8e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d108      	bne.n	8008ac6 <HAL_RCC_OscConfig+0x32e>
 8008ab4:	4b66      	ldr	r3, [pc, #408]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aba:	4a65      	ldr	r2, [pc, #404]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008abc:	f043 0301 	orr.w	r3, r3, #1
 8008ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008ac4:	e024      	b.n	8008b10 <HAL_RCC_OscConfig+0x378>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	689b      	ldr	r3, [r3, #8]
 8008aca:	2b05      	cmp	r3, #5
 8008acc:	d110      	bne.n	8008af0 <HAL_RCC_OscConfig+0x358>
 8008ace:	4b60      	ldr	r3, [pc, #384]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ad4:	4a5e      	ldr	r2, [pc, #376]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008ad6:	f043 0304 	orr.w	r3, r3, #4
 8008ada:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008ade:	4b5c      	ldr	r3, [pc, #368]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ae4:	4a5a      	ldr	r2, [pc, #360]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008ae6:	f043 0301 	orr.w	r3, r3, #1
 8008aea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008aee:	e00f      	b.n	8008b10 <HAL_RCC_OscConfig+0x378>
 8008af0:	4b57      	ldr	r3, [pc, #348]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008af6:	4a56      	ldr	r2, [pc, #344]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008af8:	f023 0301 	bic.w	r3, r3, #1
 8008afc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008b00:	4b53      	ldr	r3, [pc, #332]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b06:	4a52      	ldr	r2, [pc, #328]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008b08:	f023 0304 	bic.w	r3, r3, #4
 8008b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d016      	beq.n	8008b46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b18:	f7fd fafa 	bl	8006110 <HAL_GetTick>
 8008b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b1e:	e00a      	b.n	8008b36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b20:	f7fd faf6 	bl	8006110 <HAL_GetTick>
 8008b24:	4602      	mov	r2, r0
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	1ad3      	subs	r3, r2, r3
 8008b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d901      	bls.n	8008b36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008b32:	2303      	movs	r3, #3
 8008b34:	e138      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b36:	4b46      	ldr	r3, [pc, #280]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b3c:	f003 0302 	and.w	r3, r3, #2
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0ed      	beq.n	8008b20 <HAL_RCC_OscConfig+0x388>
 8008b44:	e015      	b.n	8008b72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b46:	f7fd fae3 	bl	8006110 <HAL_GetTick>
 8008b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b4c:	e00a      	b.n	8008b64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b4e:	f7fd fadf 	bl	8006110 <HAL_GetTick>
 8008b52:	4602      	mov	r2, r0
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	1ad3      	subs	r3, r2, r3
 8008b58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d901      	bls.n	8008b64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e121      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b64:	4b3a      	ldr	r3, [pc, #232]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b6a:	f003 0302 	and.w	r3, r3, #2
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1ed      	bne.n	8008b4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008b72:	7ffb      	ldrb	r3, [r7, #31]
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d105      	bne.n	8008b84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b78:	4b35      	ldr	r3, [pc, #212]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b7c:	4a34      	ldr	r2, [pc, #208]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008b7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 0320 	and.w	r3, r3, #32
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d03c      	beq.n	8008c0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	699b      	ldr	r3, [r3, #24]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d01c      	beq.n	8008bd2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008b98:	4b2d      	ldr	r3, [pc, #180]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008b9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008b9e:	4a2c      	ldr	r2, [pc, #176]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008ba0:	f043 0301 	orr.w	r3, r3, #1
 8008ba4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ba8:	f7fd fab2 	bl	8006110 <HAL_GetTick>
 8008bac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008bae:	e008      	b.n	8008bc2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bb0:	f7fd faae 	bl	8006110 <HAL_GetTick>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d901      	bls.n	8008bc2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	e0f2      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008bc2:	4b23      	ldr	r3, [pc, #140]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008bc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008bc8:	f003 0302 	and.w	r3, r3, #2
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d0ef      	beq.n	8008bb0 <HAL_RCC_OscConfig+0x418>
 8008bd0:	e01b      	b.n	8008c0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008bd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008bda:	f023 0301 	bic.w	r3, r3, #1
 8008bde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008be2:	f7fd fa95 	bl	8006110 <HAL_GetTick>
 8008be6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008be8:	e008      	b.n	8008bfc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bea:	f7fd fa91 	bl	8006110 <HAL_GetTick>
 8008bee:	4602      	mov	r2, r0
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	1ad3      	subs	r3, r2, r3
 8008bf4:	2b02      	cmp	r3, #2
 8008bf6:	d901      	bls.n	8008bfc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008bf8:	2303      	movs	r3, #3
 8008bfa:	e0d5      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008bfc:	4b14      	ldr	r3, [pc, #80]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008bfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c02:	f003 0302 	and.w	r3, r3, #2
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1ef      	bne.n	8008bea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	69db      	ldr	r3, [r3, #28]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	f000 80c9 	beq.w	8008da6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008c14:	4b0e      	ldr	r3, [pc, #56]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	f003 030c 	and.w	r3, r3, #12
 8008c1c:	2b0c      	cmp	r3, #12
 8008c1e:	f000 8083 	beq.w	8008d28 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	69db      	ldr	r3, [r3, #28]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d15e      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c2a:	4b09      	ldr	r3, [pc, #36]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a08      	ldr	r2, [pc, #32]	@ (8008c50 <HAL_RCC_OscConfig+0x4b8>)
 8008c30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c36:	f7fd fa6b 	bl	8006110 <HAL_GetTick>
 8008c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c3c:	e00c      	b.n	8008c58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c3e:	f7fd fa67 	bl	8006110 <HAL_GetTick>
 8008c42:	4602      	mov	r2, r0
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	1ad3      	subs	r3, r2, r3
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	d905      	bls.n	8008c58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e0ab      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
 8008c50:	40021000 	.word	0x40021000
 8008c54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c58:	4b55      	ldr	r3, [pc, #340]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1ec      	bne.n	8008c3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c64:	4b52      	ldr	r3, [pc, #328]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008c66:	68da      	ldr	r2, [r3, #12]
 8008c68:	4b52      	ldr	r3, [pc, #328]	@ (8008db4 <HAL_RCC_OscConfig+0x61c>)
 8008c6a:	4013      	ands	r3, r2
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	6a11      	ldr	r1, [r2, #32]
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008c74:	3a01      	subs	r2, #1
 8008c76:	0112      	lsls	r2, r2, #4
 8008c78:	4311      	orrs	r1, r2
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008c7e:	0212      	lsls	r2, r2, #8
 8008c80:	4311      	orrs	r1, r2
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008c86:	0852      	lsrs	r2, r2, #1
 8008c88:	3a01      	subs	r2, #1
 8008c8a:	0552      	lsls	r2, r2, #21
 8008c8c:	4311      	orrs	r1, r2
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008c92:	0852      	lsrs	r2, r2, #1
 8008c94:	3a01      	subs	r2, #1
 8008c96:	0652      	lsls	r2, r2, #25
 8008c98:	4311      	orrs	r1, r2
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008c9e:	06d2      	lsls	r2, r2, #27
 8008ca0:	430a      	orrs	r2, r1
 8008ca2:	4943      	ldr	r1, [pc, #268]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ca8:	4b41      	ldr	r3, [pc, #260]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a40      	ldr	r2, [pc, #256]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008cb2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	4a3d      	ldr	r2, [pc, #244]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008cbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cc0:	f7fd fa26 	bl	8006110 <HAL_GetTick>
 8008cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008cc6:	e008      	b.n	8008cda <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cc8:	f7fd fa22 	bl	8006110 <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d901      	bls.n	8008cda <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008cd6:	2303      	movs	r3, #3
 8008cd8:	e066      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008cda:	4b35      	ldr	r3, [pc, #212]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d0f0      	beq.n	8008cc8 <HAL_RCC_OscConfig+0x530>
 8008ce6:	e05e      	b.n	8008da6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ce8:	4b31      	ldr	r3, [pc, #196]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a30      	ldr	r2, [pc, #192]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008cee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cf4:	f7fd fa0c 	bl	8006110 <HAL_GetTick>
 8008cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cfa:	e008      	b.n	8008d0e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cfc:	f7fd fa08 	bl	8006110 <HAL_GetTick>
 8008d00:	4602      	mov	r2, r0
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	1ad3      	subs	r3, r2, r3
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	d901      	bls.n	8008d0e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008d0a:	2303      	movs	r3, #3
 8008d0c:	e04c      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d0e:	4b28      	ldr	r3, [pc, #160]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d1f0      	bne.n	8008cfc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008d1a:	4b25      	ldr	r3, [pc, #148]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008d1c:	68da      	ldr	r2, [r3, #12]
 8008d1e:	4924      	ldr	r1, [pc, #144]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008d20:	4b25      	ldr	r3, [pc, #148]	@ (8008db8 <HAL_RCC_OscConfig+0x620>)
 8008d22:	4013      	ands	r3, r2
 8008d24:	60cb      	str	r3, [r1, #12]
 8008d26:	e03e      	b.n	8008da6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	69db      	ldr	r3, [r3, #28]
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d101      	bne.n	8008d34 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e039      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008d34:	4b1e      	ldr	r3, [pc, #120]	@ (8008db0 <HAL_RCC_OscConfig+0x618>)
 8008d36:	68db      	ldr	r3, [r3, #12]
 8008d38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f003 0203 	and.w	r2, r3, #3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6a1b      	ldr	r3, [r3, #32]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d12c      	bne.n	8008da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d52:	3b01      	subs	r3, #1
 8008d54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d123      	bne.n	8008da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d64:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d11b      	bne.n	8008da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d74:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d113      	bne.n	8008da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d84:	085b      	lsrs	r3, r3, #1
 8008d86:	3b01      	subs	r3, #1
 8008d88:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d109      	bne.n	8008da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d98:	085b      	lsrs	r3, r3, #1
 8008d9a:	3b01      	subs	r3, #1
 8008d9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d001      	beq.n	8008da6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e000      	b.n	8008da8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008da6:	2300      	movs	r3, #0
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3720      	adds	r7, #32
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	40021000 	.word	0x40021000
 8008db4:	019f800c 	.word	0x019f800c
 8008db8:	feeefffc 	.word	0xfeeefffc

08008dbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b086      	sub	sp, #24
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d101      	bne.n	8008dd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	e11e      	b.n	8009012 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008dd4:	4b91      	ldr	r3, [pc, #580]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 030f 	and.w	r3, r3, #15
 8008ddc:	683a      	ldr	r2, [r7, #0]
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d910      	bls.n	8008e04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008de2:	4b8e      	ldr	r3, [pc, #568]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f023 020f 	bic.w	r2, r3, #15
 8008dea:	498c      	ldr	r1, [pc, #560]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008df2:	4b8a      	ldr	r3, [pc, #552]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f003 030f 	and.w	r3, r3, #15
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d001      	beq.n	8008e04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e106      	b.n	8009012 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f003 0301 	and.w	r3, r3, #1
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d073      	beq.n	8008ef8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	2b03      	cmp	r3, #3
 8008e16:	d129      	bne.n	8008e6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e18:	4b81      	ldr	r3, [pc, #516]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d101      	bne.n	8008e28 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	e0f4      	b.n	8009012 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008e28:	f000 f99e 	bl	8009168 <RCC_GetSysClockFreqFromPLLSource>
 8008e2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	4a7c      	ldr	r2, [pc, #496]	@ (8009024 <HAL_RCC_ClockConfig+0x268>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d93f      	bls.n	8008eb6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008e36:	4b7a      	ldr	r3, [pc, #488]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d009      	beq.n	8008e56 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d033      	beq.n	8008eb6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d12f      	bne.n	8008eb6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008e56:	4b72      	ldr	r3, [pc, #456]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e5e:	4a70      	ldr	r2, [pc, #448]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008e60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e64:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008e66:	2380      	movs	r3, #128	@ 0x80
 8008e68:	617b      	str	r3, [r7, #20]
 8008e6a:	e024      	b.n	8008eb6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d107      	bne.n	8008e84 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e74:	4b6a      	ldr	r3, [pc, #424]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d109      	bne.n	8008e94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008e80:	2301      	movs	r3, #1
 8008e82:	e0c6      	b.n	8009012 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008e84:	4b66      	ldr	r3, [pc, #408]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d101      	bne.n	8008e94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	e0be      	b.n	8009012 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008e94:	f000 f8ce 	bl	8009034 <HAL_RCC_GetSysClockFreq>
 8008e98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	4a61      	ldr	r2, [pc, #388]	@ (8009024 <HAL_RCC_ClockConfig+0x268>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d909      	bls.n	8008eb6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008ea2:	4b5f      	ldr	r3, [pc, #380]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008ea4:	689b      	ldr	r3, [r3, #8]
 8008ea6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008eaa:	4a5d      	ldr	r2, [pc, #372]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008eac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eb0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008eb2:	2380      	movs	r3, #128	@ 0x80
 8008eb4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008eb6:	4b5a      	ldr	r3, [pc, #360]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f023 0203 	bic.w	r2, r3, #3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	4957      	ldr	r1, [pc, #348]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ec8:	f7fd f922 	bl	8006110 <HAL_GetTick>
 8008ecc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ece:	e00a      	b.n	8008ee6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ed0:	f7fd f91e 	bl	8006110 <HAL_GetTick>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	1ad3      	subs	r3, r2, r3
 8008eda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d901      	bls.n	8008ee6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e095      	b.n	8009012 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ee6:	4b4e      	ldr	r3, [pc, #312]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008ee8:	689b      	ldr	r3, [r3, #8]
 8008eea:	f003 020c 	and.w	r2, r3, #12
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d1eb      	bne.n	8008ed0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0302 	and.w	r3, r3, #2
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d023      	beq.n	8008f4c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f003 0304 	and.w	r3, r3, #4
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d005      	beq.n	8008f1c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008f10:	4b43      	ldr	r3, [pc, #268]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	4a42      	ldr	r2, [pc, #264]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008f1a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 0308 	and.w	r3, r3, #8
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d007      	beq.n	8008f38 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008f28:	4b3d      	ldr	r3, [pc, #244]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008f30:	4a3b      	ldr	r2, [pc, #236]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008f36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f38:	4b39      	ldr	r3, [pc, #228]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	4936      	ldr	r1, [pc, #216]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f46:	4313      	orrs	r3, r2
 8008f48:	608b      	str	r3, [r1, #8]
 8008f4a:	e008      	b.n	8008f5e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	2b80      	cmp	r3, #128	@ 0x80
 8008f50:	d105      	bne.n	8008f5e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008f52:	4b33      	ldr	r3, [pc, #204]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	4a32      	ldr	r2, [pc, #200]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008f58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f5c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 030f 	and.w	r3, r3, #15
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d21d      	bcs.n	8008fa8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f023 020f 	bic.w	r2, r3, #15
 8008f74:	4929      	ldr	r1, [pc, #164]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008f7c:	f7fd f8c8 	bl	8006110 <HAL_GetTick>
 8008f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f82:	e00a      	b.n	8008f9a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f84:	f7fd f8c4 	bl	8006110 <HAL_GetTick>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	1ad3      	subs	r3, r2, r3
 8008f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d901      	bls.n	8008f9a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008f96:	2303      	movs	r3, #3
 8008f98:	e03b      	b.n	8009012 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f9a:	4b20      	ldr	r3, [pc, #128]	@ (800901c <HAL_RCC_ClockConfig+0x260>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 030f 	and.w	r3, r3, #15
 8008fa2:	683a      	ldr	r2, [r7, #0]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d1ed      	bne.n	8008f84 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f003 0304 	and.w	r3, r3, #4
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d008      	beq.n	8008fc6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	4917      	ldr	r1, [pc, #92]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f003 0308 	and.w	r3, r3, #8
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d009      	beq.n	8008fe6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008fd2:	4b13      	ldr	r3, [pc, #76]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	00db      	lsls	r3, r3, #3
 8008fe0:	490f      	ldr	r1, [pc, #60]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008fe6:	f000 f825 	bl	8009034 <HAL_RCC_GetSysClockFreq>
 8008fea:	4602      	mov	r2, r0
 8008fec:	4b0c      	ldr	r3, [pc, #48]	@ (8009020 <HAL_RCC_ClockConfig+0x264>)
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	091b      	lsrs	r3, r3, #4
 8008ff2:	f003 030f 	and.w	r3, r3, #15
 8008ff6:	490c      	ldr	r1, [pc, #48]	@ (8009028 <HAL_RCC_ClockConfig+0x26c>)
 8008ff8:	5ccb      	ldrb	r3, [r1, r3]
 8008ffa:	f003 031f 	and.w	r3, r3, #31
 8008ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8009002:	4a0a      	ldr	r2, [pc, #40]	@ (800902c <HAL_RCC_ClockConfig+0x270>)
 8009004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009006:	4b0a      	ldr	r3, [pc, #40]	@ (8009030 <HAL_RCC_ClockConfig+0x274>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4618      	mov	r0, r3
 800900c:	f7fd f834 	bl	8006078 <HAL_InitTick>
 8009010:	4603      	mov	r3, r0
}
 8009012:	4618      	mov	r0, r3
 8009014:	3718      	adds	r7, #24
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	40022000 	.word	0x40022000
 8009020:	40021000 	.word	0x40021000
 8009024:	04c4b400 	.word	0x04c4b400
 8009028:	0800eedc 	.word	0x0800eedc
 800902c:	20000390 	.word	0x20000390
 8009030:	20000394 	.word	0x20000394

08009034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009034:	b480      	push	{r7}
 8009036:	b087      	sub	sp, #28
 8009038:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800903a:	4b2c      	ldr	r3, [pc, #176]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	f003 030c 	and.w	r3, r3, #12
 8009042:	2b04      	cmp	r3, #4
 8009044:	d102      	bne.n	800904c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009046:	4b2a      	ldr	r3, [pc, #168]	@ (80090f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009048:	613b      	str	r3, [r7, #16]
 800904a:	e047      	b.n	80090dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800904c:	4b27      	ldr	r3, [pc, #156]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f003 030c 	and.w	r3, r3, #12
 8009054:	2b08      	cmp	r3, #8
 8009056:	d102      	bne.n	800905e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009058:	4b26      	ldr	r3, [pc, #152]	@ (80090f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800905a:	613b      	str	r3, [r7, #16]
 800905c:	e03e      	b.n	80090dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800905e:	4b23      	ldr	r3, [pc, #140]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	f003 030c 	and.w	r3, r3, #12
 8009066:	2b0c      	cmp	r3, #12
 8009068:	d136      	bne.n	80090d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800906a:	4b20      	ldr	r3, [pc, #128]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	f003 0303 	and.w	r3, r3, #3
 8009072:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009074:	4b1d      	ldr	r3, [pc, #116]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	091b      	lsrs	r3, r3, #4
 800907a:	f003 030f 	and.w	r3, r3, #15
 800907e:	3301      	adds	r3, #1
 8009080:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2b03      	cmp	r3, #3
 8009086:	d10c      	bne.n	80090a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009088:	4a1a      	ldr	r2, [pc, #104]	@ (80090f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009090:	4a16      	ldr	r2, [pc, #88]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009092:	68d2      	ldr	r2, [r2, #12]
 8009094:	0a12      	lsrs	r2, r2, #8
 8009096:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800909a:	fb02 f303 	mul.w	r3, r2, r3
 800909e:	617b      	str	r3, [r7, #20]
      break;
 80090a0:	e00c      	b.n	80090bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80090a2:	4a13      	ldr	r2, [pc, #76]	@ (80090f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80090aa:	4a10      	ldr	r2, [pc, #64]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80090ac:	68d2      	ldr	r2, [r2, #12]
 80090ae:	0a12      	lsrs	r2, r2, #8
 80090b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80090b4:	fb02 f303 	mul.w	r3, r2, r3
 80090b8:	617b      	str	r3, [r7, #20]
      break;
 80090ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80090bc:	4b0b      	ldr	r3, [pc, #44]	@ (80090ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	0e5b      	lsrs	r3, r3, #25
 80090c2:	f003 0303 	and.w	r3, r3, #3
 80090c6:	3301      	adds	r3, #1
 80090c8:	005b      	lsls	r3, r3, #1
 80090ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80090cc:	697a      	ldr	r2, [r7, #20]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80090d4:	613b      	str	r3, [r7, #16]
 80090d6:	e001      	b.n	80090dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80090d8:	2300      	movs	r3, #0
 80090da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80090dc:	693b      	ldr	r3, [r7, #16]
}
 80090de:	4618      	mov	r0, r3
 80090e0:	371c      	adds	r7, #28
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	40021000 	.word	0x40021000
 80090f0:	00f42400 	.word	0x00f42400
 80090f4:	016e3600 	.word	0x016e3600

080090f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090f8:	b480      	push	{r7}
 80090fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80090fc:	4b03      	ldr	r3, [pc, #12]	@ (800910c <HAL_RCC_GetHCLKFreq+0x14>)
 80090fe:	681b      	ldr	r3, [r3, #0]
}
 8009100:	4618      	mov	r0, r3
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr
 800910a:	bf00      	nop
 800910c:	20000390 	.word	0x20000390

08009110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009114:	f7ff fff0 	bl	80090f8 <HAL_RCC_GetHCLKFreq>
 8009118:	4602      	mov	r2, r0
 800911a:	4b06      	ldr	r3, [pc, #24]	@ (8009134 <HAL_RCC_GetPCLK1Freq+0x24>)
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	0a1b      	lsrs	r3, r3, #8
 8009120:	f003 0307 	and.w	r3, r3, #7
 8009124:	4904      	ldr	r1, [pc, #16]	@ (8009138 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009126:	5ccb      	ldrb	r3, [r1, r3]
 8009128:	f003 031f 	and.w	r3, r3, #31
 800912c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009130:	4618      	mov	r0, r3
 8009132:	bd80      	pop	{r7, pc}
 8009134:	40021000 	.word	0x40021000
 8009138:	0800eeec 	.word	0x0800eeec

0800913c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009140:	f7ff ffda 	bl	80090f8 <HAL_RCC_GetHCLKFreq>
 8009144:	4602      	mov	r2, r0
 8009146:	4b06      	ldr	r3, [pc, #24]	@ (8009160 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	0adb      	lsrs	r3, r3, #11
 800914c:	f003 0307 	and.w	r3, r3, #7
 8009150:	4904      	ldr	r1, [pc, #16]	@ (8009164 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009152:	5ccb      	ldrb	r3, [r1, r3]
 8009154:	f003 031f 	and.w	r3, r3, #31
 8009158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800915c:	4618      	mov	r0, r3
 800915e:	bd80      	pop	{r7, pc}
 8009160:	40021000 	.word	0x40021000
 8009164:	0800eeec 	.word	0x0800eeec

08009168 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009168:	b480      	push	{r7}
 800916a:	b087      	sub	sp, #28
 800916c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800916e:	4b1e      	ldr	r3, [pc, #120]	@ (80091e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009170:	68db      	ldr	r3, [r3, #12]
 8009172:	f003 0303 	and.w	r3, r3, #3
 8009176:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009178:	4b1b      	ldr	r3, [pc, #108]	@ (80091e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	091b      	lsrs	r3, r3, #4
 800917e:	f003 030f 	and.w	r3, r3, #15
 8009182:	3301      	adds	r3, #1
 8009184:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	2b03      	cmp	r3, #3
 800918a:	d10c      	bne.n	80091a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800918c:	4a17      	ldr	r2, [pc, #92]	@ (80091ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	fbb2 f3f3 	udiv	r3, r2, r3
 8009194:	4a14      	ldr	r2, [pc, #80]	@ (80091e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009196:	68d2      	ldr	r2, [r2, #12]
 8009198:	0a12      	lsrs	r2, r2, #8
 800919a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800919e:	fb02 f303 	mul.w	r3, r2, r3
 80091a2:	617b      	str	r3, [r7, #20]
    break;
 80091a4:	e00c      	b.n	80091c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80091a6:	4a12      	ldr	r2, [pc, #72]	@ (80091f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80091ae:	4a0e      	ldr	r2, [pc, #56]	@ (80091e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80091b0:	68d2      	ldr	r2, [r2, #12]
 80091b2:	0a12      	lsrs	r2, r2, #8
 80091b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80091b8:	fb02 f303 	mul.w	r3, r2, r3
 80091bc:	617b      	str	r3, [r7, #20]
    break;
 80091be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80091c0:	4b09      	ldr	r3, [pc, #36]	@ (80091e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80091c2:	68db      	ldr	r3, [r3, #12]
 80091c4:	0e5b      	lsrs	r3, r3, #25
 80091c6:	f003 0303 	and.w	r3, r3, #3
 80091ca:	3301      	adds	r3, #1
 80091cc:	005b      	lsls	r3, r3, #1
 80091ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80091d0:	697a      	ldr	r2, [r7, #20]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80091d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80091da:	687b      	ldr	r3, [r7, #4]
}
 80091dc:	4618      	mov	r0, r3
 80091de:	371c      	adds	r7, #28
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	40021000 	.word	0x40021000
 80091ec:	016e3600 	.word	0x016e3600
 80091f0:	00f42400 	.word	0x00f42400

080091f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b086      	sub	sp, #24
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80091fc:	2300      	movs	r3, #0
 80091fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009200:	2300      	movs	r3, #0
 8009202:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800920c:	2b00      	cmp	r3, #0
 800920e:	f000 8098 	beq.w	8009342 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009212:	2300      	movs	r3, #0
 8009214:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009216:	4b43      	ldr	r3, [pc, #268]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800921a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800921e:	2b00      	cmp	r3, #0
 8009220:	d10d      	bne.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009222:	4b40      	ldr	r3, [pc, #256]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009226:	4a3f      	ldr	r2, [pc, #252]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800922c:	6593      	str	r3, [r2, #88]	@ 0x58
 800922e:	4b3d      	ldr	r3, [pc, #244]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009236:	60bb      	str	r3, [r7, #8]
 8009238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800923a:	2301      	movs	r3, #1
 800923c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800923e:	4b3a      	ldr	r3, [pc, #232]	@ (8009328 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a39      	ldr	r2, [pc, #228]	@ (8009328 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009244:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009248:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800924a:	f7fc ff61 	bl	8006110 <HAL_GetTick>
 800924e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009250:	e009      	b.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009252:	f7fc ff5d 	bl	8006110 <HAL_GetTick>
 8009256:	4602      	mov	r2, r0
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	1ad3      	subs	r3, r2, r3
 800925c:	2b02      	cmp	r3, #2
 800925e:	d902      	bls.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009260:	2303      	movs	r3, #3
 8009262:	74fb      	strb	r3, [r7, #19]
        break;
 8009264:	e005      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009266:	4b30      	ldr	r3, [pc, #192]	@ (8009328 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800926e:	2b00      	cmp	r3, #0
 8009270:	d0ef      	beq.n	8009252 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009272:	7cfb      	ldrb	r3, [r7, #19]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d159      	bne.n	800932c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009278:	4b2a      	ldr	r3, [pc, #168]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800927a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800927e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009282:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d01e      	beq.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800928e:	697a      	ldr	r2, [r7, #20]
 8009290:	429a      	cmp	r2, r3
 8009292:	d019      	beq.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009294:	4b23      	ldr	r3, [pc, #140]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800929a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800929e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80092a0:	4b20      	ldr	r3, [pc, #128]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a6:	4a1f      	ldr	r2, [pc, #124]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80092b0:	4b1c      	ldr	r3, [pc, #112]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092b6:	4a1b      	ldr	r2, [pc, #108]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80092c0:	4a18      	ldr	r2, [pc, #96]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d016      	beq.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092d2:	f7fc ff1d 	bl	8006110 <HAL_GetTick>
 80092d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092d8:	e00b      	b.n	80092f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092da:	f7fc ff19 	bl	8006110 <HAL_GetTick>
 80092de:	4602      	mov	r2, r0
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	1ad3      	subs	r3, r2, r3
 80092e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d902      	bls.n	80092f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80092ec:	2303      	movs	r3, #3
 80092ee:	74fb      	strb	r3, [r7, #19]
            break;
 80092f0:	e006      	b.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092f8:	f003 0302 	and.w	r3, r3, #2
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d0ec      	beq.n	80092da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009300:	7cfb      	ldrb	r3, [r7, #19]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d10b      	bne.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009306:	4b07      	ldr	r3, [pc, #28]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800930c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009314:	4903      	ldr	r1, [pc, #12]	@ (8009324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009316:	4313      	orrs	r3, r2
 8009318:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800931c:	e008      	b.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800931e:	7cfb      	ldrb	r3, [r7, #19]
 8009320:	74bb      	strb	r3, [r7, #18]
 8009322:	e005      	b.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009324:	40021000 	.word	0x40021000
 8009328:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800932c:	7cfb      	ldrb	r3, [r7, #19]
 800932e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009330:	7c7b      	ldrb	r3, [r7, #17]
 8009332:	2b01      	cmp	r3, #1
 8009334:	d105      	bne.n	8009342 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009336:	4ba7      	ldr	r3, [pc, #668]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800933a:	4aa6      	ldr	r2, [pc, #664]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800933c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009340:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f003 0301 	and.w	r3, r3, #1
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00a      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800934e:	4ba1      	ldr	r3, [pc, #644]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009354:	f023 0203 	bic.w	r2, r3, #3
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	499d      	ldr	r1, [pc, #628]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800935e:	4313      	orrs	r3, r2
 8009360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f003 0302 	and.w	r3, r3, #2
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00a      	beq.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009370:	4b98      	ldr	r3, [pc, #608]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009376:	f023 020c 	bic.w	r2, r3, #12
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	4995      	ldr	r1, [pc, #596]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009380:	4313      	orrs	r3, r2
 8009382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f003 0304 	and.w	r3, r3, #4
 800938e:	2b00      	cmp	r3, #0
 8009390:	d00a      	beq.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009392:	4b90      	ldr	r3, [pc, #576]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009398:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	498c      	ldr	r1, [pc, #560]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093a2:	4313      	orrs	r3, r2
 80093a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f003 0308 	and.w	r3, r3, #8
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00a      	beq.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80093b4:	4b87      	ldr	r3, [pc, #540]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	691b      	ldr	r3, [r3, #16]
 80093c2:	4984      	ldr	r1, [pc, #528]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093c4:	4313      	orrs	r3, r2
 80093c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f003 0310 	and.w	r3, r3, #16
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d00a      	beq.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80093d6:	4b7f      	ldr	r3, [pc, #508]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	695b      	ldr	r3, [r3, #20]
 80093e4:	497b      	ldr	r1, [pc, #492]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093e6:	4313      	orrs	r3, r2
 80093e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f003 0320 	and.w	r3, r3, #32
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d00a      	beq.n	800940e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80093f8:	4b76      	ldr	r3, [pc, #472]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	699b      	ldr	r3, [r3, #24]
 8009406:	4973      	ldr	r1, [pc, #460]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009408:	4313      	orrs	r3, r2
 800940a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009416:	2b00      	cmp	r3, #0
 8009418:	d00a      	beq.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800941a:	4b6e      	ldr	r3, [pc, #440]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800941c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009420:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	69db      	ldr	r3, [r3, #28]
 8009428:	496a      	ldr	r1, [pc, #424]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800942a:	4313      	orrs	r3, r2
 800942c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009438:	2b00      	cmp	r3, #0
 800943a:	d00a      	beq.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800943c:	4b65      	ldr	r3, [pc, #404]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800943e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009442:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	4962      	ldr	r1, [pc, #392]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800944c:	4313      	orrs	r3, r2
 800944e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800945a:	2b00      	cmp	r3, #0
 800945c:	d00a      	beq.n	8009474 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800945e:	4b5d      	ldr	r3, [pc, #372]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009464:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800946c:	4959      	ldr	r1, [pc, #356]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800946e:	4313      	orrs	r3, r2
 8009470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00a      	beq.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009480:	4b54      	ldr	r3, [pc, #336]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009486:	f023 0203 	bic.w	r2, r3, #3
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800948e:	4951      	ldr	r1, [pc, #324]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009490:	4313      	orrs	r3, r2
 8009492:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00a      	beq.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80094a2:	4b4c      	ldr	r3, [pc, #304]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b0:	4948      	ldr	r1, [pc, #288]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094b2:	4313      	orrs	r3, r2
 80094b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d015      	beq.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80094c4:	4b43      	ldr	r3, [pc, #268]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d2:	4940      	ldr	r1, [pc, #256]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094d4:	4313      	orrs	r3, r2
 80094d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094e2:	d105      	bne.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80094e4:	4b3b      	ldr	r3, [pc, #236]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	4a3a      	ldr	r2, [pc, #232]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094ee:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d015      	beq.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80094fc:	4b35      	ldr	r3, [pc, #212]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009502:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800950a:	4932      	ldr	r1, [pc, #200]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800950c:	4313      	orrs	r3, r2
 800950e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009516:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800951a:	d105      	bne.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800951c:	4b2d      	ldr	r3, [pc, #180]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	4a2c      	ldr	r2, [pc, #176]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009526:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009530:	2b00      	cmp	r3, #0
 8009532:	d015      	beq.n	8009560 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009534:	4b27      	ldr	r3, [pc, #156]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800953a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009542:	4924      	ldr	r1, [pc, #144]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009544:	4313      	orrs	r3, r2
 8009546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800954e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009552:	d105      	bne.n	8009560 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009554:	4b1f      	ldr	r3, [pc, #124]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	4a1e      	ldr	r2, [pc, #120]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800955a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800955e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009568:	2b00      	cmp	r3, #0
 800956a:	d015      	beq.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800956c:	4b19      	ldr	r3, [pc, #100]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800956e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009572:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800957a:	4916      	ldr	r1, [pc, #88]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800957c:	4313      	orrs	r3, r2
 800957e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009586:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800958a:	d105      	bne.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800958c:	4b11      	ldr	r3, [pc, #68]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	4a10      	ldr	r2, [pc, #64]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009596:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d019      	beq.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80095a4:	4b0b      	ldr	r3, [pc, #44]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095b2:	4908      	ldr	r1, [pc, #32]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095b4:	4313      	orrs	r3, r2
 80095b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095c2:	d109      	bne.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095c4:	4b03      	ldr	r3, [pc, #12]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095c6:	68db      	ldr	r3, [r3, #12]
 80095c8:	4a02      	ldr	r2, [pc, #8]	@ (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095ce:	60d3      	str	r3, [r2, #12]
 80095d0:	e002      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80095d2:	bf00      	nop
 80095d4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d015      	beq.n	8009610 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80095e4:	4b29      	ldr	r3, [pc, #164]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80095e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095f2:	4926      	ldr	r1, [pc, #152]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80095f4:	4313      	orrs	r3, r2
 80095f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009602:	d105      	bne.n	8009610 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009604:	4b21      	ldr	r3, [pc, #132]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009606:	68db      	ldr	r3, [r3, #12]
 8009608:	4a20      	ldr	r2, [pc, #128]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800960a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800960e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009618:	2b00      	cmp	r3, #0
 800961a:	d015      	beq.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800961c:	4b1b      	ldr	r3, [pc, #108]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800961e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009622:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800962a:	4918      	ldr	r1, [pc, #96]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800962c:	4313      	orrs	r3, r2
 800962e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800963a:	d105      	bne.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800963c:	4b13      	ldr	r3, [pc, #76]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	4a12      	ldr	r2, [pc, #72]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009642:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009646:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009650:	2b00      	cmp	r3, #0
 8009652:	d015      	beq.n	8009680 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009654:	4b0d      	ldr	r3, [pc, #52]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009656:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800965a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009662:	490a      	ldr	r1, [pc, #40]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009664:	4313      	orrs	r3, r2
 8009666:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800966e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009672:	d105      	bne.n	8009680 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009674:	4b05      	ldr	r3, [pc, #20]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	4a04      	ldr	r2, [pc, #16]	@ (800968c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800967a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800967e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009680:	7cbb      	ldrb	r3, [r7, #18]
}
 8009682:	4618      	mov	r0, r3
 8009684:	3718      	adds	r7, #24
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	40021000 	.word	0x40021000

08009690 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b082      	sub	sp, #8
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d101      	bne.n	80096a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800969e:	2301      	movs	r3, #1
 80096a0:	e054      	b.n	800974c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d111      	bne.n	80096d2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f001 fee2 	bl	800b480 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d102      	bne.n	80096ca <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a23      	ldr	r2, [pc, #140]	@ (8009754 <HAL_TIM_Base_Init+0xc4>)
 80096c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2202      	movs	r2, #2
 80096d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	3304      	adds	r3, #4
 80096e2:	4619      	mov	r1, r3
 80096e4:	4610      	mov	r0, r2
 80096e6:	f001 fa2b 	bl	800ab40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2201      	movs	r2, #1
 80096f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2201      	movs	r2, #1
 80096fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2201      	movs	r2, #1
 8009706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2201      	movs	r2, #1
 800970e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2201      	movs	r2, #1
 8009716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2201      	movs	r2, #1
 800971e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2201      	movs	r2, #1
 8009726:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2201      	movs	r2, #1
 800972e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2201      	movs	r2, #1
 8009736:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2201      	movs	r2, #1
 800973e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2201      	movs	r2, #1
 8009746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800974a:	2300      	movs	r3, #0
}
 800974c:	4618      	mov	r0, r3
 800974e:	3708      	adds	r7, #8
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}
 8009754:	08005939 	.word	0x08005939

08009758 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009766:	b2db      	uxtb	r3, r3
 8009768:	2b01      	cmp	r3, #1
 800976a:	d001      	beq.n	8009770 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	e04c      	b.n	800980a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2202      	movs	r2, #2
 8009774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4a26      	ldr	r2, [pc, #152]	@ (8009818 <HAL_TIM_Base_Start+0xc0>)
 800977e:	4293      	cmp	r3, r2
 8009780:	d022      	beq.n	80097c8 <HAL_TIM_Base_Start+0x70>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800978a:	d01d      	beq.n	80097c8 <HAL_TIM_Base_Start+0x70>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a22      	ldr	r2, [pc, #136]	@ (800981c <HAL_TIM_Base_Start+0xc4>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d018      	beq.n	80097c8 <HAL_TIM_Base_Start+0x70>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a21      	ldr	r2, [pc, #132]	@ (8009820 <HAL_TIM_Base_Start+0xc8>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d013      	beq.n	80097c8 <HAL_TIM_Base_Start+0x70>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a1f      	ldr	r2, [pc, #124]	@ (8009824 <HAL_TIM_Base_Start+0xcc>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d00e      	beq.n	80097c8 <HAL_TIM_Base_Start+0x70>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a1e      	ldr	r2, [pc, #120]	@ (8009828 <HAL_TIM_Base_Start+0xd0>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d009      	beq.n	80097c8 <HAL_TIM_Base_Start+0x70>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a1c      	ldr	r2, [pc, #112]	@ (800982c <HAL_TIM_Base_Start+0xd4>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d004      	beq.n	80097c8 <HAL_TIM_Base_Start+0x70>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a1b      	ldr	r2, [pc, #108]	@ (8009830 <HAL_TIM_Base_Start+0xd8>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d115      	bne.n	80097f4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	689a      	ldr	r2, [r3, #8]
 80097ce:	4b19      	ldr	r3, [pc, #100]	@ (8009834 <HAL_TIM_Base_Start+0xdc>)
 80097d0:	4013      	ands	r3, r2
 80097d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2b06      	cmp	r3, #6
 80097d8:	d015      	beq.n	8009806 <HAL_TIM_Base_Start+0xae>
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097e0:	d011      	beq.n	8009806 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f042 0201 	orr.w	r2, r2, #1
 80097f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097f2:	e008      	b.n	8009806 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f042 0201 	orr.w	r2, r2, #1
 8009802:	601a      	str	r2, [r3, #0]
 8009804:	e000      	b.n	8009808 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009806:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3714      	adds	r7, #20
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	40012c00 	.word	0x40012c00
 800981c:	40000400 	.word	0x40000400
 8009820:	40000800 	.word	0x40000800
 8009824:	40000c00 	.word	0x40000c00
 8009828:	40013400 	.word	0x40013400
 800982c:	40014000 	.word	0x40014000
 8009830:	40015000 	.word	0x40015000
 8009834:	00010007 	.word	0x00010007

08009838 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009838:	b480      	push	{r7}
 800983a:	b085      	sub	sp, #20
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009846:	b2db      	uxtb	r3, r3
 8009848:	2b01      	cmp	r3, #1
 800984a:	d001      	beq.n	8009850 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800984c:	2301      	movs	r3, #1
 800984e:	e054      	b.n	80098fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2202      	movs	r2, #2
 8009854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	68da      	ldr	r2, [r3, #12]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f042 0201 	orr.w	r2, r2, #1
 8009866:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4a26      	ldr	r2, [pc, #152]	@ (8009908 <HAL_TIM_Base_Start_IT+0xd0>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d022      	beq.n	80098b8 <HAL_TIM_Base_Start_IT+0x80>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800987a:	d01d      	beq.n	80098b8 <HAL_TIM_Base_Start_IT+0x80>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a22      	ldr	r2, [pc, #136]	@ (800990c <HAL_TIM_Base_Start_IT+0xd4>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d018      	beq.n	80098b8 <HAL_TIM_Base_Start_IT+0x80>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a21      	ldr	r2, [pc, #132]	@ (8009910 <HAL_TIM_Base_Start_IT+0xd8>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d013      	beq.n	80098b8 <HAL_TIM_Base_Start_IT+0x80>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a1f      	ldr	r2, [pc, #124]	@ (8009914 <HAL_TIM_Base_Start_IT+0xdc>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d00e      	beq.n	80098b8 <HAL_TIM_Base_Start_IT+0x80>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a1e      	ldr	r2, [pc, #120]	@ (8009918 <HAL_TIM_Base_Start_IT+0xe0>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d009      	beq.n	80098b8 <HAL_TIM_Base_Start_IT+0x80>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a1c      	ldr	r2, [pc, #112]	@ (800991c <HAL_TIM_Base_Start_IT+0xe4>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d004      	beq.n	80098b8 <HAL_TIM_Base_Start_IT+0x80>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a1b      	ldr	r2, [pc, #108]	@ (8009920 <HAL_TIM_Base_Start_IT+0xe8>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d115      	bne.n	80098e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	689a      	ldr	r2, [r3, #8]
 80098be:	4b19      	ldr	r3, [pc, #100]	@ (8009924 <HAL_TIM_Base_Start_IT+0xec>)
 80098c0:	4013      	ands	r3, r2
 80098c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	2b06      	cmp	r3, #6
 80098c8:	d015      	beq.n	80098f6 <HAL_TIM_Base_Start_IT+0xbe>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098d0:	d011      	beq.n	80098f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f042 0201 	orr.w	r2, r2, #1
 80098e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098e2:	e008      	b.n	80098f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	681a      	ldr	r2, [r3, #0]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f042 0201 	orr.w	r2, r2, #1
 80098f2:	601a      	str	r2, [r3, #0]
 80098f4:	e000      	b.n	80098f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80098f8:	2300      	movs	r3, #0
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3714      	adds	r7, #20
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	40012c00 	.word	0x40012c00
 800990c:	40000400 	.word	0x40000400
 8009910:	40000800 	.word	0x40000800
 8009914:	40000c00 	.word	0x40000c00
 8009918:	40013400 	.word	0x40013400
 800991c:	40014000 	.word	0x40014000
 8009920:	40015000 	.word	0x40015000
 8009924:	00010007 	.word	0x00010007

08009928 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d101      	bne.n	800993a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009936:	2301      	movs	r3, #1
 8009938:	e054      	b.n	80099e4 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009940:	b2db      	uxtb	r3, r3
 8009942:	2b00      	cmp	r3, #0
 8009944:	d111      	bne.n	800996a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f001 fd96 	bl	800b480 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009958:	2b00      	cmp	r3, #0
 800995a:	d102      	bne.n	8009962 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	4a23      	ldr	r2, [pc, #140]	@ (80099ec <HAL_TIM_PWM_Init+0xc4>)
 8009960:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2202      	movs	r2, #2
 800996e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	3304      	adds	r3, #4
 800997a:	4619      	mov	r1, r3
 800997c:	4610      	mov	r0, r2
 800997e:	f001 f8df 	bl	800ab40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2201      	movs	r2, #1
 8009986:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2201      	movs	r2, #1
 800998e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2201      	movs	r2, #1
 8009996:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2201      	movs	r2, #1
 800999e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2201      	movs	r2, #1
 80099a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2201      	movs	r2, #1
 80099ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2201      	movs	r2, #1
 80099b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2201      	movs	r2, #1
 80099be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2201      	movs	r2, #1
 80099c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2201      	movs	r2, #1
 80099ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2201      	movs	r2, #1
 80099d6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2201      	movs	r2, #1
 80099de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80099e2:	2300      	movs	r3, #0
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3708      	adds	r7, #8
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}
 80099ec:	080058ed 	.word	0x080058ed

080099f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b084      	sub	sp, #16
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d109      	bne.n	8009a14 <HAL_TIM_PWM_Start+0x24>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	bf14      	ite	ne
 8009a0c:	2301      	movne	r3, #1
 8009a0e:	2300      	moveq	r3, #0
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	e03c      	b.n	8009a8e <HAL_TIM_PWM_Start+0x9e>
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	2b04      	cmp	r3, #4
 8009a18:	d109      	bne.n	8009a2e <HAL_TIM_PWM_Start+0x3e>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	bf14      	ite	ne
 8009a26:	2301      	movne	r3, #1
 8009a28:	2300      	moveq	r3, #0
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	e02f      	b.n	8009a8e <HAL_TIM_PWM_Start+0x9e>
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	2b08      	cmp	r3, #8
 8009a32:	d109      	bne.n	8009a48 <HAL_TIM_PWM_Start+0x58>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	bf14      	ite	ne
 8009a40:	2301      	movne	r3, #1
 8009a42:	2300      	moveq	r3, #0
 8009a44:	b2db      	uxtb	r3, r3
 8009a46:	e022      	b.n	8009a8e <HAL_TIM_PWM_Start+0x9e>
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	2b0c      	cmp	r3, #12
 8009a4c:	d109      	bne.n	8009a62 <HAL_TIM_PWM_Start+0x72>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	bf14      	ite	ne
 8009a5a:	2301      	movne	r3, #1
 8009a5c:	2300      	moveq	r3, #0
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	e015      	b.n	8009a8e <HAL_TIM_PWM_Start+0x9e>
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	2b10      	cmp	r3, #16
 8009a66:	d109      	bne.n	8009a7c <HAL_TIM_PWM_Start+0x8c>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	bf14      	ite	ne
 8009a74:	2301      	movne	r3, #1
 8009a76:	2300      	moveq	r3, #0
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	e008      	b.n	8009a8e <HAL_TIM_PWM_Start+0x9e>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	bf14      	ite	ne
 8009a88:	2301      	movne	r3, #1
 8009a8a:	2300      	moveq	r3, #0
 8009a8c:	b2db      	uxtb	r3, r3
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d001      	beq.n	8009a96 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	e0a6      	b.n	8009be4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d104      	bne.n	8009aa6 <HAL_TIM_PWM_Start+0xb6>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009aa4:	e023      	b.n	8009aee <HAL_TIM_PWM_Start+0xfe>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b04      	cmp	r3, #4
 8009aaa:	d104      	bne.n	8009ab6 <HAL_TIM_PWM_Start+0xc6>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2202      	movs	r2, #2
 8009ab0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ab4:	e01b      	b.n	8009aee <HAL_TIM_PWM_Start+0xfe>
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	2b08      	cmp	r3, #8
 8009aba:	d104      	bne.n	8009ac6 <HAL_TIM_PWM_Start+0xd6>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2202      	movs	r2, #2
 8009ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ac4:	e013      	b.n	8009aee <HAL_TIM_PWM_Start+0xfe>
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	2b0c      	cmp	r3, #12
 8009aca:	d104      	bne.n	8009ad6 <HAL_TIM_PWM_Start+0xe6>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2202      	movs	r2, #2
 8009ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009ad4:	e00b      	b.n	8009aee <HAL_TIM_PWM_Start+0xfe>
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	2b10      	cmp	r3, #16
 8009ada:	d104      	bne.n	8009ae6 <HAL_TIM_PWM_Start+0xf6>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2202      	movs	r2, #2
 8009ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ae4:	e003      	b.n	8009aee <HAL_TIM_PWM_Start+0xfe>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2202      	movs	r2, #2
 8009aea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	2201      	movs	r2, #1
 8009af4:	6839      	ldr	r1, [r7, #0]
 8009af6:	4618      	mov	r0, r3
 8009af8:	f001 fc9c 	bl	800b434 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a3a      	ldr	r2, [pc, #232]	@ (8009bec <HAL_TIM_PWM_Start+0x1fc>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d018      	beq.n	8009b38 <HAL_TIM_PWM_Start+0x148>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a39      	ldr	r2, [pc, #228]	@ (8009bf0 <HAL_TIM_PWM_Start+0x200>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d013      	beq.n	8009b38 <HAL_TIM_PWM_Start+0x148>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a37      	ldr	r2, [pc, #220]	@ (8009bf4 <HAL_TIM_PWM_Start+0x204>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d00e      	beq.n	8009b38 <HAL_TIM_PWM_Start+0x148>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a36      	ldr	r2, [pc, #216]	@ (8009bf8 <HAL_TIM_PWM_Start+0x208>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d009      	beq.n	8009b38 <HAL_TIM_PWM_Start+0x148>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a34      	ldr	r2, [pc, #208]	@ (8009bfc <HAL_TIM_PWM_Start+0x20c>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d004      	beq.n	8009b38 <HAL_TIM_PWM_Start+0x148>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a33      	ldr	r2, [pc, #204]	@ (8009c00 <HAL_TIM_PWM_Start+0x210>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d101      	bne.n	8009b3c <HAL_TIM_PWM_Start+0x14c>
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e000      	b.n	8009b3e <HAL_TIM_PWM_Start+0x14e>
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d007      	beq.n	8009b52 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a25      	ldr	r2, [pc, #148]	@ (8009bec <HAL_TIM_PWM_Start+0x1fc>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d022      	beq.n	8009ba2 <HAL_TIM_PWM_Start+0x1b2>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b64:	d01d      	beq.n	8009ba2 <HAL_TIM_PWM_Start+0x1b2>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a26      	ldr	r2, [pc, #152]	@ (8009c04 <HAL_TIM_PWM_Start+0x214>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d018      	beq.n	8009ba2 <HAL_TIM_PWM_Start+0x1b2>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a24      	ldr	r2, [pc, #144]	@ (8009c08 <HAL_TIM_PWM_Start+0x218>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d013      	beq.n	8009ba2 <HAL_TIM_PWM_Start+0x1b2>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a23      	ldr	r2, [pc, #140]	@ (8009c0c <HAL_TIM_PWM_Start+0x21c>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d00e      	beq.n	8009ba2 <HAL_TIM_PWM_Start+0x1b2>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a19      	ldr	r2, [pc, #100]	@ (8009bf0 <HAL_TIM_PWM_Start+0x200>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d009      	beq.n	8009ba2 <HAL_TIM_PWM_Start+0x1b2>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a18      	ldr	r2, [pc, #96]	@ (8009bf4 <HAL_TIM_PWM_Start+0x204>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d004      	beq.n	8009ba2 <HAL_TIM_PWM_Start+0x1b2>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a18      	ldr	r2, [pc, #96]	@ (8009c00 <HAL_TIM_PWM_Start+0x210>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d115      	bne.n	8009bce <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	689a      	ldr	r2, [r3, #8]
 8009ba8:	4b19      	ldr	r3, [pc, #100]	@ (8009c10 <HAL_TIM_PWM_Start+0x220>)
 8009baa:	4013      	ands	r3, r2
 8009bac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2b06      	cmp	r3, #6
 8009bb2:	d015      	beq.n	8009be0 <HAL_TIM_PWM_Start+0x1f0>
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bba:	d011      	beq.n	8009be0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f042 0201 	orr.w	r2, r2, #1
 8009bca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bcc:	e008      	b.n	8009be0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f042 0201 	orr.w	r2, r2, #1
 8009bdc:	601a      	str	r2, [r3, #0]
 8009bde:	e000      	b.n	8009be2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009be0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3710      	adds	r7, #16
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}
 8009bec:	40012c00 	.word	0x40012c00
 8009bf0:	40013400 	.word	0x40013400
 8009bf4:	40014000 	.word	0x40014000
 8009bf8:	40014400 	.word	0x40014400
 8009bfc:	40014800 	.word	0x40014800
 8009c00:	40015000 	.word	0x40015000
 8009c04:	40000400 	.word	0x40000400
 8009c08:	40000800 	.word	0x40000800
 8009c0c:	40000c00 	.word	0x40000c00
 8009c10:	00010007 	.word	0x00010007

08009c14 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d101      	bne.n	8009c28 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	e04c      	b.n	8009cc2 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d111      	bne.n	8009c58 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f001 fc1f 	bl	800b480 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d102      	bne.n	8009c50 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8009ccc <HAL_TIM_OnePulse_Init+0xb8>)
 8009c4e:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2202      	movs	r2, #2
 8009c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	3304      	adds	r3, #4
 8009c68:	4619      	mov	r1, r3
 8009c6a:	4610      	mov	r0, r2
 8009c6c:	f000 ff68 	bl	800ab40 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f022 0208 	bic.w	r2, r2, #8
 8009c7e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	6819      	ldr	r1, [r3, #0]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	430a      	orrs	r2, r1
 8009c8e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2201      	movs	r2, #1
 8009cac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009cc0:	2300      	movs	r3, #0
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3708      	adds	r7, #8
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	08009cd1 	.word	0x08009cd1

08009cd0 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8009cd8:	bf00      	nop
 8009cda:	370c      	adds	r7, #12
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b084      	sub	sp, #16
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009cf4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009cfc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d0c:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d108      	bne.n	8009d26 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d14:	7bbb      	ldrb	r3, [r7, #14]
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d105      	bne.n	8009d26 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d1a:	7b7b      	ldrb	r3, [r7, #13]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d102      	bne.n	8009d26 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d20:	7b3b      	ldrb	r3, [r7, #12]
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d001      	beq.n	8009d2a <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e059      	b.n	8009dde <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2202      	movs	r2, #2
 8009d2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2202      	movs	r2, #2
 8009d36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2202      	movs	r2, #2
 8009d3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2202      	movs	r2, #2
 8009d46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	68da      	ldr	r2, [r3, #12]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f042 0202 	orr.w	r2, r2, #2
 8009d58:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	68da      	ldr	r2, [r3, #12]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f042 0204 	orr.w	r2, r2, #4
 8009d68:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2201      	movs	r2, #1
 8009d70:	2100      	movs	r1, #0
 8009d72:	4618      	mov	r0, r3
 8009d74:	f001 fb5e 	bl	800b434 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	2104      	movs	r1, #4
 8009d80:	4618      	mov	r0, r3
 8009d82:	f001 fb57 	bl	800b434 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4a17      	ldr	r2, [pc, #92]	@ (8009de8 <HAL_TIM_OnePulse_Start_IT+0x104>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d018      	beq.n	8009dc2 <HAL_TIM_OnePulse_Start_IT+0xde>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	4a15      	ldr	r2, [pc, #84]	@ (8009dec <HAL_TIM_OnePulse_Start_IT+0x108>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d013      	beq.n	8009dc2 <HAL_TIM_OnePulse_Start_IT+0xde>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4a14      	ldr	r2, [pc, #80]	@ (8009df0 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d00e      	beq.n	8009dc2 <HAL_TIM_OnePulse_Start_IT+0xde>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4a12      	ldr	r2, [pc, #72]	@ (8009df4 <HAL_TIM_OnePulse_Start_IT+0x110>)
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d009      	beq.n	8009dc2 <HAL_TIM_OnePulse_Start_IT+0xde>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	4a11      	ldr	r2, [pc, #68]	@ (8009df8 <HAL_TIM_OnePulse_Start_IT+0x114>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d004      	beq.n	8009dc2 <HAL_TIM_OnePulse_Start_IT+0xde>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	4a0f      	ldr	r2, [pc, #60]	@ (8009dfc <HAL_TIM_OnePulse_Start_IT+0x118>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d101      	bne.n	8009dc6 <HAL_TIM_OnePulse_Start_IT+0xe2>
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	e000      	b.n	8009dc8 <HAL_TIM_OnePulse_Start_IT+0xe4>
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d007      	beq.n	8009ddc <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009dda:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8009ddc:	2300      	movs	r3, #0
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop
 8009de8:	40012c00 	.word	0x40012c00
 8009dec:	40013400 	.word	0x40013400
 8009df0:	40014000 	.word	0x40014000
 8009df4:	40014400 	.word	0x40014400
 8009df8:	40014800 	.word	0x40014800
 8009dfc:	40015000 	.word	0x40015000

08009e00 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b086      	sub	sp, #24
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d101      	bne.n	8009e14 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e0a2      	b.n	8009f5a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d111      	bne.n	8009e44 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f001 fb29 	bl	800b480 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d102      	bne.n	8009e3c <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	4a4a      	ldr	r2, [pc, #296]	@ (8009f64 <HAL_TIM_Encoder_Init+0x164>)
 8009e3a:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2202      	movs	r2, #2
 8009e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	689b      	ldr	r3, [r3, #8]
 8009e52:	687a      	ldr	r2, [r7, #4]
 8009e54:	6812      	ldr	r2, [r2, #0]
 8009e56:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8009e5a:	f023 0307 	bic.w	r3, r3, #7
 8009e5e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	3304      	adds	r3, #4
 8009e68:	4619      	mov	r1, r3
 8009e6a:	4610      	mov	r0, r2
 8009e6c:	f000 fe68 	bl	800ab40 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	699b      	ldr	r3, [r3, #24]
 8009e7e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	6a1b      	ldr	r3, [r3, #32]
 8009e86:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	697a      	ldr	r2, [r7, #20]
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e98:	f023 0303 	bic.w	r3, r3, #3
 8009e9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	689a      	ldr	r2, [r3, #8]
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	699b      	ldr	r3, [r3, #24]
 8009ea6:	021b      	lsls	r3, r3, #8
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	693a      	ldr	r2, [r7, #16]
 8009eac:	4313      	orrs	r3, r2
 8009eae:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009eb6:	f023 030c 	bic.w	r3, r3, #12
 8009eba:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009ec2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009ec6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	68da      	ldr	r2, [r3, #12]
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	69db      	ldr	r3, [r3, #28]
 8009ed0:	021b      	lsls	r3, r3, #8
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	4313      	orrs	r3, r2
 8009ed8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	691b      	ldr	r3, [r3, #16]
 8009ede:	011a      	lsls	r2, r3, #4
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	6a1b      	ldr	r3, [r3, #32]
 8009ee4:	031b      	lsls	r3, r3, #12
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	693a      	ldr	r2, [r7, #16]
 8009eea:	4313      	orrs	r3, r2
 8009eec:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009ef4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009efc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	685a      	ldr	r2, [r3, #4]
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	695b      	ldr	r3, [r3, #20]
 8009f06:	011b      	lsls	r3, r3, #4
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	697a      	ldr	r2, [r7, #20]
 8009f16:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	693a      	ldr	r2, [r7, #16]
 8009f1e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	68fa      	ldr	r2, [r7, #12]
 8009f26:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2201      	movs	r2, #1
 8009f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2201      	movs	r2, #1
 8009f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3718      	adds	r7, #24
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	08005a09 	.word	0x08005a09

08009f68 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b084      	sub	sp, #16
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009f78:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009f80:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f88:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f90:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d110      	bne.n	8009fba <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f98:	7bfb      	ldrb	r3, [r7, #15]
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d102      	bne.n	8009fa4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f9e:	7b7b      	ldrb	r3, [r7, #13]
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d001      	beq.n	8009fa8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	e069      	b.n	800a07c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2202      	movs	r2, #2
 8009fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2202      	movs	r2, #2
 8009fb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009fb8:	e031      	b.n	800a01e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	2b04      	cmp	r3, #4
 8009fbe:	d110      	bne.n	8009fe2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009fc0:	7bbb      	ldrb	r3, [r7, #14]
 8009fc2:	2b01      	cmp	r3, #1
 8009fc4:	d102      	bne.n	8009fcc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009fc6:	7b3b      	ldrb	r3, [r7, #12]
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d001      	beq.n	8009fd0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e055      	b.n	800a07c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2202      	movs	r2, #2
 8009fd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2202      	movs	r2, #2
 8009fdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009fe0:	e01d      	b.n	800a01e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009fe2:	7bfb      	ldrb	r3, [r7, #15]
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d108      	bne.n	8009ffa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009fe8:	7bbb      	ldrb	r3, [r7, #14]
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d105      	bne.n	8009ffa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009fee:	7b7b      	ldrb	r3, [r7, #13]
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d102      	bne.n	8009ffa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009ff4:	7b3b      	ldrb	r3, [r7, #12]
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d001      	beq.n	8009ffe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	e03e      	b.n	800a07c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2202      	movs	r2, #2
 800a002:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2202      	movs	r2, #2
 800a00a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2202      	movs	r2, #2
 800a012:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2202      	movs	r2, #2
 800a01a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d003      	beq.n	800a02c <HAL_TIM_Encoder_Start+0xc4>
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	2b04      	cmp	r3, #4
 800a028:	d008      	beq.n	800a03c <HAL_TIM_Encoder_Start+0xd4>
 800a02a:	e00f      	b.n	800a04c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2201      	movs	r2, #1
 800a032:	2100      	movs	r1, #0
 800a034:	4618      	mov	r0, r3
 800a036:	f001 f9fd 	bl	800b434 <TIM_CCxChannelCmd>
      break;
 800a03a:	e016      	b.n	800a06a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2201      	movs	r2, #1
 800a042:	2104      	movs	r1, #4
 800a044:	4618      	mov	r0, r3
 800a046:	f001 f9f5 	bl	800b434 <TIM_CCxChannelCmd>
      break;
 800a04a:	e00e      	b.n	800a06a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2201      	movs	r2, #1
 800a052:	2100      	movs	r1, #0
 800a054:	4618      	mov	r0, r3
 800a056:	f001 f9ed 	bl	800b434 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	2201      	movs	r2, #1
 800a060:	2104      	movs	r1, #4
 800a062:	4618      	mov	r0, r3
 800a064:	f001 f9e6 	bl	800b434 <TIM_CCxChannelCmd>
      break;
 800a068:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f042 0201 	orr.w	r2, r2, #1
 800a078:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	68db      	ldr	r3, [r3, #12]
 800a092:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	691b      	ldr	r3, [r3, #16]
 800a09a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	f003 0302 	and.w	r3, r3, #2
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d026      	beq.n	800a0f4 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	f003 0302 	and.w	r3, r3, #2
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d021      	beq.n	800a0f4 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f06f 0202 	mvn.w	r2, #2
 800a0b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2201      	movs	r2, #1
 800a0be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	699b      	ldr	r3, [r3, #24]
 800a0c6:	f003 0303 	and.w	r3, r3, #3
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d005      	beq.n	800a0da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	4798      	blx	r3
 800a0d8:	e009      	b.n	800a0ee <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	f003 0304 	and.w	r3, r3, #4
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d026      	beq.n	800a14c <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f003 0304 	and.w	r3, r3, #4
 800a104:	2b00      	cmp	r3, #0
 800a106:	d021      	beq.n	800a14c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f06f 0204 	mvn.w	r2, #4
 800a110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2202      	movs	r2, #2
 800a116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	699b      	ldr	r3, [r3, #24]
 800a11e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a122:	2b00      	cmp	r3, #0
 800a124:	d005      	beq.n	800a132 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	4798      	blx	r3
 800a130:	e009      	b.n	800a146 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2200      	movs	r2, #0
 800a14a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	f003 0308 	and.w	r3, r3, #8
 800a152:	2b00      	cmp	r3, #0
 800a154:	d026      	beq.n	800a1a4 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	f003 0308 	and.w	r3, r3, #8
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d021      	beq.n	800a1a4 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f06f 0208 	mvn.w	r2, #8
 800a168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2204      	movs	r2, #4
 800a16e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	69db      	ldr	r3, [r3, #28]
 800a176:	f003 0303 	and.w	r3, r3, #3
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d005      	beq.n	800a18a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	4798      	blx	r3
 800a188:	e009      	b.n	800a19e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	f003 0310 	and.w	r3, r3, #16
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d026      	beq.n	800a1fc <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	f003 0310 	and.w	r3, r3, #16
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d021      	beq.n	800a1fc <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f06f 0210 	mvn.w	r2, #16
 800a1c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2208      	movs	r2, #8
 800a1c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	69db      	ldr	r3, [r3, #28]
 800a1ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d005      	beq.n	800a1e2 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	4798      	blx	r3
 800a1e0:	e009      	b.n	800a1f6 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	f003 0301 	and.w	r3, r3, #1
 800a202:	2b00      	cmp	r3, #0
 800a204:	d00e      	beq.n	800a224 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f003 0301 	and.w	r3, r3, #1
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d009      	beq.n	800a224 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f06f 0201 	mvn.w	r2, #1
 800a218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d104      	bne.n	800a238 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a234:	2b00      	cmp	r3, #0
 800a236:	d00e      	beq.n	800a256 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d009      	beq.n	800a256 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a24a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d00e      	beq.n	800a27e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a266:	2b00      	cmp	r3, #0
 800a268:	d009      	beq.n	800a27e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a284:	2b00      	cmp	r3, #0
 800a286:	d00e      	beq.n	800a2a6 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d009      	beq.n	800a2a6 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a29a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	f003 0320 	and.w	r3, r3, #32
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00e      	beq.n	800a2ce <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f003 0320 	and.w	r3, r3, #32
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d009      	beq.n	800a2ce <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f06f 0220 	mvn.w	r2, #32
 800a2c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d00e      	beq.n	800a2f6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d009      	beq.n	800a2f6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a2ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d00e      	beq.n	800a31e <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a306:	2b00      	cmp	r3, #0
 800a308:	d009      	beq.n	800a31e <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a324:	2b00      	cmp	r3, #0
 800a326:	d00e      	beq.n	800a346 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d009      	beq.n	800a346 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a33a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d00e      	beq.n	800a36e <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a356:	2b00      	cmp	r3, #0
 800a358:	d009      	beq.n	800a36e <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a36e:	bf00      	nop
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
	...

0800a378 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a384:	2300      	movs	r3, #0
 800a386:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a38e:	2b01      	cmp	r3, #1
 800a390:	d101      	bne.n	800a396 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a392:	2302      	movs	r3, #2
 800a394:	e0ff      	b.n	800a596 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	2201      	movs	r2, #1
 800a39a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2b14      	cmp	r3, #20
 800a3a2:	f200 80f0 	bhi.w	800a586 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a3a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a3ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a3a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ac:	0800a401 	.word	0x0800a401
 800a3b0:	0800a587 	.word	0x0800a587
 800a3b4:	0800a587 	.word	0x0800a587
 800a3b8:	0800a587 	.word	0x0800a587
 800a3bc:	0800a441 	.word	0x0800a441
 800a3c0:	0800a587 	.word	0x0800a587
 800a3c4:	0800a587 	.word	0x0800a587
 800a3c8:	0800a587 	.word	0x0800a587
 800a3cc:	0800a483 	.word	0x0800a483
 800a3d0:	0800a587 	.word	0x0800a587
 800a3d4:	0800a587 	.word	0x0800a587
 800a3d8:	0800a587 	.word	0x0800a587
 800a3dc:	0800a4c3 	.word	0x0800a4c3
 800a3e0:	0800a587 	.word	0x0800a587
 800a3e4:	0800a587 	.word	0x0800a587
 800a3e8:	0800a587 	.word	0x0800a587
 800a3ec:	0800a505 	.word	0x0800a505
 800a3f0:	0800a587 	.word	0x0800a587
 800a3f4:	0800a587 	.word	0x0800a587
 800a3f8:	0800a587 	.word	0x0800a587
 800a3fc:	0800a545 	.word	0x0800a545
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	68b9      	ldr	r1, [r7, #8]
 800a406:	4618      	mov	r0, r3
 800a408:	f000 fc4e 	bl	800aca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	699a      	ldr	r2, [r3, #24]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f042 0208 	orr.w	r2, r2, #8
 800a41a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	699a      	ldr	r2, [r3, #24]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f022 0204 	bic.w	r2, r2, #4
 800a42a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	6999      	ldr	r1, [r3, #24]
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	691a      	ldr	r2, [r3, #16]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	430a      	orrs	r2, r1
 800a43c:	619a      	str	r2, [r3, #24]
      break;
 800a43e:	e0a5      	b.n	800a58c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	68b9      	ldr	r1, [r7, #8]
 800a446:	4618      	mov	r0, r3
 800a448:	f000 fcc8 	bl	800addc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	699a      	ldr	r2, [r3, #24]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a45a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	699a      	ldr	r2, [r3, #24]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a46a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	6999      	ldr	r1, [r3, #24]
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	691b      	ldr	r3, [r3, #16]
 800a476:	021a      	lsls	r2, r3, #8
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	430a      	orrs	r2, r1
 800a47e:	619a      	str	r2, [r3, #24]
      break;
 800a480:	e084      	b.n	800a58c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	68b9      	ldr	r1, [r7, #8]
 800a488:	4618      	mov	r0, r3
 800a48a:	f000 fd3b 	bl	800af04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	69da      	ldr	r2, [r3, #28]
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f042 0208 	orr.w	r2, r2, #8
 800a49c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	69da      	ldr	r2, [r3, #28]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f022 0204 	bic.w	r2, r2, #4
 800a4ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	69d9      	ldr	r1, [r3, #28]
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	691a      	ldr	r2, [r3, #16]
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	430a      	orrs	r2, r1
 800a4be:	61da      	str	r2, [r3, #28]
      break;
 800a4c0:	e064      	b.n	800a58c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68b9      	ldr	r1, [r7, #8]
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f000 fdad 	bl	800b028 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	69da      	ldr	r2, [r3, #28]
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a4dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	69da      	ldr	r2, [r3, #28]
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a4ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	69d9      	ldr	r1, [r3, #28]
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	691b      	ldr	r3, [r3, #16]
 800a4f8:	021a      	lsls	r2, r3, #8
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	430a      	orrs	r2, r1
 800a500:	61da      	str	r2, [r3, #28]
      break;
 800a502:	e043      	b.n	800a58c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	68b9      	ldr	r1, [r7, #8]
 800a50a:	4618      	mov	r0, r3
 800a50c:	f000 fe20 	bl	800b150 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f042 0208 	orr.w	r2, r2, #8
 800a51e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f022 0204 	bic.w	r2, r2, #4
 800a52e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	691a      	ldr	r2, [r3, #16]
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	430a      	orrs	r2, r1
 800a540:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a542:	e023      	b.n	800a58c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	68b9      	ldr	r1, [r7, #8]
 800a54a:	4618      	mov	r0, r3
 800a54c:	f000 fe6a 	bl	800b224 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a55e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a56e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	691b      	ldr	r3, [r3, #16]
 800a57a:	021a      	lsls	r2, r3, #8
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	430a      	orrs	r2, r1
 800a582:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a584:	e002      	b.n	800a58c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	75fb      	strb	r3, [r7, #23]
      break;
 800a58a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	2200      	movs	r2, #0
 800a590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a594:	7dfb      	ldrb	r3, [r7, #23]
}
 800a596:	4618      	mov	r0, r3
 800a598:	3718      	adds	r7, #24
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop

0800a5a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5b4:	2b01      	cmp	r3, #1
 800a5b6:	d101      	bne.n	800a5bc <HAL_TIM_ConfigClockSource+0x1c>
 800a5b8:	2302      	movs	r3, #2
 800a5ba:	e0f6      	b.n	800a7aa <HAL_TIM_ConfigClockSource+0x20a>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2202      	movs	r2, #2
 800a5c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a5da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a5de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a5e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a6f      	ldr	r2, [pc, #444]	@ (800a7b4 <HAL_TIM_ConfigClockSource+0x214>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	f000 80c1 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a5fc:	4a6d      	ldr	r2, [pc, #436]	@ (800a7b4 <HAL_TIM_ConfigClockSource+0x214>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	f200 80c6 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a604:	4a6c      	ldr	r2, [pc, #432]	@ (800a7b8 <HAL_TIM_ConfigClockSource+0x218>)
 800a606:	4293      	cmp	r3, r2
 800a608:	f000 80b9 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a60c:	4a6a      	ldr	r2, [pc, #424]	@ (800a7b8 <HAL_TIM_ConfigClockSource+0x218>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	f200 80be 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a614:	4a69      	ldr	r2, [pc, #420]	@ (800a7bc <HAL_TIM_ConfigClockSource+0x21c>)
 800a616:	4293      	cmp	r3, r2
 800a618:	f000 80b1 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a61c:	4a67      	ldr	r2, [pc, #412]	@ (800a7bc <HAL_TIM_ConfigClockSource+0x21c>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	f200 80b6 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a624:	4a66      	ldr	r2, [pc, #408]	@ (800a7c0 <HAL_TIM_ConfigClockSource+0x220>)
 800a626:	4293      	cmp	r3, r2
 800a628:	f000 80a9 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a62c:	4a64      	ldr	r2, [pc, #400]	@ (800a7c0 <HAL_TIM_ConfigClockSource+0x220>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	f200 80ae 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a634:	4a63      	ldr	r2, [pc, #396]	@ (800a7c4 <HAL_TIM_ConfigClockSource+0x224>)
 800a636:	4293      	cmp	r3, r2
 800a638:	f000 80a1 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a63c:	4a61      	ldr	r2, [pc, #388]	@ (800a7c4 <HAL_TIM_ConfigClockSource+0x224>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	f200 80a6 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a644:	4a60      	ldr	r2, [pc, #384]	@ (800a7c8 <HAL_TIM_ConfigClockSource+0x228>)
 800a646:	4293      	cmp	r3, r2
 800a648:	f000 8099 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a64c:	4a5e      	ldr	r2, [pc, #376]	@ (800a7c8 <HAL_TIM_ConfigClockSource+0x228>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	f200 809e 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a654:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a658:	f000 8091 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a65c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a660:	f200 8096 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a664:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a668:	f000 8089 	beq.w	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a66c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a670:	f200 808e 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a678:	d03e      	beq.n	800a6f8 <HAL_TIM_ConfigClockSource+0x158>
 800a67a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a67e:	f200 8087 	bhi.w	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a686:	f000 8086 	beq.w	800a796 <HAL_TIM_ConfigClockSource+0x1f6>
 800a68a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a68e:	d87f      	bhi.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a690:	2b70      	cmp	r3, #112	@ 0x70
 800a692:	d01a      	beq.n	800a6ca <HAL_TIM_ConfigClockSource+0x12a>
 800a694:	2b70      	cmp	r3, #112	@ 0x70
 800a696:	d87b      	bhi.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a698:	2b60      	cmp	r3, #96	@ 0x60
 800a69a:	d050      	beq.n	800a73e <HAL_TIM_ConfigClockSource+0x19e>
 800a69c:	2b60      	cmp	r3, #96	@ 0x60
 800a69e:	d877      	bhi.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a6a0:	2b50      	cmp	r3, #80	@ 0x50
 800a6a2:	d03c      	beq.n	800a71e <HAL_TIM_ConfigClockSource+0x17e>
 800a6a4:	2b50      	cmp	r3, #80	@ 0x50
 800a6a6:	d873      	bhi.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a6a8:	2b40      	cmp	r3, #64	@ 0x40
 800a6aa:	d058      	beq.n	800a75e <HAL_TIM_ConfigClockSource+0x1be>
 800a6ac:	2b40      	cmp	r3, #64	@ 0x40
 800a6ae:	d86f      	bhi.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a6b0:	2b30      	cmp	r3, #48	@ 0x30
 800a6b2:	d064      	beq.n	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a6b4:	2b30      	cmp	r3, #48	@ 0x30
 800a6b6:	d86b      	bhi.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a6b8:	2b20      	cmp	r3, #32
 800a6ba:	d060      	beq.n	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a6bc:	2b20      	cmp	r3, #32
 800a6be:	d867      	bhi.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d05c      	beq.n	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a6c4:	2b10      	cmp	r3, #16
 800a6c6:	d05a      	beq.n	800a77e <HAL_TIM_ConfigClockSource+0x1de>
 800a6c8:	e062      	b.n	800a790 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a6da:	f000 fe8b 	bl	800b3f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	689b      	ldr	r3, [r3, #8]
 800a6e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a6ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68ba      	ldr	r2, [r7, #8]
 800a6f4:	609a      	str	r2, [r3, #8]
      break;
 800a6f6:	e04f      	b.n	800a798 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a708:	f000 fe74 	bl	800b3f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	689a      	ldr	r2, [r3, #8]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a71a:	609a      	str	r2, [r3, #8]
      break;
 800a71c:	e03c      	b.n	800a798 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a72a:	461a      	mov	r2, r3
 800a72c:	f000 fde6 	bl	800b2fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	2150      	movs	r1, #80	@ 0x50
 800a736:	4618      	mov	r0, r3
 800a738:	f000 fe3f 	bl	800b3ba <TIM_ITRx_SetConfig>
      break;
 800a73c:	e02c      	b.n	800a798 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a74a:	461a      	mov	r2, r3
 800a74c:	f000 fe05 	bl	800b35a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2160      	movs	r1, #96	@ 0x60
 800a756:	4618      	mov	r0, r3
 800a758:	f000 fe2f 	bl	800b3ba <TIM_ITRx_SetConfig>
      break;
 800a75c:	e01c      	b.n	800a798 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a76a:	461a      	mov	r2, r3
 800a76c:	f000 fdc6 	bl	800b2fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2140      	movs	r1, #64	@ 0x40
 800a776:	4618      	mov	r0, r3
 800a778:	f000 fe1f 	bl	800b3ba <TIM_ITRx_SetConfig>
      break;
 800a77c:	e00c      	b.n	800a798 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	4619      	mov	r1, r3
 800a788:	4610      	mov	r0, r2
 800a78a:	f000 fe16 	bl	800b3ba <TIM_ITRx_SetConfig>
      break;
 800a78e:	e003      	b.n	800a798 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800a790:	2301      	movs	r3, #1
 800a792:	73fb      	strb	r3, [r7, #15]
      break;
 800a794:	e000      	b.n	800a798 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800a796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a7a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
 800a7b2:	bf00      	nop
 800a7b4:	00100070 	.word	0x00100070
 800a7b8:	00100060 	.word	0x00100060
 800a7bc:	00100050 	.word	0x00100050
 800a7c0:	00100040 	.word	0x00100040
 800a7c4:	00100030 	.word	0x00100030
 800a7c8:	00100020 	.word	0x00100020

0800a7cc <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800a7d4:	bf00      	nop
 800a7d6:	370c      	adds	r7, #12
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7de:	4770      	bx	lr

0800a7e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b083      	sub	sp, #12
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a7e8:	bf00      	nop
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a7fc:	bf00      	nop
 800a7fe:	370c      	adds	r7, #12
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr

0800a808 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800a810:	bf00      	nop
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr

0800a81c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a824:	bf00      	nop
 800a826:	370c      	adds	r7, #12
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr

0800a830 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a830:	b480      	push	{r7}
 800a832:	b083      	sub	sp, #12
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a838:	bf00      	nop
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a844:	b480      	push	{r7}
 800a846:	b083      	sub	sp, #12
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a84c:	bf00      	nop
 800a84e:	370c      	adds	r7, #12
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr

0800a858 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a858:	b480      	push	{r7}
 800a85a:	b083      	sub	sp, #12
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800a860:	bf00      	nop
 800a862:	370c      	adds	r7, #12
 800a864:	46bd      	mov	sp, r7
 800a866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86a:	4770      	bx	lr

0800a86c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b083      	sub	sp, #12
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a874:	bf00      	nop
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800a880:	b480      	push	{r7}
 800a882:	b087      	sub	sp, #28
 800a884:	af00      	add	r7, sp, #0
 800a886:	60f8      	str	r0, [r7, #12]
 800a888:	460b      	mov	r3, r1
 800a88a:	607a      	str	r2, [r7, #4]
 800a88c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a88e:	2300      	movs	r3, #0
 800a890:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d101      	bne.n	800a89c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800a898:	2301      	movs	r3, #1
 800a89a:	e14a      	b.n	800ab32 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	2b01      	cmp	r3, #1
 800a8a6:	f040 80dd 	bne.w	800aa64 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800a8aa:	7afb      	ldrb	r3, [r7, #11]
 800a8ac:	2b1f      	cmp	r3, #31
 800a8ae:	f200 80d6 	bhi.w	800aa5e <HAL_TIM_RegisterCallback+0x1de>
 800a8b2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8b8 <HAL_TIM_RegisterCallback+0x38>)
 800a8b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8b8:	0800a939 	.word	0x0800a939
 800a8bc:	0800a941 	.word	0x0800a941
 800a8c0:	0800a949 	.word	0x0800a949
 800a8c4:	0800a951 	.word	0x0800a951
 800a8c8:	0800a959 	.word	0x0800a959
 800a8cc:	0800a961 	.word	0x0800a961
 800a8d0:	0800a969 	.word	0x0800a969
 800a8d4:	0800a971 	.word	0x0800a971
 800a8d8:	0800a979 	.word	0x0800a979
 800a8dc:	0800a981 	.word	0x0800a981
 800a8e0:	0800a989 	.word	0x0800a989
 800a8e4:	0800a991 	.word	0x0800a991
 800a8e8:	0800a999 	.word	0x0800a999
 800a8ec:	0800a9a1 	.word	0x0800a9a1
 800a8f0:	0800a9ab 	.word	0x0800a9ab
 800a8f4:	0800a9b5 	.word	0x0800a9b5
 800a8f8:	0800a9bf 	.word	0x0800a9bf
 800a8fc:	0800a9c9 	.word	0x0800a9c9
 800a900:	0800a9d3 	.word	0x0800a9d3
 800a904:	0800a9dd 	.word	0x0800a9dd
 800a908:	0800a9e7 	.word	0x0800a9e7
 800a90c:	0800a9f1 	.word	0x0800a9f1
 800a910:	0800a9fb 	.word	0x0800a9fb
 800a914:	0800aa05 	.word	0x0800aa05
 800a918:	0800aa0f 	.word	0x0800aa0f
 800a91c:	0800aa19 	.word	0x0800aa19
 800a920:	0800aa23 	.word	0x0800aa23
 800a924:	0800aa2d 	.word	0x0800aa2d
 800a928:	0800aa37 	.word	0x0800aa37
 800a92c:	0800aa41 	.word	0x0800aa41
 800a930:	0800aa4b 	.word	0x0800aa4b
 800a934:	0800aa55 	.word	0x0800aa55
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800a93e:	e0f7      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800a946:	e0f3      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800a94e:	e0ef      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800a956:	e0eb      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800a95e:	e0e7      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800a966:	e0e3      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	687a      	ldr	r2, [r7, #4]
 800a96c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800a96e:	e0df      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	687a      	ldr	r2, [r7, #4]
 800a974:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800a976:	e0db      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800a97e:	e0d7      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	687a      	ldr	r2, [r7, #4]
 800a984:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800a986:	e0d3      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	687a      	ldr	r2, [r7, #4]
 800a98c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800a98e:	e0cf      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800a996:	e0cb      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800a99e:	e0c7      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	687a      	ldr	r2, [r7, #4]
 800a9a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800a9a8:	e0c2      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800a9b2:	e0bd      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	687a      	ldr	r2, [r7, #4]
 800a9b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800a9bc:	e0b8      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800a9c6:	e0b3      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800a9d0:	e0ae      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	687a      	ldr	r2, [r7, #4]
 800a9d6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800a9da:	e0a9      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800a9e4:	e0a4      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	687a      	ldr	r2, [r7, #4]
 800a9ea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800a9ee:	e09f      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800a9f8:	e09a      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800aa02:	e095      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	687a      	ldr	r2, [r7, #4]
 800aa08:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800aa0c:	e090      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800aa16:	e08b      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800aa20:	e086      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	687a      	ldr	r2, [r7, #4]
 800aa26:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800aa2a:	e081      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800aa34:	e07c      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800aa3e:	e077      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800aa48:	e072      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	687a      	ldr	r2, [r7, #4]
 800aa4e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800aa52:	e06d      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	687a      	ldr	r2, [r7, #4]
 800aa58:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800aa5c:	e068      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	75fb      	strb	r3, [r7, #23]
        break;
 800aa62:	e065      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa6a:	b2db      	uxtb	r3, r3
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d15d      	bne.n	800ab2c <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800aa70:	7afb      	ldrb	r3, [r7, #11]
 800aa72:	2b0d      	cmp	r3, #13
 800aa74:	d857      	bhi.n	800ab26 <HAL_TIM_RegisterCallback+0x2a6>
 800aa76:	a201      	add	r2, pc, #4	@ (adr r2, 800aa7c <HAL_TIM_RegisterCallback+0x1fc>)
 800aa78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa7c:	0800aab5 	.word	0x0800aab5
 800aa80:	0800aabd 	.word	0x0800aabd
 800aa84:	0800aac5 	.word	0x0800aac5
 800aa88:	0800aacd 	.word	0x0800aacd
 800aa8c:	0800aad5 	.word	0x0800aad5
 800aa90:	0800aadd 	.word	0x0800aadd
 800aa94:	0800aae5 	.word	0x0800aae5
 800aa98:	0800aaed 	.word	0x0800aaed
 800aa9c:	0800aaf5 	.word	0x0800aaf5
 800aaa0:	0800aafd 	.word	0x0800aafd
 800aaa4:	0800ab05 	.word	0x0800ab05
 800aaa8:	0800ab0d 	.word	0x0800ab0d
 800aaac:	0800ab15 	.word	0x0800ab15
 800aab0:	0800ab1d 	.word	0x0800ab1d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800aaba:	e039      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800aac2:	e035      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800aaca:	e031      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800aad2:	e02d      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	687a      	ldr	r2, [r7, #4]
 800aad8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800aada:	e029      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800aae2:	e025      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800aaea:	e021      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800aaf2:	e01d      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	687a      	ldr	r2, [r7, #4]
 800aaf8:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800aafa:	e019      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	687a      	ldr	r2, [r7, #4]
 800ab00:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800ab02:	e015      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	687a      	ldr	r2, [r7, #4]
 800ab08:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800ab0a:	e011      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800ab12:	e00d      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800ab1a:	e009      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	687a      	ldr	r2, [r7, #4]
 800ab20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800ab24:	e004      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	75fb      	strb	r3, [r7, #23]
        break;
 800ab2a:	e001      	b.n	800ab30 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ab30:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	371c      	adds	r7, #28
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop

0800ab40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b085      	sub	sp, #20
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	4a4c      	ldr	r2, [pc, #304]	@ (800ac84 <TIM_Base_SetConfig+0x144>)
 800ab54:	4293      	cmp	r3, r2
 800ab56:	d017      	beq.n	800ab88 <TIM_Base_SetConfig+0x48>
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab5e:	d013      	beq.n	800ab88 <TIM_Base_SetConfig+0x48>
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	4a49      	ldr	r2, [pc, #292]	@ (800ac88 <TIM_Base_SetConfig+0x148>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d00f      	beq.n	800ab88 <TIM_Base_SetConfig+0x48>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	4a48      	ldr	r2, [pc, #288]	@ (800ac8c <TIM_Base_SetConfig+0x14c>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d00b      	beq.n	800ab88 <TIM_Base_SetConfig+0x48>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	4a47      	ldr	r2, [pc, #284]	@ (800ac90 <TIM_Base_SetConfig+0x150>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d007      	beq.n	800ab88 <TIM_Base_SetConfig+0x48>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	4a46      	ldr	r2, [pc, #280]	@ (800ac94 <TIM_Base_SetConfig+0x154>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d003      	beq.n	800ab88 <TIM_Base_SetConfig+0x48>
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	4a45      	ldr	r2, [pc, #276]	@ (800ac98 <TIM_Base_SetConfig+0x158>)
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d108      	bne.n	800ab9a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	68fa      	ldr	r2, [r7, #12]
 800ab96:	4313      	orrs	r3, r2
 800ab98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a39      	ldr	r2, [pc, #228]	@ (800ac84 <TIM_Base_SetConfig+0x144>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d023      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aba8:	d01f      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	4a36      	ldr	r2, [pc, #216]	@ (800ac88 <TIM_Base_SetConfig+0x148>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d01b      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a35      	ldr	r2, [pc, #212]	@ (800ac8c <TIM_Base_SetConfig+0x14c>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d017      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4a34      	ldr	r2, [pc, #208]	@ (800ac90 <TIM_Base_SetConfig+0x150>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d013      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a33      	ldr	r2, [pc, #204]	@ (800ac94 <TIM_Base_SetConfig+0x154>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d00f      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a33      	ldr	r2, [pc, #204]	@ (800ac9c <TIM_Base_SetConfig+0x15c>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d00b      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a32      	ldr	r2, [pc, #200]	@ (800aca0 <TIM_Base_SetConfig+0x160>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d007      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a31      	ldr	r2, [pc, #196]	@ (800aca4 <TIM_Base_SetConfig+0x164>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d003      	beq.n	800abea <TIM_Base_SetConfig+0xaa>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	4a2c      	ldr	r2, [pc, #176]	@ (800ac98 <TIM_Base_SetConfig+0x158>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d108      	bne.n	800abfc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800abf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	68db      	ldr	r3, [r3, #12]
 800abf6:	68fa      	ldr	r2, [r7, #12]
 800abf8:	4313      	orrs	r3, r2
 800abfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	695b      	ldr	r3, [r3, #20]
 800ac06:	4313      	orrs	r3, r2
 800ac08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	689a      	ldr	r2, [r3, #8]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	681a      	ldr	r2, [r3, #0]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	4a18      	ldr	r2, [pc, #96]	@ (800ac84 <TIM_Base_SetConfig+0x144>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d013      	beq.n	800ac50 <TIM_Base_SetConfig+0x110>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	4a1a      	ldr	r2, [pc, #104]	@ (800ac94 <TIM_Base_SetConfig+0x154>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d00f      	beq.n	800ac50 <TIM_Base_SetConfig+0x110>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	4a1a      	ldr	r2, [pc, #104]	@ (800ac9c <TIM_Base_SetConfig+0x15c>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d00b      	beq.n	800ac50 <TIM_Base_SetConfig+0x110>
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	4a19      	ldr	r2, [pc, #100]	@ (800aca0 <TIM_Base_SetConfig+0x160>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	d007      	beq.n	800ac50 <TIM_Base_SetConfig+0x110>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	4a18      	ldr	r2, [pc, #96]	@ (800aca4 <TIM_Base_SetConfig+0x164>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d003      	beq.n	800ac50 <TIM_Base_SetConfig+0x110>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	4a13      	ldr	r2, [pc, #76]	@ (800ac98 <TIM_Base_SetConfig+0x158>)
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d103      	bne.n	800ac58 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	691a      	ldr	r2, [r3, #16]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	691b      	ldr	r3, [r3, #16]
 800ac62:	f003 0301 	and.w	r3, r3, #1
 800ac66:	2b01      	cmp	r3, #1
 800ac68:	d105      	bne.n	800ac76 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	691b      	ldr	r3, [r3, #16]
 800ac6e:	f023 0201 	bic.w	r2, r3, #1
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	611a      	str	r2, [r3, #16]
  }
}
 800ac76:	bf00      	nop
 800ac78:	3714      	adds	r7, #20
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac80:	4770      	bx	lr
 800ac82:	bf00      	nop
 800ac84:	40012c00 	.word	0x40012c00
 800ac88:	40000400 	.word	0x40000400
 800ac8c:	40000800 	.word	0x40000800
 800ac90:	40000c00 	.word	0x40000c00
 800ac94:	40013400 	.word	0x40013400
 800ac98:	40015000 	.word	0x40015000
 800ac9c:	40014000 	.word	0x40014000
 800aca0:	40014400 	.word	0x40014400
 800aca4:	40014800 	.word	0x40014800

0800aca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b087      	sub	sp, #28
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a1b      	ldr	r3, [r3, #32]
 800acb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6a1b      	ldr	r3, [r3, #32]
 800acbc:	f023 0201 	bic.w	r2, r3, #1
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	699b      	ldr	r3, [r3, #24]
 800acce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800acd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f023 0303 	bic.w	r3, r3, #3
 800ace2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	68fa      	ldr	r2, [r7, #12]
 800acea:	4313      	orrs	r3, r2
 800acec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800acee:	697b      	ldr	r3, [r7, #20]
 800acf0:	f023 0302 	bic.w	r3, r3, #2
 800acf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	689b      	ldr	r3, [r3, #8]
 800acfa:	697a      	ldr	r2, [r7, #20]
 800acfc:	4313      	orrs	r3, r2
 800acfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	4a30      	ldr	r2, [pc, #192]	@ (800adc4 <TIM_OC1_SetConfig+0x11c>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d013      	beq.n	800ad30 <TIM_OC1_SetConfig+0x88>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4a2f      	ldr	r2, [pc, #188]	@ (800adc8 <TIM_OC1_SetConfig+0x120>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d00f      	beq.n	800ad30 <TIM_OC1_SetConfig+0x88>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a2e      	ldr	r2, [pc, #184]	@ (800adcc <TIM_OC1_SetConfig+0x124>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d00b      	beq.n	800ad30 <TIM_OC1_SetConfig+0x88>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a2d      	ldr	r2, [pc, #180]	@ (800add0 <TIM_OC1_SetConfig+0x128>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d007      	beq.n	800ad30 <TIM_OC1_SetConfig+0x88>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	4a2c      	ldr	r2, [pc, #176]	@ (800add4 <TIM_OC1_SetConfig+0x12c>)
 800ad24:	4293      	cmp	r3, r2
 800ad26:	d003      	beq.n	800ad30 <TIM_OC1_SetConfig+0x88>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	4a2b      	ldr	r2, [pc, #172]	@ (800add8 <TIM_OC1_SetConfig+0x130>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d10c      	bne.n	800ad4a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	f023 0308 	bic.w	r3, r3, #8
 800ad36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	697a      	ldr	r2, [r7, #20]
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	f023 0304 	bic.w	r3, r3, #4
 800ad48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	4a1d      	ldr	r2, [pc, #116]	@ (800adc4 <TIM_OC1_SetConfig+0x11c>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d013      	beq.n	800ad7a <TIM_OC1_SetConfig+0xd2>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	4a1c      	ldr	r2, [pc, #112]	@ (800adc8 <TIM_OC1_SetConfig+0x120>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d00f      	beq.n	800ad7a <TIM_OC1_SetConfig+0xd2>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a1b      	ldr	r2, [pc, #108]	@ (800adcc <TIM_OC1_SetConfig+0x124>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d00b      	beq.n	800ad7a <TIM_OC1_SetConfig+0xd2>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a1a      	ldr	r2, [pc, #104]	@ (800add0 <TIM_OC1_SetConfig+0x128>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d007      	beq.n	800ad7a <TIM_OC1_SetConfig+0xd2>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	4a19      	ldr	r2, [pc, #100]	@ (800add4 <TIM_OC1_SetConfig+0x12c>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d003      	beq.n	800ad7a <TIM_OC1_SetConfig+0xd2>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a18      	ldr	r2, [pc, #96]	@ (800add8 <TIM_OC1_SetConfig+0x130>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d111      	bne.n	800ad9e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	695b      	ldr	r3, [r3, #20]
 800ad8e:	693a      	ldr	r2, [r7, #16]
 800ad90:	4313      	orrs	r3, r2
 800ad92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	699b      	ldr	r3, [r3, #24]
 800ad98:	693a      	ldr	r2, [r7, #16]
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	693a      	ldr	r2, [r7, #16]
 800ada2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	68fa      	ldr	r2, [r7, #12]
 800ada8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	685a      	ldr	r2, [r3, #4]
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	697a      	ldr	r2, [r7, #20]
 800adb6:	621a      	str	r2, [r3, #32]
}
 800adb8:	bf00      	nop
 800adba:	371c      	adds	r7, #28
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr
 800adc4:	40012c00 	.word	0x40012c00
 800adc8:	40013400 	.word	0x40013400
 800adcc:	40014000 	.word	0x40014000
 800add0:	40014400 	.word	0x40014400
 800add4:	40014800 	.word	0x40014800
 800add8:	40015000 	.word	0x40015000

0800addc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800addc:	b480      	push	{r7}
 800adde:	b087      	sub	sp, #28
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6a1b      	ldr	r3, [r3, #32]
 800adea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6a1b      	ldr	r3, [r3, #32]
 800adf0:	f023 0210 	bic.w	r2, r3, #16
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	699b      	ldr	r3, [r3, #24]
 800ae02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ae0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	021b      	lsls	r3, r3, #8
 800ae1e:	68fa      	ldr	r2, [r7, #12]
 800ae20:	4313      	orrs	r3, r2
 800ae22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	f023 0320 	bic.w	r3, r3, #32
 800ae2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	689b      	ldr	r3, [r3, #8]
 800ae30:	011b      	lsls	r3, r3, #4
 800ae32:	697a      	ldr	r2, [r7, #20]
 800ae34:	4313      	orrs	r3, r2
 800ae36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	4a2c      	ldr	r2, [pc, #176]	@ (800aeec <TIM_OC2_SetConfig+0x110>)
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d007      	beq.n	800ae50 <TIM_OC2_SetConfig+0x74>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	4a2b      	ldr	r2, [pc, #172]	@ (800aef0 <TIM_OC2_SetConfig+0x114>)
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d003      	beq.n	800ae50 <TIM_OC2_SetConfig+0x74>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	4a2a      	ldr	r2, [pc, #168]	@ (800aef4 <TIM_OC2_SetConfig+0x118>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d10d      	bne.n	800ae6c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	68db      	ldr	r3, [r3, #12]
 800ae5c:	011b      	lsls	r3, r3, #4
 800ae5e:	697a      	ldr	r2, [r7, #20]
 800ae60:	4313      	orrs	r3, r2
 800ae62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	4a1f      	ldr	r2, [pc, #124]	@ (800aeec <TIM_OC2_SetConfig+0x110>)
 800ae70:	4293      	cmp	r3, r2
 800ae72:	d013      	beq.n	800ae9c <TIM_OC2_SetConfig+0xc0>
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	4a1e      	ldr	r2, [pc, #120]	@ (800aef0 <TIM_OC2_SetConfig+0x114>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d00f      	beq.n	800ae9c <TIM_OC2_SetConfig+0xc0>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	4a1e      	ldr	r2, [pc, #120]	@ (800aef8 <TIM_OC2_SetConfig+0x11c>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d00b      	beq.n	800ae9c <TIM_OC2_SetConfig+0xc0>
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	4a1d      	ldr	r2, [pc, #116]	@ (800aefc <TIM_OC2_SetConfig+0x120>)
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d007      	beq.n	800ae9c <TIM_OC2_SetConfig+0xc0>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	4a1c      	ldr	r2, [pc, #112]	@ (800af00 <TIM_OC2_SetConfig+0x124>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d003      	beq.n	800ae9c <TIM_OC2_SetConfig+0xc0>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	4a17      	ldr	r2, [pc, #92]	@ (800aef4 <TIM_OC2_SetConfig+0x118>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d113      	bne.n	800aec4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aea2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aeaa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	695b      	ldr	r3, [r3, #20]
 800aeb0:	009b      	lsls	r3, r3, #2
 800aeb2:	693a      	ldr	r2, [r7, #16]
 800aeb4:	4313      	orrs	r3, r2
 800aeb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	699b      	ldr	r3, [r3, #24]
 800aebc:	009b      	lsls	r3, r3, #2
 800aebe:	693a      	ldr	r2, [r7, #16]
 800aec0:	4313      	orrs	r3, r2
 800aec2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	693a      	ldr	r2, [r7, #16]
 800aec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	68fa      	ldr	r2, [r7, #12]
 800aece:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	685a      	ldr	r2, [r3, #4]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	697a      	ldr	r2, [r7, #20]
 800aedc:	621a      	str	r2, [r3, #32]
}
 800aede:	bf00      	nop
 800aee0:	371c      	adds	r7, #28
 800aee2:	46bd      	mov	sp, r7
 800aee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop
 800aeec:	40012c00 	.word	0x40012c00
 800aef0:	40013400 	.word	0x40013400
 800aef4:	40015000 	.word	0x40015000
 800aef8:	40014000 	.word	0x40014000
 800aefc:	40014400 	.word	0x40014400
 800af00:	40014800 	.word	0x40014800

0800af04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af04:	b480      	push	{r7}
 800af06:	b087      	sub	sp, #28
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6a1b      	ldr	r3, [r3, #32]
 800af12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6a1b      	ldr	r3, [r3, #32]
 800af18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	69db      	ldr	r3, [r3, #28]
 800af2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	f023 0303 	bic.w	r3, r3, #3
 800af3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	68fa      	ldr	r2, [r7, #12]
 800af46:	4313      	orrs	r3, r2
 800af48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	689b      	ldr	r3, [r3, #8]
 800af56:	021b      	lsls	r3, r3, #8
 800af58:	697a      	ldr	r2, [r7, #20]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	4a2b      	ldr	r2, [pc, #172]	@ (800b010 <TIM_OC3_SetConfig+0x10c>)
 800af62:	4293      	cmp	r3, r2
 800af64:	d007      	beq.n	800af76 <TIM_OC3_SetConfig+0x72>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	4a2a      	ldr	r2, [pc, #168]	@ (800b014 <TIM_OC3_SetConfig+0x110>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d003      	beq.n	800af76 <TIM_OC3_SetConfig+0x72>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	4a29      	ldr	r2, [pc, #164]	@ (800b018 <TIM_OC3_SetConfig+0x114>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d10d      	bne.n	800af92 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	68db      	ldr	r3, [r3, #12]
 800af82:	021b      	lsls	r3, r3, #8
 800af84:	697a      	ldr	r2, [r7, #20]
 800af86:	4313      	orrs	r3, r2
 800af88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800af90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a1e      	ldr	r2, [pc, #120]	@ (800b010 <TIM_OC3_SetConfig+0x10c>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d013      	beq.n	800afc2 <TIM_OC3_SetConfig+0xbe>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a1d      	ldr	r2, [pc, #116]	@ (800b014 <TIM_OC3_SetConfig+0x110>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d00f      	beq.n	800afc2 <TIM_OC3_SetConfig+0xbe>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4a1d      	ldr	r2, [pc, #116]	@ (800b01c <TIM_OC3_SetConfig+0x118>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d00b      	beq.n	800afc2 <TIM_OC3_SetConfig+0xbe>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	4a1c      	ldr	r2, [pc, #112]	@ (800b020 <TIM_OC3_SetConfig+0x11c>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d007      	beq.n	800afc2 <TIM_OC3_SetConfig+0xbe>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	4a1b      	ldr	r2, [pc, #108]	@ (800b024 <TIM_OC3_SetConfig+0x120>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d003      	beq.n	800afc2 <TIM_OC3_SetConfig+0xbe>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	4a16      	ldr	r2, [pc, #88]	@ (800b018 <TIM_OC3_SetConfig+0x114>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d113      	bne.n	800afea <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800afc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800afd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	011b      	lsls	r3, r3, #4
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	4313      	orrs	r3, r2
 800afdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	699b      	ldr	r3, [r3, #24]
 800afe2:	011b      	lsls	r3, r3, #4
 800afe4:	693a      	ldr	r2, [r7, #16]
 800afe6:	4313      	orrs	r3, r2
 800afe8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	693a      	ldr	r2, [r7, #16]
 800afee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	68fa      	ldr	r2, [r7, #12]
 800aff4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	685a      	ldr	r2, [r3, #4]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	697a      	ldr	r2, [r7, #20]
 800b002:	621a      	str	r2, [r3, #32]
}
 800b004:	bf00      	nop
 800b006:	371c      	adds	r7, #28
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr
 800b010:	40012c00 	.word	0x40012c00
 800b014:	40013400 	.word	0x40013400
 800b018:	40015000 	.word	0x40015000
 800b01c:	40014000 	.word	0x40014000
 800b020:	40014400 	.word	0x40014400
 800b024:	40014800 	.word	0x40014800

0800b028 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b028:	b480      	push	{r7}
 800b02a:	b087      	sub	sp, #28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6a1b      	ldr	r3, [r3, #32]
 800b036:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6a1b      	ldr	r3, [r3, #32]
 800b03c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	69db      	ldr	r3, [r3, #28]
 800b04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b056:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b05a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b062:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	021b      	lsls	r3, r3, #8
 800b06a:	68fa      	ldr	r2, [r7, #12]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b076:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	031b      	lsls	r3, r3, #12
 800b07e:	697a      	ldr	r2, [r7, #20]
 800b080:	4313      	orrs	r3, r2
 800b082:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	4a2c      	ldr	r2, [pc, #176]	@ (800b138 <TIM_OC4_SetConfig+0x110>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d007      	beq.n	800b09c <TIM_OC4_SetConfig+0x74>
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	4a2b      	ldr	r2, [pc, #172]	@ (800b13c <TIM_OC4_SetConfig+0x114>)
 800b090:	4293      	cmp	r3, r2
 800b092:	d003      	beq.n	800b09c <TIM_OC4_SetConfig+0x74>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	4a2a      	ldr	r2, [pc, #168]	@ (800b140 <TIM_OC4_SetConfig+0x118>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d10d      	bne.n	800b0b8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	68db      	ldr	r3, [r3, #12]
 800b0a8:	031b      	lsls	r3, r3, #12
 800b0aa:	697a      	ldr	r2, [r7, #20]
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b0b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	4a1f      	ldr	r2, [pc, #124]	@ (800b138 <TIM_OC4_SetConfig+0x110>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d013      	beq.n	800b0e8 <TIM_OC4_SetConfig+0xc0>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	4a1e      	ldr	r2, [pc, #120]	@ (800b13c <TIM_OC4_SetConfig+0x114>)
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	d00f      	beq.n	800b0e8 <TIM_OC4_SetConfig+0xc0>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	4a1e      	ldr	r2, [pc, #120]	@ (800b144 <TIM_OC4_SetConfig+0x11c>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d00b      	beq.n	800b0e8 <TIM_OC4_SetConfig+0xc0>
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	4a1d      	ldr	r2, [pc, #116]	@ (800b148 <TIM_OC4_SetConfig+0x120>)
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d007      	beq.n	800b0e8 <TIM_OC4_SetConfig+0xc0>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	4a1c      	ldr	r2, [pc, #112]	@ (800b14c <TIM_OC4_SetConfig+0x124>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d003      	beq.n	800b0e8 <TIM_OC4_SetConfig+0xc0>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	4a17      	ldr	r2, [pc, #92]	@ (800b140 <TIM_OC4_SetConfig+0x118>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d113      	bne.n	800b110 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b0ee:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0f6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	695b      	ldr	r3, [r3, #20]
 800b0fc:	019b      	lsls	r3, r3, #6
 800b0fe:	693a      	ldr	r2, [r7, #16]
 800b100:	4313      	orrs	r3, r2
 800b102:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	699b      	ldr	r3, [r3, #24]
 800b108:	019b      	lsls	r3, r3, #6
 800b10a:	693a      	ldr	r2, [r7, #16]
 800b10c:	4313      	orrs	r3, r2
 800b10e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	693a      	ldr	r2, [r7, #16]
 800b114:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	68fa      	ldr	r2, [r7, #12]
 800b11a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	685a      	ldr	r2, [r3, #4]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	697a      	ldr	r2, [r7, #20]
 800b128:	621a      	str	r2, [r3, #32]
}
 800b12a:	bf00      	nop
 800b12c:	371c      	adds	r7, #28
 800b12e:	46bd      	mov	sp, r7
 800b130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b134:	4770      	bx	lr
 800b136:	bf00      	nop
 800b138:	40012c00 	.word	0x40012c00
 800b13c:	40013400 	.word	0x40013400
 800b140:	40015000 	.word	0x40015000
 800b144:	40014000 	.word	0x40014000
 800b148:	40014400 	.word	0x40014400
 800b14c:	40014800 	.word	0x40014800

0800b150 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b150:	b480      	push	{r7}
 800b152:	b087      	sub	sp, #28
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
 800b158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6a1b      	ldr	r3, [r3, #32]
 800b15e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6a1b      	ldr	r3, [r3, #32]
 800b164:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b17e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	68fa      	ldr	r2, [r7, #12]
 800b18a:	4313      	orrs	r3, r2
 800b18c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b194:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	689b      	ldr	r3, [r3, #8]
 800b19a:	041b      	lsls	r3, r3, #16
 800b19c:	693a      	ldr	r2, [r7, #16]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	4a19      	ldr	r2, [pc, #100]	@ (800b20c <TIM_OC5_SetConfig+0xbc>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d013      	beq.n	800b1d2 <TIM_OC5_SetConfig+0x82>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	4a18      	ldr	r2, [pc, #96]	@ (800b210 <TIM_OC5_SetConfig+0xc0>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d00f      	beq.n	800b1d2 <TIM_OC5_SetConfig+0x82>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a17      	ldr	r2, [pc, #92]	@ (800b214 <TIM_OC5_SetConfig+0xc4>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d00b      	beq.n	800b1d2 <TIM_OC5_SetConfig+0x82>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	4a16      	ldr	r2, [pc, #88]	@ (800b218 <TIM_OC5_SetConfig+0xc8>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d007      	beq.n	800b1d2 <TIM_OC5_SetConfig+0x82>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a15      	ldr	r2, [pc, #84]	@ (800b21c <TIM_OC5_SetConfig+0xcc>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d003      	beq.n	800b1d2 <TIM_OC5_SetConfig+0x82>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a14      	ldr	r2, [pc, #80]	@ (800b220 <TIM_OC5_SetConfig+0xd0>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d109      	bne.n	800b1e6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	695b      	ldr	r3, [r3, #20]
 800b1de:	021b      	lsls	r3, r3, #8
 800b1e0:	697a      	ldr	r2, [r7, #20]
 800b1e2:	4313      	orrs	r3, r2
 800b1e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	697a      	ldr	r2, [r7, #20]
 800b1ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	68fa      	ldr	r2, [r7, #12]
 800b1f0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	685a      	ldr	r2, [r3, #4]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	693a      	ldr	r2, [r7, #16]
 800b1fe:	621a      	str	r2, [r3, #32]
}
 800b200:	bf00      	nop
 800b202:	371c      	adds	r7, #28
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr
 800b20c:	40012c00 	.word	0x40012c00
 800b210:	40013400 	.word	0x40013400
 800b214:	40014000 	.word	0x40014000
 800b218:	40014400 	.word	0x40014400
 800b21c:	40014800 	.word	0x40014800
 800b220:	40015000 	.word	0x40015000

0800b224 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b224:	b480      	push	{r7}
 800b226:	b087      	sub	sp, #28
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6a1b      	ldr	r3, [r3, #32]
 800b232:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6a1b      	ldr	r3, [r3, #32]
 800b238:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	685b      	ldr	r3, [r3, #4]
 800b244:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b24a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b252:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	021b      	lsls	r3, r3, #8
 800b25e:	68fa      	ldr	r2, [r7, #12]
 800b260:	4313      	orrs	r3, r2
 800b262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b26a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	689b      	ldr	r3, [r3, #8]
 800b270:	051b      	lsls	r3, r3, #20
 800b272:	693a      	ldr	r2, [r7, #16]
 800b274:	4313      	orrs	r3, r2
 800b276:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	4a1a      	ldr	r2, [pc, #104]	@ (800b2e4 <TIM_OC6_SetConfig+0xc0>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d013      	beq.n	800b2a8 <TIM_OC6_SetConfig+0x84>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	4a19      	ldr	r2, [pc, #100]	@ (800b2e8 <TIM_OC6_SetConfig+0xc4>)
 800b284:	4293      	cmp	r3, r2
 800b286:	d00f      	beq.n	800b2a8 <TIM_OC6_SetConfig+0x84>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a18      	ldr	r2, [pc, #96]	@ (800b2ec <TIM_OC6_SetConfig+0xc8>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d00b      	beq.n	800b2a8 <TIM_OC6_SetConfig+0x84>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	4a17      	ldr	r2, [pc, #92]	@ (800b2f0 <TIM_OC6_SetConfig+0xcc>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d007      	beq.n	800b2a8 <TIM_OC6_SetConfig+0x84>
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4a16      	ldr	r2, [pc, #88]	@ (800b2f4 <TIM_OC6_SetConfig+0xd0>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d003      	beq.n	800b2a8 <TIM_OC6_SetConfig+0x84>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	4a15      	ldr	r2, [pc, #84]	@ (800b2f8 <TIM_OC6_SetConfig+0xd4>)
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d109      	bne.n	800b2bc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b2ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	695b      	ldr	r3, [r3, #20]
 800b2b4:	029b      	lsls	r3, r3, #10
 800b2b6:	697a      	ldr	r2, [r7, #20]
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	697a      	ldr	r2, [r7, #20]
 800b2c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	68fa      	ldr	r2, [r7, #12]
 800b2c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	685a      	ldr	r2, [r3, #4]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	693a      	ldr	r2, [r7, #16]
 800b2d4:	621a      	str	r2, [r3, #32]
}
 800b2d6:	bf00      	nop
 800b2d8:	371c      	adds	r7, #28
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr
 800b2e2:	bf00      	nop
 800b2e4:	40012c00 	.word	0x40012c00
 800b2e8:	40013400 	.word	0x40013400
 800b2ec:	40014000 	.word	0x40014000
 800b2f0:	40014400 	.word	0x40014400
 800b2f4:	40014800 	.word	0x40014800
 800b2f8:	40015000 	.word	0x40015000

0800b2fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b087      	sub	sp, #28
 800b300:	af00      	add	r7, sp, #0
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	60b9      	str	r1, [r7, #8]
 800b306:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	6a1b      	ldr	r3, [r3, #32]
 800b30c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	6a1b      	ldr	r3, [r3, #32]
 800b312:	f023 0201 	bic.w	r2, r3, #1
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	699b      	ldr	r3, [r3, #24]
 800b31e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	011b      	lsls	r3, r3, #4
 800b32c:	693a      	ldr	r2, [r7, #16]
 800b32e:	4313      	orrs	r3, r2
 800b330:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	f023 030a 	bic.w	r3, r3, #10
 800b338:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b33a:	697a      	ldr	r2, [r7, #20]
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	4313      	orrs	r3, r2
 800b340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	693a      	ldr	r2, [r7, #16]
 800b346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	697a      	ldr	r2, [r7, #20]
 800b34c:	621a      	str	r2, [r3, #32]
}
 800b34e:	bf00      	nop
 800b350:	371c      	adds	r7, #28
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr

0800b35a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b35a:	b480      	push	{r7}
 800b35c:	b087      	sub	sp, #28
 800b35e:	af00      	add	r7, sp, #0
 800b360:	60f8      	str	r0, [r7, #12]
 800b362:	60b9      	str	r1, [r7, #8]
 800b364:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	6a1b      	ldr	r3, [r3, #32]
 800b36a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6a1b      	ldr	r3, [r3, #32]
 800b370:	f023 0210 	bic.w	r2, r3, #16
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	699b      	ldr	r3, [r3, #24]
 800b37c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b384:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	031b      	lsls	r3, r3, #12
 800b38a:	693a      	ldr	r2, [r7, #16]
 800b38c:	4313      	orrs	r3, r2
 800b38e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b396:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	011b      	lsls	r3, r3, #4
 800b39c:	697a      	ldr	r2, [r7, #20]
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	693a      	ldr	r2, [r7, #16]
 800b3a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	697a      	ldr	r2, [r7, #20]
 800b3ac:	621a      	str	r2, [r3, #32]
}
 800b3ae:	bf00      	nop
 800b3b0:	371c      	adds	r7, #28
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b8:	4770      	bx	lr

0800b3ba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b3ba:	b480      	push	{r7}
 800b3bc:	b085      	sub	sp, #20
 800b3be:	af00      	add	r7, sp, #0
 800b3c0:	6078      	str	r0, [r7, #4]
 800b3c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	689b      	ldr	r3, [r3, #8]
 800b3c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b3d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b3d6:	683a      	ldr	r2, [r7, #0]
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	f043 0307 	orr.w	r3, r3, #7
 800b3e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	68fa      	ldr	r2, [r7, #12]
 800b3e6:	609a      	str	r2, [r3, #8]
}
 800b3e8:	bf00      	nop
 800b3ea:	3714      	adds	r7, #20
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr

0800b3f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b087      	sub	sp, #28
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	607a      	str	r2, [r7, #4]
 800b400:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	689b      	ldr	r3, [r3, #8]
 800b406:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b40e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	021a      	lsls	r2, r3, #8
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	431a      	orrs	r2, r3
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	4313      	orrs	r3, r2
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	4313      	orrs	r3, r2
 800b420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	697a      	ldr	r2, [r7, #20]
 800b426:	609a      	str	r2, [r3, #8]
}
 800b428:	bf00      	nop
 800b42a:	371c      	adds	r7, #28
 800b42c:	46bd      	mov	sp, r7
 800b42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b432:	4770      	bx	lr

0800b434 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b434:	b480      	push	{r7}
 800b436:	b087      	sub	sp, #28
 800b438:	af00      	add	r7, sp, #0
 800b43a:	60f8      	str	r0, [r7, #12]
 800b43c:	60b9      	str	r1, [r7, #8]
 800b43e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	f003 031f 	and.w	r3, r3, #31
 800b446:	2201      	movs	r2, #1
 800b448:	fa02 f303 	lsl.w	r3, r2, r3
 800b44c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6a1a      	ldr	r2, [r3, #32]
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	43db      	mvns	r3, r3
 800b456:	401a      	ands	r2, r3
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	6a1a      	ldr	r2, [r3, #32]
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	f003 031f 	and.w	r3, r3, #31
 800b466:	6879      	ldr	r1, [r7, #4]
 800b468:	fa01 f303 	lsl.w	r3, r1, r3
 800b46c:	431a      	orrs	r2, r3
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	621a      	str	r2, [r3, #32]
}
 800b472:	bf00      	nop
 800b474:	371c      	adds	r7, #28
 800b476:	46bd      	mov	sp, r7
 800b478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47c:	4770      	bx	lr
	...

0800b480 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800b480:	b480      	push	{r7}
 800b482:	b083      	sub	sp, #12
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4a26      	ldr	r2, [pc, #152]	@ (800b524 <TIM_ResetCallback+0xa4>)
 800b48c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	4a25      	ldr	r2, [pc, #148]	@ (800b528 <TIM_ResetCallback+0xa8>)
 800b494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4a24      	ldr	r2, [pc, #144]	@ (800b52c <TIM_ResetCallback+0xac>)
 800b49c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	4a23      	ldr	r2, [pc, #140]	@ (800b530 <TIM_ResetCallback+0xb0>)
 800b4a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	4a22      	ldr	r2, [pc, #136]	@ (800b534 <TIM_ResetCallback+0xb4>)
 800b4ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	4a21      	ldr	r2, [pc, #132]	@ (800b538 <TIM_ResetCallback+0xb8>)
 800b4b4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	4a20      	ldr	r2, [pc, #128]	@ (800b53c <TIM_ResetCallback+0xbc>)
 800b4bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	4a1f      	ldr	r2, [pc, #124]	@ (800b540 <TIM_ResetCallback+0xc0>)
 800b4c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	4a1e      	ldr	r2, [pc, #120]	@ (800b544 <TIM_ResetCallback+0xc4>)
 800b4cc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	4a1d      	ldr	r2, [pc, #116]	@ (800b548 <TIM_ResetCallback+0xc8>)
 800b4d4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	4a1c      	ldr	r2, [pc, #112]	@ (800b54c <TIM_ResetCallback+0xcc>)
 800b4dc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	4a1b      	ldr	r2, [pc, #108]	@ (800b550 <TIM_ResetCallback+0xd0>)
 800b4e4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	4a1a      	ldr	r2, [pc, #104]	@ (800b554 <TIM_ResetCallback+0xd4>)
 800b4ec:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	4a19      	ldr	r2, [pc, #100]	@ (800b558 <TIM_ResetCallback+0xd8>)
 800b4f4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	4a18      	ldr	r2, [pc, #96]	@ (800b55c <TIM_ResetCallback+0xdc>)
 800b4fc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	4a17      	ldr	r2, [pc, #92]	@ (800b560 <TIM_ResetCallback+0xe0>)
 800b504:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	4a16      	ldr	r2, [pc, #88]	@ (800b564 <TIM_ResetCallback+0xe4>)
 800b50c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	4a15      	ldr	r2, [pc, #84]	@ (800b568 <TIM_ResetCallback+0xe8>)
 800b514:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800b518:	bf00      	nop
 800b51a:	370c      	adds	r7, #12
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr
 800b524:	08004581 	.word	0x08004581
 800b528:	0800a7cd 	.word	0x0800a7cd
 800b52c:	0800a845 	.word	0x0800a845
 800b530:	0800a859 	.word	0x0800a859
 800b534:	0800a7f5 	.word	0x0800a7f5
 800b538:	0800a809 	.word	0x0800a809
 800b53c:	0800a7e1 	.word	0x0800a7e1
 800b540:	0800a81d 	.word	0x0800a81d
 800b544:	0800a831 	.word	0x0800a831
 800b548:	0800a86d 	.word	0x0800a86d
 800b54c:	0800b7c1 	.word	0x0800b7c1
 800b550:	0800b7d5 	.word	0x0800b7d5
 800b554:	0800b7e9 	.word	0x0800b7e9
 800b558:	0800b7fd 	.word	0x0800b7fd
 800b55c:	0800b811 	.word	0x0800b811
 800b560:	0800b825 	.word	0x0800b825
 800b564:	0800b839 	.word	0x0800b839
 800b568:	0800b84d 	.word	0x0800b84d

0800b56c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b085      	sub	sp, #20
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
 800b574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b57c:	2b01      	cmp	r3, #1
 800b57e:	d101      	bne.n	800b584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b580:	2302      	movs	r3, #2
 800b582:	e074      	b.n	800b66e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2201      	movs	r2, #1
 800b588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2202      	movs	r2, #2
 800b590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a34      	ldr	r2, [pc, #208]	@ (800b67c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d009      	beq.n	800b5c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a33      	ldr	r2, [pc, #204]	@ (800b680 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d004      	beq.n	800b5c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a31      	ldr	r2, [pc, #196]	@ (800b684 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d108      	bne.n	800b5d4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b5c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	68fa      	ldr	r2, [r7, #12]
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b5da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	68fa      	ldr	r2, [r7, #12]
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	68fa      	ldr	r2, [r7, #12]
 800b5f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4a21      	ldr	r2, [pc, #132]	@ (800b67c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d022      	beq.n	800b642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b604:	d01d      	beq.n	800b642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4a1f      	ldr	r2, [pc, #124]	@ (800b688 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d018      	beq.n	800b642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4a1d      	ldr	r2, [pc, #116]	@ (800b68c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d013      	beq.n	800b642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	4a1c      	ldr	r2, [pc, #112]	@ (800b690 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b620:	4293      	cmp	r3, r2
 800b622:	d00e      	beq.n	800b642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4a15      	ldr	r2, [pc, #84]	@ (800b680 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d009      	beq.n	800b642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a18      	ldr	r2, [pc, #96]	@ (800b694 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d004      	beq.n	800b642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4a11      	ldr	r2, [pc, #68]	@ (800b684 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d10c      	bne.n	800b65c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b648:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	689b      	ldr	r3, [r3, #8]
 800b64e:	68ba      	ldr	r2, [r7, #8]
 800b650:	4313      	orrs	r3, r2
 800b652:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	68ba      	ldr	r2, [r7, #8]
 800b65a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2201      	movs	r2, #1
 800b660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2200      	movs	r2, #0
 800b668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b66c:	2300      	movs	r3, #0
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3714      	adds	r7, #20
 800b672:	46bd      	mov	sp, r7
 800b674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b678:	4770      	bx	lr
 800b67a:	bf00      	nop
 800b67c:	40012c00 	.word	0x40012c00
 800b680:	40013400 	.word	0x40013400
 800b684:	40015000 	.word	0x40015000
 800b688:	40000400 	.word	0x40000400
 800b68c:	40000800 	.word	0x40000800
 800b690:	40000c00 	.word	0x40000c00
 800b694:	40014000 	.word	0x40014000

0800b698 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b698:	b480      	push	{r7}
 800b69a:	b085      	sub	sp, #20
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	d101      	bne.n	800b6b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b6b0:	2302      	movs	r3, #2
 800b6b2:	e078      	b.n	800b7a6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	68db      	ldr	r3, [r3, #12]
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	685b      	ldr	r3, [r3, #4]
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	4313      	orrs	r3, r2
 800b700:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	695b      	ldr	r3, [r3, #20]
 800b70c:	4313      	orrs	r3, r2
 800b70e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b71a:	4313      	orrs	r3, r2
 800b71c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	699b      	ldr	r3, [r3, #24]
 800b728:	041b      	lsls	r3, r3, #16
 800b72a:	4313      	orrs	r3, r2
 800b72c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	69db      	ldr	r3, [r3, #28]
 800b738:	4313      	orrs	r3, r2
 800b73a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a1c      	ldr	r2, [pc, #112]	@ (800b7b4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d009      	beq.n	800b75a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4a1b      	ldr	r2, [pc, #108]	@ (800b7b8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b74c:	4293      	cmp	r3, r2
 800b74e:	d004      	beq.n	800b75a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	4a19      	ldr	r2, [pc, #100]	@ (800b7bc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b756:	4293      	cmp	r3, r2
 800b758:	d11c      	bne.n	800b794 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b764:	051b      	lsls	r3, r3, #20
 800b766:	4313      	orrs	r3, r2
 800b768:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	6a1b      	ldr	r3, [r3, #32]
 800b774:	4313      	orrs	r3, r2
 800b776:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b782:	4313      	orrs	r3, r2
 800b784:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b790:	4313      	orrs	r3, r2
 800b792:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	68fa      	ldr	r2, [r7, #12]
 800b79a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2200      	movs	r2, #0
 800b7a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b7a4:	2300      	movs	r3, #0
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	3714      	adds	r7, #20
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr
 800b7b2:	bf00      	nop
 800b7b4:	40012c00 	.word	0x40012c00
 800b7b8:	40013400 	.word	0x40013400
 800b7bc:	40015000 	.word	0x40015000

0800b7c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	b083      	sub	sp, #12
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b7c8:	bf00      	nop
 800b7ca:	370c      	adds	r7, #12
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b083      	sub	sp, #12
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800b7dc:	bf00      	nop
 800b7de:	370c      	adds	r7, #12
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e6:	4770      	bx	lr

0800b7e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b083      	sub	sp, #12
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b7f0:	bf00      	nop
 800b7f2:	370c      	adds	r7, #12
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fa:	4770      	bx	lr

0800b7fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b083      	sub	sp, #12
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b804:	bf00      	nop
 800b806:	370c      	adds	r7, #12
 800b808:	46bd      	mov	sp, r7
 800b80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80e:	4770      	bx	lr

0800b810 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b810:	b480      	push	{r7}
 800b812:	b083      	sub	sp, #12
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b818:	bf00      	nop
 800b81a:	370c      	adds	r7, #12
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr

0800b824 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b824:	b480      	push	{r7}
 800b826:	b083      	sub	sp, #12
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b82c:	bf00      	nop
 800b82e:	370c      	adds	r7, #12
 800b830:	46bd      	mov	sp, r7
 800b832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b836:	4770      	bx	lr

0800b838 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b838:	b480      	push	{r7}
 800b83a:	b083      	sub	sp, #12
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b840:	bf00      	nop
 800b842:	370c      	adds	r7, #12
 800b844:	46bd      	mov	sp, r7
 800b846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84a:	4770      	bx	lr

0800b84c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b854:	bf00      	nop
 800b856:	370c      	adds	r7, #12
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr

0800b860 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b082      	sub	sp, #8
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d101      	bne.n	800b872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b86e:	2301      	movs	r3, #1
 800b870:	e050      	b.n	800b914 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d114      	bne.n	800b8a6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2200      	movs	r2, #0
 800b880:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800b884:	6878      	ldr	r0, [r7, #4]
 800b886:	f000 fddb 	bl	800c440 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b890:	2b00      	cmp	r3, #0
 800b892:	d103      	bne.n	800b89c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	4a21      	ldr	r2, [pc, #132]	@ (800b91c <HAL_UART_Init+0xbc>)
 800b898:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	2224      	movs	r2, #36	@ 0x24
 800b8aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	681a      	ldr	r2, [r3, #0]
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	f022 0201 	bic.w	r2, r2, #1
 800b8bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d002      	beq.n	800b8cc <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f001 f908 	bl	800cadc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b8cc:	6878      	ldr	r0, [r7, #4]
 800b8ce:	f000 fe09 	bl	800c4e4 <UART_SetConfig>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	2b01      	cmp	r3, #1
 800b8d6:	d101      	bne.n	800b8dc <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800b8d8:	2301      	movs	r3, #1
 800b8da:	e01b      	b.n	800b914 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	685a      	ldr	r2, [r3, #4]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b8ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	689a      	ldr	r2, [r3, #8]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b8fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f042 0201 	orr.w	r2, r2, #1
 800b90a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f001 f987 	bl	800cc20 <UART_CheckIdleState>
 800b912:	4603      	mov	r3, r0
}
 800b914:	4618      	mov	r0, r3
 800b916:	3708      	adds	r7, #8
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}
 800b91c:	08005d35 	.word	0x08005d35

0800b920 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800b920:	b480      	push	{r7}
 800b922:	b087      	sub	sp, #28
 800b924:	af00      	add	r7, sp, #0
 800b926:	60f8      	str	r0, [r7, #12]
 800b928:	460b      	mov	r3, r1
 800b92a:	607a      	str	r2, [r7, #4]
 800b92c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b92e:	2300      	movs	r3, #0
 800b930:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d109      	bne.n	800b94c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b93e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800b948:	2301      	movs	r3, #1
 800b94a:	e09c      	b.n	800ba86 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b952:	2b20      	cmp	r3, #32
 800b954:	d16c      	bne.n	800ba30 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800b956:	7afb      	ldrb	r3, [r7, #11]
 800b958:	2b0c      	cmp	r3, #12
 800b95a:	d85e      	bhi.n	800ba1a <HAL_UART_RegisterCallback+0xfa>
 800b95c:	a201      	add	r2, pc, #4	@ (adr r2, 800b964 <HAL_UART_RegisterCallback+0x44>)
 800b95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b962:	bf00      	nop
 800b964:	0800b999 	.word	0x0800b999
 800b968:	0800b9a3 	.word	0x0800b9a3
 800b96c:	0800b9ad 	.word	0x0800b9ad
 800b970:	0800b9b7 	.word	0x0800b9b7
 800b974:	0800b9c1 	.word	0x0800b9c1
 800b978:	0800b9cb 	.word	0x0800b9cb
 800b97c:	0800b9d5 	.word	0x0800b9d5
 800b980:	0800b9df 	.word	0x0800b9df
 800b984:	0800b9e9 	.word	0x0800b9e9
 800b988:	0800b9f3 	.word	0x0800b9f3
 800b98c:	0800b9fd 	.word	0x0800b9fd
 800b990:	0800ba07 	.word	0x0800ba07
 800b994:	0800ba11 	.word	0x0800ba11
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800b9a0:	e070      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	687a      	ldr	r2, [r7, #4]
 800b9a6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800b9aa:	e06b      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800b9b4:	e066      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800b9be:	e061      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	687a      	ldr	r2, [r7, #4]
 800b9c4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800b9c8:	e05c      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	687a      	ldr	r2, [r7, #4]
 800b9ce:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800b9d2:	e057      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800b9dc:	e052      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800b9e6:	e04d      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	687a      	ldr	r2, [r7, #4]
 800b9ec:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800b9f0:	e048      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	687a      	ldr	r2, [r7, #4]
 800b9f6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800b9fa:	e043      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	687a      	ldr	r2, [r7, #4]
 800ba00:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800ba04:	e03e      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	687a      	ldr	r2, [r7, #4]
 800ba0a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800ba0e:	e039      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	687a      	ldr	r2, [r7, #4]
 800ba14:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800ba18:	e034      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba20:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	75fb      	strb	r3, [r7, #23]
        break;
 800ba2e:	e029      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d11a      	bne.n	800ba70 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800ba3a:	7afb      	ldrb	r3, [r7, #11]
 800ba3c:	2b0b      	cmp	r3, #11
 800ba3e:	d002      	beq.n	800ba46 <HAL_UART_RegisterCallback+0x126>
 800ba40:	2b0c      	cmp	r3, #12
 800ba42:	d005      	beq.n	800ba50 <HAL_UART_RegisterCallback+0x130>
 800ba44:	e009      	b.n	800ba5a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	687a      	ldr	r2, [r7, #4]
 800ba4a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800ba4e:	e019      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800ba58:	e014      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba60:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	75fb      	strb	r3, [r7, #23]
        break;
 800ba6e:	e009      	b.n	800ba84 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800ba80:	2301      	movs	r3, #1
 800ba82:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ba84:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	371c      	adds	r7, #28
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba90:	4770      	bx	lr
 800ba92:	bf00      	nop

0800ba94 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b08a      	sub	sp, #40	@ 0x28
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	4613      	mov	r3, r2
 800baa0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baa8:	2b20      	cmp	r3, #32
 800baaa:	d167      	bne.n	800bb7c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d002      	beq.n	800bab8 <HAL_UART_Transmit_DMA+0x24>
 800bab2:	88fb      	ldrh	r3, [r7, #6]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d101      	bne.n	800babc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800bab8:	2301      	movs	r3, #1
 800baba:	e060      	b.n	800bb7e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	68ba      	ldr	r2, [r7, #8]
 800bac0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	88fa      	ldrh	r2, [r7, #6]
 800bac6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	88fa      	ldrh	r2, [r7, #6]
 800bace:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	2221      	movs	r2, #33	@ 0x21
 800bade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d028      	beq.n	800bb3c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800baee:	4a26      	ldr	r2, [pc, #152]	@ (800bb88 <HAL_UART_Transmit_DMA+0xf4>)
 800baf0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800baf6:	4a25      	ldr	r2, [pc, #148]	@ (800bb8c <HAL_UART_Transmit_DMA+0xf8>)
 800baf8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bafe:	4a24      	ldr	r2, [pc, #144]	@ (800bb90 <HAL_UART_Transmit_DMA+0xfc>)
 800bb00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb06:	2200      	movs	r2, #0
 800bb08:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb12:	4619      	mov	r1, r3
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	3328      	adds	r3, #40	@ 0x28
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	88fb      	ldrh	r3, [r7, #6]
 800bb1e:	f7fc f933 	bl	8007d88 <HAL_DMA_Start_IT>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d009      	beq.n	800bb3c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2210      	movs	r2, #16
 800bb2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	2220      	movs	r2, #32
 800bb34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800bb38:	2301      	movs	r3, #1
 800bb3a:	e020      	b.n	800bb7e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	2240      	movs	r2, #64	@ 0x40
 800bb42:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	3308      	adds	r3, #8
 800bb4a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	e853 3f00 	ldrex	r3, [r3]
 800bb52:	613b      	str	r3, [r7, #16]
   return(result);
 800bb54:	693b      	ldr	r3, [r7, #16]
 800bb56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb5a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	3308      	adds	r3, #8
 800bb62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb64:	623a      	str	r2, [r7, #32]
 800bb66:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb68:	69f9      	ldr	r1, [r7, #28]
 800bb6a:	6a3a      	ldr	r2, [r7, #32]
 800bb6c:	e841 2300 	strex	r3, r2, [r1]
 800bb70:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb72:	69bb      	ldr	r3, [r7, #24]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d1e5      	bne.n	800bb44 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	e000      	b.n	800bb7e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800bb7c:	2302      	movs	r3, #2
  }
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3728      	adds	r7, #40	@ 0x28
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	0800d0eb 	.word	0x0800d0eb
 800bb8c:	0800d189 	.word	0x0800d189
 800bb90:	0800d323 	.word	0x0800d323

0800bb94 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b08a      	sub	sp, #40	@ 0x28
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	60f8      	str	r0, [r7, #12]
 800bb9c:	60b9      	str	r1, [r7, #8]
 800bb9e:	4613      	mov	r3, r2
 800bba0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bba8:	2b20      	cmp	r3, #32
 800bbaa:	d137      	bne.n	800bc1c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d002      	beq.n	800bbb8 <HAL_UART_Receive_DMA+0x24>
 800bbb2:	88fb      	ldrh	r3, [r7, #6]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d101      	bne.n	800bbbc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	e030      	b.n	800bc1e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	4a18      	ldr	r2, [pc, #96]	@ (800bc28 <HAL_UART_Receive_DMA+0x94>)
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	d01f      	beq.n	800bc0c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	685b      	ldr	r3, [r3, #4]
 800bbd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d018      	beq.n	800bc0c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbe0:	697b      	ldr	r3, [r7, #20]
 800bbe2:	e853 3f00 	ldrex	r3, [r3]
 800bbe6:	613b      	str	r3, [r7, #16]
   return(result);
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bbee:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf8:	623b      	str	r3, [r7, #32]
 800bbfa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbfc:	69f9      	ldr	r1, [r7, #28]
 800bbfe:	6a3a      	ldr	r2, [r7, #32]
 800bc00:	e841 2300 	strex	r3, r2, [r1]
 800bc04:	61bb      	str	r3, [r7, #24]
   return(result);
 800bc06:	69bb      	ldr	r3, [r7, #24]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d1e6      	bne.n	800bbda <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bc0c:	88fb      	ldrh	r3, [r7, #6]
 800bc0e:	461a      	mov	r2, r3
 800bc10:	68b9      	ldr	r1, [r7, #8]
 800bc12:	68f8      	ldr	r0, [r7, #12]
 800bc14:	f001 f91c 	bl	800ce50 <UART_Start_Receive_DMA>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	e000      	b.n	800bc1e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bc1c:	2302      	movs	r3, #2
  }
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3728      	adds	r7, #40	@ 0x28
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	40008000 	.word	0x40008000

0800bc2c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b0ba      	sub	sp, #232	@ 0xe8
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	69db      	ldr	r3, [r3, #28]
 800bc3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	689b      	ldr	r3, [r3, #8]
 800bc4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bc52:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800bc56:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bc5a:	4013      	ands	r3, r2
 800bc5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800bc60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d11b      	bne.n	800bca0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bc68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc6c:	f003 0320 	and.w	r3, r3, #32
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d015      	beq.n	800bca0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bc74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc78:	f003 0320 	and.w	r3, r3, #32
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d105      	bne.n	800bc8c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bc80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bc84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d009      	beq.n	800bca0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	f000 8312 	beq.w	800c2ba <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	4798      	blx	r3
      }
      return;
 800bc9e:	e30c      	b.n	800c2ba <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bca0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	f000 8129 	beq.w	800befc <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bcaa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bcae:	4b90      	ldr	r3, [pc, #576]	@ (800bef0 <HAL_UART_IRQHandler+0x2c4>)
 800bcb0:	4013      	ands	r3, r2
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d106      	bne.n	800bcc4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800bcb6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800bcba:	4b8e      	ldr	r3, [pc, #568]	@ (800bef4 <HAL_UART_IRQHandler+0x2c8>)
 800bcbc:	4013      	ands	r3, r2
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	f000 811c 	beq.w	800befc <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bcc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bcc8:	f003 0301 	and.w	r3, r3, #1
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d011      	beq.n	800bcf4 <HAL_UART_IRQHandler+0xc8>
 800bcd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bcd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d00b      	beq.n	800bcf4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	2201      	movs	r2, #1
 800bce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcea:	f043 0201 	orr.w	r2, r3, #1
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bcf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bcf8:	f003 0302 	and.w	r3, r3, #2
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d011      	beq.n	800bd24 <HAL_UART_IRQHandler+0xf8>
 800bd00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bd04:	f003 0301 	and.w	r3, r3, #1
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d00b      	beq.n	800bd24 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	2202      	movs	r2, #2
 800bd12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd1a:	f043 0204 	orr.w	r2, r3, #4
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd28:	f003 0304 	and.w	r3, r3, #4
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d011      	beq.n	800bd54 <HAL_UART_IRQHandler+0x128>
 800bd30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bd34:	f003 0301 	and.w	r3, r3, #1
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d00b      	beq.n	800bd54 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	2204      	movs	r2, #4
 800bd42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd4a:	f043 0202 	orr.w	r2, r3, #2
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bd54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd58:	f003 0308 	and.w	r3, r3, #8
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d017      	beq.n	800bd90 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bd60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd64:	f003 0320 	and.w	r3, r3, #32
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d105      	bne.n	800bd78 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bd6c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bd70:	4b5f      	ldr	r3, [pc, #380]	@ (800bef0 <HAL_UART_IRQHandler+0x2c4>)
 800bd72:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d00b      	beq.n	800bd90 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	2208      	movs	r2, #8
 800bd7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd86:	f043 0208 	orr.w	r2, r3, #8
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bd90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d012      	beq.n	800bdc2 <HAL_UART_IRQHandler+0x196>
 800bd9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bda0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d00c      	beq.n	800bdc2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bdb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdb8:	f043 0220 	orr.w	r2, r3, #32
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	f000 8278 	beq.w	800c2be <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bdce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bdd2:	f003 0320 	and.w	r3, r3, #32
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d013      	beq.n	800be02 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bdda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bdde:	f003 0320 	and.w	r3, r3, #32
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d105      	bne.n	800bdf2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bde6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bdea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d007      	beq.n	800be02 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d003      	beq.n	800be02 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bdfe:	6878      	ldr	r0, [r7, #4]
 800be00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be08:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	689b      	ldr	r3, [r3, #8]
 800be12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be16:	2b40      	cmp	r3, #64	@ 0x40
 800be18:	d005      	beq.n	800be26 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800be1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800be1e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be22:	2b00      	cmp	r3, #0
 800be24:	d058      	beq.n	800bed8 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f001 f8f9 	bl	800d01e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	689b      	ldr	r3, [r3, #8]
 800be32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be36:	2b40      	cmp	r3, #64	@ 0x40
 800be38:	d148      	bne.n	800becc <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	3308      	adds	r3, #8
 800be40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800be48:	e853 3f00 	ldrex	r3, [r3]
 800be4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800be50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800be54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800be58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	3308      	adds	r3, #8
 800be62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800be66:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800be6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800be72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800be76:	e841 2300 	strex	r3, r2, [r1]
 800be7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800be7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d1d9      	bne.n	800be3a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d017      	beq.n	800bec0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be96:	4a18      	ldr	r2, [pc, #96]	@ (800bef8 <HAL_UART_IRQHandler+0x2cc>)
 800be98:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bea0:	4618      	mov	r0, r3
 800bea2:	f7fc f845 	bl	8007f30 <HAL_DMA_Abort_IT>
 800bea6:	4603      	mov	r3, r0
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d01f      	beq.n	800beec <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800beb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beb4:	687a      	ldr	r2, [r7, #4]
 800beb6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800beba:	4610      	mov	r0, r2
 800bebc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bebe:	e015      	b.n	800beec <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800beca:	e00f      	b.n	800beec <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bed6:	e009      	b.n	800beec <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2200      	movs	r2, #0
 800bee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800beea:	e1e8      	b.n	800c2be <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800beec:	bf00      	nop
    return;
 800beee:	e1e6      	b.n	800c2be <HAL_UART_IRQHandler+0x692>
 800bef0:	10000001 	.word	0x10000001
 800bef4:	04000120 	.word	0x04000120
 800bef8:	0800d3a7 	.word	0x0800d3a7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	f040 8176 	bne.w	800c1f2 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bf06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf0a:	f003 0310 	and.w	r3, r3, #16
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	f000 816f 	beq.w	800c1f2 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bf14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf18:	f003 0310 	and.w	r3, r3, #16
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	f000 8168 	beq.w	800c1f2 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	2210      	movs	r2, #16
 800bf28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	689b      	ldr	r3, [r3, #8]
 800bf30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf34:	2b40      	cmp	r3, #64	@ 0x40
 800bf36:	f040 80dc 	bne.w	800c0f2 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bf48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	f000 80b1 	beq.w	800c0b4 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bf58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	f080 80a9 	bcs.w	800c0b4 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bf68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f003 0320 	and.w	r3, r3, #32
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f040 8087 	bne.w	800c08e <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bf8c:	e853 3f00 	ldrex	r3, [r3]
 800bf90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bf94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bf98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	461a      	mov	r2, r3
 800bfa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bfaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bfae:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bfb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bfba:	e841 2300 	strex	r3, r2, [r1]
 800bfbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bfc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d1da      	bne.n	800bf80 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	3308      	adds	r3, #8
 800bfd0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bfd4:	e853 3f00 	ldrex	r3, [r3]
 800bfd8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bfda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bfdc:	f023 0301 	bic.w	r3, r3, #1
 800bfe0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	3308      	adds	r3, #8
 800bfea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bfee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bff2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bff4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bff6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bffa:	e841 2300 	strex	r3, r2, [r1]
 800bffe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c000:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c002:	2b00      	cmp	r3, #0
 800c004:	d1e1      	bne.n	800bfca <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	3308      	adds	r3, #8
 800c00c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c00e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c010:	e853 3f00 	ldrex	r3, [r3]
 800c014:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c018:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c01c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	3308      	adds	r3, #8
 800c026:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c02a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c02c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c02e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c030:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c032:	e841 2300 	strex	r3, r2, [r1]
 800c036:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c038:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d1e3      	bne.n	800c006 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2220      	movs	r2, #32
 800c042:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2200      	movs	r2, #0
 800c04a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c052:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c054:	e853 3f00 	ldrex	r3, [r3]
 800c058:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c05a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c05c:	f023 0310 	bic.w	r3, r3, #16
 800c060:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	461a      	mov	r2, r3
 800c06a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c06e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c070:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c072:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c074:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c076:	e841 2300 	strex	r3, r2, [r1]
 800c07a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c07c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d1e4      	bne.n	800c04c <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fb fef8 	bl	8007e7e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2202      	movs	r2, #2
 800c092:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c09a:	687a      	ldr	r2, [r7, #4]
 800c09c:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800c0a6:	b292      	uxth	r2, r2
 800c0a8:	1a8a      	subs	r2, r1, r2
 800c0aa:	b292      	uxth	r2, r2
 800c0ac:	4611      	mov	r1, r2
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c0b2:	e106      	b.n	800c2c2 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c0ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	f040 80ff 	bne.w	800c2c2 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f003 0320 	and.w	r3, r3, #32
 800c0d2:	2b20      	cmp	r3, #32
 800c0d4:	f040 80f5 	bne.w	800c2c2 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2202      	movs	r2, #2
 800c0dc:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c0e4:	687a      	ldr	r2, [r7, #4]
 800c0e6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800c0ea:	4611      	mov	r1, r2
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	4798      	blx	r3
      return;
 800c0f0:	e0e7      	b.n	800c2c2 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c0fe:	b29b      	uxth	r3, r3
 800c100:	1ad3      	subs	r3, r2, r3
 800c102:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c10c:	b29b      	uxth	r3, r3
 800c10e:	2b00      	cmp	r3, #0
 800c110:	f000 80d9 	beq.w	800c2c6 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800c114:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c118:	2b00      	cmp	r3, #0
 800c11a:	f000 80d4 	beq.w	800c2c6 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c126:	e853 3f00 	ldrex	r3, [r3]
 800c12a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c12c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c12e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c132:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	461a      	mov	r2, r3
 800c13c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c140:	647b      	str	r3, [r7, #68]	@ 0x44
 800c142:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c144:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c146:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c148:	e841 2300 	strex	r3, r2, [r1]
 800c14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c14e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c150:	2b00      	cmp	r3, #0
 800c152:	d1e4      	bne.n	800c11e <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	3308      	adds	r3, #8
 800c15a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15e:	e853 3f00 	ldrex	r3, [r3]
 800c162:	623b      	str	r3, [r7, #32]
   return(result);
 800c164:	6a3b      	ldr	r3, [r7, #32]
 800c166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c16a:	f023 0301 	bic.w	r3, r3, #1
 800c16e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	3308      	adds	r3, #8
 800c178:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c17c:	633a      	str	r2, [r7, #48]	@ 0x30
 800c17e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c180:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c184:	e841 2300 	strex	r3, r2, [r1]
 800c188:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c18a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d1e1      	bne.n	800c154 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2220      	movs	r2, #32
 800c194:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2200      	movs	r2, #0
 800c19c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	e853 3f00 	ldrex	r3, [r3]
 800c1b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f023 0310 	bic.w	r3, r3, #16
 800c1b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c1c6:	61fb      	str	r3, [r7, #28]
 800c1c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ca:	69b9      	ldr	r1, [r7, #24]
 800c1cc:	69fa      	ldr	r2, [r7, #28]
 800c1ce:	e841 2300 	strex	r3, r2, [r1]
 800c1d2:	617b      	str	r3, [r7, #20]
   return(result);
 800c1d4:	697b      	ldr	r3, [r7, #20]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d1e4      	bne.n	800c1a4 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2202      	movs	r2, #2
 800c1de:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c1e6:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800c1ea:	4611      	mov	r1, r2
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c1f0:	e069      	b.n	800c2c6 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c1f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d010      	beq.n	800c220 <HAL_UART_IRQHandler+0x5f4>
 800c1fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c206:	2b00      	cmp	r3, #0
 800c208:	d00a      	beq.n	800c220 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c212:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c21e:	e055      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d014      	beq.n	800c256 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c22c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c234:	2b00      	cmp	r3, #0
 800c236:	d105      	bne.n	800c244 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c23c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c240:	2b00      	cmp	r3, #0
 800c242:	d008      	beq.n	800c256 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d03e      	beq.n	800c2ca <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c250:	6878      	ldr	r0, [r7, #4]
 800c252:	4798      	blx	r3
    }
    return;
 800c254:	e039      	b.n	800c2ca <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c25a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d009      	beq.n	800c276 <HAL_UART_IRQHandler+0x64a>
 800c262:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d003      	beq.n	800c276 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f001 f8ad 	bl	800d3ce <UART_EndTransmit_IT>
    return;
 800c274:	e02a      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c27a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d00b      	beq.n	800c29a <HAL_UART_IRQHandler+0x66e>
 800c282:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c286:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d005      	beq.n	800c29a <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c298:	e018      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c29a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c29e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d012      	beq.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
 800c2a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	da0e      	bge.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c2b8:	e008      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
      return;
 800c2ba:	bf00      	nop
 800c2bc:	e006      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
    return;
 800c2be:	bf00      	nop
 800c2c0:	e004      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
      return;
 800c2c2:	bf00      	nop
 800c2c4:	e002      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
      return;
 800c2c6:	bf00      	nop
 800c2c8:	e000      	b.n	800c2cc <HAL_UART_IRQHandler+0x6a0>
    return;
 800c2ca:	bf00      	nop
  }
}
 800c2cc:	37e8      	adds	r7, #232	@ 0xe8
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}
 800c2d2:	bf00      	nop

0800c2d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b083      	sub	sp, #12
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c2dc:	bf00      	nop
 800c2de:	370c      	adds	r7, #12
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e6:	4770      	bx	lr

0800c2e8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b083      	sub	sp, #12
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c2f0:	bf00      	nop
 800c2f2:	370c      	adds	r7, #12
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fa:	4770      	bx	lr

0800c2fc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b083      	sub	sp, #12
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c304:	bf00      	nop
 800c306:	370c      	adds	r7, #12
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c310:	b480      	push	{r7}
 800c312:	b083      	sub	sp, #12
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c318:	bf00      	nop
 800c31a:	370c      	adds	r7, #12
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr

0800c324 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800c32c:	bf00      	nop
 800c32e:	370c      	adds	r7, #12
 800c330:	46bd      	mov	sp, r7
 800c332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c336:	4770      	bx	lr

0800c338 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800c338:	b480      	push	{r7}
 800c33a:	b083      	sub	sp, #12
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800c340:	bf00      	nop
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800c354:	bf00      	nop
 800c356:	370c      	adds	r7, #12
 800c358:	46bd      	mov	sp, r7
 800c35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35e:	4770      	bx	lr

0800c360 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c360:	b480      	push	{r7}
 800c362:	b083      	sub	sp, #12
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
 800c368:	460b      	mov	r3, r1
 800c36a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c36c:	bf00      	nop
 800c36e:	370c      	adds	r7, #12
 800c370:	46bd      	mov	sp, r7
 800c372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c376:	4770      	bx	lr

0800c378 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800c378:	b480      	push	{r7}
 800c37a:	b083      	sub	sp, #12
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
 800c380:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4a09      	ldr	r2, [pc, #36]	@ (800c3ac <HAL_UART_ReceiverTimeout_Config+0x34>)
 800c388:	4293      	cmp	r3, r2
 800c38a:	d009      	beq.n	800c3a0 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	695b      	ldr	r3, [r3, #20]
 800c392:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	683a      	ldr	r2, [r7, #0]
 800c39c:	430a      	orrs	r2, r1
 800c39e:	615a      	str	r2, [r3, #20]
  }
}
 800c3a0:	bf00      	nop
 800c3a2:	370c      	adds	r7, #12
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3aa:	4770      	bx	lr
 800c3ac:	40008000 	.word	0x40008000

0800c3b0 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b083      	sub	sp, #12
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	4a18      	ldr	r2, [pc, #96]	@ (800c420 <HAL_UART_EnableReceiverTimeout+0x70>)
 800c3be:	4293      	cmp	r3, r2
 800c3c0:	d027      	beq.n	800c412 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3c8:	2b20      	cmp	r3, #32
 800c3ca:	d120      	bne.n	800c40e <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c3d2:	2b01      	cmp	r3, #1
 800c3d4:	d101      	bne.n	800c3da <HAL_UART_EnableReceiverTimeout+0x2a>
 800c3d6:	2302      	movs	r3, #2
 800c3d8:	e01c      	b.n	800c414 <HAL_UART_EnableReceiverTimeout+0x64>
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2201      	movs	r2, #1
 800c3de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2224      	movs	r2, #36	@ 0x24
 800c3e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	685a      	ldr	r2, [r3, #4]
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800c3f8:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2220      	movs	r2, #32
 800c3fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	2200      	movs	r2, #0
 800c406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800c40a:	2300      	movs	r3, #0
 800c40c:	e002      	b.n	800c414 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800c40e:	2302      	movs	r3, #2
 800c410:	e000      	b.n	800c414 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800c412:	2301      	movs	r3, #1
  }
}
 800c414:	4618      	mov	r0, r3
 800c416:	370c      	adds	r7, #12
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr
 800c420:	40008000 	.word	0x40008000

0800c424 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800c424:	b480      	push	{r7}
 800c426:	b083      	sub	sp, #12
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800c432:	4618      	mov	r0, r3
 800c434:	370c      	adds	r7, #12
 800c436:	46bd      	mov	sp, r7
 800c438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43c:	4770      	bx	lr
	...

0800c440 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	4a1a      	ldr	r2, [pc, #104]	@ (800c4b4 <UART_InitCallbacksToDefault+0x74>)
 800c44c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	4a19      	ldr	r2, [pc, #100]	@ (800c4b8 <UART_InitCallbacksToDefault+0x78>)
 800c454:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	4a18      	ldr	r2, [pc, #96]	@ (800c4bc <UART_InitCallbacksToDefault+0x7c>)
 800c45c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	4a17      	ldr	r2, [pc, #92]	@ (800c4c0 <UART_InitCallbacksToDefault+0x80>)
 800c464:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	4a16      	ldr	r2, [pc, #88]	@ (800c4c4 <UART_InitCallbacksToDefault+0x84>)
 800c46c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	4a15      	ldr	r2, [pc, #84]	@ (800c4c8 <UART_InitCallbacksToDefault+0x88>)
 800c474:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	4a14      	ldr	r2, [pc, #80]	@ (800c4cc <UART_InitCallbacksToDefault+0x8c>)
 800c47c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	4a13      	ldr	r2, [pc, #76]	@ (800c4d0 <UART_InitCallbacksToDefault+0x90>)
 800c484:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	4a12      	ldr	r2, [pc, #72]	@ (800c4d4 <UART_InitCallbacksToDefault+0x94>)
 800c48c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	4a11      	ldr	r2, [pc, #68]	@ (800c4d8 <UART_InitCallbacksToDefault+0x98>)
 800c494:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	4a10      	ldr	r2, [pc, #64]	@ (800c4dc <UART_InitCallbacksToDefault+0x9c>)
 800c49c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	4a0f      	ldr	r2, [pc, #60]	@ (800c4e0 <UART_InitCallbacksToDefault+0xa0>)
 800c4a4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr
 800c4b4:	0800c2e9 	.word	0x0800c2e9
 800c4b8:	0800c2d5 	.word	0x0800c2d5
 800c4bc:	0800c2fd 	.word	0x0800c2fd
 800c4c0:	0800456d 	.word	0x0800456d
 800c4c4:	0800c311 	.word	0x0800c311
 800c4c8:	0800c325 	.word	0x0800c325
 800c4cc:	0800c339 	.word	0x0800c339
 800c4d0:	0800c34d 	.word	0x0800c34d
 800c4d4:	0800d429 	.word	0x0800d429
 800c4d8:	0800d43d 	.word	0x0800d43d
 800c4dc:	0800d451 	.word	0x0800d451
 800c4e0:	0800c361 	.word	0x0800c361

0800c4e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c4e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c4e8:	b08c      	sub	sp, #48	@ 0x30
 800c4ea:	af00      	add	r7, sp, #0
 800c4ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c4f4:	697b      	ldr	r3, [r7, #20]
 800c4f6:	689a      	ldr	r2, [r3, #8]
 800c4f8:	697b      	ldr	r3, [r7, #20]
 800c4fa:	691b      	ldr	r3, [r3, #16]
 800c4fc:	431a      	orrs	r2, r3
 800c4fe:	697b      	ldr	r3, [r7, #20]
 800c500:	695b      	ldr	r3, [r3, #20]
 800c502:	431a      	orrs	r2, r3
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	69db      	ldr	r3, [r3, #28]
 800c508:	4313      	orrs	r3, r2
 800c50a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c50c:	697b      	ldr	r3, [r7, #20]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	681a      	ldr	r2, [r3, #0]
 800c512:	4baa      	ldr	r3, [pc, #680]	@ (800c7bc <UART_SetConfig+0x2d8>)
 800c514:	4013      	ands	r3, r2
 800c516:	697a      	ldr	r2, [r7, #20]
 800c518:	6812      	ldr	r2, [r2, #0]
 800c51a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c51c:	430b      	orrs	r3, r1
 800c51e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	685b      	ldr	r3, [r3, #4]
 800c526:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	68da      	ldr	r2, [r3, #12]
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	430a      	orrs	r2, r1
 800c534:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c536:	697b      	ldr	r3, [r7, #20]
 800c538:	699b      	ldr	r3, [r3, #24]
 800c53a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	4a9f      	ldr	r2, [pc, #636]	@ (800c7c0 <UART_SetConfig+0x2dc>)
 800c542:	4293      	cmp	r3, r2
 800c544:	d004      	beq.n	800c550 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	6a1b      	ldr	r3, [r3, #32]
 800c54a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c54c:	4313      	orrs	r3, r2
 800c54e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c550:	697b      	ldr	r3, [r7, #20]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	689b      	ldr	r3, [r3, #8]
 800c556:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800c55a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800c55e:	697a      	ldr	r2, [r7, #20]
 800c560:	6812      	ldr	r2, [r2, #0]
 800c562:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c564:	430b      	orrs	r3, r1
 800c566:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c568:	697b      	ldr	r3, [r7, #20]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c56e:	f023 010f 	bic.w	r1, r3, #15
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	430a      	orrs	r2, r1
 800c57c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	4a90      	ldr	r2, [pc, #576]	@ (800c7c4 <UART_SetConfig+0x2e0>)
 800c584:	4293      	cmp	r3, r2
 800c586:	d125      	bne.n	800c5d4 <UART_SetConfig+0xf0>
 800c588:	4b8f      	ldr	r3, [pc, #572]	@ (800c7c8 <UART_SetConfig+0x2e4>)
 800c58a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c58e:	f003 0303 	and.w	r3, r3, #3
 800c592:	2b03      	cmp	r3, #3
 800c594:	d81a      	bhi.n	800c5cc <UART_SetConfig+0xe8>
 800c596:	a201      	add	r2, pc, #4	@ (adr r2, 800c59c <UART_SetConfig+0xb8>)
 800c598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c59c:	0800c5ad 	.word	0x0800c5ad
 800c5a0:	0800c5bd 	.word	0x0800c5bd
 800c5a4:	0800c5b5 	.word	0x0800c5b5
 800c5a8:	0800c5c5 	.word	0x0800c5c5
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5b2:	e116      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c5b4:	2302      	movs	r3, #2
 800c5b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5ba:	e112      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c5bc:	2304      	movs	r3, #4
 800c5be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5c2:	e10e      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c5c4:	2308      	movs	r3, #8
 800c5c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5ca:	e10a      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c5cc:	2310      	movs	r3, #16
 800c5ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5d2:	e106      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c5d4:	697b      	ldr	r3, [r7, #20]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	4a7c      	ldr	r2, [pc, #496]	@ (800c7cc <UART_SetConfig+0x2e8>)
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d138      	bne.n	800c650 <UART_SetConfig+0x16c>
 800c5de:	4b7a      	ldr	r3, [pc, #488]	@ (800c7c8 <UART_SetConfig+0x2e4>)
 800c5e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5e4:	f003 030c 	and.w	r3, r3, #12
 800c5e8:	2b0c      	cmp	r3, #12
 800c5ea:	d82d      	bhi.n	800c648 <UART_SetConfig+0x164>
 800c5ec:	a201      	add	r2, pc, #4	@ (adr r2, 800c5f4 <UART_SetConfig+0x110>)
 800c5ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5f2:	bf00      	nop
 800c5f4:	0800c629 	.word	0x0800c629
 800c5f8:	0800c649 	.word	0x0800c649
 800c5fc:	0800c649 	.word	0x0800c649
 800c600:	0800c649 	.word	0x0800c649
 800c604:	0800c639 	.word	0x0800c639
 800c608:	0800c649 	.word	0x0800c649
 800c60c:	0800c649 	.word	0x0800c649
 800c610:	0800c649 	.word	0x0800c649
 800c614:	0800c631 	.word	0x0800c631
 800c618:	0800c649 	.word	0x0800c649
 800c61c:	0800c649 	.word	0x0800c649
 800c620:	0800c649 	.word	0x0800c649
 800c624:	0800c641 	.word	0x0800c641
 800c628:	2300      	movs	r3, #0
 800c62a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c62e:	e0d8      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c630:	2302      	movs	r3, #2
 800c632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c636:	e0d4      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c638:	2304      	movs	r3, #4
 800c63a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c63e:	e0d0      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c640:	2308      	movs	r3, #8
 800c642:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c646:	e0cc      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c648:	2310      	movs	r3, #16
 800c64a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c64e:	e0c8      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a5e      	ldr	r2, [pc, #376]	@ (800c7d0 <UART_SetConfig+0x2ec>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d125      	bne.n	800c6a6 <UART_SetConfig+0x1c2>
 800c65a:	4b5b      	ldr	r3, [pc, #364]	@ (800c7c8 <UART_SetConfig+0x2e4>)
 800c65c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c660:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c664:	2b30      	cmp	r3, #48	@ 0x30
 800c666:	d016      	beq.n	800c696 <UART_SetConfig+0x1b2>
 800c668:	2b30      	cmp	r3, #48	@ 0x30
 800c66a:	d818      	bhi.n	800c69e <UART_SetConfig+0x1ba>
 800c66c:	2b20      	cmp	r3, #32
 800c66e:	d00a      	beq.n	800c686 <UART_SetConfig+0x1a2>
 800c670:	2b20      	cmp	r3, #32
 800c672:	d814      	bhi.n	800c69e <UART_SetConfig+0x1ba>
 800c674:	2b00      	cmp	r3, #0
 800c676:	d002      	beq.n	800c67e <UART_SetConfig+0x19a>
 800c678:	2b10      	cmp	r3, #16
 800c67a:	d008      	beq.n	800c68e <UART_SetConfig+0x1aa>
 800c67c:	e00f      	b.n	800c69e <UART_SetConfig+0x1ba>
 800c67e:	2300      	movs	r3, #0
 800c680:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c684:	e0ad      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c686:	2302      	movs	r3, #2
 800c688:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c68c:	e0a9      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c68e:	2304      	movs	r3, #4
 800c690:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c694:	e0a5      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c696:	2308      	movs	r3, #8
 800c698:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c69c:	e0a1      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c69e:	2310      	movs	r3, #16
 800c6a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c6a4:	e09d      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	4a4a      	ldr	r2, [pc, #296]	@ (800c7d4 <UART_SetConfig+0x2f0>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d125      	bne.n	800c6fc <UART_SetConfig+0x218>
 800c6b0:	4b45      	ldr	r3, [pc, #276]	@ (800c7c8 <UART_SetConfig+0x2e4>)
 800c6b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c6ba:	2bc0      	cmp	r3, #192	@ 0xc0
 800c6bc:	d016      	beq.n	800c6ec <UART_SetConfig+0x208>
 800c6be:	2bc0      	cmp	r3, #192	@ 0xc0
 800c6c0:	d818      	bhi.n	800c6f4 <UART_SetConfig+0x210>
 800c6c2:	2b80      	cmp	r3, #128	@ 0x80
 800c6c4:	d00a      	beq.n	800c6dc <UART_SetConfig+0x1f8>
 800c6c6:	2b80      	cmp	r3, #128	@ 0x80
 800c6c8:	d814      	bhi.n	800c6f4 <UART_SetConfig+0x210>
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d002      	beq.n	800c6d4 <UART_SetConfig+0x1f0>
 800c6ce:	2b40      	cmp	r3, #64	@ 0x40
 800c6d0:	d008      	beq.n	800c6e4 <UART_SetConfig+0x200>
 800c6d2:	e00f      	b.n	800c6f4 <UART_SetConfig+0x210>
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c6da:	e082      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c6dc:	2302      	movs	r3, #2
 800c6de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c6e2:	e07e      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c6e4:	2304      	movs	r3, #4
 800c6e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c6ea:	e07a      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c6ec:	2308      	movs	r3, #8
 800c6ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c6f2:	e076      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c6f4:	2310      	movs	r3, #16
 800c6f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c6fa:	e072      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	4a35      	ldr	r2, [pc, #212]	@ (800c7d8 <UART_SetConfig+0x2f4>)
 800c702:	4293      	cmp	r3, r2
 800c704:	d12a      	bne.n	800c75c <UART_SetConfig+0x278>
 800c706:	4b30      	ldr	r3, [pc, #192]	@ (800c7c8 <UART_SetConfig+0x2e4>)
 800c708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c70c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c710:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c714:	d01a      	beq.n	800c74c <UART_SetConfig+0x268>
 800c716:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c71a:	d81b      	bhi.n	800c754 <UART_SetConfig+0x270>
 800c71c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c720:	d00c      	beq.n	800c73c <UART_SetConfig+0x258>
 800c722:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c726:	d815      	bhi.n	800c754 <UART_SetConfig+0x270>
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d003      	beq.n	800c734 <UART_SetConfig+0x250>
 800c72c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c730:	d008      	beq.n	800c744 <UART_SetConfig+0x260>
 800c732:	e00f      	b.n	800c754 <UART_SetConfig+0x270>
 800c734:	2300      	movs	r3, #0
 800c736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c73a:	e052      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c73c:	2302      	movs	r3, #2
 800c73e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c742:	e04e      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c744:	2304      	movs	r3, #4
 800c746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c74a:	e04a      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c74c:	2308      	movs	r3, #8
 800c74e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c752:	e046      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c754:	2310      	movs	r3, #16
 800c756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c75a:	e042      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	4a17      	ldr	r2, [pc, #92]	@ (800c7c0 <UART_SetConfig+0x2dc>)
 800c762:	4293      	cmp	r3, r2
 800c764:	d13a      	bne.n	800c7dc <UART_SetConfig+0x2f8>
 800c766:	4b18      	ldr	r3, [pc, #96]	@ (800c7c8 <UART_SetConfig+0x2e4>)
 800c768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c76c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c770:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c774:	d01a      	beq.n	800c7ac <UART_SetConfig+0x2c8>
 800c776:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c77a:	d81b      	bhi.n	800c7b4 <UART_SetConfig+0x2d0>
 800c77c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c780:	d00c      	beq.n	800c79c <UART_SetConfig+0x2b8>
 800c782:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c786:	d815      	bhi.n	800c7b4 <UART_SetConfig+0x2d0>
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d003      	beq.n	800c794 <UART_SetConfig+0x2b0>
 800c78c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c790:	d008      	beq.n	800c7a4 <UART_SetConfig+0x2c0>
 800c792:	e00f      	b.n	800c7b4 <UART_SetConfig+0x2d0>
 800c794:	2300      	movs	r3, #0
 800c796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c79a:	e022      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c79c:	2302      	movs	r3, #2
 800c79e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c7a2:	e01e      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c7a4:	2304      	movs	r3, #4
 800c7a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c7aa:	e01a      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c7ac:	2308      	movs	r3, #8
 800c7ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c7b2:	e016      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c7b4:	2310      	movs	r3, #16
 800c7b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c7ba:	e012      	b.n	800c7e2 <UART_SetConfig+0x2fe>
 800c7bc:	cfff69f3 	.word	0xcfff69f3
 800c7c0:	40008000 	.word	0x40008000
 800c7c4:	40013800 	.word	0x40013800
 800c7c8:	40021000 	.word	0x40021000
 800c7cc:	40004400 	.word	0x40004400
 800c7d0:	40004800 	.word	0x40004800
 800c7d4:	40004c00 	.word	0x40004c00
 800c7d8:	40005000 	.word	0x40005000
 800c7dc:	2310      	movs	r3, #16
 800c7de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c7e2:	697b      	ldr	r3, [r7, #20]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4aae      	ldr	r2, [pc, #696]	@ (800caa0 <UART_SetConfig+0x5bc>)
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	f040 8097 	bne.w	800c91c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c7ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c7f2:	2b08      	cmp	r3, #8
 800c7f4:	d823      	bhi.n	800c83e <UART_SetConfig+0x35a>
 800c7f6:	a201      	add	r2, pc, #4	@ (adr r2, 800c7fc <UART_SetConfig+0x318>)
 800c7f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7fc:	0800c821 	.word	0x0800c821
 800c800:	0800c83f 	.word	0x0800c83f
 800c804:	0800c829 	.word	0x0800c829
 800c808:	0800c83f 	.word	0x0800c83f
 800c80c:	0800c82f 	.word	0x0800c82f
 800c810:	0800c83f 	.word	0x0800c83f
 800c814:	0800c83f 	.word	0x0800c83f
 800c818:	0800c83f 	.word	0x0800c83f
 800c81c:	0800c837 	.word	0x0800c837
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c820:	f7fc fc76 	bl	8009110 <HAL_RCC_GetPCLK1Freq>
 800c824:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c826:	e010      	b.n	800c84a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c828:	4b9e      	ldr	r3, [pc, #632]	@ (800caa4 <UART_SetConfig+0x5c0>)
 800c82a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c82c:	e00d      	b.n	800c84a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c82e:	f7fc fc01 	bl	8009034 <HAL_RCC_GetSysClockFreq>
 800c832:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c834:	e009      	b.n	800c84a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c836:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c83a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c83c:	e005      	b.n	800c84a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800c83e:	2300      	movs	r3, #0
 800c840:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c842:	2301      	movs	r3, #1
 800c844:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c848:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	f000 8130 	beq.w	800cab2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c856:	4a94      	ldr	r2, [pc, #592]	@ (800caa8 <UART_SetConfig+0x5c4>)
 800c858:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c85c:	461a      	mov	r2, r3
 800c85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c860:	fbb3 f3f2 	udiv	r3, r3, r2
 800c864:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	685a      	ldr	r2, [r3, #4]
 800c86a:	4613      	mov	r3, r2
 800c86c:	005b      	lsls	r3, r3, #1
 800c86e:	4413      	add	r3, r2
 800c870:	69ba      	ldr	r2, [r7, #24]
 800c872:	429a      	cmp	r2, r3
 800c874:	d305      	bcc.n	800c882 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c876:	697b      	ldr	r3, [r7, #20]
 800c878:	685b      	ldr	r3, [r3, #4]
 800c87a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c87c:	69ba      	ldr	r2, [r7, #24]
 800c87e:	429a      	cmp	r2, r3
 800c880:	d903      	bls.n	800c88a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800c882:	2301      	movs	r3, #1
 800c884:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c888:	e113      	b.n	800cab2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c88c:	2200      	movs	r2, #0
 800c88e:	60bb      	str	r3, [r7, #8]
 800c890:	60fa      	str	r2, [r7, #12]
 800c892:	697b      	ldr	r3, [r7, #20]
 800c894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c896:	4a84      	ldr	r2, [pc, #528]	@ (800caa8 <UART_SetConfig+0x5c4>)
 800c898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c89c:	b29b      	uxth	r3, r3
 800c89e:	2200      	movs	r2, #0
 800c8a0:	603b      	str	r3, [r7, #0]
 800c8a2:	607a      	str	r2, [r7, #4]
 800c8a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c8ac:	f7f4 f9a2 	bl	8000bf4 <__aeabi_uldivmod>
 800c8b0:	4602      	mov	r2, r0
 800c8b2:	460b      	mov	r3, r1
 800c8b4:	4610      	mov	r0, r2
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	f04f 0200 	mov.w	r2, #0
 800c8bc:	f04f 0300 	mov.w	r3, #0
 800c8c0:	020b      	lsls	r3, r1, #8
 800c8c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c8c6:	0202      	lsls	r2, r0, #8
 800c8c8:	6979      	ldr	r1, [r7, #20]
 800c8ca:	6849      	ldr	r1, [r1, #4]
 800c8cc:	0849      	lsrs	r1, r1, #1
 800c8ce:	2000      	movs	r0, #0
 800c8d0:	460c      	mov	r4, r1
 800c8d2:	4605      	mov	r5, r0
 800c8d4:	eb12 0804 	adds.w	r8, r2, r4
 800c8d8:	eb43 0905 	adc.w	r9, r3, r5
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	469a      	mov	sl, r3
 800c8e4:	4693      	mov	fp, r2
 800c8e6:	4652      	mov	r2, sl
 800c8e8:	465b      	mov	r3, fp
 800c8ea:	4640      	mov	r0, r8
 800c8ec:	4649      	mov	r1, r9
 800c8ee:	f7f4 f981 	bl	8000bf4 <__aeabi_uldivmod>
 800c8f2:	4602      	mov	r2, r0
 800c8f4:	460b      	mov	r3, r1
 800c8f6:	4613      	mov	r3, r2
 800c8f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c8fa:	6a3b      	ldr	r3, [r7, #32]
 800c8fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c900:	d308      	bcc.n	800c914 <UART_SetConfig+0x430>
 800c902:	6a3b      	ldr	r3, [r7, #32]
 800c904:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c908:	d204      	bcs.n	800c914 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	6a3a      	ldr	r2, [r7, #32]
 800c910:	60da      	str	r2, [r3, #12]
 800c912:	e0ce      	b.n	800cab2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c914:	2301      	movs	r3, #1
 800c916:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c91a:	e0ca      	b.n	800cab2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	69db      	ldr	r3, [r3, #28]
 800c920:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c924:	d166      	bne.n	800c9f4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c926:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c92a:	2b08      	cmp	r3, #8
 800c92c:	d827      	bhi.n	800c97e <UART_SetConfig+0x49a>
 800c92e:	a201      	add	r2, pc, #4	@ (adr r2, 800c934 <UART_SetConfig+0x450>)
 800c930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c934:	0800c959 	.word	0x0800c959
 800c938:	0800c961 	.word	0x0800c961
 800c93c:	0800c969 	.word	0x0800c969
 800c940:	0800c97f 	.word	0x0800c97f
 800c944:	0800c96f 	.word	0x0800c96f
 800c948:	0800c97f 	.word	0x0800c97f
 800c94c:	0800c97f 	.word	0x0800c97f
 800c950:	0800c97f 	.word	0x0800c97f
 800c954:	0800c977 	.word	0x0800c977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c958:	f7fc fbda 	bl	8009110 <HAL_RCC_GetPCLK1Freq>
 800c95c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c95e:	e014      	b.n	800c98a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c960:	f7fc fbec 	bl	800913c <HAL_RCC_GetPCLK2Freq>
 800c964:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c966:	e010      	b.n	800c98a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c968:	4b4e      	ldr	r3, [pc, #312]	@ (800caa4 <UART_SetConfig+0x5c0>)
 800c96a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c96c:	e00d      	b.n	800c98a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c96e:	f7fc fb61 	bl	8009034 <HAL_RCC_GetSysClockFreq>
 800c972:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c974:	e009      	b.n	800c98a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c976:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c97a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c97c:	e005      	b.n	800c98a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c97e:	2300      	movs	r3, #0
 800c980:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c982:	2301      	movs	r3, #1
 800c984:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c988:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f000 8090 	beq.w	800cab2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c996:	4a44      	ldr	r2, [pc, #272]	@ (800caa8 <UART_SetConfig+0x5c4>)
 800c998:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c99c:	461a      	mov	r2, r3
 800c99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9a0:	fbb3 f3f2 	udiv	r3, r3, r2
 800c9a4:	005a      	lsls	r2, r3, #1
 800c9a6:	697b      	ldr	r3, [r7, #20]
 800c9a8:	685b      	ldr	r3, [r3, #4]
 800c9aa:	085b      	lsrs	r3, r3, #1
 800c9ac:	441a      	add	r2, r3
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	685b      	ldr	r3, [r3, #4]
 800c9b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c9b8:	6a3b      	ldr	r3, [r7, #32]
 800c9ba:	2b0f      	cmp	r3, #15
 800c9bc:	d916      	bls.n	800c9ec <UART_SetConfig+0x508>
 800c9be:	6a3b      	ldr	r3, [r7, #32]
 800c9c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c9c4:	d212      	bcs.n	800c9ec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c9c6:	6a3b      	ldr	r3, [r7, #32]
 800c9c8:	b29b      	uxth	r3, r3
 800c9ca:	f023 030f 	bic.w	r3, r3, #15
 800c9ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c9d0:	6a3b      	ldr	r3, [r7, #32]
 800c9d2:	085b      	lsrs	r3, r3, #1
 800c9d4:	b29b      	uxth	r3, r3
 800c9d6:	f003 0307 	and.w	r3, r3, #7
 800c9da:	b29a      	uxth	r2, r3
 800c9dc:	8bfb      	ldrh	r3, [r7, #30]
 800c9de:	4313      	orrs	r3, r2
 800c9e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	8bfa      	ldrh	r2, [r7, #30]
 800c9e8:	60da      	str	r2, [r3, #12]
 800c9ea:	e062      	b.n	800cab2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c9f2:	e05e      	b.n	800cab2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c9f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c9f8:	2b08      	cmp	r3, #8
 800c9fa:	d828      	bhi.n	800ca4e <UART_SetConfig+0x56a>
 800c9fc:	a201      	add	r2, pc, #4	@ (adr r2, 800ca04 <UART_SetConfig+0x520>)
 800c9fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca02:	bf00      	nop
 800ca04:	0800ca29 	.word	0x0800ca29
 800ca08:	0800ca31 	.word	0x0800ca31
 800ca0c:	0800ca39 	.word	0x0800ca39
 800ca10:	0800ca4f 	.word	0x0800ca4f
 800ca14:	0800ca3f 	.word	0x0800ca3f
 800ca18:	0800ca4f 	.word	0x0800ca4f
 800ca1c:	0800ca4f 	.word	0x0800ca4f
 800ca20:	0800ca4f 	.word	0x0800ca4f
 800ca24:	0800ca47 	.word	0x0800ca47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca28:	f7fc fb72 	bl	8009110 <HAL_RCC_GetPCLK1Freq>
 800ca2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ca2e:	e014      	b.n	800ca5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca30:	f7fc fb84 	bl	800913c <HAL_RCC_GetPCLK2Freq>
 800ca34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ca36:	e010      	b.n	800ca5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca38:	4b1a      	ldr	r3, [pc, #104]	@ (800caa4 <UART_SetConfig+0x5c0>)
 800ca3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ca3c:	e00d      	b.n	800ca5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca3e:	f7fc faf9 	bl	8009034 <HAL_RCC_GetSysClockFreq>
 800ca42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ca44:	e009      	b.n	800ca5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ca4c:	e005      	b.n	800ca5a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ca52:	2301      	movs	r3, #1
 800ca54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ca58:	bf00      	nop
    }

    if (pclk != 0U)
 800ca5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d028      	beq.n	800cab2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca64:	4a10      	ldr	r2, [pc, #64]	@ (800caa8 <UART_SetConfig+0x5c4>)
 800ca66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca6e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	685b      	ldr	r3, [r3, #4]
 800ca76:	085b      	lsrs	r3, r3, #1
 800ca78:	441a      	add	r2, r3
 800ca7a:	697b      	ldr	r3, [r7, #20]
 800ca7c:	685b      	ldr	r3, [r3, #4]
 800ca7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca84:	6a3b      	ldr	r3, [r7, #32]
 800ca86:	2b0f      	cmp	r3, #15
 800ca88:	d910      	bls.n	800caac <UART_SetConfig+0x5c8>
 800ca8a:	6a3b      	ldr	r3, [r7, #32]
 800ca8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca90:	d20c      	bcs.n	800caac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ca92:	6a3b      	ldr	r3, [r7, #32]
 800ca94:	b29a      	uxth	r2, r3
 800ca96:	697b      	ldr	r3, [r7, #20]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	60da      	str	r2, [r3, #12]
 800ca9c:	e009      	b.n	800cab2 <UART_SetConfig+0x5ce>
 800ca9e:	bf00      	nop
 800caa0:	40008000 	.word	0x40008000
 800caa4:	00f42400 	.word	0x00f42400
 800caa8:	0800eef4 	.word	0x0800eef4
      }
      else
      {
        ret = HAL_ERROR;
 800caac:	2301      	movs	r3, #1
 800caae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cab2:	697b      	ldr	r3, [r7, #20]
 800cab4:	2201      	movs	r2, #1
 800cab6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	2201      	movs	r2, #1
 800cabe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	2200      	movs	r2, #0
 800cac6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	2200      	movs	r2, #0
 800cacc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800cace:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3730      	adds	r7, #48	@ 0x30
 800cad6:	46bd      	mov	sp, r7
 800cad8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800cadc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cadc:	b480      	push	{r7}
 800cade:	b083      	sub	sp, #12
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cae8:	f003 0308 	and.w	r3, r3, #8
 800caec:	2b00      	cmp	r3, #0
 800caee:	d00a      	beq.n	800cb06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	685b      	ldr	r3, [r3, #4]
 800caf6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	430a      	orrs	r2, r1
 800cb04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb0a:	f003 0301 	and.w	r3, r3, #1
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d00a      	beq.n	800cb28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	685b      	ldr	r3, [r3, #4]
 800cb18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	430a      	orrs	r2, r1
 800cb26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb2c:	f003 0302 	and.w	r3, r3, #2
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d00a      	beq.n	800cb4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	685b      	ldr	r3, [r3, #4]
 800cb3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	430a      	orrs	r2, r1
 800cb48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb4e:	f003 0304 	and.w	r3, r3, #4
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d00a      	beq.n	800cb6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	685b      	ldr	r3, [r3, #4]
 800cb5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	430a      	orrs	r2, r1
 800cb6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb70:	f003 0310 	and.w	r3, r3, #16
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d00a      	beq.n	800cb8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	689b      	ldr	r3, [r3, #8]
 800cb7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	430a      	orrs	r2, r1
 800cb8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb92:	f003 0320 	and.w	r3, r3, #32
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d00a      	beq.n	800cbb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	689b      	ldr	r3, [r3, #8]
 800cba0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	430a      	orrs	r2, r1
 800cbae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d01a      	beq.n	800cbf2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	685b      	ldr	r3, [r3, #4]
 800cbc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	430a      	orrs	r2, r1
 800cbd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cbda:	d10a      	bne.n	800cbf2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	685b      	ldr	r3, [r3, #4]
 800cbe2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	430a      	orrs	r2, r1
 800cbf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d00a      	beq.n	800cc14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	430a      	orrs	r2, r1
 800cc12:	605a      	str	r2, [r3, #4]
  }
}
 800cc14:	bf00      	nop
 800cc16:	370c      	adds	r7, #12
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1e:	4770      	bx	lr

0800cc20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b098      	sub	sp, #96	@ 0x60
 800cc24:	af02      	add	r7, sp, #8
 800cc26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc30:	f7f9 fa6e 	bl	8006110 <HAL_GetTick>
 800cc34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	f003 0308 	and.w	r3, r3, #8
 800cc40:	2b08      	cmp	r3, #8
 800cc42:	d12f      	bne.n	800cca4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cc48:	9300      	str	r3, [sp, #0]
 800cc4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f000 f88e 	bl	800cd74 <UART_WaitOnFlagUntilTimeout>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d022      	beq.n	800cca4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc66:	e853 3f00 	ldrex	r3, [r3]
 800cc6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc72:	653b      	str	r3, [r7, #80]	@ 0x50
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	461a      	mov	r2, r3
 800cc7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc7c:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc84:	e841 2300 	strex	r3, r2, [r1]
 800cc88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cc8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d1e6      	bne.n	800cc5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2220      	movs	r2, #32
 800cc94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cca0:	2303      	movs	r3, #3
 800cca2:	e063      	b.n	800cd6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f003 0304 	and.w	r3, r3, #4
 800ccae:	2b04      	cmp	r3, #4
 800ccb0:	d149      	bne.n	800cd46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ccb6:	9300      	str	r3, [sp, #0]
 800ccb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ccc0:	6878      	ldr	r0, [r7, #4]
 800ccc2:	f000 f857 	bl	800cd74 <UART_WaitOnFlagUntilTimeout>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d03c      	beq.n	800cd46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd4:	e853 3f00 	ldrex	r3, [r3]
 800ccd8:	623b      	str	r3, [r7, #32]
   return(result);
 800ccda:	6a3b      	ldr	r3, [r7, #32]
 800ccdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cce0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	461a      	mov	r2, r3
 800cce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccea:	633b      	str	r3, [r7, #48]	@ 0x30
 800ccec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ccf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ccf2:	e841 2300 	strex	r3, r2, [r1]
 800ccf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ccf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d1e6      	bne.n	800cccc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	3308      	adds	r3, #8
 800cd04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	e853 3f00 	ldrex	r3, [r3]
 800cd0c:	60fb      	str	r3, [r7, #12]
   return(result);
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	f023 0301 	bic.w	r3, r3, #1
 800cd14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	3308      	adds	r3, #8
 800cd1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd1e:	61fa      	str	r2, [r7, #28]
 800cd20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd22:	69b9      	ldr	r1, [r7, #24]
 800cd24:	69fa      	ldr	r2, [r7, #28]
 800cd26:	e841 2300 	strex	r3, r2, [r1]
 800cd2a:	617b      	str	r3, [r7, #20]
   return(result);
 800cd2c:	697b      	ldr	r3, [r7, #20]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d1e5      	bne.n	800ccfe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2220      	movs	r2, #32
 800cd36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cd42:	2303      	movs	r3, #3
 800cd44:	e012      	b.n	800cd6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2220      	movs	r2, #32
 800cd4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2220      	movs	r2, #32
 800cd52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2200      	movs	r2, #0
 800cd5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2200      	movs	r2, #0
 800cd60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2200      	movs	r2, #0
 800cd66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cd6a:	2300      	movs	r3, #0
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3758      	adds	r7, #88	@ 0x58
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b084      	sub	sp, #16
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	60f8      	str	r0, [r7, #12]
 800cd7c:	60b9      	str	r1, [r7, #8]
 800cd7e:	603b      	str	r3, [r7, #0]
 800cd80:	4613      	mov	r3, r2
 800cd82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd84:	e04f      	b.n	800ce26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd86:	69bb      	ldr	r3, [r7, #24]
 800cd88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd8c:	d04b      	beq.n	800ce26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd8e:	f7f9 f9bf 	bl	8006110 <HAL_GetTick>
 800cd92:	4602      	mov	r2, r0
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	1ad3      	subs	r3, r2, r3
 800cd98:	69ba      	ldr	r2, [r7, #24]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	d302      	bcc.n	800cda4 <UART_WaitOnFlagUntilTimeout+0x30>
 800cd9e:	69bb      	ldr	r3, [r7, #24]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d101      	bne.n	800cda8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cda4:	2303      	movs	r3, #3
 800cda6:	e04e      	b.n	800ce46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f003 0304 	and.w	r3, r3, #4
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d037      	beq.n	800ce26 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	2b80      	cmp	r3, #128	@ 0x80
 800cdba:	d034      	beq.n	800ce26 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	2b40      	cmp	r3, #64	@ 0x40
 800cdc0:	d031      	beq.n	800ce26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	69db      	ldr	r3, [r3, #28]
 800cdc8:	f003 0308 	and.w	r3, r3, #8
 800cdcc:	2b08      	cmp	r3, #8
 800cdce:	d110      	bne.n	800cdf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2208      	movs	r2, #8
 800cdd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cdd8:	68f8      	ldr	r0, [r7, #12]
 800cdda:	f000 f920 	bl	800d01e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	2208      	movs	r2, #8
 800cde2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	2200      	movs	r2, #0
 800cdea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800cdee:	2301      	movs	r3, #1
 800cdf0:	e029      	b.n	800ce46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	69db      	ldr	r3, [r3, #28]
 800cdf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cdfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce00:	d111      	bne.n	800ce26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ce0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ce0c:	68f8      	ldr	r0, [r7, #12]
 800ce0e:	f000 f906 	bl	800d01e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2220      	movs	r2, #32
 800ce16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ce22:	2303      	movs	r3, #3
 800ce24:	e00f      	b.n	800ce46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	69da      	ldr	r2, [r3, #28]
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	4013      	ands	r3, r2
 800ce30:	68ba      	ldr	r2, [r7, #8]
 800ce32:	429a      	cmp	r2, r3
 800ce34:	bf0c      	ite	eq
 800ce36:	2301      	moveq	r3, #1
 800ce38:	2300      	movne	r3, #0
 800ce3a:	b2db      	uxtb	r3, r3
 800ce3c:	461a      	mov	r2, r3
 800ce3e:	79fb      	ldrb	r3, [r7, #7]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d0a0      	beq.n	800cd86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ce44:	2300      	movs	r3, #0
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3710      	adds	r7, #16
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}
	...

0800ce50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b096      	sub	sp, #88	@ 0x58
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	60f8      	str	r0, [r7, #12]
 800ce58:	60b9      	str	r1, [r7, #8]
 800ce5a:	4613      	mov	r3, r2
 800ce5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	68ba      	ldr	r2, [r7, #8]
 800ce62:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	88fa      	ldrh	r2, [r7, #6]
 800ce68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	2200      	movs	r2, #0
 800ce70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	2222      	movs	r2, #34	@ 0x22
 800ce78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d02d      	beq.n	800cee2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce8c:	4a40      	ldr	r2, [pc, #256]	@ (800cf90 <UART_Start_Receive_DMA+0x140>)
 800ce8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce96:	4a3f      	ldr	r2, [pc, #252]	@ (800cf94 <UART_Start_Receive_DMA+0x144>)
 800ce98:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cea0:	4a3d      	ldr	r2, [pc, #244]	@ (800cf98 <UART_Start_Receive_DMA+0x148>)
 800cea2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ceaa:	2200      	movs	r2, #0
 800ceac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	3324      	adds	r3, #36	@ 0x24
 800ceba:	4619      	mov	r1, r3
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cec0:	461a      	mov	r2, r3
 800cec2:	88fb      	ldrh	r3, [r7, #6]
 800cec4:	f7fa ff60 	bl	8007d88 <HAL_DMA_Start_IT>
 800cec8:	4603      	mov	r3, r0
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d009      	beq.n	800cee2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	2210      	movs	r2, #16
 800ced2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2220      	movs	r2, #32
 800ceda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800cede:	2301      	movs	r3, #1
 800cee0:	e051      	b.n	800cf86 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	691b      	ldr	r3, [r3, #16]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d018      	beq.n	800cf1c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cef2:	e853 3f00 	ldrex	r3, [r3]
 800cef6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cefa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cefe:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	461a      	mov	r2, r3
 800cf06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf08:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cf0a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf0c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cf10:	e841 2300 	strex	r3, r2, [r1]
 800cf14:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cf16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d1e6      	bne.n	800ceea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	3308      	adds	r3, #8
 800cf22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf26:	e853 3f00 	ldrex	r3, [r3]
 800cf2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cf2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf2e:	f043 0301 	orr.w	r3, r3, #1
 800cf32:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	3308      	adds	r3, #8
 800cf3a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf3c:	637a      	str	r2, [r7, #52]	@ 0x34
 800cf3e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf40:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cf42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf44:	e841 2300 	strex	r3, r2, [r1]
 800cf48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cf4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1e5      	bne.n	800cf1c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	3308      	adds	r3, #8
 800cf56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf58:	697b      	ldr	r3, [r7, #20]
 800cf5a:	e853 3f00 	ldrex	r3, [r3]
 800cf5e:	613b      	str	r3, [r7, #16]
   return(result);
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	3308      	adds	r3, #8
 800cf6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cf70:	623a      	str	r2, [r7, #32]
 800cf72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf74:	69f9      	ldr	r1, [r7, #28]
 800cf76:	6a3a      	ldr	r2, [r7, #32]
 800cf78:	e841 2300 	strex	r3, r2, [r1]
 800cf7c:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf7e:	69bb      	ldr	r3, [r7, #24]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d1e5      	bne.n	800cf50 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800cf84:	2300      	movs	r3, #0
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3758      	adds	r7, #88	@ 0x58
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	0800d1a9 	.word	0x0800d1a9
 800cf94:	0800d2dd 	.word	0x0800d2dd
 800cf98:	0800d323 	.word	0x0800d323

0800cf9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b08f      	sub	sp, #60	@ 0x3c
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfaa:	6a3b      	ldr	r3, [r7, #32]
 800cfac:	e853 3f00 	ldrex	r3, [r3]
 800cfb0:	61fb      	str	r3, [r7, #28]
   return(result);
 800cfb2:	69fb      	ldr	r3, [r7, #28]
 800cfb4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800cfb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	461a      	mov	r2, r3
 800cfc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cfc4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cfc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfca:	e841 2300 	strex	r3, r2, [r1]
 800cfce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d1e6      	bne.n	800cfa4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	3308      	adds	r3, #8
 800cfdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	e853 3f00 	ldrex	r3, [r3]
 800cfe4:	60bb      	str	r3, [r7, #8]
   return(result);
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800cfec:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	3308      	adds	r3, #8
 800cff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cff6:	61ba      	str	r2, [r7, #24]
 800cff8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cffa:	6979      	ldr	r1, [r7, #20]
 800cffc:	69ba      	ldr	r2, [r7, #24]
 800cffe:	e841 2300 	strex	r3, r2, [r1]
 800d002:	613b      	str	r3, [r7, #16]
   return(result);
 800d004:	693b      	ldr	r3, [r7, #16]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d1e5      	bne.n	800cfd6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2220      	movs	r2, #32
 800d00e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d012:	bf00      	nop
 800d014:	373c      	adds	r7, #60	@ 0x3c
 800d016:	46bd      	mov	sp, r7
 800d018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01c:	4770      	bx	lr

0800d01e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d01e:	b480      	push	{r7}
 800d020:	b095      	sub	sp, #84	@ 0x54
 800d022:	af00      	add	r7, sp, #0
 800d024:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d02c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d02e:	e853 3f00 	ldrex	r3, [r3]
 800d032:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d036:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d03a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	461a      	mov	r2, r3
 800d042:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d044:	643b      	str	r3, [r7, #64]	@ 0x40
 800d046:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d048:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d04a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d04c:	e841 2300 	strex	r3, r2, [r1]
 800d050:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d054:	2b00      	cmp	r3, #0
 800d056:	d1e6      	bne.n	800d026 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	3308      	adds	r3, #8
 800d05e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d060:	6a3b      	ldr	r3, [r7, #32]
 800d062:	e853 3f00 	ldrex	r3, [r3]
 800d066:	61fb      	str	r3, [r7, #28]
   return(result);
 800d068:	69fb      	ldr	r3, [r7, #28]
 800d06a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d06e:	f023 0301 	bic.w	r3, r3, #1
 800d072:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	3308      	adds	r3, #8
 800d07a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d07c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d07e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d080:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d084:	e841 2300 	strex	r3, r2, [r1]
 800d088:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d1e3      	bne.n	800d058 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d094:	2b01      	cmp	r3, #1
 800d096:	d118      	bne.n	800d0ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	e853 3f00 	ldrex	r3, [r3]
 800d0a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	f023 0310 	bic.w	r3, r3, #16
 800d0ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0b6:	61bb      	str	r3, [r7, #24]
 800d0b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ba:	6979      	ldr	r1, [r7, #20]
 800d0bc:	69ba      	ldr	r2, [r7, #24]
 800d0be:	e841 2300 	strex	r3, r2, [r1]
 800d0c2:	613b      	str	r3, [r7, #16]
   return(result);
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1e6      	bne.n	800d098 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2220      	movs	r2, #32
 800d0ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d0de:	bf00      	nop
 800d0e0:	3754      	adds	r7, #84	@ 0x54
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e8:	4770      	bx	lr

0800d0ea <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d0ea:	b580      	push	{r7, lr}
 800d0ec:	b090      	sub	sp, #64	@ 0x40
 800d0ee:	af00      	add	r7, sp, #0
 800d0f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f003 0320 	and.w	r3, r3, #32
 800d102:	2b00      	cmp	r3, #0
 800d104:	d137      	bne.n	800d176 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d108:	2200      	movs	r2, #0
 800d10a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d10e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	3308      	adds	r3, #8
 800d114:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d118:	e853 3f00 	ldrex	r3, [r3]
 800d11c:	623b      	str	r3, [r7, #32]
   return(result);
 800d11e:	6a3b      	ldr	r3, [r7, #32]
 800d120:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d124:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	3308      	adds	r3, #8
 800d12c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d12e:	633a      	str	r2, [r7, #48]	@ 0x30
 800d130:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d132:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d134:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d136:	e841 2300 	strex	r3, r2, [r1]
 800d13a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d1e5      	bne.n	800d10e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	e853 3f00 	ldrex	r3, [r3]
 800d14e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d156:	637b      	str	r3, [r7, #52]	@ 0x34
 800d158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	461a      	mov	r2, r3
 800d15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d160:	61fb      	str	r3, [r7, #28]
 800d162:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d164:	69b9      	ldr	r1, [r7, #24]
 800d166:	69fa      	ldr	r2, [r7, #28]
 800d168:	e841 2300 	strex	r3, r2, [r1]
 800d16c:	617b      	str	r3, [r7, #20]
   return(result);
 800d16e:	697b      	ldr	r3, [r7, #20]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d1e6      	bne.n	800d142 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d174:	e004      	b.n	800d180 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800d176:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d178:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d17c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d17e:	4798      	blx	r3
}
 800d180:	bf00      	nop
 800d182:	3740      	adds	r7, #64	@ 0x40
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}

0800d188 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b084      	sub	sp, #16
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d194:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d19c:	68f8      	ldr	r0, [r7, #12]
 800d19e:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d1a0:	bf00      	nop
 800d1a2:	3710      	adds	r7, #16
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd80      	pop	{r7, pc}

0800d1a8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b09c      	sub	sp, #112	@ 0x70
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1b4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	f003 0320 	and.w	r3, r3, #32
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d171      	bne.n	800d2a8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d1c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d1cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1d4:	e853 3f00 	ldrex	r3, [r3]
 800d1d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d1da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d1dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d1e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d1e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	461a      	mov	r2, r3
 800d1e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d1ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d1ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d1f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d1f2:	e841 2300 	strex	r3, r2, [r1]
 800d1f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d1f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d1e6      	bne.n	800d1cc <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	3308      	adds	r3, #8
 800d204:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d208:	e853 3f00 	ldrex	r3, [r3]
 800d20c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d20e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d210:	f023 0301 	bic.w	r3, r3, #1
 800d214:	667b      	str	r3, [r7, #100]	@ 0x64
 800d216:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	3308      	adds	r3, #8
 800d21c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d21e:	647a      	str	r2, [r7, #68]	@ 0x44
 800d220:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d222:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d224:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d226:	e841 2300 	strex	r3, r2, [r1]
 800d22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d22c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d1e5      	bne.n	800d1fe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	3308      	adds	r3, #8
 800d238:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d23c:	e853 3f00 	ldrex	r3, [r3]
 800d240:	623b      	str	r3, [r7, #32]
   return(result);
 800d242:	6a3b      	ldr	r3, [r7, #32]
 800d244:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d248:	663b      	str	r3, [r7, #96]	@ 0x60
 800d24a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	3308      	adds	r3, #8
 800d250:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d252:	633a      	str	r2, [r7, #48]	@ 0x30
 800d254:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d256:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d258:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d25a:	e841 2300 	strex	r3, r2, [r1]
 800d25e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d262:	2b00      	cmp	r3, #0
 800d264:	d1e5      	bne.n	800d232 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d266:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d268:	2220      	movs	r2, #32
 800d26a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d26e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d270:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d272:	2b01      	cmp	r3, #1
 800d274:	d118      	bne.n	800d2a8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	e853 3f00 	ldrex	r3, [r3]
 800d282:	60fb      	str	r3, [r7, #12]
   return(result);
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	f023 0310 	bic.w	r3, r3, #16
 800d28a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d28c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	461a      	mov	r2, r3
 800d292:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d294:	61fb      	str	r3, [r7, #28]
 800d296:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d298:	69b9      	ldr	r1, [r7, #24]
 800d29a:	69fa      	ldr	r2, [r7, #28]
 800d29c:	e841 2300 	strex	r3, r2, [r1]
 800d2a0:	617b      	str	r3, [r7, #20]
   return(result);
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d1e6      	bne.n	800d276 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d2a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2b2:	2b01      	cmp	r3, #1
 800d2b4:	d109      	bne.n	800d2ca <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800d2b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d2bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d2be:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800d2c2:	4611      	mov	r1, r2
 800d2c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d2c6:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d2c8:	e004      	b.n	800d2d4 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800d2ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d2d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d2d2:	4798      	blx	r3
}
 800d2d4:	bf00      	nop
 800d2d6:	3770      	adds	r7, #112	@ 0x70
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}

0800d2dc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2e8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2201      	movs	r2, #1
 800d2ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2f4:	2b01      	cmp	r3, #1
 800d2f6:	d10b      	bne.n	800d310 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d2fe:	68fa      	ldr	r2, [r7, #12]
 800d300:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800d304:	0852      	lsrs	r2, r2, #1
 800d306:	b292      	uxth	r2, r2
 800d308:	4611      	mov	r1, r2
 800d30a:	68f8      	ldr	r0, [r7, #12]
 800d30c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d30e:	e004      	b.n	800d31a <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d316:	68f8      	ldr	r0, [r7, #12]
 800d318:	4798      	blx	r3
}
 800d31a:	bf00      	nop
 800d31c:	3710      	adds	r7, #16
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}

0800d322 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d322:	b580      	push	{r7, lr}
 800d324:	b086      	sub	sp, #24
 800d326:	af00      	add	r7, sp, #0
 800d328:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d32e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d336:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d33e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	689b      	ldr	r3, [r3, #8]
 800d346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d34a:	2b80      	cmp	r3, #128	@ 0x80
 800d34c:	d109      	bne.n	800d362 <UART_DMAError+0x40>
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	2b21      	cmp	r3, #33	@ 0x21
 800d352:	d106      	bne.n	800d362 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d354:	697b      	ldr	r3, [r7, #20]
 800d356:	2200      	movs	r2, #0
 800d358:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800d35c:	6978      	ldr	r0, [r7, #20]
 800d35e:	f7ff fe1d 	bl	800cf9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d362:	697b      	ldr	r3, [r7, #20]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	689b      	ldr	r3, [r3, #8]
 800d368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d36c:	2b40      	cmp	r3, #64	@ 0x40
 800d36e:	d109      	bne.n	800d384 <UART_DMAError+0x62>
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2b22      	cmp	r3, #34	@ 0x22
 800d374:	d106      	bne.n	800d384 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d376:	697b      	ldr	r3, [r7, #20]
 800d378:	2200      	movs	r2, #0
 800d37a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800d37e:	6978      	ldr	r0, [r7, #20]
 800d380:	f7ff fe4d 	bl	800d01e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d384:	697b      	ldr	r3, [r7, #20]
 800d386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d38a:	f043 0210 	orr.w	r2, r3, #16
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d39a:	6978      	ldr	r0, [r7, #20]
 800d39c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d39e:	bf00      	nop
 800d3a0:	3718      	adds	r7, #24
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}

0800d3a6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d3a6:	b580      	push	{r7, lr}
 800d3a8:	b084      	sub	sp, #16
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d3c2:	68f8      	ldr	r0, [r7, #12]
 800d3c4:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d3c6:	bf00      	nop
 800d3c8:	3710      	adds	r7, #16
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}

0800d3ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d3ce:	b580      	push	{r7, lr}
 800d3d0:	b088      	sub	sp, #32
 800d3d2:	af00      	add	r7, sp, #0
 800d3d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	e853 3f00 	ldrex	r3, [r3]
 800d3e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d3ea:	61fb      	str	r3, [r7, #28]
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	461a      	mov	r2, r3
 800d3f2:	69fb      	ldr	r3, [r7, #28]
 800d3f4:	61bb      	str	r3, [r7, #24]
 800d3f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3f8:	6979      	ldr	r1, [r7, #20]
 800d3fa:	69ba      	ldr	r2, [r7, #24]
 800d3fc:	e841 2300 	strex	r3, r2, [r1]
 800d400:	613b      	str	r3, [r7, #16]
   return(result);
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d1e6      	bne.n	800d3d6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2220      	movs	r2, #32
 800d40c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2200      	movs	r2, #0
 800d414:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d420:	bf00      	nop
 800d422:	3720      	adds	r7, #32
 800d424:	46bd      	mov	sp, r7
 800d426:	bd80      	pop	{r7, pc}

0800d428 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d428:	b480      	push	{r7}
 800d42a:	b083      	sub	sp, #12
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d430:	bf00      	nop
 800d432:	370c      	adds	r7, #12
 800d434:	46bd      	mov	sp, r7
 800d436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43a:	4770      	bx	lr

0800d43c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d43c:	b480      	push	{r7}
 800d43e:	b083      	sub	sp, #12
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d444:	bf00      	nop
 800d446:	370c      	adds	r7, #12
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr

0800d450 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d450:	b480      	push	{r7}
 800d452:	b083      	sub	sp, #12
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d458:	bf00      	nop
 800d45a:	370c      	adds	r7, #12
 800d45c:	46bd      	mov	sp, r7
 800d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d462:	4770      	bx	lr

0800d464 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d464:	b480      	push	{r7}
 800d466:	b085      	sub	sp, #20
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d472:	2b01      	cmp	r3, #1
 800d474:	d101      	bne.n	800d47a <HAL_UARTEx_DisableFifoMode+0x16>
 800d476:	2302      	movs	r3, #2
 800d478:	e027      	b.n	800d4ca <HAL_UARTEx_DisableFifoMode+0x66>
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2201      	movs	r2, #1
 800d47e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2224      	movs	r2, #36	@ 0x24
 800d486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	681a      	ldr	r2, [r3, #0]
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f022 0201 	bic.w	r2, r2, #1
 800d4a0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d4a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	68fa      	ldr	r2, [r7, #12]
 800d4b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2220      	movs	r2, #32
 800d4bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d4c8:	2300      	movs	r3, #0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3714      	adds	r7, #20
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d4:	4770      	bx	lr

0800d4d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d4d6:	b580      	push	{r7, lr}
 800d4d8:	b084      	sub	sp, #16
 800d4da:	af00      	add	r7, sp, #0
 800d4dc:	6078      	str	r0, [r7, #4]
 800d4de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d4e6:	2b01      	cmp	r3, #1
 800d4e8:	d101      	bne.n	800d4ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d4ea:	2302      	movs	r3, #2
 800d4ec:	e02d      	b.n	800d54a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	2224      	movs	r2, #36	@ 0x24
 800d4fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	681a      	ldr	r2, [r3, #0]
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f022 0201 	bic.w	r2, r2, #1
 800d514:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	689b      	ldr	r3, [r3, #8]
 800d51c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	683a      	ldr	r2, [r7, #0]
 800d526:	430a      	orrs	r2, r1
 800d528:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d52a:	6878      	ldr	r0, [r7, #4]
 800d52c:	f000 f850 	bl	800d5d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	68fa      	ldr	r2, [r7, #12]
 800d536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2220      	movs	r2, #32
 800d53c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2200      	movs	r2, #0
 800d544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d548:	2300      	movs	r3, #0
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3710      	adds	r7, #16
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}

0800d552 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d552:	b580      	push	{r7, lr}
 800d554:	b084      	sub	sp, #16
 800d556:	af00      	add	r7, sp, #0
 800d558:	6078      	str	r0, [r7, #4]
 800d55a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d562:	2b01      	cmp	r3, #1
 800d564:	d101      	bne.n	800d56a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d566:	2302      	movs	r3, #2
 800d568:	e02d      	b.n	800d5c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2201      	movs	r2, #1
 800d56e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2224      	movs	r2, #36	@ 0x24
 800d576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	681a      	ldr	r2, [r3, #0]
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	f022 0201 	bic.w	r2, r2, #1
 800d590:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	689b      	ldr	r3, [r3, #8]
 800d598:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	683a      	ldr	r2, [r7, #0]
 800d5a2:	430a      	orrs	r2, r1
 800d5a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f000 f812 	bl	800d5d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	68fa      	ldr	r2, [r7, #12]
 800d5b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2220      	movs	r2, #32
 800d5b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2200      	movs	r2, #0
 800d5c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d5c4:	2300      	movs	r3, #0
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3710      	adds	r7, #16
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}
	...

0800d5d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d5d0:	b480      	push	{r7}
 800d5d2:	b085      	sub	sp, #20
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d108      	bne.n	800d5f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d5f0:	e031      	b.n	800d656 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d5f2:	2308      	movs	r3, #8
 800d5f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d5f6:	2308      	movs	r3, #8
 800d5f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	689b      	ldr	r3, [r3, #8]
 800d600:	0e5b      	lsrs	r3, r3, #25
 800d602:	b2db      	uxtb	r3, r3
 800d604:	f003 0307 	and.w	r3, r3, #7
 800d608:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	689b      	ldr	r3, [r3, #8]
 800d610:	0f5b      	lsrs	r3, r3, #29
 800d612:	b2db      	uxtb	r3, r3
 800d614:	f003 0307 	and.w	r3, r3, #7
 800d618:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d61a:	7bbb      	ldrb	r3, [r7, #14]
 800d61c:	7b3a      	ldrb	r2, [r7, #12]
 800d61e:	4911      	ldr	r1, [pc, #68]	@ (800d664 <UARTEx_SetNbDataToProcess+0x94>)
 800d620:	5c8a      	ldrb	r2, [r1, r2]
 800d622:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d626:	7b3a      	ldrb	r2, [r7, #12]
 800d628:	490f      	ldr	r1, [pc, #60]	@ (800d668 <UARTEx_SetNbDataToProcess+0x98>)
 800d62a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d62c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d630:	b29a      	uxth	r2, r3
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d638:	7bfb      	ldrb	r3, [r7, #15]
 800d63a:	7b7a      	ldrb	r2, [r7, #13]
 800d63c:	4909      	ldr	r1, [pc, #36]	@ (800d664 <UARTEx_SetNbDataToProcess+0x94>)
 800d63e:	5c8a      	ldrb	r2, [r1, r2]
 800d640:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d644:	7b7a      	ldrb	r2, [r7, #13]
 800d646:	4908      	ldr	r1, [pc, #32]	@ (800d668 <UARTEx_SetNbDataToProcess+0x98>)
 800d648:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d64a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d64e:	b29a      	uxth	r2, r3
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d656:	bf00      	nop
 800d658:	3714      	adds	r7, #20
 800d65a:	46bd      	mov	sp, r7
 800d65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d660:	4770      	bx	lr
 800d662:	bf00      	nop
 800d664:	0800ef0c 	.word	0x0800ef0c
 800d668:	0800ef14 	.word	0x0800ef14

0800d66c <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800d66c:	b480      	push	{r7}
 800d66e:	b08b      	sub	sp, #44	@ 0x2c
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	685b      	ldr	r3, [r3, #4]
 800d67c:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	685b      	ldr	r3, [r3, #4]
 800d682:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	685b      	ldr	r3, [r3, #4]
 800d688:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	881b      	ldrh	r3, [r3, #0]
 800d68e:	461a      	mov	r2, r3
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	885b      	ldrh	r3, [r3, #2]
 800d694:	fb02 f303 	mul.w	r3, r2, r3
 800d698:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800d69e:	e013      	b.n	800d6c8 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800d6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a2:	1d1a      	adds	r2, r3, #4
 800d6a4:	627a      	str	r2, [r7, #36]	@ 0x24
 800d6a6:	ed93 7a00 	vldr	s14, [r3]
 800d6aa:	6a3b      	ldr	r3, [r7, #32]
 800d6ac:	1d1a      	adds	r2, r3, #4
 800d6ae:	623a      	str	r2, [r7, #32]
 800d6b0:	edd3 7a00 	vldr	s15, [r3]
 800d6b4:	69fb      	ldr	r3, [r7, #28]
 800d6b6:	1d1a      	adds	r2, r3, #4
 800d6b8:	61fa      	str	r2, [r7, #28]
 800d6ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d6be:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800d6c2:	69bb      	ldr	r3, [r7, #24]
 800d6c4:	3b01      	subs	r3, #1
 800d6c6:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800d6c8:	69bb      	ldr	r3, [r7, #24]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d1e8      	bne.n	800d6a0 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800d6d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	372c      	adds	r7, #44	@ 0x2c
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e0:	4770      	bx	lr

0800d6e2 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800d6e2:	b480      	push	{r7}
 800d6e4:	b085      	sub	sp, #20
 800d6e6:	af00      	add	r7, sp, #0
 800d6e8:	60f8      	str	r0, [r7, #12]
 800d6ea:	607b      	str	r3, [r7, #4]
 800d6ec:	460b      	mov	r3, r1
 800d6ee:	817b      	strh	r3, [r7, #10]
 800d6f0:	4613      	mov	r3, r2
 800d6f2:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	897a      	ldrh	r2, [r7, #10]
 800d6f8:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	893a      	ldrh	r2, [r7, #8]
 800d6fe:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	687a      	ldr	r2, [r7, #4]
 800d704:	605a      	str	r2, [r3, #4]
}
 800d706:	bf00      	nop
 800d708:	3714      	adds	r7, #20
 800d70a:	46bd      	mov	sp, r7
 800d70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d710:	4770      	bx	lr

0800d712 <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800d712:	b480      	push	{r7}
 800d714:	b0bb      	sub	sp, #236	@ 0xec
 800d716:	af00      	add	r7, sp, #0
 800d718:	6078      	str	r0, [r7, #4]
 800d71a:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	685b      	ldr	r3, [r3, #4]
 800d720:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	881b      	ldrh	r3, [r3, #0]
 800d72c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	885b      	ldrh	r3, [r3, #2]
 800d732:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 800d734:	f04f 0300 	mov.w	r3, #0
 800d738:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d73c:	f04f 0300 	mov.w	r3, #0
 800d740:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 800d742:	2300      	movs	r3, #0
 800d744:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 800d748:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d74a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 800d74e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d750:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 800d754:	e03b      	b.n	800d7ce <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 800d756:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d758:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800d75c:	1ad3      	subs	r3, r2, r3
 800d75e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800d762:	e00c      	b.n	800d77e <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 800d764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d768:	1d1a      	adds	r2, r3, #4
 800d76a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800d76e:	f04f 0200 	mov.w	r2, #0
 800d772:	601a      	str	r2, [r3, #0]
        j--;
 800d774:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d778:	3b01      	subs	r3, #1
 800d77a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800d77e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d782:	2b00      	cmp	r3, #0
 800d784:	d1ee      	bne.n	800d764 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 800d786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d78a:	1d1a      	adds	r2, r3, #4
 800d78c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800d790:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800d794:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 800d796:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800d79a:	3b01      	subs	r3, #1
 800d79c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800d7a0:	e00c      	b.n	800d7bc <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 800d7a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d7a6:	1d1a      	adds	r2, r3, #4
 800d7a8:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800d7ac:	f04f 0200 	mov.w	r2, #0
 800d7b0:	601a      	str	r2, [r3, #0]
        j--;
 800d7b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d7b6:	3b01      	subs	r3, #1
 800d7b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800d7bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d1ee      	bne.n	800d7a2 <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 800d7c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800d7c8:	3b01      	subs	r3, #1
 800d7ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 800d7ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d1bf      	bne.n	800d756 <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d7dc:	e2c7      	b.n	800dd6e <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 800d7de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d7e2:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	685a      	ldr	r2, [r3, #4]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	885b      	ldrh	r3, [r3, #2]
 800d7ec:	3301      	adds	r3, #1
 800d7ee:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800d7f2:	fb01 f303 	mul.w	r3, r1, r3
 800d7f6:	009b      	lsls	r3, r3, #2
 800d7f8:	4413      	add	r3, r2
 800d7fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 800d7fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 800d808:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d80c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800d810:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d814:	3301      	adds	r3, #1
 800d816:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d81a:	e02c      	b.n	800d876 <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	685a      	ldr	r2, [r3, #4]
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	885b      	ldrh	r3, [r3, #2]
 800d824:	4619      	mov	r1, r3
 800d826:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d82a:	fb03 f101 	mul.w	r1, r3, r1
 800d82e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d832:	440b      	add	r3, r1
 800d834:	009b      	lsls	r3, r3, #2
 800d836:	4413      	add	r3, r2
 800d838:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 800d83c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 800d844:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800d848:	eeb0 7ae7 	vabs.f32	s14, s15
 800d84c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800d850:	eef0 7ae7 	vabs.f32	s15, s15
 800d854:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d85c:	dd06      	ble.n	800d86c <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 800d85e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d862:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 800d866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d868:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800d86c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d870:	3301      	adds	r3, #1
 800d872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d876:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800d87a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d87c:	429a      	cmp	r2, r3
 800d87e:	d3cd      	bcc.n	800d81c <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 800d880:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800d884:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d88c:	f000 809b 	beq.w	800d9c6 <arm_mat_inverse_f32+0x2b4>
 800d890:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d894:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d898:	429a      	cmp	r2, r3
 800d89a:	f000 8094 	beq.w	800d9c6 <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	685b      	ldr	r3, [r3, #4]
 800d8a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	685b      	ldr	r3, [r3, #4]
 800d8aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	885b      	ldrh	r3, [r3, #2]
 800d8b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d8b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d8ba:	1ad3      	subs	r3, r2, r3
 800d8bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d8c2:	fb03 f202 	mul.w	r2, r3, r2
 800d8c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d8ca:	4413      	add	r3, r2
 800d8cc:	009b      	lsls	r3, r3, #2
 800d8ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800d8d2:	4413      	add	r3, r2
 800d8d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d8d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d8de:	fb03 f202 	mul.w	r2, r3, r2
 800d8e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d8e6:	4413      	add	r3, r2
 800d8e8:	009b      	lsls	r3, r3, #2
 800d8ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d8ee:	4413      	add	r3, r2
 800d8f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d8fa:	e018      	b.n	800d92e <arm_mat_inverse_f32+0x21c>
 800d8fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d904:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d908:	1d1a      	adds	r2, r3, #4
 800d90a:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800d90e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d912:	6812      	ldr	r2, [r2, #0]
 800d914:	601a      	str	r2, [r3, #0]
 800d916:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d91a:	1d1a      	adds	r2, r3, #4
 800d91c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800d920:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d922:	601a      	str	r2, [r3, #0]
 800d924:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800d928:	3301      	adds	r3, #1
 800d92a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d92e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800d932:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d934:	429a      	cmp	r2, r3
 800d936:	dbe1      	blt.n	800d8fc <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	685b      	ldr	r3, [r3, #4]
 800d93c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	685b      	ldr	r3, [r3, #4]
 800d944:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	885b      	ldrh	r3, [r3, #2]
 800d94c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d94e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d950:	643b      	str	r3, [r7, #64]	@ 0x40
 800d952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d954:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d956:	fb02 f303 	mul.w	r3, r2, r3
 800d95a:	009b      	lsls	r3, r3, #2
 800d95c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d960:	4413      	add	r3, r2
 800d962:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d966:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d968:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d96c:	fb02 f303 	mul.w	r3, r2, r3
 800d970:	009b      	lsls	r3, r3, #2
 800d972:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d976:	4413      	add	r3, r2
 800d978:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d97c:	2300      	movs	r3, #0
 800d97e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d982:	e018      	b.n	800d9b6 <arm_mat_inverse_f32+0x2a4>
 800d984:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d98c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d990:	1d1a      	adds	r2, r3, #4
 800d992:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d996:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d99a:	6812      	ldr	r2, [r2, #0]
 800d99c:	601a      	str	r2, [r3, #0]
 800d99e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d9a2:	1d1a      	adds	r2, r3, #4
 800d9a4:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d9a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d9aa:	601a      	str	r2, [r3, #0]
 800d9ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d9b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d9ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	dbe1      	blt.n	800d984 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 800d9c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d9ca:	2b01      	cmp	r3, #1
 800d9cc:	d009      	beq.n	800d9e2 <arm_mat_inverse_f32+0x2d0>
 800d9ce:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800d9d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d9d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9da:	d102      	bne.n	800d9e2 <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 800d9dc:	f06f 0304 	mvn.w	r3, #4
 800d9e0:	e208      	b.n	800ddf4 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 800d9e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d9e6:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 800d9ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9ee:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	885b      	ldrh	r3, [r3, #2]
 800d9fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800da00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800da06:	1ad3      	subs	r3, r2, r3
 800da08:	633b      	str	r3, [r7, #48]	@ 0x30
 800da0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800da0e:	fb03 f202 	mul.w	r2, r3, r2
 800da12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800da16:	4413      	add	r3, r2
 800da18:	009b      	lsls	r3, r3, #2
 800da1a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800da1e:	4413      	add	r3, r2
 800da20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da24:	2300      	movs	r3, #0
 800da26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800da2a:	e011      	b.n	800da50 <arm_mat_inverse_f32+0x33e>
 800da2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da30:	1d1a      	adds	r2, r3, #4
 800da32:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800da36:	ed93 7a00 	vldr	s14, [r3]
 800da3a:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800da3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da42:	edc3 7a00 	vstr	s15, [r3]
 800da46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800da4a:	3301      	adds	r3, #1
 800da4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800da50:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800da54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da56:	429a      	cmp	r2, r3
 800da58:	dbe8      	blt.n	800da2c <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	685b      	ldr	r3, [r3, #4]
 800da5e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	885b      	ldrh	r3, [r3, #2]
 800da66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da6e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800da70:	fb02 f303 	mul.w	r3, r2, r3
 800da74:	009b      	lsls	r3, r3, #2
 800da76:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800da7a:	4413      	add	r3, r2
 800da7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800da80:	2300      	movs	r3, #0
 800da82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800da86:	e011      	b.n	800daac <arm_mat_inverse_f32+0x39a>
 800da88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800da8c:	1d1a      	adds	r2, r3, #4
 800da8e:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800da92:	ed93 7a00 	vldr	s14, [r3]
 800da96:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800da9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da9e:	edc3 7a00 	vstr	s15, [r3]
 800daa2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800daa6:	3301      	adds	r3, #1
 800daa8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800daac:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800dab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dab2:	429a      	cmp	r2, r3
 800dab4:	dbe8      	blt.n	800da88 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 800dab6:	2300      	movs	r3, #0
 800dab8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 800dabc:	e0ae      	b.n	800dc1c <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	685a      	ldr	r2, [r3, #4]
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	885b      	ldrh	r3, [r3, #2]
 800dac6:	4619      	mov	r1, r3
 800dac8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dacc:	fb03 f101 	mul.w	r1, r3, r1
 800dad0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dad4:	440b      	add	r3, r1
 800dad6:	009b      	lsls	r3, r3, #2
 800dad8:	4413      	add	r3, r2
 800dada:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800dade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	685b      	ldr	r3, [r3, #4]
 800daec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	685b      	ldr	r3, [r3, #4]
 800daf4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	885b      	ldrh	r3, [r3, #2]
 800dafc:	617b      	str	r3, [r7, #20]
 800dafe:	697a      	ldr	r2, [r7, #20]
 800db00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800db04:	1ad3      	subs	r3, r2, r3
 800db06:	613b      	str	r3, [r7, #16]
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800db0e:	fb03 f202 	mul.w	r2, r3, r2
 800db12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800db16:	4413      	add	r3, r2
 800db18:	009b      	lsls	r3, r3, #2
 800db1a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800db1e:	4413      	add	r3, r2
 800db20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800db24:	697b      	ldr	r3, [r7, #20]
 800db26:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800db28:	fb03 f202 	mul.w	r2, r3, r2
 800db2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800db30:	4413      	add	r3, r2
 800db32:	009b      	lsls	r3, r3, #2
 800db34:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800db38:	4413      	add	r3, r2
 800db3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800db3e:	2300      	movs	r3, #0
 800db40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800db44:	e01a      	b.n	800db7c <arm_mat_inverse_f32+0x46a>
 800db46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800db4a:	1d1a      	adds	r2, r3, #4
 800db4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800db50:	ed93 7a00 	vldr	s14, [r3]
 800db54:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800db58:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800db60:	1d1a      	adds	r2, r3, #4
 800db62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800db66:	ed93 7a00 	vldr	s14, [r3]
 800db6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db6e:	edc3 7a00 	vstr	s15, [r3]
 800db72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800db76:	3301      	adds	r3, #1
 800db78:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800db7c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	429a      	cmp	r2, r3
 800db84:	dbdf      	blt.n	800db46 <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800db86:	683b      	ldr	r3, [r7, #0]
 800db88:	685b      	ldr	r3, [r3, #4]
 800db8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	685b      	ldr	r3, [r3, #4]
 800db92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	885b      	ldrh	r3, [r3, #2]
 800db9a:	60fb      	str	r3, [r7, #12]
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	60bb      	str	r3, [r7, #8]
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800dba6:	fb02 f303 	mul.w	r3, r2, r3
 800dbaa:	009b      	lsls	r3, r3, #2
 800dbac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800dbb0:	4413      	add	r3, r2
 800dbb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dbba:	fb02 f303 	mul.w	r3, r2, r3
 800dbbe:	009b      	lsls	r3, r3, #2
 800dbc0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800dbc4:	4413      	add	r3, r2
 800dbc6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dbca:	2300      	movs	r3, #0
 800dbcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800dbd0:	e01a      	b.n	800dc08 <arm_mat_inverse_f32+0x4f6>
 800dbd2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dbd6:	1d1a      	adds	r2, r3, #4
 800dbd8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800dbdc:	ed93 7a00 	vldr	s14, [r3]
 800dbe0:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800dbe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbe8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dbec:	1d1a      	adds	r2, r3, #4
 800dbee:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800dbf2:	ed93 7a00 	vldr	s14, [r3]
 800dbf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dbfa:	edc3 7a00 	vstr	s15, [r3]
 800dbfe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dc02:	3301      	adds	r3, #1
 800dc04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800dc08:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	429a      	cmp	r2, r3
 800dc10:	dbdf      	blt.n	800dbd2 <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 800dc12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dc16:	3301      	adds	r3, #1
 800dc18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800dc1c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800dc20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc22:	429a      	cmp	r2, r3
 800dc24:	f4ff af4b 	bcc.w	800dabe <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800dc28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc2a:	3301      	adds	r3, #1
 800dc2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800dc30:	e092      	b.n	800dd58 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	685a      	ldr	r2, [r3, #4]
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	885b      	ldrh	r3, [r3, #2]
 800dc3a:	4619      	mov	r1, r3
 800dc3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dc40:	fb03 f101 	mul.w	r1, r3, r1
 800dc44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dc48:	440b      	add	r3, r1
 800dc4a:	009b      	lsls	r3, r3, #2
 800dc4c:	4413      	add	r3, r2
 800dc4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800dc52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	685b      	ldr	r3, [r3, #4]
 800dc60:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	677b      	str	r3, [r7, #116]	@ 0x74
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	885b      	ldrh	r3, [r3, #2]
 800dc6c:	627b      	str	r3, [r7, #36]	@ 0x24
 800dc6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dc74:	1ad3      	subs	r3, r2, r3
 800dc76:	623b      	str	r3, [r7, #32]
 800dc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc7a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800dc7e:	fb03 f202 	mul.w	r2, r3, r2
 800dc82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dc86:	4413      	add	r3, r2
 800dc88:	009b      	lsls	r3, r3, #2
 800dc8a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800dc8c:	4413      	add	r3, r2
 800dc8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dc90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc92:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dc94:	fb03 f202 	mul.w	r2, r3, r2
 800dc98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dc9c:	4413      	add	r3, r2
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800dca2:	4413      	add	r3, r2
 800dca4:	677b      	str	r3, [r7, #116]	@ 0x74
 800dca6:	2300      	movs	r3, #0
 800dca8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dcaa:	e014      	b.n	800dcd6 <arm_mat_inverse_f32+0x5c4>
 800dcac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dcae:	1d1a      	adds	r2, r3, #4
 800dcb0:	677a      	str	r2, [r7, #116]	@ 0x74
 800dcb2:	ed93 7a00 	vldr	s14, [r3]
 800dcb6:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800dcba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dcbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dcc0:	1d1a      	adds	r2, r3, #4
 800dcc2:	67ba      	str	r2, [r7, #120]	@ 0x78
 800dcc4:	ed93 7a00 	vldr	s14, [r3]
 800dcc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dccc:	edc3 7a00 	vstr	s15, [r3]
 800dcd0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dcd2:	3301      	adds	r3, #1
 800dcd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dcd6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dcd8:	6a3b      	ldr	r3, [r7, #32]
 800dcda:	429a      	cmp	r2, r3
 800dcdc:	dbe6      	blt.n	800dcac <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	685b      	ldr	r3, [r3, #4]
 800dce2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	685b      	ldr	r3, [r3, #4]
 800dce8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	885b      	ldrh	r3, [r3, #2]
 800dcee:	61fb      	str	r3, [r7, #28]
 800dcf0:	69fb      	ldr	r3, [r7, #28]
 800dcf2:	61bb      	str	r3, [r7, #24]
 800dcf4:	69fb      	ldr	r3, [r7, #28]
 800dcf6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800dcfa:	fb02 f303 	mul.w	r3, r2, r3
 800dcfe:	009b      	lsls	r3, r3, #2
 800dd00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dd02:	4413      	add	r3, r2
 800dd04:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dd06:	69fb      	ldr	r3, [r7, #28]
 800dd08:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dd0a:	fb02 f303 	mul.w	r3, r2, r3
 800dd0e:	009b      	lsls	r3, r3, #2
 800dd10:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dd12:	4413      	add	r3, r2
 800dd14:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd16:	2300      	movs	r3, #0
 800dd18:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd1a:	e014      	b.n	800dd46 <arm_mat_inverse_f32+0x634>
 800dd1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd1e:	1d1a      	adds	r2, r3, #4
 800dd20:	66ba      	str	r2, [r7, #104]	@ 0x68
 800dd22:	ed93 7a00 	vldr	s14, [r3]
 800dd26:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800dd2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd30:	1d1a      	adds	r2, r3, #4
 800dd32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800dd34:	ed93 7a00 	vldr	s14, [r3]
 800dd38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dd3c:	edc3 7a00 	vstr	s15, [r3]
 800dd40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd42:	3301      	adds	r3, #1
 800dd44:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd46:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800dd48:	69bb      	ldr	r3, [r7, #24]
 800dd4a:	429a      	cmp	r2, r3
 800dd4c:	dbe6      	blt.n	800dd1c <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800dd4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dd52:	3301      	adds	r3, #1
 800dd54:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800dd58:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800dd5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd5e:	429a      	cmp	r2, r3
 800dd60:	f4ff af67 	bcc.w	800dc32 <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 800dd64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dd68:	3301      	adds	r3, #1
 800dd6a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dd6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800dd72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd74:	429a      	cmp	r2, r3
 800dd76:	f4ff ad32 	bcc.w	800d7de <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 800dd80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dd84:	2b01      	cmp	r3, #1
 800dd86:	d033      	beq.n	800ddf0 <arm_mat_inverse_f32+0x6de>
 800dd88:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800dd8c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dd90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd94:	d12c      	bne.n	800ddf0 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	685b      	ldr	r3, [r3, #4]
 800dd9a:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800dda2:	e010      	b.n	800ddc6 <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 800dda4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dda8:	009b      	lsls	r3, r3, #2
 800ddaa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ddac:	4413      	add	r3, r2
 800ddae:	edd3 7a00 	vldr	s15, [r3]
 800ddb2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ddb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddba:	d10d      	bne.n	800ddd8 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 800ddbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ddc0:	3301      	adds	r3, #1
 800ddc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ddc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ddc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ddca:	fb02 f303 	mul.w	r3, r2, r3
 800ddce:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800ddd2:	429a      	cmp	r2, r3
 800ddd4:	d3e6      	bcc.n	800dda4 <arm_mat_inverse_f32+0x692>
 800ddd6:	e000      	b.n	800ddda <arm_mat_inverse_f32+0x6c8>
            break;
 800ddd8:	bf00      	nop
      }

      if (i == numRows * numCols)
 800ddda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dddc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ddde:	fb02 f303 	mul.w	r3, r2, r3
 800dde2:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800dde6:	429a      	cmp	r2, r3
 800dde8:	d102      	bne.n	800ddf0 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800ddea:	23fb      	movs	r3, #251	@ 0xfb
 800ddec:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 800ddf0:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	37ec      	adds	r7, #236	@ 0xec
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfe:	4770      	bx	lr

0800de00 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800de00:	b480      	push	{r7}
 800de02:	b093      	sub	sp, #76	@ 0x4c
 800de04:	af00      	add	r7, sp, #0
 800de06:	60f8      	str	r0, [r7, #12]
 800de08:	60b9      	str	r1, [r7, #8]
 800de0a:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	685b      	ldr	r3, [r3, #4]
 800de10:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800de12:	68bb      	ldr	r3, [r7, #8]
 800de14:	685b      	ldr	r3, [r3, #4]
 800de16:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	685b      	ldr	r3, [r3, #4]
 800de1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800de1e:	68bb      	ldr	r3, [r7, #8]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	881b      	ldrh	r3, [r3, #0]
 800de2e:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800de30:	68bb      	ldr	r3, [r7, #8]
 800de32:	885b      	ldrh	r3, [r3, #2]
 800de34:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	885b      	ldrh	r3, [r3, #2]
 800de3a:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800de3c:	2300      	movs	r3, #0
 800de3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800de40:	8b7b      	ldrh	r3, [r7, #26]
 800de42:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800de44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de46:	009b      	lsls	r3, r3, #2
 800de48:	69fa      	ldr	r2, [r7, #28]
 800de4a:	4413      	add	r3, r2
 800de4c:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800de4e:	8b3b      	ldrh	r3, [r7, #24]
 800de50:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800de52:	68bb      	ldr	r3, [r7, #8]
 800de54:	685b      	ldr	r3, [r3, #4]
 800de56:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800de58:	f04f 0300 	mov.w	r3, #0
 800de5c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800de5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de60:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800de62:	8afb      	ldrh	r3, [r7, #22]
 800de64:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800de66:	e017      	b.n	800de98 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800de68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de6a:	1d1a      	adds	r2, r3, #4
 800de6c:	647a      	str	r2, [r7, #68]	@ 0x44
 800de6e:	ed93 7a00 	vldr	s14, [r3]
 800de72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de74:	edd3 7a00 	vldr	s15, [r3]
 800de78:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de7c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800de80:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de84:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800de88:	8b3b      	ldrh	r3, [r7, #24]
 800de8a:	009b      	lsls	r3, r3, #2
 800de8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800de8e:	4413      	add	r3, r2
 800de90:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800de92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de94:	3b01      	subs	r3, #1
 800de96:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800de98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d1e4      	bne.n	800de68 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800de9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dea0:	1d1a      	adds	r2, r3, #4
 800dea2:	63ba      	str	r2, [r7, #56]	@ 0x38
 800dea4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dea6:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800dea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deaa:	3b01      	subs	r3, #1
 800deac:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800deae:	8b3a      	ldrh	r2, [r7, #24]
 800deb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deb2:	1ad3      	subs	r3, r2, r3
 800deb4:	009b      	lsls	r3, r3, #2
 800deb6:	6a3a      	ldr	r2, [r7, #32]
 800deb8:	4413      	add	r3, r2
 800deba:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800debc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d1ca      	bne.n	800de58 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800dec2:	8b3b      	ldrh	r3, [r7, #24]
 800dec4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dec6:	4413      	add	r3, r2
 800dec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800deca:	8afb      	ldrh	r3, [r7, #22]
 800decc:	009b      	lsls	r3, r3, #2
 800dece:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ded0:	4413      	add	r3, r2
 800ded2:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800ded4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ded6:	3b01      	subs	r3, #1
 800ded8:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800deda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d1b1      	bne.n	800de44 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800dee0:	2300      	movs	r3, #0
 800dee2:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800dee4:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800dee8:	4618      	mov	r0, r3
 800deea:	374c      	adds	r7, #76	@ 0x4c
 800deec:	46bd      	mov	sp, r7
 800deee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def2:	4770      	bx	lr

0800def4 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 800def4:	b480      	push	{r7}
 800def6:	b08b      	sub	sp, #44	@ 0x2c
 800def8:	af00      	add	r7, sp, #0
 800defa:	60f8      	str	r0, [r7, #12]
 800defc:	ed87 0a02 	vstr	s0, [r7, #8]
 800df00:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	685b      	ldr	r3, [r3, #4]
 800df06:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	685b      	ldr	r3, [r3, #4]
 800df0c:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	881b      	ldrh	r3, [r3, #0]
 800df12:	461a      	mov	r2, r3
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	885b      	ldrh	r3, [r3, #2]
 800df18:	fb02 f303 	mul.w	r3, r2, r3
 800df1c:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800df1e:	69bb      	ldr	r3, [r7, #24]
 800df20:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800df22:	e010      	b.n	800df46 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 800df24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df26:	1d1a      	adds	r2, r3, #4
 800df28:	627a      	str	r2, [r7, #36]	@ 0x24
 800df2a:	ed93 7a00 	vldr	s14, [r3]
 800df2e:	6a3b      	ldr	r3, [r7, #32]
 800df30:	1d1a      	adds	r2, r3, #4
 800df32:	623a      	str	r2, [r7, #32]
 800df34:	edd7 7a02 	vldr	s15, [r7, #8]
 800df38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df3c:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800df40:	69fb      	ldr	r3, [r7, #28]
 800df42:	3b01      	subs	r3, #1
 800df44:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 800df46:	69fb      	ldr	r3, [r7, #28]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d1eb      	bne.n	800df24 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800df4c:	2300      	movs	r3, #0
 800df4e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800df50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df54:	4618      	mov	r0, r3
 800df56:	372c      	adds	r7, #44	@ 0x2c
 800df58:	46bd      	mov	sp, r7
 800df5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5e:	4770      	bx	lr

0800df60 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800df60:	b480      	push	{r7}
 800df62:	b08b      	sub	sp, #44	@ 0x2c
 800df64:	af00      	add	r7, sp, #0
 800df66:	60f8      	str	r0, [r7, #12]
 800df68:	60b9      	str	r1, [r7, #8]
 800df6a:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	685b      	ldr	r3, [r3, #4]
 800df70:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800df72:	68bb      	ldr	r3, [r7, #8]
 800df74:	685b      	ldr	r3, [r3, #4]
 800df76:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	685b      	ldr	r3, [r3, #4]
 800df7c:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	881b      	ldrh	r3, [r3, #0]
 800df82:	461a      	mov	r2, r3
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	885b      	ldrh	r3, [r3, #2]
 800df88:	fb02 f303 	mul.w	r3, r2, r3
 800df8c:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800df8e:	697b      	ldr	r3, [r7, #20]
 800df90:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800df92:	e013      	b.n	800dfbc <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 800df94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df96:	1d1a      	adds	r2, r3, #4
 800df98:	627a      	str	r2, [r7, #36]	@ 0x24
 800df9a:	ed93 7a00 	vldr	s14, [r3]
 800df9e:	6a3b      	ldr	r3, [r7, #32]
 800dfa0:	1d1a      	adds	r2, r3, #4
 800dfa2:	623a      	str	r2, [r7, #32]
 800dfa4:	edd3 7a00 	vldr	s15, [r3]
 800dfa8:	69fb      	ldr	r3, [r7, #28]
 800dfaa:	1d1a      	adds	r2, r3, #4
 800dfac:	61fa      	str	r2, [r7, #28]
 800dfae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfb2:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	3b01      	subs	r3, #1
 800dfba:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800dfbc:	69bb      	ldr	r3, [r7, #24]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d1e8      	bne.n	800df94 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800dfc6:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800dfca:	4618      	mov	r0, r3
 800dfcc:	372c      	adds	r7, #44	@ 0x2c
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd4:	4770      	bx	lr

0800dfd6 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800dfd6:	b480      	push	{r7}
 800dfd8:	b08b      	sub	sp, #44	@ 0x2c
 800dfda:	af00      	add	r7, sp, #0
 800dfdc:	6078      	str	r0, [r7, #4]
 800dfde:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	685b      	ldr	r3, [r3, #4]
 800dfe4:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800dfe6:	683b      	ldr	r3, [r7, #0]
 800dfe8:	685b      	ldr	r3, [r3, #4]
 800dfea:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	881b      	ldrh	r3, [r3, #0]
 800dff0:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	885b      	ldrh	r3, [r3, #2]
 800dff6:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800dff8:	89fb      	ldrh	r3, [r7, #14]
 800dffa:	61bb      	str	r3, [r7, #24]
 800dffc:	2300      	movs	r3, #0
 800dffe:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	009b      	lsls	r3, r3, #2
 800e004:	693a      	ldr	r2, [r7, #16]
 800e006:	4413      	add	r3, r2
 800e008:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800e00a:	89bb      	ldrh	r3, [r7, #12]
 800e00c:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800e00e:	e00d      	b.n	800e02c <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800e010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e012:	1d1a      	adds	r2, r3, #4
 800e014:	627a      	str	r2, [r7, #36]	@ 0x24
 800e016:	681a      	ldr	r2, [r3, #0]
 800e018:	6a3b      	ldr	r3, [r7, #32]
 800e01a:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800e01c:	89fb      	ldrh	r3, [r7, #14]
 800e01e:	009b      	lsls	r3, r3, #2
 800e020:	6a3a      	ldr	r2, [r7, #32]
 800e022:	4413      	add	r3, r2
 800e024:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800e026:	69fb      	ldr	r3, [r7, #28]
 800e028:	3b01      	subs	r3, #1
 800e02a:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800e02c:	69fb      	ldr	r3, [r7, #28]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d1ee      	bne.n	800e010 <arm_mat_trans_f32+0x3a>
      }

      i++;
 800e032:	697b      	ldr	r3, [r7, #20]
 800e034:	3301      	adds	r3, #1
 800e036:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800e038:	69bb      	ldr	r3, [r7, #24]
 800e03a:	3b01      	subs	r3, #1
 800e03c:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800e03e:	69bb      	ldr	r3, [r7, #24]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d1dd      	bne.n	800e000 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800e044:	2300      	movs	r3, #0
 800e046:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 800e048:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	372c      	adds	r7, #44	@ 0x2c
 800e050:	46bd      	mov	sp, r7
 800e052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e056:	4770      	bx	lr

0800e058 <malloc>:
 800e058:	4b02      	ldr	r3, [pc, #8]	@ (800e064 <malloc+0xc>)
 800e05a:	4601      	mov	r1, r0
 800e05c:	6818      	ldr	r0, [r3, #0]
 800e05e:	f000 b825 	b.w	800e0ac <_malloc_r>
 800e062:	bf00      	nop
 800e064:	2000039c 	.word	0x2000039c

0800e068 <sbrk_aligned>:
 800e068:	b570      	push	{r4, r5, r6, lr}
 800e06a:	4e0f      	ldr	r6, [pc, #60]	@ (800e0a8 <sbrk_aligned+0x40>)
 800e06c:	460c      	mov	r4, r1
 800e06e:	6831      	ldr	r1, [r6, #0]
 800e070:	4605      	mov	r5, r0
 800e072:	b911      	cbnz	r1, 800e07a <sbrk_aligned+0x12>
 800e074:	f000 f8ae 	bl	800e1d4 <_sbrk_r>
 800e078:	6030      	str	r0, [r6, #0]
 800e07a:	4621      	mov	r1, r4
 800e07c:	4628      	mov	r0, r5
 800e07e:	f000 f8a9 	bl	800e1d4 <_sbrk_r>
 800e082:	1c43      	adds	r3, r0, #1
 800e084:	d103      	bne.n	800e08e <sbrk_aligned+0x26>
 800e086:	f04f 34ff 	mov.w	r4, #4294967295
 800e08a:	4620      	mov	r0, r4
 800e08c:	bd70      	pop	{r4, r5, r6, pc}
 800e08e:	1cc4      	adds	r4, r0, #3
 800e090:	f024 0403 	bic.w	r4, r4, #3
 800e094:	42a0      	cmp	r0, r4
 800e096:	d0f8      	beq.n	800e08a <sbrk_aligned+0x22>
 800e098:	1a21      	subs	r1, r4, r0
 800e09a:	4628      	mov	r0, r5
 800e09c:	f000 f89a 	bl	800e1d4 <_sbrk_r>
 800e0a0:	3001      	adds	r0, #1
 800e0a2:	d1f2      	bne.n	800e08a <sbrk_aligned+0x22>
 800e0a4:	e7ef      	b.n	800e086 <sbrk_aligned+0x1e>
 800e0a6:	bf00      	nop
 800e0a8:	20002084 	.word	0x20002084

0800e0ac <_malloc_r>:
 800e0ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0b0:	1ccd      	adds	r5, r1, #3
 800e0b2:	f025 0503 	bic.w	r5, r5, #3
 800e0b6:	3508      	adds	r5, #8
 800e0b8:	2d0c      	cmp	r5, #12
 800e0ba:	bf38      	it	cc
 800e0bc:	250c      	movcc	r5, #12
 800e0be:	2d00      	cmp	r5, #0
 800e0c0:	4606      	mov	r6, r0
 800e0c2:	db01      	blt.n	800e0c8 <_malloc_r+0x1c>
 800e0c4:	42a9      	cmp	r1, r5
 800e0c6:	d904      	bls.n	800e0d2 <_malloc_r+0x26>
 800e0c8:	230c      	movs	r3, #12
 800e0ca:	6033      	str	r3, [r6, #0]
 800e0cc:	2000      	movs	r0, #0
 800e0ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e1a8 <_malloc_r+0xfc>
 800e0d6:	f000 f869 	bl	800e1ac <__malloc_lock>
 800e0da:	f8d8 3000 	ldr.w	r3, [r8]
 800e0de:	461c      	mov	r4, r3
 800e0e0:	bb44      	cbnz	r4, 800e134 <_malloc_r+0x88>
 800e0e2:	4629      	mov	r1, r5
 800e0e4:	4630      	mov	r0, r6
 800e0e6:	f7ff ffbf 	bl	800e068 <sbrk_aligned>
 800e0ea:	1c43      	adds	r3, r0, #1
 800e0ec:	4604      	mov	r4, r0
 800e0ee:	d158      	bne.n	800e1a2 <_malloc_r+0xf6>
 800e0f0:	f8d8 4000 	ldr.w	r4, [r8]
 800e0f4:	4627      	mov	r7, r4
 800e0f6:	2f00      	cmp	r7, #0
 800e0f8:	d143      	bne.n	800e182 <_malloc_r+0xd6>
 800e0fa:	2c00      	cmp	r4, #0
 800e0fc:	d04b      	beq.n	800e196 <_malloc_r+0xea>
 800e0fe:	6823      	ldr	r3, [r4, #0]
 800e100:	4639      	mov	r1, r7
 800e102:	4630      	mov	r0, r6
 800e104:	eb04 0903 	add.w	r9, r4, r3
 800e108:	f000 f864 	bl	800e1d4 <_sbrk_r>
 800e10c:	4581      	cmp	r9, r0
 800e10e:	d142      	bne.n	800e196 <_malloc_r+0xea>
 800e110:	6821      	ldr	r1, [r4, #0]
 800e112:	1a6d      	subs	r5, r5, r1
 800e114:	4629      	mov	r1, r5
 800e116:	4630      	mov	r0, r6
 800e118:	f7ff ffa6 	bl	800e068 <sbrk_aligned>
 800e11c:	3001      	adds	r0, #1
 800e11e:	d03a      	beq.n	800e196 <_malloc_r+0xea>
 800e120:	6823      	ldr	r3, [r4, #0]
 800e122:	442b      	add	r3, r5
 800e124:	6023      	str	r3, [r4, #0]
 800e126:	f8d8 3000 	ldr.w	r3, [r8]
 800e12a:	685a      	ldr	r2, [r3, #4]
 800e12c:	bb62      	cbnz	r2, 800e188 <_malloc_r+0xdc>
 800e12e:	f8c8 7000 	str.w	r7, [r8]
 800e132:	e00f      	b.n	800e154 <_malloc_r+0xa8>
 800e134:	6822      	ldr	r2, [r4, #0]
 800e136:	1b52      	subs	r2, r2, r5
 800e138:	d420      	bmi.n	800e17c <_malloc_r+0xd0>
 800e13a:	2a0b      	cmp	r2, #11
 800e13c:	d917      	bls.n	800e16e <_malloc_r+0xc2>
 800e13e:	1961      	adds	r1, r4, r5
 800e140:	42a3      	cmp	r3, r4
 800e142:	6025      	str	r5, [r4, #0]
 800e144:	bf18      	it	ne
 800e146:	6059      	strne	r1, [r3, #4]
 800e148:	6863      	ldr	r3, [r4, #4]
 800e14a:	bf08      	it	eq
 800e14c:	f8c8 1000 	streq.w	r1, [r8]
 800e150:	5162      	str	r2, [r4, r5]
 800e152:	604b      	str	r3, [r1, #4]
 800e154:	4630      	mov	r0, r6
 800e156:	f000 f82f 	bl	800e1b8 <__malloc_unlock>
 800e15a:	f104 000b 	add.w	r0, r4, #11
 800e15e:	1d23      	adds	r3, r4, #4
 800e160:	f020 0007 	bic.w	r0, r0, #7
 800e164:	1ac2      	subs	r2, r0, r3
 800e166:	bf1c      	itt	ne
 800e168:	1a1b      	subne	r3, r3, r0
 800e16a:	50a3      	strne	r3, [r4, r2]
 800e16c:	e7af      	b.n	800e0ce <_malloc_r+0x22>
 800e16e:	6862      	ldr	r2, [r4, #4]
 800e170:	42a3      	cmp	r3, r4
 800e172:	bf0c      	ite	eq
 800e174:	f8c8 2000 	streq.w	r2, [r8]
 800e178:	605a      	strne	r2, [r3, #4]
 800e17a:	e7eb      	b.n	800e154 <_malloc_r+0xa8>
 800e17c:	4623      	mov	r3, r4
 800e17e:	6864      	ldr	r4, [r4, #4]
 800e180:	e7ae      	b.n	800e0e0 <_malloc_r+0x34>
 800e182:	463c      	mov	r4, r7
 800e184:	687f      	ldr	r7, [r7, #4]
 800e186:	e7b6      	b.n	800e0f6 <_malloc_r+0x4a>
 800e188:	461a      	mov	r2, r3
 800e18a:	685b      	ldr	r3, [r3, #4]
 800e18c:	42a3      	cmp	r3, r4
 800e18e:	d1fb      	bne.n	800e188 <_malloc_r+0xdc>
 800e190:	2300      	movs	r3, #0
 800e192:	6053      	str	r3, [r2, #4]
 800e194:	e7de      	b.n	800e154 <_malloc_r+0xa8>
 800e196:	230c      	movs	r3, #12
 800e198:	6033      	str	r3, [r6, #0]
 800e19a:	4630      	mov	r0, r6
 800e19c:	f000 f80c 	bl	800e1b8 <__malloc_unlock>
 800e1a0:	e794      	b.n	800e0cc <_malloc_r+0x20>
 800e1a2:	6005      	str	r5, [r0, #0]
 800e1a4:	e7d6      	b.n	800e154 <_malloc_r+0xa8>
 800e1a6:	bf00      	nop
 800e1a8:	20002088 	.word	0x20002088

0800e1ac <__malloc_lock>:
 800e1ac:	4801      	ldr	r0, [pc, #4]	@ (800e1b4 <__malloc_lock+0x8>)
 800e1ae:	f000 b84b 	b.w	800e248 <__retarget_lock_acquire_recursive>
 800e1b2:	bf00      	nop
 800e1b4:	200021c8 	.word	0x200021c8

0800e1b8 <__malloc_unlock>:
 800e1b8:	4801      	ldr	r0, [pc, #4]	@ (800e1c0 <__malloc_unlock+0x8>)
 800e1ba:	f000 b846 	b.w	800e24a <__retarget_lock_release_recursive>
 800e1be:	bf00      	nop
 800e1c0:	200021c8 	.word	0x200021c8

0800e1c4 <memset>:
 800e1c4:	4402      	add	r2, r0
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	4293      	cmp	r3, r2
 800e1ca:	d100      	bne.n	800e1ce <memset+0xa>
 800e1cc:	4770      	bx	lr
 800e1ce:	f803 1b01 	strb.w	r1, [r3], #1
 800e1d2:	e7f9      	b.n	800e1c8 <memset+0x4>

0800e1d4 <_sbrk_r>:
 800e1d4:	b538      	push	{r3, r4, r5, lr}
 800e1d6:	4d06      	ldr	r5, [pc, #24]	@ (800e1f0 <_sbrk_r+0x1c>)
 800e1d8:	2300      	movs	r3, #0
 800e1da:	4604      	mov	r4, r0
 800e1dc:	4608      	mov	r0, r1
 800e1de:	602b      	str	r3, [r5, #0]
 800e1e0:	f7f7 f868 	bl	80052b4 <_sbrk>
 800e1e4:	1c43      	adds	r3, r0, #1
 800e1e6:	d102      	bne.n	800e1ee <_sbrk_r+0x1a>
 800e1e8:	682b      	ldr	r3, [r5, #0]
 800e1ea:	b103      	cbz	r3, 800e1ee <_sbrk_r+0x1a>
 800e1ec:	6023      	str	r3, [r4, #0]
 800e1ee:	bd38      	pop	{r3, r4, r5, pc}
 800e1f0:	200021c4 	.word	0x200021c4

0800e1f4 <__errno>:
 800e1f4:	4b01      	ldr	r3, [pc, #4]	@ (800e1fc <__errno+0x8>)
 800e1f6:	6818      	ldr	r0, [r3, #0]
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop
 800e1fc:	2000039c 	.word	0x2000039c

0800e200 <__libc_init_array>:
 800e200:	b570      	push	{r4, r5, r6, lr}
 800e202:	4d0d      	ldr	r5, [pc, #52]	@ (800e238 <__libc_init_array+0x38>)
 800e204:	4c0d      	ldr	r4, [pc, #52]	@ (800e23c <__libc_init_array+0x3c>)
 800e206:	1b64      	subs	r4, r4, r5
 800e208:	10a4      	asrs	r4, r4, #2
 800e20a:	2600      	movs	r6, #0
 800e20c:	42a6      	cmp	r6, r4
 800e20e:	d109      	bne.n	800e224 <__libc_init_array+0x24>
 800e210:	4d0b      	ldr	r5, [pc, #44]	@ (800e240 <__libc_init_array+0x40>)
 800e212:	4c0c      	ldr	r4, [pc, #48]	@ (800e244 <__libc_init_array+0x44>)
 800e214:	f000 fe36 	bl	800ee84 <_init>
 800e218:	1b64      	subs	r4, r4, r5
 800e21a:	10a4      	asrs	r4, r4, #2
 800e21c:	2600      	movs	r6, #0
 800e21e:	42a6      	cmp	r6, r4
 800e220:	d105      	bne.n	800e22e <__libc_init_array+0x2e>
 800e222:	bd70      	pop	{r4, r5, r6, pc}
 800e224:	f855 3b04 	ldr.w	r3, [r5], #4
 800e228:	4798      	blx	r3
 800e22a:	3601      	adds	r6, #1
 800e22c:	e7ee      	b.n	800e20c <__libc_init_array+0xc>
 800e22e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e232:	4798      	blx	r3
 800e234:	3601      	adds	r6, #1
 800e236:	e7f2      	b.n	800e21e <__libc_init_array+0x1e>
 800e238:	0800f2f4 	.word	0x0800f2f4
 800e23c:	0800f2f4 	.word	0x0800f2f4
 800e240:	0800f2f4 	.word	0x0800f2f4
 800e244:	0800f2f8 	.word	0x0800f2f8

0800e248 <__retarget_lock_acquire_recursive>:
 800e248:	4770      	bx	lr

0800e24a <__retarget_lock_release_recursive>:
 800e24a:	4770      	bx	lr

0800e24c <memcpy>:
 800e24c:	440a      	add	r2, r1
 800e24e:	4291      	cmp	r1, r2
 800e250:	f100 33ff 	add.w	r3, r0, #4294967295
 800e254:	d100      	bne.n	800e258 <memcpy+0xc>
 800e256:	4770      	bx	lr
 800e258:	b510      	push	{r4, lr}
 800e25a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e25e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e262:	4291      	cmp	r1, r2
 800e264:	d1f9      	bne.n	800e25a <memcpy+0xe>
 800e266:	bd10      	pop	{r4, pc}

0800e268 <sqrtf>:
 800e268:	b508      	push	{r3, lr}
 800e26a:	ed2d 8b02 	vpush	{d8}
 800e26e:	eeb0 8a40 	vmov.f32	s16, s0
 800e272:	f000 f919 	bl	800e4a8 <__ieee754_sqrtf>
 800e276:	eeb4 8a48 	vcmp.f32	s16, s16
 800e27a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e27e:	d60c      	bvs.n	800e29a <sqrtf+0x32>
 800e280:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e2a0 <sqrtf+0x38>
 800e284:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e28c:	d505      	bpl.n	800e29a <sqrtf+0x32>
 800e28e:	f7ff ffb1 	bl	800e1f4 <__errno>
 800e292:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e296:	2321      	movs	r3, #33	@ 0x21
 800e298:	6003      	str	r3, [r0, #0]
 800e29a:	ecbd 8b02 	vpop	{d8}
 800e29e:	bd08      	pop	{r3, pc}
 800e2a0:	00000000 	.word	0x00000000

0800e2a4 <cosf>:
 800e2a4:	ee10 3a10 	vmov	r3, s0
 800e2a8:	b507      	push	{r0, r1, r2, lr}
 800e2aa:	4a1e      	ldr	r2, [pc, #120]	@ (800e324 <cosf+0x80>)
 800e2ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	d806      	bhi.n	800e2c2 <cosf+0x1e>
 800e2b4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800e328 <cosf+0x84>
 800e2b8:	b003      	add	sp, #12
 800e2ba:	f85d eb04 	ldr.w	lr, [sp], #4
 800e2be:	f000 b8f7 	b.w	800e4b0 <__kernel_cosf>
 800e2c2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e2c6:	d304      	bcc.n	800e2d2 <cosf+0x2e>
 800e2c8:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e2cc:	b003      	add	sp, #12
 800e2ce:	f85d fb04 	ldr.w	pc, [sp], #4
 800e2d2:	4668      	mov	r0, sp
 800e2d4:	f000 f98c 	bl	800e5f0 <__ieee754_rem_pio2f>
 800e2d8:	f000 0003 	and.w	r0, r0, #3
 800e2dc:	2801      	cmp	r0, #1
 800e2de:	d009      	beq.n	800e2f4 <cosf+0x50>
 800e2e0:	2802      	cmp	r0, #2
 800e2e2:	d010      	beq.n	800e306 <cosf+0x62>
 800e2e4:	b9b0      	cbnz	r0, 800e314 <cosf+0x70>
 800e2e6:	eddd 0a01 	vldr	s1, [sp, #4]
 800e2ea:	ed9d 0a00 	vldr	s0, [sp]
 800e2ee:	f000 f8df 	bl	800e4b0 <__kernel_cosf>
 800e2f2:	e7eb      	b.n	800e2cc <cosf+0x28>
 800e2f4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e2f8:	ed9d 0a00 	vldr	s0, [sp]
 800e2fc:	f000 f930 	bl	800e560 <__kernel_sinf>
 800e300:	eeb1 0a40 	vneg.f32	s0, s0
 800e304:	e7e2      	b.n	800e2cc <cosf+0x28>
 800e306:	eddd 0a01 	vldr	s1, [sp, #4]
 800e30a:	ed9d 0a00 	vldr	s0, [sp]
 800e30e:	f000 f8cf 	bl	800e4b0 <__kernel_cosf>
 800e312:	e7f5      	b.n	800e300 <cosf+0x5c>
 800e314:	eddd 0a01 	vldr	s1, [sp, #4]
 800e318:	ed9d 0a00 	vldr	s0, [sp]
 800e31c:	2001      	movs	r0, #1
 800e31e:	f000 f91f 	bl	800e560 <__kernel_sinf>
 800e322:	e7d3      	b.n	800e2cc <cosf+0x28>
 800e324:	3f490fd8 	.word	0x3f490fd8
 800e328:	00000000 	.word	0x00000000

0800e32c <sinf>:
 800e32c:	ee10 3a10 	vmov	r3, s0
 800e330:	b507      	push	{r0, r1, r2, lr}
 800e332:	4a1f      	ldr	r2, [pc, #124]	@ (800e3b0 <sinf+0x84>)
 800e334:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e338:	4293      	cmp	r3, r2
 800e33a:	d807      	bhi.n	800e34c <sinf+0x20>
 800e33c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e3b4 <sinf+0x88>
 800e340:	2000      	movs	r0, #0
 800e342:	b003      	add	sp, #12
 800e344:	f85d eb04 	ldr.w	lr, [sp], #4
 800e348:	f000 b90a 	b.w	800e560 <__kernel_sinf>
 800e34c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e350:	d304      	bcc.n	800e35c <sinf+0x30>
 800e352:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e356:	b003      	add	sp, #12
 800e358:	f85d fb04 	ldr.w	pc, [sp], #4
 800e35c:	4668      	mov	r0, sp
 800e35e:	f000 f947 	bl	800e5f0 <__ieee754_rem_pio2f>
 800e362:	f000 0003 	and.w	r0, r0, #3
 800e366:	2801      	cmp	r0, #1
 800e368:	d00a      	beq.n	800e380 <sinf+0x54>
 800e36a:	2802      	cmp	r0, #2
 800e36c:	d00f      	beq.n	800e38e <sinf+0x62>
 800e36e:	b9c0      	cbnz	r0, 800e3a2 <sinf+0x76>
 800e370:	eddd 0a01 	vldr	s1, [sp, #4]
 800e374:	ed9d 0a00 	vldr	s0, [sp]
 800e378:	2001      	movs	r0, #1
 800e37a:	f000 f8f1 	bl	800e560 <__kernel_sinf>
 800e37e:	e7ea      	b.n	800e356 <sinf+0x2a>
 800e380:	eddd 0a01 	vldr	s1, [sp, #4]
 800e384:	ed9d 0a00 	vldr	s0, [sp]
 800e388:	f000 f892 	bl	800e4b0 <__kernel_cosf>
 800e38c:	e7e3      	b.n	800e356 <sinf+0x2a>
 800e38e:	eddd 0a01 	vldr	s1, [sp, #4]
 800e392:	ed9d 0a00 	vldr	s0, [sp]
 800e396:	2001      	movs	r0, #1
 800e398:	f000 f8e2 	bl	800e560 <__kernel_sinf>
 800e39c:	eeb1 0a40 	vneg.f32	s0, s0
 800e3a0:	e7d9      	b.n	800e356 <sinf+0x2a>
 800e3a2:	eddd 0a01 	vldr	s1, [sp, #4]
 800e3a6:	ed9d 0a00 	vldr	s0, [sp]
 800e3aa:	f000 f881 	bl	800e4b0 <__kernel_cosf>
 800e3ae:	e7f5      	b.n	800e39c <sinf+0x70>
 800e3b0:	3f490fd8 	.word	0x3f490fd8
 800e3b4:	00000000 	.word	0x00000000

0800e3b8 <fmax>:
 800e3b8:	b508      	push	{r3, lr}
 800e3ba:	ed2d 8b04 	vpush	{d8-d9}
 800e3be:	eeb0 8a40 	vmov.f32	s16, s0
 800e3c2:	eef0 8a60 	vmov.f32	s17, s1
 800e3c6:	eeb0 9a41 	vmov.f32	s18, s2
 800e3ca:	eef0 9a61 	vmov.f32	s19, s3
 800e3ce:	f000 f847 	bl	800e460 <__fpclassifyd>
 800e3d2:	b950      	cbnz	r0, 800e3ea <fmax+0x32>
 800e3d4:	eeb0 8a49 	vmov.f32	s16, s18
 800e3d8:	eef0 8a69 	vmov.f32	s17, s19
 800e3dc:	eeb0 0a48 	vmov.f32	s0, s16
 800e3e0:	eef0 0a68 	vmov.f32	s1, s17
 800e3e4:	ecbd 8b04 	vpop	{d8-d9}
 800e3e8:	bd08      	pop	{r3, pc}
 800e3ea:	eeb0 0a49 	vmov.f32	s0, s18
 800e3ee:	eef0 0a69 	vmov.f32	s1, s19
 800e3f2:	f000 f835 	bl	800e460 <__fpclassifyd>
 800e3f6:	2800      	cmp	r0, #0
 800e3f8:	d0f0      	beq.n	800e3dc <fmax+0x24>
 800e3fa:	ec53 2b19 	vmov	r2, r3, d9
 800e3fe:	ec51 0b18 	vmov	r0, r1, d8
 800e402:	f7f2 fb55 	bl	8000ab0 <__aeabi_dcmpgt>
 800e406:	2800      	cmp	r0, #0
 800e408:	d0e4      	beq.n	800e3d4 <fmax+0x1c>
 800e40a:	e7e7      	b.n	800e3dc <fmax+0x24>

0800e40c <fmin>:
 800e40c:	b508      	push	{r3, lr}
 800e40e:	ed2d 8b04 	vpush	{d8-d9}
 800e412:	eeb0 8a40 	vmov.f32	s16, s0
 800e416:	eef0 8a60 	vmov.f32	s17, s1
 800e41a:	eeb0 9a41 	vmov.f32	s18, s2
 800e41e:	eef0 9a61 	vmov.f32	s19, s3
 800e422:	f000 f81d 	bl	800e460 <__fpclassifyd>
 800e426:	b950      	cbnz	r0, 800e43e <fmin+0x32>
 800e428:	eeb0 8a49 	vmov.f32	s16, s18
 800e42c:	eef0 8a69 	vmov.f32	s17, s19
 800e430:	eeb0 0a48 	vmov.f32	s0, s16
 800e434:	eef0 0a68 	vmov.f32	s1, s17
 800e438:	ecbd 8b04 	vpop	{d8-d9}
 800e43c:	bd08      	pop	{r3, pc}
 800e43e:	eeb0 0a49 	vmov.f32	s0, s18
 800e442:	eef0 0a69 	vmov.f32	s1, s19
 800e446:	f000 f80b 	bl	800e460 <__fpclassifyd>
 800e44a:	2800      	cmp	r0, #0
 800e44c:	d0f0      	beq.n	800e430 <fmin+0x24>
 800e44e:	ec53 2b19 	vmov	r2, r3, d9
 800e452:	ec51 0b18 	vmov	r0, r1, d8
 800e456:	f7f2 fb0d 	bl	8000a74 <__aeabi_dcmplt>
 800e45a:	2800      	cmp	r0, #0
 800e45c:	d0e4      	beq.n	800e428 <fmin+0x1c>
 800e45e:	e7e7      	b.n	800e430 <fmin+0x24>

0800e460 <__fpclassifyd>:
 800e460:	ec51 0b10 	vmov	r0, r1, d0
 800e464:	460b      	mov	r3, r1
 800e466:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 800e46a:	b510      	push	{r4, lr}
 800e46c:	d104      	bne.n	800e478 <__fpclassifyd+0x18>
 800e46e:	2800      	cmp	r0, #0
 800e470:	bf0c      	ite	eq
 800e472:	2002      	moveq	r0, #2
 800e474:	2003      	movne	r0, #3
 800e476:	bd10      	pop	{r4, pc}
 800e478:	4a09      	ldr	r2, [pc, #36]	@ (800e4a0 <__fpclassifyd+0x40>)
 800e47a:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 800e47e:	4294      	cmp	r4, r2
 800e480:	d908      	bls.n	800e494 <__fpclassifyd+0x34>
 800e482:	4a08      	ldr	r2, [pc, #32]	@ (800e4a4 <__fpclassifyd+0x44>)
 800e484:	4213      	tst	r3, r2
 800e486:	d007      	beq.n	800e498 <__fpclassifyd+0x38>
 800e488:	4291      	cmp	r1, r2
 800e48a:	d107      	bne.n	800e49c <__fpclassifyd+0x3c>
 800e48c:	fab0 f080 	clz	r0, r0
 800e490:	0940      	lsrs	r0, r0, #5
 800e492:	e7f0      	b.n	800e476 <__fpclassifyd+0x16>
 800e494:	2004      	movs	r0, #4
 800e496:	e7ee      	b.n	800e476 <__fpclassifyd+0x16>
 800e498:	2003      	movs	r0, #3
 800e49a:	e7ec      	b.n	800e476 <__fpclassifyd+0x16>
 800e49c:	2000      	movs	r0, #0
 800e49e:	e7ea      	b.n	800e476 <__fpclassifyd+0x16>
 800e4a0:	7fdfffff 	.word	0x7fdfffff
 800e4a4:	7ff00000 	.word	0x7ff00000

0800e4a8 <__ieee754_sqrtf>:
 800e4a8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e4ac:	4770      	bx	lr
	...

0800e4b0 <__kernel_cosf>:
 800e4b0:	ee10 3a10 	vmov	r3, s0
 800e4b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e4b8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e4bc:	eef0 6a40 	vmov.f32	s13, s0
 800e4c0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e4c4:	d204      	bcs.n	800e4d0 <__kernel_cosf+0x20>
 800e4c6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e4ca:	ee17 2a90 	vmov	r2, s15
 800e4ce:	b342      	cbz	r2, 800e522 <__kernel_cosf+0x72>
 800e4d0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e4d4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e540 <__kernel_cosf+0x90>
 800e4d8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e544 <__kernel_cosf+0x94>
 800e4dc:	4a1a      	ldr	r2, [pc, #104]	@ (800e548 <__kernel_cosf+0x98>)
 800e4de:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e4e2:	4293      	cmp	r3, r2
 800e4e4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e54c <__kernel_cosf+0x9c>
 800e4e8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e4ec:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e550 <__kernel_cosf+0xa0>
 800e4f0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e4f4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e554 <__kernel_cosf+0xa4>
 800e4f8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e4fc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e558 <__kernel_cosf+0xa8>
 800e500:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e504:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e508:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e50c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e510:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e514:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e518:	d804      	bhi.n	800e524 <__kernel_cosf+0x74>
 800e51a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e51e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e522:	4770      	bx	lr
 800e524:	4a0d      	ldr	r2, [pc, #52]	@ (800e55c <__kernel_cosf+0xac>)
 800e526:	4293      	cmp	r3, r2
 800e528:	bf9a      	itte	ls
 800e52a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e52e:	ee07 3a10 	vmovls	s14, r3
 800e532:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e536:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e53a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e53e:	e7ec      	b.n	800e51a <__kernel_cosf+0x6a>
 800e540:	ad47d74e 	.word	0xad47d74e
 800e544:	310f74f6 	.word	0x310f74f6
 800e548:	3e999999 	.word	0x3e999999
 800e54c:	b493f27c 	.word	0xb493f27c
 800e550:	37d00d01 	.word	0x37d00d01
 800e554:	bab60b61 	.word	0xbab60b61
 800e558:	3d2aaaab 	.word	0x3d2aaaab
 800e55c:	3f480000 	.word	0x3f480000

0800e560 <__kernel_sinf>:
 800e560:	ee10 3a10 	vmov	r3, s0
 800e564:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e568:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e56c:	d204      	bcs.n	800e578 <__kernel_sinf+0x18>
 800e56e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e572:	ee17 3a90 	vmov	r3, s15
 800e576:	b35b      	cbz	r3, 800e5d0 <__kernel_sinf+0x70>
 800e578:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e57c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e5d4 <__kernel_sinf+0x74>
 800e580:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e5d8 <__kernel_sinf+0x78>
 800e584:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e588:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e5dc <__kernel_sinf+0x7c>
 800e58c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e590:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e5e0 <__kernel_sinf+0x80>
 800e594:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e598:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e5e4 <__kernel_sinf+0x84>
 800e59c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e5a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e5a4:	b930      	cbnz	r0, 800e5b4 <__kernel_sinf+0x54>
 800e5a6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e5e8 <__kernel_sinf+0x88>
 800e5aa:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e5ae:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e5b2:	4770      	bx	lr
 800e5b4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e5b8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e5bc:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e5c0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e5c4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e5ec <__kernel_sinf+0x8c>
 800e5c8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e5cc:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e5d0:	4770      	bx	lr
 800e5d2:	bf00      	nop
 800e5d4:	2f2ec9d3 	.word	0x2f2ec9d3
 800e5d8:	b2d72f34 	.word	0xb2d72f34
 800e5dc:	3638ef1b 	.word	0x3638ef1b
 800e5e0:	b9500d01 	.word	0xb9500d01
 800e5e4:	3c088889 	.word	0x3c088889
 800e5e8:	be2aaaab 	.word	0xbe2aaaab
 800e5ec:	3e2aaaab 	.word	0x3e2aaaab

0800e5f0 <__ieee754_rem_pio2f>:
 800e5f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5f2:	ee10 6a10 	vmov	r6, s0
 800e5f6:	4b88      	ldr	r3, [pc, #544]	@ (800e818 <__ieee754_rem_pio2f+0x228>)
 800e5f8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800e5fc:	429d      	cmp	r5, r3
 800e5fe:	b087      	sub	sp, #28
 800e600:	4604      	mov	r4, r0
 800e602:	d805      	bhi.n	800e610 <__ieee754_rem_pio2f+0x20>
 800e604:	2300      	movs	r3, #0
 800e606:	ed80 0a00 	vstr	s0, [r0]
 800e60a:	6043      	str	r3, [r0, #4]
 800e60c:	2000      	movs	r0, #0
 800e60e:	e022      	b.n	800e656 <__ieee754_rem_pio2f+0x66>
 800e610:	4b82      	ldr	r3, [pc, #520]	@ (800e81c <__ieee754_rem_pio2f+0x22c>)
 800e612:	429d      	cmp	r5, r3
 800e614:	d83a      	bhi.n	800e68c <__ieee754_rem_pio2f+0x9c>
 800e616:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e61a:	2e00      	cmp	r6, #0
 800e61c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800e820 <__ieee754_rem_pio2f+0x230>
 800e620:	4a80      	ldr	r2, [pc, #512]	@ (800e824 <__ieee754_rem_pio2f+0x234>)
 800e622:	f023 030f 	bic.w	r3, r3, #15
 800e626:	dd18      	ble.n	800e65a <__ieee754_rem_pio2f+0x6a>
 800e628:	4293      	cmp	r3, r2
 800e62a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e62e:	bf09      	itett	eq
 800e630:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800e828 <__ieee754_rem_pio2f+0x238>
 800e634:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800e82c <__ieee754_rem_pio2f+0x23c>
 800e638:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800e830 <__ieee754_rem_pio2f+0x240>
 800e63c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e640:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e644:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e648:	ed80 7a00 	vstr	s14, [r0]
 800e64c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e650:	edc0 7a01 	vstr	s15, [r0, #4]
 800e654:	2001      	movs	r0, #1
 800e656:	b007      	add	sp, #28
 800e658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e65a:	4293      	cmp	r3, r2
 800e65c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e660:	bf09      	itett	eq
 800e662:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800e828 <__ieee754_rem_pio2f+0x238>
 800e666:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800e82c <__ieee754_rem_pio2f+0x23c>
 800e66a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800e830 <__ieee754_rem_pio2f+0x240>
 800e66e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e672:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e676:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e67a:	ed80 7a00 	vstr	s14, [r0]
 800e67e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e682:	edc0 7a01 	vstr	s15, [r0, #4]
 800e686:	f04f 30ff 	mov.w	r0, #4294967295
 800e68a:	e7e4      	b.n	800e656 <__ieee754_rem_pio2f+0x66>
 800e68c:	4b69      	ldr	r3, [pc, #420]	@ (800e834 <__ieee754_rem_pio2f+0x244>)
 800e68e:	429d      	cmp	r5, r3
 800e690:	d873      	bhi.n	800e77a <__ieee754_rem_pio2f+0x18a>
 800e692:	f000 f8dd 	bl	800e850 <fabsf>
 800e696:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800e838 <__ieee754_rem_pio2f+0x248>
 800e69a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e69e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e6a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e6a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e6aa:	ee17 0a90 	vmov	r0, s15
 800e6ae:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e820 <__ieee754_rem_pio2f+0x230>
 800e6b2:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e6b6:	281f      	cmp	r0, #31
 800e6b8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e82c <__ieee754_rem_pio2f+0x23c>
 800e6bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6c0:	eeb1 6a47 	vneg.f32	s12, s14
 800e6c4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e6c8:	ee16 1a90 	vmov	r1, s13
 800e6cc:	dc09      	bgt.n	800e6e2 <__ieee754_rem_pio2f+0xf2>
 800e6ce:	4a5b      	ldr	r2, [pc, #364]	@ (800e83c <__ieee754_rem_pio2f+0x24c>)
 800e6d0:	1e47      	subs	r7, r0, #1
 800e6d2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e6d6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e6da:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e6de:	4293      	cmp	r3, r2
 800e6e0:	d107      	bne.n	800e6f2 <__ieee754_rem_pio2f+0x102>
 800e6e2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e6e6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e6ea:	2a08      	cmp	r2, #8
 800e6ec:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e6f0:	dc14      	bgt.n	800e71c <__ieee754_rem_pio2f+0x12c>
 800e6f2:	6021      	str	r1, [r4, #0]
 800e6f4:	ed94 7a00 	vldr	s14, [r4]
 800e6f8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e6fc:	2e00      	cmp	r6, #0
 800e6fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e702:	ed84 0a01 	vstr	s0, [r4, #4]
 800e706:	daa6      	bge.n	800e656 <__ieee754_rem_pio2f+0x66>
 800e708:	eeb1 7a47 	vneg.f32	s14, s14
 800e70c:	eeb1 0a40 	vneg.f32	s0, s0
 800e710:	ed84 7a00 	vstr	s14, [r4]
 800e714:	ed84 0a01 	vstr	s0, [r4, #4]
 800e718:	4240      	negs	r0, r0
 800e71a:	e79c      	b.n	800e656 <__ieee754_rem_pio2f+0x66>
 800e71c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800e828 <__ieee754_rem_pio2f+0x238>
 800e720:	eef0 6a40 	vmov.f32	s13, s0
 800e724:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e728:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e72c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e730:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e830 <__ieee754_rem_pio2f+0x240>
 800e734:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e738:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e73c:	ee15 2a90 	vmov	r2, s11
 800e740:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e744:	1a5b      	subs	r3, r3, r1
 800e746:	2b19      	cmp	r3, #25
 800e748:	dc04      	bgt.n	800e754 <__ieee754_rem_pio2f+0x164>
 800e74a:	edc4 5a00 	vstr	s11, [r4]
 800e74e:	eeb0 0a66 	vmov.f32	s0, s13
 800e752:	e7cf      	b.n	800e6f4 <__ieee754_rem_pio2f+0x104>
 800e754:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800e840 <__ieee754_rem_pio2f+0x250>
 800e758:	eeb0 0a66 	vmov.f32	s0, s13
 800e75c:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e760:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e764:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800e844 <__ieee754_rem_pio2f+0x254>
 800e768:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e76c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e770:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e774:	ed84 7a00 	vstr	s14, [r4]
 800e778:	e7bc      	b.n	800e6f4 <__ieee754_rem_pio2f+0x104>
 800e77a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e77e:	d306      	bcc.n	800e78e <__ieee754_rem_pio2f+0x19e>
 800e780:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e784:	edc0 7a01 	vstr	s15, [r0, #4]
 800e788:	edc0 7a00 	vstr	s15, [r0]
 800e78c:	e73e      	b.n	800e60c <__ieee754_rem_pio2f+0x1c>
 800e78e:	15ea      	asrs	r2, r5, #23
 800e790:	3a86      	subs	r2, #134	@ 0x86
 800e792:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e796:	ee07 3a90 	vmov	s15, r3
 800e79a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e79e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800e848 <__ieee754_rem_pio2f+0x258>
 800e7a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e7a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7aa:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e7ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e7b2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e7b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e7ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7be:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e7c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e7c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e7ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7ce:	edcd 7a05 	vstr	s15, [sp, #20]
 800e7d2:	d11e      	bne.n	800e812 <__ieee754_rem_pio2f+0x222>
 800e7d4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e7d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7dc:	bf0c      	ite	eq
 800e7de:	2301      	moveq	r3, #1
 800e7e0:	2302      	movne	r3, #2
 800e7e2:	491a      	ldr	r1, [pc, #104]	@ (800e84c <__ieee754_rem_pio2f+0x25c>)
 800e7e4:	9101      	str	r1, [sp, #4]
 800e7e6:	2102      	movs	r1, #2
 800e7e8:	9100      	str	r1, [sp, #0]
 800e7ea:	a803      	add	r0, sp, #12
 800e7ec:	4621      	mov	r1, r4
 800e7ee:	f000 f89d 	bl	800e92c <__kernel_rem_pio2f>
 800e7f2:	2e00      	cmp	r6, #0
 800e7f4:	f6bf af2f 	bge.w	800e656 <__ieee754_rem_pio2f+0x66>
 800e7f8:	edd4 7a00 	vldr	s15, [r4]
 800e7fc:	eef1 7a67 	vneg.f32	s15, s15
 800e800:	edc4 7a00 	vstr	s15, [r4]
 800e804:	edd4 7a01 	vldr	s15, [r4, #4]
 800e808:	eef1 7a67 	vneg.f32	s15, s15
 800e80c:	edc4 7a01 	vstr	s15, [r4, #4]
 800e810:	e782      	b.n	800e718 <__ieee754_rem_pio2f+0x128>
 800e812:	2303      	movs	r3, #3
 800e814:	e7e5      	b.n	800e7e2 <__ieee754_rem_pio2f+0x1f2>
 800e816:	bf00      	nop
 800e818:	3f490fd8 	.word	0x3f490fd8
 800e81c:	4016cbe3 	.word	0x4016cbe3
 800e820:	3fc90f80 	.word	0x3fc90f80
 800e824:	3fc90fd0 	.word	0x3fc90fd0
 800e828:	37354400 	.word	0x37354400
 800e82c:	37354443 	.word	0x37354443
 800e830:	2e85a308 	.word	0x2e85a308
 800e834:	43490f80 	.word	0x43490f80
 800e838:	3f22f984 	.word	0x3f22f984
 800e83c:	0800ef1c 	.word	0x0800ef1c
 800e840:	2e85a300 	.word	0x2e85a300
 800e844:	248d3132 	.word	0x248d3132
 800e848:	43800000 	.word	0x43800000
 800e84c:	0800ef9c 	.word	0x0800ef9c

0800e850 <fabsf>:
 800e850:	ee10 3a10 	vmov	r3, s0
 800e854:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e858:	ee00 3a10 	vmov	s0, r3
 800e85c:	4770      	bx	lr
	...

0800e860 <scalbnf>:
 800e860:	ee10 3a10 	vmov	r3, s0
 800e864:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e868:	d02b      	beq.n	800e8c2 <scalbnf+0x62>
 800e86a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e86e:	d302      	bcc.n	800e876 <scalbnf+0x16>
 800e870:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e874:	4770      	bx	lr
 800e876:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e87a:	d123      	bne.n	800e8c4 <scalbnf+0x64>
 800e87c:	4b24      	ldr	r3, [pc, #144]	@ (800e910 <scalbnf+0xb0>)
 800e87e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e914 <scalbnf+0xb4>
 800e882:	4298      	cmp	r0, r3
 800e884:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e888:	db17      	blt.n	800e8ba <scalbnf+0x5a>
 800e88a:	ee10 3a10 	vmov	r3, s0
 800e88e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e892:	3a19      	subs	r2, #25
 800e894:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e898:	4288      	cmp	r0, r1
 800e89a:	dd15      	ble.n	800e8c8 <scalbnf+0x68>
 800e89c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e918 <scalbnf+0xb8>
 800e8a0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e91c <scalbnf+0xbc>
 800e8a4:	ee10 3a10 	vmov	r3, s0
 800e8a8:	eeb0 7a67 	vmov.f32	s14, s15
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	bfb8      	it	lt
 800e8b0:	eef0 7a66 	vmovlt.f32	s15, s13
 800e8b4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e8b8:	4770      	bx	lr
 800e8ba:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e920 <scalbnf+0xc0>
 800e8be:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e8c2:	4770      	bx	lr
 800e8c4:	0dd2      	lsrs	r2, r2, #23
 800e8c6:	e7e5      	b.n	800e894 <scalbnf+0x34>
 800e8c8:	4410      	add	r0, r2
 800e8ca:	28fe      	cmp	r0, #254	@ 0xfe
 800e8cc:	dce6      	bgt.n	800e89c <scalbnf+0x3c>
 800e8ce:	2800      	cmp	r0, #0
 800e8d0:	dd06      	ble.n	800e8e0 <scalbnf+0x80>
 800e8d2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e8d6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e8da:	ee00 3a10 	vmov	s0, r3
 800e8de:	4770      	bx	lr
 800e8e0:	f110 0f16 	cmn.w	r0, #22
 800e8e4:	da09      	bge.n	800e8fa <scalbnf+0x9a>
 800e8e6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e920 <scalbnf+0xc0>
 800e8ea:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e924 <scalbnf+0xc4>
 800e8ee:	ee10 3a10 	vmov	r3, s0
 800e8f2:	eeb0 7a67 	vmov.f32	s14, s15
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	e7d9      	b.n	800e8ae <scalbnf+0x4e>
 800e8fa:	3019      	adds	r0, #25
 800e8fc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e900:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e904:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e928 <scalbnf+0xc8>
 800e908:	ee07 3a90 	vmov	s15, r3
 800e90c:	e7d7      	b.n	800e8be <scalbnf+0x5e>
 800e90e:	bf00      	nop
 800e910:	ffff3cb0 	.word	0xffff3cb0
 800e914:	4c000000 	.word	0x4c000000
 800e918:	7149f2ca 	.word	0x7149f2ca
 800e91c:	f149f2ca 	.word	0xf149f2ca
 800e920:	0da24260 	.word	0x0da24260
 800e924:	8da24260 	.word	0x8da24260
 800e928:	33000000 	.word	0x33000000

0800e92c <__kernel_rem_pio2f>:
 800e92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e930:	ed2d 8b04 	vpush	{d8-d9}
 800e934:	b0d9      	sub	sp, #356	@ 0x164
 800e936:	4690      	mov	r8, r2
 800e938:	9001      	str	r0, [sp, #4]
 800e93a:	4ab6      	ldr	r2, [pc, #728]	@ (800ec14 <__kernel_rem_pio2f+0x2e8>)
 800e93c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800e93e:	f118 0f04 	cmn.w	r8, #4
 800e942:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800e946:	460f      	mov	r7, r1
 800e948:	f103 3bff 	add.w	fp, r3, #4294967295
 800e94c:	db26      	blt.n	800e99c <__kernel_rem_pio2f+0x70>
 800e94e:	f1b8 0203 	subs.w	r2, r8, #3
 800e952:	bf48      	it	mi
 800e954:	f108 0204 	addmi.w	r2, r8, #4
 800e958:	10d2      	asrs	r2, r2, #3
 800e95a:	1c55      	adds	r5, r2, #1
 800e95c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e95e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800ec24 <__kernel_rem_pio2f+0x2f8>
 800e962:	00e8      	lsls	r0, r5, #3
 800e964:	eba2 060b 	sub.w	r6, r2, fp
 800e968:	9002      	str	r0, [sp, #8]
 800e96a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800e96e:	eb0a 0c0b 	add.w	ip, sl, fp
 800e972:	ac1c      	add	r4, sp, #112	@ 0x70
 800e974:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800e978:	2000      	movs	r0, #0
 800e97a:	4560      	cmp	r0, ip
 800e97c:	dd10      	ble.n	800e9a0 <__kernel_rem_pio2f+0x74>
 800e97e:	a91c      	add	r1, sp, #112	@ 0x70
 800e980:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800e984:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800e988:	2600      	movs	r6, #0
 800e98a:	4556      	cmp	r6, sl
 800e98c:	dc24      	bgt.n	800e9d8 <__kernel_rem_pio2f+0xac>
 800e98e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e992:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800ec24 <__kernel_rem_pio2f+0x2f8>
 800e996:	4684      	mov	ip, r0
 800e998:	2400      	movs	r4, #0
 800e99a:	e016      	b.n	800e9ca <__kernel_rem_pio2f+0x9e>
 800e99c:	2200      	movs	r2, #0
 800e99e:	e7dc      	b.n	800e95a <__kernel_rem_pio2f+0x2e>
 800e9a0:	42c6      	cmn	r6, r0
 800e9a2:	bf5d      	ittte	pl
 800e9a4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800e9a8:	ee07 1a90 	vmovpl	s15, r1
 800e9ac:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e9b0:	eef0 7a47 	vmovmi.f32	s15, s14
 800e9b4:	ece4 7a01 	vstmia	r4!, {s15}
 800e9b8:	3001      	adds	r0, #1
 800e9ba:	e7de      	b.n	800e97a <__kernel_rem_pio2f+0x4e>
 800e9bc:	ecfe 6a01 	vldmia	lr!, {s13}
 800e9c0:	ed3c 7a01 	vldmdb	ip!, {s14}
 800e9c4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e9c8:	3401      	adds	r4, #1
 800e9ca:	455c      	cmp	r4, fp
 800e9cc:	ddf6      	ble.n	800e9bc <__kernel_rem_pio2f+0x90>
 800e9ce:	ece9 7a01 	vstmia	r9!, {s15}
 800e9d2:	3601      	adds	r6, #1
 800e9d4:	3004      	adds	r0, #4
 800e9d6:	e7d8      	b.n	800e98a <__kernel_rem_pio2f+0x5e>
 800e9d8:	a908      	add	r1, sp, #32
 800e9da:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e9de:	9104      	str	r1, [sp, #16]
 800e9e0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e9e2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800ec20 <__kernel_rem_pio2f+0x2f4>
 800e9e6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800ec1c <__kernel_rem_pio2f+0x2f0>
 800e9ea:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e9ee:	9203      	str	r2, [sp, #12]
 800e9f0:	4654      	mov	r4, sl
 800e9f2:	00a2      	lsls	r2, r4, #2
 800e9f4:	9205      	str	r2, [sp, #20]
 800e9f6:	aa58      	add	r2, sp, #352	@ 0x160
 800e9f8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800e9fc:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ea00:	a944      	add	r1, sp, #272	@ 0x110
 800ea02:	aa08      	add	r2, sp, #32
 800ea04:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ea08:	4694      	mov	ip, r2
 800ea0a:	4626      	mov	r6, r4
 800ea0c:	2e00      	cmp	r6, #0
 800ea0e:	dc4c      	bgt.n	800eaaa <__kernel_rem_pio2f+0x17e>
 800ea10:	4628      	mov	r0, r5
 800ea12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ea16:	f7ff ff23 	bl	800e860 <scalbnf>
 800ea1a:	eeb0 8a40 	vmov.f32	s16, s0
 800ea1e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800ea22:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ea26:	f000 f9e9 	bl	800edfc <floorf>
 800ea2a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800ea2e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ea32:	2d00      	cmp	r5, #0
 800ea34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea38:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ea3c:	ee17 9a90 	vmov	r9, s15
 800ea40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ea44:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ea48:	dd41      	ble.n	800eace <__kernel_rem_pio2f+0x1a2>
 800ea4a:	f104 3cff 	add.w	ip, r4, #4294967295
 800ea4e:	a908      	add	r1, sp, #32
 800ea50:	f1c5 0e08 	rsb	lr, r5, #8
 800ea54:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800ea58:	fa46 f00e 	asr.w	r0, r6, lr
 800ea5c:	4481      	add	r9, r0
 800ea5e:	fa00 f00e 	lsl.w	r0, r0, lr
 800ea62:	1a36      	subs	r6, r6, r0
 800ea64:	f1c5 0007 	rsb	r0, r5, #7
 800ea68:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800ea6c:	4106      	asrs	r6, r0
 800ea6e:	2e00      	cmp	r6, #0
 800ea70:	dd3c      	ble.n	800eaec <__kernel_rem_pio2f+0x1c0>
 800ea72:	f04f 0e00 	mov.w	lr, #0
 800ea76:	f109 0901 	add.w	r9, r9, #1
 800ea7a:	4670      	mov	r0, lr
 800ea7c:	4574      	cmp	r4, lr
 800ea7e:	dc68      	bgt.n	800eb52 <__kernel_rem_pio2f+0x226>
 800ea80:	2d00      	cmp	r5, #0
 800ea82:	dd03      	ble.n	800ea8c <__kernel_rem_pio2f+0x160>
 800ea84:	2d01      	cmp	r5, #1
 800ea86:	d074      	beq.n	800eb72 <__kernel_rem_pio2f+0x246>
 800ea88:	2d02      	cmp	r5, #2
 800ea8a:	d07d      	beq.n	800eb88 <__kernel_rem_pio2f+0x25c>
 800ea8c:	2e02      	cmp	r6, #2
 800ea8e:	d12d      	bne.n	800eaec <__kernel_rem_pio2f+0x1c0>
 800ea90:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ea94:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ea98:	b340      	cbz	r0, 800eaec <__kernel_rem_pio2f+0x1c0>
 800ea9a:	4628      	mov	r0, r5
 800ea9c:	9306      	str	r3, [sp, #24]
 800ea9e:	f7ff fedf 	bl	800e860 <scalbnf>
 800eaa2:	9b06      	ldr	r3, [sp, #24]
 800eaa4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800eaa8:	e020      	b.n	800eaec <__kernel_rem_pio2f+0x1c0>
 800eaaa:	ee60 7a28 	vmul.f32	s15, s0, s17
 800eaae:	3e01      	subs	r6, #1
 800eab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eab4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eab8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800eabc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800eac0:	ecac 0a01 	vstmia	ip!, {s0}
 800eac4:	ed30 0a01 	vldmdb	r0!, {s0}
 800eac8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800eacc:	e79e      	b.n	800ea0c <__kernel_rem_pio2f+0xe0>
 800eace:	d105      	bne.n	800eadc <__kernel_rem_pio2f+0x1b0>
 800ead0:	1e60      	subs	r0, r4, #1
 800ead2:	a908      	add	r1, sp, #32
 800ead4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800ead8:	11f6      	asrs	r6, r6, #7
 800eada:	e7c8      	b.n	800ea6e <__kernel_rem_pio2f+0x142>
 800eadc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800eae0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800eae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eae8:	da31      	bge.n	800eb4e <__kernel_rem_pio2f+0x222>
 800eaea:	2600      	movs	r6, #0
 800eaec:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800eaf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaf4:	f040 8098 	bne.w	800ec28 <__kernel_rem_pio2f+0x2fc>
 800eaf8:	1e60      	subs	r0, r4, #1
 800eafa:	2200      	movs	r2, #0
 800eafc:	4550      	cmp	r0, sl
 800eafe:	da4b      	bge.n	800eb98 <__kernel_rem_pio2f+0x26c>
 800eb00:	2a00      	cmp	r2, #0
 800eb02:	d065      	beq.n	800ebd0 <__kernel_rem_pio2f+0x2a4>
 800eb04:	3c01      	subs	r4, #1
 800eb06:	ab08      	add	r3, sp, #32
 800eb08:	3d08      	subs	r5, #8
 800eb0a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d0f8      	beq.n	800eb04 <__kernel_rem_pio2f+0x1d8>
 800eb12:	4628      	mov	r0, r5
 800eb14:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800eb18:	f7ff fea2 	bl	800e860 <scalbnf>
 800eb1c:	1c63      	adds	r3, r4, #1
 800eb1e:	aa44      	add	r2, sp, #272	@ 0x110
 800eb20:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800ec20 <__kernel_rem_pio2f+0x2f4>
 800eb24:	0099      	lsls	r1, r3, #2
 800eb26:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800eb2a:	4623      	mov	r3, r4
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	f280 80a9 	bge.w	800ec84 <__kernel_rem_pio2f+0x358>
 800eb32:	4623      	mov	r3, r4
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	f2c0 80c7 	blt.w	800ecc8 <__kernel_rem_pio2f+0x39c>
 800eb3a:	aa44      	add	r2, sp, #272	@ 0x110
 800eb3c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800eb40:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800ec18 <__kernel_rem_pio2f+0x2ec>
 800eb44:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800ec24 <__kernel_rem_pio2f+0x2f8>
 800eb48:	2000      	movs	r0, #0
 800eb4a:	1ae2      	subs	r2, r4, r3
 800eb4c:	e0b1      	b.n	800ecb2 <__kernel_rem_pio2f+0x386>
 800eb4e:	2602      	movs	r6, #2
 800eb50:	e78f      	b.n	800ea72 <__kernel_rem_pio2f+0x146>
 800eb52:	f852 1b04 	ldr.w	r1, [r2], #4
 800eb56:	b948      	cbnz	r0, 800eb6c <__kernel_rem_pio2f+0x240>
 800eb58:	b121      	cbz	r1, 800eb64 <__kernel_rem_pio2f+0x238>
 800eb5a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800eb5e:	f842 1c04 	str.w	r1, [r2, #-4]
 800eb62:	2101      	movs	r1, #1
 800eb64:	f10e 0e01 	add.w	lr, lr, #1
 800eb68:	4608      	mov	r0, r1
 800eb6a:	e787      	b.n	800ea7c <__kernel_rem_pio2f+0x150>
 800eb6c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800eb70:	e7f5      	b.n	800eb5e <__kernel_rem_pio2f+0x232>
 800eb72:	f104 3cff 	add.w	ip, r4, #4294967295
 800eb76:	aa08      	add	r2, sp, #32
 800eb78:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800eb7c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800eb80:	a908      	add	r1, sp, #32
 800eb82:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800eb86:	e781      	b.n	800ea8c <__kernel_rem_pio2f+0x160>
 800eb88:	f104 3cff 	add.w	ip, r4, #4294967295
 800eb8c:	aa08      	add	r2, sp, #32
 800eb8e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800eb92:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800eb96:	e7f3      	b.n	800eb80 <__kernel_rem_pio2f+0x254>
 800eb98:	a908      	add	r1, sp, #32
 800eb9a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800eb9e:	3801      	subs	r0, #1
 800eba0:	430a      	orrs	r2, r1
 800eba2:	e7ab      	b.n	800eafc <__kernel_rem_pio2f+0x1d0>
 800eba4:	3201      	adds	r2, #1
 800eba6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800ebaa:	2e00      	cmp	r6, #0
 800ebac:	d0fa      	beq.n	800eba4 <__kernel_rem_pio2f+0x278>
 800ebae:	9905      	ldr	r1, [sp, #20]
 800ebb0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800ebb4:	eb0d 0001 	add.w	r0, sp, r1
 800ebb8:	18e6      	adds	r6, r4, r3
 800ebba:	a91c      	add	r1, sp, #112	@ 0x70
 800ebbc:	f104 0c01 	add.w	ip, r4, #1
 800ebc0:	384c      	subs	r0, #76	@ 0x4c
 800ebc2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800ebc6:	4422      	add	r2, r4
 800ebc8:	4562      	cmp	r2, ip
 800ebca:	da04      	bge.n	800ebd6 <__kernel_rem_pio2f+0x2aa>
 800ebcc:	4614      	mov	r4, r2
 800ebce:	e710      	b.n	800e9f2 <__kernel_rem_pio2f+0xc6>
 800ebd0:	9804      	ldr	r0, [sp, #16]
 800ebd2:	2201      	movs	r2, #1
 800ebd4:	e7e7      	b.n	800eba6 <__kernel_rem_pio2f+0x27a>
 800ebd6:	9903      	ldr	r1, [sp, #12]
 800ebd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ebdc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ebe0:	9105      	str	r1, [sp, #20]
 800ebe2:	ee07 1a90 	vmov	s15, r1
 800ebe6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebea:	2400      	movs	r4, #0
 800ebec:	ece6 7a01 	vstmia	r6!, {s15}
 800ebf0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800ec24 <__kernel_rem_pio2f+0x2f8>
 800ebf4:	46b1      	mov	r9, r6
 800ebf6:	455c      	cmp	r4, fp
 800ebf8:	dd04      	ble.n	800ec04 <__kernel_rem_pio2f+0x2d8>
 800ebfa:	ece0 7a01 	vstmia	r0!, {s15}
 800ebfe:	f10c 0c01 	add.w	ip, ip, #1
 800ec02:	e7e1      	b.n	800ebc8 <__kernel_rem_pio2f+0x29c>
 800ec04:	ecfe 6a01 	vldmia	lr!, {s13}
 800ec08:	ed39 7a01 	vldmdb	r9!, {s14}
 800ec0c:	3401      	adds	r4, #1
 800ec0e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ec12:	e7f0      	b.n	800ebf6 <__kernel_rem_pio2f+0x2ca>
 800ec14:	0800f2e0 	.word	0x0800f2e0
 800ec18:	0800f2b4 	.word	0x0800f2b4
 800ec1c:	43800000 	.word	0x43800000
 800ec20:	3b800000 	.word	0x3b800000
 800ec24:	00000000 	.word	0x00000000
 800ec28:	9b02      	ldr	r3, [sp, #8]
 800ec2a:	eeb0 0a48 	vmov.f32	s0, s16
 800ec2e:	eba3 0008 	sub.w	r0, r3, r8
 800ec32:	f7ff fe15 	bl	800e860 <scalbnf>
 800ec36:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800ec1c <__kernel_rem_pio2f+0x2f0>
 800ec3a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800ec3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec42:	db19      	blt.n	800ec78 <__kernel_rem_pio2f+0x34c>
 800ec44:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800ec20 <__kernel_rem_pio2f+0x2f4>
 800ec48:	ee60 7a27 	vmul.f32	s15, s0, s15
 800ec4c:	aa08      	add	r2, sp, #32
 800ec4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ec52:	3508      	adds	r5, #8
 800ec54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ec58:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800ec5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ec60:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ec64:	ee10 3a10 	vmov	r3, s0
 800ec68:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800ec6c:	ee17 3a90 	vmov	r3, s15
 800ec70:	3401      	adds	r4, #1
 800ec72:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800ec76:	e74c      	b.n	800eb12 <__kernel_rem_pio2f+0x1e6>
 800ec78:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ec7c:	aa08      	add	r2, sp, #32
 800ec7e:	ee10 3a10 	vmov	r3, s0
 800ec82:	e7f6      	b.n	800ec72 <__kernel_rem_pio2f+0x346>
 800ec84:	a808      	add	r0, sp, #32
 800ec86:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800ec8a:	9001      	str	r0, [sp, #4]
 800ec8c:	ee07 0a90 	vmov	s15, r0
 800ec90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ec94:	3b01      	subs	r3, #1
 800ec96:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ec9a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ec9e:	ed62 7a01 	vstmdb	r2!, {s15}
 800eca2:	e743      	b.n	800eb2c <__kernel_rem_pio2f+0x200>
 800eca4:	ecfc 6a01 	vldmia	ip!, {s13}
 800eca8:	ecb5 7a01 	vldmia	r5!, {s14}
 800ecac:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ecb0:	3001      	adds	r0, #1
 800ecb2:	4550      	cmp	r0, sl
 800ecb4:	dc01      	bgt.n	800ecba <__kernel_rem_pio2f+0x38e>
 800ecb6:	4290      	cmp	r0, r2
 800ecb8:	ddf4      	ble.n	800eca4 <__kernel_rem_pio2f+0x378>
 800ecba:	a858      	add	r0, sp, #352	@ 0x160
 800ecbc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ecc0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800ecc4:	3b01      	subs	r3, #1
 800ecc6:	e735      	b.n	800eb34 <__kernel_rem_pio2f+0x208>
 800ecc8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ecca:	2b02      	cmp	r3, #2
 800eccc:	dc09      	bgt.n	800ece2 <__kernel_rem_pio2f+0x3b6>
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	dc27      	bgt.n	800ed22 <__kernel_rem_pio2f+0x3f6>
 800ecd2:	d040      	beq.n	800ed56 <__kernel_rem_pio2f+0x42a>
 800ecd4:	f009 0007 	and.w	r0, r9, #7
 800ecd8:	b059      	add	sp, #356	@ 0x164
 800ecda:	ecbd 8b04 	vpop	{d8-d9}
 800ecde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ece2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ece4:	2b03      	cmp	r3, #3
 800ece6:	d1f5      	bne.n	800ecd4 <__kernel_rem_pio2f+0x3a8>
 800ece8:	aa30      	add	r2, sp, #192	@ 0xc0
 800ecea:	1f0b      	subs	r3, r1, #4
 800ecec:	4413      	add	r3, r2
 800ecee:	461a      	mov	r2, r3
 800ecf0:	4620      	mov	r0, r4
 800ecf2:	2800      	cmp	r0, #0
 800ecf4:	dc50      	bgt.n	800ed98 <__kernel_rem_pio2f+0x46c>
 800ecf6:	4622      	mov	r2, r4
 800ecf8:	2a01      	cmp	r2, #1
 800ecfa:	dc5d      	bgt.n	800edb8 <__kernel_rem_pio2f+0x48c>
 800ecfc:	ab30      	add	r3, sp, #192	@ 0xc0
 800ecfe:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800ec24 <__kernel_rem_pio2f+0x2f8>
 800ed02:	440b      	add	r3, r1
 800ed04:	2c01      	cmp	r4, #1
 800ed06:	dc67      	bgt.n	800edd8 <__kernel_rem_pio2f+0x4ac>
 800ed08:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800ed0c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ed10:	2e00      	cmp	r6, #0
 800ed12:	d167      	bne.n	800ede4 <__kernel_rem_pio2f+0x4b8>
 800ed14:	edc7 6a00 	vstr	s13, [r7]
 800ed18:	ed87 7a01 	vstr	s14, [r7, #4]
 800ed1c:	edc7 7a02 	vstr	s15, [r7, #8]
 800ed20:	e7d8      	b.n	800ecd4 <__kernel_rem_pio2f+0x3a8>
 800ed22:	ab30      	add	r3, sp, #192	@ 0xc0
 800ed24:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800ec24 <__kernel_rem_pio2f+0x2f8>
 800ed28:	440b      	add	r3, r1
 800ed2a:	4622      	mov	r2, r4
 800ed2c:	2a00      	cmp	r2, #0
 800ed2e:	da24      	bge.n	800ed7a <__kernel_rem_pio2f+0x44e>
 800ed30:	b34e      	cbz	r6, 800ed86 <__kernel_rem_pio2f+0x45a>
 800ed32:	eef1 7a47 	vneg.f32	s15, s14
 800ed36:	edc7 7a00 	vstr	s15, [r7]
 800ed3a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800ed3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed42:	aa31      	add	r2, sp, #196	@ 0xc4
 800ed44:	2301      	movs	r3, #1
 800ed46:	429c      	cmp	r4, r3
 800ed48:	da20      	bge.n	800ed8c <__kernel_rem_pio2f+0x460>
 800ed4a:	b10e      	cbz	r6, 800ed50 <__kernel_rem_pio2f+0x424>
 800ed4c:	eef1 7a67 	vneg.f32	s15, s15
 800ed50:	edc7 7a01 	vstr	s15, [r7, #4]
 800ed54:	e7be      	b.n	800ecd4 <__kernel_rem_pio2f+0x3a8>
 800ed56:	ab30      	add	r3, sp, #192	@ 0xc0
 800ed58:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800ec24 <__kernel_rem_pio2f+0x2f8>
 800ed5c:	440b      	add	r3, r1
 800ed5e:	2c00      	cmp	r4, #0
 800ed60:	da05      	bge.n	800ed6e <__kernel_rem_pio2f+0x442>
 800ed62:	b10e      	cbz	r6, 800ed68 <__kernel_rem_pio2f+0x43c>
 800ed64:	eef1 7a67 	vneg.f32	s15, s15
 800ed68:	edc7 7a00 	vstr	s15, [r7]
 800ed6c:	e7b2      	b.n	800ecd4 <__kernel_rem_pio2f+0x3a8>
 800ed6e:	ed33 7a01 	vldmdb	r3!, {s14}
 800ed72:	3c01      	subs	r4, #1
 800ed74:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ed78:	e7f1      	b.n	800ed5e <__kernel_rem_pio2f+0x432>
 800ed7a:	ed73 7a01 	vldmdb	r3!, {s15}
 800ed7e:	3a01      	subs	r2, #1
 800ed80:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ed84:	e7d2      	b.n	800ed2c <__kernel_rem_pio2f+0x400>
 800ed86:	eef0 7a47 	vmov.f32	s15, s14
 800ed8a:	e7d4      	b.n	800ed36 <__kernel_rem_pio2f+0x40a>
 800ed8c:	ecb2 7a01 	vldmia	r2!, {s14}
 800ed90:	3301      	adds	r3, #1
 800ed92:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ed96:	e7d6      	b.n	800ed46 <__kernel_rem_pio2f+0x41a>
 800ed98:	ed72 7a01 	vldmdb	r2!, {s15}
 800ed9c:	edd2 6a01 	vldr	s13, [r2, #4]
 800eda0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800eda4:	3801      	subs	r0, #1
 800eda6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edaa:	ed82 7a00 	vstr	s14, [r2]
 800edae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800edb2:	edc2 7a01 	vstr	s15, [r2, #4]
 800edb6:	e79c      	b.n	800ecf2 <__kernel_rem_pio2f+0x3c6>
 800edb8:	ed73 7a01 	vldmdb	r3!, {s15}
 800edbc:	edd3 6a01 	vldr	s13, [r3, #4]
 800edc0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800edc4:	3a01      	subs	r2, #1
 800edc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edca:	ed83 7a00 	vstr	s14, [r3]
 800edce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800edd2:	edc3 7a01 	vstr	s15, [r3, #4]
 800edd6:	e78f      	b.n	800ecf8 <__kernel_rem_pio2f+0x3cc>
 800edd8:	ed33 7a01 	vldmdb	r3!, {s14}
 800eddc:	3c01      	subs	r4, #1
 800edde:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ede2:	e78f      	b.n	800ed04 <__kernel_rem_pio2f+0x3d8>
 800ede4:	eef1 6a66 	vneg.f32	s13, s13
 800ede8:	eeb1 7a47 	vneg.f32	s14, s14
 800edec:	edc7 6a00 	vstr	s13, [r7]
 800edf0:	ed87 7a01 	vstr	s14, [r7, #4]
 800edf4:	eef1 7a67 	vneg.f32	s15, s15
 800edf8:	e790      	b.n	800ed1c <__kernel_rem_pio2f+0x3f0>
 800edfa:	bf00      	nop

0800edfc <floorf>:
 800edfc:	ee10 3a10 	vmov	r3, s0
 800ee00:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ee04:	3a7f      	subs	r2, #127	@ 0x7f
 800ee06:	2a16      	cmp	r2, #22
 800ee08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ee0c:	dc2b      	bgt.n	800ee66 <floorf+0x6a>
 800ee0e:	2a00      	cmp	r2, #0
 800ee10:	da12      	bge.n	800ee38 <floorf+0x3c>
 800ee12:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ee78 <floorf+0x7c>
 800ee16:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ee1a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ee1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee22:	dd06      	ble.n	800ee32 <floorf+0x36>
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	da24      	bge.n	800ee72 <floorf+0x76>
 800ee28:	2900      	cmp	r1, #0
 800ee2a:	4b14      	ldr	r3, [pc, #80]	@ (800ee7c <floorf+0x80>)
 800ee2c:	bf08      	it	eq
 800ee2e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800ee32:	ee00 3a10 	vmov	s0, r3
 800ee36:	4770      	bx	lr
 800ee38:	4911      	ldr	r1, [pc, #68]	@ (800ee80 <floorf+0x84>)
 800ee3a:	4111      	asrs	r1, r2
 800ee3c:	420b      	tst	r3, r1
 800ee3e:	d0fa      	beq.n	800ee36 <floorf+0x3a>
 800ee40:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800ee78 <floorf+0x7c>
 800ee44:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ee48:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ee4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee50:	ddef      	ble.n	800ee32 <floorf+0x36>
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	bfbe      	ittt	lt
 800ee56:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800ee5a:	fa40 f202 	asrlt.w	r2, r0, r2
 800ee5e:	189b      	addlt	r3, r3, r2
 800ee60:	ea23 0301 	bic.w	r3, r3, r1
 800ee64:	e7e5      	b.n	800ee32 <floorf+0x36>
 800ee66:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ee6a:	d3e4      	bcc.n	800ee36 <floorf+0x3a>
 800ee6c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ee70:	4770      	bx	lr
 800ee72:	2300      	movs	r3, #0
 800ee74:	e7dd      	b.n	800ee32 <floorf+0x36>
 800ee76:	bf00      	nop
 800ee78:	7149f2ca 	.word	0x7149f2ca
 800ee7c:	bf800000 	.word	0xbf800000
 800ee80:	007fffff 	.word	0x007fffff

0800ee84 <_init>:
 800ee84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee86:	bf00      	nop
 800ee88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee8a:	bc08      	pop	{r3}
 800ee8c:	469e      	mov	lr, r3
 800ee8e:	4770      	bx	lr

0800ee90 <_fini>:
 800ee90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee92:	bf00      	nop
 800ee94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee96:	bc08      	pop	{r3}
 800ee98:	469e      	mov	lr, r3
 800ee9a:	4770      	bx	lr
