{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79958,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79979,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00041506,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000177204,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.38919e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000177204,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 142.637,
	"finish__design__instance__count__class:clock_buffer": 15,
	"finish__design__instance__area__class:clock_buffer": 186.429,
	"finish__design__instance__count__class:timing_repair_buffer": 16,
	"finish__design__instance__area__class:timing_repair_buffer": 97.5936,
	"finish__design__instance__count__class:inverter": 20,
	"finish__design__instance__area__class:inverter": 75.072,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 30.0288,
	"finish__design__instance__count__class:sequential_cell": 59,
	"finish__design__instance__area__class:sequential_cell": 1501.44,
	"finish__design__instance__count__class:multi_input_combinational_cell": 282,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2036.95,
	"finish__design__instance__count": 416,
	"finish__design__instance__area": 4070.15,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.51142,
	"finish__clock__skew__setup": 0.0100925,
	"finish__clock__skew__hold": 0.0100925,
	"finish__timing__drv__max_slew_limit": 0.503547,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.671704,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00100095,
	"finish__power__switching__total": 0.000567037,
	"finish__power__leakage__total": 1.84111e-09,
	"finish__power__total": 0.00156799,
	"finish__design__io": 14,
	"finish__design__die__area": 6669.99,
	"finish__design__core__area": 6025.78,
	"finish__design__instance__count": 491,
	"finish__design__instance__area": 4163.99,
	"finish__design__instance__count__stdcell": 491,
	"finish__design__instance__area__stdcell": 4163.99,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.69103,
	"finish__design__instance__utilization__stdcell": 0.69103,
	"finish__design__rows": 28,
	"finish__design__rows:unithd": 28,
	"finish__design__sites": 4816,
	"finish__design__sites:unithd": 4816,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}