/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_names.i 1.23.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_names.i
 * Purpose:	Register names.
 */

    "A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS",
    "A9JTAG_M0_IDM_IDM_RESET_STATUS",
    "A9JTAG_M0_IDM_IO_CONTROL_DIRECT",
    "A9JTAG_M0_IDM_IO_STATUS",
    "A9JTAG_M0_IDM_RESET_CONTROL",
    "A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE",
    "A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL",
    "A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS",
    "A9JTAG_S0_IDM_IDM_ERROR_LOG_ID",
    "A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS",
    "A9JTAG_S0_IDM_IDM_INTERRUPT_STATUS",
    "A9JTAG_S0_IDM_IDM_RESET_READ_ID",
    "A9JTAG_S0_IDM_IDM_RESET_STATUS",
    "A9JTAG_S0_IDM_IDM_RESET_WRITE_ID",
    "A9JTAG_S0_IDM_RESET_CONTROL",
    "ACCEPTABLEFRAMETYPE",
    "ACCEPTABLEFRAMETYPETABLE_0",
    "ACCEPTABLEFRAMETYPETABLE_1",
    "ACL_GENERAL_CONFIGURATION",
    "ACL_RECEIVED",
    "ACL_TCAM_ACCESSENABLER",
    "ACTIONPROFILE1",
    "ACTIONPROFILE2",
    "ACTIONPROFILE3",
    "ACTIONPROFILEACCEPTABLEFRAMETYPES",
    "ACTIONPROFILEDANOTFOUNDMAP",
    "ACTIONPROFILEGENERAL",
    "ACTIONPROFILEMCRPF",
    "ACTIONPROFILEPBPSADROPMAP",
    "ACTIONPROFILESADROPMAP",
    "ACTIONPROFILESAMEINTERFACE",
    "ACTIONPROFILESANOTFOUNDMAP",
    "ACTIONPROFILEUCRPF",
    "ACTION_CONTROL_TM",
    "ACTIVATETIMER",
    "ACTIVEPUSHQUEUEID",
    "ACTIVEQUEUECOUNT",
    "AC_OPERATINGCONDITIONS1",
    "AC_OPERATINGCONDITIONS2",
    "AC_OPERATINGCONDITIONS3",
    "AC_OPERATINGCONDITIONS4",
    "ADVASTATISTICSEN",
    "AGER_CONFIG0",
    "AGER_CONFIG1",
    "AGER_EVENT_STATUS",
    "AGER_EVENT_THRESH",
    "AGER_STATUS",
    "AGER_THRESH_0",
    "AGER_THRESH_1",
    "AGER_THRESH_2",
    "AGER_THRESH_3",
    "AGER_THRESH_4",
    "AGER_THRESH_5",
    "AGER_THRESH_6",
    "AGER_THRESH_7",
    "AGER_THRESH_8",
    "AGER_THRESH_9",
    "AGER_THRESH_10",
    "AGER_THRESH_11",
    "AGER_THRESH_12",
    "AGER_THRESH_13",
    "AGER_THRESH_14",
    "AGER_THRESH_15",
    "AGINGCTRMEMDEBUG",
    "AGINGEXPMEMDEBUG",
    "AGING_CTR_ECC_CONTROL_EXT",
    "AGING_CTR_ECC_CONTROL_INT",
    "AGING_CTR_MEM_DEBUG",
    "AGING_DFT_CNT_EXT",
    "AGING_DFT_CNT_INT",
    "AGING_ERROR_EXT",
    "AGING_ERROR_INT",
    "AGING_ERROR_MASK_EXT",
    "AGING_ERROR_MASK_INT",
    "AGING_EXP_ECC_CONTROL_EXT",
    "AGING_EXP_ECC_CONTROL_INT",
    "AGING_EXP_MEM_DEBUG",
    "AGING_LMT_ECC_CONTROL_EXT",
    "AGING_LMT_ECC_CONTROL_INT",
    "ALLESADIRBRIDGES",
    "ALLOWED_LINKS",
    "ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES",
    "ALLRBRIDGESMACCONFIG",
    "ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL",
    "ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR",
    "ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK",
    "AMAC_IDM0_IDM_INTERRUPT_STATUS",
    "AMAC_IDM0_IDM_RESET_CONTROL",
    "AMAC_IDM0_IDM_RESET_STATUS",
    "AMAC_IDM0_IO_CONTROL_DIRECT",
    "AMAC_IDM0_IO_STATUS",
    "AMAC_IDM1_IDM_INTERRUPT_STATUS",
    "AMAC_IDM1_IDM_RESET_CONTROL",
    "AMAC_IDM1_IDM_RESET_STATUS",
    "AMAC_IDM1_IO_CONTROL_DIRECT",
    "AMAC_IDM1_IO_STATUS",
    "ANY_RMEP_TLV_INTERFACE_DOWN_STATUS",
    "ANY_RMEP_TLV_INTERFACE_UP_STATUS",
    "ANY_RMEP_TLV_PORT_DOWN_STATUS",
    "ANY_RMEP_TLV_PORT_UP_STATUS",
    "AOPSTH",
    "APBV_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "APBV_S0_IDM_IDM_ERROR_LOG_COMPLETE",
    "APBV_S0_IDM_IDM_ERROR_LOG_CONTROL",
    "APBV_S0_IDM_IDM_ERROR_LOG_FLAGS",
    "APBV_S0_IDM_IDM_ERROR_LOG_ID",
    "APBV_S0_IDM_IDM_ERROR_LOG_STATUS",
    "APBV_S0_IDM_IDM_INTERRUPT_STATUS",
    "APBV_S0_IDM_IDM_RESET_CONTROL",
    "APBV_S0_IDM_IDM_RESET_READ_ID",
    "APBV_S0_IDM_IDM_RESET_STATUS",
    "APBV_S0_IDM_IDM_RESET_WRITE_ID",
    "APBW_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "APBW_IDM_IDM_ERROR_LOG_COMPLETE",
    "APBW_IDM_IDM_ERROR_LOG_CONTROL",
    "APBW_IDM_IDM_ERROR_LOG_FLAGS",
    "APBW_IDM_IDM_ERROR_LOG_ID",
    "APBW_IDM_IDM_ERROR_LOG_STATUS",
    "APBW_IDM_IDM_INTERRUPT_STATUS",
    "APBW_IDM_IDM_IO_CONTROL_DIRECT",
    "APBW_IDM_IDM_IO_STATUS",
    "APBW_IDM_IDM_RESET_CONTROL",
    "APBW_IDM_IDM_RESET_READ_ID",
    "APBW_IDM_IDM_RESET_STATUS",
    "APBW_IDM_IDM_RESET_WRITE_ID",
    "APBX_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "APBX_IDM_IDM_ERROR_LOG_COMPLETE",
    "APBX_IDM_IDM_ERROR_LOG_CONTROL",
    "APBX_IDM_IDM_ERROR_LOG_FLAGS",
    "APBX_IDM_IDM_ERROR_LOG_ID",
    "APBX_IDM_IDM_ERROR_LOG_STATUS",
    "APBX_IDM_IDM_INTERRUPT_STATUS",
    "APBX_IDM_IDM_IO_CONTROL_DIRECT",
    "APBX_IDM_IDM_RESET_CONTROL",
    "APBX_IDM_IDM_RESET_READ_ID",
    "APBX_IDM_IDM_RESET_STATUS",
    "APBX_IDM_IDM_RESET_WRITE_ID",
    "APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "APBY_S0_IDM_IDM_ERROR_LOG_COMPLETE",
    "APBY_S0_IDM_IDM_ERROR_LOG_CONTROL",
    "APBY_S0_IDM_IDM_ERROR_LOG_FLAGS",
    "APBY_S0_IDM_IDM_ERROR_LOG_ID",
    "APBY_S0_IDM_IDM_ERROR_LOG_STATUS",
    "APBY_S0_IDM_IDM_INTERRUPT_STATUS",
    "APBY_S0_IDM_IDM_RESET_CONTROL",
    "APBY_S0_IDM_IDM_RESET_READ_ID",
    "APBY_S0_IDM_IDM_RESET_STATUS",
    "APBY_S0_IDM_IDM_RESET_WRITE_ID",
    "APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETE",
    "APBZ_S0_IDM_IDM_ERROR_LOG_CONTROL",
    "APBZ_S0_IDM_IDM_ERROR_LOG_FLAGS",
    "APBZ_S0_IDM_IDM_ERROR_LOG_ID",
    "APBZ_S0_IDM_IDM_ERROR_LOG_STATUS",
    "APBZ_S0_IDM_IDM_INTERRUPT_STATUS",
    "APBZ_S0_IDM_IDM_RESET_CONTROL",
    "APBZ_S0_IDM_IDM_RESET_READ_ID",
    "APBZ_S0_IDM_IDM_RESET_STATUS",
    "APBZ_S0_IDM_IDM_RESET_WRITE_ID",
    "ARBITERCONFIGURATION",
    "ARB_EOP_DEBUG",
    "ARB_RAM_DBGCTRL",
    "ARP_RARP_ENABLE",
    "ASDACPREFIX",
    "ASFCONFIG",
    "ASFPORTSPEED",
    "ASF_PORT_CFG",
    "ASF_PORT_SPEED",
    "ASYNCFIFOCONFIG",
    "ASYNCHRONOUSMODEINTERRUPTS",
    "ASYNCHRONOUSMODEINTERRUPTSMASKREGISTER",
    "ATSB1_TCID_0",
    "ATSB1_TCID_1",
    "ATSB1_TCID_2",
    "ATSB1_TCID_3",
    "ATSB1_TCID_4",
    "ATSB1_TCID_5",
    "ATSB1_TCID_6",
    "ATSB1_TCID_7",
    "ATSB1_TCID_8",
    "ATSB1_TCID_9",
    "ATSB1_TCID_10",
    "ATSB1_TCID_11",
    "ATSB1_TCID_12",
    "ATSB1_TCID_13",
    "ATSB1_TCID_14",
    "ATSB1_TCID_15",
    "ATSB2_TCID_0",
    "ATSB2_TCID_1",
    "ATSB2_TCID_2",
    "ATSB2_TCID_3",
    "ATSB2_TCID_4",
    "ATSB2_TCID_5",
    "ATSB2_TCID_6",
    "ATSB2_TCID_7",
    "ATSB2_TCID_8",
    "ATSB2_TCID_9",
    "ATSB2_TCID_10",
    "ATSB2_TCID_11",
    "ATSB2_TCID_12",
    "ATSB2_TCID_13",
    "ATSB2_TCID_14",
    "ATSB2_TCID_15",
    "ATSC_TCID_0",
    "ATSC_TCID_1",
    "ATSC_TCID_2",
    "ATSC_TCID_3",
    "ATSC_TCID_4",
    "ATSC_TCID_5",
    "ATSC_TCID_6",
    "ATSC_TCID_7",
    "ATSC_TCID_8",
    "ATSC_TCID_9",
    "ATSC_TCID_10",
    "ATSC_TCID_11",
    "ATSC_TCID_12",
    "ATSC_TCID_13",
    "ATSC_TCID_14",
    "ATSC_TCID_15",
    "ATSUM1_TCID_0",
    "ATSUM1_TCID_1",
    "ATSUM1_TCID_2",
    "ATSUM1_TCID_3",
    "ATSUM1_TCID_4",
    "ATSUM1_TCID_5",
    "ATSUM1_TCID_6",
    "ATSUM1_TCID_7",
    "ATSUM1_TCID_8",
    "ATSUM1_TCID_9",
    "ATSUM1_TCID_10",
    "ATSUM1_TCID_11",
    "ATSUM1_TCID_12",
    "ATSUM1_TCID_13",
    "ATSUM1_TCID_14",
    "ATSUM1_TCID_15",
    "ATSUM2_TCID_0",
    "ATSUM2_TCID_1",
    "ATSUM2_TCID_2",
    "ATSUM2_TCID_3",
    "ATSUM2_TCID_4",
    "ATSUM2_TCID_5",
    "ATSUM2_TCID_6",
    "ATSUM2_TCID_7",
    "ATSUM2_TCID_8",
    "ATSUM2_TCID_9",
    "ATSUM2_TCID_10",
    "ATSUM2_TCID_11",
    "ATSUM2_TCID_12",
    "ATSUM2_TCID_13",
    "ATSUM2_TCID_14",
    "ATSUM2_TCID_15",
    "ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS",
    "ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERS",
    "AUTOCREDITMECHANISMQUEUEBOUNDARIES",
    "AUTOCREDITMECHANISMRATECONFIGURATION",
    "AUTONEGCONFIG0",
    "AUTONEGCONFIG1",
    "AUTONEGCONFIG2",
    "AUTONEGCONFIG3",
    "AUTONEG_STATUS0",
    "AUTONEG_STATUS1",
    "AUTONEG_STATUS2",
    "AUTONEG_STATUS3",
    "AUTOVOIP_OUI_1",
    "AUTOVOIP_OUI_2",
    "AUTOVOIP_OUI_3",
    "AUTOVOIP_OUI_4",
    "AUTOVOIP_OUI_5",
    "AUTOVOIP_OUI_6",
    "AUX_ARB_CONTROL",
    "AUX_ARB_CONTROL_2",
    "AUX_L2_BULK_CONTROL",
    "AVAILABLEFREERESOURCES",
    "AXIIC_A9JTAG_M0_FN_MOD",
    "AXIIC_A9JTAG_M0_READ_QOS",
    "AXIIC_A9JTAG_M0_WRITE_QOS",
    "AXIIC_A9JTAG_S0_FN_MOD_BM_ISS",
    "AXIIC_A9JTAG_S0_SECURITY",
    "AXIIC_AMAC_FA_M0_AR_B",
    "AXIIC_AMAC_FA_M0_AR_P",
    "AXIIC_AMAC_FA_M0_AR_R",
    "AXIIC_AMAC_FA_M0_AW_B",
    "AXIIC_AMAC_FA_M0_AW_P",
    "AXIIC_AMAC_FA_M0_AW_R",
    "AXIIC_AMAC_FA_M0_FN_MOD",
    "AXIIC_AMAC_FA_M0_KI",
    "AXIIC_AMAC_FA_M0_MAX_COMB_OT",
    "AXIIC_AMAC_FA_M0_MAX_OT",
    "AXIIC_AMAC_FA_M0_QOS_CNTL",
    "AXIIC_AMAC_FA_M0_QOS_RANGE",
    "AXIIC_AMAC_FA_M0_READ_QOS",
    "AXIIC_AMAC_FA_M0_TGT_LATENCY",
    "AXIIC_AMAC_FA_M0_WRITE_QOS",
    "AXIIC_AMAC_FA_M1_AR_B",
    "AXIIC_AMAC_FA_M1_AR_P",
    "AXIIC_AMAC_FA_M1_AR_R",
    "AXIIC_AMAC_FA_M1_AW_B",
    "AXIIC_AMAC_FA_M1_AW_P",
    "AXIIC_AMAC_FA_M1_AW_R",
    "AXIIC_AMAC_FA_M1_FN_MOD",
    "AXIIC_AMAC_FA_M1_KI",
    "AXIIC_AMAC_FA_M1_MAX_COMB_OT",
    "AXIIC_AMAC_FA_M1_MAX_OT",
    "AXIIC_AMAC_FA_M1_QOS_CNTL",
    "AXIIC_AMAC_FA_M1_QOS_RANGE",
    "AXIIC_AMAC_FA_M1_READ_QOS",
    "AXIIC_AMAC_FA_M1_TGT_LATENCY",
    "AXIIC_AMAC_FA_M1_WRITE_QOS",
    "AXIIC_AMAC_M0_AR_B",
    "AXIIC_AMAC_M0_AR_P",
    "AXIIC_AMAC_M0_AR_R",
    "AXIIC_AMAC_M0_AW_B",
    "AXIIC_AMAC_M0_AW_P",
    "AXIIC_AMAC_M0_AW_R",
    "AXIIC_AMAC_M0_FN_MOD",
    "AXIIC_AMAC_M0_KI",
    "AXIIC_AMAC_M0_MAX_COMB_OT",
    "AXIIC_AMAC_M0_MAX_OT",
    "AXIIC_AMAC_M0_QOS_CNTL",
    "AXIIC_AMAC_M0_QOS_RANGE",
    "AXIIC_AMAC_M0_READ_QOS",
    "AXIIC_AMAC_M0_TGT_LATENCY",
    "AXIIC_AMAC_M0_WRITE_QOS",
    "AXIIC_AMAC_M1_AR_B",
    "AXIIC_AMAC_M1_AR_P",
    "AXIIC_AMAC_M1_AR_R",
    "AXIIC_AMAC_M1_AW_B",
    "AXIIC_AMAC_M1_AW_P",
    "AXIIC_AMAC_M1_AW_R",
    "AXIIC_AMAC_M1_FN_MOD",
    "AXIIC_AMAC_M1_KI",
    "AXIIC_AMAC_M1_MAX_COMB_OT",
    "AXIIC_AMAC_M1_MAX_OT",
    "AXIIC_AMAC_M1_QOS_CNTL",
    "AXIIC_AMAC_M1_QOS_RANGE",
    "AXIIC_AMAC_M1_READ_QOS",
    "AXIIC_AMAC_M1_TGT_LATENCY",
    "AXIIC_AMAC_M1_WRITE_QOS",
    "AXIIC_APBV_S0_SECURITY",
    "AXIIC_APBW_S0_SECURITY",
    "AXIIC_APBX_S0_SECURITY",
    "AXIIC_APBY_S0_SECURITY",
    "AXIIC_APBZ_S0_SECURITY",
    "AXIIC_CMCID_M0_AR_B",
    "AXIIC_CMCID_M0_AR_P",
    "AXIIC_CMCID_M0_AR_R",
    "AXIIC_CMCID_M0_AW_B",
    "AXIIC_CMCID_M0_AW_P",
    "AXIIC_CMCID_M0_AW_R",
    "AXIIC_CMCID_M0_FN_MOD",
    "AXIIC_CMCID_M0_KI",
    "AXIIC_CMCID_M0_MAX_COMB_OT",
    "AXIIC_CMCID_M0_MAX_OT",
    "AXIIC_CMCID_M0_QOS_CNTL",
    "AXIIC_CMCID_M0_QOS_RANGE",
    "AXIIC_CMCID_M0_READ_QOS",
    "AXIIC_CMCID_M0_TGT_LATENCY",
    "AXIIC_CMCID_M0_WRITE_QOS",
    "AXIIC_CMICD_S0_FN_MOD_BM_ISS",
    "AXIIC_COMPONENT_ID0",
    "AXIIC_COMPONENT_ID1",
    "AXIIC_COMPONENT_ID2",
    "AXIIC_COMPONENT_ID3",
    "AXIIC_DDR_S1_FN_MOD_BM_ISS",
    "AXIIC_DDR_S2_FN_MOD_BM_ISS",
    "AXIIC_DMA_M0_AR_B",
    "AXIIC_DMA_M0_AR_P",
    "AXIIC_DMA_M0_AR_R",
    "AXIIC_DMA_M0_AW_B",
    "AXIIC_DMA_M0_AW_P",
    "AXIIC_DMA_M0_AW_R",
    "AXIIC_DMA_M0_FN_MOD",
    "AXIIC_DMA_M0_KI",
    "AXIIC_DMA_M0_MAX_COMB_OT",
    "AXIIC_DMA_M0_MAX_OT",
    "AXIIC_DMA_M0_QOS_CNTL",
    "AXIIC_DMA_M0_QOS_RANGE",
    "AXIIC_DMA_M0_READ_QOS",
    "AXIIC_DMA_M0_TGT_LATENCY",
    "AXIIC_DMA_M0_WRITE_QOS",
    "AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSB",
    "AXIIC_DS_0_IDM_ERROR_LOG_COMPLETE",
    "AXIIC_DS_0_IDM_ERROR_LOG_CONTROL",
    "AXIIC_DS_0_IDM_ERROR_LOG_FLAGS",
    "AXIIC_DS_0_IDM_ERROR_LOG_ID",
    "AXIIC_DS_0_IDM_ERROR_LOG_STATUS",
    "AXIIC_DS_0_IDM_INTERRUPT_STATUS",
    "AXIIC_DS_0_IDM_RESET_READ_ID",
    "AXIIC_DS_0_IDM_RESET_STATUS",
    "AXIIC_DS_0_IDM_RESET_WRITE_ID",
    "AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSB",
    "AXIIC_DS_1_IDM_ERROR_LOG_COMPLETE",
    "AXIIC_DS_1_IDM_ERROR_LOG_CONTROL",
    "AXIIC_DS_1_IDM_ERROR_LOG_FLAGS",
    "AXIIC_DS_1_IDM_ERROR_LOG_ID",
    "AXIIC_DS_1_IDM_ERROR_LOG_STATUS",
    "AXIIC_DS_1_IDM_INTERRUPT_STATUS",
    "AXIIC_DS_1_IDM_RESET_READ_ID",
    "AXIIC_DS_1_IDM_RESET_STATUS",
    "AXIIC_DS_1_IDM_RESET_WRITE_ID",
    "AXIIC_DS_3_IDM_ERROR_LOG_ADDR_LSB",
    "AXIIC_DS_3_IDM_ERROR_LOG_COMPLETE",
    "AXIIC_DS_3_IDM_ERROR_LOG_CONTROL",
    "AXIIC_DS_3_IDM_ERROR_LOG_FLAGS",
    "AXIIC_DS_3_IDM_ERROR_LOG_ID",
    "AXIIC_DS_3_IDM_ERROR_LOG_STATUS",
    "AXIIC_DS_3_IDM_INTERRUPT_STATUS",
    "AXIIC_DS_3_IDM_RESET_READ_ID",
    "AXIIC_DS_3_IDM_RESET_STATUS",
    "AXIIC_DS_3_IDM_RESET_WRITE_ID",
    "AXIIC_DS_4_IDM_ERROR_LOG_ADDR_LSB",
    "AXIIC_DS_4_IDM_ERROR_LOG_COMPLETE",
    "AXIIC_DS_4_IDM_ERROR_LOG_CONTROL",
    "AXIIC_DS_4_IDM_ERROR_LOG_FLAGS",
    "AXIIC_DS_4_IDM_ERROR_LOG_ID",
    "AXIIC_DS_4_IDM_ERROR_LOG_STATUS",
    "AXIIC_DS_4_IDM_INTERRUPT_STATUS",
    "AXIIC_DS_4_IDM_RESET_READ_ID",
    "AXIIC_DS_4_IDM_RESET_STATUS",
    "AXIIC_DS_4_IDM_RESET_WRITE_ID",
    "AXIIC_I2S_M0_FN_MOD",
    "AXIIC_I2S_M0_READ_QOS",
    "AXIIC_I2S_M0_WRITE_QOS",
    "AXIIC_IHOST_ACP_FN_MOD_BM_ISS",
    "AXIIC_IHOST_ACP_SECURITY",
    "AXIIC_IHOST_M1_AR_B",
    "AXIIC_IHOST_M1_AR_P",
    "AXIIC_IHOST_M1_AR_R",
    "AXIIC_IHOST_M1_AW_B",
    "AXIIC_IHOST_M1_AW_P",
    "AXIIC_IHOST_M1_AW_R",
    "AXIIC_IHOST_M1_FN_MOD",
    "AXIIC_IHOST_M1_KI",
    "AXIIC_IHOST_M1_MAX_COMB_OT",
    "AXIIC_IHOST_M1_MAX_OT",
    "AXIIC_IHOST_M1_QOS_CNTL",
    "AXIIC_IHOST_M1_QOS_RANGE",
    "AXIIC_IHOST_M1_READ_QOS",
    "AXIIC_IHOST_M1_TGT_LATENCY",
    "AXIIC_IHOST_M1_WRITE_QOS",
    "AXIIC_IHOST_S0_FN_MOD",
    "AXIIC_IHOST_S0_FN_MOD_BM_ISS",
    "AXIIC_IHOST_S0_SECURITY",
    "AXIIC_JTAG_M0_FN_MOD",
    "AXIIC_JTAG_M0_READ_QOS",
    "AXIIC_JTAG_M0_WRITE_QOS",
    "AXIIC_NAND_S0_FN_MOD_BM_ISS",
    "AXIIC_NAND_S0_SECURITY",
    "AXIIC_PCIE0_M0_AR_B",
    "AXIIC_PCIE0_M0_AR_P",
    "AXIIC_PCIE0_M0_AR_R",
    "AXIIC_PCIE0_M0_AW_B",
    "AXIIC_PCIE0_M0_AW_P",
    "AXIIC_PCIE0_M0_AW_R",
    "AXIIC_PCIE0_M0_FN_MOD",
    "AXIIC_PCIE0_M0_KI",
    "AXIIC_PCIE0_M0_MAX_COMB_OT",
    "AXIIC_PCIE0_M0_MAX_OT",
    "AXIIC_PCIE0_M0_QOS_CNTL",
    "AXIIC_PCIE0_M0_QOS_RANGE",
    "AXIIC_PCIE0_M0_READ_QOS",
    "AXIIC_PCIE0_M0_TGT_LATENCY",
    "AXIIC_PCIE0_M0_WRITE_QOS",
    "AXIIC_PCIE0_S0_FN_MOD_BM_ISS",
    "AXIIC_PCIE0_S0_SECURITY",
    "AXIIC_PCIE1_M0_AR_B",
    "AXIIC_PCIE1_M0_AR_P",
    "AXIIC_PCIE1_M0_AR_R",
    "AXIIC_PCIE1_M0_AW_B",
    "AXIIC_PCIE1_M0_AW_P",
    "AXIIC_PCIE1_M0_AW_R",
    "AXIIC_PCIE1_M0_FN_MOD",
    "AXIIC_PCIE1_M0_KI",
    "AXIIC_PCIE1_M0_MAX_COMB_OT",
    "AXIIC_PCIE1_M0_MAX_OT",
    "AXIIC_PCIE1_M0_QOS_CNTL",
    "AXIIC_PCIE1_M0_QOS_RANGE",
    "AXIIC_PCIE1_M0_READ_QOS",
    "AXIIC_PCIE1_M0_TGT_LATENCY",
    "AXIIC_PCIE1_M0_WRITE_QOS",
    "AXIIC_PCIE1_S0_FN_MOD_BM_ISS",
    "AXIIC_PCIE1_S0_SECURITY",
    "AXIIC_PCIE2_M0_AR_B",
    "AXIIC_PCIE2_M0_AR_P",
    "AXIIC_PCIE2_M0_AR_R",
    "AXIIC_PCIE2_M0_AW_B",
    "AXIIC_PCIE2_M0_AW_P",
    "AXIIC_PCIE2_M0_AW_R",
    "AXIIC_PCIE2_M0_FN_MOD",
    "AXIIC_PCIE2_M0_KI",
    "AXIIC_PCIE2_M0_MAX_COMB_OT",
    "AXIIC_PCIE2_M0_MAX_OT",
    "AXIIC_PCIE2_M0_QOS_CNTL",
    "AXIIC_PCIE2_M0_QOS_RANGE",
    "AXIIC_PCIE2_M0_READ_QOS",
    "AXIIC_PCIE2_M0_TGT_LATENCY",
    "AXIIC_PCIE2_M0_WRITE_QOS",
    "AXIIC_PCIE2_S0_FN_MOD_BM_ISS",
    "AXIIC_PCIE2_S0_SECURITY",
    "AXIIC_PERIPHERAL_ID0",
    "AXIIC_PERIPHERAL_ID1",
    "AXIIC_PERIPHERAL_ID2",
    "AXIIC_PERIPHERAL_ID3",
    "AXIIC_PERIPHERAL_ID4",
    "AXIIC_PERIPHERAL_ID5",
    "AXIIC_PERIPHERAL_ID6",
    "AXIIC_PERIPHERAL_ID7",
    "AXIIC_PNOR_S0_FN_MOD_BM_ISS",
    "AXIIC_QSPI_S0_FN_MOD_BM_ISS",
    "AXIIC_QSPI_S0_SECURITY",
    "AXIIC_REMAP",
    "AXIIC_ROM_S0_FN_MOD_BM_ISS",
    "AXIIC_SATA_M0_AR_B",
    "AXIIC_SATA_M0_AR_P",
    "AXIIC_SATA_M0_AR_R",
    "AXIIC_SATA_M0_AW_B",
    "AXIIC_SATA_M0_AW_P",
    "AXIIC_SATA_M0_AW_R",
    "AXIIC_SATA_M0_FN_MOD",
    "AXIIC_SATA_M0_KI",
    "AXIIC_SATA_M0_MAX_COMB_OT",
    "AXIIC_SATA_M0_MAX_OT",
    "AXIIC_SATA_M0_QOS_CNTL",
    "AXIIC_SATA_M0_QOS_RANGE",
    "AXIIC_SATA_M0_READ_QOS",
    "AXIIC_SATA_M0_TGT_LATENCY",
    "AXIIC_SATA_M0_WRITE_QOS",
    "AXIIC_SDIO_M0_AR_B",
    "AXIIC_SDIO_M0_AR_P",
    "AXIIC_SDIO_M0_AR_R",
    "AXIIC_SDIO_M0_AW_B",
    "AXIIC_SDIO_M0_AW_P",
    "AXIIC_SDIO_M0_AW_R",
    "AXIIC_SDIO_M0_FN_MOD",
    "AXIIC_SDIO_M0_KI",
    "AXIIC_SDIO_M0_MAX_COMB_OT",
    "AXIIC_SDIO_M0_MAX_OT",
    "AXIIC_SDIO_M0_QOS_CNTL",
    "AXIIC_SDIO_M0_QOS_RANGE",
    "AXIIC_SDIO_M0_READ_QOS",
    "AXIIC_SDIO_M0_TGT_LATENCY",
    "AXIIC_SDIO_M0_WRITE_QOS",
    "AXIIC_SRAM_S0_FN_MOD_BM_ISS",
    "AXIIC_USB2D_M0_AR_B",
    "AXIIC_USB2D_M0_AR_P",
    "AXIIC_USB2D_M0_AR_R",
    "AXIIC_USB2D_M0_AW_B",
    "AXIIC_USB2D_M0_AW_P",
    "AXIIC_USB2D_M0_AW_R",
    "AXIIC_USB2D_M0_FN_MOD",
    "AXIIC_USB2D_M0_KI",
    "AXIIC_USB2D_M0_MAX_COMB_OT",
    "AXIIC_USB2D_M0_MAX_OT",
    "AXIIC_USB2D_M0_QOS_CNTL",
    "AXIIC_USB2D_M0_QOS_RANGE",
    "AXIIC_USB2D_M0_READ_QOS",
    "AXIIC_USB2D_M0_TGT_LATENCY",
    "AXIIC_USB2D_M0_WRITE_QOS",
    "AXIIC_USB2H_M0_AR_B",
    "AXIIC_USB2H_M0_AR_P",
    "AXIIC_USB2H_M0_AR_R",
    "AXIIC_USB2H_M0_AW_B",
    "AXIIC_USB2H_M0_AW_P",
    "AXIIC_USB2H_M0_AW_R",
    "AXIIC_USB2H_M0_FN_MOD",
    "AXIIC_USB2H_M0_KI",
    "AXIIC_USB2H_M0_MAX_COMB_OT",
    "AXIIC_USB2H_M0_MAX_OT",
    "AXIIC_USB2H_M0_QOS_CNTL",
    "AXIIC_USB2H_M0_QOS_RANGE",
    "AXIIC_USB2H_M0_READ_QOS",
    "AXIIC_USB2H_M0_TGT_LATENCY",
    "AXIIC_USB2H_M0_WRITE_QOS",
    "AXIIC_USB3H_M0_AR_B",
    "AXIIC_USB3H_M0_AR_P",
    "AXIIC_USB3H_M0_AR_R",
    "AXIIC_USB3H_M0_AW_B",
    "AXIIC_USB3H_M0_AW_P",
    "AXIIC_USB3H_M0_AW_R",
    "AXIIC_USB3H_M0_FN_MOD",
    "AXIIC_USB3H_M0_KI",
    "AXIIC_USB3H_M0_MAX_COMB_OT",
    "AXIIC_USB3H_M0_MAX_OT",
    "AXIIC_USB3H_M0_QOS_CNTL",
    "AXIIC_USB3H_M0_QOS_RANGE",
    "AXIIC_USB3H_M0_READ_QOS",
    "AXIIC_USB3H_M0_TGT_LATENCY",
    "AXIIC_USB3H_M0_WRITE_QOS",
    "AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUS",
    "AXI_PCIE_M0_IDM_IDM_RESET_STATUS",
    "AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT",
    "AXI_PCIE_M0_IDM_IO_STATUS",
    "AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL",
    "AXI_PCIE_M1_IDM_IDM_INTERRUPT_STATUS",
    "AXI_PCIE_M1_IDM_IDM_RESET_STATUS",
    "AXI_PCIE_M1_IDM_IO_CONTROL_DIRECT",
    "AXI_PCIE_M1_IDM_IO_STATUS",
    "AXI_PCIE_M1_IDM_M_IDM_RESET_CONTROL",
    "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETE",
    "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROL",
    "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGS",
    "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ID",
    "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUS",
    "AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUS",
    "AXI_PCIE_S0_IDM_IDM_RESET_READ_ID",
    "AXI_PCIE_S0_IDM_IDM_RESET_STATUS",
    "AXI_PCIE_S0_IDM_IDM_RESET_WRITE_ID",
    "AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROL",
    "AXI_PCIE_S1_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "AXI_PCIE_S1_IDM_IDM_ERROR_LOG_COMPLETE",
    "AXI_PCIE_S1_IDM_IDM_ERROR_LOG_CONTROL",
    "AXI_PCIE_S1_IDM_IDM_ERROR_LOG_FLAGS",
    "AXI_PCIE_S1_IDM_IDM_ERROR_LOG_ID",
    "AXI_PCIE_S1_IDM_IDM_ERROR_LOG_STATUS",
    "AXI_PCIE_S1_IDM_IDM_INTERRUPT_STATUS",
    "AXI_PCIE_S1_IDM_IDM_RESET_READ_ID",
    "AXI_PCIE_S1_IDM_IDM_RESET_STATUS",
    "AXI_PCIE_S1_IDM_IDM_RESET_WRITE_ID",
    "AXI_PCIE_S1_IDM_S_IDM_RESET_CONTROL",
    "AXI_SRAM_MEMC_CONFIG",
    "AXP_CH_DEBUG_PKT_DROP",
    "AXP_CH_INBUF_ECC_CONTROL",
    "AXP_CH_INBUF_ECC_STATUS_INTR",
    "AXP_CH_INT_MASK",
    "AXP_CH_INT_STATUS",
    "AXP_CH_IP_CREDIT_COUNT",
    "AXP_CH_LCL_INT_MASK",
    "AXP_CH_LCL_INT_STATUS",
    "AXP_CH_MAX_MMU_REQ",
    "AXP_CH_MEM_CONTROL",
    "AXP_CH_MMU_REQ_COUNT",
    "AXP_CH_MMU_REQ_EN",
    "AXP_CH_NLFIB_CREDIT_COUNT",
    "AXP_CH_NLFIB_PTR",
    "AXP_CH_NLFOB_CREDIT_COUNT",
    "AXP_CH_NLFOB_CTRL",
    "AXP_CH_NLF_CLK_DISABLE",
    "AXP_CH_NLF_FLUSH",
    "AXP_CH_NLF_PORT_MAPPING",
    "AXP_CH_OUTPUT_ARB_CONTROL",
    "AXP_CH_OUTPUT_ARB_STRICTP",
    "AXP_CH_OUTPUT_ARB_WERR",
    "AXP_SM_BULK_CLEAR_CONTROL0",
    "AXP_SM_BULK_CLEAR_CONTROL1",
    "AXP_SM_BULK_CLEAR_STATUS",
    "AXP_SM_BYTES_MATCHED_COUNTER",
    "AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROL",
    "AXP_SM_CHAR_REMAP_ECC_INTR_STATUS",
    "AXP_SM_DEBUG_BESTMATCH_STATUS",
    "AXP_SM_DEBUG_FLAGDATA_STATUS",
    "AXP_SM_DEBUG_FLOWDATA_STATUS0",
    "AXP_SM_DEBUG_FLOWDATA_STATUS1",
    "AXP_SM_DEBUG_HEADERDATA_STATUS0",
    "AXP_SM_DEBUG_HEADERDATA_STATUS1",
    "AXP_SM_DEBUG_MATCHBUF_STATUS",
    "AXP_SM_DEBUG_MATCHDATA_STATUS",
    "AXP_SM_DEBUG_MATCH_PROC_CONTROL",
    "AXP_SM_DEBUG_METADATA_STATUS0",
    "AXP_SM_DEBUG_METADATA_STATUS1",
    "AXP_SM_DEBUG_METADATA_STATUS2",
    "AXP_SM_DEBUG_METADATA_STATUS3",
    "AXP_SM_DEBUG_PACKET_BUFFER_CONTROL",
    "AXP_SM_DEBUG_PACKET_BUFFER_STATUS",
    "AXP_SM_DEBUG_REGEX_CONTROL",
    "AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0",
    "AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1",
    "AXP_SM_DEBUG_REGEX_PAUSE_STATUS",
    "AXP_SM_ECC_ERROR_COUNTER",
    "AXP_SM_FLOW_DONE_PACKET_DROP_COUNTER",
    "AXP_SM_FLOW_PACKET_NUM_ERROR_COUNTER",
    "AXP_SM_FLOW_TABLE_ECC_INTR_ENABLE_CONTROL",
    "AXP_SM_FLOW_TABLE_ECC_INTR_STATUS",
    "AXP_SM_FLOW_TIMESTAMP_ERROR_COUNTER",
    "AXP_SM_FLOW_TRACKER_ERROR_COUNTER",
    "AXP_SM_FRAGMENTS_RECEIVED_COUNTER",
    "AXP_SM_IN_PACKET_ERROR_COUNTER",
    "AXP_SM_L4_CHECKSUM_ERROR_COUNTER",
    "AXP_SM_MATCHED_FLOWS_COUNTER",
    "AXP_SM_MATCH_COUNTER_ECC_INTR_ENABLE_CONTROL",
    "AXP_SM_MATCH_COUNTER_ECC_INTR_STATUS",
    "AXP_SM_MATCH_TABLE_ECC_INTR_ENABLE_CONTROL",
    "AXP_SM_MATCH_TABLE_ECC_INTR_STATUS",
    "AXP_SM_MEMORY_BULK_RESET",
    "AXP_SM_MEM_ECC_GEN_CONTROL",
    "AXP_SM_MEM_PDA_CONTROL",
    "AXP_SM_MEM_TM_CONTROL",
    "AXP_SM_PACKETS_DROPPED_COUNTER",
    "AXP_SM_PACKETS_RECEIVED_COUNTER",
    "AXP_SM_PACKETS_SENT_COUNTER",
    "AXP_SM_PACKET_BUFFER_ECC_INTR_ENABLE_CONTROL",
    "AXP_SM_PACKET_BUFFER_ECC_INTR_STATUS",
    "AXP_SM_PACKET_LENGTH_ERROR_COUNTER",
    "AXP_SM_REGEX_CONTROL0",
    "AXP_SM_REGEX_CONTROL1",
    "AXP_SM_REGEX_CONTROL2",
    "AXP_SM_REGEX_CONTROL3",
    "AXP_SM_REGEX_CONTROL4",
    "AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROL",
    "AXP_SM_REGEX_STATE_INTR_STATUS0",
    "AXP_SM_REGEX_STATE_INTR_STATUS1",
    "AXP_SM_REGEX_STATUS0",
    "AXP_SM_REGEX_STATUS1",
    "AXP_SM_REGEX_STATUS2",
    "AXP_SM_REPORT_PACKET_CONTROL0",
    "AXP_SM_REPORT_PACKET_CONTROL1",
    "AXP_SM_REPORT_PACKET_CONTROL2",
    "AXP_SM_REPORT_PACKET_CONTROL3",
    "AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0",
    "AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1",
    "AXP_SM_SIGNATURE_MATCH_CONTROL",
    "AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROL",
    "AXP_SM_SIGNATURE_MATCH_INTR_STATUS",
    "AXP_SM_STATE_TABLE_ECC_INTR_ENABLE_CONTROL",
    "AXP_SM_STATE_TABLE_ECC_INTR_STATUS",
    "AXP_SM_TOTAL_CROSS_SIG_FLAGS_COUNTER",
    "AXP_SM_TOTAL_MATCH_COUNTER",
    "AXP_SM_UNMATCHED_FLOWS_COUNTER",
    "AXP_WRX_CREDIT_CNT",
    "AXP_WRX_DEBUG1",
    "AXP_WRX_ERR_PKT_DROP_STAT_CNT",
    "AXP_WRX_ERR_STAT_CNT",
    "AXP_WRX_INTR_ENABLE",
    "AXP_WRX_INTR_STATUS",
    "AXP_WRX_MASTER_CTRL",
    "AXP_WRX_MEMORY_BULK_RESET",
    "AXP_WRX_MEMORY_TM",
    "AXP_WRX_PARITY_CONTROL",
    "AXP_WRX_PKT_IN_STAT_CNT",
    "AXP_WRX_PKT_OUT_STAT_CNT",
    "AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIME",
    "AXP_WRX_REASSEMBLED_PKT_STAT_CNT",
    "AXP_WRX_SVP_HASH_CTRL",
    "AXP_WRX_SVP_PARITY_STATUS_INTR",
    "AXP_WRX_SVP_PARITY_STATUS_NACK",
    "AXP_WRX_WCD_HASH_CTRL",
    "AXP_WRX_WCD_PARITY_STATUS_INTR",
    "AXP_WRX_WCD_PARITY_STATUS_NACK",
    "AXP_WTX_COPY_TO_CPU_COUNT",
    "AXP_WTX_DSCP_MAP_PAR_STATUS_INTR",
    "AXP_WTX_DSCP_MAP_PAR_STATUS_NACK",
    "AXP_WTX_DVP_PROFILE_ECC_STATUS_INTR",
    "AXP_WTX_DVP_PROFILE_ECC_STATUS_NACK",
    "AXP_WTX_ENCAP_CONFIG",
    "AXP_WTX_ERR_CHK_EN",
    "AXP_WTX_FRAG_COUNT",
    "AXP_WTX_FRAG_ID_PAR_STATUS_INTR",
    "AXP_WTX_FRAG_ID_PAR_STATUS_NACK",
    "AXP_WTX_ICREDIT_CTL",
    "AXP_WTX_INBUF_CREDIT_COUNT",
    "AXP_WTX_INT_MASK",
    "AXP_WTX_INT_STATUS",
    "AXP_WTX_LKUP_DROP_COUNT",
    "AXP_WTX_MEMORY_BULK_RESET",
    "AXP_WTX_MEM_CONTROL_0",
    "AXP_WTX_MEM_CONTROL_1",
    "AXP_WTX_MEM_PDA_CONTROL",
    "AXP_WTX_MTU_DROP_COUNT",
    "AXP_WTX_OUTBUF_CREDIT_COUNT",
    "AXP_WTX_OUTBUF_FLOW_CTL",
    "AXP_WTX_PRI_MAP_PAR_STATUS_INTR",
    "AXP_WTX_PRI_MAP_PAR_STATUS_NACK",
    "AXP_WTX_SOFT_RESET",
    "AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_INTR",
    "AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_NACK",
    "AXP_WTX_TRUNK_DROP_COUNT",
    "AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_INTR",
    "AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_NACK",
    "AXP_WTX_TUNNEL_ECC_STATUS_INTR",
    "AXP_WTX_TUNNEL_ECC_STATUS_NACK",
    "AXP_WTX_TUNNEL_ID_MASK",
    "AXP_WTX_TUNNEL_TPID",
    "BAA_CREDIT_THRESH",
    "BAA_EVENT_BLOCK",
    "BAA_LOOP_SIZE",
    "BAA_QUEUE_RANGE",
    "BADREPLIESCOUNTER",
    "BANKACCESSCONTROLLERCONFIGURATIONS",
    "BCAST_BLOCK_MASK",
    "BCAST_BLOCK_MASK_64",
    "BCAST_BLOCK_MASK_HI",
    "BCAST_BLOCK_MASK_PARITY_CONTROL",
    "BCAST_BLOCK_MASK_PARITY_STATUS_INTR",
    "BCAST_BLOCK_MASK_PARITY_STATUS_NACK",
    "BCAST_STORM_CONTROL",
    "BCNREGISTER",
    "BDBCONFIGURATION",
    "BFD_RX_ACH_TYPE_CONTROL0",
    "BFD_RX_ACH_TYPE_CONTROL1",
    "BFD_RX_ACH_TYPE_MPLSTP",
    "BFD_RX_ACH_TYPE_MPLSTP1",
    "BFD_RX_ACH_TYPE_MPLSTP_1",
    "BFD_RX_UDP_CONTROL",
    "BFD_RX_UDP_CONTROL_1",
    "BFD_VERSION_CONTROL",
    "BFMC1CREDITCOUNTER",
    "BFMC2CREDITCOUNTER",
    "BFMC3CREDITCOUNTER",
    "BFMCCLASSCONFIGS",
    "BFMCSHAPERCONFIGS",
    "BHH_RX_ACH_TYPE",
    "BISR_DEBUG_DATA",
    "BISR_LOAD_DONE_STATUS",
    "BISR_LOAD_STATUS",
    "BISTADDRESSBITSNUMBER",
    "BISTBITMASK",
    "BISTBURSTMASK0",
    "BISTBURSTMASK1",
    "BISTCONFIG",
    "BISTCONFIG2",
    "BISTCONFIGURATIONS",
    "BISTDATASHIFTMODOFFSET",
    "BISTENDADDRESS",
    "BISTERRORADDRESS",
    "BISTERRORBITCOUNTER",
    "BISTERRORBURSTCOUNTER",
    "BISTERRORDATA1",
    "BISTERRORDATA2",
    "BISTERROROCCURRED",
    "BISTFINISHED",
    "BISTFULLMASKERRORCOUNTER",
    "BISTFULLMASKWORD0",
    "BISTFULLMASKWORD1",
    "BISTFULLMASKWORD2",
    "BISTFULLMASKWORD3",
    "BISTFULLMASKWORD4",
    "BISTFULLMASKWORD5",
    "BISTFULLMASKWORD6",
    "BISTFULLMASKWORD7",
    "BISTGAP",
    "BISTGENERALCONFIGURATIONS",
    "BISTGLOBALERRORCOUNTER",
    "BISTINFINITETEST",
    "BISTLASTADDRERR",
    "BISTLASTDATAERRWORD0",
    "BISTLASTDATAERRWORD1",
    "BISTLASTDATAERRWORD2",
    "BISTLASTDATAERRWORD3",
    "BISTLASTDATAERRWORD4",
    "BISTLASTDATAERRWORD5",
    "BISTLASTDATAERRWORD6",
    "BISTLASTDATAERRWORD7",
    "BISTNUMBEROFACTIONS",
    "BISTOFFSETADDRESS",
    "BISTPATTERN0",
    "BISTPATTERN1",
    "BISTPATTERN2",
    "BISTPATTERN3",
    "BISTPATTERN4",
    "BISTPATTERN5",
    "BISTPATTERN6",
    "BISTPATTERN7",
    "BISTPATTERNWORD0",
    "BISTPATTERNWORD1",
    "BISTPATTERNWORD2",
    "BISTPATTERNWORD3",
    "BISTPATTERNWORD4",
    "BISTPATTERNWORD5",
    "BISTPATTERNWORD6",
    "BISTPATTERNWORD7",
    "BISTREADDELAY",
    "BISTREADNUMBERCONFIGURATIONREGISTER",
    "BISTSINGLEBITMASK",
    "BISTSINGLEBITMASKERRORCOUNTER",
    "BISTSTARTADDRESS",
    "BISTSTATUSES",
    "BISTTESTMODE",
    "BISTTHRESHOLDS",
    "BISTWRITENUMBERCONFIGURATIONREGISTER",
    "BIST_CONFIGURATIONS",
    "BIST_ENDADDRESS",
    "BIST_ERROROCCURRED",
    "BIST_FLOW_FIRST_DESCRIPTOR0",
    "BIST_FLOW_FIRST_DESCRIPTOR1",
    "BIST_FLOW_FIRST_DESCRIPTOR2",
    "BIST_FLOW_FIRST_DESCRIPTOR3",
    "BIST_FLOW__SECOND_DESCRIPTOR_0",
    "BIST_FLOW__SECOND_DESCRIPTOR_1",
    "BIST_FLOW__SECOND_DESCRIPTOR_2",
    "BIST_FLOW__SECOND_DESCRIPTOR_3",
    "BIST_FULLMASKERRORCOUNTER",
    "BIST_FULLMASKWORD0",
    "BIST_FULLMASKWORD1",
    "BIST_FULLMASKWORD2",
    "BIST_FULLMASKWORD3",
    "BIST_FULLMASKWORD4",
    "BIST_FULLMASKWORD5",
    "BIST_FULLMASKWORD6",
    "BIST_FULLMASKWORD7",
    "BIST_GENERAL_CONFIGURATION",
    "BIST_GLOBALERRORCOUNTER",
    "BIST_NUMBEROFACTIONS",
    "BIST_PATTERNWORD0",
    "BIST_PATTERNWORD1",
    "BIST_PATTERNWORD2",
    "BIST_PATTERNWORD3",
    "BIST_PATTERNWORD4",
    "BIST_PATTERNWORD5",
    "BIST_PATTERNWORD6",
    "BIST_PATTERNWORD7",
    "BIST_RX_COUNTERS_1",
    "BIST_RX_COUNTERS_2",
    "BIST_RX_COUNTERS_3",
    "BIST_RX_FLOW_COUNTER",
    "BIST_RX_OK_BURSTS_COUNTER",
    "BIST_RX_SHAPER",
    "BIST_SEED",
    "BIST_SINGLEBITMASK",
    "BIST_SINGLEBITMASKERRORCOUNTER",
    "BIST_STARTADDRESS",
    "BIST_STATUS",
    "BIST_STATUSES",
    "BIST_TX_ADDITIONAL_COUNTER",
    "BIST_TX_BURSTS_COUNTER",
    "BIST_TX_BURSTS_THRESHOLD",
    "BKPMETERINGBUCKET",
    "BKPMETERINGCONFIG",
    "BKPMETERINGCONFIG1",
    "BKPMETERINGCONFIG_64",
    "BKPMETERINGCONFIG_EXT",
    "BKPMETERINGDISCSTATUS",
    "BKPMETERINGDISCSTATUS0",
    "BKPMETERINGDISCSTATUS1",
    "BKPMETERINGDISCSTATUS0_64",
    "BKPMETERINGDISCSTATUS1_64",
    "BKPMETERINGDISCSTATUS_64",
    "BKPMETERINGDISCSTATUS_HI",
    "BKPMETERINGSTATUS",
    "BKPMETERINGSTATUS_HI",
    "BKPMETERINGWARNSTATUS",
    "BKPMETERINGWARNSTATUS0",
    "BKPMETERINGWARNSTATUS1",
    "BKPMETERINGWARNSTATUS0_64",
    "BKPMETERINGWARNSTATUS1_64",
    "BKPMETERINGWARNSTATUS_64",
    "BKP_CONFIG",
    "BKP_DISC_BMAP",
    "BKP_DISC_BMAP_HI",
    "BKP_DISC_PRIORITY",
    "BKP_STATUS",
    "BMAC_PFC_COS0_XOFF_CNT",
    "BMAC_PFC_COS10_XOFF_CNT",
    "BMAC_PFC_COS11_XOFF_CNT",
    "BMAC_PFC_COS12_XOFF_CNT",
    "BMAC_PFC_COS13_XOFF_CNT",
    "BMAC_PFC_COS14_XOFF_CNT",
    "BMAC_PFC_COS15_XOFF_CNT",
    "BMAC_PFC_COS1_XOFF_CNT",
    "BMAC_PFC_COS2_XOFF_CNT",
    "BMAC_PFC_COS3_XOFF_CNT",
    "BMAC_PFC_COS4_XOFF_CNT",
    "BMAC_PFC_COS5_XOFF_CNT",
    "BMAC_PFC_COS6_XOFF_CNT",
    "BMAC_PFC_COS7_XOFF_CNT",
    "BMAC_PFC_COS8_XOFF_CNT",
    "BMAC_PFC_COS9_XOFF_CNT",
    "BMAC_PFC_CTRL",
    "BMAC_PFC_DA_HI",
    "BMAC_PFC_DA_LO",
    "BMAC_PFC_OPCODE",
    "BMAC_PFC_TYPE",
    "BOM",
    "BP_CONFIG0",
    "BP_DEBUG",
    "BP_DP_XP4_TM",
    "BP_DP_XP5_TM",
    "BP_DP_XP6_TM",
    "BP_DP_XP7_TM",
    "BP_ECC_DEBUG",
    "BP_ECC_ERROR",
    "BP_ECC_ERROR_MASK",
    "BP_ECC_STATUS0",
    "BP_ECC_STATUS1",
    "BP_ERROR",
    "BP_ERROR_MASK",
    "BP_XP4_DP_CONFIG",
    "BP_XP4_FC_CONFIG",
    "BP_XP4_RECEIVE_FC_MSGS",
    "BP_XP5_DP_CONFIG",
    "BP_XP5_FC_CONFIG",
    "BP_XP5_RECEIVE_FC_MSGS",
    "BP_XP6_DP_CONFIG",
    "BP_XP6_FC_CONFIG",
    "BP_XP6_RECEIVE_FC_MSGS",
    "BP_XP7_DP_CONFIG",
    "BP_XP7_FC_CONFIG",
    "BP_XP7_RECEIVE_FC_MSGS",
    "BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATA",
    "BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGER",
    "BRDC_FMACH_ASYNC_FIFO_CONFIGURATION",
    "BRDC_FMACH_BEC_CONFIGURATION",
    "BRDC_FMACH_BEC_STATUS",
    "BRDC_FMACH_BER_GEN_BITMAP",
    "BRDC_FMACH_BER_GEN_PERIOD",
    "BRDC_FMACH_CNTRL_INTRLVD_MODE_REG",
    "BRDC_FMACH_CONTROL_CELL_BURST_REGISTER",
    "BRDC_FMACH_ECC_1B_ERR_ADDR",
    "BRDC_FMACH_ECC_1B_ERR_CNT",
    "BRDC_FMACH_ECC_1B_ERR_MONITOR_MEM_MASK",
    "BRDC_FMACH_ECC_2B_ERR_ADDR",
    "BRDC_FMACH_ECC_2B_ERR_CNT",
    "BRDC_FMACH_ECC_2B_ERR_MONITOR_MEM_MASK",
    "BRDC_FMACH_EDS_CONFIGURATION",
    "BRDC_FMACH_EDS_STATUS",
    "BRDC_FMACH_ERROR_INITIATION",
    "BRDC_FMACH_ERROR_INITIATION_DATA",
    "BRDC_FMACH_FBIST_CONFIGURATION_A",
    "BRDC_FMACH_FBIST_CONFIGURATION_B",
    "BRDC_FMACH_FBIST_STATUS",
    "BRDC_FMACH_FMAL_COMMA_BURST_CONFIGURATION",
    "BRDC_FMACH_FMAL_GENERAL_CONFIGURATION",
    "BRDC_FMACH_FMAL_STATISTICS_COUNT_CONTROL",
    "BRDC_FMACH_FMAL_STATISTICS_GTIMER",
    "BRDC_FMACH_FMAL_STATISTICS_OUTPUT",
    "BRDC_FMACH_FMAL_STATISTICS_OUTPUT_CONTROL",
    "BRDC_FMACH_FPS_CONFIGURATION_BER",
    "BRDC_FMACH_FPS_CONFIGURATION_RX_SYNC",
    "BRDC_FMACH_FPS_RX_FEC_CONFIGURATION",
    "BRDC_FMACH_FPS_RX_STATUS",
    "BRDC_FMACH_FPS_TX_CONFIGURATION",
    "BRDC_FMACH_GENERAL_CONFIGURATION_REGISTER",
    "BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRN",
    "BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRN",
    "BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_A",
    "BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_B",
    "BRDC_FMACH_GTIMER_CONFIGURATION",
    "BRDC_FMACH_GTIMER_TRIGGER",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_1",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_2",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_3",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_4",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_5",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_6",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_7",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_8",
    "BRDC_FMACH_INTERRUPT_MASK_REGISTER_9",
    "BRDC_FMACH_INTERRUPT_REGISTER",
    "BRDC_FMACH_INTERRUPT_REGISTER_1",
    "BRDC_FMACH_INTERRUPT_REGISTER_2",
    "BRDC_FMACH_INTERRUPT_REGISTER_3",
    "BRDC_FMACH_INTERRUPT_REGISTER_4",
    "BRDC_FMACH_INTERRUPT_REGISTER_5",
    "BRDC_FMACH_INTERRUPT_REGISTER_6",
    "BRDC_FMACH_INTERRUPT_REGISTER_7",
    "BRDC_FMACH_INTERRUPT_REGISTER_8",
    "BRDC_FMACH_INTERRUPT_REGISTER_9",
    "BRDC_FMACH_KPCS_CONFIGURATION",
    "BRDC_FMACH_KPCS_RX_STATUS",
    "BRDC_FMACH_KPCS_TEST_RX_CONFIGURATION",
    "BRDC_FMACH_KPCS_TEST_RX_STATUS",
    "BRDC_FMACH_KPCS_TEST_TX_CONFIGURATION",
    "BRDC_FMACH_LEAKY_BUCKET",
    "BRDC_FMACH_LEAKY_BUCKET_CONTROL_REGISTER",
    "BRDC_FMACH_LFEC_CONFIGURATION",
    "BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER",
    "BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER",
    "BRDC_FMACH_LOOPBACK_ENABLE_REGISTER",
    "BRDC_FMACH_RECEIVE_RESET_REGISTER",
    "BRDC_FMACH_REG_0050",
    "BRDC_FMACH_REG_0051",
    "BRDC_FMACH_REG_0052",
    "BRDC_FMACH_REG_0054",
    "BRDC_FMACH_REG_0065",
    "BRDC_FMACH_REG_0066",
    "BRDC_FMACH_REG_0096",
    "BRDC_FMACH_REG_0098",
    "BRDC_FMACH_REG_0099",
    "BRDC_FMACH_REG_0140",
    "BRDC_FMACH_REG_005A",
    "BRDC_FMACH_REG_005B",
    "BRDC_FMACH_REG_01A8",
    "BRDC_FMACH_REG_01AC",
    "BRDC_FMACH_REG_01E9",
    "BRDC_FMACH_REG_01EA",
    "BRDC_FMACH_REG_01EB",
    "BRDC_FMACH_REG_01EC",
    "BRDC_FMACH_REG_01ED",
    "BRDC_FMACH_REG_01EE",
    "BRDC_FMACH_REG_01EF",
    "BRDC_FMACH_REG_01FA",
    "BRDC_FMACH_REG_1E8",
    "BRDC_FMACH_SBUS_BROADCAST_ID",
    "BRDC_FMACH_SBUS_LAST_IN_CHAIN",
    "BRDC_FMACH_SPARE_REGISTER_3",
    "BRDC_FMACH_TEST_CONFIGURATION",
    "BRDC_FMACH_TEST_STATUS",
    "BRDC_FMACH_TX_CELL_LIMIT",
    "BRDC_FMACL_ASYNC_FIFO_ACCESS_READ_DATA",
    "BRDC_FMACL_ASYNC_FIFO_ACCESS_TRIGGER",
    "BRDC_FMACL_ASYNC_FIFO_CONFIGURATION",
    "BRDC_FMACL_BEC_CONFIGURATION",
    "BRDC_FMACL_BEC_STATUS",
    "BRDC_FMACL_BER_GEN_BITMAP",
    "BRDC_FMACL_BER_GEN_PERIOD",
    "BRDC_FMACL_CNTRL_INTRLVD_MODE_REG",
    "BRDC_FMACL_CONTROL_CELL_BURST_REGISTER",
    "BRDC_FMACL_ECC_1B_ERR_ADDR",
    "BRDC_FMACL_ECC_1B_ERR_CNT",
    "BRDC_FMACL_ECC_1B_ERR_MONITOR_MEM_MASK",
    "BRDC_FMACL_ECC_2B_ERR_ADDR",
    "BRDC_FMACL_ECC_2B_ERR_CNT",
    "BRDC_FMACL_ECC_2B_ERR_MONITOR_MEM_MASK",
    "BRDC_FMACL_EDS_CONFIGURATION",
    "BRDC_FMACL_EDS_STATUS",
    "BRDC_FMACL_ERROR_INITIATION",
    "BRDC_FMACL_ERROR_INITIATION_DATA",
    "BRDC_FMACL_FBIST_CONFIGURATION_A",
    "BRDC_FMACL_FBIST_CONFIGURATION_B",
    "BRDC_FMACL_FBIST_STATUS",
    "BRDC_FMACL_FMAL_COMMA_BURST_CONFIGURATION",
    "BRDC_FMACL_FMAL_GENERAL_CONFIGURATION",
    "BRDC_FMACL_FMAL_STATISTICS_COUNT_CONTROL",
    "BRDC_FMACL_FMAL_STATISTICS_GTIMER",
    "BRDC_FMACL_FMAL_STATISTICS_OUTPUT",
    "BRDC_FMACL_FMAL_STATISTICS_OUTPUT_CONTROL",
    "BRDC_FMACL_FPS_CONFIGURATION_BER",
    "BRDC_FMACL_FPS_CONFIGURATION_RX_SYNC",
    "BRDC_FMACL_FPS_RX_FEC_CONFIGURATION",
    "BRDC_FMACL_FPS_RX_STATUS",
    "BRDC_FMACL_FPS_TX_CONFIGURATION",
    "BRDC_FMACL_GENERAL_CONFIGURATION_REGISTER",
    "BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRN",
    "BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRN",
    "BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_A",
    "BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_B",
    "BRDC_FMACL_GTIMER_CONFIGURATION",
    "BRDC_FMACL_GTIMER_TRIGGER",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_1",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_2",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_3",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_4",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_5",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_6",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_7",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_8",
    "BRDC_FMACL_INTERRUPT_MASK_REGISTER_9",
    "BRDC_FMACL_INTERRUPT_REGISTER",
    "BRDC_FMACL_INTERRUPT_REGISTER_1",
    "BRDC_FMACL_INTERRUPT_REGISTER_2",
    "BRDC_FMACL_INTERRUPT_REGISTER_3",
    "BRDC_FMACL_INTERRUPT_REGISTER_4",
    "BRDC_FMACL_INTERRUPT_REGISTER_5",
    "BRDC_FMACL_INTERRUPT_REGISTER_6",
    "BRDC_FMACL_INTERRUPT_REGISTER_7",
    "BRDC_FMACL_INTERRUPT_REGISTER_8",
    "BRDC_FMACL_INTERRUPT_REGISTER_9",
    "BRDC_FMACL_KPCS_CONFIGURATION",
    "BRDC_FMACL_KPCS_RX_STATUS",
    "BRDC_FMACL_KPCS_TEST_RX_CONFIGURATION",
    "BRDC_FMACL_KPCS_TEST_RX_STATUS",
    "BRDC_FMACL_KPCS_TEST_TX_CONFIGURATION",
    "BRDC_FMACL_LEAKY_BUCKET",
    "BRDC_FMACL_LEAKY_BUCKET_CONTROL_REGISTER",
    "BRDC_FMACL_LFEC_CONFIGURATION",
    "BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER",
    "BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER",
    "BRDC_FMACL_LOOPBACK_ENABLE_REGISTER",
    "BRDC_FMACL_RECEIVE_RESET_REGISTER",
    "BRDC_FMACL_REG_0050",
    "BRDC_FMACL_REG_0051",
    "BRDC_FMACL_REG_0052",
    "BRDC_FMACL_REG_0054",
    "BRDC_FMACL_REG_0065",
    "BRDC_FMACL_REG_0066",
    "BRDC_FMACL_REG_0096",
    "BRDC_FMACL_REG_0098",
    "BRDC_FMACL_REG_0099",
    "BRDC_FMACL_REG_0140",
    "BRDC_FMACL_REG_005A",
    "BRDC_FMACL_REG_005B",
    "BRDC_FMACL_REG_01A8",
    "BRDC_FMACL_REG_01AC",
    "BRDC_FMACL_REG_01E9",
    "BRDC_FMACL_REG_01EA",
    "BRDC_FMACL_REG_01EB",
    "BRDC_FMACL_REG_01EC",
    "BRDC_FMACL_REG_01ED",
    "BRDC_FMACL_REG_01EE",
    "BRDC_FMACL_REG_01EF",
    "BRDC_FMACL_REG_01FA",
    "BRDC_FMACL_REG_1E8",
    "BRDC_FMACL_SBUS_BROADCAST_ID",
    "BRDC_FMACL_SBUS_LAST_IN_CHAIN",
    "BRDC_FMACL_SPARE_REGISTER_3",
    "BRDC_FMACL_TEST_CONFIGURATION",
    "BRDC_FMACL_TEST_STATUS",
    "BRDC_FMACL_TX_CELL_LIMIT",
    "BRDC_FMAC_ASYNC_FIFO_CONFIGURATION",
    "BRDC_FMAC_BEC_CONFIGURATION",
    "BRDC_FMAC_BEC_STATUS",
    "BRDC_FMAC_BER_GEN_BITMAP",
    "BRDC_FMAC_BER_GEN_PERIOD",
    "BRDC_FMAC_CNTRL_INTRLVD_MODE_REG",
    "BRDC_FMAC_CONTROL_CELL_BURST_REGISTER",
    "BRDC_FMAC_ECC_1B_ERR_ADDR",
    "BRDC_FMAC_ECC_1B_ERR_CNT",
    "BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK",
    "BRDC_FMAC_ECC_2B_ERR_ADDR",
    "BRDC_FMAC_ECC_2B_ERR_CNT",
    "BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK",
    "BRDC_FMAC_EDS_CONFIGURATION",
    "BRDC_FMAC_EDS_STATUS",
    "BRDC_FMAC_ERROR_INITIATION",
    "BRDC_FMAC_ERROR_INITIATION_DATA",
    "BRDC_FMAC_FABRIC_SYSTEM_CONFIG_0",
    "BRDC_FMAC_FABRIC_SYSTEM_CONFIG_1",
    "BRDC_FMAC_FBIST_CONFIGURATION_A",
    "BRDC_FMAC_FBIST_CONFIGURATION_B",
    "BRDC_FMAC_FBIST_STATUS",
    "BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATION",
    "BRDC_FMAC_FMAL_GENERAL_CONFIGURATION",
    "BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROL",
    "BRDC_FMAC_FMAL_STATISTICS_GTIMER",
    "BRDC_FMAC_FMAL_STATISTICS_OUTPUT",
    "BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL",
    "BRDC_FMAC_FPS_CONFIGURATION_BER",
    "BRDC_FMAC_FPS_CONFIGURATION_RX_SYNC",
    "BRDC_FMAC_FPS_RX_FEC_CONFIGURATION",
    "BRDC_FMAC_FPS_RX_STATUS",
    "BRDC_FMAC_FPS_TX_CONFIGURATION",
    "BRDC_FMAC_GENERAL_CONFIGURATION_REGISTER",
    "BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN",
    "BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN",
    "BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_A",
    "BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_B",
    "BRDC_FMAC_GTIMER_CONFIGURATION",
    "BRDC_FMAC_GTIMER_TRIGGER",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_1",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_2",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_3",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_4",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_5",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_6",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_7",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_8",
    "BRDC_FMAC_INTERRUPT_MASK_REGISTER_9",
    "BRDC_FMAC_INTERRUPT_REGISTER",
    "BRDC_FMAC_INTERRUPT_REGISTER_1",
    "BRDC_FMAC_INTERRUPT_REGISTER_2",
    "BRDC_FMAC_INTERRUPT_REGISTER_3",
    "BRDC_FMAC_INTERRUPT_REGISTER_4",
    "BRDC_FMAC_INTERRUPT_REGISTER_5",
    "BRDC_FMAC_INTERRUPT_REGISTER_6",
    "BRDC_FMAC_INTERRUPT_REGISTER_7",
    "BRDC_FMAC_INTERRUPT_REGISTER_8",
    "BRDC_FMAC_INTERRUPT_REGISTER_9",
    "BRDC_FMAC_INTERRUPT_REGISTER_1_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_2_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_3_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_4_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_5_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_6_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_7_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_8_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_9_TEST",
    "BRDC_FMAC_INTERRUPT_REGISTER_TEST",
    "BRDC_FMAC_KPCS_CONFIGURATION",
    "BRDC_FMAC_KPCS_RX_STATUS",
    "BRDC_FMAC_KPCS_TEST_RX_CONFIGURATION",
    "BRDC_FMAC_KPCS_TEST_RX_STATUS",
    "BRDC_FMAC_KPCS_TEST_TX_CONFIGURATION",
    "BRDC_FMAC_LEAKY_BUCKET",
    "BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTER",
    "BRDC_FMAC_LFEC_CONFIGURATION",
    "BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER",
    "BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER",
    "BRDC_FMAC_LOOPBACK_ENABLE_REGISTER",
    "BRDC_FMAC_RECEIVE_RESET_REGISTER",
    "BRDC_FMAC_REG_0050",
    "BRDC_FMAC_REG_0051",
    "BRDC_FMAC_REG_0052",
    "BRDC_FMAC_REG_0053",
    "BRDC_FMAC_REG_0054",
    "BRDC_FMAC_REG_0058",
    "BRDC_FMAC_REG_0068",
    "BRDC_FMAC_REG_0096",
    "BRDC_FMAC_REG_0098",
    "BRDC_FMAC_REG_0099",
    "BRDC_FMAC_REG_0140",
    "BRDC_FMAC_REG_005A",
    "BRDC_FMAC_REG_005B",
    "BRDC_FMAC_REG_005C",
    "BRDC_FMAC_REG_01A8",
    "BRDC_FMAC_REG_01AC",
    "BRDC_FMAC_REG_01FA",
    "BRDC_FMAC_SBUS_BROADCAST_ID",
    "BRDC_FMAC_SPARE_REGISTER_2",
    "BRDC_FMAC_TEST_CONFIGURATION",
    "BRDC_FMAC_TEST_STATUS",
    "BRDC_FMAC_TX_CELL_LIMIT",
    "BRDC_FSRD_INDIRECT_COMMAND",
    "BRDC_FSRD_INDIRECT_COMMAND_ADDRESS",
    "BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENT",
    "BRDC_FSRD_INDIRECT_COMMAND_RD_DATA",
    "BRDC_FSRD_INDIRECT_COMMAND_WR_DATA",
    "BRDC_FSRD_INTERRUPT_MASK_REGISTER",
    "BRDC_FSRD_INTERRUPT_REGISTER",
    "BRDC_FSRD_INTERRUPT_REGISTER_TEST",
    "BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER",
    "BRDC_FSRD_QUAD_INTERRUPT_REGISTER",
    "BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TEST",
    "BRDC_FSRD_REG_0050",
    "BRDC_FSRD_REG_0051",
    "BRDC_FSRD_REG_0052",
    "BRDC_FSRD_REG_0053",
    "BRDC_FSRD_REG_0054",
    "BRDC_FSRD_REG_0058",
    "BRDC_FSRD_REG_0084",
    "BRDC_FSRD_REG_0087",
    "BRDC_FSRD_REG_0090",
    "BRDC_FSRD_REG_0091",
    "BRDC_FSRD_REG_0092",
    "BRDC_FSRD_REG_0170",
    "BRDC_FSRD_REG_00B0",
    "BRDC_FSRD_REG_00B1",
    "BRDC_FSRD_REG_00B2",
    "BRDC_FSRD_REG_00B3",
    "BRDC_FSRD_REG_00B4",
    "BRDC_FSRD_REG_00B5",
    "BRDC_FSRD_REG_00B6",
    "BRDC_FSRD_REG_00B7",
    "BRDC_FSRD_REG_01E9",
    "BRDC_FSRD_REG_01EA",
    "BRDC_FSRD_REG_01EB",
    "BRDC_FSRD_REG_01EC",
    "BRDC_FSRD_REG_01ED",
    "BRDC_FSRD_REG_01EE",
    "BRDC_FSRD_REG_01EF",
    "BRDC_FSRD_REG_01F0",
    "BRDC_FSRD_REG_01F1",
    "BRDC_FSRD_REG_01F2",
    "BRDC_FSRD_REG_01F3",
    "BRDC_FSRD_REG_1E8",
    "BRDC_FSRD_SBUS_BROADCAST_ID",
    "BRDC_FSRD_SPARE_REGISTER_3",
    "BRDC_FSRD_SRD_QUAD_CTRL",
    "BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPS",
    "BRDC_FSRD_SRD_QUAD_STATUS",
    "BRDC_FSRD_WC_UC_MEM_ACCESS",
    "BRDC_FSRD_WC_UC_MEM_MASK_BITMAP",
    "BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_COMMAND",
    "BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_STRENGTH",
    "BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_CODE",
    "BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_STRENGTH",
    "BRIDGE_802_1X_SNOOP_COMMAND",
    "BRIDGE_802_1X_SNOOP_STRENGTH",
    "BRIDGE_802_1X_TRAP_CODE",
    "BRIDGE_802_1X_TRAP_STRENGTH",
    "BRIDGE_ARP_SNOOP_COMMAND",
    "BRIDGE_ARP_SNOOP_STRENGTH",
    "BRIDGE_ARP_TRAP_CODE",
    "BRIDGE_ARP_TRAP_STRENGTH",
    "BRIDGE_DHCPV4_CLIENT_SNOOP_COMMAND",
    "BRIDGE_DHCPV4_CLIENT_SNOOP_STRENGTH",
    "BRIDGE_DHCPV4_CLIENT_TRAP_CODE",
    "BRIDGE_DHCPV4_CLIENT_TRAP_STRENGTH",
    "BRIDGE_DHCPV4_SERVER_SNOOP_COMMAND",
    "BRIDGE_DHCPV4_SERVER_SNOOP_STRENGTH",
    "BRIDGE_DHCPV4_SERVER_TRAP_CODE",
    "BRIDGE_DHCPV4_SERVER_TRAP_STRENGTH",
    "BRIDGE_DHCPV6_CLIENT_SNOOP_COMMAND",
    "BRIDGE_DHCPV6_CLIENT_SNOOP_STRENGTH",
    "BRIDGE_DHCPV6_CLIENT_TRAP_CODE",
    "BRIDGE_DHCPV6_CLIENT_TRAP_STRENGTH",
    "BRIDGE_DHCPV6_SERVER_SNOOP_COMMAND",
    "BRIDGE_DHCPV6_SERVER_SNOOP_STRENGTH",
    "BRIDGE_DHCPV6_SERVER_TRAP_CODE",
    "BRIDGE_DHCPV6_SERVER_TRAP_STRENGTH",
    "BRIDGE_ENABLE_COMPATIBLE_MC",
    "BRIDGE_FORWARDING_STRENGTH",
    "BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_COMMAND",
    "BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_STRENGTH",
    "BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_CODE",
    "BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_STRENGTH",
    "BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_COMMAND",
    "BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_STRENGTH",
    "BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_CODE",
    "BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_STRENGTH",
    "BRIDGE_IGMP_UNDEFINED_SNOOP_COMMAND",
    "BRIDGE_IGMP_UNDEFINED_SNOOP_STRENGTH",
    "BRIDGE_IGMP_UNDEFINED_TRAP_CODE",
    "BRIDGE_IGMP_UNDEFINED_TRAP_STRENGTH",
    "BRIDGE_IIF_INACTIVE_SNOOP_COMMAND",
    "BRIDGE_IIF_INACTIVE_SNOOP_STRENGTH",
    "BRIDGE_IIF_INACTIVE_TRAP_CODE",
    "BRIDGE_IIF_INACTIVE_TRAP_STRENGTH",
    "BRIDGE_L3_IIF_DEFAULT_VALUE",
    "BRIDGE_MC_MY_MAC0",
    "BRIDGE_MC_MY_MAC1",
    "BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_COMMAND",
    "BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_STRENGTH",
    "BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_CODE",
    "BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_STRENGTH",
    "BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_COMMAND",
    "BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_STRENGTH",
    "BRIDGE_MLD_REPORT_DONE_MSG_TRAP_CODE",
    "BRIDGE_MLD_REPORT_DONE_MSG_TRAP_STRENGTH",
    "BRIDGE_MLD_UNDEFINED_SNOOP_COMMAND",
    "BRIDGE_MLD_UNDEFINED_SNOOP_STRENGTH",
    "BRIDGE_MLD_UNDEFINED_TRAP_CODE",
    "BRIDGE_MLD_UNDEFINED_TRAP_STRENGTH",
    "BRIDGE_MY_ARP_IP1",
    "BRIDGE_MY_ARP_IP2",
    "BRIDGE_MY_ARP_SNOOP_COMMAND",
    "BRIDGE_MY_ARP_SNOOP_STRENGTH",
    "BRIDGE_MY_ARP_TRAP_CODE",
    "BRIDGE_MY_ARP_TRAP_STRENGTH",
    "BRIDGE_RIF_NOT_VALID_SNOOP_COMMAND",
    "BRIDGE_RIF_NOT_VALID_SNOOP_STRENGTH",
    "BRIDGE_RIF_NOT_VALID_TRAP_CODE",
    "BRIDGE_RIF_NOT_VALID_TRAP_STRENGTH",
    "BRIDGE_SAME_INTERFACE_MC_SNOOP_COMMAND",
    "BRIDGE_SAME_INTERFACE_MC_SNOOP_STRENGTH",
    "BRIDGE_SAME_INTERFACE_MC_TRAP_CODE",
    "BRIDGE_SAME_INTERFACE_MC_TRAP_STRENGTH",
    "BRIDGE_SAME_INTERFACE_UC_SNOOP_COMMAND",
    "BRIDGE_SAME_INTERFACE_UC_SNOOP_STRENGTH",
    "BRIDGE_SAME_INTERFACE_UC_TRAP_CODE",
    "BRIDGE_SAME_INTERFACE_UC_TRAP_STRENGTH",
    "BRIDGE_SA_EQUALS_DA_SNOOP_COMMAND",
    "BRIDGE_SA_EQUALS_DA_SNOOP_STRENGTH",
    "BRIDGE_SA_EQUALS_DA_TRAP_CODE",
    "BRIDGE_SA_EQUALS_DA_TRAP_STRENGTH",
    "BRIDGE_SA_MC_SNOOP_COMMAND",
    "BRIDGE_SA_MC_SNOOP_STRENGTH",
    "BRIDGE_SA_MC_TRAP_CODE",
    "BRIDGE_SA_MC_TRAP_STRENGTH",
    "BRIDGE_STP_STATE_BLOCK_SNOOP_COMMAND",
    "BRIDGE_STP_STATE_BLOCK_SNOOP_STRENGTH",
    "BRIDGE_STP_STATE_BLOCK_TRAP_CODE",
    "BRIDGE_STP_STATE_BLOCK_TRAP_STRENGTH",
    "BRIDGE_STP_STATE_LEARN_SNOOP_COMMAND",
    "BRIDGE_STP_STATE_LEARN_SNOOP_STRENGTH",
    "BRIDGE_STP_STATE_LEARN_TRAP_CODE",
    "BRIDGE_STP_STATE_LEARN_TRAP_STRENGTH",
    "BSA",
    "BSAFE_GLB_CMD_CTRL",
    "BSAFE_GLB_CMD_DATA_IN",
    "BSAFE_GLB_CMD_DATA_OUT",
    "BSAFE_GLB_DEV_STATUS",
    "BSAFE_GLB_INT_CTRL",
    "BSAFE_GLB_MEM_PARAM",
    "BSAFE_GLB_MEM_TST_CTL",
    "BSAFE_GLB_PRESCALE",
    "BSAFE_GLB_PROD_CFG",
    "BSAFE_GLB_TIMER",
    "BSAFE_GLB_UHSM_CFG",
    "BST_HW_SNAPSHOT_EN",
    "BST_SNAPSHOT_ACTION_EN",
    "BST_TRACKING_CONFIG",
    "BST_TRACKING_ENABLE",
    "BUCKET_ECC",
    "BUFFER_CELL_LIMIT_SP",
    "BUFFER_CELL_LIMIT_SP_SHARED",
    "BUFFER_PACKET_LIMIT_SP",
    "BUFFER_PACKET_LIMIT_SP_SHARED",
    "BUF_CFG",
    "BYPASSSYSTEMVSIEM",
    "BYTEACCESSORDER",
    "CALENDAR_CONFIG",
    "CALIB_BYPASS",
    "CALIB_BYPASS_VEC",
    "CAPTUREQUEUEDESCRIPTOR",
    "CAPTUREQUEUEDESCRIPTORCONFIG",
    "CASCHNG1_CID_0",
    "CASCHNG1_CID_1",
    "CASCHNG1_CID_2",
    "CASCHNG1_CID_3",
    "CASCHNG1_CID_4",
    "CASCHNG1_CID_5",
    "CASCHNG1_CID_6",
    "CASCHNG1_CID_7",
    "CASCHNG1_CID_8",
    "CASCHNG1_CID_9",
    "CASCHNG1_CID_10",
    "CASCHNG1_CID_11",
    "CASCHNG1_CID_12",
    "CASCHNG1_CID_13",
    "CASCHNG1_CID_14",
    "CASCHNG1_CID_15",
    "CASCHNG2_CID_0",
    "CASCHNG2_CID_1",
    "CASCHNG2_CID_2",
    "CASCHNG2_CID_3",
    "CASCHNG2_CID_4",
    "CASCHNG2_CID_5",
    "CASCHNG2_CID_6",
    "CASCHNG2_CID_7",
    "CASCHNG2_CID_8",
    "CASCHNG2_CID_9",
    "CASCHNG2_CID_10",
    "CASCHNG2_CID_11",
    "CASCHNG2_CID_12",
    "CASCHNG2_CID_13",
    "CASCHNG2_CID_14",
    "CASCHNG2_CID_15",
    "CASIDLE",
    "CASMODRPC_CHID_0",
    "CASMODRPC_CHID_1",
    "CASMODRPC_CHID_2",
    "CASMODRPC_CHID_3",
    "CASMODRPC_CHID_4",
    "CASMODRPC_CHID_5",
    "CASMODRPC_CHID_6",
    "CASMODRPC_CHID_7",
    "CASMODRPC_CHID_8",
    "CASMODRPC_CHID_9",
    "CASMODRPC_CHID_10",
    "CASMODRPC_CHID_11",
    "CASMODRPC_CHID_12",
    "CASMODRPC_CHID_13",
    "CASMODRPC_CHID_14",
    "CASMODRPC_CHID_15",
    "CASMODRPC_CHID_16",
    "CASMODRPC_CHID_17",
    "CASMODRPC_CHID_18",
    "CASMODRPC_CHID_19",
    "CASMODRPC_CHID_20",
    "CASMODRPC_CHID_21",
    "CASMODRPC_CHID_22",
    "CASMODRPC_CHID_23",
    "CASMODRPC_CHID_24",
    "CASMODRPC_CHID_25",
    "CASMODRPC_CHID_26",
    "CASMODRPC_CHID_27",
    "CASMODRPC_CHID_28",
    "CASMODRPC_CHID_29",
    "CASMODRPC_CHID_30",
    "CASMODRPC_CHID_31",
    "CASMODRPC_CHID_32",
    "CASMODRPC_CHID_33",
    "CASMODRPC_CHID_34",
    "CASMODRPC_CHID_35",
    "CASMODRPC_CHID_36",
    "CASMODRPC_CHID_37",
    "CASMODRPC_CHID_38",
    "CASMODRPC_CHID_39",
    "CASMODRPC_CHID_40",
    "CASMODRPC_CHID_41",
    "CASMODRPC_CHID_42",
    "CASMODRPC_CHID_43",
    "CASMODRPC_CHID_44",
    "CASMODRPC_CHID_45",
    "CASMODRPC_CHID_46",
    "CASMODRPC_CHID_47",
    "CASMODRPC_CHID_48",
    "CASMODRPC_CHID_49",
    "CASMODRPC_CHID_50",
    "CASMODRPC_CHID_51",
    "CASMODRPC_CHID_52",
    "CASMODRPC_CHID_53",
    "CASMODRPC_CHID_54",
    "CASMODRPC_CHID_55",
    "CASMODRPC_CHID_56",
    "CASMODRPC_CHID_57",
    "CASMODRPC_CHID_58",
    "CASMODRPC_CHID_59",
    "CASMODRPC_CHID_60",
    "CASMODRPC_CHID_61",
    "CASMODRPC_CHID_62",
    "CASMODRPC_CHID_63",
    "CASOTPC_CHID_0",
    "CASOTPC_CHID_1",
    "CASOTPC_CHID_2",
    "CASOTPC_CHID_3",
    "CASOTPC_CHID_4",
    "CASOTPC_CHID_5",
    "CASOTPC_CHID_6",
    "CASOTPC_CHID_7",
    "CASOTPC_CHID_8",
    "CASOTPC_CHID_9",
    "CASOTPC_CHID_10",
    "CASOTPC_CHID_11",
    "CASOTPC_CHID_12",
    "CASOTPC_CHID_13",
    "CASOTPC_CHID_14",
    "CASOTPC_CHID_15",
    "CASOTPC_CHID_16",
    "CASOTPC_CHID_17",
    "CASOTPC_CHID_18",
    "CASOTPC_CHID_19",
    "CASOTPC_CHID_20",
    "CASOTPC_CHID_21",
    "CASOTPC_CHID_22",
    "CASOTPC_CHID_23",
    "CASOTPC_CHID_24",
    "CASOTPC_CHID_25",
    "CASOTPC_CHID_26",
    "CASOTPC_CHID_27",
    "CASOTPC_CHID_28",
    "CASOTPC_CHID_29",
    "CASOTPC_CHID_30",
    "CASOTPC_CHID_31",
    "CASOTPC_CHID_32",
    "CASOTPC_CHID_33",
    "CASOTPC_CHID_34",
    "CASOTPC_CHID_35",
    "CASOTPC_CHID_36",
    "CASOTPC_CHID_37",
    "CASOTPC_CHID_38",
    "CASOTPC_CHID_39",
    "CASOTPC_CHID_40",
    "CASOTPC_CHID_41",
    "CASOTPC_CHID_42",
    "CASOTPC_CHID_43",
    "CASOTPC_CHID_44",
    "CASOTPC_CHID_45",
    "CASOTPC_CHID_46",
    "CASOTPC_CHID_47",
    "CASOTPC_CHID_48",
    "CASOTPC_CHID_49",
    "CASOTPC_CHID_50",
    "CASOTPC_CHID_51",
    "CASOTPC_CHID_52",
    "CASOTPC_CHID_53",
    "CASOTPC_CHID_54",
    "CASOTPC_CHID_55",
    "CASOTPC_CHID_56",
    "CASOTPC_CHID_57",
    "CASOTPC_CHID_58",
    "CASOTPC_CHID_59",
    "CASOTPC_CHID_60",
    "CASOTPC_CHID_61",
    "CASOTPC_CHID_62",
    "CASOTPC_CHID_63",
    "CASREPL1_CID_0",
    "CASREPL1_CID_1",
    "CASREPL1_CID_2",
    "CASREPL1_CID_3",
    "CASREPL1_CID_4",
    "CASREPL1_CID_5",
    "CASREPL1_CID_6",
    "CASREPL1_CID_7",
    "CASREPL1_CID_8",
    "CASREPL1_CID_9",
    "CASREPL1_CID_10",
    "CASREPL1_CID_11",
    "CASREPL1_CID_12",
    "CASREPL1_CID_13",
    "CASREPL1_CID_14",
    "CASREPL1_CID_15",
    "CASREPL2_CID_0",
    "CASREPL2_CID_1",
    "CASREPL2_CID_2",
    "CASREPL2_CID_3",
    "CASREPL2_CID_4",
    "CASREPL2_CID_5",
    "CASREPL2_CID_6",
    "CASREPL2_CID_7",
    "CASREPL2_CID_8",
    "CASREPL2_CID_9",
    "CASREPL2_CID_10",
    "CASREPL2_CID_11",
    "CASREPL2_CID_12",
    "CASREPL2_CID_13",
    "CASREPL2_CID_14",
    "CASREPL2_CID_15",
    "CASSTAT_CHID_0",
    "CASSTAT_CHID_1",
    "CASSTAT_CHID_2",
    "CASSTAT_CHID_3",
    "CASSTAT_CHID_4",
    "CASSTAT_CHID_5",
    "CASSTAT_CHID_6",
    "CASSTAT_CHID_7",
    "CASSTAT_CHID_8",
    "CASSTAT_CHID_9",
    "CASSTAT_CHID_10",
    "CASSTAT_CHID_11",
    "CASSTAT_CHID_12",
    "CASSTAT_CHID_13",
    "CASSTAT_CHID_14",
    "CASSTAT_CHID_15",
    "CASSTAT_CHID_16",
    "CASSTAT_CHID_17",
    "CASSTAT_CHID_18",
    "CASSTAT_CHID_19",
    "CASSTAT_CHID_20",
    "CASSTAT_CHID_21",
    "CASSTAT_CHID_22",
    "CASSTAT_CHID_23",
    "CASSTAT_CHID_24",
    "CASSTAT_CHID_25",
    "CASSTAT_CHID_26",
    "CASSTAT_CHID_27",
    "CASSTAT_CHID_28",
    "CASSTAT_CHID_29",
    "CASSTAT_CHID_30",
    "CASSTAT_CHID_31",
    "CASSTAT_CHID_32",
    "CASSTAT_CHID_33",
    "CASSTAT_CHID_34",
    "CASSTAT_CHID_35",
    "CASSTAT_CHID_36",
    "CASSTAT_CHID_37",
    "CASSTAT_CHID_38",
    "CASSTAT_CHID_39",
    "CASSTAT_CHID_40",
    "CASSTAT_CHID_41",
    "CASSTAT_CHID_42",
    "CASSTAT_CHID_43",
    "CASSTAT_CHID_44",
    "CASSTAT_CHID_45",
    "CASSTAT_CHID_46",
    "CASSTAT_CHID_47",
    "CASSTAT_CHID_48",
    "CASSTAT_CHID_49",
    "CASSTAT_CHID_50",
    "CASSTAT_CHID_51",
    "CASSTAT_CHID_52",
    "CASSTAT_CHID_53",
    "CASSTAT_CHID_54",
    "CASSTAT_CHID_55",
    "CASSTAT_CHID_56",
    "CASSTAT_CHID_57",
    "CASSTAT_CHID_58",
    "CASSTAT_CHID_59",
    "CASSTAT_CHID_60",
    "CASSTAT_CHID_61",
    "CASSTAT_CHID_62",
    "CASSTAT_CHID_63",
    "CBL_ATTRIBUTE",
    "CBPCELLCRCERRPTR",
    "CBPCELLERRPTR",
    "CBPCELLHDRMEMDEBUG",
    "CBPCELLHDRPARITYERRPTR",
    "CBPDATAMEM0DEBUG",
    "CBPDATAMEM10DEBUG",
    "CBPDATAMEM11DEBUG",
    "CBPDATAMEM12DEBUG",
    "CBPDATAMEM13DEBUG",
    "CBPDATAMEM14DEBUG",
    "CBPDATAMEM15DEBUG",
    "CBPDATAMEM1DEBUG",
    "CBPDATAMEM2DEBUG",
    "CBPDATAMEM3DEBUG",
    "CBPDATAMEM4DEBUG",
    "CBPDATAMEM5DEBUG",
    "CBPDATAMEM6DEBUG",
    "CBPDATAMEM7DEBUG",
    "CBPDATAMEM8DEBUG",
    "CBPDATAMEM9DEBUG",
    "CBPDATAMEMDEBUG",
    "CBPMEMDEBUG",
    "CBPPKTHDR0LMEMDEBUG",
    "CBPPKTHDR0MEMDEBUG",
    "CBPPKTHDR0UMEMDEBUG",
    "CBPPKTHDR1MEMDEBUG",
    "CBPPKTHDR2MEMDEBUG",
    "CBPPKTHDRCPUMEMDEBUG",
    "CBPPKTHDRMEM0DEBUG",
    "CBPPKTHDRMEM1DEBUG",
    "CBPPKTHDRMEM2DEBUG",
    "CBPPKTHDRMEMEXTDEBUG",
    "CBPPKTHDRPARITYERRPTR",
    "CBPPOWERDOWN00",
    "CBPPOWERDOWN01",
    "CBPPOWERDOWN02",
    "CBPPOWERDOWN10",
    "CBPPOWERDOWN11",
    "CBPPOWERDOWN12",
    "CBPPOWERDOWN20",
    "CBPPOWERDOWN21",
    "CBPPOWERDOWN22",
    "CBPPOWERDOWN30",
    "CBPPOWERDOWN31",
    "CBPPOWERDOWN32",
    "CCM_COPYTO_CPU_CONTROL",
    "CCM_INTERRUPT_CONTROL",
    "CCM_READ_CONTROL",
    "CCPE_MEMDEBUG",
    "CCPFIFO_STS",
    "CCPI_MEMDEBUG",
    "CCPMEMDEBUG",
    "CCPPARITYERRORPTR",
    "CCP_ERROR",
    "CCP_ERROR_MASK",
    "CCP_FIFO_MEMDEBUG",
    "CCP_MEM_DEBUG",
    "CCP_STS",
    "CCS_CAPTURED_CELL",
    "CCS_CAPTURED_CELL_VALID",
    "CCS_CAPTURE_FIFO_DISCARD_CNT",
    "CCS_CAPTURE_FILTER_CELL_0",
    "CCS_CAPTURE_FILTER_CELL_1",
    "CCS_CAPTURE_FILTER_MASK_0",
    "CCS_CAPTURE_FILTER_MASK_1",
    "CCS_CAPTURE_HIT_CNT",
    "CCS_CCS_CONFIGURATIONS",
    "CCS_CDMA_LP_CELLS_DISCARD_CNT",
    "CCS_CDMB_LP_CELLS_DISCARD_CNT",
    "CCS_CDM_OVERFLOW_FIFO_NUMBER",
    "CCS_CPU_SOURCE_CELL_TRIGGER",
    "CCS_CPU_SRC_CELL_DATA",
    "CCS_CREDIT_CELLS_CNT",
    "CCS_CRP_FIFO_WATER_MARK",
    "CCS_CRP_PARITY_ERR_CNT",
    "CCS_CRP_UNREACHABLE_CELL_DATA",
    "CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNT",
    "CCS_DEBUG_CONFIGURATIONS",
    "CCS_ECC_1B_ERR_CNT",
    "CCS_ECC_2B_ERR_CNT",
    "CCS_ECC_ERR_MONITOR_MEM_MASK",
    "CCS_ERROR_INITIATION_DATA",
    "CCS_FLOW_STATUS_CELLS_CNT",
    "CCS_GTIMER_CONFIGURATION",
    "CCS_GTIMER_TRIGGER",
    "CCS_INITIATE_CELL_PARITY_ERROR",
    "CCS_INITIATE_ECC_ERROR",
    "CCS_INTERRUPT_MASK_REGISTER",
    "CCS_INTERRUPT_REGISTER",
    "CCS_MID_FIFOS_LP_WATER_MARK",
    "CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARK",
    "CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARK",
    "CCS_REACHABILITY_CELLS_CNT",
    "CCS_REG_0050",
    "CCS_REG_0051",
    "CCS_REG_0052",
    "CCS_REG_0054",
    "CCS_REG_0055",
    "CCS_REG_0058",
    "CCS_REG_0062",
    "CCS_REG_0066",
    "CCS_REG_0080",
    "CCS_REG_0086",
    "CCS_REG_0118",
    "CCS_REG_0124",
    "CCS_REG_0125",
    "CCS_REG_0126",
    "CCS_REG_005A",
    "CCS_REG_005B",
    "CCS_REG_007A",
    "CCS_REG_007B",
    "CCS_REG_007C",
    "CCS_REG_01F5",
    "CCS_REG_01F6",
    "CCS_REG_01F7",
    "CCS_REG_01F8",
    "CCS_REG_01FA",
    "CCS_REG_01FB",
    "CCS_REG_01FC",
    "CCS_REG_01FD",
    "CCS_REG_01FE",
    "CCS_SELF_ROUTED_CELLS_CNT",
    "CCS_SOURCE_ROUTED_CELLS_CNT",
    "CCS_SPARE_REGISTER_3",
    "CCS_TOTAL_CELLS_CNT",
    "CCS_UNREACHABLE_DESTINATION_CELLS_CNT",
    "CCS_VSC_256_LINK_BITMAP_REGISTER",
    "CELLCHKMEMDEBUG",
    "CELLCHK_POWERDOWN_S0",
    "CELLCHK_POWERDOWN_S1",
    "CELLCHK_POWERDOWN_S2",
    "CELLDROPCOUNTER0",
    "CELLDROPCOUNTER1",
    "CELLLINKEMEMDEBUG",
    "CELLLINKIMEMDEBUG",
    "CELLLINKMEMDEBUG",
    "CELL_ASM_0_CONTROL",
    "CELL_ASM_CUT_THRU_THRESHOLD",
    "CELL_BUFFER0_ECC_STATUS",
    "CELL_BUFFER1_ECC_STATUS",
    "CELL_BUFFER2_ECC_STATUS",
    "CELL_BUFFER3_ECC_STATUS",
    "CELL_BUFFER_PTR_STATUS",
    "CELL_CHK_MEM_DEBUG",
    "CELL_DATA_MEM_DEBUG",
    "CELL_HDR_MEM_DEBUG",
    "CELL_LINK_MEM_DEBUG_TM",
    "CELL_RESET_LIMIT_OFFSET_SP",
    "CELL_SPAP_RED_OFFSET_SP",
    "CELL_SPAP_YELLOW_OFFSET_SP",
    "CFAPBANK0STATUS",
    "CFAPBANK10STATUS",
    "CFAPBANK11STATUS",
    "CFAPBANK12STATUS",
    "CFAPBANK13STATUS",
    "CFAPBANK14STATUS",
    "CFAPBANK15STATUS",
    "CFAPBANK1STATUS",
    "CFAPBANK2STATUS",
    "CFAPBANK3STATUS",
    "CFAPBANK4STATUS",
    "CFAPBANK5STATUS",
    "CFAPBANK6STATUS",
    "CFAPBANK7STATUS",
    "CFAPBANK8STATUS",
    "CFAPBANK9STATUS",
    "CFAPBANKFULL",
    "CFAPBANKPARITYERROR",
    "CFAPBANKSTATUS",
    "CFAPBSTSTAT",
    "CFAPBSTTHRS",
    "CFAPCONFIG",
    "CFAPDEBUGSCR0",
    "CFAPDEBUGSCR1",
    "CFAPDEBUGSCR2",
    "CFAPECONFIG",
    "CFAPEFULLRESETPOINT",
    "CFAPEFULLSETPOINT",
    "CFAPEINIT",
    "CFAPELOWWATERMARK",
    "CFAPEMEMDEBUG_BITMAP",
    "CFAPEMEMDEBUG_STACK",
    "CFAPEOTPCONFIG",
    "CFAPEREADPOINTER",
    "CFAPESTACKSTATUS",
    "CFAPE_BITMAP_ECC_STATUS",
    "CFAPE_ECC_DEBUG",
    "CFAPE_ECC_ERROR",
    "CFAPE_ERROR_MASK",
    "CFAPE_POOL_CONG_DETECT_THRESH_0",
    "CFAPE_POOL_CONG_DETECT_THRESH_1",
    "CFAPE_POOL_CONG_DETECT_THRESH_2",
    "CFAPE_STACK_ECC_STATUS",
    "CFAPFULLTHRESHOLD",
    "CFAPFULLTHRESHOLD0",
    "CFAPFULLTHRESHOLD1",
    "CFAPFULLTHRESHOLDRESET",
    "CFAPFULLTHRESHOLDSET",
    "CFAPICONFIG",
    "CFAPIFULLRESETPOINT",
    "CFAPIFULLSETPOINT",
    "CFAPIINIT",
    "CFAPILOWWATERMARK",
    "CFAPIMEMDEBUG_BITMAP",
    "CFAPIMEMDEBUG_STACK",
    "CFAPINIT",
    "CFAPIOTPCONFIG",
    "CFAPIREADPOINTER",
    "CFAPISTACKSTATUS",
    "CFAPI_BITMAP_ECC_STATUS",
    "CFAPI_ECC_DEBUG",
    "CFAPI_ECC_ERROR",
    "CFAPI_ERROR_MASK",
    "CFAPI_STACK_ECC_STATUS",
    "CFAPMEMDEBUG",
    "CFAPOTPCONFIG",
    "CFAPPARITYERRORPTR",
    "CFAPREADPOINTER",
    "CFAP_ARBITER_CONTROL",
    "CFAP_ARBITER_MASK",
    "CFAP_ARBITER_RANDOM_SEED",
    "CFAP_ARBITER_RANKER",
    "CFAP_DEBUG_CFG0",
    "CFAP_DEBUG_CFG1",
    "CFAP_DEBUG_SCR0",
    "CFAP_DEBUG_SCR1",
    "CFAP_DEBUG_SCR2",
    "CFAP_DROP_PKT_CNT",
    "CFAP_ECC_1B_COUNTER",
    "CFAP_ECC_2B_COUNTER",
    "CFAP_ERROR",
    "CFAP_ERROR_MASK",
    "CFAP_FULL_BP_STATUS",
    "CFAP_MEM_DEBUG",
    "CFAP_STACK_WATERMARK",
    "CFCENABLERS",
    "CFCFLOWCONTROL",
    "CFC_CAT_2_TC_MAP_HCFC_ENA",
    "CFC_CAT_2_TC_MAP_NIF_ENA",
    "CFC_CFC_ENABLERS",
    "CFC_CMIC_RX_FC_CFG",
    "CFC_CMIC_RX_FC_STATUS",
    "CFC_CMIC_TX_FC",
    "CFC_CMIC_TX_FC_STATUS",
    "CFC_EGQ_CNM_LLFC_STATUS",
    "CFC_EGQ_CNM_PFC_STATUS",
    "CFC_EGQ_FC_STATUS",
    "CFC_EGQ_IF_FC_STATUS",
    "CFC_EGQ_PFC_STATUS",
    "CFC_EGQ_STATUS_SEL",
    "CFC_ERROR_INITIATION_DATA",
    "CFC_FRC_EGQ_PFC",
    "CFC_FRC_NIF_FAST_LLFC",
    "CFC_FRC_NIF_LNK_FC",
    "CFC_FRC_NIF_PFC",
    "CFC_FRC_SCH_FC",
    "CFC_FRC_SCH_IF_FC",
    "CFC_FRC_SCH_PFC",
    "CFC_GLB_RSC_TO_HCFC_HP_MAP",
    "CFC_GLB_RSC_TO_HCFC_LP_MAP",
    "CFC_GLB_RSC_TO_RCL_PFC_HP_MAP",
    "CFC_GLB_RSC_TO_RCL_PFC_LP_MAP",
    "CFC_GTIMER_CONFIGURATION",
    "CFC_GTIMER_TRIGGER",
    "CFC_HCFC_OOB_0_CHANNEL_BASE_CFG",
    "CFC_HCFC_OOB_0_MESSAGE_CFG",
    "CFC_HCFC_OOB_1_CHANNEL_BASE_CFG",
    "CFC_HCFC_OOB_1_MESSAGE_CFG",
    "CFC_HCFC_OOB_RX_0_CRC_ERR_CTR",
    "CFC_HCFC_OOB_RX_0_WD_PERIOD_CFG",
    "CFC_HCFC_OOB_RX_1_CRC_ERR_CTR",
    "CFC_HCFC_OOB_RX_1_WD_PERIOD_CFG",
    "CFC_HCFC_OOB_RX_ERR_CFG",
    "CFC_HCFC_OOB_RX_HEADER_CHECK_DISABLE",
    "CFC_HCFC_OOB_RX_WD_EN_CFG",
    "CFC_HCFC_OOB_RX_WD_ERR_STATUS",
    "CFC_HCFC_OOB_TX_0_GENERAL_CFG",
    "CFC_HCFC_OOB_TX_1_GENERAL_CFG",
    "CFC_ILKN_0_MUB_TX_CAL",
    "CFC_ILKN_0_OOB_RX_CRC_ERR_CNT",
    "CFC_ILKN_0_OOB_RX_LANES_STATUS",
    "CFC_ILKN_1_MUB_TX_CAL",
    "CFC_ILKN_1_OOB_RX_CRC_ERR_CNT",
    "CFC_ILKN_1_OOB_RX_LANES_STATUS",
    "CFC_ILKN_MUB_ENABLE",
    "CFC_ILKN_OOB_POLARITY_CFG",
    "CFC_ILKN_OOB_RX_RT_CAL_CFG",
    "CFC_ILKN_OOB_TX_FRC",
    "CFC_ILKN_OOB_TX_MASK_CFG",
    "CFC_ILKN_OOB_TX_RT_CAL_CFG",
    "CFC_ILKN_RETRANSMIT_REQ_TIMERS",
    "CFC_ILKN_RETRANSMIT_REQ_TIMERS_EXT",
    "CFC_ILKN_RX_0_FC_STATUS",
    "CFC_ILKN_RX_1_FC_STATUS",
    "CFC_ILKN_RX_CONFIGURATION",
    "CFC_ILKN_TX_CONFIGURATION",
    "CFC_INDIRECTCOMMAND",
    "CFC_INDIRECTCOMMANDADDRESS",
    "CFC_INDIRECTCOMMANDDATAINCREMENT",
    "CFC_INDIRECTCOMMANDRDDATA",
    "CFC_INDIRECTCOMMANDWRDATA",
    "CFC_INDIRECT_COMMAND",
    "CFC_INDIRECT_COMMAND_ADDRESS",
    "CFC_INDIRECT_COMMAND_DATA_INCREMENT",
    "CFC_INDIRECT_COMMAND_RD_DATA",
    "CFC_INDIRECT_COMMAND_WR_DATA",
    "CFC_INDIRECT_WR_MASK",
    "CFC_INITIATE_PAR_ERR",
    "CFC_INTERRUPTMASKREGISTER",
    "CFC_INTERRUPTREGISTER",
    "CFC_INTERRUPT_MASK_REGISTER",
    "CFC_INTERRUPT_REGISTER",
    "CFC_INTERRUPT_REGISTER_TEST",
    "CFC_IQM_GLBL_FC_STATUS",
    "CFC_IQM_VSQ_FC_STATUS_SEL",
    "CFC_IQM_VSQ_GRPS_ABCD_FC_STATUS",
    "CFC_IQM_VSQ_LLFC_STATUS",
    "CFC_IQM_VSQ_PFC_STATUS",
    "CFC_LP_GLB_RSC_TO_NIF_PFC_MAP",
    "CFC_NIF_AF_FC_STATUS",
    "CFC_NIF_MUB_STATUS",
    "CFC_NIF_PFC_STATUS",
    "CFC_NIF_PFC_STATUS_SEL",
    "CFC_NIF_RT_STATUS",
    "CFC_OOB_PAD_CONFIGURATION",
    "CFC_OOB_RX_ERR",
    "CFC_PARITY_ERR_CNT",
    "CFC_PARITY_ERR_MONITOR_MEM_MASK",
    "CFC_PFC_GENERIC_BITMAP_0",
    "CFC_PFC_GENERIC_BITMAP_1",
    "CFC_PFC_GENERIC_BITMAP_2",
    "CFC_PFC_GENERIC_BITMAP_3",
    "CFC_PFC_GENERIC_BITMAP_4",
    "CFC_PFC_GENERIC_BITMAP_5",
    "CFC_PFC_GENERIC_BITMAP_6",
    "CFC_PFC_GENERIC_BITMAP_7",
    "CFC_PFC_GENERIC_BITMAP_8",
    "CFC_PFC_GENERIC_BITMAP_9",
    "CFC_PFC_GENERIC_BITMAP_10",
    "CFC_PFC_GENERIC_BITMAP_11",
    "CFC_PFC_GENERIC_BITMAP_12",
    "CFC_PFC_GENERIC_BITMAP_13",
    "CFC_PFC_GENERIC_BITMAP_14",
    "CFC_PFC_GENERIC_BITMAP_15",
    "CFC_REG_0085",
    "CFC_REG_0086",
    "CFC_REG_0087",
    "CFC_REG_0090",
    "CFC_REG_0091",
    "CFC_REG_0092",
    "CFC_REG_0093",
    "CFC_REG_0284",
    "CFC_REG_00A6",
    "CFC_REG_00CF",
    "CFC_SPI_OOB_CONFIGURATION",
    "CFC_SPI_OOB_RX_0_ERROR_COUNTER",
    "CFC_SPI_OOB_RX_0_GEN_PFC_STATUS",
    "CFC_SPI_OOB_RX_0_LLFC_STATUS",
    "CFC_SPI_OOB_RX_0_PFC_STATUS",
    "CFC_SPI_OOB_RX_1_ERROR_COUNTER",
    "CFC_SPI_OOB_RX_1_GEN_PFC_STATUS",
    "CFC_SPI_OOB_RX_1_LLFC_STATUS",
    "CFC_SPI_OOB_RX_1_PFC_STATUS",
    "CFC_SPI_OOB_RX_CONFIGURATION_0",
    "CFC_SPI_OOB_RX_CONFIGURATION_1",
    "CFC_SPI_OOB_RX_ERR_CFG",
    "CFC_SPI_OOB_RX_PFC_SEL",
    "CFC_SPI_OOB_RX_WD_EN_CFG",
    "CFC_SPI_OOB_RX_WD_PERIOD_CFG",
    "CFC_SPI_OOB_TX_CONFIGURATION",
    "CFGBYTECNT",
    "CFGBYTECNTSRCSEL",
    "CFGEVENTCNT",
    "CFGEVENTCNTSEL",
    "CFG_RAM_CONTROL",
    "CFG_RAM_DBGCTRL",
    "CFG_SER_CONTROL",
    "CGM_CGM_DB_TH_SP_OR_SHARED",
    "CGM_CGM_DISABLE_DISCARDS_TO_PQP",
    "CGM_CGM_DISABLE_DISCARDS_TO_RQP",
    "CGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCES",
    "CGM_CGM_DROP_CTR_PKT_OR_DB",
    "CGM_CGM_GENERAL_DB_TH",
    "CGM_CGM_GENERAL_FC_TH",
    "CGM_CGM_GENERAL_PD_TH",
    "CGM_CGM_MAP_IF_2_TH",
    "CGM_CGM_MAP_TC_TO_SP",
    "CGM_CGM_MAX_VALUES_DISABLE_UPDATE",
    "CGM_CGM_MC_DB_DROPPED_CNT_VALUE",
    "CGM_CGM_MC_DB_SP_TC_TH",
    "CGM_CGM_MC_DB_TC_FC_TH",
    "CGM_CGM_MC_INTERFACE_MAP_TH",
    "CGM_CGM_MC_INTERFACE_PD_TH",
    "CGM_CGM_MC_PD_SP_TC_TH",
    "CGM_CGM_MC_PD_TC_FC_TH",
    "CGM_CGM_MC_REP_DB_DROPPED_CNT_VALUE",
    "CGM_CGM_MC_REP_PD_DROPPED_CNT_VALUE",
    "CGM_CGM_MC_RSVD_DB_SP_TH",
    "CGM_CGM_MC_RSVD_MAX_VAL",
    "CGM_CGM_PD_TH_SP_OR_SHARED",
    "CGM_CGM_UC_DB_DROPPED_BY_PQP_CNT_VALUE",
    "CGM_CGM_UC_DB_DROPPED_BY_RQP_CNT_VALUE",
    "CGM_CGM_UC_PD_DROPPED_CNT_VALUE",
    "CGM_CGM_UC_PD_INTERFACE_FC_TH",
    "CGM_CGM_UC_SIZE_256_INTERFACE_FC_TH",
    "CGM_MC_DB_CNT",
    "CGM_MC_DB_CNT_MAX_VALUE",
    "CGM_MC_DB_SP_0_CNT",
    "CGM_MC_DB_SP_0_CNT_MAX_VALUE",
    "CGM_MC_DB_SP_1_CNT",
    "CGM_MC_DB_SP_1_CNT_MAX_VALUE",
    "CGM_MC_DB_SP_TC_CNT",
    "CGM_MC_DB_SP_TC_CNT_MAX_VALUE",
    "CGM_MC_PD_CNT",
    "CGM_MC_PD_CNT_MAX_VALUE",
    "CGM_MC_PD_IF_CNT",
    "CGM_MC_PD_IF_CNT_MAX_VALUE",
    "CGM_MC_PD_SP_0_CNT",
    "CGM_MC_PD_SP_0_CNT_MAX_VALUE",
    "CGM_MC_PD_SP_1_CNT",
    "CGM_MC_PD_SP_1_CNT_MAX_VALUE",
    "CGM_MC_PD_SP_TC_CNT",
    "CGM_MC_PD_SP_TC_CNT_MAX_VALUE",
    "CGM_MC_RSVD_DB_SP_0_CNT",
    "CGM_MC_RSVD_DB_SP_1_CNT",
    "CGM_MC_RSVD_PD_SP_0_CNT",
    "CGM_MC_RSVD_PD_SP_1_CNT",
    "CGM_MC_SIZE_256_IF_CNT",
    "CGM_MC_SIZE_256_IF_CNT_MAX_VALUE",
    "CGM_PQP_DISCARD_REASONS",
    "CGM_REG_0202",
    "CGM_RQP_DISCARD_REASONS",
    "CGM_SBUS_BROADCAST_ID",
    "CGM_SBUS_LAST_IN_CHAIN",
    "CGM_TOTAL_DB_CNT",
    "CGM_TOTAL_DB_CNT_MAX_VALUE",
    "CGM_TOTAL_PD_CNT",
    "CGM_TOTAL_PD_CNT_MAX_VALUE",
    "CGM_UC_DB_CNT",
    "CGM_UC_DB_CNT_MAX_VALUE",
    "CGM_UC_PD_CNT",
    "CGM_UC_PD_CNT_MAX_VALUE",
    "CGM_UC_PD_IF_CNT",
    "CGM_UC_PD_IF_CNT_MAX_VALUE",
    "CGM_UC_SIZE_256_IF_CNT",
    "CGM_UC_SIZE_256_IF_CNT_MAX_VALUE",
    "CHANNEL_MASK_A_HI",
    "CHANNEL_MASK_A_LO",
    "CHANNEL_MASK_B_HI",
    "CHANNEL_MASK_B_LO",
    "CHECKBWTOOFP",
    "CHECKBWTOPACKETDESCRIPTOR",
    "CHFC2PFC_STATE",
    "CHFC_TC2PRI_TBL_ECC_CONFIG",
    "CHFC_TC2PRI_TBL_ECC_ERR1",
    "CHFC_TC2PRI_TBL_ECC_ERR2",
    "CHFC_TC2PRI_TBL_ECC_ERR1_CNT",
    "CHIPCOMMONA_CAPABILITIESEXTENSION",
    "CHIPCOMMONA_CHIPCTRL",
    "CHIPCOMMONA_CHIPID",
    "CHIPCOMMONA_CHIPSTATUS",
    "CHIPCOMMONA_CLKDIV",
    "CHIPCOMMONA_CLKDIV2",
    "CHIPCOMMONA_CLOCKCTLSTATUS",
    "CHIPCOMMONA_CORECAPABILITIES",
    "CHIPCOMMONA_CORECTRL",
    "CHIPCOMMONA_EROM_PTR_OFFSET",
    "CHIPCOMMONA_GPIODEBUGSEL",
    "CHIPCOMMONA_GPIOEVENT",
    "CHIPCOMMONA_GPIOEVENTINTMASK",
    "CHIPCOMMONA_GPIOEVENTINTPOLARITY",
    "CHIPCOMMONA_GPIOINPUT",
    "CHIPCOMMONA_GPIOINTMASK",
    "CHIPCOMMONA_GPIOINTPOLARITY",
    "CHIPCOMMONA_GPIOOUT",
    "CHIPCOMMONA_GPIOOUTEN",
    "CHIPCOMMONA_GPIOTIMEROUTMASK",
    "CHIPCOMMONA_GPIOTIMERVAL",
    "CHIPCOMMONA_GSIOADDRESS",
    "CHIPCOMMONA_GSIOCTRL",
    "CHIPCOMMONA_GSIODATA",
    "CHIPCOMMONA_INTMASK",
    "CHIPCOMMONA_INTSTATUS",
    "CHIPCOMMONA_JTAGMASTERCMD",
    "CHIPCOMMONA_JTAGMASTERCTRL",
    "CHIPCOMMONA_JTAGMASTERDATA",
    "CHIPCOMMONA_JTAGMASTERINSTR",
    "CHIPCOMMONA_OTPCTRL",
    "CHIPCOMMONA_OTPCTRL1",
    "CHIPCOMMONA_OTPLAYOUT",
    "CHIPCOMMONA_OTPPROG",
    "CHIPCOMMONA_OTPSTATUS",
    "CHIPCOMMONA_UART0_DLH_IER",
    "CHIPCOMMONA_UART0_IIR_FCR",
    "CHIPCOMMONA_UART0_LCR",
    "CHIPCOMMONA_UART0_LSR",
    "CHIPCOMMONA_UART0_MCR",
    "CHIPCOMMONA_UART0_MSR",
    "CHIPCOMMONA_UART0_RBR_THR_DLL",
    "CHIPCOMMONA_UART0_SCR",
    "CHIPCOMMONA_UART1_DLH_IER",
    "CHIPCOMMONA_UART1_IIR_FCR",
    "CHIPCOMMONA_UART1_LCR",
    "CHIPCOMMONA_UART1_LSR",
    "CHIPCOMMONA_UART1_MCR",
    "CHIPCOMMONA_UART1_MSR",
    "CHIPCOMMONA_UART1_RBR_THR_DLL",
    "CHIPCOMMONA_UART1_SCR",
    "CHIPCOMMONA_WATCHDOGCOUNTER",
    "CHIPCOMMONB_GP_AUX_SEL",
    "CHIPCOMMONB_GP_DATA_IN",
    "CHIPCOMMONB_GP_DATA_OUT",
    "CHIPCOMMONB_GP_INIT_VAL",
    "CHIPCOMMONB_GP_INT_CLR",
    "CHIPCOMMONB_GP_INT_DE",
    "CHIPCOMMONB_GP_INT_EDGE",
    "CHIPCOMMONB_GP_INT_MSK",
    "CHIPCOMMONB_GP_INT_MSTAT",
    "CHIPCOMMONB_GP_INT_STAT",
    "CHIPCOMMONB_GP_INT_TYPE",
    "CHIPCOMMONB_GP_OUT_EN",
    "CHIPCOMMONB_GP_PAD_RES",
    "CHIPCOMMONB_GP_PRB_ENABLE",
    "CHIPCOMMONB_GP_PRB_OE",
    "CHIPCOMMONB_GP_RES_EN",
    "CHIPCOMMONB_GP_TEST_ENABLE",
    "CHIPCOMMONB_GP_TEST_INPUT",
    "CHIPCOMMONB_GP_TEST_OUTPUT",
    "CHIPCOMMONB_MII_MANAGEMENT_COMMAND_DATA",
    "CHIPCOMMONB_MII_MANAGEMENT_CONTROL",
    "CHIPCOMMONB_PKA_CONTROL_STATUS",
    "CHIPCOMMONB_PKA_DATA_INPUT",
    "CHIPCOMMONB_PKA_DATA_OUTPUT",
    "CHIPCOMMONB_PKA_SCA_LFSR_SEED",
    "CHIPCOMMONB_PWMCTL",
    "CHIPCOMMONB_PWM_DUTYHI_COUNT0",
    "CHIPCOMMONB_PWM_DUTYHI_COUNT1",
    "CHIPCOMMONB_PWM_DUTYHI_COUNT2",
    "CHIPCOMMONB_PWM_DUTYHI_COUNT3",
    "CHIPCOMMONB_PWM_PERIOD_COUNT0",
    "CHIPCOMMONB_PWM_PERIOD_COUNT1",
    "CHIPCOMMONB_PWM_PERIOD_COUNT2",
    "CHIPCOMMONB_PWM_PERIOD_COUNT3",
    "CHIPCOMMONB_PWM_PRESCALE",
    "CHIPCOMMONB_RNG_CTRL",
    "CHIPCOMMONB_RNG_DATA",
    "CHIPCOMMONB_RNG_FF_THRES",
    "CHIPCOMMONB_RNG_INT_MASK",
    "CHIPCOMMONB_RNG_STATUS",
    "CHIPCOMMONB_SMBUS1_SMBUS_ADDRESS",
    "CHIPCOMMONB_SMBUS1_SMBUS_BIT_BANG_CONTROL",
    "CHIPCOMMONB_SMBUS1_SMBUS_CONFIG",
    "CHIPCOMMONB_SMBUS1_SMBUS_EVENT_ENABLE",
    "CHIPCOMMONB_SMBUS1_SMBUS_EVENT_STATUS",
    "CHIPCOMMONB_SMBUS1_SMBUS_MASTER_COMMAND",
    "CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_READ",
    "CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_WRITE",
    "CHIPCOMMONB_SMBUS1_SMBUS_MASTER_FIFO_CONTROL",
    "CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_COMMAND",
    "CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_READ",
    "CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_WRITE",
    "CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_FIFO_CONTROL",
    "CHIPCOMMONB_SMBUS1_SMBUS_TIMING_CONFIG",
    "CHIPCOMMONB_SMBUS_ADDRESS",
    "CHIPCOMMONB_SMBUS_BIT_BANG_CONTROL",
    "CHIPCOMMONB_SMBUS_CONFIG",
    "CHIPCOMMONB_SMBUS_EVENT_ENABLE",
    "CHIPCOMMONB_SMBUS_EVENT_STATUS",
    "CHIPCOMMONB_SMBUS_MASTER_COMMAND",
    "CHIPCOMMONB_SMBUS_MASTER_DATA_READ",
    "CHIPCOMMONB_SMBUS_MASTER_DATA_WRITE",
    "CHIPCOMMONB_SMBUS_MASTER_FIFO_CONTROL",
    "CHIPCOMMONB_SMBUS_SLAVE_COMMAND",
    "CHIPCOMMONB_SMBUS_SLAVE_DATA_READ",
    "CHIPCOMMONB_SMBUS_SLAVE_DATA_WRITE",
    "CHIPCOMMONB_SMBUS_SLAVE_FIFO_CONTROL",
    "CHIPCOMMONB_SMBUS_TIMING_CONFIG",
    "CHIPCOMMONB_TIM0_TIM_TIMER1BGLOAD",
    "CHIPCOMMONB_TIM0_TIM_TIMER1CONTROL",
    "CHIPCOMMONB_TIM0_TIM_TIMER1INTCLR",
    "CHIPCOMMONB_TIM0_TIM_TIMER1LOAD",
    "CHIPCOMMONB_TIM0_TIM_TIMER1MIS",
    "CHIPCOMMONB_TIM0_TIM_TIMER1RIS",
    "CHIPCOMMONB_TIM0_TIM_TIMER1VALUE",
    "CHIPCOMMONB_TIM0_TIM_TIMER2BGLOAD",
    "CHIPCOMMONB_TIM0_TIM_TIMER2CONTROL",
    "CHIPCOMMONB_TIM0_TIM_TIMER2INTCLR",
    "CHIPCOMMONB_TIM0_TIM_TIMER2LOAD",
    "CHIPCOMMONB_TIM0_TIM_TIMER2MIS",
    "CHIPCOMMONB_TIM0_TIM_TIMER2RIS",
    "CHIPCOMMONB_TIM0_TIM_TIMER2VALUE",
    "CHIPCOMMONB_TIM0_TIM_TIMERITCR",
    "CHIPCOMMONB_TIM0_TIM_TIMERITOP",
    "CHIPCOMMONB_TIM0_TIM_TIMERPCELLID0",
    "CHIPCOMMONB_TIM0_TIM_TIMERPCELLID1",
    "CHIPCOMMONB_TIM0_TIM_TIMERPCELLID2",
    "CHIPCOMMONB_TIM0_TIM_TIMERPCELLID3",
    "CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID0",
    "CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID1",
    "CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID2",
    "CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID3",
    "CHIPCOMMONB_TIM1_TIM_TIMER1BGLOAD",
    "CHIPCOMMONB_TIM1_TIM_TIMER1CONTROL",
    "CHIPCOMMONB_TIM1_TIM_TIMER1INTCLR",
    "CHIPCOMMONB_TIM1_TIM_TIMER1LOAD",
    "CHIPCOMMONB_TIM1_TIM_TIMER1MIS",
    "CHIPCOMMONB_TIM1_TIM_TIMER1RIS",
    "CHIPCOMMONB_TIM1_TIM_TIMER1VALUE",
    "CHIPCOMMONB_TIM1_TIM_TIMER2BGLOAD",
    "CHIPCOMMONB_TIM1_TIM_TIMER2CONTROL",
    "CHIPCOMMONB_TIM1_TIM_TIMER2INTCLR",
    "CHIPCOMMONB_TIM1_TIM_TIMER2LOAD",
    "CHIPCOMMONB_TIM1_TIM_TIMER2MIS",
    "CHIPCOMMONB_TIM1_TIM_TIMER2RIS",
    "CHIPCOMMONB_TIM1_TIM_TIMER2VALUE",
    "CHIPCOMMONB_TIM1_TIM_TIMERITCR",
    "CHIPCOMMONB_TIM1_TIM_TIMERITOP",
    "CHIPCOMMONB_TIM1_TIM_TIMERPCELLID0",
    "CHIPCOMMONB_TIM1_TIM_TIMERPCELLID1",
    "CHIPCOMMONB_TIM1_TIM_TIMERPCELLID2",
    "CHIPCOMMONB_TIM1_TIM_TIMERPCELLID3",
    "CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID0",
    "CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID1",
    "CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID2",
    "CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID3",
    "CHIPCOMMONB_UART0_CPR",
    "CHIPCOMMONB_UART0_CTR",
    "CHIPCOMMONB_UART0_DLH_IER",
    "CHIPCOMMONB_UART0_DMASA",
    "CHIPCOMMONB_UART0_FAR",
    "CHIPCOMMONB_UART0_HTX",
    "CHIPCOMMONB_UART0_IIR_FCR",
    "CHIPCOMMONB_UART0_LCR",
    "CHIPCOMMONB_UART0_LPDLH",
    "CHIPCOMMONB_UART0_LPDLL",
    "CHIPCOMMONB_UART0_LSR",
    "CHIPCOMMONB_UART0_MCR",
    "CHIPCOMMONB_UART0_MSR",
    "CHIPCOMMONB_UART0_RBR_THR_DLL",
    "CHIPCOMMONB_UART0_RFL",
    "CHIPCOMMONB_UART0_RFW",
    "CHIPCOMMONB_UART0_SBCR",
    "CHIPCOMMONB_UART0_SCR",
    "CHIPCOMMONB_UART0_SDMAM",
    "CHIPCOMMONB_UART0_SFE",
    "CHIPCOMMONB_UART0_SRBR_STHR",
    "CHIPCOMMONB_UART0_SRR",
    "CHIPCOMMONB_UART0_SRT",
    "CHIPCOMMONB_UART0_SRTS",
    "CHIPCOMMONB_UART0_STET",
    "CHIPCOMMONB_UART0_TFL",
    "CHIPCOMMONB_UART0_TFR",
    "CHIPCOMMONB_UART0_UCV",
    "CHIPCOMMONB_UART0_USR",
    "CHIPCOMMONB_WDT_WDOGCONTROL",
    "CHIPCOMMONB_WDT_WDOGINTCLR",
    "CHIPCOMMONB_WDT_WDOGITCR",
    "CHIPCOMMONB_WDT_WDOGITOP",
    "CHIPCOMMONB_WDT_WDOGLOAD",
    "CHIPCOMMONB_WDT_WDOGLOCK",
    "CHIPCOMMONB_WDT_WDOGMIS",
    "CHIPCOMMONB_WDT_WDOGPCELLID0",
    "CHIPCOMMONB_WDT_WDOGPCELLID1",
    "CHIPCOMMONB_WDT_WDOGPCELLID2",
    "CHIPCOMMONB_WDT_WDOGPCELLID3",
    "CHIPCOMMONB_WDT_WDOGPERIPHID0",
    "CHIPCOMMONB_WDT_WDOGPERIPHID1",
    "CHIPCOMMONB_WDT_WDOGPERIPHID2",
    "CHIPCOMMONB_WDT_WDOGPERIPHID3",
    "CHIPCOMMONB_WDT_WDOGRIS",
    "CHIPCOMMONB_WDT_WDOGVALUE",
    "CHIP_CONFIG_ECC_STATUS",
    "CHLBSEL",
    "CH_BASE_EXPECTED",
    "CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG",
    "CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUG",
    "CI0_TX_SB_DEBUG",
    "CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG",
    "CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUG",
    "CI1_TX_SB_DEBUG",
    "CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG",
    "CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUG",
    "CI2_TX_SB_DEBUG",
    "CI3_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG",
    "CI3_TO_EMC_WTAG_RETURN_COUNT_DEBUG",
    "CI3_TX_SB_DEBUG",
    "CI4_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG",
    "CI4_TO_EMC_WTAG_RETURN_COUNT_DEBUG",
    "CI4_TX_SB_DEBUG",
    "CI5_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG",
    "CI5_TO_EMC_WTAG_RETURN_COUNT_DEBUG",
    "CI5_TX_SB_DEBUG",
    "CI6_TX_SB_DEBUG",
    "CI7_TX_SB_DEBUG",
    "CI8_TX_SB_DEBUG",
    "CI9_TX_SB_DEBUG",
    "CI_CONFIG0",
    "CI_CONFIG1",
    "CI_CONFIG2",
    "CI_CONFIG3",
    "CI_CONFIG4",
    "CI_CONFIG5",
    "CI_CONFIG6",
    "CI_CONFIG7",
    "CI_CONFIG8",
    "CI_DDR_AUTOINIT",
    "CI_DDR_BURST",
    "CI_DDR_CALIBRATION",
    "CI_DDR_ITER",
    "CI_DDR_MR0",
    "CI_DDR_MR1",
    "CI_DDR_MR2",
    "CI_DDR_MR3",
    "CI_DDR_PHY_BIST",
    "CI_DDR_PHY_BIST_SEED",
    "CI_DDR_PHY_REG_CTRL",
    "CI_DDR_PHY_REG_DATA",
    "CI_DDR_START",
    "CI_DDR_STEP",
    "CI_DDR_TEST",
    "CI_DDR_TEST_ALT_DATA0",
    "CI_DDR_TEST_ALT_DATA1",
    "CI_DDR_TEST_ALT_DATA2",
    "CI_DDR_TEST_ALT_DATA3",
    "CI_DDR_TEST_ALT_DATA4",
    "CI_DDR_TEST_ALT_DATA5",
    "CI_DDR_TEST_ALT_DATA6",
    "CI_DDR_TEST_ALT_DATA7",
    "CI_DDR_TEST_DATA0",
    "CI_DDR_TEST_DATA1",
    "CI_DDR_TEST_DATA2",
    "CI_DDR_TEST_DATA3",
    "CI_DDR_TEST_DATA4",
    "CI_DDR_TEST_DATA5",
    "CI_DDR_TEST_DATA6",
    "CI_DDR_TEST_DATA7",
    "CI_DDR_TEST_FAILED_DATA0",
    "CI_DDR_TEST_FAILED_DATA1",
    "CI_DDR_TEST_FAILED_DATA2",
    "CI_DDR_TEST_FAILED_DATA3",
    "CI_DDR_TEST_FAILED_DATA4",
    "CI_DDR_TEST_FAILED_DATA5",
    "CI_DDR_TEST_FAILED_DATA6",
    "CI_DDR_TEST_FAILED_DATA7",
    "CI_DEBUG",
    "CI_DEBUG_BANK0_READ",
    "CI_DEBUG_BANK0_WRITE",
    "CI_DEBUG_BANK1_READ",
    "CI_DEBUG_BANK1_WRITE",
    "CI_DEBUG_BANK2_READ",
    "CI_DEBUG_BANK2_WRITE",
    "CI_DEBUG_BANK3_READ",
    "CI_DEBUG_BANK3_WRITE",
    "CI_DEBUG_BANK4_READ",
    "CI_DEBUG_BANK4_WRITE",
    "CI_DEBUG_BANK5_READ",
    "CI_DEBUG_BANK5_WRITE",
    "CI_DEBUG_BANK6_READ",
    "CI_DEBUG_BANK6_WRITE",
    "CI_DEBUG_BANK7_READ",
    "CI_DEBUG_BANK7_WRITE",
    "CI_DEBUG_RD_LINE",
    "CI_DEBUG_RD_LINES",
    "CI_DEBUG_SKID_BUF",
    "CI_DEBUG_TRACE_RB_CONTROL",
    "CI_DEBUG_TRACE_RB_COUNTER",
    "CI_DEBUG_TRACE_RB_FIELD_CAPT0",
    "CI_DEBUG_TRACE_RB_FIELD_CAPT1",
    "CI_DEBUG_TRACE_RB_FIELD_MASK0",
    "CI_DEBUG_TRACE_RB_FIELD_MASK1",
    "CI_DEBUG_TRACE_RB_FIELD_VALUE0",
    "CI_DEBUG_TRACE_RB_FIELD_VALUE1",
    "CI_DEBUG_TRACE_STATUS",
    "CI_DEBUG_TRACE_STATUS_MASK",
    "CI_DEBUG_TRACE_TX_CONTROL",
    "CI_DEBUG_TRACE_TX_COUNTER",
    "CI_DEBUG_TRACE_TX_FIELD_CAPT0",
    "CI_DEBUG_TRACE_TX_FIELD_CAPT1",
    "CI_DEBUG_TRACE_TX_FIELD_MASK0",
    "CI_DEBUG_TRACE_TX_FIELD_MASK1",
    "CI_DEBUG_TRACE_TX_FIELD_VALUE0",
    "CI_DEBUG_TRACE_TX_FIELD_VALUE1",
    "CI_DEBUG_WR_LINE",
    "CI_DEBUG_WR_LINES",
    "CI_ECC_DEBUG",
    "CI_ECC_STATUS",
    "CI_ERROR",
    "CI_ERROR_MASK",
    "CI_FAILED_ADDR",
    "CI_FAILED_DATA0",
    "CI_FAILED_DATA1",
    "CI_FAILED_DATA2",
    "CI_FAILED_DATA3",
    "CI_FAILED_DATA4",
    "CI_FAILED_DATA5",
    "CI_FAILED_DATA6",
    "CI_FAILED_DATA7",
    "CI_MEM_ACC_CTRL",
    "CI_MEM_ACC_DATA0",
    "CI_MEM_ACC_DATA1",
    "CI_MEM_ACC_DATA2",
    "CI_MEM_ACC_DATA3",
    "CI_MEM_ACC_DATA4",
    "CI_MEM_ACC_DATA5",
    "CI_MEM_ACC_DATA6",
    "CI_MEM_ACC_DATA7",
    "CI_MEM_DEBUG",
    "CI_MEM_DEBUG0",
    "CI_MEM_DEBUG1",
    "CI_MR0",
    "CI_MR1",
    "CI_MR2",
    "CI_MR3",
    "CI_MRS_CMD",
    "CI_MR_CMD",
    "CI_PD_ASSIST",
    "CI_PHY_AUX",
    "CI_PHY_CONTROL",
    "CI_PHY_STRAPS0",
    "CI_PHY_STRAPS1",
    "CI_PHY_STRAPS0_RET",
    "CI_PHY_STRAPS1_RET",
    "CI_PRBS_TEST_CTL",
    "CI_PRBS_TEST_ERROR01",
    "CI_PRBS_TEST_ERROR23",
    "CI_PRBS_TEST_FORCE_ERROR01",
    "CI_PRBS_TEST_FORCE_ERROR23",
    "CI_PRBS_TEST_MASK01",
    "CI_PRBS_TEST_MASK23",
    "CI_PRBS_TEST_SEED01",
    "CI_PRBS_TEST_SEED23",
    "CI_RB_RBTAG_SB_DEBUG",
    "CI_RESET",
    "CI_TEST_ALT_DATA0",
    "CI_TEST_ALT_DATA1",
    "CI_TEST_ALT_DATA2",
    "CI_TEST_ALT_DATA3",
    "CI_TEST_ALT_DATA4",
    "CI_TEST_ALT_DATA5",
    "CI_TEST_ALT_DATA6",
    "CI_TEST_ALT_DATA7",
    "CI_TEST_DATA0",
    "CI_TEST_DATA1",
    "CI_TEST_DATA2",
    "CI_TEST_DATA3",
    "CI_TEST_DATA4",
    "CI_TEST_DATA5",
    "CI_TEST_DATA6",
    "CI_TEST_DATA7",
    "CI_TRACE_IF_CI_TM_CAPT_0",
    "CI_TRACE_IF_CI_TM_CAPT_1",
    "CI_TRACE_IF_CI_TM_CAPT_2",
    "CI_TRACE_IF_CI_TM_CONTROL",
    "CI_TRACE_IF_CI_TM_COUNTER",
    "CI_TRACE_IF_CI_TM_FIELD_MASK0",
    "CI_TRACE_IF_CI_TM_FIELD_MASK1",
    "CI_TRACE_IF_CI_TM_FIELD_MASK2",
    "CI_TRACE_IF_CI_TM_FIELD_VALUE0",
    "CI_TRACE_IF_CI_TM_FIELD_VALUE1",
    "CI_TRACE_IF_CI_TM_FIELD_VALUE2",
    "CI_TRACE_IF_STATUS",
    "CI_TRACE_IF_STATUS_MASK",
    "CI_TRACE_IF_TM_RD_CAPT_0",
    "CI_TRACE_IF_TM_RD_CAPT_1",
    "CI_TRACE_IF_TM_RD_CONTROL",
    "CI_TRACE_IF_TM_RD_COUNTER",
    "CI_TRACE_IF_TM_RD_FIELD_MASK0",
    "CI_TRACE_IF_TM_RD_FIELD_MASK1",
    "CI_TRACE_IF_TM_RD_FIELD_VALUE0",
    "CI_TRACE_IF_TM_RD_FIELD_VALUE1",
    "CI_TRACE_IF_TM_WR_CAPT_0",
    "CI_TRACE_IF_TM_WR_CAPT_1",
    "CI_TRACE_IF_TM_WR_CAPT_2",
    "CI_TRACE_IF_TM_WR_CAPT_3",
    "CI_TRACE_IF_TM_WR_CAPT_4",
    "CI_TRACE_IF_TM_WR_CAPT_5",
    "CI_TRACE_IF_TM_WR_CONTROL",
    "CI_TRACE_IF_TM_WR_COUNTER",
    "CI_TRACE_IF_TM_WR_FIELD_MASK0",
    "CI_TRACE_IF_TM_WR_FIELD_MASK1",
    "CI_TRACE_IF_TM_WR_FIELD_MASK2",
    "CI_TRACE_IF_TM_WR_FIELD_MASK3",
    "CI_TRACE_IF_TM_WR_FIELD_MASK4",
    "CI_TRACE_IF_TM_WR_FIELD_MASK5",
    "CI_TRACE_IF_TM_WR_FIELD_VALUE0",
    "CI_TRACE_IF_TM_WR_FIELD_VALUE1",
    "CI_TRACE_IF_TM_WR_FIELD_VALUE2",
    "CI_TRACE_IF_TM_WR_FIELD_VALUE3",
    "CI_TRACE_IF_TM_WR_FIELD_VALUE4",
    "CI_TRACE_IF_TM_WR_FIELD_VALUE5",
    "CI_ZQ_CMD",
    "CLCHPMC1_CHID_0",
    "CLCHPMC1_CHID_1",
    "CLCHPMC1_CHID_2",
    "CLCHPMC1_CHID_3",
    "CLCHPMC1_CHID_4",
    "CLCHPMC1_CHID_5",
    "CLCHPMC1_CHID_6",
    "CLCHPMC1_CHID_7",
    "CLCHPMC1_CHID_8",
    "CLCHPMC1_CHID_9",
    "CLCHPMC1_CHID_10",
    "CLCHPMC1_CHID_11",
    "CLCHPMC1_CHID_12",
    "CLCHPMC1_CHID_13",
    "CLCHPMC1_CHID_14",
    "CLCHPMC1_CHID_15",
    "CLCHPMC1_CHID_16",
    "CLCHPMC1_CHID_17",
    "CLCHPMC1_CHID_18",
    "CLCHPMC1_CHID_19",
    "CLCHPMC1_CHID_20",
    "CLCHPMC1_CHID_21",
    "CLCHPMC1_CHID_22",
    "CLCHPMC1_CHID_23",
    "CLCHPMC1_CHID_24",
    "CLCHPMC1_CHID_25",
    "CLCHPMC1_CHID_26",
    "CLCHPMC1_CHID_27",
    "CLCHPMC1_CHID_28",
    "CLCHPMC1_CHID_29",
    "CLCHPMC1_CHID_30",
    "CLCHPMC1_CHID_31",
    "CLCHPMC1_CHID_32",
    "CLCHPMC1_CHID_33",
    "CLCHPMC1_CHID_34",
    "CLCHPMC1_CHID_35",
    "CLCHPMC1_CHID_36",
    "CLCHPMC1_CHID_37",
    "CLCHPMC1_CHID_38",
    "CLCHPMC1_CHID_39",
    "CLCHPMC1_CHID_40",
    "CLCHPMC1_CHID_41",
    "CLCHPMC1_CHID_42",
    "CLCHPMC1_CHID_43",
    "CLCHPMC1_CHID_44",
    "CLCHPMC1_CHID_45",
    "CLCHPMC1_CHID_46",
    "CLCHPMC1_CHID_47",
    "CLCHPMC1_CHID_48",
    "CLCHPMC1_CHID_49",
    "CLCHPMC1_CHID_50",
    "CLCHPMC1_CHID_51",
    "CLCHPMC1_CHID_52",
    "CLCHPMC1_CHID_53",
    "CLCHPMC1_CHID_54",
    "CLCHPMC1_CHID_55",
    "CLCHPMC1_CHID_56",
    "CLCHPMC1_CHID_57",
    "CLCHPMC1_CHID_58",
    "CLCHPMC1_CHID_59",
    "CLCHPMC1_CHID_60",
    "CLCHPMC1_CHID_61",
    "CLCHPMC1_CHID_62",
    "CLCHPMC1_CHID_63",
    "CLCHPMC2_CHID_0",
    "CLCHPMC2_CHID_1",
    "CLCHPMC2_CHID_2",
    "CLCHPMC2_CHID_3",
    "CLCHPMC2_CHID_4",
    "CLCHPMC2_CHID_5",
    "CLCHPMC2_CHID_6",
    "CLCHPMC2_CHID_7",
    "CLCHPMC2_CHID_8",
    "CLCHPMC2_CHID_9",
    "CLCHPMC2_CHID_10",
    "CLCHPMC2_CHID_11",
    "CLCHPMC2_CHID_12",
    "CLCHPMC2_CHID_13",
    "CLCHPMC2_CHID_14",
    "CLCHPMC2_CHID_15",
    "CLCHPMC2_CHID_16",
    "CLCHPMC2_CHID_17",
    "CLCHPMC2_CHID_18",
    "CLCHPMC2_CHID_19",
    "CLCHPMC2_CHID_20",
    "CLCHPMC2_CHID_21",
    "CLCHPMC2_CHID_22",
    "CLCHPMC2_CHID_23",
    "CLCHPMC2_CHID_24",
    "CLCHPMC2_CHID_25",
    "CLCHPMC2_CHID_26",
    "CLCHPMC2_CHID_27",
    "CLCHPMC2_CHID_28",
    "CLCHPMC2_CHID_29",
    "CLCHPMC2_CHID_30",
    "CLCHPMC2_CHID_31",
    "CLCHPMC2_CHID_32",
    "CLCHPMC2_CHID_33",
    "CLCHPMC2_CHID_34",
    "CLCHPMC2_CHID_35",
    "CLCHPMC2_CHID_36",
    "CLCHPMC2_CHID_37",
    "CLCHPMC2_CHID_38",
    "CLCHPMC2_CHID_39",
    "CLCHPMC2_CHID_40",
    "CLCHPMC2_CHID_41",
    "CLCHPMC2_CHID_42",
    "CLCHPMC2_CHID_43",
    "CLCHPMC2_CHID_44",
    "CLCHPMC2_CHID_45",
    "CLCHPMC2_CHID_46",
    "CLCHPMC2_CHID_47",
    "CLCHPMC2_CHID_48",
    "CLCHPMC2_CHID_49",
    "CLCHPMC2_CHID_50",
    "CLCHPMC2_CHID_51",
    "CLCHPMC2_CHID_52",
    "CLCHPMC2_CHID_53",
    "CLCHPMC2_CHID_54",
    "CLCHPMC2_CHID_55",
    "CLCHPMC2_CHID_56",
    "CLCHPMC2_CHID_57",
    "CLCHPMC2_CHID_58",
    "CLCHPMC2_CHID_59",
    "CLCHPMC2_CHID_60",
    "CLCHPMC2_CHID_61",
    "CLCHPMC2_CHID_62",
    "CLCHPMC2_CHID_63",
    "CLCHPMC3_CHID_0",
    "CLCHPMC3_CHID_1",
    "CLCHPMC3_CHID_2",
    "CLCHPMC3_CHID_3",
    "CLCHPMC3_CHID_4",
    "CLCHPMC3_CHID_5",
    "CLCHPMC3_CHID_6",
    "CLCHPMC3_CHID_7",
    "CLCHPMC3_CHID_8",
    "CLCHPMC3_CHID_9",
    "CLCHPMC3_CHID_10",
    "CLCHPMC3_CHID_11",
    "CLCHPMC3_CHID_12",
    "CLCHPMC3_CHID_13",
    "CLCHPMC3_CHID_14",
    "CLCHPMC3_CHID_15",
    "CLCHPMC3_CHID_16",
    "CLCHPMC3_CHID_17",
    "CLCHPMC3_CHID_18",
    "CLCHPMC3_CHID_19",
    "CLCHPMC3_CHID_20",
    "CLCHPMC3_CHID_21",
    "CLCHPMC3_CHID_22",
    "CLCHPMC3_CHID_23",
    "CLCHPMC3_CHID_24",
    "CLCHPMC3_CHID_25",
    "CLCHPMC3_CHID_26",
    "CLCHPMC3_CHID_27",
    "CLCHPMC3_CHID_28",
    "CLCHPMC3_CHID_29",
    "CLCHPMC3_CHID_30",
    "CLCHPMC3_CHID_31",
    "CLCHPMC3_CHID_32",
    "CLCHPMC3_CHID_33",
    "CLCHPMC3_CHID_34",
    "CLCHPMC3_CHID_35",
    "CLCHPMC3_CHID_36",
    "CLCHPMC3_CHID_37",
    "CLCHPMC3_CHID_38",
    "CLCHPMC3_CHID_39",
    "CLCHPMC3_CHID_40",
    "CLCHPMC3_CHID_41",
    "CLCHPMC3_CHID_42",
    "CLCHPMC3_CHID_43",
    "CLCHPMC3_CHID_44",
    "CLCHPMC3_CHID_45",
    "CLCHPMC3_CHID_46",
    "CLCHPMC3_CHID_47",
    "CLCHPMC3_CHID_48",
    "CLCHPMC3_CHID_49",
    "CLCHPMC3_CHID_50",
    "CLCHPMC3_CHID_51",
    "CLCHPMC3_CHID_52",
    "CLCHPMC3_CHID_53",
    "CLCHPMC3_CHID_54",
    "CLCHPMC3_CHID_55",
    "CLCHPMC3_CHID_56",
    "CLCHPMC3_CHID_57",
    "CLCHPMC3_CHID_58",
    "CLCHPMC3_CHID_59",
    "CLCHPMC3_CHID_60",
    "CLCHPMC3_CHID_61",
    "CLCHPMC3_CHID_62",
    "CLCHPMC3_CHID_63",
    "CLCHPMC4_CHID_0",
    "CLCHPMC4_CHID_1",
    "CLCHPMC4_CHID_2",
    "CLCHPMC4_CHID_3",
    "CLCHPMC4_CHID_4",
    "CLCHPMC4_CHID_5",
    "CLCHPMC4_CHID_6",
    "CLCHPMC4_CHID_7",
    "CLCHPMC4_CHID_8",
    "CLCHPMC4_CHID_9",
    "CLCHPMC4_CHID_10",
    "CLCHPMC4_CHID_11",
    "CLCHPMC4_CHID_12",
    "CLCHPMC4_CHID_13",
    "CLCHPMC4_CHID_14",
    "CLCHPMC4_CHID_15",
    "CLCHPMC4_CHID_16",
    "CLCHPMC4_CHID_17",
    "CLCHPMC4_CHID_18",
    "CLCHPMC4_CHID_19",
    "CLCHPMC4_CHID_20",
    "CLCHPMC4_CHID_21",
    "CLCHPMC4_CHID_22",
    "CLCHPMC4_CHID_23",
    "CLCHPMC4_CHID_24",
    "CLCHPMC4_CHID_25",
    "CLCHPMC4_CHID_26",
    "CLCHPMC4_CHID_27",
    "CLCHPMC4_CHID_28",
    "CLCHPMC4_CHID_29",
    "CLCHPMC4_CHID_30",
    "CLCHPMC4_CHID_31",
    "CLCHPMC4_CHID_32",
    "CLCHPMC4_CHID_33",
    "CLCHPMC4_CHID_34",
    "CLCHPMC4_CHID_35",
    "CLCHPMC4_CHID_36",
    "CLCHPMC4_CHID_37",
    "CLCHPMC4_CHID_38",
    "CLCHPMC4_CHID_39",
    "CLCHPMC4_CHID_40",
    "CLCHPMC4_CHID_41",
    "CLCHPMC4_CHID_42",
    "CLCHPMC4_CHID_43",
    "CLCHPMC4_CHID_44",
    "CLCHPMC4_CHID_45",
    "CLCHPMC4_CHID_46",
    "CLCHPMC4_CHID_47",
    "CLCHPMC4_CHID_48",
    "CLCHPMC4_CHID_49",
    "CLCHPMC4_CHID_50",
    "CLCHPMC4_CHID_51",
    "CLCHPMC4_CHID_52",
    "CLCHPMC4_CHID_53",
    "CLCHPMC4_CHID_54",
    "CLCHPMC4_CHID_55",
    "CLCHPMC4_CHID_56",
    "CLCHPMC4_CHID_57",
    "CLCHPMC4_CHID_58",
    "CLCHPMC4_CHID_59",
    "CLCHPMC4_CHID_60",
    "CLCHPMC4_CHID_61",
    "CLCHPMC4_CHID_62",
    "CLCHPMC4_CHID_63",
    "CLDROPC",
    "CLEARMPLSLABELENCOUNTEREDBIT",
    "CLGPMC1",
    "CLGPMC2",
    "CLGPMC3",
    "CLGPMC4",
    "CLGPMC5",
    "CLGPMC6",
    "CLGPMC7",
    "CLGPMC8",
    "CLINK_ERROR",
    "CLINK_ERROR_MASK",
    "CLKACT",
    "CLP_CMAC_CLEAR_ECC_STATUS",
    "CLP_CMAC_CLEAR_FIFO_STATUS",
    "CLP_CMAC_CLEAR_RX_LSS_STATUS",
    "CLP_CMAC_CTRL",
    "CLP_CMAC_ECC_CTRL",
    "CLP_CMAC_ECC_STATUS",
    "CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMER",
    "CLP_CMAC_EEE_CTRL",
    "CLP_CMAC_EEE_TIMERS",
    "CLP_CMAC_FIFO_STATUS",
    "CLP_CMAC_LLFC_CTRL",
    "CLP_CMAC_MODE",
    "CLP_CMAC_PAUSE_CTRL",
    "CLP_CMAC_PFC_CTRL",
    "CLP_CMAC_PFC_DA",
    "CLP_CMAC_PFC_OPCODE",
    "CLP_CMAC_PFC_TYPE",
    "CLP_CMAC_RX_CTRL",
    "CLP_CMAC_RX_LLFC_MSG_FIELDS",
    "CLP_CMAC_RX_LSS_CTRL",
    "CLP_CMAC_RX_LSS_STATUS",
    "CLP_CMAC_RX_MAC_SA",
    "CLP_CMAC_RX_MAX_SIZE",
    "CLP_CMAC_RX_VLAN_TAG",
    "CLP_CMAC_TIMESTAMP_ADJUST",
    "CLP_CMAC_TX_CTRL",
    "CLP_CMAC_TX_FIFO_CREDITS",
    "CLP_CMAC_TX_LLFC_MSG_FIELDS",
    "CLP_CMAC_TX_MAC_SA",
    "CLP_CMAC_TX_TIMESTAMP_FIFO_DATA",
    "CLP_CMAC_TX_TIMESTAMP_FIFO_STATUS",
    "CLP_CMAC_VERSION_ID",
    "CLP_PORT_CMAC_MODE",
    "CLP_REG_040200",
    "CLP_REG_040300",
    "CLP_REG_041500",
    "CLP_REG_060200",
    "CLP_REG_060300",
    "CLP_REG_061500",
    "CLP_REG_062000",
    "CLP_REG_062200",
    "CLP_REG_062500",
    "CLP_REG_041F00",
    "CLP_REG_061E00",
    "CLP_REG_061F00",
    "CLP_XMAC_CLEAR_FIFO_STATUS",
    "CLP_XMAC_CLEAR_RX_LSS_STATUS",
    "CLP_XMAC_CTRL",
    "CLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMER",
    "CLP_XMAC_EEE_CTRL",
    "CLP_XMAC_EEE_TIMERS",
    "CLP_XMAC_FIFO_STATUS",
    "CLP_XMAC_GMII_EEE_CTRL",
    "CLP_XMAC_LH_HDR_3",
    "CLP_XMAC_LLFC_CTRL",
    "CLP_XMAC_MODE",
    "CLP_XMAC_OSTS_TIMESTAMP_ADJUST",
    "CLP_XMAC_PAUSE_CTRL",
    "CLP_XMAC_PFC_CTRL",
    "CLP_XMAC_PFC_DA",
    "CLP_XMAC_PFC_OPCODE",
    "CLP_XMAC_PFC_TYPE",
    "CLP_XMAC_RX_CTRL",
    "CLP_XMAC_RX_LLFC_MSG_FIELDS",
    "CLP_XMAC_RX_LSS_CTRL",
    "CLP_XMAC_RX_LSS_STATUS",
    "CLP_XMAC_RX_MAC_SA",
    "CLP_XMAC_RX_MAX_SIZE",
    "CLP_XMAC_RX_VLAN_TAG",
    "CLP_XMAC_TX_CTRL",
    "CLP_XMAC_TX_FIFO_CREDITS",
    "CLP_XMAC_TX_LLFC_MSG_FIELDS",
    "CLP_XMAC_TX_MAC_SA",
    "CLP_XMAC_TX_TIMESTAMP_FIFO_DATA",
    "CLP_XMAC_TX_TIMESTAMP_FIFO_STATUS",
    "CLP_XMAC_VERSION_ID",
    "CMAC_CLEAR_ECC_STATUS",
    "CMAC_CLEAR_FIFO_STATUS",
    "CMAC_CLEAR_RX_LSS_STATUS",
    "CMAC_CTRL",
    "CMAC_ECC_CTRL",
    "CMAC_ECC_STATUS",
    "CMAC_EEE_1_SEC_LINK_STATUS_TIMER",
    "CMAC_EEE_CTRL",
    "CMAC_EEE_TIMERS",
    "CMAC_FIFO_STATUS",
    "CMAC_HCFC_CTRL",
    "CMAC_LAG_FAILOVER_STATUS",
    "CMAC_LLFC_CTRL",
    "CMAC_MACSEC_CTRL",
    "CMAC_MODE",
    "CMAC_PAUSE_CTRL",
    "CMAC_PFC_CTRL",
    "CMAC_PFC_DA",
    "CMAC_PFC_OPCODE",
    "CMAC_PFC_TYPE",
    "CMAC_RX_CTRL",
    "CMAC_RX_LLFC_MSG_FIELDS",
    "CMAC_RX_LSS_CTRL",
    "CMAC_RX_LSS_STATUS",
    "CMAC_RX_MAC_SA",
    "CMAC_RX_MAX_SIZE",
    "CMAC_RX_VLAN_TAG",
    "CMAC_SPARE0",
    "CMAC_SPARE1",
    "CMAC_TIMESTAMP_ADJUST",
    "CMAC_TX_CTRL",
    "CMAC_TX_FIFO_CREDITS",
    "CMAC_TX_LLFC_MSG_FIELDS",
    "CMAC_TX_MAC_SA",
    "CMAC_TX_MEMORY_TM_CTRL",
    "CMAC_TX_TIMESTAMP_FIFO_DATA",
    "CMAC_TX_TIMESTAMP_FIFO_STATUS",
    "CMAC_VERSION_ID",
    "CMICD_M0_IDM_IDM_INTERRUPT_STATUS",
    "CMICD_M0_IDM_IDM_RESET_CONTROL",
    "CMICD_M0_IDM_IDM_RESET_STATUS",
    "CMICD_M0_IDM_IO_CONTROL_DIRECT",
    "CMICD_M0_IDM_IO_STATUS",
    "CMICD_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "CMICD_S0_IDM_IDM_ERROR_LOG_COMPLETE",
    "CMICD_S0_IDM_IDM_ERROR_LOG_CONTROL",
    "CMICD_S0_IDM_IDM_ERROR_LOG_FLAGS",
    "CMICD_S0_IDM_IDM_ERROR_LOG_ID",
    "CMICD_S0_IDM_IDM_ERROR_LOG_STATUS",
    "CMICD_S0_IDM_IDM_INTERRUPT_STATUS",
    "CMICD_S0_IDM_IDM_IO_CONTROL_DIRECT",
    "CMICD_S0_IDM_IDM_IO_STATUS",
    "CMICD_S0_IDM_IDM_RESET_CONTROL",
    "CMICD_S0_IDM_IDM_RESET_READ_ID",
    "CMICD_S0_IDM_IDM_RESET_STATUS",
    "CMICD_S0_IDM_IDM_RESET_WRITE_ID",
    "CMICMINTIMER",
    "CMICM_BSPI_B0_CNTRL",
    "CMICM_BSPI_B0_STATUS",
    "CMICM_BSPI_B1_CNTRL",
    "CMICM_BSPI_B1_STATUS",
    "CMICM_BSPI_BUSY_STATUS",
    "CMICM_BSPI_INTR_STATUS",
    "CMICM_BSPI_MAST_N_BOOT",
    "CMICM_COMMON_CONFIG",
    "CMICM_REVID",
    "CMICTXCOSMASK",
    "CMIC_1000_BASE_X_MODE",
    "CMIC_64BIT_STATS_CFG",
    "CMIC_BROADSYNC_REF_CLK_GEN_CTRL",
    "CMIC_BS0_CLK_CTRL",
    "CMIC_BS0_CONFIG",
    "CMIC_BS0_HEARTBEAT_CTRL",
    "CMIC_BS0_HEARTBEAT_DOWN_DURATION",
    "CMIC_BS0_HEARTBEAT_UP_DURATION",
    "CMIC_BS0_INITIAL_CRC",
    "CMIC_BS0_INPUT_TIME_0",
    "CMIC_BS0_INPUT_TIME_1",
    "CMIC_BS0_INPUT_TIME_2",
    "CMIC_BS0_OUTPUT_TIME_0",
    "CMIC_BS0_OUTPUT_TIME_1",
    "CMIC_BS0_OUTPUT_TIME_2",
    "CMIC_BS1_CLK_CTRL",
    "CMIC_BS1_CONFIG",
    "CMIC_BS1_HEARTBEAT_CTRL",
    "CMIC_BS1_HEARTBEAT_DOWN_DURATION",
    "CMIC_BS1_HEARTBEAT_UP_DURATION",
    "CMIC_BS1_INITIAL_CRC",
    "CMIC_BS1_INPUT_TIME_0",
    "CMIC_BS1_INPUT_TIME_1",
    "CMIC_BS1_INPUT_TIME_2",
    "CMIC_BS1_OUTPUT_TIME_0",
    "CMIC_BS1_OUTPUT_TIME_1",
    "CMIC_BS1_OUTPUT_TIME_2",
    "CMIC_BS_CAPTURE_CTRL",
    "CMIC_BS_CAPTURE_FREE_RUN_TIME_0",
    "CMIC_BS_CAPTURE_FREE_RUN_TIME_1",
    "CMIC_BS_CAPTURE_STATUS",
    "CMIC_BS_CAPTURE_SYNC_TIME_0",
    "CMIC_BS_CAPTURE_SYNC_TIME_1",
    "CMIC_BS_CAPTURE_SYNT_TIME_0",
    "CMIC_BS_CAPTURE_SYNT_TIME_1",
    "CMIC_BS_CLK_CTRL",
    "CMIC_BS_CLK_CTRL_0",
    "CMIC_BS_CLK_CTRL_1",
    "CMIC_BS_CLK_TOGGLE_TIME_0",
    "CMIC_BS_CLK_TOGGLE_TIME_1",
    "CMIC_BS_CLK_TOGGLE_TIME_2",
    "CMIC_BS_CONFIG",
    "CMIC_BS_DRIFT_RATE",
    "CMIC_BS_HEARTBEAT_CTRL",
    "CMIC_BS_HEARTBEAT_DOWN_DURATION",
    "CMIC_BS_HEARTBEAT_UP_DURATION",
    "CMIC_BS_INITIAL_CRC",
    "CMIC_BS_INPUT_TIME_0",
    "CMIC_BS_INPUT_TIME_1",
    "CMIC_BS_INPUT_TIME_2",
    "CMIC_BS_OFFSET_ADJUST_0",
    "CMIC_BS_OFFSET_ADJUST_1",
    "CMIC_BS_OUTPUT_TIME_0",
    "CMIC_BS_OUTPUT_TIME_1",
    "CMIC_BS_OUTPUT_TIME_2",
    "CMIC_BS_REF_CLK_GEN_CTRL",
    "CMIC_CHIP_MODE_CONTROL",
    "CMIC_CHIP_PARITY_INTR_ENABLE",
    "CMIC_CHIP_PARITY_INTR_STATUS",
    "CMIC_CLK_ENABLE",
    "CMIC_CMC0_2BIT_ECC_ERROR_STATUS",
    "CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK",
    "CMIC_CMC0_CCM_DMA_CFG",
    "CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR",
    "CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR",
    "CMIC_CMC0_CCM_DMA_ECCERR_ADDR",
    "CMIC_CMC0_CCM_DMA_ECCERR_CONTROL",
    "CMIC_CMC0_CCM_DMA_ENTRY_COUNT",
    "CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR",
    "CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR",
    "CMIC_CMC0_CCM_DMA_STAT",
    "CMIC_CMC0_CCM_DMA_STATUS_CLR",
    "CMIC_CMC0_CH0_COS_CTRL_RX_0",
    "CMIC_CMC0_CH0_COS_CTRL_RX_1",
    "CMIC_CMC0_CH0_DMA_CTRL",
    "CMIC_CMC0_CH0_DMA_CURR_DESC",
    "CMIC_CMC0_CH1_COS_CTRL_RX_0",
    "CMIC_CMC0_CH1_COS_CTRL_RX_1",
    "CMIC_CMC0_CH1_DMA_CTRL",
    "CMIC_CMC0_CH1_DMA_CURR_DESC",
    "CMIC_CMC0_CH2_COS_CTRL_RX_0",
    "CMIC_CMC0_CH2_COS_CTRL_RX_1",
    "CMIC_CMC0_CH2_DMA_CTRL",
    "CMIC_CMC0_CH2_DMA_CURR_DESC",
    "CMIC_CMC0_CH3_COS_CTRL_RX_0",
    "CMIC_CMC0_CH3_COS_CTRL_RX_1",
    "CMIC_CMC0_CH3_DMA_CTRL",
    "CMIC_CMC0_CH3_DMA_CURR_DESC",
    "CMIC_CMC0_CONFIG",
    "CMIC_CMC0_DMA_CH0_INTR_COAL",
    "CMIC_CMC0_DMA_CH1_INTR_COAL",
    "CMIC_CMC0_DMA_CH2_INTR_COAL",
    "CMIC_CMC0_DMA_CH3_INTR_COAL",
    "CMIC_CMC0_DMA_DESC0",
    "CMIC_CMC0_DMA_DESC1",
    "CMIC_CMC0_DMA_DESC2",
    "CMIC_CMC0_DMA_DESC3",
    "CMIC_CMC0_DMA_STAT",
    "CMIC_CMC0_DMA_STAT_CLR",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_CFG",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT",
    "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_CFG",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODE",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT",
    "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_CFG",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODE",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT",
    "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_CFG",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODE",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT",
    "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR",
    "CMIC_CMC0_FIFO_RD_DMA_DEBUG",
    "CMIC_CMC0_FSCHAN_ADDRESS",
    "CMIC_CMC0_FSCHAN_DATA32",
    "CMIC_CMC0_FSCHAN_DATA64_HI",
    "CMIC_CMC0_FSCHAN_DATA64_LO",
    "CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE",
    "CMIC_CMC0_FSCHAN_OPCODE",
    "CMIC_CMC0_FSCHAN_STATUS",
    "CMIC_CMC0_HOSTMEM_ADDR_REMAP_0",
    "CMIC_CMC0_HOSTMEM_ADDR_REMAP_1",
    "CMIC_CMC0_HOSTMEM_ADDR_REMAP_2",
    "CMIC_CMC0_HOSTMEM_ADDR_REMAP_3",
    "CMIC_CMC0_IRQ_STAT0",
    "CMIC_CMC0_IRQ_STAT1",
    "CMIC_CMC0_IRQ_STAT2",
    "CMIC_CMC0_IRQ_STAT3",
    "CMIC_CMC0_IRQ_STAT4",
    "CMIC_CMC0_MIIM_ADDRESS",
    "CMIC_CMC0_MIIM_CTRL",
    "CMIC_CMC0_MIIM_PARAM",
    "CMIC_CMC0_MIIM_READ_DATA",
    "CMIC_CMC0_MIIM_STAT",
    "CMIC_CMC0_PCIE_IRQ_MASK0",
    "CMIC_CMC0_PCIE_IRQ_MASK1",
    "CMIC_CMC0_PCIE_IRQ_MASK2",
    "CMIC_CMC0_PCIE_IRQ_MASK3",
    "CMIC_CMC0_PCIE_IRQ_MASK4",
    "CMIC_CMC0_PCIE_MISCEL",
    "CMIC_CMC0_PKT_COUNT_CH0_RXPKT",
    "CMIC_CMC0_PKT_COUNT_CH0_TXPKT",
    "CMIC_CMC0_PKT_COUNT_CH1_RXPKT",
    "CMIC_CMC0_PKT_COUNT_CH1_TXPKT",
    "CMIC_CMC0_PKT_COUNT_CH2_RXPKT",
    "CMIC_CMC0_PKT_COUNT_CH2_TXPKT",
    "CMIC_CMC0_PKT_COUNT_CH3_RXPKT",
    "CMIC_CMC0_PKT_COUNT_CH3_TXPKT",
    "CMIC_CMC0_PKT_COUNT_RXPKT",
    "CMIC_CMC0_PKT_COUNT_TXPKT",
    "CMIC_CMC0_PROGRAMMABLE_COS_MASK0",
    "CMIC_CMC0_PROGRAMMABLE_COS_MASK1",
    "CMIC_CMC0_RCPU_IRQ_MASK0",
    "CMIC_CMC0_RXBUF_THRESHOLD_CONFIG",
    "CMIC_CMC0_SBUSDMA_CH0_CONTROL",
    "CMIC_CMC0_SBUSDMA_CH0_COUNT",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT",
    "CMIC_CMC0_SBUSDMA_CH0_OPCODE",
    "CMIC_CMC0_SBUSDMA_CH0_REQUEST",
    "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG",
    "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH0_STATUS",
    "CMIC_CMC0_SBUSDMA_CH0_TIMER",
    "CMIC_CMC0_SBUSDMA_CH1_CONTROL",
    "CMIC_CMC0_SBUSDMA_CH1_COUNT",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT",
    "CMIC_CMC0_SBUSDMA_CH1_OPCODE",
    "CMIC_CMC0_SBUSDMA_CH1_REQUEST",
    "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG",
    "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH1_STATUS",
    "CMIC_CMC0_SBUSDMA_CH1_TIMER",
    "CMIC_CMC0_SBUSDMA_CH2_CONTROL",
    "CMIC_CMC0_SBUSDMA_CH2_COUNT",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT",
    "CMIC_CMC0_SBUSDMA_CH2_OPCODE",
    "CMIC_CMC0_SBUSDMA_CH2_REQUEST",
    "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG",
    "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS",
    "CMIC_CMC0_SBUSDMA_CH2_STATUS",
    "CMIC_CMC0_SBUSDMA_CH2_TIMER",
    "CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT",
    "CMIC_CMC0_SCHAN_CTRL",
    "CMIC_CMC0_SCHAN_ERR",
    "CMIC_CMC0_SCHAN_MESSAGE",
    "CMIC_CMC0_SCHAN_MESSAGE0",
    "CMIC_CMC0_SCHAN_MESSAGE1",
    "CMIC_CMC0_SCHAN_MESSAGE2",
    "CMIC_CMC0_SCHAN_MESSAGE3",
    "CMIC_CMC0_SCHAN_MESSAGE4",
    "CMIC_CMC0_SCHAN_MESSAGE5",
    "CMIC_CMC0_SCHAN_MESSAGE6",
    "CMIC_CMC0_SCHAN_MESSAGE7",
    "CMIC_CMC0_SCHAN_MESSAGE8",
    "CMIC_CMC0_SCHAN_MESSAGE9",
    "CMIC_CMC0_SCHAN_MESSAGE10",
    "CMIC_CMC0_SCHAN_MESSAGE11",
    "CMIC_CMC0_SCHAN_MESSAGE12",
    "CMIC_CMC0_SCHAN_MESSAGE13",
    "CMIC_CMC0_SCHAN_MESSAGE14",
    "CMIC_CMC0_SCHAN_MESSAGE15",
    "CMIC_CMC0_SCHAN_MESSAGE16",
    "CMIC_CMC0_SCHAN_MESSAGE17",
    "CMIC_CMC0_SCHAN_MESSAGE18",
    "CMIC_CMC0_SCHAN_MESSAGE19",
    "CMIC_CMC0_SCHAN_MESSAGE20",
    "CMIC_CMC0_SCHAN_MESSAGE21",
    "CMIC_CMC0_SLAM_DMA_CFG",
    "CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_CMC0_SLAM_DMA_ENTRY_COUNT",
    "CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDR",
    "CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC0_SLAM_DMA_SBUS_START_ADDR",
    "CMIC_CMC0_SLAM_DMA_STAT",
    "CMIC_CMC0_STAT_DMA_ADDR",
    "CMIC_CMC0_STAT_DMA_CFG",
    "CMIC_CMC0_STAT_DMA_CURRENT",
    "CMIC_CMC0_STAT_DMA_PORTS_0",
    "CMIC_CMC0_STAT_DMA_PORTS_1",
    "CMIC_CMC0_STAT_DMA_PORTS_2",
    "CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC0_STAT_DMA_STAT",
    "CMIC_CMC0_SW_INTR_CONFIG",
    "CMIC_CMC0_TABLE_DMA_CFG",
    "CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_CMC0_TABLE_DMA_ENTRY_COUNT",
    "CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDR",
    "CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC0_TABLE_DMA_SBUS_START_ADDR",
    "CMIC_CMC0_TABLE_DMA_STAT",
    "CMIC_CMC0_TM_CONTROL_0",
    "CMIC_CMC0_TM_CONTROL_1",
    "CMIC_CMC0_UC0_IRQ_MASK0",
    "CMIC_CMC0_UC0_IRQ_MASK1",
    "CMIC_CMC0_UC0_IRQ_MASK2",
    "CMIC_CMC0_UC0_IRQ_MASK3",
    "CMIC_CMC0_UC0_IRQ_MASK4",
    "CMIC_CMC0_UC1_IRQ_MASK0",
    "CMIC_CMC0_UC1_IRQ_MASK1",
    "CMIC_CMC0_UC1_IRQ_MASK2",
    "CMIC_CMC0_UC1_IRQ_MASK3",
    "CMIC_CMC0_UC1_IRQ_MASK4",
    "CMIC_CMC1_2BIT_ECC_ERROR_STATUS",
    "CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASK",
    "CMIC_CMC1_CCM_DMA_CFG",
    "CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR",
    "CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR",
    "CMIC_CMC1_CCM_DMA_ECCERR_ADDR",
    "CMIC_CMC1_CCM_DMA_ECCERR_CONTROL",
    "CMIC_CMC1_CCM_DMA_ENTRY_COUNT",
    "CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR",
    "CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR",
    "CMIC_CMC1_CCM_DMA_STAT",
    "CMIC_CMC1_CCM_DMA_STATUS_CLR",
    "CMIC_CMC1_CH0_COS_CTRL_RX_0",
    "CMIC_CMC1_CH0_COS_CTRL_RX_1",
    "CMIC_CMC1_CH0_DMA_CTRL",
    "CMIC_CMC1_CH0_DMA_CURR_DESC",
    "CMIC_CMC1_CH1_COS_CTRL_RX_0",
    "CMIC_CMC1_CH1_COS_CTRL_RX_1",
    "CMIC_CMC1_CH1_DMA_CTRL",
    "CMIC_CMC1_CH1_DMA_CURR_DESC",
    "CMIC_CMC1_CH2_COS_CTRL_RX_0",
    "CMIC_CMC1_CH2_COS_CTRL_RX_1",
    "CMIC_CMC1_CH2_DMA_CTRL",
    "CMIC_CMC1_CH2_DMA_CURR_DESC",
    "CMIC_CMC1_CH3_COS_CTRL_RX_0",
    "CMIC_CMC1_CH3_COS_CTRL_RX_1",
    "CMIC_CMC1_CH3_DMA_CTRL",
    "CMIC_CMC1_CH3_DMA_CURR_DESC",
    "CMIC_CMC1_CONFIG",
    "CMIC_CMC1_DMA_CH0_INTR_COAL",
    "CMIC_CMC1_DMA_CH1_INTR_COAL",
    "CMIC_CMC1_DMA_CH2_INTR_COAL",
    "CMIC_CMC1_DMA_CH3_INTR_COAL",
    "CMIC_CMC1_DMA_DESC0",
    "CMIC_CMC1_DMA_DESC1",
    "CMIC_CMC1_DMA_DESC2",
    "CMIC_CMC1_DMA_DESC3",
    "CMIC_CMC1_DMA_STAT",
    "CMIC_CMC1_DMA_STAT_CLR",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_CFG",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODE",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT",
    "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_CFG",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODE",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT",
    "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_CFG",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODE",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT",
    "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_CFG",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODE",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT",
    "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR",
    "CMIC_CMC1_FIFO_RD_DMA_DEBUG",
    "CMIC_CMC1_FSCHAN_ADDRESS",
    "CMIC_CMC1_FSCHAN_DATA32",
    "CMIC_CMC1_FSCHAN_DATA64_HI",
    "CMIC_CMC1_FSCHAN_DATA64_LO",
    "CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE",
    "CMIC_CMC1_FSCHAN_OPCODE",
    "CMIC_CMC1_FSCHAN_STATUS",
    "CMIC_CMC1_HOSTMEM_ADDR_REMAP_0",
    "CMIC_CMC1_HOSTMEM_ADDR_REMAP_1",
    "CMIC_CMC1_HOSTMEM_ADDR_REMAP_2",
    "CMIC_CMC1_HOSTMEM_ADDR_REMAP_3",
    "CMIC_CMC1_IRQ_STAT0",
    "CMIC_CMC1_IRQ_STAT1",
    "CMIC_CMC1_IRQ_STAT2",
    "CMIC_CMC1_IRQ_STAT3",
    "CMIC_CMC1_IRQ_STAT4",
    "CMIC_CMC1_MIIM_ADDRESS",
    "CMIC_CMC1_MIIM_CTRL",
    "CMIC_CMC1_MIIM_PARAM",
    "CMIC_CMC1_MIIM_READ_DATA",
    "CMIC_CMC1_MIIM_STAT",
    "CMIC_CMC1_PCIE_IRQ_MASK0",
    "CMIC_CMC1_PCIE_IRQ_MASK1",
    "CMIC_CMC1_PCIE_IRQ_MASK2",
    "CMIC_CMC1_PCIE_IRQ_MASK3",
    "CMIC_CMC1_PCIE_IRQ_MASK4",
    "CMIC_CMC1_PCIE_MISCEL",
    "CMIC_CMC1_PKT_COUNT_CH0_RXPKT",
    "CMIC_CMC1_PKT_COUNT_CH0_TXPKT",
    "CMIC_CMC1_PKT_COUNT_CH1_RXPKT",
    "CMIC_CMC1_PKT_COUNT_CH1_TXPKT",
    "CMIC_CMC1_PKT_COUNT_CH2_RXPKT",
    "CMIC_CMC1_PKT_COUNT_CH2_TXPKT",
    "CMIC_CMC1_PKT_COUNT_CH3_RXPKT",
    "CMIC_CMC1_PKT_COUNT_CH3_TXPKT",
    "CMIC_CMC1_PKT_COUNT_RXPKT",
    "CMIC_CMC1_PKT_COUNT_TXPKT",
    "CMIC_CMC1_PROGRAMMABLE_COS_MASK0",
    "CMIC_CMC1_PROGRAMMABLE_COS_MASK1",
    "CMIC_CMC1_RCPU_IRQ_MASK0",
    "CMIC_CMC1_RXBUF_THRESHOLD_CONFIG",
    "CMIC_CMC1_SBUSDMA_CH0_CONTROL",
    "CMIC_CMC1_SBUSDMA_CH0_COUNT",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT",
    "CMIC_CMC1_SBUSDMA_CH0_OPCODE",
    "CMIC_CMC1_SBUSDMA_CH0_REQUEST",
    "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG",
    "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH0_STATUS",
    "CMIC_CMC1_SBUSDMA_CH0_TIMER",
    "CMIC_CMC1_SBUSDMA_CH1_CONTROL",
    "CMIC_CMC1_SBUSDMA_CH1_COUNT",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT",
    "CMIC_CMC1_SBUSDMA_CH1_OPCODE",
    "CMIC_CMC1_SBUSDMA_CH1_REQUEST",
    "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG",
    "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH1_STATUS",
    "CMIC_CMC1_SBUSDMA_CH1_TIMER",
    "CMIC_CMC1_SBUSDMA_CH2_CONTROL",
    "CMIC_CMC1_SBUSDMA_CH2_COUNT",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT",
    "CMIC_CMC1_SBUSDMA_CH2_OPCODE",
    "CMIC_CMC1_SBUSDMA_CH2_REQUEST",
    "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG",
    "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS",
    "CMIC_CMC1_SBUSDMA_CH2_STATUS",
    "CMIC_CMC1_SBUSDMA_CH2_TIMER",
    "CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT",
    "CMIC_CMC1_SCHAN_CTRL",
    "CMIC_CMC1_SCHAN_ERR",
    "CMIC_CMC1_SCHAN_MESSAGE",
    "CMIC_CMC1_SCHAN_MESSAGE0",
    "CMIC_CMC1_SCHAN_MESSAGE1",
    "CMIC_CMC1_SCHAN_MESSAGE2",
    "CMIC_CMC1_SCHAN_MESSAGE3",
    "CMIC_CMC1_SCHAN_MESSAGE4",
    "CMIC_CMC1_SCHAN_MESSAGE5",
    "CMIC_CMC1_SCHAN_MESSAGE6",
    "CMIC_CMC1_SCHAN_MESSAGE7",
    "CMIC_CMC1_SCHAN_MESSAGE8",
    "CMIC_CMC1_SCHAN_MESSAGE9",
    "CMIC_CMC1_SCHAN_MESSAGE10",
    "CMIC_CMC1_SCHAN_MESSAGE11",
    "CMIC_CMC1_SCHAN_MESSAGE12",
    "CMIC_CMC1_SCHAN_MESSAGE13",
    "CMIC_CMC1_SCHAN_MESSAGE14",
    "CMIC_CMC1_SCHAN_MESSAGE15",
    "CMIC_CMC1_SCHAN_MESSAGE16",
    "CMIC_CMC1_SCHAN_MESSAGE17",
    "CMIC_CMC1_SCHAN_MESSAGE18",
    "CMIC_CMC1_SCHAN_MESSAGE19",
    "CMIC_CMC1_SCHAN_MESSAGE20",
    "CMIC_CMC1_SCHAN_MESSAGE21",
    "CMIC_CMC1_SLAM_DMA_CFG",
    "CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_CMC1_SLAM_DMA_ENTRY_COUNT",
    "CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDR",
    "CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC1_SLAM_DMA_SBUS_START_ADDR",
    "CMIC_CMC1_SLAM_DMA_STAT",
    "CMIC_CMC1_STAT_DMA_ADDR",
    "CMIC_CMC1_STAT_DMA_CFG",
    "CMIC_CMC1_STAT_DMA_CURRENT",
    "CMIC_CMC1_STAT_DMA_PORTS_0",
    "CMIC_CMC1_STAT_DMA_PORTS_1",
    "CMIC_CMC1_STAT_DMA_PORTS_2",
    "CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC1_STAT_DMA_STAT",
    "CMIC_CMC1_SW_INTR_CONFIG",
    "CMIC_CMC1_TABLE_DMA_CFG",
    "CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_CMC1_TABLE_DMA_ENTRY_COUNT",
    "CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDR",
    "CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC1_TABLE_DMA_SBUS_START_ADDR",
    "CMIC_CMC1_TABLE_DMA_STAT",
    "CMIC_CMC1_TM_CONTROL_0",
    "CMIC_CMC1_TM_CONTROL_1",
    "CMIC_CMC1_UC0_IRQ_MASK0",
    "CMIC_CMC1_UC0_IRQ_MASK1",
    "CMIC_CMC1_UC0_IRQ_MASK2",
    "CMIC_CMC1_UC0_IRQ_MASK3",
    "CMIC_CMC1_UC0_IRQ_MASK4",
    "CMIC_CMC1_UC1_IRQ_MASK0",
    "CMIC_CMC1_UC1_IRQ_MASK1",
    "CMIC_CMC1_UC1_IRQ_MASK2",
    "CMIC_CMC1_UC1_IRQ_MASK3",
    "CMIC_CMC1_UC1_IRQ_MASK4",
    "CMIC_CMC2_2BIT_ECC_ERROR_STATUS",
    "CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASK",
    "CMIC_CMC2_CCM_DMA_CFG",
    "CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR",
    "CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR",
    "CMIC_CMC2_CCM_DMA_ECCERR_ADDR",
    "CMIC_CMC2_CCM_DMA_ECCERR_CONTROL",
    "CMIC_CMC2_CCM_DMA_ENTRY_COUNT",
    "CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR",
    "CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR",
    "CMIC_CMC2_CCM_DMA_STAT",
    "CMIC_CMC2_CCM_DMA_STATUS_CLR",
    "CMIC_CMC2_CH0_COS_CTRL_RX_0",
    "CMIC_CMC2_CH0_COS_CTRL_RX_1",
    "CMIC_CMC2_CH0_DMA_CTRL",
    "CMIC_CMC2_CH0_DMA_CURR_DESC",
    "CMIC_CMC2_CH1_COS_CTRL_RX_0",
    "CMIC_CMC2_CH1_COS_CTRL_RX_1",
    "CMIC_CMC2_CH1_DMA_CTRL",
    "CMIC_CMC2_CH1_DMA_CURR_DESC",
    "CMIC_CMC2_CH2_COS_CTRL_RX_0",
    "CMIC_CMC2_CH2_COS_CTRL_RX_1",
    "CMIC_CMC2_CH2_DMA_CTRL",
    "CMIC_CMC2_CH2_DMA_CURR_DESC",
    "CMIC_CMC2_CH3_COS_CTRL_RX_0",
    "CMIC_CMC2_CH3_COS_CTRL_RX_1",
    "CMIC_CMC2_CH3_DMA_CTRL",
    "CMIC_CMC2_CH3_DMA_CURR_DESC",
    "CMIC_CMC2_CONFIG",
    "CMIC_CMC2_DMA_CH0_INTR_COAL",
    "CMIC_CMC2_DMA_CH1_INTR_COAL",
    "CMIC_CMC2_DMA_CH2_INTR_COAL",
    "CMIC_CMC2_DMA_CH3_INTR_COAL",
    "CMIC_CMC2_DMA_DESC0",
    "CMIC_CMC2_DMA_DESC1",
    "CMIC_CMC2_DMA_DESC2",
    "CMIC_CMC2_DMA_DESC3",
    "CMIC_CMC2_DMA_STAT",
    "CMIC_CMC2_DMA_STAT_CLR",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_CFG",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODE",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT",
    "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_CFG",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODE",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT",
    "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_CFG",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODE",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT",
    "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_CFG",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESS",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROL",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODE",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT",
    "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR",
    "CMIC_CMC2_FIFO_RD_DMA_DEBUG",
    "CMIC_CMC2_FSCHAN_ADDRESS",
    "CMIC_CMC2_FSCHAN_DATA32",
    "CMIC_CMC2_FSCHAN_DATA64_HI",
    "CMIC_CMC2_FSCHAN_DATA64_LO",
    "CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE",
    "CMIC_CMC2_FSCHAN_OPCODE",
    "CMIC_CMC2_FSCHAN_STATUS",
    "CMIC_CMC2_HOSTMEM_ADDR_REMAP_0",
    "CMIC_CMC2_HOSTMEM_ADDR_REMAP_1",
    "CMIC_CMC2_HOSTMEM_ADDR_REMAP_2",
    "CMIC_CMC2_HOSTMEM_ADDR_REMAP_3",
    "CMIC_CMC2_IRQ_STAT0",
    "CMIC_CMC2_IRQ_STAT1",
    "CMIC_CMC2_IRQ_STAT2",
    "CMIC_CMC2_IRQ_STAT3",
    "CMIC_CMC2_IRQ_STAT4",
    "CMIC_CMC2_MIIM_ADDRESS",
    "CMIC_CMC2_MIIM_CTRL",
    "CMIC_CMC2_MIIM_PARAM",
    "CMIC_CMC2_MIIM_READ_DATA",
    "CMIC_CMC2_MIIM_STAT",
    "CMIC_CMC2_PCIE_IRQ_MASK0",
    "CMIC_CMC2_PCIE_IRQ_MASK1",
    "CMIC_CMC2_PCIE_IRQ_MASK2",
    "CMIC_CMC2_PCIE_IRQ_MASK3",
    "CMIC_CMC2_PCIE_IRQ_MASK4",
    "CMIC_CMC2_PCIE_MISCEL",
    "CMIC_CMC2_PKT_COUNT_CH0_RXPKT",
    "CMIC_CMC2_PKT_COUNT_CH0_TXPKT",
    "CMIC_CMC2_PKT_COUNT_CH1_RXPKT",
    "CMIC_CMC2_PKT_COUNT_CH1_TXPKT",
    "CMIC_CMC2_PKT_COUNT_CH2_RXPKT",
    "CMIC_CMC2_PKT_COUNT_CH2_TXPKT",
    "CMIC_CMC2_PKT_COUNT_CH3_RXPKT",
    "CMIC_CMC2_PKT_COUNT_CH3_TXPKT",
    "CMIC_CMC2_PKT_COUNT_RXPKT",
    "CMIC_CMC2_PKT_COUNT_TXPKT",
    "CMIC_CMC2_PROGRAMMABLE_COS_MASK0",
    "CMIC_CMC2_PROGRAMMABLE_COS_MASK1",
    "CMIC_CMC2_RCPU_IRQ_MASK0",
    "CMIC_CMC2_RXBUF_THRESHOLD_CONFIG",
    "CMIC_CMC2_SBUSDMA_CH0_CONTROL",
    "CMIC_CMC2_SBUSDMA_CH0_COUNT",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_ITER_COUNT",
    "CMIC_CMC2_SBUSDMA_CH0_OPCODE",
    "CMIC_CMC2_SBUSDMA_CH0_REQUEST",
    "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG",
    "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH0_STATUS",
    "CMIC_CMC2_SBUSDMA_CH0_TIMER",
    "CMIC_CMC2_SBUSDMA_CH1_CONTROL",
    "CMIC_CMC2_SBUSDMA_CH1_COUNT",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_ITER_COUNT",
    "CMIC_CMC2_SBUSDMA_CH1_OPCODE",
    "CMIC_CMC2_SBUSDMA_CH1_REQUEST",
    "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG",
    "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH1_STATUS",
    "CMIC_CMC2_SBUSDMA_CH1_TIMER",
    "CMIC_CMC2_SBUSDMA_CH2_CONTROL",
    "CMIC_CMC2_SBUSDMA_CH2_COUNT",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_ITER_COUNT",
    "CMIC_CMC2_SBUSDMA_CH2_OPCODE",
    "CMIC_CMC2_SBUSDMA_CH2_REQUEST",
    "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG",
    "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
    "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL",
    "CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESS",
    "CMIC_CMC2_SBUSDMA_CH2_STATUS",
    "CMIC_CMC2_SBUSDMA_CH2_TIMER",
    "CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT",
    "CMIC_CMC2_SCHAN_CTRL",
    "CMIC_CMC2_SCHAN_ERR",
    "CMIC_CMC2_SCHAN_MESSAGE",
    "CMIC_CMC2_SCHAN_MESSAGE0",
    "CMIC_CMC2_SCHAN_MESSAGE1",
    "CMIC_CMC2_SCHAN_MESSAGE2",
    "CMIC_CMC2_SCHAN_MESSAGE3",
    "CMIC_CMC2_SCHAN_MESSAGE4",
    "CMIC_CMC2_SCHAN_MESSAGE5",
    "CMIC_CMC2_SCHAN_MESSAGE6",
    "CMIC_CMC2_SCHAN_MESSAGE7",
    "CMIC_CMC2_SCHAN_MESSAGE8",
    "CMIC_CMC2_SCHAN_MESSAGE9",
    "CMIC_CMC2_SCHAN_MESSAGE10",
    "CMIC_CMC2_SCHAN_MESSAGE11",
    "CMIC_CMC2_SCHAN_MESSAGE12",
    "CMIC_CMC2_SCHAN_MESSAGE13",
    "CMIC_CMC2_SCHAN_MESSAGE14",
    "CMIC_CMC2_SCHAN_MESSAGE15",
    "CMIC_CMC2_SCHAN_MESSAGE16",
    "CMIC_CMC2_SCHAN_MESSAGE17",
    "CMIC_CMC2_SCHAN_MESSAGE18",
    "CMIC_CMC2_SCHAN_MESSAGE19",
    "CMIC_CMC2_SCHAN_MESSAGE20",
    "CMIC_CMC2_SCHAN_MESSAGE21",
    "CMIC_CMC2_SLAM_DMA_CFG",
    "CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_CMC2_SLAM_DMA_ENTRY_COUNT",
    "CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDR",
    "CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC2_SLAM_DMA_SBUS_START_ADDR",
    "CMIC_CMC2_SLAM_DMA_STAT",
    "CMIC_CMC2_STAT_DMA_ADDR",
    "CMIC_CMC2_STAT_DMA_CFG",
    "CMIC_CMC2_STAT_DMA_CURRENT",
    "CMIC_CMC2_STAT_DMA_PORTS_0",
    "CMIC_CMC2_STAT_DMA_PORTS_1",
    "CMIC_CMC2_STAT_DMA_PORTS_2",
    "CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESS",
    "CMIC_CMC2_STAT_DMA_STAT",
    "CMIC_CMC2_SW_INTR_CONFIG",
    "CMIC_CMC2_TABLE_DMA_CFG",
    "CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_CMC2_TABLE_DMA_ENTRY_COUNT",
    "CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDR",
    "CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIG",
    "CMIC_CMC2_TABLE_DMA_SBUS_START_ADDR",
    "CMIC_CMC2_TABLE_DMA_STAT",
    "CMIC_CMC2_TM_CONTROL_0",
    "CMIC_CMC2_TM_CONTROL_1",
    "CMIC_CMC2_UC0_IRQ_MASK0",
    "CMIC_CMC2_UC0_IRQ_MASK1",
    "CMIC_CMC2_UC0_IRQ_MASK2",
    "CMIC_CMC2_UC0_IRQ_MASK3",
    "CMIC_CMC2_UC0_IRQ_MASK4",
    "CMIC_CMC2_UC1_IRQ_MASK0",
    "CMIC_CMC2_UC1_IRQ_MASK1",
    "CMIC_CMC2_UC1_IRQ_MASK2",
    "CMIC_CMC2_UC1_IRQ_MASK3",
    "CMIC_CMC2_UC1_IRQ_MASK4",
    "CMIC_CMICE_BISR_REG_RD_DATA",
    "CMIC_COMMON_BSPI_BIGENDIAN",
    "CMIC_COMMON_I2C_PIO_ENDIANESS",
    "CMIC_COMMON_MIIM_ADDRESS",
    "CMIC_COMMON_MIIM_CTRL",
    "CMIC_COMMON_MIIM_PARAM",
    "CMIC_COMMON_MIIM_READ_DATA",
    "CMIC_COMMON_MIIM_STAT",
    "CMIC_COMMON_PCIE_PIO_ENDIANESS",
    "CMIC_COMMON_RPE_PIO_ENDIANESS",
    "CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT",
    "CMIC_COMMON_SCHAN_CTRL",
    "CMIC_COMMON_SCHAN_ERR",
    "CMIC_COMMON_SCHAN_MESSAGE",
    "CMIC_COMMON_SCHAN_MESSAGE0",
    "CMIC_COMMON_SCHAN_MESSAGE1",
    "CMIC_COMMON_SCHAN_MESSAGE2",
    "CMIC_COMMON_SCHAN_MESSAGE3",
    "CMIC_COMMON_SCHAN_MESSAGE4",
    "CMIC_COMMON_SCHAN_MESSAGE5",
    "CMIC_COMMON_SCHAN_MESSAGE6",
    "CMIC_COMMON_SCHAN_MESSAGE7",
    "CMIC_COMMON_SCHAN_MESSAGE8",
    "CMIC_COMMON_SCHAN_MESSAGE9",
    "CMIC_COMMON_SCHAN_MESSAGE10",
    "CMIC_COMMON_SCHAN_MESSAGE11",
    "CMIC_COMMON_SCHAN_MESSAGE12",
    "CMIC_COMMON_SCHAN_MESSAGE13",
    "CMIC_COMMON_SCHAN_MESSAGE14",
    "CMIC_COMMON_SCHAN_MESSAGE15",
    "CMIC_COMMON_SCHAN_MESSAGE16",
    "CMIC_COMMON_SCHAN_MESSAGE17",
    "CMIC_COMMON_SCHAN_MESSAGE18",
    "CMIC_COMMON_SCHAN_MESSAGE19",
    "CMIC_COMMON_SCHAN_MESSAGE20",
    "CMIC_COMMON_SCHAN_MESSAGE21",
    "CMIC_COMMON_SPI_PIO_ENDIANESS",
    "CMIC_COMMON_STRAP_STATUS_0",
    "CMIC_COMMON_STRAP_STATUS_1",
    "CMIC_COMMON_UC0_PIO_ENDIANESS",
    "CMIC_COMMON_UC1_PIO_ENDIANESS",
    "CMIC_CONFIG",
    "CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0",
    "CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1",
    "CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2",
    "CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3",
    "CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4",
    "CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0",
    "CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1",
    "CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2",
    "CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3",
    "CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0",
    "CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1",
    "CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2",
    "CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3",
    "CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0",
    "CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1",
    "CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2",
    "CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3",
    "CMIC_COS_CTRL_RX",
    "CMIC_COS_CTRL_RX_0",
    "CMIC_COS_CTRL_RX_1",
    "CMIC_COS_CTRL_RX_2",
    "CMIC_COS_CTRL_RX_3",
    "CMIC_COS_CTRL_RX_4",
    "CMIC_COS_CTRL_RX_5",
    "CMIC_COS_CTRL_RX_6",
    "CMIC_COS_CTRL_RX_7",
    "CMIC_COS_CTRL_RX_HI",
    "CMIC_CPS_RESET",
    "CMIC_DEVICE_ID",
    "CMIC_DEV_REV_ID",
    "CMIC_DMA_CTRL",
    "CMIC_DMA_DESC0",
    "CMIC_DMA_DESC1",
    "CMIC_DMA_DESC2",
    "CMIC_DMA_DESC3",
    "CMIC_DMA_IC_AR_ARB_MI0",
    "CMIC_DMA_IC_AR_ARB_MI1",
    "CMIC_DMA_IC_AW_ARB_MI0",
    "CMIC_DMA_IC_AW_ARB_MI1",
    "CMIC_DMA_IC_CFG_REG_0",
    "CMIC_DMA_IC_CFG_REG_1",
    "CMIC_DMA_IC_CFG_REG_2",
    "CMIC_DMA_IC_ID_REG_0",
    "CMIC_DMA_IC_ID_REG_1",
    "CMIC_DMA_IC_ID_REG_2",
    "CMIC_DMA_IC_ID_REG_3",
    "CMIC_DMA_IC_PER_REG_0",
    "CMIC_DMA_IC_PER_REG_1",
    "CMIC_DMA_IC_PER_REG_2",
    "CMIC_DMA_IC_PER_REG_3",
    "CMIC_DMA_STAT",
    "CMIC_EB3_VLI_CONFIG_REGISTER",
    "CMIC_ENDIANESS_SEL",
    "CMIC_FIFO_CH0_RD_DMA_CFG",
    "CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_FIFO_CH1_RD_DMA_CFG",
    "CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_FIFO_CH2_RD_DMA_CFG",
    "CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_FIFO_CH3_RD_DMA_CFG",
    "CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR",
    "CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
    "CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
    "CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR",
    "CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
    "CMIC_FIFO_DMA_SB_ARB_CTRL",
    "CMIC_FIFO_RD_DMA_DEBUG",
    "CMIC_FINE_GRAIN_COUNTERS_CTRL",
    "CMIC_FINE_GRAIN_COUNTERS_NS_VALUE",
    "CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE",
    "CMIC_FSCHAN_ADDRESS",
    "CMIC_FSCHAN_DATA32",
    "CMIC_FSCHAN_DATA64_HI",
    "CMIC_FSCHAN_DATA64_LO",
    "CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE",
    "CMIC_FSCHAN_OPCODE",
    "CMIC_FSCHAN_STATUS",
    "CMIC_FSRF_STBY_CONTROL",
    "CMIC_GFPORT_CLOCK_CONFIG",
    "CMIC_GP_AUX_SEL",
    "CMIC_GP_DATA_IN",
    "CMIC_GP_DATA_OUT",
    "CMIC_GP_INIT_VAL",
    "CMIC_GP_INT_CLR",
    "CMIC_GP_INT_DE",
    "CMIC_GP_INT_EDGE",
    "CMIC_GP_INT_MSK",
    "CMIC_GP_INT_MSTAT",
    "CMIC_GP_INT_STAT",
    "CMIC_GP_INT_TYPE",
    "CMIC_GP_OUT_EN",
    "CMIC_GP_PAD_RES",
    "CMIC_GP_PRB_ENABLE",
    "CMIC_GP_PRB_OE",
    "CMIC_GP_RES_EN",
    "CMIC_GP_TEST_ENABLE",
    "CMIC_GP_TEST_INPUT",
    "CMIC_GP_TEST_OUTPUT",
    "CMIC_I2CM_SMBUS_ADDRESS",
    "CMIC_I2CM_SMBUS_BIT_BANG_CONTROL",
    "CMIC_I2CM_SMBUS_CONFIG",
    "CMIC_I2CM_SMBUS_EVENT_ENABLE",
    "CMIC_I2CM_SMBUS_EVENT_STATUS",
    "CMIC_I2CM_SMBUS_MASTER_COMMAND",
    "CMIC_I2CM_SMBUS_MASTER_DATA_READ",
    "CMIC_I2CM_SMBUS_MASTER_DATA_WRITE",
    "CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL",
    "CMIC_I2CM_SMBUS_SLAVE_COMMAND",
    "CMIC_I2CM_SMBUS_SLAVE_DATA_READ",
    "CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE",
    "CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL",
    "CMIC_I2CM_SMBUS_TIMING_CONFIG",
    "CMIC_I2C_CTRL",
    "CMIC_I2C_DATA",
    "CMIC_I2C_RESET",
    "CMIC_I2C_SLAVE_ADDR",
    "CMIC_I2C_SLAVE_XADDR",
    "CMIC_I2C_STAT",
    "CMIC_INTR_PKT_PACING_DELAY",
    "CMIC_INTR_WAIT_CYCLES",
    "CMIC_IRQ_CLR_3",
    "CMIC_IRQ_MASK",
    "CMIC_IRQ_MASK_1",
    "CMIC_IRQ_MASK_2",
    "CMIC_IRQ_MASK_3",
    "CMIC_IRQ_STAT",
    "CMIC_IRQ_STAT_1",
    "CMIC_IRQ_STAT_2",
    "CMIC_IRQ_STAT_3",
    "CMIC_JTAG",
    "CMIC_LEDCLK_PARAMS",
    "CMIC_LEDUP0_CLK_PARAMS",
    "CMIC_LEDUP0_CTRL",
    "CMIC_LEDUP0_DATA_RAM",
    "CMIC_LEDUP0_DATA_RAM0",
    "CMIC_LEDUP0_DATA_RAM1",
    "CMIC_LEDUP0_DATA_RAM2",
    "CMIC_LEDUP0_DATA_RAM3",
    "CMIC_LEDUP0_DATA_RAM4",
    "CMIC_LEDUP0_DATA_RAM5",
    "CMIC_LEDUP0_DATA_RAM6",
    "CMIC_LEDUP0_DATA_RAM7",
    "CMIC_LEDUP0_DATA_RAM8",
    "CMIC_LEDUP0_DATA_RAM9",
    "CMIC_LEDUP0_DATA_RAM10",
    "CMIC_LEDUP0_DATA_RAM11",
    "CMIC_LEDUP0_DATA_RAM12",
    "CMIC_LEDUP0_DATA_RAM13",
    "CMIC_LEDUP0_DATA_RAM14",
    "CMIC_LEDUP0_DATA_RAM15",
    "CMIC_LEDUP0_DATA_RAM16",
    "CMIC_LEDUP0_DATA_RAM17",
    "CMIC_LEDUP0_DATA_RAM18",
    "CMIC_LEDUP0_DATA_RAM19",
    "CMIC_LEDUP0_DATA_RAM20",
    "CMIC_LEDUP0_DATA_RAM21",
    "CMIC_LEDUP0_DATA_RAM22",
    "CMIC_LEDUP0_DATA_RAM23",
    "CMIC_LEDUP0_DATA_RAM24",
    "CMIC_LEDUP0_DATA_RAM25",
    "CMIC_LEDUP0_DATA_RAM26",
    "CMIC_LEDUP0_DATA_RAM27",
    "CMIC_LEDUP0_DATA_RAM28",
    "CMIC_LEDUP0_DATA_RAM29",
    "CMIC_LEDUP0_DATA_RAM30",
    "CMIC_LEDUP0_DATA_RAM31",
    "CMIC_LEDUP0_DATA_RAM32",
    "CMIC_LEDUP0_DATA_RAM33",
    "CMIC_LEDUP0_DATA_RAM34",
    "CMIC_LEDUP0_DATA_RAM35",
    "CMIC_LEDUP0_DATA_RAM36",
    "CMIC_LEDUP0_DATA_RAM37",
    "CMIC_LEDUP0_DATA_RAM38",
    "CMIC_LEDUP0_DATA_RAM39",
    "CMIC_LEDUP0_DATA_RAM40",
    "CMIC_LEDUP0_DATA_RAM41",
    "CMIC_LEDUP0_DATA_RAM42",
    "CMIC_LEDUP0_DATA_RAM43",
    "CMIC_LEDUP0_DATA_RAM44",
    "CMIC_LEDUP0_DATA_RAM45",
    "CMIC_LEDUP0_DATA_RAM46",
    "CMIC_LEDUP0_DATA_RAM47",
    "CMIC_LEDUP0_DATA_RAM48",
    "CMIC_LEDUP0_DATA_RAM49",
    "CMIC_LEDUP0_DATA_RAM50",
    "CMIC_LEDUP0_DATA_RAM51",
    "CMIC_LEDUP0_DATA_RAM52",
    "CMIC_LEDUP0_DATA_RAM53",
    "CMIC_LEDUP0_DATA_RAM54",
    "CMIC_LEDUP0_DATA_RAM55",
    "CMIC_LEDUP0_DATA_RAM56",
    "CMIC_LEDUP0_DATA_RAM57",
    "CMIC_LEDUP0_DATA_RAM58",
    "CMIC_LEDUP0_DATA_RAM59",
    "CMIC_LEDUP0_DATA_RAM60",
    "CMIC_LEDUP0_DATA_RAM61",
    "CMIC_LEDUP0_DATA_RAM62",
    "CMIC_LEDUP0_DATA_RAM63",
    "CMIC_LEDUP0_DATA_RAM64",
    "CMIC_LEDUP0_DATA_RAM65",
    "CMIC_LEDUP0_DATA_RAM66",
    "CMIC_LEDUP0_DATA_RAM67",
    "CMIC_LEDUP0_DATA_RAM68",
    "CMIC_LEDUP0_DATA_RAM69",
    "CMIC_LEDUP0_DATA_RAM70",
    "CMIC_LEDUP0_DATA_RAM71",
    "CMIC_LEDUP0_DATA_RAM72",
    "CMIC_LEDUP0_DATA_RAM73",
    "CMIC_LEDUP0_DATA_RAM74",
    "CMIC_LEDUP0_DATA_RAM75",
    "CMIC_LEDUP0_DATA_RAM76",
    "CMIC_LEDUP0_DATA_RAM77",
    "CMIC_LEDUP0_DATA_RAM78",
    "CMIC_LEDUP0_DATA_RAM79",
    "CMIC_LEDUP0_DATA_RAM80",
    "CMIC_LEDUP0_DATA_RAM81",
    "CMIC_LEDUP0_DATA_RAM82",
    "CMIC_LEDUP0_DATA_RAM83",
    "CMIC_LEDUP0_DATA_RAM84",
    "CMIC_LEDUP0_DATA_RAM85",
    "CMIC_LEDUP0_DATA_RAM86",
    "CMIC_LEDUP0_DATA_RAM87",
    "CMIC_LEDUP0_DATA_RAM88",
    "CMIC_LEDUP0_DATA_RAM89",
    "CMIC_LEDUP0_DATA_RAM90",
    "CMIC_LEDUP0_DATA_RAM91",
    "CMIC_LEDUP0_DATA_RAM92",
    "CMIC_LEDUP0_DATA_RAM93",
    "CMIC_LEDUP0_DATA_RAM94",
    "CMIC_LEDUP0_DATA_RAM95",
    "CMIC_LEDUP0_DATA_RAM96",
    "CMIC_LEDUP0_DATA_RAM97",
    "CMIC_LEDUP0_DATA_RAM98",
    "CMIC_LEDUP0_DATA_RAM99",
    "CMIC_LEDUP0_DATA_RAM100",
    "CMIC_LEDUP0_DATA_RAM101",
    "CMIC_LEDUP0_DATA_RAM102",
    "CMIC_LEDUP0_DATA_RAM103",
    "CMIC_LEDUP0_DATA_RAM104",
    "CMIC_LEDUP0_DATA_RAM105",
    "CMIC_LEDUP0_DATA_RAM106",
    "CMIC_LEDUP0_DATA_RAM107",
    "CMIC_LEDUP0_DATA_RAM108",
    "CMIC_LEDUP0_DATA_RAM109",
    "CMIC_LEDUP0_DATA_RAM110",
    "CMIC_LEDUP0_DATA_RAM111",
    "CMIC_LEDUP0_DATA_RAM112",
    "CMIC_LEDUP0_DATA_RAM113",
    "CMIC_LEDUP0_DATA_RAM114",
    "CMIC_LEDUP0_DATA_RAM115",
    "CMIC_LEDUP0_DATA_RAM116",
    "CMIC_LEDUP0_DATA_RAM117",
    "CMIC_LEDUP0_DATA_RAM118",
    "CMIC_LEDUP0_DATA_RAM119",
    "CMIC_LEDUP0_DATA_RAM120",
    "CMIC_LEDUP0_DATA_RAM121",
    "CMIC_LEDUP0_DATA_RAM122",
    "CMIC_LEDUP0_DATA_RAM123",
    "CMIC_LEDUP0_DATA_RAM124",
    "CMIC_LEDUP0_DATA_RAM125",
    "CMIC_LEDUP0_DATA_RAM126",
    "CMIC_LEDUP0_DATA_RAM127",
    "CMIC_LEDUP0_DATA_RAM128",
    "CMIC_LEDUP0_DATA_RAM129",
    "CMIC_LEDUP0_DATA_RAM130",
    "CMIC_LEDUP0_DATA_RAM131",
    "CMIC_LEDUP0_DATA_RAM132",
    "CMIC_LEDUP0_DATA_RAM133",
    "CMIC_LEDUP0_DATA_RAM134",
    "CMIC_LEDUP0_DATA_RAM135",
    "CMIC_LEDUP0_DATA_RAM136",
    "CMIC_LEDUP0_DATA_RAM137",
    "CMIC_LEDUP0_DATA_RAM138",
    "CMIC_LEDUP0_DATA_RAM139",
    "CMIC_LEDUP0_DATA_RAM140",
    "CMIC_LEDUP0_DATA_RAM141",
    "CMIC_LEDUP0_DATA_RAM142",
    "CMIC_LEDUP0_DATA_RAM143",
    "CMIC_LEDUP0_DATA_RAM144",
    "CMIC_LEDUP0_DATA_RAM145",
    "CMIC_LEDUP0_DATA_RAM146",
    "CMIC_LEDUP0_DATA_RAM147",
    "CMIC_LEDUP0_DATA_RAM148",
    "CMIC_LEDUP0_DATA_RAM149",
    "CMIC_LEDUP0_DATA_RAM150",
    "CMIC_LEDUP0_DATA_RAM151",
    "CMIC_LEDUP0_DATA_RAM152",
    "CMIC_LEDUP0_DATA_RAM153",
    "CMIC_LEDUP0_DATA_RAM154",
    "CMIC_LEDUP0_DATA_RAM155",
    "CMIC_LEDUP0_DATA_RAM156",
    "CMIC_LEDUP0_DATA_RAM157",
    "CMIC_LEDUP0_DATA_RAM158",
    "CMIC_LEDUP0_DATA_RAM159",
    "CMIC_LEDUP0_DATA_RAM160",
    "CMIC_LEDUP0_DATA_RAM161",
    "CMIC_LEDUP0_DATA_RAM162",
    "CMIC_LEDUP0_DATA_RAM163",
    "CMIC_LEDUP0_DATA_RAM164",
    "CMIC_LEDUP0_DATA_RAM165",
    "CMIC_LEDUP0_DATA_RAM166",
    "CMIC_LEDUP0_DATA_RAM167",
    "CMIC_LEDUP0_DATA_RAM168",
    "CMIC_LEDUP0_DATA_RAM169",
    "CMIC_LEDUP0_DATA_RAM170",
    "CMIC_LEDUP0_DATA_RAM171",
    "CMIC_LEDUP0_DATA_RAM172",
    "CMIC_LEDUP0_DATA_RAM173",
    "CMIC_LEDUP0_DATA_RAM174",
    "CMIC_LEDUP0_DATA_RAM175",
    "CMIC_LEDUP0_DATA_RAM176",
    "CMIC_LEDUP0_DATA_RAM177",
    "CMIC_LEDUP0_DATA_RAM178",
    "CMIC_LEDUP0_DATA_RAM179",
    "CMIC_LEDUP0_DATA_RAM180",
    "CMIC_LEDUP0_DATA_RAM181",
    "CMIC_LEDUP0_DATA_RAM182",
    "CMIC_LEDUP0_DATA_RAM183",
    "CMIC_LEDUP0_DATA_RAM184",
    "CMIC_LEDUP0_DATA_RAM185",
    "CMIC_LEDUP0_DATA_RAM186",
    "CMIC_LEDUP0_DATA_RAM187",
    "CMIC_LEDUP0_DATA_RAM188",
    "CMIC_LEDUP0_DATA_RAM189",
    "CMIC_LEDUP0_DATA_RAM190",
    "CMIC_LEDUP0_DATA_RAM191",
    "CMIC_LEDUP0_DATA_RAM192",
    "CMIC_LEDUP0_DATA_RAM193",
    "CMIC_LEDUP0_DATA_RAM194",
    "CMIC_LEDUP0_DATA_RAM195",
    "CMIC_LEDUP0_DATA_RAM196",
    "CMIC_LEDUP0_DATA_RAM197",
    "CMIC_LEDUP0_DATA_RAM198",
    "CMIC_LEDUP0_DATA_RAM199",
    "CMIC_LEDUP0_DATA_RAM200",
    "CMIC_LEDUP0_DATA_RAM201",
    "CMIC_LEDUP0_DATA_RAM202",
    "CMIC_LEDUP0_DATA_RAM203",
    "CMIC_LEDUP0_DATA_RAM204",
    "CMIC_LEDUP0_DATA_RAM205",
    "CMIC_LEDUP0_DATA_RAM206",
    "CMIC_LEDUP0_DATA_RAM207",
    "CMIC_LEDUP0_DATA_RAM208",
    "CMIC_LEDUP0_DATA_RAM209",
    "CMIC_LEDUP0_DATA_RAM210",
    "CMIC_LEDUP0_DATA_RAM211",
    "CMIC_LEDUP0_DATA_RAM212",
    "CMIC_LEDUP0_DATA_RAM213",
    "CMIC_LEDUP0_DATA_RAM214",
    "CMIC_LEDUP0_DATA_RAM215",
    "CMIC_LEDUP0_DATA_RAM216",
    "CMIC_LEDUP0_DATA_RAM217",
    "CMIC_LEDUP0_DATA_RAM218",
    "CMIC_LEDUP0_DATA_RAM219",
    "CMIC_LEDUP0_DATA_RAM220",
    "CMIC_LEDUP0_DATA_RAM221",
    "CMIC_LEDUP0_DATA_RAM222",
    "CMIC_LEDUP0_DATA_RAM223",
    "CMIC_LEDUP0_DATA_RAM224",
    "CMIC_LEDUP0_DATA_RAM225",
    "CMIC_LEDUP0_DATA_RAM226",
    "CMIC_LEDUP0_DATA_RAM227",
    "CMIC_LEDUP0_DATA_RAM228",
    "CMIC_LEDUP0_DATA_RAM229",
    "CMIC_LEDUP0_DATA_RAM230",
    "CMIC_LEDUP0_DATA_RAM231",
    "CMIC_LEDUP0_DATA_RAM232",
    "CMIC_LEDUP0_DATA_RAM233",
    "CMIC_LEDUP0_DATA_RAM234",
    "CMIC_LEDUP0_DATA_RAM235",
    "CMIC_LEDUP0_DATA_RAM236",
    "CMIC_LEDUP0_DATA_RAM237",
    "CMIC_LEDUP0_DATA_RAM238",
    "CMIC_LEDUP0_DATA_RAM239",
    "CMIC_LEDUP0_DATA_RAM240",
    "CMIC_LEDUP0_DATA_RAM241",
    "CMIC_LEDUP0_DATA_RAM242",
    "CMIC_LEDUP0_DATA_RAM243",
    "CMIC_LEDUP0_DATA_RAM244",
    "CMIC_LEDUP0_DATA_RAM245",
    "CMIC_LEDUP0_DATA_RAM246",
    "CMIC_LEDUP0_DATA_RAM247",
    "CMIC_LEDUP0_DATA_RAM248",
    "CMIC_LEDUP0_DATA_RAM249",
    "CMIC_LEDUP0_DATA_RAM250",
    "CMIC_LEDUP0_DATA_RAM251",
    "CMIC_LEDUP0_DATA_RAM252",
    "CMIC_LEDUP0_DATA_RAM253",
    "CMIC_LEDUP0_DATA_RAM254",
    "CMIC_LEDUP0_DATA_RAM255",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_0_3",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_12_15",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_16_19",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_20_23",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_24_27",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_28_31",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_32_35",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_36_39",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_40_43",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_44_47",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_48_51",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_4_7",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_52_55",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_56_59",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_60_63",
    "CMIC_LEDUP0_PORT_ORDER_REMAP_8_11",
    "CMIC_LEDUP0_PROGRAM_RAM",
    "CMIC_LEDUP0_PROGRAM_RAM0",
    "CMIC_LEDUP0_PROGRAM_RAM1",
    "CMIC_LEDUP0_PROGRAM_RAM2",
    "CMIC_LEDUP0_PROGRAM_RAM3",
    "CMIC_LEDUP0_PROGRAM_RAM4",
    "CMIC_LEDUP0_PROGRAM_RAM5",
    "CMIC_LEDUP0_PROGRAM_RAM6",
    "CMIC_LEDUP0_PROGRAM_RAM7",
    "CMIC_LEDUP0_PROGRAM_RAM8",
    "CMIC_LEDUP0_PROGRAM_RAM9",
    "CMIC_LEDUP0_PROGRAM_RAM10",
    "CMIC_LEDUP0_PROGRAM_RAM11",
    "CMIC_LEDUP0_PROGRAM_RAM12",
    "CMIC_LEDUP0_PROGRAM_RAM13",
    "CMIC_LEDUP0_PROGRAM_RAM14",
    "CMIC_LEDUP0_PROGRAM_RAM15",
    "CMIC_LEDUP0_PROGRAM_RAM16",
    "CMIC_LEDUP0_PROGRAM_RAM17",
    "CMIC_LEDUP0_PROGRAM_RAM18",
    "CMIC_LEDUP0_PROGRAM_RAM19",
    "CMIC_LEDUP0_PROGRAM_RAM20",
    "CMIC_LEDUP0_PROGRAM_RAM21",
    "CMIC_LEDUP0_PROGRAM_RAM22",
    "CMIC_LEDUP0_PROGRAM_RAM23",
    "CMIC_LEDUP0_PROGRAM_RAM24",
    "CMIC_LEDUP0_PROGRAM_RAM25",
    "CMIC_LEDUP0_PROGRAM_RAM26",
    "CMIC_LEDUP0_PROGRAM_RAM27",
    "CMIC_LEDUP0_PROGRAM_RAM28",
    "CMIC_LEDUP0_PROGRAM_RAM29",
    "CMIC_LEDUP0_PROGRAM_RAM30",
    "CMIC_LEDUP0_PROGRAM_RAM31",
    "CMIC_LEDUP0_PROGRAM_RAM32",
    "CMIC_LEDUP0_PROGRAM_RAM33",
    "CMIC_LEDUP0_PROGRAM_RAM34",
    "CMIC_LEDUP0_PROGRAM_RAM35",
    "CMIC_LEDUP0_PROGRAM_RAM36",
    "CMIC_LEDUP0_PROGRAM_RAM37",
    "CMIC_LEDUP0_PROGRAM_RAM38",
    "CMIC_LEDUP0_PROGRAM_RAM39",
    "CMIC_LEDUP0_PROGRAM_RAM40",
    "CMIC_LEDUP0_PROGRAM_RAM41",
    "CMIC_LEDUP0_PROGRAM_RAM42",
    "CMIC_LEDUP0_PROGRAM_RAM43",
    "CMIC_LEDUP0_PROGRAM_RAM44",
    "CMIC_LEDUP0_PROGRAM_RAM45",
    "CMIC_LEDUP0_PROGRAM_RAM46",
    "CMIC_LEDUP0_PROGRAM_RAM47",
    "CMIC_LEDUP0_PROGRAM_RAM48",
    "CMIC_LEDUP0_PROGRAM_RAM49",
    "CMIC_LEDUP0_PROGRAM_RAM50",
    "CMIC_LEDUP0_PROGRAM_RAM51",
    "CMIC_LEDUP0_PROGRAM_RAM52",
    "CMIC_LEDUP0_PROGRAM_RAM53",
    "CMIC_LEDUP0_PROGRAM_RAM54",
    "CMIC_LEDUP0_PROGRAM_RAM55",
    "CMIC_LEDUP0_PROGRAM_RAM56",
    "CMIC_LEDUP0_PROGRAM_RAM57",
    "CMIC_LEDUP0_PROGRAM_RAM58",
    "CMIC_LEDUP0_PROGRAM_RAM59",
    "CMIC_LEDUP0_PROGRAM_RAM60",
    "CMIC_LEDUP0_PROGRAM_RAM61",
    "CMIC_LEDUP0_PROGRAM_RAM62",
    "CMIC_LEDUP0_PROGRAM_RAM63",
    "CMIC_LEDUP0_PROGRAM_RAM64",
    "CMIC_LEDUP0_PROGRAM_RAM65",
    "CMIC_LEDUP0_PROGRAM_RAM66",
    "CMIC_LEDUP0_PROGRAM_RAM67",
    "CMIC_LEDUP0_PROGRAM_RAM68",
    "CMIC_LEDUP0_PROGRAM_RAM69",
    "CMIC_LEDUP0_PROGRAM_RAM70",
    "CMIC_LEDUP0_PROGRAM_RAM71",
    "CMIC_LEDUP0_PROGRAM_RAM72",
    "CMIC_LEDUP0_PROGRAM_RAM73",
    "CMIC_LEDUP0_PROGRAM_RAM74",
    "CMIC_LEDUP0_PROGRAM_RAM75",
    "CMIC_LEDUP0_PROGRAM_RAM76",
    "CMIC_LEDUP0_PROGRAM_RAM77",
    "CMIC_LEDUP0_PROGRAM_RAM78",
    "CMIC_LEDUP0_PROGRAM_RAM79",
    "CMIC_LEDUP0_PROGRAM_RAM80",
    "CMIC_LEDUP0_PROGRAM_RAM81",
    "CMIC_LEDUP0_PROGRAM_RAM82",
    "CMIC_LEDUP0_PROGRAM_RAM83",
    "CMIC_LEDUP0_PROGRAM_RAM84",
    "CMIC_LEDUP0_PROGRAM_RAM85",
    "CMIC_LEDUP0_PROGRAM_RAM86",
    "CMIC_LEDUP0_PROGRAM_RAM87",
    "CMIC_LEDUP0_PROGRAM_RAM88",
    "CMIC_LEDUP0_PROGRAM_RAM89",
    "CMIC_LEDUP0_PROGRAM_RAM90",
    "CMIC_LEDUP0_PROGRAM_RAM91",
    "CMIC_LEDUP0_PROGRAM_RAM92",
    "CMIC_LEDUP0_PROGRAM_RAM93",
    "CMIC_LEDUP0_PROGRAM_RAM94",
    "CMIC_LEDUP0_PROGRAM_RAM95",
    "CMIC_LEDUP0_PROGRAM_RAM96",
    "CMIC_LEDUP0_PROGRAM_RAM97",
    "CMIC_LEDUP0_PROGRAM_RAM98",
    "CMIC_LEDUP0_PROGRAM_RAM99",
    "CMIC_LEDUP0_PROGRAM_RAM100",
    "CMIC_LEDUP0_PROGRAM_RAM101",
    "CMIC_LEDUP0_PROGRAM_RAM102",
    "CMIC_LEDUP0_PROGRAM_RAM103",
    "CMIC_LEDUP0_PROGRAM_RAM104",
    "CMIC_LEDUP0_PROGRAM_RAM105",
    "CMIC_LEDUP0_PROGRAM_RAM106",
    "CMIC_LEDUP0_PROGRAM_RAM107",
    "CMIC_LEDUP0_PROGRAM_RAM108",
    "CMIC_LEDUP0_PROGRAM_RAM109",
    "CMIC_LEDUP0_PROGRAM_RAM110",
    "CMIC_LEDUP0_PROGRAM_RAM111",
    "CMIC_LEDUP0_PROGRAM_RAM112",
    "CMIC_LEDUP0_PROGRAM_RAM113",
    "CMIC_LEDUP0_PROGRAM_RAM114",
    "CMIC_LEDUP0_PROGRAM_RAM115",
    "CMIC_LEDUP0_PROGRAM_RAM116",
    "CMIC_LEDUP0_PROGRAM_RAM117",
    "CMIC_LEDUP0_PROGRAM_RAM118",
    "CMIC_LEDUP0_PROGRAM_RAM119",
    "CMIC_LEDUP0_PROGRAM_RAM120",
    "CMIC_LEDUP0_PROGRAM_RAM121",
    "CMIC_LEDUP0_PROGRAM_RAM122",
    "CMIC_LEDUP0_PROGRAM_RAM123",
    "CMIC_LEDUP0_PROGRAM_RAM124",
    "CMIC_LEDUP0_PROGRAM_RAM125",
    "CMIC_LEDUP0_PROGRAM_RAM126",
    "CMIC_LEDUP0_PROGRAM_RAM127",
    "CMIC_LEDUP0_PROGRAM_RAM128",
    "CMIC_LEDUP0_PROGRAM_RAM129",
    "CMIC_LEDUP0_PROGRAM_RAM130",
    "CMIC_LEDUP0_PROGRAM_RAM131",
    "CMIC_LEDUP0_PROGRAM_RAM132",
    "CMIC_LEDUP0_PROGRAM_RAM133",
    "CMIC_LEDUP0_PROGRAM_RAM134",
    "CMIC_LEDUP0_PROGRAM_RAM135",
    "CMIC_LEDUP0_PROGRAM_RAM136",
    "CMIC_LEDUP0_PROGRAM_RAM137",
    "CMIC_LEDUP0_PROGRAM_RAM138",
    "CMIC_LEDUP0_PROGRAM_RAM139",
    "CMIC_LEDUP0_PROGRAM_RAM140",
    "CMIC_LEDUP0_PROGRAM_RAM141",
    "CMIC_LEDUP0_PROGRAM_RAM142",
    "CMIC_LEDUP0_PROGRAM_RAM143",
    "CMIC_LEDUP0_PROGRAM_RAM144",
    "CMIC_LEDUP0_PROGRAM_RAM145",
    "CMIC_LEDUP0_PROGRAM_RAM146",
    "CMIC_LEDUP0_PROGRAM_RAM147",
    "CMIC_LEDUP0_PROGRAM_RAM148",
    "CMIC_LEDUP0_PROGRAM_RAM149",
    "CMIC_LEDUP0_PROGRAM_RAM150",
    "CMIC_LEDUP0_PROGRAM_RAM151",
    "CMIC_LEDUP0_PROGRAM_RAM152",
    "CMIC_LEDUP0_PROGRAM_RAM153",
    "CMIC_LEDUP0_PROGRAM_RAM154",
    "CMIC_LEDUP0_PROGRAM_RAM155",
    "CMIC_LEDUP0_PROGRAM_RAM156",
    "CMIC_LEDUP0_PROGRAM_RAM157",
    "CMIC_LEDUP0_PROGRAM_RAM158",
    "CMIC_LEDUP0_PROGRAM_RAM159",
    "CMIC_LEDUP0_PROGRAM_RAM160",
    "CMIC_LEDUP0_PROGRAM_RAM161",
    "CMIC_LEDUP0_PROGRAM_RAM162",
    "CMIC_LEDUP0_PROGRAM_RAM163",
    "CMIC_LEDUP0_PROGRAM_RAM164",
    "CMIC_LEDUP0_PROGRAM_RAM165",
    "CMIC_LEDUP0_PROGRAM_RAM166",
    "CMIC_LEDUP0_PROGRAM_RAM167",
    "CMIC_LEDUP0_PROGRAM_RAM168",
    "CMIC_LEDUP0_PROGRAM_RAM169",
    "CMIC_LEDUP0_PROGRAM_RAM170",
    "CMIC_LEDUP0_PROGRAM_RAM171",
    "CMIC_LEDUP0_PROGRAM_RAM172",
    "CMIC_LEDUP0_PROGRAM_RAM173",
    "CMIC_LEDUP0_PROGRAM_RAM174",
    "CMIC_LEDUP0_PROGRAM_RAM175",
    "CMIC_LEDUP0_PROGRAM_RAM176",
    "CMIC_LEDUP0_PROGRAM_RAM177",
    "CMIC_LEDUP0_PROGRAM_RAM178",
    "CMIC_LEDUP0_PROGRAM_RAM179",
    "CMIC_LEDUP0_PROGRAM_RAM180",
    "CMIC_LEDUP0_PROGRAM_RAM181",
    "CMIC_LEDUP0_PROGRAM_RAM182",
    "CMIC_LEDUP0_PROGRAM_RAM183",
    "CMIC_LEDUP0_PROGRAM_RAM184",
    "CMIC_LEDUP0_PROGRAM_RAM185",
    "CMIC_LEDUP0_PROGRAM_RAM186",
    "CMIC_LEDUP0_PROGRAM_RAM187",
    "CMIC_LEDUP0_PROGRAM_RAM188",
    "CMIC_LEDUP0_PROGRAM_RAM189",
    "CMIC_LEDUP0_PROGRAM_RAM190",
    "CMIC_LEDUP0_PROGRAM_RAM191",
    "CMIC_LEDUP0_PROGRAM_RAM192",
    "CMIC_LEDUP0_PROGRAM_RAM193",
    "CMIC_LEDUP0_PROGRAM_RAM194",
    "CMIC_LEDUP0_PROGRAM_RAM195",
    "CMIC_LEDUP0_PROGRAM_RAM196",
    "CMIC_LEDUP0_PROGRAM_RAM197",
    "CMIC_LEDUP0_PROGRAM_RAM198",
    "CMIC_LEDUP0_PROGRAM_RAM199",
    "CMIC_LEDUP0_PROGRAM_RAM200",
    "CMIC_LEDUP0_PROGRAM_RAM201",
    "CMIC_LEDUP0_PROGRAM_RAM202",
    "CMIC_LEDUP0_PROGRAM_RAM203",
    "CMIC_LEDUP0_PROGRAM_RAM204",
    "CMIC_LEDUP0_PROGRAM_RAM205",
    "CMIC_LEDUP0_PROGRAM_RAM206",
    "CMIC_LEDUP0_PROGRAM_RAM207",
    "CMIC_LEDUP0_PROGRAM_RAM208",
    "CMIC_LEDUP0_PROGRAM_RAM209",
    "CMIC_LEDUP0_PROGRAM_RAM210",
    "CMIC_LEDUP0_PROGRAM_RAM211",
    "CMIC_LEDUP0_PROGRAM_RAM212",
    "CMIC_LEDUP0_PROGRAM_RAM213",
    "CMIC_LEDUP0_PROGRAM_RAM214",
    "CMIC_LEDUP0_PROGRAM_RAM215",
    "CMIC_LEDUP0_PROGRAM_RAM216",
    "CMIC_LEDUP0_PROGRAM_RAM217",
    "CMIC_LEDUP0_PROGRAM_RAM218",
    "CMIC_LEDUP0_PROGRAM_RAM219",
    "CMIC_LEDUP0_PROGRAM_RAM220",
    "CMIC_LEDUP0_PROGRAM_RAM221",
    "CMIC_LEDUP0_PROGRAM_RAM222",
    "CMIC_LEDUP0_PROGRAM_RAM223",
    "CMIC_LEDUP0_PROGRAM_RAM224",
    "CMIC_LEDUP0_PROGRAM_RAM225",
    "CMIC_LEDUP0_PROGRAM_RAM226",
    "CMIC_LEDUP0_PROGRAM_RAM227",
    "CMIC_LEDUP0_PROGRAM_RAM228",
    "CMIC_LEDUP0_PROGRAM_RAM229",
    "CMIC_LEDUP0_PROGRAM_RAM230",
    "CMIC_LEDUP0_PROGRAM_RAM231",
    "CMIC_LEDUP0_PROGRAM_RAM232",
    "CMIC_LEDUP0_PROGRAM_RAM233",
    "CMIC_LEDUP0_PROGRAM_RAM234",
    "CMIC_LEDUP0_PROGRAM_RAM235",
    "CMIC_LEDUP0_PROGRAM_RAM236",
    "CMIC_LEDUP0_PROGRAM_RAM237",
    "CMIC_LEDUP0_PROGRAM_RAM238",
    "CMIC_LEDUP0_PROGRAM_RAM239",
    "CMIC_LEDUP0_PROGRAM_RAM240",
    "CMIC_LEDUP0_PROGRAM_RAM241",
    "CMIC_LEDUP0_PROGRAM_RAM242",
    "CMIC_LEDUP0_PROGRAM_RAM243",
    "CMIC_LEDUP0_PROGRAM_RAM244",
    "CMIC_LEDUP0_PROGRAM_RAM245",
    "CMIC_LEDUP0_PROGRAM_RAM246",
    "CMIC_LEDUP0_PROGRAM_RAM247",
    "CMIC_LEDUP0_PROGRAM_RAM248",
    "CMIC_LEDUP0_PROGRAM_RAM249",
    "CMIC_LEDUP0_PROGRAM_RAM250",
    "CMIC_LEDUP0_PROGRAM_RAM251",
    "CMIC_LEDUP0_PROGRAM_RAM252",
    "CMIC_LEDUP0_PROGRAM_RAM253",
    "CMIC_LEDUP0_PROGRAM_RAM254",
    "CMIC_LEDUP0_PROGRAM_RAM255",
    "CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR",
    "CMIC_LEDUP0_SCANOUT_COUNT_UPPER",
    "CMIC_LEDUP0_STATUS",
    "CMIC_LEDUP0_TM_CONTROL",
    "CMIC_LEDUP1_CLK_PARAMS",
    "CMIC_LEDUP1_CTRL",
    "CMIC_LEDUP1_DATA_RAM",
    "CMIC_LEDUP1_DATA_RAM0",
    "CMIC_LEDUP1_DATA_RAM1",
    "CMIC_LEDUP1_DATA_RAM2",
    "CMIC_LEDUP1_DATA_RAM3",
    "CMIC_LEDUP1_DATA_RAM4",
    "CMIC_LEDUP1_DATA_RAM5",
    "CMIC_LEDUP1_DATA_RAM6",
    "CMIC_LEDUP1_DATA_RAM7",
    "CMIC_LEDUP1_DATA_RAM8",
    "CMIC_LEDUP1_DATA_RAM9",
    "CMIC_LEDUP1_DATA_RAM10",
    "CMIC_LEDUP1_DATA_RAM11",
    "CMIC_LEDUP1_DATA_RAM12",
    "CMIC_LEDUP1_DATA_RAM13",
    "CMIC_LEDUP1_DATA_RAM14",
    "CMIC_LEDUP1_DATA_RAM15",
    "CMIC_LEDUP1_DATA_RAM16",
    "CMIC_LEDUP1_DATA_RAM17",
    "CMIC_LEDUP1_DATA_RAM18",
    "CMIC_LEDUP1_DATA_RAM19",
    "CMIC_LEDUP1_DATA_RAM20",
    "CMIC_LEDUP1_DATA_RAM21",
    "CMIC_LEDUP1_DATA_RAM22",
    "CMIC_LEDUP1_DATA_RAM23",
    "CMIC_LEDUP1_DATA_RAM24",
    "CMIC_LEDUP1_DATA_RAM25",
    "CMIC_LEDUP1_DATA_RAM26",
    "CMIC_LEDUP1_DATA_RAM27",
    "CMIC_LEDUP1_DATA_RAM28",
    "CMIC_LEDUP1_DATA_RAM29",
    "CMIC_LEDUP1_DATA_RAM30",
    "CMIC_LEDUP1_DATA_RAM31",
    "CMIC_LEDUP1_DATA_RAM32",
    "CMIC_LEDUP1_DATA_RAM33",
    "CMIC_LEDUP1_DATA_RAM34",
    "CMIC_LEDUP1_DATA_RAM35",
    "CMIC_LEDUP1_DATA_RAM36",
    "CMIC_LEDUP1_DATA_RAM37",
    "CMIC_LEDUP1_DATA_RAM38",
    "CMIC_LEDUP1_DATA_RAM39",
    "CMIC_LEDUP1_DATA_RAM40",
    "CMIC_LEDUP1_DATA_RAM41",
    "CMIC_LEDUP1_DATA_RAM42",
    "CMIC_LEDUP1_DATA_RAM43",
    "CMIC_LEDUP1_DATA_RAM44",
    "CMIC_LEDUP1_DATA_RAM45",
    "CMIC_LEDUP1_DATA_RAM46",
    "CMIC_LEDUP1_DATA_RAM47",
    "CMIC_LEDUP1_DATA_RAM48",
    "CMIC_LEDUP1_DATA_RAM49",
    "CMIC_LEDUP1_DATA_RAM50",
    "CMIC_LEDUP1_DATA_RAM51",
    "CMIC_LEDUP1_DATA_RAM52",
    "CMIC_LEDUP1_DATA_RAM53",
    "CMIC_LEDUP1_DATA_RAM54",
    "CMIC_LEDUP1_DATA_RAM55",
    "CMIC_LEDUP1_DATA_RAM56",
    "CMIC_LEDUP1_DATA_RAM57",
    "CMIC_LEDUP1_DATA_RAM58",
    "CMIC_LEDUP1_DATA_RAM59",
    "CMIC_LEDUP1_DATA_RAM60",
    "CMIC_LEDUP1_DATA_RAM61",
    "CMIC_LEDUP1_DATA_RAM62",
    "CMIC_LEDUP1_DATA_RAM63",
    "CMIC_LEDUP1_DATA_RAM64",
    "CMIC_LEDUP1_DATA_RAM65",
    "CMIC_LEDUP1_DATA_RAM66",
    "CMIC_LEDUP1_DATA_RAM67",
    "CMIC_LEDUP1_DATA_RAM68",
    "CMIC_LEDUP1_DATA_RAM69",
    "CMIC_LEDUP1_DATA_RAM70",
    "CMIC_LEDUP1_DATA_RAM71",
    "CMIC_LEDUP1_DATA_RAM72",
    "CMIC_LEDUP1_DATA_RAM73",
    "CMIC_LEDUP1_DATA_RAM74",
    "CMIC_LEDUP1_DATA_RAM75",
    "CMIC_LEDUP1_DATA_RAM76",
    "CMIC_LEDUP1_DATA_RAM77",
    "CMIC_LEDUP1_DATA_RAM78",
    "CMIC_LEDUP1_DATA_RAM79",
    "CMIC_LEDUP1_DATA_RAM80",
    "CMIC_LEDUP1_DATA_RAM81",
    "CMIC_LEDUP1_DATA_RAM82",
    "CMIC_LEDUP1_DATA_RAM83",
    "CMIC_LEDUP1_DATA_RAM84",
    "CMIC_LEDUP1_DATA_RAM85",
    "CMIC_LEDUP1_DATA_RAM86",
    "CMIC_LEDUP1_DATA_RAM87",
    "CMIC_LEDUP1_DATA_RAM88",
    "CMIC_LEDUP1_DATA_RAM89",
    "CMIC_LEDUP1_DATA_RAM90",
    "CMIC_LEDUP1_DATA_RAM91",
    "CMIC_LEDUP1_DATA_RAM92",
    "CMIC_LEDUP1_DATA_RAM93",
    "CMIC_LEDUP1_DATA_RAM94",
    "CMIC_LEDUP1_DATA_RAM95",
    "CMIC_LEDUP1_DATA_RAM96",
    "CMIC_LEDUP1_DATA_RAM97",
    "CMIC_LEDUP1_DATA_RAM98",
    "CMIC_LEDUP1_DATA_RAM99",
    "CMIC_LEDUP1_DATA_RAM100",
    "CMIC_LEDUP1_DATA_RAM101",
    "CMIC_LEDUP1_DATA_RAM102",
    "CMIC_LEDUP1_DATA_RAM103",
    "CMIC_LEDUP1_DATA_RAM104",
    "CMIC_LEDUP1_DATA_RAM105",
    "CMIC_LEDUP1_DATA_RAM106",
    "CMIC_LEDUP1_DATA_RAM107",
    "CMIC_LEDUP1_DATA_RAM108",
    "CMIC_LEDUP1_DATA_RAM109",
    "CMIC_LEDUP1_DATA_RAM110",
    "CMIC_LEDUP1_DATA_RAM111",
    "CMIC_LEDUP1_DATA_RAM112",
    "CMIC_LEDUP1_DATA_RAM113",
    "CMIC_LEDUP1_DATA_RAM114",
    "CMIC_LEDUP1_DATA_RAM115",
    "CMIC_LEDUP1_DATA_RAM116",
    "CMIC_LEDUP1_DATA_RAM117",
    "CMIC_LEDUP1_DATA_RAM118",
    "CMIC_LEDUP1_DATA_RAM119",
    "CMIC_LEDUP1_DATA_RAM120",
    "CMIC_LEDUP1_DATA_RAM121",
    "CMIC_LEDUP1_DATA_RAM122",
    "CMIC_LEDUP1_DATA_RAM123",
    "CMIC_LEDUP1_DATA_RAM124",
    "CMIC_LEDUP1_DATA_RAM125",
    "CMIC_LEDUP1_DATA_RAM126",
    "CMIC_LEDUP1_DATA_RAM127",
    "CMIC_LEDUP1_DATA_RAM128",
    "CMIC_LEDUP1_DATA_RAM129",
    "CMIC_LEDUP1_DATA_RAM130",
    "CMIC_LEDUP1_DATA_RAM131",
    "CMIC_LEDUP1_DATA_RAM132",
    "CMIC_LEDUP1_DATA_RAM133",
    "CMIC_LEDUP1_DATA_RAM134",
    "CMIC_LEDUP1_DATA_RAM135",
    "CMIC_LEDUP1_DATA_RAM136",
    "CMIC_LEDUP1_DATA_RAM137",
    "CMIC_LEDUP1_DATA_RAM138",
    "CMIC_LEDUP1_DATA_RAM139",
    "CMIC_LEDUP1_DATA_RAM140",
    "CMIC_LEDUP1_DATA_RAM141",
    "CMIC_LEDUP1_DATA_RAM142",
    "CMIC_LEDUP1_DATA_RAM143",
    "CMIC_LEDUP1_DATA_RAM144",
    "CMIC_LEDUP1_DATA_RAM145",
    "CMIC_LEDUP1_DATA_RAM146",
    "CMIC_LEDUP1_DATA_RAM147",
    "CMIC_LEDUP1_DATA_RAM148",
    "CMIC_LEDUP1_DATA_RAM149",
    "CMIC_LEDUP1_DATA_RAM150",
    "CMIC_LEDUP1_DATA_RAM151",
    "CMIC_LEDUP1_DATA_RAM152",
    "CMIC_LEDUP1_DATA_RAM153",
    "CMIC_LEDUP1_DATA_RAM154",
    "CMIC_LEDUP1_DATA_RAM155",
    "CMIC_LEDUP1_DATA_RAM156",
    "CMIC_LEDUP1_DATA_RAM157",
    "CMIC_LEDUP1_DATA_RAM158",
    "CMIC_LEDUP1_DATA_RAM159",
    "CMIC_LEDUP1_DATA_RAM160",
    "CMIC_LEDUP1_DATA_RAM161",
    "CMIC_LEDUP1_DATA_RAM162",
    "CMIC_LEDUP1_DATA_RAM163",
    "CMIC_LEDUP1_DATA_RAM164",
    "CMIC_LEDUP1_DATA_RAM165",
    "CMIC_LEDUP1_DATA_RAM166",
    "CMIC_LEDUP1_DATA_RAM167",
    "CMIC_LEDUP1_DATA_RAM168",
    "CMIC_LEDUP1_DATA_RAM169",
    "CMIC_LEDUP1_DATA_RAM170",
    "CMIC_LEDUP1_DATA_RAM171",
    "CMIC_LEDUP1_DATA_RAM172",
    "CMIC_LEDUP1_DATA_RAM173",
    "CMIC_LEDUP1_DATA_RAM174",
    "CMIC_LEDUP1_DATA_RAM175",
    "CMIC_LEDUP1_DATA_RAM176",
    "CMIC_LEDUP1_DATA_RAM177",
    "CMIC_LEDUP1_DATA_RAM178",
    "CMIC_LEDUP1_DATA_RAM179",
    "CMIC_LEDUP1_DATA_RAM180",
    "CMIC_LEDUP1_DATA_RAM181",
    "CMIC_LEDUP1_DATA_RAM182",
    "CMIC_LEDUP1_DATA_RAM183",
    "CMIC_LEDUP1_DATA_RAM184",
    "CMIC_LEDUP1_DATA_RAM185",
    "CMIC_LEDUP1_DATA_RAM186",
    "CMIC_LEDUP1_DATA_RAM187",
    "CMIC_LEDUP1_DATA_RAM188",
    "CMIC_LEDUP1_DATA_RAM189",
    "CMIC_LEDUP1_DATA_RAM190",
    "CMIC_LEDUP1_DATA_RAM191",
    "CMIC_LEDUP1_DATA_RAM192",
    "CMIC_LEDUP1_DATA_RAM193",
    "CMIC_LEDUP1_DATA_RAM194",
    "CMIC_LEDUP1_DATA_RAM195",
    "CMIC_LEDUP1_DATA_RAM196",
    "CMIC_LEDUP1_DATA_RAM197",
    "CMIC_LEDUP1_DATA_RAM198",
    "CMIC_LEDUP1_DATA_RAM199",
    "CMIC_LEDUP1_DATA_RAM200",
    "CMIC_LEDUP1_DATA_RAM201",
    "CMIC_LEDUP1_DATA_RAM202",
    "CMIC_LEDUP1_DATA_RAM203",
    "CMIC_LEDUP1_DATA_RAM204",
    "CMIC_LEDUP1_DATA_RAM205",
    "CMIC_LEDUP1_DATA_RAM206",
    "CMIC_LEDUP1_DATA_RAM207",
    "CMIC_LEDUP1_DATA_RAM208",
    "CMIC_LEDUP1_DATA_RAM209",
    "CMIC_LEDUP1_DATA_RAM210",
    "CMIC_LEDUP1_DATA_RAM211",
    "CMIC_LEDUP1_DATA_RAM212",
    "CMIC_LEDUP1_DATA_RAM213",
    "CMIC_LEDUP1_DATA_RAM214",
    "CMIC_LEDUP1_DATA_RAM215",
    "CMIC_LEDUP1_DATA_RAM216",
    "CMIC_LEDUP1_DATA_RAM217",
    "CMIC_LEDUP1_DATA_RAM218",
    "CMIC_LEDUP1_DATA_RAM219",
    "CMIC_LEDUP1_DATA_RAM220",
    "CMIC_LEDUP1_DATA_RAM221",
    "CMIC_LEDUP1_DATA_RAM222",
    "CMIC_LEDUP1_DATA_RAM223",
    "CMIC_LEDUP1_DATA_RAM224",
    "CMIC_LEDUP1_DATA_RAM225",
    "CMIC_LEDUP1_DATA_RAM226",
    "CMIC_LEDUP1_DATA_RAM227",
    "CMIC_LEDUP1_DATA_RAM228",
    "CMIC_LEDUP1_DATA_RAM229",
    "CMIC_LEDUP1_DATA_RAM230",
    "CMIC_LEDUP1_DATA_RAM231",
    "CMIC_LEDUP1_DATA_RAM232",
    "CMIC_LEDUP1_DATA_RAM233",
    "CMIC_LEDUP1_DATA_RAM234",
    "CMIC_LEDUP1_DATA_RAM235",
    "CMIC_LEDUP1_DATA_RAM236",
    "CMIC_LEDUP1_DATA_RAM237",
    "CMIC_LEDUP1_DATA_RAM238",
    "CMIC_LEDUP1_DATA_RAM239",
    "CMIC_LEDUP1_DATA_RAM240",
    "CMIC_LEDUP1_DATA_RAM241",
    "CMIC_LEDUP1_DATA_RAM242",
    "CMIC_LEDUP1_DATA_RAM243",
    "CMIC_LEDUP1_DATA_RAM244",
    "CMIC_LEDUP1_DATA_RAM245",
    "CMIC_LEDUP1_DATA_RAM246",
    "CMIC_LEDUP1_DATA_RAM247",
    "CMIC_LEDUP1_DATA_RAM248",
    "CMIC_LEDUP1_DATA_RAM249",
    "CMIC_LEDUP1_DATA_RAM250",
    "CMIC_LEDUP1_DATA_RAM251",
    "CMIC_LEDUP1_DATA_RAM252",
    "CMIC_LEDUP1_DATA_RAM253",
    "CMIC_LEDUP1_DATA_RAM254",
    "CMIC_LEDUP1_DATA_RAM255",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_0_3",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_12_15",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_16_19",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_20_23",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_24_27",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_28_31",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_32_35",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_36_39",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_40_43",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_44_47",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_48_51",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_4_7",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_52_55",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_56_59",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_60_63",
    "CMIC_LEDUP1_PORT_ORDER_REMAP_8_11",
    "CMIC_LEDUP1_PROGRAM_RAM",
    "CMIC_LEDUP1_PROGRAM_RAM0",
    "CMIC_LEDUP1_PROGRAM_RAM1",
    "CMIC_LEDUP1_PROGRAM_RAM2",
    "CMIC_LEDUP1_PROGRAM_RAM3",
    "CMIC_LEDUP1_PROGRAM_RAM4",
    "CMIC_LEDUP1_PROGRAM_RAM5",
    "CMIC_LEDUP1_PROGRAM_RAM6",
    "CMIC_LEDUP1_PROGRAM_RAM7",
    "CMIC_LEDUP1_PROGRAM_RAM8",
    "CMIC_LEDUP1_PROGRAM_RAM9",
    "CMIC_LEDUP1_PROGRAM_RAM10",
    "CMIC_LEDUP1_PROGRAM_RAM11",
    "CMIC_LEDUP1_PROGRAM_RAM12",
    "CMIC_LEDUP1_PROGRAM_RAM13",
    "CMIC_LEDUP1_PROGRAM_RAM14",
    "CMIC_LEDUP1_PROGRAM_RAM15",
    "CMIC_LEDUP1_PROGRAM_RAM16",
    "CMIC_LEDUP1_PROGRAM_RAM17",
    "CMIC_LEDUP1_PROGRAM_RAM18",
    "CMIC_LEDUP1_PROGRAM_RAM19",
    "CMIC_LEDUP1_PROGRAM_RAM20",
    "CMIC_LEDUP1_PROGRAM_RAM21",
    "CMIC_LEDUP1_PROGRAM_RAM22",
    "CMIC_LEDUP1_PROGRAM_RAM23",
    "CMIC_LEDUP1_PROGRAM_RAM24",
    "CMIC_LEDUP1_PROGRAM_RAM25",
    "CMIC_LEDUP1_PROGRAM_RAM26",
    "CMIC_LEDUP1_PROGRAM_RAM27",
    "CMIC_LEDUP1_PROGRAM_RAM28",
    "CMIC_LEDUP1_PROGRAM_RAM29",
    "CMIC_LEDUP1_PROGRAM_RAM30",
    "CMIC_LEDUP1_PROGRAM_RAM31",
    "CMIC_LEDUP1_PROGRAM_RAM32",
    "CMIC_LEDUP1_PROGRAM_RAM33",
    "CMIC_LEDUP1_PROGRAM_RAM34",
    "CMIC_LEDUP1_PROGRAM_RAM35",
    "CMIC_LEDUP1_PROGRAM_RAM36",
    "CMIC_LEDUP1_PROGRAM_RAM37",
    "CMIC_LEDUP1_PROGRAM_RAM38",
    "CMIC_LEDUP1_PROGRAM_RAM39",
    "CMIC_LEDUP1_PROGRAM_RAM40",
    "CMIC_LEDUP1_PROGRAM_RAM41",
    "CMIC_LEDUP1_PROGRAM_RAM42",
    "CMIC_LEDUP1_PROGRAM_RAM43",
    "CMIC_LEDUP1_PROGRAM_RAM44",
    "CMIC_LEDUP1_PROGRAM_RAM45",
    "CMIC_LEDUP1_PROGRAM_RAM46",
    "CMIC_LEDUP1_PROGRAM_RAM47",
    "CMIC_LEDUP1_PROGRAM_RAM48",
    "CMIC_LEDUP1_PROGRAM_RAM49",
    "CMIC_LEDUP1_PROGRAM_RAM50",
    "CMIC_LEDUP1_PROGRAM_RAM51",
    "CMIC_LEDUP1_PROGRAM_RAM52",
    "CMIC_LEDUP1_PROGRAM_RAM53",
    "CMIC_LEDUP1_PROGRAM_RAM54",
    "CMIC_LEDUP1_PROGRAM_RAM55",
    "CMIC_LEDUP1_PROGRAM_RAM56",
    "CMIC_LEDUP1_PROGRAM_RAM57",
    "CMIC_LEDUP1_PROGRAM_RAM58",
    "CMIC_LEDUP1_PROGRAM_RAM59",
    "CMIC_LEDUP1_PROGRAM_RAM60",
    "CMIC_LEDUP1_PROGRAM_RAM61",
    "CMIC_LEDUP1_PROGRAM_RAM62",
    "CMIC_LEDUP1_PROGRAM_RAM63",
    "CMIC_LEDUP1_PROGRAM_RAM64",
    "CMIC_LEDUP1_PROGRAM_RAM65",
    "CMIC_LEDUP1_PROGRAM_RAM66",
    "CMIC_LEDUP1_PROGRAM_RAM67",
    "CMIC_LEDUP1_PROGRAM_RAM68",
    "CMIC_LEDUP1_PROGRAM_RAM69",
    "CMIC_LEDUP1_PROGRAM_RAM70",
    "CMIC_LEDUP1_PROGRAM_RAM71",
    "CMIC_LEDUP1_PROGRAM_RAM72",
    "CMIC_LEDUP1_PROGRAM_RAM73",
    "CMIC_LEDUP1_PROGRAM_RAM74",
    "CMIC_LEDUP1_PROGRAM_RAM75",
    "CMIC_LEDUP1_PROGRAM_RAM76",
    "CMIC_LEDUP1_PROGRAM_RAM77",
    "CMIC_LEDUP1_PROGRAM_RAM78",
    "CMIC_LEDUP1_PROGRAM_RAM79",
    "CMIC_LEDUP1_PROGRAM_RAM80",
    "CMIC_LEDUP1_PROGRAM_RAM81",
    "CMIC_LEDUP1_PROGRAM_RAM82",
    "CMIC_LEDUP1_PROGRAM_RAM83",
    "CMIC_LEDUP1_PROGRAM_RAM84",
    "CMIC_LEDUP1_PROGRAM_RAM85",
    "CMIC_LEDUP1_PROGRAM_RAM86",
    "CMIC_LEDUP1_PROGRAM_RAM87",
    "CMIC_LEDUP1_PROGRAM_RAM88",
    "CMIC_LEDUP1_PROGRAM_RAM89",
    "CMIC_LEDUP1_PROGRAM_RAM90",
    "CMIC_LEDUP1_PROGRAM_RAM91",
    "CMIC_LEDUP1_PROGRAM_RAM92",
    "CMIC_LEDUP1_PROGRAM_RAM93",
    "CMIC_LEDUP1_PROGRAM_RAM94",
    "CMIC_LEDUP1_PROGRAM_RAM95",
    "CMIC_LEDUP1_PROGRAM_RAM96",
    "CMIC_LEDUP1_PROGRAM_RAM97",
    "CMIC_LEDUP1_PROGRAM_RAM98",
    "CMIC_LEDUP1_PROGRAM_RAM99",
    "CMIC_LEDUP1_PROGRAM_RAM100",
    "CMIC_LEDUP1_PROGRAM_RAM101",
    "CMIC_LEDUP1_PROGRAM_RAM102",
    "CMIC_LEDUP1_PROGRAM_RAM103",
    "CMIC_LEDUP1_PROGRAM_RAM104",
    "CMIC_LEDUP1_PROGRAM_RAM105",
    "CMIC_LEDUP1_PROGRAM_RAM106",
    "CMIC_LEDUP1_PROGRAM_RAM107",
    "CMIC_LEDUP1_PROGRAM_RAM108",
    "CMIC_LEDUP1_PROGRAM_RAM109",
    "CMIC_LEDUP1_PROGRAM_RAM110",
    "CMIC_LEDUP1_PROGRAM_RAM111",
    "CMIC_LEDUP1_PROGRAM_RAM112",
    "CMIC_LEDUP1_PROGRAM_RAM113",
    "CMIC_LEDUP1_PROGRAM_RAM114",
    "CMIC_LEDUP1_PROGRAM_RAM115",
    "CMIC_LEDUP1_PROGRAM_RAM116",
    "CMIC_LEDUP1_PROGRAM_RAM117",
    "CMIC_LEDUP1_PROGRAM_RAM118",
    "CMIC_LEDUP1_PROGRAM_RAM119",
    "CMIC_LEDUP1_PROGRAM_RAM120",
    "CMIC_LEDUP1_PROGRAM_RAM121",
    "CMIC_LEDUP1_PROGRAM_RAM122",
    "CMIC_LEDUP1_PROGRAM_RAM123",
    "CMIC_LEDUP1_PROGRAM_RAM124",
    "CMIC_LEDUP1_PROGRAM_RAM125",
    "CMIC_LEDUP1_PROGRAM_RAM126",
    "CMIC_LEDUP1_PROGRAM_RAM127",
    "CMIC_LEDUP1_PROGRAM_RAM128",
    "CMIC_LEDUP1_PROGRAM_RAM129",
    "CMIC_LEDUP1_PROGRAM_RAM130",
    "CMIC_LEDUP1_PROGRAM_RAM131",
    "CMIC_LEDUP1_PROGRAM_RAM132",
    "CMIC_LEDUP1_PROGRAM_RAM133",
    "CMIC_LEDUP1_PROGRAM_RAM134",
    "CMIC_LEDUP1_PROGRAM_RAM135",
    "CMIC_LEDUP1_PROGRAM_RAM136",
    "CMIC_LEDUP1_PROGRAM_RAM137",
    "CMIC_LEDUP1_PROGRAM_RAM138",
    "CMIC_LEDUP1_PROGRAM_RAM139",
    "CMIC_LEDUP1_PROGRAM_RAM140",
    "CMIC_LEDUP1_PROGRAM_RAM141",
    "CMIC_LEDUP1_PROGRAM_RAM142",
    "CMIC_LEDUP1_PROGRAM_RAM143",
    "CMIC_LEDUP1_PROGRAM_RAM144",
    "CMIC_LEDUP1_PROGRAM_RAM145",
    "CMIC_LEDUP1_PROGRAM_RAM146",
    "CMIC_LEDUP1_PROGRAM_RAM147",
    "CMIC_LEDUP1_PROGRAM_RAM148",
    "CMIC_LEDUP1_PROGRAM_RAM149",
    "CMIC_LEDUP1_PROGRAM_RAM150",
    "CMIC_LEDUP1_PROGRAM_RAM151",
    "CMIC_LEDUP1_PROGRAM_RAM152",
    "CMIC_LEDUP1_PROGRAM_RAM153",
    "CMIC_LEDUP1_PROGRAM_RAM154",
    "CMIC_LEDUP1_PROGRAM_RAM155",
    "CMIC_LEDUP1_PROGRAM_RAM156",
    "CMIC_LEDUP1_PROGRAM_RAM157",
    "CMIC_LEDUP1_PROGRAM_RAM158",
    "CMIC_LEDUP1_PROGRAM_RAM159",
    "CMIC_LEDUP1_PROGRAM_RAM160",
    "CMIC_LEDUP1_PROGRAM_RAM161",
    "CMIC_LEDUP1_PROGRAM_RAM162",
    "CMIC_LEDUP1_PROGRAM_RAM163",
    "CMIC_LEDUP1_PROGRAM_RAM164",
    "CMIC_LEDUP1_PROGRAM_RAM165",
    "CMIC_LEDUP1_PROGRAM_RAM166",
    "CMIC_LEDUP1_PROGRAM_RAM167",
    "CMIC_LEDUP1_PROGRAM_RAM168",
    "CMIC_LEDUP1_PROGRAM_RAM169",
    "CMIC_LEDUP1_PROGRAM_RAM170",
    "CMIC_LEDUP1_PROGRAM_RAM171",
    "CMIC_LEDUP1_PROGRAM_RAM172",
    "CMIC_LEDUP1_PROGRAM_RAM173",
    "CMIC_LEDUP1_PROGRAM_RAM174",
    "CMIC_LEDUP1_PROGRAM_RAM175",
    "CMIC_LEDUP1_PROGRAM_RAM176",
    "CMIC_LEDUP1_PROGRAM_RAM177",
    "CMIC_LEDUP1_PROGRAM_RAM178",
    "CMIC_LEDUP1_PROGRAM_RAM179",
    "CMIC_LEDUP1_PROGRAM_RAM180",
    "CMIC_LEDUP1_PROGRAM_RAM181",
    "CMIC_LEDUP1_PROGRAM_RAM182",
    "CMIC_LEDUP1_PROGRAM_RAM183",
    "CMIC_LEDUP1_PROGRAM_RAM184",
    "CMIC_LEDUP1_PROGRAM_RAM185",
    "CMIC_LEDUP1_PROGRAM_RAM186",
    "CMIC_LEDUP1_PROGRAM_RAM187",
    "CMIC_LEDUP1_PROGRAM_RAM188",
    "CMIC_LEDUP1_PROGRAM_RAM189",
    "CMIC_LEDUP1_PROGRAM_RAM190",
    "CMIC_LEDUP1_PROGRAM_RAM191",
    "CMIC_LEDUP1_PROGRAM_RAM192",
    "CMIC_LEDUP1_PROGRAM_RAM193",
    "CMIC_LEDUP1_PROGRAM_RAM194",
    "CMIC_LEDUP1_PROGRAM_RAM195",
    "CMIC_LEDUP1_PROGRAM_RAM196",
    "CMIC_LEDUP1_PROGRAM_RAM197",
    "CMIC_LEDUP1_PROGRAM_RAM198",
    "CMIC_LEDUP1_PROGRAM_RAM199",
    "CMIC_LEDUP1_PROGRAM_RAM200",
    "CMIC_LEDUP1_PROGRAM_RAM201",
    "CMIC_LEDUP1_PROGRAM_RAM202",
    "CMIC_LEDUP1_PROGRAM_RAM203",
    "CMIC_LEDUP1_PROGRAM_RAM204",
    "CMIC_LEDUP1_PROGRAM_RAM205",
    "CMIC_LEDUP1_PROGRAM_RAM206",
    "CMIC_LEDUP1_PROGRAM_RAM207",
    "CMIC_LEDUP1_PROGRAM_RAM208",
    "CMIC_LEDUP1_PROGRAM_RAM209",
    "CMIC_LEDUP1_PROGRAM_RAM210",
    "CMIC_LEDUP1_PROGRAM_RAM211",
    "CMIC_LEDUP1_PROGRAM_RAM212",
    "CMIC_LEDUP1_PROGRAM_RAM213",
    "CMIC_LEDUP1_PROGRAM_RAM214",
    "CMIC_LEDUP1_PROGRAM_RAM215",
    "CMIC_LEDUP1_PROGRAM_RAM216",
    "CMIC_LEDUP1_PROGRAM_RAM217",
    "CMIC_LEDUP1_PROGRAM_RAM218",
    "CMIC_LEDUP1_PROGRAM_RAM219",
    "CMIC_LEDUP1_PROGRAM_RAM220",
    "CMIC_LEDUP1_PROGRAM_RAM221",
    "CMIC_LEDUP1_PROGRAM_RAM222",
    "CMIC_LEDUP1_PROGRAM_RAM223",
    "CMIC_LEDUP1_PROGRAM_RAM224",
    "CMIC_LEDUP1_PROGRAM_RAM225",
    "CMIC_LEDUP1_PROGRAM_RAM226",
    "CMIC_LEDUP1_PROGRAM_RAM227",
    "CMIC_LEDUP1_PROGRAM_RAM228",
    "CMIC_LEDUP1_PROGRAM_RAM229",
    "CMIC_LEDUP1_PROGRAM_RAM230",
    "CMIC_LEDUP1_PROGRAM_RAM231",
    "CMIC_LEDUP1_PROGRAM_RAM232",
    "CMIC_LEDUP1_PROGRAM_RAM233",
    "CMIC_LEDUP1_PROGRAM_RAM234",
    "CMIC_LEDUP1_PROGRAM_RAM235",
    "CMIC_LEDUP1_PROGRAM_RAM236",
    "CMIC_LEDUP1_PROGRAM_RAM237",
    "CMIC_LEDUP1_PROGRAM_RAM238",
    "CMIC_LEDUP1_PROGRAM_RAM239",
    "CMIC_LEDUP1_PROGRAM_RAM240",
    "CMIC_LEDUP1_PROGRAM_RAM241",
    "CMIC_LEDUP1_PROGRAM_RAM242",
    "CMIC_LEDUP1_PROGRAM_RAM243",
    "CMIC_LEDUP1_PROGRAM_RAM244",
    "CMIC_LEDUP1_PROGRAM_RAM245",
    "CMIC_LEDUP1_PROGRAM_RAM246",
    "CMIC_LEDUP1_PROGRAM_RAM247",
    "CMIC_LEDUP1_PROGRAM_RAM248",
    "CMIC_LEDUP1_PROGRAM_RAM249",
    "CMIC_LEDUP1_PROGRAM_RAM250",
    "CMIC_LEDUP1_PROGRAM_RAM251",
    "CMIC_LEDUP1_PROGRAM_RAM252",
    "CMIC_LEDUP1_PROGRAM_RAM253",
    "CMIC_LEDUP1_PROGRAM_RAM254",
    "CMIC_LEDUP1_PROGRAM_RAM255",
    "CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR",
    "CMIC_LEDUP1_SCANOUT_COUNT_UPPER",
    "CMIC_LEDUP1_STATUS",
    "CMIC_LEDUP1_TM_CONTROL",
    "CMIC_LEDUP_CTRL",
    "CMIC_LEDUP_DATA_RAM",
    "CMIC_LEDUP_PROGRAM_RAM",
    "CMIC_LEDUP_STATUS",
    "CMIC_LED_CONTROL",
    "CMIC_LED_PORT_ORDER_REMAP_0_4",
    "CMIC_LED_PORT_ORDER_REMAP_10_14",
    "CMIC_LED_PORT_ORDER_REMAP_15_19",
    "CMIC_LED_PORT_ORDER_REMAP_20_24",
    "CMIC_LED_PORT_ORDER_REMAP_25_29",
    "CMIC_LED_PORT_ORDER_REMAP_30_34",
    "CMIC_LED_PORT_ORDER_REMAP_35_39",
    "CMIC_LED_PORT_ORDER_REMAP_40_44",
    "CMIC_LED_PORT_ORDER_REMAP_45_49",
    "CMIC_LED_PORT_ORDER_REMAP_50_54",
    "CMIC_LED_PORT_ORDER_REMAP_5_9",
    "CMIC_LED_STATUS",
    "CMIC_LINK_STAT",
    "CMIC_LINK_STATUS_CHANGE_STICKY",
    "CMIC_LINK_STAT_HI",
    "CMIC_LINK_STAT_HI_2",
    "CMIC_LINK_STAT_HI_3",
    "CMIC_MCS_IC_AR_ARB_MI0",
    "CMIC_MCS_IC_AR_ARB_MI1",
    "CMIC_MCS_IC_AR_ARB_MI2",
    "CMIC_MCS_IC_AR_ARB_MI3",
    "CMIC_MCS_IC_AR_ARB_MI4",
    "CMIC_MCS_IC_AR_ARB_MI5",
    "CMIC_MCS_IC_AR_ARB_MI6",
    "CMIC_MCS_IC_AR_ARB_MI7",
    "CMIC_MCS_IC_AR_ARB_MI8",
    "CMIC_MCS_IC_AR_ARB_MI9",
    "CMIC_MCS_IC_AR_ARB_MI10",
    "CMIC_MCS_IC_AR_ARB_MI11",
    "CMIC_MCS_IC_AR_ARB_MI12",
    "CMIC_MCS_IC_AR_ARB_MI13",
    "CMIC_MCS_IC_AW_ARB_MI0",
    "CMIC_MCS_IC_AW_ARB_MI1",
    "CMIC_MCS_IC_AW_ARB_MI2",
    "CMIC_MCS_IC_AW_ARB_MI3",
    "CMIC_MCS_IC_AW_ARB_MI4",
    "CMIC_MCS_IC_AW_ARB_MI5",
    "CMIC_MCS_IC_AW_ARB_MI6",
    "CMIC_MCS_IC_AW_ARB_MI7",
    "CMIC_MCS_IC_AW_ARB_MI8",
    "CMIC_MCS_IC_AW_ARB_MI9",
    "CMIC_MCS_IC_AW_ARB_MI10",
    "CMIC_MCS_IC_AW_ARB_MI11",
    "CMIC_MCS_IC_AW_ARB_MI12",
    "CMIC_MCS_IC_AW_ARB_MI13",
    "CMIC_MCS_IC_CFG_REG_0",
    "CMIC_MCS_IC_CFG_REG_1",
    "CMIC_MCS_IC_CFG_REG_2",
    "CMIC_MCS_IC_ID_REG_0",
    "CMIC_MCS_IC_ID_REG_1",
    "CMIC_MCS_IC_ID_REG_2",
    "CMIC_MCS_IC_ID_REG_3",
    "CMIC_MCS_IC_PER_REG_0",
    "CMIC_MCS_IC_PER_REG_1",
    "CMIC_MCS_IC_PER_REG_2",
    "CMIC_MCS_IC_PER_REG_3",
    "CMIC_MIIM_ADDRESS",
    "CMIC_MIIM_AUTO_SCAN_ADDRESS",
    "CMIC_MIIM_BUS_MAP_19_10",
    "CMIC_MIIM_BUS_MAP_29_20",
    "CMIC_MIIM_BUS_MAP_39_30",
    "CMIC_MIIM_BUS_MAP_49_40",
    "CMIC_MIIM_BUS_MAP_59_50",
    "CMIC_MIIM_BUS_MAP_69_60",
    "CMIC_MIIM_BUS_MAP_79_70",
    "CMIC_MIIM_BUS_MAP_9_0",
    "CMIC_MIIM_BUS_SEL_MAP_109_100",
    "CMIC_MIIM_BUS_SEL_MAP_119_110",
    "CMIC_MIIM_BUS_SEL_MAP_127_120",
    "CMIC_MIIM_BUS_SEL_MAP_19_10",
    "CMIC_MIIM_BUS_SEL_MAP_29_20",
    "CMIC_MIIM_BUS_SEL_MAP_39_30",
    "CMIC_MIIM_BUS_SEL_MAP_49_40",
    "CMIC_MIIM_BUS_SEL_MAP_59_50",
    "CMIC_MIIM_BUS_SEL_MAP_69_60",
    "CMIC_MIIM_BUS_SEL_MAP_79_70",
    "CMIC_MIIM_BUS_SEL_MAP_89_80",
    "CMIC_MIIM_BUS_SEL_MAP_95_90",
    "CMIC_MIIM_BUS_SEL_MAP_99_90",
    "CMIC_MIIM_BUS_SEL_MAP_9_0",
    "CMIC_MIIM_CLR_SCAN_STATUS",
    "CMIC_MIIM_CONFIG",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96",
    "CMIC_MIIM_INT_SEL_MAP",
    "CMIC_MIIM_INT_SEL_MAP_0",
    "CMIC_MIIM_INT_SEL_MAP_1",
    "CMIC_MIIM_INT_SEL_MAP_2",
    "CMIC_MIIM_INT_SEL_MAP_3",
    "CMIC_MIIM_INT_SEL_MAP_HI",
    "CMIC_MIIM_INT_SEL_MAP_HI_2",
    "CMIC_MIIM_INT_SEL_MAP_HI_3",
    "CMIC_MIIM_LINK_STATUS_0",
    "CMIC_MIIM_LINK_STATUS_1",
    "CMIC_MIIM_LINK_STATUS_2",
    "CMIC_MIIM_LINK_STATUS_3",
    "CMIC_MIIM_PARAM",
    "CMIC_MIIM_PAUSE_MIIM_ADDRESS",
    "CMIC_MIIM_PAUSE_SCAN_PORTS_0",
    "CMIC_MIIM_PAUSE_SCAN_PORTS_1",
    "CMIC_MIIM_PAUSE_SCAN_PORTS_2",
    "CMIC_MIIM_PAUSE_SCAN_PORTS_3",
    "CMIC_MIIM_PORT_TYPE_MAP",
    "CMIC_MIIM_PORT_TYPE_MAP_BUS2",
    "CMIC_MIIM_PORT_TYPE_MAP_BUS2_HI",
    "CMIC_MIIM_PORT_TYPE_MAP_HI",
    "CMIC_MIIM_PROTOCOL_MAP",
    "CMIC_MIIM_PROTOCOL_MAP_0",
    "CMIC_MIIM_PROTOCOL_MAP_1",
    "CMIC_MIIM_PROTOCOL_MAP_2",
    "CMIC_MIIM_PROTOCOL_MAP_3",
    "CMIC_MIIM_PROTOCOL_MAP_HI",
    "CMIC_MIIM_PROTOCOL_MAP_HI_2",
    "CMIC_MIIM_READ_DATA",
    "CMIC_MIIM_RX_PAUSE_CAPABILITY_0",
    "CMIC_MIIM_RX_PAUSE_CAPABILITY_1",
    "CMIC_MIIM_RX_PAUSE_CAPABILITY_2",
    "CMIC_MIIM_RX_PAUSE_CAPABILITY_3",
    "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0",
    "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1",
    "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2",
    "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3",
    "CMIC_MIIM_RX_PAUSE_STATUS_0",
    "CMIC_MIIM_RX_PAUSE_STATUS_1",
    "CMIC_MIIM_RX_PAUSE_STATUS_2",
    "CMIC_MIIM_RX_PAUSE_STATUS_3",
    "CMIC_MIIM_SCAN_CTRL",
    "CMIC_MIIM_SCAN_PORTS_0",
    "CMIC_MIIM_SCAN_PORTS_1",
    "CMIC_MIIM_SCAN_PORTS_2",
    "CMIC_MIIM_SCAN_PORTS_3",
    "CMIC_MIIM_SCAN_STATUS",
    "CMIC_MIIM_TX_PAUSE_CAPABILITY_0",
    "CMIC_MIIM_TX_PAUSE_CAPABILITY_1",
    "CMIC_MIIM_TX_PAUSE_CAPABILITY_2",
    "CMIC_MIIM_TX_PAUSE_CAPABILITY_3",
    "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0",
    "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1",
    "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2",
    "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3",
    "CMIC_MIIM_TX_PAUSE_STATUS_0",
    "CMIC_MIIM_TX_PAUSE_STATUS_1",
    "CMIC_MIIM_TX_PAUSE_STATUS_2",
    "CMIC_MIIM_TX_PAUSE_STATUS_3",
    "CMIC_MISC_CONTROL",
    "CMIC_MISC_STATUS",
    "CMIC_MMUIRQ_MASK",
    "CMIC_MMUIRQ_STAT",
    "CMIC_MMU_COSLC_COUNT_ADDR",
    "CMIC_MMU_COSLC_COUNT_DATA",
    "CMIC_OVERRIDE_STRAP",
    "CMIC_PAUSE_MIIM_ADDRESS",
    "CMIC_PAUSE_SCAN_PORTS",
    "CMIC_PCIE_CFG_ADDRESS",
    "CMIC_PCIE_CFG_READ_DATA",
    "CMIC_PCIE_CFG_WRITE_DATA",
    "CMIC_PCIE_CONFIG",
    "CMIC_PCIE_ERROR_STATUS",
    "CMIC_PCIE_ERROR_STATUS_CLR",
    "CMIC_PCIE_MISCEL",
    "CMIC_PCIE_USERIF_PURGE_CONTROL",
    "CMIC_PCIE_USERIF_PURGE_STATUS",
    "CMIC_PCIE_USERIF_STATUS",
    "CMIC_PCIE_USERIF_STATUS_CLR",
    "CMIC_PCIE_USERIF_STATUS_MASK",
    "CMIC_PCIE_USERIF_TIMEOUT",
    "CMIC_PEAK_THERMAL_MON_RESULT",
    "CMIC_PIO_IC_AR_ARB_MI0",
    "CMIC_PIO_IC_AR_ARB_MI1",
    "CMIC_PIO_IC_AR_ARB_MI2",
    "CMIC_PIO_IC_AR_ARB_MI3",
    "CMIC_PIO_IC_AR_ARB_MI4",
    "CMIC_PIO_IC_AR_ARB_MI5",
    "CMIC_PIO_IC_AR_ARB_MI6",
    "CMIC_PIO_IC_AR_ARB_MI7",
    "CMIC_PIO_IC_AW_ARB_MI0",
    "CMIC_PIO_IC_AW_ARB_MI1",
    "CMIC_PIO_IC_AW_ARB_MI2",
    "CMIC_PIO_IC_AW_ARB_MI3",
    "CMIC_PIO_IC_AW_ARB_MI4",
    "CMIC_PIO_IC_AW_ARB_MI5",
    "CMIC_PIO_IC_AW_ARB_MI6",
    "CMIC_PIO_IC_AW_ARB_MI7",
    "CMIC_PIO_IC_CFG_REG_0",
    "CMIC_PIO_IC_CFG_REG_1",
    "CMIC_PIO_IC_CFG_REG_2",
    "CMIC_PIO_IC_ID_REG_0",
    "CMIC_PIO_IC_ID_REG_1",
    "CMIC_PIO_IC_ID_REG_2",
    "CMIC_PIO_IC_ID_REG_3",
    "CMIC_PIO_IC_PER_REG_0",
    "CMIC_PIO_IC_PER_REG_1",
    "CMIC_PIO_IC_PER_REG_2",
    "CMIC_PIO_IC_PER_REG_3",
    "CMIC_PIO_MCS_ACCESS_PAGE",
    "CMIC_PIO_WAIT_CYCLES",
    "CMIC_PKT_COS",
    "CMIC_PKT_COS_0",
    "CMIC_PKT_COS_1",
    "CMIC_PKT_COS_HI",
    "CMIC_PKT_COS_QUEUES_HI",
    "CMIC_PKT_COS_QUEUES_LO",
    "CMIC_PKT_COUNT_FROMCPU",
    "CMIC_PKT_COUNT_FROMCPU_MH",
    "CMIC_PKT_COUNT_INTR",
    "CMIC_PKT_COUNT_PIO",
    "CMIC_PKT_COUNT_PIO_REPLY",
    "CMIC_PKT_COUNT_SCHAN",
    "CMIC_PKT_COUNT_SCHAN_REP",
    "CMIC_PKT_COUNT_TOCPUD",
    "CMIC_PKT_COUNT_TOCPUDM",
    "CMIC_PKT_COUNT_TOCPUE",
    "CMIC_PKT_COUNT_TOCPUEM",
    "CMIC_PKT_COUNT_TOCPUN",
    "CMIC_PKT_CTRL",
    "CMIC_PKT_ETHER_SIG",
    "CMIC_PKT_HEADER",
    "CMIC_PKT_LMAC0_HI",
    "CMIC_PKT_LMAC0_LO",
    "CMIC_PKT_LMAC1_HI",
    "CMIC_PKT_LMAC1_LO",
    "CMIC_PKT_PORTS",
    "CMIC_PKT_PORTS_0",
    "CMIC_PKT_PORTS_1",
    "CMIC_PKT_PORTS_2",
    "CMIC_PKT_PORTS_3",
    "CMIC_PKT_PORTS_HI",
    "CMIC_PKT_PORTS_HI_2",
    "CMIC_PKT_PRI_MAP_TABLE",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_0",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_1",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_2",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_3",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_4",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_5",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_6",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_7",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_8",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_9",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_10",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_11",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_12",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_13",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_14",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_15",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_16",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_17",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_18",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_19",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_20",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_21",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_22",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_23",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_24",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_25",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_26",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_27",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_28",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_29",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_30",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_31",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_32",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_33",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_34",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_35",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_36",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_37",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_38",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_39",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_40",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_41",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_42",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_43",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_44",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_45",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_46",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_47",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_48",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_49",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_50",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_51",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_52",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_53",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_54",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_55",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_56",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_57",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_58",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_59",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_60",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_61",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_62",
    "CMIC_PKT_PRI_MAP_TABLE_ENTRY_63",
    "CMIC_PKT_REASON",
    "CMIC_PKT_REASON_0_TYPE",
    "CMIC_PKT_REASON_1_TYPE",
    "CMIC_PKT_REASON_2_TYPE",
    "CMIC_PKT_REASON_DIRECT",
    "CMIC_PKT_REASON_DIRECT_0_TYPE",
    "CMIC_PKT_REASON_DIRECT_1_TYPE",
    "CMIC_PKT_REASON_DIRECT_2_TYPE",
    "CMIC_PKT_REASON_DIRECT_HI",
    "CMIC_PKT_REASON_HI",
    "CMIC_PKT_REASON_MINI",
    "CMIC_PKT_REASON_MINI_0_TYPE",
    "CMIC_PKT_REASON_MINI_1_TYPE",
    "CMIC_PKT_REASON_MINI_2_TYPE",
    "CMIC_PKT_REASON_MINI_HI",
    "CMIC_PKT_RMAC",
    "CMIC_PKT_RMAC_HI",
    "CMIC_PKT_RMH0",
    "CMIC_PKT_RMH1",
    "CMIC_PKT_RMH2",
    "CMIC_PKT_RMH3",
    "CMIC_PKT_VLAN",
    "CMIC_QGPHY_QSGMII_CONTROL",
    "CMIC_RATE_ADJUST",
    "CMIC_RATE_ADJUST_EXT_MDIO",
    "CMIC_RATE_ADJUST_I2C",
    "CMIC_RATE_ADJUST_INT_MDIO",
    "CMIC_RATE_ADJUST_STDMA",
    "CMIC_RPE_IRQ_STAT0",
    "CMIC_RPE_IRQ_STAT1",
    "CMIC_RPE_IRQ_STAT2",
    "CMIC_RPE_IRQ_STAT3",
    "CMIC_RPE_IRQ_STAT4",
    "CMIC_RPE_MAX_CELL_LIMIT",
    "CMIC_RPE_MIIM_ADDRESS",
    "CMIC_RPE_MIIM_CTRL",
    "CMIC_RPE_MIIM_PARAM",
    "CMIC_RPE_MIIM_READ_DATA",
    "CMIC_RPE_MIIM_STAT",
    "CMIC_RPE_PCIE_IRQ_MASK0",
    "CMIC_RPE_RCPU_IRQ_MASK0",
    "CMIC_RPE_RCPU_IRQ_MASK1",
    "CMIC_RPE_RCPU_IRQ_MASK2",
    "CMIC_RPE_RCPU_IRQ_MASK3",
    "CMIC_RPE_RCPU_IRQ_MASK4",
    "CMIC_RPE_STAT",
    "CMIC_RPE_STAT_CLR",
    "CMIC_RPE_SW_INTR_CONFIG",
    "CMIC_RPE_UC0_IRQ_MASK0",
    "CMIC_RPE_UC1_IRQ_MASK0",
    "CMIC_RXBUF_BLOCK_DATABUF_ALLOC",
    "CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC",
    "CMIC_RXBUF_CONFIG",
    "CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES",
    "CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES",
    "CMIC_RXBUF_ECCERR_CONTROL",
    "CMIC_RXBUF_EPINTF_BUF_DEPTH",
    "CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS",
    "CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS",
    "CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES",
    "CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES",
    "CMIC_RX_PAUSE_CAPABILITY",
    "CMIC_RX_PAUSE_OVERRIDE_CONTROL",
    "CMIC_RX_PAUSE_STAT",
    "CMIC_SBUS_RING_MAP",
    "CMIC_SBUS_RING_MAP_0",
    "CMIC_SBUS_RING_MAP_1",
    "CMIC_SBUS_RING_MAP_2",
    "CMIC_SBUS_RING_MAP_3",
    "CMIC_SBUS_RING_MAP_4",
    "CMIC_SBUS_RING_MAP_5",
    "CMIC_SBUS_RING_MAP_6",
    "CMIC_SBUS_RING_MAP_7",
    "CMIC_SBUS_RING_MAP_0_7",
    "CMIC_SBUS_RING_MAP_16_23",
    "CMIC_SBUS_RING_MAP_24_31",
    "CMIC_SBUS_RING_MAP_32_39",
    "CMIC_SBUS_RING_MAP_40_47",
    "CMIC_SBUS_RING_MAP_48_55",
    "CMIC_SBUS_RING_MAP_56_63",
    "CMIC_SBUS_RING_MAP_8_15",
    "CMIC_SBUS_TIMEOUT",
    "CMIC_SCAN_PORTS",
    "CMIC_SCAN_PORTS_HI",
    "CMIC_SCAN_PORTS_HI_2",
    "CMIC_SCAN_PORTS_HI_3",
    "CMIC_SCHAN_CTRL",
    "CMIC_SCHAN_ERR",
    "CMIC_SCHAN_MESSAGE",
    "CMIC_SCHAN_MESSAGE_EXT",
    "CMIC_SCHAN_RCPU_RPIO_MESSAGE",
    "CMIC_SEMAPHORE_1",
    "CMIC_SEMAPHORE_2",
    "CMIC_SEMAPHORE_3",
    "CMIC_SEMAPHORE_4",
    "CMIC_SEMAPHORE_5",
    "CMIC_SEMAPHORE_6",
    "CMIC_SEMAPHORE_7",
    "CMIC_SEMAPHORE_8",
    "CMIC_SEMAPHORE_9",
    "CMIC_SEMAPHORE_10",
    "CMIC_SEMAPHORE_11",
    "CMIC_SEMAPHORE_12",
    "CMIC_SEMAPHORE_13",
    "CMIC_SEMAPHORE_14",
    "CMIC_SEMAPHORE_15",
    "CMIC_SEMAPHORE_16",
    "CMIC_SEMAPHORE_17",
    "CMIC_SEMAPHORE_18",
    "CMIC_SEMAPHORE_19",
    "CMIC_SEMAPHORE_20",
    "CMIC_SEMAPHORE_21",
    "CMIC_SEMAPHORE_22",
    "CMIC_SEMAPHORE_23",
    "CMIC_SEMAPHORE_24",
    "CMIC_SEMAPHORE_25",
    "CMIC_SEMAPHORE_26",
    "CMIC_SEMAPHORE_27",
    "CMIC_SEMAPHORE_28",
    "CMIC_SEMAPHORE_29",
    "CMIC_SEMAPHORE_30",
    "CMIC_SEMAPHORE_31",
    "CMIC_SEMAPHORE_32",
    "CMIC_SEMAPHORE_10_SHADOW",
    "CMIC_SEMAPHORE_11_SHADOW",
    "CMIC_SEMAPHORE_12_SHADOW",
    "CMIC_SEMAPHORE_13_SHADOW",
    "CMIC_SEMAPHORE_14_SHADOW",
    "CMIC_SEMAPHORE_15_SHADOW",
    "CMIC_SEMAPHORE_16_SHADOW",
    "CMIC_SEMAPHORE_17_SHADOW",
    "CMIC_SEMAPHORE_18_SHADOW",
    "CMIC_SEMAPHORE_19_SHADOW",
    "CMIC_SEMAPHORE_1_SHADOW",
    "CMIC_SEMAPHORE_20_SHADOW",
    "CMIC_SEMAPHORE_21_SHADOW",
    "CMIC_SEMAPHORE_22_SHADOW",
    "CMIC_SEMAPHORE_23_SHADOW",
    "CMIC_SEMAPHORE_24_SHADOW",
    "CMIC_SEMAPHORE_25_SHADOW",
    "CMIC_SEMAPHORE_26_SHADOW",
    "CMIC_SEMAPHORE_27_SHADOW",
    "CMIC_SEMAPHORE_28_SHADOW",
    "CMIC_SEMAPHORE_29_SHADOW",
    "CMIC_SEMAPHORE_2_SHADOW",
    "CMIC_SEMAPHORE_30_SHADOW",
    "CMIC_SEMAPHORE_31_SHADOW",
    "CMIC_SEMAPHORE_32_SHADOW",
    "CMIC_SEMAPHORE_3_SHADOW",
    "CMIC_SEMAPHORE_4_SHADOW",
    "CMIC_SEMAPHORE_5_SHADOW",
    "CMIC_SEMAPHORE_6_SHADOW",
    "CMIC_SEMAPHORE_7_SHADOW",
    "CMIC_SEMAPHORE_8_SHADOW",
    "CMIC_SEMAPHORE_9_SHADOW",
    "CMIC_SER0_END_ADDR_0",
    "CMIC_SER0_END_ADDR_1",
    "CMIC_SER0_END_ADDR_2",
    "CMIC_SER0_END_ADDR_3",
    "CMIC_SER0_END_ADDR_4",
    "CMIC_SER0_END_ADDR_5",
    "CMIC_SER0_END_ADDR_6",
    "CMIC_SER0_END_ADDR_7",
    "CMIC_SER0_END_ADDR_8",
    "CMIC_SER0_END_ADDR_9",
    "CMIC_SER0_END_ADDR_10",
    "CMIC_SER0_END_ADDR_11",
    "CMIC_SER0_END_ADDR_12",
    "CMIC_SER0_END_ADDR_13",
    "CMIC_SER0_END_ADDR_14",
    "CMIC_SER0_END_ADDR_15",
    "CMIC_SER0_END_ADDR_16",
    "CMIC_SER0_END_ADDR_17",
    "CMIC_SER0_END_ADDR_18",
    "CMIC_SER0_END_ADDR_19",
    "CMIC_SER0_END_ADDR_20",
    "CMIC_SER0_END_ADDR_21",
    "CMIC_SER0_END_ADDR_22",
    "CMIC_SER0_END_ADDR_23",
    "CMIC_SER0_END_ADDR_24",
    "CMIC_SER0_END_ADDR_25",
    "CMIC_SER0_END_ADDR_26",
    "CMIC_SER0_END_ADDR_27",
    "CMIC_SER0_END_ADDR_28",
    "CMIC_SER0_END_ADDR_29",
    "CMIC_SER0_END_ADDR_30",
    "CMIC_SER0_END_ADDR_31",
    "CMIC_SER0_FAIL_CNT",
    "CMIC_SER0_FAIL_ENTRY",
    "CMIC_SER0_INTERLEAVE_PARITY",
    "CMIC_SER0_MEM_ADDR",
    "CMIC_SER0_MEM_ADDR_0",
    "CMIC_SER0_MEM_ADDR_1",
    "CMIC_SER0_MEM_ADDR_2",
    "CMIC_SER0_MEM_ADDR_3",
    "CMIC_SER0_MEM_ADDR_4",
    "CMIC_SER0_MEM_ADDR_5",
    "CMIC_SER0_MEM_ADDR_6",
    "CMIC_SER0_MEM_ADDR_7",
    "CMIC_SER0_MEM_ADDR_8",
    "CMIC_SER0_MEM_ADDR_9",
    "CMIC_SER0_MEM_ADDR_10",
    "CMIC_SER0_MEM_ADDR_11",
    "CMIC_SER0_MEM_ADDR_12",
    "CMIC_SER0_MEM_ADDR_13",
    "CMIC_SER0_MEM_ADDR_14",
    "CMIC_SER0_MEM_ADDR_15",
    "CMIC_SER0_MEM_ADDR_16",
    "CMIC_SER0_MEM_ADDR_17",
    "CMIC_SER0_MEM_ADDR_18",
    "CMIC_SER0_MEM_ADDR_19",
    "CMIC_SER0_MEM_ADDR_20",
    "CMIC_SER0_MEM_ADDR_21",
    "CMIC_SER0_MEM_ADDR_22",
    "CMIC_SER0_MEM_ADDR_23",
    "CMIC_SER0_MEM_ADDR_24",
    "CMIC_SER0_MEM_ADDR_25",
    "CMIC_SER0_MEM_ADDR_26",
    "CMIC_SER0_MEM_ADDR_27",
    "CMIC_SER0_MEM_ADDR_28",
    "CMIC_SER0_MEM_ADDR_29",
    "CMIC_SER0_MEM_ADDR_30",
    "CMIC_SER0_MEM_ADDR_31",
    "CMIC_SER0_MEM_DATA",
    "CMIC_SER0_PARITY_MODE_SEL_15_0",
    "CMIC_SER0_PARITY_MODE_SEL_31_16",
    "CMIC_SER0_POWER_DOWN_MEM_LOWER",
    "CMIC_SER0_POWER_DOWN_MEM_UPPER",
    "CMIC_SER0_PROTECT_ADDR_RANGE_VALID",
    "CMIC_SER0_RANGE0_DATAENTRY_LEN",
    "CMIC_SER0_RANGE10_DATAENTRY_LEN",
    "CMIC_SER0_RANGE11_DATAENTRY_LEN",
    "CMIC_SER0_RANGE12_DATAENTRY_LEN",
    "CMIC_SER0_RANGE13_DATAENTRY_LEN",
    "CMIC_SER0_RANGE14_DATAENTRY_LEN",
    "CMIC_SER0_RANGE15_DATAENTRY_LEN",
    "CMIC_SER0_RANGE16_DATAENTRY_LEN",
    "CMIC_SER0_RANGE17_DATAENTRY_LEN",
    "CMIC_SER0_RANGE18_DATAENTRY_LEN",
    "CMIC_SER0_RANGE19_DATAENTRY_LEN",
    "CMIC_SER0_RANGE1_DATAENTRY_LEN",
    "CMIC_SER0_RANGE20_DATAENTRY_LEN",
    "CMIC_SER0_RANGE21_DATAENTRY_LEN",
    "CMIC_SER0_RANGE22_DATAENTRY_LEN",
    "CMIC_SER0_RANGE23_DATAENTRY_LEN",
    "CMIC_SER0_RANGE24_DATAENTRY_LEN",
    "CMIC_SER0_RANGE25_DATAENTRY_LEN",
    "CMIC_SER0_RANGE26_DATAENTRY_LEN",
    "CMIC_SER0_RANGE27_DATAENTRY_LEN",
    "CMIC_SER0_RANGE28_DATAENTRY_LEN",
    "CMIC_SER0_RANGE29_DATAENTRY_LEN",
    "CMIC_SER0_RANGE2_DATAENTRY_LEN",
    "CMIC_SER0_RANGE30_DATAENTRY_LEN",
    "CMIC_SER0_RANGE31_DATAENTRY_LEN",
    "CMIC_SER0_RANGE3_DATAENTRY_LEN",
    "CMIC_SER0_RANGE4_DATAENTRY_LEN",
    "CMIC_SER0_RANGE5_DATAENTRY_LEN",
    "CMIC_SER0_RANGE6_DATAENTRY_LEN",
    "CMIC_SER0_RANGE7_DATAENTRY_LEN",
    "CMIC_SER0_RANGE8_DATAENTRY_LEN",
    "CMIC_SER0_RANGE9_DATAENTRY_LEN",
    "CMIC_SER0_START_ADDR_0",
    "CMIC_SER0_START_ADDR_1",
    "CMIC_SER0_START_ADDR_2",
    "CMIC_SER0_START_ADDR_3",
    "CMIC_SER0_START_ADDR_4",
    "CMIC_SER0_START_ADDR_5",
    "CMIC_SER0_START_ADDR_6",
    "CMIC_SER0_START_ADDR_7",
    "CMIC_SER0_START_ADDR_8",
    "CMIC_SER0_START_ADDR_9",
    "CMIC_SER0_START_ADDR_10",
    "CMIC_SER0_START_ADDR_11",
    "CMIC_SER0_START_ADDR_12",
    "CMIC_SER0_START_ADDR_13",
    "CMIC_SER0_START_ADDR_14",
    "CMIC_SER0_START_ADDR_15",
    "CMIC_SER0_START_ADDR_16",
    "CMIC_SER0_START_ADDR_17",
    "CMIC_SER0_START_ADDR_18",
    "CMIC_SER0_START_ADDR_19",
    "CMIC_SER0_START_ADDR_20",
    "CMIC_SER0_START_ADDR_21",
    "CMIC_SER0_START_ADDR_22",
    "CMIC_SER0_START_ADDR_23",
    "CMIC_SER0_START_ADDR_24",
    "CMIC_SER0_START_ADDR_25",
    "CMIC_SER0_START_ADDR_26",
    "CMIC_SER0_START_ADDR_27",
    "CMIC_SER0_START_ADDR_28",
    "CMIC_SER0_START_ADDR_29",
    "CMIC_SER0_START_ADDR_30",
    "CMIC_SER0_START_ADDR_31",
    "CMIC_SER1_END_ADDR_0",
    "CMIC_SER1_END_ADDR_1",
    "CMIC_SER1_END_ADDR_2",
    "CMIC_SER1_END_ADDR_3",
    "CMIC_SER1_END_ADDR_4",
    "CMIC_SER1_END_ADDR_5",
    "CMIC_SER1_END_ADDR_6",
    "CMIC_SER1_END_ADDR_7",
    "CMIC_SER1_END_ADDR_8",
    "CMIC_SER1_END_ADDR_9",
    "CMIC_SER1_END_ADDR_10",
    "CMIC_SER1_END_ADDR_11",
    "CMIC_SER1_END_ADDR_12",
    "CMIC_SER1_END_ADDR_13",
    "CMIC_SER1_END_ADDR_14",
    "CMIC_SER1_END_ADDR_15",
    "CMIC_SER1_END_ADDR_16",
    "CMIC_SER1_END_ADDR_17",
    "CMIC_SER1_END_ADDR_18",
    "CMIC_SER1_END_ADDR_19",
    "CMIC_SER1_END_ADDR_20",
    "CMIC_SER1_END_ADDR_21",
    "CMIC_SER1_END_ADDR_22",
    "CMIC_SER1_END_ADDR_23",
    "CMIC_SER1_END_ADDR_24",
    "CMIC_SER1_END_ADDR_25",
    "CMIC_SER1_END_ADDR_26",
    "CMIC_SER1_END_ADDR_27",
    "CMIC_SER1_END_ADDR_28",
    "CMIC_SER1_END_ADDR_29",
    "CMIC_SER1_END_ADDR_30",
    "CMIC_SER1_END_ADDR_31",
    "CMIC_SER1_FAIL_CNT",
    "CMIC_SER1_FAIL_ENTRY",
    "CMIC_SER1_INTERLEAVE_PARITY",
    "CMIC_SER1_MEM_ADDR",
    "CMIC_SER1_MEM_ADDR_0",
    "CMIC_SER1_MEM_ADDR_1",
    "CMIC_SER1_MEM_ADDR_2",
    "CMIC_SER1_MEM_ADDR_3",
    "CMIC_SER1_MEM_ADDR_4",
    "CMIC_SER1_MEM_ADDR_5",
    "CMIC_SER1_MEM_ADDR_6",
    "CMIC_SER1_MEM_ADDR_7",
    "CMIC_SER1_MEM_ADDR_8",
    "CMIC_SER1_MEM_ADDR_9",
    "CMIC_SER1_MEM_ADDR_10",
    "CMIC_SER1_MEM_ADDR_11",
    "CMIC_SER1_MEM_ADDR_12",
    "CMIC_SER1_MEM_ADDR_13",
    "CMIC_SER1_MEM_ADDR_14",
    "CMIC_SER1_MEM_ADDR_15",
    "CMIC_SER1_MEM_ADDR_16",
    "CMIC_SER1_MEM_ADDR_17",
    "CMIC_SER1_MEM_ADDR_18",
    "CMIC_SER1_MEM_ADDR_19",
    "CMIC_SER1_MEM_ADDR_20",
    "CMIC_SER1_MEM_ADDR_21",
    "CMIC_SER1_MEM_ADDR_22",
    "CMIC_SER1_MEM_ADDR_23",
    "CMIC_SER1_MEM_ADDR_24",
    "CMIC_SER1_MEM_ADDR_25",
    "CMIC_SER1_MEM_ADDR_26",
    "CMIC_SER1_MEM_ADDR_27",
    "CMIC_SER1_MEM_ADDR_28",
    "CMIC_SER1_MEM_ADDR_29",
    "CMIC_SER1_MEM_ADDR_30",
    "CMIC_SER1_MEM_ADDR_31",
    "CMIC_SER1_MEM_DATA",
    "CMIC_SER1_PARITY_MODE_SEL_15_0",
    "CMIC_SER1_PARITY_MODE_SEL_31_16",
    "CMIC_SER1_POWER_DOWN_MEM_LOWER",
    "CMIC_SER1_POWER_DOWN_MEM_UPPER",
    "CMIC_SER1_PROTECT_ADDR_RANGE_VALID",
    "CMIC_SER1_RANGE0_DATAENTRY_LEN",
    "CMIC_SER1_RANGE10_DATAENTRY_LEN",
    "CMIC_SER1_RANGE11_DATAENTRY_LEN",
    "CMIC_SER1_RANGE12_DATAENTRY_LEN",
    "CMIC_SER1_RANGE13_DATAENTRY_LEN",
    "CMIC_SER1_RANGE14_DATAENTRY_LEN",
    "CMIC_SER1_RANGE15_DATAENTRY_LEN",
    "CMIC_SER1_RANGE16_DATAENTRY_LEN",
    "CMIC_SER1_RANGE17_DATAENTRY_LEN",
    "CMIC_SER1_RANGE18_DATAENTRY_LEN",
    "CMIC_SER1_RANGE19_DATAENTRY_LEN",
    "CMIC_SER1_RANGE1_DATAENTRY_LEN",
    "CMIC_SER1_RANGE20_DATAENTRY_LEN",
    "CMIC_SER1_RANGE21_DATAENTRY_LEN",
    "CMIC_SER1_RANGE22_DATAENTRY_LEN",
    "CMIC_SER1_RANGE23_DATAENTRY_LEN",
    "CMIC_SER1_RANGE24_DATAENTRY_LEN",
    "CMIC_SER1_RANGE25_DATAENTRY_LEN",
    "CMIC_SER1_RANGE26_DATAENTRY_LEN",
    "CMIC_SER1_RANGE27_DATAENTRY_LEN",
    "CMIC_SER1_RANGE28_DATAENTRY_LEN",
    "CMIC_SER1_RANGE29_DATAENTRY_LEN",
    "CMIC_SER1_RANGE2_DATAENTRY_LEN",
    "CMIC_SER1_RANGE30_DATAENTRY_LEN",
    "CMIC_SER1_RANGE31_DATAENTRY_LEN",
    "CMIC_SER1_RANGE3_DATAENTRY_LEN",
    "CMIC_SER1_RANGE4_DATAENTRY_LEN",
    "CMIC_SER1_RANGE5_DATAENTRY_LEN",
    "CMIC_SER1_RANGE6_DATAENTRY_LEN",
    "CMIC_SER1_RANGE7_DATAENTRY_LEN",
    "CMIC_SER1_RANGE8_DATAENTRY_LEN",
    "CMIC_SER1_RANGE9_DATAENTRY_LEN",
    "CMIC_SER1_START_ADDR_0",
    "CMIC_SER1_START_ADDR_1",
    "CMIC_SER1_START_ADDR_2",
    "CMIC_SER1_START_ADDR_3",
    "CMIC_SER1_START_ADDR_4",
    "CMIC_SER1_START_ADDR_5",
    "CMIC_SER1_START_ADDR_6",
    "CMIC_SER1_START_ADDR_7",
    "CMIC_SER1_START_ADDR_8",
    "CMIC_SER1_START_ADDR_9",
    "CMIC_SER1_START_ADDR_10",
    "CMIC_SER1_START_ADDR_11",
    "CMIC_SER1_START_ADDR_12",
    "CMIC_SER1_START_ADDR_13",
    "CMIC_SER1_START_ADDR_14",
    "CMIC_SER1_START_ADDR_15",
    "CMIC_SER1_START_ADDR_16",
    "CMIC_SER1_START_ADDR_17",
    "CMIC_SER1_START_ADDR_18",
    "CMIC_SER1_START_ADDR_19",
    "CMIC_SER1_START_ADDR_20",
    "CMIC_SER1_START_ADDR_21",
    "CMIC_SER1_START_ADDR_22",
    "CMIC_SER1_START_ADDR_23",
    "CMIC_SER1_START_ADDR_24",
    "CMIC_SER1_START_ADDR_25",
    "CMIC_SER1_START_ADDR_26",
    "CMIC_SER1_START_ADDR_27",
    "CMIC_SER1_START_ADDR_28",
    "CMIC_SER1_START_ADDR_29",
    "CMIC_SER1_START_ADDR_30",
    "CMIC_SER1_START_ADDR_31",
    "CMIC_SER_END_ADDR_0",
    "CMIC_SER_END_ADDR_1",
    "CMIC_SER_END_ADDR_2",
    "CMIC_SER_END_ADDR_3",
    "CMIC_SER_END_ADDR_4",
    "CMIC_SER_END_ADDR_5",
    "CMIC_SER_END_ADDR_6",
    "CMIC_SER_END_ADDR_7",
    "CMIC_SER_END_ADDR_8",
    "CMIC_SER_END_ADDR_9",
    "CMIC_SER_END_ADDR_10",
    "CMIC_SER_END_ADDR_11",
    "CMIC_SER_END_ADDR_12",
    "CMIC_SER_END_ADDR_13",
    "CMIC_SER_END_ADDR_14",
    "CMIC_SER_END_ADDR_15",
    "CMIC_SER_END_ADDR_16",
    "CMIC_SER_END_ADDR_17",
    "CMIC_SER_END_ADDR_18",
    "CMIC_SER_END_ADDR_19",
    "CMIC_SER_END_ADDR_20",
    "CMIC_SER_END_ADDR_21",
    "CMIC_SER_END_ADDR_22",
    "CMIC_SER_END_ADDR_23",
    "CMIC_SER_END_ADDR_24",
    "CMIC_SER_END_ADDR_25",
    "CMIC_SER_END_ADDR_26",
    "CMIC_SER_END_ADDR_27",
    "CMIC_SER_END_ADDR_28",
    "CMIC_SER_END_ADDR_29",
    "CMIC_SER_END_ADDR_30",
    "CMIC_SER_END_ADDR_31",
    "CMIC_SER_FAIL_CNT",
    "CMIC_SER_FAIL_ENTRY",
    "CMIC_SER_INTERLEAVE_PARITY",
    "CMIC_SER_MEM_ADDR",
    "CMIC_SER_MEM_ADDR_0",
    "CMIC_SER_MEM_ADDR_1",
    "CMIC_SER_MEM_ADDR_2",
    "CMIC_SER_MEM_ADDR_3",
    "CMIC_SER_MEM_ADDR_4",
    "CMIC_SER_MEM_ADDR_5",
    "CMIC_SER_MEM_ADDR_6",
    "CMIC_SER_MEM_ADDR_7",
    "CMIC_SER_MEM_ADDR_8",
    "CMIC_SER_MEM_ADDR_9",
    "CMIC_SER_MEM_ADDR_10",
    "CMIC_SER_MEM_ADDR_11",
    "CMIC_SER_MEM_ADDR_12",
    "CMIC_SER_MEM_ADDR_13",
    "CMIC_SER_MEM_ADDR_14",
    "CMIC_SER_MEM_ADDR_15",
    "CMIC_SER_MEM_ADDR_16",
    "CMIC_SER_MEM_ADDR_17",
    "CMIC_SER_MEM_ADDR_18",
    "CMIC_SER_MEM_ADDR_19",
    "CMIC_SER_MEM_ADDR_20",
    "CMIC_SER_MEM_ADDR_21",
    "CMIC_SER_MEM_ADDR_22",
    "CMIC_SER_MEM_ADDR_23",
    "CMIC_SER_MEM_ADDR_24",
    "CMIC_SER_MEM_ADDR_25",
    "CMIC_SER_MEM_ADDR_26",
    "CMIC_SER_MEM_ADDR_27",
    "CMIC_SER_MEM_ADDR_28",
    "CMIC_SER_MEM_ADDR_29",
    "CMIC_SER_MEM_ADDR_30",
    "CMIC_SER_MEM_ADDR_31",
    "CMIC_SER_MEM_DATA",
    "CMIC_SER_PARITY_MODE_SEL",
    "CMIC_SER_PARITY_MODE_SEL_15_0",
    "CMIC_SER_PARITY_MODE_SEL_31_16",
    "CMIC_SER_POWER_DOWN_MEM_LOWER",
    "CMIC_SER_POWER_DOWN_MEM_UPPER",
    "CMIC_SER_PROTECT_ADDR_RANGE_VALID",
    "CMIC_SER_RANGE0_DATAENTRY_LEN",
    "CMIC_SER_RANGE10_DATAENTRY_LEN",
    "CMIC_SER_RANGE11_DATAENTRY_LEN",
    "CMIC_SER_RANGE12_DATAENTRY_LEN",
    "CMIC_SER_RANGE13_DATAENTRY_LEN",
    "CMIC_SER_RANGE14_DATAENTRY_LEN",
    "CMIC_SER_RANGE15_DATAENTRY_LEN",
    "CMIC_SER_RANGE16_DATAENTRY_LEN",
    "CMIC_SER_RANGE17_DATAENTRY_LEN",
    "CMIC_SER_RANGE18_DATAENTRY_LEN",
    "CMIC_SER_RANGE19_DATAENTRY_LEN",
    "CMIC_SER_RANGE1_DATAENTRY_LEN",
    "CMIC_SER_RANGE20_DATAENTRY_LEN",
    "CMIC_SER_RANGE21_DATAENTRY_LEN",
    "CMIC_SER_RANGE22_DATAENTRY_LEN",
    "CMIC_SER_RANGE23_DATAENTRY_LEN",
    "CMIC_SER_RANGE24_DATAENTRY_LEN",
    "CMIC_SER_RANGE25_DATAENTRY_LEN",
    "CMIC_SER_RANGE26_DATAENTRY_LEN",
    "CMIC_SER_RANGE27_DATAENTRY_LEN",
    "CMIC_SER_RANGE28_DATAENTRY_LEN",
    "CMIC_SER_RANGE29_DATAENTRY_LEN",
    "CMIC_SER_RANGE2_DATAENTRY_LEN",
    "CMIC_SER_RANGE30_DATAENTRY_LEN",
    "CMIC_SER_RANGE31_DATAENTRY_LEN",
    "CMIC_SER_RANGE3_DATAENTRY_LEN",
    "CMIC_SER_RANGE4_DATAENTRY_LEN",
    "CMIC_SER_RANGE5_DATAENTRY_LEN",
    "CMIC_SER_RANGE6_DATAENTRY_LEN",
    "CMIC_SER_RANGE7_DATAENTRY_LEN",
    "CMIC_SER_RANGE8_DATAENTRY_LEN",
    "CMIC_SER_RANGE9_DATAENTRY_LEN",
    "CMIC_SER_START_ADDR_0",
    "CMIC_SER_START_ADDR_1",
    "CMIC_SER_START_ADDR_2",
    "CMIC_SER_START_ADDR_3",
    "CMIC_SER_START_ADDR_4",
    "CMIC_SER_START_ADDR_5",
    "CMIC_SER_START_ADDR_6",
    "CMIC_SER_START_ADDR_7",
    "CMIC_SER_START_ADDR_8",
    "CMIC_SER_START_ADDR_9",
    "CMIC_SER_START_ADDR_10",
    "CMIC_SER_START_ADDR_11",
    "CMIC_SER_START_ADDR_12",
    "CMIC_SER_START_ADDR_13",
    "CMIC_SER_START_ADDR_14",
    "CMIC_SER_START_ADDR_15",
    "CMIC_SER_START_ADDR_16",
    "CMIC_SER_START_ADDR_17",
    "CMIC_SER_START_ADDR_18",
    "CMIC_SER_START_ADDR_19",
    "CMIC_SER_START_ADDR_20",
    "CMIC_SER_START_ADDR_21",
    "CMIC_SER_START_ADDR_22",
    "CMIC_SER_START_ADDR_23",
    "CMIC_SER_START_ADDR_24",
    "CMIC_SER_START_ADDR_25",
    "CMIC_SER_START_ADDR_26",
    "CMIC_SER_START_ADDR_27",
    "CMIC_SER_START_ADDR_28",
    "CMIC_SER_START_ADDR_29",
    "CMIC_SER_START_ADDR_30",
    "CMIC_SER_START_ADDR_31",
    "CMIC_SKIP_STATS_CFG",
    "CMIC_SLAM_DMA_CFG",
    "CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_SLAM_DMA_ENTRY_COUNT",
    "CMIC_SLAM_DMA_PCIMEM_START_ADDR",
    "CMIC_SLAM_DMA_SBUS_START_ADDR",
    "CMIC_SOFT_RESET_REG",
    "CMIC_SOFT_RESET_REG_2",
    "CMIC_SRAM_TM0_CONTROL",
    "CMIC_SRAM_TM1_CONTROL",
    "CMIC_SRAM_TM2_CONTROL",
    "CMIC_SRAM_TM3_CONTROL",
    "CMIC_SRAM_TM_CONTROL",
    "CMIC_SRAM_TM_CONTROL_2",
    "CMIC_STAT_DMA_ADDR",
    "CMIC_STAT_DMA_BLKNUM_MAP_95",
    "CMIC_STAT_DMA_BLKNUM_MAP_14_10",
    "CMIC_STAT_DMA_BLKNUM_MAP_15_8",
    "CMIC_STAT_DMA_BLKNUM_MAP_19_15",
    "CMIC_STAT_DMA_BLKNUM_MAP_23_16",
    "CMIC_STAT_DMA_BLKNUM_MAP_24_20",
    "CMIC_STAT_DMA_BLKNUM_MAP_29_25",
    "CMIC_STAT_DMA_BLKNUM_MAP_31_24",
    "CMIC_STAT_DMA_BLKNUM_MAP_34_30",
    "CMIC_STAT_DMA_BLKNUM_MAP_39_32",
    "CMIC_STAT_DMA_BLKNUM_MAP_39_35",
    "CMIC_STAT_DMA_BLKNUM_MAP_44_40",
    "CMIC_STAT_DMA_BLKNUM_MAP_47_40",
    "CMIC_STAT_DMA_BLKNUM_MAP_49_45",
    "CMIC_STAT_DMA_BLKNUM_MAP_4_0",
    "CMIC_STAT_DMA_BLKNUM_MAP_54_50",
    "CMIC_STAT_DMA_BLKNUM_MAP_55_48",
    "CMIC_STAT_DMA_BLKNUM_MAP_59_55",
    "CMIC_STAT_DMA_BLKNUM_MAP_63_56",
    "CMIC_STAT_DMA_BLKNUM_MAP_63_60",
    "CMIC_STAT_DMA_BLKNUM_MAP_64_60",
    "CMIC_STAT_DMA_BLKNUM_MAP_69_65",
    "CMIC_STAT_DMA_BLKNUM_MAP_74_70",
    "CMIC_STAT_DMA_BLKNUM_MAP_79_75",
    "CMIC_STAT_DMA_BLKNUM_MAP_7_0",
    "CMIC_STAT_DMA_BLKNUM_MAP_84_80",
    "CMIC_STAT_DMA_BLKNUM_MAP_89_85",
    "CMIC_STAT_DMA_BLKNUM_MAP_94_90",
    "CMIC_STAT_DMA_BLKNUM_MAP_9_5",
    "CMIC_STAT_DMA_CURRENT",
    "CMIC_STAT_DMA_EGR_STATS_CFG",
    "CMIC_STAT_DMA_ING_STATS_CFG",
    "CMIC_STAT_DMA_MAC_STATS_CFG",
    "CMIC_STAT_DMA_PORTNUM_MAP_11_6",
    "CMIC_STAT_DMA_PORTNUM_MAP_11_8",
    "CMIC_STAT_DMA_PORTNUM_MAP_15_8",
    "CMIC_STAT_DMA_PORTNUM_MAP_15_12",
    "CMIC_STAT_DMA_PORTNUM_MAP_17_12",
    "CMIC_STAT_DMA_PORTNUM_MAP_19_16",
    "CMIC_STAT_DMA_PORTNUM_MAP_23_16",
    "CMIC_STAT_DMA_PORTNUM_MAP_23_18",
    "CMIC_STAT_DMA_PORTNUM_MAP_23_20",
    "CMIC_STAT_DMA_PORTNUM_MAP_27_24",
    "CMIC_STAT_DMA_PORTNUM_MAP_31_24",
    "CMIC_STAT_DMA_PORTNUM_MAP_31_28",
    "CMIC_STAT_DMA_PORTNUM_MAP_35_32",
    "CMIC_STAT_DMA_PORTNUM_MAP_39_36",
    "CMIC_STAT_DMA_PORTNUM_MAP_3_0",
    "CMIC_STAT_DMA_PORTNUM_MAP_43_40",
    "CMIC_STAT_DMA_PORTNUM_MAP_47_44",
    "CMIC_STAT_DMA_PORTNUM_MAP_51_48",
    "CMIC_STAT_DMA_PORTNUM_MAP_55_52",
    "CMIC_STAT_DMA_PORTNUM_MAP_59_56",
    "CMIC_STAT_DMA_PORTNUM_MAP_5_0",
    "CMIC_STAT_DMA_PORTNUM_MAP_63_60",
    "CMIC_STAT_DMA_PORTNUM_MAP_67_64",
    "CMIC_STAT_DMA_PORTNUM_MAP_71_68",
    "CMIC_STAT_DMA_PORTNUM_MAP_75_72",
    "CMIC_STAT_DMA_PORTNUM_MAP_79_76",
    "CMIC_STAT_DMA_PORTNUM_MAP_7_0",
    "CMIC_STAT_DMA_PORTNUM_MAP_7_4",
    "CMIC_STAT_DMA_PORTNUM_MAP_83_80",
    "CMIC_STAT_DMA_PORTNUM_MAP_87_84",
    "CMIC_STAT_DMA_PORTNUM_MAP_91_88",
    "CMIC_STAT_DMA_PORTNUM_MAP_95_92",
    "CMIC_STAT_DMA_PORTS",
    "CMIC_STAT_DMA_PORTS_HI",
    "CMIC_STAT_DMA_PORTS_HI_2",
    "CMIC_STAT_DMA_PORT_TYPE_MAP",
    "CMIC_STAT_DMA_PORT_TYPE_MAP_0",
    "CMIC_STAT_DMA_PORT_TYPE_MAP_1",
    "CMIC_STAT_DMA_PORT_TYPE_MAP_2",
    "CMIC_STAT_DMA_PORT_TYPE_MAP_HI",
    "CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2",
    "CMIC_STAT_DMA_SBUS_START_ADDRESS",
    "CMIC_STAT_DMA_SETUP",
    "CMIC_STRAP_OPTIONS",
    "CMIC_SWITCH_FEATURE_ENABLE",
    "CMIC_SWITCH_FEATURE_ENABLE_1",
    "CMIC_SWITCH_FEATURE_ENABLE_2",
    "CMIC_SW_PIO_ACK_DATA_BEAT_COUNT",
    "CMIC_SW_RST",
    "CMIC_TABLE_DMA_CFG",
    "CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_TABLE_DMA_ENTRY_COUNT",
    "CMIC_TABLE_DMA_PCIMEM_START_ADDR",
    "CMIC_TABLE_DMA_SBUS_START_ADDR",
    "CMIC_TAP_CONTROL",
    "CMIC_THERMAL_MON_CALIBRATION",
    "CMIC_THERMAL_MON_CTRL",
    "CMIC_THERMAL_MON_RESULT",
    "CMIC_THERMAL_MON_RESULT_0",
    "CMIC_THERMAL_MON_RESULT_1",
    "CMIC_THERMAL_MON_RESULT_2",
    "CMIC_THERMAL_MON_RESULT_3",
    "CMIC_THERMAL_MON_RESULT_4",
    "CMIC_THERMAL_MON_RESULT_5",
    "CMIC_THERMAL_MON_RESULT_6",
    "CMIC_THERMAL_MON_RESULT_7",
    "CMIC_TIM0_TIMER1BGLOAD",
    "CMIC_TIM0_TIMER1CONTROL",
    "CMIC_TIM0_TIMER1INTCLR",
    "CMIC_TIM0_TIMER1LOAD",
    "CMIC_TIM0_TIMER1MIS",
    "CMIC_TIM0_TIMER1RIS",
    "CMIC_TIM0_TIMER1VALUE",
    "CMIC_TIM0_TIMER2BGLOAD",
    "CMIC_TIM0_TIMER2CONTROL",
    "CMIC_TIM0_TIMER2INTCLR",
    "CMIC_TIM0_TIMER2LOAD",
    "CMIC_TIM0_TIMER2MIS",
    "CMIC_TIM0_TIMER2RIS",
    "CMIC_TIM0_TIMER2VALUE",
    "CMIC_TIM0_TIMERITCR",
    "CMIC_TIM0_TIMERITOP",
    "CMIC_TIM0_TIMERPCELLID0",
    "CMIC_TIM0_TIMERPCELLID1",
    "CMIC_TIM0_TIMERPCELLID2",
    "CMIC_TIM0_TIMERPCELLID3",
    "CMIC_TIM0_TIMERPERIPHID0",
    "CMIC_TIM0_TIMERPERIPHID1",
    "CMIC_TIM0_TIMERPERIPHID2",
    "CMIC_TIM0_TIMERPERIPHID3",
    "CMIC_TIM1_TIMER1BGLOAD",
    "CMIC_TIM1_TIMER1CONTROL",
    "CMIC_TIM1_TIMER1INTCLR",
    "CMIC_TIM1_TIMER1LOAD",
    "CMIC_TIM1_TIMER1MIS",
    "CMIC_TIM1_TIMER1RIS",
    "CMIC_TIM1_TIMER1VALUE",
    "CMIC_TIM1_TIMER2BGLOAD",
    "CMIC_TIM1_TIMER2CONTROL",
    "CMIC_TIM1_TIMER2INTCLR",
    "CMIC_TIM1_TIMER2LOAD",
    "CMIC_TIM1_TIMER2MIS",
    "CMIC_TIM1_TIMER2RIS",
    "CMIC_TIM1_TIMER2VALUE",
    "CMIC_TIM1_TIMERITCR",
    "CMIC_TIM1_TIMERITOP",
    "CMIC_TIM1_TIMERPCELLID0",
    "CMIC_TIM1_TIMERPCELLID1",
    "CMIC_TIM1_TIMERPCELLID2",
    "CMIC_TIM1_TIMERPCELLID3",
    "CMIC_TIM1_TIMERPERIPHID0",
    "CMIC_TIM1_TIMERPERIPHID1",
    "CMIC_TIM1_TIMERPERIPHID2",
    "CMIC_TIM1_TIMERPERIPHID3",
    "CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL",
    "CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL",
    "CMIC_TIMESYNC_CAPTURE_STATUS_1",
    "CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1",
    "CMIC_TIMESYNC_CONTROL",
    "CMIC_TIMESYNC_COUNTER_CONFIG_SELECT",
    "CMIC_TIMESYNC_FIFO_STATUS",
    "CMIC_TIMESYNC_GPIO_0_CTRL",
    "CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR",
    "CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE",
    "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER",
    "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER",
    "CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_1_CTRL",
    "CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR",
    "CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE",
    "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER",
    "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER",
    "CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_2_CTRL",
    "CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR",
    "CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE",
    "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER",
    "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER",
    "CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_3_CTRL",
    "CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR",
    "CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE",
    "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER",
    "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER",
    "CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_4_CTRL",
    "CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR",
    "CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE",
    "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER",
    "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER",
    "CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_5_CTRL",
    "CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL",
    "CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR",
    "CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE",
    "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER",
    "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER",
    "CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL",
    "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER",
    "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER",
    "CMIC_TIMESYNC_INTERRUPT_CLR",
    "CMIC_TIMESYNC_INTERRUPT_ENABLE",
    "CMIC_TIMESYNC_INTERRUPT_STATUS",
    "CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL",
    "CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL",
    "CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL",
    "CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL",
    "CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL",
    "CMIC_TIMESYNC_TIMER",
    "CMIC_TIMESYNC_TIME_CAPTURE_CONTROL",
    "CMIC_TIMESYNC_TIME_CAPTURE_MODE",
    "CMIC_TIMESYNC_TS0_COUNTER_ENABLE",
    "CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC",
    "CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER",
    "CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER",
    "CMIC_TIMESYNC_TS1_COUNTER_ENABLE",
    "CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC",
    "CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER",
    "CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER",
    "CMIC_TO_CORE_PLL_CONTROL_1",
    "CMIC_TO_CORE_PLL_CONTROL_2",
    "CMIC_TO_CORE_PLL_X2_1_CONTROL_1",
    "CMIC_TO_CORE_PLL_X2_1_CONTROL_2",
    "CMIC_TO_CORE_PLL_X2_2_CONTROL_1",
    "CMIC_TO_CORE_PLL_X2_2_CONTROL_2",
    "CMIC_TO_CORE_PLL_X2_3_CONTROL_1",
    "CMIC_TO_CORE_PLL_X2_3_CONTROL_2",
    "CMIC_TS_CAPTURE_STATUS",
    "CMIC_TS_CAPTURE_STATUS_CLR",
    "CMIC_TS_FIFO_STATUS",
    "CMIC_TS_FREQ_CTRL_LOWER",
    "CMIC_TS_FREQ_CTRL_UPPER",
    "CMIC_TS_GPIO_1_CTRL",
    "CMIC_TS_GPIO_1_DOWN_EVENT_CTRL",
    "CMIC_TS_GPIO_1_OUTPUT_ENABLE",
    "CMIC_TS_GPIO_1_PHASE_ADJUST",
    "CMIC_TS_GPIO_1_UP_EVENT_CTRL",
    "CMIC_TS_GPIO_2_CTRL",
    "CMIC_TS_GPIO_2_DOWN_EVENT_CTRL",
    "CMIC_TS_GPIO_2_OUTPUT_ENABLE",
    "CMIC_TS_GPIO_2_PHASE_ADJUST",
    "CMIC_TS_GPIO_2_UP_EVENT_CTRL",
    "CMIC_TS_GPIO_3_CTRL",
    "CMIC_TS_GPIO_3_DOWN_EVENT_CTRL",
    "CMIC_TS_GPIO_3_OUTPUT_ENABLE",
    "CMIC_TS_GPIO_3_PHASE_ADJUST",
    "CMIC_TS_GPIO_3_UP_EVENT_CTRL",
    "CMIC_TS_GPIO_4_CTRL",
    "CMIC_TS_GPIO_4_DOWN_EVENT_CTRL",
    "CMIC_TS_GPIO_4_OUTPUT_ENABLE",
    "CMIC_TS_GPIO_4_PHASE_ADJUST",
    "CMIC_TS_GPIO_4_UP_EVENT_CTRL",
    "CMIC_TS_GPIO_5_CTRL",
    "CMIC_TS_GPIO_5_DOWN_EVENT_CTRL",
    "CMIC_TS_GPIO_5_OUTPUT_ENABLE",
    "CMIC_TS_GPIO_5_PHASE_ADJUST",
    "CMIC_TS_GPIO_5_UP_EVENT_CTRL",
    "CMIC_TS_GPIO_6_CTRL",
    "CMIC_TS_GPIO_6_DOWN_EVENT_CTRL",
    "CMIC_TS_GPIO_6_OUTPUT_ENABLE",
    "CMIC_TS_GPIO_6_PHASE_ADJUST",
    "CMIC_TS_GPIO_6_UP_EVENT_CTRL",
    "CMIC_TS_INPUT_TIME_FIFO_ID",
    "CMIC_TS_INPUT_TIME_FIFO_TS",
    "CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL",
    "CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL",
    "CMIC_TS_LCPLL_CLK_COUNT_CTRL",
    "CMIC_TS_TIME_CAPTURE_CTRL",
    "CMIC_TXBUF_CMC0_PKT_CNT",
    "CMIC_TXBUF_CMC1_PKT_CNT",
    "CMIC_TXBUF_CMC2_PKT_CNT",
    "CMIC_TXBUF_CONFIG",
    "CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES",
    "CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES",
    "CMIC_TXBUF_DEBUG",
    "CMIC_TXBUF_ECCERR_CONTROL",
    "CMIC_TXBUF_IPINTF_BUF_DEPTH",
    "CMIC_TXBUF_IPINTF_INTERFACE_CREDITS",
    "CMIC_TXBUF_MAX_BUF_LIMITS",
    "CMIC_TXBUF_MIN_BUF_LIMITS",
    "CMIC_TXBUF_RPE_PKT_CNT",
    "CMIC_TXBUF_STAT",
    "CMIC_TXBUF_STAT_CLR",
    "CMIC_TX_PAUSE_CAPABILITY",
    "CMIC_TX_PAUSE_OVERRIDE_CONTROL",
    "CMIC_TX_PAUSE_STAT",
    "CMIC_UART0_CPR",
    "CMIC_UART0_CTR",
    "CMIC_UART0_DLH_IER",
    "CMIC_UART0_DMASA",
    "CMIC_UART0_FAR",
    "CMIC_UART0_HTX",
    "CMIC_UART0_IIR_FCR",
    "CMIC_UART0_LCR",
    "CMIC_UART0_LPDLH",
    "CMIC_UART0_LPDLL",
    "CMIC_UART0_LSR",
    "CMIC_UART0_MCR",
    "CMIC_UART0_MSR",
    "CMIC_UART0_RBR_THR_DLL",
    "CMIC_UART0_RFL",
    "CMIC_UART0_RFW",
    "CMIC_UART0_SBCR",
    "CMIC_UART0_SCR",
    "CMIC_UART0_SDMAM",
    "CMIC_UART0_SFE",
    "CMIC_UART0_SRBR_STHR",
    "CMIC_UART0_SRR",
    "CMIC_UART0_SRT",
    "CMIC_UART0_SRTS",
    "CMIC_UART0_STET",
    "CMIC_UART0_TFL",
    "CMIC_UART0_TFR",
    "CMIC_UART0_UCV",
    "CMIC_UART0_USR",
    "CMIC_UART1_CPR",
    "CMIC_UART1_CTR",
    "CMIC_UART1_DLH_IER",
    "CMIC_UART1_DMASA",
    "CMIC_UART1_FAR",
    "CMIC_UART1_HTX",
    "CMIC_UART1_IIR_FCR",
    "CMIC_UART1_LCR",
    "CMIC_UART1_LPDLH",
    "CMIC_UART1_LPDLL",
    "CMIC_UART1_LSR",
    "CMIC_UART1_MCR",
    "CMIC_UART1_MSR",
    "CMIC_UART1_RBR_THR_DLL",
    "CMIC_UART1_RFL",
    "CMIC_UART1_RFW",
    "CMIC_UART1_SBCR",
    "CMIC_UART1_SCR",
    "CMIC_UART1_SDMAM",
    "CMIC_UART1_SFE",
    "CMIC_UART1_SRBR_STHR",
    "CMIC_UART1_SRR",
    "CMIC_UART1_SRT",
    "CMIC_UART1_SRTS",
    "CMIC_UART1_STET",
    "CMIC_UART1_TFL",
    "CMIC_UART1_TFR",
    "CMIC_UART1_UCV",
    "CMIC_UART1_USR",
    "CMIC_UC0_CONFIG",
    "CMIC_UC1_CONFIG",
    "CMIC_XGXS0_PLL_CONTROL_1",
    "CMIC_XGXS0_PLL_CONTROL_2",
    "CMIC_XGXS0_PLL_CONTROL_3",
    "CMIC_XGXS0_PLL_CONTROL_4",
    "CMIC_XGXS0_PLL_STATUS",
    "CMIC_XGXS1_PLL_CONTROL_1",
    "CMIC_XGXS1_PLL_CONTROL_2",
    "CMIC_XGXS1_PLL_CONTROL_3",
    "CMIC_XGXS1_PLL_CONTROL_4",
    "CMIC_XGXS1_PLL_STATUS",
    "CMIC_XGXS2_PLL_CONTROL_1",
    "CMIC_XGXS2_PLL_CONTROL_2",
    "CMIC_XGXS2_PLL_CONTROL_3",
    "CMIC_XGXS2_PLL_CONTROL_4",
    "CMIC_XGXS2_PLL_STATUS",
    "CMIC_XGXS3_PLL_CONTROL_1",
    "CMIC_XGXS3_PLL_CONTROL_2",
    "CMIC_XGXS3_PLL_CONTROL_3",
    "CMIC_XGXS3_PLL_CONTROL_4",
    "CMIC_XGXS3_PLL_STATUS",
    "CMIC_XGXS_MDIO_CONFIG_0",
    "CMIC_XGXS_MDIO_CONFIG_1",
    "CMIC_XGXS_MDIO_CONFIG_2",
    "CMIC_XGXS_MDIO_CONFIG_3",
    "CMIC_XGXS_MDIO_CONFIG_4",
    "CMIC_XGXS_MDIO_CONFIG_5",
    "CMIC_XGXS_MDIO_CONFIG_6",
    "CMIC_XGXS_MDIO_CONFIG_7",
    "CMIC_XGXS_MDIO_CONFIG_8",
    "CMIC_XGXS_MDIO_CONFIG_9",
    "CMIC_XGXS_MDIO_CONFIG_10",
    "CMIC_XGXS_MDIO_CONFIG_11",
    "CMIC_XGXS_MDIO_CONFIG_12",
    "CMIC_XGXS_MDIO_CONFIG_13",
    "CMIC_XGXS_MDIO_CONFIG_14",
    "CMIC_XGXS_MDIO_CONFIG_15",
    "CMIC_XGXS_MDIO_CONFIG_16",
    "CMIC_XGXS_MDIO_CONFIG_17",
    "CMIC_XGXS_MDIO_CONFIG_18",
    "CMIC_XGXS_MDIO_CONFIG_19",
    "CMIC_XGXS_MDIO_CONFIG_20",
    "CMIC_XGXS_MDIO_CONFIG_21",
    "CMIC_XGXS_MDIO_CONFIG_22",
    "CMIC_XGXS_MDIO_CONFIG_23",
    "CMIC_XGXS_MDIO_CONFIG_24",
    "CMIC_XGXS_PLL_CONTROL_1",
    "CMIC_XGXS_PLL_CONTROL_2",
    "CMIC_XGXS_PLL_CONTROL_3",
    "CMIC_XGXS_PLL_CONTROL_4",
    "CMIC_XGXS_PLL_STATUS",
    "CM_BACKGROUND_EJECT_ENABLE",
    "CM_BACKGROUND_EJECT_RATE",
    "CM_BACKGROUND_EJECT_STATUS",
    "CM_CF0_MAX_DEPTH",
    "CM_CF1_MAX_DEPTH",
    "CM_CONTROL_REGISTER",
    "CM_DEBUG_CONTROL_REGISTER",
    "CM_DISABLED_SEGMENT_ERROR",
    "CM_DISABLED_SEGMENT_ERROR_MASK",
    "CM_ECC_DEBUG_0",
    "CM_ECC_DEBUG_1",
    "CM_ECC_ERROR",
    "CM_ECC_ERROR_MASK",
    "CM_ECC_STATUS0",
    "CM_ECC_STATUS1",
    "CM_ECC_STATUS2",
    "CM_ECC_STATUS3",
    "CM_ECC_STATUS4",
    "CM_ECC_STATUS5",
    "CM_ECC_STATUS6",
    "CM_EF_FIFO_THRESH",
    "CM_EF_MAX_DEPTH",
    "CM_ERROR_STATUS",
    "CM_ERROR_STATUS_MASK",
    "CM_INTERRUPT_STATUS",
    "CM_INTERRUPT_STATUS_MASK",
    "CM_MANUAL_EJECT_CONFIG",
    "CM_MANUAL_EJECT_LIMIT",
    "CM_MANUAL_EJECT_RATE",
    "CM_MANUAL_EJECT_STATUS",
    "CM_MEM_DEBUG",
    "CM_PD_ASSIST_DEBUG",
    "CM_SEGMENT_ENABLE",
    "CM_SEGMENT_LIMIT_ERROR",
    "CM_SEGMENT_LIMIT_ERROR_MASK",
    "CM_SEGMENT_TABLE_CONFIG",
    "CM_SEGMENT_TABLE_LIMIT",
    "CM_SEGMENT_TABLE_OCM_BASE",
    "CM_SEGMENT_TABLE_PCI_BASE",
    "CM_STACE_LFSR_CONTROL",
    "CM_STACE_LFSR_SEED",
    "CM_TRACE_IF_LRP_CAPT_0",
    "CM_TRACE_IF_LRP_CAPT_1",
    "CM_TRACE_IF_LRP_CONTROL",
    "CM_TRACE_IF_LRP_COUNTER",
    "CM_TRACE_IF_LRP_FIELD_MASK0",
    "CM_TRACE_IF_LRP_FIELD_MASK1",
    "CM_TRACE_IF_LRP_FIELD_VALUE0",
    "CM_TRACE_IF_LRP_FIELD_VALUE1",
    "CM_TRACE_IF_OCM_P0_CAPT_0",
    "CM_TRACE_IF_OCM_P0_CAPT_1",
    "CM_TRACE_IF_OCM_P0_CAPT_2",
    "CM_TRACE_IF_OCM_P0_CAPT_3",
    "CM_TRACE_IF_OCM_P0_CAPT_4",
    "CM_TRACE_IF_OCM_P0_CONTROL",
    "CM_TRACE_IF_OCM_P0_COUNTER",
    "CM_TRACE_IF_OCM_P0_FIELD_MASK0",
    "CM_TRACE_IF_OCM_P0_FIELD_MASK1",
    "CM_TRACE_IF_OCM_P0_FIELD_MASK2",
    "CM_TRACE_IF_OCM_P0_FIELD_MASK3",
    "CM_TRACE_IF_OCM_P0_FIELD_MASK4",
    "CM_TRACE_IF_OCM_P0_FIELD_VALUE0",
    "CM_TRACE_IF_OCM_P0_FIELD_VALUE1",
    "CM_TRACE_IF_OCM_P0_FIELD_VALUE2",
    "CM_TRACE_IF_OCM_P0_FIELD_VALUE3",
    "CM_TRACE_IF_OCM_P0_FIELD_VALUE4",
    "CM_TRACE_IF_OCM_P1_CAPT_0",
    "CM_TRACE_IF_OCM_P1_CAPT_1",
    "CM_TRACE_IF_OCM_P1_CAPT_2",
    "CM_TRACE_IF_OCM_P1_CAPT_3",
    "CM_TRACE_IF_OCM_P1_CAPT_4",
    "CM_TRACE_IF_OCM_P1_CONTROL",
    "CM_TRACE_IF_OCM_P1_COUNTER",
    "CM_TRACE_IF_OCM_P1_FIELD_MASK0",
    "CM_TRACE_IF_OCM_P1_FIELD_MASK1",
    "CM_TRACE_IF_OCM_P1_FIELD_MASK2",
    "CM_TRACE_IF_OCM_P1_FIELD_MASK3",
    "CM_TRACE_IF_OCM_P1_FIELD_MASK4",
    "CM_TRACE_IF_OCM_P1_FIELD_VALUE0",
    "CM_TRACE_IF_OCM_P1_FIELD_VALUE1",
    "CM_TRACE_IF_OCM_P1_FIELD_VALUE2",
    "CM_TRACE_IF_OCM_P1_FIELD_VALUE3",
    "CM_TRACE_IF_OCM_P1_FIELD_VALUE4",
    "CM_TRACE_IF_STATUS",
    "CM_TRACE_IF_STATUS_MASK",
    "CNG0COSDROPRATE",
    "CNG1COSDROPRATE",
    "CNGCOSCELLLIMIT0",
    "CNGCOSCELLLIMIT1",
    "CNGCOSPKTLIMIT0",
    "CNGCOSPKTLIMIT1",
    "CNGDROPCOUNT0",
    "CNGDROPCOUNT1",
    "CNGDYNCELLLIMIT0",
    "CNGDYNCELLLIMIT1",
    "CNGPORTPKTLIMIT0",
    "CNGPORTPKTLIMIT1",
    "CNGTOTALDYNCELLLIMIT0",
    "CNGTOTALDYNCELLLIMIT1",
    "CNG_MAP",
    "CNMCONTORL",
    "CNMCPIDTOFCTYPE0",
    "CNMCPIDTOFCTYPE1",
    "CNMCPIDTOFCTYPE2",
    "CNMETHERTYPE",
    "CNMFTMH",
    "CNMGENERALCONFIG",
    "CNMINGRESSVLANEDITCMDMAP_0",
    "CNMINGRESSVLANEDITCMDMAP_1",
    "CNMMACSA",
    "CNMPCKTCNT",
    "CNMPDU",
    "CNMPDUCPIDMSB",
    "CNMPPH",
    "CNMTIMERGRANULARITYREG",
    "CNMVLANTAG",
    "CNM_VERSION_CONTROL",
    "CNTINTREG",
    "CNTINTREGMASK",
    "CNTPROCCESSOADIRECTRDRESULT0",
    "CNTPROCCESSOADIRECTRDRESULT1",
    "CNTPROCCESSOADIRECTRDRESULT2",
    "CNTPROCCESSOARDRESULT0",
    "CNTPROCCESSOARDRESULT1",
    "CNTPROCCESSOARDRESULT2",
    "CNTPROCCESSOBDIRECTRDRESULT0",
    "CNTPROCCESSOBDIRECTRDRESULT1",
    "CNTPROCCESSOBDIRECTRDRESULT2",
    "CNTPROCCESSOBRDRESULT0",
    "CNTPROCCESSOBRDRESULT1",
    "CNTPROCCESSOBRDRESULT2",
    "CNTPROCESSORAREAD",
    "CNTPROCESSORASHIFTCFG1",
    "CNTPROCESSORBREAD",
    "CNTPROCESSORBSHIFTCFG1",
    "CNTPROCESSORCONFIG1",
    "CNTPROCESSORCONFIG2",
    "CNTPROCESSORCONFIG3",
    "CNTPROCESSORCONFIG4",
    "CNTRLINTRLVDMODEREG",
    "CNTX_AGING_LIMIT",
    "CNTX_LRU_EN",
    "COEXISTDUPX2UNICASTBITMAP_0",
    "COEXISTDUPX2UNICASTBITMAP_1",
    "COE_FLOW_CONTROL_CONFIG",
    "COE_VLAN_PAUSE_RX_DA_LS",
    "COE_VLAN_PAUSE_RX_DA_MS",
    "COE_VLAN_PAUSE_RX_ETHER_TYPE",
    "COE_VLAN_PAUSE_RX_OPCODE",
    "COLOR_AWARE",
    "COMMAND_CONFIG",
    "CONFIG_ECC",
    "CONFIG_EVENT_FIFO",
    "CONFIG_QPP_EVENT_BLOCK",
    "CONFIG_QPP_PUP_BP",
    "CONFIG_QPP_TS_BP",
    "CONGESTION_STATE_BYTES",
    "CONNECTIVITYMAPCHANGEEVENTREGISTERS0",
    "CONNECTIVITYMAPCHANGEEVENTREGISTERS1",
    "CONNECTIVITYMAPREGISTERS0",
    "CONNECTIVITYMAPREGISTERS1",
    "CONNECTIVITYMAPREGISTERS2",
    "CONNECTIVITYMAPREGISTERS3",
    "CONNECTIVITYMAPREGISTERS4",
    "CONNECTIVITYMAPREGISTERS5",
    "CONNECTIVITYMAPREGISTERS6",
    "CONNECTIVITYMAPREGISTERS7",
    "CONNECTIVITYMAPREGISTERS8",
    "CONNECTIVITYMAPREGISTERS9",
    "CONNECTIVITYMAPREGISTERS10",
    "CONNECTIVITYMAPREGISTERS11",
    "CONNECTIVITYMAPREGISTERS12",
    "CONNECTIVITYMAPREGISTERS13",
    "CONNECTIVITYMAPREGISTERS14",
    "CONNECTIVITYMAPREGISTERS15",
    "CONNECTIVITYMAPREGISTERS16",
    "CONNECTIVITYMAPREGISTERS17",
    "CONNECTIVITYMAPREGISTERS18",
    "CONNECTIVITYMAPREGISTERS19",
    "CONNECTIVITYMAPREGISTERS20",
    "CONNECTIVITYMAPREGISTERS21",
    "CONNECTIVITYMAPREGISTERS22",
    "CONNECTIVITYMAPREGISTERS23",
    "CONNECTIVITYMAPREGISTERS24",
    "CONNECTIVITYMAPREGISTERS25",
    "CONNECTIVITYMAPREGISTERS26",
    "CONNECTIVITYMAPREGISTERS27",
    "CONNECTIVITYMAPREGISTERS28",
    "CONNECTIVITYMAPREGISTERS29",
    "CONNECTIVITYMAPREGISTERS30",
    "CONNECTIVITYMAPREGISTERS31",
    "CONNECTIVITYMAPREGISTERS32",
    "CONNECTIVITYMAPREGISTERS33",
    "CONNECTIVITYMAPREGISTERS34",
    "CONNECTIVITYMAPREGISTERS35",
    "CONTEXTCELLCOUNTER",
    "CONTEXTOUTBOUNDMIRROR",
    "CONTROLCELLBURSTREGISTER",
    "CONTROLCELLFIFOBUFFER_0",
    "CONTROLCELLFIFOBUFFER_1",
    "COREID",
    "CORRECTED_ECC_ERROR",
    "CORRECTED_ECC_ERROR_MASK",
    "COSDP_REMAP_CONTROL",
    "COSLCCOUNT",
    "COSMASK",
    "COSMASK_CPU",
    "COSMASK_CPU1",
    "COSPKTCOUNT",
    "COSPROFILEUSAGE",
    "COSWEIGHTS",
    "COS_MAP_SEL",
    "COS_MODE",
    "COS_MODE_64",
    "COS_MODE_X",
    "COS_MODE_X_64",
    "COS_MODE_Y",
    "COS_MODE_Y_64",
    "COS_SEL",
    "COS_SEL_2",
    "COUNTERBASEREG0",
    "COUNTERBASEREG1",
    "COUNTERDPMAP",
    "COUNTERRANGEHIGHREG0",
    "COUNTERRANGEHIGHREG1",
    "COUNTERRANGELOWREG0",
    "COUNTERRANGELOWREG1",
    "COUNTERSFAPPORTS",
    "COUNTOUTOFRANGE",
    "CO_CACHE_DATA_ECC_STATUS",
    "CO_ECC_DEBUG",
    "CO_ECC_ERROR",
    "CO_ECC_ERROR_MASK",
    "CO_ERROR",
    "CO_ERROR_MASK",
    "CO_GLOBAL_CONFIG",
    "CO_INJECT_CTRL",
    "CO_INJECT_DATA0",
    "CO_INJECT_DATA1",
    "CO_INJECT_DATA2",
    "CO_INJECT_STATUS",
    "CO_INJECT_STATUS_MASK",
    "CO_MEMORY_INIT",
    "CO_MEMORY_INIT_DONE",
    "CO_MEM_DEBUG",
    "CO_METER_BUCKET_OVERFLOW_STATUS",
    "CO_METER_MONITOR_CONFIG",
    "CO_METER_MONITOR_COUNTER_ECC_STATUS",
    "CO_METER_PROFILE_ECC_STATUS",
    "CO_OCM_CORRUPTED_STATUS",
    "CO_PD_ASSIST",
    "CO_REFRESH_OVERFLOW_ERROR",
    "CO_REFRESH_OVERFLOW_ERROR_MASK",
    "CO_SEGMENT_BASE",
    "CO_SEGMENT_CONFIG",
    "CO_SEGMENT_DISABLE_ERROR",
    "CO_SEGMENT_DISABLE_ERROR_MASK",
    "CO_SEGMENT_ENABLE",
    "CO_SEGMENT_LIMIT",
    "CO_SEGMENT_MISC_CONFIG_HI",
    "CO_SEGMENT_MISC_CONFIG_LO",
    "CO_SEGMENT_RANGE_ERROR",
    "CO_SEGMENT_RANGE_ERROR_MASK",
    "CO_SEGMENT_VISIT_INTERVAL",
    "CO_TIMER_EXPIRED_FIFO_ECC_STATUS",
    "CO_TRACE_IF_LRP_CAPT_0",
    "CO_TRACE_IF_LRP_CAPT_1",
    "CO_TRACE_IF_LRP_CAPT_2",
    "CO_TRACE_IF_LRP_CAPT_3",
    "CO_TRACE_IF_LRP_CONTROL",
    "CO_TRACE_IF_LRP_COUNTER",
    "CO_TRACE_IF_LRP_FIELD_MASK0",
    "CO_TRACE_IF_LRP_FIELD_MASK1",
    "CO_TRACE_IF_LRP_FIELD_MASK2",
    "CO_TRACE_IF_LRP_FIELD_MASK3",
    "CO_TRACE_IF_LRP_FIELD_VALUE0",
    "CO_TRACE_IF_LRP_FIELD_VALUE1",
    "CO_TRACE_IF_LRP_FIELD_VALUE2",
    "CO_TRACE_IF_LRP_FIELD_VALUE3",
    "CO_TRACE_IF_OCM_CAPT_0",
    "CO_TRACE_IF_OCM_CAPT_1",
    "CO_TRACE_IF_OCM_CAPT_2",
    "CO_TRACE_IF_OCM_CONTROL",
    "CO_TRACE_IF_OCM_COUNTER",
    "CO_TRACE_IF_OCM_FIELD_MASK0",
    "CO_TRACE_IF_OCM_FIELD_MASK1",
    "CO_TRACE_IF_OCM_FIELD_MASK2",
    "CO_TRACE_IF_OCM_FIELD_VALUE0",
    "CO_TRACE_IF_OCM_FIELD_VALUE1",
    "CO_TRACE_IF_OCM_FIELD_VALUE2",
    "CO_TRACE_IF_STATUS",
    "CO_TRACE_IF_STATUS_MASK",
    "CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUS",
    "CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUS_MASK",
    "CO_WB_BUFFER_ECC_STATUS",
    "CPATHBISRDBGRDDATA",
    "CPB_PARITY_CONTROL",
    "CPB_PARITY_STATUS_INTR",
    "CPCONFIGURATION",
    "CPORT_CDC_RXFIFO_CELL_CNT",
    "CPORT_CDC_RXFIFO_ECC_STATUS",
    "CPORT_CDC_RXFIFO_OVRFLW",
    "CPORT_CDC_TXFIFO_CELL_CNT",
    "CPORT_CDC_TXFIFO_CELL_REQ_CNT",
    "CPORT_CDC_TXFIFO_ECC_STATUS",
    "CPORT_CDC_TXFIFO_OVRFLW",
    "CPORT_CONFIG",
    "CPORT_ECC_CONTROL",
    "CPORT_EEE_CLOCK_GATE",
    "CPORT_EEE_CORE0_CLOCK_GATE_COUNTER",
    "CPORT_EEE_COUNTER_MODE",
    "CPORT_EEE_DURATION_TIMER_PULSE",
    "CPORT_ENABLE_REG",
    "CPORT_FAULT_LINK_STATUS",
    "CPORT_FORCE_DOUBLE_BIT_ERROR",
    "CPORT_FORCE_SINGLE_BIT_ERROR",
    "CPORT_INTR_ENABLE",
    "CPORT_INTR_STATUS",
    "CPORT_LAG_FAILOVER_CONFIG",
    "CPORT_LED_CHAIN_CONFIG",
    "CPORT_LINKSTATUS_DOWN",
    "CPORT_LINKSTATUS_DOWN_CLEAR",
    "CPORT_MAC_CONTROL",
    "CPORT_MAC_MODE",
    "CPORT_MODE_REG",
    "CPORT_POWER_SAVE",
    "CPORT_SGNDET_EARLYCRS",
    "CPORT_SOFT_RESET",
    "CPORT_SPARE0_REG",
    "CPORT_TXFIFO0_ECC_STATUS",
    "CPORT_TXFIFO_CELL_CNT",
    "CPORT_TXFIFO_CELL_REQ_CNT",
    "CPORT_TXFIFO_OVRFLW",
    "CPORT_TXFIFO_PKT_DROP_CTL",
    "CPORT_XGXS0_LN0_STATUS0_REG",
    "CPORT_XHOL_D0",
    "CPORT_XHOL_D1",
    "CPORT_XHOL_D2",
    "CPORT_XHOL_D3",
    "CPORT_XHOL_MH0",
    "CPORT_XHOL_MH1",
    "CPORT_XHOL_MH2",
    "CPORT_XHOL_MH3",
    "CPORT_XHOL_RX_MH_DATA0",
    "CPORT_XHOL_RX_MH_DATA1",
    "CPORT_XHOL_RX_MH_DATA2",
    "CPORT_XHOL_RX_MH_DATA3",
    "CPORT_XHOL_RX_MH_MASK0",
    "CPORT_XHOL_RX_MH_MASK1",
    "CPORT_XHOL_RX_MH_MASK2",
    "CPORT_XHOL_RX_MH_MASK3",
    "CPORT_XHOL_RX_PKT_DATA0",
    "CPORT_XHOL_RX_PKT_DATA1",
    "CPORT_XHOL_RX_PKT_DATA2",
    "CPORT_XHOL_RX_PKT_DATA3",
    "CPORT_XHOL_RX_PKT_MASK0",
    "CPORT_XHOL_RX_PKT_MASK1",
    "CPORT_XHOL_RX_PKT_MASK2",
    "CPORT_XHOL_RX_PKT_MASK3",
    "CPORT_XMODID_DUAL_EN",
    "CPORT_XPAUSE_D0",
    "CPORT_XPAUSE_D1",
    "CPORT_XPAUSE_D2",
    "CPORT_XPAUSE_D3",
    "CPORT_XPAUSE_MH0",
    "CPORT_XPAUSE_MH1",
    "CPORT_XPAUSE_MH2",
    "CPORT_XPAUSE_MH3",
    "CPORT_XPAUSE_RX_DA_LS",
    "CPORT_XPAUSE_RX_DA_MS",
    "CPORT_XPAUSE_RX_LENGTH_TYPE",
    "CPORT_XPAUSE_RX_OPCODE",
    "CPORT_XPAUSE_TX_PKT_XOFF_VAL",
    "CPORT_XPAUSE_WATCHDOG_INIT_VAL",
    "CPORT_XPAUSE_WATCHDOG_THRESH",
    "CPORT_XTPSE",
    "CPQLINKMEMDEBUG",
    "CPQUEUESRANGE",
    "CPQ_COS_EMPTY_REG",
    "CPUASYNCHRONOUSPACKETDATA",
    "CPUDATACELLA_0",
    "CPUDATACELLA_1",
    "CPUDATACELLA_2",
    "CPUDATACELLA_3",
    "CPUDATACELLA_4",
    "CPUDATACELLB_0",
    "CPUDATACELLB_1",
    "CPUDATACELLB_2",
    "CPUDATACELLB_3",
    "CPUDATACELLB_4",
    "CPUDATACELLC_0",
    "CPUDATACELLC_1",
    "CPUDATACELLC_2",
    "CPUDATACELLC_3",
    "CPUDATACELLC_4",
    "CPUDATACELLD_0",
    "CPUDATACELLD_1",
    "CPUDATACELLD_2",
    "CPUDATACELLD_3",
    "CPUDATACELLD_4",
    "CPUDATACELL_0",
    "CPUDATACELL_1",
    "CPUDATACELL_2",
    "CPUDATACELL_3",
    "CPUDATACELL_4",
    "CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTER",
    "CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTER",
    "CPULASTHEADER",
    "CPULOOKUPKEY",
    "CPUMAXBUCKET",
    "CPUMAXBUCKETCONFIG_64",
    "CPUOLPRCYPORTDELAYCONFIGURATION",
    "CPUPACKETCONTROL",
    "CPUPACKETWORDS_0",
    "CPUPACKETWORDS_1",
    "CPUPACKETWORDS_2",
    "CPUPACKETWORDS_3",
    "CPUPKTECC",
    "CPUPKTMAXBUCKET",
    "CPUPKTMAXBUCKETCONFIG",
    "CPUPKTPORTMAXBUCKET",
    "CPUPKTPORTMAXBUCKETCONFIG",
    "CPUPORTMAXBUCKET",
    "CPUPORTMAXBUCKETCONFIG_64",
    "CPUSLOTMINTIMER",
    "CPUSTREAMINGINTERFACECONFIGURATIONS",
    "CPUSTREAMINGINTERFACEINTERRUPTS",
    "CPUSTREAMINGINTERFACEINTERRUPTSMASKREGISTER",
    "CPUTRANSMITCELL1",
    "CPUTRANSMITCELL2",
    "CPUTRANSMITCELL3",
    "CPUTRANSMITCELLLINKNUMBER",
    "CPUTRANSMITCELLSTRIGGER",
    "CPU_BW",
    "CPU_CAL_CONFIGURATION_REGISTER",
    "CPU_COMMANDS",
    "CPU_CONTROL_0",
    "CPU_CONTROL_1",
    "CPU_CONTROL_2",
    "CPU_CONTROL_3",
    "CPU_CONTROL_4",
    "CPU_CONTROL_M",
    "CPU_COS14_MASK",
    "CPU_COS15_MASK",
    "CPU_COS1_MASK",
    "CPU_COS2_MASK",
    "CPU_COS3_MASK",
    "CPU_COS4_MASK",
    "CPU_COS5_MASK",
    "CPU_COS6_MASK",
    "CPU_COS7_MASK",
    "CPU_COS_CAM_BIST_CONFIG",
    "CPU_COS_CAM_BIST_DBG_DATA",
    "CPU_COS_CAM_BIST_STATUS",
    "CPU_COS_CAM_DBGCTRL",
    "CPU_COS_SEL",
    "CPU_COS_SEL_2",
    "CPU_PRIORITY_SEL",
    "CPU_PRIORITY_SEL_2",
    "CPU_QL_CONTROL",
    "CPU_RATE1",
    "CPU_RATES0",
    "CPU_SLOT_COUNT",
    "CPU_TS_PARITY_CONTROL",
    "CPU_TS_PARITY_STATUS_INTR",
    "CPU_TS_PARITY_STATUS_NACK",
    "CRC32_LANE_ERR_INDICATION",
    "CRC32_LANE_VALID_INDICATION",
    "CRCDROPPEDCELLCNT",
    "CRCDROPPEDPCKCNT",
    "CRCERRORCOUNTER",
    "CRCERRORCOUNTER0",
    "CRCERRORCOUNTER1",
    "CRCERRORCOUNTER2",
    "CRCERRORCOUNTER3",
    "CRCERRORCOUNTER4",
    "CRCERRORCOUNTER5",
    "CRCERRORCOUNTER6",
    "CRCERRORCOUNTER7",
    "CRCERRORCOUNTER8",
    "CRCERRORCOUNTER9",
    "CRCERRORCOUNTER10",
    "CRCERRORCOUNTER11",
    "CRCERRRATECONFIGURATIONREGISTER0",
    "CRCERRRATECONFIGURATIONREGISTER1",
    "CRCERRWEIGHTCONFIGURATIONREGISTER0",
    "CRCERRWEIGHTCONFIGURATIONREGISTER1",
    "CRC_APPEND_ENABLE",
    "CREDITCELLSCOUNTER",
    "CREDITFABRICLATENCYCOUNTER",
    "CREDITOVERFLOWQUEUENUM",
    "CREDITWATCHDOGCONFIGURATION",
    "CREDITWATCHDOGQUEUEBOUNDARIES",
    "CREDIT_COUNTER",
    "CREDIT_COUNTER_CONFIGURATION_REG1",
    "CREDIT_COUNTER_CONFIGURATION_REG2",
    "CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATION",
    "CRPSACOUNTERSTS",
    "CRPSACOUNTERSTS1",
    "CRPSBCOUNTERSTS",
    "CRPSBCOUNTERSTS1",
    "CRPSCNTOVRFSTS",
    "CRPSINTERRUPTREGISTER",
    "CRPSINTERRUPTREGISTERMASK",
    "CRPS_CNT_PROCESSOR_READ",
    "CRPS_CRPS_CACHE_RD_RESULTS",
    "CRPS_CRPS_CNT_OVRF_STS",
    "CRPS_CRPS_CNT_SRC_CFG",
    "CRPS_CRPS_CNT_SRC_GROUP_SIZES",
    "CRPS_CRPS_COUNTER_STS_1",
    "CRPS_CRPS_DIRECT_RD_RESULT",
    "CRPS_CRPS_DO_NOT_COUNT_FILTER",
    "CRPS_CRPS_GENERAL_CFG",
    "CRPS_CRPS_LAST_CMD_RCVD",
    "CRPS_CRPS_MAX_REFRESH_CFG",
    "CRPS_CRPS_ONE_ENTRY_MODE_CNT_CMD",
    "CRPS_CRPS_OVTH_MEM_STS_SEL",
    "CRPS_CRPS_PIPE_COUNTERS",
    "CRPS_CRPS_PIPE_COUNTERS_2",
    "CRPS_CRPS_PREFETCH_TIMERS_CFG",
    "CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFG",
    "CRPS_CRPS_PRE_RD_FIFO_STS_1",
    "CRPS_CRPS_SEQUENTIAL_TMR_CFG",
    "CRPS_CRPS_THRESHOLDS_CFG",
    "CRPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "CRPS_ERROR_INITIATION_DATA",
    "CRPS_GTIMER_CONFIGURATION",
    "CRPS_GTIMER_TRIGGER",
    "CRPS_INDIRECT_COMMAND",
    "CRPS_INDIRECT_COMMAND_ADDRESS",
    "CRPS_INDIRECT_COMMAND_DATA_INCREMENT",
    "CRPS_INDIRECT_COMMAND_RD_DATA",
    "CRPS_INDIRECT_COMMAND_WR_DATA",
    "CRPS_INDIRECT_WR_MASK",
    "CRPS_INTERRUPT_MASK_REGISTER",
    "CRPS_INTERRUPT_REGISTER",
    "CRPS_INTERRUPT_REGISTER_TEST",
    "CRPS_PARITY_ERR_CNT",
    "CRPS_PAR_ERR_INITIATE",
    "CRPS_PAR_ERR_INTERRUPT_MASK_REGISTER",
    "CRPS_PAR_ERR_INTERRUPT_REGISTER",
    "CRPS_PAR_ERR_INTERRUPT_REGISTER_TEST",
    "CRPS_PAR_ERR_MEM_MASK",
    "CRPS_REG_0085",
    "CRPS_REG_0086",
    "CRPS_REG_0087",
    "CRPS_REG_0090",
    "CRPS_REG_0091",
    "CRPS_REG_0092",
    "CRPS_REG_0093",
    "CRPS_REG_00AF",
    "CRPS_REG_00CE",
    "CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER",
    "CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASK",
    "CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TEST",
    "CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER",
    "CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASK",
    "CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TEST",
    "CRU_CONTROL",
    "CRU_CPU0_POWERDOWN",
    "CRU_DEBUG",
    "CRU_IHOST_PWRDWN_EN",
    "CRU_IHOST_PWRDWN_STATUS",
    "CRWDEVENTCOUNTER",
    "CSRCSEL_CHID_0",
    "CSRCSEL_CHID_1",
    "CSRCSEL_CHID_2",
    "CSRCSEL_CHID_3",
    "CSRCSEL_CHID_4",
    "CSRCSEL_CHID_5",
    "CSRCSEL_CHID_6",
    "CSRCSEL_CHID_7",
    "CSRCSEL_CHID_8",
    "CSRCSEL_CHID_9",
    "CSRCSEL_CHID_10",
    "CSRCSEL_CHID_11",
    "CSRCSEL_CHID_12",
    "CSRCSEL_CHID_13",
    "CSRCSEL_CHID_14",
    "CSRCSEL_CHID_15",
    "CSRCSEL_CHID_16",
    "CSRCSEL_CHID_17",
    "CSRCSEL_CHID_18",
    "CSRCSEL_CHID_19",
    "CSRCSEL_CHID_20",
    "CSRCSEL_CHID_21",
    "CSRCSEL_CHID_22",
    "CSRCSEL_CHID_23",
    "CSRCSEL_CHID_24",
    "CSRCSEL_CHID_25",
    "CSRCSEL_CHID_26",
    "CSRCSEL_CHID_27",
    "CSRCSEL_CHID_28",
    "CSRCSEL_CHID_29",
    "CSRCSEL_CHID_30",
    "CSRCSEL_CHID_31",
    "CSRCSEL_CHID_32",
    "CSRCSEL_CHID_33",
    "CSRCSEL_CHID_34",
    "CSRCSEL_CHID_35",
    "CSRCSEL_CHID_36",
    "CSRCSEL_CHID_37",
    "CSRCSEL_CHID_38",
    "CSRCSEL_CHID_39",
    "CSRCSEL_CHID_40",
    "CSRCSEL_CHID_41",
    "CSRCSEL_CHID_42",
    "CSRCSEL_CHID_43",
    "CSRCSEL_CHID_44",
    "CSRCSEL_CHID_45",
    "CSRCSEL_CHID_46",
    "CSRCSEL_CHID_47",
    "CSRCSEL_CHID_48",
    "CSRCSEL_CHID_49",
    "CSRCSEL_CHID_50",
    "CSRCSEL_CHID_51",
    "CSRCSEL_CHID_52",
    "CSRCSEL_CHID_53",
    "CSRCSEL_CHID_54",
    "CSRCSEL_CHID_55",
    "CSRCSEL_CHID_56",
    "CSRCSEL_CHID_57",
    "CSRCSEL_CHID_58",
    "CSRCSEL_CHID_59",
    "CSRCSEL_CHID_60",
    "CSRCSEL_CHID_61",
    "CSRCSEL_CHID_62",
    "CSRCSEL_CHID_63",
    "CS_ACE_BYTE_THRESHOLD",
    "CS_ACE_CTRL",
    "CS_ACE_EVENT_THRESHOLD",
    "CS_ACE_RANDOM_SEED",
    "CS_BRICK_TM",
    "CS_COLLISION_ERROR",
    "CS_COLLISION_ERROR_MASK",
    "CS_CONFIG0",
    "CS_CONFIG_BACKGROUND_ENABLE",
    "CS_CONFIG_BACKGROUND_RATE",
    "CS_CONFIG_SHIFT_SEG15_TO_SEG0",
    "CS_CONFIG_SHIFT_SEG31_TO_SEG16",
    "CS_DEBUG",
    "CS_DEBUG_CNTR0_ADDR",
    "CS_DEBUG_CNTR0_AMOUNT_HIGH",
    "CS_DEBUG_CNTR0_AMOUNT_LOW",
    "CS_DEBUG_CNTR0_EVENT_HIGH",
    "CS_DEBUG_CNTR0_EVENT_LOW",
    "CS_DEBUG_CNTR1_ADDR",
    "CS_DEBUG_CNTR1_AMOUNT_HIGH",
    "CS_DEBUG_CNTR1_AMOUNT_LOW",
    "CS_DEBUG_CNTR1_EVENT_HIGH",
    "CS_DEBUG_CNTR1_EVENT_LOW",
    "CS_DEBUG_CNTR2_ADDR",
    "CS_DEBUG_CNTR2_AMOUNT_HIGH",
    "CS_DEBUG_CNTR2_AMOUNT_LOW",
    "CS_DEBUG_CNTR2_EVENT_HIGH",
    "CS_DEBUG_CNTR2_EVENT_LOW",
    "CS_DEBUG_CNTR3_ADDR",
    "CS_DEBUG_CNTR3_AMOUNT_HIGH",
    "CS_DEBUG_CNTR3_AMOUNT_LOW",
    "CS_DEBUG_CNTR3_EVENT_HIGH",
    "CS_DEBUG_CNTR3_EVENT_LOW",
    "CS_DEBUG_CNTR_HALT",
    "CS_DEBUG_CNTR_INJECT",
    "CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRID",
    "CS_DEBUG_CNTR_INJECT_VALUES",
    "CS_DEBUG_CNTR_UPDATE",
    "CS_DMA_FIFO_CONFIG",
    "CS_DMA_FIFO_CTRL",
    "CS_DMA_FIFO_TM",
    "CS_DMA_MESSAGE_SIZE",
    "CS_DROP_ERROR",
    "CS_DROP_ERROR_MASK",
    "CS_ECC_DEBUG0",
    "CS_ECC_ERROR",
    "CS_ECC_STATUS0",
    "CS_ECC_STATUS1",
    "CS_ECC_STATUS2",
    "CS_ECC_STATUS3",
    "CS_ECC_STATUS4",
    "CS_ECC_STATUS5",
    "CS_ECC_STATUS6",
    "CS_ECC_STATUS7",
    "CS_ECC_STATUS8",
    "CS_ECC_STATUS9",
    "CS_ECC_STATUS10",
    "CS_ECC_STATUS11",
    "CS_ECC_STATUS12",
    "CS_ECC_STATUS13",
    "CS_ECC_STATUS14",
    "CS_ECC_STATUS15",
    "CS_ECC_STATUS16",
    "CS_ECC_STATUS17",
    "CS_EJECT_OVERFLOW_ERROR",
    "CS_EJECT_OVERFLOW_ERROR_MASK",
    "CS_EJECT_THRESH_ERROR",
    "CS_EJECT_THRESH_ERROR_MASK",
    "CS_MANUAL_EJECT_COMMIT_TIMER",
    "CS_MANUAL_EJECT_CONFIG0",
    "CS_MANUAL_EJECT_CONFIG1",
    "CS_MANUAL_EJECT_CONFIG2",
    "CS_MANUAL_EJECT_CONFIG3",
    "CS_MANUAL_EJECT_CTRL",
    "CS_MESSAGE_READY",
    "CS_MESSAGE_READY_MASK",
    "CS_PARITY_DEBUG0",
    "CS_PARITY_DEBUG1",
    "CS_PARITY_ERROR",
    "CS_PARITY_ERROR_MASK",
    "CS_THRESHOLD_EVENT",
    "CS_THRESHOLD_EVENT_MASK",
    "CS_UNMAPPED_ERROR",
    "CS_UNMAPPED_ERROR_MASK",
    "CTRL_DA1",
    "CTRL_DA2",
    "CTRL_DA3",
    "CTRL_DA4",
    "CTRL_DA5",
    "CTRL_DA6",
    "CTRL_ETHERTYPE1",
    "CTRL_ETHERTYPE2",
    "CTR_DEQ_DEBUG",
    "CTR_DEQ_DTYPE_TBL0",
    "CTR_DEQ_DTYPE_TBL1",
    "CTR_DEQ_DTYPE_TBL2",
    "CTR_DEQ_STATS_CFG",
    "CTR_DEQ_STATUS_ECC_STATUS",
    "CTR_ECC_DEBUG",
    "CTR_ENQ_DEBUG",
    "CTR_ENQ_STATS_CFG",
    "CTR_ERROR",
    "CTR_ERROR_MASK",
    "CTR_FLEX_CNT_ECC_STATUS",
    "CTR_MEM_CFG",
    "CTR_MEM_DEBUG",
    "CTR_MEM_TM",
    "CTR_Q_STATS_MAP",
    "CTR_RQE_FIFO_ECC_STATUS",
    "CTR_SEGMENT_START",
    "CTR_SYS_CONTROL",
    "CUSTOMCONFIG",
    "CWINTEQ",
    "CWINTMSK",
    "CWINTQST",
    "CWINTS_CHID_0",
    "CWINTS_CHID_1",
    "CWINTS_CHID_2",
    "CWINTS_CHID_3",
    "CWINTS_CHID_4",
    "CWINTS_CHID_5",
    "CWINTS_CHID_6",
    "CWINTS_CHID_7",
    "CWINTS_CHID_8",
    "CWINTS_CHID_9",
    "CWINTS_CHID_10",
    "CWINTS_CHID_11",
    "CWINTS_CHID_12",
    "CWINTS_CHID_13",
    "CWINTS_CHID_14",
    "CWINTS_CHID_15",
    "CWINTS_CHID_16",
    "CWINTS_CHID_17",
    "CWINTS_CHID_18",
    "CWINTS_CHID_19",
    "CWINTS_CHID_20",
    "CWINTS_CHID_21",
    "CWINTS_CHID_22",
    "CWINTS_CHID_23",
    "CWINTS_CHID_24",
    "CWINTS_CHID_25",
    "CWINTS_CHID_26",
    "CWINTS_CHID_27",
    "CWINTS_CHID_28",
    "CWINTS_CHID_29",
    "CWINTS_CHID_30",
    "CWINTS_CHID_31",
    "CWINTS_CHID_32",
    "CWINTS_CHID_33",
    "CWINTS_CHID_34",
    "CWINTS_CHID_35",
    "CWINTS_CHID_36",
    "CWINTS_CHID_37",
    "CWINTS_CHID_38",
    "CWINTS_CHID_39",
    "CWINTS_CHID_40",
    "CWINTS_CHID_41",
    "CWINTS_CHID_42",
    "CWINTS_CHID_43",
    "CWINTS_CHID_44",
    "CWINTS_CHID_45",
    "CWINTS_CHID_46",
    "CWINTS_CHID_47",
    "CWINTS_CHID_48",
    "CWINTS_CHID_49",
    "CWINTS_CHID_50",
    "CWINTS_CHID_51",
    "CWINTS_CHID_52",
    "CWINTS_CHID_53",
    "CWINTS_CHID_54",
    "CWINTS_CHID_55",
    "CWINTS_CHID_56",
    "CWINTS_CHID_57",
    "CWINTS_CHID_58",
    "CWINTS_CHID_59",
    "CWINTS_CHID_60",
    "CWINTS_CHID_61",
    "CWINTS_CHID_62",
    "CWINTS_CHID_63",
    "CW_PD_CELL_CTRL",
    "CW_PD_CELL_GO",
    "CW_PE_CELL_CTRL",
    "CW_PE_CELL_GO",
    "CW_PKT_CELL_DATA0",
    "CW_PKT_CELL_DATA1",
    "CW_PKT_CELL_DATA2",
    "CW_PKT_CELL_DATA3",
    "CW_PKT_CELL_DATA4",
    "CW_PKT_CELL_DATA5",
    "CW_PKT_CELL_DATA6",
    "CW_PKT_CELL_DATA7",
    "CW_PKT_CELL_DATA8",
    "CW_PKT_CELL_DATA9",
    "CW_PKT_CELL_DATA10",
    "CW_PKT_CELL_DATA11",
    "CW_PKT_CELL_DATA12",
    "CW_PKT_CELL_DATA13",
    "CW_PKT_CELL_DATA14",
    "CW_PKT_CELL_DATA15",
    "CW_PKT_CELL_DATA16",
    "CW_PKT_CELL_DATA17",
    "CW_PKT_CELL_DATA18",
    "CW_PKT_CELL_DATA19",
    "CW_PKT_CELL_DATA20",
    "CW_PKT_CELL_DATA21",
    "CW_PKT_CELL_DATA22",
    "CW_PKT_CELL_DATA23",
    "CW_PKT_CELL_DATA24",
    "CW_PKT_CELL_DATA25",
    "CW_PKT_CELL_DATA26",
    "CW_PKT_CELL_DATA27",
    "CW_PKT_CELL_DATA28",
    "CW_PKT_CELL_DATA29",
    "CW_PKT_CELL_DATA30",
    "CW_PKT_CELL_DATA31",
    "CX_BIT_BANG_TAP_CONTROL",
    "CX_BS_PLL_AUX_CTRL",
    "CX_BS_PLL_CHANNEL_0",
    "CX_BS_PLL_CHANNEL_1",
    "CX_BS_PLL_CHANNEL_2",
    "CX_BS_PLL_CHANNEL_3",
    "CX_BS_PLL_CHANNEL_4",
    "CX_BS_PLL_CHANNEL_5",
    "CX_BS_PLL_CONTROL",
    "CX_BS_PLL_GAIN",
    "CX_BS_PLL_NDIV_FRACTION",
    "CX_BS_PLL_NDIV_INTEGER",
    "CX_BS_PLL_PREDIV",
    "CX_BS_PLL_RESET",
    "CX_BS_PLL_SSC_CTRL",
    "CX_BS_PLL_SSC_LIMIT",
    "CX_BS_PLL_STATUS",
    "CX_CONFIG",
    "CX_DDR03_PLL_AUX_CTRL",
    "CX_DDR03_PLL_CHANNEL_0",
    "CX_DDR03_PLL_CHANNEL_1",
    "CX_DDR03_PLL_CHANNEL_2",
    "CX_DDR03_PLL_CHANNEL_3",
    "CX_DDR03_PLL_CHANNEL_4",
    "CX_DDR03_PLL_CHANNEL_5",
    "CX_DDR03_PLL_CONTROL",
    "CX_DDR03_PLL_GAIN",
    "CX_DDR03_PLL_NDIV_FRACTION",
    "CX_DDR03_PLL_NDIV_INTEGER",
    "CX_DDR03_PLL_PREDIV",
    "CX_DDR03_PLL_RESET",
    "CX_DDR03_PLL_SSC_CTRL",
    "CX_DDR03_PLL_SSC_LIMIT",
    "CX_DDR0_PLL_STATUS",
    "CX_DDR1_PLL_STATUS",
    "CX_DDR2_PLL_STATUS",
    "CX_DDR3_PLL_STATUS",
    "CX_DEBUG_LED_INITIAL_DELAY",
    "CX_DEBUG_LED_LENGTH_0",
    "CX_DEBUG_LED_LENGTH_1",
    "CX_DEBUG_LED_LENGTH_2",
    "CX_DEBUG_LED_LENGTH_3",
    "CX_DEBUG_LED_LENGTH_4",
    "CX_DEBUG_LED_LENGTH_5",
    "CX_DEBUG_LED_LENGTH_6",
    "CX_DEBUG_LED_LENGTH_7",
    "CX_DEBUG_LED_LENGTH_8",
    "CX_DEBUG_LED_LENGTH_9",
    "CX_DEBUG_LED_LENGTH_10",
    "CX_DEBUG_LED_LENGTH_11",
    "CX_DEBUG_LED_LENGTH_12",
    "CX_DEBUG_LED_LENGTH_13",
    "CX_DEBUG_LED_LENGTH_14",
    "CX_DEBUG_LED_LENGTH_15",
    "CX_DEBUG_LED_LENGTH_16",
    "CX_DEBUG_LED_LENGTH_17",
    "CX_DEBUG_LED_LENGTH_18",
    "CX_DEBUG_LED_LENGTH_19",
    "CX_DEBUG_LED_LENGTH_20",
    "CX_DEBUG_LED_LENGTH_21",
    "CX_DEBUG_LED_LENGTH_22",
    "CX_DEBUG_LED_LENGTH_23",
    "CX_DEBUG_LED_LENGTH_24",
    "CX_DEBUG_LED_LENGTH_25",
    "CX_DEBUG_LED_LENGTH_26",
    "CX_DEBUG_LED_LENGTH_27",
    "CX_DEBUG_LED_LENGTH_28",
    "CX_DEBUG_LED_LENGTH_29",
    "CX_DEBUG_LED_LENGTH_30",
    "CX_DEBUG_LED_LENGTH_31",
    "CX_DEBUG_LED_LENGTH_32",
    "CX_DEBUG_LED_LENGTH_33",
    "CX_DEBUG_LED_LENGTH_34",
    "CX_DEBUG_LED_LENGTH_35",
    "CX_DEBUG_LED_LENGTH_36",
    "CX_DEBUG_LED_LENGTH_37",
    "CX_DEBUG_LED_LENGTH_38",
    "CX_DEBUG_LED_LENGTH_39",
    "CX_DEBUG_LED_LENGTH_40",
    "CX_DEBUG_LED_LENGTH_41",
    "CX_DEBUG_LED_LENGTH_42",
    "CX_DEBUG_LED_LENGTH_43",
    "CX_DEBUG_LED_LENGTH_44",
    "CX_DEBUG_LED_LENGTH_45",
    "CX_DEBUG_LED_LENGTH_46",
    "CX_DEBUG_LED_LENGTH_47",
    "CX_DEBUG_LED_LENGTH_48",
    "CX_DEBUG_LED_LENGTH_49",
    "CX_DEBUG_LED_LENGTH_50",
    "CX_DEBUG_LED_LENGTH_51",
    "CX_DEBUG_LED_LENGTH_52",
    "CX_DEBUG_LED_LENGTH_53",
    "CX_DEBUG_LED_LENGTH_54",
    "CX_DEBUG_LED_LENGTH_55",
    "CX_DEBUG_LED_LENGTH_56",
    "CX_DEBUG_LED_LENGTH_57",
    "CX_DEBUG_LED_LENGTH_58",
    "CX_DEBUG_LED_LENGTH_59",
    "CX_DEBUG_LED_LENGTH_60",
    "CX_DEBUG_LED_LENGTH_61",
    "CX_DEBUG_LED_LENGTH_62",
    "CX_DEBUG_LED_LENGTH_63",
    "CX_DEBUG_LED_SCAN_SELECT_0",
    "CX_DEBUG_LED_SCAN_SELECT_1",
    "CX_DEBUG_LED_SCAN_SELECT_2",
    "CX_DEBUG_LED_SCAN_SELECT_3",
    "CX_DEBUG_LED_SCAN_SELECT_4",
    "CX_DEBUG_LED_SCAN_SELECT_5",
    "CX_GLOBAL_DEBUG",
    "CX_GPIO_DIRECTION_0",
    "CX_GPIO_DIRECTION_1",
    "CX_GPIO_INPUT_0",
    "CX_GPIO_INPUT_1",
    "CX_GPIO_OUTPUT_0",
    "CX_GPIO_OUTPUT_1",
    "CX_HPP_PLL_AUX_CTRL",
    "CX_HPP_PLL_CHANNEL_0",
    "CX_HPP_PLL_CHANNEL_1",
    "CX_HPP_PLL_CHANNEL_2",
    "CX_HPP_PLL_CHANNEL_3",
    "CX_HPP_PLL_CHANNEL_4",
    "CX_HPP_PLL_CHANNEL_5",
    "CX_HPP_PLL_CONTROL",
    "CX_HPP_PLL_GAIN",
    "CX_HPP_PLL_NDIV_FRACTION",
    "CX_HPP_PLL_NDIV_INTEGER",
    "CX_HPP_PLL_PREDIV",
    "CX_HPP_PLL_RESET",
    "CX_HPP_PLL_SSC_CTRL",
    "CX_HPP_PLL_SSC_LIMIT",
    "CX_HPP_PLL_STATUS",
    "CX_MAC_PLL_AUX_CTRL",
    "CX_MAC_PLL_CHANNEL_0",
    "CX_MAC_PLL_CHANNEL_1",
    "CX_MAC_PLL_CHANNEL_2",
    "CX_MAC_PLL_CHANNEL_3",
    "CX_MAC_PLL_CHANNEL_4",
    "CX_MAC_PLL_CHANNEL_5",
    "CX_MAC_PLL_CONTROL",
    "CX_MAC_PLL_GAIN",
    "CX_MAC_PLL_NDIV_FRACTION",
    "CX_MAC_PLL_NDIV_INTEGER",
    "CX_MAC_PLL_PREDIV",
    "CX_MAC_PLL_RESET",
    "CX_MAC_PLL_SSC_CTRL",
    "CX_MAC_PLL_SSC_LIMIT",
    "CX_MAC_PLL_STATUS",
    "CX_PD_ASSIST_DEBUG",
    "CX_PHY_PORT_CONFIG",
    "CX_PLL_CTRL",
    "CX_PLL_LOCK_LOST_STATUS",
    "CX_PLL_LOCK_LOST_STATUS_MASK",
    "CX_PVT_MON_CONTROL_0",
    "CX_PVT_MON_CONTROL_1",
    "CX_PVT_MON_THERMAL_DATA",
    "CX_ROV_CONTROL_STATUS",
    "CX_SD_MAP_0",
    "CX_SD_MAP_1",
    "CX_SD_MAP_2",
    "CX_SD_MAP_3",
    "CX_SD_MAP_4",
    "CX_SD_MAP_5",
    "CX_SD_MAP_6",
    "CX_SD_MAP_7",
    "CX_SD_MAP_8",
    "CX_SD_MAP_9",
    "CX_SD_MAP_10",
    "CX_SD_MAP_11",
    "CX_SD_MAP_12",
    "CX_SD_MAP_13",
    "CX_SD_MAP_14",
    "CX_SD_MAP_15",
    "CX_SD_MAP_16",
    "CX_SD_MAP_17",
    "CX_SD_MAP_18",
    "CX_SD_MAP_19",
    "CX_SD_MAP_20",
    "CX_SD_MAP_21",
    "CX_SD_MAP_22",
    "CX_SD_MAP_23",
    "CX_SD_MAP_24",
    "CX_SD_MAP_25",
    "CX_SD_MAP_26",
    "CX_SD_MAP_27",
    "CX_SE0_PLL_CHANNEL_0",
    "CX_SE0_PLL_CHANNEL_1",
    "CX_SE0_PLL_CHANNEL_2",
    "CX_SE0_PLL_CHANNEL_3",
    "CX_SE0_PLL_CHANNEL_4",
    "CX_SE0_PLL_CHANNEL_5",
    "CX_SE0_PLL_CONTROL",
    "CX_SE0_PLL_GAIN",
    "CX_SE0_PLL_NDIV_FRACTION",
    "CX_SE0_PLL_NDIV_INTEGER",
    "CX_SE0_PLL_PREDIV",
    "CX_SE0_PLL_RESET",
    "CX_SE0_PLL_SSC_CTRL",
    "CX_SE0_PLL_SSC_LIMIT",
    "CX_SE0_PLL_STATUS",
    "CX_SE1_PLL_CHANNEL_0",
    "CX_SE1_PLL_CHANNEL_1",
    "CX_SE1_PLL_CHANNEL_2",
    "CX_SE1_PLL_CHANNEL_3",
    "CX_SE1_PLL_CHANNEL_4",
    "CX_SE1_PLL_CHANNEL_5",
    "CX_SE1_PLL_CONTROL",
    "CX_SE1_PLL_GAIN",
    "CX_SE1_PLL_NDIV_FRACTION",
    "CX_SE1_PLL_NDIV_INTEGER",
    "CX_SE1_PLL_PREDIV",
    "CX_SE1_PLL_RESET",
    "CX_SE1_PLL_SSC_CTRL",
    "CX_SE1_PLL_SSC_LIMIT",
    "CX_SE1_PLL_STATUS",
    "CX_SIG_DETECT",
    "CX_SOFT_RESET_0",
    "CX_SOFT_RESET_1",
    "CX_SWS_PLL_AUX_CTRL",
    "CX_SWS_PLL_CHANNEL_0",
    "CX_SWS_PLL_CHANNEL_1",
    "CX_SWS_PLL_CHANNEL_2",
    "CX_SWS_PLL_CHANNEL_3",
    "CX_SWS_PLL_CHANNEL_4",
    "CX_SWS_PLL_CHANNEL_5",
    "CX_SWS_PLL_CONTROL",
    "CX_SWS_PLL_GAIN",
    "CX_SWS_PLL_NDIV_FRACTION",
    "CX_SWS_PLL_NDIV_INTEGER",
    "CX_SWS_PLL_PREDIV",
    "CX_SWS_PLL_RESET",
    "CX_SWS_PLL_SSC_CTRL",
    "CX_SWS_PLL_SSC_LIMIT",
    "CX_SWS_PLL_STATUS",
    "CX_SW_OPT",
    "CX_SYNCE_CONFIG",
    "CX_TAP_CONTROL",
    "CX_TAP_READ_DATA",
    "CX_TAP_WRITE_DATA",
    "CX_TMU_PLL_AUX_CTRL",
    "CX_TMU_PLL_CHANNEL_0",
    "CX_TMU_PLL_CHANNEL_1",
    "CX_TMU_PLL_CHANNEL_2",
    "CX_TMU_PLL_CHANNEL_3",
    "CX_TMU_PLL_CHANNEL_4",
    "CX_TMU_PLL_CHANNEL_5",
    "CX_TMU_PLL_CONTROL",
    "CX_TMU_PLL_GAIN",
    "CX_TMU_PLL_NDIV_FRACTION",
    "CX_TMU_PLL_NDIV_INTEGER",
    "CX_TMU_PLL_PREDIV",
    "CX_TMU_PLL_RESET",
    "CX_TMU_PLL_SSC_CTRL",
    "CX_TMU_PLL_SSC_LIMIT",
    "CX_TMU_PLL_STATUS",
    "CX_TOP_PD_ASSIST_CONTROL_DEBUG",
    "CX_TOP_PD_ASSIST_STATUS_DEBUG",
    "CX_TS_COMP",
    "CX_TS_PLL_AUX_CTRL",
    "CX_TS_PLL_CHANNEL_0",
    "CX_TS_PLL_CHANNEL_1",
    "CX_TS_PLL_CHANNEL_2",
    "CX_TS_PLL_CHANNEL_3",
    "CX_TS_PLL_CHANNEL_4",
    "CX_TS_PLL_CHANNEL_5",
    "CX_TS_PLL_CONTROL",
    "CX_TS_PLL_GAIN",
    "CX_TS_PLL_NDIV_FRACTION",
    "CX_TS_PLL_NDIV_INTEGER",
    "CX_TS_PLL_PREDIV",
    "CX_TS_PLL_RESET",
    "CX_TS_PLL_SSC_CTRL",
    "CX_TS_PLL_SSC_LIMIT",
    "CX_TS_PLL_STATUS",
    "CX_WC_PLL_CHANNEL_0",
    "CX_WC_PLL_CHANNEL_1",
    "CX_WC_PLL_CHANNEL_2",
    "CX_WC_PLL_CHANNEL_3",
    "CX_WC_PLL_CHANNEL_4",
    "CX_WC_PLL_CHANNEL_5",
    "CX_WC_PLL_CONTROL",
    "CX_WC_PLL_GAIN",
    "CX_WC_PLL_NDIV_FRACTION",
    "CX_WC_PLL_NDIV_INTEGER",
    "CX_WC_PLL_PREDIV",
    "CX_WC_PLL_RESET",
    "CX_WC_PLL_SSC_CTRL",
    "CX_WC_PLL_SSC_LIMIT",
    "CX_WC_PLL_STATUS",
    "DATAQUEUEEGQTHRESHOLD",
    "DBGETHKEY",
    "DBGFEM",
    "DBGFEM0KEY",
    "DBGFEM1KEY",
    "DBGFEM2KEY",
    "DBGFEM3KEY",
    "DBGFEM4KEY",
    "DBGFEM5KEY",
    "DBGFEM6KEY",
    "DBGFEM7KEY",
    "DBGFEM_STATUS",
    "DBGFERTRAP",
    "DBGFLPFIFO",
    "DBGFLPTRAP0",
    "DBGFLPTRAP1",
    "DBGFLPTRAP2",
    "DBGFREEZEFEM",
    "DBGIPV4KEY",
    "DBGIPV6KEY",
    "DBGKEYA",
    "DBGKEYB",
    "DBGLASTRESOLVEDTRAP",
    "DBGLASTTRAPCHANGEDESTINATION",
    "DBGLLRTRAP0",
    "DBGLLRTRAP1",
    "DBGPROGRAMSELECTIONMAP",
    "DBGSELECTEDPROGRAM",
    "DBG_FEM0",
    "DBG_FEM1",
    "DBG_FEM2",
    "DBG_FEM3",
    "DBG_FEM4",
    "DBG_FEM5",
    "DBG_FEM6",
    "DBG_FEM7",
    "DCH_CELL_TYPE_ERR_SRC",
    "DCH_CPU_DATA_CELL_AP",
    "DCH_CPU_DATA_CELL_AS",
    "DCH_CPU_DATA_CELL_BP",
    "DCH_CPU_DATA_CELL_BS",
    "DCH_DCH_DROPPED_LOW_MUL_CNT_P",
    "DCH_DCH_DROPPED_LOW_MUL_CNT_S",
    "DCH_DCH_LOCAL_GCI_TYPE_0_TH_P",
    "DCH_DCH_LOCAL_GCI_TYPE_0_TH_S",
    "DCH_DCH_LOCAL_GCI_TYPE_1_TH_P",
    "DCH_DCH_LOCAL_GCI_TYPE_1_TH_S",
    "DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_P",
    "DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_S",
    "DCH_DCH_REORD_DISCARD_COUNTER_P",
    "DCH_DCH_REORD_DISCARD_COUNTER_S",
    "DCH_DCH_TOTAL_CELL_CNT_P",
    "DCH_DCH_TOTAL_CELL_CNT_S",
    "DCH_DCH_TOTAL_OUT_CELL_CNT_P",
    "DCH_DCH_TOTAL_OUT_CELL_CNT_S",
    "DCH_DCMM_FLOW_CNTROL_CNT",
    "DCH_DCMU_FLOW_CNTROL_CNT",
    "DCH_DROP_LOW_PRI_CNT_P",
    "DCH_DROP_LOW_PRI_CNT_S",
    "DCH_ECC_1B_ERR_ADDR",
    "DCH_ECC_1B_ERR_CNT",
    "DCH_ECC_2B_ERR_ADDR",
    "DCH_ECC_2B_ERR_CNT",
    "DCH_ECC_ERR_MONITOR_MEM_MASK",
    "DCH_ERROR_FILTER",
    "DCH_ERROR_FILTER_CNT_P",
    "DCH_ERROR_FILTER_CNT_S",
    "DCH_ERROR_FILTER_MASK",
    "DCH_ERROR_FILTER_MASK_EN",
    "DCH_ERROR_INITIATION_DATA",
    "DCH_FE_1600_B_0_ENABLERS",
    "DCH_FIFO_DISCARD_COUNTER_P",
    "DCH_FIFO_DISCARD_COUNTER_S",
    "DCH_FILTER_MATCH_INPUT_LINK",
    "DCH_GEN_ERR_MEM",
    "DCH_GTIMER_CONFIGURATION",
    "DCH_GTIMER_TRIGGER",
    "DCH_INTERRUPT_MASK_REGISTER",
    "DCH_INTERRUPT_MASK_REGISTER_1",
    "DCH_INTERRUPT_MASK_REGISTER_2",
    "DCH_INTERRUPT_REGISTER",
    "DCH_INTERRUPT_REGISTER_1",
    "DCH_INTERRUPT_REGISTER_2",
    "DCH_LINK_LEVEL_FLOW_CONTROL_BMP_P",
    "DCH_LINK_LEVEL_FLOW_CONTROL_BMP_S",
    "DCH_LINK_LEVEL_FLOW_CONTROL_P",
    "DCH_LINK_LEVEL_FLOW_CONTROL_S",
    "DCH_LINK_UP_STATUS_FROM_DCHP",
    "DCH_LINK_UP_STATUS_FROM_DCHS",
    "DCH_LOW_PR_MUL_0",
    "DCH_LOW_PR_MUL_1",
    "DCH_MID_PR_MUL_0",
    "DCH_MID_PR_MUL_1",
    "DCH_PARITY_ERR_ADDR",
    "DCH_PARITY_ERR_CNT",
    "DCH_PETRA_BMP",
    "DCH_PETRA_PIPE_BMP",
    "DCH_PROGRAMMABLE_CELLS_COUNTER_P",
    "DCH_PROGRAMMABLE_CELLS_COUNTER_S",
    "DCH_PROGRAMMABLE_DATA_CELL_COUNTER_0",
    "DCH_PROGRAMMABLE_DATA_CELL_COUNTER_1",
    "DCH_PROGRAMMABLE_DATA_CELL_COUNTER_2",
    "DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0",
    "DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1",
    "DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_2",
    "DCH_REG_0050",
    "DCH_REG_0051",
    "DCH_REG_0052",
    "DCH_REG_0054",
    "DCH_REG_0055",
    "DCH_REG_0058",
    "DCH_REG_0060",
    "DCH_REG_0061",
    "DCH_REG_0062",
    "DCH_REG_0063",
    "DCH_REG_0064",
    "DCH_REG_0075",
    "DCH_REG_0077",
    "DCH_REG_0091",
    "DCH_REG_0094",
    "DCH_REG_0107",
    "DCH_REG_0108",
    "DCH_REG_0109",
    "DCH_REG_0110",
    "DCH_REG_0111",
    "DCH_REG_0112",
    "DCH_REG_0113",
    "DCH_REG_0114",
    "DCH_REG_0115",
    "DCH_REG_0116",
    "DCH_REG_0117",
    "DCH_REG_005A",
    "DCH_REG_005B",
    "DCH_REG_005C",
    "DCH_REG_005D",
    "DCH_REG_00ED",
    "DCH_REG_00EE",
    "DCH_REG_00EF",
    "DCH_REG_00F0",
    "DCH_REG_00F1",
    "DCH_REG_00F3",
    "DCH_REG_00F5",
    "DCH_REG_010A",
    "DCH_REG_010D",
    "DCH_REG_010E",
    "DCH_SPARE_REGISTER_3",
    "DCH_STAT_ROUT_TBL_0",
    "DCH_STAT_ROUT_TBL_1",
    "DCH_STAT_ROUT_TBL_2",
    "DCH_STAT_ROUT_TBL_3",
    "DCH_STAT_ROUT_TBL_4",
    "DCH_STAT_ROUT_TBL_5",
    "DCH_STAT_ROUT_TBL_6",
    "DCH_STAT_ROUT_TBL_7",
    "DCH_UN_REACH_DEST_0_P",
    "DCH_UN_REACH_DEST_0_S",
    "DCL_CCP_0_DSCRD_CNT",
    "DCL_CCP_0_ILLEGAL_CELLS_DATA",
    "DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTER",
    "DCL_CCP_1_DSCRD_CNT",
    "DCL_CCP_1_ILLEGAL_CELLS_DATA",
    "DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTER",
    "DCL_CCP_CONFIGURATIONS",
    "DCL_CCP_FIFOS_WATER_MARK",
    "DCL_CONNECTIVITY_LINKS_EVENTS",
    "DCL_CONNECTIVITY_LINK_0",
    "DCL_CONNECTIVITY_LINK_1",
    "DCL_CONNECTIVITY_LINK_2",
    "DCL_CONNECTIVITY_LINK_3",
    "DCL_CONNECTIVITY_LINK_4",
    "DCL_CONNECTIVITY_LINK_5",
    "DCL_CONNECTIVITY_LINK_6",
    "DCL_CONNECTIVITY_LINK_7",
    "DCL_CONNECTIVITY_LINK_8",
    "DCL_CONNECTIVITY_LINK_9",
    "DCL_CONNECTIVITY_LINK_10",
    "DCL_CONNECTIVITY_LINK_11",
    "DCL_CONNECTIVITY_LINK_12",
    "DCL_CONNECTIVITY_LINK_13",
    "DCL_CONNECTIVITY_LINK_14",
    "DCL_CONNECTIVITY_LINK_15",
    "DCL_CONNECTIVITY_LINK_16",
    "DCL_CONNECTIVITY_LINK_17",
    "DCL_CONNECTIVITY_LINK_18",
    "DCL_CONNECTIVITY_LINK_19",
    "DCL_CONNECTIVITY_LINK_20",
    "DCL_CONNECTIVITY_LINK_21",
    "DCL_CONNECTIVITY_LINK_22",
    "DCL_CONNECTIVITY_LINK_23",
    "DCL_CONNECTIVITY_LINK_24",
    "DCL_CONNECTIVITY_LINK_25",
    "DCL_CONNECTIVITY_LINK_26",
    "DCL_CONNECTIVITY_LINK_27",
    "DCL_CONNECTIVITY_LINK_28",
    "DCL_CONNECTIVITY_LINK_29",
    "DCL_CONNECTIVITY_LINK_30",
    "DCL_CONNECTIVITY_LINK_31",
    "DCL_CPU_DATA_CELL_0",
    "DCL_CPU_DATA_CELL_1",
    "DCL_CPU_DATA_CELL_2",
    "DCL_CPU_DATA_CELL_3",
    "DCL_CPU_DATA_CELL_4",
    "DCL_DATA_CRC_ERR_CNT",
    "DCL_DCL_DROPPED_P_0_CNT_P",
    "DCL_DCL_DROPPED_P_0_CNT_S",
    "DCL_DCL_DROPPED_P_1_CNT_P",
    "DCL_DCL_DROPPED_P_1_CNT_S",
    "DCL_DCL_DROPPED_P_2_CNT_P",
    "DCL_DCL_DROPPED_P_2_CNT_S",
    "DCL_DCL_DROPPED_P_3_CNT_P",
    "DCL_DCL_DROPPED_P_3_CNT_S",
    "DCL_DCL_ENABLERS_REGISTER",
    "DCL_DCL_LLFC_TH",
    "DCL_DCL_TOTAL_IN_CELL_CNT_P",
    "DCL_DCL_TOTAL_IN_CELL_CNT_S",
    "DCL_DCL_TOTAL_IN_WORD_CNT_P",
    "DCL_DCL_TOTAL_IN_WORD_CNT_S",
    "DCL_DCL_TOTAL_OUT_CELL_CNT_P",
    "DCL_DCL_TOTAL_OUT_CELL_CNT_S",
    "DCL_DCL_TOTAL_OUT_WORD_CNT_P",
    "DCL_DCL_TOTAL_OUT_WORD_CNT_S",
    "DCL_ECC_1B_ERR_ADDR",
    "DCL_ECC_1B_ERR_CNT",
    "DCL_ECC_2B_ERR_ADDR",
    "DCL_ECC_2B_ERR_CNT",
    "DCL_ECC_ERR_MONITOR_MEM_MASK",
    "DCL_ERROR_INITIATION_DATA",
    "DCL_GEN_ERR_MEM",
    "DCL_GTIMER_CONFIGURATION",
    "DCL_GTIMER_TRIGGER",
    "DCL_INTERRUPT_MASK_REGISTER",
    "DCL_INTERRUPT_REGISTER",
    "DCL_LINKS_WEIGHT_CONFIG_0",
    "DCL_LINKS_WEIGHT_CONFIG_1",
    "DCL_LINKS_WEIGHT_CONFIG_2",
    "DCL_LINKS_WEIGHT_CONFIG_3",
    "DCL_LINKS_WEIGHT_CONFIG_4",
    "DCL_LINKS_WEIGHT_CONFIG_5",
    "DCL_LINKS_WEIGHT_CONFIG_6",
    "DCL_LINKS_WEIGHT_CONFIG_7",
    "DCL_LINKS_WEIGHT_CONFIG_8",
    "DCL_LINKS_WEIGHT_CONFIG_9",
    "DCL_LINKS_WEIGHT_CONFIG_10",
    "DCL_LINKS_WEIGHT_CONFIG_11",
    "DCL_LINKS_WEIGHT_CONFIG_12",
    "DCL_LINKS_WEIGHT_CONFIG_13",
    "DCL_LINKS_WEIGHT_CONFIG_14",
    "DCL_LINKS_WEIGHT_CONFIG_15",
    "DCL_LINK_LEVEL_FLOW_CONTROL_P",
    "DCL_LINK_LEVEL_FLOW_CONTROL_S",
    "DCL_LINK_TYPE_BMP_P",
    "DCL_LINK_TYPE_BMP_S",
    "DCL_LLFC_RATE_CNT_P",
    "DCL_LLFC_RATE_CNT_S",
    "DCL_MAX_OCUPANCY_FIFO_P",
    "DCL_MAX_OCUPANCY_FIFO_S",
    "DCL_MUL_SHAPER_RATE",
    "DCL_PARITY_ERR_ADDR",
    "DCL_PARITY_ERR_CNT",
    "DCL_PETRA_BMP",
    "DCL_PETRA_PIPE_BMP",
    "DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTER",
    "DCL_REG_0050",
    "DCL_REG_0051",
    "DCL_REG_0052",
    "DCL_REG_0054",
    "DCL_REG_0055",
    "DCL_REG_0058",
    "DCL_REG_0101",
    "DCL_REG_0103",
    "DCL_REG_005A",
    "DCL_REG_005B",
    "DCL_REG_005C",
    "DCL_REG_00A2",
    "DCL_REG_00A3",
    "DCL_REG_00A6",
    "DCL_REG_00A9",
    "DCL_REG_00AA",
    "DCL_REG_00AE",
    "DCL_SPARE_REGISTER_3",
    "DCL_TAG_PAR_ERR_CNT",
    "DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBER",
    "DCL_TRANSMIT_DATA_CELL_TRIGGER",
    "DCL_TYPE_01_RCI_TH_P",
    "DCL_TYPE_01_RCI_TH_S",
    "DCL_TYPE_0_ALM_FULL_P",
    "DCL_TYPE_0_ALM_FULL_S",
    "DCL_TYPE_0_DRP_PP",
    "DCL_TYPE_0_DRP_PS",
    "DCL_TYPE_0_GCI_TH_P",
    "DCL_TYPE_0_GCI_TH_S",
    "DCL_TYPE_1_ALM_FULL_P",
    "DCL_TYPE_1_ALM_FULL_S",
    "DCL_TYPE_1_DRP_PP",
    "DCL_TYPE_1_DRP_PS",
    "DCL_TYPE_1_GCI_TH_P",
    "DCL_TYPE_1_GCI_TH_S",
    "DCMA_DCLM_FLOW_CNTROL_CNT",
    "DCMA_DCLU_FLOW_CNTROL_CNT",
    "DCMA_DCMMA_DCM_MAX_OCUPP_SECONDARY",
    "DCMA_DCMMA_DROPPED_IP_0",
    "DCMA_DCMMA_DROPPED_IP_1",
    "DCMA_DCMMA_DROPPED_IP_2",
    "DCMA_DCMMA_DROPPED_IP_3",
    "DCMA_DCMMA_DROPPED_TOTAL_CNT",
    "DCMA_DCMMA_GCI_TH",
    "DCMA_DCMMA_PRIORITY_DROP_THRESHOLD",
    "DCMA_DCMMA_TOTAL_IN_CELL_CNT_0",
    "DCMA_DCMMA_TOTAL_IN_CELL_CNT_1",
    "DCMA_DCMM_ALM_FULL_0",
    "DCMA_DCMUA_DCM_MAX_OCUPP_PRIMERY",
    "DCMA_DCMUA_DROPPED_IP_0",
    "DCMA_DCMUA_DROPPED_IP_1",
    "DCMA_DCMUA_DROPPED_IP_2",
    "DCMA_DCMUA_DROPPED_IP_3",
    "DCMA_DCMUA_DROPPED_TOTAL_CNT",
    "DCMA_DCMUA_GCI_TH",
    "DCMA_DCMUA_PRIORITY_DROP_THRESHOLD",
    "DCMA_DCMUA_TOTAL_IN_CELL_CNT_0",
    "DCMA_DCMUA_TOTAL_IN_CELL_CNT_1",
    "DCMA_DCMU_ALM_FULL_0",
    "DCMA_DCM_ENABLERS_REGISTER",
    "DCMA_ECC_1B_ERR_ADDR",
    "DCMA_ECC_1B_ERR_CNT",
    "DCMA_ECC_2B_ERR_ADDR",
    "DCMA_ECC_2B_ERR_CNT",
    "DCMA_ECC_ERR_MONITOR_MEM_MASK_A",
    "DCMA_ERROR_INITIATION_DATA",
    "DCMA_GEN_ERR_MEM_A",
    "DCMA_GTIMER_CONFIGURATION",
    "DCMA_GTIMER_TRIGGER",
    "DCMA_INTERRUPT_MASK_REGISTER",
    "DCMA_INTERRUPT_REGISTER",
    "DCMA_PARITY_ERR_ADDR",
    "DCMA_PARITY_ERR_CNT",
    "DCMA_REG_0050",
    "DCMA_REG_0051",
    "DCMA_REG_0052",
    "DCMA_REG_0054",
    "DCMA_REG_0055",
    "DCMA_REG_0058",
    "DCMA_REG_0084",
    "DCMA_REG_0085",
    "DCMA_REG_0086",
    "DCMA_REG_0087",
    "DCMA_REG_005A",
    "DCMA_REG_005B",
    "DCMA_REG_005D",
    "DCMA_SPARE_REGISTER_3",
    "DCMB_DCLM_FLOW_CNTROL_CNT",
    "DCMB_DCLU_FLOW_CNTROL_CNT",
    "DCMB_DCMMBLM_FULL_0",
    "DCMB_DCMMB_DCM_MAX_OCUPP_SECONDARY",
    "DCMB_DCMMB_DROPPED_IP_0",
    "DCMB_DCMMB_DROPPED_IP_1",
    "DCMB_DCMMB_DROPPED_IP_2",
    "DCMB_DCMMB_DROPPED_IP_3",
    "DCMB_DCMMB_DROPPED_TOTAL_CNT",
    "DCMB_DCMMB_GCI_TH",
    "DCMB_DCMMB_PRIORITY_DROP_THRESHOLD",
    "DCMB_DCMMB_TOTAL_IN_CELL_CNT_0",
    "DCMB_DCMMB_TOTAL_IN_CELL_CNT_1",
    "DCMB_DCMUBLM_FULL_0",
    "DCMB_DCMUB_DCM_MAX_OCUPP_PRIMERY",
    "DCMB_DCMUB_DROPPED_IP_0",
    "DCMB_DCMUB_DROPPED_IP_1",
    "DCMB_DCMUB_DROPPED_IP_2",
    "DCMB_DCMUB_DROPPED_IP_3",
    "DCMB_DCMUB_DROPPED_TOTAL_CNT",
    "DCMB_DCMUB_GCI_TH",
    "DCMB_DCMUB_PRIORITY_DROP_THRESHOLD",
    "DCMB_DCMUB_TOTAL_IN_CELL_CNT_0",
    "DCMB_DCMUB_TOTAL_IN_CELL_CNT_1",
    "DCMB_DCM_ENABLERS_REGISTER",
    "DCMB_ECC_1B_ERR_ADDR",
    "DCMB_ECC_1B_ERR_CNT",
    "DCMB_ECC_2B_ERR_ADDR",
    "DCMB_ECC_2B_ERR_CNT",
    "DCMB_ECC_ERR_MONITOR_MEM_MASK_A",
    "DCMB_ERROR_INITIATION_DATA",
    "DCMB_GEN_ERR_MEM_A",
    "DCMB_GTIMER_CONFIGURATION",
    "DCMB_GTIMER_TRIGGER",
    "DCMB_INTERRUPT_MASK_REGISTER",
    "DCMB_INTERRUPT_REGISTER",
    "DCMB_PARITY_ERR_ADDR",
    "DCMB_PARITY_ERR_CNT",
    "DCMB_REG_0050",
    "DCMB_REG_0051",
    "DCMB_REG_0052",
    "DCMB_REG_0054",
    "DCMB_REG_0055",
    "DCMB_REG_0058",
    "DCMB_REG_0084",
    "DCMB_REG_0085",
    "DCMB_REG_0086",
    "DCMB_REG_0087",
    "DCMB_REG_005A",
    "DCMB_REG_005B",
    "DCMB_REG_005D",
    "DCMB_SPARE_REGISTER_3",
    "DCMC_DCM_ENABLERS_REGISTER",
    "DCMC_GTIMER_CONFIGURATION",
    "DCMC_GTIMER_TRIGGER",
    "DCMC_INTERRUPT_MASK_REGISTER",
    "DCMC_INTERRUPT_REGISTER",
    "DCMC_LINK_BUNDLE_0_TH_0",
    "DCMC_LINK_BUNDLE_0_TH_1",
    "DCMC_LINK_BUNDLE_0_TH_2",
    "DCMC_LINK_BUNDLE_1_TH_0",
    "DCMC_LINK_BUNDLE_1_TH_1",
    "DCMC_LINK_BUNDLE_1_TH_2",
    "DCMC_LINK_BUNDLE_2_TH_0",
    "DCMC_LINK_BUNDLE_2_TH_1",
    "DCMC_LINK_BUNDLE_2_TH_2",
    "DCMC_LINK_BUNDLE_3_TH_0",
    "DCMC_LINK_BUNDLE_3_TH_1",
    "DCMC_LINK_BUNDLE_3_TH_2",
    "DCMC_LINK_BUNDLE_BMP_0",
    "DCMC_LINK_BUNDLE_BMP_1",
    "DCMC_LINK_BUNDLE_BMP_2",
    "DCMC_LINK_BUNDLE_BMP_3",
    "DCMC_LINK_LOAD_TH",
    "DCMC_LINK_LOAD_TH_PASS_P",
    "DCMC_LINK_LOAD_TH_PASS_S",
    "DCMC_LINK_LOAD_TH_PASS_WMARK_P",
    "DCMC_LINK_LOAD_TH_PASS_WMARK_S",
    "DCMC_RCI_CNT_MAX_SIZE",
    "DCMC_REG_0000",
    "DCMC_REG_0010",
    "DCMC_REG_0050",
    "DCMC_REG_0051",
    "DCMC_REG_0052",
    "DCMC_REG_0054",
    "DCMC_REG_0055",
    "DCMC_REG_005A",
    "DCMC_REG_005B",
    "DCMC_REG_00AF",
    "DCMC_REG_00B0",
    "DCMC_REG_00B1",
    "DCMC_REG_00B2",
    "DCMC_REG_00B3",
    "DCMC_REG_00B4",
    "DCMC_REG_00B5",
    "DCMC_REG_00B6",
    "DCMC_REG_00B7",
    "DCMC_REG_00B8",
    "DCMC_REG_00B9",
    "DCMC_REG_00BA",
    "DCMC_REPEATER_ROUTING_TABLE_0",
    "DCMC_REPEATER_ROUTING_TABLE_1",
    "DCMC_REPEATER_ROUTING_TABLE_2",
    "DCMC_REPEATER_ROUTING_TABLE_3",
    "DCMC_REPEATER_ROUTING_TABLE_4",
    "DCMC_REPEATER_ROUTING_TABLE_5",
    "DCMC_REPEATER_ROUTING_TABLE_6",
    "DCMC_REPEATER_ROUTING_TABLE_7",
    "DCMC_REPEATER_ROUTING_TABLE_8",
    "DCMC_REPEATER_ROUTING_TABLE_9",
    "DCMC_REPEATER_ROUTING_TABLE_10",
    "DCMC_REPEATER_ROUTING_TABLE_11",
    "DCMC_REPEATER_ROUTING_TABLE_12",
    "DCMC_REPEATER_ROUTING_TABLE_13",
    "DCMC_REPEATER_ROUTING_TABLE_14",
    "DCMC_REPEATER_ROUTING_TABLE_15",
    "DCMC_REPEATER_ROUTING_TABLE_16",
    "DCMC_REPEATER_ROUTING_TABLE_17",
    "DCMC_REPEATER_ROUTING_TABLE_18",
    "DCMC_REPEATER_ROUTING_TABLE_19",
    "DCMC_REPEATER_ROUTING_TABLE_20",
    "DCMC_REPEATER_ROUTING_TABLE_21",
    "DCMC_REPEATER_ROUTING_TABLE_22",
    "DCMC_REPEATER_ROUTING_TABLE_23",
    "DCMC_REPEATER_ROUTING_TABLE_24",
    "DCMC_REPEATER_ROUTING_TABLE_25",
    "DCMC_REPEATER_ROUTING_TABLE_26",
    "DCMC_REPEATER_ROUTING_TABLE_27",
    "DCMC_REPEATER_ROUTING_TABLE_28",
    "DCMC_REPEATER_ROUTING_TABLE_29",
    "DCMC_REPEATER_ROUTING_TABLE_30",
    "DCMC_REPEATER_ROUTING_TABLE_31",
    "DCMC_SPARE_REGISTER_3",
    "DCRCSS",
    "DDL1_CTRL_0",
    "DDL1_STAT",
    "DDL2_STAT",
    "DDL3_STAT",
    "DDL4_STAT",
    "DDLPERIODICTRAININGREGISTER",
    "DDP_C0_PORT_AC_CMD",
    "DDP_C0_PORT_AC_DATA",
    "DDP_C0_PORT_A_RADDR",
    "DDP_C0_PORT_BD_CMD",
    "DDP_C0_PORT_BD_DATA",
    "DDP_C0_PORT_B_RADDR",
    "DDP_C0_PORT_C_WADDR",
    "DDP_C0_PORT_D_WADDR",
    "DDP_C1_PORT_AC_CMD",
    "DDP_C1_PORT_AC_DATA",
    "DDP_C1_PORT_A_RADDR",
    "DDP_C1_PORT_BD_CMD",
    "DDP_C1_PORT_BD_DATA",
    "DDP_C1_PORT_B_RADDR",
    "DDP_C1_PORT_C_WADDR",
    "DDP_C1_PORT_D_WADDR",
    "DDP_C2_PORT_AC_CMD",
    "DDP_C2_PORT_AC_DATA",
    "DDP_C2_PORT_A_RADDR",
    "DDP_C2_PORT_BD_CMD",
    "DDP_C2_PORT_BD_DATA",
    "DDP_C2_PORT_B_RADDR",
    "DDP_C2_PORT_C_WADDR",
    "DDP_C2_PORT_D_WADDR",
    "DDP_C3_PORT_AC_CMD",
    "DDP_C3_PORT_AC_DATA",
    "DDP_C3_PORT_A_RADDR",
    "DDP_C3_PORT_BD_CMD",
    "DDP_C3_PORT_BD_DATA",
    "DDP_C3_PORT_B_RADDR",
    "DDP_C3_PORT_C_WADDR",
    "DDP_C3_PORT_D_WADDR",
    "DDP_MODULE_CONTROL",
    "DDP_PROGRAM_GO",
    "DDR2EXTENDEDMODEWR3REGISTER",
    "DDR3_PLL_CTRL_REGISTER_0",
    "DDR3_PLL_CTRL_REGISTER_1",
    "DDR3_PLL_CTRL_REGISTER_2",
    "DDR3_PLL_CTRL_REGISTER_3",
    "DDR3_PLL_CTRL_REGISTER_4",
    "DDR3_PLL_STATUS",
    "DDRABPLLCONFIG",
    "DDRABPLLEXTPROG",
    "DDRABPLLHSCONFIG",
    "DDREFPLLCONFIG",
    "DDREFPLLEXTPROG",
    "DDREFPLLHSCONFIG",
    "DDRPLLCONFIG",
    "DDRPLLEXTPROG",
    "DDRPLLHSCONFIG",
    "DDR_BISTCONFIG",
    "DDR_BISTCONFIG2",
    "DDR_BISTCONFIGURATIONS",
    "DDR_BISTENDADDRESS",
    "DDR_BISTERROROCCURRED",
    "DDR_BISTFULLMASKERRORCOUNTER",
    "DDR_BISTFULLMASKWORD0",
    "DDR_BISTFULLMASKWORD1",
    "DDR_BISTFULLMASKWORD2",
    "DDR_BISTFULLMASKWORD3",
    "DDR_BISTFULLMASKWORD4",
    "DDR_BISTFULLMASKWORD5",
    "DDR_BISTFULLMASKWORD6",
    "DDR_BISTFULLMASKWORD7",
    "DDR_BISTGENERALCONFIGURATIONS",
    "DDR_BISTGLOBALERRORCOUNTER",
    "DDR_BISTLASTADDRERR",
    "DDR_BISTLASTDATAERRWORD0",
    "DDR_BISTLASTDATAERRWORD1",
    "DDR_BISTLASTDATAERRWORD2",
    "DDR_BISTLASTDATAERRWORD3",
    "DDR_BISTLASTDATAERRWORD4",
    "DDR_BISTLASTDATAERRWORD5",
    "DDR_BISTLASTDATAERRWORD6",
    "DDR_BISTLASTDATAERRWORD7",
    "DDR_BISTNUMBEROFACTIONS",
    "DDR_BISTPATTERNWORD0",
    "DDR_BISTPATTERNWORD1",
    "DDR_BISTPATTERNWORD2",
    "DDR_BISTPATTERNWORD3",
    "DDR_BISTPATTERNWORD4",
    "DDR_BISTPATTERNWORD5",
    "DDR_BISTPATTERNWORD6",
    "DDR_BISTPATTERNWORD7",
    "DDR_BISTSINGLEBITMASK",
    "DDR_BISTSINGLEBITMASKERRORCOUNTER",
    "DDR_BISTSTARTADDRESS",
    "DDR_BISTSTATUSES",
    "DDR_CONTROLLERTRIGGERS",
    "DDR_DENALI_CTL_00",
    "DDR_DENALI_CTL_01",
    "DDR_DENALI_CTL_03",
    "DDR_DENALI_CTL_04",
    "DDR_DENALI_CTL_05",
    "DDR_DENALI_CTL_06",
    "DDR_DENALI_CTL_07",
    "DDR_DENALI_CTL_08",
    "DDR_DENALI_CTL_09",
    "DDR_DENALI_CTL_10",
    "DDR_DENALI_CTL_11",
    "DDR_DENALI_CTL_12",
    "DDR_DENALI_CTL_13",
    "DDR_DENALI_CTL_14",
    "DDR_DENALI_CTL_15",
    "DDR_DENALI_CTL_16",
    "DDR_DENALI_CTL_17",
    "DDR_DENALI_CTL_18",
    "DDR_DENALI_CTL_19",
    "DDR_DENALI_CTL_20",
    "DDR_DENALI_CTL_21",
    "DDR_DENALI_CTL_22",
    "DDR_DENALI_CTL_23",
    "DDR_DENALI_CTL_24",
    "DDR_DENALI_CTL_25",
    "DDR_DENALI_CTL_26",
    "DDR_DENALI_CTL_27",
    "DDR_DENALI_CTL_28",
    "DDR_DENALI_CTL_29",
    "DDR_DENALI_CTL_30",
    "DDR_DENALI_CTL_31",
    "DDR_DENALI_CTL_32",
    "DDR_DENALI_CTL_35",
    "DDR_DENALI_CTL_36",
    "DDR_DENALI_CTL_37",
    "DDR_DENALI_CTL_38",
    "DDR_DENALI_CTL_39",
    "DDR_DENALI_CTL_40",
    "DDR_DENALI_CTL_41",
    "DDR_DENALI_CTL_42",
    "DDR_DENALI_CTL_43",
    "DDR_DENALI_CTL_44",
    "DDR_DENALI_CTL_45",
    "DDR_DENALI_CTL_46",
    "DDR_DENALI_CTL_47",
    "DDR_DENALI_CTL_48",
    "DDR_DENALI_CTL_49",
    "DDR_DENALI_CTL_50",
    "DDR_DENALI_CTL_51",
    "DDR_DENALI_CTL_52",
    "DDR_DENALI_CTL_53",
    "DDR_DENALI_CTL_54",
    "DDR_DENALI_CTL_55",
    "DDR_DENALI_CTL_56",
    "DDR_DENALI_CTL_57",
    "DDR_DENALI_CTL_58",
    "DDR_DENALI_CTL_59",
    "DDR_DENALI_CTL_60",
    "DDR_DENALI_CTL_61",
    "DDR_DENALI_CTL_62",
    "DDR_DENALI_CTL_63",
    "DDR_DENALI_CTL_64",
    "DDR_DENALI_CTL_65",
    "DDR_DENALI_CTL_66",
    "DDR_DENALI_CTL_67",
    "DDR_DENALI_CTL_68",
    "DDR_DENALI_CTL_69",
    "DDR_DENALI_CTL_70",
    "DDR_DENALI_CTL_71",
    "DDR_DENALI_CTL_72",
    "DDR_DENALI_CTL_73",
    "DDR_DENALI_CTL_74",
    "DDR_DENALI_CTL_75",
    "DDR_DENALI_CTL_76",
    "DDR_DENALI_CTL_77",
    "DDR_DENALI_CTL_78",
    "DDR_DENALI_CTL_79",
    "DDR_DENALI_CTL_80",
    "DDR_DENALI_CTL_81",
    "DDR_DENALI_CTL_82",
    "DDR_DENALI_CTL_83",
    "DDR_DENALI_CTL_84",
    "DDR_DENALI_CTL_85",
    "DDR_DENALI_CTL_86",
    "DDR_DENALI_CTL_87",
    "DDR_DENALI_CTL_88",
    "DDR_DENALI_CTL_89",
    "DDR_DENALI_CTL_91",
    "DDR_DENALI_CTL_92",
    "DDR_DENALI_CTL_93",
    "DDR_DENALI_CTL_94",
    "DDR_DENALI_CTL_95",
    "DDR_DENALI_CTL_96",
    "DDR_DENALI_CTL_97",
    "DDR_DENALI_CTL_98",
    "DDR_DENALI_CTL_99",
    "DDR_DENALI_CTL_100",
    "DDR_DENALI_CTL_101",
    "DDR_DENALI_CTL_102",
    "DDR_DENALI_CTL_103",
    "DDR_DENALI_CTL_104",
    "DDR_DENALI_CTL_105",
    "DDR_DENALI_CTL_106",
    "DDR_DENALI_CTL_107",
    "DDR_DENALI_CTL_108",
    "DDR_DENALI_CTL_109",
    "DDR_DENALI_CTL_110",
    "DDR_DENALI_CTL_111",
    "DDR_DENALI_CTL_112",
    "DDR_DENALI_CTL_113",
    "DDR_DENALI_CTL_114",
    "DDR_DENALI_CTL_115",
    "DDR_DENALI_CTL_116",
    "DDR_DENALI_CTL_117",
    "DDR_DENALI_CTL_118",
    "DDR_DENALI_CTL_119",
    "DDR_DENALI_CTL_120",
    "DDR_DENALI_CTL_121",
    "DDR_DENALI_CTL_122",
    "DDR_DENALI_CTL_123",
    "DDR_DENALI_CTL_124",
    "DDR_DENALI_CTL_125",
    "DDR_DENALI_CTL_126",
    "DDR_DENALI_CTL_127",
    "DDR_DENALI_CTL_128",
    "DDR_DENALI_CTL_129",
    "DDR_DENALI_CTL_130",
    "DDR_DENALI_CTL_131",
    "DDR_DENALI_CTL_132",
    "DDR_DENALI_CTL_133",
    "DDR_DENALI_CTL_134",
    "DDR_DENALI_CTL_135",
    "DDR_DENALI_CTL_136",
    "DDR_DENALI_CTL_137",
    "DDR_DENALI_CTL_138",
    "DDR_DENALI_CTL_139",
    "DDR_DENALI_CTL_140",
    "DDR_DENALI_CTL_141",
    "DDR_DENALI_CTL_142",
    "DDR_DENALI_CTL_143",
    "DDR_DENALI_CTL_144",
    "DDR_DENALI_CTL_145",
    "DDR_DENALI_CTL_146",
    "DDR_DENALI_CTL_147",
    "DDR_DENALI_CTL_148",
    "DDR_DENALI_CTL_149",
    "DDR_DENALI_CTL_150",
    "DDR_DENALI_CTL_151",
    "DDR_DENALI_CTL_152",
    "DDR_DENALI_CTL_153",
    "DDR_DENALI_CTL_156",
    "DDR_DENALI_CTL_157",
    "DDR_DENALI_CTL_158",
    "DDR_DENALI_CTL_160",
    "DDR_DENALI_CTL_161",
    "DDR_DENALI_CTL_162",
    "DDR_DENALI_CTL_163",
    "DDR_DENALI_CTL_165",
    "DDR_DENALI_CTL_166",
    "DDR_DENALI_CTL_167",
    "DDR_DENALI_CTL_168",
    "DDR_DENALI_CTL_169",
    "DDR_DENALI_CTL_170",
    "DDR_DENALI_CTL_171",
    "DDR_DENALI_CTL_172",
    "DDR_DENALI_CTL_173",
    "DDR_DENALI_CTL_174",
    "DDR_DENALI_CTL_175",
    "DDR_DENALI_CTL_176",
    "DDR_DENALI_CTL_177",
    "DDR_DENALI_CTL_178",
    "DDR_DENALI_CTL_179",
    "DDR_DENALI_CTL_180",
    "DDR_DENALI_CTL_181",
    "DDR_DENALI_CTL_182",
    "DDR_DENALI_CTL_183",
    "DDR_DENALI_CTL_184",
    "DDR_DENALI_CTL_185",
    "DDR_DENALI_CTL_186",
    "DDR_DENALI_CTL_187",
    "DDR_DENALI_CTL_188",
    "DDR_DENALI_CTL_189",
    "DDR_DENALI_CTL_190",
    "DDR_DENALI_CTL_191",
    "DDR_DENALI_CTL_192",
    "DDR_DENALI_CTL_193",
    "DDR_DENALI_CTL_194",
    "DDR_DENALI_CTL_195",
    "DDR_DENALI_CTL_197",
    "DDR_DENALI_CTL_198",
    "DDR_DENALI_CTL_199",
    "DDR_DENALI_CTL_200",
    "DDR_DENALI_CTL_201",
    "DDR_DENALI_CTL_202",
    "DDR_DENALI_CTL_203",
    "DDR_DENALI_CTL_204",
    "DDR_DENALI_CTL_206",
    "DDR_DENALI_CTL_207",
    "DDR_DENALI_CTL_210",
    "DDR_DENALI_CTL_211",
    "DDR_DENALI_CTL_212",
    "DDR_DENALI_CTL_213",
    "DDR_DENALI_CTL_214",
    "DDR_DENALI_CTL_215",
    "DDR_DENALI_CTL_216",
    "DDR_DENALI_CTL_217",
    "DDR_EXTENDEDMODEREGISTER1",
    "DDR_EXTENDEDMODEREGISTER2",
    "DDR_EXTENDEDMODEREGISTER3",
    "DDR_MODEREGISTER1",
    "DDR_MODEREGISTER2",
    "DDR_PHY_CONTROL_REGS_AUX_CONTROL",
    "DDR_PHY_CONTROL_REGS_CLK_PM_CTRL",
    "DDR_PHY_CONTROL_REGS_COMMAND_REG",
    "DDR_PHY_CONTROL_REGS_DATAPATH_LOOPBACK",
    "DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE",
    "DDR_PHY_CONTROL_REGS_DRIVE_PAD_CTL",
    "DDR_PHY_CONTROL_REGS_IDLE_PAD_CONTROL",
    "DDR_PHY_CONTROL_REGS_MODE_REG0",
    "DDR_PHY_CONTROL_REGS_MODE_REG1",
    "DDR_PHY_CONTROL_REGS_MODE_REG2",
    "DDR_PHY_CONTROL_REGS_MODE_REG3",
    "DDR_PHY_CONTROL_REGS_PHYBIST_CNTRL",
    "DDR_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS",
    "DDR_PHY_CONTROL_REGS_PHYBIST_DQ_STATUS",
    "DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUS",
    "DDR_PHY_CONTROL_REGS_PHYBIST_SEED",
    "DDR_PHY_CONTROL_REGS_PHYBIST_STATUS",
    "DDR_PHY_CONTROL_REGS_PLL_CONFIG",
    "DDR_PHY_CONTROL_REGS_PLL_CONTROL",
    "DDR_PHY_CONTROL_REGS_PLL_DIVIDERS",
    "DDR_PHY_CONTROL_REGS_PLL_STATUS",
    "DDR_PHY_CONTROL_REGS_REVISION",
    "DDR_PHY_CONTROL_REGS_STANDBY_CONTROL",
    "DDR_PHY_CONTROL_REGS_STRAP_CONTROL",
    "DDR_PHY_CONTROL_REGS_STRAP_CONTROL2",
    "DDR_PHY_CONTROL_REGS_STRAP_STATUS",
    "DDR_PHY_CONTROL_REGS_STRAP_STATUS2",
    "DDR_PHY_CONTROL_REGS_VDL_CALIBRATE",
    "DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS",
    "DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS_ECC",
    "DDR_PHY_CONTROL_REGS_VDL_DQ_CALIB_STATUS",
    "DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BIT_CTL",
    "DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BYTE_CTL",
    "DDR_PHY_CONTROL_REGS_VDL_RD_DATA_DLY_STATUS",
    "DDR_PHY_CONTROL_REGS_VDL_RD_EN_CALIB_STATUS",
    "DDR_PHY_CONTROL_REGS_VDL_WR_CHAN_CALIB_STATUS",
    "DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS",
    "DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL",
    "DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE",
    "DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS",
    "DDR_PHY_CONTROL_REGS_VREF_DAC_CONTROL",
    "DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTL",
    "DDR_PHY_ECC_LANE_CLOCK_PAD_DISABLE",
    "DDR_PHY_ECC_LANE_DRIVE_PAD_CTL",
    "DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_N",
    "DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_P",
    "DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_W",
    "DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_N",
    "DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_P",
    "DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_W",
    "DDR_PHY_ECC_LANE_IDLE_PAD_CONTROL",
    "DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJ",
    "DDR_PHY_ECC_LANE_READ_CONTROL",
    "DDR_PHY_ECC_LANE_READ_DATA_DLY",
    "DDR_PHY_ECC_LANE_READ_FIFO_CLEAR",
    "DDR_PHY_ECC_LANE_READ_FIFO_DATA_0",
    "DDR_PHY_ECC_LANE_READ_FIFO_DATA_1",
    "DDR_PHY_ECC_LANE_READ_FIFO_DATA_2",
    "DDR_PHY_ECC_LANE_READ_FIFO_DATA_3",
    "DDR_PHY_ECC_LANE_READ_FIFO_STATUS",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_N",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_P",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_W",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_N",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_P",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_W",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_N",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_P",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_W",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_N",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_P",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_W",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT_RD_EN",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_DM_W",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_RD_EN",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_N",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_P",
    "DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_W",
    "DDR_PHY_ECC_LANE_WR_PREAMBLE_MODE",
    "DDR_PHY_REG_CTRL",
    "DDR_PHY_REG_DATA",
    "DDR_PHY_WORD_LANE_0_CLOCK_PAD_DISABLE",
    "DDR_PHY_WORD_LANE_0_DRIVE_PAD_CTL",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_N",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_P",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_W",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_N",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_P",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_W",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_N",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_P",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_W",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_N",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_P",
    "DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_W",
    "DDR_PHY_WORD_LANE_0_IDLE_PAD_CONTROL",
    "DDR_PHY_WORD_LANE_0_PHYBIST_VDL_ADJ",
    "DDR_PHY_WORD_LANE_0_READ_CONTROL",
    "DDR_PHY_WORD_LANE_0_READ_DATA_DLY",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_CLEAR",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_1",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_2",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_3",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_0",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_1",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_2",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_3",
    "DDR_PHY_WORD_LANE_0_READ_FIFO_STATUS",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT_RD_EN",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_DM_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT_RD_EN",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_DM_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_N",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_P",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_W",
    "DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE_RD_EN",
    "DDR_PHY_WORD_LANE_0_WR_PREAMBLE_MODE",
    "DDR_PHY_WORD_LANE_1_CLOCK_PAD_DISABLE",
    "DDR_PHY_WORD_LANE_1_DRIVE_PAD_CTL",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_N",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_P",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_W",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_N",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_P",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_W",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_N",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_P",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_W",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_N",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_P",
    "DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_W",
    "DDR_PHY_WORD_LANE_1_IDLE_PAD_CONTROL",
    "DDR_PHY_WORD_LANE_1_PHYBIST_VDL_ADJ",
    "DDR_PHY_WORD_LANE_1_READ_CONTROL",
    "DDR_PHY_WORD_LANE_1_READ_DATA_DLY",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_CLEAR",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_0",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_1",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_2",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_3",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_0",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_1",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_2",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_3",
    "DDR_PHY_WORD_LANE_1_READ_FIFO_STATUS",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT_RD_EN",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_DM_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT_RD_EN",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_DM_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_N",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_P",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_W",
    "DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE_RD_EN",
    "DDR_PHY_WORD_LANE_1_WR_PREAMBLE_MODE",
    "DDR_S1_IDM_ERROR_LOG_ADDR_LSB",
    "DDR_S1_IDM_ERROR_LOG_COMPLETE",
    "DDR_S1_IDM_ERROR_LOG_CONTROL",
    "DDR_S1_IDM_ERROR_LOG_FLAGS",
    "DDR_S1_IDM_ERROR_LOG_ID",
    "DDR_S1_IDM_ERROR_LOG_STATUS",
    "DDR_S1_IDM_INTERRUPT_STATUS",
    "DDR_S1_IDM_IO_CONTROL_DIRECT",
    "DDR_S1_IDM_IO_STATUS",
    "DDR_S1_IDM_RESET_CONTROL",
    "DDR_S1_IDM_RESET_READ_ID",
    "DDR_S1_IDM_RESET_STATUS",
    "DDR_S1_IDM_RESET_WRITE_ID",
    "DDR_S2_IDM_ERROR_LOG_ADDR_LSB",
    "DDR_S2_IDM_ERROR_LOG_COMPLETE",
    "DDR_S2_IDM_ERROR_LOG_CONTROL",
    "DDR_S2_IDM_ERROR_LOG_FLAGS",
    "DDR_S2_IDM_ERROR_LOG_ID",
    "DDR_S2_IDM_ERROR_LOG_STATUS",
    "DDR_S2_IDM_INTERRUPT_STATUS",
    "DDR_S2_IDM_IO_CONTROL_DIRECT",
    "DDR_S2_IDM_IO_STATUS",
    "DDR_S2_IDM_RESET_CONTROL",
    "DDR_S2_IDM_RESET_READ_ID",
    "DDR_S2_IDM_RESET_STATUS",
    "DDR_S2_IDM_RESET_WRITE_ID",
    "DEBOUNCED_LINK_STATUS",
    "DEBOUNCED_LINK_STATUS_0",
    "DEBOUNCED_LINK_STATUS_1",
    "DEBOUNCED_LINK_STATUS_CHANGE",
    "DEBOUNCED_LINK_STATUS_CHANGE_0",
    "DEBOUNCED_LINK_STATUS_CHANGE_1",
    "DEBOUNCED_LINK_STATUS_CHANGE_MASK",
    "DEBOUNCED_LINK_STATUS_CHANGE_MASK_0",
    "DEBOUNCED_LINK_STATUS_CHANGE_MASK_1",
    "DEBOUNCED_LINK_STATUS_STICKY",
    "DEBOUNCED_LINK_STATUS_STICKY_0",
    "DEBOUNCED_LINK_STATUS_STICKY_1",
    "DEBUG0",
    "DEBUG1",
    "DEBUG10",
    "DEBUG20",
    "DEBUG0_EXT",
    "DEBUG0_INT",
    "DEBUG1_EXT",
    "DEBUG1_INT",
    "DEBUGCONTROLS",
    "DEBUGRAM_ECC_STATUS",
    "DEBUG_CAPTURE_ECC_STATUS",
    "DEBUG_COLOR_STATUS",
    "DEBUG_COMP_CLKEN_RST_CONTROL",
    "DEBUG_ENQ_DROP_COS",
    "DEBUG_ENQ_DROP_PG",
    "DEBUG_ENQ_DROP_SOURCE",
    "DEBUG_HOL_STATUS",
    "DEBUG_MEM_DCM_CONTROL",
    "DEBUG_PG_COUNT_STATUS0",
    "DEBUG_PG_COUNT_STATUS1",
    "DEBUG_PORT_COUNT_STATUS0",
    "DEBUG_PORT_COUNT_STATUS1",
    "DEBUG_PORT_SELECT",
    "DEBUG_PORT_SHARED_STATUS",
    "DEBUG_QUEUE_MIN_STATUS",
    "DEBUG_QUEUE_SHARED_STATUS",
    "DEBUG_THDI_ERROR",
    "DEBUG_THDI_ERROR_MASK",
    "DEBUG_THDO_ERROR",
    "DEBUG_THDO_ERROR_MASK",
    "DEBUG_TOQ_QEN_ACCOUNT_0",
    "DEBUG_TOQ_QEN_ACCOUNT_1",
    "DEBUG_TOQ_QUEUE_STATE",
    "DEFAULTSEMINDEX",
    "DEFERAL_QUEUE_DEBUG",
    "DELETEDPACKETCOUNTER",
    "DELQUEUENUMBER",
    "DEQCMDBYTECOUNTER",
    "DEQCMDCOUNTER",
    "DEQCMDTIMEOUTQUEUENUM",
    "DEQCOMMANDTIMEOUTCONFIGURATION",
    "DEQUEUEBYTECOUNTER",
    "DEQUEUEPACKETCOUNTER",
    "DEQ_AGED_PKT_CNT",
    "DEQ_AGINGMASK",
    "DEQ_AGINGMASK_64",
    "DEQ_AGINGMASK_CPU_PORT",
    "DEQ_AGINGMASK_CPU_PORT_0",
    "DEQ_AGINGMASK_CPU_PORT_1",
    "DEQ_AGINGMASK_RDE",
    "DEQ_AGINGMASK_UCQ_0",
    "DEQ_AGINGMASK_UCQ_1",
    "DEQ_AGINGMASK_UCQ_2",
    "DEQ_AGINGMASK_UCQ_3",
    "DEQ_AGINGMASK_UCQ_4",
    "DEQ_AGINGMASK_UCQ_5",
    "DEQ_AGINGMASK_UCQ_6",
    "DEQ_AGINGMASK_UCQ_7",
    "DEQ_AGINGMASK_UCQ_8",
    "DEQ_AGINGMASK_UCQ_9",
    "DEQ_AGINGMASK_UCQ_10",
    "DEQ_AGINGMASK_UCQ_11",
    "DEQ_AGINGMASK_UCQ_12",
    "DEQ_AGINGMASK_UCQ_13",
    "DEQ_AGINGMASK_UCQ_14",
    "DEQ_AGINGMASK_UCQ_15",
    "DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUG",
    "DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG",
    "DEQ_BYPASSMMU",
    "DEQ_CBPERRPTR",
    "DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUG",
    "DEQ_CCBE_TRACE_IF_CAPT_0",
    "DEQ_CCBE_TRACE_IF_CAPT_1",
    "DEQ_CCBE_TRACE_IF_CONTROL",
    "DEQ_CCBE_TRACE_IF_COUNTER",
    "DEQ_CCBE_TRACE_IF_MASK_FIELD_0",
    "DEQ_CCBE_TRACE_IF_MASK_FIELD_1",
    "DEQ_CCBE_TRACE_IF_VALUE_FIELD_0",
    "DEQ_CCBE_TRACE_IF_VALUE_FIELD_1",
    "DEQ_CCPE_FIFO_CFG",
    "DEQ_CELL_CLASSIFICATION_EXT_ERROR_CODE_DEBUG",
    "DEQ_CELL_CLASSIFICATION_INT_ERROR_CODE_DEBUG",
    "DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_MEMORY_DEBUG",
    "DEQ_CELL_REP_BUFFER_WATERMARK_DEBUG",
    "DEQ_CFG",
    "DEQ_DEBUG0",
    "DEQ_DEBUG1",
    "DEQ_ECC_DEBUG",
    "DEQ_ECC_DEBUG_0",
    "DEQ_EFIFO_AGING_WRED_MEMORY_DEBUG",
    "DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUG",
    "DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUG",
    "DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUG",
    "DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUG",
    "DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUG",
    "DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUG",
    "DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUG",
    "DEQ_EFIFO_CFG",
    "DEQ_EFIFO_CFG_COMPLETE",
    "DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUG",
    "DEQ_EFIFO_STATUS_DEBUG",
    "DEQ_EFIFO_WATERMARK_DEBUG",
    "DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUG",
    "DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUG",
    "DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUG",
    "DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUG",
    "DEQ_EP_REDIRECT_BUFFER_ECC_STATUS_DEBUG",
    "DEQ_EP_REDIRECT_BUFFER_MEMORY_0_DEBUG",
    "DEQ_EP_REDIRECT_BUFFER_MEMORY_1_DEBUG",
    "DEQ_EP_REDIRECT_BUFFER_MEMORY_2_DEBUG",
    "DEQ_ERROR",
    "DEQ_ERROR_0",
    "DEQ_ERROR_1",
    "DEQ_ERROR_2",
    "DEQ_ERROR_3",
    "DEQ_ERROR_4",
    "DEQ_ERROR_MASK_0",
    "DEQ_ERROR_MASK_1",
    "DEQ_ERROR_MASK_2",
    "DEQ_ERROR_MASK_3",
    "DEQ_ERROR_MASK_4",
    "DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUG",
    "DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUG",
    "DEQ_GLOBAL_CELL_COUNT_DEBUG",
    "DEQ_GLOBAL_PKT_AGED_COUNT_DEBUG",
    "DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUG",
    "DEQ_GLOBAL_PKT_COUNT_DEBUG",
    "DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUG",
    "DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUG",
    "DEQ_LENGTHERRPTR",
    "DEQ_MARKED_PKT_CNT",
    "DEQ_MEMDEBUG",
    "DEQ_MEMDEBUG0",
    "DEQ_MEMDEBUG1",
    "DEQ_MISCELLANEOUS_CFG_DEBUG",
    "DEQ_MPBERRPTR",
    "DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUG",
    "DEQ_PKTHDR0ERRPTR",
    "DEQ_PKTHDR2ERRPTR",
    "DEQ_PKTHDRCPUERRPTR",
    "DEQ_PKTHDRERRPTR",
    "DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUG",
    "DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUG",
    "DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUG",
    "DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUG",
    "DEQ_PURGE_PKT_CNT",
    "DEQ_QCN_LB_COS",
    "DEQ_RDEDESCPERRPTR",
    "DEQ_RDEHDRERRPTR",
    "DEQ_RDE_TRACE_IF_CAPT_0",
    "DEQ_RDE_TRACE_IF_CAPT_1",
    "DEQ_RDE_TRACE_IF_CONTROL",
    "DEQ_RDE_TRACE_IF_COUNTER",
    "DEQ_RDE_TRACE_IF_MASK_FIELD_0",
    "DEQ_RDE_TRACE_IF_MASK_FIELD_1",
    "DEQ_RDE_TRACE_IF_VALUE_FIELD_0",
    "DEQ_RDE_TRACE_IF_VALUE_FIELD_1",
    "DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUG",
    "DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFG",
    "DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUG",
    "DEQ_REPLISTERRPTR",
    "DEQ_SMERRPTR",
    "DEQ_SPARE",
    "DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUG",
    "DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETE",
    "DEQ_TRACE_IF_CAPT_0",
    "DEQ_TRACE_IF_CAPT_1",
    "DEQ_TRACE_IF_CONTROL",
    "DEQ_TRACE_IF_COUNTER",
    "DEQ_TRACE_IF_MASK_FIELD_0",
    "DEQ_TRACE_IF_MASK_FIELD_1",
    "DEQ_TRACE_IF_VALUE_FIELD_0",
    "DEQ_TRACE_IF_VALUE_FIELD_1",
    "DESCCELLCOUNTER",
    "DEST_PORT_CFG_0",
    "DEST_PORT_CFG_1",
    "DETODPMAP",
    "DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROL",
    "DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_INTR",
    "DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_NACK",
    "DIAG_LOOPBACK_CNT0",
    "DIAG_LOOPBACK_CNT1",
    "DISABLEECC",
    "DISABLEMCI",
    "DISCARDEDOCTETS0CNT",
    "DISCARDEDOCTETS1CNT",
    "DISCARDEDOCTETS2CNT",
    "DISCARDEDOCTETS3CNT",
    "DISCARDEDPACKETS0CNT",
    "DISCARDEDPACKETS1CNT",
    "DISCARDEDPACKETS2CNT",
    "DISCARDEDPACKETS3CNT",
    "DLB_ECMP_CLEAR_METRIC_STATE_64",
    "DLB_ECMP_CURRENT_TIME",
    "DLB_ECMP_EOP_BUFFER",
    "DLB_ECMP_FLOWSET_PDA_CONTROL",
    "DLB_ECMP_MEMBER_HW_STATE_64",
    "DLB_ECMP_PLA_QUALITY_MEASURE_CONTROL",
    "DLB_ECMP_QUALITY_MEASURE_CONTROL",
    "DLB_ECMP_RAM_CONTROL",
    "DLB_ECMP_RANDOM_SELECTION_CONTROL",
    "DLB_ECMP_REFRESH_INDEX",
    "DLB_ECMP_SER_CONTROL",
    "DLB_HGT_CURRENT_TIME",
    "DLB_HGT_FINAL_PORT_QUALITY_MEASURE",
    "DLB_HGT_FLOWSET_PDA_CONTROL",
    "DLB_HGT_FLOWSET_PORT_PARITY_CONTROL",
    "DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR",
    "DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACK",
    "DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROL",
    "DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTR",
    "DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACK",
    "DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROL",
    "DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTR",
    "DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACK",
    "DLB_HGT_MEMBER_HW_STATE",
    "DLB_HGT_PORT_AVG_QUALITY_MEASURE",
    "DLB_HGT_PORT_INST_QUALITY_MEASURE",
    "DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROL",
    "DLB_HGT_QUALITY_MEASURE_CONTROL",
    "DLB_HGT_QUANTIZED_AVG_QUALITY_MEASURE",
    "DLB_HGT_QUANTIZE_CONTROL",
    "DLB_HGT_RANDOM_SELECTION_CONTROL",
    "DLB_HGT_RANDOM_SELECTION_CONTROL_X",
    "DLB_HGT_RANDOM_SELECTION_CONTROL_Y",
    "DLB_HGT_REFRESH_INDEX",
    "DLB_HGT_REFRESH_INDEX_X",
    "DLB_HGT_REFRESH_INDEX_Y",
    "DLB_HGT_SER_CONTROL",
    "DLB_LAG_CLEAR_METRIC_STATE_64",
    "DLB_LAG_CURRENT_TIME",
    "DLB_LAG_EOP_BUFFER",
    "DLB_LAG_FLOWSET_PDA_CONTROL",
    "DLB_LAG_MEMBER_HW_STATE_64",
    "DLB_LAG_PLA_QUALITY_MEASURE_CONTROL",
    "DLB_LAG_QUALITY_MEASURE_CONTROL",
    "DLB_LAG_RAM_CONTROL",
    "DLB_LAG_RANDOM_SELECTION_CONTROL",
    "DLB_LAG_REFRESH_INDEX",
    "DLB_LAG_SER_CONTROL",
    "DLFBC_STORM_CONTROL",
    "DLLCONTROL",
    "DLLUPDATEPERIOD",
    "DLLUPDTATECOUNTER",
    "DMAC_M0_IDM_IDM_INTERRUPT_STATUS",
    "DMAC_M0_IDM_IDM_RESET_STATUS",
    "DMAC_M0_IDM_IO_CONTROL_DIRECT",
    "DMAC_M0_IDM_IO_STATUS",
    "DMAC_M0_IDM_RESET_CONTROL",
    "DMAC_PL330_CC_0",
    "DMAC_PL330_CC_1",
    "DMAC_PL330_CC_2",
    "DMAC_PL330_CC_3",
    "DMAC_PL330_CC_4",
    "DMAC_PL330_CC_5",
    "DMAC_PL330_CC_6",
    "DMAC_PL330_CC_7",
    "DMAC_PL330_CPC0",
    "DMAC_PL330_CPC1",
    "DMAC_PL330_CPC2",
    "DMAC_PL330_CPC3",
    "DMAC_PL330_CPC4",
    "DMAC_PL330_CPC5",
    "DMAC_PL330_CPC6",
    "DMAC_PL330_CPC7",
    "DMAC_PL330_CR0",
    "DMAC_PL330_CR1",
    "DMAC_PL330_CR2",
    "DMAC_PL330_CR3",
    "DMAC_PL330_CR4",
    "DMAC_PL330_CRDN",
    "DMAC_PL330_CS0",
    "DMAC_PL330_CS1",
    "DMAC_PL330_CS2",
    "DMAC_PL330_CS3",
    "DMAC_PL330_CS4",
    "DMAC_PL330_CS5",
    "DMAC_PL330_CS6",
    "DMAC_PL330_CS7",
    "DMAC_PL330_DA_0",
    "DMAC_PL330_DA_1",
    "DMAC_PL330_DA_2",
    "DMAC_PL330_DA_3",
    "DMAC_PL330_DA_4",
    "DMAC_PL330_DA_5",
    "DMAC_PL330_DA_6",
    "DMAC_PL330_DA_7",
    "DMAC_PL330_DBGCMD",
    "DMAC_PL330_DBGINST0",
    "DMAC_PL330_DBGINST1",
    "DMAC_PL330_DBGSTATUS",
    "DMAC_PL330_DPC",
    "DMAC_PL330_DS",
    "DMAC_PL330_FSC",
    "DMAC_PL330_FSM",
    "DMAC_PL330_FTC0",
    "DMAC_PL330_FTC1",
    "DMAC_PL330_FTC2",
    "DMAC_PL330_FTC3",
    "DMAC_PL330_FTC4",
    "DMAC_PL330_FTC5",
    "DMAC_PL330_FTC6",
    "DMAC_PL330_FTC7",
    "DMAC_PL330_FTM",
    "DMAC_PL330_INTCLR",
    "DMAC_PL330_INTEN",
    "DMAC_PL330_INTSTATUS",
    "DMAC_PL330_INT_EVENT_RIS",
    "DMAC_PL330_LC0_0",
    "DMAC_PL330_LC0_1",
    "DMAC_PL330_LC0_2",
    "DMAC_PL330_LC0_3",
    "DMAC_PL330_LC0_4",
    "DMAC_PL330_LC0_5",
    "DMAC_PL330_LC0_6",
    "DMAC_PL330_LC0_7",
    "DMAC_PL330_LC1_0",
    "DMAC_PL330_LC1_1",
    "DMAC_PL330_LC1_2",
    "DMAC_PL330_LC1_3",
    "DMAC_PL330_LC1_4",
    "DMAC_PL330_LC1_5",
    "DMAC_PL330_LC1_6",
    "DMAC_PL330_LC1_7",
    "DMAC_PL330_SA_0",
    "DMAC_PL330_SA_1",
    "DMAC_PL330_SA_2",
    "DMAC_PL330_SA_3",
    "DMAC_PL330_SA_4",
    "DMAC_PL330_SA_5",
    "DMAC_PL330_SA_6",
    "DMAC_PL330_SA_7",
    "DMAC_PL330_WD",
    "DMU_CRU_IHOST_PWR_CONTROL",
    "DMU_CRU_IHOST_PWR_CONTROL_STATUS",
    "DMU_CRU_IPROC_DEBUG_SEL",
    "DMU_CRU_IPROC_DEBUG_STATUS",
    "DMU_CRU_RESET",
    "DMU_PCU_CHIP_PLL_LOCK_CONTROL",
    "DMU_PCU_CHIP_PLL_LOCK_STATUS",
    "DMU_PCU_CRU_RESET_REASON",
    "DMU_PCU_DEBUG_BUS",
    "DMU_PCU_DEBUG_BUS_SEL",
    "DMU_PCU_IPROC_CONTROL",
    "DMU_PCU_IPROC_RESET_REASON",
    "DMU_PCU_IPROC_STATUS",
    "DMU_PCU_IPROC_STRAPS_CAPTURED",
    "DMU_PCU_IPROC_STRAPS_SW_OVERRIDE",
    "DMU_PCU_OTP_CONFIG",
    "DMU_PCU_OTP_SW_OVERRIDE",
    "DMU_PCU_OTP_SW_OVERRIDE_EN",
    "DMU_PCU_PCIE_SLAVE_RESET_MODE",
    "DMU_PCU_POR_CONTROL",
    "DMU_PCU_SOFT_RESET",
    "DMU_PCU_SWITCH_RESET_REASON",
    "DMU_PCU_WATCHDOG_RESET_MODE",
    "DMVOQ_WRED_CONFIG",
    "DNAT_DISCARDS",
    "DNAT_TRANSLATIONS",
    "DOS_CONTROL",
    "DOS_CONTROL_2",
    "DOS_CONTROL_3",
    "DPATHBISRDBGRDDATA",
    "DPI_INDIRECTCOMMAND",
    "DPI_INDIRECTCOMMANDADDRESS",
    "DPI_INDIRECTCOMMANDRDDATA",
    "DPI_INDIRECTCOMMANDWRDATA",
    "DPI_INIT_STATUS",
    "DPI_INTERRUPTMASKREGISTER",
    "DPI_INTERRUPTREGISTER",
    "DPI_SPAREREGISTER2",
    "DQCQIDFILTER",
    "DQCQMAXOCCUPANCYHP",
    "DQCQMAXOCCUPANCYLP",
    "DRAMBUFFERPOINTERQUEUEMULTICASTTHRESHOLD4_5",
    "DRAMBUFFERPOINTERQUEUESIZE0_1",
    "DRAMBUFFERPOINTERQUEUESIZE10_11",
    "DRAMBUFFERPOINTERQUEUESIZE12_13",
    "DRAMBUFFERPOINTERQUEUESIZE14_15",
    "DRAMBUFFERPOINTERQUEUESIZE2_3",
    "DRAMBUFFERPOINTERQUEUESIZE4_5",
    "DRAMBUFFERPOINTERQUEUESIZE6_7",
    "DRAMBUFFERPOINTERQUEUESIZE8_9",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS0_1",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS10_11",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS12_13",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS14_15",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS2_3",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS4_5",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS6_7",
    "DRAMBUFFERPOINTERQUEUESTARTADDRESS8_9",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD01",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD10_11",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD12_13",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD14_15",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD2_3",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD4_5",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD6_7",
    "DRAMBUFFERPOINTERQUEUETHRESHOLD8_9",
    "DRAMDYNREJECTPACKETCOUNTERS",
    "DRAMDYNSIZECNT",
    "DRAMDYNSIZETHCFG0",
    "DRAMDYNSIZETHCFG1",
    "DRAMDYNSIZETHCFG2",
    "DRAMDYNSIZETHCFG3",
    "DRAMPERIODICTRAINING",
    "DRAM_COMPLIANCECONFIGURATIONREGISTER",
    "DRCA_AC_OPERATING_CONDITIONS_1",
    "DRCA_AC_OPERATING_CONDITIONS_2",
    "DRCA_AC_OPERATING_CONDITIONS_3",
    "DRCA_AC_OPERATING_CONDITIONS_4",
    "DRCA_BIST_CONFIGURATIONS",
    "DRCA_BIST_END_ADDRESS",
    "DRCA_BIST_ERROR_OCCURRED",
    "DRCA_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCA_BIST_FULL_MASK_WORD_0",
    "DRCA_BIST_FULL_MASK_WORD_1",
    "DRCA_BIST_FULL_MASK_WORD_2",
    "DRCA_BIST_FULL_MASK_WORD_3",
    "DRCA_BIST_FULL_MASK_WORD_4",
    "DRCA_BIST_FULL_MASK_WORD_5",
    "DRCA_BIST_FULL_MASK_WORD_6",
    "DRCA_BIST_FULL_MASK_WORD_7",
    "DRCA_BIST_GLOBAL_ERROR_COUNTER",
    "DRCA_BIST_LAST_ADDR_ERR",
    "DRCA_BIST_LAST_DATA_ERR",
    "DRCA_BIST_NUMBER_OF_ACTIONS",
    "DRCA_BIST_PATTERN_WORD_0",
    "DRCA_BIST_PATTERN_WORD_1",
    "DRCA_BIST_PATTERN_WORD_2",
    "DRCA_BIST_PATTERN_WORD_3",
    "DRCA_BIST_PATTERN_WORD_4",
    "DRCA_BIST_PATTERN_WORD_5",
    "DRCA_BIST_PATTERN_WORD_6",
    "DRCA_BIST_PATTERN_WORD_7",
    "DRCA_BIST_RATE_LIMITER",
    "DRCA_BIST_SINGLE_BIT_MASK",
    "DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCA_BIST_START_ADDRESS",
    "DRCA_BIST_STATUSES",
    "DRCA_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCA_CALIB_BIST_ERROR_OCCURRED",
    "DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCA_CLAM_SHELL",
    "DRCA_CPU_COMMANDS",
    "DRCA_DATA_LOCK",
    "DRCA_DATA_LOCK_TIMEOUT_PRD",
    "DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCA_DDR_CONTROLLER_TRIGGERS",
    "DRCA_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCA_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCA_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCA_DDR_MODE_REGISTER_1",
    "DRCA_DDR_MODE_REGISTER_2",
    "DRCA_DPI_POWER",
    "DRCA_DPI_STATUS",
    "DRCA_DPI_STAT_CNTRL",
    "DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCA_DRAM_INIT_FINISHED",
    "DRCA_DRAM_SET",
    "DRCA_DRAM_TIME_PARAMS",
    "DRCA_EXTENDED_MODE_WR_2_REGISTER",
    "DRCA_GENERAL_CONFIGURATIONS",
    "DRCA_GLUE_LOGIC_REGISTER",
    "DRCA_INIT_SEQUENCE_REGISTER",
    "DRCA_INTERRUPT_MASK_REGISTER",
    "DRCA_INTERRUPT_REGISTER",
    "DRCA_INTERRUPT_REGISTER_TEST",
    "DRCA_INTIAL_CALIB_USE_MPR",
    "DRCA_LOOPBACK_CONFIG",
    "DRCA_LOOPBACK_CONTROL",
    "DRCA_LOOPBACK_ERROR_OCCURRED",
    "DRCA_LOOPBACK_FULL_ERR_CNT",
    "DRCA_LOOPBACK_MASK_WORD",
    "DRCA_LOOPBACK_PATTERN_WORD",
    "DRCA_ODT_CONFIGURATION_REGISTER",
    "DRCA_PHY_CALIBRATION",
    "DRCA_PHY_CALIB_FINISHED",
    "DRCA_RBUS_ADDR",
    "DRCA_RBUS_RDATA",
    "DRCA_RBUS_RD_RESULT",
    "DRCA_RBUS_WDATA",
    "DRCA_REG_0085",
    "DRCA_REG_90",
    "DRCA_REG_0091",
    "DRCA_REG_0092",
    "DRCA_REG_0209",
    "DRCA_REG_0210",
    "DRCA_REG_0211",
    "DRCA_REG_0212",
    "DRCA_REG_0242",
    "DRCA_REG_0243",
    "DRCA_REG_00B0",
    "DRCA_REG_00B1",
    "DRCA_REG_00B2",
    "DRCA_REG_00B3",
    "DRCA_REG_00B4",
    "DRCA_REG_00B5",
    "DRCA_REG_00B6",
    "DRCA_REG_00B7",
    "DRCA_REG_020A",
    "DRCA_REG_020B",
    "DRCA_REG_020C",
    "DRCA_REG_020D",
    "DRCA_REG_020E",
    "DRCA_REG_020F",
    "DRCA_REG_021C",
    "DRCA_SBUS_BROADCAST_ID",
    "DRCA_SBUS_LAST_IN_CHAIN",
    "DRCA_SPARE_REGISTER",
    "DRCA_SPARE_REGISTER_3",
    "DRCA_VDL_CNTRL",
    "DRCA_WRITE_READ_RATES",
    "DRCBISTENABLES",
    "DRCBROADCAST_AC_OPERATING_CONDITIONS_1",
    "DRCBROADCAST_AC_OPERATING_CONDITIONS_2",
    "DRCBROADCAST_AC_OPERATING_CONDITIONS_3",
    "DRCBROADCAST_AC_OPERATING_CONDITIONS_4",
    "DRCBROADCAST_BIST_CONFIGURATIONS",
    "DRCBROADCAST_BIST_END_ADDRESS",
    "DRCBROADCAST_BIST_ERROR_OCCURRED",
    "DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_0",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_1",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_2",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_3",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_4",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_5",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_6",
    "DRCBROADCAST_BIST_FULL_MASK_WORD_7",
    "DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTER",
    "DRCBROADCAST_BIST_LAST_ADDR_ERR",
    "DRCBROADCAST_BIST_LAST_DATA_ERR",
    "DRCBROADCAST_BIST_NUMBER_OF_ACTIONS",
    "DRCBROADCAST_BIST_PATTERN_WORD_0",
    "DRCBROADCAST_BIST_PATTERN_WORD_1",
    "DRCBROADCAST_BIST_PATTERN_WORD_2",
    "DRCBROADCAST_BIST_PATTERN_WORD_3",
    "DRCBROADCAST_BIST_PATTERN_WORD_4",
    "DRCBROADCAST_BIST_PATTERN_WORD_5",
    "DRCBROADCAST_BIST_PATTERN_WORD_6",
    "DRCBROADCAST_BIST_PATTERN_WORD_7",
    "DRCBROADCAST_BIST_RATE_LIMITER",
    "DRCBROADCAST_BIST_SINGLE_BIT_MASK",
    "DRCBROADCAST_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCBROADCAST_BIST_START_ADDRESS",
    "DRCBROADCAST_BIST_STATUSES",
    "DRCBROADCAST_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCBROADCAST_CALIB_BIST_ERROR_OCCURRED",
    "DRCBROADCAST_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCBROADCAST_CLAM_SHELL",
    "DRCBROADCAST_CPU_COMMANDS",
    "DRCBROADCAST_DATA_LOCK",
    "DRCBROADCAST_DATA_LOCK_TIMEOUT_PRD",
    "DRCBROADCAST_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCBROADCAST_DDR_CONTROLLER_TRIGGERS",
    "DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCBROADCAST_DDR_MODE_REGISTER_1",
    "DRCBROADCAST_DDR_MODE_REGISTER_2",
    "DRCBROADCAST_DPI_POWER",
    "DRCBROADCAST_DPI_STATUS",
    "DRCBROADCAST_DPI_STAT_CNTRL",
    "DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCBROADCAST_DRAM_INIT_FINISHED",
    "DRCBROADCAST_DRAM_SET",
    "DRCBROADCAST_DRAM_TIME_PARAMS",
    "DRCBROADCAST_EXTENDED_MODE_WR_2_REGISTER",
    "DRCBROADCAST_GENERAL_CONFIGURATIONS",
    "DRCBROADCAST_GLUE_LOGIC_REGISTER",
    "DRCBROADCAST_INIT_SEQUENCE_REGISTER",
    "DRCBROADCAST_INTERRUPT_MASK_REGISTER",
    "DRCBROADCAST_INTERRUPT_REGISTER",
    "DRCBROADCAST_INTERRUPT_REGISTER_TEST",
    "DRCBROADCAST_INTIAL_CALIB_USE_MPR",
    "DRCBROADCAST_LOOPBACK_CONFIG",
    "DRCBROADCAST_LOOPBACK_CONTROL",
    "DRCBROADCAST_LOOPBACK_ERROR_OCCURRED",
    "DRCBROADCAST_LOOPBACK_FULL_ERR_CNT",
    "DRCBROADCAST_LOOPBACK_MASK_WORD",
    "DRCBROADCAST_LOOPBACK_PATTERN_WORD",
    "DRCBROADCAST_ODT_CONFIGURATION_REGISTER",
    "DRCBROADCAST_PHY_CALIBRATION",
    "DRCBROADCAST_PHY_CALIB_FINISHED",
    "DRCBROADCAST_RBUS_ADDR",
    "DRCBROADCAST_RBUS_RDATA",
    "DRCBROADCAST_RBUS_RD_RESULT",
    "DRCBROADCAST_RBUS_WDATA",
    "DRCBROADCAST_REG_0085",
    "DRCBROADCAST_REG_90",
    "DRCBROADCAST_REG_0091",
    "DRCBROADCAST_REG_0092",
    "DRCBROADCAST_REG_0209",
    "DRCBROADCAST_REG_0210",
    "DRCBROADCAST_REG_0211",
    "DRCBROADCAST_REG_0212",
    "DRCBROADCAST_REG_0242",
    "DRCBROADCAST_REG_0243",
    "DRCBROADCAST_REG_00B0",
    "DRCBROADCAST_REG_00B1",
    "DRCBROADCAST_REG_00B2",
    "DRCBROADCAST_REG_00B3",
    "DRCBROADCAST_REG_00B4",
    "DRCBROADCAST_REG_00B5",
    "DRCBROADCAST_REG_00B6",
    "DRCBROADCAST_REG_00B7",
    "DRCBROADCAST_REG_020A",
    "DRCBROADCAST_REG_020B",
    "DRCBROADCAST_REG_020C",
    "DRCBROADCAST_REG_020D",
    "DRCBROADCAST_REG_020E",
    "DRCBROADCAST_REG_020F",
    "DRCBROADCAST_REG_021C",
    "DRCBROADCAST_SBUS_BROADCAST_ID",
    "DRCBROADCAST_SBUS_LAST_IN_CHAIN",
    "DRCBROADCAST_SPARE_REGISTER",
    "DRCBROADCAST_SPARE_REGISTER_3",
    "DRCBROADCAST_VDL_CNTRL",
    "DRCBROADCAST_WRITE_READ_RATES",
    "DRCB_AC_OPERATING_CONDITIONS_1",
    "DRCB_AC_OPERATING_CONDITIONS_2",
    "DRCB_AC_OPERATING_CONDITIONS_3",
    "DRCB_AC_OPERATING_CONDITIONS_4",
    "DRCB_BIST_CONFIGURATIONS",
    "DRCB_BIST_END_ADDRESS",
    "DRCB_BIST_ERROR_OCCURRED",
    "DRCB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCB_BIST_FULL_MASK_WORD_0",
    "DRCB_BIST_FULL_MASK_WORD_1",
    "DRCB_BIST_FULL_MASK_WORD_2",
    "DRCB_BIST_FULL_MASK_WORD_3",
    "DRCB_BIST_FULL_MASK_WORD_4",
    "DRCB_BIST_FULL_MASK_WORD_5",
    "DRCB_BIST_FULL_MASK_WORD_6",
    "DRCB_BIST_FULL_MASK_WORD_7",
    "DRCB_BIST_GLOBAL_ERROR_COUNTER",
    "DRCB_BIST_LAST_ADDR_ERR",
    "DRCB_BIST_LAST_DATA_ERR",
    "DRCB_BIST_NUMBER_OF_ACTIONS",
    "DRCB_BIST_PATTERN_WORD_0",
    "DRCB_BIST_PATTERN_WORD_1",
    "DRCB_BIST_PATTERN_WORD_2",
    "DRCB_BIST_PATTERN_WORD_3",
    "DRCB_BIST_PATTERN_WORD_4",
    "DRCB_BIST_PATTERN_WORD_5",
    "DRCB_BIST_PATTERN_WORD_6",
    "DRCB_BIST_PATTERN_WORD_7",
    "DRCB_BIST_RATE_LIMITER",
    "DRCB_BIST_SINGLE_BIT_MASK",
    "DRCB_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCB_BIST_START_ADDRESS",
    "DRCB_BIST_STATUSES",
    "DRCB_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCB_CALIB_BIST_ERROR_OCCURRED",
    "DRCB_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCB_CLAM_SHELL",
    "DRCB_CPU_COMMANDS",
    "DRCB_DATA_LOCK",
    "DRCB_DATA_LOCK_TIMEOUT_PRD",
    "DRCB_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCB_DDR_CONTROLLER_TRIGGERS",
    "DRCB_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCB_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCB_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCB_DDR_MODE_REGISTER_1",
    "DRCB_DDR_MODE_REGISTER_2",
    "DRCB_DPI_POWER",
    "DRCB_DPI_STATUS",
    "DRCB_DPI_STAT_CNTRL",
    "DRCB_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCB_DRAM_INIT_FINISHED",
    "DRCB_DRAM_SET",
    "DRCB_DRAM_TIME_PARAMS",
    "DRCB_EXTENDED_MODE_WR_2_REGISTER",
    "DRCB_GENERAL_CONFIGURATIONS",
    "DRCB_GLUE_LOGIC_REGISTER",
    "DRCB_INIT_SEQUENCE_REGISTER",
    "DRCB_INTERRUPT_MASK_REGISTER",
    "DRCB_INTERRUPT_REGISTER",
    "DRCB_INTERRUPT_REGISTER_TEST",
    "DRCB_INTIAL_CALIB_USE_MPR",
    "DRCB_LOOPBACK_CONFIG",
    "DRCB_LOOPBACK_CONTROL",
    "DRCB_LOOPBACK_ERROR_OCCURRED",
    "DRCB_LOOPBACK_FULL_ERR_CNT",
    "DRCB_LOOPBACK_MASK_WORD",
    "DRCB_LOOPBACK_PATTERN_WORD",
    "DRCB_ODT_CONFIGURATION_REGISTER",
    "DRCB_PHY_CALIBRATION",
    "DRCB_PHY_CALIB_FINISHED",
    "DRCB_RBUS_ADDR",
    "DRCB_RBUS_RDATA",
    "DRCB_RBUS_RD_RESULT",
    "DRCB_RBUS_WDATA",
    "DRCB_REG_0085",
    "DRCB_REG_90",
    "DRCB_REG_0091",
    "DRCB_REG_0092",
    "DRCB_REG_0209",
    "DRCB_REG_0210",
    "DRCB_REG_0211",
    "DRCB_REG_0212",
    "DRCB_REG_0242",
    "DRCB_REG_0243",
    "DRCB_REG_00B0",
    "DRCB_REG_00B1",
    "DRCB_REG_00B2",
    "DRCB_REG_00B3",
    "DRCB_REG_00B4",
    "DRCB_REG_00B5",
    "DRCB_REG_00B6",
    "DRCB_REG_00B7",
    "DRCB_REG_020A",
    "DRCB_REG_020B",
    "DRCB_REG_020C",
    "DRCB_REG_020D",
    "DRCB_REG_020E",
    "DRCB_REG_020F",
    "DRCB_REG_021C",
    "DRCB_SBUS_BROADCAST_ID",
    "DRCB_SBUS_LAST_IN_CHAIN",
    "DRCB_SPARE_REGISTER",
    "DRCB_SPARE_REGISTER_3",
    "DRCB_VDL_CNTRL",
    "DRCB_WRITE_READ_RATES",
    "DRCC_AC_OPERATING_CONDITIONS_1",
    "DRCC_AC_OPERATING_CONDITIONS_2",
    "DRCC_AC_OPERATING_CONDITIONS_3",
    "DRCC_AC_OPERATING_CONDITIONS_4",
    "DRCC_BIST_CONFIGURATIONS",
    "DRCC_BIST_END_ADDRESS",
    "DRCC_BIST_ERROR_OCCURRED",
    "DRCC_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCC_BIST_FULL_MASK_WORD_0",
    "DRCC_BIST_FULL_MASK_WORD_1",
    "DRCC_BIST_FULL_MASK_WORD_2",
    "DRCC_BIST_FULL_MASK_WORD_3",
    "DRCC_BIST_FULL_MASK_WORD_4",
    "DRCC_BIST_FULL_MASK_WORD_5",
    "DRCC_BIST_FULL_MASK_WORD_6",
    "DRCC_BIST_FULL_MASK_WORD_7",
    "DRCC_BIST_GLOBAL_ERROR_COUNTER",
    "DRCC_BIST_LAST_ADDR_ERR",
    "DRCC_BIST_LAST_DATA_ERR",
    "DRCC_BIST_NUMBER_OF_ACTIONS",
    "DRCC_BIST_PATTERN_WORD_0",
    "DRCC_BIST_PATTERN_WORD_1",
    "DRCC_BIST_PATTERN_WORD_2",
    "DRCC_BIST_PATTERN_WORD_3",
    "DRCC_BIST_PATTERN_WORD_4",
    "DRCC_BIST_PATTERN_WORD_5",
    "DRCC_BIST_PATTERN_WORD_6",
    "DRCC_BIST_PATTERN_WORD_7",
    "DRCC_BIST_RATE_LIMITER",
    "DRCC_BIST_SINGLE_BIT_MASK",
    "DRCC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCC_BIST_START_ADDRESS",
    "DRCC_BIST_STATUSES",
    "DRCC_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCC_CALIB_BIST_ERROR_OCCURRED",
    "DRCC_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCC_CLAM_SHELL",
    "DRCC_CPU_COMMANDS",
    "DRCC_DATA_LOCK",
    "DRCC_DATA_LOCK_TIMEOUT_PRD",
    "DRCC_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCC_DDR_CONTROLLER_TRIGGERS",
    "DRCC_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCC_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCC_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCC_DDR_MODE_REGISTER_1",
    "DRCC_DDR_MODE_REGISTER_2",
    "DRCC_DPI_POWER",
    "DRCC_DPI_STATUS",
    "DRCC_DPI_STAT_CNTRL",
    "DRCC_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCC_DRAM_INIT_FINISHED",
    "DRCC_DRAM_SET",
    "DRCC_DRAM_TIME_PARAMS",
    "DRCC_EXTENDED_MODE_WR_2_REGISTER",
    "DRCC_GENERAL_CONFIGURATIONS",
    "DRCC_GLUE_LOGIC_REGISTER",
    "DRCC_INIT_SEQUENCE_REGISTER",
    "DRCC_INTERRUPT_MASK_REGISTER",
    "DRCC_INTERRUPT_REGISTER",
    "DRCC_INTERRUPT_REGISTER_TEST",
    "DRCC_INTIAL_CALIB_USE_MPR",
    "DRCC_LOOPBACK_CONFIG",
    "DRCC_LOOPBACK_CONTROL",
    "DRCC_LOOPBACK_ERROR_OCCURRED",
    "DRCC_LOOPBACK_FULL_ERR_CNT",
    "DRCC_LOOPBACK_MASK_WORD",
    "DRCC_LOOPBACK_PATTERN_WORD",
    "DRCC_ODT_CONFIGURATION_REGISTER",
    "DRCC_PHY_CALIBRATION",
    "DRCC_PHY_CALIB_FINISHED",
    "DRCC_RBUS_ADDR",
    "DRCC_RBUS_RDATA",
    "DRCC_RBUS_RD_RESULT",
    "DRCC_RBUS_WDATA",
    "DRCC_REG_0085",
    "DRCC_REG_90",
    "DRCC_REG_0091",
    "DRCC_REG_0092",
    "DRCC_REG_0209",
    "DRCC_REG_0210",
    "DRCC_REG_0211",
    "DRCC_REG_0212",
    "DRCC_REG_0242",
    "DRCC_REG_0243",
    "DRCC_REG_00B0",
    "DRCC_REG_00B1",
    "DRCC_REG_00B2",
    "DRCC_REG_00B3",
    "DRCC_REG_00B4",
    "DRCC_REG_00B5",
    "DRCC_REG_00B6",
    "DRCC_REG_00B7",
    "DRCC_REG_020A",
    "DRCC_REG_020B",
    "DRCC_REG_020C",
    "DRCC_REG_020D",
    "DRCC_REG_020E",
    "DRCC_REG_020F",
    "DRCC_REG_021C",
    "DRCC_SBUS_BROADCAST_ID",
    "DRCC_SBUS_LAST_IN_CHAIN",
    "DRCC_SPARE_REGISTER",
    "DRCC_SPARE_REGISTER_3",
    "DRCC_VDL_CNTRL",
    "DRCC_WRITE_READ_RATES",
    "DRCD_AC_OPERATING_CONDITIONS_1",
    "DRCD_AC_OPERATING_CONDITIONS_2",
    "DRCD_AC_OPERATING_CONDITIONS_3",
    "DRCD_AC_OPERATING_CONDITIONS_4",
    "DRCD_BIST_CONFIGURATIONS",
    "DRCD_BIST_END_ADDRESS",
    "DRCD_BIST_ERROR_OCCURRED",
    "DRCD_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCD_BIST_FULL_MASK_WORD_0",
    "DRCD_BIST_FULL_MASK_WORD_1",
    "DRCD_BIST_FULL_MASK_WORD_2",
    "DRCD_BIST_FULL_MASK_WORD_3",
    "DRCD_BIST_FULL_MASK_WORD_4",
    "DRCD_BIST_FULL_MASK_WORD_5",
    "DRCD_BIST_FULL_MASK_WORD_6",
    "DRCD_BIST_FULL_MASK_WORD_7",
    "DRCD_BIST_GLOBAL_ERROR_COUNTER",
    "DRCD_BIST_LAST_ADDR_ERR",
    "DRCD_BIST_LAST_DATA_ERR",
    "DRCD_BIST_NUMBER_OF_ACTIONS",
    "DRCD_BIST_PATTERN_WORD_0",
    "DRCD_BIST_PATTERN_WORD_1",
    "DRCD_BIST_PATTERN_WORD_2",
    "DRCD_BIST_PATTERN_WORD_3",
    "DRCD_BIST_PATTERN_WORD_4",
    "DRCD_BIST_PATTERN_WORD_5",
    "DRCD_BIST_PATTERN_WORD_6",
    "DRCD_BIST_PATTERN_WORD_7",
    "DRCD_BIST_RATE_LIMITER",
    "DRCD_BIST_SINGLE_BIT_MASK",
    "DRCD_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCD_BIST_START_ADDRESS",
    "DRCD_BIST_STATUSES",
    "DRCD_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCD_CALIB_BIST_ERROR_OCCURRED",
    "DRCD_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCD_CLAM_SHELL",
    "DRCD_CPU_COMMANDS",
    "DRCD_DATA_LOCK",
    "DRCD_DATA_LOCK_TIMEOUT_PRD",
    "DRCD_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCD_DDR_CONTROLLER_TRIGGERS",
    "DRCD_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCD_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCD_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCD_DDR_MODE_REGISTER_1",
    "DRCD_DDR_MODE_REGISTER_2",
    "DRCD_DPI_POWER",
    "DRCD_DPI_STATUS",
    "DRCD_DPI_STAT_CNTRL",
    "DRCD_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCD_DRAM_INIT_FINISHED",
    "DRCD_DRAM_SET",
    "DRCD_DRAM_TIME_PARAMS",
    "DRCD_EXTENDED_MODE_WR_2_REGISTER",
    "DRCD_GENERAL_CONFIGURATIONS",
    "DRCD_GLUE_LOGIC_REGISTER",
    "DRCD_INIT_SEQUENCE_REGISTER",
    "DRCD_INTERRUPT_MASK_REGISTER",
    "DRCD_INTERRUPT_REGISTER",
    "DRCD_INTERRUPT_REGISTER_TEST",
    "DRCD_INTIAL_CALIB_USE_MPR",
    "DRCD_LOOPBACK_CONFIG",
    "DRCD_LOOPBACK_CONTROL",
    "DRCD_LOOPBACK_ERROR_OCCURRED",
    "DRCD_LOOPBACK_FULL_ERR_CNT",
    "DRCD_LOOPBACK_MASK_WORD",
    "DRCD_LOOPBACK_PATTERN_WORD",
    "DRCD_ODT_CONFIGURATION_REGISTER",
    "DRCD_PHY_CALIBRATION",
    "DRCD_PHY_CALIB_FINISHED",
    "DRCD_RBUS_ADDR",
    "DRCD_RBUS_RDATA",
    "DRCD_RBUS_RD_RESULT",
    "DRCD_RBUS_WDATA",
    "DRCD_REG_0085",
    "DRCD_REG_90",
    "DRCD_REG_0091",
    "DRCD_REG_0092",
    "DRCD_REG_0209",
    "DRCD_REG_0210",
    "DRCD_REG_0211",
    "DRCD_REG_0212",
    "DRCD_REG_0242",
    "DRCD_REG_0243",
    "DRCD_REG_00B0",
    "DRCD_REG_00B1",
    "DRCD_REG_00B2",
    "DRCD_REG_00B3",
    "DRCD_REG_00B4",
    "DRCD_REG_00B5",
    "DRCD_REG_00B6",
    "DRCD_REG_00B7",
    "DRCD_REG_020A",
    "DRCD_REG_020B",
    "DRCD_REG_020C",
    "DRCD_REG_020D",
    "DRCD_REG_020E",
    "DRCD_REG_020F",
    "DRCD_REG_021C",
    "DRCD_SBUS_BROADCAST_ID",
    "DRCD_SBUS_LAST_IN_CHAIN",
    "DRCD_SPARE_REGISTER",
    "DRCD_SPARE_REGISTER_3",
    "DRCD_VDL_CNTRL",
    "DRCD_WRITE_READ_RATES",
    "DRCE_AC_OPERATING_CONDITIONS_1",
    "DRCE_AC_OPERATING_CONDITIONS_2",
    "DRCE_AC_OPERATING_CONDITIONS_3",
    "DRCE_AC_OPERATING_CONDITIONS_4",
    "DRCE_BIST_CONFIGURATIONS",
    "DRCE_BIST_END_ADDRESS",
    "DRCE_BIST_ERROR_OCCURRED",
    "DRCE_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCE_BIST_FULL_MASK_WORD_0",
    "DRCE_BIST_FULL_MASK_WORD_1",
    "DRCE_BIST_FULL_MASK_WORD_2",
    "DRCE_BIST_FULL_MASK_WORD_3",
    "DRCE_BIST_FULL_MASK_WORD_4",
    "DRCE_BIST_FULL_MASK_WORD_5",
    "DRCE_BIST_FULL_MASK_WORD_6",
    "DRCE_BIST_FULL_MASK_WORD_7",
    "DRCE_BIST_GLOBAL_ERROR_COUNTER",
    "DRCE_BIST_LAST_ADDR_ERR",
    "DRCE_BIST_LAST_DATA_ERR",
    "DRCE_BIST_NUMBER_OF_ACTIONS",
    "DRCE_BIST_PATTERN_WORD_0",
    "DRCE_BIST_PATTERN_WORD_1",
    "DRCE_BIST_PATTERN_WORD_2",
    "DRCE_BIST_PATTERN_WORD_3",
    "DRCE_BIST_PATTERN_WORD_4",
    "DRCE_BIST_PATTERN_WORD_5",
    "DRCE_BIST_PATTERN_WORD_6",
    "DRCE_BIST_PATTERN_WORD_7",
    "DRCE_BIST_RATE_LIMITER",
    "DRCE_BIST_SINGLE_BIT_MASK",
    "DRCE_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCE_BIST_START_ADDRESS",
    "DRCE_BIST_STATUSES",
    "DRCE_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCE_CALIB_BIST_ERROR_OCCURRED",
    "DRCE_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCE_CLAM_SHELL",
    "DRCE_CPU_COMMANDS",
    "DRCE_DATA_LOCK",
    "DRCE_DATA_LOCK_TIMEOUT_PRD",
    "DRCE_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCE_DDR_CONTROLLER_TRIGGERS",
    "DRCE_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCE_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCE_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCE_DDR_MODE_REGISTER_1",
    "DRCE_DDR_MODE_REGISTER_2",
    "DRCE_DPI_POWER",
    "DRCE_DPI_STATUS",
    "DRCE_DPI_STAT_CNTRL",
    "DRCE_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCE_DRAM_INIT_FINISHED",
    "DRCE_DRAM_SET",
    "DRCE_DRAM_TIME_PARAMS",
    "DRCE_EXTENDED_MODE_WR_2_REGISTER",
    "DRCE_GENERAL_CONFIGURATIONS",
    "DRCE_GLUE_LOGIC_REGISTER",
    "DRCE_INIT_SEQUENCE_REGISTER",
    "DRCE_INTERRUPT_MASK_REGISTER",
    "DRCE_INTERRUPT_REGISTER",
    "DRCE_INTERRUPT_REGISTER_TEST",
    "DRCE_INTIAL_CALIB_USE_MPR",
    "DRCE_LOOPBACK_CONFIG",
    "DRCE_LOOPBACK_CONTROL",
    "DRCE_LOOPBACK_ERROR_OCCURRED",
    "DRCE_LOOPBACK_FULL_ERR_CNT",
    "DRCE_LOOPBACK_MASK_WORD",
    "DRCE_LOOPBACK_PATTERN_WORD",
    "DRCE_ODT_CONFIGURATION_REGISTER",
    "DRCE_PHY_CALIBRATION",
    "DRCE_PHY_CALIB_FINISHED",
    "DRCE_RBUS_ADDR",
    "DRCE_RBUS_RDATA",
    "DRCE_RBUS_RD_RESULT",
    "DRCE_RBUS_WDATA",
    "DRCE_REG_0085",
    "DRCE_REG_90",
    "DRCE_REG_0091",
    "DRCE_REG_0092",
    "DRCE_REG_0209",
    "DRCE_REG_0210",
    "DRCE_REG_0211",
    "DRCE_REG_0212",
    "DRCE_REG_0242",
    "DRCE_REG_0243",
    "DRCE_REG_00B0",
    "DRCE_REG_00B1",
    "DRCE_REG_00B2",
    "DRCE_REG_00B3",
    "DRCE_REG_00B4",
    "DRCE_REG_00B5",
    "DRCE_REG_00B6",
    "DRCE_REG_00B7",
    "DRCE_REG_020A",
    "DRCE_REG_020B",
    "DRCE_REG_020C",
    "DRCE_REG_020D",
    "DRCE_REG_020E",
    "DRCE_REG_020F",
    "DRCE_REG_021C",
    "DRCE_SBUS_BROADCAST_ID",
    "DRCE_SBUS_LAST_IN_CHAIN",
    "DRCE_SPARE_REGISTER",
    "DRCE_SPARE_REGISTER_3",
    "DRCE_VDL_CNTRL",
    "DRCE_WRITE_READ_RATES",
    "DRCF_AC_OPERATING_CONDITIONS_1",
    "DRCF_AC_OPERATING_CONDITIONS_2",
    "DRCF_AC_OPERATING_CONDITIONS_3",
    "DRCF_AC_OPERATING_CONDITIONS_4",
    "DRCF_BIST_CONFIGURATIONS",
    "DRCF_BIST_END_ADDRESS",
    "DRCF_BIST_ERROR_OCCURRED",
    "DRCF_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCF_BIST_FULL_MASK_WORD_0",
    "DRCF_BIST_FULL_MASK_WORD_1",
    "DRCF_BIST_FULL_MASK_WORD_2",
    "DRCF_BIST_FULL_MASK_WORD_3",
    "DRCF_BIST_FULL_MASK_WORD_4",
    "DRCF_BIST_FULL_MASK_WORD_5",
    "DRCF_BIST_FULL_MASK_WORD_6",
    "DRCF_BIST_FULL_MASK_WORD_7",
    "DRCF_BIST_GLOBAL_ERROR_COUNTER",
    "DRCF_BIST_LAST_ADDR_ERR",
    "DRCF_BIST_LAST_DATA_ERR",
    "DRCF_BIST_NUMBER_OF_ACTIONS",
    "DRCF_BIST_PATTERN_WORD_0",
    "DRCF_BIST_PATTERN_WORD_1",
    "DRCF_BIST_PATTERN_WORD_2",
    "DRCF_BIST_PATTERN_WORD_3",
    "DRCF_BIST_PATTERN_WORD_4",
    "DRCF_BIST_PATTERN_WORD_5",
    "DRCF_BIST_PATTERN_WORD_6",
    "DRCF_BIST_PATTERN_WORD_7",
    "DRCF_BIST_RATE_LIMITER",
    "DRCF_BIST_SINGLE_BIT_MASK",
    "DRCF_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCF_BIST_START_ADDRESS",
    "DRCF_BIST_STATUSES",
    "DRCF_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCF_CALIB_BIST_ERROR_OCCURRED",
    "DRCF_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCF_CLAM_SHELL",
    "DRCF_CPU_COMMANDS",
    "DRCF_DATA_LOCK",
    "DRCF_DATA_LOCK_TIMEOUT_PRD",
    "DRCF_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCF_DDR_CONTROLLER_TRIGGERS",
    "DRCF_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCF_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCF_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCF_DDR_MODE_REGISTER_1",
    "DRCF_DDR_MODE_REGISTER_2",
    "DRCF_DPI_POWER",
    "DRCF_DPI_STATUS",
    "DRCF_DPI_STAT_CNTRL",
    "DRCF_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCF_DRAM_INIT_FINISHED",
    "DRCF_DRAM_SET",
    "DRCF_DRAM_TIME_PARAMS",
    "DRCF_EXTENDED_MODE_WR_2_REGISTER",
    "DRCF_GENERAL_CONFIGURATIONS",
    "DRCF_GLUE_LOGIC_REGISTER",
    "DRCF_INIT_SEQUENCE_REGISTER",
    "DRCF_INTERRUPT_MASK_REGISTER",
    "DRCF_INTERRUPT_REGISTER",
    "DRCF_INTERRUPT_REGISTER_TEST",
    "DRCF_INTIAL_CALIB_USE_MPR",
    "DRCF_LOOPBACK_CONFIG",
    "DRCF_LOOPBACK_CONTROL",
    "DRCF_LOOPBACK_ERROR_OCCURRED",
    "DRCF_LOOPBACK_FULL_ERR_CNT",
    "DRCF_LOOPBACK_MASK_WORD",
    "DRCF_LOOPBACK_PATTERN_WORD",
    "DRCF_ODT_CONFIGURATION_REGISTER",
    "DRCF_PHY_CALIBRATION",
    "DRCF_PHY_CALIB_FINISHED",
    "DRCF_RBUS_ADDR",
    "DRCF_RBUS_RDATA",
    "DRCF_RBUS_RD_RESULT",
    "DRCF_RBUS_WDATA",
    "DRCF_REG_0085",
    "DRCF_REG_90",
    "DRCF_REG_0091",
    "DRCF_REG_0092",
    "DRCF_REG_0209",
    "DRCF_REG_0210",
    "DRCF_REG_0211",
    "DRCF_REG_0212",
    "DRCF_REG_0242",
    "DRCF_REG_0243",
    "DRCF_REG_00B0",
    "DRCF_REG_00B1",
    "DRCF_REG_00B2",
    "DRCF_REG_00B3",
    "DRCF_REG_00B4",
    "DRCF_REG_00B5",
    "DRCF_REG_00B6",
    "DRCF_REG_00B7",
    "DRCF_REG_020A",
    "DRCF_REG_020B",
    "DRCF_REG_020C",
    "DRCF_REG_020D",
    "DRCF_REG_020E",
    "DRCF_REG_020F",
    "DRCF_REG_021C",
    "DRCF_SBUS_BROADCAST_ID",
    "DRCF_SBUS_LAST_IN_CHAIN",
    "DRCF_SPARE_REGISTER",
    "DRCF_SPARE_REGISTER_3",
    "DRCF_VDL_CNTRL",
    "DRCF_WRITE_READ_RATES",
    "DRCG_AC_OPERATING_CONDITIONS_1",
    "DRCG_AC_OPERATING_CONDITIONS_2",
    "DRCG_AC_OPERATING_CONDITIONS_3",
    "DRCG_AC_OPERATING_CONDITIONS_4",
    "DRCG_BIST_CONFIGURATIONS",
    "DRCG_BIST_END_ADDRESS",
    "DRCG_BIST_ERROR_OCCURRED",
    "DRCG_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCG_BIST_FULL_MASK_WORD_0",
    "DRCG_BIST_FULL_MASK_WORD_1",
    "DRCG_BIST_FULL_MASK_WORD_2",
    "DRCG_BIST_FULL_MASK_WORD_3",
    "DRCG_BIST_FULL_MASK_WORD_4",
    "DRCG_BIST_FULL_MASK_WORD_5",
    "DRCG_BIST_FULL_MASK_WORD_6",
    "DRCG_BIST_FULL_MASK_WORD_7",
    "DRCG_BIST_GLOBAL_ERROR_COUNTER",
    "DRCG_BIST_LAST_ADDR_ERR",
    "DRCG_BIST_LAST_DATA_ERR",
    "DRCG_BIST_NUMBER_OF_ACTIONS",
    "DRCG_BIST_PATTERN_WORD_0",
    "DRCG_BIST_PATTERN_WORD_1",
    "DRCG_BIST_PATTERN_WORD_2",
    "DRCG_BIST_PATTERN_WORD_3",
    "DRCG_BIST_PATTERN_WORD_4",
    "DRCG_BIST_PATTERN_WORD_5",
    "DRCG_BIST_PATTERN_WORD_6",
    "DRCG_BIST_PATTERN_WORD_7",
    "DRCG_BIST_RATE_LIMITER",
    "DRCG_BIST_SINGLE_BIT_MASK",
    "DRCG_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCG_BIST_START_ADDRESS",
    "DRCG_BIST_STATUSES",
    "DRCG_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCG_CALIB_BIST_ERROR_OCCURRED",
    "DRCG_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCG_CLAM_SHELL",
    "DRCG_CPU_COMMANDS",
    "DRCG_DATA_LOCK",
    "DRCG_DATA_LOCK_TIMEOUT_PRD",
    "DRCG_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCG_DDR_CONTROLLER_TRIGGERS",
    "DRCG_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCG_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCG_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCG_DDR_MODE_REGISTER_1",
    "DRCG_DDR_MODE_REGISTER_2",
    "DRCG_DPI_POWER",
    "DRCG_DPI_STATUS",
    "DRCG_DPI_STAT_CNTRL",
    "DRCG_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCG_DRAM_INIT_FINISHED",
    "DRCG_DRAM_SET",
    "DRCG_DRAM_TIME_PARAMS",
    "DRCG_EXTENDED_MODE_WR_2_REGISTER",
    "DRCG_GENERAL_CONFIGURATIONS",
    "DRCG_GLUE_LOGIC_REGISTER",
    "DRCG_INIT_SEQUENCE_REGISTER",
    "DRCG_INTERRUPT_MASK_REGISTER",
    "DRCG_INTERRUPT_REGISTER",
    "DRCG_INTERRUPT_REGISTER_TEST",
    "DRCG_INTIAL_CALIB_USE_MPR",
    "DRCG_LOOPBACK_CONFIG",
    "DRCG_LOOPBACK_CONTROL",
    "DRCG_LOOPBACK_ERROR_OCCURRED",
    "DRCG_LOOPBACK_FULL_ERR_CNT",
    "DRCG_LOOPBACK_MASK_WORD",
    "DRCG_LOOPBACK_PATTERN_WORD",
    "DRCG_ODT_CONFIGURATION_REGISTER",
    "DRCG_PHY_CALIBRATION",
    "DRCG_PHY_CALIB_FINISHED",
    "DRCG_RBUS_ADDR",
    "DRCG_RBUS_RDATA",
    "DRCG_RBUS_RD_RESULT",
    "DRCG_RBUS_WDATA",
    "DRCG_REG_0085",
    "DRCG_REG_90",
    "DRCG_REG_0091",
    "DRCG_REG_0092",
    "DRCG_REG_0209",
    "DRCG_REG_0210",
    "DRCG_REG_0211",
    "DRCG_REG_0212",
    "DRCG_REG_0242",
    "DRCG_REG_0243",
    "DRCG_REG_00B0",
    "DRCG_REG_00B1",
    "DRCG_REG_00B2",
    "DRCG_REG_00B3",
    "DRCG_REG_00B4",
    "DRCG_REG_00B5",
    "DRCG_REG_00B6",
    "DRCG_REG_00B7",
    "DRCG_REG_020A",
    "DRCG_REG_020B",
    "DRCG_REG_020C",
    "DRCG_REG_020D",
    "DRCG_REG_020E",
    "DRCG_REG_020F",
    "DRCG_REG_021C",
    "DRCG_SBUS_BROADCAST_ID",
    "DRCG_SBUS_LAST_IN_CHAIN",
    "DRCG_SPARE_REGISTER",
    "DRCG_SPARE_REGISTER_3",
    "DRCG_VDL_CNTRL",
    "DRCG_WRITE_READ_RATES",
    "DRCH_AC_OPERATING_CONDITIONS_1",
    "DRCH_AC_OPERATING_CONDITIONS_2",
    "DRCH_AC_OPERATING_CONDITIONS_3",
    "DRCH_AC_OPERATING_CONDITIONS_4",
    "DRCH_BIST_CONFIGURATIONS",
    "DRCH_BIST_END_ADDRESS",
    "DRCH_BIST_ERROR_OCCURRED",
    "DRCH_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCH_BIST_FULL_MASK_WORD_0",
    "DRCH_BIST_FULL_MASK_WORD_1",
    "DRCH_BIST_FULL_MASK_WORD_2",
    "DRCH_BIST_FULL_MASK_WORD_3",
    "DRCH_BIST_FULL_MASK_WORD_4",
    "DRCH_BIST_FULL_MASK_WORD_5",
    "DRCH_BIST_FULL_MASK_WORD_6",
    "DRCH_BIST_FULL_MASK_WORD_7",
    "DRCH_BIST_GLOBAL_ERROR_COUNTER",
    "DRCH_BIST_LAST_ADDR_ERR",
    "DRCH_BIST_LAST_DATA_ERR",
    "DRCH_BIST_NUMBER_OF_ACTIONS",
    "DRCH_BIST_PATTERN_WORD_0",
    "DRCH_BIST_PATTERN_WORD_1",
    "DRCH_BIST_PATTERN_WORD_2",
    "DRCH_BIST_PATTERN_WORD_3",
    "DRCH_BIST_PATTERN_WORD_4",
    "DRCH_BIST_PATTERN_WORD_5",
    "DRCH_BIST_PATTERN_WORD_6",
    "DRCH_BIST_PATTERN_WORD_7",
    "DRCH_BIST_RATE_LIMITER",
    "DRCH_BIST_SINGLE_BIT_MASK",
    "DRCH_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
    "DRCH_BIST_START_ADDRESS",
    "DRCH_BIST_STATUSES",
    "DRCH_CALIBRATION_SEQUENCE_ADDRESS",
    "DRCH_CALIB_BIST_ERROR_OCCURRED",
    "DRCH_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
    "DRCH_CLAM_SHELL",
    "DRCH_CPU_COMMANDS",
    "DRCH_DATA_LOCK",
    "DRCH_DATA_LOCK_TIMEOUT_PRD",
    "DRCH_DDR_2_EXTENDED_MODE_WR_3_REGISTER",
    "DRCH_DDR_CONTROLLER_TRIGGERS",
    "DRCH_DDR_EXTENDED_MODE_REGISTER_1",
    "DRCH_DDR_EXTENDED_MODE_REGISTER_2",
    "DRCH_DDR_EXTENDED_MODE_REGISTER_3",
    "DRCH_DDR_MODE_REGISTER_1",
    "DRCH_DDR_MODE_REGISTER_2",
    "DRCH_DPI_POWER",
    "DRCH_DPI_STATUS",
    "DRCH_DPI_STAT_CNTRL",
    "DRCH_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
    "DRCH_DRAM_INIT_FINISHED",
    "DRCH_DRAM_SET",
    "DRCH_DRAM_TIME_PARAMS",
    "DRCH_EXTENDED_MODE_WR_2_REGISTER",
    "DRCH_GENERAL_CONFIGURATIONS",
    "DRCH_GLUE_LOGIC_REGISTER",
    "DRCH_INIT_SEQUENCE_REGISTER",
    "DRCH_INTERRUPT_MASK_REGISTER",
    "DRCH_INTERRUPT_REGISTER",
    "DRCH_INTERRUPT_REGISTER_TEST",
    "DRCH_INTIAL_CALIB_USE_MPR",
    "DRCH_LOOPBACK_CONFIG",
    "DRCH_LOOPBACK_CONTROL",
    "DRCH_LOOPBACK_ERROR_OCCURRED",
    "DRCH_LOOPBACK_FULL_ERR_CNT",
    "DRCH_LOOPBACK_MASK_WORD",
    "DRCH_LOOPBACK_PATTERN_WORD",
    "DRCH_ODT_CONFIGURATION_REGISTER",
    "DRCH_PHY_CALIBRATION",
    "DRCH_PHY_CALIB_FINISHED",
    "DRCH_RBUS_ADDR",
    "DRCH_RBUS_RDATA",
    "DRCH_RBUS_RD_RESULT",
    "DRCH_RBUS_WDATA",
    "DRCH_REG_0085",
    "DRCH_REG_90",
    "DRCH_REG_0091",
    "DRCH_REG_0092",
    "DRCH_REG_0209",
    "DRCH_REG_0210",
    "DRCH_REG_0211",
    "DRCH_REG_0212",
    "DRCH_REG_0242",
    "DRCH_REG_0243",
    "DRCH_REG_00B0",
    "DRCH_REG_00B1",
    "DRCH_REG_00B2",
    "DRCH_REG_00B3",
    "DRCH_REG_00B4",
    "DRCH_REG_00B5",
    "DRCH_REG_00B6",
    "DRCH_REG_00B7",
    "DRCH_REG_020A",
    "DRCH_REG_020B",
    "DRCH_REG_020C",
    "DRCH_REG_020D",
    "DRCH_REG_020E",
    "DRCH_REG_020F",
    "DRCH_REG_021C",
    "DRCH_SBUS_BROADCAST_ID",
    "DRCH_SBUS_LAST_IN_CHAIN",
    "DRCH_SPARE_REGISTER",
    "DRCH_SPARE_REGISTER_3",
    "DRCH_VDL_CNTRL",
    "DRCH_WRITE_READ_RATES",
    "DRC_GENERALCONFIGURATIONS",
    "DROPPRECEDENCEMAPPCP",
    "DROP_AGG",
    "DROP_BYTE_CNT",
    "DROP_BYTE_CNT_ING",
    "DROP_BYTE_CNT_ING_64",
    "DROP_CBP",
    "DROP_CBP_64",
    "DROP_CONTROL_0",
    "DROP_ICV_FAILED_PKTS",
    "DROP_MACSEC_ERROR_PKTS",
    "DROP_PKT_CNT",
    "DROP_PKT_CNT_ING",
    "DROP_PKT_CNT_OVQ",
    "DROP_PKT_CNT_RED",
    "DROP_PKT_CNT_RQE_BYTE_64",
    "DROP_PKT_CNT_RQE_PKT",
    "DROP_PKT_CNT_RQE_RED",
    "DROP_PKT_CNT_RQE_YEL",
    "DROP_PKT_CNT_YEL",
    "DROP_UNCONTROLLED_PORT_ONLY_PKTS",
    "DSCP_CONTROL",
    "DSCP_DBGCTRL",
    "DSCP_TABLE_PARITY_CONTROL",
    "DSCP_TABLE_PARITY_STATUS",
    "DSCP_TABLE_PARITY_STATUS_INTR",
    "DSCP_TABLE_PARITY_STATUS_NACK",
    "DSPENGINECONFIGURATION0",
    "DSPENGINECONFIGURATION1",
    "DSPEVENTTABLE",
    "DSPHEADER0",
    "DSPHEADER1",
    "DVCFCTH_0",
    "DVCFCTH_1",
    "DVS_CREDIT_COUNTER",
    "DVS_CREDIT_COUNTER_CONFIGURATION_REGISTER",
    "DVS_FC_AND_RCI_COUNTERS_CONFIGURATION_REGISTER",
    "DVS_FLOW_CONTROL_COUNTER",
    "DVS_LINK_STATUS",
    "DVS_RCI_COUNTER",
    "DYNAMIC_PORT_RECFG_VECTOR_CFG_31_00",
    "DYNAMIC_PORT_RECFG_VECTOR_CFG_41_32",
    "DYNCELLCOUNT",
    "DYNCELLLIMIT",
    "DYNPKTCNTPORT",
    "DYNRESETLIMPORT",
    "DYNXQCNTPORT",
    "E2ECC_HOL_EN",
    "E2ECC_HOL_PBM",
    "E2ECC_MAX_TX_TIMER",
    "E2ECC_MIN_TX_TIMER",
    "E2ECC_PORT_MAPPING",
    "E2ECC_PORT_MAPPING_CONFIG",
    "E2ECC_TX_ENABLE_BMP",
    "E2ECC_TX_MODE",
    "E2ECC_TX_PORTS_NUM",
    "E2ECONFIG",
    "E2EFCEMA_CNT_DISC_LIMIT",
    "E2EFCEMA_CNT_RESET_LIMIT",
    "E2EFCEMA_CNT_SET_LIMIT",
    "E2EFCEMA_CNT_VAL",
    "E2EFCEMA_TX_RMT_DISC0",
    "E2EFCEMA_TX_RMT_DISC1",
    "E2EFCEMA_TX_RMT_IBP0",
    "E2EFCEMA_TX_RMT_IBP1",
    "E2EFCEXT_CNT_DISC_LIMIT",
    "E2EFCEXT_CNT_RESET_LIMIT",
    "E2EFCEXT_CNT_SET_LIMIT",
    "E2EFCEXT_CNT_VAL",
    "E2EFCEXT_TX_RMT_DISC0",
    "E2EFCEXT_TX_RMT_DISC1",
    "E2EFCEXT_TX_RMT_IBP0",
    "E2EFCEXT_TX_RMT_IBP1",
    "E2EFCINT_CNT_DISC_LIMIT",
    "E2EFCINT_CNT_RESET_LIMIT",
    "E2EFCINT_CNT_SET_LIMIT",
    "E2EFCINT_CNT_VAL",
    "E2EFCINT_TX_RMT_DISC0",
    "E2EFCINT_TX_RMT_DISC1",
    "E2EFCINT_TX_RMT_IBP0",
    "E2EFCINT_TX_RMT_IBP1",
    "E2EFCQEN_CNT_DISC_LIMIT",
    "E2EFCQEN_CNT_RESET_LIMIT",
    "E2EFCQEN_CNT_SET_LIMIT",
    "E2EFCQEN_CNT_VAL",
    "E2EFCQEN_TX_RMT_DISC0",
    "E2EFCQEN_TX_RMT_DISC1",
    "E2EFCQEN_TX_RMT_IBP0",
    "E2EFCQEN_TX_RMT_IBP1",
    "E2EFCRQE_CNT_DISC_LIMIT",
    "E2EFCRQE_CNT_RESET_LIMIT",
    "E2EFCRQE_CNT_SET_LIMIT",
    "E2EFCRQE_CNT_VAL",
    "E2EFCRQE_TX_RMT_DISC0",
    "E2EFCRQE_TX_RMT_DISC1",
    "E2EFCRQE_TX_RMT_IBP0",
    "E2EFCRQE_TX_RMT_IBP1",
    "E2EFC_CNT_ATTR",
    "E2EFC_CNT_DISC_LIMIT",
    "E2EFC_CNT_RESET_LIMIT",
    "E2EFC_CNT_SET_LIMIT",
    "E2EFC_CNT_VAL",
    "E2EFC_CONFIG",
    "E2EFC_HG_MAX_TX_TIMER",
    "E2EFC_HG_MIN_TX_TIMER",
    "E2EFC_IBP_EN",
    "E2EFC_IBP_HG_RMOD",
    "E2EFC_MAX_TX_TIMER",
    "E2EFC_MIN_TX_TIMER",
    "E2EFC_PARITYERRORPTR",
    "E2EFC_PORT_MAPPING",
    "E2EFC_PORT_MAPPING_CONFIG",
    "E2EFC_RMOD_CFG",
    "E2EFC_RX_RMODID",
    "E2EFC_RX_RMODID_0",
    "E2EFC_RX_RMODID_1",
    "E2EFC_RX_RMODID_64",
    "E2EFC_RX_RMT_IBP0",
    "E2EFC_RX_RMT_IBP1",
    "E2EFC_RX_RMT_TIMEOUT",
    "E2EFC_TX_RMODID",
    "E2EFC_TX_RMODID_0",
    "E2EFC_TX_RMODID_1",
    "E2EFC_TX_RMODID_64",
    "E2EFC_TX_RMT_DISC0",
    "E2EFC_TX_RMT_DISC1",
    "E2EFC_TX_RMT_IBP0",
    "E2EFC_TX_RMT_IBP1",
    "E2EIBPBKPSTATUS",
    "E2EIBPCELLCOUNT",
    "E2EIBPCELLSETLIMIT",
    "E2EIBPDISCARDSETLIMIT",
    "E2EIBPDISCSTATUS",
    "E2EIBPPKTCOUNT",
    "E2EIBPPKTSETLIMIT",
    "E2E_CONTROL_FIELD",
    "E2E_DROP_COUNT",
    "E2E_DROP_COUNT_X",
    "E2E_DROP_COUNT_Y",
    "E2E_HOL_EN",
    "E2E_HOL_PBM",
    "E2E_HOL_RX_DA_LS",
    "E2E_HOL_RX_DA_MS",
    "E2E_HOL_RX_LENGTH_TYPE",
    "E2E_HOL_RX_OPCODE",
    "E2E_HOL_STATUS0_ECC_STATUS",
    "E2E_HOL_STATUS1_ECC_STATUS",
    "E2E_HOL_STATUS2_ECC_STATUS",
    "E2E_HOL_STATUS3_ECC_STATUS",
    "E2E_HOL_STATUS_1_PARITY_CONTROL",
    "E2E_HOL_STATUS_1_PARITY_STATUS_INTR",
    "E2E_HOL_STATUS_1_PARITY_STATUS_NACK",
    "E2E_HOL_STATUS_PARITY_CONTROL",
    "E2E_HOL_STATUS_PARITY_STATUS_INTR",
    "E2E_HOL_STATUS_PARITY_STATUS_NACK",
    "E2E_HOL_XBM",
    "E2E_IBP_RX_DA_LS",
    "E2E_IBP_RX_DA_MS",
    "E2E_IBP_RX_LENGTH_TYPE",
    "E2E_IBP_RX_OPCODE",
    "E2E_MAX_TX_TIMER",
    "E2E_MIN_TX_TIMER",
    "E2E_YELLOW_OFFSET_TABLE",
    "EAVBUCKETCONFIG_EXT",
    "EAV_ENABLE_BMAP",
    "EAV_MAXBUCKET_64",
    "EAV_MAXBUCKET_24Q",
    "EAV_MINBUCKET_64",
    "EAV_MINBUCKET_24Q",
    "EB_AGING_DFT_CNT",
    "EB_AGING_MASK0",
    "EB_AGING_MASK1",
    "EB_AGING_MASK2",
    "EB_AGING_MASK3",
    "EB_AGING_MASK4",
    "EB_AGING_MASK5",
    "EB_AGING_MASK6",
    "EB_AGING_MASK7",
    "EB_AGING_MASK8",
    "EB_AGING_MASK9",
    "EB_AGING_MASK10",
    "EB_AGING_MASK11",
    "EB_AGING_MASK12",
    "EB_AGING_MASK13",
    "EB_AGING_MASK14",
    "EB_AGING_MASK15",
    "EB_AGING_MASK16",
    "EB_CCP_ECC_STATUS",
    "EB_CELL_DATA_ECC_STATUS",
    "EB_CELL_HDR_ECC_STATUS",
    "EB_CFAP_CONFIG",
    "EB_CFAP_ECC_STATUS",
    "EB_CFAP_RD_PTR",
    "EB_CONFIG",
    "EB_CTR_PARITY_STATUS",
    "EB_ECCP_DEBUG0",
    "EB_ECCP_DEBUG1",
    "EB_ERROR",
    "EB_ERROR_MASK",
    "EB_EXP_PARITY_STATUS",
    "EB_SW_AGING",
    "EB_TRACE_IF_CAPT_0",
    "EB_TRACE_IF_CONTROL",
    "EB_TRACE_IF_COUNTER",
    "EB_TRACE_IF_FIELD_MASK0",
    "EB_TRACE_IF_FIELD_MASK1",
    "EB_TRACE_IF_FIELD_MASK2",
    "EB_TRACE_IF_FIELD_MASK3",
    "EB_TRACE_IF_FIELD_MASK4",
    "EB_TRACE_IF_FIELD_MASK5",
    "EB_TRACE_IF_FIELD_MASK6",
    "EB_TRACE_IF_FIELD_MASK7",
    "EB_TRACE_IF_FIELD_VALUE0",
    "EB_TRACE_IF_FIELD_VALUE1",
    "EB_TRACE_IF_FIELD_VALUE2",
    "EB_TRACE_IF_FIELD_VALUE3",
    "EB_TRACE_IF_FIELD_VALUE4",
    "EB_TRACE_IF_FIELD_VALUE5",
    "EB_TRACE_IF_FIELD_VALUE6",
    "EB_TRACE_IF_FIELD_VALUE7",
    "EB_TRACE_IF_STATUS",
    "EB_TRACE_IF_STATUS_MASK",
    "ECCP_1B_ERR_INT_CTR",
    "ECCP_1B_ERR_INT_STAT",
    "ECC_ADDR0",
    "ECC_ADDR1",
    "ECC_ADDR2",
    "ECC_ADDR3",
    "ECC_ADDR4",
    "ECC_ADDR5",
    "ECC_ADDR6",
    "ECC_ADDR7",
    "ECC_ADDR8",
    "ECC_ADDR9",
    "ECC_ADDR10",
    "ECC_ADDR11",
    "ECC_ADDR12",
    "ECC_ADDR13",
    "ECC_ADDR14",
    "ECC_ADDR15",
    "ECC_ADDR16",
    "ECC_ADDR17",
    "ECC_ADDR18",
    "ECC_ADDR19",
    "ECC_ADDR20",
    "ECC_ADDR21",
    "ECC_ADDR22",
    "ECC_ADDR23",
    "ECC_ADDR24",
    "ECC_ADDR25",
    "ECC_ADDR26",
    "ECC_ADDR27",
    "ECC_ADDR28",
    "ECC_ADDR29",
    "ECC_ADDR30",
    "ECC_ADDR31",
    "ECC_ADDR32",
    "ECC_ADDR33",
    "ECC_ADDR34",
    "ECC_ADDR35",
    "ECC_ADDR36",
    "ECC_CONFIG0",
    "ECC_CONFIG1",
    "ECC_CONFIG2",
    "ECC_CONFIG3",
    "ECC_CONFIG4",
    "ECC_CONFIG5",
    "ECC_CONFIG6",
    "ECC_CONFIG7",
    "ECC_CONFIG8",
    "ECC_CONFIG9",
    "ECC_CONFIG10",
    "ECC_CONFIG11",
    "ECC_CONFIG12",
    "ECC_CONFIG13",
    "ECC_CONFIG14",
    "ECC_CONFIG15",
    "ECC_CONFIG16",
    "ECC_CONFIG17",
    "ECC_CONFIG18",
    "ECC_CONFIG19",
    "ECC_CONFIG20",
    "ECC_CONFIG21",
    "ECC_CONFIG22",
    "ECC_CONFIG23",
    "ECC_CONFIG24",
    "ECC_CONFIG25",
    "ECC_CONFIG26",
    "ECC_CONFIG27",
    "ECC_CONFIG28",
    "ECC_CONFIG29",
    "ECC_CONFIG30",
    "ECC_CONFIG31",
    "ECC_CONFIG32",
    "ECC_CONFIG33",
    "ECC_CONFIG34",
    "ECC_CONFIG35",
    "ECC_CONFIG36",
    "ECC_DATA1",
    "ECC_DATA12",
    "ECC_DATA13",
    "ECC_DATA14",
    "ECC_DATA20",
    "ECC_DATA24",
    "ECC_DATA27",
    "ECC_DATA28",
    "ECC_DATA29",
    "ECC_DATA30",
    "ECC_DATA31",
    "ECC_DATA33",
    "ECC_DEBUG0",
    "ECC_DEBUG1",
    "ECC_ERROR0",
    "ECC_ERROR1",
    "ECC_ERROR2",
    "ECC_ERROR3",
    "ECC_ERROR4",
    "ECC_ERROR0_MASK",
    "ECC_ERROR1_MASK",
    "ECC_ERROR2_MASK",
    "ECC_ERROR3_MASK",
    "ECC_ERROR4_MASK",
    "ECC_ERROR_SINGLE_BIT_ERROR_CNT",
    "ECC_ERR_PTR_CTR_EXT",
    "ECC_ERR_PTR_CTR_INT",
    "ECC_ERR_PTR_EXP_EXT",
    "ECC_ERR_PTR_EXP_INT",
    "ECC_ERR_PTR_LMT_EXT",
    "ECC_ERR_PTR_LMT_INT",
    "ECC_SINGLE_BIT_ERRORS",
    "ECHCTL_CHID_0",
    "ECHCTL_CHID_1",
    "ECHCTL_CHID_2",
    "ECHCTL_CHID_3",
    "ECHCTL_CHID_4",
    "ECHCTL_CHID_5",
    "ECHCTL_CHID_6",
    "ECHCTL_CHID_7",
    "ECHCTL_CHID_8",
    "ECHCTL_CHID_9",
    "ECHCTL_CHID_10",
    "ECHCTL_CHID_11",
    "ECHCTL_CHID_12",
    "ECHCTL_CHID_13",
    "ECHCTL_CHID_14",
    "ECHCTL_CHID_15",
    "ECHCTL_CHID_16",
    "ECHCTL_CHID_17",
    "ECHCTL_CHID_18",
    "ECHCTL_CHID_19",
    "ECHCTL_CHID_20",
    "ECHCTL_CHID_21",
    "ECHCTL_CHID_22",
    "ECHCTL_CHID_23",
    "ECHCTL_CHID_24",
    "ECHCTL_CHID_25",
    "ECHCTL_CHID_26",
    "ECHCTL_CHID_27",
    "ECHCTL_CHID_28",
    "ECHCTL_CHID_29",
    "ECHCTL_CHID_30",
    "ECHCTL_CHID_31",
    "ECHCTL_CHID_32",
    "ECHCTL_CHID_33",
    "ECHCTL_CHID_34",
    "ECHCTL_CHID_35",
    "ECHCTL_CHID_36",
    "ECHCTL_CHID_37",
    "ECHCTL_CHID_38",
    "ECHCTL_CHID_39",
    "ECHCTL_CHID_40",
    "ECHCTL_CHID_41",
    "ECHCTL_CHID_42",
    "ECHCTL_CHID_43",
    "ECHCTL_CHID_44",
    "ECHCTL_CHID_45",
    "ECHCTL_CHID_46",
    "ECHCTL_CHID_47",
    "ECHCTL_CHID_48",
    "ECHCTL_CHID_49",
    "ECHCTL_CHID_50",
    "ECHCTL_CHID_51",
    "ECHCTL_CHID_52",
    "ECHCTL_CHID_53",
    "ECHCTL_CHID_54",
    "ECHCTL_CHID_55",
    "ECHCTL_CHID_56",
    "ECHCTL_CHID_57",
    "ECHCTL_CHID_58",
    "ECHCTL_CHID_59",
    "ECHCTL_CHID_60",
    "ECHCTL_CHID_61",
    "ECHCTL_CHID_62",
    "ECHCTL_CHID_63",
    "ECI_AVS_STATUS",
    "ECI_BLOCKS_POWER_DOWN",
    "ECI_BLOCKS_SOFT_INIT",
    "ECI_BLOCKS_SOFT_RESET",
    "ECI_BS_PLL_CONFIG",
    "ECI_BS_PLL_STATUS",
    "ECI_CMICM_STRAP_CONFIG",
    "ECI_CORE_PLL_STATUS",
    "ECI_DDR_0_PLL_CONFIG",
    "ECI_DDR_0_PLL_STATUS",
    "ECI_DDR_1_PLL_CONFIG",
    "ECI_DDR_1_PLL_STATUS",
    "ECI_DDR_2_PLL_CONFIG",
    "ECI_DDR_2_PLL_STATUS",
    "ECI_DDR_3_PLL_CONFIG",
    "ECI_DDR_3_PLL_STATUS",
    "ECI_DRC_BIST_ENABLES",
    "ECI_ECC_ERR_MONITOR_MEM_MASK",
    "ECI_ECI_INTERNAL_INTERRUPT_MASK_REGISTER",
    "ECI_ECI_INTERNAL_INTERRUPT_REGISTER",
    "ECI_ERROR_INITIATION_DATA",
    "ECI_FE_1600_SOFT_INIT",
    "ECI_FE_1600_SOFT_RESET",
    "ECI_GENERAL_CONFIGURATION_1",
    "ECI_GENERAL_CONFIGURATION_2",
    "ECI_GLOBALA",
    "ECI_GLOBALB",
    "ECI_GLOBALC",
    "ECI_GLOBALD",
    "ECI_GLOBALE",
    "ECI_GLOBALF",
    "ECI_GLOBAL_0",
    "ECI_GLOBAL_1",
    "ECI_GLOBAL_2",
    "ECI_GLOBAL_3",
    "ECI_GLOBAL_4",
    "ECI_GLOBAL_5",
    "ECI_GLOBAL_6",
    "ECI_GLOBAL_7",
    "ECI_GLOBAL_8",
    "ECI_GLOBAL_9",
    "ECI_GLOBAL_10",
    "ECI_GLOBAL_12",
    "ECI_GLOBAL_13",
    "ECI_GLOBAL_14",
    "ECI_GLOBAL_15",
    "ECI_GLOBAL_16",
    "ECI_GLOBAL_17",
    "ECI_GLOBAL_18",
    "ECI_GLOBAL_19",
    "ECI_GLOBAL_1_A",
    "ECI_GLOBAL_1_B",
    "ECI_GPIO_TS_SEL",
    "ECI_GTIMERCONFIGURATION",
    "ECI_GTIMERTRIGGER",
    "ECI_GTIMER_CONFIGURATION",
    "ECI_GTIMER_TRIGGER",
    "ECI_INDIRECT_COMMAND",
    "ECI_INDIRECT_COMMAND_ADDRESS",
    "ECI_INDIRECT_COMMAND_DATA_INCREMENT",
    "ECI_INDIRECT_COMMAND_RD_DATA",
    "ECI_INDIRECT_COMMAND_WR_DATA",
    "ECI_INTERRUPT_FORCE_ECI_REGISTER",
    "ECI_INTERRUPT_FORCE_REGISTER",
    "ECI_INTERRUPT_MASK_REGISTER",
    "ECI_INTERRUPT_REGISTER",
    "ECI_LSBMIRRORDATABUS",
    "ECI_MAC_INTERRUPT_MASK_REGISTER",
    "ECI_MAC_INTERRUPT_REGISTER",
    "ECI_MBIST_TEST_PORTS",
    "ECI_MDIO_ST_CONFIG",
    "ECI_MSBMIRRORDATABUS",
    "ECI_PAD_CONFIGURATION_REGISTER",
    "ECI_PARITY_ERR_ADDR",
    "ECI_PARITY_ERR_CNT",
    "ECI_PAR_ERR_INITIATE",
    "ECI_POWERUP_CONFIG",
    "ECI_POWER_UP_CONFIGURATION",
    "ECI_POWER_UP_MACHINE",
    "ECI_POWER_UP_MACHINE_GENERAL",
    "ECI_PVT_MON_A_CONTROL_REG",
    "ECI_PVT_MON_A_THERMAL_DATA",
    "ECI_PVT_MON_B_CONTROL_REG",
    "ECI_PVT_MON_B_THERMAL_DATA",
    "ECI_REG_0001",
    "ECI_REG_0007",
    "ECI_REG_0008",
    "ECI_REG_0011",
    "ECI_REG_0017",
    "ECI_REG_0018",
    "ECI_REG_0020",
    "ECI_REG_0040",
    "ECI_REG_0050",
    "ECI_REG_0051",
    "ECI_REG_0052",
    "ECI_REG_0053",
    "ECI_REG_0054",
    "ECI_REG_0058",
    "ECI_REG_0060",
    "ECI_REG_0070",
    "ECI_REG_0071",
    "ECI_REG_0072",
    "ECI_REG_0075",
    "ECI_REG_0076",
    "ECI_REG_0078",
    "ECI_REG_0080",
    "ECI_REG_0081",
    "ECI_REG_0082",
    "ECI_REG_0084",
    "ECI_REG_0085",
    "ECI_REG_0086",
    "ECI_REG_0087",
    "ECI_REG_0090",
    "ECI_REG_0091",
    "ECI_REG_0092",
    "ECI_REG_0093",
    "ECI_REG_0098",
    "ECI_REG_0100",
    "ECI_REG_0101",
    "ECI_REG_0102",
    "ECI_REG_0103",
    "ECI_REG_0104",
    "ECI_REG_0105",
    "ECI_REG_0106",
    "ECI_REG_0107",
    "ECI_REG_0108",
    "ECI_REG_0109",
    "ECI_REG_0120",
    "ECI_REG_0121",
    "ECI_REG_0122",
    "ECI_REG_0123",
    "ECI_REG_0124",
    "ECI_REG_0125",
    "ECI_REG_0130",
    "ECI_REG_0140",
    "ECI_REG_0240",
    "ECI_REG_0241",
    "ECI_REG_0242",
    "ECI_REG_0243",
    "ECI_REG_0244",
    "ECI_REG_0246",
    "ECI_REG_0250",
    "ECI_REG_0251",
    "ECI_REG_0252",
    "ECI_REG_0262",
    "ECI_REG_0270",
    "ECI_REG_0271",
    "ECI_REG_0272",
    "ECI_REG_0280",
    "ECI_REG_000A",
    "ECI_REG_001F",
    "ECI_REG_007C",
    "ECI_REG_00A0",
    "ECI_REG_00A3",
    "ECI_REG_00AA",
    "ECI_REG_00AF",
    "ECI_REG_00B4",
    "ECI_REG_00B5",
    "ECI_REG_00B6",
    "ECI_REG_00B7",
    "ECI_REG_00B8",
    "ECI_REG_00B9",
    "ECI_REG_00BA",
    "ECI_REG_00BB",
    "ECI_REG_00BC",
    "ECI_REG_00BD",
    "ECI_REG_00BE",
    "ECI_REG_00BF",
    "ECI_REG_00D1",
    "ECI_REG_00F0",
    "ECI_REG_00F1",
    "ECI_REG_00F2",
    "ECI_REG_00F3",
    "ECI_REG_00F4",
    "ECI_REG_00F5",
    "ECI_REG_00F6",
    "ECI_REG_00F7",
    "ECI_REG_00F8",
    "ECI_REG_00F9",
    "ECI_REG_00FA",
    "ECI_REG_00FB",
    "ECI_REG_00FC",
    "ECI_REG_00FD",
    "ECI_REG_00FE",
    "ECI_REG_00FF",
    "ECI_REG_010A",
    "ECI_REG_010B",
    "ECI_REG_010C",
    "ECI_REG_010D",
    "ECI_REG_010E",
    "ECI_REG_010F",
    "ECI_REG_012B",
    "ECI_REG_022F",
    "ECI_REG_024B",
    "ECI_SBUS_BROADCAST_ID",
    "ECI_SB_RSTN_AND_POWER_DOWN",
    "ECI_SCRATCH_PAD_0",
    "ECI_SCRATCH_PAD_1",
    "ECI_SCRATCH_PAD_2",
    "ECI_SCRATCH_PAD_3",
    "ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADS",
    "ECI_SPARE_REGISTER",
    "ECI_SRD_0_PLL_CONFIG",
    "ECI_SRD_0_PLL_STATUS",
    "ECI_SRD_1_PLL_CONFIG",
    "ECI_SRD_1_PLL_STATUS",
    "ECI_TAP_CONTROL",
    "ECI_TEST_REGISTER",
    "ECI_TOD_COMMAND",
    "ECI_TOD_COMMAND_RD_DATA",
    "ECI_TOD_COMMAND_WR_DATA",
    "ECI_TOD_GENERAL_CONFIGURATION",
    "ECI_TS_PLL_CONFIG",
    "ECI_TS_PLL_STATUS",
    "ECI_UC_PLL_STATUS",
    "ECI_VERSION_REGISTER",
    "ECI_WCMEM_ADDR",
    "ECMAP0_CID_0",
    "ECMAP0_CID_1",
    "ECMAP0_CID_2",
    "ECMAP0_CID_3",
    "ECMAP0_CID_4",
    "ECMAP0_CID_5",
    "ECMAP0_CID_6",
    "ECMAP0_CID_7",
    "ECMAP0_CID_8",
    "ECMAP0_CID_9",
    "ECMAP0_CID_10",
    "ECMAP0_CID_11",
    "ECMAP0_CID_12",
    "ECMAP0_CID_13",
    "ECMAP0_CID_14",
    "ECMAP0_CID_15",
    "ECMAP10_CID_0",
    "ECMAP10_CID_1",
    "ECMAP10_CID_2",
    "ECMAP10_CID_3",
    "ECMAP10_CID_4",
    "ECMAP10_CID_5",
    "ECMAP10_CID_6",
    "ECMAP10_CID_7",
    "ECMAP10_CID_8",
    "ECMAP10_CID_9",
    "ECMAP10_CID_10",
    "ECMAP10_CID_11",
    "ECMAP10_CID_12",
    "ECMAP10_CID_13",
    "ECMAP10_CID_14",
    "ECMAP10_CID_15",
    "ECMAP11_CID_0",
    "ECMAP11_CID_1",
    "ECMAP11_CID_2",
    "ECMAP11_CID_3",
    "ECMAP11_CID_4",
    "ECMAP11_CID_5",
    "ECMAP11_CID_6",
    "ECMAP11_CID_7",
    "ECMAP11_CID_8",
    "ECMAP11_CID_9",
    "ECMAP11_CID_10",
    "ECMAP11_CID_11",
    "ECMAP11_CID_12",
    "ECMAP11_CID_13",
    "ECMAP11_CID_14",
    "ECMAP11_CID_15",
    "ECMAP12_CID_0",
    "ECMAP12_CID_1",
    "ECMAP12_CID_2",
    "ECMAP12_CID_3",
    "ECMAP12_CID_4",
    "ECMAP12_CID_5",
    "ECMAP12_CID_6",
    "ECMAP12_CID_7",
    "ECMAP12_CID_8",
    "ECMAP12_CID_9",
    "ECMAP12_CID_10",
    "ECMAP12_CID_11",
    "ECMAP12_CID_12",
    "ECMAP12_CID_13",
    "ECMAP12_CID_14",
    "ECMAP12_CID_15",
    "ECMAP13_CID_0",
    "ECMAP13_CID_1",
    "ECMAP13_CID_2",
    "ECMAP13_CID_3",
    "ECMAP13_CID_4",
    "ECMAP13_CID_5",
    "ECMAP13_CID_6",
    "ECMAP13_CID_7",
    "ECMAP13_CID_8",
    "ECMAP13_CID_9",
    "ECMAP13_CID_10",
    "ECMAP13_CID_11",
    "ECMAP13_CID_12",
    "ECMAP13_CID_13",
    "ECMAP13_CID_14",
    "ECMAP13_CID_15",
    "ECMAP14_CID_0",
    "ECMAP14_CID_1",
    "ECMAP14_CID_2",
    "ECMAP14_CID_3",
    "ECMAP14_CID_4",
    "ECMAP14_CID_5",
    "ECMAP14_CID_6",
    "ECMAP14_CID_7",
    "ECMAP14_CID_8",
    "ECMAP14_CID_9",
    "ECMAP14_CID_10",
    "ECMAP14_CID_11",
    "ECMAP14_CID_12",
    "ECMAP14_CID_13",
    "ECMAP14_CID_14",
    "ECMAP14_CID_15",
    "ECMAP15_CID_0",
    "ECMAP15_CID_1",
    "ECMAP15_CID_2",
    "ECMAP15_CID_3",
    "ECMAP15_CID_4",
    "ECMAP15_CID_5",
    "ECMAP15_CID_6",
    "ECMAP15_CID_7",
    "ECMAP15_CID_8",
    "ECMAP15_CID_9",
    "ECMAP15_CID_10",
    "ECMAP15_CID_11",
    "ECMAP15_CID_12",
    "ECMAP15_CID_13",
    "ECMAP15_CID_14",
    "ECMAP15_CID_15",
    "ECMAP16_CID_0",
    "ECMAP16_CID_1",
    "ECMAP16_CID_2",
    "ECMAP16_CID_3",
    "ECMAP16_CID_4",
    "ECMAP16_CID_5",
    "ECMAP16_CID_6",
    "ECMAP16_CID_7",
    "ECMAP16_CID_8",
    "ECMAP16_CID_9",
    "ECMAP16_CID_10",
    "ECMAP16_CID_11",
    "ECMAP16_CID_12",
    "ECMAP16_CID_13",
    "ECMAP16_CID_14",
    "ECMAP16_CID_15",
    "ECMAP17_CID_0",
    "ECMAP17_CID_1",
    "ECMAP17_CID_2",
    "ECMAP17_CID_3",
    "ECMAP17_CID_4",
    "ECMAP17_CID_5",
    "ECMAP17_CID_6",
    "ECMAP17_CID_7",
    "ECMAP17_CID_8",
    "ECMAP17_CID_9",
    "ECMAP17_CID_10",
    "ECMAP17_CID_11",
    "ECMAP17_CID_12",
    "ECMAP17_CID_13",
    "ECMAP17_CID_14",
    "ECMAP17_CID_15",
    "ECMAP18_CID_0",
    "ECMAP18_CID_1",
    "ECMAP18_CID_2",
    "ECMAP18_CID_3",
    "ECMAP18_CID_4",
    "ECMAP18_CID_5",
    "ECMAP18_CID_6",
    "ECMAP18_CID_7",
    "ECMAP18_CID_8",
    "ECMAP18_CID_9",
    "ECMAP18_CID_10",
    "ECMAP18_CID_11",
    "ECMAP18_CID_12",
    "ECMAP18_CID_13",
    "ECMAP18_CID_14",
    "ECMAP18_CID_15",
    "ECMAP19_CID_0",
    "ECMAP19_CID_1",
    "ECMAP19_CID_2",
    "ECMAP19_CID_3",
    "ECMAP19_CID_4",
    "ECMAP19_CID_5",
    "ECMAP19_CID_6",
    "ECMAP19_CID_7",
    "ECMAP19_CID_8",
    "ECMAP19_CID_9",
    "ECMAP19_CID_10",
    "ECMAP19_CID_11",
    "ECMAP19_CID_12",
    "ECMAP19_CID_13",
    "ECMAP19_CID_14",
    "ECMAP19_CID_15",
    "ECMAP1_CID_0",
    "ECMAP1_CID_1",
    "ECMAP1_CID_2",
    "ECMAP1_CID_3",
    "ECMAP1_CID_4",
    "ECMAP1_CID_5",
    "ECMAP1_CID_6",
    "ECMAP1_CID_7",
    "ECMAP1_CID_8",
    "ECMAP1_CID_9",
    "ECMAP1_CID_10",
    "ECMAP1_CID_11",
    "ECMAP1_CID_12",
    "ECMAP1_CID_13",
    "ECMAP1_CID_14",
    "ECMAP1_CID_15",
    "ECMAP20_CID_0",
    "ECMAP20_CID_1",
    "ECMAP20_CID_2",
    "ECMAP20_CID_3",
    "ECMAP20_CID_4",
    "ECMAP20_CID_5",
    "ECMAP20_CID_6",
    "ECMAP20_CID_7",
    "ECMAP20_CID_8",
    "ECMAP20_CID_9",
    "ECMAP20_CID_10",
    "ECMAP20_CID_11",
    "ECMAP20_CID_12",
    "ECMAP20_CID_13",
    "ECMAP20_CID_14",
    "ECMAP20_CID_15",
    "ECMAP21_CID_0",
    "ECMAP21_CID_1",
    "ECMAP21_CID_2",
    "ECMAP21_CID_3",
    "ECMAP21_CID_4",
    "ECMAP21_CID_5",
    "ECMAP21_CID_6",
    "ECMAP21_CID_7",
    "ECMAP21_CID_8",
    "ECMAP21_CID_9",
    "ECMAP21_CID_10",
    "ECMAP21_CID_11",
    "ECMAP21_CID_12",
    "ECMAP21_CID_13",
    "ECMAP21_CID_14",
    "ECMAP21_CID_15",
    "ECMAP22_CID_0",
    "ECMAP22_CID_1",
    "ECMAP22_CID_2",
    "ECMAP22_CID_3",
    "ECMAP22_CID_4",
    "ECMAP22_CID_5",
    "ECMAP22_CID_6",
    "ECMAP22_CID_7",
    "ECMAP22_CID_8",
    "ECMAP22_CID_9",
    "ECMAP22_CID_10",
    "ECMAP22_CID_11",
    "ECMAP22_CID_12",
    "ECMAP22_CID_13",
    "ECMAP22_CID_14",
    "ECMAP22_CID_15",
    "ECMAP23_CID_0",
    "ECMAP23_CID_1",
    "ECMAP23_CID_2",
    "ECMAP23_CID_3",
    "ECMAP23_CID_4",
    "ECMAP23_CID_5",
    "ECMAP23_CID_6",
    "ECMAP23_CID_7",
    "ECMAP23_CID_8",
    "ECMAP23_CID_9",
    "ECMAP23_CID_10",
    "ECMAP23_CID_11",
    "ECMAP23_CID_12",
    "ECMAP23_CID_13",
    "ECMAP23_CID_14",
    "ECMAP23_CID_15",
    "ECMAP24_CID_0",
    "ECMAP24_CID_1",
    "ECMAP24_CID_2",
    "ECMAP24_CID_3",
    "ECMAP24_CID_4",
    "ECMAP24_CID_5",
    "ECMAP24_CID_6",
    "ECMAP24_CID_7",
    "ECMAP24_CID_8",
    "ECMAP24_CID_9",
    "ECMAP24_CID_10",
    "ECMAP24_CID_11",
    "ECMAP24_CID_12",
    "ECMAP24_CID_13",
    "ECMAP24_CID_14",
    "ECMAP24_CID_15",
    "ECMAP25_CID_0",
    "ECMAP25_CID_1",
    "ECMAP25_CID_2",
    "ECMAP25_CID_3",
    "ECMAP25_CID_4",
    "ECMAP25_CID_5",
    "ECMAP25_CID_6",
    "ECMAP25_CID_7",
    "ECMAP25_CID_8",
    "ECMAP25_CID_9",
    "ECMAP25_CID_10",
    "ECMAP25_CID_11",
    "ECMAP25_CID_12",
    "ECMAP25_CID_13",
    "ECMAP25_CID_14",
    "ECMAP25_CID_15",
    "ECMAP26_CID_0",
    "ECMAP26_CID_1",
    "ECMAP26_CID_2",
    "ECMAP26_CID_3",
    "ECMAP26_CID_4",
    "ECMAP26_CID_5",
    "ECMAP26_CID_6",
    "ECMAP26_CID_7",
    "ECMAP26_CID_8",
    "ECMAP26_CID_9",
    "ECMAP26_CID_10",
    "ECMAP26_CID_11",
    "ECMAP26_CID_12",
    "ECMAP26_CID_13",
    "ECMAP26_CID_14",
    "ECMAP26_CID_15",
    "ECMAP27_CID_0",
    "ECMAP27_CID_1",
    "ECMAP27_CID_2",
    "ECMAP27_CID_3",
    "ECMAP27_CID_4",
    "ECMAP27_CID_5",
    "ECMAP27_CID_6",
    "ECMAP27_CID_7",
    "ECMAP27_CID_8",
    "ECMAP27_CID_9",
    "ECMAP27_CID_10",
    "ECMAP27_CID_11",
    "ECMAP27_CID_12",
    "ECMAP27_CID_13",
    "ECMAP27_CID_14",
    "ECMAP27_CID_15",
    "ECMAP28_CID_0",
    "ECMAP28_CID_1",
    "ECMAP28_CID_2",
    "ECMAP28_CID_3",
    "ECMAP28_CID_4",
    "ECMAP28_CID_5",
    "ECMAP28_CID_6",
    "ECMAP28_CID_7",
    "ECMAP28_CID_8",
    "ECMAP28_CID_9",
    "ECMAP28_CID_10",
    "ECMAP28_CID_11",
    "ECMAP28_CID_12",
    "ECMAP28_CID_13",
    "ECMAP28_CID_14",
    "ECMAP28_CID_15",
    "ECMAP29_CID_0",
    "ECMAP29_CID_1",
    "ECMAP29_CID_2",
    "ECMAP29_CID_3",
    "ECMAP29_CID_4",
    "ECMAP29_CID_5",
    "ECMAP29_CID_6",
    "ECMAP29_CID_7",
    "ECMAP29_CID_8",
    "ECMAP29_CID_9",
    "ECMAP29_CID_10",
    "ECMAP29_CID_11",
    "ECMAP29_CID_12",
    "ECMAP29_CID_13",
    "ECMAP29_CID_14",
    "ECMAP29_CID_15",
    "ECMAP2_CID_0",
    "ECMAP2_CID_1",
    "ECMAP2_CID_2",
    "ECMAP2_CID_3",
    "ECMAP2_CID_4",
    "ECMAP2_CID_5",
    "ECMAP2_CID_6",
    "ECMAP2_CID_7",
    "ECMAP2_CID_8",
    "ECMAP2_CID_9",
    "ECMAP2_CID_10",
    "ECMAP2_CID_11",
    "ECMAP2_CID_12",
    "ECMAP2_CID_13",
    "ECMAP2_CID_14",
    "ECMAP2_CID_15",
    "ECMAP30_CID_0",
    "ECMAP30_CID_1",
    "ECMAP30_CID_2",
    "ECMAP30_CID_3",
    "ECMAP30_CID_4",
    "ECMAP30_CID_5",
    "ECMAP30_CID_6",
    "ECMAP30_CID_7",
    "ECMAP30_CID_8",
    "ECMAP30_CID_9",
    "ECMAP30_CID_10",
    "ECMAP30_CID_11",
    "ECMAP30_CID_12",
    "ECMAP30_CID_13",
    "ECMAP30_CID_14",
    "ECMAP30_CID_15",
    "ECMAP31_CID_0",
    "ECMAP31_CID_1",
    "ECMAP31_CID_2",
    "ECMAP31_CID_3",
    "ECMAP31_CID_4",
    "ECMAP31_CID_5",
    "ECMAP31_CID_6",
    "ECMAP31_CID_7",
    "ECMAP31_CID_8",
    "ECMAP31_CID_9",
    "ECMAP31_CID_10",
    "ECMAP31_CID_11",
    "ECMAP31_CID_12",
    "ECMAP31_CID_13",
    "ECMAP31_CID_14",
    "ECMAP31_CID_15",
    "ECMAP3_CID_0",
    "ECMAP3_CID_1",
    "ECMAP3_CID_2",
    "ECMAP3_CID_3",
    "ECMAP3_CID_4",
    "ECMAP3_CID_5",
    "ECMAP3_CID_6",
    "ECMAP3_CID_7",
    "ECMAP3_CID_8",
    "ECMAP3_CID_9",
    "ECMAP3_CID_10",
    "ECMAP3_CID_11",
    "ECMAP3_CID_12",
    "ECMAP3_CID_13",
    "ECMAP3_CID_14",
    "ECMAP3_CID_15",
    "ECMAP4_CID_0",
    "ECMAP4_CID_1",
    "ECMAP4_CID_2",
    "ECMAP4_CID_3",
    "ECMAP4_CID_4",
    "ECMAP4_CID_5",
    "ECMAP4_CID_6",
    "ECMAP4_CID_7",
    "ECMAP4_CID_8",
    "ECMAP4_CID_9",
    "ECMAP4_CID_10",
    "ECMAP4_CID_11",
    "ECMAP4_CID_12",
    "ECMAP4_CID_13",
    "ECMAP4_CID_14",
    "ECMAP4_CID_15",
    "ECMAP5_CID_0",
    "ECMAP5_CID_1",
    "ECMAP5_CID_2",
    "ECMAP5_CID_3",
    "ECMAP5_CID_4",
    "ECMAP5_CID_5",
    "ECMAP5_CID_6",
    "ECMAP5_CID_7",
    "ECMAP5_CID_8",
    "ECMAP5_CID_9",
    "ECMAP5_CID_10",
    "ECMAP5_CID_11",
    "ECMAP5_CID_12",
    "ECMAP5_CID_13",
    "ECMAP5_CID_14",
    "ECMAP5_CID_15",
    "ECMAP6_CID_0",
    "ECMAP6_CID_1",
    "ECMAP6_CID_2",
    "ECMAP6_CID_3",
    "ECMAP6_CID_4",
    "ECMAP6_CID_5",
    "ECMAP6_CID_6",
    "ECMAP6_CID_7",
    "ECMAP6_CID_8",
    "ECMAP6_CID_9",
    "ECMAP6_CID_10",
    "ECMAP6_CID_11",
    "ECMAP6_CID_12",
    "ECMAP6_CID_13",
    "ECMAP6_CID_14",
    "ECMAP6_CID_15",
    "ECMAP7_CID_0",
    "ECMAP7_CID_1",
    "ECMAP7_CID_2",
    "ECMAP7_CID_3",
    "ECMAP7_CID_4",
    "ECMAP7_CID_5",
    "ECMAP7_CID_6",
    "ECMAP7_CID_7",
    "ECMAP7_CID_8",
    "ECMAP7_CID_9",
    "ECMAP7_CID_10",
    "ECMAP7_CID_11",
    "ECMAP7_CID_12",
    "ECMAP7_CID_13",
    "ECMAP7_CID_14",
    "ECMAP7_CID_15",
    "ECMAP8_CID_0",
    "ECMAP8_CID_1",
    "ECMAP8_CID_2",
    "ECMAP8_CID_3",
    "ECMAP8_CID_4",
    "ECMAP8_CID_5",
    "ECMAP8_CID_6",
    "ECMAP8_CID_7",
    "ECMAP8_CID_8",
    "ECMAP8_CID_9",
    "ECMAP8_CID_10",
    "ECMAP8_CID_11",
    "ECMAP8_CID_12",
    "ECMAP8_CID_13",
    "ECMAP8_CID_14",
    "ECMAP8_CID_15",
    "ECMAP9_CID_0",
    "ECMAP9_CID_1",
    "ECMAP9_CID_2",
    "ECMAP9_CID_3",
    "ECMAP9_CID_4",
    "ECMAP9_CID_5",
    "ECMAP9_CID_6",
    "ECMAP9_CID_7",
    "ECMAP9_CID_8",
    "ECMAP9_CID_9",
    "ECMAP9_CID_10",
    "ECMAP9_CID_11",
    "ECMAP9_CID_12",
    "ECMAP9_CID_13",
    "ECMAP9_CID_14",
    "ECMAP9_CID_15",
    "ECMPLBKEYCFG",
    "ECMP_LB_KEYSELECT",
    "ECN_CONFIG",
    "ECRC",
    "ECRC_LIMIT",
    "EDATABUF_DBG_MMU_INTF_RESET",
    "EDATABUF_DBG_PORT_INTF_RESET",
    "EDATABUF_DBG_SFT_RESET",
    "EDATABUF_MIN_STARTCNT",
    "EDATABUF_PARITY_CONTROL",
    "EDATABUF_RAM_CONTROL",
    "EDATABUF_RAM_CONTROL2",
    "EDATABUF_RAM_CONTROL3",
    "EDATABUF_RAM_CONTROL4",
    "EDATABUF_RAM_CONTROL5",
    "EDATABUF_RAM_CONTROL6",
    "EDATABUF_RAM_CONTROL7",
    "EDATABUF_RAM_CONTROL8",
    "EDATABUF_RAM_CONTROL9",
    "EDATABUF_RAM_CONTROL10",
    "EDATABUF_RAM_CONTROL11",
    "EDATABUF_RAM_DBGCTRL",
    "EDATABUF_XQP_FLEXPORT_CONFIG",
    "EEE_BB_ENABLE",
    "EEE_BB_TX_N",
    "EEE_DELAY_ENTRY_TIMER",
    "EEE_GLOBAL_BUF_THRESH",
    "EEE_LIMIT_STATE",
    "EEE_LPI_STATE",
    "EEE_MAX_PKT_LAT_0",
    "EEE_MAX_PKT_LAT_1",
    "EEE_MAX_PKT_LAT_2",
    "EEE_MAX_PKT_LAT_3",
    "EEE_PKT_TIMER_0",
    "EEE_PKT_TIMER_1",
    "EEE_PKT_TIMER_2",
    "EEE_PKT_TIMER_3",
    "EEE_PKT_TIMER_4",
    "EEE_PKT_TIMER_5",
    "EEE_PKT_TIMER_6",
    "EEE_PKT_TIMER_7",
    "EEE_PROFILE_SEL_0",
    "EEE_PROFILE_SEL_1",
    "EEE_PROFILE_SEL_2",
    "EEE_PROFILE_SEL_3",
    "EEE_PROFILE_SEL_4",
    "EEE_PROFILE_SEL_5",
    "EEE_PROFILE_SEL_6",
    "EEE_PROFILE_SEL_7",
    "EEE_QUEUE_THRESH_0",
    "EEE_QUEUE_THRESH_1",
    "EEE_QUEUE_THRESH_2",
    "EEE_QUEUE_THRESH_3",
    "EEE_WAKE_TIMER",
    "EEPLIMIT",
    "EEPTUNNELRANGE",
    "EFP_BUS_PARITY_CONTROL",
    "EFP_BUS_PARITY_ERROR",
    "EFP_CAM_BIST_CONFIG",
    "EFP_CAM_BIST_CONTROL",
    "EFP_CAM_BIST_DBG_DATA",
    "EFP_CAM_BIST_DEBUG_DATA_VALID",
    "EFP_CAM_BIST_DEBUG_SEND",
    "EFP_CAM_BIST_ENABLE",
    "EFP_CAM_BIST_S10_STATUS",
    "EFP_CAM_BIST_S12_STATUS",
    "EFP_CAM_BIST_S14_STATUS",
    "EFP_CAM_BIST_S15_STATUS",
    "EFP_CAM_BIST_S2_STATUS",
    "EFP_CAM_BIST_S3_STATUS",
    "EFP_CAM_BIST_S5_STATUS",
    "EFP_CAM_BIST_S6_STATUS",
    "EFP_CAM_BIST_S8_STATUS",
    "EFP_CAM_BIST_STATUS",
    "EFP_CAM_CONTROL_3_THRU_0",
    "EFP_CAM_DEBUG_DATA_0",
    "EFP_CAM_DEBUG_DATA_1",
    "EFP_CAM_DEBUG_DATA_2",
    "EFP_CAM_DEBUG_DATA_3",
    "EFP_CAM_DEBUG_DATA_4",
    "EFP_CAM_DEBUG_DATA_5",
    "EFP_CAM_DEBUG_GLOBAL_MASK",
    "EFP_CAM_DEBUG_SEND",
    "EFP_CLASSID_SELECTOR",
    "EFP_KEY4_DVP_SELECTOR",
    "EFP_KEY4_MDL_SELECTOR",
    "EFP_METER_CONTROL",
    "EFP_METER_CONTROL_2",
    "EFP_METER_PARITY_CONTROL",
    "EFP_METER_PARITY_STATUS_INTR",
    "EFP_METER_PARITY_STATUS_NACK",
    "EFP_METER_TM_CONTROL",
    "EFP_PARITY_CONTROL",
    "EFP_POLICY_PARITY_CONTROL",
    "EFP_POLICY_PARITY_STATUS_INTR",
    "EFP_POLICY_PARITY_STATUS_NACK",
    "EFP_POLICY_PDA",
    "EFP_RAM_CONTROL",
    "EFP_RAM_CONTROL_1",
    "EFP_RAM_CONTROL_2",
    "EFP_SLICE_CONTROL",
    "EFP_SLICE_MAP",
    "EFP_TCAM_BLKSEL",
    "EGQBLOCKINITSTATUS",
    "EGQCLSBFC",
    "EGQFCSEL",
    "EGQFCSTATUS",
    "EGQLLFC",
    "EGQLOCALANDFABRICARBITER",
    "EGQOFPFC",
    "EGQPKTCNT",
    "EGQQUERYCNT",
    "EGQTXQRDADDR",
    "EGQTXQWRADDR",
    "EGQ_ACCEPTABLE_FRAME_TYPE_TABLE",
    "EGQ_ACTION_PROFILE_1",
    "EGQ_ACTION_PROFILE_2",
    "EGQ_ACTION_PROFILE_3",
    "EGQ_ACTION_PROFILE_4",
    "EGQ_ACTION_PROFILE_5",
    "EGQ_ALMOST_EMPTY_THRESHOLD_VALUE",
    "EGQ_AUXILIARY_DATA_TABLE",
    "EGQ_BOUNCE_BACK",
    "EGQ_CFC_FLOW_CONTROL",
    "EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1",
    "EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2",
    "EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE",
    "EGQ_CHANNELIZED_INTERFACE_MAX_BURST",
    "EGQ_CHANNELIZED_INTERFACE_RATE",
    "EGQ_CHECK_BW_TO_IFC",
    "EGQ_CHECK_BW_TO_OFP",
    "EGQ_CNM_COUNTER_CFG",
    "EGQ_CNM_CPID_TO_FC_TYPE_0",
    "EGQ_CNM_CPID_TO_FC_TYPE_1",
    "EGQ_CNM_CPID_TO_FC_TYPE_2",
    "EGQ_CNM_GENERAL_CONFIG",
    "EGQ_CNM_PACKETS_CNT",
    "EGQ_CNM_TIMER_GRANULARITY_REG",
    "EGQ_CONTEXT_FIFO_THRESHOLD_VALUES",
    "EGQ_COPY_LAST_FSR_VSC_128_HDR",
    "EGQ_COPY_LAST_LSR_SOP_HEADER",
    "EGQ_COPY_LAST_PRP_SOP_HEADER",
    "EGQ_COPY_LAST_PRP_SOP_HEADER_ADD_INFORMATION",
    "EGQ_COUNTER_PROCESSOR_POINTER_MASKING",
    "EGQ_COUNTER_PROFILE_OFFSET",
    "EGQ_CPUPACKETCOUNTER",
    "EGQ_CPU_LAST_HEADER",
    "EGQ_CPU_PACKET_CONTROL",
    "EGQ_CPU_PACKET_COUNTER",
    "EGQ_CPU_PACKET_WORDS",
    "EGQ_CSR_INTERFACE_SOP_COUNTER",
    "EGQ_DBF_ECC_1B_ERR_ADDR",
    "EGQ_DBF_ECC_1B_ERR_CNT",
    "EGQ_DBF_ECC_2B_ERR_ADDR",
    "EGQ_DBF_ECC_2B_ERR_CNT",
    "EGQ_DBG_COMMAND",
    "EGQ_DBG_DATA",
    "EGQ_DELETE_FIFO_CONFIGURATION",
    "EGQ_DELETE_FIFO_STATUS",
    "EGQ_DISABLE_EGRESS_OFP",
    "EGQ_DISCARDED_SOP_COUNTER_SEL",
    "EGQ_ECCCORECCTIONDISABLE",
    "EGQ_ECCINTREG",
    "EGQ_ECCINTREGMASK",
    "EGQ_ECC_1B_ERR_CNT",
    "EGQ_ECC_2B_ERR_CNT",
    "EGQ_ECC_ERR_1B_INITIATE",
    "EGQ_ECC_ERR_1B_MONITOR_MEM_MASK",
    "EGQ_ECC_ERR_2B_INITIATE",
    "EGQ_ECC_ERR_2B_MONITOR_MEM_MASK",
    "EGQ_ECC_INTERRUPT_REGISTER",
    "EGQ_ECC_INTERRUPT_REGISTER_MASK",
    "EGQ_ECC_INTERRUPT_REGISTER_TEST",
    "EGQ_EGQ_BLOCK_INIT_STATUS",
    "EGQ_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATION",
    "EGQ_EGRESS_INTERFACE_FAST_PORT_CONFIGURATION",
    "EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION",
    "EGQ_EGRESS_REPLICATION_GENERAL_CONFIG",
    "EGQ_EGRESS_REPLICATION_MCID_MASK",
    "EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUS",
    "EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTH",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_0",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_1",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_2",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_3",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_4",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_5",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_6",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_7",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_8",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_9",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_NON_CHAN_INTERFACES",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_QPAIR",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_TCG",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_0",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_1",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_2",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_3",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_4",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_5",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_6",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_7",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_8",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_9",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_NON_CHAN_INTERFACES",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_QPAIR",
    "EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_TCG",
    "EGQ_EGRESS_SHAPER_ENABLE_SETTINGS",
    "EGQ_EHP_BUBBLE_CONFIGURATION",
    "EGQ_EHP_BUBBLE_TRIGGER",
    "EGQ_EHP_DISCARD_PACKET_COUNTER",
    "EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTER",
    "EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTER",
    "EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTER",
    "EGQ_EHP_MULTICAST_LOW_PACKET_COUNTER",
    "EGQ_EHP_UNICAST_PACKET_COUNTER",
    "EGQ_EMPTY_MCID_COUNTER",
    "EGQ_EMPTY_PORT_MAX_CREDIT_VALUE",
    "EGQ_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "EGQ_ERPP_DISCARD_INT_REG",
    "EGQ_ERPP_DISCARD_INT_REG_2",
    "EGQ_ERPP_DISCARD_INT_REG_2_TEST",
    "EGQ_ERPP_DISCARD_INT_REG_MASK",
    "EGQ_ERPP_DISCARD_INT_REG_MASK_2",
    "EGQ_ERPP_DISCARD_INT_REG_TEST",
    "EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTER",
    "EGQ_ERPP_PMF_DISCARDS_COUNTER",
    "EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTER",
    "EGQ_ERROR_INITIATION_DATA",
    "EGQ_ETHERNET_TYPES",
    "EGQ_FABRIC_MULTICAST_ROUTE_INTERFACE_SOP_COUNTER",
    "EGQ_FABRIC_UNICAST_ROUTE_INTERFACE_SOP_COUNTER",
    "EGQ_FABRIC_VSC_128_SOP_COUNTER",
    "EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS",
    "EGQ_FDR_PRIMARY_LAST_HEADER",
    "EGQ_FDR_PRIMARY_PACKET_COUNTER",
    "EGQ_FDR_SECONDARY_LAST_HEADER",
    "EGQ_FDR_SECONDARY_PACKET_COUNTER",
    "EGQ_FQP_BUBBLE_CONFIGURATION",
    "EGQ_FQP_BUBBLE_TRIGGER",
    "EGQ_FQP_CELL_COUNTER",
    "EGQ_FQP_CONFIGURATION",
    "EGQ_FQP_DEBUG_HALT_CONFIGURATION",
    "EGQ_FQP_PACKET_COUNTER",
    "EGQ_FQP_SCHEDULER_CONFIGURATION",
    "EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION",
    "EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLD",
    "EGQ_GENERAL_RQP_CONFIG",
    "EGQ_GLOBAL_CONFIG",
    "EGQ_GTIMERCONFIG",
    "EGQ_GTIMERCONFIGCONT",
    "EGQ_GTIMERCONFIGURATION",
    "EGQ_GTIMERTRIGGER",
    "EGQ_GTIMER_CONFIG",
    "EGQ_GTIMER_CONFIGURATION",
    "EGQ_GTIMER_CONFIG_CONT",
    "EGQ_GTIMER_TRIGGER",
    "EGQ_HIGHER_REQ_EN_PER_MAL",
    "EGQ_IFC_CANCEL_EN",
    "EGQ_IFC_DELAY_CONFIGURATION",
    "EGQ_INDIRECTCOMMAND",
    "EGQ_INDIRECTCOMMANDADDRESS",
    "EGQ_INDIRECTCOMMANDDATAINCREMENT",
    "EGQ_INDIRECTCOMMANDRDDATA_0",
    "EGQ_INDIRECTCOMMANDRDDATA_1",
    "EGQ_INDIRECTCOMMANDRDDATA_2",
    "EGQ_INDIRECTCOMMANDRDDATA_3",
    "EGQ_INDIRECTCOMMANDRDDATA_4",
    "EGQ_INDIRECTCOMMANDWRDATA_0",
    "EGQ_INDIRECTCOMMANDWRDATA_1",
    "EGQ_INDIRECTCOMMANDWRDATA_2",
    "EGQ_INDIRECTCOMMANDWRDATA_3",
    "EGQ_INDIRECTCOMMANDWRDATA_4",
    "EGQ_INDIRECT_COMMAND",
    "EGQ_INDIRECT_COMMAND_ADDRESS",
    "EGQ_INDIRECT_COMMAND_DATA_INCREMENT",
    "EGQ_INDIRECT_COMMAND_RD_DATA",
    "EGQ_INDIRECT_COMMAND_WR_DATA",
    "EGQ_INDIRECT_WR_MASK",
    "EGQ_INIT_FQP_TXI_CMICM",
    "EGQ_INIT_FQP_TXI_OAM",
    "EGQ_INIT_FQP_TXI_OLP",
    "EGQ_INIT_FQP_TXI_RCY",
    "EGQ_INTERRUPTMASKREGISTER",
    "EGQ_INTERRUPTREGISTER",
    "EGQ_INTERRUPTREGISTERMASK",
    "EGQ_INTERRUPT_MASK_REGISTER",
    "EGQ_INTERRUPT_REGISTER",
    "EGQ_INTERRUPT_REGISTER_TEST",
    "EGQ_INVALID_OTM",
    "EGQ_INVALID_OUTLIF",
    "EGQ_IPT_LAST_HEADER",
    "EGQ_IPT_PACKET_COUNTER",
    "EGQ_KEYA_DATA_BASE_PROFILE",
    "EGQ_KEYB_DATA_BASE_PROFILE",
    "EGQ_LAG_FILTER_ENABLE",
    "EGQ_LAST_FSR_MC_VSC_256_HDR",
    "EGQ_LAST_FSR_UC_VSC_256_HDR",
    "EGQ_LAST_REASSEMBLY_ERROR_MCID",
    "EGQ_LOCAL_ROUTE_INTERFACE_SOP_COUNTER",
    "EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITER",
    "EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZE",
    "EGQ_MC_CONTEXT_FIFO_STATUS",
    "EGQ_MC_PRIORITY_LOOKUP_TABLE",
    "EGQ_MTU",
    "EGQ_MTU_CHECK_ENABLE",
    "EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A",
    "EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B",
    "EGQ_MULTICAST_FIFOS_CONFIGURATION",
    "EGQ_NETWORK_HEADERS_VALUE_1_OFFSET",
    "EGQ_NETWORK_HEADERS_VALUE_2_OFFSET",
    "EGQ_NIF_CANCEL_EN_REGISTER_1",
    "EGQ_NIF_CANCEL_EN_REGISTER_2",
    "EGQ_NIF_CANCEL_EN_REGISTER_3",
    "EGQ_NIF_CANCEL_EN_REGISTER_4",
    "EGQ_NIF_FLOW_CONTROL",
    "EGQ_NRDY_TH_0_2",
    "EGQ_NRDY_TH_3_5",
    "EGQ_NRDY_TH_6_7",
    "EGQ_NRDY_TH_SEL",
    "EGQ_OFP2TDMMAP_0",
    "EGQ_OFP2TDMMAP_1",
    "EGQ_OPP_LEARNING_DISABLE",
    "EGQ_OTM_LEARNING_DISABLE",
    "EGQ_OUTLIF_MSB_MAPPED",
    "EGQ_OUTLIF_MSB_MAPPED_SHIFT",
    "EGQ_PACKET_RATE_SHAPER_EN",
    "EGQ_PARITY_ERR_CNT",
    "EGQ_PARSER_LAST_NWK_RECORD",
    "EGQ_PARSER_LAST_SYS_RECORD",
    "EGQ_PAR_ERR_INITIATE",
    "EGQ_PAR_ERR_MEM_MASK",
    "EGQ_PETRAB_EEI_CFG",
    "EGQ_PETRAB_EEI_MPLS_MAP",
    "EGQ_PETRAB_FHEI_SIZE_MAP",
    "EGQ_PETRAB_LEARN_ASD_TYPE_MAP",
    "EGQ_PKT_REAS_INT_REG",
    "EGQ_PKT_REAS_INT_REG_MASK",
    "EGQ_PKT_REAS_INT_REG_TEST",
    "EGQ_PORT_ALMOST_EMPTY_FORCE",
    "EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY",
    "EGQ_PP_CONFIG",
    "EGQ_PQP_2_FQP_OFP_STOP",
    "EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTER",
    "EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTER",
    "EGQ_PQP_MULTICAST_BYTES_COUNTER",
    "EGQ_PQP_MULTICAST_PACKET_COUNTER",
    "EGQ_PQP_UNICAST_BYTES_COUNTER",
    "EGQ_PQP_UNICAST_PACKET_COUNTER",
    "EGQ_PRIVATE_VLAN_FILTER",
    "EGQ_PRP_SOP_CNT",
    "EGQ_PS_MODE",
    "EGQ_QPAIR_SPR_DIS",
    "EGQ_QP_MAX_CREDIT_VALUE",
    "EGQ_REASSEMBLY_SCHEDULER_CONFIGURATION",
    "EGQ_REG_0085",
    "EGQ_REG_0090",
    "EGQ_REG_0091",
    "EGQ_REG_0092",
    "EGQ_REG_0093",
    "EGQ_REG_0100",
    "EGQ_REG_0102",
    "EGQ_REG_0104",
    "EGQ_REG_0106",
    "EGQ_REG_0108",
    "EGQ_REG_0177",
    "EGQ_REG_0178",
    "EGQ_REG_0180",
    "EGQ_REG_0194",
    "EGQ_REG_0195",
    "EGQ_REG_0196",
    "EGQ_REG_0291",
    "EGQ_REG_0296",
    "EGQ_REG_001C",
    "EGQ_REG_00AF",
    "EGQ_REG_00B0",
    "EGQ_REG_00B1",
    "EGQ_REG_00B2",
    "EGQ_REG_00B3",
    "EGQ_REG_00BC",
    "EGQ_REG_00BD",
    "EGQ_REG_00BE",
    "EGQ_REG_00BF",
    "EGQ_REG_00C1",
    "EGQ_REG_00CF",
    "EGQ_REG_00D0",
    "EGQ_REG_00D2",
    "EGQ_REG_00D3",
    "EGQ_REG_00D4",
    "EGQ_REG_00D5",
    "EGQ_REG_00DA",
    "EGQ_REG_00DF",
    "EGQ_REG_00F6",
    "EGQ_REG_00F7",
    "EGQ_REG_00F8",
    "EGQ_REG_00F9",
    "EGQ_REG_00FA",
    "EGQ_REG_00FB",
    "EGQ_REG_00FC",
    "EGQ_REG_00FE",
    "EGQ_REG_010C",
    "EGQ_REG_01B4",
    "EGQ_REG_01B7",
    "EGQ_REG_01C4",
    "EGQ_REG_01D2",
    "EGQ_REG_01DF",
    "EGQ_RQP_DISCARD_MULTICAST_PACKET_COUNTER",
    "EGQ_RQP_DISCARD_PACKET_COUNTER",
    "EGQ_RQP_DISCARD_SOP_COUNTER",
    "EGQ_RQP_PACKET_COUNTER",
    "EGQ_SAME_INTERFACE_FILTER",
    "EGQ_SBUS_BROADCAST_ID",
    "EGQ_SBUS_LAST_IN_CHAIN",
    "EGQ_SHAPER_MAP_CH_ARB_TO_IFC",
    "EGQ_SOP_IFC_DELAY_CONFIGURATION",
    "EGQ_SPLIT_HORIZON_FILTER",
    "EGQ_SYSTEM_HEADERS_FORMAT_CODE",
    "EGQ_SYSTEM_HEADERS_VALUE_1_OFFSET",
    "EGQ_SYSTEM_HEADERS_VALUE_2_OFFSET",
    "EGQ_TCG_SPR_DIS",
    "EGQ_TDM_GENERAL_CONFIGURATION",
    "EGQ_TDM_MAP_QUEUE_TO_TDM",
    "EGQ_TPID_PROFILES",
    "EGQ_TRILLCONFIG",
    "EGQ_TRILL_CONFIG",
    "EGQ_TTL_SCOPE",
    "EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A",
    "EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B",
    "EGQ_WDRR_PACKET_SIZE",
    "EGQ_WFQ_PACKET_SIZE",
    "EGQ_WFQ_TCG_DIS",
    "EGRDROPPKTCOUNT",
    "EGRDROPPKTCOUNT_COS",
    "EGRESSAGINGSETTINGS",
    "EGRESSCELLREQUESTCOUNT",
    "EGRESSDEQUEUESCHEME",
    "EGRESSPORTPRIORITYCONFIGURATIONPQP_0",
    "EGRESSPORTPRIORITYCONFIGURATIONPQP_1",
    "EGRESSPORTPRIORITYCONFIGURATIONPQP_2",
    "EGRESSPORTPRIORITYCONFIGURATION_0",
    "EGRESSPORTPRIORITYCONFIGURATION_1",
    "EGRESSPORTPRIORITYCONFIGURATION_2",
    "EGRESSPPCONFIGURATIONREGISTER",
    "EGRESSREPBITMAPGROUPVALUE",
    "EGRESSSHAPERCALENDARSARBITRATIONCYCLELENGTH",
    "EGRESSSHAPERCONFIGURATIONAFORECIPORTS",
    "EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS0TO3LENGTH",
    "EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS12TO15LENGTH",
    "EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS4TO7LENGTH",
    "EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS8TO11LENGTH",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL0",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL1",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL2",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL3",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL4",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL5",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL6",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL7",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL8",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL9",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL10",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL11",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL12",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL13",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL14",
    "EGRESSSHAPERCONFIGURATIONAFORNIFMAL15",
    "EGRESSSHAPERCONFIGURATIONAFOROTHERCALENDARSLENGTH",
    "EGRESSSHAPERCONFIGURATIONBFORECIPORTS",
    "EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS0TO3LENGTH",
    "EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS12TO15LENGTH",
    "EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS4TO7LENGTH",
    "EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS8TO11LENGTH",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL0",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL1",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL2",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL3",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL4",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL5",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL6",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL7",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL8",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL9",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL10",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL11",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL12",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL13",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL14",
    "EGRESSSHAPERCONFIGURATIONBFORNIFMAL15",
    "EGRESSSHAPERCONFIGURATIONBFOROTHERCALENDARSLENGTH",
    "EGRESSSHAPERCONFIGURATIONBFORRECYCLEINTERFACEPORTS",
    "EGRESSSHAPERCONFIGURATIONFOROLPPORT",
    "EGRESSSHAPERCONFIGURATIONFORRECYCLEINTERFACEPORTS",
    "EGRESSSHAPERENABLESETTINGS",
    "EGRESSSHAPERSCREDITMEMORYINITSTATUS",
    "EGRMETERINGBUCKET",
    "EGRMETERINGCONFIG",
    "EGRMETERINGCONFIG1",
    "EGRMETERINGCONFIG_64",
    "EGRSHAPEPARITYERRORPTR",
    "EGRTXPKTCTR",
    "EGRTXPKTCTR0",
    "EGRTXPKTCTR1",
    "EGRTXPKTCTR2",
    "EGRTXPKTCTR3",
    "EGRTXPKTCTR4",
    "EGRTXPKTCTR5",
    "EGRTXPKTCTR6",
    "EGRTXPKTCTR7",
    "EGRTXPKTCTRCONFIG",
    "EGRTXPKTCTRCONFIG0",
    "EGRTXPKTCTRCONFIG1",
    "EGRTXPKTCTRCONFIG2",
    "EGRTXPKTCTRCONFIG3",
    "EGRTXPKTCTRCONFIG4",
    "EGRTXPKTCTRCONFIG5",
    "EGRTXPKTCTRCONFIG6",
    "EGRTXPKTCTRCONFIG7",
    "EGR_1588OMPLS",
    "EGR_1588_EGRESS_CTRL",
    "EGR_1588_INGRESS_CTRL",
    "EGR_1588_LINK_DELAY",
    "EGR_1588_LINK_DELAY_64",
    "EGR_1588_LINK_DELAY_64_PARITY_CONTROL",
    "EGR_1588_LINK_DELAY_64_PARITY_STATUS_INTR",
    "EGR_1588_LINK_DELAY_64_PARITY_STATUS_NACK",
    "EGR_1588_PARSING_CONTROL",
    "EGR_1588_SA_PARITY_CONTROL",
    "EGR_1588_SA_PARITY_STATUS_INTR",
    "EGR_1588_SA_PARITY_STATUS_NACK",
    "EGR_1588_TIMER_DEBUG",
    "EGR_1588_TIMER_VALUE",
    "EGR_ACCU_8BEATS",
    "EGR_ARB_MISC_CONTROL",
    "EGR_ARB_TIMEOUT_CONTROL",
    "EGR_BUS_PARITY_ERR_COUNTER",
    "EGR_BYPASS_CTRL",
    "EGR_CAPWAP_FRAG_CONTROL",
    "EGR_CLPORT_BUFFER_SFT_RESET",
    "EGR_CM_BUFFER_STATUS_INTR",
    "EGR_CM_DBITS_PARITY_STATUS",
    "EGR_CM_DBUF_PARITY_CONTROL",
    "EGR_CM_DBUF_PARITY_STATUS",
    "EGR_CONFIG",
    "EGR_CONFIG_1",
    "EGR_CONFIG_2",
    "EGR_COUNTER_CONTROL",
    "EGR_CPU_CONTROL",
    "EGR_CPU_CONTROL_1_64",
    "EGR_CPU_CONTROL_2_64",
    "EGR_CPU_COS_CONTROL_2",
    "EGR_CPU_COS_CONTROL_1_64",
    "EGR_DATABUF_RAM_CONTROL_1",
    "EGR_DATABUF_RAM_CONTROL_2",
    "EGR_DATABUF_RAM_CONTROL_DCM",
    "EGR_DATABUF_RAM_CONTROL_PM",
    "EGR_DATABUF_RAM_CONTROL_STBY",
    "EGR_DATAPATH_STATUS_INTR_0",
    "EGR_DATAPATH_STATUS_INTR_1",
    "EGR_DBG",
    "EGR_DROP_VECTOR",
    "EGR_DROP_VECTOR_X",
    "EGR_DROP_VECTOR_Y",
    "EGR_DSCP_TABLE_PARITY_STATUS_INTR",
    "EGR_DSCP_TABLE_PARITY_STATUS_NACK",
    "EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR",
    "EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACK",
    "EGR_DVP_ATTRIBUTE_PDA_CTRL",
    "EGR_EARB_CBE_ECC_STATUS",
    "EGR_EARB_ECC_DEBUG",
    "EGR_EARB_ECC_ERROR",
    "EGR_EARB_PBE_ECC_STATUS",
    "EGR_EAV_CLASS",
    "EGR_ECC_CONTROL",
    "EGR_ECC_STATUS",
    "EGR_EDATABUF_EN_COR_ERR_RPT",
    "EGR_EDATABUF_EN_COR_ERR_RPT_1",
    "EGR_EDATABUF_PARITY_CONTROL",
    "EGR_EDATABUF_PDA_CONTROL",
    "EGR_EDATABUF_PDA_CONTROL_1",
    "EGR_EDATABUF_STBY_CONTROL",
    "EGR_EDB_BUS_PARITY_DEBUG",
    "EGR_EDB_CM_ECC_STATUS",
    "EGR_EDB_CTRL_PARITY_EN",
    "EGR_EDB_CTRL_PDA_EN",
    "EGR_EDB_DEBUG_SFT_RESET",
    "EGR_EDB_ECC_DEBUG",
    "EGR_EDB_ECC_ERROR",
    "EGR_EDB_HW_CONTROL",
    "EGR_EDB_IX0A_ECC_STATUS",
    "EGR_EDB_IX0B_ECC_STATUS",
    "EGR_EDB_IX1A_ECC_STATUS",
    "EGR_EDB_IX1B_ECC_STATUS",
    "EGR_EDB_MIN_STARTCNT",
    "EGR_EDB_MISC_CTRL",
    "EGR_EDB_MS0_ECC_STATUS",
    "EGR_EDB_MS1_ECC_STATUS",
    "EGR_EDB_PARITY_ERROR",
    "EGR_EFPPARS_PARITY_CONTROL",
    "EGR_EFPPARS_SER_CONTROL",
    "EGR_EFPPARS_TABLE_CONTROL",
    "EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTR",
    "EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACK",
    "EGR_EHCPM_BUS_PARITY_DEBUG",
    "EGR_EHCPM_ECC_DEBUG",
    "EGR_EHCPM_ECC_ERROR",
    "EGR_EHCPM_ECC_PARITY_CONTROL",
    "EGR_EHCPM_EINITBUF_RAM_ECC_STATUS",
    "EGR_EHCPM_EN_COR_ERR_RPT",
    "EGR_EHCPM_PARITY_ERROR",
    "EGR_EHCPM_RAM_CONTROL",
    "EGR_EHCPM_RAM_CONTROL_STBY",
    "EGR_EHCPM_SCI_TABLE_ECC_STATUS",
    "EGR_EHCPM_SER_CONTROL",
    "EGR_EHG_QOS_MAPPING_ECC_STATUS_INTR",
    "EGR_EHG_QOS_MAPPING_ECC_STATUS_NACK",
    "EGR_EIPT_ECC_CONTROL",
    "EGR_EIPT_RAM_CONTROL",
    "EGR_EL3_ECC_PARITY_CONTROL",
    "EGR_EL3_EN_COR_ERR_RPT",
    "EGR_EL3_PARITY_CONTROL",
    "EGR_EL3_PM_CONTROL",
    "EGR_EL3_RAM_CONTROL",
    "EGR_EL3_RAM_CONTROL_2",
    "EGR_EL3_SER_CONTROL",
    "EGR_EL3_STBY_CONTROL",
    "EGR_EMOP_BUFFER_ECC_STATUS_INTR",
    "EGR_ENABLE",
    "EGR_ENABLE_SELECT",
    "EGR_EOAM_ECC_PARITY_CONTROL",
    "EGR_EOAM_RAM_CONTROL",
    "EGR_EOAM_RAM_CONTROL_1",
    "EGR_EOAM_RAM_CONTROL_DCM",
    "EGR_EOAM_RAM_CONTROL_PM",
    "EGR_EPARS_BUS_PARITY_DEBUG",
    "EGR_EPARS_PARITY_ERROR",
    "EGR_EPMOD_BUS_PARITY_DEBUG",
    "EGR_EPMOD_ECC_CONTROL",
    "EGR_EPMOD_PARITY_CONTROL",
    "EGR_EPMOD_PARITY_ERROR",
    "EGR_EPMOD_PLB_PARITY_STATUS_INTR",
    "EGR_EPMOD_RAM_CONTROL",
    "EGR_EPMOD_SER_CONTROL",
    "EGR_ETAG_MULTICAST_RANGE",
    "EGR_EVENT_DEBUG",
    "EGR_EVLAN_BUS_PARITY_DEBUG",
    "EGR_EVLAN_ECC_DEBUG",
    "EGR_EVLAN_ECC_ERROR",
    "EGR_EVLAN_PARITY_ERROR",
    "EGR_EVLAN_SER_CONTROL",
    "EGR_EVLAN_VLAN_ECC_STATUS",
    "EGR_EVLAN_VLAN_STG_ECC_STATUS",
    "EGR_EVXLT_BUS_PARITY_DEBUG",
    "EGR_EVXLT_DSCP_ECC_STATUS",
    "EGR_EVXLT_ECC_DEBUG",
    "EGR_EVXLT_ECC_ERROR",
    "EGR_EVXLT_PARITY_ERROR",
    "EGR_EVXLT_PRI_CNG_MAP_ECC_STATUS",
    "EGR_EVXLT_VLAN_XLATE_L_ECC_STATUS",
    "EGR_EVXLT_VLAN_XLATE_U_ECC_STATUS",
    "EGR_FCOE_DELIMITER_ERROR_FRAMES",
    "EGR_FCOE_DELIMITER_ERROR_FRAMES_X",
    "EGR_FCOE_DELIMITER_ERROR_FRAMES_Y",
    "EGR_FCOE_ETHERTYPE",
    "EGR_FCOE_INVALID_CRC_FRAMES",
    "EGR_FCOE_INVALID_CRC_FRAMES_X",
    "EGR_FCOE_INVALID_CRC_FRAMES_Y",
    "EGR_FLEXIBLE_IPV6_EXT_HDR",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6",
    "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6",
    "EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6",
    "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6",
    "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6",
    "EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6",
    "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7",
    "EGR_FP_COUNTER_PARITY_CONTROL",
    "EGR_FP_COUNTER_PARITY_STATUS",
    "EGR_FP_COUNTER_TABLE_DEBUG",
    "EGR_FP_COUNTER_TABLE_STATUS_INTR",
    "EGR_FP_COUNTER_TABLE_STATUS_NACK",
    "EGR_FRAGMENT_ID_ECC_STATUS_INTR",
    "EGR_FRAGMENT_ID_ECC_STATUS_NACK",
    "EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTR",
    "EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACK",
    "EGR_FRAG_HEADER_ECC_STATUS_INTR",
    "EGR_FRAG_PACKET_ECC_STATUS_INTR",
    "EGR_FUSE_REGS_ADDR",
    "EGR_FUSE_REGS_DATA",
    "EGR_GP0_BUFFER_STATUS_INTR",
    "EGR_GP0_DBITS_PARITY_STATUS",
    "EGR_GP0_DBUF_PARITY_CONTROL",
    "EGR_GP0_DBUF_PARITY_STATUS",
    "EGR_GP1_BUFFER_STATUS_INTR",
    "EGR_GP1_DBITS_PARITY_STATUS",
    "EGR_GP1_DBUF_PARITY_CONTROL",
    "EGR_GP1_DBUF_PARITY_STATUS",
    "EGR_GP2_BUFFER_STATUS_INTR",
    "EGR_GP2_DBITS_PARITY_STATUS",
    "EGR_GP2_DBUF_PARITY_CONTROL",
    "EGR_GP2_DBUF_PARITY_STATUS",
    "EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTR",
    "EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACK",
    "EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTR",
    "EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACK",
    "EGR_GP_RESI_DBITS_PARITY_STATUS",
    "EGR_GSBU_CONFIG",
    "EGR_HBFC_CNM_ETHERTYPE",
    "EGR_HBFC_CNTAG_ETHERTYPE",
    "EGR_HBFC_CNTAG_ETHERTYPE_2",
    "EGR_HG_EH_CONTROL_64",
    "EGR_HG_HDR_PROT_STATUS_TX_CONTROL",
    "EGR_HW_CONTROL",
    "EGR_HW_RESET_CONTROL_0",
    "EGR_HW_RESET_CONTROL_1",
    "EGR_HW_RESET_CONTROL_1_X",
    "EGR_HW_RESET_CONTROL_1_Y",
    "EGR_INGRESS_PORT_TPID_SELECT",
    "EGR_INITBUF_ECC_CONTROL",
    "EGR_INITBUF_ECC_STATUS_DBE",
    "EGR_INITBUF_ECC_STATUS_INTR",
    "EGR_INITBUF_ECC_STATUS_SBE",
    "EGR_INTR0",
    "EGR_INTR1",
    "EGR_INTR0_ENABLE",
    "EGR_INTR0_MASK",
    "EGR_INTR0_STATUS",
    "EGR_INTR1_ENABLE",
    "EGR_INTR1_MASK",
    "EGR_INTR1_STATUS",
    "EGR_INTR2_ENABLE",
    "EGR_INTR2_STATUS",
    "EGR_INTR_ENABLE",
    "EGR_INTR_STATUS",
    "EGR_INT_LOOPBACK_MAX_FR",
    "EGR_IN_BAND_CRC_CONTROL",
    "EGR_IN_BAND_CRC_COUNTER",
    "EGR_IPFIX_AGE_CONTROL",
    "EGR_IPFIX_CONFIG",
    "EGR_IPFIX_CURRENT_TIME",
    "EGR_IPFIX_DBG_CONTROL",
    "EGR_IPFIX_EOP_BUF_PARITY_CONTROL",
    "EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTR",
    "EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACK",
    "EGR_IPFIX_EXPORT_FIFO_COUNTER",
    "EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROL",
    "EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS",
    "EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACK",
    "EGR_IPFIX_EXPORT_FIFO_READ_PTR",
    "EGR_IPFIX_EXPORT_FIFO_WRITE_PTR",
    "EGR_IPFIX_HASH_CONTROL",
    "EGR_IPFIX_MAXIMUM_IDLE_AGE_SET",
    "EGR_IPFIX_MAXIMUM_LIVE_TIME_SET",
    "EGR_IPFIX_MINIMUM_LIVE_TIME_SET",
    "EGR_IPFIX_MIRROR_CONTROL_64",
    "EGR_IPFIX_MISSED_BUCKET_FULL_COUNT",
    "EGR_IPFIX_MISSED_EXPORT_FULL_COUNT",
    "EGR_IPFIX_MISSED_PORT_LIMIT_COUNT",
    "EGR_IPFIX_PDA_CONTROL",
    "EGR_IPFIX_PORT_CONFIG",
    "EGR_IPFIX_PORT_LIMIT_STATUS",
    "EGR_IPFIX_PORT_RECORD_COUNT",
    "EGR_IPFIX_PORT_RECORD_LIMIT_SET",
    "EGR_IPFIX_PORT_SAMPLING_COUNTER",
    "EGR_IPFIX_RAM_CONTROL",
    "EGR_IPFIX_SAMPLING_LIMIT_SET",
    "EGR_IPFIX_SER_CONTROL",
    "EGR_IPFIX_SESSION_PARITY_CONTROL",
    "EGR_IPFIX_SESSION_PARITY_STATUS",
    "EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0",
    "EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1",
    "EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0",
    "EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1",
    "EGR_IPMC_CFG2",
    "EGR_IPMC_CFG2_PARITY_STATUS_INTR",
    "EGR_IPMC_CFG2_PARITY_STATUS_NACK",
    "EGR_IPMC_PARITY_STATUS_INTR",
    "EGR_IPMC_PARITY_STATUS_NACK",
    "EGR_IP_TUNNEL_PARITY_CONTROL",
    "EGR_IP_TUNNEL_PARITY_STATUS",
    "EGR_IP_TUNNEL_PARITY_STATUS_INTR",
    "EGR_IP_TUNNEL_PARITY_STATUS_NACK",
    "EGR_L1_CLK_RECOVERY_CTRL",
    "EGR_L2GRE_CONTROL",
    "EGR_L2_MTU",
    "EGR_L3_INTF_PARITY_CONTROL",
    "EGR_L3_INTF_PARITY_STATUS",
    "EGR_L3_INTF_PARITY_STATUS_INTR",
    "EGR_L3_INTF_PARITY_STATUS_NACK",
    "EGR_L3_NEXT_HOP_PARITY_CONTROL",
    "EGR_L3_NEXT_HOP_PARITY_STATUS",
    "EGR_L3_NEXT_HOP_PARITY_STATUS_INTR",
    "EGR_L3_NEXT_HOP_PARITY_STATUS_NACK",
    "EGR_L3_NEXT_HOP_PDA_CTRL0",
    "EGR_L3_NEXT_HOP_PDA_CTRL1",
    "EGR_L3_NEXT_HOP_PDA_CTRL2",
    "EGR_L3_NEXT_HOP_PDA_CTRL3",
    "EGR_L3_TUNNEL_PFM_VID",
    "EGR_LBP_BUFFER_STATUS_INTR",
    "EGR_LLTAG_TPID",
    "EGR_LLTAG_TPID_2",
    "EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING",
    "EGR_LOOPBACK_PORT_TPID",
    "EGR_LP_BUFFER_STATUS_INTR",
    "EGR_LP_DBUF_PARITY_CONTROL",
    "EGR_LP_DBUF_PARITY_STATUS",
    "EGR_MAC_DA_PROFILE_PARITY_STATUS_INTR",
    "EGR_MAC_DA_PROFILE_PARITY_STATUS_NACK",
    "EGR_MAP_MH_PARITY_STATUS_INTR",
    "EGR_MAP_MH_PARITY_STATUS_NACK",
    "EGR_MAP_MH_PRI0",
    "EGR_MAP_MH_PRI1",
    "EGR_MASK_ECC_STATUS",
    "EGR_MASK_MODBASE_PARITY_CONTROL",
    "EGR_MASK_MODBASE_PARITY_STATUS_INTR",
    "EGR_MASK_MODBASE_PARITY_STATUS_NACK",
    "EGR_MASK_PARITY_CONTROL",
    "EGR_MASK_PARITY_STATUS",
    "EGR_MASK_PARITY_STATUS_INTR",
    "EGR_MASK_PARITY_STATUS_NACK",
    "EGR_MA_INDEX_PARITY_STATUS_INTR",
    "EGR_MA_INDEX_PARITY_STATUS_NACK",
    "EGR_MC_CONTROL_1",
    "EGR_MC_CONTROL_2",
    "EGR_MEM_ECC_ERR_COUNTER",
    "EGR_MIM_ETHERTYPE",
    "EGR_MIRROR_SELECT",
    "EGR_MMU_REQUESTS",
    "EGR_MODMAP_CTRL",
    "EGR_MOD_MAP_PARITY_STATUS_INTR",
    "EGR_MOD_MAP_PARITY_STATUS_NACK",
    "EGR_MPB_ECC_STATUS_INTR",
    "EGR_MPLS_ENTROPY_LABEL_CONTROL",
    "EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTR",
    "EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACK",
    "EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTR",
    "EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACK",
    "EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTR",
    "EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACK",
    "EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROL",
    "EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS",
    "EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTR",
    "EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACK",
    "EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTR",
    "EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACK",
    "EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRL",
    "EGR_MP_GROUP_HASH_CONTROL",
    "EGR_MP_GROUP_PARITY_STATUS_INTR_0",
    "EGR_MP_GROUP_PARITY_STATUS_INTR_1",
    "EGR_MP_GROUP_PARITY_STATUS_NACK_0",
    "EGR_MP_GROUP_PARITY_STATUS_NACK_1",
    "EGR_MTU",
    "EGR_MTU_SIZE",
    "EGR_NEXT_HOP_PARITY_CONTROL",
    "EGR_NEXT_HOP_PARITY_STATUS",
    "EGR_NIV_CONFIG",
    "EGR_NIV_ETHERTYPE",
    "EGR_NIV_ETHERTYPE_2",
    "EGR_OAM_CONTROL",
    "EGR_OAM_C_INTERFACE_DROP_CONTROL_64",
    "EGR_OAM_DVP_INTERFACE_DROP_CONTROL_64",
    "EGR_OAM_ERROR_CONTROL",
    "EGR_OAM_LM_CNG_CONTROL",
    "EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTR",
    "EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_NACK",
    "EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_INTR",
    "EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_NACK",
    "EGR_OAM_PORT_INTERFACE_DROP_CONTROL_64",
    "EGR_OAM_S_C_INTERFACE_DROP_CONTROL_64",
    "EGR_OAM_S_INTERFACE_DROP_CONTROL_64",
    "EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROL",
    "EGR_OLP_VLAN",
    "EGR_OUTER_TPID",
    "EGR_OUTER_TPID_0",
    "EGR_OUTER_TPID_1",
    "EGR_OUTER_TPID_2",
    "EGR_OUTER_TPID_3",
    "EGR_PCP_DE_MAPPING_PARITY_STATUS_INTR",
    "EGR_PCP_DE_MAPPING_PARITY_STATUS_NACK",
    "EGR_PERQ_COUNTER_PARITY_CONTROL",
    "EGR_PERQ_COUNTER_PARITY_STATUS",
    "EGR_PERQ_XMT_COUNTERS",
    "EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTR",
    "EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACK",
    "EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTR",
    "EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACK",
    "EGR_PERQ_XMT_COUNTERS_STATUS_INTR",
    "EGR_PERQ_XMT_COUNTERS_STATUS_NACK",
    "EGR_PERQ_XMT_COUNTER_ECC_STATUS",
    "EGR_PE_ETHERTYPE",
    "EGR_PE_ETHERTYPE_2",
    "EGR_PKT_MODS_CONTROL",
    "EGR_PORT",
    "EGR_PORT_1",
    "EGR_PORT_64",
    "EGR_PORT_BUFFER_CLK_SHUTDOWN",
    "EGR_PORT_BUFFER_SFT_RESET",
    "EGR_PORT_L3UC_MODS",
    "EGR_PORT_MODE",
    "EGR_PORT_PARITY_STATUS_INTR",
    "EGR_PORT_PARITY_STATUS_NACK",
    "EGR_PORT_REQUESTS",
    "EGR_PORT_TO_NHI_MAPPING",
    "EGR_PRI_CNG_MAP_PARITY_STATUS_INTR",
    "EGR_PRI_CNG_MAP_PARITY_STATUS_NACK",
    "EGR_PVLAN_EPORT_CONTROL",
    "EGR_PW_INIT_COUNTERS_PARITY_CONTROL",
    "EGR_PW_INIT_COUNTERS_PARITY_STATUS",
    "EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR",
    "EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK",
    "EGR_QCN_CNM_CONTROL_1",
    "EGR_QCN_CNM_CONTROL_2",
    "EGR_QCN_CNM_ETHERTYPE",
    "EGR_QCN_CNM_LBMH_CONTROL",
    "EGR_QCN_CNTAG_ETHERTYPE",
    "EGR_QCN_CNTAG_ETHERTYPE_2",
    "EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_INTR",
    "EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_NACK",
    "EGR_Q_BEGIN",
    "EGR_Q_END",
    "EGR_RESI_BUFFER_STATUS_INTR",
    "EGR_RSPAN_VLAN_TAG",
    "EGR_SBS_CONTROL",
    "EGR_SD_TAG_CONTROL",
    "EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR",
    "EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK",
    "EGR_SERVICE_COUNTER_TABLE_STATUS_INTR",
    "EGR_SERVICE_COUNTER_TABLE_STATUS_NACK",
    "EGR_SER_FIFO_CTRL",
    "EGR_SER_FIFO_STATUS",
    "EGR_SF_SRC_MODID_CHECK",
    "EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_INTR",
    "EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_NACK",
    "EGR_SHAPING_CONTROL",
    "EGR_SPARE_REG0",
    "EGR_SRC_PORT",
    "EGR_START_XMIT_AFTER_MOP_ARRIVAL",
    "EGR_STATS_COUNTER_ECC_STATUS",
    "EGR_STATS_COUNTER_TABLE_PARITY_STATUS",
    "EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR",
    "EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACK",
    "EGR_STATS_COUNTER_TABLE_STATUS_INTR",
    "EGR_STATS_COUNTER_TABLE_STATUS_NACK",
    "EGR_SYS_RSVD_VID",
    "EGR_TDM_ERR",
    "EGR_TRILL_HEADER_ATTRIBUTES",
    "EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDED",
    "EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED",
    "EGR_TRILL_TX_PKTS",
    "EGR_TUNNEL_CONTROL",
    "EGR_TUNNEL_ID_MASK",
    "EGR_TUNNEL_PIMDR1_CFG0",
    "EGR_TUNNEL_PIMDR1_CFG1",
    "EGR_TUNNEL_PIMDR2_CFG0",
    "EGR_TUNNEL_PIMDR2_CFG1",
    "EGR_VFI_PARITY_STATUS_INTR",
    "EGR_VFI_PARITY_STATUS_NACK",
    "EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR",
    "EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK",
    "EGR_VINTF_COUNTER_TABLE_STATUS_INTR",
    "EGR_VINTF_COUNTER_TABLE_STATUS_NACK",
    "EGR_VLAN_CONTROL_1",
    "EGR_VLAN_CONTROL_2",
    "EGR_VLAN_CONTROL_3",
    "EGR_VLAN_CONTROL_1_PARITY_STATUS_INTR",
    "EGR_VLAN_CONTROL_1_PARITY_STATUS_NACK",
    "EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPING",
    "EGR_VLAN_PARITY_CONTROL",
    "EGR_VLAN_PARITY_STATUS",
    "EGR_VLAN_PARITY_STATUS_INTR",
    "EGR_VLAN_PARITY_STATUS_NACK",
    "EGR_VLAN_PDA_CTRL",
    "EGR_VLAN_RAM_CONTROL_1",
    "EGR_VLAN_RAM_CONTROL_2",
    "EGR_VLAN_RAM_CONTROL_3",
    "EGR_VLAN_RAM_CONTROL_4",
    "EGR_VLAN_RAM_CONTROL_DCM",
    "EGR_VLAN_RAM_CONTROL_PDAH",
    "EGR_VLAN_RAM_CONTROL_PM",
    "EGR_VLAN_RAM_CONTROL_STBY",
    "EGR_VLAN_SER_CONTROL",
    "EGR_VLAN_STG_ADDR_MASK",
    "EGR_VLAN_STG_PARITY_CONTROL",
    "EGR_VLAN_STG_PARITY_STATUS",
    "EGR_VLAN_STG_PARITY_STATUS_INTR",
    "EGR_VLAN_STG_PARITY_STATUS_NACK",
    "EGR_VLAN_TABLE_PARITY_CONTROL",
    "EGR_VLAN_TABLE_PARITY_STATUS",
    "EGR_VLAN_XLATE_CONTROL",
    "EGR_VLAN_XLATE_HASH_CONTROL",
    "EGR_VLAN_XLATE_PARITY_CONTROL",
    "EGR_VLAN_XLATE_PARITY_STATUS",
    "EGR_VLAN_XLATE_PARITY_STATUS_0",
    "EGR_VLAN_XLATE_PARITY_STATUS_1",
    "EGR_VLAN_XLATE_PARITY_STATUS_INTR_0",
    "EGR_VLAN_XLATE_PARITY_STATUS_INTR_1",
    "EGR_VLAN_XLATE_PARITY_STATUS_NACK_0",
    "EGR_VLAN_XLATE_PARITY_STATUS_NACK_1",
    "EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROL",
    "EGR_VXLAN_CONTROL",
    "EGR_VXLT_CAM_BIST_CONFIG",
    "EGR_VXLT_CAM_BIST_CONTROL",
    "EGR_VXLT_CAM_BIST_DBG_DATA",
    "EGR_VXLT_CAM_BIST_S10_STATUS",
    "EGR_VXLT_CAM_BIST_S2_STATUS",
    "EGR_VXLT_CAM_BIST_S3_STATUS",
    "EGR_VXLT_CAM_BIST_S5_STATUS",
    "EGR_VXLT_CAM_BIST_S6_STATUS",
    "EGR_VXLT_CAM_BIST_S8_STATUS",
    "EGR_VXLT_CAM_BIST_STATUS",
    "EGR_VXLT_CAM_CONTROL",
    "EGR_WESP_PROTO_CONTROL",
    "EGR_WLAN_DVP_PARITY_STATUS_INTR",
    "EGR_WLAN_DVP_PARITY_STATUS_NACK",
    "EGR_XLP0_BUFFER_STATUS_INTR",
    "EGR_XLP1_BUFFER_STATUS_INTR",
    "EGR_XLP2_BUFFER_STATUS_INTR",
    "EGR_XLP3_BUFFER_STATUS_INTR",
    "EGR_XLP4_BUFFER_STATUS_INTR",
    "EGR_XLP5_BUFFER_STATUS_INTR",
    "EGR_XLP6_BUFFER_STATUS_INTR",
    "EGR_XLP7_BUFFER_STATUS_INTR",
    "EGR_XLP8_BUFFER_STATUS_INTR",
    "EGR_XLPORT_BUFFER_SFT_RESET_0",
    "EGR_XLPORT_BUFFER_SFT_RESET_1",
    "EGR_XLPORT_BUFFER_SFT_RESET_0_X",
    "EGR_XLPORT_BUFFER_SFT_RESET_0_Y",
    "EGR_XLPORT_BUFFER_SFT_RESET_1_X",
    "EGR_XLPORT_BUFFER_SFT_RESET_1_Y",
    "EGR_XP0_DBITS_PARITY_STATUS",
    "EGR_XP1_DBITS_PARITY_STATUS",
    "EGR_XP2_DBITS_PARITY_STATUS",
    "EGR_XP3_DBITS_PARITY_STATUS",
    "EGR_XP4_DBITS_PARITY_STATUS",
    "EGR_XP5_DBITS_PARITY_STATUS",
    "EGR_XP6_DBITS_PARITY_STATUS",
    "EGR_XP7_DBITS_PARITY_STATUS",
    "EGR_XQ0_BUFFER_STATUS_INTR",
    "EGR_XQ0_DBUF_PARITY_CONTROL",
    "EGR_XQ0_DBUF_PARITY_STATUS",
    "EGR_XQ0_PFC_CONTROL",
    "EGR_XQ1_BUFFER_STATUS_INTR",
    "EGR_XQ1_DBUF_PARITY_CONTROL",
    "EGR_XQ1_DBUF_PARITY_STATUS",
    "EGR_XQ1_PFC_CONTROL",
    "EGR_XQ2_BUFFER_STATUS_INTR",
    "EGR_XQ2_DBUF_PARITY_CONTROL",
    "EGR_XQ2_DBUF_PARITY_STATUS",
    "EGR_XQ2_PFC_CONTROL",
    "EGR_XQ3_BUFFER_STATUS_INTR",
    "EGR_XQ3_DBUF_PARITY_CONTROL",
    "EGR_XQ3_DBUF_PARITY_STATUS",
    "EGR_XQ3_PFC_CONTROL",
    "EGR_XQ4_BUFFER_STATUS_INTR",
    "EGR_XQ4_PFC_CONTROL",
    "EGR_XQ5_BUFFER_STATUS_INTR",
    "EGR_XQ5_PFC_CONTROL",
    "EGR_XQ6_BUFFER_STATUS_INTR",
    "EGR_XQ6_PFC_CONTROL",
    "EGR_XQ7_BUFFER_STATUS_INTR",
    "EGR_XQ7_PFC_CONTROL",
    "EHCPM_RAM_DBGCTRL",
    "EHG_RX_CONTROL",
    "EHG_RX_PKT_DROP",
    "EHG_TPID",
    "EHG_TX_CONTROL",
    "EHG_TX_IPV4ID",
    "EHPDISCARDPACKETCOUNTER",
    "EHPGENERALSETTINGS",
    "EHPMULTICASTHIGHPACKETCOUNTER",
    "EHPMULTICASTLOWPACKETCOUNTER",
    "EHPUNICASTPACKETCOUNTER",
    "EL3_RAM_CONTROL",
    "EL3_RAM_DBGCTRL",
    "EL3_TM_REG_1",
    "ELKCFG",
    "EMC_BUFFER_EMPTY_FULL_STATUS_DEBUG",
    "EMC_CFG",
    "EMC_CI_FULL_STATUS_DEBUG",
    "EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUG",
    "EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUG",
    "EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUG",
    "EMC_CSDB_3_BUFFER_PAR_STATUS_DEBUG",
    "EMC_CSDB_4_BUFFER_PAR_STATUS_DEBUG",
    "EMC_CSDB_5_BUFFER_PAR_STATUS_DEBUG",
    "EMC_CSDB_MEM_DEBUG",
    "EMC_ECC_DEBUG",
    "EMC_ECC_DEBUG_0",
    "EMC_ECC_DEBUG_1",
    "EMC_ERRB_0_BUFFER_ECC_STATUS_DEBUG",
    "EMC_ERRB_0_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_ERRB_0_BUFFER_WATERMARK_DEBUG",
    "EMC_ERRB_0_MEM_DEBUG",
    "EMC_ERRB_1_BUFFER_ECC_STATUS_DEBUG",
    "EMC_ERRB_1_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_ERRB_1_BUFFER_WATERMARK_DEBUG",
    "EMC_ERRB_1_MEM_DEBUG",
    "EMC_ERRB_BUFFER_ECC_STATUS_DEBUG",
    "EMC_ERRB_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_ERRB_BUFFER_WATERMARK_DEBUG",
    "EMC_ERRB_FIFO_NFULL_THRESHOLD",
    "EMC_ERRB_MEM_DEBUG",
    "EMC_ERROR",
    "EMC_ERROR_0",
    "EMC_ERROR_1",
    "EMC_ERROR_2",
    "EMC_ERROR_3",
    "EMC_ERROR_MASK_0",
    "EMC_ERROR_MASK_1",
    "EMC_ERROR_MASK_2",
    "EMC_ERROR_MASK_3",
    "EMC_EWRB_0_BUFFER_0_ECC_STATUS_DEBUG",
    "EMC_EWRB_0_BUFFER_1_ECC_STATUS_DEBUG",
    "EMC_EWRB_0_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_EWRB_0_BUFFER_WATERMARK_DEBUG",
    "EMC_EWRB_0_MEM_DEBUG",
    "EMC_EWRB_1_BUFFER_0_ECC_STATUS_DEBUG",
    "EMC_EWRB_1_BUFFER_1_ECC_STATUS_DEBUG",
    "EMC_EWRB_1_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_EWRB_1_BUFFER_WATERMARK_DEBUG",
    "EMC_EWRB_1_MEM_DEBUG",
    "EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUG",
    "EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUG",
    "EMC_EWRB_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_EWRB_BUFFER_WATERMARK_DEBUG",
    "EMC_EWRB_FIFO_NFULL_THRESHOLD",
    "EMC_EWRB_MEM_DEBUG",
    "EMC_FREE_POOL_SIZES",
    "EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUG",
    "EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUG",
    "EMC_IRRB_BUFFER_ECC_STATUS_DEBUG",
    "EMC_IRRB_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_IRRB_BUFFER_WATERMARK_DEBUG",
    "EMC_IRRB_THRESHOLDS",
    "EMC_IWRB_BUFFER_ECC_STATUS_DEBUG",
    "EMC_IWRB_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_IWRB_BUFFER_WATERMARK_DEBUG",
    "EMC_IWRB_MEM_DEBUG",
    "EMC_IWRB_SIZE",
    "EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG",
    "EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_RFCQ_BUFFER_WATERMARK_DEBUG",
    "EMC_RFCQ_MEM_DEBUG",
    "EMC_RSFP_BUFFER_ECC_STATUS_DEBUG",
    "EMC_RSFP_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_RSFP_MEM_DEBUG",
    "EMC_SWAT_BUFFER_ECC_STATUS_DEBUG",
    "EMC_SWAT_MEM_DEBUG",
    "EMC_TO_CI0_RD_REQ_COUNT_DEBUG",
    "EMC_TO_CI0_WR_REQ_COUNT_DEBUG",
    "EMC_TO_CI1_RD_REQ_COUNT_DEBUG",
    "EMC_TO_CI1_WR_REQ_COUNT_DEBUG",
    "EMC_TO_CI2_RD_REQ_COUNT_DEBUG",
    "EMC_TO_CI2_WR_REQ_COUNT_DEBUG",
    "EMC_TO_CI3_RD_REQ_COUNT_DEBUG",
    "EMC_TO_CI3_WR_REQ_COUNT_DEBUG",
    "EMC_TO_CI4_RD_REQ_COUNT_DEBUG",
    "EMC_TO_CI4_WR_REQ_COUNT_DEBUG",
    "EMC_TO_CI5_RD_REQ_COUNT_DEBUG",
    "EMC_TO_CI5_WR_REQ_COUNT_DEBUG",
    "EMC_WCMT_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WCMT_MEM_DEBUG",
    "EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUG",
    "EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUG",
    "EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUG",
    "EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WLCT_MEM_DEBUG",
    "EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUG",
    "EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLD",
    "EMC_WTFP_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WTFP_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_WTFP_MEM_DEBUG",
    "EMC_WTOQ_BUFFER_ECC_STATUS_DEBUG",
    "EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUG",
    "EMC_WTOQ_MEM_DEBUG",
    "EMIRROR_CONTROL",
    "EMIRROR_CONTROL1",
    "EMIRROR_CONTROL1_64",
    "EMIRROR_CONTROL1_PARITY_CONTROL",
    "EMIRROR_CONTROL1_PARITY_STATUS_INTR",
    "EMIRROR_CONTROL1_PARITY_STATUS_NACK",
    "EMIRROR_CONTROL2_64",
    "EMIRROR_CONTROL2_PARITY_CONTROL",
    "EMIRROR_CONTROL2_PARITY_STATUS_INTR",
    "EMIRROR_CONTROL2_PARITY_STATUS_NACK",
    "EMIRROR_CONTROL3_64",
    "EMIRROR_CONTROL3_PARITY_CONTROL",
    "EMIRROR_CONTROL3_PARITY_STATUS_INTR",
    "EMIRROR_CONTROL3_PARITY_STATUS_NACK",
    "EMIRROR_CONTROL_64",
    "EMIRROR_CONTROL_HI",
    "EMIRROR_CONTROL_PARITY_CONTROL",
    "EMIRROR_CONTROL_PARITY_STATUS_INTR",
    "EMIRROR_CONTROL_PARITY_STATUS_NACK",
    "EMMU_FUSE_DEBUG0",
    "EMMU_FUSE_DEBUG1",
    "EMMU_FUSE_DEBUG2",
    "EMPTYDQCQID",
    "ENABLEREGISTER",
    "ENABLE_INTERLAKEN",
    "ENDIANMODE",
    "ENDPOINT_QUEUE_MAP_HASH_CONTROL",
    "ENHANCED_HASHING_CONTROL",
    "ENQPKTCNT",
    "ENQUEUEBYTECOUNTER",
    "ENQUEUEPACKETCOUNTER",
    "ENQ_ASF_ERROR",
    "ENQ_ASF_HS_OVERSUB_EN",
    "ENQ_ASF_MASK",
    "ENQ_CONFIG",
    "ENQ_CTRL_PKT_MODE",
    "ENQ_IPMCGRP_TBL_PARITYERRORPTR",
    "ENQ_IPMCGRP_TBL_PARITYERROR_STATUS",
    "ENQ_IP_PKT_MON",
    "ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPING",
    "ENQ_PRI_TO_RQE_CPU_LO_QUEUE_MAPPING",
    "ENQ_PRI_TO_RQE_MIRROR_QUEUE_MAPPING",
    "EPC_LINK_BMAP",
    "EPC_LINK_BMAP_64",
    "EPC_LINK_BMAP_HI",
    "EPEBYTESCOUNTER",
    "EPEPACKETCOUNTER",
    "EPNI_ACCEPTABLE_FRAME_TYPE",
    "EPNI_AUXILIARY_DATA_TABLE",
    "EPNI_BSA",
    "EPNI_CFG_48_BITS_1588_TS_ENABLE",
    "EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1",
    "EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2",
    "EPNI_CFG_DC_OVERLAY",
    "EPNI_CFG_ENABLE_DSCP_MARKING",
    "EPNI_CFG_ENABLE_ETAG",
    "EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODE",
    "EPNI_CFG_EVE_ETAG_FORMAT",
    "EPNI_CFG_GRE_ETHERTYPE_ETHERNET",
    "EPNI_CFG_GRE_ETHERTYPE_IP",
    "EPNI_CFG_KEEP_ING_ECID",
    "EPNI_CFG_MARKING_DP_MAP",
    "EPNI_CFG_NATIVE_ETHERNET_COMPENSATION",
    "EPNI_CFG_OUTER_TAG",
    "EPNI_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE",
    "EPNI_CFG_TRILL_NICKNAME_BRIDGING",
    "EPNI_CFG_TRILL_NICKNAME_ROUTING",
    "EPNI_CFG_VXLAN_UDP_FIELDS",
    "EPNI_CHECK_BW_TO_PACKET_DESCRIPTOR",
    "EPNI_CMICM_CREDITS_ON_INIT",
    "EPNI_CONFIGURES_EGRESS_INTERFACES",
    "EPNI_COUNTER_0_BASE",
    "EPNI_COUNTER_1_BASE",
    "EPNI_COUNTER_OUT_LIF_RANGE_0",
    "EPNI_COUNTER_OUT_LIF_RANGE_1",
    "EPNI_COUNTER_PORT_TM",
    "EPNI_DBG_COMMAND",
    "EPNI_DBG_DATA",
    "EPNI_DEFAULT_AC_ENTRY",
    "EPNI_ECCCORECCTIONDISABLE",
    "EPNI_ECCINTREG",
    "EPNI_ECCINTREGMASK",
    "EPNI_ECC_1B_ERR_CNT",
    "EPNI_ECC_2B_ERR_CNT",
    "EPNI_ECC_ERR_1B_INITIATE",
    "EPNI_ECC_ERR_1B_MONITOR_MEM_MASK",
    "EPNI_ECC_ERR_2B_INITIATE",
    "EPNI_ECC_ERR_2B_MONITOR_MEM_MASK",
    "EPNI_ECC_INTERRUPT_REGISTER",
    "EPNI_ECC_INTERRUPT_REGISTER_MASK",
    "EPNI_ECC_INTERRUPT_REGISTER_TEST",
    "EPNI_ECN_IP_MAP",
    "EPNI_ECN_MPLS_MAP",
    "EPNI_ECN_REMARK",
    "EPNI_EEDB_OUTLIF_ACCESS",
    "EPNI_EEDB_OUTLIF_BASE",
    "EPNI_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATION",
    "EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION",
    "EPNI_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "EPNI_ENTROPY_LABEL_MSBS",
    "EPNI_EPE_BYTES_COUNTER",
    "EPNI_EPE_DISCARDED_PACKETS_COUNTER",
    "EPNI_EPE_PACKET_COUNTER",
    "EPNI_ERROR_INITIATION_DATA",
    "EPNI_ESEM_CAM_ENTRIES_COUNTER",
    "EPNI_ESEM_DIAGNOSTICS",
    "EPNI_ESEM_DIAGNOSTICS_ACCESSED_MODE",
    "EPNI_ESEM_DIAGNOSTICS_INDEX",
    "EPNI_ESEM_DIAGNOSTICS_KEY",
    "EPNI_ESEM_DIAGNOSTICS_LOOKUP_RESULT",
    "EPNI_ESEM_DIAGNOSTICS_READ_RESULT",
    "EPNI_ESEM_ENTRIES_COUNTER",
    "EPNI_ESEM_ERROR_CAM_TABLE_FULL_COUNTER",
    "EPNI_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
    "EPNI_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
    "EPNI_ESEM_ERROR_TABLE_COHERENCY_COUNTER",
    "EPNI_ESEM_GENERAL_EM_CONFIGURATION_REGISTER",
    "EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONE",
    "EPNI_ESEM_INTERRUPT_REGISTER_ONE",
    "EPNI_ESEM_INTERRUPT_REGISTER_ONE_TEST",
    "EPNI_ESEM_KEY_TABLE_ENTRY_LIMIT",
    "EPNI_ESEM_LAST_LOOKUP",
    "EPNI_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTER",
    "EPNI_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
    "EPNI_ESEM_MANAGEMENT_UNIT_FAILURE",
    "EPNI_ESEM_REQUESTS_COUNTER",
    "EPNI_ESEM_RESET_STATUS_REGISTER",
    "EPNI_ESEM_WARNING_INSERTED_EXISTING_COUNTER",
    "EPNI_ETHERNET_IP",
    "EPNI_ETHERNET_TYPES",
    "EPNI_ETHERTYPE_CUSTOM",
    "EPNI_ETHERTYPE_DEFAULT",
    "EPNI_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS",
    "EPNI_FHEI_MPLS_COMMAND",
    "EPNI_GLOBAL_CONFIG",
    "EPNI_GTIMERCONFIG",
    "EPNI_GTIMERCONFIGCONT",
    "EPNI_GTIMERCONFIGURATION",
    "EPNI_GTIMERTRIGGER",
    "EPNI_GTIMER_CONFIG",
    "EPNI_GTIMER_CONFIGURATION",
    "EPNI_GTIMER_CONFIG_CONT",
    "EPNI_GTIMER_TRIGGER",
    "EPNI_HEADER_EDITING_SIZE",
    "EPNI_IEEE_1588",
    "EPNI_IEEE_1588_TS_MSB_COUNTER",
    "EPNI_INDIRECTCOMMAND",
    "EPNI_INDIRECTCOMMANDADDRESS",
    "EPNI_INDIRECTCOMMANDDATAINCREMENT",
    "EPNI_INDIRECTCOMMANDRDDATA_0",
    "EPNI_INDIRECTCOMMANDRDDATA_1",
    "EPNI_INDIRECTCOMMANDRDDATA_2",
    "EPNI_INDIRECTCOMMANDRDDATA_3",
    "EPNI_INDIRECTCOMMANDRDDATA_4",
    "EPNI_INDIRECTCOMMANDWRDATA_0",
    "EPNI_INDIRECTCOMMANDWRDATA_1",
    "EPNI_INDIRECTCOMMANDWRDATA_2",
    "EPNI_INDIRECTCOMMANDWRDATA_3",
    "EPNI_INDIRECTCOMMANDWRDATA_4",
    "EPNI_INDIRECT_COMMAND",
    "EPNI_INDIRECT_COMMAND_ADDRESS",
    "EPNI_INDIRECT_COMMAND_DATA_INCREMENT",
    "EPNI_INDIRECT_COMMAND_RD_DATA",
    "EPNI_INDIRECT_COMMAND_WR_DATA",
    "EPNI_INDIRECT_WR_MASK",
    "EPNI_INIT_TXI_CONFIG",
    "EPNI_INTERRUPTMASKREGISTER",
    "EPNI_INTERRUPTREGISTER",
    "EPNI_INTERRUPT_MASK_REGISTER",
    "EPNI_INTERRUPT_REGISTER",
    "EPNI_INTERRUPT_REGISTER_TEST",
    "EPNI_INVALID_OUTLIF",
    "EPNI_IPV4_EXP_TO_TOS_MAP",
    "EPNI_IPV4_SIP",
    "EPNI_IPV4_SIP_ROUTING",
    "EPNI_IPV4_SIZE_WITH_ETH_IP_KEY",
    "EPNI_IPV4_SIZE_WITH_GRE_4_KEY",
    "EPNI_IPV4_SIZE_WITH_GRE_8_KEY",
    "EPNI_IPV4_TOS",
    "EPNI_IPV4_TOS_MODEL",
    "EPNI_IPV4_TOS_TO_FLAGS",
    "EPNI_IPV4_TTL",
    "EPNI_IPV4_TTL_MODEL",
    "EPNI_IPV4_TUNNEL_REMARK",
    "EPNI_IPV4_UNKNOWN_HEADER_CODE_CFG",
    "EPNI_IPV6_EXP_TO_TC_MAP",
    "EPNI_IP_PROTOCOL_CUSTOM",
    "EPNI_IP_PROTOCOL_GRE",
    "EPNI_ITAG_TC_DP_MAP",
    "EPNI_LINK_FILTER_ENABLE",
    "EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTOR",
    "EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP",
    "EPNI_MIRROR_CHANNEL",
    "EPNI_MIRROR_VID_REG",
    "EPNI_MIRR_FIFO_CONFIGURATION",
    "EPNI_MPLS_CONTROL_WORD",
    "EPNI_MTU",
    "EPNI_MY_MAC",
    "EPNI_NETWORK_HEADERS_VALUE_1_OFFSET",
    "EPNI_NETWORK_HEADERS_VALUE_2_OFFSET",
    "EPNI_OAM_INVALID_LIF",
    "EPNI_OAM_PROCESS_MAP",
    "EPNI_OFP2TDMMAP_0",
    "EPNI_OFP2TDMMAP_1",
    "EPNI_OUTLIF_MSB_MAPPED",
    "EPNI_OUTLIF_MSB_MAPPED_SHIFT",
    "EPNI_PACKET_HAS_OUTER_VID",
    "EPNI_PARITY_ERR_CNT",
    "EPNI_PAR_ERR_INITIATE",
    "EPNI_PAR_ERR_MEM_MASK",
    "EPNI_PCP_DEI_PROFILE",
    "EPNI_PETRAB_EEI",
    "EPNI_PETRAB_EEI_MPLS_MAP",
    "EPNI_PETRAB_FHEI_SIZE_MAP",
    "EPNI_PETRAB_LEARN_ASD_TYPE_MAP",
    "EPNI_PMC_PARITY_EN",
    "EPNI_PP_CONFIG",
    "EPNI_PP_INT_REG",
    "EPNI_PP_INT_REG_MASK",
    "EPNI_PP_INT_REG_TEST",
    "EPNI_REG_0085",
    "EPNI_REG_0090",
    "EPNI_REG_0091",
    "EPNI_REG_0092",
    "EPNI_REG_0093",
    "EPNI_REG_00AF",
    "EPNI_REG_00C1",
    "EPNI_REG_00CF",
    "EPNI_REG_00D0",
    "EPNI_REG_00D2",
    "EPNI_REG_00D3",
    "EPNI_REG_00D4",
    "EPNI_REG_00D5",
    "EPNI_REG_00D6",
    "EPNI_REG_00DA",
    "EPNI_REG_00DC",
    "EPNI_REG_01A1",
    "EPNI_REG_01AF",
    "EPNI_REMARK_PROFILE_CONFIGURATION",
    "EPNI_SBUS_BROADCAST_ID",
    "EPNI_SBUS_LAST_IN_CHAIN",
    "EPNI_STATISTICS_REPORTING_CONFIGURATION",
    "EPNI_SYSTEM_HEADERS_FORMAT_CODE",
    "EPNI_SYSTEM_HEADERS_VALUE_1_OFFSET",
    "EPNI_SYSTEM_HEADERS_VALUE_2_OFFSET",
    "EPNI_TDM_EN_CRC_PER_PORT",
    "EPNI_TDM_EPE_CONFIGURATION",
    "EPNI_TERMINATE_HEADER",
    "EPNI_TPID_PROFILES",
    "EPNI_TRILLCONFIG",
    "EPNI_TRILL_CONFIG",
    "EPNI_TTL_DECREMENT_ENABLE",
    "EP_BISR",
    "EP_BUFFER_WATER_MARK",
    "EP_CLASS_RESOLUTION_ECC_STATUS",
    "EP_CM_BUFFER_ECC_STATUS",
    "EP_CONFIG",
    "EP_DATAPATH_INTR_ENABLE",
    "EP_DEBUG",
    "EP_DEST_PORT_MAP_ECC_STATUS",
    "EP_DROP_STICKY",
    "EP_ECC_DEBUG",
    "EP_ECC_ERROR",
    "EP_ECC_ERROR_MASK",
    "EP_EDB_MISC_CONTROL",
    "EP_ERROR_DROP",
    "EP_ERROR_PKT_XMT",
    "EP_FLUSH_DROP",
    "EP_INTERFACE0_AGED_DROP",
    "EP_INTERFACE0_CONFIG",
    "EP_INTERFACE0_PKT_XMT_BYTE",
    "EP_INTERFACE0_PKT_XMT_CTRL",
    "EP_INTERFACE0_PKT_XMT_PKT",
    "EP_INTERFACE0_REQUEST_STATUS",
    "EP_INTERFACE1_AGED_DROP",
    "EP_INTERFACE1_CONFIG",
    "EP_INTERFACE1_PKT_XMT_BYTE",
    "EP_INTERFACE1_PKT_XMT_CTRL",
    "EP_INTERFACE1_PKT_XMT_PKT",
    "EP_INTERFACE1_REQUEST_STATUS",
    "EP_INTERFACE2_AGED_DROP",
    "EP_INTERFACE2_CONFIG",
    "EP_INTERFACE2_PKT_XMT_BYTE",
    "EP_INTERFACE2_PKT_XMT_CTRL",
    "EP_INTERFACE2_PKT_XMT_PKT",
    "EP_INTERFACE2_REQUEST_STATUS",
    "EP_INTERFACE3_AGED_DROP",
    "EP_INTERFACE3_CONFIG",
    "EP_INTERFACE3_PKT_XMT_BYTE",
    "EP_INTERFACE3_PKT_XMT_CTRL",
    "EP_INTERFACE3_PKT_XMT_PKT",
    "EP_INTERFACE3_REQUEST_STATUS",
    "EP_INTERFACE4_AGED_DROP",
    "EP_INTERFACE4_CONFIG",
    "EP_INTERFACE4_PKT_XMT_BYTE",
    "EP_INTERFACE4_PKT_XMT_CTRL",
    "EP_INTERFACE4_PKT_XMT_PKT",
    "EP_INTERFACE4_REQUEST_STATUS",
    "EP_INTERFACE5_AGED_DROP",
    "EP_INTERFACE5_CONFIG",
    "EP_INTERFACE5_PKT_XMT_BYTE",
    "EP_INTERFACE5_PKT_XMT_CTRL",
    "EP_INTERFACE5_PKT_XMT_PKT",
    "EP_INTERFACE5_REQUEST_STATUS",
    "EP_INTERFACE6_AGED_DROP",
    "EP_INTERFACE6_CONFIG",
    "EP_INTERFACE6_PKT_XMT_BYTE",
    "EP_INTERFACE6_PKT_XMT_CTRL",
    "EP_INTERFACE6_PKT_XMT_PKT",
    "EP_INTERFACE6_REQUEST_STATUS",
    "EP_INTR0_ENABLE",
    "EP_INTR0_STATUS",
    "EP_INTR1_ENABLE",
    "EP_INTR1_STATUS",
    "EP_INTR_ENABLE",
    "EP_INTR_STATUS",
    "EP_MEM_DEBUG0",
    "EP_NUM_NORM_CELLS_RECVD",
    "EP_NUM_NORM_PKTS_DROPPED",
    "EP_NUM_NORM_PKTS_RECVD",
    "EP_NUM_UNMOD_CELLS_RECVD",
    "EP_NUM_UNMOD_PKTS_DROPPED",
    "EP_NUM_UNMOD_PKTS_RECVD",
    "EP_OI2QB_MAP_ECC_STATUS",
    "EP_PARITY_INTR_STATUS",
    "EP_REQP_BUFFER_ECC_STATUS",
    "EP_STATS_CTRL_ECC_STATUS",
    "EP_TRACE_IF_CONTROL",
    "EP_TRACE_IF_COUNTER",
    "EP_TRACE_IF_FIELD_MASK0",
    "EP_TRACE_IF_FIELD_MASK1",
    "EP_TRACE_IF_FIELD_MASK2",
    "EP_TRACE_IF_FIELD_MASK3",
    "EP_TRACE_IF_FIELD_MASK4",
    "EP_TRACE_IF_FIELD_VALUE0",
    "EP_TRACE_IF_FIELD_VALUE1",
    "EP_TRACE_IF_FIELD_VALUE2",
    "EP_TRACE_IF_FIELD_VALUE3",
    "EP_TRACE_IF_FIELD_VALUE4",
    "EP_TRACE_IF_STATUS",
    "EP_TRACE_IF_STATUS_MASK",
    "EP_XMT_FIFO_FULL",
    "EP_XMT_FIFO_FULL_MASK",
    "EP_XP_BUFFER_ECC_STATUS",
    "ERBFIFO_STATUS",
    "ERB_CTL",
    "ERB_INTR_CLEAR",
    "ERB_INTR_ENABLE",
    "ERB_INTR_STATUS",
    "ERB_IPCF_PTR_MISMATCH_INFO",
    "ERPPDEBUGCONFIGURATION",
    "ERPPDISCARDINTREG",
    "ERPPDISCARDINTREGMASK",
    "ERP_CONFIG",
    "ERRINTERRUPTMASKREGISTER",
    "ERRINTERRUPTREGISTER",
    "ERRISMAXREPLICATIONMCID",
    "ERRMAXREPLICATIONMCID",
    "ERRORFILTER2_0",
    "ERRORFILTER2_1",
    "ERRORFILTERCNT",
    "ERRORFILTERMASK2_0",
    "ERRORFILTERMASK2_1",
    "ERRORFILTERMASKEN",
    "ERRORFILTERMASK_0",
    "ERRORFILTERMASK_1",
    "ERRORFILTER_0",
    "ERRORFILTER_1",
    "ERROR_CCM_DEFECT_STATUS",
    "ERR_PKT_CNT",
    "ES01C_ERB_CTL",
    "ES01C_EXTFP_POLICY_DED_INFO",
    "ES01C_EXTFP_POLICY_SEC_INFO",
    "ES01C_FP0RSPFIFO_RS_CTL",
    "ES01C_FP0RSPFIFO_RS_STATUS",
    "ES01C_FP1RSPFIFO_RS_CTL",
    "ES01C_FP1RSPFIFO_RS_STATUS",
    "ES01C_FPCREQFIFO_WS_STATUS",
    "ES01C_INTR_CLEAR",
    "ES01C_INTR_ENABLE",
    "ES01C_INTR_STATUS",
    "ES01C_L2L3RSPFIFO_RS_CTL",
    "ES01C_L2L3RSPFIFO_RS_STATUS",
    "ES01_ADFPCNTR_DED_INFO",
    "ES01_ADFPCNTR_SEC_INFO",
    "ES01_ADL2DST_DED_INFO",
    "ES01_ADL2DST_SEC_INFO",
    "ES01_ADL2SRC_DED_INFO",
    "ES01_ADL2SRC_SEC_INFO",
    "ES01_ADL3DST_DED_INFO",
    "ES01_ADL3DST_SEC_INFO",
    "ES01_ADL3SRC_DED_INFO",
    "ES01_ADL3SRC_SEC_INFO",
    "ES01_ADREQ0FIFO_RS_CTL",
    "ES01_ADREQ0FIFO_RS_STATUS",
    "ES01_ADREQ1FIFO_RS_CTL",
    "ES01_ADREQ1FIFO_RS_STATUS",
    "ES01_BYT_CNT_WRAP_INFO",
    "ES01_INTR_CLEAR",
    "ES01_INTR_ENABLE",
    "ES01_INTR_STATUS",
    "ES01_MISC_CTL",
    "ES01_MISC_STATUS",
    "ES01_PKT_CNT_WRAP_INFO",
    "ES0_DDR36_CONFIG_REG1_IS",
    "ES0_DDR36_CONFIG_REG2_IS",
    "ES0_DDR36_CONFIG_REG3_IS",
    "ES0_DDR36_STATUS_REG1_IS",
    "ES0_DDR36_STATUS_REG2_IS",
    "ES0_DTU_ATE_STS0",
    "ES0_DTU_ATE_STS1",
    "ES0_DTU_ATE_STS2",
    "ES0_DTU_ATE_STS3",
    "ES0_DTU_ATE_STS4",
    "ES0_DTU_ATE_TMODE",
    "ES0_DTU_LTE_ADR0",
    "ES0_DTU_LTE_ADR1",
    "ES0_DTU_LTE_D0F_0",
    "ES0_DTU_LTE_D0F_1",
    "ES0_DTU_LTE_D0R_0",
    "ES0_DTU_LTE_D0R_1",
    "ES0_DTU_LTE_D1F_0",
    "ES0_DTU_LTE_D1F_1",
    "ES0_DTU_LTE_D1R_0",
    "ES0_DTU_LTE_D1R_1",
    "ES0_DTU_LTE_STS_DONE",
    "ES0_DTU_LTE_STS_ERR_ADR",
    "ES0_DTU_LTE_STS_ERR_DF_0",
    "ES0_DTU_LTE_STS_ERR_DF_1",
    "ES0_DTU_LTE_STS_ERR_DR_0",
    "ES0_DTU_LTE_STS_ERR_DR_1",
    "ES0_DTU_LTE_TMODE0",
    "ES0_DTU_LTE_TMODE1",
    "ES0_DTU_MODE",
    "ES0_MCU_EN",
    "ES0_MCU_STATUS",
    "ES0_SRAM_CTL",
    "ES1_DDR36_CONFIG_REG1_IS",
    "ES1_DDR36_CONFIG_REG2_IS",
    "ES1_DDR36_CONFIG_REG3_IS",
    "ES1_DDR36_STATUS_REG1_IS",
    "ES1_DDR36_STATUS_REG2_IS",
    "ES1_DTU_ATE_STS0",
    "ES1_DTU_ATE_STS1",
    "ES1_DTU_ATE_STS2",
    "ES1_DTU_ATE_STS3",
    "ES1_DTU_ATE_STS4",
    "ES1_DTU_ATE_TMODE",
    "ES1_DTU_LTE_ADR0",
    "ES1_DTU_LTE_ADR1",
    "ES1_DTU_LTE_D0F_0",
    "ES1_DTU_LTE_D0F_1",
    "ES1_DTU_LTE_D0R_0",
    "ES1_DTU_LTE_D0R_1",
    "ES1_DTU_LTE_D1F_0",
    "ES1_DTU_LTE_D1F_1",
    "ES1_DTU_LTE_D1R_0",
    "ES1_DTU_LTE_D1R_1",
    "ES1_DTU_LTE_STS_DONE",
    "ES1_DTU_LTE_STS_ERR_ADR",
    "ES1_DTU_LTE_STS_ERR_DF_0",
    "ES1_DTU_LTE_STS_ERR_DF_1",
    "ES1_DTU_LTE_STS_ERR_DR_0",
    "ES1_DTU_LTE_STS_ERR_DR_1",
    "ES1_DTU_LTE_TMODE0",
    "ES1_DTU_LTE_TMODE1",
    "ES1_DTU_MODE",
    "ES1_MCU_EN",
    "ES1_MCU_STATUS",
    "ES1_SRAM_CTL",
    "ESA0",
    "ESA1",
    "ESA2",
    "ESCONFIG",
    "ESEC_DEBUGFF_ECC_STATUS",
    "ESEC_DEBUG_1",
    "ESEC_DEBUG_CTRL",
    "ESEC_DEBUG_GLOBAL_1",
    "ESEC_DEBUG_GLOBAL_2",
    "ESEC_ECC_DEBUG",
    "ESEC_ECC_ERROR",
    "ESEC_ECC_ERROR_MASK",
    "ESEC_FIPS_INDIRECT_ACCESS",
    "ESEC_FIPS_INDIRECT_ADDR",
    "ESEC_FIPS_INDIRECT_RD_DATA",
    "ESEC_FIPS_INDIRECT_WR_DATA",
    "ESEC_GLOBAL_CTRL",
    "ESEC_GLOBAL_PRE_SCALE",
    "ESEC_GLOBAL_TICK_TIME",
    "ESEC_GLOBAL_TIMER",
    "ESEC_HEADER_CAPTURE_CTRL",
    "ESEC_LKUPFF_ECC_STATUS",
    "ESEC_MASTER_CTRL",
    "ESEC_MIB1_ECC_STATUS",
    "ESEC_MIB2_ECC_STATUS",
    "ESEC_MIB3_ECC_STATUS",
    "ESEC_MIB4_ECC_STATUS",
    "ESEC_MIB5_ECC_STATUS",
    "ESEC_PDCFF_ECC_STATUS",
    "ESEC_PN_THD",
    "ESEC_SADB_ECC_STATUS",
    "ESEC_SAKEY_ECC_STATUS",
    "ESEC_SA_EXPIRY_INT",
    "ESEC_SA_EXPIRY_INT_MASK",
    "ESEC_SA_TABLE_DEBUG",
    "ESEC_SCDB_ECC_STATUS",
    "ESEC_SOFT_SA_EXPIRY_INT",
    "ESEC_SOFT_SA_EXPIRY_INT_MASK",
    "ESEC_XLCFF_ECC_STATUS",
    "ESEC_XMIT_CREDIT_EMPTY_INT",
    "ESEC_XMIT_CREDIT_EMPTY_INT_MASK",
    "ESEMCAMENTRIESCOUNTER",
    "ESEMDIAGNOSTICS",
    "ESEMDIAGNOSTICSINDEX",
    "ESEMDIAGNOSTICSKEY",
    "ESEMDIAGNOSTICSLOOKUPRESULT",
    "ESEMDIAGNOSTICSREADRESULT",
    "ESEMEMCDEFRAGCONFIGURATIONREGISTER",
    "ESEMENTRIESCOUNTER",
    "ESEMERRORCAMTABLEFULLCOUNTER",
    "ESEMERRORDELETEUNKNOWNKEYCOUNTER",
    "ESEMERRORREACHEDMAXENTRYLIMITCOUNTER",
    "ESEMINTREG",
    "ESEMINTREGMASK",
    "ESEMKEYTABLEENTRYLIMIT",
    "ESEMLASTLOOKUP",
    "ESEMLOOKUPARBITERLOOKUPCOUNTER",
    "ESEMMANAGEMENTUNITCONFIGURATIONREGISTER",
    "ESEMMANAGEMENTUNITFAILURE",
    "ESEMREQUESTSCOUNTER",
    "ESEMRESETSTATUSREGISTER",
    "ESEMWARNINGINSERTEDEXISTINGCOUNTER",
    "ESMIF_ADM_CTRL_STATUS",
    "ESMIF_CNP_SEARCH_REQ_COUNT",
    "ESMIF_CUR_PENDING_COST0",
    "ESMIF_CUR_PENDING_COST1",
    "ESMIF_CUR_PENDING_COST2",
    "ESMIF_DROP_COUNT",
    "ESMIF_INIT_CONFIG",
    "ESMIF_MAX_PENDING_COST0",
    "ESMIF_MAX_PENDING_COST1",
    "ESMIF_MAX_PENDING_COST2",
    "ESMIF_MULTI_ECC_PARITY_ERROR_LOG",
    "ESM_ADM_CTRL_FIFO_STATUS",
    "ESM_ADM_THR_DROP_ALL_COST0",
    "ESM_ADM_THR_DROP_ALL_COST1",
    "ESM_ADM_THR_DROP_ALL_COST2",
    "ESM_ADM_THR_DROP_ALL_RESET_COST0",
    "ESM_ADM_THR_DROP_ALL_RESET_COST1",
    "ESM_ADM_THR_DROP_ALL_RESET_COST2",
    "ESM_ADM_THR_DROP_OPT_COST0",
    "ESM_ADM_THR_DROP_OPT_COST1",
    "ESM_ADM_THR_DROP_OPT_COST2",
    "ESM_ADM_THR_DROP_OPT_RESET_COST0",
    "ESM_ADM_THR_DROP_OPT_RESET_COST1",
    "ESM_ADM_THR_DROP_OPT_RESET_COST2",
    "ESM_AGE_CNT",
    "ESM_AXP_THR_XOFF_COST0",
    "ESM_AXP_THR_XOFF_COST1",
    "ESM_AXP_THR_XOFF_COST2",
    "ESM_AXP_THR_XOFF_RESET_COST0",
    "ESM_AXP_THR_XOFF_RESET_COST1",
    "ESM_AXP_THR_XOFF_RESET_COST2",
    "ESM_CONTAINER_SELECT",
    "ESM_CTL",
    "ESM_ERR_CTL",
    "ESM_ET_HWTL_CONTROL",
    "ESM_ET_HWTL_EVENT_ERR_INFO",
    "ESM_ET_HWTL_MM_INFO",
    "ESM_ET_HWTL_STATUS_0",
    "ESM_ET_HWTL_STATUS_1",
    "ESM_ET_RSP_CBA_MM_INFO",
    "ESM_ET_RSP_FIFO_STATUS",
    "ESM_EVENT_ERR_STATUS_INTR",
    "ESM_EVENT_ERR_STATUS_INTR_ENABLE",
    "ESM_EXT_HITBIT_CONTROL",
    "ESM_FIFO_MAX_COUNTS",
    "ESM_KEYGEN_CTL",
    "ESM_L2_AGE_CTL",
    "ESM_L2_AGE_STATUS",
    "ESM_MAX_LATENCY_RECORDED",
    "ESM_MEMORY_DBGCTRL_0",
    "ESM_MEMORY_DBGCTRL_1",
    "ESM_MEMORY_DBGCTRL_2",
    "ESM_MEMORY_DBGCTRL_3",
    "ESM_MEMORY_DBGCTRL_4",
    "ESM_MISC_CONTROL",
    "ESM_MISC_STATUS",
    "ESM_MODE_PER_PORT",
    "ESM_OPT_REQ_INTERVAL",
    "ESM_PER_PORT_AGE_CONTROL",
    "ESM_PER_PORT_REPL_CONTROL",
    "ESM_PKT_TYPE_ID_CAM_BIST_CONFIG",
    "ESM_PKT_TYPE_ID_CAM_BIST_DBGCTRL",
    "ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATA",
    "ESM_PKT_TYPE_ID_CAM_BIST_STATUS",
    "ESM_PKT_TYPE_ID_CAM_DBGCTRL",
    "ESM_PPA_STATUS",
    "ESM_REQUEST_LANE_MAP",
    "ESM_REUSE_COUNTER_0",
    "ESM_REUSE_COUNTER_1",
    "ESM_REUSE_COUNTER_2",
    "ESM_REUSE_COUNTER_3",
    "ESM_SEARCH_PROFILE_BASE",
    "ESTDMCONFIG",
    "ES_BYPASSMMU",
    "ES_CONFIG",
    "ES_CPU_SCHEDULER",
    "ES_DEBUG3",
    "ES_DEBUG4",
    "ES_ECC_DEBUG0",
    "ES_ECC_DEBUG1",
    "ES_ECC_ERROR",
    "ES_ECC_ERROR_MASK",
    "ES_ECC_STATUS0",
    "ES_ECC_STATUS1",
    "ES_ECC_STATUS2",
    "ES_ECC_STATUS3",
    "ES_ECC_STATUS4",
    "ES_ECC_STATUS5",
    "ES_ECC_STATUS6",
    "ES_ECC_STATUS7",
    "ES_ECC_STATUS8",
    "ES_ECC_STATUS9",
    "ES_ECC_STATUS10",
    "ES_ERROR",
    "ES_ERROR_INFO",
    "ES_ERROR_MASK",
    "ES_LLS_SOFT_RESET",
    "ES_LL_FC_CONFIG",
    "ES_PIPE0_ASF_CREDIT_THRESH_HI",
    "ES_PIPE0_ASF_CREDIT_THRESH_LO",
    "ES_PIPE0_LLS_CONFIG0",
    "ES_PIPE0_LLS_CONFIG_SP_MIN_PRIORITY",
    "ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L0",
    "ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L1",
    "ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L2",
    "ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_PORT",
    "ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK0",
    "ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK1",
    "ES_PIPE0_LLS_DEBUG_INJECT_ACTIVATION",
    "ES_PIPE0_LLS_DEBUG_P_WERR_MAX_SC_RESET",
    "ES_PIPE0_LLS_DEBUG_SPECIAL",
    "ES_PIPE0_LLS_EN_COR_ERR_RPT_1",
    "ES_PIPE0_LLS_EN_COR_ERR_RPT_2",
    "ES_PIPE0_LLS_ERROR_VIOLATE_1IN11_TDM",
    "ES_PIPE0_LLS_FC_CONFIG",
    "ES_PIPE0_LLS_FIXED_DEQ_LEN",
    "ES_PIPE0_LLS_MEM_L0_TM_0",
    "ES_PIPE0_LLS_MEM_L0_TM_1",
    "ES_PIPE0_LLS_MEM_L0_TM_2",
    "ES_PIPE0_LLS_MEM_L0_TM_3",
    "ES_PIPE0_LLS_MEM_L0_TM_4",
    "ES_PIPE0_LLS_MEM_L0_TM_5",
    "ES_PIPE0_LLS_MEM_L0_TM_6",
    "ES_PIPE0_LLS_MEM_L0_TM_7",
    "ES_PIPE0_LLS_MEM_L0_TM_8",
    "ES_PIPE0_LLS_MEM_L0_TM_9",
    "ES_PIPE0_LLS_MEM_L1_TM_0",
    "ES_PIPE0_LLS_MEM_L1_TM_1",
    "ES_PIPE0_LLS_MEM_L1_TM_2",
    "ES_PIPE0_LLS_MEM_L1_TM_3",
    "ES_PIPE0_LLS_MEM_L1_TM_4",
    "ES_PIPE0_LLS_MEM_L1_TM_5",
    "ES_PIPE0_LLS_MEM_L1_TM_6",
    "ES_PIPE0_LLS_MEM_L1_TM_7",
    "ES_PIPE0_LLS_MEM_L1_TM_8",
    "ES_PIPE0_LLS_MEM_L1_TM_9",
    "ES_PIPE0_LLS_MEM_L2_TM_0",
    "ES_PIPE0_LLS_MEM_L2_TM_2",
    "ES_PIPE0_LLS_MEM_L2_TM_3",
    "ES_PIPE0_LLS_MEM_L2_TM_4",
    "ES_PIPE0_LLS_MEM_L2_TM_5",
    "ES_PIPE0_LLS_MEM_L2_TM_6",
    "ES_PIPE0_LLS_MEM_PORT_TM_0",
    "ES_PIPE0_LLS_MEM_PORT_TM_1",
    "ES_PIPE0_LLS_MEM_PORT_TM_2",
    "ES_PIPE0_LLS_MEM_PORT_TM_3",
    "ES_PIPE0_LLS_MEM_PORT_TM_4",
    "ES_PIPE0_LLS_PKT_ACC_CONFIG1",
    "ES_PIPE0_LLS_PKT_ACC_CONFIG2",
    "ES_PIPE0_MMU_PORT_CREDIT",
    "ES_PIPE0_OVR_SUB_GRP0_TBL",
    "ES_PIPE0_OVR_SUB_GRP0_WT",
    "ES_PIPE0_OVR_SUB_GRP1_TBL",
    "ES_PIPE0_OVR_SUB_GRP1_WT",
    "ES_PIPE0_OVR_SUB_GRP2_TBL",
    "ES_PIPE0_OVR_SUB_GRP2_WT",
    "ES_PIPE0_OVR_SUB_GRP3_TBL",
    "ES_PIPE0_OVR_SUB_GRP3_WT",
    "ES_PIPE0_OVR_SUB_GRP_CFG",
    "ES_PIPE0_TDM_CONFIG",
    "ES_PIPE1_ASF_CREDIT_THRESH_HI",
    "ES_PIPE1_ASF_CREDIT_THRESH_LO",
    "ES_PIPE1_LLS_CONFIG0",
    "ES_PIPE1_LLS_CONFIG_SP_MIN_PRIORITY",
    "ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L0",
    "ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L1",
    "ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L2",
    "ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_PORT",
    "ES_PIPE1_LLS_DEBUG_INJECT_ACTIVATION",
    "ES_PIPE1_LLS_DEBUG_P_WERR_MAX_SC_RESET",
    "ES_PIPE1_LLS_DEBUG_SPECIAL",
    "ES_PIPE1_LLS_EN_COR_ERR_RPT_1",
    "ES_PIPE1_LLS_EN_COR_ERR_RPT_2",
    "ES_PIPE1_LLS_ERROR_VIOLATE_1IN11_TDM",
    "ES_PIPE1_LLS_FC_CONFIG",
    "ES_PIPE1_LLS_FIXED_DEQ_LEN",
    "ES_PIPE1_LLS_MEM_L0_TM_0",
    "ES_PIPE1_LLS_MEM_L0_TM_1",
    "ES_PIPE1_LLS_MEM_L0_TM_2",
    "ES_PIPE1_LLS_MEM_L0_TM_3",
    "ES_PIPE1_LLS_MEM_L0_TM_4",
    "ES_PIPE1_LLS_MEM_L0_TM_5",
    "ES_PIPE1_LLS_MEM_L0_TM_6",
    "ES_PIPE1_LLS_MEM_L0_TM_7",
    "ES_PIPE1_LLS_MEM_L0_TM_8",
    "ES_PIPE1_LLS_MEM_L0_TM_9",
    "ES_PIPE1_LLS_MEM_L1_TM_0",
    "ES_PIPE1_LLS_MEM_L1_TM_1",
    "ES_PIPE1_LLS_MEM_L1_TM_2",
    "ES_PIPE1_LLS_MEM_L1_TM_3",
    "ES_PIPE1_LLS_MEM_L1_TM_4",
    "ES_PIPE1_LLS_MEM_L1_TM_5",
    "ES_PIPE1_LLS_MEM_L1_TM_6",
    "ES_PIPE1_LLS_MEM_L1_TM_7",
    "ES_PIPE1_LLS_MEM_L1_TM_8",
    "ES_PIPE1_LLS_MEM_L1_TM_9",
    "ES_PIPE1_LLS_MEM_L2_TM_0",
    "ES_PIPE1_LLS_MEM_L2_TM_2",
    "ES_PIPE1_LLS_MEM_L2_TM_3",
    "ES_PIPE1_LLS_MEM_L2_TM_4",
    "ES_PIPE1_LLS_MEM_L2_TM_5",
    "ES_PIPE1_LLS_MEM_L2_TM_6",
    "ES_PIPE1_LLS_MEM_PORT_TM_0",
    "ES_PIPE1_LLS_MEM_PORT_TM_1",
    "ES_PIPE1_LLS_MEM_PORT_TM_2",
    "ES_PIPE1_LLS_MEM_PORT_TM_3",
    "ES_PIPE1_LLS_MEM_PORT_TM_4",
    "ES_PIPE1_LLS_PKT_ACC_CONFIG1",
    "ES_PIPE1_LLS_PKT_ACC_CONFIG2",
    "ES_PIPE1_MMU_PORT_CREDIT",
    "ES_PIPE1_OVR_SUB_GRP0_TBL",
    "ES_PIPE1_OVR_SUB_GRP0_WT",
    "ES_PIPE1_OVR_SUB_GRP1_TBL",
    "ES_PIPE1_OVR_SUB_GRP1_WT",
    "ES_PIPE1_OVR_SUB_GRP2_TBL",
    "ES_PIPE1_OVR_SUB_GRP2_WT",
    "ES_PIPE1_OVR_SUB_GRP3_TBL",
    "ES_PIPE1_OVR_SUB_GRP3_WT",
    "ES_PIPE1_OVR_SUB_GRP_CFG",
    "ES_PIPE1_TDM_CONFIG",
    "ES_PORTGRP_WDRR_WEIGHTS",
    "ES_PURGEQ_PORT_ENABLE",
    "ES_QUEUE_TO_PRIO",
    "ES_QUEUE_TO_PRIO_P54",
    "ES_S2_MEMORY_CREDIT_TM_0",
    "ES_S2_MEMORY_CREDIT_TM_1",
    "ES_S2_MEMORY_PARITY_STATUS_0",
    "ES_S2_MEMORY_PARITY_STATUS_1",
    "ES_S2_MEMORY_TM_0",
    "ES_S2_MEMORY_TM_1",
    "ES_S3_MEMORY_CREDIT_TM_0",
    "ES_S3_MEMORY_CREDIT_TM_1",
    "ES_S3_MEMORY_PARITY_STATUS_0",
    "ES_S3_MEMORY_PARITY_STATUS_1",
    "ES_S3_MEMORY_TM_0",
    "ES_S3_MEMORY_TM_1",
    "ES_TDM_CAL_CFG",
    "ES_TDM_CONFIG",
    "ES_TDM_EN",
    "ES_TM_ENABLE_DEBUG2",
    "ES_TRACE_IF_CONTROL",
    "ES_TRACE_IF_COUNTER",
    "ES_TRACE_IF_FIELD_MASK0",
    "ES_TRACE_IF_FIELD_VALUE0",
    "ES_TRACE_IF_STATUS",
    "ES_TRACE_IF_STATUS_MASK",
    "ETAG_MULTICAST_RANGE",
    "ETB_AUTHENTICATION_STATUS",
    "ETB_CLAIM_TAG_CLEAR",
    "ETB_CLAIM_TAG_SET",
    "ETB_COMPONENT_ID_0",
    "ETB_COMPONENT_ID_1",
    "ETB_COMPONENT_ID_2",
    "ETB_COMPONENT_ID_3",
    "ETB_CTL",
    "ETB_DEVICE_ID",
    "ETB_DEVICE_TYPE_ID",
    "ETB_FFCR",
    "ETB_FFSR",
    "ETB_IITRFLIN",
    "ETB_IITRFLINACK",
    "ETB_INTEG_MODE_CTRL",
    "ETB_ITATBCTR0",
    "ETB_ITATBCTR1",
    "ETB_ITATBCTR2",
    "ETB_ITATBDATA0",
    "ETB_ITMISCOP0",
    "ETB_LOCK_ACCESS",
    "ETB_LOCK_STATUS",
    "ETB_PERIPHERAL_ID_0",
    "ETB_PERIPHERAL_ID_1",
    "ETB_PERIPHERAL_ID_2",
    "ETB_PERIPHERAL_ID_3",
    "ETB_PERIPHERAL_ID_4",
    "ETB_PERIPHERAL_ID_5",
    "ETB_PERIPHERAL_ID_6",
    "ETB_PERIPHERAL_ID_7",
    "ETB_RDP",
    "ETB_RRD",
    "ETB_RRP",
    "ETB_RWD",
    "ETB_RWP",
    "ETB_STS",
    "ETC_CTL",
    "ETHERNETACTIONPROFILES0",
    "ETHERNETACTIONPROFILES1",
    "ETHERNETTYPESREG0",
    "ETHERNETTYPESREG1",
    "ETHERNETTYPESREG2",
    "ETHERNETTYPESREG3",
    "ETHERNETTYPESREG4",
    "ETHERNET_TYPE_MPLS_CONFIGURATION_REGISTER",
    "ETHERNET_TYPE_TRILL_CONFIGURATION_REGISTER",
    "ETHMCBMACADDRPREFIX",
    "ETMDETODPMAP",
    "ETM_ADDR_CMP_ACCESS_TYPE_1",
    "ETM_ADDR_CMP_ACCESS_TYPE_2",
    "ETM_ADDR_CMP_ACCESS_TYPE_3",
    "ETM_ADDR_CMP_ACCESS_TYPE_4",
    "ETM_ADDR_CMP_ACCESS_TYPE_5",
    "ETM_ADDR_CMP_ACCESS_TYPE_6",
    "ETM_ADDR_CMP_ACCESS_TYPE_7",
    "ETM_ADDR_CMP_ACCESS_TYPE_8",
    "ETM_ADDR_CMP_VALUE_1",
    "ETM_ADDR_CMP_VALUE_2",
    "ETM_ADDR_CMP_VALUE_3",
    "ETM_ADDR_CMP_VALUE_4",
    "ETM_ADDR_CMP_VALUE_5",
    "ETM_ADDR_CMP_VALUE_6",
    "ETM_ADDR_CMP_VALUE_7",
    "ETM_ADDR_CMP_VALUE_8",
    "ETM_ASIC_CONTROL",
    "ETM_AUTHENTICATION_STATUS",
    "ETM_CFG_CODE",
    "ETM_CFG_CODE_EXT",
    "ETM_CLAIM_TAG_CLEAR",
    "ETM_CLAIM_TAG_SET",
    "ETM_COMPONENT_ID_0",
    "ETM_COMPONENT_ID_1",
    "ETM_COMPONENT_ID_2",
    "ETM_COMPONENT_ID_3",
    "ETM_CONTEXT_ID_CMP_MASK",
    "ETM_CONTEXT_ID_CMP_VALUE",
    "ETM_CORESIGHT_TRACE_ID",
    "ETM_COUNTER_ENABLE_EVENT_1",
    "ETM_COUNTER_ENABLE_EVENT_2",
    "ETM_COUNTER_RELOAD_EVENT_1",
    "ETM_COUNTER_RELOAD_EVENT_2",
    "ETM_COUNTER_RELOAD_VALUE_1",
    "ETM_COUNTER_RELOAD_VALUE_2",
    "ETM_COUNTER_VALUE_1",
    "ETM_COUNTER_VALUE_2",
    "ETM_CURRENT_SEQ_STATE",
    "ETM_DATA_CMP_MASK_1",
    "ETM_DATA_CMP_MASK_3",
    "ETM_DATA_CMP_VALUE_1",
    "ETM_DATA_CMP_VALUE_3",
    "ETM_DEVICE_CONFIG",
    "ETM_DEVICE_TYPE",
    "ETM_ETM_CONTROL",
    "ETM_ETM_ID",
    "ETM_ETM_STATUS",
    "ETM_EXTENDED_EXT_INPUT_SELECTOR",
    "ETM_EXT_OUTPUT_EVENT_1",
    "ETM_EXT_OUTPUT_EVENT_2",
    "ETM_FIFOFULL_LEVEL",
    "ETM_INTEGRATION_MODE_CONTROL",
    "ETM_ITATBCTR0",
    "ETM_ITATBCTR1",
    "ETM_ITATBCTR2",
    "ETM_ITATBDATA0",
    "ETM_ITETMIF",
    "ETM_ITMISCIN",
    "ETM_ITMISCOUT",
    "ETM_ITTRIGGERACK",
    "ETM_ITTRIGGERREQ",
    "ETM_LOCK_ACCESS",
    "ETM_LOCK_STATUS",
    "ETM_PERIPHERAL_ID_0",
    "ETM_PERIPHERAL_ID_1",
    "ETM_PERIPHERAL_ID_2",
    "ETM_PERIPHERAL_ID_3",
    "ETM_PERIPHERAL_ID_4",
    "ETM_PERIPHERAL_ID_5",
    "ETM_PERIPHERAL_ID_6",
    "ETM_PERIPHERAL_ID_7",
    "ETM_POWER_DOWN_STATUS",
    "ETM_SEQ_STATE_TRN_EVENT_1",
    "ETM_SEQ_STATE_TRN_EVENT_2",
    "ETM_SEQ_STATE_TRN_EVENT_3",
    "ETM_SEQ_STATE_TRN_EVENT_4",
    "ETM_SEQ_STATE_TRN_EVENT_5",
    "ETM_SEQ_STATE_TRN_EVENT_6",
    "ETM_SYNC_FREQ",
    "ETM_SYSTEM_CFG",
    "ETM_TRIGGER_EVENT",
    "ETM_TR_EN_CTRL_1",
    "ETM_TR_EN_CTRL_2",
    "ETM_TR_EN_EVENT",
    "ETM_TR_EN_START_STOP_RESOURCE_CTRL",
    "ETM_VIEW_DATA_CONTROL_1",
    "ETM_VIEW_DATA_EVENT",
    "ETPPDEBUGCONFIGURATION",
    "ETU_ATE_CONFIG_REG2_IS",
    "ETU_BIST_CTL",
    "ETU_BIST_PATTERN0",
    "ETU_BIST_PATTERN1",
    "ETU_BIST_STS",
    "ETU_BKGND_PROC_ERR_INFO",
    "ETU_BKGND_PROC_SEC_INFO",
    "ETU_CONFIG0",
    "ETU_CONFIG1",
    "ETU_CONFIG2",
    "ETU_CONFIG3",
    "ETU_CONFIG4",
    "ETU_CP_CMD_ERR_STATE",
    "ETU_CP_FIFO_CMD_ERR_INFO1",
    "ETU_CP_FIFO_CMD_ERR_INFO2",
    "ETU_CP_FIFO_CTL",
    "ETU_CP_FIFO_DBE_STS",
    "ETU_CP_FIFO_INTR_CLR",
    "ETU_CP_FIFO_INTR_ENABLE",
    "ETU_CP_FIFO_INTR_STS",
    "ETU_CP_FIFO_SBE_STS",
    "ETU_CP_FIFO_STS",
    "ETU_CP_TIMEOUT_LATENCY",
    "ETU_DBG_IPIPE_ERR_RSP_COUNT",
    "ETU_DBG_IPIPE_REQ_RSP_COUNT",
    "ETU_DBG_PD_TM",
    "ETU_DBG_SM",
    "ETU_DDR72_CONFIG_REG1_IS",
    "ETU_DDR72_CONFIG_REG2_IS",
    "ETU_DDR72_CONFIG_REG3_IS",
    "ETU_DDR72_STATUS_REG1_IS",
    "ETU_DDR72_STATUS_REG2_IS",
    "ETU_DDR72_STATUS_REG3_IS",
    "ETU_DFT_CTL",
    "ETU_DFT_CTL2",
    "ETU_DTU_ATE_CAPT_DAT",
    "ETU_DTU_ATE_CONFIG_REG1_IS",
    "ETU_DTU_ATE_EXP_DAT",
    "ETU_DTU_ATE_STS1",
    "ETU_ET_INST_REQ",
    "ETU_ET_INST_STATUS",
    "ETU_EXT_L2_BULK_INFO",
    "ETU_EXT_L2_CMD_ERR_INFO1",
    "ETU_EXT_L2_CMD_ERR_INFO2",
    "ETU_GLOBAL_INTR_CLEAR",
    "ETU_GLOBAL_INTR_ENABLE",
    "ETU_GLOBAL_INTR_STS",
    "ETU_INST_OPC",
    "ETU_INTR_CLEAR",
    "ETU_INTR_ENABLE",
    "ETU_INTR_STATUS",
    "ETU_INT_MEM_RST",
    "ETU_L2MODFIFO_STATUS",
    "ETU_L2SEARCH72_INST",
    "ETU_LTE_BIST_CTL",
    "ETU_LTE_BIST_REF_SEARCH0",
    "ETU_LTE_BIST_REF_SEARCH1",
    "ETU_LTE_BIST_STATUS",
    "ETU_LUREQFIFO_RS_CTL",
    "ETU_LUREQFIFO_RS_STATUS",
    "ETU_PP_XLAT0_PERR_INFO",
    "ETU_PP_XLAT1_PERR_INFO",
    "ETU_RDDATA72_INST",
    "ETU_RDMASK72_INST",
    "ETU_RRFE_WAIT_FULL_INFO",
    "ETU_RRFE_WAIT_PENDING0_INFO",
    "ETU_RRFE_WAIT_TIMER",
    "ETU_RSLT_DAT0",
    "ETU_RSLT_DAT1",
    "ETU_RSLT_DAT2",
    "ETU_RX_CW_ERR_CHANOUT",
    "ETU_RX_CW_ERR_DW0_HI",
    "ETU_RX_CW_ERR_DW0_LO",
    "ETU_RX_CW_ERR_DW1_HI",
    "ETU_RX_CW_ERR_DW1_LO",
    "ETU_RX_CW_ERR_INFO1",
    "ETU_RX_CW_ERR_INFO2",
    "ETU_RX_ERS0_CHANOUT",
    "ETU_RX_ERS0_DW0_HI",
    "ETU_RX_ERS0_DW0_LO",
    "ETU_RX_ERS0_DW1_HI",
    "ETU_RX_ERS0_DW1_LO",
    "ETU_RX_ERS0_INFO2",
    "ETU_RX_RSP_FIFO_CTL",
    "ETU_RX_RSP_FIFO_EV_DBE_STS",
    "ETU_RX_RSP_FIFO_EV_SBE_STS",
    "ETU_RX_RSP_FIFO_INTR_CLR",
    "ETU_RX_RSP_FIFO_INTR_ENABLE",
    "ETU_RX_RSP_FIFO_INTR_STS",
    "ETU_RX_RSP_FIFO_OD_DBE_STS",
    "ETU_RX_RSP_FIFO_OD_SBE_STS",
    "ETU_RX_RSP_FIFO_STS",
    "ETU_S0_RBUS_PERR_INFO",
    "ETU_S1_RBUS_PERR_INFO",
    "ETU_SBUS_CMD_ERR_INFO1",
    "ETU_SBUS_CMD_ERR_INFO2",
    "ETU_SBUS_CMD_SEC_INFO",
    "ETU_SEARCH0_RESULT",
    "ETU_SEARCH1_RESULT",
    "ETU_TX_CP_MAX_LATENCY",
    "ETU_TX_EXT_L2_MAX_LATENCY",
    "ETU_TX_PIPE_CTL_FIFO_CTL",
    "ETU_TX_PIPE_CTL_FIFO_DBE_STS",
    "ETU_TX_PIPE_CTL_FIFO_INTR_CLR",
    "ETU_TX_PIPE_CTL_FIFO_INTR_ENABLE",
    "ETU_TX_PIPE_CTL_FIFO_INTR_STS",
    "ETU_TX_PIPE_CTL_FIFO_SBE_STS",
    "ETU_TX_PIPE_CTL_FIFO_STS",
    "ETU_TX_RAW_REQ_CONTROL_WORD",
    "ETU_TX_REQ_FIFO_CTL",
    "ETU_TX_REQ_FIFO_EV_DBE_STS",
    "ETU_TX_REQ_FIFO_EV_SBE_STS",
    "ETU_TX_REQ_FIFO_INTR_CLR",
    "ETU_TX_REQ_FIFO_INTR_ENABLE",
    "ETU_TX_REQ_FIFO_INTR_STS",
    "ETU_TX_REQ_FIFO_OD_DBE_STS",
    "ETU_TX_REQ_FIFO_OD_SBE_STS",
    "ETU_TX_REQ_FIFO_STS",
    "ETU_WRAP_ECC_ERROR",
    "ETU_WRAP_GLOBAL_CONFIG",
    "ETU_WRAP_GLOBAL_DEBUG",
    "ETU_WRAP_INTERRUPT",
    "ETU_WRAP_INTERRUPT_MASK",
    "ETU_WRAP_LATENCY_CONFIG",
    "ETU_WRAP_LATENCY_MEASURE",
    "ETU_WRAP_PD_ASSIST",
    "ETU_WRAP_PROGID_EXTENSION",
    "ETU_WRAP_PROGID_LOCATION",
    "ETU_WRAP_TRACEPOINT_CONFIG",
    "ETU_WRAP_TRACEPOINT_DELAY_CONFIG_ETU",
    "ETU_WRAP_TRACEPOINT_DELAY_CONFIG_LRP",
    "ETU_WRAP_TRACEPOINT_DELAY_CONFIG_RSP",
    "ETU_WRAP_TRACEPOINT_ETU_KEY_CAPT",
    "ETU_WRAP_TRACEPOINT_ETU_KEY_DATAMASK",
    "ETU_WRAP_TRACEPOINT_ETU_KEY_VALUE",
    "ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_CAPT",
    "ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_DATAMASK",
    "ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_VALUE",
    "ETU_WRAP_TRACEPOINT_ETU_RSP_CAPT",
    "ETU_WRAP_TRACEPOINT_ETU_RSP_DATAMASK",
    "ETU_WRAP_TRACEPOINT_ETU_RSP_VALUE",
    "ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_CAPT",
    "ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_DATAMASK",
    "ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_VALUE",
    "ETU_WRAP_TRACEPOINT_LRP_DATA_KEY",
    "ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_DATAMASK",
    "ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_VALUE",
    "ETU_WRAP_TRACE_ETU_COUNTER",
    "ETU_WRAP_TRACE_INTERRUPT",
    "ETU_WRAP_TRACE_INTERRUPT_MASK",
    "ETU_WRAP_TRACE_LRP_COUNTER",
    "ETU_WRAP_TRACE_RSP_COUNTER",
    "ETU_WRDM72_INST",
    "ETU_WR_DB_V0_DATA0",
    "ETU_WR_DB_V0_DATA1",
    "ETU_WR_DB_V0_DATA2",
    "ETU_WR_DB_V0_MASK0",
    "ETU_WR_DB_V0_MASK1",
    "ETU_WR_DB_V0_MASK2",
    "EVLAN_RAM_DBGCTRL",
    "EVLAN_TM_REG_1",
    "EVLAN_WW_REG_1",
    "EVXLT_RAM_CONTROL_1",
    "EVXLT_RAM_CONTROL_2",
    "EVXLT_RAM_DBGCTRL",
    "EVXLT_TM_REG_1",
    "EVXLT_WW_REG_1",
    "EXCLUDE_DEST_ID_FOR_MC_LINKS_0",
    "EXCLUDE_DEST_ID_FOR_MC_LINKS_1",
    "EXCLUDE_DEST_ID_FOR_MC_LINKS_2",
    "EXCLUDE_DEST_ID_FOR_MC_LINKS_3",
    "EXT1_RESET_ON_EMPTY_MAX_PORT1",
    "EXT1_RESET_ON_EMPTY_MAX_PORT2",
    "EXT1_RESET_ON_EMPTY_MAX_PORT3",
    "EXT1_RESET_ON_EMPTY_MAX_PORT4",
    "EXT1_RESET_ON_EMPTY_MAX_PORT34",
    "EXT1_RESET_ON_EMPTY_MAX_PORT35",
    "EXT1_RESET_ON_EMPTY_MAX_PORT36",
    "EXT1_RESET_ON_EMPTY_MAX_PORT37",
    "EXT1_SHAPING_CONTROL_PORT1",
    "EXT1_SHAPING_CONTROL_PORT2",
    "EXT1_SHAPING_CONTROL_PORT3",
    "EXT1_SHAPING_CONTROL_PORT4",
    "EXT1_SHAPING_CONTROL_PORT34",
    "EXT1_SHAPING_CONTROL_PORT35",
    "EXT1_SHAPING_CONTROL_PORT36",
    "EXT1_SHAPING_CONTROL_PORT37",
    "EXTADDR",
    "EXTENDEDMODEWR2REGISTER",
    "EXT_BUFFER_POOL_CONG_STATE",
    "EXT_IFP_ACT_PARITY_CONTROL",
    "EXT_IFP_ACT_PARITY_STATUS_INTR",
    "EXT_IFP_ACT_PARITY_STATUS_NACK",
    "EXT_TCAM_ATTR",
    "FABRICHEADEREXTENDEDMODE",
    "FABRICMCBASEQUEUE",
    "FABRICMULTICASTQUEUEBOUNDARIES",
    "FAPPORTCONFIGURATION",
    "FASTPORTCONFIGURATION",
    "FASTPORTWDRRWEIGHTS",
    "FAST_TX_FLUSH",
    "FATPIPECONFIGURATION",
    "FBCCACHECONFIGURATION",
    "FBCEXTERNALFULLMULTICASTLIMITHIGH",
    "FBCEXTERNALFULLMULTICASTLIMITLOW",
    "FBCEXTERNALMINIMULTICASTLIMITHIGH",
    "FBCEXTERNALMINIMULTICASTLIMITLOW",
    "FBCEXTERNALUNICASTLIMITHIGH",
    "FBCEXTERNALUNICASTLIMITLOW",
    "FBCFULLMULTICASTAUTOGENEND",
    "FBCFULLMULTICASTAUTOGENSTART",
    "FBCFULLMULTICASTTHRESHOLDS",
    "FBCMINIMULTICASTAUTOGENEND",
    "FBCMINIMULTICASTAUTOGENSTART",
    "FBCMINIMULTICASTTHRESHOLDS",
    "FBCUNICASTAUTOGENEND",
    "FBCUNICASTAUTOGENSTART",
    "FBCUNICASTTHRESHOLDS",
    "FCBIST",
    "FCBISTCYCLE1",
    "FCBISTCYCLE2",
    "FCCBFCMAPPING0",
    "FCCBFCMAPPING1",
    "FCCBFCMAPPING2",
    "FCCBFCMAPPING3",
    "FCFROMCFCHIGHENABLE_0",
    "FCFROMCFCHIGHENABLE_1",
    "FCGROUPS",
    "FCHTH",
    "FCILKNRX0CHFC",
    "FCILKNRX0CHFCENCFC",
    "FCILKNRX0CHFCFORCE",
    "FCILKNRX0LLFCFROMRXCNT",
    "FCILKNRX1CHFC",
    "FCILKNRX1CHFCENCFC",
    "FCILKNRX1CHFCFORCE",
    "FCILKNRX1LLFCFROMRXCNT",
    "FCILKNTX0GENCHFCENCFC",
    "FCILKNTX0GENCHFCFORCE",
    "FCILKNTX0GENLLFCCNT",
    "FCILKNTX0LLFCSTOPTXCNT",
    "FCILKNTX1GENCHFCENCFC",
    "FCILKNTX1GENCHFCFORCE",
    "FCILKNTX1GENLLFCCNT",
    "FCILKNTX1LLFCSTOPTXCNT",
    "FCLLFCSTOPTXENCFC",
    "FCLLFCSTOPTXFORCE",
    "FCLTH",
    "FCOE_ING_CONTROL",
    "FCRCREDITCOUNTER",
    "FCRENABLERSANDFILTERMATCHINPUTLINK",
    "FCRESET",
    "FCRTM",
    "FCRTMTHRESHOLD",
    "FCRTMTIMER",
    "FCRXCBFCFROMMAL",
    "FCRXGENLLFCFROMMLF",
    "FCR_ACTIVATEGTIMER",
    "FCR_CELL_DROP_COUNTER_0",
    "FCR_CELL_DROP_COUNTER_1",
    "FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS",
    "FCR_CONNECTIVITY_MAP_REGISTERS",
    "FCR_CONTROL_CELL_FIFO_BUFFER",
    "FCR_CREDIT_CELLS_COUNTER",
    "FCR_ECC_1B_ERR_CNT",
    "FCR_ECC_1B_ERR_MONITOR_MEM_MASK",
    "FCR_ECC_2B_ERR_CNT",
    "FCR_ECC_2B_ERR_MONITOR_MEM_MASK",
    "FCR_ERROR_INITIATION_DATA",
    "FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK",
    "FCR_FLOW_STATUS_CELLS_COUNTER",
    "FCR_GTIMER_CONFIGURATION",
    "FCR_GTIMER_CONFIGURATION_REGISTER",
    "FCR_GTIMER_TRIGGER",
    "FCR_INDIRECT_COMMAND",
    "FCR_INDIRECT_COMMAND_ADDRESS",
    "FCR_INDIRECT_COMMAND_DATA_INCREMENT",
    "FCR_INDIRECT_COMMAND_RD_DATA",
    "FCR_INDIRECT_COMMAND_WR_DATA",
    "FCR_INITIATE_ECC_1B_ERRORS",
    "FCR_INITIATE_ECC_2B_ERRORS",
    "FCR_INTERRUPTMASKREGISTER",
    "FCR_INTERRUPTREGISTER",
    "FCR_INTERRUPT_MASK_REGISTER",
    "FCR_INTERRUPT_REGISTER",
    "FCR_INTERRUPT_REGISTER_TEST",
    "FCR_PROGRAMMABLECELLSCOUNTER",
    "FCR_PROGRAMMABLE_CELLS_COUNTER",
    "FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER",
    "FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0",
    "FCR_REACHABILITY_CELLS_COUNTER",
    "FCR_REG_0085",
    "FCR_REG_0090",
    "FCR_REG_0091",
    "FCR_REG_0092",
    "FCR_REG_0093",
    "FCR_REG_0167",
    "FCR_REG_0197",
    "FCR_REG_00AF",
    "FCR_REG_00CE",
    "FCR_REG_00CF",
    "FCR_REG_01B0",
    "FCR_REG_01B1",
    "FCR_REG_01B2",
    "FCR_SBUS_BROADCAST_ID",
    "FCR_SBUS_LAST_IN_CHAIN",
    "FCR_TOTAL_CELLS_COUNTER",
    "FCTENABLERREGISTER",
    "FCTXGENCBFCENCFC",
    "FCTXGENCBFCENMLF",
    "FCTXGENCBFCFORCE",
    "FCTXGENLLFCENCFC",
    "FCTXGENLLFCENMLF",
    "FCTXGENLLFCFORCE",
    "FCTXGENLLFCFROMCFC",
    "FCTXLLFCSTOPTXFROMCFC",
    "FCT_CPU_TRANSMIT_CELL",
    "FCT_CPU_TRANSMIT_CELLS_TRIGGER",
    "FCT_CPU_TRANSMIT_CELL_LINK_NUMBER",
    "FCT_FCT_ENABLER_REGISTER",
    "FCT_GTIMER_CONFIGURATION",
    "FCT_GTIMER_TRIGGER",
    "FCT_INTERRUPTMASKREGISTER",
    "FCT_INTERRUPTREGISTER",
    "FCT_INTERRUPT_MASK_REGISTER",
    "FCT_INTERRUPT_REGISTER",
    "FCT_INTERRUPT_REGISTER_TEST",
    "FCT_LOCAL_ROUTE_CELLS_COUNTER",
    "FCT_REG_0085",
    "FCT_REG_0086",
    "FCT_REG_0090",
    "FCT_REG_0091",
    "FCT_REG_0092",
    "FCT_REG_0093",
    "FCT_REG_0107",
    "FCT_REG_0108",
    "FCT_REG_0123",
    "FCT_REG_0124",
    "FCT_REG_00B8",
    "FCT_REG_00B9",
    "FCT_REG_00BA",
    "FCT_REG_00BB",
    "FCT_REG_00C0",
    "FCT_REG_00C1",
    "FCT_REG_00CE",
    "FCT_REG_010A",
    "FCT_REG_010B",
    "FCT_REG_010D",
    "FCT_SBUS_LAST_IN_CHAIN",
    "FCT_TRANSMITTED_CONTROL_CELLS_COUNTER",
    "FCT_TRANSMITTED_CR_CELLS_COUNTER",
    "FCT_TRANSMITTED_FS_CELLS_COUNTER",
    "FCT_UNREACHABLE_DESTINATION",
    "FC_DST_PORT_MAPPING_TABLE_0",
    "FC_DST_PORT_MAPPING_TABLE_1",
    "FC_DST_PORT_MAPPING_TABLE_2",
    "FC_ILKN",
    "FC_MAP_DEBUG_TM",
    "FC_MAP_TBL2_ECC_ERR1",
    "FC_MAP_TBL2_ECC_ERR2",
    "FDRLASTHEADER",
    "FDROVERFLOWSANDFIFOSSTATUSESFDRA",
    "FDROVERFLOWSANDFIFOSSTATUSESFDRB",
    "FDRPACKETCOUNTER",
    "FDR_ACTIVATEGTIMER",
    "FDR_CELL_IN_CNT_PRIMARY",
    "FDR_CELL_IN_CNT_SECONDARY",
    "FDR_CELL_IN_CNT_TOTAL",
    "FDR_CELL_OUT_CNT_PRIMARY",
    "FDR_CELL_OUT_CNT_SECONDARY",
    "FDR_CPU_DATA_CELL_A_PRIMARY",
    "FDR_CPU_DATA_CELL_B_PRIMARY",
    "FDR_CPU_DATA_CELL_C_PRIMARY",
    "FDR_CPU_DATA_CELL_D_PRIMARY",
    "FDR_ECC_1B_ERR_CNT_PRIMARY",
    "FDR_ECC_1B_ERR_CNT_SECONDARY",
    "FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARY",
    "FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARY",
    "FDR_ECC_2B_ERR_CNT_PRIMARY",
    "FDR_ECC_2B_ERR_CNT_SECONDARY",
    "FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARY",
    "FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARY",
    "FDR_ERROR_FILTER",
    "FDR_ERROR_FILTER_2",
    "FDR_ERROR_FILTER_CNT_PRIMARY",
    "FDR_ERROR_FILTER_CNT_SECONDARY",
    "FDR_ERROR_FILTER_MASK",
    "FDR_ERROR_FILTER_MASK_2",
    "FDR_ERROR_FILTER_MASK_EN",
    "FDR_ERROR_INITIATION_DATA",
    "FDR_FDR_DISCARD_COUNTER_A_PRIMARY",
    "FDR_FDR_DISCARD_COUNTER_A_SECONDARY",
    "FDR_FDR_DISCARD_COUNTER_B_PRIMARY",
    "FDR_FDR_DISCARD_COUNTER_B_SECONDARY",
    "FDR_FDR_ENABLERS_REGISTER_1",
    "FDR_FDR_ENABLERS_REGISTER_2",
    "FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARY",
    "FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARY",
    "FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARY",
    "FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARY",
    "FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARY",
    "FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARY",
    "FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARY",
    "FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARY",
    "FDR_FILTER_MATCH_INPUT_LINK",
    "FDR_GTIMER_CONFIGURATION",
    "FDR_GTIMER_CONFIGURATION_REGISTER",
    "FDR_GTIMER_TRIGGER",
    "FDR_INBAND_HEADER",
    "FDR_INBAND_HEADER_VALID",
    "FDR_INBAND_PAYLOAD_LSB",
    "FDR_INBAND_PAYLOAD_MSB",
    "FDR_INITIATE_ECC_1B_ERRORS_PRIMARY",
    "FDR_INITIATE_ECC_1B_ERRORS_SECONDARY",
    "FDR_INITIATE_ECC_2B_ERRORS_PRIMARY",
    "FDR_INITIATE_ECC_2B_ERRORS_SECONDARY",
    "FDR_INTERRUPTMASKREGISTER",
    "FDR_INTERRUPTREGISTER",
    "FDR_INTERRUPT_MASK_REGISTER",
    "FDR_INTERRUPT_MASK_REGISTER_1",
    "FDR_INTERRUPT_MASK_REGISTER_2",
    "FDR_INTERRUPT_MASK_REGISTER_3",
    "FDR_INTERRUPT_REGISTER",
    "FDR_INTERRUPT_REGISTER_1",
    "FDR_INTERRUPT_REGISTER_2",
    "FDR_INTERRUPT_REGISTER_3",
    "FDR_INTERRUPT_REGISTER_1_TEST",
    "FDR_INTERRUPT_REGISTER_2_TEST",
    "FDR_INTERRUPT_REGISTER_3_TEST",
    "FDR_INTERRUPT_REGISTER_TEST",
    "FDR_LINK_FIFO_STATUS_PRIMARY",
    "FDR_LINK_FIFO_STATUS_SECONDARY",
    "FDR_LINK_LEVEL_FLOW_CONTROL",
    "FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY",
    "FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARY",
    "FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY",
    "FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARY",
    "FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY",
    "FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARY",
    "FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY",
    "FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARY",
    "FDR_LOCAL_FIFO_RCI_LEVEL",
    "FDR_PROGRAMMABLECELLSCOUNTER",
    "FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARY",
    "FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARY",
    "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0",
    "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1",
    "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0",
    "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1",
    "FDR_REG_0085",
    "FDR_REG_0086",
    "FDR_REG_0090",
    "FDR_REG_0091",
    "FDR_REG_0092",
    "FDR_REG_0093",
    "FDR_REG_0163",
    "FDR_REG_0164",
    "FDR_REG_0221",
    "FDR_REG_0223",
    "FDR_REG_0239",
    "FDR_REG_0241",
    "FDR_REG_0242",
    "FDR_REG_0243",
    "FDR_REG_0245",
    "FDR_REG_0246",
    "FDR_REG_0247",
    "FDR_REG_0256",
    "FDR_REG_0257",
    "FDR_REG_0258",
    "FDR_REG_00AF",
    "FDR_REG_00CE",
    "FDR_REG_00CF",
    "FDR_REG_00D0",
    "FDR_REG_016A",
    "FDR_REG_01B7",
    "FDR_REG_01CA",
    "FDR_REG_01DD",
    "FDR_REG_01F0",
    "FDR_REG_021D",
    "FDR_REG_021F",
    "FDR_REG_023A",
    "FDR_REG_023B",
    "FDR_REG_023D",
    "FDR_REG_023E",
    "FDR_REG_023F",
    "FDR_SBUS_LAST_IN_CHAIN",
    "FDR_SORTERFIFODISCARDCOUNTERA",
    "FDTENABLERREGISTER",
    "FDTNUMLINKSSTATUS0",
    "FDTNUMLINKSSTATUS1",
    "FDTPKTCNT",
    "FDTQNUMCNTSEL",
    "FDTTXQRDADDR",
    "FDTTXQWRADDR",
    "FDT_BUNDLE_GROUPS",
    "FDT_BUNDLE_GROUPS_CNT",
    "FDT_CONTEXT_CELL_COUNTER",
    "FDT_CPU_DATA_CELL_0",
    "FDT_CPU_DATA_CELL_1",
    "FDT_CPU_DATA_CELL_2",
    "FDT_CPU_DATA_CELL_3",
    "FDT_CRC_DROPPED_CELL_CNT",
    "FDT_CRC_DROPPED_PCK_CNT",
    "FDT_ECC_1B_ERR_CNT",
    "FDT_ECC_1B_ERR_MONITOR_MEM_MASK",
    "FDT_ECC_2B_ERR_CNT",
    "FDT_ECC_2B_ERR_MONITOR_MEM_MASK",
    "FDT_ERROR_INITIATION_DATA",
    "FDT_FABRIC_DATA_BYTE_CNT",
    "FDT_FDT_ENABLER_REGISTER",
    "FDT_FDT_SEGMENTATION_AND_INTERLEAVING",
    "FDT_FMC_GCI_FLOW_CONTROL",
    "FDT_GCI_LINK_MASK",
    "FDT_GTIMER_CONFIGURATION",
    "FDT_GTIMER_TRIGGER",
    "FDT_INDIRECT_COMMAND",
    "FDT_INDIRECT_COMMAND_ADDRESS",
    "FDT_INDIRECT_COMMAND_DATA_INCREMENT",
    "FDT_INDIRECT_COMMAND_RD_DATA",
    "FDT_INDIRECT_COMMAND_WR_DATA",
    "FDT_INITIATE_ECC_1B_ERRORS",
    "FDT_INITIATE_ECC_2B_ERRORS",
    "FDT_INITIATE_PARITY_ERRORS",
    "FDT_INTERRUPTMASKREGISTER",
    "FDT_INTERRUPTREGISTER",
    "FDT_INTERRUPT_MASK_REGISTER",
    "FDT_INTERRUPT_REGISTER",
    "FDT_INTERRUPT_REGISTER_TEST",
    "FDT_IN_BAND_MANAGMENENT",
    "FDT_IN_BAND_STATUS_A",
    "FDT_IN_BAND_STATUS_B",
    "FDT_IPT_CTRL_FIFO_SER_FREEZE",
    "FDT_IPT_DESC_CELL_COUNTER",
    "FDT_IPT_FIFOS_WFQ_CONFIGURATION",
    "FDT_IRE_DESC_CELL_COUNTER",
    "FDT_LINK_BITMAP_CONFIGURATION",
    "FDT_LINK_BUNDLE_BITMAP",
    "FDT_LINK_LOAD_CONFIGURATION",
    "FDT_LOAD_BALANCING_CONFIGURATION",
    "FDT_LOCAL_TDM_CELLS_COUNTER",
    "FDT_MULTICAST_ID_MASK",
    "FDT_NON_TDM_LINK_MASK",
    "FDT_PARITY_ERR_CNT",
    "FDT_PARITY_ERR_MONITOR_MEM_MASK",
    "FDT_REG_0085",
    "FDT_REG_0086",
    "FDT_REG_0090",
    "FDT_REG_0091",
    "FDT_REG_0092",
    "FDT_REG_0093",
    "FDT_REG_00AF",
    "FDT_REG_00C0",
    "FDT_REG_00C1",
    "FDT_REG_00CE",
    "FDT_REG_00CF",
    "FDT_REG_00D0",
    "FDT_REG_020B",
    "FDT_SBUS_LAST_IN_CHAIN",
    "FDT_TDM_CELLS_COUNTER",
    "FDT_TDM_CONFIGURATION",
    "FDT_TDM_LINK_MASK",
    "FDT_TRANSMITTED_DATA_CELLS_COUNTER",
    "FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER",
    "FDT_TRANSMIT_DATA_CELL_TRIGGER",
    "FDT_UNREACHABLE_DESTINATION_DISCARDED",
    "FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER",
    "FD_BAD_MVR_DROP_COUNT",
    "FD_CFAPFULLTHRESHOLD",
    "FD_CFAPPOOLSIZE",
    "FD_CONFIG",
    "FD_ECC_DEBUG",
    "FD_ECC_ERROR",
    "FD_ECC_ERROR_MASK",
    "FD_FCT_ECC_STATUS",
    "FD_GMT_ECC_STATUS",
    "FD_LAG0_0",
    "FD_LAG0_1",
    "FD_LAG0_2",
    "FD_LAG0_3",
    "FD_LAG0_4",
    "FD_LAG1_0",
    "FD_LAG1_1",
    "FD_LAG1_2",
    "FD_LAG1_3",
    "FD_LAG1_4",
    "FD_MDB_A_ECC_STATUS",
    "FD_MDB_B_ECC_STATUS",
    "FD_NULL_MVR_DROP_COUNT",
    "FD_PACKET_DROP_COUNT",
    "FD_PACKET_DROP_COUNT_RED",
    "FD_PACKET_DROP_COUNT_YELLOW",
    "FD_PORT_ENABLE_0",
    "FD_PORT_ENABLE_1",
    "FD_PORT_ENABLE_2",
    "FD_PORT_ENABLE_3",
    "FD_PORT_ENABLE_4",
    "FD_SVT_ECC_STATUS",
    "FD_TM",
    "FD_TOTAL_BUFFER_COUNT",
    "FD_TOTAL_BUFFER_LIMIT",
    "FD_TOTAL_BUFFER_LIMIT_RED",
    "FD_TOTAL_BUFFER_LIMIT_YELLOW",
    "FD_TRACE_IF_CAPT_0",
    "FD_TRACE_IF_CAPT_1",
    "FD_TRACE_IF_CAPT_2",
    "FD_TRACE_IF_CONTROL",
    "FD_TRACE_IF_COUNTER",
    "FD_TRACE_IF_FIELD_MASK0",
    "FD_TRACE_IF_FIELD_MASK1",
    "FD_TRACE_IF_FIELD_MASK2",
    "FD_TRACE_IF_FIELD_MASK3",
    "FD_TRACE_IF_FIELD_VALUE0",
    "FD_TRACE_IF_FIELD_VALUE1",
    "FD_TRACE_IF_FIELD_VALUE2",
    "FD_TRACE_IF_FIELD_VALUE3",
    "FD_TRACE_IF_STATUS",
    "FD_TRACE_IF_STATUS_MASK",
    "FECTRASMITTIONERRORCOUNTER0",
    "FECTRASMITTIONERRORCOUNTER1",
    "FECTRASMITTIONERRORCOUNTER2",
    "FECTRASMITTIONERRORCOUNTER3",
    "FECTRASMITTIONERRORCOUNTER4",
    "FECTRASMITTIONERRORCOUNTER5",
    "FECTRASMITTIONERRORCOUNTER6",
    "FECTRASMITTIONERRORCOUNTER7",
    "FECTRASMITTIONERRORCOUNTER8",
    "FECTRASMITTIONERRORCOUNTER9",
    "FECTRASMITTIONERRORCOUNTER10",
    "FECTRASMITTIONERRORCOUNTER11",
    "FE_CLRT",
    "FE_EXCESSIVE_DEFER_LIMIT",
    "FE_IPGR",
    "FE_IPGT",
    "FE_MAC1",
    "FE_MAC2",
    "FE_MAXF",
    "FE_SUPP",
    "FE_TEST",
    "FFM_ECC_DEBUG0",
    "FFM_ECC_DEBUG1",
    "FFM_ECC_ERROR",
    "FFM_ECC_ERROR_MASK",
    "FFM_ECC_STATUS0",
    "FFM_ECC_STATUS1",
    "FFM_ECC_STATUS2",
    "FFM_ECC_STATUS3",
    "FFM_ECC_STATUS4",
    "FFM_ECC_STATUS5",
    "FFM_ECC_STATUS6",
    "FFM_ECC_STATUS7",
    "FFM_ECC_STATUS8",
    "FFM_ECC_STATUS9",
    "FFM_ECC_STATUS10",
    "FFM_ECC_STATUS11",
    "FFM_ECC_STATUS12",
    "FF_CONFIG",
    "FF_DEF_POINTERS",
    "FF_FC_CTRL_NUMBER",
    "FF_FC_CTRL_POINTERS",
    "FF_FC_UNDERFLOW",
    "FF_FC_UNDERFLOW_STATUS",
    "FF_FC_UNDERFLOW_STATUS_MASK",
    "FF_FLUSH",
    "FF_TRACE_IF_CAPT_0",
    "FF_TRACE_IF_CONTROL",
    "FF_TRACE_IF_COUNTER",
    "FF_TRACE_IF_FIELD_MASK0",
    "FF_TRACE_IF_FIELD_MASK1",
    "FF_TRACE_IF_FIELD_MASK2",
    "FF_TRACE_IF_FIELD_MASK3",
    "FF_TRACE_IF_FIELD_MASK4",
    "FF_TRACE_IF_FIELD_MASK5",
    "FF_TRACE_IF_FIELD_VALUE0",
    "FF_TRACE_IF_FIELD_VALUE1",
    "FF_TRACE_IF_FIELD_VALUE2",
    "FF_TRACE_IF_FIELD_VALUE3",
    "FF_TRACE_IF_FIELD_VALUE4",
    "FF_TRACE_IF_FIELD_VALUE5",
    "FF_TRACE_IF_STATUS",
    "FF_TRACE_IF_STATUS_MASK",
    "FIFOSMAXOC1",
    "FIFOSMAXOCC0",
    "FIFOSTATUSHISTOGRAMPORT0BIN1",
    "FIFO_CACHE_DEBUG",
    "FIFO_STATUS_HISTOGRAM_PORT0_BIN0",
    "FIFO_STATUS_HISTOGRAM_PORT0_BIN2",
    "FIFO_STATUS_HISTOGRAM_PORT0_BIN3",
    "FIFO_STATUS_HISTOGRAM_PORT0_TH",
    "FIFO_STATUS_HISTOGRAM_PORT1_BIN0",
    "FIFO_STATUS_HISTOGRAM_PORT1_BIN1",
    "FIFO_STATUS_HISTOGRAM_PORT1_BIN2",
    "FIFO_STATUS_HISTOGRAM_PORT1_BIN3",
    "FIFO_STATUS_HISTOGRAM_PORT1_TH",
    "FIFO_STATUS_HISTOGRAM_PORTS",
    "FIFO_WRITE_POINTER_MLF_SELECT",
    "FIFO_WRITE_POINTER_RESULT",
    "FILTERINGACTIONPROFILES",
    "FILTERMATCHCOUNT_ECC_STATUS",
    "FILTERMATCHINPUTLINK",
    "FIRST_FRAGMENT_DROP_STATE_CELL",
    "FIRST_FRAGMENT_DROP_STATE_PACKET",
    "FLEXIBLE_IPV6_EXT_HDR",
    "FLOOD_LEARN_CONTROL",
    "FLOOD_LEARN_KEY_TYPE_PORT_A",
    "FLOOD_LEARN_KEY_TYPE_PORT_B",
    "FLOOD_LEARN_MATCH_PORT_A",
    "FLOOD_LEARN_MATCH_PORT_B",
    "FLOWCONTROLCOUNTER",
    "FLOWCONTROLCOUNTSELECT",
    "FLOWCONTROLRX",
    "FLOWCONTROLRX2",
    "FLOWCONTROLRXOVERRIDES1",
    "FLOWCONTROLRXOVERRIDES2",
    "FLOWCONTROLSOURCEADDR",
    "FLOWCONTROLSTATUS",
    "FLOWCONTROLTHRESHOLDS",
    "FLOWCONTROLTX",
    "FLOWCONTROLTXCBFC",
    "FLOWCONTROLTXOVERRIDES",
    "FLOWCONTROLTXQUANTA",
    "FLOWCONTROLTXREFRESHTIMER",
    "FLOWSTATUSCELLSCOUNTER",
    "FLOWSTATUSFILTER",
    "FLOWSTATUSFILTERMASK",
    "FLOW_CONTROL_XOFF_STATE",
    "FLPGENERALCFG",
    "FLPQUERYCNT",
    "FLUSH_CONTROL",
    "FMAC_ASYNC_FIFO_ACCESS_READ_DATA",
    "FMAC_ASYNC_FIFO_ACCESS_TRIGGER",
    "FMAC_ASYNC_FIFO_CONFIGURATION",
    "FMAC_BEC_CONFIGURATION",
    "FMAC_BEC_STATUS",
    "FMAC_BER_GEN_BITMAP",
    "FMAC_BER_GEN_PERIOD",
    "FMAC_CNTRL_INTRLVD_MODE_REG",
    "FMAC_CONTROL_CELL_BURST_REGISTER",
    "FMAC_ECC_1B_ERR_ADDR",
    "FMAC_ECC_1B_ERR_CNT",
    "FMAC_ECC_1B_ERR_MONITOR_MEM_MASK",
    "FMAC_ECC_2B_ERR_ADDR",
    "FMAC_ECC_2B_ERR_CNT",
    "FMAC_ECC_2B_ERR_MONITOR_MEM_MASK",
    "FMAC_EDS_CONFIGURATION",
    "FMAC_EDS_STATUS",
    "FMAC_ERROR_INITIATION",
    "FMAC_ERROR_INITIATION_DATA",
    "FMAC_FABRIC_SYSTEM_CONFIG_0",
    "FMAC_FABRIC_SYSTEM_CONFIG_1",
    "FMAC_FBIST_CONFIGURATION_A",
    "FMAC_FBIST_CONFIGURATION_B",
    "FMAC_FBIST_STATUS",
    "FMAC_FMAL_COMMA_BURST_CONFIGURATION",
    "FMAC_FMAL_GENERAL_CONFIGURATION",
    "FMAC_FMAL_STATISTICS_COUNT_CONTROL",
    "FMAC_FMAL_STATISTICS_GTIMER",
    "FMAC_FMAL_STATISTICS_OUTPUT",
    "FMAC_FMAL_STATISTICS_OUTPUT_CONTROL",
    "FMAC_FPS_CONFIGURATION_BER",
    "FMAC_FPS_CONFIGURATION_RX_SYNC",
    "FMAC_FPS_RX_FEC_CONFIGURATION",
    "FMAC_FPS_RX_STATUS",
    "FMAC_FPS_TX_CONFIGURATION",
    "FMAC_GENERAL_CONFIGURATION_REGISTER",
    "FMAC_GLOBAL_TEST_RX_IDL_PTRN",
    "FMAC_GLOBAL_TEST_TX_IDL_PTRN",
    "FMAC_GLOBAL_TEST_TX_PR_SEED_A",
    "FMAC_GLOBAL_TEST_TX_PR_SEED_B",
    "FMAC_GTIMER_CONFIGURATION",
    "FMAC_GTIMER_TRIGGER",
    "FMAC_INTERRUPT_MASK_REGISTER",
    "FMAC_INTERRUPT_MASK_REGISTER_1",
    "FMAC_INTERRUPT_MASK_REGISTER_2",
    "FMAC_INTERRUPT_MASK_REGISTER_3",
    "FMAC_INTERRUPT_MASK_REGISTER_4",
    "FMAC_INTERRUPT_MASK_REGISTER_5",
    "FMAC_INTERRUPT_MASK_REGISTER_6",
    "FMAC_INTERRUPT_MASK_REGISTER_7",
    "FMAC_INTERRUPT_MASK_REGISTER_8",
    "FMAC_INTERRUPT_MASK_REGISTER_9",
    "FMAC_INTERRUPT_REGISTER",
    "FMAC_INTERRUPT_REGISTER_1",
    "FMAC_INTERRUPT_REGISTER_2",
    "FMAC_INTERRUPT_REGISTER_3",
    "FMAC_INTERRUPT_REGISTER_4",
    "FMAC_INTERRUPT_REGISTER_5",
    "FMAC_INTERRUPT_REGISTER_6",
    "FMAC_INTERRUPT_REGISTER_7",
    "FMAC_INTERRUPT_REGISTER_8",
    "FMAC_INTERRUPT_REGISTER_9",
    "FMAC_INTERRUPT_REGISTER_1_TEST",
    "FMAC_INTERRUPT_REGISTER_2_TEST",
    "FMAC_INTERRUPT_REGISTER_3_TEST",
    "FMAC_INTERRUPT_REGISTER_4_TEST",
    "FMAC_INTERRUPT_REGISTER_5_TEST",
    "FMAC_INTERRUPT_REGISTER_6_TEST",
    "FMAC_INTERRUPT_REGISTER_7_TEST",
    "FMAC_INTERRUPT_REGISTER_8_TEST",
    "FMAC_INTERRUPT_REGISTER_9_TEST",
    "FMAC_INTERRUPT_REGISTER_TEST",
    "FMAC_KPCS_CONFIGURATION",
    "FMAC_KPCS_RX_STATUS",
    "FMAC_KPCS_TEST_RX_CONFIGURATION",
    "FMAC_KPCS_TEST_RX_STATUS",
    "FMAC_KPCS_TEST_TX_CONFIGURATION",
    "FMAC_LEAKY_BUCKET",
    "FMAC_LEAKY_BUCKET_CONTROL_REGISTER",
    "FMAC_LFEC_CONFIGURATION",
    "FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER",
    "FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER",
    "FMAC_LOOPBACK_ENABLE_REGISTER",
    "FMAC_RECEIVE_RESET_REGISTER",
    "FMAC_REG_0050",
    "FMAC_REG_0051",
    "FMAC_REG_0052",
    "FMAC_REG_0053",
    "FMAC_REG_0054",
    "FMAC_REG_0058",
    "FMAC_REG_0065",
    "FMAC_REG_0066",
    "FMAC_REG_0068",
    "FMAC_REG_0096",
    "FMAC_REG_0098",
    "FMAC_REG_0099",
    "FMAC_REG_0140",
    "FMAC_REG_005A",
    "FMAC_REG_005B",
    "FMAC_REG_005C",
    "FMAC_REG_01A8",
    "FMAC_REG_01AC",
    "FMAC_REG_01E9",
    "FMAC_REG_01EA",
    "FMAC_REG_01EB",
    "FMAC_REG_01EC",
    "FMAC_REG_01ED",
    "FMAC_REG_01EE",
    "FMAC_REG_01EF",
    "FMAC_REG_01FA",
    "FMAC_REG_1E8",
    "FMAC_SBUS_BROADCAST_ID",
    "FMAC_SBUS_LAST_IN_CHAIN",
    "FMAC_SPARE_REGISTER_2",
    "FMAC_SPARE_REGISTER_3",
    "FMAC_TEST_CONFIGURATION",
    "FMAC_TEST_STATUS",
    "FMAC_TX_CELL_LIMIT",
    "FMCCREDITFLOWCONTROLTHRESHOLD",
    "FMCFCSTATUSVEC",
    "FMCSCHEDULERCONFIGS",
    "FMSDELAYCOUNTER",
    "FMSFLOWSTATUSCOUNTER",
    "FMSMAXOCCUPANCY",
    "FMSPARAMETERS",
    "FORCEAGGRFC_REGISTER_0",
    "FORCEAGGRFC_REGISTER_1",
    "FORCEAGGRFC_REGISTER_2",
    "FORCEAGGRFC_REGISTER_3",
    "FORCECMN",
    "FORCEFC_CONFIGURATION_REGISTER",
    "FORCEHIGHFC_REGISTER_0",
    "FORCEHIGHFC_REGISTER_1",
    "FORCEHIGHFC_REGISTER_2",
    "FORCELOCALORFABRIC",
    "FORCELOWFC_REGISTER_0",
    "FORCELOWFC_REGISTER_1",
    "FORCELOWFC_REGISTER_2",
    "FORCESCHEDULERFLOWCONTROL",
    "FORCE_LINK_ENABLE_A",
    "FORCE_LINK_ENABLE_B",
    "FORWARDERRORCORRECTIONCONFIGURATION",
    "FORWARDERRORCORRECTIONENABLER",
    "FPALCFG_CID_0",
    "FPALCFG_CID_1",
    "FPALCFG_CID_2",
    "FPALCFG_CID_3",
    "FPALCFG_CID_4",
    "FPALCFG_CID_5",
    "FPALCFG_CID_6",
    "FPALCFG_CID_7",
    "FPALCFG_CID_8",
    "FPALCFG_CID_9",
    "FPALCFG_CID_10",
    "FPALCFG_CID_11",
    "FPALCFG_CID_12",
    "FPALCFG_CID_13",
    "FPALCFG_CID_14",
    "FPALCFG_CID_15",
    "FPCFG_CID_0",
    "FPCFG_CID_1",
    "FPCFG_CID_2",
    "FPCFG_CID_3",
    "FPCFG_CID_4",
    "FPCFG_CID_5",
    "FPCFG_CID_6",
    "FPCFG_CID_7",
    "FPCFG_CID_8",
    "FPCFG_CID_9",
    "FPCFG_CID_10",
    "FPCFG_CID_11",
    "FPCFG_CID_12",
    "FPCFG_CID_13",
    "FPCFG_CID_14",
    "FPCFG_CID_15",
    "FPCRCEC_CID_0",
    "FPCRCEC_CID_1",
    "FPCRCEC_CID_2",
    "FPCRCEC_CID_3",
    "FPCRCEC_CID_4",
    "FPCRCEC_CID_5",
    "FPCRCEC_CID_6",
    "FPCRCEC_CID_7",
    "FPCRCEC_CID_8",
    "FPCRCEC_CID_9",
    "FPCRCEC_CID_10",
    "FPCRCEC_CID_11",
    "FPCRCEC_CID_12",
    "FPCRCEC_CID_13",
    "FPCRCEC_CID_14",
    "FPCRCEC_CID_15",
    "FPDLCFG_CID_0",
    "FPDLCFG_CID_1",
    "FPDLCFG_CID_2",
    "FPDLCFG_CID_3",
    "FPDLCFG_CID_4",
    "FPDLCFG_CID_5",
    "FPDLCFG_CID_6",
    "FPDLCFG_CID_7",
    "FPDLCFG_CID_8",
    "FPDLCFG_CID_9",
    "FPDLCFG_CID_10",
    "FPDLCFG_CID_11",
    "FPDLCFG_CID_12",
    "FPDLCFG_CID_13",
    "FPDLCFG_CID_14",
    "FPDLCFG_CID_15",
    "FPDLSTAT_CID_0",
    "FPDLSTAT_CID_1",
    "FPDLSTAT_CID_2",
    "FPDLSTAT_CID_3",
    "FPDLSTAT_CID_4",
    "FPDLSTAT_CID_5",
    "FPDLSTAT_CID_6",
    "FPDLSTAT_CID_7",
    "FPDLSTAT_CID_8",
    "FPDLSTAT_CID_9",
    "FPDLSTAT_CID_10",
    "FPDLSTAT_CID_11",
    "FPDLSTAT_CID_12",
    "FPDLSTAT_CID_13",
    "FPDLSTAT_CID_14",
    "FPDLSTAT_CID_15",
    "FPEBEC_CID_0",
    "FPEBEC_CID_1",
    "FPEBEC_CID_2",
    "FPEBEC_CID_3",
    "FPEBEC_CID_4",
    "FPEBEC_CID_5",
    "FPEBEC_CID_6",
    "FPEBEC_CID_7",
    "FPEBEC_CID_8",
    "FPEBEC_CID_9",
    "FPEBEC_CID_10",
    "FPEBEC_CID_11",
    "FPEBEC_CID_12",
    "FPEBEC_CID_13",
    "FPEBEC_CID_14",
    "FPEBEC_CID_15",
    "FPFAESLC_CID_0",
    "FPFAESLC_CID_1",
    "FPFAESLC_CID_2",
    "FPFAESLC_CID_3",
    "FPFAESLC_CID_4",
    "FPFAESLC_CID_5",
    "FPFAESLC_CID_6",
    "FPFAESLC_CID_7",
    "FPFAESLC_CID_8",
    "FPFAESLC_CID_9",
    "FPFAESLC_CID_10",
    "FPFAESLC_CID_11",
    "FPFAESLC_CID_12",
    "FPFAESLC_CID_13",
    "FPFAESLC_CID_14",
    "FPFAESLC_CID_15",
    "FPHDLCTL_CID_0",
    "FPHDLCTL_CID_1",
    "FPHDLCTL_CID_2",
    "FPHDLCTL_CID_3",
    "FPHDLCTL_CID_4",
    "FPHDLCTL_CID_5",
    "FPHDLCTL_CID_6",
    "FPHDLCTL_CID_7",
    "FPHDLCTL_CID_8",
    "FPHDLCTL_CID_9",
    "FPHDLCTL_CID_10",
    "FPHDLCTL_CID_11",
    "FPHDLCTL_CID_12",
    "FPHDLCTL_CID_13",
    "FPHDLCTL_CID_14",
    "FPHDLCTL_CID_15",
    "FPHDLRXD_CID_0",
    "FPHDLRXD_CID_1",
    "FPHDLRXD_CID_2",
    "FPHDLRXD_CID_3",
    "FPHDLRXD_CID_4",
    "FPHDLRXD_CID_5",
    "FPHDLRXD_CID_6",
    "FPHDLRXD_CID_7",
    "FPHDLRXD_CID_8",
    "FPHDLRXD_CID_9",
    "FPHDLRXD_CID_10",
    "FPHDLRXD_CID_11",
    "FPHDLRXD_CID_12",
    "FPHDLRXD_CID_13",
    "FPHDLRXD_CID_14",
    "FPHDLRXD_CID_15",
    "FPHDLTXD_CID_0",
    "FPHDLTXD_CID_1",
    "FPHDLTXD_CID_2",
    "FPHDLTXD_CID_3",
    "FPHDLTXD_CID_4",
    "FPHDLTXD_CID_5",
    "FPHDLTXD_CID_6",
    "FPHDLTXD_CID_7",
    "FPHDLTXD_CID_8",
    "FPHDLTXD_CID_9",
    "FPHDLTXD_CID_10",
    "FPHDLTXD_CID_11",
    "FPHDLTXD_CID_12",
    "FPHDLTXD_CID_13",
    "FPHDLTXD_CID_14",
    "FPHDLTXD_CID_15",
    "FPINTE1_CID_0",
    "FPINTE1_CID_1",
    "FPINTE1_CID_2",
    "FPINTE1_CID_3",
    "FPINTE1_CID_4",
    "FPINTE1_CID_5",
    "FPINTE1_CID_6",
    "FPINTE1_CID_7",
    "FPINTE1_CID_8",
    "FPINTE1_CID_9",
    "FPINTE1_CID_10",
    "FPINTE1_CID_11",
    "FPINTE1_CID_12",
    "FPINTE1_CID_13",
    "FPINTE1_CID_14",
    "FPINTE1_CID_15",
    "FPINTS1_CID_0",
    "FPINTS1_CID_1",
    "FPINTS1_CID_2",
    "FPINTS1_CID_3",
    "FPINTS1_CID_4",
    "FPINTS1_CID_5",
    "FPINTS1_CID_6",
    "FPINTS1_CID_7",
    "FPINTS1_CID_8",
    "FPINTS1_CID_9",
    "FPINTS1_CID_10",
    "FPINTS1_CID_11",
    "FPINTS1_CID_12",
    "FPINTS1_CID_13",
    "FPINTS1_CID_14",
    "FPINTS1_CID_15",
    "FPINTS2_CID_0",
    "FPINTS2_CID_1",
    "FPINTS2_CID_2",
    "FPINTS2_CID_3",
    "FPINTS2_CID_4",
    "FPINTS2_CID_5",
    "FPINTS2_CID_6",
    "FPINTS2_CID_7",
    "FPINTS2_CID_8",
    "FPINTS2_CID_9",
    "FPINTS2_CID_10",
    "FPINTS2_CID_11",
    "FPINTS2_CID_12",
    "FPINTS2_CID_13",
    "FPINTS2_CID_14",
    "FPINTS2_CID_15",
    "FPLCVEC_CID_0",
    "FPLCVEC_CID_1",
    "FPLCVEC_CID_2",
    "FPLCVEC_CID_3",
    "FPLCVEC_CID_4",
    "FPLCVEC_CID_5",
    "FPLCVEC_CID_6",
    "FPLCVEC_CID_7",
    "FPLCVEC_CID_8",
    "FPLCVEC_CID_9",
    "FPLCVEC_CID_10",
    "FPLCVEC_CID_11",
    "FPLCVEC_CID_12",
    "FPLCVEC_CID_13",
    "FPLCVEC_CID_14",
    "FPLCVEC_CID_15",
    "FPMTSLP_CID_0",
    "FPMTSLP_CID_1",
    "FPMTSLP_CID_2",
    "FPMTSLP_CID_3",
    "FPMTSLP_CID_4",
    "FPMTSLP_CID_5",
    "FPMTSLP_CID_6",
    "FPMTSLP_CID_7",
    "FPMTSLP_CID_8",
    "FPMTSLP_CID_9",
    "FPMTSLP_CID_10",
    "FPMTSLP_CID_11",
    "FPMTSLP_CID_12",
    "FPMTSLP_CID_13",
    "FPMTSLP_CID_14",
    "FPMTSLP_CID_15",
    "FPNINTE2_CID_0",
    "FPNINTE2_CID_1",
    "FPNINTE2_CID_2",
    "FPNINTE2_CID_3",
    "FPNINTE2_CID_4",
    "FPNINTE2_CID_5",
    "FPNINTE2_CID_6",
    "FPNINTE2_CID_7",
    "FPNINTE2_CID_8",
    "FPNINTE2_CID_9",
    "FPNINTE2_CID_10",
    "FPNINTE2_CID_11",
    "FPNINTE2_CID_12",
    "FPNINTE2_CID_13",
    "FPNINTE2_CID_14",
    "FPNINTE2_CID_15",
    "FPRBCFG1",
    "FPRBCFG2",
    "FPRHFD_CID_0",
    "FPRHFD_CID_1",
    "FPRHFD_CID_2",
    "FPRHFD_CID_3",
    "FPRHFD_CID_4",
    "FPRHFD_CID_5",
    "FPRHFD_CID_6",
    "FPRHFD_CID_7",
    "FPRHFD_CID_8",
    "FPRHFD_CID_9",
    "FPRHFD_CID_10",
    "FPRHFD_CID_11",
    "FPRHFD_CID_12",
    "FPRHFD_CID_13",
    "FPRHFD_CID_14",
    "FPRHFD_CID_15",
    "FPRSBRP_CID_0",
    "FPRSBRP_CID_1",
    "FPRSBRP_CID_2",
    "FPRSBRP_CID_3",
    "FPRSBRP_CID_4",
    "FPRSBRP_CID_5",
    "FPRSBRP_CID_6",
    "FPRSBRP_CID_7",
    "FPRSBRP_CID_8",
    "FPRSBRP_CID_9",
    "FPRSBRP_CID_10",
    "FPRSBRP_CID_11",
    "FPRSBRP_CID_12",
    "FPRSBRP_CID_13",
    "FPRSBRP_CID_14",
    "FPRSBRP_CID_15",
    "FPRSBWP_CID_0",
    "FPRSBWP_CID_1",
    "FPRSBWP_CID_2",
    "FPRSBWP_CID_3",
    "FPRSBWP_CID_4",
    "FPRSBWP_CID_5",
    "FPRSBWP_CID_6",
    "FPRSBWP_CID_7",
    "FPRSBWP_CID_8",
    "FPRSBWP_CID_9",
    "FPRSBWP_CID_10",
    "FPRSBWP_CID_11",
    "FPRSBWP_CID_12",
    "FPRSBWP_CID_13",
    "FPRSBWP_CID_14",
    "FPRSBWP_CID_15",
    "FPRSIG1_CID_0",
    "FPRSIG1_CID_1",
    "FPRSIG1_CID_2",
    "FPRSIG1_CID_3",
    "FPRSIG1_CID_4",
    "FPRSIG1_CID_5",
    "FPRSIG1_CID_6",
    "FPRSIG1_CID_7",
    "FPRSIG1_CID_8",
    "FPRSIG1_CID_9",
    "FPRSIG1_CID_10",
    "FPRSIG1_CID_11",
    "FPRSIG1_CID_12",
    "FPRSIG1_CID_13",
    "FPRSIG1_CID_14",
    "FPRSIG1_CID_15",
    "FPRSIG2_CID_0",
    "FPRSIG2_CID_1",
    "FPRSIG2_CID_2",
    "FPRSIG2_CID_3",
    "FPRSIG2_CID_4",
    "FPRSIG2_CID_5",
    "FPRSIG2_CID_6",
    "FPRSIG2_CID_7",
    "FPRSIG2_CID_8",
    "FPRSIG2_CID_9",
    "FPRSIG2_CID_10",
    "FPRSIG2_CID_11",
    "FPRSIG2_CID_12",
    "FPRSIG2_CID_13",
    "FPRSIG2_CID_14",
    "FPRSIG2_CID_15",
    "FPRSIG3_CID_0",
    "FPRSIG3_CID_1",
    "FPRSIG3_CID_2",
    "FPRSIG3_CID_3",
    "FPRSIG3_CID_4",
    "FPRSIG3_CID_5",
    "FPRSIG3_CID_6",
    "FPRSIG3_CID_7",
    "FPRSIG3_CID_8",
    "FPRSIG3_CID_9",
    "FPRSIG3_CID_10",
    "FPRSIG3_CID_11",
    "FPRSIG3_CID_12",
    "FPRSIG3_CID_13",
    "FPRSIG3_CID_14",
    "FPRSIG3_CID_15",
    "FPRSIG4_CID_0",
    "FPRSIG4_CID_1",
    "FPRSIG4_CID_2",
    "FPRSIG4_CID_3",
    "FPRSIG4_CID_4",
    "FPRSIG4_CID_5",
    "FPRSIG4_CID_6",
    "FPRSIG4_CID_7",
    "FPRSIG4_CID_8",
    "FPRSIG4_CID_9",
    "FPRSIG4_CID_10",
    "FPRSIG4_CID_11",
    "FPRSIG4_CID_12",
    "FPRSIG4_CID_13",
    "FPRSIG4_CID_14",
    "FPRSIG4_CID_15",
    "FPRSIG5_CID_0",
    "FPRSIG5_CID_1",
    "FPRSIG5_CID_2",
    "FPRSIG5_CID_3",
    "FPRSIG5_CID_4",
    "FPRSIG5_CID_5",
    "FPRSIG5_CID_6",
    "FPRSIG5_CID_7",
    "FPRSIG5_CID_8",
    "FPRSIG5_CID_9",
    "FPRSIG5_CID_10",
    "FPRSIG5_CID_11",
    "FPRSIG5_CID_12",
    "FPRSIG5_CID_13",
    "FPRSIG5_CID_14",
    "FPRSIG5_CID_15",
    "FPRSIG6_CID_0",
    "FPRSIG6_CID_1",
    "FPRSIG6_CID_2",
    "FPRSIG6_CID_3",
    "FPRSIG6_CID_4",
    "FPRSIG6_CID_5",
    "FPRSIG6_CID_6",
    "FPRSIG6_CID_7",
    "FPRSIG6_CID_8",
    "FPRSIG6_CID_9",
    "FPRSIG6_CID_10",
    "FPRSIG6_CID_11",
    "FPRSIG6_CID_12",
    "FPRSIG6_CID_13",
    "FPRSIG6_CID_14",
    "FPRSIG6_CID_15",
    "FPRSIG7_CID_0",
    "FPRSIG7_CID_1",
    "FPRSIG7_CID_2",
    "FPRSIG7_CID_3",
    "FPRSIG7_CID_4",
    "FPRSIG7_CID_5",
    "FPRSIG7_CID_6",
    "FPRSIG7_CID_7",
    "FPRSIG7_CID_8",
    "FPRSIG7_CID_9",
    "FPRSIG7_CID_10",
    "FPRSIG7_CID_11",
    "FPRSIG7_CID_12",
    "FPRSIG7_CID_13",
    "FPRSIG7_CID_14",
    "FPRSIG7_CID_15",
    "FPRSIG8_CID_0",
    "FPRSIG8_CID_1",
    "FPRSIG8_CID_2",
    "FPRSIG8_CID_3",
    "FPRSIG8_CID_4",
    "FPRSIG8_CID_5",
    "FPRSIG8_CID_6",
    "FPRSIG8_CID_7",
    "FPRSIG8_CID_8",
    "FPRSIG8_CID_9",
    "FPRSIG8_CID_10",
    "FPRSIG8_CID_11",
    "FPRSIG8_CID_12",
    "FPRSIG8_CID_13",
    "FPRSIG8_CID_14",
    "FPRSIG8_CID_15",
    "FPRXNB1_CID_0",
    "FPRXNB1_CID_1",
    "FPRXNB1_CID_2",
    "FPRXNB1_CID_3",
    "FPRXNB1_CID_4",
    "FPRXNB1_CID_5",
    "FPRXNB1_CID_6",
    "FPRXNB1_CID_7",
    "FPRXNB1_CID_8",
    "FPRXNB1_CID_9",
    "FPRXNB1_CID_10",
    "FPRXNB1_CID_11",
    "FPRXNB1_CID_12",
    "FPRXNB1_CID_13",
    "FPRXNB1_CID_14",
    "FPRXNB1_CID_15",
    "FPRXNB2_CID_0",
    "FPRXNB2_CID_1",
    "FPRXNB2_CID_2",
    "FPRXNB2_CID_3",
    "FPRXNB2_CID_4",
    "FPRXNB2_CID_5",
    "FPRXNB2_CID_6",
    "FPRXNB2_CID_7",
    "FPRXNB2_CID_8",
    "FPRXNB2_CID_9",
    "FPRXNB2_CID_10",
    "FPRXNB2_CID_11",
    "FPRXNB2_CID_12",
    "FPRXNB2_CID_13",
    "FPRXNB2_CID_14",
    "FPRXNB2_CID_15",
    "FPRXNB3_CID_0",
    "FPRXNB3_CID_1",
    "FPRXNB3_CID_2",
    "FPRXNB3_CID_3",
    "FPRXNB3_CID_4",
    "FPRXNB3_CID_5",
    "FPRXNB3_CID_6",
    "FPRXNB3_CID_7",
    "FPRXNB3_CID_8",
    "FPRXNB3_CID_9",
    "FPRXNB3_CID_10",
    "FPRXNB3_CID_11",
    "FPRXNB3_CID_12",
    "FPRXNB3_CID_13",
    "FPRXNB3_CID_14",
    "FPRXNB3_CID_15",
    "FPSEFC_CID_0",
    "FPSEFC_CID_1",
    "FPSEFC_CID_2",
    "FPSEFC_CID_3",
    "FPSEFC_CID_4",
    "FPSEFC_CID_5",
    "FPSEFC_CID_6",
    "FPSEFC_CID_7",
    "FPSEFC_CID_8",
    "FPSEFC_CID_9",
    "FPSEFC_CID_10",
    "FPSEFC_CID_11",
    "FPSEFC_CID_12",
    "FPSEFC_CID_13",
    "FPSEFC_CID_14",
    "FPSEFC_CID_15",
    "FPSTAT1_CID_0",
    "FPSTAT1_CID_1",
    "FPSTAT1_CID_2",
    "FPSTAT1_CID_3",
    "FPSTAT1_CID_4",
    "FPSTAT1_CID_5",
    "FPSTAT1_CID_6",
    "FPSTAT1_CID_7",
    "FPSTAT1_CID_8",
    "FPSTAT1_CID_9",
    "FPSTAT1_CID_10",
    "FPSTAT1_CID_11",
    "FPSTAT1_CID_12",
    "FPSTAT1_CID_13",
    "FPSTAT1_CID_14",
    "FPSTAT1_CID_15",
    "FPSTAT2_CID_0",
    "FPSTAT2_CID_1",
    "FPSTAT2_CID_2",
    "FPSTAT2_CID_3",
    "FPSTAT2_CID_4",
    "FPSTAT2_CID_5",
    "FPSTAT2_CID_6",
    "FPSTAT2_CID_7",
    "FPSTAT2_CID_8",
    "FPSTAT2_CID_9",
    "FPSTAT2_CID_10",
    "FPSTAT2_CID_11",
    "FPSTAT2_CID_12",
    "FPSTAT2_CID_13",
    "FPSTAT2_CID_14",
    "FPSTAT2_CID_15",
    "FPTSBRP_CID_0",
    "FPTSBRP_CID_1",
    "FPTSBRP_CID_2",
    "FPTSBRP_CID_3",
    "FPTSBRP_CID_4",
    "FPTSBRP_CID_5",
    "FPTSBRP_CID_6",
    "FPTSBRP_CID_7",
    "FPTSBRP_CID_8",
    "FPTSBRP_CID_9",
    "FPTSBRP_CID_10",
    "FPTSBRP_CID_11",
    "FPTSBRP_CID_12",
    "FPTSBRP_CID_13",
    "FPTSBRP_CID_14",
    "FPTSBRP_CID_15",
    "FPTSBWP_CID_0",
    "FPTSBWP_CID_1",
    "FPTSBWP_CID_2",
    "FPTSBWP_CID_3",
    "FPTSBWP_CID_4",
    "FPTSBWP_CID_5",
    "FPTSBWP_CID_6",
    "FPTSBWP_CID_7",
    "FPTSBWP_CID_8",
    "FPTSBWP_CID_9",
    "FPTSBWP_CID_10",
    "FPTSBWP_CID_11",
    "FPTSBWP_CID_12",
    "FPTSBWP_CID_13",
    "FPTSBWP_CID_14",
    "FPTSBWP_CID_15",
    "FPTSIG1_CID_0",
    "FPTSIG1_CID_1",
    "FPTSIG1_CID_2",
    "FPTSIG1_CID_3",
    "FPTSIG1_CID_4",
    "FPTSIG1_CID_5",
    "FPTSIG1_CID_6",
    "FPTSIG1_CID_7",
    "FPTSIG1_CID_8",
    "FPTSIG1_CID_9",
    "FPTSIG1_CID_10",
    "FPTSIG1_CID_11",
    "FPTSIG1_CID_12",
    "FPTSIG1_CID_13",
    "FPTSIG1_CID_14",
    "FPTSIG1_CID_15",
    "FPTSIG2_CID_0",
    "FPTSIG2_CID_1",
    "FPTSIG2_CID_2",
    "FPTSIG2_CID_3",
    "FPTSIG2_CID_4",
    "FPTSIG2_CID_5",
    "FPTSIG2_CID_6",
    "FPTSIG2_CID_7",
    "FPTSIG2_CID_8",
    "FPTSIG2_CID_9",
    "FPTSIG2_CID_10",
    "FPTSIG2_CID_11",
    "FPTSIG2_CID_12",
    "FPTSIG2_CID_13",
    "FPTSIG2_CID_14",
    "FPTSIG2_CID_15",
    "FPTSIG3_CID_0",
    "FPTSIG3_CID_1",
    "FPTSIG3_CID_2",
    "FPTSIG3_CID_3",
    "FPTSIG3_CID_4",
    "FPTSIG3_CID_5",
    "FPTSIG3_CID_6",
    "FPTSIG3_CID_7",
    "FPTSIG3_CID_8",
    "FPTSIG3_CID_9",
    "FPTSIG3_CID_10",
    "FPTSIG3_CID_11",
    "FPTSIG3_CID_12",
    "FPTSIG3_CID_13",
    "FPTSIG3_CID_14",
    "FPTSIG3_CID_15",
    "FPTSIG4_CID_0",
    "FPTSIG4_CID_1",
    "FPTSIG4_CID_2",
    "FPTSIG4_CID_3",
    "FPTSIG4_CID_4",
    "FPTSIG4_CID_5",
    "FPTSIG4_CID_6",
    "FPTSIG4_CID_7",
    "FPTSIG4_CID_8",
    "FPTSIG4_CID_9",
    "FPTSIG4_CID_10",
    "FPTSIG4_CID_11",
    "FPTSIG4_CID_12",
    "FPTSIG4_CID_13",
    "FPTSIG4_CID_14",
    "FPTSIG4_CID_15",
    "FPTSIG5_CID_0",
    "FPTSIG5_CID_1",
    "FPTSIG5_CID_2",
    "FPTSIG5_CID_3",
    "FPTSIG5_CID_4",
    "FPTSIG5_CID_5",
    "FPTSIG5_CID_6",
    "FPTSIG5_CID_7",
    "FPTSIG5_CID_8",
    "FPTSIG5_CID_9",
    "FPTSIG5_CID_10",
    "FPTSIG5_CID_11",
    "FPTSIG5_CID_12",
    "FPTSIG5_CID_13",
    "FPTSIG5_CID_14",
    "FPTSIG5_CID_15",
    "FPTSIG6_CID_0",
    "FPTSIG6_CID_1",
    "FPTSIG6_CID_2",
    "FPTSIG6_CID_3",
    "FPTSIG6_CID_4",
    "FPTSIG6_CID_5",
    "FPTSIG6_CID_6",
    "FPTSIG6_CID_7",
    "FPTSIG6_CID_8",
    "FPTSIG6_CID_9",
    "FPTSIG6_CID_10",
    "FPTSIG6_CID_11",
    "FPTSIG6_CID_12",
    "FPTSIG6_CID_13",
    "FPTSIG6_CID_14",
    "FPTSIG6_CID_15",
    "FPTSIG7_CID_0",
    "FPTSIG7_CID_1",
    "FPTSIG7_CID_2",
    "FPTSIG7_CID_3",
    "FPTSIG7_CID_4",
    "FPTSIG7_CID_5",
    "FPTSIG7_CID_6",
    "FPTSIG7_CID_7",
    "FPTSIG7_CID_8",
    "FPTSIG7_CID_9",
    "FPTSIG7_CID_10",
    "FPTSIG7_CID_11",
    "FPTSIG7_CID_12",
    "FPTSIG7_CID_13",
    "FPTSIG7_CID_14",
    "FPTSIG7_CID_15",
    "FPTSIG8_CID_0",
    "FPTSIG8_CID_1",
    "FPTSIG8_CID_2",
    "FPTSIG8_CID_3",
    "FPTSIG8_CID_4",
    "FPTSIG8_CID_5",
    "FPTSIG8_CID_6",
    "FPTSIG8_CID_7",
    "FPTSIG8_CID_8",
    "FPTSIG8_CID_9",
    "FPTSIG8_CID_10",
    "FPTSIG8_CID_11",
    "FPTSIG8_CID_12",
    "FPTSIG8_CID_13",
    "FPTSIG8_CID_14",
    "FPTSIG8_CID_15",
    "FPTSLB1_CID_0",
    "FPTSLB1_CID_1",
    "FPTSLB1_CID_2",
    "FPTSLB1_CID_3",
    "FPTSLB1_CID_4",
    "FPTSLB1_CID_5",
    "FPTSLB1_CID_6",
    "FPTSLB1_CID_7",
    "FPTSLB1_CID_8",
    "FPTSLB1_CID_9",
    "FPTSLB1_CID_10",
    "FPTSLB1_CID_11",
    "FPTSLB1_CID_12",
    "FPTSLB1_CID_13",
    "FPTSLB1_CID_14",
    "FPTSLB1_CID_15",
    "FPTSLB2_CID_0",
    "FPTSLB2_CID_1",
    "FPTSLB2_CID_2",
    "FPTSLB2_CID_3",
    "FPTSLB2_CID_4",
    "FPTSLB2_CID_5",
    "FPTSLB2_CID_6",
    "FPTSLB2_CID_7",
    "FPTSLB2_CID_8",
    "FPTSLB2_CID_9",
    "FPTSLB2_CID_10",
    "FPTSLB2_CID_11",
    "FPTSLB2_CID_12",
    "FPTSLB2_CID_13",
    "FPTSLB2_CID_14",
    "FPTSLB2_CID_15",
    "FPTXNB1_CID_0",
    "FPTXNB1_CID_1",
    "FPTXNB1_CID_2",
    "FPTXNB1_CID_3",
    "FPTXNB1_CID_4",
    "FPTXNB1_CID_5",
    "FPTXNB1_CID_6",
    "FPTXNB1_CID_7",
    "FPTXNB1_CID_8",
    "FPTXNB1_CID_9",
    "FPTXNB1_CID_10",
    "FPTXNB1_CID_11",
    "FPTXNB1_CID_12",
    "FPTXNB1_CID_13",
    "FPTXNB1_CID_14",
    "FPTXNB1_CID_15",
    "FPTXNB2_CID_0",
    "FPTXNB2_CID_1",
    "FPTXNB2_CID_2",
    "FPTXNB2_CID_3",
    "FPTXNB2_CID_4",
    "FPTXNB2_CID_5",
    "FPTXNB2_CID_6",
    "FPTXNB2_CID_7",
    "FPTXNB2_CID_8",
    "FPTXNB2_CID_9",
    "FPTXNB2_CID_10",
    "FPTXNB2_CID_11",
    "FPTXNB2_CID_12",
    "FPTXNB2_CID_13",
    "FPTXNB2_CID_14",
    "FPTXNB2_CID_15",
    "FPTXNB3_CID_0",
    "FPTXNB3_CID_1",
    "FPTXNB3_CID_2",
    "FPTXNB3_CID_3",
    "FPTXNB3_CID_4",
    "FPTXNB3_CID_5",
    "FPTXNB3_CID_6",
    "FPTXNB3_CID_7",
    "FPTXNB3_CID_8",
    "FPTXNB3_CID_9",
    "FPTXNB3_CID_10",
    "FPTXNB3_CID_11",
    "FPTXNB3_CID_12",
    "FPTXNB3_CID_13",
    "FPTXNB3_CID_14",
    "FPTXNB3_CID_15",
    "FP_BUS_PARITY_CONTROL",
    "FP_BUS_PARITY_ERROR",
    "FP_CAM_BIST_CONFIG",
    "FP_CAM_BIST_CONTROL",
    "FP_CAM_BIST_DBG_DATA",
    "FP_CAM_BIST_DBG_DATA_VALID",
    "FP_CAM_BIST_DEBUG_CONTROL",
    "FP_CAM_BIST_DEBUG_DATA",
    "FP_CAM_BIST_DEBUG_SEND",
    "FP_CAM_BIST_ENABLE",
    "FP_CAM_BIST_ENABLE_LOWER",
    "FP_CAM_BIST_ENABLE_ONE_TCAM",
    "FP_CAM_BIST_ENABLE_TWO_TCAM",
    "FP_CAM_BIST_ENABLE_UPPER",
    "FP_CAM_BIST_S10_STATUS",
    "FP_CAM_BIST_S12_STATUS",
    "FP_CAM_BIST_S14_STATUS",
    "FP_CAM_BIST_S15_STATUS",
    "FP_CAM_BIST_S2_STATUS",
    "FP_CAM_BIST_S3_STATUS",
    "FP_CAM_BIST_S5_STATUS",
    "FP_CAM_BIST_S6_STATUS",
    "FP_CAM_BIST_S8_STATUS",
    "FP_CAM_BIST_STATUS",
    "FP_CAM_CONTROL",
    "FP_CAM_CONTROL_15",
    "FP_CAM_CONTROL_64",
    "FP_CAM_CONTROL_14_THRU_10",
    "FP_CAM_CONTROL_4_THRU_0",
    "FP_CAM_CONTROL_9_THRU_5",
    "FP_CAM_CONTROL_LOWER",
    "FP_CAM_CONTROL_SLICE_11_4",
    "FP_CAM_CONTROL_SLICE_11_8",
    "FP_CAM_CONTROL_SLICE_15_8",
    "FP_CAM_CONTROL_SLICE_15_12",
    "FP_CAM_CONTROL_SLICE_3_0",
    "FP_CAM_CONTROL_SLICE_7_0",
    "FP_CAM_CONTROL_SLICE_7_4",
    "FP_CAM_CONTROL_SLICE_9_4",
    "FP_CAM_CONTROL_TM_13_THRU_0",
    "FP_CAM_CONTROL_TM_7_THRU_0",
    "FP_CAM_CONTROL_UPPER",
    "FP_CAM_DEBUG_CONTROL",
    "FP_CAM_DEBUG_DATA",
    "FP_CAM_DEBUG_DATA_0",
    "FP_CAM_DEBUG_DATA_1",
    "FP_CAM_DEBUG_DATA_2",
    "FP_CAM_DEBUG_DATA_3",
    "FP_CAM_DEBUG_DATA_4",
    "FP_CAM_DEBUG_DATA_5",
    "FP_CAM_DEBUG_GLOBAL_MASK",
    "FP_CAM_DEBUG_SEND",
    "FP_CAM_ENABLE",
    "FP_COUNTER_PDA",
    "FP_COUNTER_RAM_INIT_DATA0",
    "FP_COUNTER_RAM_INIT_DATA1",
    "FP_COUNTER_TM_POOLS_0_3",
    "FP_COUNTER_TM_POOLS_12_15",
    "FP_COUNTER_TM_POOLS_4_7",
    "FP_COUNTER_TM_POOLS_8_11",
    "FP_DEBUG_CONTROL",
    "FP_DEBUG_EVENT",
    "FP_DEBUG_EVENT_MASK",
    "FP_DEBUG_STATUS_0",
    "FP_DEBUG_STATUS_1",
    "FP_DEBUG_STATUS_2",
    "FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SEL",
    "FP_DOUBLE_WIDE_F4_SELECT",
    "FP_DOUBLE_WIDE_SELECT",
    "FP_ECMP_HASH_CONTROL",
    "FP_F4_SELECT",
    "FP_FIELD_SEL_PARITY_CONTROL",
    "FP_FIELD_SEL_PARITY_STATUS_INTR",
    "FP_FIELD_SEL_PARITY_STATUS_NACK",
    "FP_FORCE_FORWARDING_FIELD",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_8",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_12",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_4",
    "FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4",
    "FP_GM_TCAM_BLK_SEL",
    "FP_LOOKUP_ENABLE",
    "FP_LOWER_GM_TCAM_BLK_SEL",
    "FP_LOWER_TCAM_BLK_SEL",
    "FP_METER_CONTROL",
    "FP_METER_RAM_INIT_DATA0",
    "FP_METER_RAM_INIT_DATA1",
    "FP_METER_STBY",
    "FP_METER_TABLE_POOL0_TM",
    "FP_METER_TABLE_POOL1_TM",
    "FP_METER_TABLE_POOL2_TM",
    "FP_METER_TABLE_POOL3_TM",
    "FP_METER_TABLE_POOL4_TM",
    "FP_METER_TABLE_POOL5_TM",
    "FP_METER_TABLE_POOL6_TM",
    "FP_METER_TABLE_POOL7_TM",
    "FP_METER_TABLE_TM",
    "FP_METER_TM_0",
    "FP_METER_TM_1",
    "FP_METER_TM_2",
    "FP_METER_TM_CONTROL",
    "FP_METER_TM_LOWER",
    "FP_NON_ROTATED_CAM_CONTROL",
    "FP_POLICY_CONTROL",
    "FP_POLICY_LP_CONTROL_UPPER",
    "FP_POLICY_PARITY_CONTROL",
    "FP_POLICY_PARITY_STATUS",
    "FP_POLICY_PDA",
    "FP_POLICY_PM",
    "FP_POLICY_RAM_INIT_DATA0",
    "FP_POLICY_RAM_INIT_DATA1",
    "FP_POLICY_RAM_INIT_DATA2",
    "FP_POLICY_TABLE_TM_CONTROL",
    "FP_POLICY_TM0",
    "FP_POLICY_TM1",
    "FP_POLICY_TM2",
    "FP_POLICY_TM3",
    "FP_POLICY_TM_LOWER",
    "FP_POLICY_TM_SLICES_0_3",
    "FP_POLICY_TM_SLICES_12_15",
    "FP_POLICY_TM_SLICES_4_7",
    "FP_POLICY_TM_SLICES_8_11",
    "FP_POLICY_TM_UPPER",
    "FP_RAM_CONTROL_1",
    "FP_RAM_CONTROL_64",
    "FP_RAM_DBGCTRL",
    "FP_ROTATED_CAM_CONTROL",
    "FP_SLICE_CONFIG",
    "FP_SLICE_ENABLE",
    "FP_SLICE_INDEX_CONTROL",
    "FP_SLICE_METER_MAP_ENABLE",
    "FP_STORM_RAM_INIT_DATA",
    "FP_TCAM_BLK_SEL",
    "FP_TCAM_ECC_RAM_INIT_DATA",
    "FP_UDF_PARITY_CONTROL",
    "FP_UDF_PARITY_STATUS_INTR",
    "FP_UDF_PARITY_STATUS_NACK",
    "FP_UPPER_GM_TCAM_BLK_SEL",
    "FP_UPPER_TCAM_BLK_SEL",
    "FQPCONFIGURATION",
    "FQPPACKETCOUNTER",
    "FQPSCHEDULERCONFIGURATION",
    "FQPSPRPERPORTDIS_0",
    "FQPSPRPERPORTDIS_1",
    "FRAGMENTATIONQUEUESREADYWORDSTHRESHOLD",
    "FRAME_PAD_ENABLE",
    "FRAME_PAD_SIZE",
    "FRBINTE1",
    "FRBINTE2",
    "FRBINTS1",
    "FRBINTS2",
    "FRCEGQOFPFC_0",
    "FRCEGQOFPFC_1",
    "FRCFG1",
    "FRCFG2",
    "FRCNIFCLSBFC_0",
    "FRCNIFCLSBFC_1",
    "FRCNIFFASTLLFC",
    "FRCNIFLNKFC",
    "FRCSCHHRFC_0",
    "FRCSCHHRFC_1",
    "FRCSCHOFPHRFC_0",
    "FRCSCHOFPHRFC_1",
    "FREEBDBRANGEVALUES",
    "FREEBDBTHRESHOLD0",
    "FREEBDBTHRESHOLD1",
    "FREEBDBTHRESHOLD2",
    "FREEFULLMULTICASTDBUFFRANGEVALUES",
    "FREEFULLMULTICASTDBUFFSCOUNTER",
    "FREEFULLMULTICASTDBUFFSMINIMUMOCCUPANCY",
    "FREEFULLMULTICASTDBUFFTHRESHOLD0",
    "FREEFULLMULTICASTDBUFFTHRESHOLD1",
    "FREEFULLMULTICASTDBUFFTHRESHOLD2",
    "FREEMINIMULTICASTDBUFFSCOUNTER",
    "FREEMINIMULTICASTDBUFFSMINIMUMOCCUPANCY",
    "FREERESOURCEREJECTEDPACKETCOUNTER1",
    "FREERESOURCEREJECTEDPACKETCOUNTER2",
    "FREEUNICASTDBUFFRANGEVALUES",
    "FREEUNICASTDBUFFSCOUNTER",
    "FREEUNICASTDBUFFSMINIMUMOCCUPANCY",
    "FREEUNICASTDBUFFTHRESHOLD0",
    "FREEUNICASTDBUFFTHRESHOLD1",
    "FREEUNICASTDBUFFTHRESHOLD2",
    "FREE_LIST_DEBUG_TM",
    "FRM_ECC_ADDR0",
    "FRM_ECC_ADDR1",
    "FRM_ECC_ADDR2",
    "FRM_ECC_ADDR3",
    "FRM_ECC_ADDR4",
    "FRM_ECC_ADDR5",
    "FRM_ECC_ADDR6",
    "FRM_ECC_ADDR7",
    "FRM_ECC_ADDR8",
    "FRM_ECC_ADDR9",
    "FRM_ECC_ADDR10",
    "FRM_ECC_ADDR11",
    "FRM_ECC_ADDR12",
    "FRM_ECC_ADDR13",
    "FRM_ECC_ADDR14",
    "FRM_ECC_ADDR15",
    "FRM_ECC_ADDR16",
    "FRM_ECC_ADDR17",
    "FRM_ECC_ADDR18",
    "FRM_ECC_ADDR19",
    "FRM_ECC_ADDR20",
    "FRM_ECC_ADDR21",
    "FRM_ECC_ADDR22",
    "FRM_ECC_ADDR23",
    "FRM_ECC_ADDR24",
    "FRM_ECC_ADDR25",
    "FRM_ECC_ADDR26",
    "FRM_ECC_ADDR27",
    "FRM_ECC_ADDR28",
    "FRM_ECC_ADDR29",
    "FRM_ECC_ADDR30",
    "FRM_ECC_ADDR31",
    "FRM_ECC_CONFIG0",
    "FRM_ECC_CONFIG1",
    "FRM_ECC_CONFIG2",
    "FRM_ECC_CONFIG3",
    "FRM_ECC_CONFIG4",
    "FRM_ECC_CONFIG5",
    "FRM_ECC_CONFIG6",
    "FRM_ECC_CONFIG7",
    "FRM_ECC_CONFIG8",
    "FRM_ECC_CONFIG9",
    "FRM_ECC_CONFIG10",
    "FRM_ECC_CONFIG11",
    "FRM_ECC_CONFIG12",
    "FRM_ECC_CONFIG13",
    "FRM_ECC_CONFIG14",
    "FRM_ECC_CONFIG15",
    "FRM_ECC_CONFIG16",
    "FRM_ECC_CONFIG17",
    "FRM_ECC_CONFIG18",
    "FRM_ECC_CONFIG19",
    "FRM_ECC_CONFIG20",
    "FRM_ECC_CONFIG21",
    "FRM_ECC_CONFIG22",
    "FRM_ECC_CONFIG23",
    "FRM_ECC_CONFIG24",
    "FRM_ECC_CONFIG25",
    "FRM_ECC_CONFIG26",
    "FRM_ECC_CONFIG27",
    "FRM_ECC_CONFIG28",
    "FRM_ECC_CONFIG29",
    "FRM_ECC_CONFIG30",
    "FRM_ECC_CONFIG31",
    "FRM_ECC_ERROR0",
    "FRM_ECC_ERROR1",
    "FRM_ECC_ERROR2",
    "FRM_ECC_ERROR3",
    "FRM_ECC_ERROR0_MASK",
    "FRM_ECC_ERROR1_MASK",
    "FRM_ECC_ERROR2_MASK",
    "FRM_ECC_ERROR3_MASK",
    "FRM_LENGTH",
    "FRPRBPAT1",
    "FRPRBPAT2",
    "FRPRBSTAT1",
    "FRPRBSTAT2",
    "FRPRTSEL1_1",
    "FRPRTSEL1_2",
    "FRPRTSEL2_1",
    "FRPRTSEL2_2",
    "FR_CONFIG0",
    "FR_CONFIG1",
    "FR_CONFIG2",
    "FR_CONFIG3",
    "FR_CONFIG4",
    "FR_CONFIG5",
    "FR_CONFIG6",
    "FR_CONFIG7",
    "FR_CONFIG8",
    "FR_CONFIG9",
    "FR_CONFIG10",
    "FR_CONFIG11",
    "FR_CONFIG12",
    "FR_CONFIG13",
    "FR_CONFIG14",
    "FR_CONFIG15",
    "FR_CONFIG16",
    "FR_CONFIG17",
    "FR_DEBUG",
    "FR_ECC_DEBUG",
    "FR_ECC_ERROR0",
    "FR_ECC_ERROR0_MASK",
    "FR_ECC_STATUS0",
    "FR_ECC_STATUS1",
    "FR_ERROR0",
    "FR_ERROR1",
    "FR_ERROR2",
    "FR_ERROR3",
    "FR_ERROR4",
    "FR_ERROR5",
    "FR_ERROR6",
    "FR_ERROR7",
    "FR_ERROR8",
    "FR_ERROR0_MASK",
    "FR_ERROR1_MASK",
    "FR_ERROR2_MASK",
    "FR_ERROR3_MASK",
    "FR_ERROR4_MASK",
    "FR_ERROR5_MASK",
    "FR_ERROR6_MASK",
    "FR_ERROR7_MASK",
    "FR_ERROR8_MASK",
    "FR_FLOW_CTL_GLOBAL",
    "FR_FLOW_CTL_GLOBAL_CNT",
    "FR_FLOW_CTL_UNICAST",
    "FR_FLOW_CTL_UNICAST_CNT",
    "FR_FULL_STATUS_DEBUG0",
    "FR_FULL_STATUS_DEBUG1",
    "FR_FULL_STATUS_DEBUG2",
    "FR_FULL_STATUS_DEBUG3",
    "FR_FULL_STATUS_DEBUG4",
    "FR_FULL_STATUS_DEBUG5",
    "FR_FULL_STATUS_DEBUG6",
    "FR_FULL_STATUS_DEBUG7",
    "FR_FULL_STATUS_DEBUG8",
    "FR_MATRIX_OVERFLOW_STATUS0",
    "FR_MATRIX_OVERFLOW_STATUS1",
    "FR_PARTIAL_PKT_CNT_A",
    "FR_PARTIAL_PKT_CNT_B",
    "FR_PKT_CNT_A",
    "FR_PKT_CNT_B",
    "FR_RAM_TM0",
    "FR_SC0_LINK_EN_REMAP0",
    "FR_SC0_LINK_EN_REMAP1",
    "FR_SC0_LINK_EN_REMAP2",
    "FR_SC0_LINK_EN_REMAP3",
    "FR_SC1_LINK_EN_REMAP0",
    "FR_SC1_LINK_EN_REMAP1",
    "FR_SC1_LINK_EN_REMAP2",
    "FR_SC1_LINK_EN_REMAP3",
    "FR_SF_BUFFER_WATER_MARK",
    "FR_SKEW_STATUS0",
    "FR_SKEW_STATUS1",
    "FR_STATUS0",
    "FR_STATUS1",
    "FR_STATUS2",
    "FR_STATUS3",
    "FR_TRACE_IF_CAPT_0",
    "FR_TRACE_IF_CAPT_1",
    "FR_TRACE_IF_CAPT_2",
    "FR_TRACE_IF_CAPT_3",
    "FR_TRACE_IF_CONTROL",
    "FR_TRACE_IF_COUNTER",
    "FR_TRACE_IF_FIELD_MASK0",
    "FR_TRACE_IF_FIELD_VALUE0",
    "FR_TRACE_IF_STATUS",
    "FR_TRACE_IF_STATUS_MASK",
    "FR_TS_TEST_CNT_A",
    "FR_TS_TEST_CNT_B",
    "FSF_COMPOSITE_CONFIGURATION",
    "FSMONMESSAGESHAPER",
    "FSMRQDELAYCOUNTER",
    "FSMRQFLOWSTATUSCOUNTER",
    "FSMRQMAXOCCUPANCY",
    "FSRD_INDIRECT_COMMAND",
    "FSRD_INDIRECT_COMMAND_ADDRESS",
    "FSRD_INDIRECT_COMMAND_DATA_INCREMENT",
    "FSRD_INDIRECT_COMMAND_RD_DATA",
    "FSRD_INDIRECT_COMMAND_WR_DATA",
    "FSRD_INTERRUPT_MASK_REGISTER",
    "FSRD_INTERRUPT_REGISTER",
    "FSRD_INTERRUPT_REGISTER_TEST",
    "FSRD_QUAD_INTERRUPT_MASK_REGISTER",
    "FSRD_QUAD_INTERRUPT_REGISTER",
    "FSRD_QUAD_INTERRUPT_REGISTER_TEST",
    "FSRD_REG_0050",
    "FSRD_REG_0051",
    "FSRD_REG_0052",
    "FSRD_REG_0053",
    "FSRD_REG_0054",
    "FSRD_REG_0058",
    "FSRD_REG_0084",
    "FSRD_REG_0087",
    "FSRD_REG_0090",
    "FSRD_REG_0091",
    "FSRD_REG_0092",
    "FSRD_REG_0170",
    "FSRD_REG_00B0",
    "FSRD_REG_00B1",
    "FSRD_REG_00B2",
    "FSRD_REG_00B3",
    "FSRD_REG_00B4",
    "FSRD_REG_00B5",
    "FSRD_REG_00B6",
    "FSRD_REG_00B7",
    "FSRD_REG_01E9",
    "FSRD_REG_01EA",
    "FSRD_REG_01EB",
    "FSRD_REG_01EC",
    "FSRD_REG_01ED",
    "FSRD_REG_01EE",
    "FSRD_REG_01EF",
    "FSRD_REG_01F0",
    "FSRD_REG_01F1",
    "FSRD_REG_01F2",
    "FSRD_REG_01F3",
    "FSRD_REG_1E8",
    "FSRD_SBUS_BROADCAST_ID",
    "FSRD_SPARE_REGISTER_3",
    "FSRD_SRD_QUAD_CTRL",
    "FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPS",
    "FSRD_SRD_QUAD_STATUS",
    "FSRD_WC_UC_MEM_ACCESS",
    "FSRD_WC_UC_MEM_MASK_BITMAP",
    "FT_ACTION_INHIBITED",
    "FT_AGE_CONTROL",
    "FT_CMDWAIT_TIMEOUT",
    "FT_CNTR_FIFO_STATUS",
    "FT_CNTR_RAM_CONTROL",
    "FT_CNTR_SER_CONTROL",
    "FT_CONFIG",
    "FT_CTR_POOL",
    "FT_CURRENT_TIME",
    "FT_EVENT_CONFIG",
    "FT_EXPORT_FIFO_COUNTER",
    "FT_EXPORT_FIFO_READ_PTR",
    "FT_EXPORT_FIFO_WRITE_PTR",
    "FT_FLOWS_CREATED",
    "FT_FLOWS_MISSED_TCP",
    "FT_FLOWS_MISSED_UDP",
    "FT_HASH_CONTROL",
    "FT_HOLDWAIT_TIMEOUT",
    "FT_IN_USE",
    "FT_L4_INVALID",
    "FT_L4_PORTS_EXCLUDED",
    "FT_NEW_TIMEOUT",
    "FT_NO_COMMAND",
    "FT_PDA_CONTROL",
    "FT_POLICY_TM",
    "FT_RAM_CONTROL",
    "FT_REFRESH_CFG",
    "FT_RESULT_DA_LS",
    "FT_RESULT_DA_MS",
    "FT_RESULT_EXT_PORT",
    "FT_RESULT_LENGTH_TYPE",
    "FT_SER_CONTROL",
    "FT_SYN_DATA",
    "FT_UPDATE_ERR",
    "FULLMULTICASTDBUFFPOINTERSEND",
    "FULLMULTICASTDBUFFPOINTERSSTART",
    "FUNCTIONAL_REFRESH_EN",
    "FUSE_REGS_FP_TCAM0",
    "FUSE_REGS_ING_L3_NEXT_HOP_0",
    "FUSE_REGS_L2_ENTRY_0",
    "FUSE_REGS_L2_ENTRY_1",
    "FUSE_REGS_VLAN_MAC_0",
    "GCIBACKOFFCSWEIGHTS",
    "GCIBACKOFFMASK",
    "GCIBACKOFFRANGETHRESHOLDS",
    "GCIBKFFLEVEL",
    "GCILEAKYBUCKETCONFIGURATIONREGISTER1",
    "GCILEAKYBUCKETCONFIGURATIONREGISTER2",
    "GCILINKMASK",
    "GCILKYMAXOC1",
    "GCIMCICNT",
    "GCIMCILEAKYBUCKETCONFIGURATIONREGISTER0",
    "GCPOL",
    "GCTRL",
    "GE0_EEE_CONFIG",
    "GE0_GBODE_CELL_CNT",
    "GE0_GBODE_CELL_REQ_CNT",
    "GE0_GBOD_OVRFLW",
    "GE0_S3MII_SPEED_DEBUG",
    "GE10_GBODE_CELL_CNT",
    "GE10_GBODE_CELL_REQ_CNT",
    "GE10_GBOD_OVRFLW",
    "GE11_GBODE_CELL_CNT",
    "GE11_GBODE_CELL_REQ_CNT",
    "GE11_GBOD_OVRFLW",
    "GE1_EEE_CONFIG",
    "GE1_GBODE_CELL_CNT",
    "GE1_GBODE_CELL_REQ_CNT",
    "GE1_GBOD_OVRFLW",
    "GE1_S3MII_SPEED_DEBUG",
    "GE2_EEE_CONFIG",
    "GE2_GBODE_CELL_CNT",
    "GE2_GBODE_CELL_REQ_CNT",
    "GE2_GBOD_OVRFLW",
    "GE2_S3MII_SPEED_DEBUG",
    "GE3_EEE_CONFIG",
    "GE3_GBODE_CELL_CNT",
    "GE3_GBODE_CELL_REQ_CNT",
    "GE3_GBOD_OVRFLW",
    "GE3_S3MII_SPEED_DEBUG",
    "GE4_EEE_CONFIG",
    "GE4_GBODE_CELL_CNT",
    "GE4_GBODE_CELL_REQ_CNT",
    "GE4_GBOD_OVRFLW",
    "GE4_S3MII_SPEED_DEBUG",
    "GE5_EEE_CONFIG",
    "GE5_GBODE_CELL_CNT",
    "GE5_GBODE_CELL_REQ_CNT",
    "GE5_GBOD_OVRFLW",
    "GE5_S3MII_SPEED_DEBUG",
    "GE6_EEE_CONFIG",
    "GE6_GBODE_CELL_CNT",
    "GE6_GBODE_CELL_REQ_CNT",
    "GE6_GBOD_OVRFLW",
    "GE6_S3MII_SPEED_DEBUG",
    "GE7_EEE_CONFIG",
    "GE7_GBODE_CELL_CNT",
    "GE7_GBODE_CELL_REQ_CNT",
    "GE7_GBOD_OVRFLW",
    "GE7_S3MII_SPEED_DEBUG",
    "GE8_GBODE_CELL_CNT",
    "GE8_GBODE_CELL_REQ_CNT",
    "GE8_GBOD_OVRFLW",
    "GE9_GBODE_CELL_CNT",
    "GE9_GBODE_CELL_REQ_CNT",
    "GE9_GBOD_OVRFLW",
    "GENERALCLEARFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITY",
    "GENERALCLEARFLOWCONTROLCONFIGURATIONDBSLOWPRIORITY",
    "GENERALCONFIGURATION0",
    "GENERALCONFIGURATION1",
    "GENERALCONTROLS",
    "GENERALFLOWCONTROLCONFIGURATIONBDBHIGHPRIORITY",
    "GENERALFLOWCONTROLCONFIGURATIONBDBLOWPRIORITY",
    "GENERALPPCONFIG",
    "GENERALREJECTCLEARCONFIGURATIONDBUFFS0",
    "GENERALREJECTCLEARCONFIGURATIONDBUFFS1",
    "GENERALREJECTCLEARCONFIGURATIONDBUFFS2",
    "GENERALREJECTCLEARCONFIGURATIONDBUFFS3",
    "GENERALREJECTCONFIGURATIONBDBS0",
    "GENERALREJECTCONFIGURATIONBDBS1",
    "GENERALREJECTCONFIGURATIONBDBS2",
    "GENERALREJECTCONFIGURATIONBDBS3",
    "GENERALREJECTCONFIGURATIONBDS0",
    "GENERALREJECTCONFIGURATIONBDS1",
    "GENERALREJECTCONFIGURATIONBDS2",
    "GENERALREJECTCONFIGURATIONBDS3",
    "GENERALREJECTSETCONFIGURATIONDBUFFS0",
    "GENERALREJECTSETCONFIGURATIONDBUFFS1",
    "GENERALREJECTSETCONFIGURATIONDBUFFS2",
    "GENERALREJECTSETCONFIGURATIONDBUFFS3",
    "GENERALSETFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITY",
    "GENERALSETFLOWCONTROLCONFIGURATIONDBSLOWPRIORITY",
    "GENERALTRAP0_0",
    "GENERALTRAP0_1",
    "GENERALTRAP0_2",
    "GENERALTRAP1_0",
    "GENERALTRAP1_1",
    "GENERALTRAP1_2",
    "GENERALTRAP2_0",
    "GENERALTRAP2_1",
    "GENERALTRAP2_2",
    "GENERALTRAP3_0",
    "GENERALTRAP3_1",
    "GENERALTRAP3_2",
    "GENFCSTATUSVEC",
    "GE_EGR_PKT_DROP_CTL",
    "GE_GBODE_CELL_CNT",
    "GE_GBODE_CELL_REQ_CNT",
    "GE_GBOD_OVRFLW",
    "GE_PORT_CONFIG",
    "GFMCCREDITCOUNTER",
    "GFMCSHAPERCONFIGS",
    "GGI_CONFIG0",
    "GGI_CONFIG1",
    "GGI_CONFIG2",
    "GGI_CONFIG3",
    "GGI_CONFIG4",
    "GGI_CONFIG5",
    "GGI_CONFIG6",
    "GGP_NPRI_HI_DEBUG",
    "GGP_NPRI_LO_DEBUG",
    "GGP_PRI_HI_DEBUG",
    "GGP_PRI_LO_DEBUG",
    "GGP_RANK_HI_DEBUG",
    "GGP_RANK_LO_DEBUG",
    "GG_CI_BP_BSA",
    "GG_CI_BP_BSB",
    "GG_CONFIG0",
    "GG_EF_TYPE_DECODE",
    "GG_LOCAL_BS",
    "GG_QM_BP_BSA",
    "GG_QM_BP_BSB",
    "GINTE",
    "GINTS",
    "GLBRSCTORCLOFPHPMAP_0",
    "GLBRSCTORCLOFPHPMAP_1",
    "GLBRSCTORCLOFPLPMAP_0",
    "GLBRSCTORCLOFPLPMAP_1",
    "GLBRSCTOSCHRCLHRMAP",
    "GLOBALCREDITCOUNTER",
    "GLOBALFLOWCONTROLSTATE",
    "GLOBALFLOWSTATUSCOUNTER",
    "GLOBALIQMREPORTCOUNTER",
    "GLOBALREJECTSTATE",
    "GLOBALRESOURCECOUNTERS",
    "GLOBALRESOURCECOUNTERS2",
    "GLOBALRESOURCECOUNTERSBD",
    "GLOBALRESOURCEMINIMUMOCCUPANCY",
    "GLOBALTIMECOUNTERCONFIGURATION",
    "GLOBAL_EMIRROR_DROP_COUNT_64",
    "GLOBAL_HDRM_COUNT",
    "GLOBAL_HDRM_LIMIT",
    "GLOBAL_MPLS_RANGE_1_LOWER",
    "GLOBAL_MPLS_RANGE_1_UPPER",
    "GLOBAL_MPLS_RANGE_2_LOWER",
    "GLOBAL_MPLS_RANGE_2_UPPER",
    "GLOBAL_SHARED_FILL_STATE_CONFIG",
    "GLOBAL_SP_WRED_AVG_QSIZE",
    "GLOBAL_SP_WRED_CONFIG",
    "GLOBAL_TIMER_ACTIVATION_REGISTER",
    "GLOBAL_TIMER_CONFIGURATION_REGISTER",
    "GLOBAL_WREDAVGQSIZE_CELL",
    "GLOBAL_WREDAVGQSIZE_PACKET",
    "GLOBAL_WREDCONFIG_CELL",
    "GLOBAL_WREDCONFIG_ECCP",
    "GLOBAL_WREDCONFIG_PACKET",
    "GLOBAL_WREDPARAM_CELL",
    "GLOBAL_WREDPARAM_END_CELL",
    "GLOBAL_WREDPARAM_NONTCP_CELL",
    "GLOBAL_WREDPARAM_NONTCP_PACKET",
    "GLOBAL_WREDPARAM_PACKET",
    "GLOBAL_WREDPARAM_PRI0_END_CELL",
    "GLOBAL_WREDPARAM_PRI0_START_CELL",
    "GLOBAL_WREDPARAM_RED_CELL",
    "GLOBAL_WREDPARAM_RED_END_CELL",
    "GLOBAL_WREDPARAM_RED_PACKET",
    "GLOBAL_WREDPARAM_RED_START_CELL",
    "GLOBAL_WREDPARAM_START_CELL",
    "GLOBAL_WREDPARAM_YELLOW_CELL",
    "GLOBAL_WREDPARAM_YELLOW_END_CELL",
    "GLOBAL_WREDPARAM_YELLOW_PACKET",
    "GLOBAL_WREDPARAM_YELLOW_START_CELL",
    "GLOBAL_WRED_AVG_QSIZE_BUFFERE",
    "GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0",
    "GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1",
    "GLOBAL_WRED_AVG_QSIZE_BUFFERI",
    "GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE",
    "GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0",
    "GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1",
    "GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERI",
    "GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRY",
    "GLOBAL_WRED_AVG_QSIZE_QENTRY",
    "GLOBAL_WRED_CONFIG_BUFFERE",
    "GLOBAL_WRED_CONFIG_BUFFERE_POOL0",
    "GLOBAL_WRED_CONFIG_BUFFERE_POOL1",
    "GLOBAL_WRED_CONFIG_BUFFERI",
    "GLOBAL_WRED_CONFIG_QENTRY",
    "GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE",
    "GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0",
    "GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1",
    "GLOBAL_WRED_DROP_THD_NONTCP_BUFFERI",
    "GLOBAL_WRED_DROP_THD_NONTCP_QENTRY",
    "GLOBAL_WRED_DROP_THD_TCP_BUFFERE",
    "GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0",
    "GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1",
    "GLOBAL_WRED_DROP_THD_TCP_BUFFERI",
    "GLOBAL_WRED_DROP_THD_TCP_QENTRY",
    "GLOBAL_WRED_THD_0_ECCP",
    "GLOBAL_WRED_THD_1_ECCP",
    "GMAC0_BISTSTATUS",
    "GMAC0_CLOCKCONTROLSTATUS",
    "GMAC0_DEVCONTROL",
    "GMAC0_DEVSTATUS",
    "GMAC0_FIFOACCESSADDR",
    "GMAC0_FIFOACCESSBYTE",
    "GMAC0_FIFOACCESSDATA",
    "GMAC0_FLOWCNTL_TH",
    "GMAC0_GMACIDLE_CNT_TH",
    "GMAC0_GPIOOUTPUTEN",
    "GMAC0_GPIOSELECT",
    "GMAC0_GPTIMER",
    "GMAC0_INTMASK",
    "GMAC0_INTRCVLAZY",
    "GMAC0_INTSTATUS",
    "GMAC0_MEMORYECCSTATUS",
    "GMAC0_PHYACCESS",
    "GMAC0_PHYCONTROL",
    "GMAC0_POWERCONTROL",
    "GMAC0_RCVADDR_HIGH",
    "GMAC0_RCVADDR_LOW",
    "GMAC0_RCVCONTROL",
    "GMAC0_RCVPTR",
    "GMAC0_RCVSTATUS0",
    "GMAC0_RCVSTATUS1",
    "GMAC0_RXQCONTROL",
    "GMAC0_RXSACHANGES",
    "GMAC0_RXUNICASTPKTS",
    "GMAC0_RX_64",
    "GMAC0_RX_1024_1522",
    "GMAC0_RX_128_255",
    "GMAC0_RX_1523_2047",
    "GMAC0_RX_2048_4095",
    "GMAC0_RX_256_511",
    "GMAC0_RX_4096_8191",
    "GMAC0_RX_512_1023",
    "GMAC0_RX_65_127",
    "GMAC0_RX_8192_MAX",
    "GMAC0_RX_ALIGN",
    "GMAC0_RX_ALL_OCTETS_HI",
    "GMAC0_RX_ALL_OCTETS_LO",
    "GMAC0_RX_ALL_PKTS",
    "GMAC0_RX_BRDCAST",
    "GMAC0_RX_CNTRL",
    "GMAC0_RX_CRC",
    "GMAC0_RX_CRC_ALIGN",
    "GMAC0_RX_DROP",
    "GMAC0_RX_FRAG",
    "GMAC0_RX_GD_OCTETS_HI",
    "GMAC0_RX_GD_OCTETS_LO",
    "GMAC0_RX_GD_PKTS",
    "GMAC0_RX_JAB",
    "GMAC0_RX_MULT",
    "GMAC0_RX_OVR",
    "GMAC0_RX_PAUS",
    "GMAC0_RX_SYM",
    "GMAC0_RX_UND",
    "GMAC0_SERDESCONTROL",
    "GMAC0_SERDESSTATUS0",
    "GMAC0_SERDESSTATUS1",
    "GMAC0_TXARB_WRR_TH",
    "GMAC0_TXQCONTROL",
    "GMAC0_TXQOSQ0OCTET_HI",
    "GMAC0_TXQOSQ0OCTET_LO",
    "GMAC0_TXQOSQ0PKT",
    "GMAC0_TXQOSQ1OCTET_HI",
    "GMAC0_TXQOSQ1OCTET_LO",
    "GMAC0_TXQOSQ1PKT",
    "GMAC0_TXQOSQ2OCTET_HI",
    "GMAC0_TXQOSQ2OCTET_LO",
    "GMAC0_TXQOSQ2PKT",
    "GMAC0_TXQOSQ3OCTET_HI",
    "GMAC0_TXQOSQ3OCTET_LO",
    "GMAC0_TXQOSQ3PKT",
    "GMAC0_TXQRXQMEMORYCONTROL",
    "GMAC0_TXUNICASTPKT",
    "GMAC0_TX_64",
    "GMAC0_TX_1024_1522",
    "GMAC0_TX_128_255",
    "GMAC0_TX_1523_2047",
    "GMAC0_TX_1_COL",
    "GMAC0_TX_2048_4095",
    "GMAC0_TX_256_511",
    "GMAC0_TX_4096_8191",
    "GMAC0_TX_512_1023",
    "GMAC0_TX_65_127",
    "GMAC0_TX_8192_MAX",
    "GMAC0_TX_ALL_OCTETS_HI",
    "GMAC0_TX_ALL_OCTETS_LO",
    "GMAC0_TX_ALL_PKTS",
    "GMAC0_TX_BRDCAST",
    "GMAC0_TX_COL",
    "GMAC0_TX_CRS",
    "GMAC0_TX_DEF",
    "GMAC0_TX_EX_COL",
    "GMAC0_TX_FRAG",
    "GMAC0_TX_GD_OCTETS_HI",
    "GMAC0_TX_GD_OCTETS_LO",
    "GMAC0_TX_GD_PKTS",
    "GMAC0_TX_JAB",
    "GMAC0_TX_LATE",
    "GMAC0_TX_MULT",
    "GMAC0_TX_M_COL",
    "GMAC0_TX_OVER",
    "GMAC0_TX_PAUS",
    "GMAC0_TX_UNDERRUN",
    "GMAC0_XMTADDR_HIGH_0",
    "GMAC0_XMTADDR_LOW_0",
    "GMAC0_XMTCONTROL_0",
    "GMAC0_XMTPTR_0",
    "GMAC0_XMTSTATUS0_0",
    "GMAC0_XMTSTATUS1_0",
    "GMAC1_BISTSTATUS",
    "GMAC1_CLOCKCONTROLSTATUS",
    "GMAC1_DEVCONTROL",
    "GMAC1_DEVSTATUS",
    "GMAC1_FIFOACCESSADDR",
    "GMAC1_FIFOACCESSBYTE",
    "GMAC1_FIFOACCESSDATA",
    "GMAC1_FLOWCNTL_TH",
    "GMAC1_GMACIDLE_CNT_TH",
    "GMAC1_GPIOOUTPUTEN",
    "GMAC1_GPIOSELECT",
    "GMAC1_GPTIMER",
    "GMAC1_INTMASK",
    "GMAC1_INTRCVLAZY",
    "GMAC1_INTSTATUS",
    "GMAC1_MEMORYECCSTATUS",
    "GMAC1_PHYACCESS",
    "GMAC1_PHYCONTROL",
    "GMAC1_POWERCONTROL",
    "GMAC1_RCVADDR_HIGH",
    "GMAC1_RCVADDR_LOW",
    "GMAC1_RCVCONTROL",
    "GMAC1_RCVPTR",
    "GMAC1_RCVSTATUS0",
    "GMAC1_RCVSTATUS1",
    "GMAC1_RXQCONTROL",
    "GMAC1_RXSACHANGES",
    "GMAC1_RXUNICASTPKTS",
    "GMAC1_RX_64",
    "GMAC1_RX_1024_1522",
    "GMAC1_RX_128_255",
    "GMAC1_RX_1523_2047",
    "GMAC1_RX_2048_4095",
    "GMAC1_RX_256_511",
    "GMAC1_RX_4096_8191",
    "GMAC1_RX_512_1023",
    "GMAC1_RX_65_127",
    "GMAC1_RX_8192_MAX",
    "GMAC1_RX_ALIGN",
    "GMAC1_RX_ALL_OCTETS_HI",
    "GMAC1_RX_ALL_OCTETS_LO",
    "GMAC1_RX_ALL_PKTS",
    "GMAC1_RX_BRDCAST",
    "GMAC1_RX_CNTRL",
    "GMAC1_RX_CRC",
    "GMAC1_RX_CRC_ALIGN",
    "GMAC1_RX_DROP",
    "GMAC1_RX_FRAG",
    "GMAC1_RX_GD_OCTETS_HI",
    "GMAC1_RX_GD_OCTETS_LO",
    "GMAC1_RX_GD_PKTS",
    "GMAC1_RX_JAB",
    "GMAC1_RX_MULT",
    "GMAC1_RX_OVR",
    "GMAC1_RX_PAUS",
    "GMAC1_RX_SYM",
    "GMAC1_RX_UND",
    "GMAC1_SERDESCONTROL",
    "GMAC1_SERDESSTATUS0",
    "GMAC1_SERDESSTATUS1",
    "GMAC1_TXARB_WRR_TH",
    "GMAC1_TXQCONTROL",
    "GMAC1_TXQOSQ0OCTET_HI",
    "GMAC1_TXQOSQ0OCTET_LO",
    "GMAC1_TXQOSQ0PKT",
    "GMAC1_TXQOSQ1OCTET_HI",
    "GMAC1_TXQOSQ1OCTET_LO",
    "GMAC1_TXQOSQ1PKT",
    "GMAC1_TXQOSQ2OCTET_HI",
    "GMAC1_TXQOSQ2OCTET_LO",
    "GMAC1_TXQOSQ2PKT",
    "GMAC1_TXQOSQ3OCTET_HI",
    "GMAC1_TXQOSQ3OCTET_LO",
    "GMAC1_TXQOSQ3PKT",
    "GMAC1_TXQRXQMEMORYCONTROL",
    "GMAC1_TXUNICASTPKT",
    "GMAC1_TX_64",
    "GMAC1_TX_1024_1522",
    "GMAC1_TX_128_255",
    "GMAC1_TX_1523_2047",
    "GMAC1_TX_1_COL",
    "GMAC1_TX_2048_4095",
    "GMAC1_TX_256_511",
    "GMAC1_TX_4096_8191",
    "GMAC1_TX_512_1023",
    "GMAC1_TX_65_127",
    "GMAC1_TX_8192_MAX",
    "GMAC1_TX_ALL_OCTETS_HI",
    "GMAC1_TX_ALL_OCTETS_LO",
    "GMAC1_TX_ALL_PKTS",
    "GMAC1_TX_BRDCAST",
    "GMAC1_TX_COL",
    "GMAC1_TX_CRS",
    "GMAC1_TX_DEF",
    "GMAC1_TX_EX_COL",
    "GMAC1_TX_FRAG",
    "GMAC1_TX_GD_OCTETS_HI",
    "GMAC1_TX_GD_OCTETS_LO",
    "GMAC1_TX_GD_PKTS",
    "GMAC1_TX_JAB",
    "GMAC1_TX_LATE",
    "GMAC1_TX_MULT",
    "GMAC1_TX_M_COL",
    "GMAC1_TX_OVER",
    "GMAC1_TX_PAUS",
    "GMAC1_TX_UNDERRUN",
    "GMAC1_XMTADDR_HIGH_0",
    "GMAC1_XMTADDR_LOW_0",
    "GMAC1_XMTCONTROL_0",
    "GMAC1_XMTPTR_0",
    "GMAC1_XMTSTATUS0_0",
    "GMAC1_XMTSTATUS1_0",
    "GMACC0",
    "GMACC1",
    "GMACC2",
    "GMHIGHBANK",
    "GMII_CONFIG1",
    "GMII_CONFIG2",
    "GMII_EEE_DELAY_ENTRY_TIMER",
    "GMII_EEE_WAKE_TIMER",
    "GMLOWBANK",
    "GMMEMWARMUP",
    "GOODREPLIESCOUNTER",
    "GPCSC",
    "GPORT_CNTMAXSIZE",
    "GPORT_CONFIG",
    "GPORT_DROP_ON_WRONG_SOP_S0_CNT",
    "GPORT_DROP_ON_WRONG_SOP_S1_CNT",
    "GPORT_DROP_ON_WRONG_SOP_S3_CNT",
    "GPORT_DROP_ON_WRONG_SOP_S4_CNT",
    "GPORT_EHG_RX_DATA_PARITY_STATUS_INTR",
    "GPORT_EHG_RX_DATA_PARITY_STATUS_NACK",
    "GPORT_EHG_RX_MASK_PARITY_STATUS_INTR",
    "GPORT_EHG_RX_MASK_PARITY_STATUS_NACK",
    "GPORT_EHG_TX_DATA_PARITY_STATUS_INTR",
    "GPORT_EHG_TX_DATA_PARITY_STATUS_NACK",
    "GPORT_EXTRA_SERDES_CTL",
    "GPORT_FORCE_DOUBLE_BIT_ERROR",
    "GPORT_FORCE_SINGLE_BIT_ERROR",
    "GPORT_GBODE_TXFIFO_PARITY_STATUS_INTR",
    "GPORT_GBOD_RXFIFO_PARITY_STATUS_INTR",
    "GPORT_INTR_ENABLE",
    "GPORT_INTR_STATUS",
    "GPORT_LINK_STATUS_TO_CMIC",
    "GPORT_MAC_CRS_SEL",
    "GPORT_MODE_REG",
    "GPORT_PARITY_CONTROL",
    "GPORT_RSV_MASK",
    "GPORT_RX_EEE_LPI_DURATION_COUNTER",
    "GPORT_RX_EEE_LPI_EVENT_COUNTER",
    "GPORT_SERDES_CTL",
    "GPORT_SGNDET_EARLYCRS",
    "GPORT_SGN_DET_SEL",
    "GPORT_SOP_S0",
    "GPORT_SOP_S1",
    "GPORT_SOP_S3",
    "GPORT_SOP_S4",
    "GPORT_STAT_UPDATE_MASK",
    "GPORT_SW_FLOW_CONTROL",
    "GPORT_TPID",
    "GPORT_TS_TIMER_31_0_REG",
    "GPORT_TS_TIMER_47_32_REG",
    "GPORT_TX_EEE_LPI_DURATION_COUNTER",
    "GPORT_TX_EEE_LPI_EVENT_COUNTER",
    "GPORT_UMAC_CONTROL",
    "GR64",
    "GR127",
    "GR255",
    "GR511",
    "GR1023",
    "GR1518",
    "GR2047",
    "GR4095",
    "GR9216",
    "GR16383",
    "GRALN",
    "GRBCA",
    "GRBYT",
    "GRCDE",
    "GREETHTYPECUSTOM",
    "GREETHTYPEIPV4",
    "GREETHTYPEIPV6",
    "GREETHTYPEMPLS",
    "GRFCR",
    "GRFCS",
    "GRFLR",
    "GRFRG",
    "GRJBR",
    "GRMCA",
    "GRMGV",
    "GRMTUE",
    "GRNTBYTESSET0",
    "GRNTBYTESSET1",
    "GROVR",
    "GRPKT",
    "GRPOK",
    "GRRBYT",
    "GRRPKT",
    "GRUC",
    "GRUND",
    "GRXCF",
    "GRXPF",
    "GRXPP",
    "GRXUO",
    "GRX_EEE_LPI_DURATION_COUNTER",
    "GRX_EEE_LPI_EVENT_COUNTER",
    "GSA0",
    "GSA1",
    "GSBU_OVERSUB_FC_CONFIG1",
    "GT64",
    "GT127",
    "GT255",
    "GT511",
    "GT1023",
    "GT1518",
    "GT2047",
    "GT4095",
    "GT9216",
    "GT16383",
    "GTBCA",
    "GTBYT",
    "GTDFR",
    "GTEDF",
    "GTFCS",
    "GTFRG",
    "GTJBR",
    "GTLCL",
    "GTMCA",
    "GTMCL",
    "GTMGV",
    "GTNCL",
    "GTOVR",
    "GTPKT",
    "GTPOK",
    "GTSCL",
    "GTUC",
    "GTXCF",
    "GTXCL",
    "GTXPF",
    "GTXPP",
    "GTX_EEE_LPI_DURATION_COUNTER",
    "GTX_EEE_LPI_EVENT_COUNTER",
    "GXPORT_LAG_FAILOVER_CONFIG",
    "GXPORT_LAG_FAILOVER_STATUS",
    "HASH_CONTROL",
    "HASH_TABLE_PARITY_CONTROL",
    "HCFC_ERR",
    "HDR_CAPTURE_CONTROL",
    "HDR_CAPTURE_DATA",
    "HDR_CAPTURE_MDATA0",
    "HDR_CAPTURE_MDATA1",
    "HEADERSTACKEXCEEDPROGRAMADDRESS",
    "HEAD_PKT_LEN_ERR_QUEUE_CAPT",
    "HEAD_PKT_LEN_ERR_STATUS",
    "HEAD_PKT_LEN_ERR_STATUS_MASK",
    "HES_L0_CONFIG",
    "HES_PORT_CONFIG",
    "HES_Q_COSMASK",
    "HES_Q_COSWEIGHTS",
    "HES_Q_MINSP",
    "HES_Q_WERRCOUNT",
    "HG_COUNTERS_PARITY_CONTROL",
    "HG_COUNTERS_PARITY_STATUS_INTR",
    "HG_COUNTERS_PARITY_STATUS_NACK",
    "HG_EH_CONTROL",
    "HG_LOOKUP_DESTINATION",
    "HG_TRUNK_BITMAP",
    "HG_TRUNK_BITMAP_64",
    "HG_TRUNK_FAILOVER_ENABLE",
    "HG_TRUNK_FAILOVER_ENABLE_64",
    "HG_TRUNK_GROUP",
    "HG_TRUNK_GROUP_HI",
    "HIGHPRIORITYDQCQDEPTHCONFIG1",
    "HIGHPRIORITYDQCQDEPTHCONFIG2",
    "HIGH_SPEED_PORT_BMP_0",
    "HIGH_SPEED_PORT_BMP_1",
    "HIGIG_BITMAP",
    "HIGIG_BITMAP_64",
    "HIGIG_TRUNK_CONTROL",
    "HIGIG_TRUNK_CONTROL_64",
    "HIGIG_TRUNK_GROUP",
    "HOLCOS0MINXQCNT",
    "HOLCOS1MINXQCNT",
    "HOLCOS2MINXQCNT",
    "HOLCOS3MINXQCNT",
    "HOLCOSCELLMAXLIMIT",
    "HOLCOSMINXQCNT",
    "HOLCOSPKTRESETLIMIT",
    "HOLCOSPKTSETLIMIT",
    "HOLCOSSTATUS",
    "HOLCOSSTATUS_HI",
    "HOLD",
    "HOLDROP_PKT_CNT",
    "HOLD_COS0",
    "HOLD_COS1",
    "HOLD_COS2",
    "HOLD_COS3",
    "HOLD_COS4",
    "HOLD_COS5",
    "HOLD_COS6",
    "HOLD_COS7",
    "HOLD_COS0_X",
    "HOLD_COS0_Y",
    "HOLD_COS1_X",
    "HOLD_COS1_Y",
    "HOLD_COS2_X",
    "HOLD_COS2_Y",
    "HOLD_COS3_X",
    "HOLD_COS3_Y",
    "HOLD_COS4_X",
    "HOLD_COS4_Y",
    "HOLD_COS5_X",
    "HOLD_COS5_Y",
    "HOLD_COS6_X",
    "HOLD_COS6_Y",
    "HOLD_COS7_X",
    "HOLD_COS7_Y",
    "HOLD_COS_PORT_SELECT",
    "HOLD_COS_QM",
    "HOLD_COS_QM_X",
    "HOLD_COS_QM_Y",
    "HOLD_COS_SC",
    "HOLD_COS_SC_X",
    "HOLD_COS_SC_Y",
    "HOLD_X",
    "HOLD_Y",
    "HOL_DROP",
    "HOL_STAT_BMAP",
    "HOL_STAT_BMAP_HI",
    "HOL_STAT_CPU",
    "HOL_STAT_PORT",
    "HPTE_ECC_ERROR0",
    "HPTE_ECC_ERROR0_MASK",
    "HPTE_ECC_STATUS0",
    "HPTE_ECC_STATUS1",
    "HPTE_ECC_STATUS2",
    "HRPORTEN_REGISTER_1",
    "HRPORTEN_REGISTER_2",
    "HRPORTEN_REGISTER_3",
    "HR_FLOW_CONTROL_MASK_0_1",
    "HR_FLOW_CONTROL_MASK_2_3",
    "HSP_CONFIG",
    "HSP_EMPTY_STATUS_P0",
    "HSP_EMPTY_STATUS_P1",
    "HSP_EN_COR_ERR_RPT",
    "HSP_MEMORY_TM",
    "HSP_PIPEX_SPECIAL_CONFIG",
    "HSP_PIPEY_SPECIAL_CONFIG",
    "HSP_SCHED_GLOBAL_CONFIG",
    "HSP_SCHED_L0_NODE_CONFIG",
    "HSP_SCHED_L0_NODE_CONNECTION_CONFIG",
    "HSP_SCHED_L0_NODE_WEIGHT",
    "HSP_SCHED_L1_NODE_CONFIG",
    "HSP_SCHED_L1_NODE_WEIGHT",
    "HSP_SCHED_L2_MC_QUEUE_CONFIG",
    "HSP_SCHED_L2_MC_QUEUE_WEIGHT",
    "HSP_SCHED_L2_UC_QUEUE_CONFIG",
    "HSP_SCHED_L2_UC_QUEUE_WEIGHT",
    "HSP_SCHED_PORT_CONFIG",
    "IARB_DBGCTRL",
    "IARB_DEBUG",
    "IARB_ECC_ERROR",
    "IARB_ECC_ERROR_MASK",
    "IARB_EN_COR_ERR_RPT",
    "IARB_ERROR",
    "IARB_ERROR_MASK",
    "IARB_HDR_ECC_CONTROL",
    "IARB_HDR_ECC_STATUS_INTR",
    "IARB_HW_CONTROL",
    "IARB_IL_ECC_STATUS",
    "IARB_LEARN_CONTROL",
    "IARB_LEARN_FIFO_ECC_CONTROL",
    "IARB_OAM_REFRESH_CONTROL",
    "IARB_OLP_CONFIG",
    "IARB_OLP_CONFIG_1",
    "IARB_PDU_ECC_STATUS",
    "IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTR",
    "IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTR",
    "IARB_PKT_ECC_CONTROL",
    "IARB_PKT_ECC_STATUS_INTR",
    "IARB_REGS_DEBUG",
    "IARB_SBUS_TIMER",
    "IARB_SER_CONTROL",
    "IARB_TDM_CONTROL",
    "IARB_TDM_MAP",
    "IBCAST",
    "IBCAST_BLOCK_MASK",
    "IBCAST_BLOCK_MASK_64",
    "IBCAST_BLOCK_MASK_HI",
    "IBOD_BOD_FIFO_CONTROL",
    "IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLD",
    "IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD",
    "IBOD_CL0_FIFO_ECC_STATUS_INTR",
    "IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLD",
    "IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD",
    "IBOD_CL1_FIFO_ECC_STATUS_INTR",
    "IBOD_CL2_FIFO_ALMOST_FULL_ASSERT_THRESHOLD",
    "IBOD_CL2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD",
    "IBOD_CL2_FIFO_ECC_STATUS_INTR",
    "IBOD_CLK_SHUTDOWN",
    "IBOD_FIFO_EMPTY",
    "IBOD_FIFO_FULL_ERR_STATUS",
    "IBOD_INTR_MASK",
    "IBOD_INTR_STATUS",
    "IBOD_MEM_STBY",
    "IBOD_MOOSE_CLP0_CTRL",
    "IBOD_MOOSE_CLP0_MH_0",
    "IBOD_MOOSE_CLP0_MH_1",
    "IBOD_MOOSE_CLP0_MH_2",
    "IBOD_MOOSE_CLP0_MH_3",
    "IBOD_MOOSE_CLP0_SH",
    "IBOD_MOOSE_CLP0_TS",
    "IBOD_MOOSE_CLP1_CTRL",
    "IBOD_MOOSE_CLP1_MH_0",
    "IBOD_MOOSE_CLP1_MH_1",
    "IBOD_MOOSE_CLP1_MH_2",
    "IBOD_MOOSE_CLP1_MH_3",
    "IBOD_MOOSE_CLP1_SH",
    "IBOD_MOOSE_CLP1_TS",
    "IBOD_MOOSE_XLP0_CTRL",
    "IBOD_MOOSE_XLP0_MH_0",
    "IBOD_MOOSE_XLP0_MH_1",
    "IBOD_MOOSE_XLP0_MH_2",
    "IBOD_MOOSE_XLP0_MH_3",
    "IBOD_MOOSE_XLP0_SH",
    "IBOD_MOOSE_XLP0_TS",
    "IBOD_MOOSE_XLP1_CTRL",
    "IBOD_MOOSE_XLP1_MH_0",
    "IBOD_MOOSE_XLP1_MH_1",
    "IBOD_MOOSE_XLP1_MH_2",
    "IBOD_MOOSE_XLP1_MH_3",
    "IBOD_MOOSE_XLP1_SH",
    "IBOD_MOOSE_XLP1_TS",
    "IBOD_MOOSE_XTP0_CTRL",
    "IBOD_MOOSE_XTP0_MH_0",
    "IBOD_MOOSE_XTP0_MH_1",
    "IBOD_MOOSE_XTP0_MH_2",
    "IBOD_MOOSE_XTP0_MH_3",
    "IBOD_MOOSE_XTP0_SH",
    "IBOD_MOOSE_XTP0_TS",
    "IBOD_MOOSE_XTP1_CTRL",
    "IBOD_MOOSE_XTP1_MH_0",
    "IBOD_MOOSE_XTP1_MH_1",
    "IBOD_MOOSE_XTP1_MH_2",
    "IBOD_MOOSE_XTP1_MH_3",
    "IBOD_MOOSE_XTP1_SH",
    "IBOD_MOOSE_XTP1_TS",
    "IBOD_MOOSE_XTP2_CTRL",
    "IBOD_MOOSE_XTP2_MH_0",
    "IBOD_MOOSE_XTP2_MH_1",
    "IBOD_MOOSE_XTP2_MH_2",
    "IBOD_MOOSE_XTP2_MH_3",
    "IBOD_MOOSE_XTP2_SH",
    "IBOD_MOOSE_XTP2_TS",
    "IBOD_MOOSE_XTP3_CTRL",
    "IBOD_MOOSE_XTP3_MH_0",
    "IBOD_MOOSE_XTP3_MH_1",
    "IBOD_MOOSE_XTP3_MH_2",
    "IBOD_MOOSE_XTP3_MH_3",
    "IBOD_MOOSE_XTP3_SH",
    "IBOD_MOOSE_XTP3_TS",
    "IBOD_XL0_FIFO_ECC_STATUS_INTR",
    "IBOD_XL1_FIFO_ECC_STATUS_INTR",
    "IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLD",
    "IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLD",
    "IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD",
    "IBOD_XT0_FIFO_ECC_STATUS_INTR",
    "IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLD",
    "IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD",
    "IBOD_XT1_FIFO_ECC_STATUS_INTR",
    "IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLD",
    "IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD",
    "IBOD_XT2_FIFO_ECC_STATUS_INTR",
    "IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLD",
    "IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD",
    "IBOD_XT3_FIFO_ECC_STATUS_INTR",
    "IBPBKPSTATUS",
    "IBPBKPSTATUS_HI",
    "IBPCELLCOUNT",
    "IBPCELLSETLIMIT",
    "IBPDISCARDSETLIMIT",
    "IBPDISCSTATUS",
    "IBPDISCSTATUS_HI",
    "IBPPKTCOUNT",
    "IBPPKTSETLIMIT",
    "IBP_DROP_PKT_CNT",
    "ICFG_EN_COR_ERR_RPT",
    "ICFG_SER_CONTROL",
    "ICHCTL_CHID_0",
    "ICHCTL_CHID_1",
    "ICHCTL_CHID_2",
    "ICHCTL_CHID_3",
    "ICHCTL_CHID_4",
    "ICHCTL_CHID_5",
    "ICHCTL_CHID_6",
    "ICHCTL_CHID_7",
    "ICHCTL_CHID_8",
    "ICHCTL_CHID_9",
    "ICHCTL_CHID_10",
    "ICHCTL_CHID_11",
    "ICHCTL_CHID_12",
    "ICHCTL_CHID_13",
    "ICHCTL_CHID_14",
    "ICHCTL_CHID_15",
    "ICHCTL_CHID_16",
    "ICHCTL_CHID_17",
    "ICHCTL_CHID_18",
    "ICHCTL_CHID_19",
    "ICHCTL_CHID_20",
    "ICHCTL_CHID_21",
    "ICHCTL_CHID_22",
    "ICHCTL_CHID_23",
    "ICHCTL_CHID_24",
    "ICHCTL_CHID_25",
    "ICHCTL_CHID_26",
    "ICHCTL_CHID_27",
    "ICHCTL_CHID_28",
    "ICHCTL_CHID_29",
    "ICHCTL_CHID_30",
    "ICHCTL_CHID_31",
    "ICHCTL_CHID_32",
    "ICHCTL_CHID_33",
    "ICHCTL_CHID_34",
    "ICHCTL_CHID_35",
    "ICHCTL_CHID_36",
    "ICHCTL_CHID_37",
    "ICHCTL_CHID_38",
    "ICHCTL_CHID_39",
    "ICHCTL_CHID_40",
    "ICHCTL_CHID_41",
    "ICHCTL_CHID_42",
    "ICHCTL_CHID_43",
    "ICHCTL_CHID_44",
    "ICHCTL_CHID_45",
    "ICHCTL_CHID_46",
    "ICHCTL_CHID_47",
    "ICHCTL_CHID_48",
    "ICHCTL_CHID_49",
    "ICHCTL_CHID_50",
    "ICHCTL_CHID_51",
    "ICHCTL_CHID_52",
    "ICHCTL_CHID_53",
    "ICHCTL_CHID_54",
    "ICHCTL_CHID_55",
    "ICHCTL_CHID_56",
    "ICHCTL_CHID_57",
    "ICHCTL_CHID_58",
    "ICHCTL_CHID_59",
    "ICHCTL_CHID_60",
    "ICHCTL_CHID_61",
    "ICHCTL_CHID_62",
    "ICHCTL_CHID_63",
    "ICMAP0_CID_0",
    "ICMAP0_CID_1",
    "ICMAP0_CID_2",
    "ICMAP0_CID_3",
    "ICMAP0_CID_4",
    "ICMAP0_CID_5",
    "ICMAP0_CID_6",
    "ICMAP0_CID_7",
    "ICMAP0_CID_8",
    "ICMAP0_CID_9",
    "ICMAP0_CID_10",
    "ICMAP0_CID_11",
    "ICMAP0_CID_12",
    "ICMAP0_CID_13",
    "ICMAP0_CID_14",
    "ICMAP0_CID_15",
    "ICMAP10_CID_0",
    "ICMAP10_CID_1",
    "ICMAP10_CID_2",
    "ICMAP10_CID_3",
    "ICMAP10_CID_4",
    "ICMAP10_CID_5",
    "ICMAP10_CID_6",
    "ICMAP10_CID_7",
    "ICMAP10_CID_8",
    "ICMAP10_CID_9",
    "ICMAP10_CID_10",
    "ICMAP10_CID_11",
    "ICMAP10_CID_12",
    "ICMAP10_CID_13",
    "ICMAP10_CID_14",
    "ICMAP10_CID_15",
    "ICMAP11_CID_0",
    "ICMAP11_CID_1",
    "ICMAP11_CID_2",
    "ICMAP11_CID_3",
    "ICMAP11_CID_4",
    "ICMAP11_CID_5",
    "ICMAP11_CID_6",
    "ICMAP11_CID_7",
    "ICMAP11_CID_8",
    "ICMAP11_CID_9",
    "ICMAP11_CID_10",
    "ICMAP11_CID_11",
    "ICMAP11_CID_12",
    "ICMAP11_CID_13",
    "ICMAP11_CID_14",
    "ICMAP11_CID_15",
    "ICMAP12_CID_0",
    "ICMAP12_CID_1",
    "ICMAP12_CID_2",
    "ICMAP12_CID_3",
    "ICMAP12_CID_4",
    "ICMAP12_CID_5",
    "ICMAP12_CID_6",
    "ICMAP12_CID_7",
    "ICMAP12_CID_8",
    "ICMAP12_CID_9",
    "ICMAP12_CID_10",
    "ICMAP12_CID_11",
    "ICMAP12_CID_12",
    "ICMAP12_CID_13",
    "ICMAP12_CID_14",
    "ICMAP12_CID_15",
    "ICMAP13_CID_0",
    "ICMAP13_CID_1",
    "ICMAP13_CID_2",
    "ICMAP13_CID_3",
    "ICMAP13_CID_4",
    "ICMAP13_CID_5",
    "ICMAP13_CID_6",
    "ICMAP13_CID_7",
    "ICMAP13_CID_8",
    "ICMAP13_CID_9",
    "ICMAP13_CID_10",
    "ICMAP13_CID_11",
    "ICMAP13_CID_12",
    "ICMAP13_CID_13",
    "ICMAP13_CID_14",
    "ICMAP13_CID_15",
    "ICMAP14_CID_0",
    "ICMAP14_CID_1",
    "ICMAP14_CID_2",
    "ICMAP14_CID_3",
    "ICMAP14_CID_4",
    "ICMAP14_CID_5",
    "ICMAP14_CID_6",
    "ICMAP14_CID_7",
    "ICMAP14_CID_8",
    "ICMAP14_CID_9",
    "ICMAP14_CID_10",
    "ICMAP14_CID_11",
    "ICMAP14_CID_12",
    "ICMAP14_CID_13",
    "ICMAP14_CID_14",
    "ICMAP14_CID_15",
    "ICMAP15_CID_0",
    "ICMAP15_CID_1",
    "ICMAP15_CID_2",
    "ICMAP15_CID_3",
    "ICMAP15_CID_4",
    "ICMAP15_CID_5",
    "ICMAP15_CID_6",
    "ICMAP15_CID_7",
    "ICMAP15_CID_8",
    "ICMAP15_CID_9",
    "ICMAP15_CID_10",
    "ICMAP15_CID_11",
    "ICMAP15_CID_12",
    "ICMAP15_CID_13",
    "ICMAP15_CID_14",
    "ICMAP15_CID_15",
    "ICMAP16_CID_0",
    "ICMAP16_CID_1",
    "ICMAP16_CID_2",
    "ICMAP16_CID_3",
    "ICMAP16_CID_4",
    "ICMAP16_CID_5",
    "ICMAP16_CID_6",
    "ICMAP16_CID_7",
    "ICMAP16_CID_8",
    "ICMAP16_CID_9",
    "ICMAP16_CID_10",
    "ICMAP16_CID_11",
    "ICMAP16_CID_12",
    "ICMAP16_CID_13",
    "ICMAP16_CID_14",
    "ICMAP16_CID_15",
    "ICMAP17_CID_0",
    "ICMAP17_CID_1",
    "ICMAP17_CID_2",
    "ICMAP17_CID_3",
    "ICMAP17_CID_4",
    "ICMAP17_CID_5",
    "ICMAP17_CID_6",
    "ICMAP17_CID_7",
    "ICMAP17_CID_8",
    "ICMAP17_CID_9",
    "ICMAP17_CID_10",
    "ICMAP17_CID_11",
    "ICMAP17_CID_12",
    "ICMAP17_CID_13",
    "ICMAP17_CID_14",
    "ICMAP17_CID_15",
    "ICMAP18_CID_0",
    "ICMAP18_CID_1",
    "ICMAP18_CID_2",
    "ICMAP18_CID_3",
    "ICMAP18_CID_4",
    "ICMAP18_CID_5",
    "ICMAP18_CID_6",
    "ICMAP18_CID_7",
    "ICMAP18_CID_8",
    "ICMAP18_CID_9",
    "ICMAP18_CID_10",
    "ICMAP18_CID_11",
    "ICMAP18_CID_12",
    "ICMAP18_CID_13",
    "ICMAP18_CID_14",
    "ICMAP18_CID_15",
    "ICMAP19_CID_0",
    "ICMAP19_CID_1",
    "ICMAP19_CID_2",
    "ICMAP19_CID_3",
    "ICMAP19_CID_4",
    "ICMAP19_CID_5",
    "ICMAP19_CID_6",
    "ICMAP19_CID_7",
    "ICMAP19_CID_8",
    "ICMAP19_CID_9",
    "ICMAP19_CID_10",
    "ICMAP19_CID_11",
    "ICMAP19_CID_12",
    "ICMAP19_CID_13",
    "ICMAP19_CID_14",
    "ICMAP19_CID_15",
    "ICMAP1_CID_0",
    "ICMAP1_CID_1",
    "ICMAP1_CID_2",
    "ICMAP1_CID_3",
    "ICMAP1_CID_4",
    "ICMAP1_CID_5",
    "ICMAP1_CID_6",
    "ICMAP1_CID_7",
    "ICMAP1_CID_8",
    "ICMAP1_CID_9",
    "ICMAP1_CID_10",
    "ICMAP1_CID_11",
    "ICMAP1_CID_12",
    "ICMAP1_CID_13",
    "ICMAP1_CID_14",
    "ICMAP1_CID_15",
    "ICMAP20_CID_0",
    "ICMAP20_CID_1",
    "ICMAP20_CID_2",
    "ICMAP20_CID_3",
    "ICMAP20_CID_4",
    "ICMAP20_CID_5",
    "ICMAP20_CID_6",
    "ICMAP20_CID_7",
    "ICMAP20_CID_8",
    "ICMAP20_CID_9",
    "ICMAP20_CID_10",
    "ICMAP20_CID_11",
    "ICMAP20_CID_12",
    "ICMAP20_CID_13",
    "ICMAP20_CID_14",
    "ICMAP20_CID_15",
    "ICMAP21_CID_0",
    "ICMAP21_CID_1",
    "ICMAP21_CID_2",
    "ICMAP21_CID_3",
    "ICMAP21_CID_4",
    "ICMAP21_CID_5",
    "ICMAP21_CID_6",
    "ICMAP21_CID_7",
    "ICMAP21_CID_8",
    "ICMAP21_CID_9",
    "ICMAP21_CID_10",
    "ICMAP21_CID_11",
    "ICMAP21_CID_12",
    "ICMAP21_CID_13",
    "ICMAP21_CID_14",
    "ICMAP21_CID_15",
    "ICMAP22_CID_0",
    "ICMAP22_CID_1",
    "ICMAP22_CID_2",
    "ICMAP22_CID_3",
    "ICMAP22_CID_4",
    "ICMAP22_CID_5",
    "ICMAP22_CID_6",
    "ICMAP22_CID_7",
    "ICMAP22_CID_8",
    "ICMAP22_CID_9",
    "ICMAP22_CID_10",
    "ICMAP22_CID_11",
    "ICMAP22_CID_12",
    "ICMAP22_CID_13",
    "ICMAP22_CID_14",
    "ICMAP22_CID_15",
    "ICMAP23_CID_0",
    "ICMAP23_CID_1",
    "ICMAP23_CID_2",
    "ICMAP23_CID_3",
    "ICMAP23_CID_4",
    "ICMAP23_CID_5",
    "ICMAP23_CID_6",
    "ICMAP23_CID_7",
    "ICMAP23_CID_8",
    "ICMAP23_CID_9",
    "ICMAP23_CID_10",
    "ICMAP23_CID_11",
    "ICMAP23_CID_12",
    "ICMAP23_CID_13",
    "ICMAP23_CID_14",
    "ICMAP23_CID_15",
    "ICMAP24_CID_0",
    "ICMAP24_CID_1",
    "ICMAP24_CID_2",
    "ICMAP24_CID_3",
    "ICMAP24_CID_4",
    "ICMAP24_CID_5",
    "ICMAP24_CID_6",
    "ICMAP24_CID_7",
    "ICMAP24_CID_8",
    "ICMAP24_CID_9",
    "ICMAP24_CID_10",
    "ICMAP24_CID_11",
    "ICMAP24_CID_12",
    "ICMAP24_CID_13",
    "ICMAP24_CID_14",
    "ICMAP24_CID_15",
    "ICMAP25_CID_0",
    "ICMAP25_CID_1",
    "ICMAP25_CID_2",
    "ICMAP25_CID_3",
    "ICMAP25_CID_4",
    "ICMAP25_CID_5",
    "ICMAP25_CID_6",
    "ICMAP25_CID_7",
    "ICMAP25_CID_8",
    "ICMAP25_CID_9",
    "ICMAP25_CID_10",
    "ICMAP25_CID_11",
    "ICMAP25_CID_12",
    "ICMAP25_CID_13",
    "ICMAP25_CID_14",
    "ICMAP25_CID_15",
    "ICMAP26_CID_0",
    "ICMAP26_CID_1",
    "ICMAP26_CID_2",
    "ICMAP26_CID_3",
    "ICMAP26_CID_4",
    "ICMAP26_CID_5",
    "ICMAP26_CID_6",
    "ICMAP26_CID_7",
    "ICMAP26_CID_8",
    "ICMAP26_CID_9",
    "ICMAP26_CID_10",
    "ICMAP26_CID_11",
    "ICMAP26_CID_12",
    "ICMAP26_CID_13",
    "ICMAP26_CID_14",
    "ICMAP26_CID_15",
    "ICMAP27_CID_0",
    "ICMAP27_CID_1",
    "ICMAP27_CID_2",
    "ICMAP27_CID_3",
    "ICMAP27_CID_4",
    "ICMAP27_CID_5",
    "ICMAP27_CID_6",
    "ICMAP27_CID_7",
    "ICMAP27_CID_8",
    "ICMAP27_CID_9",
    "ICMAP27_CID_10",
    "ICMAP27_CID_11",
    "ICMAP27_CID_12",
    "ICMAP27_CID_13",
    "ICMAP27_CID_14",
    "ICMAP27_CID_15",
    "ICMAP28_CID_0",
    "ICMAP28_CID_1",
    "ICMAP28_CID_2",
    "ICMAP28_CID_3",
    "ICMAP28_CID_4",
    "ICMAP28_CID_5",
    "ICMAP28_CID_6",
    "ICMAP28_CID_7",
    "ICMAP28_CID_8",
    "ICMAP28_CID_9",
    "ICMAP28_CID_10",
    "ICMAP28_CID_11",
    "ICMAP28_CID_12",
    "ICMAP28_CID_13",
    "ICMAP28_CID_14",
    "ICMAP28_CID_15",
    "ICMAP29_CID_0",
    "ICMAP29_CID_1",
    "ICMAP29_CID_2",
    "ICMAP29_CID_3",
    "ICMAP29_CID_4",
    "ICMAP29_CID_5",
    "ICMAP29_CID_6",
    "ICMAP29_CID_7",
    "ICMAP29_CID_8",
    "ICMAP29_CID_9",
    "ICMAP29_CID_10",
    "ICMAP29_CID_11",
    "ICMAP29_CID_12",
    "ICMAP29_CID_13",
    "ICMAP29_CID_14",
    "ICMAP29_CID_15",
    "ICMAP2_CID_0",
    "ICMAP2_CID_1",
    "ICMAP2_CID_2",
    "ICMAP2_CID_3",
    "ICMAP2_CID_4",
    "ICMAP2_CID_5",
    "ICMAP2_CID_6",
    "ICMAP2_CID_7",
    "ICMAP2_CID_8",
    "ICMAP2_CID_9",
    "ICMAP2_CID_10",
    "ICMAP2_CID_11",
    "ICMAP2_CID_12",
    "ICMAP2_CID_13",
    "ICMAP2_CID_14",
    "ICMAP2_CID_15",
    "ICMAP30_CID_0",
    "ICMAP30_CID_1",
    "ICMAP30_CID_2",
    "ICMAP30_CID_3",
    "ICMAP30_CID_4",
    "ICMAP30_CID_5",
    "ICMAP30_CID_6",
    "ICMAP30_CID_7",
    "ICMAP30_CID_8",
    "ICMAP30_CID_9",
    "ICMAP30_CID_10",
    "ICMAP30_CID_11",
    "ICMAP30_CID_12",
    "ICMAP30_CID_13",
    "ICMAP30_CID_14",
    "ICMAP30_CID_15",
    "ICMAP31_CID_0",
    "ICMAP31_CID_1",
    "ICMAP31_CID_2",
    "ICMAP31_CID_3",
    "ICMAP31_CID_4",
    "ICMAP31_CID_5",
    "ICMAP31_CID_6",
    "ICMAP31_CID_7",
    "ICMAP31_CID_8",
    "ICMAP31_CID_9",
    "ICMAP31_CID_10",
    "ICMAP31_CID_11",
    "ICMAP31_CID_12",
    "ICMAP31_CID_13",
    "ICMAP31_CID_14",
    "ICMAP31_CID_15",
    "ICMAP3_CID_0",
    "ICMAP3_CID_1",
    "ICMAP3_CID_2",
    "ICMAP3_CID_3",
    "ICMAP3_CID_4",
    "ICMAP3_CID_5",
    "ICMAP3_CID_6",
    "ICMAP3_CID_7",
    "ICMAP3_CID_8",
    "ICMAP3_CID_9",
    "ICMAP3_CID_10",
    "ICMAP3_CID_11",
    "ICMAP3_CID_12",
    "ICMAP3_CID_13",
    "ICMAP3_CID_14",
    "ICMAP3_CID_15",
    "ICMAP4_CID_0",
    "ICMAP4_CID_1",
    "ICMAP4_CID_2",
    "ICMAP4_CID_3",
    "ICMAP4_CID_4",
    "ICMAP4_CID_5",
    "ICMAP4_CID_6",
    "ICMAP4_CID_7",
    "ICMAP4_CID_8",
    "ICMAP4_CID_9",
    "ICMAP4_CID_10",
    "ICMAP4_CID_11",
    "ICMAP4_CID_12",
    "ICMAP4_CID_13",
    "ICMAP4_CID_14",
    "ICMAP4_CID_15",
    "ICMAP5_CID_0",
    "ICMAP5_CID_1",
    "ICMAP5_CID_2",
    "ICMAP5_CID_3",
    "ICMAP5_CID_4",
    "ICMAP5_CID_5",
    "ICMAP5_CID_6",
    "ICMAP5_CID_7",
    "ICMAP5_CID_8",
    "ICMAP5_CID_9",
    "ICMAP5_CID_10",
    "ICMAP5_CID_11",
    "ICMAP5_CID_12",
    "ICMAP5_CID_13",
    "ICMAP5_CID_14",
    "ICMAP5_CID_15",
    "ICMAP6_CID_0",
    "ICMAP6_CID_1",
    "ICMAP6_CID_2",
    "ICMAP6_CID_3",
    "ICMAP6_CID_4",
    "ICMAP6_CID_5",
    "ICMAP6_CID_6",
    "ICMAP6_CID_7",
    "ICMAP6_CID_8",
    "ICMAP6_CID_9",
    "ICMAP6_CID_10",
    "ICMAP6_CID_11",
    "ICMAP6_CID_12",
    "ICMAP6_CID_13",
    "ICMAP6_CID_14",
    "ICMAP6_CID_15",
    "ICMAP7_CID_0",
    "ICMAP7_CID_1",
    "ICMAP7_CID_2",
    "ICMAP7_CID_3",
    "ICMAP7_CID_4",
    "ICMAP7_CID_5",
    "ICMAP7_CID_6",
    "ICMAP7_CID_7",
    "ICMAP7_CID_8",
    "ICMAP7_CID_9",
    "ICMAP7_CID_10",
    "ICMAP7_CID_11",
    "ICMAP7_CID_12",
    "ICMAP7_CID_13",
    "ICMAP7_CID_14",
    "ICMAP7_CID_15",
    "ICMAP8_CID_0",
    "ICMAP8_CID_1",
    "ICMAP8_CID_2",
    "ICMAP8_CID_3",
    "ICMAP8_CID_4",
    "ICMAP8_CID_5",
    "ICMAP8_CID_6",
    "ICMAP8_CID_7",
    "ICMAP8_CID_8",
    "ICMAP8_CID_9",
    "ICMAP8_CID_10",
    "ICMAP8_CID_11",
    "ICMAP8_CID_12",
    "ICMAP8_CID_13",
    "ICMAP8_CID_14",
    "ICMAP8_CID_15",
    "ICMAP9_CID_0",
    "ICMAP9_CID_1",
    "ICMAP9_CID_2",
    "ICMAP9_CID_3",
    "ICMAP9_CID_4",
    "ICMAP9_CID_5",
    "ICMAP9_CID_6",
    "ICMAP9_CID_7",
    "ICMAP9_CID_8",
    "ICMAP9_CID_9",
    "ICMAP9_CID_10",
    "ICMAP9_CID_11",
    "ICMAP9_CID_12",
    "ICMAP9_CID_13",
    "ICMAP9_CID_14",
    "ICMAP9_CID_15",
    "ICMPACTIONPROFILES",
    "ICMPREDIRECTENABLE",
    "ICMP_ERROR_TYPE",
    "ICONTROL_OPCODE",
    "ICONTROL_OPCODE_BITMAP",
    "ICONTROL_OPCODE_BITMAP_64",
    "ICONTROL_OPCODE_BITMAP_PARITY_CONTROL",
    "ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTR",
    "ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACK",
    "ICOS_MAP_SEL",
    "ICOS_SEL",
    "ICOS_SEL_2",
    "ICTRL",
    "IDENTIFICATIONREGISTER",
    "IDRDESCRIPTORCOUNTER",
    "IDRERRORREJECTPACKETCOUNTERS",
    "IDR_BCN_REGISTER",
    "IDR_COMPATIBILITY_REGISTER",
    "IDR_COUNTERS_FAP_PORTS",
    "IDR_DISCARDED_OCTETS_CNT",
    "IDR_DISCARDED_PACKETS_CNT",
    "IDR_DROP_DESTINATION_CONFIGURATION",
    "IDR_DYNAMICCONFIGURATION",
    "IDR_DYNAMIC_CONFIGURATION",
    "IDR_ECC_1B_ERR_CNT",
    "IDR_ECC_2B_ERR_CNT",
    "IDR_ECC_ERR_1B_INITIATE",
    "IDR_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IDR_ECC_ERR_2B_INITIATE",
    "IDR_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IDR_ECC_INTERRUPT_REGISTER",
    "IDR_ECC_INTERRUPT_REGISTER_MASK",
    "IDR_ECC_INTERRUPT_REGISTER_TEST",
    "IDR_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "IDR_ERROR_INITIATION_DATA",
    "IDR_FBC_CACHE_CONFIGURATION",
    "IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_HIGH",
    "IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_LOW",
    "IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_HIGH",
    "IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_LOW",
    "IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_HIGH",
    "IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_LOW",
    "IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_HIGH",
    "IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_LOW",
    "IDR_FBC_EXTERNAL_UNICAST_LIMIT_HIGH",
    "IDR_FBC_EXTERNAL_UNICAST_LIMIT_LOW",
    "IDR_FBC_FULL_MULTICAST_AUTOGEN_END",
    "IDR_FBC_FULL_MULTICAST_AUTOGEN_START",
    "IDR_FBC_FULL_MULTICAST_THRESHOLDS",
    "IDR_FBC_MINI_MULTICAST_AUTOGEN_END",
    "IDR_FBC_MINI_MULTICAST_AUTOGEN_START",
    "IDR_FBC_MINI_MULTICAST_THRESHOLDS",
    "IDR_FBC_OCB_MULTICAST_AUTOGEN_END",
    "IDR_FBC_OCB_MULTICAST_AUTOGEN_START",
    "IDR_FBC_OCB_MULTICAST_THRESHOLDS",
    "IDR_FBC_OCB_UNICAST_AUTOGEN_END",
    "IDR_FBC_OCB_UNICAST_AUTOGEN_START",
    "IDR_FBC_OCB_UNICAST_THRESHOLDS",
    "IDR_FBC_UNICAST_AUTOGEN_END",
    "IDR_FBC_UNICAST_AUTOGEN_START",
    "IDR_FBC_UNICAST_THRESHOLDS",
    "IDR_FORCE_CRC_ERROR",
    "IDR_GLBL_CFG",
    "IDR_GTIMERCONFIGURATION",
    "IDR_GTIMERTRIGGER",
    "IDR_GTIMER_CONFIGURATION",
    "IDR_GTIMER_TRIGGER",
    "IDR_INDIRECTCOMMAND",
    "IDR_INDIRECTCOMMANDADDRESS",
    "IDR_INDIRECTCOMMANDDATAINCREMENT",
    "IDR_INDIRECTCOMMANDRDDATA_0",
    "IDR_INDIRECTCOMMANDRDDATA_1",
    "IDR_INDIRECTCOMMANDRDDATA_2",
    "IDR_INDIRECTCOMMANDRDDATA_3",
    "IDR_INDIRECTCOMMANDWRDATA_0",
    "IDR_INDIRECTCOMMANDWRDATA_1",
    "IDR_INDIRECTCOMMANDWRDATA_2",
    "IDR_INDIRECTCOMMANDWRDATA_3",
    "IDR_INDIRECT_COMMAND",
    "IDR_INDIRECT_COMMAND_ADDRESS",
    "IDR_INDIRECT_COMMAND_DATA_INCREMENT",
    "IDR_INDIRECT_COMMAND_RD_DATA",
    "IDR_INDIRECT_COMMAND_WR_DATA",
    "IDR_INDIRECT_WR_MASK",
    "IDR_INGRESS_MULTICAST_INDICATION",
    "IDR_INTERRUPTREGISTER",
    "IDR_INTERRUPTREGISTERMASK",
    "IDR_INTERRUPT_MASK_REGISTER",
    "IDR_INTERRUPT_REGISTER",
    "IDR_INTERRUPT_REGISTER_TEST",
    "IDR_INVALID_METER_POINTER",
    "IDR_IRE_READY_CLKS_CNT",
    "IDR_MCDA_CBL_STAT_CTR",
    "IDR_MCDA_CFG",
    "IDR_MCDA_EBL_STAT_CTR",
    "IDR_MCDA_LAST_CMD_INDEX",
    "IDR_MCDA_REFRESH_CFG",
    "IDR_MCDA_STAT_CFG",
    "IDR_MCDB_CBL_STAT_CTR",
    "IDR_MCDB_CFG",
    "IDR_MCDB_EBL_STAT_CTR",
    "IDR_MCDB_LAST_CMD_INDEX",
    "IDR_MCDB_REFRESH_CFG",
    "IDR_MCDB_STAT_CFG",
    "IDR_MEMORYINTERRUPTREGISTER0",
    "IDR_MEMORYINTERRUPTREGISTER1",
    "IDR_MEMORYINTERRUPTREGISTER2",
    "IDR_MEMORYINTERRUPTREGISTER0MASK",
    "IDR_MEMORYINTERRUPTREGISTER1MASK",
    "IDR_MEMORYINTERRUPTREGISTER2MASK",
    "IDR_MMU_DESC_CREDITS_CNT",
    "IDR_MMU_ECC_ERR_CNT",
    "IDR_MMU_ECC_ERR_REG",
    "IDR_OCB_MULTICAST_RANGE_0",
    "IDR_OCB_MULTICAST_RANGE_1",
    "IDR_OCCUPIED_DBUFF_STATUS",
    "IDR_OCCUPIED_DBUFF_THRESHOLD",
    "IDR_PACKET_SIZES",
    "IDR_PARITY_ERR_CNT",
    "IDR_PAR_ERR_INITIATE",
    "IDR_PAR_ERR_MEM_MASK",
    "IDR_RCT_CPU_REQUEST_REGISTER",
    "IDR_REASSEMBLY_ERRORS",
    "IDR_REASSEMBLY_ERRORS_HIT",
    "IDR_REASSEMBLY_INTERRUPT_REGISTER",
    "IDR_REASSEMBLY_INTERRUPT_REGISTER_MASK",
    "IDR_REASSEMBLY_INTERRUPT_REGISTER_TEST",
    "IDR_REASSEMBLY_TIMEOUT",
    "IDR_RECEIVED_OCTETS_CNT",
    "IDR_RECEIVED_PACKETS_CNT",
    "IDR_REG_0085",
    "IDR_REG_0090",
    "IDR_REG_0091",
    "IDR_REG_0092",
    "IDR_REG_0093",
    "IDR_REG_0151",
    "IDR_REG_0220",
    "IDR_REG_0221",
    "IDR_REG_0222",
    "IDR_REG_0223",
    "IDR_REG_0224",
    "IDR_REG_0225",
    "IDR_REG_0226",
    "IDR_REG_0227",
    "IDR_REG_0228",
    "IDR_REG_0229",
    "IDR_REG_0230",
    "IDR_REG_0231",
    "IDR_REG_0232",
    "IDR_REG_0233",
    "IDR_REG_0234",
    "IDR_REG_0235",
    "IDR_REG_0236",
    "IDR_REG_0237",
    "IDR_REG_0238",
    "IDR_REG_0239",
    "IDR_REG_0241",
    "IDR_REG_0250",
    "IDR_REG_00AF",
    "IDR_REG_00B4",
    "IDR_REG_00B5",
    "IDR_REG_00B6",
    "IDR_REG_00B7",
    "IDR_REG_00C1",
    "IDR_REG_00C4",
    "IDR_REG_00C5",
    "IDR_REG_00C6",
    "IDR_REG_00C7",
    "IDR_REG_00C8",
    "IDR_REG_00C9",
    "IDR_REG_00CA",
    "IDR_REG_00CB",
    "IDR_REG_00CC",
    "IDR_REG_00CD",
    "IDR_REG_00CF",
    "IDR_REG_021B",
    "IDR_REG_021C",
    "IDR_REG_021D",
    "IDR_REG_021E",
    "IDR_REG_021F",
    "IDR_REG_022A",
    "IDR_REG_022B",
    "IDR_REG_022C",
    "IDR_REG_022D",
    "IDR_REG_022E",
    "IDR_REG_022F",
    "IDR_REG_023A",
    "IDR_REG_023B",
    "IDR_REG_023C",
    "IDR_REG_023D",
    "IDR_REG_023E",
    "IDR_REG_023F",
    "IDR_REG_025F",
    "IDR_REG_026E",
    "IDR_REG_027D",
    "IDR_REG_028C",
    "IDR_REG_029B",
    "IDR_REG_02AA",
    "IDR_REG_02B9",
    "IDR_REG_02C8",
    "IDR_RESET_STATUS_REGISTER",
    "IDR_SBUS_BROADCAST_ID",
    "IDR_SBUS_LAST_IN_CHAIN",
    "IDR_SPARE_REGISTER_2",
    "IDR_STATICCONFIGURATION",
    "IDR_STATIC_CONFIGURATION",
    "IDR_TIMEOUT_REG",
    "IDR_WATERMARK_REG_1",
    "IDR_WATERMARK_REG_2",
    "IDR_WATERMARK_REG_3",
    "IDR_WATERMARK_REG_4",
    "IDR_WATERMARK_REG_5",
    "IDR_WATERMARK_REG_6",
    "IDR_WATERMARK_REG_7",
    "IE2E_CONTROL",
    "IEEE1588_TIME_CONTROL",
    "IEEE1588_TIME_FRAC_SEC_LOWER",
    "IEEE1588_TIME_FRAC_SEC_UPPER",
    "IEEE1588_TIME_FREQ_CONTROL",
    "IEEE1588_TIME_LEAP_SEC_CONTROL",
    "IEEE1588_TIME_SEC",
    "IEEE_1588",
    "IEEE_1588_RX",
    "IEEE_1588_TIMER",
    "IEEE_1588_TX",
    "IEGRBLK",
    "IEGR_PORT",
    "IEGR_PORT_64",
    "IEGR_PORT_L3UC_MODS",
    "IEMIRROR_CONTROL",
    "IEMIRROR_CONTROL1",
    "IEMIRROR_CONTROL1_64",
    "IEMIRROR_CONTROL2_64",
    "IEMIRROR_CONTROL3_64",
    "IEMIRROR_CONTROL_64",
    "IEMIRROR_CONTROL_HI",
    "IESMIF_CONTROL",
    "IESMIF_CONTROL2",
    "IESMIF_ECB_ECC_STATUS_DBE",
    "IESMIF_ECB_ECC_STATUS_SBE",
    "IESMIF_ECB_SBE_SYNDROME12",
    "IESMIF_ECC_CONTROL",
    "IESMIF_EN_COR_ERR_RPT",
    "IESMIF_INTR_CLEAR",
    "IESMIF_INTR_ENABLE",
    "IESMIF_INTR_STATUS",
    "IESMIF_MEMORY_CONTROL",
    "IESMIF_PARITY_CONTROL",
    "IESMIF_STATUS2",
    "IESMIF_STATUS3",
    "IESMIF_STATUS4",
    "IESMIF_STATUS5",
    "IESMIF_STATUS6",
    "IESMIF_STATUS7",
    "IFP_BUS_PARITY_DEBUG",
    "IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROL",
    "IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTR",
    "IFP_COUNTER_PARITY_CONTROL",
    "IFP_COUNTER_PARITY_STATUS",
    "IFP_COUNTER_PARITY_STATUS_INTR",
    "IFP_COUNTER_PARITY_STATUS_NACK",
    "IFP_COUNTER_TM",
    "IFP_GM_LOGICAL_TO_PHYSICAL_MAPPING",
    "IFP_HW_CONTROL",
    "IFP_ING_DVP_2_CONTROL",
    "IFP_ING_DVP_2_PARITY_CONTROL",
    "IFP_ING_DVP_2_PARITY_STATUS_INTR",
    "IFP_ING_DVP_2_PARITY_STATUS_NACK",
    "IFP_KEY_CLASSID_SELECT",
    "IFP_METER_MUX_DATA_STAGING_PARITY_CONTROL",
    "IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTR",
    "IFP_METER_PARITY_CONTROL",
    "IFP_METER_PARITY_STATUS",
    "IFP_METER_PARITY_STATUS_INTR",
    "IFP_METER_PARITY_STATUS_NACK",
    "IFP_METER_TABLE_TM_SLICE_0_2",
    "IFP_METER_TABLE_TM_SLICE_12_14",
    "IFP_METER_TABLE_TM_SLICE_15_15",
    "IFP_METER_TABLE_TM_SLICE_3_5",
    "IFP_METER_TABLE_TM_SLICE_6_8",
    "IFP_METER_TABLE_TM_SLICE_9_11",
    "IFP_METER_WRITE_LAST_REFRESH_NUMBER",
    "IFP_PARITY_CONTROL",
    "IFP_PARITY_ERROR",
    "IFP_PARITY_ERROR_MASK",
    "IFP_POLICY_PARITY_CONTROL",
    "IFP_POLICY_PARITY_STATUS",
    "IFP_POLICY_PARITY_STATUS_INTR",
    "IFP_POLICY_PARITY_STATUS_NACK",
    "IFP_POLICY_TABLE_PARITY_CONTROL",
    "IFP_POLICY_TABLE_PARITY_STATUS",
    "IFP_PORT_METER_MAP_CONTROL",
    "IFP_PWR_WATCH_DOG_CONTROL",
    "IFP_PWR_WATCH_DOG_STATUS",
    "IFP_REDIRECTION_PROFILE_PARITY_CONTROL",
    "IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR",
    "IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK",
    "IFP_STORM_CONTROL_PARITY_CONTROL",
    "IFP_STORM_CONTROL_PARITY_STATUS",
    "IFP_STORM_CONTROL_PARITY_STATUS_INTR",
    "IFP_STORM_CONTROL_PARITY_STATUS_NACK",
    "IGMP_MLD_PKT_CONTROL",
    "IHB_ACTION_DISABLE",
    "IHB_ACTION_PROFILE_GENERAL",
    "IHB_ACTION_PROFILE_IEEE_1588",
    "IHB_ACTION_PROFILE_RPF",
    "IHB_ACTION_PROFILE_SAME_INTERFACE",
    "IHB_ACTION_PROFILE_SA_DROP_MAP",
    "IHB_ACTION_PROFILE_SA_NOT_FOUND_MAP",
    "IHB_ALL_ESADI_RBRIDGES",
    "IHB_APP_PREFIX_CONTROL",
    "IHB_BAD_REPLIES_COUNTER",
    "IHB_BUILD_OAM_TS_HEADER",
    "IHB_CONSISTENT_HASHING_CONFIGRATION",
    "IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS",
    "IHB_CONSISTENT_HASHING_LB_KEY_CFG",
    "IHB_CONSISTENT_HASHING_VARIABLES",
    "IHB_COS_PROFILE_TO_USE_LAYER_2_PCP_MAP",
    "IHB_CPU_INFO_REPLY_COUNTER",
    "IHB_CPU_INFO_REPLY_ERROR_COUNTER",
    "IHB_CPU_INFO_REPLY_OVF_COUNTER",
    "IHB_CPU_LOOKUP_REPLY_COUNTER",
    "IHB_CPU_LOOKUP_REPLY_ERROR_COUNTER",
    "IHB_CPU_LOOKUP_REPLY_OVF_COUNTER",
    "IHB_CPU_RECORDS_COUNTER",
    "IHB_CPU_RECORD_CONTROL",
    "IHB_CPU_RECORD_DATA_LSB",
    "IHB_CPU_RECORD_DATA_MSB",
    "IHB_CPU_RECORD_OPCODE",
    "IHB_CPU_RECORD_PRIO",
    "IHB_CPU_TRAP_CODE_PROFILE",
    "IHB_DBGDATA_1",
    "IHB_DBGDATA_2",
    "IHB_DBGDATA_3",
    "IHB_DBG_FER_TRAP",
    "IHB_DBG_FIRST_TM_COMMAND",
    "IHB_DBG_FLP_CONSISTENT_HASHING_PROGRAM",
    "IHB_DBG_FLP_FIFO",
    "IHB_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNT",
    "IHB_DBG_FLP_PROGRAM_SELECTION_CAM_LINE",
    "IHB_DBG_FLP_SELECTED_PROGRAM",
    "IHB_DBG_FLP_TRAP_0",
    "IHB_DBG_FLP_TRAP_1",
    "IHB_DBG_IEEE_1588_IDENTIFICATION_CAM_LINE",
    "IHB_DBG_LAST_KEY_A",
    "IHB_DBG_LAST_KEY_B",
    "IHB_DBG_LAST_KEY_C",
    "IHB_DBG_LAST_KEY_D",
    "IHB_DBG_LAST_RESOLVED_TRAP",
    "IHB_DBG_LAST_TRAP_CHANGE_DESTINATION",
    "IHB_DBG_PMF_SELECTED_CAM_LINE_0",
    "IHB_DBG_PMF_SELECTED_CAM_LINE_1",
    "IHB_DBG_PMF_SELECTED_PROGRAM",
    "IHB_DEFAULT_LEM_PAYLOAD",
    "IHB_DEFAULT_TCAM_ACTION",
    "IHB_ECC_1B_ERR_CNT",
    "IHB_ECC_2B_ERR_CNT",
    "IHB_ECC_ERR_1B_INITIATE",
    "IHB_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IHB_ECC_ERR_2B_INITIATE",
    "IHB_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IHB_ECMP_LB_KEY_CFG",
    "IHB_ELK_RESULT_CFG",
    "IHB_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "IHB_ERROR_INITIATION_DATA",
    "IHB_ETHERNET_ACTION_PROFILES",
    "IHB_FC_ACTION_PROFILES",
    "IHB_FLP_GENERAL_CFG",
    "IHB_GENERAL_CFGS",
    "IHB_GOOD_REPLIES_COUNTER",
    "IHB_GTIMERCONFIGURATION",
    "IHB_GTIMERTRIGGER",
    "IHB_GTIMER_CONFIGURATION",
    "IHB_GTIMER_TRIGGER",
    "IHB_ICMP_ACTION_PROFILES",
    "IHB_IGMP_ACTION_PROFILES",
    "IHB_IGNORE_CP_CFG",
    "IHB_INDIRECTCOMMAND",
    "IHB_INDIRECTCOMMANDADDRESS",
    "IHB_INDIRECTCOMMANDDATAINCREMENT",
    "IHB_INDIRECTCOMMANDRDDATA_0",
    "IHB_INDIRECTCOMMANDRDDATA_1",
    "IHB_INDIRECTCOMMANDRDDATA_2",
    "IHB_INDIRECTCOMMANDRDDATA_3",
    "IHB_INDIRECTCOMMANDRDDATA_4",
    "IHB_INDIRECTCOMMANDWRDATA_0",
    "IHB_INDIRECTCOMMANDWRDATA_1",
    "IHB_INDIRECTCOMMANDWRDATA_2",
    "IHB_INDIRECTCOMMANDWRDATA_3",
    "IHB_INDIRECTCOMMANDWRDATA_4",
    "IHB_INDIRECT_COMMAND",
    "IHB_INDIRECT_COMMAND_ADDRESS",
    "IHB_INDIRECT_COMMAND_DATA_INCREMENT",
    "IHB_INDIRECT_COMMAND_RD_DATA",
    "IHB_INDIRECT_COMMAND_WR_DATA",
    "IHB_INDIRECT_WR_MASK",
    "IHB_INFO_DATA",
    "IHB_INFO_OPCODE",
    "IHB_INFO_REPLY",
    "IHB_INFO_REPLY_DATA",
    "IHB_INFO_SEQ_NUM",
    "IHB_INTERLAKEN_CFGS",
    "IHB_INTERNAL_FIELDS_DATA",
    "IHB_INTERRUPTMASKREGISTER",
    "IHB_INTERRUPTREGISTER",
    "IHB_INTERRUPT_MASK_REGISTER",
    "IHB_INTERRUPT_REGISTER",
    "IHB_INTERRUPT_REGISTER_TEST",
    "IHB_INVALID_DESTINATION",
    "IHB_IN_LIF_UC_RPF_MODEL_IS_STRICT",
    "IHB_IPV4_ACTION_PROFILES",
    "IHB_IPV6_ACTION_PROFILES_0",
    "IHB_IPV6_ACTION_PROFILES_1",
    "IHB_KEY_D_XOR_MASKS",
    "IHB_LAG_LB_KEY_CFG",
    "IHB_LAST_ERROR_SEQUENCE_RX",
    "IHB_LBP_FIFOS_STATUS",
    "IHB_LBP_GENERAL_CONFIG_0",
    "IHB_LBP_GENERAL_CONFIG_1",
    "IHB_LBP_GENERAL_CONFIG_2",
    "IHB_LBP_GENERAL_CONFIG_3",
    "IHB_LBP_GENERAL_CONFIG_4",
    "IHB_LBP_GENERAL_CONFIG_5",
    "IHB_LBP_GENERAL_CONFIG_6",
    "IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILE",
    "IHB_LEARNING_CFG",
    "IHB_LEARNS_COUNTER",
    "IHB_LOOKUPS_COUNTER",
    "IHB_LOOKUP_REPLY",
    "IHB_LOOKUP_REPLY_DATA",
    "IHB_LOOKUP_REPLY_OPCODE",
    "IHB_LOOKUP_REPLY_SEQ_NUM",
    "IHB_LPM_QUERY_CNT",
    "IHB_LPM_QUERY_CONFIGURATION",
    "IHB_LPM_QUERY_KEY",
    "IHB_LPM_QUERY_PAYLOAD",
    "IHB_LSR_ACTION_PROFILE",
    "IHB_LSR_ELSP_RANGE",
    "IHB_LSR_P2P_SERVICE_CFG",
    "IHB_MEF_L_2_CP_DROP_BITMAP",
    "IHB_MEF_L_2_CP_PEER_BITMAP",
    "IHB_MPLS_ACTION_PROFILES",
    "IHB_MPLS_EXP_MAP",
    "IHB_NIF_PHYSICAL_ERR_COUNTER",
    "IHB_OAM_BFD_MISCONFIG",
    "IHB_OAM_BFD_OVER_IP_CFG",
    "IHB_OAM_BFD_YOUR_DISCR_TO_LIF_CFG",
    "IHB_OAM_COUNTER_DISABLE_MAP",
    "IHB_OAM_COUNTER_INCREMENT_BITMAP",
    "IHB_OAM_COUNTER_IN_RANGE_CFG",
    "IHB_OAM_COUNTER_NOT_IN_RANGE_CFG",
    "IHB_OAM_COUNTER_RANGE",
    "IHB_OAM_DEFAULT_ACC_MEP_PROFILES",
    "IHB_OAM_DEFAULT_COUNTERS",
    "IHB_OAM_DEFAULT_EGRESS_BITMAPS",
    "IHB_OAM_ETHERNET_CFG",
    "IHB_OAM_IDENTIFICATION_ENABLE",
    "IHB_OAM_IN_LIF_PROFILE_MAP",
    "IHB_OAM_MEP_BITMAP",
    "IHB_OAM_MEP_PASSIVE_ACTIVE_ENABLE",
    "IHB_OAM_MIP_BITMAP",
    "IHB_OAM_PACKET_INJECTED_BITMAP",
    "IHB_OAM_SUB_TYPE_MAP",
    "IHB_OEMA_CAM_ENTRIES_COUNTER",
    "IHB_OEMA_DIAGNOSTICS",
    "IHB_OEMA_DIAGNOSTICS_ACCESSED_MODE",
    "IHB_OEMA_DIAGNOSTICS_INDEX",
    "IHB_OEMA_DIAGNOSTICS_KEY",
    "IHB_OEMA_DIAGNOSTICS_LOOKUP_RESULT",
    "IHB_OEMA_DIAGNOSTICS_READ_RESULT",
    "IHB_OEMA_ENTRIES_COUNTER",
    "IHB_OEMA_ERROR_CAM_TABLE_FULL_COUNTER",
    "IHB_OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
    "IHB_OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
    "IHB_OEMA_ERROR_TABLE_COHERENCY_COUNTER",
    "IHB_OEMA_GENERAL_EM_CONFIGURATION_REGISTER",
    "IHB_OEMA_INTERRUPT_MASK_REGISTER_ONE",
    "IHB_OEMA_INTERRUPT_REGISTER_ONE",
    "IHB_OEMA_INTERRUPT_REGISTER_ONE_TEST",
    "IHB_OEMA_KEY_TABLE_ENTRY_LIMIT",
    "IHB_OEMA_LAST_LOOKUP",
    "IHB_OEMA_LOOKUP_ARBITER_LOOKUP_COUNTER",
    "IHB_OEMA_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
    "IHB_OEMA_MANAGEMENT_UNIT_FAILURE",
    "IHB_OEMA_REQUESTS_COUNTER",
    "IHB_OEMA_RESET_STATUS_REGISTER",
    "IHB_OEMA_WARNING_INSERTED_EXISTING_COUNTER",
    "IHB_OEMB_CAM_ENTRIES_COUNTER",
    "IHB_OEMB_DIAGNOSTICS",
    "IHB_OEMB_DIAGNOSTICS_ACCESSED_MODE",
    "IHB_OEMB_DIAGNOSTICS_INDEX",
    "IHB_OEMB_DIAGNOSTICS_KEY",
    "IHB_OEMB_DIAGNOSTICS_LOOKUP_RESULT",
    "IHB_OEMB_DIAGNOSTICS_READ_RESULT",
    "IHB_OEMB_ENTRIES_COUNTER",
    "IHB_OEMB_ERROR_CAM_TABLE_FULL_COUNTER",
    "IHB_OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
    "IHB_OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
    "IHB_OEMB_ERROR_TABLE_COHERENCY_COUNTER",
    "IHB_OEMB_GENERAL_EM_CONFIGURATION_REGISTER",
    "IHB_OEMB_INTERRUPT_MASK_REGISTER_ONE",
    "IHB_OEMB_INTERRUPT_REGISTER_ONE",
    "IHB_OEMB_INTERRUPT_REGISTER_ONE_TEST",
    "IHB_OEMB_KEY_TABLE_ENTRY_LIMIT",
    "IHB_OEMB_LAST_LOOKUP",
    "IHB_OEMB_LOOKUP_ARBITER_LOOKUP_COUNTER",
    "IHB_OEMB_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
    "IHB_OEMB_MANAGEMENT_UNIT_FAILURE",
    "IHB_OEMB_REQUESTS_COUNTER",
    "IHB_OEMB_RESET_STATUS_REGISTER",
    "IHB_OEMB_WARNING_INSERTED_EXISTING_COUNTER",
    "IHB_OUT_LIF_RANGE",
    "IHB_PACKET_HEADER_SIZE_RANGE",
    "IHB_PACKET_SIZE",
    "IHB_PARITY_ERR_CNT",
    "IHB_PAR_ERR_INITIATE",
    "IHB_PAR_ERR_MEM_MASK",
    "IHB_PETRAB_EEI_POP_COMMAND",
    "IHB_PETRAB_PPH_EEP_SOURCE",
    "IHB_PETRA_OUTLIF_MSB_MAPPED",
    "IHB_PHY_CHANNEL_CFGS",
    "IHB_PMF_GENERAL",
    "IHB_PPH_FHEI_EEI_SIZE",
    "IHB_PPH_FHEI_FWD_SIZE",
    "IHB_PPH_FHEI_IVE_SIZE",
    "IHB_PROTOCOL_TRAPS_PROGRAM_SELECT",
    "IHB_RECEIVE_FIFO_STATUS",
    "IHB_REG_0085",
    "IHB_REG_0090",
    "IHB_REG_0091",
    "IHB_REG_0092",
    "IHB_REG_0093",
    "IHB_REG_0281",
    "IHB_REG_0305",
    "IHB_REG_0307",
    "IHB_REG_0309",
    "IHB_REG_008A",
    "IHB_REG_008B",
    "IHB_REG_008C",
    "IHB_REG_009A_1",
    "IHB_REG_009A_2",
    "IHB_REG_00A4_1",
    "IHB_REG_00A4_2",
    "IHB_REG_00AA",
    "IHB_REG_00AF",
    "IHB_REG_00B4",
    "IHB_REG_00B5",
    "IHB_REG_00B6",
    "IHB_REG_00B7",
    "IHB_REG_00E0",
    "IHB_REG_00E1",
    "IHB_REG_028D",
    "IHB_REG_02C1",
    "IHB_REG_02CD",
    "IHB_REG_030A",
    "IHB_RPF_CFG",
    "IHB_SA_LOOKUP_RESULT_MAPPING",
    "IHB_SBUS_BROADCAST_ID",
    "IHB_SBUS_LAST_IN_CHAIN",
    "IHB_SEQUENCE_EXPECTED",
    "IHB_SEQUENCE_TX",
    "IHB_SPAREREGISTER2",
    "IHB_SPR_CFGS",
    "IHB_SPR_DLY_CFGS",
    "IHB_TCAM_ACCESS_COUNTER",
    "IHB_TCAM_ACCESS_COUNTER_SELECTOR",
    "IHB_TCAM_BANK_BLOCK_OWNER",
    "IHB_TCAM_INTERFACE_ACCESS_BITMAP",
    "IHB_TCAM_MANAGER_0",
    "IHB_TCAM_MANAGER_1",
    "IHB_TCAM_MATCH_BITMAP",
    "IHB_TCAM_PROTECTION_ERROR",
    "IHB_TCAM_QUERY_FAILURE",
    "IHB_TCAM_RESET_BLOCK_BITMAP",
    "IHB_TCP_ACTION_PROFILES",
    "IHB_TOD_LAST_VALUE",
    "IHB_TRANSMIT_CFGS",
    "IHB_TRANSMIT_FIFO_STATUS",
    "IHB_TRAP_IF_ACCESSED",
    "IHB_TX_APP_PREFIX",
    "IHB_UDP_ACTION_PROFILES",
    "IHB_VID_VALID",
    "IHG_LOOKUP",
    "IHIGIG_CONTROL",
    "IHOLD",
    "IHOST_A9CPU0_AUTHSTATUS",
    "IHOST_A9CPU0_BCR0",
    "IHOST_A9CPU0_BCR1",
    "IHOST_A9CPU0_BCR2",
    "IHOST_A9CPU0_BCR3",
    "IHOST_A9CPU0_BCR4",
    "IHOST_A9CPU0_BCR5",
    "IHOST_A9CPU0_BVR0",
    "IHOST_A9CPU0_BVR1",
    "IHOST_A9CPU0_BVR2",
    "IHOST_A9CPU0_BVR3",
    "IHOST_A9CPU0_BVR4",
    "IHOST_A9CPU0_BVR5",
    "IHOST_A9CPU0_CLAIMCLR",
    "IHOST_A9CPU0_CLAIMSET",
    "IHOST_A9CPU0_COMPID0",
    "IHOST_A9CPU0_COMPID1",
    "IHOST_A9CPU0_COMPID2",
    "IHOST_A9CPU0_COMPID3",
    "IHOST_A9CPU0_DEVTYPE",
    "IHOST_A9CPU0_DIDR",
    "IHOST_A9CPU0_DRCR",
    "IHOST_A9CPU0_DSCR",
    "IHOST_A9CPU0_DTRRX",
    "IHOST_A9CPU0_DTRTX",
    "IHOST_A9CPU0_ICTRL",
    "IHOST_A9CPU0_LOCKACCESS",
    "IHOST_A9CPU0_LOCKSTATUS",
    "IHOST_A9CPU0_PCSR",
    "IHOST_A9CPU0_PERID0",
    "IHOST_A9CPU0_PERID1",
    "IHOST_A9CPU0_PERID2",
    "IHOST_A9CPU0_PERID3",
    "IHOST_A9CPU0_PERID4",
    "IHOST_A9CPU0_PRCR",
    "IHOST_A9CPU0_PRSR",
    "IHOST_A9CPU0_VCR",
    "IHOST_A9CPU0_WCR0",
    "IHOST_A9CPU0_WCR1",
    "IHOST_A9CPU0_WCR2",
    "IHOST_A9CPU0_WCR3",
    "IHOST_A9CPU0_WCR4",
    "IHOST_A9CPU0_WCR5",
    "IHOST_A9CPU0_WFAR",
    "IHOST_A9CPU0_WVR0",
    "IHOST_A9CPU0_WVR1",
    "IHOST_A9CPU0_WVR2",
    "IHOST_A9CPU0_WVR3",
    "IHOST_A9CPU0_WVR4",
    "IHOST_A9CPU0_WVR5",
    "IHOST_A9CPU1_AUTHSTATUS",
    "IHOST_A9CPU1_BCR0",
    "IHOST_A9CPU1_BCR1",
    "IHOST_A9CPU1_BCR2",
    "IHOST_A9CPU1_BCR3",
    "IHOST_A9CPU1_BCR4",
    "IHOST_A9CPU1_BCR5",
    "IHOST_A9CPU1_BVR0",
    "IHOST_A9CPU1_BVR1",
    "IHOST_A9CPU1_BVR2",
    "IHOST_A9CPU1_BVR3",
    "IHOST_A9CPU1_BVR4",
    "IHOST_A9CPU1_BVR5",
    "IHOST_A9CPU1_CLAIMCLR",
    "IHOST_A9CPU1_CLAIMSET",
    "IHOST_A9CPU1_COMPID0",
    "IHOST_A9CPU1_COMPID1",
    "IHOST_A9CPU1_COMPID2",
    "IHOST_A9CPU1_COMPID3",
    "IHOST_A9CPU1_DEVTYPE",
    "IHOST_A9CPU1_DIDR",
    "IHOST_A9CPU1_DRCR",
    "IHOST_A9CPU1_DSCR",
    "IHOST_A9CPU1_DTRRX",
    "IHOST_A9CPU1_DTRTX",
    "IHOST_A9CPU1_ICTRL",
    "IHOST_A9CPU1_LOCKACCESS",
    "IHOST_A9CPU1_LOCKSTATUS",
    "IHOST_A9CPU1_PCSR",
    "IHOST_A9CPU1_PERID0",
    "IHOST_A9CPU1_PERID1",
    "IHOST_A9CPU1_PERID2",
    "IHOST_A9CPU1_PERID3",
    "IHOST_A9CPU1_PERID4",
    "IHOST_A9CPU1_PRCR",
    "IHOST_A9CPU1_PRSR",
    "IHOST_A9CPU1_VCR",
    "IHOST_A9CPU1_WCR0",
    "IHOST_A9CPU1_WCR1",
    "IHOST_A9CPU1_WCR2",
    "IHOST_A9CPU1_WCR3",
    "IHOST_A9CPU1_WCR4",
    "IHOST_A9CPU1_WCR5",
    "IHOST_A9CPU1_WFAR",
    "IHOST_A9CPU1_WVR0",
    "IHOST_A9CPU1_WVR1",
    "IHOST_A9CPU1_WVR2",
    "IHOST_A9CPU1_WVR3",
    "IHOST_A9CPU1_WVR4",
    "IHOST_A9CPU1_WVR5",
    "IHOST_A9CTI0_ASICCTL",
    "IHOST_A9CTI0_AUTHSTATUS",
    "IHOST_A9CTI0_CLAIMCLR",
    "IHOST_A9CTI0_CLAIMSET",
    "IHOST_A9CTI0_COMPID0",
    "IHOST_A9CTI0_COMPID1",
    "IHOST_A9CTI0_COMPID2",
    "IHOST_A9CTI0_COMPID3",
    "IHOST_A9CTI0_CTIAPPCLEAR",
    "IHOST_A9CTI0_CTIAPPPULSE",
    "IHOST_A9CTI0_CTIAPPSET",
    "IHOST_A9CTI0_CTICHGATE",
    "IHOST_A9CTI0_CTICHINSTATUS",
    "IHOST_A9CTI0_CTICHOUTSTATUS",
    "IHOST_A9CTI0_CTICONTROL",
    "IHOST_A9CTI0_CTIINEN0",
    "IHOST_A9CTI0_CTIINEN1",
    "IHOST_A9CTI0_CTIINEN2",
    "IHOST_A9CTI0_CTIINEN3",
    "IHOST_A9CTI0_CTIINEN4",
    "IHOST_A9CTI0_CTIINEN5",
    "IHOST_A9CTI0_CTIINEN6",
    "IHOST_A9CTI0_CTIINEN7",
    "IHOST_A9CTI0_CTIINTACK",
    "IHOST_A9CTI0_CTIOUTEN0",
    "IHOST_A9CTI0_CTIOUTEN1",
    "IHOST_A9CTI0_CTIOUTEN2",
    "IHOST_A9CTI0_CTIOUTEN3",
    "IHOST_A9CTI0_CTIOUTEN4",
    "IHOST_A9CTI0_CTIOUTEN5",
    "IHOST_A9CTI0_CTIOUTEN6",
    "IHOST_A9CTI0_CTIOUTEN7",
    "IHOST_A9CTI0_CTITRIGINSTATUS",
    "IHOST_A9CTI0_CTITRIGOUTSTATUS",
    "IHOST_A9CTI0_DEVID",
    "IHOST_A9CTI0_DEVTYPE",
    "IHOST_A9CTI0_ICTRL",
    "IHOST_A9CTI0_ITCHIN",
    "IHOST_A9CTI0_ITCHINACK",
    "IHOST_A9CTI0_ITCHOUT",
    "IHOST_A9CTI0_ITCHOUTACK",
    "IHOST_A9CTI0_ITTRIGIN",
    "IHOST_A9CTI0_ITTRIGINACK",
    "IHOST_A9CTI0_ITTRIGOUT",
    "IHOST_A9CTI0_ITTRIGOUTACK",
    "IHOST_A9CTI0_LOCKACCESS",
    "IHOST_A9CTI0_LOCKSTATUS",
    "IHOST_A9CTI0_PERID0",
    "IHOST_A9CTI0_PERID1",
    "IHOST_A9CTI0_PERID2",
    "IHOST_A9CTI0_PERID3",
    "IHOST_A9CTI0_PERID4",
    "IHOST_A9CTI1_ASICCTL",
    "IHOST_A9CTI1_AUTHSTATUS",
    "IHOST_A9CTI1_CLAIMCLR",
    "IHOST_A9CTI1_CLAIMSET",
    "IHOST_A9CTI1_COMPID0",
    "IHOST_A9CTI1_COMPID1",
    "IHOST_A9CTI1_COMPID2",
    "IHOST_A9CTI1_COMPID3",
    "IHOST_A9CTI1_CTIAPPCLEAR",
    "IHOST_A9CTI1_CTIAPPPULSE",
    "IHOST_A9CTI1_CTIAPPSET",
    "IHOST_A9CTI1_CTICHGATE",
    "IHOST_A9CTI1_CTICHINSTATUS",
    "IHOST_A9CTI1_CTICHOUTSTATUS",
    "IHOST_A9CTI1_CTICONTROL",
    "IHOST_A9CTI1_CTIINEN0",
    "IHOST_A9CTI1_CTIINEN1",
    "IHOST_A9CTI1_CTIINEN2",
    "IHOST_A9CTI1_CTIINEN3",
    "IHOST_A9CTI1_CTIINEN4",
    "IHOST_A9CTI1_CTIINEN5",
    "IHOST_A9CTI1_CTIINEN6",
    "IHOST_A9CTI1_CTIINEN7",
    "IHOST_A9CTI1_CTIINTACK",
    "IHOST_A9CTI1_CTIOUTEN0",
    "IHOST_A9CTI1_CTIOUTEN1",
    "IHOST_A9CTI1_CTIOUTEN2",
    "IHOST_A9CTI1_CTIOUTEN3",
    "IHOST_A9CTI1_CTIOUTEN4",
    "IHOST_A9CTI1_CTIOUTEN5",
    "IHOST_A9CTI1_CTIOUTEN6",
    "IHOST_A9CTI1_CTIOUTEN7",
    "IHOST_A9CTI1_CTITRIGINSTATUS",
    "IHOST_A9CTI1_CTITRIGOUTSTATUS",
    "IHOST_A9CTI1_DEVID",
    "IHOST_A9CTI1_DEVTYPE",
    "IHOST_A9CTI1_ICTRL",
    "IHOST_A9CTI1_ITCHIN",
    "IHOST_A9CTI1_ITCHINACK",
    "IHOST_A9CTI1_ITCHOUT",
    "IHOST_A9CTI1_ITCHOUTACK",
    "IHOST_A9CTI1_ITTRIGIN",
    "IHOST_A9CTI1_ITTRIGINACK",
    "IHOST_A9CTI1_ITTRIGOUT",
    "IHOST_A9CTI1_ITTRIGOUTACK",
    "IHOST_A9CTI1_LOCKACCESS",
    "IHOST_A9CTI1_LOCKSTATUS",
    "IHOST_A9CTI1_PERID0",
    "IHOST_A9CTI1_PERID1",
    "IHOST_A9CTI1_PERID2",
    "IHOST_A9CTI1_PERID3",
    "IHOST_A9CTI1_PERID4",
    "IHOST_A9PMU0_PMCCNTR",
    "IHOST_A9PMU0_PMCNTENCLR",
    "IHOST_A9PMU0_PMCNTENSET",
    "IHOST_A9PMU0_PMCR",
    "IHOST_A9PMU0_PMEVCNTR0",
    "IHOST_A9PMU0_PMEVCNTR1",
    "IHOST_A9PMU0_PMEVCNTR2",
    "IHOST_A9PMU0_PMEVCNTR3",
    "IHOST_A9PMU0_PMEVCNTR4",
    "IHOST_A9PMU0_PMEVCNTR5",
    "IHOST_A9PMU0_PMINTENCLR",
    "IHOST_A9PMU0_PMINTENSET",
    "IHOST_A9PMU0_PMOVSR",
    "IHOST_A9PMU0_PMSWINC",
    "IHOST_A9PMU0_PMUSERENR",
    "IHOST_A9PMU0_PMXEVTYPER0",
    "IHOST_A9PMU0_PMXEVTYPER1",
    "IHOST_A9PMU0_PMXEVTYPER2",
    "IHOST_A9PMU0_PMXEVTYPER3",
    "IHOST_A9PMU0_PMXEVTYPER4",
    "IHOST_A9PMU0_PMXEVTYPER5",
    "IHOST_A9PMU1_PMCCNTR",
    "IHOST_A9PMU1_PMCNTENCLR",
    "IHOST_A9PMU1_PMCNTENSET",
    "IHOST_A9PMU1_PMCR",
    "IHOST_A9PMU1_PMEVCNTR0",
    "IHOST_A9PMU1_PMEVCNTR1",
    "IHOST_A9PMU1_PMEVCNTR2",
    "IHOST_A9PMU1_PMEVCNTR3",
    "IHOST_A9PMU1_PMEVCNTR4",
    "IHOST_A9PMU1_PMEVCNTR5",
    "IHOST_A9PMU1_PMINTENCLR",
    "IHOST_A9PMU1_PMINTENSET",
    "IHOST_A9PMU1_PMOVSR",
    "IHOST_A9PMU1_PMSWINC",
    "IHOST_A9PMU1_PMUSERENR",
    "IHOST_A9PMU1_PMXEVTYPER0",
    "IHOST_A9PMU1_PMXEVTYPER1",
    "IHOST_A9PMU1_PMXEVTYPER2",
    "IHOST_A9PMU1_PMXEVTYPER3",
    "IHOST_A9PMU1_PMXEVTYPER4",
    "IHOST_A9PMU1_PMXEVTYPER5",
    "IHOST_A9PTM0_COMPID0",
    "IHOST_A9PTM0_COMPID1",
    "IHOST_A9PTM0_COMPID2",
    "IHOST_A9PTM0_COMPID3",
    "IHOST_A9PTM0_ETMACTR1",
    "IHOST_A9PTM0_ETMACTR2",
    "IHOST_A9PTM0_ETMACTR3",
    "IHOST_A9PTM0_ETMACTR4",
    "IHOST_A9PTM0_ETMACTR5",
    "IHOST_A9PTM0_ETMACTR6",
    "IHOST_A9PTM0_ETMACTR7",
    "IHOST_A9PTM0_ETMACTR8",
    "IHOST_A9PTM0_ETMACVR1",
    "IHOST_A9PTM0_ETMACVR2",
    "IHOST_A9PTM0_ETMACVR3",
    "IHOST_A9PTM0_ETMACVR4",
    "IHOST_A9PTM0_ETMACVR5",
    "IHOST_A9PTM0_ETMACVR6",
    "IHOST_A9PTM0_ETMACVR7",
    "IHOST_A9PTM0_ETMACVR8",
    "IHOST_A9PTM0_ETMAUXCR",
    "IHOST_A9PTM0_ETMCCER",
    "IHOST_A9PTM0_ETMCCR",
    "IHOST_A9PTM0_ETMCIDCMR",
    "IHOST_A9PTM0_ETMCIDCVR1",
    "IHOST_A9PTM0_ETMCNTENR1",
    "IHOST_A9PTM0_ETMCNTENR2",
    "IHOST_A9PTM0_ETMCNTRLDEVR1",
    "IHOST_A9PTM0_ETMCNTRLDEVR2",
    "IHOST_A9PTM0_ETMCNTRLDVR1",
    "IHOST_A9PTM0_ETMCNTRLDVR2",
    "IHOST_A9PTM0_ETMCNTVR1",
    "IHOST_A9PTM0_ETMCNTVR2",
    "IHOST_A9PTM0_ETMCR",
    "IHOST_A9PTM0_ETMEXTINSELR",
    "IHOST_A9PTM0_ETMEXTOUTEVR1",
    "IHOST_A9PTM0_ETMEXTOUTEVR2",
    "IHOST_A9PTM0_ETMIDR",
    "IHOST_A9PTM0_ETMPDSR",
    "IHOST_A9PTM0_ETMSCR",
    "IHOST_A9PTM0_ETMSQ12EVR",
    "IHOST_A9PTM0_ETMSQ13EVR",
    "IHOST_A9PTM0_ETMSQ21EVR",
    "IHOST_A9PTM0_ETMSQ23EVR",
    "IHOST_A9PTM0_ETMSQ31EVR",
    "IHOST_A9PTM0_ETMSQ32EVR",
    "IHOST_A9PTM0_ETMSQR",
    "IHOST_A9PTM0_ETMSR",
    "IHOST_A9PTM0_ETMSSCR",
    "IHOST_A9PTM0_ETMSYNCFR",
    "IHOST_A9PTM0_ETMTECR1",
    "IHOST_A9PTM0_ETMTEEVR",
    "IHOST_A9PTM0_ETMTRACEIDR",
    "IHOST_A9PTM0_ETMTRIGGER",
    "IHOST_A9PTM0_ETMTSEVR",
    "IHOST_A9PTM0_ITATBCTR0",
    "IHOST_A9PTM0_ITATBCTR1",
    "IHOST_A9PTM0_ITATBCTR2",
    "IHOST_A9PTM0_ITATBDATA0",
    "IHOST_A9PTM0_ITCTRL",
    "IHOST_A9PTM0_ITMISCIN",
    "IHOST_A9PTM0_ITMISCOUT",
    "IHOST_A9PTM0_ITTRIGGER",
    "IHOST_A9PTM0_PERID0",
    "IHOST_A9PTM0_PERID1",
    "IHOST_A9PTM0_PERID2",
    "IHOST_A9PTM0_PERID3",
    "IHOST_A9PTM0_PERID4",
    "IHOST_A9PTM1_COMPID0",
    "IHOST_A9PTM1_COMPID1",
    "IHOST_A9PTM1_COMPID2",
    "IHOST_A9PTM1_COMPID3",
    "IHOST_A9PTM1_ETMACTR1",
    "IHOST_A9PTM1_ETMACTR2",
    "IHOST_A9PTM1_ETMACTR3",
    "IHOST_A9PTM1_ETMACTR4",
    "IHOST_A9PTM1_ETMACTR5",
    "IHOST_A9PTM1_ETMACTR6",
    "IHOST_A9PTM1_ETMACTR7",
    "IHOST_A9PTM1_ETMACTR8",
    "IHOST_A9PTM1_ETMACVR1",
    "IHOST_A9PTM1_ETMACVR2",
    "IHOST_A9PTM1_ETMACVR3",
    "IHOST_A9PTM1_ETMACVR4",
    "IHOST_A9PTM1_ETMACVR5",
    "IHOST_A9PTM1_ETMACVR6",
    "IHOST_A9PTM1_ETMACVR7",
    "IHOST_A9PTM1_ETMACVR8",
    "IHOST_A9PTM1_ETMAUXCR",
    "IHOST_A9PTM1_ETMCCER",
    "IHOST_A9PTM1_ETMCCR",
    "IHOST_A9PTM1_ETMCIDCMR",
    "IHOST_A9PTM1_ETMCIDCVR1",
    "IHOST_A9PTM1_ETMCNTENR1",
    "IHOST_A9PTM1_ETMCNTENR2",
    "IHOST_A9PTM1_ETMCNTRLDEVR1",
    "IHOST_A9PTM1_ETMCNTRLDEVR2",
    "IHOST_A9PTM1_ETMCNTRLDVR1",
    "IHOST_A9PTM1_ETMCNTRLDVR2",
    "IHOST_A9PTM1_ETMCNTVR1",
    "IHOST_A9PTM1_ETMCNTVR2",
    "IHOST_A9PTM1_ETMCR",
    "IHOST_A9PTM1_ETMEXTINSELR",
    "IHOST_A9PTM1_ETMEXTOUTEVR1",
    "IHOST_A9PTM1_ETMEXTOUTEVR2",
    "IHOST_A9PTM1_ETMIDR",
    "IHOST_A9PTM1_ETMPDSR",
    "IHOST_A9PTM1_ETMSCR",
    "IHOST_A9PTM1_ETMSQ12EVR",
    "IHOST_A9PTM1_ETMSQ13EVR",
    "IHOST_A9PTM1_ETMSQ21EVR",
    "IHOST_A9PTM1_ETMSQ23EVR",
    "IHOST_A9PTM1_ETMSQ31EVR",
    "IHOST_A9PTM1_ETMSQ32EVR",
    "IHOST_A9PTM1_ETMSQR",
    "IHOST_A9PTM1_ETMSR",
    "IHOST_A9PTM1_ETMSSCR",
    "IHOST_A9PTM1_ETMSYNCFR",
    "IHOST_A9PTM1_ETMTECR1",
    "IHOST_A9PTM1_ETMTEEVR",
    "IHOST_A9PTM1_ETMTRACEIDR",
    "IHOST_A9PTM1_ETMTRIGGER",
    "IHOST_A9PTM1_ETMTSEVR",
    "IHOST_A9PTM1_ITATBCTR0",
    "IHOST_A9PTM1_ITATBCTR1",
    "IHOST_A9PTM1_ITATBCTR2",
    "IHOST_A9PTM1_ITATBDATA0",
    "IHOST_A9PTM1_ITCTRL",
    "IHOST_A9PTM1_ITMISCIN",
    "IHOST_A9PTM1_ITMISCOUT",
    "IHOST_A9PTM1_ITTRIGGER",
    "IHOST_A9PTM1_PERID0",
    "IHOST_A9PTM1_PERID1",
    "IHOST_A9PTM1_PERID2",
    "IHOST_A9PTM1_PERID3",
    "IHOST_A9PTM1_PERID4",
    "IHOST_ARM_FUNNEL_AUTHSTATUS",
    "IHOST_ARM_FUNNEL_CLAIM_TAG_CLEAR",
    "IHOST_ARM_FUNNEL_CLAIM_TAG_SET",
    "IHOST_ARM_FUNNEL_COMPONENT_ID0",
    "IHOST_ARM_FUNNEL_COMPONENT_ID1",
    "IHOST_ARM_FUNNEL_COMPONENT_ID2",
    "IHOST_ARM_FUNNEL_COMPONENT_ID3",
    "IHOST_ARM_FUNNEL_DEVICE_ID",
    "IHOST_ARM_FUNNEL_DEVICE_TYPE_IDENTIFIER",
    "IHOST_ARM_FUNNEL_FUNNEL_CONTROL",
    "IHOST_ARM_FUNNEL_ITATBCTR0",
    "IHOST_ARM_FUNNEL_ITATBCTR1",
    "IHOST_ARM_FUNNEL_ITATBCTR2",
    "IHOST_ARM_FUNNEL_ITATBDATA0",
    "IHOST_ARM_FUNNEL_ITCTRL",
    "IHOST_ARM_FUNNEL_LOCKACCESS",
    "IHOST_ARM_FUNNEL_LOCKSTATUS",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID0",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID1",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID2",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID3",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID4",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID5",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID6",
    "IHOST_ARM_FUNNEL_PERIPHERAL_ID7",
    "IHOST_ARM_FUNNEL_PRIORITY_CONTROL",
    "IHOST_AXITRACE_ACP_ATM_ADDRHIGH_0",
    "IHOST_AXITRACE_ACP_ATM_ADDRHIGH_1",
    "IHOST_AXITRACE_ACP_ATM_ADDRLOW_0",
    "IHOST_AXITRACE_ACP_ATM_ADDRLOW_1",
    "IHOST_AXITRACE_ACP_ATM_ARBUSY",
    "IHOST_AXITRACE_ACP_ATM_ARCYCLES",
    "IHOST_AXITRACE_ACP_ATM_AWBUSY",
    "IHOST_AXITRACE_ACP_ATM_AWCYCLES",
    "IHOST_AXITRACE_ACP_ATM_BBUSY",
    "IHOST_AXITRACE_ACP_ATM_BCYCLES",
    "IHOST_AXITRACE_ACP_ATM_CMD",
    "IHOST_AXITRACE_ACP_ATM_CONFIG",
    "IHOST_AXITRACE_ACP_ATM_FILTER_0",
    "IHOST_AXITRACE_ACP_ATM_FILTER_1",
    "IHOST_AXITRACE_ACP_ATM_OUTIDS",
    "IHOST_AXITRACE_ACP_ATM_RBUSY",
    "IHOST_AXITRACE_ACP_ATM_RCYCLES",
    "IHOST_AXITRACE_ACP_ATM_RDBEATS",
    "IHOST_AXITRACE_ACP_ATM_RDCMDS",
    "IHOST_AXITRACE_ACP_ATM_RDMAX",
    "IHOST_AXITRACE_ACP_ATM_RDMIN",
    "IHOST_AXITRACE_ACP_ATM_RDOUTS",
    "IHOST_AXITRACE_ACP_ATM_RDSUM",
    "IHOST_AXITRACE_ACP_ATM_STATUS",
    "IHOST_AXITRACE_ACP_ATM_WBUSY",
    "IHOST_AXITRACE_ACP_ATM_WCYCLES",
    "IHOST_AXITRACE_ACP_ATM_WRBEATS",
    "IHOST_AXITRACE_ACP_ATM_WRCMDS",
    "IHOST_AXITRACE_ACP_ATM_WRMAX",
    "IHOST_AXITRACE_ACP_ATM_WRMIN",
    "IHOST_AXITRACE_ACP_ATM_WROUTS",
    "IHOST_AXITRACE_ACP_ATM_WRSUM",
    "IHOST_AXITRACE_M0_ATM_ADDRHIGH_0",
    "IHOST_AXITRACE_M0_ATM_ADDRHIGH_1",
    "IHOST_AXITRACE_M0_ATM_ADDRLOW_0",
    "IHOST_AXITRACE_M0_ATM_ADDRLOW_1",
    "IHOST_AXITRACE_M0_ATM_ARBUSY",
    "IHOST_AXITRACE_M0_ATM_ARCYCLES",
    "IHOST_AXITRACE_M0_ATM_AWBUSY",
    "IHOST_AXITRACE_M0_ATM_AWCYCLES",
    "IHOST_AXITRACE_M0_ATM_BBUSY",
    "IHOST_AXITRACE_M0_ATM_BCYCLES",
    "IHOST_AXITRACE_M0_ATM_CMD",
    "IHOST_AXITRACE_M0_ATM_CONFIG",
    "IHOST_AXITRACE_M0_ATM_FILTER_0",
    "IHOST_AXITRACE_M0_ATM_FILTER_1",
    "IHOST_AXITRACE_M0_ATM_OUTIDS",
    "IHOST_AXITRACE_M0_ATM_RBUSY",
    "IHOST_AXITRACE_M0_ATM_RCYCLES",
    "IHOST_AXITRACE_M0_ATM_RDBEATS",
    "IHOST_AXITRACE_M0_ATM_RDCMDS",
    "IHOST_AXITRACE_M0_ATM_RDMAX",
    "IHOST_AXITRACE_M0_ATM_RDMIN",
    "IHOST_AXITRACE_M0_ATM_RDOUTS",
    "IHOST_AXITRACE_M0_ATM_RDSUM",
    "IHOST_AXITRACE_M0_ATM_STATUS",
    "IHOST_AXITRACE_M0_ATM_WBUSY",
    "IHOST_AXITRACE_M0_ATM_WCYCLES",
    "IHOST_AXITRACE_M0_ATM_WRBEATS",
    "IHOST_AXITRACE_M0_ATM_WRCMDS",
    "IHOST_AXITRACE_M0_ATM_WRMAX",
    "IHOST_AXITRACE_M0_ATM_WRMIN",
    "IHOST_AXITRACE_M0_ATM_WROUTS",
    "IHOST_AXITRACE_M0_ATM_WRSUM",
    "IHOST_AXITRACE_M1_ATM_ADDRHIGH_0",
    "IHOST_AXITRACE_M1_ATM_ADDRHIGH_1",
    "IHOST_AXITRACE_M1_ATM_ADDRHIGH_2",
    "IHOST_AXITRACE_M1_ATM_ADDRHIGH_3",
    "IHOST_AXITRACE_M1_ATM_ADDRLOW_0",
    "IHOST_AXITRACE_M1_ATM_ADDRLOW_1",
    "IHOST_AXITRACE_M1_ATM_ADDRLOW_2",
    "IHOST_AXITRACE_M1_ATM_ADDRLOW_3",
    "IHOST_AXITRACE_M1_ATM_ARBUSY",
    "IHOST_AXITRACE_M1_ATM_ARCYCLES",
    "IHOST_AXITRACE_M1_ATM_AWBUSY",
    "IHOST_AXITRACE_M1_ATM_AWCYCLES",
    "IHOST_AXITRACE_M1_ATM_BBUSY",
    "IHOST_AXITRACE_M1_ATM_BCYCLES",
    "IHOST_AXITRACE_M1_ATM_CMD",
    "IHOST_AXITRACE_M1_ATM_CONFIG",
    "IHOST_AXITRACE_M1_ATM_FILTER_0",
    "IHOST_AXITRACE_M1_ATM_FILTER_1",
    "IHOST_AXITRACE_M1_ATM_FILTER_2",
    "IHOST_AXITRACE_M1_ATM_FILTER_3",
    "IHOST_AXITRACE_M1_ATM_OUTIDS",
    "IHOST_AXITRACE_M1_ATM_RBUSY",
    "IHOST_AXITRACE_M1_ATM_RCYCLES",
    "IHOST_AXITRACE_M1_ATM_RDBEATS",
    "IHOST_AXITRACE_M1_ATM_RDCMDS",
    "IHOST_AXITRACE_M1_ATM_RDMAX",
    "IHOST_AXITRACE_M1_ATM_RDMIN",
    "IHOST_AXITRACE_M1_ATM_RDOUTS",
    "IHOST_AXITRACE_M1_ATM_RDSUM",
    "IHOST_AXITRACE_M1_ATM_STATUS",
    "IHOST_AXITRACE_M1_ATM_WBUSY",
    "IHOST_AXITRACE_M1_ATM_WCYCLES",
    "IHOST_AXITRACE_M1_ATM_WRBEATS",
    "IHOST_AXITRACE_M1_ATM_WRCMDS",
    "IHOST_AXITRACE_M1_ATM_WRMAX",
    "IHOST_AXITRACE_M1_ATM_WRMIN",
    "IHOST_AXITRACE_M1_ATM_WROUTS",
    "IHOST_AXITRACE_M1_ATM_WRSUM",
    "IHOST_GICCPU_ALIAS_BIN_PT_NS",
    "IHOST_GICCPU_BIN_PT",
    "IHOST_GICCPU_CONTROL",
    "IHOST_GICCPU_CPU_IDENT",
    "IHOST_GICCPU_EOI",
    "IHOST_GICCPU_HI_PEND",
    "IHOST_GICCPU_INTEG_ENABLE",
    "IHOST_GICCPU_INTEG_MATCH",
    "IHOST_GICCPU_INT_ACK",
    "IHOST_GICCPU_INT_CFG",
    "IHOST_GICCPU_INT_FIQ_SET",
    "IHOST_GICCPU_PRIORITY_MASK",
    "IHOST_GICCPU_RUN_PRIORITY",
    "IHOST_GICDIST_ACTIVE_STATUS0",
    "IHOST_GICDIST_ACTIVE_STATUS1",
    "IHOST_GICDIST_ACTIVE_STATUS2",
    "IHOST_GICDIST_ACTIVE_STATUS3",
    "IHOST_GICDIST_ACTIVE_STATUS4",
    "IHOST_GICDIST_ACTIVE_STATUS5",
    "IHOST_GICDIST_ACTIVE_STATUS6",
    "IHOST_GICDIST_ACTIVE_STATUS7",
    "IHOST_GICDIST_DIST_IDENT_REG",
    "IHOST_GICDIST_ENABLE_CLR0",
    "IHOST_GICDIST_ENABLE_CLR1",
    "IHOST_GICDIST_ENABLE_CLR2",
    "IHOST_GICDIST_ENABLE_CLR3",
    "IHOST_GICDIST_ENABLE_CLR4",
    "IHOST_GICDIST_ENABLE_CLR5",
    "IHOST_GICDIST_ENABLE_CLR6",
    "IHOST_GICDIST_ENABLE_CLR7",
    "IHOST_GICDIST_ENABLE_S",
    "IHOST_GICDIST_ENABLE_SET0",
    "IHOST_GICDIST_ENABLE_SET1",
    "IHOST_GICDIST_ENABLE_SET2",
    "IHOST_GICDIST_ENABLE_SET3",
    "IHOST_GICDIST_ENABLE_SET4",
    "IHOST_GICDIST_ENABLE_SET5",
    "IHOST_GICDIST_ENABLE_SET6",
    "IHOST_GICDIST_ENABLE_SET7",
    "IHOST_GICDIST_IC_TYPE_REG",
    "IHOST_GICDIST_INT_CONFIG0",
    "IHOST_GICDIST_INT_CONFIG1",
    "IHOST_GICDIST_INT_CONFIG2",
    "IHOST_GICDIST_INT_CONFIG3",
    "IHOST_GICDIST_INT_CONFIG4",
    "IHOST_GICDIST_INT_CONFIG5",
    "IHOST_GICDIST_INT_CONFIG6",
    "IHOST_GICDIST_INT_CONFIG7",
    "IHOST_GICDIST_INT_CONFIG8",
    "IHOST_GICDIST_INT_CONFIG9",
    "IHOST_GICDIST_INT_CONFIG10",
    "IHOST_GICDIST_INT_CONFIG11",
    "IHOST_GICDIST_INT_CONFIG12",
    "IHOST_GICDIST_INT_CONFIG13",
    "IHOST_GICDIST_INT_CONFIG14",
    "IHOST_GICDIST_INT_CONFIG15",
    "IHOST_GICDIST_INT_SECURITY0",
    "IHOST_GICDIST_INT_SECURITY1",
    "IHOST_GICDIST_INT_SECURITY2",
    "IHOST_GICDIST_INT_SECURITY3",
    "IHOST_GICDIST_INT_SECURITY4",
    "IHOST_GICDIST_INT_SECURITY5",
    "IHOST_GICDIST_INT_SECURITY6",
    "IHOST_GICDIST_INT_SECURITY7",
    "IHOST_GICDIST_PCELL_ID_0",
    "IHOST_GICDIST_PCELL_ID_1",
    "IHOST_GICDIST_PCELL_ID_2",
    "IHOST_GICDIST_PCELL_ID_3",
    "IHOST_GICDIST_PENDING_CLR0",
    "IHOST_GICDIST_PENDING_CLR1",
    "IHOST_GICDIST_PENDING_CLR2",
    "IHOST_GICDIST_PENDING_CLR3",
    "IHOST_GICDIST_PENDING_CLR4",
    "IHOST_GICDIST_PENDING_CLR5",
    "IHOST_GICDIST_PENDING_CLR6",
    "IHOST_GICDIST_PENDING_CLR7",
    "IHOST_GICDIST_PENDING_SET0",
    "IHOST_GICDIST_PENDING_SET1",
    "IHOST_GICDIST_PENDING_SET2",
    "IHOST_GICDIST_PENDING_SET3",
    "IHOST_GICDIST_PENDING_SET4",
    "IHOST_GICDIST_PENDING_SET5",
    "IHOST_GICDIST_PENDING_SET6",
    "IHOST_GICDIST_PENDING_SET7",
    "IHOST_GICDIST_PERIPH_ID_1",
    "IHOST_GICDIST_PERIPH_ID_2",
    "IHOST_GICDIST_PERIPH_ID_3",
    "IHOST_GICDIST_PERIPH_ID_4",
    "IHOST_GICDIST_PERIPH_ID_5",
    "IHOST_GICDIST_PERIPH_ID_6",
    "IHOST_GICDIST_PERIPH_ID_7",
    "IHOST_GICDIST_PPI_STATUS",
    "IHOST_GICDIST_PRIORITY_LEVEL0",
    "IHOST_GICDIST_PRIORITY_LEVEL1",
    "IHOST_GICDIST_PRIORITY_LEVEL2",
    "IHOST_GICDIST_PRIORITY_LEVEL3",
    "IHOST_GICDIST_PRIORITY_LEVEL4",
    "IHOST_GICDIST_PRIORITY_LEVEL5",
    "IHOST_GICDIST_PRIORITY_LEVEL6",
    "IHOST_GICDIST_PRIORITY_LEVEL7",
    "IHOST_GICDIST_PRIORITY_LEVEL8",
    "IHOST_GICDIST_PRIORITY_LEVEL9",
    "IHOST_GICDIST_PRIORITY_LEVEL10",
    "IHOST_GICDIST_PRIORITY_LEVEL11",
    "IHOST_GICDIST_PRIORITY_LEVEL12",
    "IHOST_GICDIST_PRIORITY_LEVEL13",
    "IHOST_GICDIST_PRIORITY_LEVEL14",
    "IHOST_GICDIST_PRIORITY_LEVEL15",
    "IHOST_GICDIST_PRIORITY_LEVEL16",
    "IHOST_GICDIST_PRIORITY_LEVEL17",
    "IHOST_GICDIST_PRIORITY_LEVEL18",
    "IHOST_GICDIST_PRIORITY_LEVEL19",
    "IHOST_GICDIST_PRIORITY_LEVEL20",
    "IHOST_GICDIST_PRIORITY_LEVEL21",
    "IHOST_GICDIST_PRIORITY_LEVEL22",
    "IHOST_GICDIST_PRIORITY_LEVEL23",
    "IHOST_GICDIST_PRIORITY_LEVEL24",
    "IHOST_GICDIST_PRIORITY_LEVEL25",
    "IHOST_GICDIST_PRIORITY_LEVEL26",
    "IHOST_GICDIST_PRIORITY_LEVEL27",
    "IHOST_GICDIST_PRIORITY_LEVEL28",
    "IHOST_GICDIST_PRIORITY_LEVEL29",
    "IHOST_GICDIST_PRIORITY_LEVEL30",
    "IHOST_GICDIST_PRIORITY_LEVEL31",
    "IHOST_GICDIST_PRIORITY_LEVEL32",
    "IHOST_GICDIST_PRIORITY_LEVEL33",
    "IHOST_GICDIST_PRIORITY_LEVEL34",
    "IHOST_GICDIST_PRIORITY_LEVEL35",
    "IHOST_GICDIST_PRIORITY_LEVEL36",
    "IHOST_GICDIST_PRIORITY_LEVEL37",
    "IHOST_GICDIST_PRIORITY_LEVEL38",
    "IHOST_GICDIST_PRIORITY_LEVEL39",
    "IHOST_GICDIST_PRIORITY_LEVEL40",
    "IHOST_GICDIST_PRIORITY_LEVEL41",
    "IHOST_GICDIST_PRIORITY_LEVEL42",
    "IHOST_GICDIST_PRIORITY_LEVEL43",
    "IHOST_GICDIST_PRIORITY_LEVEL44",
    "IHOST_GICDIST_PRIORITY_LEVEL45",
    "IHOST_GICDIST_PRIORITY_LEVEL46",
    "IHOST_GICDIST_PRIORITY_LEVEL47",
    "IHOST_GICDIST_PRIORITY_LEVEL48",
    "IHOST_GICDIST_PRIORITY_LEVEL49",
    "IHOST_GICDIST_PRIORITY_LEVEL50",
    "IHOST_GICDIST_PRIORITY_LEVEL51",
    "IHOST_GICDIST_PRIORITY_LEVEL52",
    "IHOST_GICDIST_PRIORITY_LEVEL53",
    "IHOST_GICDIST_PRIORITY_LEVEL54",
    "IHOST_GICDIST_PRIORITY_LEVEL55",
    "IHOST_GICDIST_PRIORITY_LEVEL56",
    "IHOST_GICDIST_PRIORITY_LEVEL57",
    "IHOST_GICDIST_PRIORITY_LEVEL58",
    "IHOST_GICDIST_PRIORITY_LEVEL59",
    "IHOST_GICDIST_PRIORITY_LEVEL60",
    "IHOST_GICDIST_PRIORITY_LEVEL61",
    "IHOST_GICDIST_PRIORITY_LEVEL62",
    "IHOST_GICDIST_PRIORITY_LEVEL63",
    "IHOST_GICDIST_SPI_STATUS0",
    "IHOST_GICDIST_SPI_STATUS1",
    "IHOST_GICDIST_SPI_STATUS2",
    "IHOST_GICDIST_SPI_STATUS3",
    "IHOST_GICDIST_SPI_STATUS4",
    "IHOST_GICDIST_SPI_STATUS5",
    "IHOST_GICDIST_SPI_STATUS6",
    "IHOST_GICDIST_SPI_TARGET0",
    "IHOST_GICDIST_SPI_TARGET1",
    "IHOST_GICDIST_SPI_TARGET2",
    "IHOST_GICDIST_SPI_TARGET3",
    "IHOST_GICDIST_SPI_TARGET4",
    "IHOST_GICDIST_SPI_TARGET5",
    "IHOST_GICDIST_SPI_TARGET6",
    "IHOST_GICDIST_SPI_TARGET7",
    "IHOST_GICDIST_SPI_TARGET8",
    "IHOST_GICDIST_SPI_TARGET9",
    "IHOST_GICDIST_SPI_TARGET10",
    "IHOST_GICDIST_SPI_TARGET11",
    "IHOST_GICDIST_SPI_TARGET12",
    "IHOST_GICDIST_SPI_TARGET13",
    "IHOST_GICDIST_SPI_TARGET14",
    "IHOST_GICDIST_SPI_TARGET15",
    "IHOST_GICDIST_SPI_TARGET16",
    "IHOST_GICDIST_SPI_TARGET17",
    "IHOST_GICDIST_SPI_TARGET18",
    "IHOST_GICDIST_SPI_TARGET19",
    "IHOST_GICDIST_SPI_TARGET20",
    "IHOST_GICDIST_SPI_TARGET21",
    "IHOST_GICDIST_SPI_TARGET22",
    "IHOST_GICDIST_SPI_TARGET23",
    "IHOST_GICDIST_SPI_TARGET24",
    "IHOST_GICDIST_SPI_TARGET25",
    "IHOST_GICDIST_SPI_TARGET26",
    "IHOST_GICDIST_SPI_TARGET27",
    "IHOST_GICDIST_SPI_TARGET28",
    "IHOST_GICDIST_SPI_TARGET29",
    "IHOST_GICDIST_SPI_TARGET30",
    "IHOST_GICDIST_SPI_TARGET31",
    "IHOST_GICDIST_SPI_TARGET32",
    "IHOST_GICDIST_SPI_TARGET33",
    "IHOST_GICDIST_SPI_TARGET34",
    "IHOST_GICDIST_SPI_TARGET35",
    "IHOST_GICDIST_SPI_TARGET36",
    "IHOST_GICDIST_SPI_TARGET37",
    "IHOST_GICDIST_SPI_TARGET38",
    "IHOST_GICDIST_SPI_TARGET39",
    "IHOST_GICDIST_SPI_TARGET40",
    "IHOST_GICDIST_SPI_TARGET41",
    "IHOST_GICDIST_SPI_TARGET42",
    "IHOST_GICDIST_SPI_TARGET43",
    "IHOST_GICDIST_SPI_TARGET44",
    "IHOST_GICDIST_SPI_TARGET45",
    "IHOST_GICDIST_SPI_TARGET46",
    "IHOST_GICDIST_SPI_TARGET47",
    "IHOST_GICDIST_SPI_TARGET48",
    "IHOST_GICDIST_SPI_TARGET49",
    "IHOST_GICDIST_SPI_TARGET50",
    "IHOST_GICDIST_SPI_TARGET51",
    "IHOST_GICDIST_SPI_TARGET52",
    "IHOST_GICDIST_SPI_TARGET53",
    "IHOST_GICDIST_SPI_TARGET54",
    "IHOST_GICDIST_SPI_TARGET55",
    "IHOST_GICDIST_SPI_TARGET56",
    "IHOST_GICDIST_SPI_TARGET57",
    "IHOST_GICDIST_SPI_TARGET58",
    "IHOST_GICDIST_SPI_TARGET59",
    "IHOST_GICDIST_SPI_TARGET60",
    "IHOST_GICDIST_SPI_TARGET61",
    "IHOST_GICDIST_SPI_TARGET62",
    "IHOST_GICDIST_SPI_TARGET63",
    "IHOST_GICDIST_STI_CONTROL",
    "IHOST_GICTR_GIC_CMD",
    "IHOST_GICTR_GIC_CONFIG",
    "IHOST_GICTR_GIC_FIQ_LAT0",
    "IHOST_GICTR_GIC_FIQ_LAT1",
    "IHOST_GICTR_GIC_IRQ_LAT0",
    "IHOST_GICTR_GIC_IRQ_LAT1",
    "IHOST_GICTR_GIC_OUTIDS",
    "IHOST_GICTR_GIC_STATUS",
    "IHOST_GTIM_GLOB_COMP_HI",
    "IHOST_GTIM_GLOB_COMP_LOW",
    "IHOST_GTIM_GLOB_CTRL",
    "IHOST_GTIM_GLOB_HI",
    "IHOST_GTIM_GLOB_INCR",
    "IHOST_GTIM_GLOB_LOW",
    "IHOST_GTIM_GLOB_STATUS",
    "IHOST_L2C_AUX_CONTROL",
    "IHOST_L2C_CACHE_ID",
    "IHOST_L2C_CACHE_SYNC",
    "IHOST_L2C_CACHE_TYPE",
    "IHOST_L2C_CLEAN_INDEX_WAY",
    "IHOST_L2C_CLEAN_PA",
    "IHOST_L2C_CLEAN_WAY",
    "IHOST_L2C_CONTROL",
    "IHOST_L2C_C_I_INDEX_WAY",
    "IHOST_L2C_C_I_PA",
    "IHOST_L2C_C_I_WAY",
    "IHOST_L2C_DATA_LOCKDOWN",
    "IHOST_L2C_DATA_RAM_CTRL",
    "IHOST_L2C_DEBUG_CTRL",
    "IHOST_L2C_EVENT_CTR0",
    "IHOST_L2C_EVENT_CTR1",
    "IHOST_L2C_EVENT_CTR_CFG0",
    "IHOST_L2C_EVENT_CTR_CFG1",
    "IHOST_L2C_EVENT_CTR_CTRL",
    "IHOST_L2C_FILT_END",
    "IHOST_L2C_FILT_START",
    "IHOST_L2C_INSTR_LOCKDOWN",
    "IHOST_L2C_INT_CLEAR",
    "IHOST_L2C_INT_MASK",
    "IHOST_L2C_INT_RAW_STATUS",
    "IHOST_L2C_INT_STATUS",
    "IHOST_L2C_INV_PA",
    "IHOST_L2C_INV_WAY",
    "IHOST_L2C_PREFETCH_OFFS",
    "IHOST_L2C_PWR_CTRL",
    "IHOST_L2C_TAG_RAM_CTRL",
    "IHOST_M0_IDM_INTERRUPT_STATUS",
    "IHOST_M0_IDM_RESET_STATUS",
    "IHOST_M0_IO_CONTROL_DIRECT",
    "IHOST_M0_IO_STATUS",
    "IHOST_M0_RESET_CONTROL",
    "IHOST_PROC_CLK_ACTIVITY_MON1",
    "IHOST_PROC_CLK_ACTIVITY_MON2",
    "IHOST_PROC_CLK_APB0_CLKGATE",
    "IHOST_PROC_CLK_APB_CLKGATE_DBG1",
    "IHOST_PROC_CLK_APB_DIV",
    "IHOST_PROC_CLK_APB_DIV_TRIGGER",
    "IHOST_PROC_CLK_ARM_DIV",
    "IHOST_PROC_CLK_ARM_PERIPH_CLKGATE",
    "IHOST_PROC_CLK_ARM_SEG_TRG",
    "IHOST_PROC_CLK_ARM_SEG_TRG_OVERRIDE",
    "IHOST_PROC_CLK_ARM_SWITCH_CLKGATE",
    "IHOST_PROC_CLK_ARM_SWITCH_DIV",
    "IHOST_PROC_CLK_ARM_SWITCH_TRIGGER",
    "IHOST_PROC_CLK_BUS_QUIESC",
    "IHOST_PROC_CLK_CLKGATE_DBG",
    "IHOST_PROC_CLK_CLKMON",
    "IHOST_PROC_CLK_CORE0_CLKGATE",
    "IHOST_PROC_CLK_CORE1_CLKGATE",
    "IHOST_PROC_CLK_INTEN",
    "IHOST_PROC_CLK_INTSTAT",
    "IHOST_PROC_CLK_KPROC_CCU_PROF_CNT",
    "IHOST_PROC_CLK_KPROC_CCU_PROF_CTL",
    "IHOST_PROC_CLK_KPROC_CCU_PROF_DBG",
    "IHOST_PROC_CLK_KPROC_CCU_PROF_SEL",
    "IHOST_PROC_CLK_LVM0_3",
    "IHOST_PROC_CLK_LVM4_7",
    "IHOST_PROC_CLK_LVM_EN",
    "IHOST_PROC_CLK_PL310_DIV",
    "IHOST_PROC_CLK_PL310_TRIGGER",
    "IHOST_PROC_CLK_PLLARMA",
    "IHOST_PROC_CLK_PLLARMB",
    "IHOST_PROC_CLK_PLLARMC",
    "IHOST_PROC_CLK_PLLARMCTRL0",
    "IHOST_PROC_CLK_PLLARMCTRL1",
    "IHOST_PROC_CLK_PLLARMCTRL2",
    "IHOST_PROC_CLK_PLLARMCTRL3",
    "IHOST_PROC_CLK_PLLARMCTRL4",
    "IHOST_PROC_CLK_PLLARMCTRL5",
    "IHOST_PROC_CLK_PLLARM_OFFSET",
    "IHOST_PROC_CLK_PLL_DEBUG",
    "IHOST_PROC_CLK_POLICY0_MASK",
    "IHOST_PROC_CLK_POLICY1_MASK",
    "IHOST_PROC_CLK_POLICY2_MASK",
    "IHOST_PROC_CLK_POLICY3_MASK",
    "IHOST_PROC_CLK_POLICY_CTL",
    "IHOST_PROC_CLK_POLICY_DBG",
    "IHOST_PROC_CLK_POLICY_FREQ",
    "IHOST_PROC_CLK_TGTMASK_DBG1",
    "IHOST_PROC_CLK_VLT0_3",
    "IHOST_PROC_CLK_VLT4_7",
    "IHOST_PROC_CLK_WR_ACCESS",
    "IHOST_PROC_RST_A9_CORE_SOFT_RSTN",
    "IHOST_PROC_RST_SOFT_RSTN",
    "IHOST_PROC_RST_WR_ACCESS",
    "IHOST_PTIM_TIMER_COUNTER",
    "IHOST_PTIM_TIMER_CTRL",
    "IHOST_PTIM_TIMER_LOAD",
    "IHOST_PTIM_TIMER_STATUS",
    "IHOST_PTIM_WATCHDOG_COUNTER",
    "IHOST_PTIM_WATCHDOG_CTRL",
    "IHOST_PTIM_WATCHDOG_DISABLE",
    "IHOST_PTIM_WATCHDOG_LOAD",
    "IHOST_PTIM_WATCHDOG_RESET_STATUS",
    "IHOST_PTIM_WATCHDOG_STATUS",
    "IHOST_PWRWDOG0_IRDROP_CNT",
    "IHOST_PWRWDOG0_IRDROP_CTRL",
    "IHOST_PWRWDOG0_PWRWDOG_ACCU_CTRL",
    "IHOST_PWRWDOG0_PWRWDOG_ACCU_STAT",
    "IHOST_PWRWDOG0_PWRWDOG_CTRL",
    "IHOST_PWRWDOG0_PWRWDOG_DLYEN_CNT",
    "IHOST_PWRWDOG0_PWRWDOG_STAT",
    "IHOST_PWRWDOG0_PWRWDOG_STAT_CNT",
    "IHOST_S0_IDM_ERROR_LOG_ADDR_LSB",
    "IHOST_S0_IDM_ERROR_LOG_COMPLETE",
    "IHOST_S0_IDM_ERROR_LOG_CONTROL",
    "IHOST_S0_IDM_ERROR_LOG_FLAGS",
    "IHOST_S0_IDM_ERROR_LOG_ID",
    "IHOST_S0_IDM_ERROR_LOG_STATUS",
    "IHOST_S0_IDM_INTERRUPT_STATUS",
    "IHOST_S0_IDM_RESET_READ_ID",
    "IHOST_S0_IDM_RESET_STATUS",
    "IHOST_S0_IDM_RESET_WRITE_ID",
    "IHOST_S0_IO_CONTROL_DIRECT",
    "IHOST_S0_IO_STATUS",
    "IHOST_S0_RESET_CONTROL",
    "IHOST_S1_IDM_ERROR_LOG_ADDR_LSB",
    "IHOST_S1_IDM_ERROR_LOG_COMPLETE",
    "IHOST_S1_IDM_ERROR_LOG_CONTROL",
    "IHOST_S1_IDM_ERROR_LOG_FLAGS",
    "IHOST_S1_IDM_ERROR_LOG_ID",
    "IHOST_S1_IDM_ERROR_LOG_STATUS",
    "IHOST_S1_IDM_INTERRUPT_STATUS",
    "IHOST_S1_IDM_RESET_READ_ID",
    "IHOST_S1_IDM_RESET_STATUS",
    "IHOST_S1_IDM_RESET_WRITE_ID",
    "IHOST_S1_IO_CONTROL_DIRECT",
    "IHOST_S1_IO_STATUS",
    "IHOST_S1_RESET_CONTROL",
    "IHOST_SCU_ACCESS_CONTROL",
    "IHOST_SCU_CONFIG",
    "IHOST_SCU_CONTROL",
    "IHOST_SCU_FILTER_END",
    "IHOST_SCU_FILTER_START",
    "IHOST_SCU_INVALIDATE_ALL",
    "IHOST_SCU_POWER_STATUS",
    "IHOST_SCU_SECURE_ACCESS",
    "IHOST_SECTRAP_M0_TRAP_ADDRESS",
    "IHOST_SECTRAP_M0_TRAP_CONFIG",
    "IHOST_SECTRAP_M0_TRAP_STATUS",
    "IHOST_SECTRAP_M1_TRAP_ADDRESS",
    "IHOST_SECTRAP_M1_TRAP_CONFIG",
    "IHOST_SECTRAP_M1_TRAP_STATUS",
    "IHOST_SWSTM_R_CONFIG",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN00",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN01",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN02",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN03",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN04",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN05",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN06",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN07",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN08",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN09",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN10",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN11",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN12",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN13",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN14",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN15",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN16",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN17",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN18",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN19",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN20",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN21",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN22",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN23",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN24",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN25",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN26",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN27",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN28",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN29",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN30",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN31",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN32",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN33",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN34",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN35",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN36",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN37",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN38",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN39",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN40",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN41",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN42",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN43",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN44",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN45",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN46",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN47",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN48",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN49",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN50",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN51",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN52",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN53",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN54",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN55",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN56",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN57",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN58",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN59",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN60",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN61",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN62",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN63",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN64",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN65",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN66",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN67",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN68",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN69",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN70",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN71",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN72",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN73",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN74",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN75",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN76",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN77",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN78",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN79",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN80",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN81",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN82",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN83",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN84",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN85",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN86",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN87",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN88",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN89",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN90",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN91",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN92",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN93",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN94",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN95",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN96",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN97",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN98",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN99",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN0A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN0B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN0C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN0D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN0E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN0F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN1A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN1B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN1C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN1D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN1E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN1F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN2A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN2B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN2C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN2D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN2E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN2F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN3A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN3B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN3C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN3D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN3E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN3F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN4A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN4B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN4C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN4D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN4E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN4F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN5A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN5B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN5C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN5D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN5E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN5F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN6A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN6B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN6C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN6D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN6E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN6F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN7A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN7B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN7C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN7D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN7E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN7F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN8A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN8B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN8C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN8D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN8E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN8F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN9A",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN9B",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN9C",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN9D",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN9E",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAN9F",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA0",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA1",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA2",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA3",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA4",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA5",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA6",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA7",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA8",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANA9",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANAA",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANAB",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANAC",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANAD",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANAE",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANAF",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB0",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB1",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB2",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB3",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB4",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB5",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB6",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB7",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB8",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANB9",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANBA",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANBB",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANBC",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANBD",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANBE",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANBF",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC0",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC1",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC2",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC3",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC4",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC5",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC6",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC7",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC8",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANC9",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANCA",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANCB",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANCC",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANCD",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANCE",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANCF",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND0",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND1",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND2",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND3",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND4",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND5",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND6",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND7",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND8",
    "IHOST_SWSTM_R_VAL_1BYTE_CHAND9",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANDA",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANDB",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANDC",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANDD",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANDE",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANDF",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE0",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE1",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE2",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE3",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE4",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE5",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE6",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE7",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE8",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANE9",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANEA",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANEB",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANEC",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANED",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANEE",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANEF",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF0",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF1",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF2",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF3",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF4",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF5",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF6",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF7",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF8",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANF9",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANFA",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANFB",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANFC",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANFD",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANFE",
    "IHOST_SWSTM_R_VAL_1BYTE_CHANFF",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN00",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN01",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN02",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN03",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN04",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN05",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN06",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN07",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN08",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN09",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN10",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN11",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN12",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN13",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN14",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN15",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN16",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN17",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN18",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN19",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN20",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN21",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN22",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN23",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN24",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN25",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN26",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN27",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN28",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN29",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN30",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN31",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN32",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN33",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN34",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN35",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN36",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN37",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN38",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN39",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN40",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN41",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN42",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN43",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN44",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN45",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN46",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN47",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN48",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN49",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN50",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN51",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN52",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN53",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN54",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN55",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN56",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN57",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN58",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN59",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN60",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN61",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN62",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN63",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN64",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN65",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN66",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN67",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN68",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN69",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN70",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN71",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN72",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN73",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN74",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN75",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN76",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN77",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN78",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN79",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN80",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN81",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN82",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN83",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN84",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN85",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN86",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN87",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN88",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN89",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN90",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN91",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN92",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN93",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN94",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN95",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN96",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN97",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN98",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN99",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN0A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN0B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN0C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN0D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN0E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN0F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN1A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN1B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN1C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN1D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN1E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN1F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN2A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN2B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN2C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN2D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN2E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN2F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN3A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN3B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN3C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN3D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN3E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN3F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN4A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN4B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN4C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN4D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN4E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN4F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN5A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN5B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN5C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN5D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN5E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN5F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN6A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN6B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN6C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN6D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN6E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN6F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN7A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN7B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN7C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN7D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN7E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN7F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN8A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN8B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN8C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN8D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN8E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN8F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN9A",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN9B",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN9C",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN9D",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN9E",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAN9F",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA0",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA1",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA2",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA3",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA4",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA5",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA6",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA7",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA8",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANA9",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANAA",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANAB",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANAC",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANAD",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANAE",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANAF",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB0",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB1",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB2",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB3",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB4",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB5",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB6",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB7",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB8",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANB9",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANBA",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANBB",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANBC",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANBD",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANBE",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANBF",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC0",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC1",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC2",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC3",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC4",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC5",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC6",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC7",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC8",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANC9",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANCA",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANCB",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANCC",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANCD",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANCE",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANCF",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND0",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND1",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND2",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND3",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND4",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND5",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND6",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND7",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND8",
    "IHOST_SWSTM_R_VAL_2BYTE_CHAND9",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANDA",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANDB",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANDC",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANDD",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANDE",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANDF",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE0",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE1",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE2",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE3",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE4",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE5",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE6",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE7",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE8",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANE9",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANEA",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANEB",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANEC",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANED",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANEE",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANEF",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF0",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF1",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF2",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF3",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF4",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF5",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF6",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF7",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF8",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANF9",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANFA",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANFB",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANFC",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANFD",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANFE",
    "IHOST_SWSTM_R_VAL_2BYTE_CHANFF",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN00",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN01",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN02",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN03",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN04",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN05",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN06",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN07",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN08",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN09",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN10",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN11",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN12",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN13",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN14",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN15",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN16",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN17",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN18",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN19",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN20",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN21",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN22",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN23",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN24",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN25",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN26",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN27",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN28",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN29",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN30",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN31",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN32",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN33",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN34",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN35",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN36",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN37",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN38",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN39",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN40",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN41",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN42",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN43",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN44",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN45",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN46",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN47",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN48",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN49",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN50",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN51",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN52",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN53",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN54",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN55",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN56",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN57",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN58",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN59",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN60",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN61",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN62",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN63",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN64",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN65",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN66",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN67",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN68",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN69",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN70",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN71",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN72",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN73",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN74",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN75",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN76",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN77",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN78",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN79",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN80",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN81",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN82",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN83",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN84",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN85",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN86",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN87",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN88",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN89",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN90",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN91",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN92",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN93",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN94",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN95",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN96",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN97",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN98",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN99",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN0A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN0B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN0C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN0D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN0E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN0F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN1A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN1B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN1C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN1D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN1E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN1F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN2A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN2B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN2C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN2D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN2E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN2F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN3A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN3B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN3C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN3D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN3E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN3F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN4A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN4B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN4C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN4D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN4E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN4F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN5A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN5B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN5C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN5D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN5E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN5F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN6A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN6B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN6C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN6D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN6E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN6F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN7A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN7B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN7C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN7D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN7E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN7F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN8A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN8B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN8C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN8D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN8E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN8F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN9A",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN9B",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN9C",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN9D",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN9E",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAN9F",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA0",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA1",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA2",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA3",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA4",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA5",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA6",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA7",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA8",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANA9",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANAA",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANAB",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANAC",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANAD",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANAE",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANAF",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB0",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB1",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB2",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB3",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB4",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB5",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB6",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB7",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB8",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANB9",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANBA",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANBB",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANBC",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANBD",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANBE",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANBF",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC0",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC1",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC2",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC3",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC4",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC5",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC6",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC7",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC8",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANC9",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANCA",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANCB",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANCC",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANCD",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANCE",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANCF",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND0",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND1",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND2",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND3",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND4",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND5",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND6",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND7",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND8",
    "IHOST_SWSTM_R_VAL_4BYTE_CHAND9",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANDA",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANDB",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANDC",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANDD",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANDE",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANDF",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE0",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE1",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE2",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE3",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE4",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE5",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE6",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE7",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE8",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANE9",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANEA",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANEB",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANEC",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANED",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANEE",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANEF",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF0",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF1",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF2",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF3",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF4",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF5",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF6",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF7",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF8",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANF9",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANFA",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANFB",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANFC",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANFD",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANFE",
    "IHOST_SWSTM_R_VAL_4BYTE_CHANFF",
    "IHOST_SWSTM_TS_R_CONFIG",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN00",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN01",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN02",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN03",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN04",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN05",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN06",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN07",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN08",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN09",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN10",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN11",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN12",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN13",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN14",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN15",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN16",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN17",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN18",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN19",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN20",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN21",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN22",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN23",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN24",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN25",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN26",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN27",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN28",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN29",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN30",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN31",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN32",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN33",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN34",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN35",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN36",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN37",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN38",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN39",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN40",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN41",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN42",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN43",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN44",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN45",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN46",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN47",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN48",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN49",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN50",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN51",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN52",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN53",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN54",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN55",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN56",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN57",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN58",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN59",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN60",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN61",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN62",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN63",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN64",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN65",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN66",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN67",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN68",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN69",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN70",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN71",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN72",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN73",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN74",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN75",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN76",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN77",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN78",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN79",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN80",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN81",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN82",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN83",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN84",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN85",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN86",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN87",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN88",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN89",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN90",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN91",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN92",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN93",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN94",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN95",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN96",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN97",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN98",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN99",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9A",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9B",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9C",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9D",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9E",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9F",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA0",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA1",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA2",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA3",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA4",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA5",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA6",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA7",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA8",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA9",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAA",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAB",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAC",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAD",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAE",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAF",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB0",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB1",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB2",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB3",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB4",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB5",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB6",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB7",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB8",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB9",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBA",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBB",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBC",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBD",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBE",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBF",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC0",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC1",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC2",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC3",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC4",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC5",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC6",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC7",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC8",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC9",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCA",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCB",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCC",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCD",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCE",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCF",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND0",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND1",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND2",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND3",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND4",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND5",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND6",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND7",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND8",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND9",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDA",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDB",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDC",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDD",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDE",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDF",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE0",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE1",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE2",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE3",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE4",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE5",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE6",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE7",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE8",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE9",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEA",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEB",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEC",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANED",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEE",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEF",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF0",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF1",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF2",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF3",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF4",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF5",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF6",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF7",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF8",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF9",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFA",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFB",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFC",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFD",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFE",
    "IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFF",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN00",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN01",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN02",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN03",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN04",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN05",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN06",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN07",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN08",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN09",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN10",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN11",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN12",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN13",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN14",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN15",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN16",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN17",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN18",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN19",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN20",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN21",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN22",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN23",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN24",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN25",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN26",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN27",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN28",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN29",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN30",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN31",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN32",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN33",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN34",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN35",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN36",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN37",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN38",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN39",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN40",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN41",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN42",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN43",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN44",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN45",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN46",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN47",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN48",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN49",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN50",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN51",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN52",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN53",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN54",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN55",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN56",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN57",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN58",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN59",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN60",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN61",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN62",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN63",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN64",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN65",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN66",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN67",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN68",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN69",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN70",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN71",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN72",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN73",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN74",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN75",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN76",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN77",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN78",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN79",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN80",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN81",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN82",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN83",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN84",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN85",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN86",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN87",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN88",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN89",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN90",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN91",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN92",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN93",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN94",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN95",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN96",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN97",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN98",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN99",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9A",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9B",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9C",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9D",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9E",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9F",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA0",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA1",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA2",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA3",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA4",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA5",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA6",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA7",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA8",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA9",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAA",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAB",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAC",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAD",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAE",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAF",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB0",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB1",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB2",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB3",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB4",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB5",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB6",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB7",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB8",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB9",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBA",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBB",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBC",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBD",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBE",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBF",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC0",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC1",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC2",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC3",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC4",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC5",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC6",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC7",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC8",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC9",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCA",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCB",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCC",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCD",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCE",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCF",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND0",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND1",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND2",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND3",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND4",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND5",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND6",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND7",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND8",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND9",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDA",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDB",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDC",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDD",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDE",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDF",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE0",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE1",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE2",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE3",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE4",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE5",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE6",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE7",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE8",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE9",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEA",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEB",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEC",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANED",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEE",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEF",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF0",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF1",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF2",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF3",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF4",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF5",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF6",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF7",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF8",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF9",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFA",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFB",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFC",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFD",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFE",
    "IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFF",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN00",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN01",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN02",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN03",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN04",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN05",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN06",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN07",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN08",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN09",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN10",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN11",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN12",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN13",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN14",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN15",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN16",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN17",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN18",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN19",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN20",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN21",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN22",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN23",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN24",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN25",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN26",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN27",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN28",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN29",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN30",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN31",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN32",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN33",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN34",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN35",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN36",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN37",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN38",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN39",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN40",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN41",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN42",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN43",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN44",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN45",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN46",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN47",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN48",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN49",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN50",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN51",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN52",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN53",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN54",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN55",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN56",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN57",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN58",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN59",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN60",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN61",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN62",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN63",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN64",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN65",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN66",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN67",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN68",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN69",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN70",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN71",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN72",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN73",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN74",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN75",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN76",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN77",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN78",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN79",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN80",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN81",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN82",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN83",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN84",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN85",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN86",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN87",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN88",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN89",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN90",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN91",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN92",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN93",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN94",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN95",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN96",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN97",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN98",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN99",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9A",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9B",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9C",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9D",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9E",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9F",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA0",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA1",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA2",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA3",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA4",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA5",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA6",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA7",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA8",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA9",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAA",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAB",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAC",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAD",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAE",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAF",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB0",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB1",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB2",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB3",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB4",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB5",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB6",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB7",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB8",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB9",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBA",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBB",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBC",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBD",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBE",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBF",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC0",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC1",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC2",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC3",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC4",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC5",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC6",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC7",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC8",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC9",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCA",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCB",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCC",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCD",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCE",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCF",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND0",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND1",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND2",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND3",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND4",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND5",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND6",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND7",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND8",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND9",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDA",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDB",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDC",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDD",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDE",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDF",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE0",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE1",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE2",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE3",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE4",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE5",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE6",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE7",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE8",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE9",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEA",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEB",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEC",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANED",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEE",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEF",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF0",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF1",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF2",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF3",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF4",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF5",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF6",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF7",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF8",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF9",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFA",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFB",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFC",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFD",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFE",
    "IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFF",
    "IHPENABLERS",
    "IHPFIFOSTATUS",
    "IHPFIFOTHRESHOLDS",
    "IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPES",
    "IHP_ACTION_PROFILE_PBP_SA_DROP_MAP",
    "IHP_ALL_RBRIDGES_MAC_CONFIG",
    "IHP_CONSISTENT_HASHING_CONFIGRATION",
    "IHP_COS_PROFILE_USE_L_2",
    "IHP_COS_PROFILE_USE_L_3",
    "IHP_DBGDATA_1",
    "IHP_DBGDATA_2",
    "IHP_DBGDATA_3",
    "IHP_DBG_LLR_TRAP_0",
    "IHP_DBG_LLR_TRAP_1",
    "IHP_DE_TO_DP_MAP",
    "IHP_DROP_PRECEDENCE_MAP_PCP",
    "IHP_ECC_1B_ERR_CNT",
    "IHP_ECC_2B_ERR_CNT",
    "IHP_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IHP_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IHP_ERROR_INITIATION_DATA",
    "IHP_ETHERNET_TAG_FORMAT",
    "IHP_ETHER_IP_CONFIG",
    "IHP_FILTERING_ACTION_PROFILES",
    "IHP_GENERAL_TRAP",
    "IHP_GRE_ETH_TYPE_CUSTOM",
    "IHP_GRE_ETH_TYPE_ETHERNET",
    "IHP_GRE_ETH_TYPE_IPV4",
    "IHP_GRE_ETH_TYPE_IPV6",
    "IHP_GRE_ETH_TYPE_MPLS",
    "IHP_GTIMERCONFIGURATION",
    "IHP_GTIMERTRIGGER",
    "IHP_GTIMER_CONFIGURATION",
    "IHP_GTIMER_TRIGGER",
    "IHP_HEADER_STACK_EXCEED_PROGRAM_ADDRESS",
    "IHP_HIGH_VSI_CONFIG",
    "IHP_HIGH_VSI_PROFILE",
    "IHP_IHP_ENABLERS",
    "IHP_INCOMING_UP_MAP",
    "IHP_INDIRECTCOMMAND",
    "IHP_INDIRECTCOMMANDADDRESS",
    "IHP_INDIRECTCOMMANDDATAINCREMENT",
    "IHP_INDIRECTCOMMANDRDDATA_0",
    "IHP_INDIRECTCOMMANDRDDATA_1",
    "IHP_INDIRECTCOMMANDRDDATA_2",
    "IHP_INDIRECTCOMMANDRDDATA_3",
    "IHP_INDIRECTCOMMANDRDDATA_4",
    "IHP_INDIRECTCOMMANDWRDATA_0",
    "IHP_INDIRECTCOMMANDWRDATA_1",
    "IHP_INDIRECTCOMMANDWRDATA_2",
    "IHP_INDIRECTCOMMANDWRDATA_3",
    "IHP_INDIRECTCOMMANDWRDATA_4",
    "IHP_INDIRECT_COMMAND",
    "IHP_INDIRECT_COMMAND_ADDRESS",
    "IHP_INDIRECT_COMMAND_DATA_INCREMENT",
    "IHP_INDIRECT_COMMAND_RD_DATA",
    "IHP_INDIRECT_COMMAND_WR_DATA",
    "IHP_INDIRECT_WR_MASK",
    "IHP_INITIAL_VLAN_ACTION_PROFILES",
    "IHP_INITIATE_ECC_1B_ERRORS",
    "IHP_INITIATE_ECC_2B_ERRORS",
    "IHP_INITIATE_PAR_ERR",
    "IHP_INTERRUPTMASKREGISTER",
    "IHP_INTERRUPTREGISTER",
    "IHP_INTERRUPT_MASK_REGISTER",
    "IHP_INTERRUPT_REGISTER",
    "IHP_INTERRUPT_REGISTER_TEST",
    "IHP_IP_DEFAULT_ETHERNET_VSI",
    "IHP_ISA_CAM_ENTRIES_COUNTER",
    "IHP_ISA_DIAGNOSTICS",
    "IHP_ISA_DIAGNOSTICS_ACCESSED_MODE",
    "IHP_ISA_DIAGNOSTICS_INDEX",
    "IHP_ISA_DIAGNOSTICS_KEY",
    "IHP_ISA_DIAGNOSTICS_LOOKUP_RESULT",
    "IHP_ISA_DIAGNOSTICS_READ_RESULT",
    "IHP_ISA_ENTRIES_COUNTER",
    "IHP_ISA_ERROR_CAM_TABLE_FULL_COUNTER",
    "IHP_ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
    "IHP_ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
    "IHP_ISA_ERROR_TABLE_COHERENCY_COUNTER",
    "IHP_ISA_GENERAL_EM_CONFIGURATION_REGISTER",
    "IHP_ISA_INTERRUPT_MASK_REGISTER_ONE",
    "IHP_ISA_INTERRUPT_REGISTER_ONE",
    "IHP_ISA_INTERRUPT_REGISTER_ONE_TEST",
    "IHP_ISA_KEY_TABLE_ENTRY_LIMIT",
    "IHP_ISA_LAST_LOOKUP",
    "IHP_ISA_LOOKUP_ARBITER_LOOKUP_COUNTER",
    "IHP_ISA_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
    "IHP_ISA_MANAGEMENT_UNIT_FAILURE",
    "IHP_ISA_REQUESTS_COUNTER",
    "IHP_ISA_RESET_STATUS_REGISTER",
    "IHP_ISA_WARNING_INSERTED_EXISTING_COUNTER",
    "IHP_ISB_CAM_ENTRIES_COUNTER",
    "IHP_ISB_DIAGNOSTICS",
    "IHP_ISB_DIAGNOSTICS_ACCESSED_MODE",
    "IHP_ISB_DIAGNOSTICS_INDEX",
    "IHP_ISB_DIAGNOSTICS_KEY",
    "IHP_ISB_DIAGNOSTICS_LOOKUP_RESULT",
    "IHP_ISB_DIAGNOSTICS_READ_RESULT",
    "IHP_ISB_ENTRIES_COUNTER",
    "IHP_ISB_ERROR_CAM_TABLE_FULL_COUNTER",
    "IHP_ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
    "IHP_ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
    "IHP_ISB_ERROR_TABLE_COHERENCY_COUNTER",
    "IHP_ISB_GENERAL_EM_CONFIGURATION_REGISTER",
    "IHP_ISB_INTERRUPT_MASK_REGISTER_ONE",
    "IHP_ISB_INTERRUPT_REGISTER_ONE",
    "IHP_ISB_INTERRUPT_REGISTER_ONE_TEST",
    "IHP_ISB_KEY_TABLE_ENTRY_LIMIT",
    "IHP_ISB_LAST_LOOKUP",
    "IHP_ISB_LOOKUP_ARBITER_LOOKUP_COUNTER",
    "IHP_ISB_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
    "IHP_ISB_MANAGEMENT_UNIT_FAILURE",
    "IHP_ISB_REQUESTS_COUNTER",
    "IHP_ISB_RESET_STATUS_REGISTER",
    "IHP_ISB_WARNING_INSERTED_EXISTING_COUNTER",
    "IHP_LAST_GENERATED_VALUES",
    "IHP_LAST_RECEIVED_HEADER_REG_0",
    "IHP_LAST_RECEIVED_HEADER_REG_1",
    "IHP_LAST_RECEIVED_PORT",
    "IHP_LEARN_DATA_VALUES_0",
    "IHP_LEARN_DATA_VALUES_1",
    "IHP_LINK_LAYER_LOOKUP_CFG",
    "IHP_LL_MIRROR_VID_01",
    "IHP_LL_MIRROR_VID_23",
    "IHP_LL_MIRROR_VID_45",
    "IHP_L_4_PORT_RANGES_2_TC_TABLE",
    "IHP_MACT_AGE_AGING_MODE",
    "IHP_MACT_AGE_AGING_RESOLUTION",
    "IHP_MACT_AGE_MACHINE_CONFIGURATION",
    "IHP_MACT_AGE_MACHINE_CURRENT_INDEX",
    "IHP_MACT_AGE_MACHINE_META_CYCLE",
    "IHP_MACT_AGE_MACHINE_STATUS",
    "IHP_MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTER",
    "IHP_MACT_CAM_ENTRIES_COUNTER",
    "IHP_MACT_CMD_TO_CMD_TRANSLATION",
    "IHP_MACT_COUNTER_DB_CNTR_PTR_CONFIGURATION",
    "IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAP",
    "IHP_MACT_COUNTER_LIMIT_CONFIGURATION",
    "IHP_MACT_COUNTER_LIMIT_MACT_DB_ENTRIES_COUNT",
    "IHP_MACT_CPU_REQUEST_REQUEST",
    "IHP_MACT_CPU_REQUEST_TRIGGER",
    "IHP_MACT_DIAGNOSTICS",
    "IHP_MACT_DIAGNOSTICS_ACCESSED_MODE",
    "IHP_MACT_DIAGNOSTICS_INDEX",
    "IHP_MACT_DIAGNOSTICS_KEY",
    "IHP_MACT_DIAGNOSTICS_LOOKUP_RESULT",
    "IHP_MACT_DIAGNOSTICS_READ_RESULT",
    "IHP_MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTER",
    "IHP_MACT_ENTRIES_COUNTER",
    "IHP_MACT_ERROR_CAM_TABLE_FULL_COUNTER",
    "IHP_MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTER",
    "IHP_MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTER",
    "IHP_MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
    "IHP_MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTER",
    "IHP_MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
    "IHP_MACT_ERROR_TABLE_COHERENCY_COUNTER",
    "IHP_MACT_EVENT",
    "IHP_MACT_EVENT_EXCEED_LIMIT_COUNTERS",
    "IHP_MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTR",
    "IHP_MACT_EVENT_FIFO_CONFIGURATION",
    "IHP_MACT_EVENT_FIFO_EVENT_COUNTER",
    "IHP_MACT_EVENT_FIFO_EVENT_DROP_COUNTERS",
    "IHP_MACT_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNT",
    "IHP_MACT_EVENT_FIFO_HIGH_THRESHOLD",
    "IHP_MACT_EVENT_FIFO_WATERMARK",
    "IHP_MACT_FCNT_RESET_SEQUENCE_CONTROL",
    "IHP_MACT_FLU_MACHINE_CONFIGURATION",
    "IHP_MACT_FLU_MACHINE_CURRENT_INDEX",
    "IHP_MACT_FLU_MACHINE_END_INDEX",
    "IHP_MACT_FLU_MACHINE_HIT_COUNTER",
    "IHP_MACT_FLU_MACHINE_STATUS",
    "IHP_MACT_GENERAL_EM_CONFIGURATION_REGISTER",
    "IHP_MACT_INGRESS_LEARN_TYPE",
    "IHP_MACT_INTERRUPT_MASK_REGISTER_ONE",
    "IHP_MACT_INTERRUPT_MASK_REGISTER_THREE",
    "IHP_MACT_INTERRUPT_MASK_REGISTER_TWO",
    "IHP_MACT_INTERRUPT_REGISTER_ONE",
    "IHP_MACT_INTERRUPT_REGISTER_ONE_TEST",
    "IHP_MACT_INTERRUPT_REGISTER_THREE",
    "IHP_MACT_INTERRUPT_REGISTER_THREE_TEST",
    "IHP_MACT_INTERRUPT_REGISTER_TWO",
    "IHP_MACT_INTERRUPT_REGISTER_TWO_TEST",
    "IHP_MACT_KEY_TABLE_ENTRY_LIMIT",
    "IHP_MACT_LEARN_FILTER_PROPERTIES",
    "IHP_MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTER",
    "IHP_MACT_LEARN_LOOKUP_GENERAL_CONFIGURATION",
    "IHP_MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTER",
    "IHP_MACT_LEARN_NOT_NEEDED_DROP_COUNTER",
    "IHP_MACT_LEL_ERR_DATA",
    "IHP_MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTER",
    "IHP_MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTER",
    "IHP_MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTER",
    "IHP_MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTER",
    "IHP_MACT_LOOKUP_BURST_FIFO_PROPERTIES",
    "IHP_MACT_LOOKUP_FILTER_PROPERTIES",
    "IHP_MACT_LOOKUP_LOOKUP_MODE",
    "IHP_MACT_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
    "IHP_MACT_MANAGEMENT_UNIT_FAILURE",
    "IHP_MACT_MNGMNT_REQ_CONFIGURATION",
    "IHP_MACT_MNGMNT_REQ_COUNTERS_A",
    "IHP_MACT_MNGMNT_REQ_COUNTERS_B",
    "IHP_MACT_MNGMNT_REQ_COUNTERS_C",
    "IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FID",
    "IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_FID",
    "IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FID",
    "IHP_MACT_MNGMNT_REQ_FLU_DB_CONFIGURATION",
    "IHP_MACT_MNGMNT_REQ_REQUEST_COUNTER",
    "IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNT",
    "IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_WATERMARK",
    "IHP_MACT_OLP_REQUEST_REQUEST",
    "IHP_MACT_OLP_REQUEST_TRIGGER",
    "IHP_MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTER",
    "IHP_MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTER",
    "IHP_MACT_REPLY",
    "IHP_MACT_REPLY_FIFO_CONFIGURATION",
    "IHP_MACT_REPLY_FIFO_HIGH_THRESHOLD",
    "IHP_MACT_REPLY_FIFO_REPLY_COUNTER",
    "IHP_MACT_REPLY_FIFO_REPLY_DROP_COUNTERS",
    "IHP_MACT_REPLY_FIFO_REPLY_FIFO_ENTRY_COUNT",
    "IHP_MACT_REPLY_FIFO_WATERMARK",
    "IHP_MACT_REQUESTS_COUNTER",
    "IHP_MACT_RESET_STATUS_REGISTER",
    "IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTER",
    "IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTER",
    "IHP_MACT_WARNING_INSERTED_EXISTING_COUNTER",
    "IHP_MACT_WARNING_LEARN_OVER_EXISTING_COUNTER",
    "IHP_MAC_LAYER_TRAP_ARP",
    "IHP_MAC_LAYER_TRAP_DHCP",
    "IHP_MAC_LAYER_TRAP_ICMP",
    "IHP_MAC_LAYER_TRAP_IGMP",
    "IHP_MEF_L_2_CP_TRANSPARENT_BITMAP",
    "IHP_METER_TRAFFIC_CLASS_BITMAP",
    "IHP_MPLS_LABEL_RANGE_BASE_LIF",
    "IHP_MPLS_LABEL_RANGE_HIGH",
    "IHP_MPLS_LABEL_RANGE_LOW",
    "IHP_MY_ARP_IP_1",
    "IHP_MY_ARP_IP_2",
    "IHP_MY_B_MAC_LSB_BITMAP",
    "IHP_MY_B_MAC_MC",
    "IHP_MY_B_MAC_MSB",
    "IHP_MY_MAC",
    "IHP_MY_TRILL_NICKNAME",
    "IHP_PARITY_ERR_CNT",
    "IHP_PAR_0_ERR_MEM_MASK",
    "IHP_PAR_1_ERR_MEM_MASK",
    "IHP_PAR_3_ERR_MEM_MASK",
    "IHP_PAR_ERR_MONITOR_MEM_MASK",
    "IHP_PBP_ACTION_PROFILES",
    "IHP_PBP_TE_BVID_RANGE",
    "IHP_PCP_DECODING_TABLE",
    "IHP_PROGRAM_ILLEGEL_ADDRESS",
    "IHP_RCVD_PACKET_COUNTER",
    "IHP_REG_0070",
    "IHP_REG_0071",
    "IHP_REG_0072",
    "IHP_REG_0073",
    "IHP_REG_0080",
    "IHP_REG_0084",
    "IHP_REG_0085",
    "IHP_REG_0146",
    "IHP_REG_0154",
    "IHP_REG_0166",
    "IHP_REG_0174",
    "IHP_REG_0201",
    "IHP_REG_0232",
    "IHP_REG_0261",
    "IHP_REG_0273",
    "IHP_REG_007A",
    "IHP_REG_00A0",
    "IHP_REG_00A5",
    "IHP_REG_00A6",
    "IHP_REG_00B0",
    "IHP_REG_00B1",
    "IHP_REG_00B2",
    "IHP_REG_00B3",
    "IHP_REG_00C1",
    "IHP_REG_00CF",
    "IHP_REG_00D2",
    "IHP_REG_00D3",
    "IHP_REG_00D4",
    "IHP_REG_00D5",
    "IHP_REG_00D6",
    "IHP_REG_00D9",
    "IHP_REG_00DA",
    "IHP_REG_00DB",
    "IHP_REG_00E0",
    "IHP_REG_00E1",
    "IHP_REG_01CC",
    "IHP_REG_01CD",
    "IHP_REG_01CE",
    "IHP_REG_01CF",
    "IHP_REG_01D4",
    "IHP_REG_01D5",
    "IHP_REG_022B",
    "IHP_REG_022C",
    "IHP_REG_028A",
    "IHP_REG_02A1",
    "IHP_REG_02B3",
    "IHP_SBUS_LAST_IN_CHAIN",
    "IHP_SERVICE_TYPE_VALUES",
    "IHP_SHARED_BFID",
    "IHP_SYNC_COUNTER",
    "IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING",
    "IHP_TRAFFIC_CLASS_L_4_RANGE",
    "IHP_TRAFFIC_CLASS_L_4_RANGE_CFG",
    "IHP_TRAFFIC_CLASS_TO_USER_PRIORITY",
    "IHP_TRILL_DEFAULT_VSI",
    "IHP_TT_LIF_BANK_CONTETION_STATUS",
    "IHP_UNDEF_PROGRAM_DATA",
    "IHP_VRID_MY_MAC",
    "IHP_VSI_MASKS_BASE",
    "IHP_VSI_MASKS_KEY_A",
    "IHP_VSI_MASKS_KEY_B",
    "IHP_VSI_MASKS_KEY_C",
    "IHP_VSI_MASKS_RESULT_A",
    "IHP_VSI_MASKS_RESULT_B",
    "IHP_VSI_MASKS_RESULT_C",
    "IHP_VSI_MASK_PROFILE_MAP",
    "IHP_VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLE",
    "IHP_VSI_PROFILE_TO_VSI_TABLE",
    "IHP_VTT_GENERAL_CONFIGS_0",
    "IHP_VTT_GENERAL_CONFIGS_1",
    "IHP_VTT_PROGRAM_ENCOUNTERED",
    "IHP_VTT_TRAPS_ENCOUNTERED",
    "IHP_VTT_TRAP_STRENGTHS_0",
    "IHP_VTT_TRAP_STRENGTHS_1",
    "IHP_VTT_TRAP_STRENGTHS_2",
    "IHP_VTT_TRAP_STRENGTHS_3",
    "IHP_VTT_TRAP_STRENGTHS_4",
    "IHP_VTT_TRAP_STRENGTHS_5",
    "IHP_VTT_TRAP_STRENGTHS_6",
    "IHP_VTT_TRAP_STRENGTHS_8",
    "IHP_VTT_TRAP_STRENGTHS_9",
    "IHP_VTT_TRAP_STRENGTHS_10",
    "IHP_VT_LIF_BANK_CONTETION_STATUS",
    "IING_EGRMSKBMAP",
    "IING_EGRMSKBMAP_64",
    "IIPMC",
    "IIPPKTS",
    "IIRSEL_TM_REG_1",
    "IKNOWN_MCAST_BLOCK_MASK",
    "IKNOWN_MCAST_BLOCK_MASK_64",
    "IL2L3_BUS_SER_CONTROL",
    "IL2LU_INTR_ENABLE",
    "IL2LU_INTR_STATUS",
    "IL2LU_PWR_WATCH_DOG_CONTROL",
    "IL2LU_PWR_WATCH_DOG_STATUS",
    "IL2LU_SER_CONTROL",
    "IL2LU_TM_REG_1",
    "IL2LU_WW_REG_1",
    "IL2MC_TM_REG_1",
    "IL3LU_TM_REG_1",
    "IL3MC_ERBFIFO_STATUS",
    "IL3MC_ERB_CTL",
    "IL3MC_ERB_INTR_CLEAR",
    "IL3MC_ERB_INTR_ENABLE",
    "IL3MC_ERB_INTR_STATUS",
    "IL3MC_EXTFP_POLICY_DED_INFO",
    "IL3MC_EXTFP_POLICY_SEC_INFO",
    "IL3MC_FP0RSPFIFO_RS_CTL",
    "IL3MC_FP0RSPFIFO_RS_STATUS",
    "IL3MC_FP1RSPFIFO_RS_CTL",
    "IL3MC_FP1RSPFIFO_RS_STATUS",
    "IL3MC_FPCREQFIFO_WS_STATUS",
    "IL3MC_IPCF_PTR_MISMATCH_INFO",
    "IL3MC_L2L3RSPFIFO_RS_CTL",
    "IL3MC_L2L3RSPFIFO_RS_STATUS",
    "IL3MC_TM_REG_1",
    "ILAMAC_DEBUG_COUNT",
    "ILAMAC_RX_ALIGNMENT_ERRORS_COUNT",
    "ILAMAC_RX_ALIGNMENT_FAILURES_ERRORS_COUNT",
    "ILAMAC_RX_BAD_PACKETS_COUNT",
    "ILAMAC_RX_BAD_TYPE_ERRORS_COUNT",
    "ILAMAC_RX_BURSTMAX_ERRORS_COUNT",
    "ILAMAC_RX_BYTES_COUNT",
    "ILAMAC_RX_CHANOUT0",
    "ILAMAC_RX_CHANOUT1",
    "ILAMAC_RX_CONFIG",
    "ILAMAC_RX_CRC_ERRORS_COUNT",
    "ILAMAC_RX_DESCRAM_ERRORS_COUNT",
    "ILAMAC_RX_FRAMING_ERRORS_COUNT",
    "ILAMAC_RX_INTF_INTR0_CLEAR",
    "ILAMAC_RX_INTF_INTR0_ENABLE",
    "ILAMAC_RX_INTF_INTR0_STS",
    "ILAMAC_RX_INTF_INTR1_CLEAR",
    "ILAMAC_RX_INTF_INTR1_ENABLE",
    "ILAMAC_RX_INTF_INTR1_STS",
    "ILAMAC_RX_INTF_STATE0",
    "ILAMAC_RX_INTF_STATE1",
    "ILAMAC_RX_LANE_CRC_ERRORS_COUNT",
    "ILAMAC_RX_LANE_INTR0_CLEAR",
    "ILAMAC_RX_LANE_INTR0_ENABLE",
    "ILAMAC_RX_LANE_INTR0_STS",
    "ILAMAC_RX_LANE_INTR1_CLEAR",
    "ILAMAC_RX_LANE_INTR1_ENABLE",
    "ILAMAC_RX_LANE_INTR1_STS",
    "ILAMAC_RX_LANE_INTR2_CLEAR",
    "ILAMAC_RX_LANE_INTR2_ENABLE",
    "ILAMAC_RX_LANE_INTR2_STS",
    "ILAMAC_RX_LANE_INTR3_CLEAR",
    "ILAMAC_RX_LANE_INTR3_ENABLE",
    "ILAMAC_RX_LANE_INTR3_STS",
    "ILAMAC_RX_LANE_STATE",
    "ILAMAC_RX_PACKETS_COUNT",
    "ILAMAC_RX_WORD_SYNC_ERRORS_COUNT",
    "ILAMAC_TX_BYTES_COUNT",
    "ILAMAC_TX_CONFIG0",
    "ILAMAC_TX_CONFIG1",
    "ILAMAC_TX_CONFIG2",
    "ILAMAC_TX_CONFIG3",
    "ILAMAC_TX_CONFIG4",
    "ILAMAC_TX_CONFIG5",
    "ILAMAC_TX_INTF_STATE",
    "ILAMAC_TX_INTR_CLEAR",
    "ILAMAC_TX_INTR_ENABLE",
    "ILAMAC_TX_INTR_STS",
    "ILAMAC_TX_PACKETS_COUNT",
    "ILKN0CONFIGURATION",
    "ILKN0IBRXFCSTATUS",
    "ILKN0MULTIPLEUSEBITS",
    "ILKN0NUMLANESCONFIG",
    "ILKN0OOBRXCRCERRCNT",
    "ILKN0OOBRXFCSTATUS",
    "ILKN0OOBRXLANESSTATUS",
    "ILKN1CONFIGURATION",
    "ILKN1IBRXFCSTATUS",
    "ILKN1MULTIPLEUSEBITS",
    "ILKN1NUMLANESCONFIG",
    "ILKN1OOBRXCRCERRCNT",
    "ILKN1OOBRXFCSTATUS",
    "ILKN1OOBRXLANESSTATUS",
    "ILKNINTERRUPTMASKREGISTER",
    "ILKNINTERRUPTREGISTER",
    "ILKNINVERTPOLARITYSIGNALS",
    "ILKNMEMORYCONTROL",
    "ILKNOOBCONFIGURATION",
    "ILKNOOBRXFCSTATUSSEL",
    "ILKNOOBTXFORCE",
    "ILKNOOBTXMASK",
    "ILKNRESET",
    "ILKNRX0CONTROLLERCONFIG1",
    "ILKNRX1CONTROLLERCONFIG1",
    "ILKNRXCONTROLLERMAXOCCUPANCY",
    "ILKNRXCONTROLLERSTATUS",
    "ILKNRXLANESRESET",
    "ILKNRXMULTIPLEUSEBITSSTATUS",
    "ILKNRXTOSCHHRMASK_0",
    "ILKNRXTOSCHHRMASK_1",
    "ILKNTX0CONTROLLER_CONFIG",
    "ILKNTX1CONTROLLER_CONFIG",
    "ILKNTXCONTROLLERSTATUS",
    "ILKNTXLANESRESET",
    "ILNKBLK",
    "ILOCAL_SW_DISABLE_DEFAULT_PBM",
    "ILOCAL_SW_DISABLE_DEFAULT_PBM_64",
    "ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR",
    "ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64",
    "ILPM_MEMORY_DBGCTRL_1",
    "ILPM_SER_CONTROL",
    "ILPM_SER_CONTROL_1",
    "ILPM_TM_REG_1",
    "ILPM_TM_REG_2",
    "ILTOMC",
    "IL_DEBUG_CAT4K_OOBFC",
    "IL_DEBUG_CONFIG",
    "IL_DEBUG_CREDIT",
    "IL_ECC_DEBUG0",
    "IL_ECC_ERROR_ADDR_0",
    "IL_ECC_ERROR_ADDR_1",
    "IL_ECC_ERROR_L2_INTERRUPT_MASK",
    "IL_ECC_ERROR_L2_INTR",
    "IL_ECC_ERROR_L2_INTR_MASK",
    "IL_ERRINJ_CMDSTS_DONE",
    "IL_ERRINJ_CMDSTS_GO",
    "IL_ERRINJ_CONFIG_CONTINUOUS",
    "IL_ERRINJ_CONFIG_COUNT",
    "IL_ERRINJ_CONFIG_LANE_0",
    "IL_FLOWCONTROL_CONFIG",
    "IL_FLOWCONTROL_L2_INTERRUPT_MASK",
    "IL_FLOWCONTROL_L2_INTR",
    "IL_FLOWCONTROL_L2_INTR_MASK",
    "IL_FLOWCONTROL_OOB_RX_STS",
    "IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0",
    "IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1",
    "IL_FLOWCONTROL_RXFC_STS0",
    "IL_FLOWCONTROL_RXFC_STS1",
    "IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0",
    "IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1",
    "IL_FLOWCONTROL_TXFC_STS0",
    "IL_FLOWCONTROL_TXFC_STS1",
    "IL_GLOBAL_CONFIG",
    "IL_GLOBAL_CONTROL",
    "IL_GLOBAL_ERROR_STATUS",
    "IL_HCFC_DEBUG",
    "IL_HCFC_INTR",
    "IL_HCFC_INTR_MASK",
    "IL_HCFC_RX_CONFIG0",
    "IL_HCFC_RX_CONFIG1",
    "IL_HCFC_RX_CONFIG2",
    "IL_HCFC_RX_CONFIG3",
    "IL_HCFC_RX_CONFIG4",
    "IL_HCFC_RX_REMAP0",
    "IL_HCFC_RX_REMAP1",
    "IL_HCFC_RX_REMAP2",
    "IL_HCFC_RX_REMAP3",
    "IL_HCFC_RX_REMAP4",
    "IL_HCFC_RX_REMAP5",
    "IL_HCFC_RX_REMAP6",
    "IL_HCFC_RX_REMAP7",
    "IL_HCFC_RX_REMAP8",
    "IL_HCFC_RX_REMAP9",
    "IL_HCFC_RX_REMAP10",
    "IL_HCFC_RX_REMAP11",
    "IL_HCFC_RX_REMAP12",
    "IL_HCFC_RX_STATUS0",
    "IL_HCFC_RX_STATUS1",
    "IL_HCFC_TX_CONFIG0",
    "IL_HCFC_TX_CONFIG1",
    "IL_HCFC_TX_CONFIG2",
    "IL_HCFC_TX_CONFIG3",
    "IL_HCFC_TX_CONFIG4",
    "IL_HCFC_TX_CONFIG5",
    "IL_HCFC_TX_REMAP0",
    "IL_HCFC_TX_REMAP1",
    "IL_HCFC_TX_REMAP2",
    "IL_HCFC_TX_REMAP3",
    "IL_HCFC_TX_REMAP4",
    "IL_HCFC_TX_REMAP5",
    "IL_HCFC_TX_REMAP6",
    "IL_HCFC_TX_REMAP7",
    "IL_HCFC_TX_REMAP8",
    "IL_HCFC_TX_REMAP9",
    "IL_HCFC_TX_REMAP10",
    "IL_HCFC_TX_REMAP11",
    "IL_HCFC_TX_REMAP12",
    "IL_HCFC_TX_STATUS0",
    "IL_HCFC_TX_STATUS1",
    "IL_IEEE_CRC32_CONFIG",
    "IL_LOOPBACK_CONFIG",
    "IL_MEMORY_INIT",
    "IL_MEMORY_INIT_DONE",
    "IL_MEM_DEBUG0",
    "IL_MEM_DEBUG1",
    "IL_MEM_DEBUG2",
    "IL_MU_LLFC_CONTROL",
    "IL_MU_LLFC_STATUS",
    "IL_PKTCAP_CHANNEL_SEL_0",
    "IL_PKTCAP_CHANNEL_SEL_1",
    "IL_PKTCAP_CONFIG",
    "IL_PKTCAP_CONTROL",
    "IL_PKTCAP_PKTHDR_0",
    "IL_PKTCAP_PKTHDR_1",
    "IL_PKTCAP_PKTHDR_2",
    "IL_PKTCAP_PKTHDR_3",
    "IL_PKTCAP_PKTHDR_4",
    "IL_PKTCAP_PKTHDR_5",
    "IL_PKTCAP_PKTHDR_6",
    "IL_PKTCAP_PKTHDR_7",
    "IL_PKTCAP_PKTHDR_8",
    "IL_PKTCAP_PKTHDR_9",
    "IL_PKTCAP_PKTHDR_10",
    "IL_PKTCAP_PKTHDR_11",
    "IL_PKTCAP_PKTHDR_12",
    "IL_PKTCAP_PKTHDR_13",
    "IL_PKTCAP_PKTHDR_14",
    "IL_PKTCAP_PKTHDR_15",
    "IL_PKTCAP_PKTHDR_16",
    "IL_PKTCAP_PKTHDR_17",
    "IL_PKTCAP_PKTHDR_18",
    "IL_PKTCAP_PKTHDR_19",
    "IL_PKTCAP_PKTHDR_20",
    "IL_PKTCAP_PKTHDR_21",
    "IL_PKTCAP_PKTHDR_22",
    "IL_PKTCAP_PKTHDR_23",
    "IL_PKTCAP_PKTHDR_24",
    "IL_PKTCAP_PKTHDR_25",
    "IL_PKTCAP_PKTHDR_26",
    "IL_PKTCAP_PKTHDR_27",
    "IL_PKTCAP_PKTHDR_28",
    "IL_PKTCAP_PKTHDR_29",
    "IL_PKTCAP_PKTHDR_30",
    "IL_PKTCAP_PKTHDR_31",
    "IL_PKTCAP_PKTHDR_32",
    "IL_PKTCAP_PKTHDR_33",
    "IL_PKTCAP_PKTHDR_34",
    "IL_PKTCAP_PKTHDR_35",
    "IL_PKTCAP_PKTHDR_36",
    "IL_PKTCAP_PKTHDR_37",
    "IL_PKTCAP_PKTHDR_38",
    "IL_PKTCAP_PKTHDR_39",
    "IL_PKTCAP_PKTHDR_40",
    "IL_PKTCAP_PKTHDR_41",
    "IL_PKTCAP_PKTHDR_42",
    "IL_PKTCAP_PKTHDR_43",
    "IL_PKTCAP_PKTHDR_44",
    "IL_PKTCAP_PKTHDR_45",
    "IL_PKTCAP_PKTHDR_46",
    "IL_PKTCAP_PKTHDR_47",
    "IL_PKTCAP_PKTHDR_48",
    "IL_PKTCAP_PKTHDR_49",
    "IL_PKTCAP_PKTHDR_50",
    "IL_PKTCAP_PKTHDR_51",
    "IL_PKTCAP_PKTHDR_52",
    "IL_PKTCAP_PKTHDR_53",
    "IL_PKTCAP_PKTHDR_54",
    "IL_PKTCAP_PKTHDR_55",
    "IL_PKTCAP_PKTHDR_56",
    "IL_PKTCAP_PKTHDR_57",
    "IL_PKTCAP_PKTHDR_58",
    "IL_PKTCAP_PKTHDR_59",
    "IL_PKTCAP_PKTHDR_60",
    "IL_PKTCAP_PKTHDR_61",
    "IL_PKTCAP_PKTHDR_62",
    "IL_PKTCAP_PKTHDR_63",
    "IL_PKTCAP_PKTSB_0",
    "IL_PKTCAP_PKTSB_1",
    "IL_PKTCAP_PKTSB_2",
    "IL_PKTCAP_PKTSB_3",
    "IL_PKTCAP_PKTSB_4",
    "IL_PKTCAP_PKTSB_5",
    "IL_PKTCAP_PKTSB_6",
    "IL_PKTCAP_PKTSB_7",
    "IL_PKTCAP_STATUS",
    "IL_PKTINJ_CONFIG0",
    "IL_PKTINJ_CONFIG1",
    "IL_PKTINJ_CONFIG2",
    "IL_PKTINJ_CONFIG3",
    "IL_PKTINJ_CONFIG4",
    "IL_PKTINJ_CONFIG5",
    "IL_PKTINJ_CONTROL",
    "IL_PKTINJ_PKTHDR_0",
    "IL_PKTINJ_PKTHDR_1",
    "IL_PKTINJ_PKTHDR_2",
    "IL_PKTINJ_PKTHDR_3",
    "IL_PKTINJ_PKTHDR_4",
    "IL_PKTINJ_PKTHDR_5",
    "IL_PKTINJ_PKTHDR_6",
    "IL_PKTINJ_PKTHDR_7",
    "IL_PKTINJ_PKTHDR_8",
    "IL_PKTINJ_PKTHDR_9",
    "IL_PKTINJ_PKTHDR_10",
    "IL_PKTINJ_PKTHDR_11",
    "IL_PKTINJ_PKTHDR_12",
    "IL_PKTINJ_PKTHDR_13",
    "IL_PKTINJ_PKTHDR_14",
    "IL_PKTINJ_PKTHDR_15",
    "IL_PKTINJ_PKTHDR_16",
    "IL_PKTINJ_PKTHDR_17",
    "IL_PKTINJ_PKTHDR_18",
    "IL_PKTINJ_PKTHDR_19",
    "IL_PKTINJ_PKTHDR_20",
    "IL_PKTINJ_PKTHDR_21",
    "IL_PKTINJ_PKTHDR_22",
    "IL_PKTINJ_PKTHDR_23",
    "IL_PKTINJ_PKTHDR_24",
    "IL_PKTINJ_PKTHDR_25",
    "IL_PKTINJ_PKTHDR_26",
    "IL_PKTINJ_PKTHDR_27",
    "IL_PKTINJ_PKTHDR_28",
    "IL_PKTINJ_PKTHDR_29",
    "IL_PKTINJ_PKTHDR_30",
    "IL_PKTINJ_PKTHDR_31",
    "IL_PKTINJ_PKTHDR_32",
    "IL_PKTINJ_PKTHDR_33",
    "IL_PKTINJ_PKTHDR_34",
    "IL_PKTINJ_PKTHDR_35",
    "IL_PKTINJ_PKTHDR_36",
    "IL_PKTINJ_PKTHDR_37",
    "IL_PKTINJ_PKTHDR_38",
    "IL_PKTINJ_PKTHDR_39",
    "IL_PKTINJ_PKTHDR_40",
    "IL_PKTINJ_PKTHDR_41",
    "IL_PKTINJ_PKTHDR_42",
    "IL_PKTINJ_PKTHDR_43",
    "IL_PKTINJ_PKTHDR_44",
    "IL_PKTINJ_PKTHDR_45",
    "IL_PKTINJ_PKTHDR_46",
    "IL_PKTINJ_PKTHDR_47",
    "IL_PKTINJ_PKTHDR_48",
    "IL_PKTINJ_PKTHDR_49",
    "IL_PKTINJ_PKTHDR_50",
    "IL_PKTINJ_PKTHDR_51",
    "IL_PKTINJ_PKTHDR_52",
    "IL_PKTINJ_PKTHDR_53",
    "IL_PKTINJ_PKTHDR_54",
    "IL_PKTINJ_PKTHDR_55",
    "IL_PKTINJ_PKTHDR_56",
    "IL_PKTINJ_PKTHDR_57",
    "IL_PKTINJ_PKTHDR_58",
    "IL_PKTINJ_PKTHDR_59",
    "IL_PKTINJ_PKTHDR_60",
    "IL_PKTINJ_PKTHDR_61",
    "IL_PKTINJ_PKTHDR_62",
    "IL_PKTINJ_PKTHDR_63",
    "IL_PKTINJ_STATUS",
    "IL_RX_CDR_LOCK_CONTROL",
    "IL_RX_CHAN_ENABLE0",
    "IL_RX_CHAN_ENABLE1",
    "IL_RX_CONFIG",
    "IL_RX_CORE_CONFIG0",
    "IL_RX_CORE_CONFIG1",
    "IL_RX_CORE_CONTROL0",
    "IL_RX_CORE_STATUS0",
    "IL_RX_CORE_STATUS1",
    "IL_RX_CORE_STATUS2",
    "IL_RX_CORE_STAT_MU_0",
    "IL_RX_ERRDET0_L2_INTERRUPT_MASK",
    "IL_RX_ERRDET0_L2_INTR",
    "IL_RX_ERRDET0_L2_INTR_MASK",
    "IL_RX_ERRDET1_L2_INTERRUPT_MASK",
    "IL_RX_ERRDET1_L2_INTR",
    "IL_RX_ERRDET1_L2_INTR_MASK",
    "IL_RX_ERRDET2_L2_INTERRUPT_MASK",
    "IL_RX_ERRDET2_L2_INTR",
    "IL_RX_ERRDET2_L2_INTR_MASK",
    "IL_RX_ERRDET3_L2_INTERRUPT_MASK",
    "IL_RX_ERRDET3_L2_INTR",
    "IL_RX_ERRDET3_L2_INTR_MASK",
    "IL_RX_ERRDET4_L2_INTERRUPT_MASK",
    "IL_RX_ERRDET4_L2_INTR",
    "IL_RX_ERRDET4_L2_INTR_MASK",
    "IL_RX_ERRDET5_L2_INTERRUPT_MASK",
    "IL_RX_ERRDET5_L2_INTR",
    "IL_RX_ERRDET5_L2_INTR_MASK",
    "IL_RX_LANE_SWAP_CONTROL_0",
    "IL_RX_LANE_SWAP_CONTROL_1",
    "IL_RX_LANE_SWAP_CONTROL_2",
    "IL_RX_LANE_SWAP_CONTROL_3",
    "IL_RX_LANE_SWAP_CONTROL_4",
    "IL_RX_LANE_SWAP_CONTROL_5",
    "IL_RX_LANE_SWAP_CONTROL_6",
    "IL_RX_LANE_SWAP_CONTROL_7",
    "IL_RX_LANE_SWAP_CONTROL_8",
    "IL_RX_LANE_SWAP_CONTROL_9",
    "IL_RX_LANE_SWAP_CONTROL_10",
    "IL_RX_LANE_SWAP_CONTROL_11",
    "IL_RX_LANE_SWAP_CONTROL_12",
    "IL_RX_LANE_SWAP_CONTROL_13",
    "IL_RX_LANE_SWAP_CONTROL_14",
    "IL_RX_LANE_SWAP_CONTROL_15",
    "IL_STATS_RXSAT0_INTERRUPT_MASK",
    "IL_STATS_RXSAT0_INTR",
    "IL_STATS_RXSAT0_INTR_MASK",
    "IL_STATS_RXSAT1_INTERRUPT_MASK",
    "IL_STATS_RXSAT1_INTR",
    "IL_STATS_RXSAT1_INTR_MASK",
    "IL_STATS_TXSAT0_INTERRUPT_MASK",
    "IL_STATS_TXSAT0_INTR",
    "IL_STATS_TXSAT0_INTR_MASK",
    "IL_STATS_TXSAT1_INTERRUPT_MASK",
    "IL_STATS_TXSAT1_INTR",
    "IL_STATS_TXSAT1_INTR_MASK",
    "IL_TX_CHAN_ENABLE0",
    "IL_TX_CHAN_ENABLE1",
    "IL_TX_CONFIG",
    "IL_TX_CORE_CONFIG0",
    "IL_TX_CORE_CONFIG1",
    "IL_TX_CORE_CONFIG2",
    "IL_TX_CORE_CONTROL0",
    "IL_TX_CORE_CONTROL_MU_0",
    "IL_TX_ERRDET0_L2_INTERRUPT_MASK",
    "IL_TX_ERRDET0_L2_INTR",
    "IL_TX_ERRDET0_L2_INTR_MASK",
    "IL_TX_LANE_SWAP_CONTROL_0",
    "IL_TX_LANE_SWAP_CONTROL_1",
    "IL_TX_LANE_SWAP_CONTROL_2",
    "IL_TX_LANE_SWAP_CONTROL_3",
    "IL_TX_LANE_SWAP_CONTROL_4",
    "IL_TX_LANE_SWAP_CONTROL_5",
    "IL_TX_LANE_SWAP_CONTROL_6",
    "IL_TX_LANE_SWAP_CONTROL_7",
    "IL_TX_LANE_SWAP_CONTROL_8",
    "IL_TX_LANE_SWAP_CONTROL_9",
    "IL_TX_LANE_SWAP_CONTROL_10",
    "IL_TX_LANE_SWAP_CONTROL_11",
    "IL_TX_LANE_SWAP_CONTROL_12",
    "IL_TX_LANE_SWAP_CONTROL_13",
    "IL_TX_LANE_SWAP_CONTROL_14",
    "IL_TX_LANE_SWAP_CONTROL_15",
    "IL_TX_REF_CLOCK_SELECT",
    "IMIRROR",
    "IMIRROR_BITMAP",
    "IMIRROR_BITMAP_64",
    "IMIRROR_BITMAP_PARITY_CONTROL",
    "IMIRROR_BITMAP_PARITY_STATUS_INTR",
    "IMIRROR_BITMAP_PARITY_STATUS_NACK",
    "IMIRROR_CONTROL",
    "IMMU_FUSE_DEBUG0",
    "IMMU_FUSE_DEBUG1",
    "IMMU_FUSE_DEBUG2",
    "IMPLS_SER_CONTROL",
    "IMRP4",
    "IMRP6",
    "INCOMINGUPMAP0",
    "INCOMINGUPMAP1",
    "INCOMINGUPMAP2",
    "INCOMINGUPMAP3",
    "INCORRECT_STATUS_MESSAGE___REGISTER_1",
    "INCORRECT_STATUS_MESSAGE___REGISTER_2",
    "INCREMENTALMODECONFIGURATIONS",
    "INGRESSMULTICASTINDICATION",
    "INGRESSSHAPESCHEDULERCONFIG",
    "INGRESSSHAPINGQUEUEBOUNDARIES",
    "INGRESS_SHAPING_PORT_CONFIGURATION",
    "ING_1588OMPLS",
    "ING_1588_INGRESS_CTRL_PARITY_CONTROL",
    "ING_1588_PARSING_CONTROL",
    "ING_BYPASS_CTRL",
    "ING_CONFIG",
    "ING_CONFIG_2",
    "ING_CONFIG_64",
    "ING_COS_MAP",
    "ING_COS_MODE",
    "ING_COS_MODE_64",
    "ING_CPUTOBMAP",
    "ING_CTRL",
    "ING_CTRL2",
    "ING_DNAT_ADDRESS_TYPE_B0_PDA",
    "ING_DNAT_ADDRESS_TYPE_B0_TM",
    "ING_DNAT_ADDRESS_TYPE_B1_PDA",
    "ING_DNAT_ADDRESS_TYPE_B1_TM",
    "ING_DNAT_ADDRESS_TYPE_HASH_CONTROL",
    "ING_DVP_PARITY_CONTROL",
    "ING_DVP_PARITY_STATUS_INTR",
    "ING_DVP_PARITY_STATUS_NACK",
    "ING_DVP_TABLE_DBGCTRL_0",
    "ING_DVP_TABLE_PARITY_CONTROL",
    "ING_DVP_TABLE_PARITY_STATUS_INTR",
    "ING_DVP_TABLE_PARITY_STATUS_NACK",
    "ING_EAV_CLASS",
    "ING_EGRMSKBMAP",
    "ING_EGRMSKBMAP_64",
    "ING_EGRMSKBMAP_PARITY_CONTROL",
    "ING_EGRMSKBMAP_PARITY_STATUS_INTR",
    "ING_EGRMSKBMAP_PARITY_STATUS_NACK",
    "ING_EN_EFILTER_BITMAP",
    "ING_EN_EFILTER_BITMAP_64",
    "ING_EPC_LNKBMAP",
    "ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRL",
    "ING_EVENT_DEBUG",
    "ING_EVENT_DEBUG_2",
    "ING_EVENT_DEBUG_3",
    "ING_EVENT_DEBUG_2_X",
    "ING_EVENT_DEBUG_2_Y",
    "ING_EVENT_DEBUG_3_X",
    "ING_EVENT_DEBUG_3_Y",
    "ING_EVENT_DEBUG_MASK",
    "ING_EVENT_DEBUG_X",
    "ING_EVENT_DEBUG_Y",
    "ING_FCOE_ETHERTYPE",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14",
    "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6",
    "ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14",
    "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14",
    "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6",
    "ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14",
    "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15",
    "ING_FLEX_CTR_PKT_RES_MAP_PARITY_CONTROL",
    "ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_INTR",
    "ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_NACK",
    "ING_GTP_CONTROL",
    "ING_HASH_CONFIG_0",
    "ING_HBFC_CNM_ETHERTYPE",
    "ING_HBFC_CNTAG_ETHERTYPE",
    "ING_HGTRUNK",
    "ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROL",
    "ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTR",
    "ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACK",
    "ING_HW_RESET_CONTROL_1",
    "ING_HW_RESET_CONTROL_2",
    "ING_HW_RESET_CONTROL_2_X",
    "ING_HW_RESET_CONTROL_2_Y",
    "ING_ICNM_ID",
    "ING_ICNM_MACDA_LS",
    "ING_ICNM_MACDA_MS",
    "ING_ICNM_MACSA_LS",
    "ING_ICNM_MACSA_MS",
    "ING_IPFIX_CONFIG",
    "ING_IPFIX_CURRENT_TIME",
    "ING_IPFIX_DBG_CONTROL",
    "ING_IPFIX_EOP_BUF_PARITY_CONTROL",
    "ING_IPFIX_EOP_BUF_PARITY_STATUS_INTR",
    "ING_IPFIX_EOP_BUF_PARITY_STATUS_NACK",
    "ING_IPFIX_EXPORT_FIFO_COUNTER",
    "ING_IPFIX_EXPORT_FIFO_PARITY_CONTROL",
    "ING_IPFIX_EXPORT_FIFO_PARITY_STATUS",
    "ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACK",
    "ING_IPFIX_EXPORT_FIFO_READ_PTR",
    "ING_IPFIX_EXPORT_FIFO_WRITE_PTR",
    "ING_IPFIX_FLOW_PARITY_CONTROL",
    "ING_IPFIX_FLOW_PARITY_STATUS_INTR",
    "ING_IPFIX_FLOW_PARITY_STATUS_NACK",
    "ING_IPFIX_FLOW_RATE_CONTROL",
    "ING_IPFIX_HASH_CONTROL",
    "ING_IPFIX_MAXIMUM_IDLE_AGE_SET",
    "ING_IPFIX_MAXIMUM_LIVE_TIME_SET",
    "ING_IPFIX_MINIMUM_LIVE_TIME_SET",
    "ING_IPFIX_MIRROR_CONTROL_64",
    "ING_IPFIX_MISSED_BUCKET_FULL_COUNT",
    "ING_IPFIX_MISSED_EXPORT_FULL_COUNT",
    "ING_IPFIX_MISSED_PORT_LIMIT_COUNT",
    "ING_IPFIX_PDA_CONTROL",
    "ING_IPFIX_PORT_CONFIG",
    "ING_IPFIX_PORT_LIMIT_STATUS",
    "ING_IPFIX_PORT_RECORD_COUNT",
    "ING_IPFIX_PORT_RECORD_LIMIT_SET",
    "ING_IPFIX_PORT_SAMPLING_COUNTER",
    "ING_IPFIX_RAM_CONTROL",
    "ING_IPFIX_SAMPLING_LIMIT_SET",
    "ING_IPFIX_SER_CONTROL",
    "ING_IPFIX_SESSION_PARITY_CONTROL",
    "ING_IPFIX_SESSION_PARITY_STATUS",
    "ING_IPFIX_SESSION_PARITY_STATUS_INTR_0",
    "ING_IPFIX_SESSION_PARITY_STATUS_INTR_1",
    "ING_IPFIX_SESSION_PARITY_STATUS_NACK_0",
    "ING_IPFIX_SESSION_PARITY_STATUS_NACK_1",
    "ING_IPMC_PTR_CTRL",
    "ING_L2_TUNNEL_PARSE_CONTROL",
    "ING_L3_NEXT_HOP_DBGCTRL",
    "ING_L3_NEXT_HOP_DEBUG",
    "ING_L3_NEXT_HOP_PARITY_CONTROL",
    "ING_L3_NEXT_HOP_PARITY_STATUS",
    "ING_L3_NEXT_HOP_PARITY_STATUS_INTR",
    "ING_L3_NEXT_HOP_PARITY_STATUS_NACK",
    "ING_LLTAG_TPID",
    "ING_MIRROR_COS_CONTROL",
    "ING_MIRTOBMAP",
    "ING_MISC_CONFIG",
    "ING_MISC_CONFIG2",
    "ING_MISC_PORT_CONFIG",
    "ING_MODMAP_CTRL",
    "ING_MPLS_INNER_TPID",
    "ING_MPLS_TPID",
    "ING_MPLS_TPID_0",
    "ING_MPLS_TPID_1",
    "ING_MPLS_TPID_2",
    "ING_MPLS_TPID_3",
    "ING_NIV_CONFIG",
    "ING_NIV_RX_FRAMES_ERROR_DROP",
    "ING_NIV_RX_FRAMES_FORWARDING_DROP",
    "ING_NIV_RX_FRAMES_VLAN_TAGGED",
    "ING_OLP_CONFIG_0_64",
    "ING_OLP_CONFIG_1_64",
    "ING_OUTER_TPID",
    "ING_OUTER_TPID_0",
    "ING_OUTER_TPID_1",
    "ING_OUTER_TPID_2",
    "ING_OUTER_TPID_3",
    "ING_PHYSICAL_PORT_TABLE_PARITY_CONTROL",
    "ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTR",
    "ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_NACK",
    "ING_PORT_THROTTLE_CFG",
    "ING_PORT_THROTTLE_ENABLE_64",
    "ING_PRI_CNG_MAP_PARITY_CONTROL",
    "ING_PRI_CNG_MAP_PARITY_STATUS_INTR",
    "ING_PRI_CNG_MAP_PARITY_STATUS_NACK",
    "ING_PW_TERM_SEQ_NUM_PARITY_CONTROL",
    "ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR",
    "ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK",
    "ING_QCN_CNM_ETHERTYPE",
    "ING_QCN_CNTAG_ETHERTYPE",
    "ING_QUEUE_MAP_PARITY_CONTROL",
    "ING_QUEUE_MAP_PARITY_STATUS_INTR",
    "ING_QUEUE_MAP_PARITY_STATUS_NACK",
    "ING_Q_BEGIN",
    "ING_SCTP_CONTROL",
    "ING_SERVICE_COUNTER_TABLE_PARITY_CONTROL",
    "ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR",
    "ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK",
    "ING_SER_FIFO_CTRL",
    "ING_SNAT_CAM_BIST_CONFIG",
    "ING_SNAT_CAM_BIST_CONTROL",
    "ING_SNAT_CAM_BIST_DBG_DATA",
    "ING_SNAT_CAM_BIST_STATUS",
    "ING_SVM_CONTROL",
    "ING_SVM_MACROFLOW_INDEX_TABLE_CONTROL",
    "ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR",
    "ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACK",
    "ING_SVM_METER_TABLE_CONTROL",
    "ING_SVM_METER_TABLE_PARITY_STATUS_INTR",
    "ING_SVM_METER_TABLE_PARITY_STATUS_NACK",
    "ING_SVM_METER_TABLE_PDA",
    "ING_SVM_OFFSET_TABLE_CONTROL",
    "ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTR",
    "ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACK",
    "ING_SVM_PKT_ATTR_SELECTOR_KEY_0",
    "ING_SVM_PKT_ATTR_SELECTOR_KEY_1",
    "ING_SVM_PKT_ATTR_SELECTOR_KEY_2",
    "ING_SVM_PKT_ATTR_SELECTOR_KEY_3",
    "ING_SVM_POLICY_TABLE_CONTROL",
    "ING_SVM_POLICY_TABLE_PARITY_STATUS_INTR",
    "ING_SVM_POLICY_TABLE_PARITY_STATUS_NACK",
    "ING_SYS_RSVD_VID",
    "ING_TRILL_ADJACENCY",
    "ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED",
    "ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED",
    "ING_TRILL_RX_PKTS",
    "ING_UNTAGGED_PHB_PARITY_CONTROL",
    "ING_UNTAGGED_PHB_PARITY_STATUS_INTR",
    "ING_UNTAGGED_PHB_PARITY_STATUS_NACK",
    "ING_VINTF_COUNTER_TABLE_PARITY_CONTROL",
    "ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR",
    "ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK",
    "ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRL",
    "ING_VOQFC_ID",
    "ING_VOQFC_MACDA_LS",
    "ING_VOQFC_MACDA_MS",
    "ING_VP_VLAN_MEMBERSHIP_B0_PDA",
    "ING_VP_VLAN_MEMBERSHIP_B0_TM",
    "ING_VP_VLAN_MEMBERSHIP_B1_PDA",
    "ING_VP_VLAN_MEMBERSHIP_B1_TM",
    "ING_VP_VLAN_MEMBERSHIP_HASH_CONTROL",
    "ING_WESP_PROTO_CONTROL",
    "INITIALVLANACTIONPROFILES",
    "INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL",
    "INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS",
    "INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTR",
    "INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACK",
    "INITIAL_L3_ECMP_GROUP_PARITY_CONTROL",
    "INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTR",
    "INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACK",
    "INITIAL_L3_ECMP_PARITY_CONTROL",
    "INITIAL_L3_ECMP_PARITY_STATUS_INTR",
    "INITIAL_L3_ECMP_PARITY_STATUS_NACK",
    "INITIAL_NHOP_PARITY_CONTROL",
    "INITIAL_NHOP_PARITY_STATUS",
    "INITIAL_NHOP_PARITY_STATUS_INTR",
    "INITIAL_NHOP_PARITY_STATUS_NACK",
    "INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_CONTROL",
    "INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_INTR",
    "INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_NACK",
    "INITIAL_PROT_NHI_TABLE_PARITY_CONTROL",
    "INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTR",
    "INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACK",
    "INITSEQUENCEREGISTER",
    "INI_ECMP_GRP_PARITY_CONTROL",
    "INI_ECMP_GRP_PARITY_STATUS_INTR",
    "INI_ECMP_GRP_PARITY_STATUS_NACK",
    "INI_L3_ECMP_PARITY_CONTROL",
    "INI_L3_ECMP_PARITY_STATUS_INTR",
    "INI_L3_ECMP_PARITY_STATUS_NACK",
    "INI_PROT_NHI_PARITY_CONTROL",
    "INI_PROT_NHI_PARITY_STATUS_INTR",
    "INI_PROT_NHI_PARITY_STATUS_NACK",
    "INNER_TPID",
    "INONIP",
    "INPUT_PORT_RX_ENABLE",
    "INPUT_PORT_RX_ENABLE0_64",
    "INPUT_PORT_RX_ENABLE1_64",
    "INPUT_PORT_RX_ENABLE_64",
    "INTERDIGITATEDMODE",
    "INTERRUPTBLOCKMASKREGISTER",
    "INTERRUPTBLOCKMASKREGISTERCONT",
    "INTERRUPTBLOCKSOURCEREGISTER",
    "INTERRUPTBLOCKSOURCEREGISTERCONT",
    "INTERRUPTMASKREGISTER1",
    "INTERRUPTMASKREGISTER2",
    "INTERRUPTMASKREGISTER3",
    "INTERRUPTMASKREGISTER4",
    "INTERRUPTMASKREGISTER5",
    "INTERRUPTREGISTER1",
    "INTERRUPTREGISTER2",
    "INTERRUPTREGISTER3",
    "INTERRUPTREGISTER4",
    "INTERRUPTREGISTER5",
    "INTERRUPT_MASK_DATA",
    "INTERRUPT_REGISTER",
    "INTFI_CFG",
    "INTFI_DEBUG",
    "INTFI_DEBUG_FIFO_WR_POINTER",
    "INTFI_ECC_1B_COUNTER",
    "INTFI_ECC_2B_COUNTER",
    "INTFI_ECC_CONTROL",
    "INTFI_ECC_DEBUG",
    "INTFI_ECC_ERROR",
    "INTFI_ECC_INTR_MASK",
    "INTFI_ECC_STATUS",
    "INTFI_EN_COR_ERR_RPT",
    "INTFI_ERROR_MASK",
    "INTFI_ERROR_STATUS",
    "INTFI_HCFC_DEBUG",
    "INTFI_MAP_L0_TBL_ADDR",
    "INTFI_MAP_L1_TBL_ADDR",
    "INTFI_MAP_L2_TBL_ADDR",
    "INTFI_MAP_TBL_ADDR",
    "INTFI_MEMDEBUG",
    "INTFI_OOBFC_MSG_RX_FAILED_CNT",
    "INTFI_OOB_HCFC_BAD_RXD_COUNT",
    "INTFI_OOB_HCFC_CAPTURE0",
    "INTFI_OOB_HCFC_CAPTURE1",
    "INTFI_OOB_HCFC_CAPTURE2",
    "INTFI_OOB_HCFC_CAPTURE3",
    "INTFI_OOB_HCFC_GOOD_RXD_COUNT",
    "INTFI_PORT_CFG",
    "INTFO_CONGST_ST",
    "INTFO_E2ECC_MERGE_MCQ_POOL",
    "INTFO_E2ECC_MERGE_RQE_POOL",
    "INTFO_E2ECC_POOL_STATE_REPORT_ENABLE",
    "INTFO_FCN_EN",
    "INTFO_HW_UPDATE_DIS",
    "INTFO_OOBFC_MSG_RX_FAILED_CNT",
    "INTFO_OOBFC_MSG_RX_FAILED_CNT0",
    "INTFO_OOBFC_MSG_RX_FAILED_CNT1",
    "INTFO_OOBFC_MSG_RX_FAILED_CNT2",
    "INTFO_OOBFC_MSG_RX_FAILED_CNT3",
    "INTFO_QCN_SRAM_TM",
    "INTLPDQCQFCCONFIG",
    "INTLPDQCQFCSTATUS",
    "INVALIDDESTINATION",
    "INVALIDPORT",
    "IP0_BISR",
    "IP0_BISR_REG",
    "IP0_EP_BISR_RD_DATA",
    "IP0_INTR_ENABLE",
    "IP0_INTR_STATUS",
    "IP1_BISR",
    "IP1_BISR_RD_DATA",
    "IP1_BISR_REG",
    "IP1_INTR_ENABLE",
    "IP1_INTR_ENABLE_1",
    "IP1_INTR_STATUS",
    "IP1_INTR_STATUS_1",
    "IP1_PARITY_INTR_STATUS",
    "IP2_BISR",
    "IP2_BISR_RD_DATA",
    "IP2_BISR_REG",
    "IP2_INTR_ENABLE",
    "IP2_INTR_ENABLE_1",
    "IP2_INTR_ENABLE_2",
    "IP2_INTR_STATUS",
    "IP2_INTR_STATUS_1",
    "IP2_INTR_STATUS_2",
    "IP2_PARITY_INTR_STATUS",
    "IP3_BISR",
    "IP3_BISR_REG",
    "IP3_INTR_ENABLE",
    "IP3_INTR_ENABLE_1",
    "IP3_INTR_ENABLE_2",
    "IP3_INTR_STATUS",
    "IP3_INTR_STATUS_1",
    "IP3_INTR_STATUS_2",
    "IP3_PARITY_INTR_STATUS",
    "IP4FD",
    "IP4_BISR_REG",
    "IP4_INTR_ENABLE",
    "IP4_INTR_STATUS",
    "IP4_PARITY_STATUS",
    "IP5_INTR_ENABLE",
    "IP5_INTR_ENABLE_1",
    "IP5_INTR_ENABLE_2",
    "IP5_INTR_STATUS",
    "IP5_INTR_STATUS_1",
    "IP5_INTR_STATUS_2",
    "IP6FD",
    "IPARS_BUS_PARITY_DEBUG",
    "IPARS_DBGCTRL",
    "IPARS_DEBUG",
    "IPARS_ECC_ERROR",
    "IPARS_ECC_ERROR_MASK",
    "IPARS_ECC_STATUS",
    "IPARS_EN_COR_ERR_RPT",
    "IPARS_HW_CONTROL",
    "IPARS_MEM_INIT",
    "IPARS_PARITY_ERROR",
    "IPARS_PARITY_ERROR_MASK",
    "IPARS_REGS_DEBUG",
    "IPARS_SER_CONTROL",
    "IPARS_STM_ECC",
    "IPARS_TM_REG_1",
    "IPDSCPTOEXPMAP_0",
    "IPDSCPTOEXPMAP_1",
    "IPDSCPTOEXPMAP_2",
    "IPFIX_AGE_CONTROL",
    "IPFIX_RAM_CONTROL",
    "IPG_HD_BKP_CNTL",
    "IPIPE_PERR_CONTROL",
    "IPMCGROUPMEMDEBUG",
    "IPMCGROUPTBLMEMDEBUG",
    "IPMCGRPMEMDEBUG",
    "IPMCIDXINCACONFIG",
    "IPMCIDXINCAEN",
    "IPMCIDXINCAEN_64",
    "IPMCIDXINCBCONFIG",
    "IPMCIDXINCBEN",
    "IPMCIDXINCBEN_64",
    "IPMCIDXINCCCONFIG",
    "IPMCIDXINCCEN",
    "IPMCIDXINCCEN_64",
    "IPMCIDXINCCONFIG",
    "IPMCINTFTBLMEMDEBUG",
    "IPMCPARITYERRORPTR",
    "IPMCREPLICATIONCFG",
    "IPMCREPLICATIONCFG0",
    "IPMCREPLICATIONCFG1",
    "IPMCREPLICATIONCOUNT",
    "IPMCREPLICATIONCOUNT0",
    "IPMCREPLICATIONCOUNT1",
    "IPMCREPOVERLMTPBM",
    "IPMCREP_SRCHFAIL",
    "IPMCREP_SRCHFAIL_64",
    "IPMCVLANMEMDEBUG",
    "IPMC_L2_MTU",
    "IPMC_L2_MTU_0",
    "IPMC_L2_MTU_1",
    "IPMC_L2_MTU_2",
    "IPMC_L2_MTU_3",
    "IPMC_L2_MTU_4",
    "IPMC_L2_MTU_5",
    "IPMC_L2_MTU_6",
    "IPMC_L2_MTU_7",
    "IPMC_L3_MTU",
    "IPMC_L3_MTU_0",
    "IPMC_L3_MTU_1",
    "IPMC_L3_MTU_2",
    "IPMC_L3_MTU_3",
    "IPMC_L3_MTU_4",
    "IPMC_L3_MTU_5",
    "IPMC_L3_MTU_6",
    "IPMC_L3_MTU_7",
    "IPMC_MEMORY_DEBUG_TM",
    "IPMC_MTU_CONFIG",
    "IPROC_DDR_PLL_CTRL_REGISTER_0",
    "IPROC_DDR_PLL_CTRL_REGISTER_1",
    "IPROC_DDR_PLL_CTRL_REGISTER_2",
    "IPROC_DDR_PLL_CTRL_REGISTER_3",
    "IPROC_DDR_PLL_CTRL_REGISTER_4",
    "IPROC_DDR_PLL_CTRL_REGISTER_5",
    "IPROC_DDR_PLL_STATUS",
    "IPROC_WRAP_GEN_PLL_CTRL0",
    "IPROC_WRAP_GEN_PLL_CTRL1",
    "IPROC_WRAP_GEN_PLL_CTRL2",
    "IPROC_WRAP_GEN_PLL_CTRL3",
    "IPROC_WRAP_GEN_PLL_CTRL4",
    "IPROC_WRAP_GEN_PLL_CTRL5",
    "IPROC_WRAP_GEN_PLL_STATUS",
    "IPROC_WRAP_IPROC_XGPLL_CTRL_0",
    "IPROC_WRAP_IPROC_XGPLL_CTRL_1",
    "IPROC_WRAP_IPROC_XGPLL_CTRL_2",
    "IPROC_WRAP_IPROC_XGPLL_CTRL_3",
    "IPROC_WRAP_IPROC_XGPLL_CTRL_4",
    "IPROC_WRAP_IPROC_XGPLL_STATUS",
    "IPROC_WRAP_MISC_CONTROL",
    "IPROC_WRAP_MISC_STATUS",
    "IPROC_WRAP_PERST_CNT_MAX_VAL",
    "IPROC_WRAP_USBPHY_CTRL",
    "IPSCREDITCONFIG",
    "IPSGENERALCONFIGURATIONS",
    "IPS_ACTIVATE_TIMER",
    "IPS_ACTIVE_PUSH_QUEUE_ID",
    "IPS_ACTIVE_QUEUE_COUNT",
    "IPS_AUTO_CREDIT_MECHANISM_FIRST_QUEUE",
    "IPS_AUTO_CREDIT_MECHANISM_LAST_QUEUE",
    "IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION",
    "IPS_BFMC_1_CREDIT_COUNTER",
    "IPS_BFMC_2_CREDIT_COUNTER",
    "IPS_BFMC_3_CREDIT_COUNTER",
    "IPS_BFMC_CLASS_CONFIGS",
    "IPS_BFMC_SHAPER_CONFIGS",
    "IPS_CAPTURE_QUEUE_DESCRIPTOR",
    "IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG",
    "IPS_CREDIT_FABRIC_LATENCY_COUNTER",
    "IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIG",
    "IPS_CREDIT_OVERFLOW_QUEUE_NUM",
    "IPS_CREDIT_WATCHDOG_CONFIGURATION",
    "IPS_CREDIT_WATCHDOG_CURRENT_TIME",
    "IPS_CRWD_EVENT_COUNTER",
    "IPS_CR_WD_BOTTOM_Q",
    "IPS_CR_WD_TOP_Q",
    "IPS_DEL_QUEUE_NUMBER",
    "IPS_DEQ_CMD_BYTE_COUNTER",
    "IPS_DEQ_CMD_COUNTER",
    "IPS_DEQ_CMD_TIMEOUT_QUEUE_NUM",
    "IPS_DEQ_COMMAND_TIMEOUT_CONFIGURATION",
    "IPS_DQCQ_ID_FILTER",
    "IPS_DQCQ_MAX_OCCUPANCY_HP",
    "IPS_DQCQ_MAX_OCCUPANCY_LP",
    "IPS_ECC_1B_ERR_CNT",
    "IPS_ECC_2B_ERR_CNT",
    "IPS_ECC_CONFIGURATION_REGISTER",
    "IPS_ECC_ERR_1B_INITIATE",
    "IPS_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IPS_ECC_ERR_2B_INITIATE",
    "IPS_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_THRESHOLD",
    "IPS_EMPTY_DQCQ_ID",
    "IPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "IPS_ENQ_BLOCK_OVERFLOW_QNUM",
    "IPS_ERROR_INITIATION_DATA",
    "IPS_FCR_CREDIT_COUNTER",
    "IPS_FLOW_CONTROL_COUNTER",
    "IPS_FLOW_CONTROL_COUNT_SELECT",
    "IPS_FLOW_STATUS_FILTER",
    "IPS_FLOW_STATUS_FILTER_MASK",
    "IPS_FMC_CREDIT_FLOW_CONTROL_THRESHOLD",
    "IPS_FMC_SCHEDULER_CONFIGS",
    "IPS_FMS_DELAY_COUNTER",
    "IPS_FMS_DELAY_COUNTER_CONFIGS",
    "IPS_FMS_FLOW_STATUS_COUNTER",
    "IPS_FMS_MAX_OCCUPANCY",
    "IPS_FMS_PARAMETERS",
    "IPS_FSMRQ_DELAY_COUNTER",
    "IPS_FSMRQ_DELAY_COUNTER_CONFIGS",
    "IPS_FSMRQ_FLOW_STATUS_COUNTER",
    "IPS_FSMRQ_MAX_OCCUPANCY",
    "IPS_FSMRQ_REQ_QUEUES",
    "IPS_FSM_ON_MESSAGE_SHAPER",
    "IPS_GFMC_CREDIT_COUNTER",
    "IPS_GFMC_SHAPER_CONFIGS",
    "IPS_GLOBAL_CREDIT_COUNTER",
    "IPS_GLOBAL_FLOW_STATUS_COUNTER",
    "IPS_GLOBAL_IQM_REPORT_COUNTER",
    "IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_1",
    "IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_2",
    "IPS_INDIRECTCOMMAND",
    "IPS_INDIRECTCOMMANDADDRESS",
    "IPS_INDIRECTCOMMANDDATAINCREMENT",
    "IPS_INDIRECTCOMMANDRDDATA",
    "IPS_INDIRECTCOMMANDWRDATA",
    "IPS_INDIRECT_COMMAND",
    "IPS_INDIRECT_COMMAND_ADDRESS",
    "IPS_INDIRECT_COMMAND_DATA_INCREMENT",
    "IPS_INDIRECT_COMMAND_RD_DATA",
    "IPS_INDIRECT_COMMAND_WR_DATA",
    "IPS_INGRESS_SHAPE_DEQ_CONFIG",
    "IPS_INGRESS_SHAPE_SCHEDULER_CONFIG",
    "IPS_INS_CREDIT_FABRIC_LATENCY_COUNTER",
    "IPS_INS_FMS_DELAY_COUNTER",
    "IPS_INS_FSMRQ_DELAY_COUNTER",
    "IPS_INTERDIGITATED_MODE",
    "IPS_INTERRUPTMASKREGISTER",
    "IPS_INTERRUPTREGISTER",
    "IPS_INTERRUPT_MASK_REGISTER",
    "IPS_INTERRUPT_REGISTER",
    "IPS_INTERRUPT_REGISTER_TEST",
    "IPS_INT_LP_DQCQ_FC_CONFIG",
    "IPS_INT_LP_DQCQ_FC_STATUS",
    "IPS_IPS_CREDIT_CONFIG",
    "IPS_IPS_CREDIT_CONFIG_1",
    "IPS_IPS_CREDIT_CONFIG_2",
    "IPS_IPS_CREDIT_CONFIG_3",
    "IPS_IPS_CREDIT_CONFIG_4",
    "IPS_IPS_GENERAL_CONFIGURATIONS",
    "IPS_IPT_FLOW_CONTROL_CONFIGURATION",
    "IPS_IQM_REPORT_FILTER",
    "IPS_IS_CREDIT_FLOW_CONTROL_THRESHOLD",
    "IPS_LOST_CREDIT_QUEUE_NUMBER",
    "IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_1",
    "IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_2",
    "IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_3",
    "IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_4",
    "IPS_MANUAL_QUEUE_OPERATION",
    "IPS_MANUAL_QUEUE_OPERATION_QUEUE_ID",
    "IPS_MASKED_IQM_EVENT_COUNTER",
    "IPS_MAX_ACTIVE_QUEUE_COUNT",
    "IPS_MAX_CR_BAL",
    "IPS_MAX_CR_BAL_QUEUE",
    "IPS_MAX_DEQ_COMMAND_CREDIT_CONFIG",
    "IPS_MAX_FSMRQ_REQ_QUEUES",
    "IPS_MAX_PORT_QUEUE_SIZE",
    "IPS_MIN_CR_BAL",
    "IPS_MIN_CR_BAL_QUEUE",
    "IPS_OVERFLOW_DQCQ_ID",
    "IPS_PARITY_ERR_CNT",
    "IPS_PAR_ERR_INITIATE",
    "IPS_PAR_ERR_MEM_MASK",
    "IPS_PROGRAMMABLE_IQM_REPORT_COUNTER",
    "IPS_PUSH_QUEUE_TYPES_CONFIG",
    "IPS_QTYPE_FILTER",
    "IPS_QUEUE_NUM_FILTER",
    "IPS_QUEUE_NUM_FILTER_MASK",
    "IPS_REG_0090",
    "IPS_REG_0091",
    "IPS_REG_0092",
    "IPS_REG_0093",
    "IPS_REG_0096",
    "IPS_REG_0097",
    "IPS_REG_0098",
    "IPS_REG_0101",
    "IPS_REG_0104",
    "IPS_REG_0105",
    "IPS_REG_0141",
    "IPS_REG_0144",
    "IPS_REG_0147",
    "IPS_REG_0169",
    "IPS_REG_0170",
    "IPS_REG_0189",
    "IPS_REG_0210",
    "IPS_REG_0211",
    "IPS_REG_00BF",
    "IPS_REG_00C0",
    "IPS_REG_00C1",
    "IPS_REG_00C2",
    "IPS_REG_00C3",
    "IPS_REG_00C4",
    "IPS_REG_00C5",
    "IPS_REG_00C6",
    "IPS_REG_014A",
    "IPS_REG_014B",
    "IPS_REG_014D",
    "IPS_REG_014E",
    "IPS_REG_016A",
    "IPS_REG_016C",
    "IPS_REG_016D",
    "IPS_REG_016F",
    "IPS_RETURNED_CREDIT_COUNTER",
    "IPS_STORED_CREDITS_USAGE_CONFIGURATION",
    "IPS_SYSTEM_RED_AGING_CONFIGURATION",
    "IPS_TIMER_CONFIGURATION",
    "IPS_TIME_IN_NORM",
    "IPS_TIME_IN_SLOW",
    "IPTDATAFIFOCONFIGURATIONREGISTER",
    "IPTDESCRIPTORCOUNTER",
    "IPTENABLES",
    "IPTE_DEBUG_ERROR0",
    "IPTE_DEBUG_ERROR1",
    "IPTE_DEBUG_ERROR2",
    "IPTE_DEBUG_ERROR0_MASK",
    "IPTE_DEBUG_ERROR1_MASK",
    "IPTE_DEBUG_ERROR2_MASK",
    "IPTE_ECC_ERROR0",
    "IPTE_ECC_ERROR1",
    "IPTE_ECC_ERROR0_MASK",
    "IPTE_ECC_ERROR1_MASK",
    "IPTE_ECC_STATUS0",
    "IPTE_ECC_STATUS1",
    "IPTE_ECC_STATUS2",
    "IPTE_ECC_STATUS3",
    "IPTE_ECC_STATUS4",
    "IPTFLOWCONTROLCONFIGURATION",
    "IPTFMCIPSFCMAP1",
    "IPTFMCIPSFCMAP2",
    "IPTINTRNLFMCFCMAP",
    "IPTLASTHEADER",
    "IPTPACKETCOUNTER",
    "IPT_ARAD_PACKETS_FORMAT",
    "IPT_CFG_BYTE_CNT",
    "IPT_CFG_BYTE_CNT_SRC_SEL",
    "IPT_CFG_EVENT_CNT",
    "IPT_CFG_EVENT_CNT_SEL",
    "IPT_CNM_CONTORL",
    "IPT_CNM_ETHER_TYPE",
    "IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZE",
    "IPT_CNM_FTMH",
    "IPT_CNM_FTMH_2",
    "IPT_CNM_FTMH_3",
    "IPT_CNM_FTMH_DSP_EXT",
    "IPT_CNM_FTMH_LB_EXT",
    "IPT_CNM_FTMH_STACK_EXT",
    "IPT_CNM_GENERATED_PACKET_ACTUAL_SIZE",
    "IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP",
    "IPT_CNM_MAC_SA",
    "IPT_CNM_PDU",
    "IPT_CNM_PDU_CN_TAG",
    "IPT_CNM_PDU_CPID_MSB",
    "IPT_CNM_PPH",
    "IPT_CNM_PPHFHEI",
    "IPT_CNM_PPH_INLIF",
    "IPT_CNM_PPH_VSI",
    "IPT_CNM_XGS_FORMAT_CONTROL",
    "IPT_CNM_XGS_FORMAT_CPID_HIGH",
    "IPT_CNM_XGS_FORMAT_DATA",
    "IPT_CNM_XGS_FORMAT_FRC_LITE",
    "IPT_CNM_XGS_FORMAT_PPD_0",
    "IPT_CNM_XGS_FORMAT_SAMPLED_DATA_SIZE",
    "IPT_CNM_XGS_FORMAT_SIGNATURE_DA",
    "IPT_CNM_XGS_FORMAT_SIGNATURE_ETHER_TYPE",
    "IPT_CNM_XGS_FORMAT_SIGNATURE_SA",
    "IPT_CPU_DEL_BUFF_CNT",
    "IPT_CPU_D_BUFF_DELETE_CONTROL",
    "IPT_CPU_D_BUFF_RELEASE_CONTROL",
    "IPT_CPU_REL_BUFF_CNT",
    "IPT_CRC_ERROR_COUNTER",
    "IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGS",
    "IPT_CRC_ERR_BUFF_FIFO_FULL_CNT",
    "IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEAD",
    "IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUS",
    "IPT_CRC_ERR_DEL_BUFF_CNT",
    "IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_0",
    "IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_1",
    "IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_0",
    "IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_1",
    "IPT_DATA_QUEUE_EGQ_THRESHOLD",
    "IPT_DEBUG_CONTROLS",
    "IPT_DESTINATION_ID_FORMAT_TO_FABRIC",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_01",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_23",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_10_11",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_12_13",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_14_15",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_4_5",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_6_7",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_8_9",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_0_1",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_10_11",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_12_13",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_14_15",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_2_3",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_4_5",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_6_7",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_8_9",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_MULTICAST_THRESHOLD",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_0_1",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_10_11",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_12_13",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_14_15",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_2_3",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_4_5",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_6_7",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_8_9",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_0_1",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_10_11",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_12_13",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_14_15",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_2_3",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_4_5",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_6_7",
    "IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_8_9",
    "IPT_ECC_1B_ERR_CNT",
    "IPT_ECC_2B_ERR_CNT",
    "IPT_ECC_ERR_1B_INITIATE",
    "IPT_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IPT_ECC_ERR_2B_INITIATE",
    "IPT_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IPT_ECC_ERR_INTERRUPT_MASK_REGISTER",
    "IPT_ECC_ERR_INTERRUPT_REGISTER",
    "IPT_ECC_ERR_INTERRUPT_REGISTER_TEST",
    "IPT_EGQ_PKT_CNT",
    "IPT_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "IPT_ENQ_PKT_CNT",
    "IPT_ERROR_INITIATION_DATA",
    "IPT_FABRIC_HEADER_EXTENDED_MODE",
    "IPT_FDT_CTRL_IRDY_CNT",
    "IPT_FDT_NUM_LINKS_STATUS_0",
    "IPT_FDT_NUM_LINKS_STATUS_1",
    "IPT_FDT_PKT_CNT",
    "IPT_FDT_QNUM_CNT_SEL",
    "IPT_FIFOS_MAX_OCC_0",
    "IPT_FIFOS_MAX_OC_1",
    "IPT_FIFOS_STATE",
    "IPT_FMC_FC_STATUS_VEC",
    "IPT_FORCE_LOCAL_OR_FABRIC",
    "IPT_GCI_BACKOFF_CS_WEIGHTS",
    "IPT_GCI_BACKOFF_RANGE_THRESHOLDS",
    "IPT_GCI_BKFF_LEVEL",
    "IPT_GCI_CNT",
    "IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_0",
    "IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_1",
    "IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_2",
    "IPT_GCI_LKY_MAX_OC_1",
    "IPT_GTIMERCONFIG",
    "IPT_GTIMERCONFIGCONT",
    "IPT_GTIMER_CONFIGURATION",
    "IPT_GTIMER_TRIGGER",
    "IPT_HEADER_FIELDS_STAMP_WHEN_OTHER",
    "IPT_INDIRECTCOMMAND",
    "IPT_INDIRECTCOMMANDADDRESS",
    "IPT_INDIRECTCOMMANDDATAINCREMENT",
    "IPT_INDIRECTCOMMANDRDDATA_0",
    "IPT_INDIRECTCOMMANDRDDATA_1",
    "IPT_INDIRECTCOMMANDRDDATA_2",
    "IPT_INDIRECTCOMMANDRDDATA_3",
    "IPT_INDIRECTCOMMANDRDDATA_4",
    "IPT_INDIRECTCOMMANDRDDATA_5",
    "IPT_INDIRECTCOMMANDRDDATA_6",
    "IPT_INDIRECTCOMMANDRDDATA_7",
    "IPT_INDIRECTCOMMANDWRDATA_0",
    "IPT_INDIRECTCOMMANDWRDATA_1",
    "IPT_INDIRECTCOMMANDWRDATA_2",
    "IPT_INDIRECTCOMMANDWRDATA_3",
    "IPT_INDIRECTCOMMANDWRDATA_4",
    "IPT_INDIRECTCOMMANDWRDATA_5",
    "IPT_INDIRECTCOMMANDWRDATA_6",
    "IPT_INDIRECTCOMMANDWRDATA_7",
    "IPT_INDIRECT_COMMAND",
    "IPT_INDIRECT_COMMAND_ADDRESS",
    "IPT_INDIRECT_COMMAND_DATA_INCREMENT",
    "IPT_INDIRECT_COMMAND_RD_DATA",
    "IPT_INDIRECT_COMMAND_WR_DATA",
    "IPT_INDIRECT_WR_MASK",
    "IPT_INTERRUPTMASKREGISTER",
    "IPT_INTERRUPTREGISTER",
    "IPT_INTERRUPT_MASK_REGISTER",
    "IPT_INTERRUPT_REGISTER",
    "IPT_INTERRUPT_REGISTER_TEST",
    "IPT_IPT_2_IPS_FC_STATUS_VEC",
    "IPT_IPT_2_IPS_FC_STATUS_VEC_2",
    "IPT_IPT_ENABLES",
    "IPT_IPT_FMC_IPS_FC_MAP_1",
    "IPT_IPT_INTRNL_FMC_FC_MAP",
    "IPT_LSBMIRRORDATABUS",
    "IPT_LST_RD_DBUFF",
    "IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKET",
    "IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKET",
    "IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKET",
    "IPT_MAPPING_TRAFFIC_CLASS",
    "IPT_MC_TRAFFIC_JITTER_SHAPER_4",
    "IPT_MC_TRAFFIC_JITTER_SHAPER_5",
    "IPT_MSBMIRRORDATABUS",
    "IPT_PARITY_ERR_CNT",
    "IPT_PAR_ERR_INITIATE",
    "IPT_PAR_ERR_MEM_MASK",
    "IPT_QNUM_CNT_SEL",
    "IPT_REG_0085",
    "IPT_REG_0086",
    "IPT_REG_0087",
    "IPT_REG_0090",
    "IPT_REG_0091",
    "IPT_REG_0092",
    "IPT_REG_0093",
    "IPT_REG_0101",
    "IPT_REG_00AF",
    "IPT_REG_00C0",
    "IPT_REG_00C1",
    "IPT_REG_00CE",
    "IPT_REG_00CF",
    "IPT_REG_01C0",
    "IPT_REG_01C1",
    "IPT_SHAPERS_GENERAL_CONFIGS",
    "IPT_SHAPER_01_CAL",
    "IPT_SHAPER_01_DELAY",
    "IPT_SHAPER_01_MAX_CREDIT",
    "IPT_SHAPER_23_CAL",
    "IPT_SHAPER_23_DELAY",
    "IPT_SHAPER_23_MAX_CREDIT",
    "IPT_SHAPER_45_CAL",
    "IPT_SHAPER_45_DELAY",
    "IPT_SHAPER_45_MAX_CREDIT",
    "IPT_SHAPER_4_SLOW_START_CAL",
    "IPT_SHAPER_4_SLOW_START_DELAY",
    "IPT_SHAPER_5_SLOW_START_CAL",
    "IPT_SHAPER_5_SLOW_START_DELAY",
    "IPT_SHAPER_67_CAL",
    "IPT_SHAPER_67_DELAY",
    "IPT_SHAPER_67_MAX_CREDIT",
    "IPT_SHAPER_8_CAL",
    "IPT_SHAPER_8_DELAY",
    "IPT_SHAPER_8_MAX_CREDIT",
    "IPT_SLOW_START_CFG_TIMER_PERIOD",
    "IPT_STAMPING_FABRIC_HEADER_ENABLE",
    "IPT_STAMPING_FTMH_OUTLIF_ENABLE",
    "IPT_STAMPING_USR_DEF_OUTLIF_ENABLE",
    "IPT_TRANSMIT_DATA_QUEUE_SIZE_6",
    "IPT_TRANSMIT_DATA_QUEUE_SIZE_0_1",
    "IPT_TRANSMIT_DATA_QUEUE_SIZE_2_3",
    "IPT_TRANSMIT_DATA_QUEUE_SIZE_4_5",
    "IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_6",
    "IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_0_1",
    "IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_2_3",
    "IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_4_5",
    "IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_6",
    "IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_0_1",
    "IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_2_3",
    "IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_4_5",
    "IPT_WFQ_GENERAL_CONFIGS",
    "IPT_WFQ_WEIGHT_0",
    "IPT_WFQ_WEIGHT_1",
    "IPV4ACTIONPROFILES0",
    "IPV4ACTIONPROFILES1",
    "IPV4CFG",
    "IPV4EXPTOTOSMAP_0",
    "IPV4EXPTOTOSMAP_1",
    "IPV4EXPTOTOSMAP_2",
    "IPV4EXPTOTOSMAP_3",
    "IPV4IPMCIDXINCCONFIG",
    "IPV4SIP",
    "IPV4TOS",
    "IPV4TTL",
    "IPV4_FRAME_CHECKS",
    "IPV6ACTIONPROFILES0",
    "IPV6ACTIONPROFILES1",
    "IPV6ACTIONPROFILES2",
    "IPV6CFG",
    "IPV6EXPTOTCMAP_0",
    "IPV6EXPTOTCMAP_1",
    "IPV6EXPTOTCMAP_2",
    "IPV6EXPTOTCMAP_3",
    "IPV6IPMCIDXINCCONFIG",
    "IPV6_EXT_HEADER0",
    "IPV6_EXT_HEADER1",
    "IPV6_EXT_HEADER2",
    "IPV6_EXT_HEADER3",
    "IPV6_FRAME_CHECKS",
    "IPV6_MIN_FRAG_SIZE",
    "IP_COUNTERS_PARITY_CONTROL",
    "IP_COUNTERS_PARITY_STATUS_INTR",
    "IP_COUNTERS_PARITY_STATUS_NACK",
    "IP_MULTICAST_TCAM_BIST_CONFIG",
    "IP_MULTICAST_TCAM_BIST_CONTROL",
    "IP_MULTICAST_TCAM_BIST_DBG_DATA",
    "IP_MULTICAST_TCAM_BIST_STATUS",
    "IP_PROTOCOL_FILTER",
    "IP_TO_AXP_CREDIT_TRANSFER",
    "IP_TO_CMICM_CREDIT_TRANSFER",
    "IQMENABLERS",
    "IQMGLBLFCSTATUS",
    "IQMINIT",
    "IQMREPORTFILTER",
    "IQMVSQFCSTATUS",
    "IQMVSQFCSTATUSSEL",
    "IQM_BDB_CONFIGURATION",
    "IQM_BDB_DYN_SIZE_CNT",
    "IQM_BDB_DYN_SIZE_TH_CFG_1",
    "IQM_BDB_DYN_SIZE_TH_CFG_2",
    "IQM_BDB_DYN_SIZE_TH_CFG_3",
    "IQM_BDB_DYN_SIZE_TH_CFG_4",
    "IQM_BUFF_DYN_SIZE_CNT",
    "IQM_BUFF_DYN_SIZE_TH_CFG_1",
    "IQM_BUFF_DYN_SIZE_TH_CFG_2",
    "IQM_BUFF_DYN_SIZE_TH_CFG_3",
    "IQM_BUFF_DYN_SIZE_TH_CFG_4",
    "IQM_CNI_PACKET_COUNTERS",
    "IQM_CNM_PCKT_CNT",
    "IQM_CNTPROCESSOR_CONFIG_1",
    "IQM_CNT_COMMAN_CFG_1_A",
    "IQM_CNT_COMMAN_CFG_1_B",
    "IQM_CNT_COMMAN_CFG_1_C",
    "IQM_CNT_COMMAN_CFG_1_D",
    "IQM_CNT_COMMAN_CFG_2_A",
    "IQM_CNT_COMMAN_CFG_2_B",
    "IQM_CNT_COMMAN_CFG_2_C",
    "IQM_CNT_COMMAN_CFG_2_D",
    "IQM_CNT_PROCESSOR_CONFIG_2",
    "IQM_CP_CONFIGURATION",
    "IQM_CP_QUEUES_RANGE_0",
    "IQM_CP_QUEUES_RANGE_1",
    "IQM_DELETED_PACKET_COUNTER",
    "IQM_DEQUEUE_BYTE_COUNTER",
    "IQM_DEQUEUE_PACKET_COUNTER",
    "IQM_DRAM_DYN_SIZE_CNT",
    "IQM_DRAM_DYN_SIZE_TH_CFG_0",
    "IQM_DRAM_DYN_SIZE_TH_CFG_1",
    "IQM_DRAM_DYN_SIZE_TH_CFG_2",
    "IQM_DRAM_DYN_SIZE_TH_CFG_3",
    "IQM_DYN_REJECT_PACKET_COUNTERS",
    "IQM_ECCINTERRUPTREGISTER",
    "IQM_ECCINTERRUPTREGISTERMASK",
    "IQM_ECC_1B_ERR_CNT",
    "IQM_ECC_2B_ERR_CNT",
    "IQM_ECC_CONFIGURATION_REGISTER",
    "IQM_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IQM_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IQM_ECC_INTERRUPT_REGISTER",
    "IQM_ECC_INTERRUPT_REGISTER_MASK",
    "IQM_ECC_INTERRUPT_REGISTER_TEST",
    "IQM_ECN_CONFIGURATION",
    "IQM_ECN_DSCRD_MSK_PACKET_COUNTER",
    "IQM_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "IQM_ENQUEUE_BYTE_COUNTER",
    "IQM_ENQUEUE_PACKET_COUNTER",
    "IQM_ERROR_INITIATION_DATA",
    "IQM_FORCE_CMN",
    "IQM_FREE_BDB_RANGE_VALUES",
    "IQM_FREE_BDB_THRESHOLD_0",
    "IQM_FREE_BDB_THRESHOLD_1",
    "IQM_FREE_BDB_THRESHOLD_2",
    "IQM_FREE_FULL_MULTICAST_DBUFFS_COUNTER",
    "IQM_FREE_FULL_MULTICAST_DBUFFS_MINIMUM_OCCUPANCY",
    "IQM_FREE_FULL_MULTICAST_DBUFF_RANGE_VALUES",
    "IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_0",
    "IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_1",
    "IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_2",
    "IQM_FREE_MINI_MULTICAST_DBUFFS_COUNTER",
    "IQM_FREE_MINI_MULTICAST_DBUFFS_MINIMUM_OCCUPANCY",
    "IQM_FREE_OCB_COUNTERS",
    "IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_1",
    "IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_2",
    "IQM_FREE_UNICAST_DBUFFS_COUNTER",
    "IQM_FREE_UNICAST_DBUFFS_MINIMUM_OCCUPANCY",
    "IQM_FREE_UNICAST_DBUFF_RANGE_VALUES",
    "IQM_FREE_UNICAST_DBUFF_THRESHOLD_0",
    "IQM_FREE_UNICAST_DBUFF_THRESHOLD_1",
    "IQM_FREE_UNICAST_DBUFF_THRESHOLD_2",
    "IQM_FR_OCB_PRM_SEL_TH",
    "IQM_FR_RSRC_DYN_TH_SETTINGS",
    "IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITY",
    "IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITY",
    "IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_HIGH_PRIORITY",
    "IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_LOW_PRIORITY",
    "IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_0",
    "IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_1",
    "IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_2",
    "IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_3",
    "IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_0",
    "IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_1",
    "IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_2",
    "IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_3",
    "IQM_GENERAL_REJECT_CONFIGURATION_B_DS_0",
    "IQM_GENERAL_REJECT_CONFIGURATION_B_DS_1",
    "IQM_GENERAL_REJECT_CONFIGURATION_B_DS_2",
    "IQM_GENERAL_REJECT_CONFIGURATION_B_DS_3",
    "IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_0",
    "IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_1",
    "IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_2",
    "IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_3",
    "IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITY",
    "IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITY",
    "IQM_GLOBALTIMECOUNTER",
    "IQM_GLOBALTIMECOUNTERTRIGGER",
    "IQM_GLOBAL_FLOW_CONTROL_STATE",
    "IQM_GLOBAL_REJECT_STATE",
    "IQM_GLOBAL_RESOURCE_COUNTERS",
    "IQM_GLOBAL_RESOURCE_COUNTERS_2",
    "IQM_GLOBAL_RESOURCE_COUNTERS_BD",
    "IQM_GLOBAL_RESOURCE_COUNTERS_BD_2",
    "IQM_GLOBAL_RESOURCE_MINIMUM_OCCUPANCY",
    "IQM_GLOBAL_TIME_COUNTER_CONFIGURATION",
    "IQM_GTIMER_CONFIGURATION",
    "IQM_GTIMER_TRIGGER",
    "IQM_IDR_ERROR_REJECT_PACKET_COUNTERS",
    "IQM_INDIRECTCOMMAND",
    "IQM_INDIRECTCOMMANDADDRESS",
    "IQM_INDIRECTCOMMANDDATAINCREMENT",
    "IQM_INDIRECTCOMMANDRDDATA_0",
    "IQM_INDIRECTCOMMANDRDDATA_1",
    "IQM_INDIRECTCOMMANDRDDATA_2",
    "IQM_INDIRECT_COMMAND",
    "IQM_INDIRECT_COMMAND_ADDRESS",
    "IQM_INDIRECT_COMMAND_DATA_INCREMENT",
    "IQM_INDIRECT_COMMAND_RD_DATA",
    "IQM_INDIRECT_COMMAND_WR_DATA",
    "IQM_INDIRECT_WR_MASK",
    "IQM_INTERRUPTMASKREGISTER",
    "IQM_INTERRUPTREGISTER",
    "IQM_INTERRUPT_MASK_REGISTER",
    "IQM_INTERRUPT_REGISTER",
    "IQM_INTERRUPT_REGISTER_TEST",
    "IQM_IQM_ENABLERS",
    "IQM_IQM_INIT",
    "IQM_IRR_ERROR_REJECTED_PACKET_COUNTERS",
    "IQM_ISP_PACKET_COUNTER",
    "IQM_LST_PDM_READ_ADDR",
    "IQM_LST_PDM_READ_DATA",
    "IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0",
    "IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_1",
    "IQM_OCCUPIED_UNICAST_DBUFFS_COUNTER",
    "IQM_ONE_WAY_BYPASS_MODE",
    "IQM_PACKET_QUEUES_CATEGORIES_0",
    "IQM_PACKET_QUEUES_CATEGORIES_1",
    "IQM_PACKET_QUEUES_CATEGORIES_2",
    "IQM_PARITY_ERR_CNT",
    "IQM_PAR_ERR_MEM_MASK",
    "IQM_PDM_READ_CNT",
    "IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_0",
    "IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_1",
    "IQM_QDC_TAG_CTRL_DBG",
    "IQM_QDC_TAG_CTRL_DBG_SEL",
    "IQM_QUEUE_DELETED_PACKET_COUNTER",
    "IQM_QUEUE_DEQUEUE_PACKET_COUNTER",
    "IQM_QUEUE_ENQUEUE_PACKET_COUNTER",
    "IQM_QUEUE_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0",
    "IQM_QUEUE_TOTAL_DISCARDED_PACKET_COUNTER",
    "IQM_RATE_CLASS_RD_WEIGHT",
    "IQM_REG_0085",
    "IQM_REG_0090",
    "IQM_REG_0091",
    "IQM_REG_0092",
    "IQM_REG_0093",
    "IQM_REG_0124",
    "IQM_REG_0236",
    "IQM_REG_0237",
    "IQM_REG_0239",
    "IQM_REG_0241",
    "IQM_REG_0243",
    "IQM_REG_0245",
    "IQM_REG_0258",
    "IQM_REG_00A4_1",
    "IQM_REG_00A4_2",
    "IQM_REG_00AA",
    "IQM_REG_00B0",
    "IQM_REG_00B1",
    "IQM_REG_00B2",
    "IQM_REG_00B3",
    "IQM_REG_00B8",
    "IQM_REG_00B9",
    "IQM_REG_00BA",
    "IQM_REG_00BB",
    "IQM_REG_00BC",
    "IQM_REG_00BD",
    "IQM_REG_00BE",
    "IQM_REG_00BF",
    "IQM_REG_00C0",
    "IQM_REG_00C1",
    "IQM_REG_00C2",
    "IQM_REG_00C3",
    "IQM_REG_00C4",
    "IQM_REG_00C5",
    "IQM_REG_00C6",
    "IQM_REG_00C7",
    "IQM_REG_00C8",
    "IQM_REG_00C9",
    "IQM_REG_00CA",
    "IQM_REG_00CB",
    "IQM_REG_00CD",
    "IQM_REG_00CE",
    "IQM_REG_023B",
    "IQM_REG_023D",
    "IQM_REG_023F",
    "IQM_REG_AF",
    "IQM_REJECT_ADMISSION_A",
    "IQM_REJECT_ADMISSION_B",
    "IQM_REJECT_STATUS_BMP",
    "IQM_RJCT_CNM_PCKT_CNT",
    "IQM_RJCT_MC_OCB_TH_0",
    "IQM_RJCT_MC_OCB_TH_1",
    "IQM_RJCT_MC_OCB_TH_2",
    "IQM_RJCT_MC_OCB_TH_3",
    "IQM_RJCT_UC_OCB_TH_0",
    "IQM_RJCT_UC_OCB_TH_1",
    "IQM_RJCT_UC_OCB_TH_2",
    "IQM_RJCT_UC_OCB_TH_3",
    "IQM_SBUS_BROADCAST_ID",
    "IQM_SBUS_LAST_IN_CHAIN",
    "IQM_STATISTICST_DROP_COUNTER_0",
    "IQM_STATISTICST_DROP_COUNTER_1",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_2",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_3",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_4",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_5",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_6",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_7",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_8",
    "IQM_STATISTICS_REPORT_CONFIGURATIONS_9",
    "IQM_STATISTICS_TAG_CONFIGURATION",
    "IQM_STE_ENABLERS",
    "IQM_TOTAL_DISCARDED_PACKET_COUNTER",
    "IQM_TOT_DSCRD_BYTE_COUNTER",
    "IQM_VSQ_DEQUEUE_PACKET_COUNTER",
    "IQM_VSQ_ENQUEUE_PACKET_COUNTER",
    "IQM_VSQ_MAXIMUM_OCCUPANCY_0",
    "IQM_VSQ_MAXIMUM_OCCUPANCY_1",
    "IQM_VSQ_PROGRAMMABLE_COUNTER_SELECT",
    "IR64",
    "IR127",
    "IR255",
    "IR511",
    "IR1023",
    "IR1518",
    "IR2047",
    "IR4095",
    "IR8191",
    "IR9216",
    "IR16383",
    "IRAGE",
    "IRBCA",
    "IRBYT",
    "IRDISC",
    "IRERBYT",
    "IREREADYCLKSCNT",
    "IRERPKT",
    "IRE_CPUPACKETCOUNTER",
    "IRE_CPU_CHANNEL",
    "IRE_CPU_CREDITS_CNT",
    "IRE_CPU_PACKET_COUNTER",
    "IRE_DYNAMICCONFIGURATION",
    "IRE_ECC_1B_ERR_CNT",
    "IRE_ECC_2B_ERR_CNT",
    "IRE_ECC_ERR_1B_INITIATE",
    "IRE_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IRE_ECC_ERR_2B_INITIATE",
    "IRE_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IRE_ECC_INTERRUPT_REGISTER",
    "IRE_ECC_INTERRUPT_REGISTER_MASK",
    "IRE_ECC_INTERRUPT_REGISTER_TEST",
    "IRE_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "IRE_ERROR_INITIATION_DATA",
    "IRE_FDT_CREDITS_CNT",
    "IRE_GTIMERCONFIGURATION",
    "IRE_GTIMERTRIGGER",
    "IRE_GTIMER_CONFIGURATION",
    "IRE_GTIMER_TRIGGER",
    "IRE_IHP_FIFO_STATUS",
    "IRE_IHP_FIFO_THRESHOLDS",
    "IRE_IHP_SHAPER",
    "IRE_IHP_SYNC_CLKS_CNT",
    "IRE_INDIRECTCOMMAND",
    "IRE_INDIRECTCOMMANDADDRESS",
    "IRE_INDIRECTCOMMANDDATAINCREMENT",
    "IRE_INDIRECTCOMMANDRDDATA_0",
    "IRE_INDIRECTCOMMANDRDDATA_1",
    "IRE_INDIRECTCOMMANDWRDATA_0",
    "IRE_INDIRECTCOMMANDWRDATA_1",
    "IRE_INDIRECT_COMMAND",
    "IRE_INDIRECT_COMMAND_ADDRESS",
    "IRE_INDIRECT_COMMAND_DATA_INCREMENT",
    "IRE_INDIRECT_COMMAND_RD_DATA",
    "IRE_INDIRECT_COMMAND_WR_DATA",
    "IRE_INDIRECT_WR_MASK",
    "IRE_INTERRUPTMASKREGISTER",
    "IRE_INTERRUPTREGISTER",
    "IRE_INTERRUPT_MASK_REGISTER",
    "IRE_INTERRUPT_REGISTER",
    "IRE_INTERRUPT_REGISTER_TEST",
    "IRE_INVALID_INTERFACE",
    "IRE_NETWORK_INTERFACE_SHAPER",
    "IRE_NIF_CREDITS_CNT",
    "IRE_NIF_PACKET_COUNTER",
    "IRE_OAMP_CREDITS_CNT",
    "IRE_OAMP_FAP_PORT_CONFIGURATION",
    "IRE_OAMP_PACKET_COUNTER",
    "IRE_OLP_CREDITS_CNT",
    "IRE_OLP_FAP_PORT_CONFIGURATION",
    "IRE_OLP_PACKET_COUNTER",
    "IRE_PACKET_EDIT_FIFO_STATUS",
    "IRE_PACKET_EDIT_FIFO_THRESHOLDS",
    "IRE_PARITY_ERR_CNT",
    "IRE_PAR_ERR_INITIATE",
    "IRE_PAR_ERR_MEM_MASK",
    "IRE_RCY_CREDITS_CNT",
    "IRE_RCY_PACKET_COUNTER",
    "IRE_RECYCLING_SHAPER",
    "IRE_REGISTER_INTERFACE_PACKET_CONTROL",
    "IRE_REGI_PACKET_COUNTER",
    "IRE_REGI_PKT_DATA",
    "IRE_REG_0085",
    "IRE_REG_0090",
    "IRE_REG_0091",
    "IRE_REG_0092",
    "IRE_REG_0093",
    "IRE_REG_0118",
    "IRE_REG_0200",
    "IRE_REG_00AF",
    "IRE_REG_00B8",
    "IRE_REG_00B9",
    "IRE_REG_00BA",
    "IRE_REG_00BB",
    "IRE_REG_00C1",
    "IRE_REG_00CF",
    "IRE_REG_012D",
    "IRE_REG_FAP_PORT_CONFIGURATION",
    "IRE_SBUS_BROADCAST_ID",
    "IRE_SBUS_LAST_IN_CHAIN",
    "IRE_SET_FTMH_VERSION",
    "IRE_STATIC_CONFIGURATION",
    "IRE_TAG_SWAP_ENABLE",
    "IRE_TDM_CONTEXT_MAP",
    "IRE_TDM_MODE_MAP",
    "IRE_TDM_SIZE",
    "IRE_WATERMARK_REG",
    "IRE_WORD_FIFO_STATUS",
    "IRE_WORD_FIFO_THRESHOLDS",
    "IRFCS",
    "IRFLR",
    "IRFRG",
    "IRJBR",
    "IRJUNK",
    "IRMAX",
    "IRMCA",
    "IRMEB",
    "IRMEG",
    "IROVR",
    "IRPKT",
    "IRPOK",
    "IRRDPTOENQDPMAP",
    "IRRERRORREJECTEDPACKETCOUNTERS",
    "IRR_ARBITER_CONFIGURATION",
    "IRR_COMPATIBILITY_REGISTER",
    "IRR_DYNAMICCONFIGURATION",
    "IRR_DYNAMIC_CONFIGURATION",
    "IRR_ECC_1B_ERR_CNT",
    "IRR_ECC_2B_ERR_CNT",
    "IRR_ECC_ERR_1B_INITIATE",
    "IRR_ECC_ERR_1B_MONITOR_MEM_MASK",
    "IRR_ECC_ERR_2B_INITIATE",
    "IRR_ECC_ERR_2B_MONITOR_MEM_MASK",
    "IRR_ECC_INTERRUPT_REGISTER",
    "IRR_ECC_INTERRUPT_REGISTER_MASK",
    "IRR_ECC_INTERRUPT_REGISTER_TEST",
    "IRR_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "IRR_ERROR_INITIATION_DATA",
    "IRR_ERR_IS_MAX_REPLICATION_MCID",
    "IRR_ERR_IS_REPLICATION_EMPTY_MCID",
    "IRR_ERR_MAX_REPLICATION_MCID",
    "IRR_ERR_REPLICATION_EMPTY_MCID",
    "IRR_FABRIC_MC_BASE_QUEUE",
    "IRR_FLOW_BASE_QUEUE",
    "IRR_FLOW_CONTROL_THRESHOLDS",
    "IRR_GTIMERCONFIGURATION",
    "IRR_GTIMERTRIGGER",
    "IRR_GTIMER_CONFIGURATION",
    "IRR_GTIMER_TRIGGER",
    "IRR_IDR_READY_CLKS_CNT",
    "IRR_INDIRECTCOMMAND",
    "IRR_INDIRECTCOMMANDADDRESS",
    "IRR_INDIRECTCOMMANDDATAINCREMENT",
    "IRR_INDIRECTCOMMANDRDDATA",
    "IRR_INDIRECTCOMMANDWRDATA",
    "IRR_INDIRECT_COMMAND",
    "IRR_INDIRECT_COMMAND_ADDRESS",
    "IRR_INDIRECT_COMMAND_DATA_INCREMENT",
    "IRR_INDIRECT_COMMAND_RD_DATA",
    "IRR_INDIRECT_COMMAND_WR_DATA",
    "IRR_INDIRECT_WR_MASK",
    "IRR_INTERRUPTREGISTER",
    "IRR_INTERRUPTREGISTERMASK",
    "IRR_INTERRUPT_MASK_REGISTER",
    "IRR_INTERRUPT_REGISTER",
    "IRR_INTERRUPT_REGISTER_TEST",
    "IRR_IQM_CREDITS_CNT",
    "IRR_IQM_DATA_READY_CLKS_CNT",
    "IRR_IRR_CREDITS_CNT",
    "IRR_MAX_REPLICATIONS",
    "IRR_MCR_FIFO_CONFIG",
    "IRR_MEMORYINTERRUPTREGISTER0",
    "IRR_MEMORYINTERRUPTREGISTER1",
    "IRR_MEMORYINTERRUPTREGISTER2",
    "IRR_MEMORYINTERRUPTREGISTER0MASK",
    "IRR_MEMORYINTERRUPTREGISTER1MASK",
    "IRR_MEMORYINTERRUPTREGISTER2MASK",
    "IRR_MULTICAST_FIFO_THRESHOLD",
    "IRR_OUTLIF_SELECTION",
    "IRR_PARITY_ERR_CNT",
    "IRR_PAR_ERR_INITIATE",
    "IRR_PAR_ERR_MEM_MASK",
    "IRR_PORT_IS_OUTBOUND_MIRROR",
    "IRR_REG_0085",
    "IRR_REG_0090",
    "IRR_REG_0091",
    "IRR_REG_0092",
    "IRR_REG_0093",
    "IRR_REG_0168",
    "IRR_REG_0200",
    "IRR_REG_0201",
    "IRR_REG_0202",
    "IRR_REG_0208",
    "IRR_REG_0209",
    "IRR_REG_0210",
    "IRR_REG_0216",
    "IRR_REG_0217",
    "IRR_REG_0218",
    "IRR_REG_0219",
    "IRR_REG_00AF",
    "IRR_REG_00B0",
    "IRR_REG_00B1",
    "IRR_REG_00B2",
    "IRR_REG_00B3",
    "IRR_REG_00CF",
    "IRR_REG_020F",
    "IRR_REG_021A",
    "IRR_RESEQUENCER_FIFO_INDEX",
    "IRR_SBUS_BROADCAST_ID",
    "IRR_SBUS_LAST_IN_CHAIN",
    "IRR_SNOOP_SIZE",
    "IRR_STATICCONFIGURATION",
    "IRR_STATIC_CONFIGURATION",
    "IRR_UC_FIFO_FULL_DROP_CNT",
    "IRR_UC_FIFO_MIRROR_DROP_CNT",
    "IRR_UC_FIFO_SNOOP_DROP_CNT",
    "IRR_UC_FIFO_TH_CONFIG",
    "IRR_WATERMARK_REG_0",
    "IRR_WATERMARK_REG_1",
    "IRR_WATERMARK_REG_2",
    "IRR_WATERMARK_REG_3",
    "IRR_WATERMARK_REG_4",
    "IRSEL1_RMEP_PDA_CONTROL",
    "IRSEL1_SER_CONTROL",
    "IRSEL2_IPMC_PDA_CONTROL",
    "IRSEL2_NEXT_HOP_PDA_CONTROL",
    "IRSEL2_SER_CONTROL",
    "IRSEL_TM_REG_1",
    "IRUC",
    "IRUCA",
    "IRUND",
    "IRXCF",
    "IRXPF",
    "IRXPP",
    "IRXUO",
    "ISCREDITFLOWCONTROLTHRESHOLD",
    "ISEC_DEBUG_1",
    "ISEC_DEBUG_PKT_CAPTURE",
    "ISEC_ECC_ERROR",
    "ISEC_ECC_ERROR_MASK",
    "ISEC_ERR_PKT_CNT",
    "ISEC_FIPS_INDIRECT_ACCESS",
    "ISEC_FIPS_INDIRECT_ADDR",
    "ISEC_FIPS_INDIRECT_RD_DATA",
    "ISEC_FIPS_INDIRECT_WR_DATA",
    "ISEC_GLOBAL_CTRL",
    "ISEC_GLOBAL_PRE_SCALE",
    "ISEC_GLOBAL_TICK_TIME",
    "ISEC_GLOBAL_TIMER",
    "ISEC_MASTER_CTRL",
    "ISEC_PN_THD",
    "ISEC_RUNT_PKT_CNT",
    "ISEC_RUNT_THRESHOLD",
    "ISEC_SA_EXPIRY_INT",
    "ISEC_SA_EXPIRY_INT_MASK",
    "ISEC_SOFT_SA_EXPIRY_INT",
    "ISEC_SOFT_SA_EXPIRY_INT_MASK",
    "ISEC_TOT_PKT_CNT",
    "ISEMCAMENTRIESCOUNTER",
    "ISEMDIAGNOSTICS",
    "ISEMDIAGNOSTICSINDEX",
    "ISEMDIAGNOSTICSKEY",
    "ISEMDIAGNOSTICSLOOKUPRESULT",
    "ISEMDIAGNOSTICSREADRESULT",
    "ISEMEMCDEFRAGCONFIGURATIONREGISTER",
    "ISEMENTRIESCOUNTER",
    "ISEMERRORCAMTABLEFULLCOUNTER",
    "ISEMERRORDELETEUNKNOWNKEYCOUNTER",
    "ISEMERRORREACHEDMAXENTRYLIMITCOUNTER",
    "ISEMINTERRUPTMASKREGISTER",
    "ISEMINTERRUPTREGISTER",
    "ISEMKEYTABLEENTRYLIMIT",
    "ISEMLOOKUPARBITERCOUNTERS",
    "ISEMMANAGEMENTUNITCONFIGURATIONREGISTER",
    "ISEMMANAGEMENTUNITFAILURE",
    "ISEMREQUESTSCOUNTER",
    "ISEMRESETSTATUSREGISTER",
    "ISEMWARNINGINSERTEDEXISTINGCOUNTER",
    "ISMODBLK",
    "ISM_HW_RESET_CONTROL_0",
    "ISM_HW_RESET_CONTROL_1",
    "ISM_INTR",
    "ISM_INTR_MASK",
    "ISM_SER_FIFO_CTRL",
    "ISPPACKETCOUNTER",
    "ISS_MEMORY_CONTROL_0",
    "ISS_MEMORY_CONTROL_1",
    "ISS_MEMORY_CONTROL_2",
    "ISS_MEMORY_CONTROL_3",
    "ISS_MEMORY_CONTROL_4",
    "ISS_MEMORY_CONTROL_5",
    "ISS_MEMORY_CONTROL_6",
    "ISS_MEMORY_CONTROL_7",
    "ISS_MEMORY_CONTROL_8",
    "ISS_MEMORY_CONTROL_9",
    "ISS_MEMORY_CONTROL_10",
    "ISS_MEMORY_CONTROL_11",
    "ISS_MEMORY_CONTROL_12",
    "ISS_MEMORY_CONTROL_13",
    "ISS_MEMORY_CONTROL_14",
    "ISS_MEMORY_CONTROL_15",
    "ISS_MEMORY_CONTROL_16",
    "ISS_MEMORY_CONTROL_17",
    "ISS_MEMORY_CONTROL_18",
    "ISS_MEMORY_CONTROL_19",
    "ISS_MEMORY_CONTROL_20",
    "ISS_MEMORY_CONTROL_21",
    "ISS_MEMORY_CONTROL_22",
    "ISS_MEMORY_CONTROL_23",
    "ISS_MEMORY_CONTROL_24",
    "ISS_MEMORY_CONTROL_25",
    "ISS_MEMORY_CONTROL_26",
    "ISS_MEMORY_CONTROL_27",
    "ISS_MEMORY_CONTROL_28",
    "ISS_MEMORY_CONTROL_29",
    "ISS_MEMORY_CONTROL_30",
    "ISS_MEMORY_CONTROL_31",
    "ISS_MEMORY_CONTROL_32",
    "ISS_MEMORY_CONTROL_33",
    "ISS_MEMORY_CONTROL_34",
    "ISS_MEMORY_CONTROL_35",
    "ISS_MEMORY_CONTROL_36",
    "ISS_MEMORY_CONTROL_37",
    "ISS_MEMORY_CONTROL_38",
    "ISS_MEMORY_CONTROL_39",
    "ISS_MEMORY_CONTROL_40",
    "ISS_MEMORY_CONTROL_41",
    "ISS_MEMORY_CONTROL_42",
    "ISS_MEMORY_CONTROL_43",
    "ISS_MEMORY_CONTROL_44",
    "ISS_MEMORY_CONTROL_45",
    "ISS_MEMORY_CONTROL_46",
    "ISS_MEMORY_CONTROL_47",
    "ISS_MEMORY_CONTROL_48",
    "ISS_MEMORY_CONTROL_49",
    "ISS_MEMORY_CONTROL_50",
    "ISS_MEMORY_CONTROL_51",
    "ISS_MEMORY_CONTROL_52",
    "ISS_MEMORY_CONTROL_53",
    "ISS_MEMORY_CONTROL_54",
    "ISS_MEMORY_CONTROL_55",
    "ISS_MEMORY_CONTROL_56",
    "ISS_MEMORY_CONTROL_57",
    "ISS_MEMORY_CONTROL_58",
    "ISS_MEMORY_CONTROL_59",
    "ISS_MEMORY_CONTROL_60",
    "ISS_MEMORY_CONTROL_61",
    "ISS_MEMORY_CONTROL_62",
    "ISS_MEMORY_CONTROL_63",
    "ISS_MEMORY_CONTROL_64",
    "ISS_MEMORY_CONTROL_65",
    "ISS_MEMORY_CONTROL_66",
    "ISS_MEMORY_CONTROL_67",
    "ISS_MEMORY_CONTROL_68",
    "ISS_MEMORY_CONTROL_69",
    "ISS_MEMORY_CONTROL_70",
    "ISS_MEMORY_CONTROL_71",
    "ISS_MEMORY_CONTROL_72",
    "ISS_MEMORY_CONTROL_73",
    "ISS_MEMORY_CONTROL_74",
    "ISS_MEMORY_CONTROL_75",
    "ISS_MEMORY_CONTROL_76",
    "ISS_MEMORY_CONTROL_77",
    "ISS_MEMORY_CONTROL_78",
    "ISS_MEMORY_CONTROL_79",
    "ISS_MEMORY_CONTROL_80",
    "ISS_MEMORY_CONTROL_81",
    "ISS_MEMORY_CONTROL_82",
    "ISS_MEMORY_CONTROL_83",
    "ISS_MEMORY_CONTROL_84",
    "ISW1_BUS_PARITY_DEBUG",
    "ISW1_DSCP_TABLE_ECC_STATUS",
    "ISW1_ECC_DEBUG",
    "ISW1_ECC_ERROR",
    "ISW1_ECC_ERROR_MASK",
    "ISW1_ERROR",
    "ISW1_ERROR_MASK",
    "ISW1_HW_CONTROL",
    "ISW1_INIT_DATA",
    "ISW1_MEM_DEBUG",
    "ISW1_MEM_INIT",
    "ISW1_PARITY_ERROR",
    "ISW1_PARITY_ERROR_MASK",
    "ISW1_REGS_DEBUG",
    "ISW1_SER_CONTROL",
    "ISW1_TM_REG_1",
    "ISW1_UFLOW_A_0_ECC_STATUS",
    "ISW1_UFLOW_A_1_ECC_STATUS",
    "ISW1_UFLOW_B_0_ECC_STATUS",
    "ISW1_UFLOW_B_1_ECC_STATUS",
    "ISW2_BUS_PARITY_DEBUG",
    "ISW2_DEBUG0",
    "ISW2_DEBUG1",
    "ISW2_DEBUG2",
    "ISW2_DEBUG3",
    "ISW2_DEBUG_CAPTURE_CAPTURE_FILTER",
    "ISW2_DEBUG_CAPTURE_CSR",
    "ISW2_DEBUG_CAPTURE_ING_EVENT_SEL",
    "ISW2_DEBUG_CAPTURE_TRIGGER_FILTER",
    "ISW2_ECC_ERROR0",
    "ISW2_ECC_ERROR1",
    "ISW2_ECC_ERROR2",
    "ISW2_ECC_ERROR0_MASK",
    "ISW2_ECC_ERROR1_MASK",
    "ISW2_ECC_ERROR2_MASK",
    "ISW2_HW_CONTROL",
    "ISW2_INIT_DATA0",
    "ISW2_INIT_DATA1",
    "ISW2_INIT_DATA2",
    "ISW2_INIT_DATA3",
    "ISW2_INIT_DATA4",
    "ISW2_MEM_INIT0",
    "ISW2_MEM_INIT1",
    "ISW2_MEM_INIT2",
    "ISW2_PARITY_ERROR",
    "ISW2_PARITY_ERROR_MASK",
    "ISW2_REGS_DEBUG",
    "ISW2_SER_CONTROL_0",
    "ISW2_SER_CONTROL_1",
    "ISW2_SER_CONTROL_2",
    "ISW2_TM_REG_1",
    "IT64",
    "IT127",
    "IT255",
    "IT511",
    "IT1023",
    "IT1518",
    "IT2047",
    "IT4095",
    "IT8191",
    "IT9216",
    "IT16383",
    "ITAGE",
    "ITAGTCDPMAP_0",
    "ITAGTCDPMAP_1",
    "ITAG_ETHERTYPE",
    "ITBCA",
    "ITBYT",
    "ITERR",
    "ITE_CONFIG",
    "ITE_SCHED_WRR_WEIGHT_COS0",
    "ITE_SCHED_WRR_WEIGHT_COS1",
    "ITE_SCHED_WRR_WEIGHT_COS2",
    "ITE_SCHED_WRR_WEIGHT_COS3",
    "ITE_SCHED_WRR_WEIGHT_COS4",
    "ITE_SCHED_WRR_WEIGHT_COS5",
    "ITE_SCHED_WRR_WEIGHT_COS6",
    "ITE_SCHED_WRR_WEIGHT_COS7",
    "ITFCS",
    "ITFRG",
    "ITMAX",
    "ITMCA",
    "ITOVR",
    "ITPKT",
    "ITPOK",
    "ITUC",
    "ITUCA",
    "ITUFL",
    "ITXPF",
    "ITXPP",
    "IUCAST",
    "IUNHGI",
    "IUNKHDR",
    "IUNKNOWN_MCAST_BLOCK_MASK",
    "IUNKNOWN_MCAST_BLOCK_MASK_64",
    "IUNKNOWN_MCAST_BLOCK_MASK_HI",
    "IUNKNOWN_OPCODE",
    "IUNKNOWN_OPCODE_HI",
    "IUNKNOWN_UCAST_BLOCK_MASK",
    "IUNKNOWN_UCAST_BLOCK_MASK_64",
    "IUNKNOWN_UCAST_BLOCK_MASK_HI",
    "IUNKOPC",
    "IUSER_TRUNK_HASH_SELECT",
    "IVLAN_BUS_PARITY_DEBUG",
    "IVLAN_DBGCTRL",
    "IVLAN_ECC_ERROR",
    "IVLAN_ECC_ERROR_MASK",
    "IVLAN_INIT",
    "IVLAN_INIT_DATA0",
    "IVLAN_INIT_DATA1",
    "IVLAN_PARITY_ERROR",
    "IVLAN_PARITY_ERROR_MASK",
    "IVLAN_REGS_DEBUG",
    "IVLAN_SER_CONTROL",
    "IVLAN_TM_REG_1",
    "IVXLT_BUS_PARITY_DEBUG",
    "IVXLT_PARITY_ERROR",
    "IVXLT_PARITY_ERROR_MASK",
    "IVXLT_SER_CONTROL",
    "IVXLT_TM_REG_1",
    "IVXLT_TM_REG_2",
    "JBCASCFG_CHID_0",
    "JBCASCFG_CHID_1",
    "JBCASCFG_CHID_2",
    "JBCASCFG_CHID_3",
    "JBCASCFG_CHID_4",
    "JBCASCFG_CHID_5",
    "JBCASCFG_CHID_6",
    "JBCASCFG_CHID_7",
    "JBCASCFG_CHID_8",
    "JBCASCFG_CHID_9",
    "JBCASCFG_CHID_10",
    "JBCASCFG_CHID_11",
    "JBCASCFG_CHID_12",
    "JBCASCFG_CHID_13",
    "JBCASCFG_CHID_14",
    "JBCASCFG_CHID_15",
    "JBCASCFG_CHID_16",
    "JBCASCFG_CHID_17",
    "JBCASCFG_CHID_18",
    "JBCASCFG_CHID_19",
    "JBCASCFG_CHID_20",
    "JBCASCFG_CHID_21",
    "JBCASCFG_CHID_22",
    "JBCASCFG_CHID_23",
    "JBCASCFG_CHID_24",
    "JBCASCFG_CHID_25",
    "JBCASCFG_CHID_26",
    "JBCASCFG_CHID_27",
    "JBCASCFG_CHID_28",
    "JBCASCFG_CHID_29",
    "JBCASCFG_CHID_30",
    "JBCASCFG_CHID_31",
    "JBCASCFG_CHID_32",
    "JBCASCFG_CHID_33",
    "JBCASCFG_CHID_34",
    "JBCASCFG_CHID_35",
    "JBCASCFG_CHID_36",
    "JBCASCFG_CHID_37",
    "JBCASCFG_CHID_38",
    "JBCASCFG_CHID_39",
    "JBCASCFG_CHID_40",
    "JBCASCFG_CHID_41",
    "JBCASCFG_CHID_42",
    "JBCASCFG_CHID_43",
    "JBCASCFG_CHID_44",
    "JBCASCFG_CHID_45",
    "JBCASCFG_CHID_46",
    "JBCASCFG_CHID_47",
    "JBCASCFG_CHID_48",
    "JBCASCFG_CHID_49",
    "JBCASCFG_CHID_50",
    "JBCASCFG_CHID_51",
    "JBCASCFG_CHID_52",
    "JBCASCFG_CHID_53",
    "JBCASCFG_CHID_54",
    "JBCASCFG_CHID_55",
    "JBCASCFG_CHID_56",
    "JBCASCFG_CHID_57",
    "JBCASCFG_CHID_58",
    "JBCASCFG_CHID_59",
    "JBCASCFG_CHID_60",
    "JBCASCFG_CHID_61",
    "JBCASCFG_CHID_62",
    "JBCASCFG_CHID_63",
    "JBCASWIN",
    "JBCHCFG1_CHID_0",
    "JBCHCFG1_CHID_1",
    "JBCHCFG1_CHID_2",
    "JBCHCFG1_CHID_3",
    "JBCHCFG1_CHID_4",
    "JBCHCFG1_CHID_5",
    "JBCHCFG1_CHID_6",
    "JBCHCFG1_CHID_7",
    "JBCHCFG1_CHID_8",
    "JBCHCFG1_CHID_9",
    "JBCHCFG1_CHID_10",
    "JBCHCFG1_CHID_11",
    "JBCHCFG1_CHID_12",
    "JBCHCFG1_CHID_13",
    "JBCHCFG1_CHID_14",
    "JBCHCFG1_CHID_15",
    "JBCHCFG1_CHID_16",
    "JBCHCFG1_CHID_17",
    "JBCHCFG1_CHID_18",
    "JBCHCFG1_CHID_19",
    "JBCHCFG1_CHID_20",
    "JBCHCFG1_CHID_21",
    "JBCHCFG1_CHID_22",
    "JBCHCFG1_CHID_23",
    "JBCHCFG1_CHID_24",
    "JBCHCFG1_CHID_25",
    "JBCHCFG1_CHID_26",
    "JBCHCFG1_CHID_27",
    "JBCHCFG1_CHID_28",
    "JBCHCFG1_CHID_29",
    "JBCHCFG1_CHID_30",
    "JBCHCFG1_CHID_31",
    "JBCHCFG1_CHID_32",
    "JBCHCFG1_CHID_33",
    "JBCHCFG1_CHID_34",
    "JBCHCFG1_CHID_35",
    "JBCHCFG1_CHID_36",
    "JBCHCFG1_CHID_37",
    "JBCHCFG1_CHID_38",
    "JBCHCFG1_CHID_39",
    "JBCHCFG1_CHID_40",
    "JBCHCFG1_CHID_41",
    "JBCHCFG1_CHID_42",
    "JBCHCFG1_CHID_43",
    "JBCHCFG1_CHID_44",
    "JBCHCFG1_CHID_45",
    "JBCHCFG1_CHID_46",
    "JBCHCFG1_CHID_47",
    "JBCHCFG1_CHID_48",
    "JBCHCFG1_CHID_49",
    "JBCHCFG1_CHID_50",
    "JBCHCFG1_CHID_51",
    "JBCHCFG1_CHID_52",
    "JBCHCFG1_CHID_53",
    "JBCHCFG1_CHID_54",
    "JBCHCFG1_CHID_55",
    "JBCHCFG1_CHID_56",
    "JBCHCFG1_CHID_57",
    "JBCHCFG1_CHID_58",
    "JBCHCFG1_CHID_59",
    "JBCHCFG1_CHID_60",
    "JBCHCFG1_CHID_61",
    "JBCHCFG1_CHID_62",
    "JBCHCFG1_CHID_63",
    "JBCHCFG2_CHID_0",
    "JBCHCFG2_CHID_1",
    "JBCHCFG2_CHID_2",
    "JBCHCFG2_CHID_3",
    "JBCHCFG2_CHID_4",
    "JBCHCFG2_CHID_5",
    "JBCHCFG2_CHID_6",
    "JBCHCFG2_CHID_7",
    "JBCHCFG2_CHID_8",
    "JBCHCFG2_CHID_9",
    "JBCHCFG2_CHID_10",
    "JBCHCFG2_CHID_11",
    "JBCHCFG2_CHID_12",
    "JBCHCFG2_CHID_13",
    "JBCHCFG2_CHID_14",
    "JBCHCFG2_CHID_15",
    "JBCHCFG2_CHID_16",
    "JBCHCFG2_CHID_17",
    "JBCHCFG2_CHID_18",
    "JBCHCFG2_CHID_19",
    "JBCHCFG2_CHID_20",
    "JBCHCFG2_CHID_21",
    "JBCHCFG2_CHID_22",
    "JBCHCFG2_CHID_23",
    "JBCHCFG2_CHID_24",
    "JBCHCFG2_CHID_25",
    "JBCHCFG2_CHID_26",
    "JBCHCFG2_CHID_27",
    "JBCHCFG2_CHID_28",
    "JBCHCFG2_CHID_29",
    "JBCHCFG2_CHID_30",
    "JBCHCFG2_CHID_31",
    "JBCHCFG2_CHID_32",
    "JBCHCFG2_CHID_33",
    "JBCHCFG2_CHID_34",
    "JBCHCFG2_CHID_35",
    "JBCHCFG2_CHID_36",
    "JBCHCFG2_CHID_37",
    "JBCHCFG2_CHID_38",
    "JBCHCFG2_CHID_39",
    "JBCHCFG2_CHID_40",
    "JBCHCFG2_CHID_41",
    "JBCHCFG2_CHID_42",
    "JBCHCFG2_CHID_43",
    "JBCHCFG2_CHID_44",
    "JBCHCFG2_CHID_45",
    "JBCHCFG2_CHID_46",
    "JBCHCFG2_CHID_47",
    "JBCHCFG2_CHID_48",
    "JBCHCFG2_CHID_49",
    "JBCHCFG2_CHID_50",
    "JBCHCFG2_CHID_51",
    "JBCHCFG2_CHID_52",
    "JBCHCFG2_CHID_53",
    "JBCHCFG2_CHID_54",
    "JBCHCFG2_CHID_55",
    "JBCHCFG2_CHID_56",
    "JBCHCFG2_CHID_57",
    "JBCHCFG2_CHID_58",
    "JBCHCFG2_CHID_59",
    "JBCHCFG2_CHID_60",
    "JBCHCFG2_CHID_61",
    "JBCHCFG2_CHID_62",
    "JBCHCFG2_CHID_63",
    "JBCSTAT_CHID_0",
    "JBCSTAT_CHID_1",
    "JBCSTAT_CHID_2",
    "JBCSTAT_CHID_3",
    "JBCSTAT_CHID_4",
    "JBCSTAT_CHID_5",
    "JBCSTAT_CHID_6",
    "JBCSTAT_CHID_7",
    "JBCSTAT_CHID_8",
    "JBCSTAT_CHID_9",
    "JBCSTAT_CHID_10",
    "JBCSTAT_CHID_11",
    "JBCSTAT_CHID_12",
    "JBCSTAT_CHID_13",
    "JBCSTAT_CHID_14",
    "JBCSTAT_CHID_15",
    "JBCSTAT_CHID_16",
    "JBCSTAT_CHID_17",
    "JBCSTAT_CHID_18",
    "JBCSTAT_CHID_19",
    "JBCSTAT_CHID_20",
    "JBCSTAT_CHID_21",
    "JBCSTAT_CHID_22",
    "JBCSTAT_CHID_23",
    "JBCSTAT_CHID_24",
    "JBCSTAT_CHID_25",
    "JBCSTAT_CHID_26",
    "JBCSTAT_CHID_27",
    "JBCSTAT_CHID_28",
    "JBCSTAT_CHID_29",
    "JBCSTAT_CHID_30",
    "JBCSTAT_CHID_31",
    "JBCSTAT_CHID_32",
    "JBCSTAT_CHID_33",
    "JBCSTAT_CHID_34",
    "JBCSTAT_CHID_35",
    "JBCSTAT_CHID_36",
    "JBCSTAT_CHID_37",
    "JBCSTAT_CHID_38",
    "JBCSTAT_CHID_39",
    "JBCSTAT_CHID_40",
    "JBCSTAT_CHID_41",
    "JBCSTAT_CHID_42",
    "JBCSTAT_CHID_43",
    "JBCSTAT_CHID_44",
    "JBCSTAT_CHID_45",
    "JBCSTAT_CHID_46",
    "JBCSTAT_CHID_47",
    "JBCSTAT_CHID_48",
    "JBCSTAT_CHID_49",
    "JBCSTAT_CHID_50",
    "JBCSTAT_CHID_51",
    "JBCSTAT_CHID_52",
    "JBCSTAT_CHID_53",
    "JBCSTAT_CHID_54",
    "JBCSTAT_CHID_55",
    "JBCSTAT_CHID_56",
    "JBCSTAT_CHID_57",
    "JBCSTAT_CHID_58",
    "JBCSTAT_CHID_59",
    "JBCSTAT_CHID_60",
    "JBCSTAT_CHID_61",
    "JBCSTAT_CHID_62",
    "JBCSTAT_CHID_63",
    "JBDEPC_TCID_0",
    "JBDEPC_TCID_1",
    "JBDEPC_TCID_2",
    "JBDEPC_TCID_3",
    "JBDEPC_TCID_4",
    "JBDEPC_TCID_5",
    "JBDEPC_TCID_6",
    "JBDEPC_TCID_7",
    "JBDEPC_TCID_8",
    "JBDEPC_TCID_9",
    "JBDEPC_TCID_10",
    "JBDEPC_TCID_11",
    "JBDEPC_TCID_12",
    "JBDEPC_TCID_13",
    "JBDEPC_TCID_14",
    "JBDEPC_TCID_15",
    "JBDMAX1_CHID_0",
    "JBDMAX1_CHID_1",
    "JBDMAX1_CHID_2",
    "JBDMAX1_CHID_3",
    "JBDMAX1_CHID_4",
    "JBDMAX1_CHID_5",
    "JBDMAX1_CHID_6",
    "JBDMAX1_CHID_7",
    "JBDMAX1_CHID_8",
    "JBDMAX1_CHID_9",
    "JBDMAX1_CHID_10",
    "JBDMAX1_CHID_11",
    "JBDMAX1_CHID_12",
    "JBDMAX1_CHID_13",
    "JBDMAX1_CHID_14",
    "JBDMAX1_CHID_15",
    "JBDMAX1_CHID_16",
    "JBDMAX1_CHID_17",
    "JBDMAX1_CHID_18",
    "JBDMAX1_CHID_19",
    "JBDMAX1_CHID_20",
    "JBDMAX1_CHID_21",
    "JBDMAX1_CHID_22",
    "JBDMAX1_CHID_23",
    "JBDMAX1_CHID_24",
    "JBDMAX1_CHID_25",
    "JBDMAX1_CHID_26",
    "JBDMAX1_CHID_27",
    "JBDMAX1_CHID_28",
    "JBDMAX1_CHID_29",
    "JBDMAX1_CHID_30",
    "JBDMAX1_CHID_31",
    "JBDMAX1_CHID_32",
    "JBDMAX1_CHID_33",
    "JBDMAX1_CHID_34",
    "JBDMAX1_CHID_35",
    "JBDMAX1_CHID_36",
    "JBDMAX1_CHID_37",
    "JBDMAX1_CHID_38",
    "JBDMAX1_CHID_39",
    "JBDMAX1_CHID_40",
    "JBDMAX1_CHID_41",
    "JBDMAX1_CHID_42",
    "JBDMAX1_CHID_43",
    "JBDMAX1_CHID_44",
    "JBDMAX1_CHID_45",
    "JBDMAX1_CHID_46",
    "JBDMAX1_CHID_47",
    "JBDMAX1_CHID_48",
    "JBDMAX1_CHID_49",
    "JBDMAX1_CHID_50",
    "JBDMAX1_CHID_51",
    "JBDMAX1_CHID_52",
    "JBDMAX1_CHID_53",
    "JBDMAX1_CHID_54",
    "JBDMAX1_CHID_55",
    "JBDMAX1_CHID_56",
    "JBDMAX1_CHID_57",
    "JBDMAX1_CHID_58",
    "JBDMAX1_CHID_59",
    "JBDMAX1_CHID_60",
    "JBDMAX1_CHID_61",
    "JBDMAX1_CHID_62",
    "JBDMAX1_CHID_63",
    "JBDMAX2_CHID_0",
    "JBDMAX2_CHID_1",
    "JBDMAX2_CHID_2",
    "JBDMAX2_CHID_3",
    "JBDMAX2_CHID_4",
    "JBDMAX2_CHID_5",
    "JBDMAX2_CHID_6",
    "JBDMAX2_CHID_7",
    "JBDMAX2_CHID_8",
    "JBDMAX2_CHID_9",
    "JBDMAX2_CHID_10",
    "JBDMAX2_CHID_11",
    "JBDMAX2_CHID_12",
    "JBDMAX2_CHID_13",
    "JBDMAX2_CHID_14",
    "JBDMAX2_CHID_15",
    "JBDMAX2_CHID_16",
    "JBDMAX2_CHID_17",
    "JBDMAX2_CHID_18",
    "JBDMAX2_CHID_19",
    "JBDMAX2_CHID_20",
    "JBDMAX2_CHID_21",
    "JBDMAX2_CHID_22",
    "JBDMAX2_CHID_23",
    "JBDMAX2_CHID_24",
    "JBDMAX2_CHID_25",
    "JBDMAX2_CHID_26",
    "JBDMAX2_CHID_27",
    "JBDMAX2_CHID_28",
    "JBDMAX2_CHID_29",
    "JBDMAX2_CHID_30",
    "JBDMAX2_CHID_31",
    "JBDMAX2_CHID_32",
    "JBDMAX2_CHID_33",
    "JBDMAX2_CHID_34",
    "JBDMAX2_CHID_35",
    "JBDMAX2_CHID_36",
    "JBDMAX2_CHID_37",
    "JBDMAX2_CHID_38",
    "JBDMAX2_CHID_39",
    "JBDMAX2_CHID_40",
    "JBDMAX2_CHID_41",
    "JBDMAX2_CHID_42",
    "JBDMAX2_CHID_43",
    "JBDMAX2_CHID_44",
    "JBDMAX2_CHID_45",
    "JBDMAX2_CHID_46",
    "JBDMAX2_CHID_47",
    "JBDMAX2_CHID_48",
    "JBDMAX2_CHID_49",
    "JBDMAX2_CHID_50",
    "JBDMAX2_CHID_51",
    "JBDMAX2_CHID_52",
    "JBDMAX2_CHID_53",
    "JBDMAX2_CHID_54",
    "JBDMAX2_CHID_55",
    "JBDMAX2_CHID_56",
    "JBDMAX2_CHID_57",
    "JBDMAX2_CHID_58",
    "JBDMAX2_CHID_59",
    "JBDMAX2_CHID_60",
    "JBDMAX2_CHID_61",
    "JBDMAX2_CHID_62",
    "JBDMAX2_CHID_63",
    "JBDMIN1_CHID_0",
    "JBDMIN1_CHID_1",
    "JBDMIN1_CHID_2",
    "JBDMIN1_CHID_3",
    "JBDMIN1_CHID_4",
    "JBDMIN1_CHID_5",
    "JBDMIN1_CHID_6",
    "JBDMIN1_CHID_7",
    "JBDMIN1_CHID_8",
    "JBDMIN1_CHID_9",
    "JBDMIN1_CHID_10",
    "JBDMIN1_CHID_11",
    "JBDMIN1_CHID_12",
    "JBDMIN1_CHID_13",
    "JBDMIN1_CHID_14",
    "JBDMIN1_CHID_15",
    "JBDMIN1_CHID_16",
    "JBDMIN1_CHID_17",
    "JBDMIN1_CHID_18",
    "JBDMIN1_CHID_19",
    "JBDMIN1_CHID_20",
    "JBDMIN1_CHID_21",
    "JBDMIN1_CHID_22",
    "JBDMIN1_CHID_23",
    "JBDMIN1_CHID_24",
    "JBDMIN1_CHID_25",
    "JBDMIN1_CHID_26",
    "JBDMIN1_CHID_27",
    "JBDMIN1_CHID_28",
    "JBDMIN1_CHID_29",
    "JBDMIN1_CHID_30",
    "JBDMIN1_CHID_31",
    "JBDMIN1_CHID_32",
    "JBDMIN1_CHID_33",
    "JBDMIN1_CHID_34",
    "JBDMIN1_CHID_35",
    "JBDMIN1_CHID_36",
    "JBDMIN1_CHID_37",
    "JBDMIN1_CHID_38",
    "JBDMIN1_CHID_39",
    "JBDMIN1_CHID_40",
    "JBDMIN1_CHID_41",
    "JBDMIN1_CHID_42",
    "JBDMIN1_CHID_43",
    "JBDMIN1_CHID_44",
    "JBDMIN1_CHID_45",
    "JBDMIN1_CHID_46",
    "JBDMIN1_CHID_47",
    "JBDMIN1_CHID_48",
    "JBDMIN1_CHID_49",
    "JBDMIN1_CHID_50",
    "JBDMIN1_CHID_51",
    "JBDMIN1_CHID_52",
    "JBDMIN1_CHID_53",
    "JBDMIN1_CHID_54",
    "JBDMIN1_CHID_55",
    "JBDMIN1_CHID_56",
    "JBDMIN1_CHID_57",
    "JBDMIN1_CHID_58",
    "JBDMIN1_CHID_59",
    "JBDMIN1_CHID_60",
    "JBDMIN1_CHID_61",
    "JBDMIN1_CHID_62",
    "JBDMIN1_CHID_63",
    "JBDMIN2_CHID_0",
    "JBDMIN2_CHID_1",
    "JBDMIN2_CHID_2",
    "JBDMIN2_CHID_3",
    "JBDMIN2_CHID_4",
    "JBDMIN2_CHID_5",
    "JBDMIN2_CHID_6",
    "JBDMIN2_CHID_7",
    "JBDMIN2_CHID_8",
    "JBDMIN2_CHID_9",
    "JBDMIN2_CHID_10",
    "JBDMIN2_CHID_11",
    "JBDMIN2_CHID_12",
    "JBDMIN2_CHID_13",
    "JBDMIN2_CHID_14",
    "JBDMIN2_CHID_15",
    "JBDMIN2_CHID_16",
    "JBDMIN2_CHID_17",
    "JBDMIN2_CHID_18",
    "JBDMIN2_CHID_19",
    "JBDMIN2_CHID_20",
    "JBDMIN2_CHID_21",
    "JBDMIN2_CHID_22",
    "JBDMIN2_CHID_23",
    "JBDMIN2_CHID_24",
    "JBDMIN2_CHID_25",
    "JBDMIN2_CHID_26",
    "JBDMIN2_CHID_27",
    "JBDMIN2_CHID_28",
    "JBDMIN2_CHID_29",
    "JBDMIN2_CHID_30",
    "JBDMIN2_CHID_31",
    "JBDMIN2_CHID_32",
    "JBDMIN2_CHID_33",
    "JBDMIN2_CHID_34",
    "JBDMIN2_CHID_35",
    "JBDMIN2_CHID_36",
    "JBDMIN2_CHID_37",
    "JBDMIN2_CHID_38",
    "JBDMIN2_CHID_39",
    "JBDMIN2_CHID_40",
    "JBDMIN2_CHID_41",
    "JBDMIN2_CHID_42",
    "JBDMIN2_CHID_43",
    "JBDMIN2_CHID_44",
    "JBDMIN2_CHID_45",
    "JBDMIN2_CHID_46",
    "JBDMIN2_CHID_47",
    "JBDMIN2_CHID_48",
    "JBDMIN2_CHID_49",
    "JBDMIN2_CHID_50",
    "JBDMIN2_CHID_51",
    "JBDMIN2_CHID_52",
    "JBDMIN2_CHID_53",
    "JBDMIN2_CHID_54",
    "JBDMIN2_CHID_55",
    "JBDMIN2_CHID_56",
    "JBDMIN2_CHID_57",
    "JBDMIN2_CHID_58",
    "JBDMIN2_CHID_59",
    "JBDMIN2_CHID_60",
    "JBDMIN2_CHID_61",
    "JBDMIN2_CHID_62",
    "JBDMIN2_CHID_63",
    "JBDSUM1_TCID_0",
    "JBDSUM1_TCID_1",
    "JBDSUM1_TCID_2",
    "JBDSUM1_TCID_3",
    "JBDSUM1_TCID_4",
    "JBDSUM1_TCID_5",
    "JBDSUM1_TCID_6",
    "JBDSUM1_TCID_7",
    "JBDSUM1_TCID_8",
    "JBDSUM1_TCID_9",
    "JBDSUM1_TCID_10",
    "JBDSUM1_TCID_11",
    "JBDSUM1_TCID_12",
    "JBDSUM1_TCID_13",
    "JBDSUM1_TCID_14",
    "JBDSUM1_TCID_15",
    "JBDSUM2_TCID_0",
    "JBDSUM2_TCID_1",
    "JBDSUM2_TCID_2",
    "JBDSUM2_TCID_3",
    "JBDSUM2_TCID_4",
    "JBDSUM2_TCID_5",
    "JBDSUM2_TCID_6",
    "JBDSUM2_TCID_7",
    "JBDSUM2_TCID_8",
    "JBDSUM2_TCID_9",
    "JBDSUM2_TCID_10",
    "JBDSUM2_TCID_11",
    "JBDSUM2_TCID_12",
    "JBDSUM2_TCID_13",
    "JBDSUM2_TCID_14",
    "JBDSUM2_TCID_15",
    "JBMISSPC_CHID_0",
    "JBMISSPC_CHID_1",
    "JBMISSPC_CHID_2",
    "JBMISSPC_CHID_3",
    "JBMISSPC_CHID_4",
    "JBMISSPC_CHID_5",
    "JBMISSPC_CHID_6",
    "JBMISSPC_CHID_7",
    "JBMISSPC_CHID_8",
    "JBMISSPC_CHID_9",
    "JBMISSPC_CHID_10",
    "JBMISSPC_CHID_11",
    "JBMISSPC_CHID_12",
    "JBMISSPC_CHID_13",
    "JBMISSPC_CHID_14",
    "JBMISSPC_CHID_15",
    "JBMISSPC_CHID_16",
    "JBMISSPC_CHID_17",
    "JBMISSPC_CHID_18",
    "JBMISSPC_CHID_19",
    "JBMISSPC_CHID_20",
    "JBMISSPC_CHID_21",
    "JBMISSPC_CHID_22",
    "JBMISSPC_CHID_23",
    "JBMISSPC_CHID_24",
    "JBMISSPC_CHID_25",
    "JBMISSPC_CHID_26",
    "JBMISSPC_CHID_27",
    "JBMISSPC_CHID_28",
    "JBMISSPC_CHID_29",
    "JBMISSPC_CHID_30",
    "JBMISSPC_CHID_31",
    "JBMISSPC_CHID_32",
    "JBMISSPC_CHID_33",
    "JBMISSPC_CHID_34",
    "JBMISSPC_CHID_35",
    "JBMISSPC_CHID_36",
    "JBMISSPC_CHID_37",
    "JBMISSPC_CHID_38",
    "JBMISSPC_CHID_39",
    "JBMISSPC_CHID_40",
    "JBMISSPC_CHID_41",
    "JBMISSPC_CHID_42",
    "JBMISSPC_CHID_43",
    "JBMISSPC_CHID_44",
    "JBMISSPC_CHID_45",
    "JBMISSPC_CHID_46",
    "JBMISSPC_CHID_47",
    "JBMISSPC_CHID_48",
    "JBMISSPC_CHID_49",
    "JBMISSPC_CHID_50",
    "JBMISSPC_CHID_51",
    "JBMISSPC_CHID_52",
    "JBMISSPC_CHID_53",
    "JBMISSPC_CHID_54",
    "JBMISSPC_CHID_55",
    "JBMISSPC_CHID_56",
    "JBMISSPC_CHID_57",
    "JBMISSPC_CHID_58",
    "JBMISSPC_CHID_59",
    "JBMISSPC_CHID_60",
    "JBMISSPC_CHID_61",
    "JBMISSPC_CHID_62",
    "JBMISSPC_CHID_63",
    "JBRSTRT_CHID_0",
    "JBRSTRT_CHID_1",
    "JBRSTRT_CHID_2",
    "JBRSTRT_CHID_3",
    "JBRSTRT_CHID_4",
    "JBRSTRT_CHID_5",
    "JBRSTRT_CHID_6",
    "JBRSTRT_CHID_7",
    "JBRSTRT_CHID_8",
    "JBRSTRT_CHID_9",
    "JBRSTRT_CHID_10",
    "JBRSTRT_CHID_11",
    "JBRSTRT_CHID_12",
    "JBRSTRT_CHID_13",
    "JBRSTRT_CHID_14",
    "JBRSTRT_CHID_15",
    "JBRSTRT_CHID_16",
    "JBRSTRT_CHID_17",
    "JBRSTRT_CHID_18",
    "JBRSTRT_CHID_19",
    "JBRSTRT_CHID_20",
    "JBRSTRT_CHID_21",
    "JBRSTRT_CHID_22",
    "JBRSTRT_CHID_23",
    "JBRSTRT_CHID_24",
    "JBRSTRT_CHID_25",
    "JBRSTRT_CHID_26",
    "JBRSTRT_CHID_27",
    "JBRSTRT_CHID_28",
    "JBRSTRT_CHID_29",
    "JBRSTRT_CHID_30",
    "JBRSTRT_CHID_31",
    "JBRSTRT_CHID_32",
    "JBRSTRT_CHID_33",
    "JBRSTRT_CHID_34",
    "JBRSTRT_CHID_35",
    "JBRSTRT_CHID_36",
    "JBRSTRT_CHID_37",
    "JBRSTRT_CHID_38",
    "JBRSTRT_CHID_39",
    "JBRSTRT_CHID_40",
    "JBRSTRT_CHID_41",
    "JBRSTRT_CHID_42",
    "JBRSTRT_CHID_43",
    "JBRSTRT_CHID_44",
    "JBRSTRT_CHID_45",
    "JBRSTRT_CHID_46",
    "JBRSTRT_CHID_47",
    "JBRSTRT_CHID_48",
    "JBRSTRT_CHID_49",
    "JBRSTRT_CHID_50",
    "JBRSTRT_CHID_51",
    "JBRSTRT_CHID_52",
    "JBRSTRT_CHID_53",
    "JBRSTRT_CHID_54",
    "JBRSTRT_CHID_55",
    "JBRSTRT_CHID_56",
    "JBRSTRT_CHID_57",
    "JBRSTRT_CHID_58",
    "JBRSTRT_CHID_59",
    "JBRSTRT_CHID_60",
    "JBRSTRT_CHID_61",
    "JBRSTRT_CHID_62",
    "JBRSTRT_CHID_63",
    "JBSLPCFG",
    "JBSLPCMD",
    "JBUNDRPC_CHID_0",
    "JBUNDRPC_CHID_1",
    "JBUNDRPC_CHID_2",
    "JBUNDRPC_CHID_3",
    "JBUNDRPC_CHID_4",
    "JBUNDRPC_CHID_5",
    "JBUNDRPC_CHID_6",
    "JBUNDRPC_CHID_7",
    "JBUNDRPC_CHID_8",
    "JBUNDRPC_CHID_9",
    "JBUNDRPC_CHID_10",
    "JBUNDRPC_CHID_11",
    "JBUNDRPC_CHID_12",
    "JBUNDRPC_CHID_13",
    "JBUNDRPC_CHID_14",
    "JBUNDRPC_CHID_15",
    "JBUNDRPC_CHID_16",
    "JBUNDRPC_CHID_17",
    "JBUNDRPC_CHID_18",
    "JBUNDRPC_CHID_19",
    "JBUNDRPC_CHID_20",
    "JBUNDRPC_CHID_21",
    "JBUNDRPC_CHID_22",
    "JBUNDRPC_CHID_23",
    "JBUNDRPC_CHID_24",
    "JBUNDRPC_CHID_25",
    "JBUNDRPC_CHID_26",
    "JBUNDRPC_CHID_27",
    "JBUNDRPC_CHID_28",
    "JBUNDRPC_CHID_29",
    "JBUNDRPC_CHID_30",
    "JBUNDRPC_CHID_31",
    "JBUNDRPC_CHID_32",
    "JBUNDRPC_CHID_33",
    "JBUNDRPC_CHID_34",
    "JBUNDRPC_CHID_35",
    "JBUNDRPC_CHID_36",
    "JBUNDRPC_CHID_37",
    "JBUNDRPC_CHID_38",
    "JBUNDRPC_CHID_39",
    "JBUNDRPC_CHID_40",
    "JBUNDRPC_CHID_41",
    "JBUNDRPC_CHID_42",
    "JBUNDRPC_CHID_43",
    "JBUNDRPC_CHID_44",
    "JBUNDRPC_CHID_45",
    "JBUNDRPC_CHID_46",
    "JBUNDRPC_CHID_47",
    "JBUNDRPC_CHID_48",
    "JBUNDRPC_CHID_49",
    "JBUNDRPC_CHID_50",
    "JBUNDRPC_CHID_51",
    "JBUNDRPC_CHID_52",
    "JBUNDRPC_CHID_53",
    "JBUNDRPC_CHID_54",
    "JBUNDRPC_CHID_55",
    "JBUNDRPC_CHID_56",
    "JBUNDRPC_CHID_57",
    "JBUNDRPC_CHID_58",
    "JBUNDRPC_CHID_59",
    "JBUNDRPC_CHID_60",
    "JBUNDRPC_CHID_61",
    "JBUNDRPC_CHID_62",
    "JBUNDRPC_CHID_63",
    "JTAG_M0_IDM_IDM_INTERRUPT_STATUS",
    "JTAG_M0_IDM_IDM_RESET_CONTROL",
    "JTAG_M0_IDM_IDM_RESET_STATUS",
    "KNOWN_MCAST_BLOCK_MASK",
    "KNOWN_MCAST_BLOCK_MASK_64",
    "KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL",
    "KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR",
    "KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK",
    "L0_COSWEIGHTS",
    "L0_WERRCOUNT",
    "L2GRE_CONTROL",
    "L2GRE_DEFAULT_NETWORK_SVP",
    "L2GRE_DEFAULT_SVP",
    "L2MC_DBGCTRL",
    "L2MC_PARITY_CONTROL",
    "L2MC_PARITY_STATUS",
    "L2MC_PARITY_STATUS_INTR",
    "L2MC_PARITY_STATUS_NACK",
    "L2_AGE_DEBUG",
    "L2_AGE_DEBUG_2",
    "L2_AGE_TIMER",
    "L2_AUX_HASH_CONTROL",
    "L2_BULK_CONTROL",
    "L2_BULK_KEY_TYPE_PORT_A",
    "L2_BULK_KEY_TYPE_PORT_B",
    "L2_BULK_MATCH_PORT_A",
    "L2_BULK_MATCH_PORT_B",
    "L2_ENDPOINT_ID_DBGCTRL_0",
    "L2_ENDPOINT_ID_DBGCTRL_1",
    "L2_ENDPOINT_ID_HASH_CONTROL",
    "L2_ENTRY_ADDR_MASK",
    "L2_ENTRY_CONTROL",
    "L2_ENTRY_CONTROL_0",
    "L2_ENTRY_CONTROL_1",
    "L2_ENTRY_CONTROL_2",
    "L2_ENTRY_CONTROL_3",
    "L2_ENTRY_CONTROL_4",
    "L2_ENTRY_CONTROL_5",
    "L2_ENTRY_CONTROL_6",
    "L2_ENTRY_DA_DBGCTRL_0",
    "L2_ENTRY_DA_DBGCTRL_1",
    "L2_ENTRY_DA_DBGCTRL_2",
    "L2_ENTRY_DA_DBGCTRL_3",
    "L2_ENTRY_DA_DBGCTRL_4",
    "L2_ENTRY_DA_DBGCTRL_5",
    "L2_ENTRY_DA_DBGCTRL_6",
    "L2_ENTRY_DA_DBGCTRL_7",
    "L2_ENTRY_DA_DBGCTRL_8",
    "L2_ENTRY_DBGCTRL0",
    "L2_ENTRY_DBGCTRL1",
    "L2_ENTRY_DBGCTRL_0",
    "L2_ENTRY_DBGCTRL_1",
    "L2_ENTRY_DBGCTRL_2",
    "L2_ENTRY_DBGCTRL_3",
    "L2_ENTRY_LP_CONTROL",
    "L2_ENTRY_PARITY_CONTROL",
    "L2_ENTRY_PARITY_STATUS",
    "L2_ENTRY_PARITY_STATUS_0",
    "L2_ENTRY_PARITY_STATUS_1",
    "L2_ENTRY_PARITY_STATUS_INTR_0",
    "L2_ENTRY_PARITY_STATUS_INTR_1",
    "L2_ENTRY_PARITY_STATUS_NACK_0",
    "L2_ENTRY_PARITY_STATUS_NACK_1",
    "L2_ENTRY_SA_DBGCTRL_0",
    "L2_ENTRY_SA_DBGCTRL_1",
    "L2_ENTRY_SA_DBGCTRL_2",
    "L2_ENTRY_SA_DBGCTRL_3",
    "L2_ENTRY_SA_DBGCTRL_4",
    "L2_ENTRY_SA_DBGCTRL_5",
    "L2_ENTRY_SA_DBGCTRL_6",
    "L2_ENTRY_SA_DBGCTRL_7",
    "L2_ENTRY_SA_DBGCTRL_8",
    "L2_HITDA_DBGCTRL",
    "L2_HITSA_DBGCTRL",
    "L2_HIT_CONTROL",
    "L2_HIT_DBGCTRL",
    "L2_HIT_DBGCTRL_0",
    "L2_HIT_DBGCTRL_1",
    "L2_HIT_DBGCTRL_2",
    "L2_HIT_DBGCTRL_3",
    "L2_HIT_DBGCTRL_4",
    "L2_LEARN_CONTROL",
    "L2_LP_CONTROL_0",
    "L2_LP_CONTROL_1",
    "L2_LP_CONTROL_2",
    "L2_MOD_FIFO_CLAIM_AVAIL",
    "L2_MOD_FIFO_CNT",
    "L2_MOD_FIFO_DBGCTRL",
    "L2_MOD_FIFO_ENABLE",
    "L2_MOD_FIFO_MEMORY_CONTROL_0",
    "L2_MOD_FIFO_PARITY_CONTROL",
    "L2_MOD_FIFO_PARITY_STATUS_INTR",
    "L2_MOD_FIFO_PARITY_STATUS_NACK",
    "L2_MOD_FIFO_RD_PTR",
    "L2_MOD_FIFO_WR_PTR",
    "L2_TABLE_HASH_CONTROL",
    "L2_USER_ENTRY_CAM_BIST_CONFIG",
    "L2_USER_ENTRY_CAM_BIST_CONTROL",
    "L2_USER_ENTRY_CAM_BIST_DBGCTRL",
    "L2_USER_ENTRY_CAM_BIST_DBG_DATA",
    "L2_USER_ENTRY_CAM_BIST_S10_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S2_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S3_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S5_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S6_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S8_STATUS",
    "L2_USER_ENTRY_CAM_BIST_STATUS",
    "L2_USER_ENTRY_CAM_CONTROL",
    "L2_USER_ENTRY_CAM_DBGCTRL",
    "L2_USER_ENTRY_DATA_DBGCTRL",
    "L2_USER_ENTRY_DATA_PARITY_CONTROL",
    "L2_USER_ENTRY_DATA_PARITY_STATUS_INTR",
    "L2_USER_ENTRY_DATA_PARITY_STATUS_NACK",
    "L2_USER_ENTRY_DBGCTRL",
    "L3MC_DBGCTRL",
    "L3MC_PARITY_CONTROL",
    "L3MC_PARITY_STATUS",
    "L3_AUX_HASH_CONTROL",
    "L3_DEFIP_128_CAM_BIST_CONFIG",
    "L3_DEFIP_128_CAM_BIST_CONTROL",
    "L3_DEFIP_128_CAM_BIST_DBG_DATA",
    "L3_DEFIP_128_CAM_BIST_STATUS",
    "L3_DEFIP_128_CAM_DBGCTRL",
    "L3_DEFIP_128_CAM_DBGCTRL0",
    "L3_DEFIP_128_CAM_ENABLE",
    "L3_DEFIP_128_DATA_DBGCTRL",
    "L3_DEFIP_128_DATA_PARITY_CONTROL",
    "L3_DEFIP_128_DATA_PARITY_STATUS_INTR",
    "L3_DEFIP_128_DATA_PARITY_STATUS_NACK",
    "L3_DEFIP_ALPM_CFG",
    "L3_DEFIP_AUX_CTRL",
    "L3_DEFIP_AUX_CTRL_1",
    "L3_DEFIP_AUX_RAM_CTRL_0",
    "L3_DEFIP_AUX_RAM_CTRL_1",
    "L3_DEFIP_CAM_BIST_CONFIG",
    "L3_DEFIP_CAM_BIST_CONTROL",
    "L3_DEFIP_CAM_BIST_DBGCTRL",
    "L3_DEFIP_CAM_BIST_DBGCTRL_0",
    "L3_DEFIP_CAM_BIST_DBGCTRL_1",
    "L3_DEFIP_CAM_BIST_DBG_DATA",
    "L3_DEFIP_CAM_BIST_S10_STATUS",
    "L3_DEFIP_CAM_BIST_S12_STATUS",
    "L3_DEFIP_CAM_BIST_S2_STATUS",
    "L3_DEFIP_CAM_BIST_S3_STATUS",
    "L3_DEFIP_CAM_BIST_S5_STATUS",
    "L3_DEFIP_CAM_BIST_S6_STATUS",
    "L3_DEFIP_CAM_BIST_S8_STATUS",
    "L3_DEFIP_CAM_BIST_STATUS",
    "L3_DEFIP_CAM_CONTROL0",
    "L3_DEFIP_CAM_CONTROL1",
    "L3_DEFIP_CAM_DBGCTRL0",
    "L3_DEFIP_CAM_DBGCTRL01",
    "L3_DEFIP_CAM_DBGCTRL1",
    "L3_DEFIP_CAM_DBGCTRL02",
    "L3_DEFIP_CAM_DBGCTRL2",
    "L3_DEFIP_CAM_DBGCTRL03",
    "L3_DEFIP_CAM_DBGCTRL3",
    "L3_DEFIP_CAM_DBGCTRL4",
    "L3_DEFIP_CAM_DBGCTRL5",
    "L3_DEFIP_CAM_DBGCTRL6",
    "L3_DEFIP_CAM_DBGCTRL7",
    "L3_DEFIP_CAM_DBGCTRL11",
    "L3_DEFIP_CAM_DBGCTRL12",
    "L3_DEFIP_CAM_DBGCTRL13",
    "L3_DEFIP_CAM_DBGCTRL21",
    "L3_DEFIP_CAM_DBGCTRL22",
    "L3_DEFIP_CAM_DBGCTRL23",
    "L3_DEFIP_CAM_DBGCTRL31",
    "L3_DEFIP_CAM_DBGCTRL32",
    "L3_DEFIP_CAM_DBGCTRL33",
    "L3_DEFIP_CAM_DBGCTRL41",
    "L3_DEFIP_CAM_DBGCTRL42",
    "L3_DEFIP_CAM_DBGCTRL43",
    "L3_DEFIP_CAM_DBGCTRL51",
    "L3_DEFIP_CAM_DBGCTRL52",
    "L3_DEFIP_CAM_DBGCTRL53",
    "L3_DEFIP_CAM_DEBUG_DATA_0",
    "L3_DEFIP_CAM_DEBUG_DATA_1",
    "L3_DEFIP_CAM_DEBUG_DATA_2",
    "L3_DEFIP_CAM_DEBUG_SEND",
    "L3_DEFIP_CAM_ENABLE",
    "L3_DEFIP_DATA_DBGCTRL",
    "L3_DEFIP_DATA_DBGCTRL_0",
    "L3_DEFIP_DATA_DBGCTRL_1",
    "L3_DEFIP_DATA_DBGCTRL_2",
    "L3_DEFIP_DATA_DBGCTRL_3",
    "L3_DEFIP_DATA_DBGCTRL_4",
    "L3_DEFIP_DATA_DBGCTRL_5",
    "L3_DEFIP_DATA_PARITY_CONTROL",
    "L3_DEFIP_DATA_PARITY_STATUS_INTR",
    "L3_DEFIP_DATA_PARITY_STATUS_NACK",
    "L3_DEFIP_DATA_PDA_CONTROL_0",
    "L3_DEFIP_DATA_PDA_CONTROL_1",
    "L3_DEFIP_DATA_PDA_CONTROL_2",
    "L3_DEFIP_DATA_PDA_CONTROL_3",
    "L3_DEFIP_KEY_SEL",
    "L3_DEFIP_KEY_SEL_0",
    "L3_DEFIP_KEY_SEL_1",
    "L3_DEFIP_PARITY_CONTROL",
    "L3_DEFIP_PARITY_STATUS",
    "L3_DEFIP_RPF_CONTROL",
    "L3_ECMP_DBGCTRL",
    "L3_ECMP_GROUP_PARITY_CONTROL",
    "L3_ECMP_GROUP_PARITY_STATUS_INTR",
    "L3_ECMP_GROUP_PARITY_STATUS_NACK",
    "L3_ECMP_PARITY_CONTROL",
    "L3_ECMP_PARITY_STATUS_INTR",
    "L3_ECMP_PARITY_STATUS_NACK",
    "L3_ENTRY_ADDR_MASK",
    "L3_ENTRY_CONTROL",
    "L3_ENTRY_CONTROL_0",
    "L3_ENTRY_CONTROL_1",
    "L3_ENTRY_CONTROL_2",
    "L3_ENTRY_CONTROL_3",
    "L3_ENTRY_CONTROL_4",
    "L3_ENTRY_CONTROL_5",
    "L3_ENTRY_CONTROL_6",
    "L3_ENTRY_CONTROL_7",
    "L3_ENTRY_CONTROL_8",
    "L3_ENTRY_CONTROL_9",
    "L3_ENTRY_CONTROL_10",
    "L3_ENTRY_DBGCTRL0",
    "L3_ENTRY_DBGCTRL1",
    "L3_ENTRY_DBGCTRL2",
    "L3_ENTRY_DBGCTRL3",
    "L3_ENTRY_DBGCTRL4",
    "L3_ENTRY_DBGCTRL5",
    "L3_ENTRY_DBGCTRL6",
    "L3_ENTRY_LP_CONTROL",
    "L3_ENTRY_PARITY_CONTROL",
    "L3_ENTRY_PARITY_STATUS",
    "L3_ENTRY_PARITY_STATUS_0",
    "L3_ENTRY_PARITY_STATUS_1",
    "L3_ENTRY_PARITY_STATUS_INTR_0",
    "L3_ENTRY_PARITY_STATUS_INTR_1",
    "L3_ENTRY_PARITY_STATUS_NACK_0",
    "L3_ENTRY_PARITY_STATUS_NACK_1",
    "L3_HIT_DEBUG",
    "L3_IIF_PARITY_CONTROL",
    "L3_IIF_PARITY_STATUS",
    "L3_IIF_PARITY_STATUS_INTR",
    "L3_IIF_PARITY_STATUS_NACK",
    "L3_IIF_PDA_CONTROL",
    "L3_IPMC_1_PARITY_CONTROL",
    "L3_IPMC_1_PARITY_STATUS_INTR",
    "L3_IPMC_1_PARITY_STATUS_NACK",
    "L3_IPMC_2_PARITY_CONTROL",
    "L3_IPMC_2_PARITY_STATUS_INTR",
    "L3_IPMC_2_PARITY_STATUS_NACK",
    "L3_IPMC_PARITY_CONTROL",
    "L3_IPMC_PARITY_STATUS",
    "L3_IPMC_PARITY_STATUS_INTR",
    "L3_IPMC_PARITY_STATUS_NACK",
    "L3_IPMC_REMAP_PARITY_CONTROL",
    "L3_IPMC_REMAP_PARITY_STATUS_INTR",
    "L3_IPMC_REMAP_PARITY_STATUS_NACK",
    "L3_LP_CONTROL_0",
    "L3_LP_CONTROL_1",
    "L3_LP_CONTROL_2",
    "L3_LP_CONTROL_3",
    "L3_LP_CONTROL_4",
    "L3_MTU_VALUES_PARITY_CONTROL",
    "L3_MTU_VALUES_PARITY_STATUS",
    "L3_MTU_VALUES_PARITY_STATUS_INTR",
    "L3_MTU_VALUES_PARITY_STATUS_NACK",
    "L3_TABLE_HASH_CONTROL",
    "L3_TUNNEL_CAM_BIST_CONFIG",
    "L3_TUNNEL_CAM_BIST_DBG_DATA",
    "L3_TUNNEL_CAM_BIST_S10_STATUS",
    "L3_TUNNEL_CAM_BIST_S2_STATUS",
    "L3_TUNNEL_CAM_BIST_S3_STATUS",
    "L3_TUNNEL_CAM_BIST_S5_STATUS",
    "L3_TUNNEL_CAM_BIST_S6_STATUS",
    "L3_TUNNEL_CAM_BIST_S8_STATUS",
    "L3_TUNNEL_CAM_BIST_STATUS",
    "L3_TUNNEL_CAM_CONTROL",
    "L3_TUNNEL_CAM_DBGCTRL",
    "L3_TUNNEL_DATA_ONLY_PARITY_CONTROL",
    "L3_TUNNEL_DATA_ONLY_PARITY_STATUS",
    "L3_TUNNEL_PARITY_CONTROL",
    "L3_TUNNEL_PARITY_STATUS_INTR",
    "L3_TUNNEL_PARITY_STATUS_NACK",
    "L4PORTRANGES_2TCTABLE",
    "L4PROTOCOLCODEREG0",
    "L4PROTOCOLCODEREG1",
    "L4PROTOCOLCODEREG2",
    "L4PROTOCOLCODEREG3",
    "LAGLBKEYCFG",
    "LAG_FAILOVER_CONFIG",
    "LAG_FAILOVER_RATE_LIMITER",
    "LAG_FAILOVER_STATUS",
    "LAG_LB_KEYSELECT",
    "LANE_BAD_FRAMING_LAYER_ERR",
    "LANE_FRAMING_ERR",
    "LANE_META_FRAME_LENGTH_ERR",
    "LANE_META_FRAME_REPEAT_ERR",
    "LANE_META_FRAME_SYNC_WORD_ERR",
    "LANE_SCRAMBLER_STATE_ERR",
    "LANE_SYNCHRONIZATION_ACHIEVED",
    "LANE_SYNCHRONIZATION_ERR",
    "LASTERRORSEQUENCERX",
    "LASTGENERATEDVALUES",
    "LASTRECEIVEDHEADERREG_0",
    "LASTRECEIVEDHEADERREG_1",
    "LASTRECEIVEDHEADERREG_2",
    "LASTRECEIVEDHEADERREG_3",
    "LASTRECEIVEDHEADERREG_4",
    "LASTRECEIVEDHEADERREG_5",
    "LASTRECEIVEDHEADERREG_6",
    "LASTRECEIVEDHEADERREG_7",
    "LASTRECEIVEDHEADERREG_8",
    "LASTRECEIVEDHEADERREG_9",
    "LASTRECEIVEDHEADERREG_10",
    "LASTRECEIVEDHEADERREG_11",
    "LASTRECEIVEDHEADERREG_12",
    "LASTRECEIVEDHEADERREG_13",
    "LASTRECEIVEDHEADERREG_14",
    "LASTRECEIVEDHEADERREG_15",
    "LASTRECEIVEDPORT",
    "LAST_FLOW_RESTART_EVENT",
    "LEAKYBUCKET0",
    "LEAKYBUCKET1",
    "LEAKYBUCKET2",
    "LEAKYBUCKET3",
    "LEAKYBUCKET4",
    "LEAKYBUCKET5",
    "LEAKYBUCKET6",
    "LEAKYBUCKET7",
    "LEAKYBUCKET8",
    "LEAKYBUCKET9",
    "LEAKYBUCKET10",
    "LEAKYBUCKET11",
    "LEAKYBUCKETCONTROLREGISTER",
    "LEARNINGCFG",
    "LEARNINGDIS_0",
    "LEARNINGDIS_1",
    "LEARNSCOUNTER",
    "LEARN_CONTROL",
    "LEARN_FIFO_ECC_CONTROL",
    "LINKLAYERLOOKUPCFG",
    "LINKLEVELFLOWCONTROL",
    "LINKLEVELFLOWCONTROLANDCOMMACONFIGURATIONREGISTER",
    "LINKLEVELFLOWCONTROLENABLEREGISTER",
    "LINKSTATUSREGISTER",
    "LINK_ACTIVE_MASK",
    "LINK_LIST_DEBUG_TM",
    "LINK_PARTNER_INTERFACE_STATUS",
    "LINK_PARTNER_LANES_STATUS",
    "LINK_STATUS",
    "LINK_STATUS_64",
    "LINK_STATUS_DEBOUNCE_TIMEOUT",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_0",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_1",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_2",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_3",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_4",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_5",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_6",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_7",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_8",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_9",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_10",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_11",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_12",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_13",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_14",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_15",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_16",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_17",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_18",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_19",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_20",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_21",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_22",
    "LINK_STATUS_DEBOUNCE_TIMEOUT_23",
    "LINK_STATUS_GLITCH_DETECT",
    "LINK_STATUS_GLITCH_DETECT_0",
    "LINK_STATUS_GLITCH_DETECT_1",
    "LINK_STATUS_TIMER",
    "LLFC_PAUSEQUANTA",
    "LLMIRRORVID01",
    "LLMIRRORVID23",
    "LLMIRRORVID45",
    "LLS_ACTIVATION_EVENT_SEEN",
    "LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37",
    "LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43",
    "LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49",
    "LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56",
    "LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0",
    "LLS_AXP_PORT_56_CFG_WEIGHT",
    "LLS_AXP_PORT_57_CFG_WEIGHT",
    "LLS_AXP_PORT_58_CFG_WEIGHT",
    "LLS_AXP_PORT_61_CFG_WEIGHT",
    "LLS_AXP_PORT_62_CFG_WEIGHT",
    "LLS_CAPT_ENQUEUE_VIOL_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_S0_UNDERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_ID",
    "LLS_CAPT_MAX_SHAPER_BUCKET_S1_UNDERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_ID",
    "LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_ID",
    "LLS_CAPT_PORT_1_IN_4_VIOL_ID",
    "LLS_CAPT_PORT_L2_COUNT_OVERFLOW_ID",
    "LLS_CAPT_PORT_L2_COUNT_UNDERRUN_ID",
    "LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_ID",
    "LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_ID",
    "LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_ID",
    "LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_ID",
    "LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_ID",
    "LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_ID",
    "LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_ID",
    "LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_ID",
    "LLS_CAPT_UPD2_S0_ERROR_OVERFLOW_ID",
    "LLS_CAPT_UPD2_S0_ERROR_UNDERRUN_ID",
    "LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_ID",
    "LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_ID",
    "LLS_CFG_ERR_BYTE_ADJUST",
    "LLS_CLEAR_S1_CREDITS",
    "LLS_CONFIG0",
    "LLS_CONFIG_SPARE",
    "LLS_CONFIG_SP_MIN_PRIORITY",
    "LLS_DEBUG_DEQ_BLOCK",
    "LLS_DEBUG_ENQ_BLOCK_ON_L0",
    "LLS_DEBUG_ENQ_BLOCK_ON_L1",
    "LLS_DEBUG_ENQ_BLOCK_ON_L2",
    "LLS_DEBUG_ENQ_BLOCK_ON_PORT",
    "LLS_DEBUG_INJECT_ACTIVATION",
    "LLS_DEBUG_INJECT_S0_MAX_ACTIVATION",
    "LLS_DEBUG_INJECT_S1_MAX_ACTIVATION",
    "LLS_DEBUG_P_WERR_MAX_SC_RESET",
    "LLS_DEQUEUE_EVENT_SEEN",
    "LLS_DYNAMIC_UPDATE_INT",
    "LLS_DYNAMIC_UPDATE_INT_MASK",
    "LLS_ERROR",
    "LLS_ERROR2",
    "LLS_ERROR2_MASK",
    "LLS_ERROR_ECC_DEBUG",
    "LLS_ERROR_MASK",
    "LLS_ERROR_UPD2",
    "LLS_ERROR_UPD2_MASK",
    "LLS_ERROR_VIOLATE_1IN4_TDM",
    "LLS_FC_CONFIG",
    "LLS_FIXED_DEQ_LEN",
    "LLS_INIT",
    "LLS_L0_CHILD_STATE1_ECC_STATUS",
    "LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUS",
    "LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUS",
    "LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUS",
    "LLS_L0_CONFIG_ECC_STATUS",
    "LLS_L0_ECC_1B_COUNTER",
    "LLS_L0_ECC_2B_COUNTER",
    "LLS_L0_ECC_DEBUG",
    "LLS_L0_ECC_DEBUG1",
    "LLS_L0_ECC_ERROR1",
    "LLS_L0_ECC_ERROR1_MASK",
    "LLS_L0_EF_NEXT_ECC_STATUS",
    "LLS_L0_EMPTY_SEEN_STATUS",
    "LLS_L0_ERROR_ECC_STATUS",
    "LLS_L0_ERROR_MIN_ECC_STATUS",
    "LLS_L0_HEADS_TAILS_ECC_STATUS",
    "LLS_L0_MIN_BUCKET_C_ECC_STATUS",
    "LLS_L0_MIN_CONFIG_C_ECC_STATUS",
    "LLS_L0_MIN_NEXT_ECC_STATUS",
    "LLS_L0_PARENT_ECC_STATUS",
    "LLS_L0_PARENT_STATE_ECC_STATUS",
    "LLS_L0_SHAPER_BUCKET_C_ECC_STATUS",
    "LLS_L0_SHAPER_CONFIG_C_ECC_STATUS",
    "LLS_L0_WERR_MAX_SC_ECC_STATUS",
    "LLS_L0_WERR_NEXT_ECC_STATUS",
    "LLS_L1_CHILD_STATE1_ECC_STATUS",
    "LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUS",
    "LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUS",
    "LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUS",
    "LLS_L1_CONFIG_ECC_STATUS",
    "LLS_L1_ECC_1B_COUNTER",
    "LLS_L1_ECC_2B_COUNTER",
    "LLS_L1_ECC_DEBUG1",
    "LLS_L1_ECC_ERROR1",
    "LLS_L1_ECC_ERROR1_MASK",
    "LLS_L1_EF_NEXT_ECC_STATUS",
    "LLS_L1_EMPTY_SEEN_STATUS",
    "LLS_L1_ERROR_ECC_STATUS",
    "LLS_L1_ERROR_MIN_ECC_STATUS",
    "LLS_L1_HEADS_TAILS_ECC_STATUS",
    "LLS_L1_MIN_BUCKET_C_ECC_STATUS",
    "LLS_L1_MIN_CONFIG_C_ECC_STATUS",
    "LLS_L1_MIN_NEXT_ECC_STATUS",
    "LLS_L1_PARENT_ECC_STATUS",
    "LLS_L1_PARENT_STATE_ECC_STATUS",
    "LLS_L1_SHAPER_BUCKET_C_ECC_STATUS",
    "LLS_L1_SHAPER_CONFIG_C_ECC_STATUS",
    "LLS_L1_WERR_MAX_SC_ECC_STATUS",
    "LLS_L1_WERR_NEXT_ECC_STATUS",
    "LLS_L2_ACT_MIN_ECC_STATUS",
    "LLS_L2_ACT_SHAPER_ECC_STATUS",
    "LLS_L2_ACT_XON_ECC_STATUS",
    "LLS_L2_CHILD_STATE1_ECC_STATUS",
    "LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUS",
    "LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUS",
    "LLS_L2_ECC_1B_COUNTER",
    "LLS_L2_ECC_2B_COUNTER",
    "LLS_L2_ECC_DEBUG1",
    "LLS_L2_ECC_DEBUG2",
    "LLS_L2_ECC_DEBUG3",
    "LLS_L2_ECC_ERROR1",
    "LLS_L2_ECC_ERROR1_MASK",
    "LLS_L2_EMPTY_SEEN_STATUS",
    "LLS_L2_ERROR_ECC_STATUS",
    "LLS_L2_ERROR_MIN_ECC_STATUS",
    "LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUS",
    "LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUS",
    "LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUS",
    "LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUS",
    "LLS_L2_MIN_NEXT_ECC_STATUS",
    "LLS_L2_PARENT_ECC_STATUS",
    "LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUS",
    "LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUS",
    "LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUS",
    "LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUS",
    "LLS_L2_WERR_NEXT_ECC_STATUS",
    "LLS_LB_L0_COS",
    "LLS_LINKPHY_CONFIG_COUNT_S1",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_001_000",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_002",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_005_004",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_006",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_009_008",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_010",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_013_012",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_014",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_017_016",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_018",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_021_020",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_022",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_025_024",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_026",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_029_028",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_030",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_033_032",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_035_034",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_037_036",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_039_038",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_041_040",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_043_042",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_045_044",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_047_046",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_049_048",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_051_050",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_053_052",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_055_054",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_057_056",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_059_058",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_061_060",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_063_062",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_065_064",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_067_066",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_069_068",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_071_070",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_073_072",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_075_074",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_077_076",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_079_078",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_081_080",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_083_082",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_085_084",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_087_086",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_089_088",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_091_090",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_093_092",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_095_094",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_097_096",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_099_098",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_101_100",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_103_102",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_105_104",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_107_106",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_109_108",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_111_110",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_113_112",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_115_114",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_117_116",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_119_118",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_121_120",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_123_122",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_125_124",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_127_126",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_129_128",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_131_130",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_133_132",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_135_134",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_137_136",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_139_138",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_141_140",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_143_142",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_145_144",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_147_146",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_149_148",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_151_150",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_153_152",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_155_154",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_157_156",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_159_158",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_161_160",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_163_162",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_165_164",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_167_166",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_169_168",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_171_170",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_173_172",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_175_174",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_177_176",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_179_178",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_181_180",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_183_182",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_185_184",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_187_186",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_189_188",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_191_190",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_193_192",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_195_194",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_197_196",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_199_198",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_201_200",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_203_202",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_205_204",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_207_206",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_209_208",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_211_210",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_213_212",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_215_214",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_217_216",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_219_218",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_221_220",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_223_222",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_225_224",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_227_226",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_229_228",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_231_230",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_233_232",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_235_234",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_237_236",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_239_238",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_241_240",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_243_242",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_245_244",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_247_246",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_249_248",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_251_250",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_253_252",
    "LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_255_254",
    "LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_127_96",
    "LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_31_0",
    "LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_63_32",
    "LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_95_64",
    "LLS_LINKPHY_CPU_READ_S1_CREDIT",
    "LLS_LINKPHY_CREDIT_READ_ID",
    "LLS_MAX_REFRESH_ENABLE",
    "LLS_MEM_DCM_ERROR",
    "LLS_MEM_DCM_L0",
    "LLS_MEM_DCM_L1",
    "LLS_MEM_DCM_L2",
    "LLS_MEM_DCM_L2_ACT",
    "LLS_MEM_DCM_PORT",
    "LLS_MEM_DEBUG_L0_0",
    "LLS_MEM_DEBUG_L0_1",
    "LLS_MEM_DEBUG_L0_2",
    "LLS_MEM_DEBUG_L0_3",
    "LLS_MEM_DEBUG_L0_4",
    "LLS_MEM_DEBUG_L0_5",
    "LLS_MEM_DEBUG_L0_6",
    "LLS_MEM_DEBUG_L0_7",
    "LLS_MEM_DEBUG_L0_8",
    "LLS_MEM_DEBUG_L0_ERROR",
    "LLS_MEM_DEBUG_L1_2",
    "LLS_MEM_DEBUG_L1_3",
    "LLS_MEM_DEBUG_L1_4",
    "LLS_MEM_DEBUG_L1_5",
    "LLS_MEM_DEBUG_L1_6",
    "LLS_MEM_DEBUG_L1_7",
    "LLS_MEM_DEBUG_L1_8",
    "LLS_MEM_DEBUG_L1_1A",
    "LLS_MEM_DEBUG_L1_1B",
    "LLS_MEM_DEBUG_L1_1D",
    "LLS_MEM_DEBUG_L1_ERROR",
    "LLS_MEM_DEBUG_L2_1",
    "LLS_MEM_DEBUG_L2_2",
    "LLS_MEM_DEBUG_L2_3",
    "LLS_MEM_DEBUG_L2_4",
    "LLS_MEM_DEBUG_L2_5",
    "LLS_MEM_DEBUG_L2_6",
    "LLS_MEM_DEBUG_L2_7",
    "LLS_MEM_DEBUG_L2_ACT_MIN",
    "LLS_MEM_DEBUG_L2_ACT_SHAPER",
    "LLS_MEM_DEBUG_L2_ACT_XON",
    "LLS_MEM_DEBUG_L2_ERROR",
    "LLS_MEM_DEBUG_PORT1",
    "LLS_MEM_DEBUG_PORT4",
    "LLS_MEM_DEBUG_PORT_TDM",
    "LLS_MEM_DEBUG_S0_0",
    "LLS_MEM_DEBUG_S0_ERROR",
    "LLS_MEM_DEBUG_S1_0",
    "LLS_MEM_DEBUG_S1_ERROR",
    "LLS_MEM_L0_TM_0",
    "LLS_MEM_L0_TM_1",
    "LLS_MEM_L0_TM_2",
    "LLS_MEM_L0_TM_3",
    "LLS_MEM_L0_TM_4",
    "LLS_MEM_L0_TM_5",
    "LLS_MEM_L0_TM_6",
    "LLS_MEM_L0_TM_7",
    "LLS_MEM_L0_TM_8",
    "LLS_MEM_L0_TM_9",
    "LLS_MEM_L1_TM_0",
    "LLS_MEM_L1_TM_1",
    "LLS_MEM_L1_TM_2",
    "LLS_MEM_L1_TM_3",
    "LLS_MEM_L1_TM_4",
    "LLS_MEM_L1_TM_5",
    "LLS_MEM_L1_TM_6",
    "LLS_MEM_L1_TM_7",
    "LLS_MEM_L1_TM_8",
    "LLS_MEM_L1_TM_9",
    "LLS_MEM_L2_TM_0",
    "LLS_MEM_L2_TM_2",
    "LLS_MEM_L2_TM_3",
    "LLS_MEM_L2_TM_4",
    "LLS_MEM_L2_TM_5",
    "LLS_MEM_L2_TM_6",
    "LLS_MEM_PORT_TM_0",
    "LLS_MEM_PORT_TM_1",
    "LLS_MIN_CAP_CONFIG",
    "LLS_MIN_CONFIG",
    "LLS_MIN_REFRESH_ENABLE",
    "LLS_MISC_ECC_ERROR1",
    "LLS_MISC_ECC_ERROR1_MASK",
    "LLS_PKT_ACC_CONFIG1",
    "LLS_PKT_ACC_CONFIG2",
    "LLS_PORT_01_LINKPHY_CONFIG",
    "LLS_PORT_02_LINKPHY_CONFIG",
    "LLS_PORT_03_LINKPHY_CONFIG",
    "LLS_PORT_04_LINKPHY_CONFIG",
    "LLS_PORT_05_LINKPHY_CONFIG",
    "LLS_PORT_06_LINKPHY_CONFIG",
    "LLS_PORT_07_LINKPHY_CONFIG",
    "LLS_PORT_08_LINKPHY_CONFIG",
    "LLS_PORT_09_LINKPHY_CONFIG",
    "LLS_PORT_0_CREDIT",
    "LLS_PORT_10_CREDIT",
    "LLS_PORT_10_LINKPHY_CONFIG",
    "LLS_PORT_11_CREDIT",
    "LLS_PORT_11_LINKPHY_CONFIG",
    "LLS_PORT_12_CREDIT",
    "LLS_PORT_12_LINKPHY_CONFIG",
    "LLS_PORT_13_CREDIT",
    "LLS_PORT_13_LINKPHY_CONFIG",
    "LLS_PORT_14_CREDIT",
    "LLS_PORT_14_LINKPHY_CONFIG",
    "LLS_PORT_15_CREDIT",
    "LLS_PORT_15_LINKPHY_CONFIG",
    "LLS_PORT_16_CREDIT",
    "LLS_PORT_16_LINKPHY_CONFIG",
    "LLS_PORT_17_CREDIT",
    "LLS_PORT_17_LINKPHY_CONFIG",
    "LLS_PORT_18_CREDIT",
    "LLS_PORT_18_LINKPHY_CONFIG",
    "LLS_PORT_19_CREDIT",
    "LLS_PORT_19_LINKPHY_CONFIG",
    "LLS_PORT_1_CREDIT",
    "LLS_PORT_20_CREDIT",
    "LLS_PORT_20_LINKPHY_CONFIG",
    "LLS_PORT_21_CREDIT",
    "LLS_PORT_21_LINKPHY_CONFIG",
    "LLS_PORT_22_CREDIT",
    "LLS_PORT_22_LINKPHY_CONFIG",
    "LLS_PORT_23_CREDIT",
    "LLS_PORT_23_LINKPHY_CONFIG",
    "LLS_PORT_24_CREDIT",
    "LLS_PORT_24_LINKPHY_CONFIG",
    "LLS_PORT_25_CREDIT",
    "LLS_PORT_25_LINKPHY_CONFIG",
    "LLS_PORT_26_CREDIT",
    "LLS_PORT_26_LINKPHY_CONFIG",
    "LLS_PORT_27_CREDIT",
    "LLS_PORT_27_LINKPHY_CONFIG",
    "LLS_PORT_28_CREDIT",
    "LLS_PORT_28_LINKPHY_CONFIG",
    "LLS_PORT_29_CREDIT",
    "LLS_PORT_29_LINKPHY_CONFIG",
    "LLS_PORT_2_CREDIT",
    "LLS_PORT_30_CREDIT",
    "LLS_PORT_30_LINKPHY_CONFIG",
    "LLS_PORT_31_CREDIT",
    "LLS_PORT_31_LINKPHY_CONFIG",
    "LLS_PORT_32_CREDIT",
    "LLS_PORT_32_LINKPHY_CONFIG",
    "LLS_PORT_33_CREDIT",
    "LLS_PORT_33_LINKPHY_CONFIG",
    "LLS_PORT_34_CREDIT",
    "LLS_PORT_34_LINKPHY_CONFIG",
    "LLS_PORT_35_CREDIT",
    "LLS_PORT_35_LINKPHY_CONFIG",
    "LLS_PORT_36_CREDIT",
    "LLS_PORT_36_LINKPHY_CONFIG",
    "LLS_PORT_37_CREDIT",
    "LLS_PORT_37_LINKPHY_CONFIG",
    "LLS_PORT_38_CREDIT",
    "LLS_PORT_38_LINKPHY_CONFIG",
    "LLS_PORT_39_CREDIT",
    "LLS_PORT_39_LINKPHY_CONFIG",
    "LLS_PORT_3_CREDIT",
    "LLS_PORT_40_CREDIT",
    "LLS_PORT_40_LINKPHY_CONFIG",
    "LLS_PORT_41_CREDIT",
    "LLS_PORT_42_CREDIT",
    "LLS_PORT_43_CREDIT",
    "LLS_PORT_44_CREDIT",
    "LLS_PORT_45_CREDIT",
    "LLS_PORT_46_CREDIT",
    "LLS_PORT_47_CREDIT",
    "LLS_PORT_48_CREDIT",
    "LLS_PORT_49_CREDIT",
    "LLS_PORT_4_CREDIT",
    "LLS_PORT_50_CREDIT",
    "LLS_PORT_51_CREDIT",
    "LLS_PORT_52_CREDIT",
    "LLS_PORT_53_CREDIT",
    "LLS_PORT_54_CREDIT",
    "LLS_PORT_55_CREDIT",
    "LLS_PORT_56_CREDIT",
    "LLS_PORT_57_CREDIT",
    "LLS_PORT_58_CREDIT",
    "LLS_PORT_59_CREDIT",
    "LLS_PORT_5_CREDIT",
    "LLS_PORT_60_CREDIT",
    "LLS_PORT_61_CREDIT",
    "LLS_PORT_62_CREDIT",
    "LLS_PORT_6_CREDIT",
    "LLS_PORT_7_CREDIT",
    "LLS_PORT_8_CREDIT",
    "LLS_PORT_9_CREDIT",
    "LLS_PORT_COE_LINKPHY_ENABLE_LOWER",
    "LLS_PORT_COE_LINKPHY_ENABLE_UPPER",
    "LLS_PORT_ECC_1B_COUNTER",
    "LLS_PORT_ECC_2B_COUNTER",
    "LLS_PORT_ECC_DEBUG",
    "LLS_PORT_ECC_ERROR",
    "LLS_PORT_ECC_ERROR_MASK",
    "LLS_PORT_EMPTY_SEEN_STATUS",
    "LLS_PORT_L2_COUNT_CPU_ADDR",
    "LLS_PORT_L2_COUNT_CPU_DATA",
    "LLS_PORT_SHAPER_CONFIG_C_ECC_STATUS",
    "LLS_PORT_TDM_ECC_STATUS",
    "LLS_PORT_WERR_MAX_SC_ECC_STATUS",
    "LLS_S0S1_ECC_1B_COUNTER",
    "LLS_S0S1_ECC_2B_COUNTER",
    "LLS_S0_ERROR_ECC_STATUS",
    "LLS_S0_SHAPER_BUCKET_ECC_STATUS",
    "LLS_S0_SHAPER_CONFIG_C_ECC_STATUS",
    "LLS_S1_ERROR_ECC_STATUS",
    "LLS_S1_SHAPER_BUCKET_ECC_STATUS",
    "LLS_S1_SHAPER_CONFIG_C_ECC_STATUS",
    "LLS_S1_TAILS_ECC_STATUS",
    "LLS_SHAPER_CONFIG_CALC_REORDER",
    "LLS_SHAPER_LAST_ADDR_CONFIG0",
    "LLS_SHAPER_LAST_ADDR_CONFIG1",
    "LLS_SHAPER_LAST_ADDR_CONFIG2",
    "LLS_SHAPER_LAST_ADDR_CONFIG3",
    "LLS_SHAPER_REFRESH_CONFIG",
    "LLS_SHAPER_REFRESH_CONFIG1",
    "LLS_SHAPER_UNDERRUN_MONITOR_0_CFG",
    "LLS_SHAPER_UNDERRUN_MONITOR_1_CFG",
    "LLS_SHAPER_UNDERRUN_MONITOR_2_CFG",
    "LLS_SHAPER_UNDERRUN_MONITOR_3_CFG",
    "LLS_SHAPER_UNDERRUN_MONITOR_SEEN",
    "LLS_SOFT_RESET",
    "LLS_SPARE_REGS1",
    "LLS_SPARE_REGS2",
    "LLS_SP_WERR_DYN_CHANGE_0",
    "LLS_SP_WERR_DYN_CHANGE_1",
    "LLS_SP_WERR_DYN_CHANGE_2",
    "LLS_SP_WERR_DYN_CHANGE_3",
    "LLS_SP_WERR_DYN_CHANGE_0A",
    "LLS_SP_WERR_DYN_CHANGE_0B",
    "LLS_SP_WERR_DYN_CHANGE_0C",
    "LLS_SP_WERR_DYN_CHANGE_1A",
    "LLS_SP_WERR_DYN_CHANGE_1B",
    "LLS_SP_WERR_DYN_CHANGE_1C",
    "LLS_SP_WERR_DYN_CHANGE_2A",
    "LLS_SP_WERR_DYN_CHANGE_2B",
    "LLS_SP_WERR_DYN_CHANGE_2C",
    "LLS_SP_WERR_DYN_CHANGE_3A",
    "LLS_SP_WERR_DYN_CHANGE_3B",
    "LLS_SP_WERR_DYN_CHANGE_3C",
    "LLS_TDM_AXP_SCHEDULING",
    "LLS_TDM_CAL_CFG",
    "LLS_TDM_CAL_CFG_SWITCH",
    "LLS_TDM_OPPORTUNISTIC_SPACING",
    "LLS_TDM_STATUS",
    "LLS_TREX2_DEBUG_ENABLE",
    "LMEP_1_PARITY_CONTROL",
    "LMEP_1_PARITY_STATUS_INTR",
    "LMEP_1_PARITY_STATUS_NACK",
    "LMEP_COMMON",
    "LMEP_COMMON_1",
    "LMEP_COMMON_2",
    "LMEP_DA_PDA_CONTROL",
    "LMEP_PARITY_CONTROL",
    "LMEP_PARITY_STATUS",
    "LMEP_PARITY_STATUS_INTR",
    "LMEP_PARITY_STATUS_NACK",
    "LMEP_PDA_CONTROL",
    "LOADING_BAND_THRESHOLD",
    "LOCALFIFORCILEVEL",
    "LOCALLY_GENERATED_ACL",
    "LOCALROUTECELLSCOUNTER",
    "LOCALTDMCELLSCOUNTER",
    "LOCAL_SW_DISABLE_CTRL",
    "LOCAL_SW_DISABLE_DEFAULT_PBM",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_64",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR",
    "LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK",
    "LOG_TO_PHY_PORT_MAPPING",
    "LOOKUPCONTROL",
    "LOOKUPREPLY",
    "LOOKUPREPLYDATA",
    "LOOKUPREPLYSEQNUM",
    "LOOKUPSCOUNTER",
    "LOOPBACKENABLEREGISTER",
    "LOPSTH",
    "LOSTCREDITQUEUENUMBER",
    "LOWPRIORITYDQCQDEPTHCONFIG1",
    "LOWPRIORITYDQCQDEPTHCONFIG2",
    "LOWPRIORITYDQCQDEPTHCONFIG3",
    "LOWPRIORITYDQCQDEPTHCONFIG4",
    "LPGLBRSCTONIFCLSBMAP_0",
    "LPGLBRSCTONIFCLSBMAP_1",
    "LPMQUERYCNT",
    "LPMQUERYCONFIGURATION",
    "LPM_MEMORY_DBGCTRL",
    "LPORT_ECC_CONTROL",
    "LPORT_ECC_STATUS_INTR",
    "LPORT_ECC_STATUS_NACK",
    "LRA_BANK_ACTIVE",
    "LRA_BUBBLE",
    "LRA_BUBBLE_CNT",
    "LRA_BUBBLE_DATA",
    "LRA_BUBBLE_TIMER_CONFIG",
    "LRA_CONFIG0",
    "LRA_CONFIG1",
    "LRA_DEBUG",
    "LRA_ECC_DEBUG",
    "LRA_ECC_ERR_CORR_STATUS",
    "LRA_ECC_ERR_UCOR_STATUS",
    "LRA_EPOCH_CONTROL",
    "LRA_EPOCH_COUNT0",
    "LRA_EPOCH_COUNT1",
    "LRA_EPOCH_TIMER",
    "LRA_ERROR",
    "LRA_ERROR_MASK",
    "LRA_ERROR_STATUS",
    "LRA_EVENT",
    "LRA_EVENT_MASK",
    "LRA_PAR_ERR_STATUS",
    "LRA_PD_ASSIST",
    "LRA_RECEIVE_CNT",
    "LRA_RECIRC_CNT",
    "LRA_RESULT_TIMER",
    "LRA_SER_EVENT",
    "LRA_SER_EVENT_MASK",
    "LRA_TM",
    "LRA_TRANSMIT_CNT",
    "LRB_BUBBLE_TABLE_CONFIG",
    "LRB_BUBBLE_TABLE_TIMER",
    "LRB_BUBBLE_TABLE_TIMER_UPDATE",
    "LRB_CONFIG0",
    "LRB_DEBUG",
    "LRB_ECC_DEBUG",
    "LRB_ECC_ERR_CORR_STATUS",
    "LRB_ECC_ERR_UCOR_STATUS",
    "LRB_ERROR",
    "LRB_ERROR_MASK",
    "LRB_EVENT",
    "LRB_EVENT_MASK",
    "LRB_LIST_CONFIG0_REG",
    "LRB_LIST_CONFIG1_REG",
    "LRB_LIST_CONFIG2_REG",
    "LRB_LIST_CONFIG3_REG",
    "LRB_LIST_CONFIG4_REG",
    "LRB_LIST_DEQ_EVENT",
    "LRB_LIST_DEQ_EVENT_MASK",
    "LRB_LIST_ENQ_EVENT",
    "LRB_LIST_ENQ_EVENT_MASK",
    "LRB_PD_ASSIST",
    "LRB_RESULT_RAM_INIT",
    "LRB_SER_EVENT",
    "LRB_SER_EVENT_MASK",
    "LRB_SHARED_DATA",
    "LRB_SHARED_DATA_ACC",
    "LRB_SVP_SEM_CONFIG",
    "LRB_SVP_SEM_UPDATE",
    "LRB_TM",
    "LSRACTIONPROFILE",
    "LSRELSPRANGEMAX",
    "LSRELSPRANGEMIN",
    "LSTQDRREADDATA",
    "LSTRDDBUFF",
    "LWMCOSCELLSETLIMIT",
    "MACLAYERTRAPARP",
    "MACLAYERTRAPDHCP",
    "MACLAYERTRAPICMP",
    "MACLAYERTRAPIGMP",
    "MACSEC_CNTRL",
    "MACSEC_PROG_TX_CRC",
    "MACTAGEAGINGMODE",
    "MACTAGEAGINGRESOLUTION",
    "MACTAGEMACHINECONFIGURATION",
    "MACTAGEMACHINECURRENTINDEX",
    "MACTAGEMACHINEMETACYCLE",
    "MACTAGEMACHINESTATUS",
    "MACTCAMENTRIESCOUNTER",
    "MACTCPUREQUESTREQUEST_0",
    "MACTCPUREQUESTREQUEST_1",
    "MACTCPUREQUESTTRIGGER",
    "MACTDIAGNOSTICS",
    "MACTDIAGNOSTICSINDEX",
    "MACTDIAGNOSTICSKEY",
    "MACTDIAGNOSTICSLOOKUPRESULT",
    "MACTDIAGNOSTICSREADRESULT",
    "MACTEMCDEFRAGCONFIGURATIONREGISTER",
    "MACTENTRIESCOUNTER",
    "MACTERRORCAMTABLEFULLCOUNTER",
    "MACTERRORCHANGEFAILNONEXISTCOUNTER",
    "MACTERRORCHANGEREQUESTOVERSTATICCOUNTER",
    "MACTERRORDELETEUNKNOWNKEYCOUNTER",
    "MACTERRORLEARNREQUESTOVERSTATICCOUNTER",
    "MACTERRORREACHEDMAXENTRYLIMITCOUNTER",
    "MACTEVENT",
    "MACTEVENTFIFOCONFIGURATION",
    "MACTEVENTFIFOEVENTCOUNTER",
    "MACTEVENTFIFOEVENTDROPCOUNTERS",
    "MACTEVENTFIFOEVENTFIFOENTRYCOUNT",
    "MACTEVENTFIFOHIGHTHRESHOLD",
    "MACTEVENTFIFOWATERMARK",
    "MACTFIDDBCONFIGURATION",
    "MACTFLUMACHINECONFIGURATION",
    "MACTFLUMACHINECURRENTINDEX",
    "MACTFLUMACHINEENDINDEX",
    "MACTFLUMACHINEHITCOUNTER",
    "MACTFLUMACHINESTATUS",
    "MACTINGRESSLEARNTYPE",
    "MACTINTERRUPTMASKREGISTER",
    "MACTINTERRUPTREGISTER",
    "MACTKEYTABLEENTRYLIMIT",
    "MACTLEARNFILTERPROPERTIES",
    "MACTLEARNLOOKUPEGRESSLOOKUPCOUNTER",
    "MACTLEARNLOOKUPGENERALCONFIGURATION",
    "MACTLEARNLOOKUPINGRESSLOOKUPCOUNTER",
    "MACTLEARNNOTNEEDEDDROPCOUNTER",
    "MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTER",
    "MACTLOOKUPARBITERLEARNLOOKUPCOUNTER",
    "MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTER",
    "MACTLOOKUPARBITERSOURCELOOKUPCOUNTER",
    "MACTLOOKUPBURSTFIFOPROPERTIES",
    "MACTLOOKUPFILTERPROPERTIES",
    "MACTLOOKUPLOOKUPMODE",
    "MACTMANAGEMENTUNITCONFIGURATIONREGISTER",
    "MACTMANAGEMENTUNITFAILURE_0",
    "MACTMANAGEMENTUNITFAILURE_1",
    "MACTMNGMNTREQCONFIGURATION",
    "MACTMNGMNTREQCOUNTERS",
    "MACTMNGMNTREQEXCEEDLIMITFID",
    "MACTMNGMNTREQEXCEEDLIMITSTATICALLOWEDFID",
    "MACTMNGMNTREQREQUESTCOUNTER",
    "MACTMNGMNTREQREQUESTFIFOENTRYCOUNT",
    "MACTMNGMNTREQREQUESTFIFOWATERMARK",
    "MACTMNGMNTREQSYSTEMVSINOTFOUNDSYSTEMVSI",
    "MACTOLPREQUESTREQUEST",
    "MACTOLPREQUESTTRIGGER",
    "MACTREPLY",
    "MACTREPLYFIFOCONFIGURATION",
    "MACTREPLYFIFOREPLYCOUNTER",
    "MACTREPLYFIFOREPLYDROPCOUNTER",
    "MACTREPLYFIFOREPLYFIFOENTRYCOUNT",
    "MACTREPLYFIFOWATERMARK",
    "MACTREQUESTSCOUNTER",
    "MACTRESETSTATUSREGISTER",
    "MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTER",
    "MACTWARNINGCHANGENONEXISTFROMSELFCOUNTER",
    "MACTWARNINGINSERTEDEXISTINGCOUNTER",
    "MACTWARNINGLEARNOVEREXISTINGCOUNTER",
    "MAC_0",
    "MAC_1",
    "MAC_BLOCK_TABLE_PARITY_CONTROL",
    "MAC_BLOCK_TABLE_PARITY_STATUS_INTR",
    "MAC_BLOCK_TABLE_PARITY_STATUS_NACK",
    "MAC_CNTMAXSZ",
    "MAC_CORESPARE0",
    "MAC_CTRL",
    "MAC_GENERALCONFIGURATIONREGISTER",
    "MAC_HCFC_CTRL",
    "MAC_HCFC_STATUS",
    "MAC_INTERRUPTMASKREGISTER",
    "MAC_INTERRUPTREGISTER",
    "MAC_IN_MAC_VSI",
    "MAC_LIMIT_CONFIG",
    "MAC_LIMIT_ENABLE",
    "MAC_LIMIT_MEMORY_CONTROL_0",
    "MAC_LIMIT_MEMORY_CONTROL_1",
    "MAC_LIMIT_MEMORY_CONTROL_2",
    "MAC_LIMIT_MEMORY_CONTROL_3",
    "MAC_LIMIT_PARITY_CONTROL",
    "MAC_LIMIT_RAM_DBGCTRL",
    "MAC_LIMIT_RAM_DBGCTRL_0",
    "MAC_LIMIT_RAM_DBGCTRL_1",
    "MAC_MODE",
    "MAC_PFC_COS0_XOFF_CNT",
    "MAC_PFC_COS10_XOFF_CNT",
    "MAC_PFC_COS11_XOFF_CNT",
    "MAC_PFC_COS12_XOFF_CNT",
    "MAC_PFC_COS13_XOFF_CNT",
    "MAC_PFC_COS14_XOFF_CNT",
    "MAC_PFC_COS15_XOFF_CNT",
    "MAC_PFC_COS1_XOFF_CNT",
    "MAC_PFC_COS2_XOFF_CNT",
    "MAC_PFC_COS3_XOFF_CNT",
    "MAC_PFC_COS4_XOFF_CNT",
    "MAC_PFC_COS5_XOFF_CNT",
    "MAC_PFC_COS6_XOFF_CNT",
    "MAC_PFC_COS7_XOFF_CNT",
    "MAC_PFC_COS8_XOFF_CNT",
    "MAC_PFC_COS9_XOFF_CNT",
    "MAC_PFC_CTRL",
    "MAC_PFC_DA",
    "MAC_PFC_DA_0",
    "MAC_PFC_DA_1",
    "MAC_PFC_FIELD",
    "MAC_PFC_OPCODE",
    "MAC_PFC_REFRESH_CTRL",
    "MAC_PFC_TYPE",
    "MAC_RSV_MASK",
    "MAC_RXCTRL",
    "MAC_RXLLFCMSGCNT",
    "MAC_RXLLFCMSGFLDS",
    "MAC_RXLSSCTRL",
    "MAC_RXLSSSTAT",
    "MAC_RXMACSA",
    "MAC_RXMAXSZ",
    "MAC_RXMUXCTRL",
    "MAC_RXSPARE0",
    "MAC_STAT_UPDATE_MASK",
    "MAC_TXCTRL",
    "MAC_TXLLFCCTRL",
    "MAC_TXLLFCMSGFLDS",
    "MAC_TXMACSA",
    "MAC_TXMAXSZ",
    "MAC_TXMUXCTRL",
    "MAC_TXPPPCTRL",
    "MAC_TXPSETHR",
    "MAC_TXSPARE0",
    "MAC_TXTIMESTAMPFIFOREAD",
    "MAC_TXTIMESTAMPFIFOSTATUS",
    "MAC_TX_STATUS",
    "MAC_XGXS_CTRL",
    "MAC_XGXS_STAT",
    "MAID_PARITY_CONTROL",
    "MAID_PARITY_STATUS_INTR",
    "MAID_PARITY_STATUS_NACK",
    "MAID_REDUCTION_PARITY_CONTROL",
    "MAID_REDUCTION_PARITY_STATUS",
    "MAID_REDUCTION_PARITY_STATUS_INTR",
    "MAID_REDUCTION_PARITY_STATUS_NACK",
    "MALGCONFIGURATIONS",
    "MALPRIORITY3INDEX0_3",
    "MALPRIORITY3INDEX12_15",
    "MALPRIORITY3INDEX4_7",
    "MALPRIORITY3INDEX8_11",
    "MALRESET1",
    "MALRESET2",
    "MANUALQUEUEOPERATION",
    "MAPOFPTOMIRRCHANNEL_0",
    "MAPOFPTOMIRRCHANNEL_1",
    "MAPOFPTOMIRRCHANNEL_2",
    "MAPOFPTOMIRRCHANNEL_3",
    "MAPOFPTOMIRRCHANNEL_4",
    "MAPOFPTOMIRRCHANNEL_5",
    "MAPOFPTOMIRRCHANNEL_6",
    "MAPOFPTOMIRRCHANNEL_7",
    "MAPPINGCONFIGURATIONFORCPUPORTS",
    "MAPPINGCONFIGURATIONFORRECYCLINGPORTS_0",
    "MAPPINGCONFIGURATIONFORRECYCLINGPORTS_1",
    "MAPPINGCONFIGURATIONMAL0INSGMII",
    "MAPPINGCONFIGURATIONMAL0INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL0INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL10INSGMII",
    "MAPPINGCONFIGURATIONMAL10INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL10INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL11INSGMII",
    "MAPPINGCONFIGURATIONMAL11INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL11INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL12INSGMII",
    "MAPPINGCONFIGURATIONMAL12INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL12INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL13INSGMII",
    "MAPPINGCONFIGURATIONMAL13INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL13INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL14INSGMII",
    "MAPPINGCONFIGURATIONMAL14INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL14INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL15INSGMII",
    "MAPPINGCONFIGURATIONMAL15INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL15INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL1INSGMII",
    "MAPPINGCONFIGURATIONMAL1INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL1INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL2INSGMII",
    "MAPPINGCONFIGURATIONMAL2INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL2INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL3INSGMII",
    "MAPPINGCONFIGURATIONMAL3INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL3INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL4INSGMII",
    "MAPPINGCONFIGURATIONMAL4INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL4INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL5INSGMII",
    "MAPPINGCONFIGURATIONMAL5INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL5INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL6INSGMII",
    "MAPPINGCONFIGURATIONMAL6INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL6INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL7INSGMII",
    "MAPPINGCONFIGURATIONMAL7INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL7INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL8INSGMII",
    "MAPPINGCONFIGURATIONMAL8INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL8INSPAUI_1",
    "MAPPINGCONFIGURATIONMAL9INSGMII",
    "MAPPINGCONFIGURATIONMAL9INSPAUI_0",
    "MAPPINGCONFIGURATIONMAL9INSPAUI_1",
    "MAPPINGQUEUETYPETOSNOOPPACKET",
    "MAPPINGTRAFFICCLASS",
    "MARVELCONFIGURATIONREGISTER",
    "MARVELDXFORWARDLOWPRTABLE_0",
    "MARVELDXFORWARDLOWPRTABLE_1",
    "MARVELPORTMAPTABLECPU_0",
    "MARVELPORTMAPTABLECPU_1",
    "MARVELPORTMAPTABLECPU_2",
    "MARVELPORTMAPTABLECPU_3",
    "MARVELPORTMAPTABLECPU_4",
    "MARVELPORTMAPTABLECPU_5",
    "MARVELPORTMAPTABLECPU_6",
    "MARVELPORTMAPTABLECPU_7",
    "MARVELPORTMAPTABLEOTHER_0",
    "MARVELPORTMAPTABLEOTHER_1",
    "MARVELPORTMAPTABLEOTHER_2",
    "MARVELPORTMAPTABLEOTHER_3",
    "MASKALLINTERRUPTS",
    "MASKCHECKBWTOPACKETDESCRIPTOR",
    "MASKEDIQMEVENTCOUNTER",
    "MAXBUCKET",
    "MAXBUCKETCONFIG",
    "MAXBUCKETCONFIG1",
    "MAXBUCKETCONFIG_64",
    "MAXBUCKETMEMDEBUG",
    "MAXCRBAL",
    "MAXFR",
    "MAXFSMRQREQQUEUES",
    "MAXIMUMANDMINIMUMPACKETSIZE",
    "MAXIMUMOCCUPANCYQUEUESIZE0",
    "MAXIMUMOCCUPANCYQUEUESIZE1",
    "MAXIMUM_BASE_INDEX",
    "MAXPORTQUEUESIZE",
    "MAXREPLICATIONS",
    "MA_INDEX_PARITY_CONTROL",
    "MA_INDEX_PARITY_STATUS",
    "MA_INDEX_PARITY_STATUS_INTR",
    "MA_INDEX_PARITY_STATUS_NACK",
    "MA_STATE_PARITY_CONTROL",
    "MA_STATE_PARITY_STATUS",
    "MA_STATE_PARITY_STATUS_INTR",
    "MA_STATE_PARITY_STATUS_NACK",
    "MBISTCLOCKPOWERDOWNREGISTER",
    "MBISTRESETS",
    "MB_MEMDEBUG",
    "MCAST_STORM_CONTROL",
    "MCFIFOMEMDEBUG",
    "MCFIFO_CONFIG",
    "MCFP_MEM_DEBUG_TM",
    "MCI0TH",
    "MCI1TH",
    "MCPRIORITYLOOKUPTABLE",
    "MCQE_MEM_DEBUG_TM",
    "MCQN_MEM_DEBUG_TM",
    "MCQ_CONFIG",
    "MCQ_DIS_IPMC_REPLICATION0",
    "MCQ_DIS_IPMC_REPLICATION1",
    "MCQ_ERRINTR",
    "MCQ_FIFO_BASE_REG",
    "MCQ_FIFO_BASE_REG_56",
    "MCQ_FIFO_BASE_REG_32_35",
    "MCQ_FIFO_BASE_REG_36_39",
    "MCQ_FIFO_BASE_REG_48_55",
    "MCQ_FIFO_BASE_REG_CPU",
    "MCQ_FIFO_BASE_REG_PASSTHRU",
    "MCQ_FIFO_EMPTY_REG",
    "MCQ_GRPTBLERRPTR",
    "MCQ_IPMCREP_SRCHFAIL0",
    "MCQ_IPMCREP_SRCHFAIL1",
    "MCQ_IPMC_FAST_FLUSH",
    "MCQ_IPMC_FAST_FLUSH0",
    "MCQ_IPMC_FAST_FLUSH1",
    "MCQ_IPMC_REPLICATION_STAT0",
    "MCQ_IPMC_REPLICATION_STAT1",
    "MCQ_MCFIFOERRPORTBM",
    "MCQ_MCFIFOERRPTR",
    "MCQ_REPLHEADERRPTR",
    "MCQ_VLANTBLERRPTR",
    "MCS_MEM_POWER_DOWN_CONTROL",
    "MCS_MEM_POWER_DOWN_INPUTS",
    "MCS_MEM_TM_CONTROL_REG_1",
    "MCS_MEM_TM_CONTROL_REG_2",
    "MCS_MEM_TM_CONTROL_REG_3",
    "MCS_MEM_TM_CONTROL_REG_4",
    "MCS_MEM_TM_CONTROL_REG_5",
    "MCS_MEM_TM_CONTROL_REG_6",
    "MCS_MEM_TM_CONTROL_REG_7",
    "MCS_MEM_TM_CONTROL_REG_8",
    "MCS_MEM_TM_CONTROL_REG_9",
    "MCS_MEM_TM_CONTROL_REG_10",
    "MCS_MEM_TM_CONTROL_REG_11",
    "MCS_MEM_TM_CONTROL_REG_12",
    "MC_CONTROL_1",
    "MC_CONTROL_2",
    "MC_CONTROL_3",
    "MC_CONTROL_4",
    "MC_CONTROL_5",
    "MC_DISTRIBUTION_MAP",
    "MC_TRAVERSE_RATE",
    "MDIOCFG",
    "MDIOOP",
    "MDIOSTAT",
    "MEFL2CPDROPBITMAP_0",
    "MEFL2CPDROPBITMAP_1",
    "MEFL2CPPEERBITMAP_0",
    "MEFL2CPPEERBITMAP_1",
    "MEFL2CPTRANSPARENTBITMAP_0",
    "MEFL2CPTRANSPARENTBITMAP_1",
    "MEM0_DEBUG",
    "MEM1_IPMCGRP_TBL_PARITYERRORPTR",
    "MEM1_IPMCGRP_TBL_PARITYERROR_STATUS",
    "MEM1_IPMCVLAN_TBL_PARITYERRORPTR",
    "MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS",
    "MEMFAILINTMASK",
    "MEMFAILINTSTATUS",
    "MEMORYCONFIGURATIONREGISTER",
    "MEMORY_TM_0",
    "MEMORY_TM_1",
    "MEM_FAIL_INT_CTR",
    "MEM_FAIL_INT_EN",
    "MEM_FAIL_INT_EN_64",
    "MEM_FAIL_INT_STAT",
    "MEM_FAIL_INT_STAT_64",
    "MEM_SER_FIFO_STS",
    "MESH_TOPOLOGYDELAYTESTCELLS",
    "MESH_TOPOLOGYENABLERS",
    "MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT",
    "MESH_TOPOLOGY_GLOBAL_REG",
    "MESH_TOPOLOGY_GLOBAL_REG_1",
    "MESH_TOPOLOGY_INIT",
    "MESH_TOPOLOGY_MESH_STATUSES",
    "MESH_TOPOLOGY_MESH_TOPOLOGY",
    "MESH_TOPOLOGY_MESH_TOPOLOGY_2",
    "MESH_TOPOLOGY_REG_0000",
    "MESH_TOPOLOGY_REG_0010",
    "MESH_TOPOLOGY_REG_0018",
    "MESH_TOPOLOGY_REG_50",
    "MESH_TOPOLOGY_REG_51",
    "MESH_TOPOLOGY_REG_52",
    "MESH_TOPOLOGY_REG_53",
    "MESH_TOPOLOGY_REG_0054",
    "MESH_TOPOLOGY_REG_0058",
    "MESH_TOPOLOGY_REG_86",
    "MESH_TOPOLOGY_REG_88",
    "MESH_TOPOLOGY_REG_0101",
    "MESH_TOPOLOGY_REG_0102",
    "MESH_TOPOLOGY_REG_0104",
    "MESH_TOPOLOGY_REG_0105",
    "MESH_TOPOLOGY_REG_0106",
    "MESH_TOPOLOGY_REG_0107",
    "MESH_TOPOLOGY_REG_0108",
    "MESH_TOPOLOGY_REG_0109",
    "MESH_TOPOLOGY_REG_0110",
    "MESH_TOPOLOGY_REG_0111",
    "MESH_TOPOLOGY_REG_0112",
    "MESH_TOPOLOGY_REG_010A",
    "MESH_TOPOLOGY_REG_010B",
    "MESH_TOPOLOGY_REG_010C",
    "MESH_TOPOLOGY_REG_010D",
    "MESH_TOPOLOGY_REG_010E",
    "MESH_TOPOLOGY_REG_010F",
    "MESH_TOPOLOGY_REG_01A0",
    "MESH_TOPOLOGY_REG_01A1",
    "MESH_TOPOLOGY_REG_01A2",
    "MESH_TOPOLOGY_REG_01A3",
    "MESH_TOPOLOGY_REG_01A4",
    "MESH_TOPOLOGY_REG_01A5",
    "MESH_TOPOLOGY_REG_01A6",
    "MESH_TOPOLOGY_REG_01A7",
    "MESH_TOPOLOGY_REG_01A8",
    "MESH_TOPOLOGY_REG_01A9",
    "MESH_TOPOLOGY_REG_01AA",
    "MESH_TOPOLOGY_REG_01AB",
    "MESH_TOPOLOGY_REG_01AC",
    "MESH_TOPOLOGY_REG_01AD",
    "MESH_TOPOLOGY_REG_01AE",
    "MESH_TOPOLOGY_REG_01AF",
    "MESH_TOPOLOGY_REG_01B0",
    "MESH_TOPOLOGY_REG_01B1",
    "MESH_TOPOLOGY_REG_01B2",
    "MESH_TOPOLOGY_REG_01B3",
    "MESH_TOPOLOGY_REG_01B4",
    "MESH_TOPOLOGY_REG_01B5",
    "MESH_TOPOLOGY_REG_01B6",
    "MESH_TOPOLOGY_REG_01B7",
    "MESH_TOPOLOGY_REG_01B8",
    "MESH_TOPOLOGY_REG_01B9",
    "MESH_TOPOLOGY_REG_01BA",
    "MESH_TOPOLOGY_REG_01BB",
    "MESH_TOPOLOGY_REG_01BC",
    "MESH_TOPOLOGY_REG_01BD",
    "MESH_TOPOLOGY_REG_01BE",
    "MESH_TOPOLOGY_REG_01BF",
    "MESH_TOPOLOGY_REG_01C1",
    "MESH_TOPOLOGY_REG_01C2",
    "MESH_TOPOLOGY_REG_01C3",
    "MESH_TOPOLOGY_REG_01C4",
    "MESH_TOPOLOGY_REG_01C5",
    "MESH_TOPOLOGY_REG_01C6",
    "MESH_TOPOLOGY_REG_01C7",
    "MESH_TOPOLOGY_REG_01C8",
    "MESH_TOPOLOGY_REG_1A0",
    "MESH_TOPOLOGY_REG_5A",
    "MESH_TOPOLOGY_REG_5B",
    "MESH_TOPOLOGY_SBUS_BROADCAST_ID",
    "MESH_TOPOLOGY_STATUS_1",
    "MESH_TOPOLOGY_STATUS_2",
    "MESH_TOPOLOGY_SYNC_MSG_RX_ADJ_FACTOR",
    "MESH_TOPOLOGY_SYS_CONFIG_0",
    "MESH_TOPOLOGY_SYS_CONFIG_1",
    "MESH_TOPOLOGY_SYS_CONFIG_2",
    "MESH_TOPOLOGY_THRESHOLDS",
    "MGMT_FRAME_ENABLE",
    "MII_EEE_DELAY_ENTRY_TIMER",
    "MII_EEE_WAKE_TIMER",
    "MIM_DEFAULT_NETWORK_SVP",
    "MIM_ENABLE",
    "MIM_ETHERTYPE",
    "MIM_LIP_2_LEP_FC_EN",
    "MINBUCKET",
    "MINBUCKETCONFIG",
    "MINBUCKETCONFIG1",
    "MINBUCKETCONFIG_64",
    "MINBUCKETCOS0CONFIG",
    "MINBUCKETCOS1CONFIG",
    "MINBUCKETCOS2CONFIG",
    "MINBUCKETCOS3CONFIG",
    "MINBUCKETMEMDEBUG",
    "MINIMULTICASTDBUFFPOINTERSEND",
    "MINIMULTICASTDBUFFPOINTERSSTART",
    "MINSPCONFIG",
    "MINSPCONFIG_CPU",
    "MIRRORENABLE_0",
    "MIRRORENABLE_1",
    "MIRRORENABLE_2",
    "MIRRORENABLE_3",
    "MIRRORENABLE_4",
    "MIRRORENABLE_5",
    "MIRRORENABLE_6",
    "MIRRORENABLE_7",
    "MIRRORVIDREG0",
    "MIRRORVIDREG1",
    "MIRRORVIDREG2",
    "MIRRORVIDREG3",
    "MIRROR_CONTROL",
    "MIRROR_SELECT",
    "MISCCONFIG",
    "MISSING_START_ERR_STAT",
    "MMRP_CONTROL_1",
    "MMRP_CONTROL_2",
    "MMU0_FUSE_DEBUG",
    "MMU0_PLL_DEBUG",
    "MMU1_FUSE_DEBUG",
    "MMU1_PLL_DEBUG",
    "MMU2_PLL_DEBUG",
    "MMUBISRDBGRDDATA",
    "MMUDESCCREDITSCNT",
    "MMUEAVENABLE",
    "MMUFLUSHCONTROL",
    "MMUPORTENABLE",
    "MMUPORTENABLE_HI",
    "MMUPORTTXENABLE",
    "MMUPORTTXENABLE_HI",
    "MMU_ADM_ECC_COUNTERS",
    "MMU_ADM_ECC_DEBUG_0",
    "MMU_ADM_ECC_ERROR_0",
    "MMU_ADM_ECC_ERROR_0_MASK",
    "MMU_ADM_ECC_STATUS_0",
    "MMU_ADM_QUEUE_DB_DEBUG",
    "MMU_AGING_CTR_ECC_STATUS",
    "MMU_AGING_EXP_ECC_STATUS",
    "MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS",
    "MMU_CCPE_FIFO_MEM_ECC_STATUS",
    "MMU_CCPE_MEM_ECC_STATUS",
    "MMU_CCPI_FIFO_MEM_ECC_STATUS",
    "MMU_CCPI_MEM_ECC_STATUS",
    "MMU_CCP_ECC_1B_COUNTER",
    "MMU_CCP_ECC_2B_COUNTER",
    "MMU_CCP_EN_COR_ERR_RPT",
    "MMU_CELLCNTCOS",
    "MMU_CELLCNTING",
    "MMU_CELLCNTTOTAL",
    "MMU_CELLDATA_ECC_STATUS",
    "MMU_CELLLINK_ECC_STATUS",
    "MMU_CELLLMTCOS_LOWER",
    "MMU_CELLLMTCOS_UPPER",
    "MMU_CELLLMTING",
    "MMU_CELLLMTTOTAL_LOWER",
    "MMU_CELLLMTTOTAL_UPPER",
    "MMU_CFAP_ECC_STATUS",
    "MMU_CFAP_EN_COR_ERR_RPT",
    "MMU_CFG",
    "MMU_CFG_HSP_CONFIG",
    "MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUP",
    "MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATE",
    "MMU_CNM_FORCE_GEN",
    "MMU_CRC_ERR_CNT_BANK_11_10_9_8",
    "MMU_CRC_ERR_CNT_BANK_15_14_13_12",
    "MMU_CRC_ERR_CNT_BANK_19_18_17_16",
    "MMU_CRC_ERR_CNT_BANK_23_22_21_20",
    "MMU_CRC_ERR_CNT_BANK_27_26_25_24",
    "MMU_CRC_ERR_CNT_BANK_31_30_29_28",
    "MMU_CRC_ERR_CNT_BANK_35_34_33_32",
    "MMU_CRC_ERR_CNT_BANK_39_38_37_36",
    "MMU_CRC_ERR_CNT_BANK_3_2_1_0",
    "MMU_CRC_ERR_CNT_BANK_43_42_41_40",
    "MMU_CRC_ERR_CNT_BANK_47_46_45_44",
    "MMU_CRC_ERR_CNT_BANK_51_50_49_48",
    "MMU_CRC_ERR_CNT_BANK_55_54_53_52",
    "MMU_CRC_ERR_CNT_BANK_59_58_57_56",
    "MMU_CRC_ERR_CNT_BANK_63_62_61_60",
    "MMU_CRC_ERR_CNT_BANK_7_6_5_4",
    "MMU_CRC_ERR_CNT_OCB",
    "MMU_CTR_ECC_1B_COUNTER",
    "MMU_CTR_ECC_2B_COUNTER",
    "MMU_CTR_MEM_ECC_STATUS",
    "MMU_CTR_PARITY_ERR",
    "MMU_DEQ_EN_COR_ERR_RPT",
    "MMU_DRAM_NUMBER_SWAPPING",
    "MMU_DRCA_RD_BYTE_COUNTER",
    "MMU_DRCA_WR_BYTE_COUNTER",
    "MMU_DRCB_RD_BYTE_COUNTER",
    "MMU_DRCB_WR_BYTE_COUNTER",
    "MMU_DRCC_RD_BYTE_COUNTER",
    "MMU_DRCC_WR_BYTE_COUNTER",
    "MMU_DRCD_RD_BYTE_COUNTER",
    "MMU_DRCD_WR_BYTE_COUNTER",
    "MMU_DRCE_RD_BYTE_COUNTER",
    "MMU_DRCE_WR_BYTE_COUNTER",
    "MMU_DRCF_RD_BYTE_COUNTER",
    "MMU_DRCF_WR_BYTE_COUNTER",
    "MMU_DRCG_RD_BYTE_COUNTER",
    "MMU_DRCG_WR_BYTE_COUNTER",
    "MMU_DRCH_RD_BYTE_COUNTER",
    "MMU_DRCH_WR_BYTE_COUNTER",
    "MMU_E2EFC_CNT_DEBUG_STATUS_0",
    "MMU_E2EFC_CNT_DEBUG_STATUS_1",
    "MMU_E2EFC_DEBUG_RX_RMT_IBP0",
    "MMU_E2EFC_DEBUG_RX_RMT_IBP1",
    "MMU_E2EFC_DEBUG_TX_RMT_IBP0",
    "MMU_E2EFC_DEBUG_TX_RMT_IBP1",
    "MMU_E2EFC_ERROR_0",
    "MMU_E2EFC_ERROR_0_MASK",
    "MMU_ECCINTERRUPTREGISTER",
    "MMU_ECCINTERRUPTREGISTERMASK",
    "MMU_ECC_1B_ERR_CNT",
    "MMU_ECC_2B_ERR_CNT",
    "MMU_ECC_CONFIGURATION_REGISTER",
    "MMU_ECC_DEBUG0",
    "MMU_ECC_DEBUG1",
    "MMU_ECC_ERROR0",
    "MMU_ECC_ERROR1",
    "MMU_ECC_ERROR0_MASK",
    "MMU_ECC_ERROR1_MASK",
    "MMU_ECC_ERR_1B_INITIATE_1",
    "MMU_ECC_ERR_1B_INITIATE_2",
    "MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1",
    "MMU_ECC_ERR_1B_MONITOR_MEM_MASK_2",
    "MMU_ECC_ERR_2B_INITIATE_1",
    "MMU_ECC_ERR_2B_INITIATE_2",
    "MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1",
    "MMU_ECC_ERR_2B_MONITOR_MEM_MASK_2",
    "MMU_ECC_INTERRUPT_REGISTER",
    "MMU_ECC_INTERRUPT_REGISTER_MASK",
    "MMU_ECC_INTERRUPT_REGISTER_TEST",
    "MMU_EGR_CTRL",
    "MMU_EGR_PARAD",
    "MMU_EGS_PRIMOD",
    "MMU_EGS_WGTCOS",
    "MMU_ENQ_CBP_STORE_DEBUG_0",
    "MMU_ENQ_CFAPI_INTERNAL_RECYCLE_DEBUG_0",
    "MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVEL",
    "MMU_ENQ_CFG_ECC_DEBUG_0",
    "MMU_ENQ_CFG_ECC_ERROR_0",
    "MMU_ENQ_CFG_ECC_ERROR_0_MASK",
    "MMU_ENQ_CFG_ECC_STATUS_0",
    "MMU_ENQ_CFG_ECC_STATUS_1",
    "MMU_ENQ_CFG_ECC_STATUS_2",
    "MMU_ENQ_CFG_ECC_STATUS_3",
    "MMU_ENQ_CFG_ECC_STATUS_4",
    "MMU_ENQ_CONFIG_0",
    "MMU_ENQ_DEBUG",
    "MMU_ENQ_DEST_PPP_CFG_0",
    "MMU_ENQ_DEST_PPP_CFG_1",
    "MMU_ENQ_DEST_PPP_CFG_2",
    "MMU_ENQ_DEST_PPP_CFG_3",
    "MMU_ENQ_DEST_PPP_CFG_4",
    "MMU_ENQ_DEST_PPP_CFG_5",
    "MMU_ENQ_ECC_COUNTERS",
    "MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0",
    "MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1",
    "MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2",
    "MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3",
    "MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0",
    "MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1",
    "MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_2",
    "MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARK",
    "MMU_ENQ_EMA_QUEUE_SELECT_0",
    "MMU_ENQ_EMA_QUEUE_SELECT_1",
    "MMU_ENQ_EN_COR_ERR_RPT",
    "MMU_ENQ_ERROR_0",
    "MMU_ENQ_ERROR_0_MASK",
    "MMU_ENQ_FAPCONFIG_0",
    "MMU_ENQ_FAPFULLRESETPOINT_0",
    "MMU_ENQ_FAPFULLSETPOINT_0",
    "MMU_ENQ_FAPINIT_0",
    "MMU_ENQ_FAPREADPOINTER_0",
    "MMU_ENQ_FAPSTACKSTATUS_0",
    "MMU_ENQ_FAP_ECC_DEBUG_0",
    "MMU_ENQ_FAP_ECC_ERROR_0",
    "MMU_ENQ_FAP_ECC_ERROR_0_MASK",
    "MMU_ENQ_FAP_ECC_STATUS_0",
    "MMU_ENQ_FAP_MEMDEBUG_0",
    "MMU_ENQ_FAP_WATERMARK",
    "MMU_ENQ_HIGIG_25_PRI_GRP0",
    "MMU_ENQ_HIGIG_25_PRI_GRP1",
    "MMU_ENQ_HIGIG_26_PRI_GRP0",
    "MMU_ENQ_HIGIG_26_PRI_GRP1",
    "MMU_ENQ_HIGIG_27_PRI_GRP0",
    "MMU_ENQ_HIGIG_27_PRI_GRP1",
    "MMU_ENQ_HIGIG_28_PRI_GRP0",
    "MMU_ENQ_HIGIG_28_PRI_GRP1",
    "MMU_ENQ_ILLEGAL_CELL_TYPE_0",
    "MMU_ENQ_IP_PRI_TO_PG_PROFILE_0",
    "MMU_ENQ_ITE_REORDER_DEBUG_0",
    "MMU_ENQ_MC_EXT_DROP_COUNTER_0",
    "MMU_ENQ_MC_INT_DROP_COUNTER_0",
    "MMU_ENQ_MISSING_START_ERR_STAT_0",
    "MMU_ENQ_MISSING_START_ERR_STAT_1",
    "MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESH",
    "MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0",
    "MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1",
    "MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_2",
    "MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0",
    "MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0",
    "MMU_ENQ_PBI_SOP_DB_TM",
    "MMU_ENQ_PORT_EMPTY_BMP0",
    "MMU_ENQ_PORT_EMPTY_BMP1",
    "MMU_ENQ_PROFILE_0_PRI_GRP0",
    "MMU_ENQ_PROFILE_0_PRI_GRP1",
    "MMU_ENQ_PROFILE_1_PRI_GRP0",
    "MMU_ENQ_PROFILE_1_PRI_GRP1",
    "MMU_ENQ_PROFILE_2_PRI_GRP0",
    "MMU_ENQ_PROFILE_2_PRI_GRP1",
    "MMU_ENQ_PROFILE_3_PRI_GRP0",
    "MMU_ENQ_PROFILE_3_PRI_GRP1",
    "MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARK",
    "MMU_ENQ_RQE_QUEUE_SELECT_0",
    "MMU_ENQ_RQE_QUEUE_SELECT_1",
    "MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0",
    "MMU_ENQ_SOP_STORE_DEBUG_0",
    "MMU_ENQ_SRC_PORT_STATE_DEBUG_0",
    "MMU_ENQ_START_BY_START_ERR_STAT_0",
    "MMU_ENQ_START_BY_START_ERR_STAT_1",
    "MMU_ENQ_TRACE_IF_CAPT_0",
    "MMU_ENQ_TRACE_IF_CAPT_1",
    "MMU_ENQ_TRACE_IF_CAPT_2",
    "MMU_ENQ_TRACE_IF_CAPT_3",
    "MMU_ENQ_TRACE_IF_CAPT_4",
    "MMU_ENQ_TRACE_IF_CAPT_5",
    "MMU_ENQ_TRACE_IF_CAPT_6",
    "MMU_ENQ_TRACE_IF_CAPT_7",
    "MMU_ENQ_TRACE_IF_CAPT_8",
    "MMU_ENQ_TRACE_IF_CAPT_9",
    "MMU_ENQ_TRACE_IF_CAPT_10",
    "MMU_ENQ_TRACE_IF_CAPT_11",
    "MMU_ENQ_TRACE_IF_CAPT_12",
    "MMU_ENQ_TRACE_IF_CAPT_13",
    "MMU_ENQ_TRACE_IF_CAPT_14",
    "MMU_ENQ_TRACE_IF_CAPT_15",
    "MMU_ENQ_TRACE_IF_CAPT_16",
    "MMU_ENQ_TRACE_IF_CAPT_17",
    "MMU_ENQ_TRACE_IF_CAPT_18",
    "MMU_ENQ_TRACE_IF_CAPT_19",
    "MMU_ENQ_TRACE_IF_CONTROL",
    "MMU_ENQ_TRACE_IF_COUNTER",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_0",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_1",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_2",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_3",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_4",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_5",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_6",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_7",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_8",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_9",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_10",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_11",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_12",
    "MMU_ENQ_TRACE_IF_MASK_FIELD_13",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_0",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_1",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_2",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_3",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_4",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_5",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_6",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_7",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_8",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_9",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_10",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_11",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_12",
    "MMU_ENQ_TRACE_IF_VALUE_FIELD_13",
    "MMU_EPRG_EN_COR_ERR_RPT",
    "MMU_EPRG_FIFO_CONFIG",
    "MMU_EPRG_FIFO_STATUS",
    "MMU_EPRG_MEM_TM",
    "MMU_ERROR_INITIATION_DATA",
    "MMU_ERRSTAT",
    "MMU_ES_ARB_TDM_TABLE_ECC_STATUS",
    "MMU_GENERALCONFIGURATIONREGISTER",
    "MMU_GENERAL_CONFIGURATION_REGISTER",
    "MMU_GENERAL_CONFIGURATION_REGISTER_2",
    "MMU_GLOBALTIMECOUNTER",
    "MMU_GLOBALTIMECOUNTERTRIGGER",
    "MMU_GTIMER_CONFIGURATION",
    "MMU_GTIMER_TRIGGER",
    "MMU_IDR_DESCRIPTOR_COUNTER",
    "MMU_IDR_PACKET_COUNTER",
    "MMU_INDIRECTCOMMAND",
    "MMU_INDIRECTCOMMANDADDRESS",
    "MMU_INDIRECTCOMMANDDATAINCREMENT",
    "MMU_INDIRECTCOMMANDRDDATA_0",
    "MMU_INDIRECTCOMMANDRDDATA_1",
    "MMU_INDIRECTCOMMANDRDDATA_2",
    "MMU_INDIRECTCOMMANDRDDATA_3",
    "MMU_INDIRECTCOMMANDRDDATA_4",
    "MMU_INDIRECTCOMMANDRDDATA_5",
    "MMU_INDIRECTCOMMANDRDDATA_6",
    "MMU_INDIRECTCOMMANDRDDATA_7",
    "MMU_INDIRECTCOMMANDWRDATA_0",
    "MMU_INDIRECTCOMMANDWRDATA_1",
    "MMU_INDIRECTCOMMANDWRDATA_2",
    "MMU_INDIRECTCOMMANDWRDATA_3",
    "MMU_INDIRECTCOMMANDWRDATA_4",
    "MMU_INDIRECTCOMMANDWRDATA_5",
    "MMU_INDIRECTCOMMANDWRDATA_6",
    "MMU_INDIRECTCOMMANDWRDATA_7",
    "MMU_INDIRECT_COMMAND",
    "MMU_INDIRECT_COMMAND_ADDRESS",
    "MMU_INDIRECT_COMMAND_DATA_INCREMENT",
    "MMU_INDIRECT_COMMAND_RD_DATA",
    "MMU_INDIRECT_COMMAND_WR_DATA",
    "MMU_ING_PARAD",
    "MMU_INITIATE_OPP_CRC_ERR",
    "MMU_INTCLR",
    "MMU_INTCTRL",
    "MMU_INTERRUPTMASKREGISTER",
    "MMU_INTERRUPTREGISTER",
    "MMU_INTERRUPT_MASK",
    "MMU_INTERRUPT_MASK_REGISTER",
    "MMU_INTERRUPT_REGISTER",
    "MMU_INTERRUPT_REGISTER_TEST",
    "MMU_INTFO_CONGST_ST",
    "MMU_INTR",
    "MMU_INTR_MASK",
    "MMU_INTSTAT",
    "MMU_IPCTR_CONFIG_0",
    "MMU_IPCTR_COUNTER1",
    "MMU_IPCTR_COUNTER0_DRESOURCE",
    "MMU_IPCTR_COUNTER1_SNAP",
    "MMU_IPCTR_DROP_TYPE",
    "MMU_IPCTR_ECC_COUNTERS",
    "MMU_IPCTR_ECC_DEBUG_0",
    "MMU_IPCTR_ECC_ERROR_0",
    "MMU_IPCTR_ECC_ERROR_0_MASK",
    "MMU_IPCTR_ECC_STATUS_0",
    "MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTER",
    "MMU_IPMC_GRP_TBL_ECC_STATUS",
    "MMU_IPMC_VLAN_TBL_ECC_STATUS",
    "MMU_IPT_DATA_FIFO_CONFIGURATION_REGISTER",
    "MMU_IPT_DESCRIPTOR_COUNTER",
    "MMU_IPT_PACKET_COUNTER",
    "MMU_ITE_CFG_ECC_DEBUG_0",
    "MMU_ITE_CFG_ECC_ERROR_0",
    "MMU_ITE_CFG_ECC_ERROR_0_MASK",
    "MMU_ITE_CFG_ECC_STATUS_0",
    "MMU_ITE_CFG_ECC_STATUS_1",
    "MMU_ITE_CTRL_DEBUG_0",
    "MMU_ITE_DEBUG_STATUS_0",
    "MMU_ITE_ECC_COUNTERS",
    "MMU_ITE_EMA_ACCEPT_COUNT",
    "MMU_ITE_EMA_DROP_COUNT",
    "MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0",
    "MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1",
    "MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2",
    "MMU_ITE_EMA_POOL_STATUS",
    "MMU_ITE_EMA_STATUS",
    "MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIG",
    "MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUS",
    "MMU_ITE_ERROR_0",
    "MMU_ITE_ERROR_0_MASK",
    "MMU_ITE_PACKET_PTR_STORE_DEBUG_0",
    "MMU_ITE_QMGR_FLL_DEBUG_0",
    "MMU_ITE_QMGR_QLL_DEBUG_0",
    "MMU_ITE_Q_FLUSH_STATUS_0",
    "MMU_ITE_WORK_QUEUE_DEBUG_0",
    "MMU_LLA_PARAD",
    "MMU_LLFC_RX_CONFIG",
    "MMU_LLFC_TX_CONFIG_1",
    "MMU_LLFC_TX_CONFIG_2",
    "MMU_LLFC_TX_CONFIG_3",
    "MMU_LLFC_TX_CONFIG_4",
    "MMU_MEM1_CLINKE_ECC_STATUS",
    "MMU_MEM1_CLINKI_ECC_STATUS",
    "MMU_MEM1_CLINK_ECC_COUNTERS",
    "MMU_MEM_FAIL_ADDR_64",
    "MMU_MTRO_CPU_PKT_ECC_STATUS",
    "MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUS",
    "MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUS",
    "MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUS",
    "MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUS",
    "MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUS",
    "MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUS",
    "MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUS",
    "MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUS",
    "MMU_OCB_CONFIGURATION_REGISTER",
    "MMU_OVQ_REPL_GROUP_DFT",
    "MMU_OVQ_REPL_GROUP_PDA",
    "MMU_PHY_CALIB_EN",
    "MMU_PKTCNTCOS",
    "MMU_PKTCNTING",
    "MMU_PKTHDR0_ECC_STATUS",
    "MMU_PKTLENGTH_ECC_STATUS",
    "MMU_PKTLINK_ECC_STATUS",
    "MMU_PKTLMTCOS_LOWER",
    "MMU_PKTLMTCOS_UPPER",
    "MMU_PKTLMTING",
    "MMU_PORT_TO_LOGIC_PORT_MAPPING",
    "MMU_PORT_TO_PHY_PORT_MAPPING",
    "MMU_PP_DBE_CNT",
    "MMU_PP_DBE_LOG",
    "MMU_PP_ECC_CTRL",
    "MMU_PP_SBE_CNT",
    "MMU_PP_SBE_LOG",
    "MMU_PQE_EN_COR_ERR_RPT",
    "MMU_QCN_CNM_CTRL_64",
    "MMU_QCN_CNM_CTRL_0_64",
    "MMU_QCN_CNM_CTRL_1_64",
    "MMU_QCN_CNM_LIMIT",
    "MMU_QCN_CPQ_SEQ",
    "MMU_QCN_EN_COR_ERR_RPT",
    "MMU_QCN_MEM_DEBUG",
    "MMU_QCN_MEM_TM",
    "MMU_QCN_PARITY_ERR",
    "MMU_QCN_QUEUE_STS",
    "MMU_QSTRUCT_ECC_1B_COUNTER",
    "MMU_QSTRUCT_ECC_2B_COUNTER",
    "MMU_REG_0085",
    "MMU_REG_0086",
    "MMU_REG_0087",
    "MMU_REG_0090",
    "MMU_REG_0091",
    "MMU_REG_0092",
    "MMU_REG_0093",
    "MMU_REG_0102",
    "MMU_REG_0106",
    "MMU_REG_0107",
    "MMU_REG_0108",
    "MMU_REG_00AF",
    "MMU_REG_00B0",
    "MMU_REG_00B1",
    "MMU_REG_00B2",
    "MMU_REG_00B3",
    "MMU_REG_00C1",
    "MMU_REG_00CA",
    "MMU_REG_00CB",
    "MMU_REG_00CC",
    "MMU_REG_00CD",
    "MMU_REG_00CF",
    "MMU_REPL_GRP_TBL_ECC_STATUS",
    "MMU_REPL_HEAD_TBL_ECC_STATUS",
    "MMU_REPL_LIST_TBL_ECC_STATUS",
    "MMU_REPL_MAP_TBL_ECC_STATUS",
    "MMU_REPL_STATE_ERRPTR",
    "MMU_REPL_STATE_MEMDEBUG",
    "MMU_REPL_STATE_TBL_ECC_STATUS",
    "MMU_RQE_FIFO_ECC_STATUS",
    "MMU_RXD_NODST_PKT",
    "MMU_RXD_PKT",
    "MMU_SPARE_REG0",
    "MMU_SPARE_REG1",
    "MMU_STATUS",
    "MMU_TDM_EN_COR_ERR_RPT",
    "MMU_THDI_INTR",
    "MMU_THDI_INTR_MASK",
    "MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE",
    "MMU_THDM_DB_DEVICE_BST_STAT",
    "MMU_THDM_DB_DEVICE_BYPASS",
    "MMU_THDM_DB_DEVICE_THR_CONFIG",
    "MMU_THDM_DB_EN_COR_ERR_RPT",
    "MMU_THDM_DB_MEMORY_TM",
    "MMU_THDM_DB_POOL_DROP_STATES",
    "MMU_THDM_DB_POOL_MCUC_BST_STAT",
    "MMU_THDM_DB_POOL_MCUC_BST_THRESHOLD",
    "MMU_THDM_DB_POOL_MC_BST_STAT",
    "MMU_THDM_DB_POOL_MC_BST_THRESHOLD",
    "MMU_THDM_DB_POOL_MC_SHARED_COUNT",
    "MMU_THDM_DB_POOL_RED_RESUME_LIMIT",
    "MMU_THDM_DB_POOL_RED_SHARED_LIMIT",
    "MMU_THDM_DB_POOL_RESUME_LIMIT",
    "MMU_THDM_DB_POOL_SHARED_COUNT",
    "MMU_THDM_DB_POOL_SHARED_LIMIT",
    "MMU_THDM_DB_POOL_YELLOW_RESUME_LIMIT",
    "MMU_THDM_DB_POOL_YELLOW_SHARED_LIMIT",
    "MMU_THDM_DB_PORTSP_BST_THRESHOLD",
    "MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64",
    "MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64",
    "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64",
    "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64",
    "MMU_THDM_DB_PORTSP_RX_ENABLE0_64",
    "MMU_THDM_DB_PORTSP_RX_ENABLE1_64",
    "MMU_THDM_DB_PORTSP_SHARED_COUNT",
    "MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL",
    "MMU_THDM_DB_PORTSP_TOTAL_COUNT",
    "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64",
    "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64",
    "MMU_THDM_DB_QUEUE_E2E_DS_0",
    "MMU_THDM_DB_QUEUE_E2E_DS_1",
    "MMU_THDM_DB_QUEUE_E2E_SPID_0",
    "MMU_THDM_DB_QUEUE_E2E_SPID_1",
    "MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILE",
    "MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_RED",
    "MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOW",
    "MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE",
    "MMU_THDM_MCQE_DEVICE_BST_STAT",
    "MMU_THDM_MCQE_DEVICE_BYPASS",
    "MMU_THDM_MCQE_DEVICE_THR_CONFIG",
    "MMU_THDM_MCQE_EN_COR_ERR_RPT",
    "MMU_THDM_MCQE_MEMORY_TM",
    "MMU_THDM_MCQE_POOL_DROP_STATES",
    "MMU_THDM_MCQE_POOL_MC_BST_STAT",
    "MMU_THDM_MCQE_POOL_MC_BST_THRESHOLD",
    "MMU_THDM_MCQE_POOL_RED_RESUME_LIMIT",
    "MMU_THDM_MCQE_POOL_RED_SHARED_LIMIT",
    "MMU_THDM_MCQE_POOL_RESUME_LIMIT",
    "MMU_THDM_MCQE_POOL_SHARED_COUNT",
    "MMU_THDM_MCQE_POOL_SHARED_LIMIT",
    "MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMIT",
    "MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMIT",
    "MMU_THDM_MCQE_PORTSP_BST_THRESHOLD",
    "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP0_64",
    "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP1_64",
    "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP0_64",
    "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP1_64",
    "MMU_THDM_MCQE_PORTSP_RX_ENABLE0_64",
    "MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64",
    "MMU_THDM_MCQE_PORTSP_SHARED_COUNT",
    "MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL",
    "MMU_THDM_MCQE_PORTSP_TOTAL_COUNT",
    "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64",
    "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP1_64",
    "MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILE",
    "MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_RED",
    "MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOW",
    "MMU_THDR_DB_BST_STAT",
    "MMU_THDR_DB_BST_STAT_PRIQ",
    "MMU_THDR_DB_BST_STAT_SP",
    "MMU_THDR_DB_BST_THRESHOLD_PRIQ",
    "MMU_THDR_DB_BST_THRESHOLD_SP",
    "MMU_THDR_DB_BYPASS",
    "MMU_THDR_DB_CONFIG",
    "MMU_THDR_DB_CONFIG1_PRIQ",
    "MMU_THDR_DB_CONFIG_PRIQ",
    "MMU_THDR_DB_CONFIG_SP",
    "MMU_THDR_DB_LIMIT_COLOR_PRIQ",
    "MMU_THDR_DB_LIMIT_MIN_PRIQ",
    "MMU_THDR_DB_MIN_COUNT_PRIQ",
    "MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQ",
    "MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQ",
    "MMU_THDR_DB_RESUME_COLOR_LIMIT_SP",
    "MMU_THDR_DB_SHARED_COUNT_PRIQ",
    "MMU_THDR_DB_SHARED_COUNT_SP",
    "MMU_THDR_DB_SP_SHARED_LIMIT",
    "MMU_THDR_DB_STATUS_PRIQ",
    "MMU_THDR_DB_STATUS_SP",
    "MMU_THDR_QE_BST_STAT",
    "MMU_THDR_QE_BST_STAT_PRIQ",
    "MMU_THDR_QE_BST_STAT_SP",
    "MMU_THDR_QE_BST_THRESHOLD_PRIQ",
    "MMU_THDR_QE_BST_THRESHOLD_SP",
    "MMU_THDR_QE_BYPASS",
    "MMU_THDR_QE_CONFIG",
    "MMU_THDR_QE_CONFIG1_PRIQ",
    "MMU_THDR_QE_CONFIG_PRIQ",
    "MMU_THDR_QE_CONFIG_SP",
    "MMU_THDR_QE_DEBUG",
    "MMU_THDR_QE_LIMIT_COLOR_PRIQ",
    "MMU_THDR_QE_LIMIT_MIN_PRIQ",
    "MMU_THDR_QE_MIN_COUNT_PRIQ",
    "MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQ",
    "MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQ",
    "MMU_THDR_QE_RESUME_COLOR_LIMIT_SP",
    "MMU_THDR_QE_SHARED_COLOR_LIMIT_SP",
    "MMU_THDR_QE_SHARED_COUNT_PRIQ",
    "MMU_THDR_QE_SHARED_COUNT_SP",
    "MMU_THDR_QE_STATUS",
    "MMU_THDR_QE_STATUS_PRIQ",
    "MMU_THDR_QE_STATUS_SP",
    "MMU_THDU_EN_COR_ERR_RPT",
    "MMU_TOQ_BP_DEBUG0",
    "MMU_TOQ_BP_DEBUG1",
    "MMU_TOQ_ECC_1B_COUNTER",
    "MMU_TOQ_ECC_2B_COUNTER",
    "MMU_TOQ_EN_COR_ERR_RPT",
    "MMU_TOQ_EOPE_ECC_STATUS",
    "MMU_TOQ_PORT_STATE_ECC_STATUS",
    "MMU_TOQ_QPACK_MODE_ECC_STATUS",
    "MMU_TOQ_STATE_ECC_STATUS",
    "MMU_TOQ_TCACHE_DEBUG0",
    "MMU_TOQ_TCACHE_DEBUG1",
    "MMU_TOQ_TCACHE_DEBUG2",
    "MMU_TOQ_TCACHE_DEBUG3",
    "MMU_TOQ_TCACHE_DEBUG4",
    "MMU_TOQ_TCACHE_DEBUG5",
    "MMU_TOQ_TCACHE_DEBUG6",
    "MMU_TOQ_TCACHE_DEBUG7",
    "MMU_TOQ_TRACE_DEQ_CAPT_0",
    "MMU_TOQ_TRACE_DEQ_CAPT_1",
    "MMU_TOQ_TRACE_DEQ_CAPT_2",
    "MMU_TOQ_TRACE_DEQ_CONTROL",
    "MMU_TOQ_TRACE_DEQ_COUNTER",
    "MMU_TOQ_TRACE_DEQ_MASK_FIELD",
    "MMU_TOQ_TRACE_DEQ_VALUE_FIELD",
    "MMU_TOQ_TRACE_ENQ_CAPT_0",
    "MMU_TOQ_TRACE_ENQ_CAPT_1",
    "MMU_TOQ_TRACE_ENQ_CONTROL",
    "MMU_TOQ_TRACE_ENQ_COUNTER",
    "MMU_TOQ_TRACE_ENQ_MASK_FIELD",
    "MMU_TOQ_TRACE_ENQ_VALUE_FIELD",
    "MMU_TO_LOGIC_PORT_MAPPING",
    "MMU_TO_PHY_PORT_MAPPING",
    "MMU_TO_XLP0_E2ECC_STATUS",
    "MMU_TO_XLP1_E2ECC_STATUS",
    "MMU_TO_XLP_BKP_STATUS",
    "MMU_TO_XPORT_BKP",
    "MMU_UPK_ERRLOG",
    "MMU_WRED_CFG_ECC_STATUS",
    "MMU_WRED_PORT_CFG_ECC_STATUS",
    "MMU_WRED_PORT_THD_0_ECC_STATUS",
    "MMU_WRED_PORT_THD_1_ECC_STATUS",
    "MMU_WRED_THD_0_ECC_STATUS",
    "MMU_WRED_THD_1_ECC_STATUS",
    "MMU_XQ_EGRMAXTIME",
    "MMU_XQ_PARAD",
    "MODMAP_CTRL",
    "MODPORT_MAP_EM_PARITY_CONTROL",
    "MODPORT_MAP_EM_PARITY_STATUS",
    "MODPORT_MAP_IM_PARITY_CONTROL",
    "MODPORT_MAP_IM_PARITY_STATUS",
    "MODPORT_MAP_M0_PARITY_STATUS_INTR",
    "MODPORT_MAP_M0_PARITY_STATUS_NACK",
    "MODPORT_MAP_M1_PARITY_STATUS_INTR",
    "MODPORT_MAP_M1_PARITY_STATUS_NACK",
    "MODPORT_MAP_M2_PARITY_STATUS_INTR",
    "MODPORT_MAP_M2_PARITY_STATUS_NACK",
    "MODPORT_MAP_M3_PARITY_STATUS_INTR",
    "MODPORT_MAP_M3_PARITY_STATUS_NACK",
    "MODPORT_MAP_MIRROR_1_PARITY_CONTROL",
    "MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTR",
    "MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACK",
    "MODPORT_MAP_MIRROR_PARITY_CONTROL",
    "MODPORT_MAP_MIRROR_PARITY_STATUS_INTR",
    "MODPORT_MAP_MIRROR_PARITY_STATUS_NACK",
    "MODPORT_MAP_SEL",
    "MODPORT_MAP_SW_PARITY_CONTROL",
    "MODPORT_MAP_SW_PARITY_STATUS",
    "MODPORT_MAP_SW_PARITY_STATUS_INTR",
    "MODPORT_MAP_SW_PARITY_STATUS_NACK",
    "MOD_FIFO_CNT",
    "MOD_MAP_PARITY_CONTROL",
    "MOD_MAP_PARITY_STATUS_INTR",
    "MOD_MAP_PARITY_STATUS_NACK",
    "MORDRPC_CHID_0",
    "MORDRPC_CHID_1",
    "MORDRPC_CHID_2",
    "MORDRPC_CHID_3",
    "MORDRPC_CHID_4",
    "MORDRPC_CHID_5",
    "MORDRPC_CHID_6",
    "MORDRPC_CHID_7",
    "MORDRPC_CHID_8",
    "MORDRPC_CHID_9",
    "MORDRPC_CHID_10",
    "MORDRPC_CHID_11",
    "MORDRPC_CHID_12",
    "MORDRPC_CHID_13",
    "MORDRPC_CHID_14",
    "MORDRPC_CHID_15",
    "MORDRPC_CHID_16",
    "MORDRPC_CHID_17",
    "MORDRPC_CHID_18",
    "MORDRPC_CHID_19",
    "MORDRPC_CHID_20",
    "MORDRPC_CHID_21",
    "MORDRPC_CHID_22",
    "MORDRPC_CHID_23",
    "MORDRPC_CHID_24",
    "MORDRPC_CHID_25",
    "MORDRPC_CHID_26",
    "MORDRPC_CHID_27",
    "MORDRPC_CHID_28",
    "MORDRPC_CHID_29",
    "MORDRPC_CHID_30",
    "MORDRPC_CHID_31",
    "MORDRPC_CHID_32",
    "MORDRPC_CHID_33",
    "MORDRPC_CHID_34",
    "MORDRPC_CHID_35",
    "MORDRPC_CHID_36",
    "MORDRPC_CHID_37",
    "MORDRPC_CHID_38",
    "MORDRPC_CHID_39",
    "MORDRPC_CHID_40",
    "MORDRPC_CHID_41",
    "MORDRPC_CHID_42",
    "MORDRPC_CHID_43",
    "MORDRPC_CHID_44",
    "MORDRPC_CHID_45",
    "MORDRPC_CHID_46",
    "MORDRPC_CHID_47",
    "MORDRPC_CHID_48",
    "MORDRPC_CHID_49",
    "MORDRPC_CHID_50",
    "MORDRPC_CHID_51",
    "MORDRPC_CHID_52",
    "MORDRPC_CHID_53",
    "MORDRPC_CHID_54",
    "MORDRPC_CHID_55",
    "MORDRPC_CHID_56",
    "MORDRPC_CHID_57",
    "MORDRPC_CHID_58",
    "MORDRPC_CHID_59",
    "MORDRPC_CHID_60",
    "MORDRPC_CHID_61",
    "MORDRPC_CHID_62",
    "MORDRPC_CHID_63",
    "MOTP_CHECKSUM_STATUS",
    "MPLSACTIONPROFILES",
    "MPLSCONTROLWORD",
    "MPLSEXPMAP",
    "MPLSEXPMAPTABLE",
    "MPLSLABELHASIP",
    "MPLSLABELRANGE0HIGH",
    "MPLSLABELRANGE0LOW",
    "MPLSLABELRANGE1HIGH",
    "MPLSLABELRANGE1LOW",
    "MPLSLABELRANGE2HIGH",
    "MPLSLABELRANGE2LOW",
    "MPLSLABELVALUEBOSACTIONINDEX",
    "MPLSLABELVALUECONFIGS0",
    "MPLSLABELVALUECONFIGS1",
    "MPLSLABELVALUECONFIGS2",
    "MPLSLABELVALUECONFIGS3",
    "MPLSLABELVALUECONFIGS4",
    "MPLSLABELVALUECONFIGS5",
    "MPLSLABELVALUECONFIGS6",
    "MPLSLABELVALUECONFIGS7",
    "MPLSLABELVALUECONFIGS8",
    "MPLSLABELVALUECONFIGS9",
    "MPLSLABELVALUECONFIGS10",
    "MPLSLABELVALUECONFIGS11",
    "MPLSLABELVALUECONFIGS12",
    "MPLSLABELVALUECONFIGS13",
    "MPLSLABELVALUECONFIGS14",
    "MPLSLABELVALUECONFIGS15",
    "MPLSLABELVALUENOBOSACTIONINDEX",
    "MPLSLABELVALUEOVERPWE",
    "MPLSPROFILE",
    "MPLSRANGECONFIGS0",
    "MPLSRANGECONFIGS1",
    "MPLSRANGECONFIGS2",
    "MPLS_CAM_DBGCTRL_0",
    "MPLS_ENABLE",
    "MPLS_ENTRY_DBGCTRL",
    "MPLS_ENTRY_DBGCTRL_0",
    "MPLS_ENTRY_DBGCTRL_1",
    "MPLS_ENTRY_DBGCTRL_2",
    "MPLS_ENTRY_DBGCTRL_3",
    "MPLS_ENTRY_DBGCTRL_4",
    "MPLS_ENTRY_DBGCTRL_5",
    "MPLS_ENTRY_DBGCTRL_6",
    "MPLS_ENTRY_DBGCTRL_7",
    "MPLS_ENTRY_HASH_CONTROL",
    "MPLS_ENTRY_PARITY_CONTROL",
    "MPLS_ENTRY_PARITY_STATUS",
    "MPLS_ENTRY_PARITY_STATUS_INTR_0",
    "MPLS_ENTRY_PARITY_STATUS_INTR_1",
    "MPLS_ENTRY_PARITY_STATUS_NACK_0",
    "MPLS_ENTRY_PARITY_STATUS_NACK_1",
    "MPLS_ETHERTYPE",
    "MPLS_EXTENDED_LABEL_LOOKUP_ENABLE",
    "MPLS_IP_NIBBLE_PEEKING_CTRL",
    "MPLS_MEMORY_DBGCTRL",
    "MPLS_MEMORY_DBGCTRL_0",
    "MPLS_MEMORY_DBGCTRL_1",
    "MPLS_SER_CONTROL",
    "MPLS_STATION_CAM_BIST_CONFIG",
    "MPLS_STATION_CAM_BIST_CONTROL",
    "MPLS_STATION_CAM_BIST_DBG_DATA",
    "MPLS_STATION_CAM_BIST_STATUS",
    "MPLS_STATION_CAM_DBGCTRL",
    "MRPSACONFIG2",
    "MRPSALASTIDX",
    "MRPSBCONFIG2",
    "MRPSBLASTIDX",
    "MRPSCONFIG1",
    "MRPSCONFIG3",
    "MSPI_CDRAM_00",
    "MSPI_CDRAM_01",
    "MSPI_CDRAM_02",
    "MSPI_CDRAM_03",
    "MSPI_CDRAM_04",
    "MSPI_CDRAM_05",
    "MSPI_CDRAM_06",
    "MSPI_CDRAM_07",
    "MSPI_CDRAM_08",
    "MSPI_CDRAM_09",
    "MSPI_CDRAM_10",
    "MSPI_CDRAM_11",
    "MSPI_CDRAM_12",
    "MSPI_CDRAM_13",
    "MSPI_CDRAM_14",
    "MSPI_CDRAM_15",
    "MSPI_CPTQP",
    "MSPI_ENDQP",
    "MSPI_NEWQP",
    "MSPI_RXRAM_00",
    "MSPI_RXRAM_01",
    "MSPI_RXRAM_02",
    "MSPI_RXRAM_03",
    "MSPI_RXRAM_04",
    "MSPI_RXRAM_05",
    "MSPI_RXRAM_06",
    "MSPI_RXRAM_07",
    "MSPI_RXRAM_08",
    "MSPI_RXRAM_09",
    "MSPI_RXRAM_10",
    "MSPI_RXRAM_11",
    "MSPI_RXRAM_12",
    "MSPI_RXRAM_13",
    "MSPI_RXRAM_14",
    "MSPI_RXRAM_15",
    "MSPI_RXRAM_16",
    "MSPI_RXRAM_17",
    "MSPI_RXRAM_18",
    "MSPI_RXRAM_19",
    "MSPI_RXRAM_20",
    "MSPI_RXRAM_21",
    "MSPI_RXRAM_22",
    "MSPI_RXRAM_23",
    "MSPI_RXRAM_24",
    "MSPI_RXRAM_25",
    "MSPI_RXRAM_26",
    "MSPI_RXRAM_27",
    "MSPI_RXRAM_28",
    "MSPI_RXRAM_29",
    "MSPI_RXRAM_30",
    "MSPI_RXRAM_31",
    "MSPI_SPCR2",
    "MSPI_SPCR0_LSB",
    "MSPI_SPCR0_MSB",
    "MSPI_SPCR1_LSB",
    "MSPI_SPCR1_MSB",
    "MSPI_STATUS",
    "MSPI_TXRAM_00",
    "MSPI_TXRAM_01",
    "MSPI_TXRAM_02",
    "MSPI_TXRAM_03",
    "MSPI_TXRAM_04",
    "MSPI_TXRAM_05",
    "MSPI_TXRAM_06",
    "MSPI_TXRAM_07",
    "MSPI_TXRAM_08",
    "MSPI_TXRAM_09",
    "MSPI_TXRAM_10",
    "MSPI_TXRAM_11",
    "MSPI_TXRAM_12",
    "MSPI_TXRAM_13",
    "MSPI_TXRAM_14",
    "MSPI_TXRAM_15",
    "MSPI_TXRAM_16",
    "MSPI_TXRAM_17",
    "MSPI_TXRAM_18",
    "MSPI_TXRAM_19",
    "MSPI_TXRAM_20",
    "MSPI_TXRAM_21",
    "MSPI_TXRAM_22",
    "MSPI_TXRAM_23",
    "MSPI_TXRAM_24",
    "MSPI_TXRAM_25",
    "MSPI_TXRAM_26",
    "MSPI_TXRAM_27",
    "MSPI_TXRAM_28",
    "MSPI_TXRAM_29",
    "MSPI_TXRAM_30",
    "MSPI_TXRAM_31",
    "MSW_INTERRUPTMASKREGISTER",
    "MSW_INTERRUPTREGISTER",
    "MTP_COS",
    "MTRI_BUCKET_OVERFLOW_INFO",
    "MTRI_BUCKET_OVERFLOW_INTR",
    "MTRI_BUCKET_OVERFLOW_MASK",
    "MTRI_CONFIG",
    "MTRI_IFG",
    "MTRI_MEMDEBUG",
    "MTRI_PORT_DISC",
    "MTRI_PORT_WARN",
    "MTRI_REFRESH_CONFIG",
    "MTROMEMDEBUG_CONFIG_0_L0",
    "MTROMEMDEBUG_CONFIG_0_L1",
    "MTROMEMDEBUG_CONFIG_0_L2",
    "MTROMEMDEBUG_CONFIG_0_PORT",
    "MTROMEMDEBUG_CONFIG_1_L0",
    "MTROMEMDEBUG_CONFIG_1_L1",
    "MTROMEMDEBUG_CONFIG_1_L2",
    "MTROMEMDEBUG_CONFIG_1_PORT",
    "MTROMEMDEBUG_CONFIG_L0",
    "MTROMEMDEBUG_CONFIG_L1",
    "MTROMEMDEBUG_CONFIG_L2",
    "MTRO_BUCKET_OVERFLOW_INFO",
    "MTRO_BUCKET_OVERFLOW_INTR",
    "MTRO_BUCKET_OVERFLOW_MASK",
    "MTRO_CONFIG",
    "MTRO_PG_METERED",
    "MTRO_PORT_METERED",
    "MTRO_REFRESH_CONFIG",
    "MTRO_REFRESH_STATUS",
    "MTRO_SHAPE_MAXMASK",
    "MTRO_SHAPE_MINMASK",
    "MTRPABUBBLECNT",
    "MTRPACBLCNT",
    "MTRPAEBLCNT",
    "MTRPASTATSCFG",
    "MTRPBBUBBLECNT",
    "MTRPBCBLCNT",
    "MTRPBEBLCNT",
    "MTRPBSTATSCFG",
    "MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEA",
    "MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEB",
    "MULTICASTPACKETHEADERSHIMLAYERTRANSLATION",
    "MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER",
    "MULTICAST_LINK_UP",
    "MULTIPASS_LOOPBACK_BITMAP_64",
    "MVR_PTR_MEM_DEBUG",
    "MYARPIP1",
    "MYARPIP2",
    "MYBMACUCLSBBITMAP_0",
    "MYBMACUCLSBBITMAP_1",
    "MYBMACUCLSBBITMAP_2",
    "MYBMACUCLSBBITMAP_3",
    "MYBMACUCMSBCONFIG",
    "MYMACMSBCONFIG",
    "MY_STATION_CAM_BIST_CONFIG",
    "MY_STATION_CAM_BIST_CONTROL",
    "MY_STATION_CAM_BIST_DBG_DATA",
    "MY_STATION_CAM_BIST_STATUS",
    "MY_STATION_CAM_DBGCTRL",
    "MY_STATION_DATA_PARITY_CONTROL",
    "MY_STATION_DATA_PARITY_STATUS_INTR",
    "MY_STATION_DATA_PARITY_STATUS_NACK",
    "MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTR",
    "MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACK",
    "MY_TRILL_NICKNAME",
    "N2NT_00",
    "N2NT_01",
    "N2NT_02",
    "N2NT_03",
    "N2NT_04",
    "N2NT_05",
    "N2NT_06",
    "N2NT_07",
    "N2NT_08",
    "N2NT_09",
    "N2NT_10",
    "N2NT_11",
    "N2NT_12",
    "N2NT_13",
    "N2NT_14",
    "N2NT_15",
    "NAND_BLOCK_ERASE_COMPLETE",
    "NAND_COPY_BACK_COMPLETE",
    "NAND_DIRECT_READ_RD_MISS",
    "NAND_ECC_MIPS_CORR",
    "NAND_ECC_MIPS_UNCORR",
    "NAND_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "NAND_IDM_IDM_ERROR_LOG_COMPLETE",
    "NAND_IDM_IDM_ERROR_LOG_CONTROL",
    "NAND_IDM_IDM_ERROR_LOG_FLAGS",
    "NAND_IDM_IDM_ERROR_LOG_ID",
    "NAND_IDM_IDM_ERROR_LOG_STATUS",
    "NAND_IDM_IDM_INTERRUPT_STATUS",
    "NAND_IDM_IDM_IO_CONTROL_DIRECT",
    "NAND_IDM_IDM_IO_STATUS",
    "NAND_IDM_IDM_RESET_CONTROL",
    "NAND_IDM_IDM_RESET_READ_ID",
    "NAND_IDM_IDM_RESET_STATUS",
    "NAND_IDM_IDM_RESET_WRITE_ID",
    "NAND_NAND_FLASH_ACC_CONTROL_CS0",
    "NAND_NAND_FLASH_ACC_CONTROL_CS1",
    "NAND_NAND_FLASH_BLK_WR_PROTECT",
    "NAND_NAND_FLASH_BLOCK_ERASE_ADDR",
    "NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR",
    "NAND_NAND_FLASH_BLOCK_LOCK_STATUS",
    "NAND_NAND_FLASH_CMD_ADDRESS",
    "NAND_NAND_FLASH_CMD_END_ADDRESS",
    "NAND_NAND_FLASH_CMD_EXT_ADDRESS",
    "NAND_NAND_FLASH_CMD_START",
    "NAND_NAND_FLASH_CONFIG_CS0",
    "NAND_NAND_FLASH_CONFIG_CS1",
    "NAND_NAND_FLASH_COPY_BACK_ADDR",
    "NAND_NAND_FLASH_COPY_BACK_EXT_ADDR",
    "NAND_NAND_FLASH_CORR_ERROR_COUNT",
    "NAND_NAND_FLASH_CORR_STAT_THRESHOLD",
    "NAND_NAND_FLASH_CS_NAND_SELECT",
    "NAND_NAND_FLASH_CS_NAND_XOR",
    "NAND_NAND_FLASH_ECC_CORR_ADDR",
    "NAND_NAND_FLASH_ECC_CORR_EXT_ADDR",
    "NAND_NAND_FLASH_ECC_UNC_ADDR",
    "NAND_NAND_FLASH_ECC_UNC_EXT_ADDR",
    "NAND_NAND_FLASH_FLASH_CACHE0",
    "NAND_NAND_FLASH_FLASH_CACHE1",
    "NAND_NAND_FLASH_FLASH_CACHE2",
    "NAND_NAND_FLASH_FLASH_CACHE3",
    "NAND_NAND_FLASH_FLASH_CACHE4",
    "NAND_NAND_FLASH_FLASH_CACHE5",
    "NAND_NAND_FLASH_FLASH_CACHE6",
    "NAND_NAND_FLASH_FLASH_CACHE7",
    "NAND_NAND_FLASH_FLASH_CACHE8",
    "NAND_NAND_FLASH_FLASH_CACHE9",
    "NAND_NAND_FLASH_FLASH_CACHE10",
    "NAND_NAND_FLASH_FLASH_CACHE11",
    "NAND_NAND_FLASH_FLASH_CACHE12",
    "NAND_NAND_FLASH_FLASH_CACHE13",
    "NAND_NAND_FLASH_FLASH_CACHE14",
    "NAND_NAND_FLASH_FLASH_CACHE15",
    "NAND_NAND_FLASH_FLASH_CACHE16",
    "NAND_NAND_FLASH_FLASH_CACHE17",
    "NAND_NAND_FLASH_FLASH_CACHE18",
    "NAND_NAND_FLASH_FLASH_CACHE19",
    "NAND_NAND_FLASH_FLASH_CACHE20",
    "NAND_NAND_FLASH_FLASH_CACHE21",
    "NAND_NAND_FLASH_FLASH_CACHE22",
    "NAND_NAND_FLASH_FLASH_CACHE23",
    "NAND_NAND_FLASH_FLASH_CACHE24",
    "NAND_NAND_FLASH_FLASH_CACHE25",
    "NAND_NAND_FLASH_FLASH_CACHE26",
    "NAND_NAND_FLASH_FLASH_CACHE27",
    "NAND_NAND_FLASH_FLASH_CACHE28",
    "NAND_NAND_FLASH_FLASH_CACHE29",
    "NAND_NAND_FLASH_FLASH_CACHE30",
    "NAND_NAND_FLASH_FLASH_CACHE31",
    "NAND_NAND_FLASH_FLASH_CACHE32",
    "NAND_NAND_FLASH_FLASH_CACHE33",
    "NAND_NAND_FLASH_FLASH_CACHE34",
    "NAND_NAND_FLASH_FLASH_CACHE35",
    "NAND_NAND_FLASH_FLASH_CACHE36",
    "NAND_NAND_FLASH_FLASH_CACHE37",
    "NAND_NAND_FLASH_FLASH_CACHE38",
    "NAND_NAND_FLASH_FLASH_CACHE39",
    "NAND_NAND_FLASH_FLASH_CACHE40",
    "NAND_NAND_FLASH_FLASH_CACHE41",
    "NAND_NAND_FLASH_FLASH_CACHE42",
    "NAND_NAND_FLASH_FLASH_CACHE43",
    "NAND_NAND_FLASH_FLASH_CACHE44",
    "NAND_NAND_FLASH_FLASH_CACHE45",
    "NAND_NAND_FLASH_FLASH_CACHE46",
    "NAND_NAND_FLASH_FLASH_CACHE47",
    "NAND_NAND_FLASH_FLASH_CACHE48",
    "NAND_NAND_FLASH_FLASH_CACHE49",
    "NAND_NAND_FLASH_FLASH_CACHE50",
    "NAND_NAND_FLASH_FLASH_CACHE51",
    "NAND_NAND_FLASH_FLASH_CACHE52",
    "NAND_NAND_FLASH_FLASH_CACHE53",
    "NAND_NAND_FLASH_FLASH_CACHE54",
    "NAND_NAND_FLASH_FLASH_CACHE55",
    "NAND_NAND_FLASH_FLASH_CACHE56",
    "NAND_NAND_FLASH_FLASH_CACHE57",
    "NAND_NAND_FLASH_FLASH_CACHE58",
    "NAND_NAND_FLASH_FLASH_CACHE59",
    "NAND_NAND_FLASH_FLASH_CACHE60",
    "NAND_NAND_FLASH_FLASH_CACHE61",
    "NAND_NAND_FLASH_FLASH_CACHE62",
    "NAND_NAND_FLASH_FLASH_CACHE63",
    "NAND_NAND_FLASH_FLASH_CACHE64",
    "NAND_NAND_FLASH_FLASH_CACHE65",
    "NAND_NAND_FLASH_FLASH_CACHE66",
    "NAND_NAND_FLASH_FLASH_CACHE67",
    "NAND_NAND_FLASH_FLASH_CACHE68",
    "NAND_NAND_FLASH_FLASH_CACHE69",
    "NAND_NAND_FLASH_FLASH_CACHE70",
    "NAND_NAND_FLASH_FLASH_CACHE71",
    "NAND_NAND_FLASH_FLASH_CACHE72",
    "NAND_NAND_FLASH_FLASH_CACHE73",
    "NAND_NAND_FLASH_FLASH_CACHE74",
    "NAND_NAND_FLASH_FLASH_CACHE75",
    "NAND_NAND_FLASH_FLASH_CACHE76",
    "NAND_NAND_FLASH_FLASH_CACHE77",
    "NAND_NAND_FLASH_FLASH_CACHE78",
    "NAND_NAND_FLASH_FLASH_CACHE79",
    "NAND_NAND_FLASH_FLASH_CACHE80",
    "NAND_NAND_FLASH_FLASH_CACHE81",
    "NAND_NAND_FLASH_FLASH_CACHE82",
    "NAND_NAND_FLASH_FLASH_CACHE83",
    "NAND_NAND_FLASH_FLASH_CACHE84",
    "NAND_NAND_FLASH_FLASH_CACHE85",
    "NAND_NAND_FLASH_FLASH_CACHE86",
    "NAND_NAND_FLASH_FLASH_CACHE87",
    "NAND_NAND_FLASH_FLASH_CACHE88",
    "NAND_NAND_FLASH_FLASH_CACHE89",
    "NAND_NAND_FLASH_FLASH_CACHE90",
    "NAND_NAND_FLASH_FLASH_CACHE91",
    "NAND_NAND_FLASH_FLASH_CACHE92",
    "NAND_NAND_FLASH_FLASH_CACHE93",
    "NAND_NAND_FLASH_FLASH_CACHE94",
    "NAND_NAND_FLASH_FLASH_CACHE95",
    "NAND_NAND_FLASH_FLASH_CACHE96",
    "NAND_NAND_FLASH_FLASH_CACHE97",
    "NAND_NAND_FLASH_FLASH_CACHE98",
    "NAND_NAND_FLASH_FLASH_CACHE99",
    "NAND_NAND_FLASH_FLASH_CACHE100",
    "NAND_NAND_FLASH_FLASH_CACHE101",
    "NAND_NAND_FLASH_FLASH_CACHE102",
    "NAND_NAND_FLASH_FLASH_CACHE103",
    "NAND_NAND_FLASH_FLASH_CACHE104",
    "NAND_NAND_FLASH_FLASH_CACHE105",
    "NAND_NAND_FLASH_FLASH_CACHE106",
    "NAND_NAND_FLASH_FLASH_CACHE107",
    "NAND_NAND_FLASH_FLASH_CACHE108",
    "NAND_NAND_FLASH_FLASH_CACHE109",
    "NAND_NAND_FLASH_FLASH_CACHE110",
    "NAND_NAND_FLASH_FLASH_CACHE111",
    "NAND_NAND_FLASH_FLASH_CACHE112",
    "NAND_NAND_FLASH_FLASH_CACHE113",
    "NAND_NAND_FLASH_FLASH_CACHE114",
    "NAND_NAND_FLASH_FLASH_CACHE115",
    "NAND_NAND_FLASH_FLASH_CACHE116",
    "NAND_NAND_FLASH_FLASH_CACHE117",
    "NAND_NAND_FLASH_FLASH_CACHE118",
    "NAND_NAND_FLASH_FLASH_CACHE119",
    "NAND_NAND_FLASH_FLASH_CACHE120",
    "NAND_NAND_FLASH_FLASH_CACHE121",
    "NAND_NAND_FLASH_FLASH_CACHE122",
    "NAND_NAND_FLASH_FLASH_CACHE123",
    "NAND_NAND_FLASH_FLASH_CACHE124",
    "NAND_NAND_FLASH_FLASH_CACHE125",
    "NAND_NAND_FLASH_FLASH_CACHE126",
    "NAND_NAND_FLASH_FLASH_CACHE127",
    "NAND_NAND_FLASH_FLASH_DEVICE_ID",
    "NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT",
    "NAND_NAND_FLASH_FLASH_READ_ADDR",
    "NAND_NAND_FLASH_FLASH_READ_EXT_ADDR",
    "NAND_NAND_FLASH_INIT_STATUS",
    "NAND_NAND_FLASH_INTFC_STATUS",
    "NAND_NAND_FLASH_INV_READ_ADDR",
    "NAND_NAND_FLASH_INV_READ_EXT_ADDR",
    "NAND_NAND_FLASH_LL_OP",
    "NAND_NAND_FLASH_LL_RDDATA",
    "NAND_NAND_FLASH_MPLANE_BASE_ADDRESS",
    "NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS",
    "NAND_NAND_FLASH_MULTIPLANE_CTRL",
    "NAND_NAND_FLASH_MULTIPLANE_OPCODES_1",
    "NAND_NAND_FLASH_MULTIPLANE_OPCODES_2",
    "NAND_NAND_FLASH_ONFI_DEBUG_DATA",
    "NAND_NAND_FLASH_ONFI_STATUS",
    "NAND_NAND_FLASH_PROGRAM_PAGE_ADDR",
    "NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDR",
    "NAND_NAND_FLASH_READ_ERROR_COUNT",
    "NAND_NAND_FLASH_REVISION",
    "NAND_NAND_FLASH_SEMAPHORE",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C",
    "NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C",
    "NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C",
    "NAND_NAND_FLASH_TIMING_1_CS0",
    "NAND_NAND_FLASH_TIMING_1_CS1",
    "NAND_NAND_FLASH_TIMING_2_CS0",
    "NAND_NAND_FLASH_TIMING_2_CS1",
    "NAND_NAND_FLASH_UNCORR_ERROR_COUNT",
    "NAND_NAND_RB_B",
    "NAND_PROGRAM_PAGE_COMPLETE",
    "NAND_RO_CTLR_READY",
    "NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKREGISTER",
    "NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTREGISTER",
    "NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKREGISTER",
    "NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTREGISTER",
    "NBI_BIST_CONTEXTS_MASK",
    "NBI_BIST_ERROR_GENERATOR",
    "NBI_BIST_EVENTS_GENERATOR",
    "NBI_BIST_EVENTS_STATUS",
    "NBI_BIST_FLOW_FIRST_DESCRIPTOR",
    "NBI_BIST_FLOW__SECOND_DESCRIPTOR",
    "NBI_BIST_GENERAL_CONFIGURATION",
    "NBI_BIST_RX_COUNTERS_1",
    "NBI_BIST_RX_COUNTERS_2",
    "NBI_BIST_RX_COUNTERS_3",
    "NBI_BIST_RX_FLOW_COUNTER",
    "NBI_BIST_RX_OK_BURSTS_COUNTER",
    "NBI_BIST_RX_SHAPER",
    "NBI_BIST_SEED",
    "NBI_BIST_STATUS",
    "NBI_BIST_TX_ADDITIONAL_COUNTER",
    "NBI_BIST_TX_BURSTS_COUNTER",
    "NBI_BIST_TX_BURSTS_THRESHOLD",
    "NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLD",
    "NBI_CRC_32_LANE_ERR_INDICATION",
    "NBI_CRC_32_LANE_VALID_INDICATION",
    "NBI_ECC_1B_ERR_CNT",
    "NBI_ECC_2B_ERR_CNT",
    "NBI_ECC_ERR_1B_MONITOR_MEM_MASK",
    "NBI_ECC_ERR_2B_MONITOR_MEM_MASK",
    "NBI_ECC_INTERRUPT_MASK_REGISTER",
    "NBI_ECC_INTERRUPT_REGISTER",
    "NBI_ECC_INTERRUPT_REGISTER_TEST",
    "NBI_ELK_CFG",
    "NBI_ELK_CFG_ON_ILKN_PORT_10",
    "NBI_ENABLE_INTERLAKEN",
    "NBI_ERROR_INITIATION_DATA",
    "NBI_FC_BIST",
    "NBI_FC_CHOOSE_PORT_FOR_PFC",
    "NBI_FC_GEN_SAFC_REFRESH_TIMER",
    "NBI_FC_ILKN",
    "NBI_FC_ILKN_RX_0_CHFC_FORCE",
    "NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAW",
    "NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAW",
    "NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROC",
    "NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASK",
    "NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNT",
    "NBI_FC_ILKN_RX_1_CHFC_FORCE",
    "NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAW",
    "NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAW",
    "NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROC",
    "NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASK",
    "NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNT",
    "NBI_FC_ILKN_RX_CHFC_CAL_LEN",
    "NBI_FC_ILKN_TX_0_GEN_CHFC_FORCE",
    "NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASK",
    "NBI_FC_ILKN_TX_0_GEN_CHFC_ROC",
    "NBI_FC_ILKN_TX_0_GEN_LLFC_CNT",
    "NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNT",
    "NBI_FC_ILKN_TX_1_GEN_CHFC_FORCE",
    "NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASK",
    "NBI_FC_ILKN_TX_1_GEN_CHFC_ROC",
    "NBI_FC_ILKN_TX_1_GEN_LLFC_CNT",
    "NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNT",
    "NBI_FC_LLFC_STOP_TX_FORCE",
    "NBI_FC_LLFC_STOP_TX_FROM_CFC_MASK",
    "NBI_FC_MASK_FC_WHEN_LINK_FAIL",
    "NBI_FC_PFC_CFG",
    "NBI_FC_PFC_DEBUG_INDICATIONS",
    "NBI_FC_PFC_MLF_MASK",
    "NBI_FC_PFC_RX_BITMAP_TYPE_A",
    "NBI_FC_PFC_RX_BITMAP_TYPE_B",
    "NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORT",
    "NBI_FC_PFC_TX_BITMAP_TYPE_A",
    "NBI_FC_PFC_TX_BITMAP_TYPE_B",
    "NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORT",
    "NBI_FC_RESET",
    "NBI_FC_RTM_CONFIG",
    "NBI_FC_RTM_TIMER",
    "NBI_FC_RX_GEN_LLFC_FROM_MLF",
    "NBI_FC_RX_GEN_PFC_FROM_MLF",
    "NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITS",
    "NBI_FC_RX_MUBITS_TO_CFC",
    "NBI_FC_TX_GEN_LLFC_FORCE",
    "NBI_FC_TX_GEN_LLFC_FROM_CFC",
    "NBI_FC_TX_GEN_LLFC_FROM_CFC_MASK",
    "NBI_FC_TX_GEN_LLFC_FROM_MLF_MASK",
    "NBI_FC_TX_GEN_LLFC_FROM_NPM_MASK",
    "NBI_FC_TX_GEN_LLFC_TO_XMAL",
    "NBI_FC_TX_GEN_PFC_FORCE",
    "NBI_FC_TX_LLFC_STOP_TX_FROM_CFC",
    "NBI_FC_TX_LLFC_STOP_TX_TO_XMAL",
    "NBI_FC_TX_LOW_PASS_FILTER",
    "NBI_FC_TX_MUBITS_FROM_CFC",
    "NBI_FIFO_STATUS_HISTOGRAM_PORTS",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_0_TH",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3",
    "NBI_FIFO_STATUS_HISTOGRAM_PORT_1_TH",
    "NBI_FIFO_WRITE_POINTER_MLF_SELECT",
    "NBI_FIFO_WRITE_POINTER_RESULT",
    "NBI_GTIMERCONFIGURATION",
    "NBI_GTIMERTRIGGER",
    "NBI_GTIMER_CONFIGURATION",
    "NBI_GTIMER_TRIGGER",
    "NBI_HRF_RX_CONTROLLER_CONFIG_1",
    "NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCY",
    "NBI_HRF_RX_CONTROLLER_STATUS",
    "NBI_HRF_TX_CONTROLLER_CONFIG",
    "NBI_HRF_TX_CONTROLLER_STATUS",
    "NBI_HRF_TX_MLF_MAX_OCCUPANCY",
    "NBI_ILKN_0_MULTIPLE_USE_BITS",
    "NBI_ILKN_0_RETRANS_SEQ_AT_DISC",
    "NBI_ILKN_1_MULTIPLE_USE_BITS",
    "NBI_ILKN_1_RETRANS_SEQ_AT_DISC",
    "NBI_ILKN_DEBUG_CONFIG",
    "NBI_ILKN_DEBUG_STATUS",
    "NBI_ILKN_INTERRUPT_MASK_REGISTER",
    "NBI_ILKN_INTERRUPT_REGISTER",
    "NBI_ILKN_INTERRUPT_REGISTER_TEST",
    "NBI_ILKN_INVERT_POLARITY_SIGNALS",
    "NBI_ILKN_MULTIPLE_USE_BITS_STATUS",
    "NBI_ILKN_RESET",
    "NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIG",
    "NBI_ILKN_RX_0_RETRANSMIT_CONFIG",
    "NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERS",
    "NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATION",
    "NBI_ILKN_RX_1_RETRANSMIT_CONFIG",
    "NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERS",
    "NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATION",
    "NBI_ILKN_RX_FORCE_RESYNC",
    "NBI_ILKN_RX_LANES_RESET",
    "NBI_ILKN_TX_0_RETRANSMIT_CONFIG",
    "NBI_ILKN_TX_1_RETRANSMIT_CONFIG",
    "NBI_ILKN_TX_LANES_RESET",
    "NBI_INDIRECTCOMMAND",
    "NBI_INDIRECTCOMMANDADDRESS",
    "NBI_INDIRECTCOMMANDDATAINCREMENT",
    "NBI_INDIRECTCOMMANDRDDATA_0",
    "NBI_INDIRECTCOMMANDRDDATA_1",
    "NBI_INDIRECTCOMMANDWRDATA_0",
    "NBI_INDIRECTCOMMANDWRDATA_1",
    "NBI_INDIRECT_COMMAND",
    "NBI_INDIRECT_COMMAND_ADDRESS",
    "NBI_INDIRECT_COMMAND_DATA_INCREMENT",
    "NBI_INDIRECT_COMMAND_RD_DATA",
    "NBI_INDIRECT_COMMAND_WR_DATA",
    "NBI_INDIRECT_WR_MASK",
    "NBI_INITIATE_1B_ECC_ERRORS",
    "NBI_INITIATE_2B_ECC_ERRORS",
    "NBI_INITIATE_PARITY_ERRORS",
    "NBI_INTERRUPTMASKREGISTER",
    "NBI_INTERRUPTREGISTER",
    "NBI_INTERRUPT_MASK_REGISTER",
    "NBI_INTERRUPT_REGISTER",
    "NBI_INTERRUPT_REGISTER_TEST",
    "NBI_IRE_SHAPER_CNT",
    "NBI_LANE_BAD_FRAMING_LAYER_ERR",
    "NBI_LANE_FRAMING_ERR",
    "NBI_LANE_META_FRAME_LENGTH_ERR",
    "NBI_LANE_META_FRAME_REPEAT_ERR",
    "NBI_LANE_META_FRAME_SYNC_WORD_ERR",
    "NBI_LANE_SCRAMBLER_STATE_ERR",
    "NBI_LANE_SYNCHRONIZATION_ACHIEVED",
    "NBI_LANE_SYNCHRONIZATION_ERR",
    "NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVED",
    "NBI_LAST_RECEIVED_CONTROLS",
    "NBI_LAST_RECEIVED_DATA",
    "NBI_LAST_SENT_CONTROLS",
    "NBI_LAST_SENT_DATA",
    "NBI_LINK_ACTIVE",
    "NBI_LINK_PARTNER_INTERFACE_STATUS",
    "NBI_LINK_PARTNER_LANES_STATUS",
    "NBI_LINK_PARTNER_LANES_STATUS_FROM_OOB",
    "NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER",
    "NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER",
    "NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST",
    "NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH",
    "NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTER",
    "NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER",
    "NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TEST",
    "NBI_NIF_CONNECT_XLP_1_TO_NBI",
    "NBI_NIF_PORTS_CFG",
    "NBI_NIF_STATISTIC_DUPLICATE_ENABLE",
    "NBI_NIF_WC_CFG",
    "NBI_NIF_WC_RX_SEQ_DONE",
    "NBI_NIF_WC_TX_PLL_OVERRIDE",
    "NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0",
    "NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1",
    "NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0",
    "NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1",
    "NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2",
    "NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3",
    "NBI_PARITY_ERR_CNT",
    "NBI_PARITY_ERR_MONITOR_MEM_MASK",
    "NBI_PORTS_INDICATIONS",
    "NBI_PORT_EEE_LPI_RX_STATE",
    "NBI_PORT_EEE_LPI_TX_STATE",
    "NBI_PORT_METER_ADD_CFG_RX",
    "NBI_PORT_METER_MASK_FOR_LLFC",
    "NBI_PORT_METER_PORTS_RSTN",
    "NBI_PORT_METER_RSTN",
    "NBI_PORT_METER_THRESHOLDS_CFG",
    "NBI_RECEIVED_RETRANSMIT_DEBUG",
    "NBI_REG_0085",
    "NBI_REG_0091",
    "NBI_REG_0092",
    "NBI_REG_0093",
    "NBI_REG_00AF",
    "NBI_REG_00B0",
    "NBI_REG_00B1",
    "NBI_REG_00B2",
    "NBI_REG_00B3",
    "NBI_REG_00B4",
    "NBI_REG_00B5",
    "NBI_REG_00B6",
    "NBI_REG_00B7",
    "NBI_REG_00BC",
    "NBI_REG_00BD",
    "NBI_REG_00BE",
    "NBI_REG_00BF",
    "NBI_REG_00CF",
    "NBI_RESET_NBI_WITHOUT_ILKN_PORTS",
    "NBI_RX_0_ILKN_CONTROL",
    "NBI_RX_1_ILKN_CONTROL",
    "NBI_RX_ELK_BURSTS_CNT",
    "NBI_RX_ELK_ERR_BURSTS_CNT",
    "NBI_RX_ELK_OCTETS_CNT",
    "NBI_RX_ELK_STATUS",
    "NBI_RX_ELK_THROWN_BURSTS_CNT",
    "NBI_RX_ILKN_0_BURST_ERR_CNT",
    "NBI_RX_ILKN_0_CRC_24_ERR_CNT",
    "NBI_RX_ILKN_0_MISALIGNED_CNT",
    "NBI_RX_ILKN_0_MISS_EOP_ERR_CNT",
    "NBI_RX_ILKN_0_MISS_SOP_ERR_CNT",
    "NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNT",
    "NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT",
    "NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT",
    "NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT",
    "NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNT",
    "NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNT",
    "NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT",
    "NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT",
    "NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNT",
    "NBI_RX_ILKN_1_BURST_ERR_CNT",
    "NBI_RX_ILKN_1_CRC_24_ERR_CNT",
    "NBI_RX_ILKN_1_MISALIGNED_CNT",
    "NBI_RX_ILKN_1_MISS_EOP_ERR_CNT",
    "NBI_RX_ILKN_1_MISS_SOP_ERR_CNT",
    "NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNT",
    "NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT",
    "NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT",
    "NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT",
    "NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNT",
    "NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNT",
    "NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT",
    "NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT",
    "NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNT",
    "NBI_RX_ILKN_CRC_32_ERR_CNT",
    "NBI_RX_ILKN_STATUS",
    "NBI_RX_ILKN_STATUS_PARITY_ERROR",
    "NBI_RX_MLF_CONFIG",
    "NBI_RX_MLF_LLFC_THRESHOLDS_CONFIG",
    "NBI_RX_MLF_MAX_OCCUPANCY",
    "NBI_RX_MLF_MAX_OCCUPANCY_1",
    "NBI_RX_MLF_PFC_THRESHOLDS_CONFIG",
    "NBI_RX_MLF_RESET_PORTS",
    "NBI_RX_MLF_STATUS",
    "NBI_RX_MLF_STATUS_1",
    "NBI_RX_NUM_RUNTS",
    "NBI_RX_NUM_THROWN_EOPS_COUNTER",
    "NBI_RX_PORT_OVF_PORT",
    "NBI_RX_REQUEST_HIGH_ENABLE",
    "NBI_RX_REQUEST_LOW_ENABLE",
    "NBI_RX_ROUND_ROBIN_REQ",
    "NBI_SBUS_BROADCAST_ID",
    "NBI_SBUS_LAST_IN_CHAIN",
    "NBI_STATISTICS",
    "NBI_STATISTICSREADSELECT",
    "NBI_STATISTICS_READ_DATA",
    "NBI_STATISTICS_READ_SELECT",
    "NBI_STATISTICS_RX_BINNING",
    "NBI_STATISTICS_RX_BURSTS_ERR_CNT",
    "NBI_STATISTICS_RX_BURSTS_OK_CNT",
    "NBI_STATISTICS_RX_FRAME_ERR_CNT",
    "NBI_STATISTICS_RX_TOTAL_LENG_CNT",
    "NBI_STATISTICS_STATUS",
    "NBI_STATISTICS_TX_BINNING",
    "NBI_STATISTICS_TX_BURSTS_CNT",
    "NBI_STATISTICS_TX_FRAME_ERR_CNT",
    "NBI_STATISTICS_TX_TOTAL_LENG_CNT",
    "NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTER",
    "NBI_STAT_CNT_75P_INTERRUPT_REGISTER",
    "NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TEST",
    "NBI_STAT_INTERRUPT_MASK_REGISTER",
    "NBI_STAT_INTERRUPT_REGISTER",
    "NBI_STAT_INTERRUPT_REGISTER_TEST",
    "NBI_SYNC_ETH_CFG",
    "NBI_SYNC_ETH_COUNTER",
    "NBI_SYNC_ETH_SQUELCH_DIS_TH_REG",
    "NBI_SYNC_ETH_SQUELCH_EN_TH_REG",
    "NBI_TRANSMIT_RETRANSMIT_DEBUG",
    "NBI_TXI_IRDY",
    "NBI_TX_0_ILKN_CONTROL",
    "NBI_TX_0_ILKN_STATUS_PARITY_ERROR",
    "NBI_TX_1_ILKN_CONTROL",
    "NBI_TX_1_ILKN_STATUS_PARITY_ERR",
    "NBI_TX_ELK_BURSTS_CNT",
    "NBI_TX_ELK_OCTETS_CNT",
    "NBI_TX_FLUSH_EGRESS",
    "NBI_TX_ILKN_0_FLUSHED_BURSTS_CNT",
    "NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT",
    "NBI_TX_ILKN_1_FLUSHED_BURSTS_CNT",
    "NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT",
    "NBI_TX_ILKN_RATE_LIMITER_CONFIG",
    "NBI_TX_ILKN_STATUS",
    "NBI_TX_MLF_CONFIG",
    "NBI_TX_MLF_MAX_OCCUPANCY",
    "NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORT",
    "NBI_TX_MLF_RESET_PORTS",
    "NBI_TX_MLF_STATUS",
    "NBI_TX_PORTS_CONFIG",
    "NBI_TX_PORT_OVF_PORT",
    "NBI_TX_STOP_EGRESS",
    "NBI_WC_BYPASS_MODE",
    "NIFAFFC",
    "NIFAFLOWCONTROL",
    "NIFBFLOWCONTROL",
    "NIFCLSBFC",
    "NIFCLSBTOSCHHRMASK_0",
    "NIFCLSBTOSCHHRMASK_1",
    "NIFFCSEL",
    "NIFINTERLAKENMODE",
    "NIFMALENABLEREGISTER",
    "NIFPHYSICALERRCOUNTER",
    "NIFPORTISSGMII_2_5",
    "NIFTXINITCREDITS",
    "NIF_0_3___16_19__CAL_CONFIG",
    "NIF_0_3___16_19___32_35___48_51__RATES",
    "NIF_4_15____20_31___36_47____52_63__CONFIG",
    "NIF_CONFIG",
    "NIF_ENABLED",
    "NIF_INTERRUPTMASKREGISTER",
    "NIF_INTERRUPTREGISTER",
    "NIF_MALRESET",
    "NIF_MAL_INTERRUPTMASKREGISTER",
    "NIF_MAL_INTERRUPTREGISTER",
    "NIF_MAL_STATISTICS",
    "NIF_MAL_STATISTICSREADSELECT",
    "NIF_PTP1588",
    "NIF_QSGMIIRESET",
    "NIF_RXACTIVE",
    "NIF_RXCLOCKS",
    "NIF_STATUS",
    "NIF_SYNCETH1",
    "NIF_SYNCETH2",
    "NIF_SYNCETH3",
    "NIF_TXACTIVE",
    "NIF_TXCLOCKS",
    "NIV_ERROR_DROP_PARITY_CONTROL",
    "NIV_ERROR_DROP_PARITY_STATUS_INTR",
    "NIV_ERROR_DROP_PARITY_STATUS_NACK",
    "NIV_ETHERTYPE",
    "NIV_FORWARDING_DROP_PARITY_CONTROL",
    "NIV_FORWARDING_DROP_PARITY_STATUS_INTR",
    "NIV_FORWARDING_DROP_PARITY_STATUS_NACK",
    "NIV_VLAN_TAGGED_PARITY_CONTROL",
    "NIV_VLAN_TAGGED_PARITY_STATUS_INTR",
    "NIV_VLAN_TAGGED_PARITY_STATUS_NACK",
    "NODETYPE8B10B",
    "NODETYPEFORCERXPLANE",
    "NODETYPETEST",
    "NONETHERNETMETERPOINTER",
    "NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL",
    "NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR",
    "NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK",
    "NRDYTH0_2",
    "NRDYTH3_5",
    "NRDYTH6_7",
    "NRDYTHSEL_0",
    "NRDYTHSEL_1",
    "NRDYTHSEL_2",
    "NRDYTHSEL_3",
    "NTP_TIME_CONTROL",
    "NTP_TIME_FRAC_SEC_LOWER",
    "NTP_TIME_FRAC_SEC_UPPER",
    "NTP_TIME_FREQ_CONTROL",
    "NTP_TIME_LEAP_SEC_CONTROL",
    "NTP_TIME_SEC",
    "NUMTHROWNBURSTSCOUNTERRX0PORT0",
    "NUMTHROWNBURSTSCOUNTERRX0PORT1",
    "NUMTHROWNBURSTSCOUNTERRX0PORT2",
    "NUMTHROWNBURSTSCOUNTERRX0PORT3",
    "NUMTHROWNBURSTSCOUNTERRX10PORT0",
    "NUMTHROWNBURSTSCOUNTERRX10PORT1",
    "NUMTHROWNBURSTSCOUNTERRX10PORT2",
    "NUMTHROWNBURSTSCOUNTERRX10PORT3",
    "NUMTHROWNBURSTSCOUNTERRX11PORT0",
    "NUMTHROWNBURSTSCOUNTERRX11PORT1",
    "NUMTHROWNBURSTSCOUNTERRX11PORT2",
    "NUMTHROWNBURSTSCOUNTERRX11PORT3",
    "NUMTHROWNBURSTSCOUNTERRX12PORT0",
    "NUMTHROWNBURSTSCOUNTERRX12PORT1",
    "NUMTHROWNBURSTSCOUNTERRX12PORT2",
    "NUMTHROWNBURSTSCOUNTERRX12PORT3",
    "NUMTHROWNBURSTSCOUNTERRX13PORT0",
    "NUMTHROWNBURSTSCOUNTERRX13PORT1",
    "NUMTHROWNBURSTSCOUNTERRX13PORT2",
    "NUMTHROWNBURSTSCOUNTERRX13PORT3",
    "NUMTHROWNBURSTSCOUNTERRX14PORT0",
    "NUMTHROWNBURSTSCOUNTERRX14PORT1",
    "NUMTHROWNBURSTSCOUNTERRX14PORT2",
    "NUMTHROWNBURSTSCOUNTERRX14PORT3",
    "NUMTHROWNBURSTSCOUNTERRX15PORT0",
    "NUMTHROWNBURSTSCOUNTERRX15PORT1",
    "NUMTHROWNBURSTSCOUNTERRX15PORT2",
    "NUMTHROWNBURSTSCOUNTERRX15PORT3",
    "NUMTHROWNBURSTSCOUNTERRX1PORT0",
    "NUMTHROWNBURSTSCOUNTERRX1PORT1",
    "NUMTHROWNBURSTSCOUNTERRX1PORT2",
    "NUMTHROWNBURSTSCOUNTERRX1PORT3",
    "NUMTHROWNBURSTSCOUNTERRX2PORT0",
    "NUMTHROWNBURSTSCOUNTERRX2PORT1",
    "NUMTHROWNBURSTSCOUNTERRX2PORT2",
    "NUMTHROWNBURSTSCOUNTERRX2PORT3",
    "NUMTHROWNBURSTSCOUNTERRX3PORT0",
    "NUMTHROWNBURSTSCOUNTERRX3PORT1",
    "NUMTHROWNBURSTSCOUNTERRX3PORT2",
    "NUMTHROWNBURSTSCOUNTERRX3PORT3",
    "NUMTHROWNBURSTSCOUNTERRX4PORT0",
    "NUMTHROWNBURSTSCOUNTERRX4PORT1",
    "NUMTHROWNBURSTSCOUNTERRX4PORT2",
    "NUMTHROWNBURSTSCOUNTERRX4PORT3",
    "NUMTHROWNBURSTSCOUNTERRX5PORT0",
    "NUMTHROWNBURSTSCOUNTERRX5PORT1",
    "NUMTHROWNBURSTSCOUNTERRX5PORT2",
    "NUMTHROWNBURSTSCOUNTERRX5PORT3",
    "NUMTHROWNBURSTSCOUNTERRX6PORT0",
    "NUMTHROWNBURSTSCOUNTERRX6PORT1",
    "NUMTHROWNBURSTSCOUNTERRX6PORT2",
    "NUMTHROWNBURSTSCOUNTERRX6PORT3",
    "NUMTHROWNBURSTSCOUNTERRX7PORT0",
    "NUMTHROWNBURSTSCOUNTERRX7PORT1",
    "NUMTHROWNBURSTSCOUNTERRX7PORT2",
    "NUMTHROWNBURSTSCOUNTERRX7PORT3",
    "NUMTHROWNBURSTSCOUNTERRX8PORT0",
    "NUMTHROWNBURSTSCOUNTERRX8PORT1",
    "NUMTHROWNBURSTSCOUNTERRX8PORT2",
    "NUMTHROWNBURSTSCOUNTERRX8PORT3",
    "NUMTHROWNBURSTSCOUNTERRX9PORT0",
    "NUMTHROWNBURSTSCOUNTERRX9PORT1",
    "NUMTHROWNBURSTSCOUNTERRX9PORT2",
    "NUMTHROWNBURSTSCOUNTERRX9PORT3",
    "NUMTHROWNBURSTSCOUNTERRXILKNPORT0",
    "NUMTHROWNBURSTSCOUNTERRXILKNPORT1",
    "OAMP_ARBITER_WEIGHT",
    "OAMP_BFDCC_TX_MPLS",
    "OAMP_BFDCV_TX_MPLS",
    "OAMP_BFD_CC_MPLSTP_GACH",
    "OAMP_BFD_CC_MPLSTP_GAL",
    "OAMP_BFD_CC_PACKET",
    "OAMP_BFD_CV_MPLSTP_GACH",
    "OAMP_BFD_CV_MPLSTP_GAL",
    "OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPE",
    "OAMP_BFD_CV_MPLSTP_TLV_HEADER",
    "OAMP_BFD_CV_PACKET",
    "OAMP_BFD_DIAG_PROFILE",
    "OAMP_BFD_EMC_CONST",
    "OAMP_BFD_FLADS_PROFILE",
    "OAMP_BFD_IPV4_CONTROL",
    "OAMP_BFD_IPV4_STATIC_REGISTER",
    "OAMP_BFD_IPV4_UDP_SPORT",
    "OAMP_BFD_I_MPLS_CONTROL",
    "OAMP_BFD_I_PWE_CONTROL",
    "OAMP_BFD_MPLS_DST_IP",
    "OAMP_BFD_MPLS_UDP_SPORT",
    "OAMP_BFD_MY_DISCRIMINATOR_RANGE_START",
    "OAMP_BFD_PDU_STATIC_REGISTER",
    "OAMP_BFD_PWE_CW",
    "OAMP_BFD_PWE_ROUTER_ALERT",
    "OAMP_BFD_REQ_INTERVAL_POINTER",
    "OAMP_BFD_TX_IPV4_MULTI_HOP",
    "OAMP_BFD_TX_MPLS",
    "OAMP_BFD_TX_RATE",
    "OAMP_CCM_MAC_SA",
    "OAMP_CCM_TPID_MAP",
    "OAMP_CPUPORT",
    "OAMP_DOWN_PTCH",
    "OAMP_DROPPED_EVENTS_COUNT",
    "OAMP_ECC_1B_ERR_CNT",
    "OAMP_ECC_2B_ERR_CNT",
    "OAMP_ECC_ERR_MONITOR_MEM_MASK",
    "OAMP_ECC_INTERRUPT_REGISTER",
    "OAMP_ECC_INTERRUPT_REGISTER_MASK",
    "OAMP_ECC_INTERRUPT_REGISTER_TEST",
    "OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT",
    "OAMP_ERROR_INITIATION_DATA",
    "OAMP_ETH_1731_MEP_PROFILE",
    "OAMP_ETH_OAM_CONTROL",
    "OAMP_GLOBAL_F",
    "OAMP_GTIMER_CONFIGURATION",
    "OAMP_GTIMER_TRIGGER",
    "OAMP_ICC_MAP_REG_1",
    "OAMP_ICC_MAP_REG_2",
    "OAMP_INDIRECT_COMMAND",
    "OAMP_INDIRECT_COMMAND_ADDRESS",
    "OAMP_INDIRECT_COMMAND_DATA_INCREMENT",
    "OAMP_INDIRECT_COMMAND_RD_DATA",
    "OAMP_INDIRECT_COMMAND_WR_DATA",
    "OAMP_INDIRECT_WR_MASK",
    "OAMP_INITIATE_ECC_ERR_0",
    "OAMP_INITIATE_PAR_ERR_0",
    "OAMP_INTERFACE_STAT_TLV",
    "OAMP_INTERRUPT_MASK_REGISTER",
    "OAMP_INTERRUPT_MESSAGE",
    "OAMP_INTERRUPT_REGISTER",
    "OAMP_INTERRUPT_REGISTER_TEST",
    "OAMP_IPV4_SRC_ADDR_SELECT",
    "OAMP_IPV4_TOS_TTL_SELECT",
    "OAMP_LMM_DA_OUI",
    "OAMP_MODE_REGISTER",
    "OAMP_MPLS_PWE_PROFILE",
    "OAMP_NIBBLE_SELECT_FOR_PE",
    "OAMP_NUMBER_OF_RMEPS",
    "OAMP_OAM_TS_OFFSET_PROFILE",
    "OAMP_PARITY_ERR_CNT",
    "OAMP_PAR_0_ERR_MONITOR_MEM_MASK",
    "OAMP_PE_FEM_CFG_1",
    "OAMP_PE_FIRST_INST",
    "OAMP_PORT_STAT_TLV",
    "OAMP_PROTECTION_PACKET_CONF",
    "OAMP_PROTECTION_PACKET_HEADER",
    "OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTES",
    "OAMP_PR_2_FWDDP",
    "OAMP_PR_2_FW_DTC",
    "OAMP_PUNT_EVENT_HENDLING",
    "OAMP_REG_0085",
    "OAMP_REG_0086",
    "OAMP_REG_0087",
    "OAMP_REG_0090",
    "OAMP_REG_0091",
    "OAMP_REG_0092",
    "OAMP_REG_0093",
    "OAMP_REG_0141",
    "OAMP_REG_0142",
    "OAMP_REG_0154",
    "OAMP_REG_0155",
    "OAMP_REG_0201",
    "OAMP_REG_00AF",
    "OAMP_REG_00B0",
    "OAMP_REG_00B1",
    "OAMP_REG_00B2",
    "OAMP_REG_00B3",
    "OAMP_REG_00CF",
    "OAMP_REG_020D",
    "OAMP_RFC_6374_DM_PDU_HEADER",
    "OAMP_RFC_6374_FIX_QUALIFIER",
    "OAMP_RFC_6374_LM_PDU_HEADER",
    "OAMP_RMAPEM_CAM_ENTRIES_COUNTER",
    "OAMP_RMAPEM_DIAGNOSTICS",
    "OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODE",
    "OAMP_RMAPEM_DIAGNOSTICS_INDEX",
    "OAMP_RMAPEM_DIAGNOSTICS_KEY",
    "OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULT",
    "OAMP_RMAPEM_DIAGNOSTICS_READ_RESULT",
    "OAMP_RMAPEM_ENTRIES_COUNTER",
    "OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTER",
    "OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
    "OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
    "OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTER",
    "OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTER",
    "OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONE",
    "OAMP_RMAPEM_INTERRUPT_REGISTER_ONE",
    "OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST",
    "OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMIT",
    "OAMP_RMAPEM_LAST_LOOKUP",
    "OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER",
    "OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
    "OAMP_RMAPEM_MANAGEMENT_UNIT_FAILURE",
    "OAMP_RMAPEM_REQUESTS_COUNTER",
    "OAMP_RMAPEM_RESET_STATUS_REGISTER",
    "OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTER",
    "OAMP_RXB_DEBUG",
    "OAMP_RX_TRAP_CODES",
    "OAMP_SPARE_REGISTER_3",
    "OAMP_STATUS_1_REG",
    "OAMP_TIMER_CONFIG",
    "OAMP_TST_LBM_CTRL",
    "OAMP_TST_LBM_PACKET_HEADER",
    "OAMP_TST_LBM_PACKET_HEADER_NUM_OF_BYTES",
    "OAMP_TST_LBM_STATUS",
    "OAMP_TX_PPH",
    "OAMP_VALIDITY_CHECK_STICKY",
    "OAMP_Y_1731O_MPLSTP_GACH",
    "OAMP_Y_1731O_MPLSTP_GAL",
    "OAMP_Y_1731O_PWE_GACH",
    "OAM_CCM_COUNT_64",
    "OAM_CONTROL",
    "OAM_CONTROL_1",
    "OAM_CURRENT_TIME",
    "OAM_C_INTERFACE_DROP_CONTROL",
    "OAM_DROP_CONTROL",
    "OAM_LM_CNG_CONTROL",
    "OAM_LM_COUNTERS_0_PARITY_CONTROL",
    "OAM_LM_COUNTERS_0_PARITY_STATUS_INTR",
    "OAM_LM_COUNTERS_0_PARITY_STATUS_NACK",
    "OAM_LM_COUNTERS_1_PARITY_CONTROL",
    "OAM_LM_COUNTERS_1_PARITY_STATUS_INTR",
    "OAM_LM_COUNTERS_1_PARITY_STATUS_NACK",
    "OAM_LM_COUNTERS_PARITY_CONTROL",
    "OAM_LM_COUNTERS_PARITY_STATUS",
    "OAM_LM_COUNTERS_PARITY_STATUS_INTR",
    "OAM_LM_COUNTERS_PARITY_STATUS_NACK",
    "OAM_LM_CPU_DATA_CONTROL",
    "OAM_PORT_INTERFACE_DROP_CONTROL",
    "OAM_SEC_NS_COUNTER_64",
    "OAM_SEC_NS_COUNTER_ENABLE",
    "OAM_SVP_INTERFACE_DROP_CONTROL",
    "OAM_S_C_INTERFACE_DROP_CONTROL",
    "OAM_S_INTERFACE_DROP_CONTROL",
    "OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROL",
    "OAM_TIMER_CONTROL",
    "OAM_TX_CONTROL",
    "OBRXANIFFC",
    "OBRXAOFPFC",
    "OBRXASCHBFC",
    "OBRXBNIFFC",
    "OBRXBOFPFC",
    "OBRXBSCHBFC",
    "OBRXFCSEL",
    "OC768CONFIGURATION",
    "OC768QM3MASK",
    "OCB_GLOBALF",
    "OCB_GLOBAL_1",
    "OCB_GTIMER_CONFIGURATION",
    "OCB_GTIMER_TRIGGER",
    "OCB_INDIRECT_COMMAND",
    "OCB_INDIRECT_COMMAND_ADDRESS",
    "OCB_INDIRECT_COMMAND_DATA_INCREMENT",
    "OCB_INDIRECT_READ_DATA_0",
    "OCB_INDIRECT_READ_DATA_1",
    "OCB_INDIRECT_WRITE_DATA_0",
    "OCB_INDIRECT_WRITE_DATA_1",
    "OCB_OCB_CONFIGURATION_REGISTER",
    "OCB_OCB_EVEN_RD_CTR",
    "OCB_OCB_EVEN_WR_CTR",
    "OCB_OCB_ODD_RD_CTR",
    "OCB_OCB_ODD_WR_CTR",
    "OCB_REG_0020",
    "OCB_REG_0040",
    "OCB_REG_0085",
    "OCB_REG_0086",
    "OCB_REG_0087",
    "OCB_REG_0090",
    "OCB_REG_0091",
    "OCB_REG_0092",
    "OCB_REG_0093",
    "OCB_REG_00AF",
    "OCB_REG_00B4",
    "OCB_REG_00B5",
    "OCB_REG_00B6",
    "OCB_REG_00B7",
    "OCB_REG_00C1",
    "OCB_REG_00CF",
    "OCCG_INTERRUPT_MASK_REGISTER",
    "OCCG_INTERRUPT_REGISTER",
    "OCCG_REG_0050",
    "OCCG_REG_0051",
    "OCCG_REG_0052",
    "OCCG_REG_0053",
    "OCCG_REG_0055",
    "OCCG_REG_0056",
    "OCCG_REG_0059",
    "OCCG_REG_0062",
    "OCCG_REG_0063",
    "OCCG_REG_0067",
    "OCCG_REG_0068",
    "OCCG_REG_0078",
    "OCCG_REG_005A",
    "OCCG_REG_005E",
    "OCCG_REG_005F",
    "OCCG_REG_006A",
    "OCCG_REG_006B",
    "OCCG_REG_006F",
    "OCCG_REG_007C",
    "OCCG_SYNC_TEST_MODE_OPERATION",
    "OCCG_TEST_MODE_CMD_REG",
    "OCCG_TEST_MODE_CMD_RESULT_REG",
    "OC_BLOCK_TABLE_PARITY_ERROR",
    "OC_BLOCK_TABLE_PARITY_ERROR_MASK",
    "OC_BLOCK_TABLE_PARITY_ERROR_STATUS",
    "OC_CMU_PORT0_MAPPING_ERROR",
    "OC_CMU_PORT0_MAPPING_ERROR_MASK",
    "OC_CMU_PORT0_MAPPING_ERROR_STATUS",
    "OC_CMU_PORT1_MAPPING_ERROR",
    "OC_CMU_PORT1_MAPPING_ERROR_MASK",
    "OC_CMU_PORT1_MAPPING_ERROR_STATUS",
    "OC_CONFIG",
    "OC_COP0_PORT_MAPPING_ERROR",
    "OC_COP0_PORT_MAPPING_ERROR_MASK",
    "OC_COP0_PORT_MAPPING_ERROR_STATUS",
    "OC_COP1_PORT_MAPPING_ERROR",
    "OC_COP1_PORT_MAPPING_ERROR_MASK",
    "OC_COP1_PORT_MAPPING_ERROR_STATUS",
    "OC_DEBUG",
    "OC_LRP_BUBBLE_PORT_MAPPING_ERROR",
    "OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASK",
    "OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0",
    "OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT0_MAPPING_ERROR",
    "OC_LRP_PORT0_MAPPING_ERROR_MASK",
    "OC_LRP_PORT0_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT0_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT1_MAPPING_ERROR",
    "OC_LRP_PORT1_MAPPING_ERROR_MASK",
    "OC_LRP_PORT1_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT1_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT2_MAPPING_ERROR",
    "OC_LRP_PORT2_MAPPING_ERROR_MASK",
    "OC_LRP_PORT2_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT2_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT3_MAPPING_ERROR",
    "OC_LRP_PORT3_MAPPING_ERROR_MASK",
    "OC_LRP_PORT3_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT3_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT4_MAPPING_ERROR",
    "OC_LRP_PORT4_MAPPING_ERROR_MASK",
    "OC_LRP_PORT4_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT4_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT5_MAPPING_ERROR",
    "OC_LRP_PORT5_MAPPING_ERROR_MASK",
    "OC_LRP_PORT5_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT5_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT6_MAPPING_ERROR",
    "OC_LRP_PORT6_MAPPING_ERROR_MASK",
    "OC_LRP_PORT6_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT6_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT7_MAPPING_ERROR",
    "OC_LRP_PORT7_MAPPING_ERROR_MASK",
    "OC_LRP_PORT7_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT7_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT8_MAPPING_ERROR",
    "OC_LRP_PORT8_MAPPING_ERROR_MASK",
    "OC_LRP_PORT8_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT8_MAPPING_ERROR_STATUS1",
    "OC_LRP_PORT9_MAPPING_ERROR",
    "OC_LRP_PORT9_MAPPING_ERROR_MASK",
    "OC_LRP_PORT9_MAPPING_ERROR_STATUS0",
    "OC_LRP_PORT9_MAPPING_ERROR_STATUS1",
    "OC_MEMORY_ERROR",
    "OC_MEMORY_ERROR_MASK",
    "OC_MEMORY_ERROR_STATUS0",
    "OC_MEMORY_ERROR_STATUS1",
    "OC_MEMORY_ERROR_STATUS2",
    "OC_MEMORY_INIT_CONTROL",
    "OC_MEMORY_INIT_DATA0",
    "OC_MEMORY_INIT_DATA1",
    "OC_MEMORY_INIT_DATA2",
    "OC_MEMORY_INIT_ENABLE0",
    "OC_MEMORY_INIT_ENABLE1",
    "OC_MEMORY_INIT_ENABLE2",
    "OC_MEMORY_INIT_ENABLE3",
    "OC_MEM_DEBUG",
    "OC_MEM_ECC_DEBUG",
    "OC_MISC_ERROR",
    "OC_MISC_ERROR_MASK",
    "OC_PD_ASSIST",
    "OC_SEGMENT_TABLE_ECC_ERROR",
    "OC_SEGMENT_TABLE_ECC_ERROR_MASK",
    "OC_SEGMENT_TABLE_ECC_ERROR_STATUS0",
    "OC_SEGMENT_TABLE_ECC_ERROR_STATUS1",
    "OC_SEGMENT_TABLE_ECC_ERROR_STATUS2",
    "OC_SEGMENT_TABLE_INIT_CONTROL",
    "OC_TRACE_IF_CAPTURE0",
    "OC_TRACE_IF_CAPTURE1",
    "OC_TRACE_IF_CAPTURE2",
    "OC_TRACE_IF_CAPTURE3",
    "OC_TRACE_IF_CONTROL",
    "OC_TRACE_IF_COUNTER",
    "OC_TRACE_IF_FIELD_MASK0",
    "OC_TRACE_IF_FIELD_MASK1",
    "OC_TRACE_IF_FIELD_MASK2",
    "OC_TRACE_IF_FIELD_MASK3",
    "OC_TRACE_IF_FIELD_VALUE0",
    "OC_TRACE_IF_FIELD_VALUE1",
    "OC_TRACE_IF_FIELD_VALUE2",
    "OC_TRACE_IF_FIELD_VALUE3",
    "OC_TRACE_IF_STATUS",
    "OC_TRACE_IF_STATUS_MASK",
    "ODTCONFIGURATIONREGISTER",
    "OFPAGINGENABLESETTINGS_0",
    "OFPAGINGENABLESETTINGS_1",
    "OFPFORCEAGING_0",
    "OFPFORCEAGING_1",
    "OFPTHRESHOLDTYPESELECT_0",
    "OFPTHRESHOLDTYPESELECT_1",
    "OFPTHRESHOLDTYPESELECT_2",
    "OLPPACKETCOUNTER",
    "OLPSTREAMINGINTERFACECONFIGURATIONS",
    "OLPSTREAMINGINTERFACEINTERRUPTS",
    "OLPSTREAMINGINTERFACEINTERRUPTSMASKREGISTER",
    "OLP_CONFIG",
    "OLP_CONFIGS_GENERAL",
    "OLP_DSP_ENGINE_CONFIGURATION",
    "OLP_DSP_HEADER",
    "OLP_ECC_1B_ERR_CNT",
    "OLP_ECC_2B_ERR_CNT",
    "OLP_ECC_INTERRUPT_REGISTER",
    "OLP_ECC_INTERRUPT_REGISTER_MASK",
    "OLP_ECC_INTERRUPT_REGISTER_TEST",
    "OLP_ENABLE_DYNAMIC_MEMORY_ACCESS",
    "OLP_EP_TRANSACTION_COUNTER",
    "OLP_ERROR_INITIATION_DATA",
    "OLP_FIFO_0_EVENT_COUNTER",
    "OLP_FIFO_1_EVENT_COUNTER",
    "OLP_GLOBAL_REGISTER_1",
    "OLP_GTIMER_CONFIGURATION",
    "OLP_GTIMER_TRIGGER",
    "OLP_INCOMING_BAD_PACKET_COUNTER",
    "OLP_INCOMING_EVENT_COUNTER",
    "OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER",
    "OLP_INCOMING_VALID_PACKET_COUNTER",
    "OLP_INDIRECTCOMMAND",
    "OLP_INDIRECTCOMMANDADDRESS",
    "OLP_INDIRECTCOMMANDDATAINCREMENT",
    "OLP_INDIRECTCOMMANDRDDATA",
    "OLP_INDIRECTCOMMANDWRDATA",
    "OLP_INDIRECT_COMMAND",
    "OLP_INDIRECT_COMMAND_ADDRESS",
    "OLP_INDIRECT_COMMAND_DATA_INCREMENT",
    "OLP_INDIRECT_COMMAND_RD_DATA",
    "OLP_INDIRECT_COMMAND_WR_DATA",
    "OLP_INDIRECT_WR_MASK",
    "OLP_INTERRUPTMASKREGISTER",
    "OLP_INTERRUPTREGISTER",
    "OLP_INTERRUPT_MASK_REGISTER",
    "OLP_INTERRUPT_REGISTER",
    "OLP_INTERRUPT_REGISTER_TEST",
    "OLP_IP_TRANSACTION_COUNTER",
    "OLP_LPBK_EVENT_COUNTER",
    "OLP_OLP_GLOBAL_REGISTERS_0",
    "OLP_OUTGOING_PACKET_COUNTER",
    "OLP_OUTGOING_REQUEST_COUNTER",
    "OLP_PARITY_ERR_CNT",
    "OLP_PAR_ERR_INITIATE",
    "OLP_PAR_ERR_MEM_MASK",
    "OLP_REG_0085",
    "OLP_REG_0090",
    "OLP_REG_0091",
    "OLP_REG_0092",
    "OLP_REG_0093",
    "OLP_REG_0100",
    "OLP_REG_0109",
    "OLP_REG_00BF",
    "OLP_REG_00F0",
    "OLP_REG_010B",
    "OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE",
    "OLP_RX_CONFIGS_DSP_IDENTIFIER",
    "OLP_RX_CONFIGS_GENERAL",
    "OLP_SBUS_BROADCAST_ID",
    "OLP_SBUS_LAST_IN_CHAIN",
    "OLP_TX_CONFIGS_ARAD",
    "OLP_TX_CONFIGS_PETRA_B",
    "OOBFC_CHANNEL_BASE_64",
    "OOBFC_CHIF_CFG",
    "OOBFC_CHIF_CFG0",
    "OOBFC_CHIF_CFG1",
    "OOBFC_CHIF_CFG2",
    "OOBFC_CHIF_CFG3",
    "OOBFC_ENG_PORT_EN0_64",
    "OOBFC_ENG_PORT_EN1_64",
    "OOBFC_ENG_PORT_EN_41",
    "OOBFC_ENG_PORT_EN_64",
    "OOBFC_ENG_PORT_EN_0_64",
    "OOBFC_ENG_PORT_EN_1_64",
    "OOBFC_ENG_PORT_QSEL0_64",
    "OOBFC_ENG_PORT_QSEL1_64",
    "OOBFC_ENG_PORT_QSEL_64",
    "OOBFC_GCS",
    "OOBFC_INGRES_PORT_PG_PORT_ENA_64",
    "OOBFC_ING_PORT_EN0_64",
    "OOBFC_ING_PORT_EN1_64",
    "OOBFC_ING_PORT_EN_41",
    "OOBFC_ING_PORT_EN_64",
    "OOBFC_ING_PORT_EN_0_64",
    "OOBFC_ING_PORT_EN_1_64",
    "OOBFC_MSG_CRC_CNT",
    "OOBFC_MSG_CRC_CNT0",
    "OOBFC_MSG_CRC_CNT1",
    "OOBFC_MSG_CRC_CNT2",
    "OOBFC_MSG_CRC_CNT3",
    "OOBFC_MSG_REG0",
    "OOBFC_MSG_REG1",
    "OOBFC_MSG_RX_TOT_CNT",
    "OOBFC_MSG_RX_TOT_CNT0",
    "OOBFC_MSG_RX_TOT_CNT1",
    "OOBFC_MSG_RX_TOT_CNT2",
    "OOBFC_MSG_RX_TOT_CNT3",
    "OOBFC_MSG_TX_CNT",
    "OOBFC_STS",
    "OOBFC_TX_IDLE",
    "OOBFC_TX_MESSAGE_GAP",
    "OOBIF_DEBUG",
    "OOBIF_RX_TEST",
    "OOBIF_TX_TEST",
    "OOBPADCONFIGURATION",
    "OOBRX0ERRORCOUNTER",
    "OOBRX1ERRORCOUNTER",
    "OOBRXTOSCHHRMASK_0",
    "OOBRXTOSCHHRMASK_1",
    "OP_BUFFER_DROP_STATES",
    "OP_BUFFER_LIMIT_PRI0",
    "OP_BUFFER_LIMIT_RED",
    "OP_BUFFER_LIMIT_RED_CELL",
    "OP_BUFFER_LIMIT_RED_CELLE",
    "OP_BUFFER_LIMIT_RED_CELLE_POOL0",
    "OP_BUFFER_LIMIT_RED_CELLE_POOL1",
    "OP_BUFFER_LIMIT_RED_CELLI",
    "OP_BUFFER_LIMIT_RED_PACKET",
    "OP_BUFFER_LIMIT_RED_QENTRY",
    "OP_BUFFER_LIMIT_RED_THDOEMA",
    "OP_BUFFER_LIMIT_RED_THDORDEQ",
    "OP_BUFFER_LIMIT_RED_THDORQEQ",
    "OP_BUFFER_LIMIT_RESUME_RED",
    "OP_BUFFER_LIMIT_RESUME_RED_CELL",
    "OP_BUFFER_LIMIT_RESUME_RED_CELLE",
    "OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0",
    "OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1",
    "OP_BUFFER_LIMIT_RESUME_RED_CELLI",
    "OP_BUFFER_LIMIT_RESUME_RED_PACKET",
    "OP_BUFFER_LIMIT_RESUME_RED_QENTRY",
    "OP_BUFFER_LIMIT_RESUME_RED_THDOEMA",
    "OP_BUFFER_LIMIT_RESUME_RED_THDORDEQ",
    "OP_BUFFER_LIMIT_RESUME_RED_THDORQEQ",
    "OP_BUFFER_LIMIT_RESUME_YELLOW",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_CELL",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_CELLI",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRY",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMA",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQ",
    "OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQ",
    "OP_BUFFER_LIMIT_YELLOW",
    "OP_BUFFER_LIMIT_YELLOW_CELL",
    "OP_BUFFER_LIMIT_YELLOW_CELLE",
    "OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0",
    "OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1",
    "OP_BUFFER_LIMIT_YELLOW_CELLI",
    "OP_BUFFER_LIMIT_YELLOW_PACKET",
    "OP_BUFFER_LIMIT_YELLOW_QENTRY",
    "OP_BUFFER_LIMIT_YELLOW_THDOEMA",
    "OP_BUFFER_LIMIT_YELLOW_THDORDEQ",
    "OP_BUFFER_LIMIT_YELLOW_THDORQEQ",
    "OP_BUFFER_MAX_TOTAL_COUNT_CELL",
    "OP_BUFFER_SHARED_COUNT",
    "OP_BUFFER_SHARED_COUNT_CELL",
    "OP_BUFFER_SHARED_COUNT_CELLE",
    "OP_BUFFER_SHARED_COUNT_CELLE_POOL0",
    "OP_BUFFER_SHARED_COUNT_CELLE_POOL1",
    "OP_BUFFER_SHARED_COUNT_CELLI",
    "OP_BUFFER_SHARED_COUNT_PACKET",
    "OP_BUFFER_SHARED_COUNT_QENTRY",
    "OP_BUFFER_SHARED_COUNT_THDOEMA",
    "OP_BUFFER_SHARED_COUNT_THDORDEQ",
    "OP_BUFFER_SHARED_COUNT_THDORQEQ",
    "OP_BUFFER_SHARED_LIMIT",
    "OP_BUFFER_SHARED_LIMIT_CELL",
    "OP_BUFFER_SHARED_LIMIT_CELLE",
    "OP_BUFFER_SHARED_LIMIT_CELLE_POOL0",
    "OP_BUFFER_SHARED_LIMIT_CELLE_POOL1",
    "OP_BUFFER_SHARED_LIMIT_CELLI",
    "OP_BUFFER_SHARED_LIMIT_PACKET",
    "OP_BUFFER_SHARED_LIMIT_QENTRY",
    "OP_BUFFER_SHARED_LIMIT_RESUME",
    "OP_BUFFER_SHARED_LIMIT_RESUME_CELL",
    "OP_BUFFER_SHARED_LIMIT_RESUME_CELLE",
    "OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0",
    "OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1",
    "OP_BUFFER_SHARED_LIMIT_RESUME_CELLI",
    "OP_BUFFER_SHARED_LIMIT_RESUME_PACKET",
    "OP_BUFFER_SHARED_LIMIT_RESUME_QENTRY",
    "OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMA",
    "OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQ",
    "OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQ",
    "OP_BUFFER_SHARED_LIMIT_THDOEMA",
    "OP_BUFFER_SHARED_LIMIT_THDORDEQ",
    "OP_BUFFER_SHARED_LIMIT_THDORQEQ",
    "OP_BUFFER_TOTAL_COUNT",
    "OP_BUFFER_TOTAL_COUNT_CELL",
    "OP_BUFFER_TOTAL_COUNT_PACKET",
    "OP_CPU_QUEUE_BST_STAT",
    "OP_CPU_QUEUE_BST_THRESHOLD",
    "OP_CPU_QUEUE_BST_THRESHOLD_PROFILE",
    "OP_CPU_QUEUE_BST_TRIGGER",
    "OP_E2ECC_PORT_CONFIG",
    "OP_EP_PORT_MAPPING_TABLE_0",
    "OP_EP_PORT_MAPPING_TABLE_1",
    "OP_EP_PORT_MAPPING_TABLE_2",
    "OP_EX_PORT_CONFIG_COS_MIN_0",
    "OP_EX_PORT_CONFIG_COS_MIN_1",
    "OP_EX_PORT_CONFIG_COS_MIN_2",
    "OP_EX_PORT_CONFIG_SPID_0",
    "OP_EX_PORT_CONFIG_SPID_1",
    "OP_EX_PORT_CONFIG_SPID_2",
    "OP_EX_PORT_CONFIG_SPID_3",
    "OP_EX_PORT_CONFIG_SPID_4",
    "OP_EX_QUEUE_MIN_COUNT_CELL",
    "OP_EX_QUEUE_RESET_VALUE_CELL",
    "OP_EX_QUEUE_SHARED_COUNT_CELL",
    "OP_EX_QUEUE_TOTAL_COUNT_CELL",
    "OP_MCUC_SP_BST_STAT",
    "OP_MCUC_SP_BST_THRESHOLD",
    "OP_MC_SP_BST_STAT",
    "OP_MC_SP_BST_THRESHOLD",
    "OP_PORT_CONFIG",
    "OP_PORT_CONFIG1_CELL",
    "OP_PORT_CONFIGL",
    "OP_PORT_CONFIGU",
    "OP_PORT_CONFIG_CELL",
    "OP_PORT_CONFIG_PACKET",
    "OP_PORT_DROP_STATE_BMP",
    "OP_PORT_DROP_STATE_CELL_BMP0",
    "OP_PORT_DROP_STATE_CELL_BMP1",
    "OP_PORT_DROP_STATE_CELL_BMP0_64",
    "OP_PORT_DROP_STATE_CELL_BMP1_64",
    "OP_PORT_DROP_STATE_PACKET_BMP0",
    "OP_PORT_DROP_STATE_PACKET_BMP1",
    "OP_PORT_FIRST_FRAGMENT_COUNT_CELL",
    "OP_PORT_FIRST_FRAGMENT_COUNT_PACKET",
    "OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELL",
    "OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKET",
    "OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELL",
    "OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKET",
    "OP_PORT_LIMIT_COLOR_CELL",
    "OP_PORT_LIMIT_PRI0",
    "OP_PORT_LIMIT_RED",
    "OP_PORT_LIMIT_RED_CELL",
    "OP_PORT_LIMIT_RED_PACKET",
    "OP_PORT_LIMIT_RESUME_COLOR_CELL",
    "OP_PORT_LIMIT_RESUME_RED_CELL",
    "OP_PORT_LIMIT_RESUME_RED_PACKET",
    "OP_PORT_LIMIT_RESUME_YELLOW_CELL",
    "OP_PORT_LIMIT_RESUME_YELLOW_PACKET",
    "OP_PORT_LIMIT_YELLOW",
    "OP_PORT_LIMIT_YELLOW_CELL",
    "OP_PORT_LIMIT_YELLOW_PACKET",
    "OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64",
    "OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64",
    "OP_PORT_REDIRECT_COUNT_CELL",
    "OP_PORT_REDIRECT_COUNT_PACKET",
    "OP_PORT_REDIRECT_DISC_RESUME_THD_CELL",
    "OP_PORT_REDIRECT_DISC_RESUME_THD_PACKET",
    "OP_PORT_REDIRECT_DISC_SET_THD_CELL",
    "OP_PORT_REDIRECT_DISC_SET_THD_PACKET",
    "OP_PORT_REDIRECT_XQ_COUNT_PACKET",
    "OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKET",
    "OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKET",
    "OP_PORT_SHARED_COUNT",
    "OP_PORT_SHARED_COUNT_CELL",
    "OP_PORT_SHARED_COUNT_PACKET",
    "OP_PORT_TOTAL_COUNT",
    "OP_PORT_TOTAL_COUNT_CELL",
    "OP_PORT_TOTAL_COUNT_PACKET",
    "OP_QUEUE_CONFIG",
    "OP_QUEUE_CONFIG1_CELL",
    "OP_QUEUE_CONFIG1_PACKET",
    "OP_QUEUE_CONFIG1_THDOEMA",
    "OP_QUEUE_CONFIG1_THDORDEE",
    "OP_QUEUE_CONFIG1_THDORDEI",
    "OP_QUEUE_CONFIG1_THDORDEQ",
    "OP_QUEUE_CONFIG1_THDORQEE",
    "OP_QUEUE_CONFIG1_THDORQEI",
    "OP_QUEUE_CONFIG1_THDORQEQ",
    "OP_QUEUE_CONFIGL",
    "OP_QUEUE_CONFIGU",
    "OP_QUEUE_CONFIG_CELL",
    "OP_QUEUE_CONFIG_PACKET",
    "OP_QUEUE_CONFIG_THDOEMA",
    "OP_QUEUE_CONFIG_THDORDEE",
    "OP_QUEUE_CONFIG_THDORDEI",
    "OP_QUEUE_CONFIG_THDORDEQ",
    "OP_QUEUE_CONFIG_THDORQEE",
    "OP_QUEUE_CONFIG_THDORQEI",
    "OP_QUEUE_CONFIG_THDORQEQ",
    "OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELL",
    "OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKET",
    "OP_QUEUE_FIRST_FRAGMENT_COUNT_CELL",
    "OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKET",
    "OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELL",
    "OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKET",
    "OP_QUEUE_LIMIT_COLOR_CELL",
    "OP_QUEUE_LIMIT_PRI0",
    "OP_QUEUE_LIMIT_RED",
    "OP_QUEUE_LIMIT_RED_CELL",
    "OP_QUEUE_LIMIT_RED_PACKET",
    "OP_QUEUE_LIMIT_RED_THDOEMA",
    "OP_QUEUE_LIMIT_RED_THDORDEE",
    "OP_QUEUE_LIMIT_RED_THDORDEI",
    "OP_QUEUE_LIMIT_RED_THDORDEQ",
    "OP_QUEUE_LIMIT_RED_THDORQEE",
    "OP_QUEUE_LIMIT_RED_THDORQEI",
    "OP_QUEUE_LIMIT_RED_THDORQEQ",
    "OP_QUEUE_LIMIT_RESUME_COLOR_CELL",
    "OP_QUEUE_LIMIT_RESUME_COLOR_PACKET",
    "OP_QUEUE_LIMIT_YELLOW",
    "OP_QUEUE_LIMIT_YELLOW_CELL",
    "OP_QUEUE_LIMIT_YELLOW_PACKET",
    "OP_QUEUE_LIMIT_YELLOW_THDOEMA",
    "OP_QUEUE_LIMIT_YELLOW_THDORDEE",
    "OP_QUEUE_LIMIT_YELLOW_THDORDEI",
    "OP_QUEUE_LIMIT_YELLOW_THDORDEQ",
    "OP_QUEUE_LIMIT_YELLOW_THDORQEE",
    "OP_QUEUE_LIMIT_YELLOW_THDORQEI",
    "OP_QUEUE_LIMIT_YELLOW_THDORQEQ",
    "OP_QUEUE_MIN_COUNT",
    "OP_QUEUE_MIN_COUNT_CELL",
    "OP_QUEUE_MIN_COUNT_PACKET",
    "OP_QUEUE_MIN_COUNT_THDOEMA",
    "OP_QUEUE_MIN_COUNT_THDORDEE",
    "OP_QUEUE_MIN_COUNT_THDORDEI",
    "OP_QUEUE_MIN_COUNT_THDORDEQ",
    "OP_QUEUE_MIN_COUNT_THDORQEE",
    "OP_QUEUE_MIN_COUNT_THDORQEI",
    "OP_QUEUE_MIN_COUNT_THDORQEQ",
    "OP_QUEUE_REDIRECT_CONFIG_CELL",
    "OP_QUEUE_REDIRECT_CONFIG_PACKET",
    "OP_QUEUE_REDIRECT_COUNT_CELL",
    "OP_QUEUE_REDIRECT_COUNT_PACKET",
    "OP_QUEUE_REDIRECT_RESET_OFFSET_CELL",
    "OP_QUEUE_REDIRECT_RESET_OFFSET_PACKET",
    "OP_QUEUE_REDIRECT_XQ_CONFIG_PACKET",
    "OP_QUEUE_REDIRECT_XQ_COUNT_PACKET",
    "OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKET",
    "OP_QUEUE_RESET_OFFSET",
    "OP_QUEUE_RESET_OFFSET_CELL",
    "OP_QUEUE_RESET_OFFSET_PACKET",
    "OP_QUEUE_RESET_OFFSET_RED_THDOEMA",
    "OP_QUEUE_RESET_OFFSET_RED_THDORDEE",
    "OP_QUEUE_RESET_OFFSET_RED_THDORDEI",
    "OP_QUEUE_RESET_OFFSET_RED_THDORDEQ",
    "OP_QUEUE_RESET_OFFSET_RED_THDORQEE",
    "OP_QUEUE_RESET_OFFSET_RED_THDORQEI",
    "OP_QUEUE_RESET_OFFSET_RED_THDORQEQ",
    "OP_QUEUE_RESET_OFFSET_THDOEMA",
    "OP_QUEUE_RESET_OFFSET_THDORDEE",
    "OP_QUEUE_RESET_OFFSET_THDORDEI",
    "OP_QUEUE_RESET_OFFSET_THDORDEQ",
    "OP_QUEUE_RESET_OFFSET_THDORQEE",
    "OP_QUEUE_RESET_OFFSET_THDORQEI",
    "OP_QUEUE_RESET_OFFSET_THDORQEQ",
    "OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA",
    "OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEE",
    "OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEI",
    "OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQ",
    "OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEE",
    "OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEI",
    "OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQ",
    "OP_QUEUE_RESET_VALUE",
    "OP_QUEUE_RESET_VALUE_CELL",
    "OP_QUEUE_RESET_VALUE_PACKET",
    "OP_QUEUE_RESET_VALUE_THDOEMA",
    "OP_QUEUE_RESET_VALUE_THDORDEE",
    "OP_QUEUE_RESET_VALUE_THDORDEI",
    "OP_QUEUE_RESET_VALUE_THDORDEQ",
    "OP_QUEUE_RESET_VALUE_THDORQEE",
    "OP_QUEUE_RESET_VALUE_THDORQEI",
    "OP_QUEUE_RESET_VALUE_THDORQEQ",
    "OP_QUEUE_SHARED_COUNT",
    "OP_QUEUE_SHARED_COUNT_CELL",
    "OP_QUEUE_SHARED_COUNT_PACKET",
    "OP_QUEUE_SHARED_COUNT_THDOEMA",
    "OP_QUEUE_SHARED_COUNT_THDORDEE",
    "OP_QUEUE_SHARED_COUNT_THDORDEI",
    "OP_QUEUE_SHARED_COUNT_THDORDEQ",
    "OP_QUEUE_SHARED_COUNT_THDORQEE",
    "OP_QUEUE_SHARED_COUNT_THDORQEI",
    "OP_QUEUE_SHARED_COUNT_THDORQEQ",
    "OP_QUEUE_TOTAL_COUNT",
    "OP_QUEUE_TOTAL_COUNT_CELL",
    "OP_QUEUE_TOTAL_COUNT_PACKET",
    "OP_QUEUE_TOTAL_COUNT_THDOEMA",
    "OP_QUEUE_TOTAL_COUNT_THDORDEE",
    "OP_QUEUE_TOTAL_COUNT_THDORDEI",
    "OP_QUEUE_TOTAL_COUNT_THDORDEQ",
    "OP_QUEUE_TOTAL_COUNT_THDORQEE",
    "OP_QUEUE_TOTAL_COUNT_THDORQEI",
    "OP_QUEUE_TOTAL_COUNT_THDORQEQ",
    "OP_RESUME_OFFSET_COLOR_CELL_PROFILE",
    "OP_RESUME_OFFSET_COLOR_PACKET_PROFILE",
    "OP_SP_BST_THRESHOLD_SEL",
    "OP_THDU_CONFIG",
    "OP_THR_CONFIG",
    "OP_THR_CONFIG_PLUS",
    "OP_UC_PORT_BST_THRESHOLD",
    "OP_UC_PORT_CONFIG1_CELL",
    "OP_UC_PORT_CONFIG_CELL",
    "OP_UC_PORT_DROP_STATE",
    "OP_UC_PORT_DROP_STATE_CELL_BMP0_64",
    "OP_UC_PORT_DROP_STATE_CELL_BMP1_64",
    "OP_UC_PORT_DROP_STATE_X",
    "OP_UC_PORT_DROP_STATE_Y",
    "OP_UC_PORT_LIMIT_COLOR_CELL",
    "OP_UC_PORT_LIMIT_RESUME_COLOR_CELL",
    "OP_UC_PORT_RED_DROP_STATE",
    "OP_UC_PORT_RED_DROP_STATE_X",
    "OP_UC_PORT_RED_DROP_STATE_Y",
    "OP_UC_PORT_SHARED_COUNT_CELL",
    "OP_UC_PORT_YELLOW_DROP_STATE",
    "OP_UC_PORT_YELLOW_DROP_STATE_X",
    "OP_UC_PORT_YELLOW_DROP_STATE_Y",
    "OP_UC_QGROUP_BST_THRESHOLD",
    "OP_UC_QGROUP_DROP_STATE",
    "OP_UC_QGROUP_DROP_STATE_X",
    "OP_UC_QGROUP_DROP_STATE_Y",
    "OP_UC_QGROUP_RED_DROP_STATE",
    "OP_UC_QGROUP_RED_DROP_STATE_X",
    "OP_UC_QGROUP_RED_DROP_STATE_Y",
    "OP_UC_QGROUP_YELLOW_DROP_STATE",
    "OP_UC_QGROUP_YELLOW_DROP_STATE_X",
    "OP_UC_QGROUP_YELLOW_DROP_STATE_Y",
    "OP_UC_QUEUE_BST_THRESHOLD",
    "OP_UC_QUEUE_DROP_STATE",
    "OP_UC_QUEUE_DROP_STATE_X",
    "OP_UC_QUEUE_DROP_STATE_Y",
    "OP_UC_QUEUE_MIN_COUNT_CELL",
    "OP_UC_QUEUE_RED_DROP_STATE",
    "OP_UC_QUEUE_RED_DROP_STATE_X",
    "OP_UC_QUEUE_RED_DROP_STATE_Y",
    "OP_UC_QUEUE_RESET_VALUE_CELL",
    "OP_UC_QUEUE_SHARED_COUNT_CELL",
    "OP_UC_QUEUE_TOTAL_COUNT_CELL",
    "OP_UC_QUEUE_YELLOW_DROP_STATE",
    "OP_UC_QUEUE_YELLOW_DROP_STATE_X",
    "OP_UC_QUEUE_YELLOW_DROP_STATE_Y",
    "OP_VOQ_MOP1B_CONFIG",
    "OP_VOQ_PORT_CONFIG",
    "OTMHEXTCONFIG",
    "OTPC_CNTRL_0",
    "OTPC_CNTRL_1",
    "OTPC_CPUADDR_REG",
    "OTPC_CPU_DATA",
    "OTPC_CPU_STATUS",
    "OTPC_CPU_WRITE_REG",
    "OTPC_MODE_REG",
    "OTPC_SOFT_RESET_CNTRL",
    "OUTER_TPID_0",
    "OUTER_TPID_1",
    "OUTER_TPID_2",
    "OUTER_TPID_3",
    "OUTLIFERRORCODE_0",
    "OUTLIFERRORCODE_1",
    "OUTOFBANDRX0CONFIGURATION0",
    "OUTOFBANDRX0THRESHOLDCONFIGURATION0",
    "OUTOFBANDRX0THRESHOLDCONFIGURATION1",
    "OUTOFBANDRX1CONFIGURATION0",
    "OUTOFBANDRX1THRESHOLDCONFIGURATION0",
    "OUTOFBANDRX1THRESHOLDCONFIGURATION1",
    "OUTOFBANDTXCONFIGURATION0",
    "OUTOFBANDTXCONFIGURATION1",
    "OUTPUTCLOCKCONTROL",
    "OUTPUT_PORT_RX_ENABLE",
    "OUTPUT_PORT_RX_ENABLE0_64",
    "OUTPUT_PORT_RX_ENABLE1_64",
    "OUTPUT_PORT_RX_ENABLE_64",
    "OVERFLOWDQCQID",
    "OVERLAY_MODE",
    "OVERRIDEINTERRUPT",
    "OVQ_ADDRESS_RANGE_0",
    "OVQ_ADDRESS_RANGE_1",
    "OVQ_ADDRESS_RANGE_2",
    "OVQ_ADDRESS_RANGE_3",
    "OVQ_BLOCK_COUNTER",
    "OVQ_BUBBLE_SIZE_REG",
    "OVQ_BUBBLE_THRESHOLD",
    "OVQ_DFT",
    "OVQ_DISTRIBUTOR_DFT",
    "OVQ_DROP_THRESHOLD0",
    "OVQ_DROP_THRESHOLD_REG",
    "OVQ_DROP_THRESHOLD_RESET_LIMIT",
    "OVQ_ECC_BITMAP",
    "OVQ_FLOWCONTROL_COUNTER",
    "OVQ_FLOWCONTROL_THRESHOLD",
    "OVQ_LINKED_LIST_REG",
    "OVQ_LINKED_LIST_SELECT",
    "OVQ_LINKED_NEXTPTR",
    "OVQ_LINKED_REG",
    "OVQ_MCQ_CREDITS",
    "OVQ_MCQ_STATE",
    "OVQ_SCANNER_MAX_POINTER",
    "OVQ_SCANNER_POINTER",
    "P2PCFG",
    "PACKETAGEDCOUNTER",
    "PACKETCONFIGURATIONREGISTER",
    "PACKETCOUNTERCONFIGURATION",
    "PACKETDELAYCONFIGURATION",
    "PACKETEDITFIFOSTATUS",
    "PACKETEDITFIFOTHRESHOLDS",
    "PACKETHEADERSIZERANGE0",
    "PACKETHEADERSIZERANGE1",
    "PACKETHEADERSIZERANGE2",
    "PACKETLENGTHINCREMENTALVALUE",
    "PACKETQUEUESCATEGORIES1",
    "PACKETQUEUESCATEGORIES2",
    "PACKETSIZES",
    "PACKET_RESET_LIMIT_OFFSET_SP",
    "PACKET_SPAP_RED_OFFSET_SP",
    "PACKET_SPAP_YELLOW_OFFSET_SP",
    "PAEBINTERRUPTMASKREGISTER",
    "PAEBINTERRUPTREGISTER",
    "PARITY_CHK_EN",
    "PARITY_DEBUG",
    "PARITY_EN",
    "PARITY_ERROR_COUNTER",
    "PARITY_ERROR_INTR_MASK",
    "PARITY_ERROR_STATUS_0",
    "PARITY_ERROR_STATUS_1",
    "PARITY_ERROR_STATUS_0_64",
    "PARSERLASTNWKRECORD1",
    "PARSERLASTNWKRECORD2",
    "PARSERLASTSYSRECORD",
    "PARS_RAM_DBGCTRL",
    "PARS_RAM_DBGCTRL_2",
    "PASSTHRU_NLF_MTU_CHECK",
    "PASS_CONTROL_FRAME",
    "PAUSE_CONTROL",
    "PAUSE_QUANT",
    "PAXB_0_CFG_ADDR",
    "PAXB_0_CFG_DATA",
    "PAXB_0_CLK_CONTROL",
    "PAXB_0_CMICD_TO_PCIE_INTR_EN",
    "PAXB_0_CONFIG_IND_ADDR",
    "PAXB_0_CONFIG_IND_DATA",
    "PAXB_0_EP_LTR_CONTROL",
    "PAXB_0_EP_LTR_STATUS",
    "PAXB_0_EP_OBFF_STATUS",
    "PAXB_0_EP_PM_CONTROL",
    "PAXB_0_EP_PM_STATUS",
    "PAXB_0_FUNC0_IMAP1",
    "PAXB_0_FUNC0_IMAP2",
    "PAXB_0_FUNC0_IMAP0_0",
    "PAXB_0_FUNC0_IMAP0_1",
    "PAXB_0_FUNC0_IMAP0_2",
    "PAXB_0_FUNC0_IMAP0_3",
    "PAXB_0_FUNC0_IMAP0_4",
    "PAXB_0_FUNC0_IMAP0_5",
    "PAXB_0_FUNC0_IMAP0_6",
    "PAXB_0_FUNC0_IMAP0_7",
    "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPE",
    "PAXB_0_FUNC0_IMAP0_0_UPPER",
    "PAXB_0_FUNC0_IMAP0_1_UPPER",
    "PAXB_0_FUNC0_IMAP0_2_UPPER",
    "PAXB_0_FUNC0_IMAP0_3_UPPER",
    "PAXB_0_FUNC0_IMAP0_4_UPPER",
    "PAXB_0_FUNC0_IMAP0_5_UPPER",
    "PAXB_0_FUNC0_IMAP0_6_UPPER",
    "PAXB_0_FUNC0_IMAP0_7_UPPER",
    "PAXB_0_FUNC0_IMAP1_UPPER",
    "PAXB_0_FUNC0_IMAP2_UPPER",
    "PAXB_0_FUNC1_IARR_1_SIZE",
    "PAXB_0_FUNC1_IARR_2_SIZE",
    "PAXB_0_FUNC1_IMAP1",
    "PAXB_0_FUNC1_IMAP2",
    "PAXB_0_FUNC1_IMAP0_0",
    "PAXB_0_FUNC1_IMAP0_1",
    "PAXB_0_FUNC1_IMAP0_2",
    "PAXB_0_FUNC1_IMAP0_3",
    "PAXB_0_FUNC1_IMAP0_4",
    "PAXB_0_FUNC1_IMAP0_5",
    "PAXB_0_FUNC1_IMAP0_6",
    "PAXB_0_FUNC1_IMAP0_7",
    "PAXB_0_FUNC1_IMAP0_0_UPPER",
    "PAXB_0_FUNC1_IMAP0_1_UPPER",
    "PAXB_0_FUNC1_IMAP0_2_UPPER",
    "PAXB_0_FUNC1_IMAP0_3_UPPER",
    "PAXB_0_FUNC1_IMAP0_4_UPPER",
    "PAXB_0_FUNC1_IMAP0_5_UPPER",
    "PAXB_0_FUNC1_IMAP0_6_UPPER",
    "PAXB_0_FUNC1_IMAP0_7_UPPER",
    "PAXB_0_FUNC1_IMAP1_UPPER",
    "PAXB_0_FUNC1_IMAP2_UPPER",
    "PAXB_0_IARR_0_LOWER",
    "PAXB_0_IARR_0_UPPER",
    "PAXB_0_IARR_1_LOWER",
    "PAXB_0_IARR_1_UPPER",
    "PAXB_0_IARR_2_LOWER",
    "PAXB_0_IARR_2_UPPER",
    "PAXB_0_MEM_CONTROL",
    "PAXB_0_MEM_ECC_ERR_LOG_0",
    "PAXB_0_MEM_ECC_ERR_LOG_1",
    "PAXB_0_MISC_INTR_EN",
    "PAXB_0_OARR_0",
    "PAXB_0_OARR_1",
    "PAXB_0_OARR_2",
    "PAXB_0_OARR_0_UPPER",
    "PAXB_0_OARR_1_UPPER",
    "PAXB_0_OARR_2_UPPER",
    "PAXB_0_OARR_FUNC0_MSI_PAGE",
    "PAXB_0_OARR_FUNC0_MSI_PAGE_UPPER",
    "PAXB_0_OARR_FUNC1_MSI_PAGE",
    "PAXB_0_OARR_FUNC1_MSI_PAGE_UPPER",
    "PAXB_0_OMAP_0_LOWER",
    "PAXB_0_OMAP_0_UPPER",
    "PAXB_0_OMAP_1_LOWER",
    "PAXB_0_OMAP_1_UPPER",
    "PAXB_0_OMAP_2_LOWER",
    "PAXB_0_OMAP_2_UPPER",
    "PAXB_0_PAXB_ENDIANNESS",
    "PAXB_0_PAXB_INTR_CLEAR",
    "PAXB_0_PAXB_INTR_EN",
    "PAXB_0_PAXB_INTR_STATUS",
    "PAXB_0_PAXB_MISC_CONFIG",
    "PAXB_0_PAXB_MISC_STATUS",
    "PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONE",
    "PAXB_0_PAXB_RD_CMPL_BUF_INIT_START",
    "PAXB_0_PAXB_TX_DEBUG_CFG",
    "PAXB_0_PCIE_EP_AXI_CONFIG",
    "PAXB_0_PCIE_ERROR_STATUS",
    "PAXB_0_PCIE_LINK_STATUS",
    "PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0",
    "PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0",
    "PAXB_0_PCIE_RC_AXI_CONFIG",
    "PAXB_0_PCIE_SYS_EP_INT_CSR0",
    "PAXB_0_PCIE_SYS_EP_INT_CSR1",
    "PAXB_0_PCIE_SYS_EP_INT_EN0",
    "PAXB_0_PCIE_SYS_EP_INT_EN1",
    "PAXB_0_PCIE_SYS_EQ_0_OVERWRITTEN",
    "PAXB_0_PCIE_SYS_EQ_1_OVERWRITTEN",
    "PAXB_0_PCIE_SYS_EQ_2_OVERWRITTEN",
    "PAXB_0_PCIE_SYS_EQ_3_OVERWRITTEN",
    "PAXB_0_PCIE_SYS_EQ_4_OVERWRITTEN",
    "PAXB_0_PCIE_SYS_EQ_5_OVERWRITTEN",
    "PAXB_0_PCIE_SYS_EQ_HEAD_0",
    "PAXB_0_PCIE_SYS_EQ_HEAD_1",
    "PAXB_0_PCIE_SYS_EQ_HEAD_2",
    "PAXB_0_PCIE_SYS_EQ_HEAD_3",
    "PAXB_0_PCIE_SYS_EQ_HEAD_4",
    "PAXB_0_PCIE_SYS_EQ_HEAD_5",
    "PAXB_0_PCIE_SYS_EQ_PAGE",
    "PAXB_0_PCIE_SYS_EQ_PAGE_UPPER",
    "PAXB_0_PCIE_SYS_EQ_TAIL_0",
    "PAXB_0_PCIE_SYS_EQ_TAIL_1",
    "PAXB_0_PCIE_SYS_EQ_TAIL_2",
    "PAXB_0_PCIE_SYS_EQ_TAIL_3",
    "PAXB_0_PCIE_SYS_EQ_TAIL_4",
    "PAXB_0_PCIE_SYS_EQ_TAIL_5",
    "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0",
    "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1",
    "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2",
    "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3",
    "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4",
    "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5",
    "PAXB_0_PCIE_SYS_HOST_INTR_0",
    "PAXB_0_PCIE_SYS_HOST_INTR_1",
    "PAXB_0_PCIE_SYS_HOST_INTR_2",
    "PAXB_0_PCIE_SYS_HOST_INTR_3",
    "PAXB_0_PCIE_SYS_HOST_INTR_CSR",
    "PAXB_0_PCIE_SYS_HOST_INTR_EN",
    "PAXB_0_PCIE_SYS_MSI_CTRL_0",
    "PAXB_0_PCIE_SYS_MSI_CTRL_1",
    "PAXB_0_PCIE_SYS_MSI_CTRL_2",
    "PAXB_0_PCIE_SYS_MSI_CTRL_3",
    "PAXB_0_PCIE_SYS_MSI_CTRL_4",
    "PAXB_0_PCIE_SYS_MSI_CTRL_5",
    "PAXB_0_PCIE_SYS_MSI_INTR_EN",
    "PAXB_0_PCIE_SYS_MSI_PAGE",
    "PAXB_0_PCIE_SYS_MSI_PAGE_UPPER",
    "PAXB_0_PCIE_SYS_MSI_REQ",
    "PAXB_0_PCIE_SYS_RC_INTX_CSR",
    "PAXB_0_PCIE_SYS_RC_INTX_EN",
    "PAXB_0_RC_PM_CONTROL",
    "PAXB_0_RC_PM_STATUS",
    "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWN",
    "PAXB_0_RESET_STATUS",
    "PAXB_0_STRAP_STATUS",
    "PAXB_1_CFG_ADDR",
    "PAXB_1_CFG_DATA",
    "PAXB_1_CLK_CONTROL",
    "PAXB_1_CMICD_TO_PCIE_INTR_EN",
    "PAXB_1_CONFIG_IND_ADDR",
    "PAXB_1_CONFIG_IND_DATA",
    "PAXB_1_EP_LTR_CONTROL",
    "PAXB_1_EP_LTR_STATUS",
    "PAXB_1_EP_OBFF_STATUS",
    "PAXB_1_EP_PM_CONTROL",
    "PAXB_1_EP_PM_STATUS",
    "PAXB_1_FUNC0_IMAP1",
    "PAXB_1_FUNC0_IMAP2",
    "PAXB_1_FUNC0_IMAP0_0",
    "PAXB_1_FUNC0_IMAP0_1",
    "PAXB_1_FUNC0_IMAP0_2",
    "PAXB_1_FUNC0_IMAP0_3",
    "PAXB_1_FUNC0_IMAP0_4",
    "PAXB_1_FUNC0_IMAP0_5",
    "PAXB_1_FUNC0_IMAP0_6",
    "PAXB_1_FUNC0_IMAP0_7",
    "PAXB_1_FUNC0_IMAP0_0123_REGS_TYPE",
    "PAXB_1_FUNC0_IMAP0_0_UPPER",
    "PAXB_1_FUNC0_IMAP0_1_UPPER",
    "PAXB_1_FUNC0_IMAP0_2_UPPER",
    "PAXB_1_FUNC0_IMAP0_3_UPPER",
    "PAXB_1_FUNC0_IMAP0_4_UPPER",
    "PAXB_1_FUNC0_IMAP0_5_UPPER",
    "PAXB_1_FUNC0_IMAP0_6_UPPER",
    "PAXB_1_FUNC0_IMAP0_7_UPPER",
    "PAXB_1_FUNC0_IMAP1_UPPER",
    "PAXB_1_FUNC0_IMAP2_UPPER",
    "PAXB_1_FUNC1_IARR_1_SIZE",
    "PAXB_1_FUNC1_IARR_2_SIZE",
    "PAXB_1_FUNC1_IMAP1",
    "PAXB_1_FUNC1_IMAP2",
    "PAXB_1_FUNC1_IMAP0_0",
    "PAXB_1_FUNC1_IMAP0_1",
    "PAXB_1_FUNC1_IMAP0_2",
    "PAXB_1_FUNC1_IMAP0_3",
    "PAXB_1_FUNC1_IMAP0_4",
    "PAXB_1_FUNC1_IMAP0_5",
    "PAXB_1_FUNC1_IMAP0_6",
    "PAXB_1_FUNC1_IMAP0_7",
    "PAXB_1_FUNC1_IMAP0_0_UPPER",
    "PAXB_1_FUNC1_IMAP0_1_UPPER",
    "PAXB_1_FUNC1_IMAP0_2_UPPER",
    "PAXB_1_FUNC1_IMAP0_3_UPPER",
    "PAXB_1_FUNC1_IMAP0_4_UPPER",
    "PAXB_1_FUNC1_IMAP0_5_UPPER",
    "PAXB_1_FUNC1_IMAP0_6_UPPER",
    "PAXB_1_FUNC1_IMAP0_7_UPPER",
    "PAXB_1_FUNC1_IMAP1_UPPER",
    "PAXB_1_FUNC1_IMAP2_UPPER",
    "PAXB_1_IARR_0_LOWER",
    "PAXB_1_IARR_0_UPPER",
    "PAXB_1_IARR_1_LOWER",
    "PAXB_1_IARR_1_UPPER",
    "PAXB_1_IARR_2_LOWER",
    "PAXB_1_IARR_2_UPPER",
    "PAXB_1_MEM_CONTROL",
    "PAXB_1_MEM_ECC_ERR_LOG_0",
    "PAXB_1_MEM_ECC_ERR_LOG_1",
    "PAXB_1_MISC_INTR_EN",
    "PAXB_1_OARR_0",
    "PAXB_1_OARR_1",
    "PAXB_1_OARR_2",
    "PAXB_1_OARR_0_UPPER",
    "PAXB_1_OARR_1_UPPER",
    "PAXB_1_OARR_2_UPPER",
    "PAXB_1_OARR_FUNC0_MSI_PAGE",
    "PAXB_1_OARR_FUNC0_MSI_PAGE_UPPER",
    "PAXB_1_OARR_FUNC1_MSI_PAGE",
    "PAXB_1_OARR_FUNC1_MSI_PAGE_UPPER",
    "PAXB_1_OMAP_0_LOWER",
    "PAXB_1_OMAP_0_UPPER",
    "PAXB_1_OMAP_1_LOWER",
    "PAXB_1_OMAP_1_UPPER",
    "PAXB_1_OMAP_2_LOWER",
    "PAXB_1_OMAP_2_UPPER",
    "PAXB_1_PAXB_ENDIANNESS",
    "PAXB_1_PAXB_INTR_CLEAR",
    "PAXB_1_PAXB_INTR_EN",
    "PAXB_1_PAXB_INTR_STATUS",
    "PAXB_1_PAXB_MISC_CONFIG",
    "PAXB_1_PAXB_MISC_STATUS",
    "PAXB_1_PAXB_RD_CMPL_BUF_INIT_DONE",
    "PAXB_1_PAXB_RD_CMPL_BUF_INIT_START",
    "PAXB_1_PAXB_TX_DEBUG_CFG",
    "PAXB_1_PCIE_EP_AXI_CONFIG",
    "PAXB_1_PCIE_ERROR_STATUS",
    "PAXB_1_PCIE_LINK_STATUS",
    "PAXB_1_PCIE_PAXB_RX_DEBUG_CONTROL_0",
    "PAXB_1_PCIE_PAXB_RX_DEBUG_STATUS_0",
    "PAXB_1_PCIE_RC_AXI_CONFIG",
    "PAXB_1_PCIE_SYS_EP_INT_CSR0",
    "PAXB_1_PCIE_SYS_EP_INT_CSR1",
    "PAXB_1_PCIE_SYS_EP_INT_EN0",
    "PAXB_1_PCIE_SYS_EP_INT_EN1",
    "PAXB_1_PCIE_SYS_EQ_0_OVERWRITTEN",
    "PAXB_1_PCIE_SYS_EQ_1_OVERWRITTEN",
    "PAXB_1_PCIE_SYS_EQ_2_OVERWRITTEN",
    "PAXB_1_PCIE_SYS_EQ_3_OVERWRITTEN",
    "PAXB_1_PCIE_SYS_EQ_4_OVERWRITTEN",
    "PAXB_1_PCIE_SYS_EQ_5_OVERWRITTEN",
    "PAXB_1_PCIE_SYS_EQ_HEAD_0",
    "PAXB_1_PCIE_SYS_EQ_HEAD_1",
    "PAXB_1_PCIE_SYS_EQ_HEAD_2",
    "PAXB_1_PCIE_SYS_EQ_HEAD_3",
    "PAXB_1_PCIE_SYS_EQ_HEAD_4",
    "PAXB_1_PCIE_SYS_EQ_HEAD_5",
    "PAXB_1_PCIE_SYS_EQ_PAGE",
    "PAXB_1_PCIE_SYS_EQ_PAGE_UPPER",
    "PAXB_1_PCIE_SYS_EQ_TAIL_0",
    "PAXB_1_PCIE_SYS_EQ_TAIL_1",
    "PAXB_1_PCIE_SYS_EQ_TAIL_2",
    "PAXB_1_PCIE_SYS_EQ_TAIL_3",
    "PAXB_1_PCIE_SYS_EQ_TAIL_4",
    "PAXB_1_PCIE_SYS_EQ_TAIL_5",
    "PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_0",
    "PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_1",
    "PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_2",
    "PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_3",
    "PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_4",
    "PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_5",
    "PAXB_1_PCIE_SYS_HOST_INTR_0",
    "PAXB_1_PCIE_SYS_HOST_INTR_1",
    "PAXB_1_PCIE_SYS_HOST_INTR_2",
    "PAXB_1_PCIE_SYS_HOST_INTR_3",
    "PAXB_1_PCIE_SYS_HOST_INTR_CSR",
    "PAXB_1_PCIE_SYS_HOST_INTR_EN",
    "PAXB_1_PCIE_SYS_MSI_CTRL_0",
    "PAXB_1_PCIE_SYS_MSI_CTRL_1",
    "PAXB_1_PCIE_SYS_MSI_CTRL_2",
    "PAXB_1_PCIE_SYS_MSI_CTRL_3",
    "PAXB_1_PCIE_SYS_MSI_CTRL_4",
    "PAXB_1_PCIE_SYS_MSI_CTRL_5",
    "PAXB_1_PCIE_SYS_MSI_INTR_EN",
    "PAXB_1_PCIE_SYS_MSI_PAGE",
    "PAXB_1_PCIE_SYS_MSI_PAGE_UPPER",
    "PAXB_1_PCIE_SYS_MSI_REQ",
    "PAXB_1_PCIE_SYS_RC_INTX_CSR",
    "PAXB_1_PCIE_SYS_RC_INTX_EN",
    "PAXB_1_RC_PM_CONTROL",
    "PAXB_1_RC_PM_STATUS",
    "PAXB_1_RESET_ENABLE_IN_PCIE_LINK_DOWN",
    "PAXB_1_RESET_STATUS",
    "PAXB_1_STRAP_STATUS",
    "PBCASCFG_CHID_0",
    "PBCASCFG_CHID_1",
    "PBCASCFG_CHID_2",
    "PBCASCFG_CHID_3",
    "PBCASCFG_CHID_4",
    "PBCASCFG_CHID_5",
    "PBCASCFG_CHID_6",
    "PBCASCFG_CHID_7",
    "PBCASCFG_CHID_8",
    "PBCASCFG_CHID_9",
    "PBCASCFG_CHID_10",
    "PBCASCFG_CHID_11",
    "PBCASCFG_CHID_12",
    "PBCASCFG_CHID_13",
    "PBCASCFG_CHID_14",
    "PBCASCFG_CHID_15",
    "PBCASCFG_CHID_16",
    "PBCASCFG_CHID_17",
    "PBCASCFG_CHID_18",
    "PBCASCFG_CHID_19",
    "PBCASCFG_CHID_20",
    "PBCASCFG_CHID_21",
    "PBCASCFG_CHID_22",
    "PBCASCFG_CHID_23",
    "PBCASCFG_CHID_24",
    "PBCASCFG_CHID_25",
    "PBCASCFG_CHID_26",
    "PBCASCFG_CHID_27",
    "PBCASCFG_CHID_28",
    "PBCASCFG_CHID_29",
    "PBCASCFG_CHID_30",
    "PBCASCFG_CHID_31",
    "PBCASCFG_CHID_32",
    "PBCASCFG_CHID_33",
    "PBCASCFG_CHID_34",
    "PBCASCFG_CHID_35",
    "PBCASCFG_CHID_36",
    "PBCASCFG_CHID_37",
    "PBCASCFG_CHID_38",
    "PBCASCFG_CHID_39",
    "PBCASCFG_CHID_40",
    "PBCASCFG_CHID_41",
    "PBCASCFG_CHID_42",
    "PBCASCFG_CHID_43",
    "PBCASCFG_CHID_44",
    "PBCASCFG_CHID_45",
    "PBCASCFG_CHID_46",
    "PBCASCFG_CHID_47",
    "PBCASCFG_CHID_48",
    "PBCASCFG_CHID_49",
    "PBCASCFG_CHID_50",
    "PBCASCFG_CHID_51",
    "PBCASCFG_CHID_52",
    "PBCASCFG_CHID_53",
    "PBCASCFG_CHID_54",
    "PBCASCFG_CHID_55",
    "PBCASCFG_CHID_56",
    "PBCASCFG_CHID_57",
    "PBCASCFG_CHID_58",
    "PBCASCFG_CHID_59",
    "PBCASCFG_CHID_60",
    "PBCASCFG_CHID_61",
    "PBCASCFG_CHID_62",
    "PBCASCFG_CHID_63",
    "PBCHCFG_CHID_0",
    "PBCHCFG_CHID_1",
    "PBCHCFG_CHID_2",
    "PBCHCFG_CHID_3",
    "PBCHCFG_CHID_4",
    "PBCHCFG_CHID_5",
    "PBCHCFG_CHID_6",
    "PBCHCFG_CHID_7",
    "PBCHCFG_CHID_8",
    "PBCHCFG_CHID_9",
    "PBCHCFG_CHID_10",
    "PBCHCFG_CHID_11",
    "PBCHCFG_CHID_12",
    "PBCHCFG_CHID_13",
    "PBCHCFG_CHID_14",
    "PBCHCFG_CHID_15",
    "PBCHCFG_CHID_16",
    "PBCHCFG_CHID_17",
    "PBCHCFG_CHID_18",
    "PBCHCFG_CHID_19",
    "PBCHCFG_CHID_20",
    "PBCHCFG_CHID_21",
    "PBCHCFG_CHID_22",
    "PBCHCFG_CHID_23",
    "PBCHCFG_CHID_24",
    "PBCHCFG_CHID_25",
    "PBCHCFG_CHID_26",
    "PBCHCFG_CHID_27",
    "PBCHCFG_CHID_28",
    "PBCHCFG_CHID_29",
    "PBCHCFG_CHID_30",
    "PBCHCFG_CHID_31",
    "PBCHCFG_CHID_32",
    "PBCHCFG_CHID_33",
    "PBCHCFG_CHID_34",
    "PBCHCFG_CHID_35",
    "PBCHCFG_CHID_36",
    "PBCHCFG_CHID_37",
    "PBCHCFG_CHID_38",
    "PBCHCFG_CHID_39",
    "PBCHCFG_CHID_40",
    "PBCHCFG_CHID_41",
    "PBCHCFG_CHID_42",
    "PBCHCFG_CHID_43",
    "PBCHCFG_CHID_44",
    "PBCHCFG_CHID_45",
    "PBCHCFG_CHID_46",
    "PBCHCFG_CHID_47",
    "PBCHCFG_CHID_48",
    "PBCHCFG_CHID_49",
    "PBCHCFG_CHID_50",
    "PBCHCFG_CHID_51",
    "PBCHCFG_CHID_52",
    "PBCHCFG_CHID_53",
    "PBCHCFG_CHID_54",
    "PBCHCFG_CHID_55",
    "PBCHCFG_CHID_56",
    "PBCHCFG_CHID_57",
    "PBCHCFG_CHID_58",
    "PBCHCFG_CHID_59",
    "PBCHCFG_CHID_60",
    "PBCHCFG_CHID_61",
    "PBCHCFG_CHID_62",
    "PBCHCFG_CHID_63",
    "PBI_SRC_INPUT_FC_MAPPING_TABLE_0",
    "PBI_SRC_INPUT_FC_MAPPING_TABLE_1",
    "PBI_SRC_INPUT_FC_MAPPING_TABLE_2",
    "PBI_SRC_INPUT_MAPPING_TABLE_0",
    "PBI_SRC_INPUT_MAPPING_TABLE_1",
    "PBI_SRC_INPUT_MAPPING_TABLE_2",
    "PBPACTIONPROFILES",
    "PBPTEBVIDRANGE",
    "PB_BANK_ARB_CONFIG0",
    "PB_BANK_ARB_CONFIG1",
    "PB_BASM_MONITOR0",
    "PB_BASM_MONITOR1",
    "PB_BASM_MONITOR2",
    "PB_BASM_MONITOR3",
    "PB_BASM_MONITOR4",
    "PB_BASM_STICKY_STATUS",
    "PB_BW_FIFO_CONFIG",
    "PB_CONFIG",
    "PB_COUNTER_HI_WATERMARKS0",
    "PB_ECC_DEBUG0",
    "PB_ECC_DEBUG1",
    "PB_ECC_ERROR",
    "PB_ECC_ERROR_MASK",
    "PB_ECC_STATUS0",
    "PB_ECC_STATUS1",
    "PB_ECC_STATUS2",
    "PB_ECC_STATUS3",
    "PB_ECC_STATUS4",
    "PB_ERROR0",
    "PB_ERROR0_MASK",
    "PB_FIFO_DEPTHS0",
    "PB_FIFO_DEPTHS1",
    "PB_FIFO_DEPTHS2",
    "PB_FIFO_HI_WATERMARKS0",
    "PB_FIFO_HI_WATERMARKS1",
    "PB_FIFO_HI_WATERMARKS2",
    "PB_IN_FIFO_CONFIG",
    "PB_MEM_INIT_DONE",
    "PB_MEM_TM_CTRL",
    "PB_PAGE_FIFO_CONFIG0",
    "PB_PAGE_FIFO_CONFIG1",
    "PB_PAGE_FIFO_CONFIG2",
    "PB_PARITY_DEBUG",
    "PB_PARITY_ERROR",
    "PB_PARITY_ERROR_MASK",
    "PB_PARITY_STATUS",
    "PB_PA_FIFO_CONFIG0",
    "PB_PA_FIFO_CONFIG1",
    "PB_PD_ASSIST",
    "PB_RD_REQ_COUNTERS",
    "PB_RD_SIDE_FC_STATUS",
    "PB_SBUS_CONFIG",
    "PB_TRACE_IF_CAPT_PAGE_RD_PTE",
    "PB_TRACE_IF_CAPT_PAGE_WR_PRE0",
    "PB_TRACE_IF_CAPT_PAGE_WR_PRE1",
    "PB_TRACE_IF_CAPT_PAGE_WR_PRE2",
    "PB_TRACE_IF_CONTROL_PAGE_RD_PTE",
    "PB_TRACE_IF_CONTROL_PAGE_WR_PRE",
    "PB_TRACE_IF_COUNTER_PAGE_RD_PTE",
    "PB_TRACE_IF_COUNTER_PAGE_WR_PRE",
    "PB_TRACE_IF_MASK_PAGE_RD_PTE",
    "PB_TRACE_IF_MASK_PAGE_WR_PRE0",
    "PB_TRACE_IF_MASK_PAGE_WR_PRE1",
    "PB_TRACE_IF_MASK_PAGE_WR_PRE2",
    "PB_TRACE_IF_STATUS",
    "PB_TRACE_IF_STATUS_MASK",
    "PB_TRACE_IF_VALUE_PAGE_RD_PTE",
    "PB_TRACE_IF_VALUE_PAGE_WR_PRE0",
    "PB_TRACE_IF_VALUE_PAGE_WR_PRE1",
    "PB_TRACE_IF_VALUE_PAGE_WR_PRE2",
    "PB_WR_ACK_COUNTERS0",
    "PB_WR_ACK_COUNTERS1",
    "PB_WR_SIDE_FC_STATUS",
    "PCBRG1_CID_0",
    "PCBRG1_CID_1",
    "PCBRG1_CID_2",
    "PCBRG1_CID_3",
    "PCBRG1_CID_4",
    "PCBRG1_CID_5",
    "PCBRG1_CID_6",
    "PCBRG1_CID_7",
    "PCBRG1_CID_8",
    "PCBRG1_CID_9",
    "PCBRG1_CID_10",
    "PCBRG1_CID_11",
    "PCBRG1_CID_12",
    "PCBRG1_CID_13",
    "PCBRG1_CID_14",
    "PCBRG1_CID_15",
    "PCBRG2_CID_0",
    "PCBRG2_CID_1",
    "PCBRG2_CID_2",
    "PCBRG2_CID_3",
    "PCBRG2_CID_4",
    "PCBRG2_CID_5",
    "PCBRG2_CID_6",
    "PCBRG2_CID_7",
    "PCBRG2_CID_8",
    "PCBRG2_CID_9",
    "PCBRG2_CID_10",
    "PCBRG2_CID_11",
    "PCBRG2_CID_12",
    "PCBRG2_CID_13",
    "PCBRG2_CID_14",
    "PCBRG2_CID_15",
    "PCIE_RST_CONTROL",
    "PCPDECODINGTABLE",
    "PCPDEIPROFILEUSETCDP",
    "PDG_BISR_LOAD_BUSY_STATUS",
    "PDG_BISR_LOAD_DONE_STATUS",
    "PDG_BISR_LOAD_GO_STATUS",
    "PDG_BISR_LOAD_TIMEOUT_STATUS",
    "PDTPMC_TCID_0",
    "PDTPMC_TCID_1",
    "PDTPMC_TCID_2",
    "PDTPMC_TCID_3",
    "PDTPMC_TCID_4",
    "PDTPMC_TCID_5",
    "PDTPMC_TCID_6",
    "PDTPMC_TCID_7",
    "PDTPMC_TCID_8",
    "PDTPMC_TCID_9",
    "PDTPMC_TCID_10",
    "PDTPMC_TCID_11",
    "PDTPMC_TCID_12",
    "PDTPMC_TCID_13",
    "PDTPMC_TCID_14",
    "PDTPMC_TCID_15",
    "PD_CHECKS",
    "PD_CHECKS_EVENT",
    "PD_CHECKS_EVENT_MASK",
    "PD_CONFIG0",
    "PD_COPY_BUF_CTRL",
    "PD_COPY_BUF_DATA",
    "PD_COPY_BUF_LEVEL",
    "PD_DEBUG",
    "PD_DROP_PKT_CNT",
    "PD_ECC_DEBUG",
    "PD_ECC_ERR_CORR_STATUS",
    "PD_ECC_ERR_UCOR_STATUS",
    "PD_EMB_LEN_CONFIG",
    "PD_EVENT",
    "PD_EVENT_MASK",
    "PD_HDR_CONFIG",
    "PD_HDR_COPY_CHECK0",
    "PD_HDR_COPY_CHECK1",
    "PD_HDR_COPY_CHECK2",
    "PD_HDR_COPY_CHECK3",
    "PD_HDR_COPY_CHECK4",
    "PD_HDR_COPY_CHECK5",
    "PD_HDR_COPY_CHECK6",
    "PD_HDR_COPY_CHECK7",
    "PD_HDR_COPY_CHECK8",
    "PD_HDR_COPY_CHECK9",
    "PD_HDR_COPY_CHECK10",
    "PD_HDR_COPY_CHECK11",
    "PD_HDR_COPY_CHECK12",
    "PD_HDR_COPY_CHECK13",
    "PD_HDR_COPY_CHECK14",
    "PD_HDR_COPY_CHECK15",
    "PD_HDR_COPY_MASK0",
    "PD_HDR_COPY_MASK1",
    "PD_HDR_COPY_MASK2",
    "PD_HDR_COPY_MASK3",
    "PD_HDR_COPY_MASK4",
    "PD_HDR_COPY_MASK5",
    "PD_HDR_COPY_MASK6",
    "PD_HDR_COPY_MASK7",
    "PD_HDR_COPY_MASK8",
    "PD_HDR_COPY_MASK9",
    "PD_HDR_COPY_MASK10",
    "PD_HDR_COPY_MASK11",
    "PD_HDR_COPY_MASK12",
    "PD_HDR_COPY_MASK13",
    "PD_HDR_COPY_MASK14",
    "PD_HDR_COPY_MASK15",
    "PD_IPV4_CONFIG",
    "PD_LEN_UPDATE_CONFIG",
    "PD_PD_ASSIST",
    "PD_PKT_CNT",
    "PD_SER_EVENT",
    "PD_SER_EVENT_MASK",
    "PD_TM",
    "PD_TRUNC_CONFIG",
    "PD_VALID_DQUEUES",
    "PD_VALID_SQUEUES",
    "PERIODICENABLE",
    "PERIODICTRAININGCOUNTER",
    "PERR_PTR_CTR",
    "PERR_PTR_EXP",
    "PERR_STAT",
    "PER_PORT_AGE_CONTROL",
    "PER_PORT_REPL_CONTROL",
    "PETRASOFTINIT",
    "PETRASOFTINIT1",
    "PETRASOFTRESET",
    "PE_ETHERTYPE",
    "PE_PARITY_ERRORS",
    "PE_SOP_EOP_ERRORS",
    "PE_UNCORRECTABLE_ECC_ERRORS",
    "PFAPCONFIG",
    "PFAPDEBUGSCR0",
    "PFAPDEBUGSCR1",
    "PFAPDEBUGSCR2",
    "PFAPFULLTHRESHOLD",
    "PFAPMEMDEBUG",
    "PFAPPARITYERRORPTR",
    "PFAPREADPOINTER",
    "PFC_COS0_XOFF_CNT",
    "PFC_COS10_XOFF_CNT",
    "PFC_COS11_XOFF_CNT",
    "PFC_COS12_XOFF_CNT",
    "PFC_COS13_XOFF_CNT",
    "PFC_COS14_XOFF_CNT",
    "PFC_COS15_XOFF_CNT",
    "PFC_COS1_XOFF_CNT",
    "PFC_COS2_XOFF_CNT",
    "PFC_COS3_XOFF_CNT",
    "PFC_COS4_XOFF_CNT",
    "PFC_COS5_XOFF_CNT",
    "PFC_COS6_XOFF_CNT",
    "PFC_COS7_XOFF_CNT",
    "PFC_COS8_XOFF_CNT",
    "PFC_COS9_XOFF_CNT",
    "PFC_XOFF_TIMER",
    "PG0_HDRM_LIMIT_OFFSET",
    "PG1_HDRM_LIMIT_OFFSET",
    "PG2_HDRM_LIMIT_OFFSET",
    "PG3_HDRM_LIMIT_OFFSET",
    "PG4_HDRM_LIMIT_OFFSET",
    "PG4_INTR_ENABLE",
    "PG4_INTR_STATUS",
    "PG5_HDRM_LIMIT_OFFSET",
    "PG5_INTR_ENABLE",
    "PG5_INTR_STATUS",
    "PG6_HDRM_LIMIT_OFFSET",
    "PG7_HDRM_LIMIT_OFFSET",
    "PGW_BOD_ECC_ENABLE",
    "PGW_BOD_OVERFLOW_ERROR",
    "PGW_BOD_XLP0_ECC_STATUS",
    "PGW_BOD_XLP1_ECC_STATUS",
    "PGW_BOD_XLP2_ECC_STATUS",
    "PGW_BOD_XLP3_ECC_STATUS",
    "PGW_CELL_ASM_XLP0_TM_CONTROL",
    "PGW_CELL_ASM_XLP1_TM_CONTROL",
    "PGW_CELL_ASM_XLP2_TM_CONTROL",
    "PGW_CELL_ASM_XLP3_TM_CONTROL",
    "PGW_CLOCK_GATE_DISABLE",
    "PGW_CLP_POWER_DOWN_ENABLE",
    "PGW_CNTMAXSIZE",
    "PGW_CPORT_TXFIFO_TM_CONTROL",
    "PGW_ECC_CONTROL",
    "PGW_EEE_COUNTER_MODE",
    "PGW_FORCE_DOUBLE_BIT_ERROR",
    "PGW_FORCE_SINGLE_BIT_ERROR",
    "PGW_INTR_ENABLE",
    "PGW_INTR_STATUS",
    "PGW_LR_TDM_REG_0",
    "PGW_LR_TDM_REG_1",
    "PGW_LR_TDM_REG_2",
    "PGW_LR_TDM_REG_3",
    "PGW_LR_TDM_REG_4",
    "PGW_LR_TDM_REG_5",
    "PGW_LR_TDM_REG_6",
    "PGW_LR_TDM_REG_7",
    "PGW_MAC_RSV_MASK",
    "PGW_MIB_RESET",
    "PGW_MIB_RSC0_ECC_STATUS",
    "PGW_MIB_RSC1_ECC_STATUS",
    "PGW_MIB_TSC0_ECC_STATUS",
    "PGW_MIB_TSC1_ECC_STATUS",
    "PGW_OBM0_CONTROL",
    "PGW_OBM0_ECC_ENABLE",
    "PGW_OBM0_ECC_STATUS",
    "PGW_OBM0_HIGH_PRI_BYTE_DROP",
    "PGW_OBM0_HIGH_PRI_PKT_DROP",
    "PGW_OBM0_INNER_TPID",
    "PGW_OBM0_LOW_PRI_BYTE_DROP",
    "PGW_OBM0_LOW_PRI_PKT_DROP",
    "PGW_OBM0_MAX_USAGE",
    "PGW_OBM0_NIV_ETHERTYPE",
    "PGW_OBM0_OUTER_TPID",
    "PGW_OBM0_PE_ETHERTYPE",
    "PGW_OBM0_PRIORITY_MAP",
    "PGW_OBM0_SHARED_CONFIG",
    "PGW_OBM0_THRESHOLD",
    "PGW_OBM0_USE_COUNTER",
    "PGW_OBM1_CONTROL",
    "PGW_OBM1_ECC_ENABLE",
    "PGW_OBM1_ECC_STATUS",
    "PGW_OBM1_HIGH_PRI_BYTE_DROP",
    "PGW_OBM1_HIGH_PRI_PKT_DROP",
    "PGW_OBM1_INNER_TPID",
    "PGW_OBM1_LOW_PRI_BYTE_DROP",
    "PGW_OBM1_LOW_PRI_PKT_DROP",
    "PGW_OBM1_MAX_USAGE",
    "PGW_OBM1_NIV_ETHERTYPE",
    "PGW_OBM1_OUTER_TPID",
    "PGW_OBM1_PE_ETHERTYPE",
    "PGW_OBM1_PRIORITY_MAP",
    "PGW_OBM1_SHARED_CONFIG",
    "PGW_OBM1_THRESHOLD",
    "PGW_OBM1_USE_COUNTER",
    "PGW_OBM2_CONTROL",
    "PGW_OBM2_ECC_ENABLE",
    "PGW_OBM2_ECC_STATUS",
    "PGW_OBM2_HIGH_PRI_BYTE_DROP",
    "PGW_OBM2_HIGH_PRI_PKT_DROP",
    "PGW_OBM2_INNER_TPID",
    "PGW_OBM2_LOW_PRI_BYTE_DROP",
    "PGW_OBM2_LOW_PRI_PKT_DROP",
    "PGW_OBM2_MAX_USAGE",
    "PGW_OBM2_NIV_ETHERTYPE",
    "PGW_OBM2_OUTER_TPID",
    "PGW_OBM2_PE_ETHERTYPE",
    "PGW_OBM2_PRIORITY_MAP",
    "PGW_OBM2_SHARED_CONFIG",
    "PGW_OBM2_THRESHOLD",
    "PGW_OBM2_USE_COUNTER",
    "PGW_OBM3_CONTROL",
    "PGW_OBM3_ECC_ENABLE",
    "PGW_OBM3_ECC_STATUS",
    "PGW_OBM3_HIGH_PRI_BYTE_DROP",
    "PGW_OBM3_HIGH_PRI_PKT_DROP",
    "PGW_OBM3_INNER_TPID",
    "PGW_OBM3_LOW_PRI_BYTE_DROP",
    "PGW_OBM3_LOW_PRI_PKT_DROP",
    "PGW_OBM3_MAX_USAGE",
    "PGW_OBM3_NIV_ETHERTYPE",
    "PGW_OBM3_OUTER_TPID",
    "PGW_OBM3_PE_ETHERTYPE",
    "PGW_OBM3_PRIORITY_MAP",
    "PGW_OBM3_SHARED_CONFIG",
    "PGW_OBM3_THRESHOLD",
    "PGW_OBM3_USE_COUNTER",
    "PGW_OBM_PORT0_FC_CONFIG",
    "PGW_OBM_PORT10_FC_CONFIG",
    "PGW_OBM_PORT11_FC_CONFIG",
    "PGW_OBM_PORT12_FC_CONFIG",
    "PGW_OBM_PORT13_FC_CONFIG",
    "PGW_OBM_PORT14_FC_CONFIG",
    "PGW_OBM_PORT15_FC_CONFIG",
    "PGW_OBM_PORT1_FC_CONFIG",
    "PGW_OBM_PORT2_FC_CONFIG",
    "PGW_OBM_PORT3_FC_CONFIG",
    "PGW_OBM_PORT4_FC_CONFIG",
    "PGW_OBM_PORT5_FC_CONFIG",
    "PGW_OBM_PORT6_FC_CONFIG",
    "PGW_OBM_PORT7_FC_CONFIG",
    "PGW_OBM_PORT8_FC_CONFIG",
    "PGW_OBM_PORT9_FC_CONFIG",
    "PGW_OS_PORT_SPACING_REG_0",
    "PGW_OS_PORT_SPACING_REG_1",
    "PGW_OS_PORT_SPACING_REG_2",
    "PGW_OS_PORT_SPACING_REG_3",
    "PGW_OS_PORT_SPACING_REG_4",
    "PGW_OS_PORT_SPACING_REG_5",
    "PGW_OS_PORT_SPACING_REG_6",
    "PGW_OS_PORT_SPACING_REG_7",
    "PGW_OS_TDM_REG_0",
    "PGW_OS_TDM_REG_1",
    "PGW_OS_TDM_REG_2",
    "PGW_OS_TDM_REG_3",
    "PGW_OS_TDM_REG_4",
    "PGW_OS_TDM_REG_5",
    "PGW_OS_TDM_REG_6",
    "PGW_OS_TDM_REG_7",
    "PGW_TDM_CONTROL",
    "PGW_TM_CONTROL",
    "PGW_XGXS_COUNTER_MODE",
    "PGW_XLP_POWER_DOWN_ENABLE",
    "PG_COUNT",
    "PG_COUNT_CELL",
    "PG_COUNT_PACKET",
    "PG_GBL_HDRM_COUNT",
    "PG_HDRM_COUNT",
    "PG_HDRM_COUNT_CELL",
    "PG_HDRM_COUNT_PACKET",
    "PG_HDRM_LIMIT",
    "PG_HDRM_LIMIT_CELL",
    "PG_HDRM_LIMIT_PACKET",
    "PG_MIN",
    "PG_MIN_CELL",
    "PG_MIN_COUNT",
    "PG_MIN_COUNT_CELL",
    "PG_MIN_COUNT_PACKET",
    "PG_MIN_PACKET",
    "PG_PORT_MIN_COUNT",
    "PG_PORT_MIN_COUNT_CELL",
    "PG_PORT_MIN_COUNT_PACKET",
    "PG_RDE_COUNT_PACKET",
    "PG_RDE_MIN_COUNT_PACKET",
    "PG_RDE_MIN_PACKET",
    "PG_RDE_RESET_OFFSET_PACKET",
    "PG_RDE_RESET_VALUE_PACKET",
    "PG_RDE_SHARED_COUNT_PACKET",
    "PG_RDE_THRESH_SEL2",
    "PG_RESET_FLOOR",
    "PG_RESET_FLOOR_CELL",
    "PG_RESET_OFFSET",
    "PG_RESET_OFFSET_CELL",
    "PG_RESET_OFFSET_PACKET",
    "PG_RESET_SEL",
    "PG_RESET_VALUE",
    "PG_RESET_VALUE_CELL",
    "PG_RESET_VALUE_PACKET",
    "PG_SHARED_COUNT",
    "PG_SHARED_COUNT_CELL",
    "PG_SHARED_COUNT_PACKET",
    "PG_SHARED_LIMIT_CELL",
    "PG_THRESH_SEL",
    "PG_THRESH_SEL2",
    "PG_WL_COUNT_CELL",
    "PG_WL_COUNT_PACKET",
    "PG_WL_MIN_CELL",
    "PG_WL_MIN_COUNT_CELL",
    "PG_WL_MIN_COUNT_PACKET",
    "PG_WL_MIN_PACKET",
    "PG_WL_RESET_FLOOR_CELL",
    "PG_WL_RESET_OFFSET_CELL",
    "PG_WL_RESET_OFFSET_PACKET",
    "PG_WL_RESET_VALUE_CELL",
    "PG_WL_RESET_VALUE_PACKET",
    "PG_WL_SHARED_COUNT_CELL",
    "PG_WL_SHARED_COUNT_PACKET",
    "PG_WL_THRESH_SEL2",
    "PHB2_COS_MAP_PARITY_CONTROL",
    "PHB2_COS_MAP_PARITY_STATUS_INTR",
    "PHB2_COS_MAP_PARITY_STATUS_NACK",
    "PIFCSR",
    "PKTAGINGLIMIT",
    "PKTAGINGLIMIT0",
    "PKTAGINGLIMIT1",
    "PKTAGINGTIMER",
    "PKTBUF_ESM_DROPCNT",
    "PKTBUF_ESM_OFFSET",
    "PKTEXTAGINGLIMIT0",
    "PKTEXTAGINGLIMIT1",
    "PKTEXTAGINGTIMER",
    "PKTHDR0_0L_POWERDOWN_S0",
    "PKTHDR0_0L_POWERDOWN_S1",
    "PKTHDR0_0U_POWERDOWN_S2",
    "PKTHDR0_1_POWERDOWN_S0",
    "PKTHDR0_1_POWERDOWN_S1",
    "PKTHDR0_1_POWERDOWN_S2",
    "PKTHDRMEMDEBUG",
    "PKTINTAGINGLIMIT0",
    "PKTINTAGINGLIMIT1",
    "PKTINTAGINGTIMER",
    "PKTLENGTHMEMDEBUG",
    "PKTLENGTH_POWERDOWN_S0",
    "PKTLENGTH_POWERDOWN_S1",
    "PKTLENGTH_POWERDOWN_S2",
    "PKTLINKMEMDEBUG",
    "PKTMAXBUCKET",
    "PKTMAXBUCKETCONFIG",
    "PKTPORTMAXBUCKET",
    "PKTPORTMAXBUCKETCONFIG",
    "PKTREASINTREG",
    "PKTREASINTREGMASK",
    "PKTSHAPECONFIG",
    "PKT_DROP_ENABLE",
    "PKT_LINK_MEM_DEBUG_TM",
    "PLANE_CROSSOVER",
    "PLLRESETS",
    "PLLSTATUS",
    "PMCPARITYEN",
    "PMFGENERALCONFIGURATION0",
    "PMFGENERALCONFIGURATION1",
    "PMFQUERYCNT",
    "PMF_CPU_TRAPCODEPROFILE",
    "PMF_DEFAULTTCAM_ACTION",
    "PMU_PDG_BISR_LOAD_DONE_STATUS",
    "PNOR_DIRECT_CMD",
    "PNOR_IDM_IDM_INTERRUPT_STATUS",
    "PNOR_IDM_IDM_IO_CONTROL_DIRECT",
    "PNOR_IDM_IDM_IO_STATUS",
    "PNOR_IDM_IDM_RESET_CONTROL",
    "PNOR_IDM_IDM_RESET_STATUS",
    "PNOR_MEMC_STATUS",
    "PNOR_MEMIF_CFG",
    "PNOR_MEM_CFG_CLR",
    "PNOR_MEM_CFG_SET",
    "PNOR_OPMODE0_0",
    "PNOR_OPMODE0_1",
    "PNOR_OPMODE0_2",
    "PNOR_PCELL_ID_0",
    "PNOR_PCELL_ID_1",
    "PNOR_PCELL_ID_2",
    "PNOR_PCELL_ID_3",
    "PNOR_PERIPH_ID_0",
    "PNOR_PERIPH_ID_1",
    "PNOR_PERIPH_ID_2",
    "PNOR_PERIPH_ID_3",
    "PNOR_REFRESH_0",
    "PNOR_SET_CYCLES",
    "PNOR_SET_OPMODE",
    "PNOR_SRAM_CYCLES0_0",
    "PNOR_SRAM_CYCLES0_1",
    "PNOR_SRAM_CYCLES0_2",
    "PNOR_USER_CONFIG",
    "PNOR_USER_STATUS",
    "POOL_DROP_STATE",
    "PORTCNTMEMDEBUG",
    "PORTGRPMETERINGBUCKET",
    "PORTGRPMETERINGCONFIG",
    "PORTGRPMETERINGCONFIG1",
    "PORTGRP_WDRRCOUNT",
    "PORTGRP_WDRR_CONFIG",
    "PORT_BRIDGE_BMAP",
    "PORT_BRIDGE_BMAP_64",
    "PORT_BRIDGE_BMAP_HI",
    "PORT_BRIDGE_MIRROR_BMAP",
    "PORT_BRIDGE_MIRROR_BMAP_64",
    "PORT_CBL_PARITY_CONTROL",
    "PORT_CBL_PARITY_STATUS_INTR",
    "PORT_CBL_PARITY_STATUS_NACK",
    "PORT_CBL_TABLE_MODBASE_PARITY_CONTROL",
    "PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTR",
    "PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACK",
    "PORT_CBL_TABLE_PARITY_CONTROL",
    "PORT_CBL_TABLE_PARITY_STATUS",
    "PORT_CBL_TABLE_PARITY_STATUS_INTR",
    "PORT_CBL_TABLE_PARITY_STATUS_NACK",
    "PORT_CDC_RXFIFO_CELL_CNT",
    "PORT_CDC_RXFIFO_ECC_STATUS",
    "PORT_CDC_RXFIFO_OVRFLW",
    "PORT_CDC_TXFIFO_CELL_CNT",
    "PORT_CDC_TXFIFO_CELL_REQ_CNT",
    "PORT_CDC_TXFIFO_ECC_STATUS",
    "PORT_CDC_TXFIFO_OVRFLW",
    "PORT_CMAC_MODE",
    "PORT_CNTMAXSIZE",
    "PORT_CONFIG",
    "PORT_CONFIG0",
    "PORT_CONFIG1",
    "PORT_CONFIG2",
    "PORT_CONFIG3",
    "PORT_COUNT",
    "PORT_COUNT_CELL",
    "PORT_COUNT_PACKET",
    "PORT_ECC_CONTROL",
    "PORT_EEE_CLOCK_GATE",
    "PORT_EEE_CORE0_CLOCK_GATE_COUNTER",
    "PORT_EEE_CORE1_CLOCK_GATE_COUNTER",
    "PORT_EEE_CORE2_CLOCK_GATE_COUNTER",
    "PORT_EEE_CORE_0_CLOCK_GATE_COUNTER",
    "PORT_EEE_CORE_1_CLOCK_GATE_COUNTER",
    "PORT_EEE_CORE_2_CLOCK_GATE_COUNTER",
    "PORT_EEE_COUNTER_MODE",
    "PORT_EEE_DURATION_TIMER_PULSE",
    "PORT_EHG0_RXFIFO_ECC_STATUS",
    "PORT_EHG0_RX_DATA_ECC_STATUS",
    "PORT_EHG0_RX_MASK_ECC_STATUS",
    "PORT_EHG0_TX_DATA_ECC_STATUS",
    "PORT_EHG1_RXFIFO_ECC_STATUS",
    "PORT_EHG1_RX_DATA_ECC_STATUS",
    "PORT_EHG1_RX_MASK_ECC_STATUS",
    "PORT_EHG1_TX_DATA_ECC_STATUS",
    "PORT_EHG2_RXFIFO_ECC_STATUS",
    "PORT_EHG2_RX_DATA_ECC_STATUS",
    "PORT_EHG2_RX_MASK_ECC_STATUS",
    "PORT_EHG2_TX_DATA_ECC_STATUS",
    "PORT_EHG_ECC_CONTROL",
    "PORT_EHG_FORCE_DOUBLE_BIT_ERROR",
    "PORT_EHG_FORCE_SINGLE_BIT_ERROR",
    "PORT_EHG_RXFIFO_CELL_CNT",
    "PORT_EHG_RXFIFO_OVRFLW",
    "PORT_EHG_RX_CONTROL",
    "PORT_EHG_RX_PKT_DROP",
    "PORT_EHG_TPID",
    "PORT_EHG_TX_CONTROL",
    "PORT_EHG_TX_IPV4ID",
    "PORT_ENABLE_REG",
    "PORT_FAULT_LINK_STATUS",
    "PORT_FC_STATUS",
    "PORT_FORCE_DOUBLE_BIT_ERROR",
    "PORT_FORCE_SINGLE_BIT_ERROR",
    "PORT_GROUP4_BOD_FIFO_ECC_ENABLE",
    "PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUS",
    "PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUS",
    "PORT_GROUP4_ISO_ENABLE",
    "PORT_GROUP4_TDM_CONTROL",
    "PORT_GROUP4_TDM_REG_0",
    "PORT_GROUP4_TDM_REG_1",
    "PORT_GROUP4_TDM_REG_2",
    "PORT_GROUP4_TDM_REG_3",
    "PORT_GROUP4_TDM_REG_4",
    "PORT_GROUP4_TDM_REG_5",
    "PORT_GROUP4_TDM_REG_6",
    "PORT_GROUP4_TDM_REG_7",
    "PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP4_XLPORT_POWER_DOWN_ENABLE",
    "PORT_GROUP5_BOD_FIFO_ECC_ENABLE",
    "PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUS",
    "PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUS",
    "PORT_GROUP5_ISO_ENABLE",
    "PORT_GROUP5_QGPORT_ENABLE",
    "PORT_GROUP5_TDM_CONTROL",
    "PORT_GROUP5_TDM_REG_0",
    "PORT_GROUP5_TDM_REG_1",
    "PORT_GROUP5_TDM_REG_2",
    "PORT_GROUP5_TDM_REG_3",
    "PORT_GROUP5_TDM_REG_4",
    "PORT_GROUP5_TDM_REG_5",
    "PORT_GROUP5_TDM_REG_6",
    "PORT_GROUP5_TDM_REG_7",
    "PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTR",
    "PORT_GROUP5_XLPORT_POWER_DOWN_ENABLE",
    "PORT_HDRM_COUNT",
    "PORT_HDRM_ENABLE",
    "PORT_INITIAL_COPY_COUNT_WIDTH",
    "PORT_INTR_ENABLE",
    "PORT_INTR_STATUS",
    "PORT_LAG_FAILOVER_SET_PARITY_CONTROL",
    "PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR",
    "PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK",
    "PORT_LB_WREDAVGQSIZE_CELL",
    "PORT_LED_CHAIN_CONFIG",
    "PORT_LIMIT_STATES",
    "PORT_LIMIT_STATE_0",
    "PORT_LIMIT_STATE_1",
    "PORT_LINKSTATUS_DOWN",
    "PORT_LINKSTATUS_DOWN_CLEAR",
    "PORT_LLFC_CFG",
    "PORT_MAC_CONTROL",
    "PORT_MAX_PKT_SIZE",
    "PORT_MAX_SHARED_CELL",
    "PORT_MIB_RESET",
    "PORT_MIB_RSC0_ECC_STATUS",
    "PORT_MIB_RSC1_ECC_STATUS",
    "PORT_MIB_RSC_0_ECC_STATUS",
    "PORT_MIB_RSC_1_ECC_STATUS",
    "PORT_MIB_TSC0_ECC_STATUS",
    "PORT_MIB_TSC1_ECC_STATUS",
    "PORT_MIB_TSC_0_ECC_STATUS",
    "PORT_MIB_TSC_1_ECC_STATUS",
    "PORT_MIN",
    "PORT_MIN_CELL",
    "PORT_MIN_COUNT",
    "PORT_MIN_COUNT_CELL",
    "PORT_MIN_COUNT_PACKET",
    "PORT_MIN_PACKET",
    "PORT_MIN_PG_ENABLE",
    "PORT_MLD_CTRL_REG",
    "PORT_MODE_REG",
    "PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROL",
    "PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTR",
    "PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACK",
    "PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROL",
    "PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTR",
    "PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACK",
    "PORT_OVQ_PAUSE_ENABLE0",
    "PORT_OVQ_PAUSE_ENABLE1",
    "PORT_OVQ_PAUSE_ENABLE_64",
    "PORT_PAUSE_ENABLE",
    "PORT_PAUSE_ENABLE0_64",
    "PORT_PAUSE_ENABLE1_64",
    "PORT_PAUSE_ENABLE_64",
    "PORT_PFC_CFG0",
    "PORT_PFC_CFG1",
    "PORT_PFC_CFG2",
    "PORT_PFC_CFG3",
    "PORT_PG_SPID",
    "PORT_POWER_SAVE",
    "PORT_PRI_GRP",
    "PORT_PRI_GRP0",
    "PORT_PRI_GRP1",
    "PORT_PRI_GRP2",
    "PORT_PRI_XON_ENABLE",
    "PORT_QM_MIN",
    "PORT_QM_MIN_CELL",
    "PORT_QM_MIN_COUNT",
    "PORT_QM_MIN_COUNT_CELL",
    "PORT_QM_MIN_COUNT_PACKET",
    "PORT_QM_MIN_PACKET",
    "PORT_QM_SHARED_COUNT",
    "PORT_QM_SHARED_COUNT_CELL",
    "PORT_QM_SHARED_COUNT_PACKET",
    "PORT_RESET_FLOOR",
    "PORT_RESET_OFFSET",
    "PORT_RESET_VALUE",
    "PORT_RESUME_LIMIT_CELL",
    "PORT_SC_MIN",
    "PORT_SC_MIN_CELL",
    "PORT_SC_MIN_COUNT",
    "PORT_SC_MIN_COUNT_CELL",
    "PORT_SC_MIN_COUNT_PACKET",
    "PORT_SC_MIN_PACKET",
    "PORT_SC_SHARED_COUNT",
    "PORT_SC_SHARED_COUNT_CELL",
    "PORT_SC_SHARED_COUNT_PACKET",
    "PORT_SGNDET_EARLYCRS",
    "PORT_SHARED_COUNT",
    "PORT_SHARED_COUNT_CELL",
    "PORT_SHARED_COUNT_PACKET",
    "PORT_SHARED_LIMIT",
    "PORT_SHARED_LIMIT_CELL",
    "PORT_SHARED_LIMIT_PACKET",
    "PORT_SHARED_MAX_PG_ENABLE",
    "PORT_SOFT_RESET",
    "PORT_SPARE0_REG",
    "PORT_SP_WRED_AVG_QSIZE",
    "PORT_SP_WRED_CONFIG",
    "PORT_SW_FLOW_CONTROL",
    "PORT_TABLE_ECC_CONTROL",
    "PORT_TABLE_ECC_STATUS_INTR",
    "PORT_TABLE_ECC_STATUS_NACK",
    "PORT_TS_TIMER_31_0_REG",
    "PORT_TS_TIMER_47_32_REG",
    "PORT_TXFIFO0_ECC_STATUS",
    "PORT_TXFIFO1_ECC_STATUS",
    "PORT_TXFIFO2_ECC_STATUS",
    "PORT_TXFIFO_0_ECC_STATUS",
    "PORT_TXFIFO_1_ECC_STATUS",
    "PORT_TXFIFO_2_ECC_STATUS",
    "PORT_TXFIFO_CELL_CNT",
    "PORT_TXFIFO_CELL_REQ_CNT",
    "PORT_TXFIFO_OVRFLW",
    "PORT_TXFIFO_PKT_DROP_CTL",
    "PORT_WC_UCMEM_CTRL",
    "PORT_WREDAVGQSIZE_CELL",
    "PORT_WREDAVGQSIZE_PACKET",
    "PORT_WREDCONFIG_CELL",
    "PORT_WREDCONFIG_ECCP",
    "PORT_WREDCONFIG_PACKET",
    "PORT_WREDPARAM_CELL",
    "PORT_WREDPARAM_END_CELL",
    "PORT_WREDPARAM_NONTCP_CELL",
    "PORT_WREDPARAM_NONTCP_PACKET",
    "PORT_WREDPARAM_PACKET",
    "PORT_WREDPARAM_PRI0_END_CELL",
    "PORT_WREDPARAM_PRI0_START_CELL",
    "PORT_WREDPARAM_RED_CELL",
    "PORT_WREDPARAM_RED_END_CELL",
    "PORT_WREDPARAM_RED_PACKET",
    "PORT_WREDPARAM_RED_START_CELL",
    "PORT_WREDPARAM_START_CELL",
    "PORT_WREDPARAM_YELLOW_CELL",
    "PORT_WREDPARAM_YELLOW_END_CELL",
    "PORT_WREDPARAM_YELLOW_PACKET",
    "PORT_WREDPARAM_YELLOW_START_CELL",
    "PORT_WRED_THD_0_ECCP",
    "PORT_WRED_THD_1_ECCP",
    "PORT_XGXS0_CTRL_REG",
    "PORT_XGXS0_LN0_STATUS0_REG",
    "PORT_XGXS0_LN0_STATUS1_REG",
    "PORT_XGXS0_LN1_STATUS0_REG",
    "PORT_XGXS0_LN1_STATUS1_REG",
    "PORT_XGXS0_LN2_STATUS0_REG",
    "PORT_XGXS0_LN2_STATUS1_REG",
    "PORT_XGXS0_LN3_STATUS0_REG",
    "PORT_XGXS0_LN3_STATUS1_REG",
    "PORT_XGXS0_STATUS_GEN_REG",
    "PORT_XGXS1_CTRL_REG",
    "PORT_XGXS1_LN0_STATUS0_REG",
    "PORT_XGXS1_LN0_STATUS1_REG",
    "PORT_XGXS1_LN1_STATUS0_REG",
    "PORT_XGXS1_LN1_STATUS1_REG",
    "PORT_XGXS1_LN2_STATUS0_REG",
    "PORT_XGXS1_LN2_STATUS1_REG",
    "PORT_XGXS1_LN3_STATUS0_REG",
    "PORT_XGXS1_LN3_STATUS1_REG",
    "PORT_XGXS1_STATUS_GEN_REG",
    "PORT_XGXS2_CTRL_REG",
    "PORT_XGXS2_LN0_STATUS0_REG",
    "PORT_XGXS2_LN0_STATUS1_REG",
    "PORT_XGXS2_LN1_STATUS0_REG",
    "PORT_XGXS2_LN1_STATUS1_REG",
    "PORT_XGXS2_LN2_STATUS0_REG",
    "PORT_XGXS2_LN2_STATUS1_REG",
    "PORT_XGXS2_LN3_STATUS0_REG",
    "PORT_XGXS2_LN3_STATUS1_REG",
    "PORT_XGXS2_STATUS_GEN_REG",
    "PORT_XGXS_0_CTRL_REG",
    "PORT_XGXS_0_LN_0_STATUS_0_REG",
    "PORT_XGXS_0_LN_0_STATUS_1_REG",
    "PORT_XGXS_0_LN_1_STATUS_0_REG",
    "PORT_XGXS_0_LN_1_STATUS_1_REG",
    "PORT_XGXS_0_LN_2_STATUS_0_REG",
    "PORT_XGXS_0_LN_2_STATUS_1_REG",
    "PORT_XGXS_0_LN_3_STATUS_0_REG",
    "PORT_XGXS_0_LN_3_STATUS_1_REG",
    "PORT_XGXS_0_STATUS_GEN_REG",
    "PORT_XGXS_1_CTRL_REG",
    "PORT_XGXS_1_LN_0_STATUS_0_REG",
    "PORT_XGXS_1_LN_0_STATUS_1_REG",
    "PORT_XGXS_1_LN_1_STATUS_0_REG",
    "PORT_XGXS_1_LN_1_STATUS_1_REG",
    "PORT_XGXS_1_LN_2_STATUS_0_REG",
    "PORT_XGXS_1_LN_2_STATUS_1_REG",
    "PORT_XGXS_1_LN_3_STATUS_0_REG",
    "PORT_XGXS_1_LN_3_STATUS_1_REG",
    "PORT_XGXS_1_STATUS_GEN_REG",
    "PORT_XGXS_2_CTRL_REG",
    "PORT_XGXS_2_LN_0_STATUS_0_REG",
    "PORT_XGXS_2_LN_0_STATUS_1_REG",
    "PORT_XGXS_2_LN_1_STATUS_0_REG",
    "PORT_XGXS_2_LN_1_STATUS_1_REG",
    "PORT_XGXS_2_LN_2_STATUS_0_REG",
    "PORT_XGXS_2_LN_2_STATUS_1_REG",
    "PORT_XGXS_2_LN_3_STATUS_0_REG",
    "PORT_XGXS_2_LN_3_STATUS_1_REG",
    "PORT_XGXS_2_STATUS_GEN_REG",
    "PORT_XGXS_COUNTER_MODE",
    "POWERDOWNCONFIGURATIONS",
    "POWERUPCONFIGURATIONS",
    "PPCONTEXTCUSTOMMACROSELECT",
    "PPFC_EN",
    "PPFC_TX_PKT_XOFF_TIMER_0_1_VAL",
    "PPFC_TX_PKT_XOFF_TIMER_2_3_VAL",
    "PPFC_TX_PKT_XOFF_TIMER_4_5_VAL",
    "PPFC_TX_PKT_XOFF_TIMER_6_7_VAL",
    "PPHRESERVEDDEFAULT",
    "PPPEMPTYSTATUS",
    "PPPEMPTYSTATUS_HI",
    "PPP_CTRL",
    "PPP_REFRESH_CTRL",
    "PP_ALL_PKT_COUNTER",
    "PP_ASSEMBLER_CONFIG",
    "PP_ASSEMBLER_PROC_REG_CONFIG",
    "PP_C0_PORT_A_ADDR",
    "PP_C0_PORT_A_CMD",
    "PP_C0_PORT_A_DATA_0",
    "PP_C0_PORT_A_DATA_1",
    "PP_C0_PORT_A_DATA_2",
    "PP_C0_PORT_A_DATA_3",
    "PP_C0_PORT_B_ADDR",
    "PP_C0_PORT_B_CMD",
    "PP_C0_PORT_B_DATA_0",
    "PP_C0_PORT_B_DATA_1",
    "PP_C0_PORT_B_DATA_2",
    "PP_C0_PORT_B_DATA_3",
    "PP_C1_PORT_A_ADDR",
    "PP_C1_PORT_A_CMD",
    "PP_C1_PORT_A_DATA_0",
    "PP_C1_PORT_A_DATA_1",
    "PP_C1_PORT_A_DATA_2",
    "PP_C1_PORT_A_DATA_3",
    "PP_C1_PORT_B_ADDR",
    "PP_C1_PORT_B_CMD",
    "PP_C1_PORT_B_DATA_0",
    "PP_C1_PORT_B_DATA_1",
    "PP_C1_PORT_B_DATA_2",
    "PP_C1_PORT_B_DATA_3",
    "PP_C2_PORT_A_ADDR",
    "PP_C2_PORT_A_CMD",
    "PP_C2_PORT_A_DATA_0",
    "PP_C2_PORT_A_DATA_1",
    "PP_C2_PORT_A_DATA_2",
    "PP_C2_PORT_A_DATA_3",
    "PP_C2_PORT_B_ADDR",
    "PP_C2_PORT_B_CMD",
    "PP_C2_PORT_B_DATA_0",
    "PP_C2_PORT_B_DATA_1",
    "PP_C2_PORT_B_DATA_2",
    "PP_C2_PORT_B_DATA_3",
    "PP_C3_PORT_A_ADDR",
    "PP_C3_PORT_A_CMD",
    "PP_C3_PORT_A_DATA_0",
    "PP_C3_PORT_A_DATA_1",
    "PP_C3_PORT_A_DATA_2",
    "PP_C3_PORT_A_DATA_3",
    "PP_C3_PORT_B_ADDR",
    "PP_C3_PORT_B_CMD",
    "PP_C3_PORT_B_DATA_0",
    "PP_C3_PORT_B_DATA_1",
    "PP_C3_PORT_B_DATA_2",
    "PP_C3_PORT_B_DATA_3",
    "PP_CAM_BIST_CONFIG",
    "PP_CAM_BIST_CONTROL",
    "PP_CAM_BIST_DBG_DATA",
    "PP_CAM_BIST_STATUS",
    "PP_CAM_CAPTURE_CONTROL",
    "PP_CAM_CAPTURE_P0_STATUS",
    "PP_CAM_CAPTURE_P1_STATUS",
    "PP_CAM_CAPTURE_P2_STATUS",
    "PP_CAM_CAPTURE_P3_STATUS",
    "PP_CAM_CAPTURE_P4_STATUS",
    "PP_CAM_CAPTURE_P5_STATUS",
    "PP_CAM_CAPTURE_P6_STATUS",
    "PP_CAM_RAM_ECC_DEBUG",
    "PP_ECC_DEBUG",
    "PP_ECC_ERROR0",
    "PP_ECC_ERROR1",
    "PP_ECC_ERROR2",
    "PP_ECC_ERROR0_MASK",
    "PP_ECC_ERROR1_MASK",
    "PP_ECC_ERROR2_MASK",
    "PP_ECC_STATUS0",
    "PP_ECC_STATUS1",
    "PP_ECC_STATUS2",
    "PP_ECC_STATUS3",
    "PP_ECC_STATUS4",
    "PP_ECC_STATUS5",
    "PP_ECC_STATUS6",
    "PP_ECC_STATUS7",
    "PP_ECC_STATUS8",
    "PP_ERR_PKT_COUNTER",
    "PP_GLOBAL_CONFIG",
    "PP_GLOBAL_DEBUG",
    "PP_GLOBAL_EVENT",
    "PP_GLOBAL_EVENT_MASK",
    "PP_HC_CONFIG0",
    "PP_HC_CONFIG1",
    "PP_HC_CONFIG2",
    "PP_HC_CONFIG3",
    "PP_HC_CONFIG4",
    "PP_HC_CONFIG5",
    "PP_HC_EVENT0",
    "PP_HC_EVENT1",
    "PP_HC_EVENT0_MASK",
    "PP_HC_EVENT1_MASK",
    "PP_HC_IPV4_FILTER0_CONFIG0",
    "PP_HC_IPV4_FILTER0_CONFIG1",
    "PP_HC_IPV4_FILTER1_CONFIG0",
    "PP_HC_IPV4_FILTER1_CONFIG1",
    "PP_HC_IPV4_FILTER2_CONFIG0",
    "PP_HC_IPV4_FILTER2_CONFIG1",
    "PP_HC_IPV4_FILTER3_CONFIG0",
    "PP_HC_IPV4_FILTER3_CONFIG1",
    "PP_HC_IPV6_FILTER0_CONFIG0",
    "PP_HC_IPV6_FILTER0_CONFIG1",
    "PP_HC_IPV6_FILTER0_CONFIG2",
    "PP_HC_IPV6_FILTER0_CONFIG3",
    "PP_HC_IPV6_FILTER0_CONFIG4",
    "PP_HC_IPV6_FILTER0_CONFIG5",
    "PP_HC_IPV6_FILTER0_CONFIG6",
    "PP_HC_IPV6_FILTER0_CONFIG7",
    "PP_HC_IPV6_FILTER1_CONFIG0",
    "PP_HC_IPV6_FILTER1_CONFIG1",
    "PP_HC_IPV6_FILTER1_CONFIG2",
    "PP_HC_IPV6_FILTER1_CONFIG3",
    "PP_HC_IPV6_FILTER1_CONFIG4",
    "PP_HC_IPV6_FILTER1_CONFIG5",
    "PP_HC_IPV6_FILTER1_CONFIG6",
    "PP_HC_IPV6_FILTER1_CONFIG7",
    "PP_HDR_COPY_CONTROL0",
    "PP_HDR_COPY_CONTROL1",
    "PP_HDR_COPY_CONTROL2",
    "PP_LLA_CONFIG",
    "PP_MODULE_CONTROL",
    "PP_PARITY_DEBUG",
    "PP_PD_ASSIST",
    "PP_PRDM_ECC_DEBUG",
    "PP_PROGRAM_GO",
    "PP_PROPERTY_SEGMENT_ENTRY0_CONFIG",
    "PP_PROPERTY_SEGMENT_ENTRY1_CONFIG",
    "PP_PROPERTY_SEGMENT_ENTRY2_CONFIG",
    "PP_PROPERTY_SEGMENT_ENTRY3_CONFIG",
    "PP_PROPERTY_SEGMENT_ENTRY4_CONFIG",
    "PP_PROPERTY_SEGMENT_ENTRY5_CONFIG",
    "PP_PROPERTY_SEGMENT_ENTRY6_CONFIG",
    "PP_PROPERTY_SEGMENT_ENTRY7_CONFIG",
    "PP_PROPERTY_TABLE_CONFIG",
    "PP_PROPERTY_TABLE_IACCESS",
    "PP_PROPERTY_TABLE_IACCESS_DATA0",
    "PP_PROPERTY_TABLE_IACCESS_DATA1",
    "PP_PROPERTY_TABLE_IACCESS_DATA2",
    "PP_RAM_CONFIG0",
    "PP_RAM_CONFIG1",
    "PP_RAM_CONFIG2",
    "PP_RAM_CONFIG3",
    "PP_RAM_CONFIG4",
    "PP_RAM_CONFIG5",
    "PP_RAM_CONFIG6",
    "PP_RAM_CONFIG7",
    "PP_RAM_CONFIG8",
    "PP_RAM_CONFIG9",
    "PP_RAM_CONFIG10",
    "PP_RAM_CONFIG11",
    "PP_RAM_CONFIG12",
    "PP_RT_SQ_EG_PKT_COUNTER",
    "PP_RT_SQ_IG_PKT_COUNTER",
    "PP_SQ_DQ_00_PKT_COUNTER",
    "PP_SQ_DQ_01_PKT_COUNTER",
    "PP_SQ_DQ_10_PKT_COUNTER",
    "PP_SQ_DQ_11_PKT_COUNTER",
    "PP_TCAM_ECC_DEBUG0",
    "PP_TCAM_ECC_DEBUG1",
    "PP_TRACE_IF_LR_CAPT_0",
    "PP_TRACE_IF_LR_CONTROL",
    "PP_TRACE_IF_LR_COUNTER",
    "PP_TRACE_IF_LR_FIELD_MASK0",
    "PP_TRACE_IF_LR_FIELD_VALUE0",
    "PP_TRACE_IF_PT_CAPT_0",
    "PP_TRACE_IF_PT_CAPT_1",
    "PP_TRACE_IF_PT_CAPT_2",
    "PP_TRACE_IF_PT_CAPT_3",
    "PP_TRACE_IF_PT_CAPT_4",
    "PP_TRACE_IF_PT_CAPT_5",
    "PP_TRACE_IF_PT_CAPT_6",
    "PP_TRACE_IF_PT_CAPT_7",
    "PP_TRACE_IF_PT_CAPT_8",
    "PP_TRACE_IF_PT_CAPT_9",
    "PP_TRACE_IF_PT_CAPT_10",
    "PP_TRACE_IF_PT_CAPT_11",
    "PP_TRACE_IF_PT_CAPT_12",
    "PP_TRACE_IF_PT_CAPT_13",
    "PP_TRACE_IF_PT_CAPT_14",
    "PP_TRACE_IF_PT_CAPT_15",
    "PP_TRACE_IF_PT_CAPT_16",
    "PP_TRACE_IF_PT_CAPT_17",
    "PP_TRACE_IF_PT_CAPT_18",
    "PP_TRACE_IF_PT_CAPT_19",
    "PP_TRACE_IF_PT_CAPT_20",
    "PP_TRACE_IF_PT_CAPT_21",
    "PP_TRACE_IF_PT_CAPT_22",
    "PP_TRACE_IF_PT_CAPT_23",
    "PP_TRACE_IF_PT_CAPT_24",
    "PP_TRACE_IF_PT_CAPT_25",
    "PP_TRACE_IF_PT_CAPT_26",
    "PP_TRACE_IF_PT_CAPT_27",
    "PP_TRACE_IF_PT_CAPT_28",
    "PP_TRACE_IF_PT_CAPT_29",
    "PP_TRACE_IF_PT_CAPT_30",
    "PP_TRACE_IF_PT_CAPT_31",
    "PP_TRACE_IF_PT_CAPT_32",
    "PP_TRACE_IF_PT_CONTROL",
    "PP_TRACE_IF_PT_COUNTER",
    "PP_TRACE_IF_PT_FIELD_MASK0",
    "PP_TRACE_IF_PT_FIELD_MASK1",
    "PP_TRACE_IF_PT_FIELD_MASK2",
    "PP_TRACE_IF_PT_FIELD_MASK3",
    "PP_TRACE_IF_PT_FIELD_MASK4",
    "PP_TRACE_IF_PT_FIELD_MASK5",
    "PP_TRACE_IF_PT_FIELD_MASK6",
    "PP_TRACE_IF_PT_FIELD_MASK7",
    "PP_TRACE_IF_PT_FIELD_MASK8",
    "PP_TRACE_IF_PT_FIELD_MASK9",
    "PP_TRACE_IF_PT_FIELD_MASK10",
    "PP_TRACE_IF_PT_FIELD_MASK11",
    "PP_TRACE_IF_PT_FIELD_MASK12",
    "PP_TRACE_IF_PT_FIELD_MASK13",
    "PP_TRACE_IF_PT_FIELD_MASK14",
    "PP_TRACE_IF_PT_FIELD_MASK15",
    "PP_TRACE_IF_PT_FIELD_MASK16",
    "PP_TRACE_IF_PT_FIELD_MASK17",
    "PP_TRACE_IF_PT_FIELD_MASK18",
    "PP_TRACE_IF_PT_FIELD_MASK19",
    "PP_TRACE_IF_PT_FIELD_MASK20",
    "PP_TRACE_IF_PT_FIELD_MASK21",
    "PP_TRACE_IF_PT_FIELD_MASK22",
    "PP_TRACE_IF_PT_FIELD_MASK23",
    "PP_TRACE_IF_PT_FIELD_MASK24",
    "PP_TRACE_IF_PT_FIELD_MASK25",
    "PP_TRACE_IF_PT_FIELD_MASK26",
    "PP_TRACE_IF_PT_FIELD_MASK27",
    "PP_TRACE_IF_PT_FIELD_MASK28",
    "PP_TRACE_IF_PT_FIELD_MASK29",
    "PP_TRACE_IF_PT_FIELD_MASK30",
    "PP_TRACE_IF_PT_FIELD_MASK31",
    "PP_TRACE_IF_PT_FIELD_MASK32",
    "PP_TRACE_IF_PT_FIELD_VALUE0",
    "PP_TRACE_IF_PT_FIELD_VALUE1",
    "PP_TRACE_IF_PT_FIELD_VALUE2",
    "PP_TRACE_IF_PT_FIELD_VALUE3",
    "PP_TRACE_IF_PT_FIELD_VALUE4",
    "PP_TRACE_IF_PT_FIELD_VALUE5",
    "PP_TRACE_IF_PT_FIELD_VALUE6",
    "PP_TRACE_IF_PT_FIELD_VALUE7",
    "PP_TRACE_IF_PT_FIELD_VALUE8",
    "PP_TRACE_IF_PT_FIELD_VALUE9",
    "PP_TRACE_IF_PT_FIELD_VALUE10",
    "PP_TRACE_IF_PT_FIELD_VALUE11",
    "PP_TRACE_IF_PT_FIELD_VALUE12",
    "PP_TRACE_IF_PT_FIELD_VALUE13",
    "PP_TRACE_IF_PT_FIELD_VALUE14",
    "PP_TRACE_IF_PT_FIELD_VALUE15",
    "PP_TRACE_IF_PT_FIELD_VALUE16",
    "PP_TRACE_IF_PT_FIELD_VALUE17",
    "PP_TRACE_IF_PT_FIELD_VALUE18",
    "PP_TRACE_IF_PT_FIELD_VALUE19",
    "PP_TRACE_IF_PT_FIELD_VALUE20",
    "PP_TRACE_IF_PT_FIELD_VALUE21",
    "PP_TRACE_IF_PT_FIELD_VALUE22",
    "PP_TRACE_IF_PT_FIELD_VALUE23",
    "PP_TRACE_IF_PT_FIELD_VALUE24",
    "PP_TRACE_IF_PT_FIELD_VALUE25",
    "PP_TRACE_IF_PT_FIELD_VALUE26",
    "PP_TRACE_IF_PT_FIELD_VALUE27",
    "PP_TRACE_IF_PT_FIELD_VALUE28",
    "PP_TRACE_IF_PT_FIELD_VALUE29",
    "PP_TRACE_IF_PT_FIELD_VALUE30",
    "PP_TRACE_IF_PT_FIELD_VALUE31",
    "PP_TRACE_IF_PT_FIELD_VALUE32",
    "PP_TRACE_IF_STATUS_LR",
    "PP_TRACE_IF_STATUS_LR_MASK",
    "PP_TRACE_IF_STATUS_PT",
    "PP_TRACE_IF_STATUS_PT_MASK",
    "PQE0_FIFOEMPTY0",
    "PQE0_FIFOEMPTY1",
    "PQE0_FIFOOVERFLOW0",
    "PQE0_FIFOOVERFLOW1",
    "PQE0_FIFOPTREQUAL0",
    "PQE0_FIFOPTREQUAL1",
    "PQE0_MEMCFG",
    "PQE0_MEMDEBUG",
    "PQE0_QCNEMPTY0",
    "PQE0_QCNEMPTY1",
    "PQE1_FIFOEMPTY0",
    "PQE1_FIFOEMPTY1",
    "PQE1_FIFOOVERFLOW0",
    "PQE1_FIFOOVERFLOW1",
    "PQE1_FIFOPTREQUAL0",
    "PQE1_FIFOPTREQUAL1",
    "PQE1_MEMCFG",
    "PQE1_MEMDEBUG",
    "PQE1_QCNEMPTY0",
    "PQE1_QCNEMPTY1",
    "PQEFIFOEMPTY0",
    "PQEFIFOEMPTY1",
    "PQEFIFOEMPTY0_64",
    "PQEFIFOEMPTY1_64",
    "PQEFIFOEMPTY_64",
    "PQEFIFOOVERFLOW0",
    "PQEFIFOOVERFLOW1",
    "PQEFIFOOVERFLOW0_64",
    "PQEFIFOOVERFLOW1_64",
    "PQEFIFOOVERFLOW_64",
    "PQEFIFOPTREQUAL0",
    "PQEFIFOPTREQUAL1",
    "PQEFIFOPTREQUAL0_64",
    "PQEFIFOPTREQUAL1_64",
    "PQEFIFOPTREQUAL_64",
    "PQEMEMCFG",
    "PQEMEMDEBUG",
    "PQEPARITYERRORADR",
    "PQP2FQPOFPSTOP_0",
    "PQP2FQPOFPSTOP_1",
    "PQPCPUDELAYEN",
    "PQPDISCARDMULTICASTPACKETCOUNTER",
    "PQPDISCARDUNICASTPACKETCOUNTER",
    "PQPMULTICASTHIGHBYTESCOUNTER",
    "PQPMULTICASTHIGHPACKETCOUNTER",
    "PQPMULTICASTLOWBYTESCOUNTER",
    "PQPMULTICASTLOWPACKETCOUNTER",
    "PQPSPRPERPORTDIS_0",
    "PQPSPRPERPORTDIS_1",
    "PQPUNICASTHIGHBYTESCOUNTER",
    "PQPUNICASTHIGHPACKETCOUNTER",
    "PQPUNICASTLOWBYTESCOUNTER",
    "PQPUNICASTLOWPACKETCOUNTER",
    "PQ_C0_PORT_A_CMD",
    "PQ_C0_PORT_A_DATA_0",
    "PQ_C0_PORT_A_DATA_1",
    "PQ_C0_PORT_A_DATA_2",
    "PQ_C0_PORT_A_DATA_3",
    "PQ_C0_PORT_A_RADDR",
    "PQ_C0_PORT_A_WADDR",
    "PQ_C0_PORT_B_CMD",
    "PQ_C0_PORT_B_DATA_0",
    "PQ_C0_PORT_B_DATA_1",
    "PQ_C0_PORT_B_DATA_2",
    "PQ_C0_PORT_B_DATA_3",
    "PQ_C0_PORT_B_RADDR",
    "PQ_C0_PORT_B_WADDR",
    "PQ_C1_PORT_A_CMD",
    "PQ_C1_PORT_A_DATA_0",
    "PQ_C1_PORT_A_DATA_1",
    "PQ_C1_PORT_A_DATA_2",
    "PQ_C1_PORT_A_DATA_3",
    "PQ_C1_PORT_A_RADDR",
    "PQ_C1_PORT_A_WADDR",
    "PQ_C1_PORT_B_CMD",
    "PQ_C1_PORT_B_DATA_0",
    "PQ_C1_PORT_B_DATA_1",
    "PQ_C1_PORT_B_DATA_2",
    "PQ_C1_PORT_B_DATA_3",
    "PQ_C1_PORT_B_RADDR",
    "PQ_C1_PORT_B_WADDR",
    "PQ_C2_PORT_A_CMD",
    "PQ_C2_PORT_A_DATA_0",
    "PQ_C2_PORT_A_DATA_1",
    "PQ_C2_PORT_A_DATA_2",
    "PQ_C2_PORT_A_DATA_3",
    "PQ_C2_PORT_A_RADDR",
    "PQ_C2_PORT_A_WADDR",
    "PQ_C2_PORT_B_CMD",
    "PQ_C2_PORT_B_DATA_0",
    "PQ_C2_PORT_B_DATA_1",
    "PQ_C2_PORT_B_DATA_2",
    "PQ_C2_PORT_B_DATA_3",
    "PQ_C2_PORT_B_RADDR",
    "PQ_C2_PORT_B_WADDR",
    "PQ_C3_PORT_A_CMD",
    "PQ_C3_PORT_A_DATA_0",
    "PQ_C3_PORT_A_DATA_1",
    "PQ_C3_PORT_A_DATA_2",
    "PQ_C3_PORT_A_DATA_3",
    "PQ_C3_PORT_A_RADDR",
    "PQ_C3_PORT_A_WADDR",
    "PQ_C3_PORT_B_CMD",
    "PQ_C3_PORT_B_DATA_0",
    "PQ_C3_PORT_B_DATA_1",
    "PQ_C3_PORT_B_DATA_2",
    "PQ_C3_PORT_B_DATA_3",
    "PQ_C3_PORT_B_RADDR",
    "PQ_C3_PORT_B_WADDR",
    "PQ_MODULE_CONTROL",
    "PQ_PROGRAM_GO",
    "PRBPAT",
    "PRCNTSEL",
    "PRI2COS",
    "PRI2COS_2",
    "PRILUT_ADDR_DEBUG",
    "PRIO2COS",
    "PRIO2COS_0_PRI0",
    "PRIO2COS_0_PRI1",
    "PRIO2COS_0_PRI2",
    "PRIO2COS_0_PRI3",
    "PRIO2COS_0_PRI4",
    "PRIO2COS_0_PRI5",
    "PRIO2COS_0_PRI6",
    "PRIO2COS_0_PRI7",
    "PRIO2COS_0_PRI8",
    "PRIO2COS_0_PRI9",
    "PRIO2COS_0_PRI10",
    "PRIO2COS_0_PRI11",
    "PRIO2COS_0_PRI12",
    "PRIO2COS_0_PRI13",
    "PRIO2COS_0_PRI14",
    "PRIO2COS_0_PRI15",
    "PRIO2COS_1_PRI0",
    "PRIO2COS_1_PRI1",
    "PRIO2COS_1_PRI2",
    "PRIO2COS_1_PRI3",
    "PRIO2COS_1_PRI4",
    "PRIO2COS_1_PRI5",
    "PRIO2COS_1_PRI6",
    "PRIO2COS_1_PRI7",
    "PRIO2COS_1_PRI8",
    "PRIO2COS_1_PRI9",
    "PRIO2COS_1_PRI10",
    "PRIO2COS_1_PRI11",
    "PRIO2COS_1_PRI12",
    "PRIO2COS_1_PRI13",
    "PRIO2COS_1_PRI14",
    "PRIO2COS_1_PRI15",
    "PRIO2COS_CBFC",
    "PRIO2COS_LLFC",
    "PRIO2COS_LLFC0",
    "PRIO2COS_LLFC1",
    "PRIO2COS_LLFC2",
    "PRIO2COS_LLFC3",
    "PRIO2COS_PROFILE",
    "PRIO2COS_PROFILE0",
    "PRIO2COS_PROFILE1",
    "PRIO2COS_PROFILE2",
    "PRIO2COS_PROFILE3",
    "PRIO2EXTQ_LLFC",
    "PRIO2EXTQ_LLFC0",
    "PRIO2EXTQ_LLFC1",
    "PRIORITY_CONTROL",
    "PRIORITY_MAPPING_SELECT",
    "PRIVATEVLANFILTER",
    "PROGRAMILLEGELADDRESS",
    "PROGRAMMABLECONTROLCELLCOUNTER0",
    "PROGRAMMABLECONTROLCELLCOUNTER1",
    "PROGRAMMABLECONTROLCELLCOUNTER2",
    "PROGRAMMABLECONTROLCELLCOUNTERMASK0",
    "PROGRAMMABLECONTROLCELLCOUNTERMASK1",
    "PROGRAMMABLECONTROLCELLCOUNTERMASK2",
    "PROGRAMMABLECOUNTERQUEUESELECT",
    "PROGRAMMABLEDATACELLCOUNTER0",
    "PROGRAMMABLEDATACELLCOUNTER1",
    "PROGRAMMABLEDATACELLCOUNTERMASK0",
    "PROGRAMMABLEDATACELLCOUNTERMASK1",
    "PROGRAMMABLEIQMREPORTCOUNTER",
    "PROTOCOL_PKT_CONTROL",
    "PRPLC",
    "PRSRINTERRUPTMASKREGISTER",
    "PRSRINTERRUPTREGISTER",
    "PR_CL_PORT_EEE_LPI_STATE",
    "PR_CL_PORT_MODE_LINK_STATUS",
    "PR_GLOBAL_CONFIG",
    "PR_GLOBAL_CONFIG_RESPONSE",
    "PR_HDP_CONFIG",
    "PR_HDP_ECC_DEBUG",
    "PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUG",
    "PR_HDP_EG_ENQ_REQ_FIFO_WATERMARK_DEBUG",
    "PR_HDP_ERROR_0",
    "PR_HDP_ERROR_1",
    "PR_HDP_ERROR_0_MASK",
    "PR_HDP_ERROR_1_MASK",
    "PR_HDP_HDP_ENQ_REQ_FIFO_STATUS",
    "PR_HDP_HDR_DROP_STATUS",
    "PR_HDP_IG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUG",
    "PR_HDP_IG_ENQ_REQ_FIFO_WATERMARK_DEBUG",
    "PR_HDP_MEM_DEBUG",
    "PR_HDP_PARITY_DEBUG",
    "PR_HDP_STATS_DROP_PKT_BYTE_COUNT",
    "PR_HDP_STATS_DROP_PKT_COUNT",
    "PR_HDP_STATS_RCVD_PKT_COUNT",
    "PR_ICC_CONFIG0",
    "PR_ICC_CONFIG1",
    "PR_ICC_ERROR_0",
    "PR_ICC_ERROR_0_MASK",
    "PR_ICC_ICC_RDATA_QUEUE_WATERMARK_DEBUG",
    "PR_ICC_LOOKUP_CORE_CPU_BUBBLE_REQ_PERIOD",
    "PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUG",
    "PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_MEM_DEBUG",
    "PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUS",
    "PR_ICC_LOOKUP_CORE_TCAM_BIST_CONFIG",
    "PR_ICC_LOOKUP_CORE_TCAM_BIST_CONTROL",
    "PR_ICC_LOOKUP_CORE_TCAM_BIST_DBG_DATA",
    "PR_ICC_LOOKUP_CORE_TCAM_BIST_STATUS",
    "PR_ICC_LOOKUP_CORE_TCAM_ECC_DEBUG0",
    "PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_ECC_DEBUG",
    "PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_MEM_DEBUG",
    "PR_ICC_LOOKUP_CORE_TCAM_MEM_DEBUG",
    "PR_ICC_LOOKUP_CORE_TCAM_SCRUB_REQ_PERIOD",
    "PR_ICC_LOOKUP_CORE_TCAM_STATUS",
    "PR_ICC_PKT_CTXT_DATA_BUFFER_ECC_DEBUG",
    "PR_ICC_PKT_CTXT_DATA_BUFFER_MEM_DEBUG",
    "PR_ICC_PKT_CTXT_DATA_BUFFER_STATUS",
    "PR_ICC_RD_PKT_ID_ORDER_QUEUE_WATERMARK_DEBUG",
    "PR_IDP_BUFFER_SEEN_CHECK",
    "PR_IDP_BUFFER_SEEN_CHECK_RESPONSE",
    "PR_IDP_CONFIG",
    "PR_IDP_CONFIG0",
    "PR_IDP_ECC_DEBUG",
    "PR_IDP_ENQ_REQ_FIFO_FILL_LEVEL_DEBUG",
    "PR_IDP_ENQ_REQ_FIFO_NFULL_THRESHOLD",
    "PR_IDP_ENQ_REQ_FIFO_WATERMARK_DEBUG",
    "PR_IDP_ENQ_REQ_TO_RESP_FIFO_FILL_LEVEL_DEBUG",
    "PR_IDP_ENQ_REQ_TO_RESP_FIFO_WATERMARK_DEBUG",
    "PR_IDP_ERROR_0",
    "PR_IDP_ERROR_1",
    "PR_IDP_ERROR_0_MASK",
    "PR_IDP_ERROR_1_MASK",
    "PR_IDP_FREE_CACHE_FIFO_FILL_LEVEL_DEBUG",
    "PR_IDP_IDP_ENQ_REQ_FIFO_STATUS",
    "PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUS",
    "PR_IDP_IDP_FREE_CACHE_FIFO_STATUS",
    "PR_IDP_IDP_PAGE_REQ_FIFO_STATUS",
    "PR_IDP_MEM_DEBUG",
    "PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUG",
    "PR_IDP_PAGE_REQ_FIFO_WATERMARK_DEBUG",
    "PR_IDP_PARITY_DEBUG",
    "PR_IDP_POLICER_BUCKETC_RAILED_METER_ID_STATUS",
    "PR_IDP_POLICER_BUCKETE_RAILED_METER_ID_STATUS",
    "PR_IDP_POLICER_BUCKET_MEM_ECC_DEBUG",
    "PR_IDP_POLICER_BUCKET_MEM_MEM_DEBUG",
    "PR_IDP_POLICER_BUCKET_MEM_STATUS",
    "PR_IDP_POLICER_CONFIG",
    "PR_IDP_POLICER_CONFIG_MEM_ECC_DEBUG",
    "PR_IDP_POLICER_CONFIG_MEM_MEM_DEBUG",
    "PR_IDP_POLICER_CONFIG_MEM_STATUS",
    "PR_IDP_POLICER_DISABLE",
    "PR_IDP_POLICER_DP2DE",
    "PR_IDP_POLICER_ERROR",
    "PR_IDP_POLICER_ERROR_MASK",
    "PR_IDP_POLICER_REF_ENABLE_CONFIG",
    "PR_IDP_POLICER_REF_SCALE_CONFIG",
    "PR_IDP_STATS_ACCEPT_PKT_BYTE_COUNT",
    "PR_IDP_STATS_ACCEPT_PKT_COUNT",
    "PR_IDP_STATS_CONFIG",
    "PR_IDP_STATS_DROP_PKT_BYTE_COUNT",
    "PR_IDP_STATS_DROP_PKT_COUNT",
    "PR_IDP_STATS_DROP_PKT_REASONS",
    "PR_IDP_STATS_GLOBAL_CLIENT_IF_DROP_PKTS_COUNT",
    "PR_IDP_STATS_GLOBAL_DROP_PKTS_NO_FREE_PAGES_COUNT",
    "PR_IDP_STATS_GLOBAL_DROP_PKTS_PB_ALMOST_FULL_COUNT",
    "PR_IDP_STATS_GLOBAL_TOTAL_ACCEPTED_ENQUEUE_DONE_TO_QM_COUNT",
    "PR_IDP_STATS_GLOBAL_TOTAL_DROPPED_ENQUEUE_DONE_TO_QM_COUNT",
    "PR_IDP_STATS_GLOBAL_TOTAL_EOPS_RECEIVED_COUNT",
    "PR_IDP_STATS_GLOBAL_TOTAL_PKTS_FULLY_DROPPED_COUNT",
    "PR_IPRE_ADM_CTRL_BD_COUNT",
    "PR_IPRE_ADM_CTRL_FD_COUNT",
    "PR_IPRE_ADM_CTRL_FR_COUNT",
    "PR_IPRE_ADM_CTRL_RT_COUNT",
    "PR_IPRE_ADM_CTRL_TD_COUNT",
    "PR_IPRE_BUFFER_FULL_ERROR_PORT",
    "PR_IPRE_CI_CONFIG0",
    "PR_IPRE_CI_CONFIG1",
    "PR_IPRE_CI_CONFIG2",
    "PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORT",
    "PR_IPRE_CLSB_ADM_CTRL_MOP_ERROR_EV_PORT",
    "PR_IPRE_CLSB_ADM_CTRL_SEOP_ERROR_EV_PORT",
    "PR_IPRE_CLSB_ADM_CTRL_SOP_ERROR_EV_PORT",
    "PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_CWSB_ADM_CTRL_EOP_ERROR_EV_PORT",
    "PR_IPRE_CWSB_ADM_CTRL_MOP_ERROR_EV_PORT",
    "PR_IPRE_CWSB_ADM_CTRL_SEOP_ERROR_EV_PORT",
    "PR_IPRE_CWSB_ADM_CTRL_SOP_ERROR_EV_PORT",
    "PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_EOP_ERROR_PORT",
    "PR_IPRE_ERROR_0",
    "PR_IPRE_ERROR_1",
    "PR_IPRE_ERROR_2",
    "PR_IPRE_ERROR_0_MASK",
    "PR_IPRE_ERROR_1_MASK",
    "PR_IPRE_ERROR_2_MASK",
    "PR_IPRE_FC_CONFIG",
    "PR_IPRE_FC_TX_STATE_CONFIG2",
    "PR_IPRE_FC_TX_STATE_CONFIG5",
    "PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_031_000",
    "PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_063_032",
    "PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_095_064",
    "PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_127_096",
    "PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_031_000",
    "PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_063_032",
    "PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_095_064",
    "PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_127_096",
    "PR_IPRE_FRAME_DISCARD_ERROR_PORT",
    "PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_IL_TX_LLFC",
    "PR_IPRE_MOP_ERROR_PORT",
    "PR_IPRE_RUNT_ERROR_PORT",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_CFG",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_CFG_COMPLETE",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_ECC_DEBUG",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_FILL_LEVEL_DEBUG",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_WATERMARK_DEBUG",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_STATUS",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_STATUS",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_STATUS",
    "PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_STATUS",
    "PR_IPRE_RX_PORT_PAGE_LOWER_BUFFER_MEM_DEBUG",
    "PR_IPRE_RX_PORT_PAGE_UPPER_BUFFER_MEM_DEBUG",
    "PR_IPRE_SOP_ERROR_PORT",
    "PR_IPRE_STRICT_PRIORITY_WRITE_ERROR_COUNT",
    "PR_IPRE_STRICT_PRIORITY_WRITE_RUNT_COUNT",
    "PR_IPRE_TAIL_DISCARD_ERROR_PORT",
    "PR_IPRE_XLSB_ADM_CTRL_EOP_ERROR_EV_PORT",
    "PR_IPRE_XLSB_ADM_CTRL_MOP_ERROR_EV_PORT",
    "PR_IPRE_XLSB_ADM_CTRL_SEOP_ERROR_EV_PORT",
    "PR_IPRE_XLSB_ADM_CTRL_SOP_ERROR_EV_PORT",
    "PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNT",
    "PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_COUNT",
    "PR_IPRE_XTSB0_ADM_CTRL_EOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB0_ADM_CTRL_MOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB0_ADM_CTRL_SEOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB0_ADM_CTRL_SOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB0_STATUS",
    "PR_IPRE_XTSB1_ADM_CTRL_EOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB1_ADM_CTRL_MOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB1_ADM_CTRL_SEOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB1_ADM_CTRL_SOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB1_STATUS",
    "PR_IPRE_XTSB2_ADM_CTRL_EOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB2_ADM_CTRL_MOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB2_ADM_CTRL_SEOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB2_ADM_CTRL_SOP_ERROR_EV_PORT",
    "PR_IPRE_XTSB2_STATUS",
    "PR_IPRE_XTSB_ECC_DEBUG",
    "PR_IPRE_XTSB_MEM_DEBUG",
    "PR_PD_ASSIST",
    "PR_TRACE_IF_HPRE_ENQ_RSP_CAPT0",
    "PR_TRACE_IF_HPRE_ENQ_RSP_CAPT1",
    "PR_TRACE_IF_HPRE_ENQ_RSP_CONTROL",
    "PR_TRACE_IF_HPRE_ENQ_RSP_COUNTER",
    "PR_TRACE_IF_HPRE_ENQ_RSP_MASK0",
    "PR_TRACE_IF_HPRE_ENQ_RSP_MASK1",
    "PR_TRACE_IF_HPRE_ENQ_RSP_VALUE0",
    "PR_TRACE_IF_HPRE_ENQ_RSP_VALUE1",
    "PR_TRACE_IF_HPRE_FP_CAPT0",
    "PR_TRACE_IF_HPRE_FP_CONTROL",
    "PR_TRACE_IF_HPRE_FP_COUNTER",
    "PR_TRACE_IF_HPRE_FP_MASK0",
    "PR_TRACE_IF_HPRE_FP_VALUE0",
    "PR_TRACE_IF_IPRE_ENQ_RSP_CAPT0",
    "PR_TRACE_IF_IPRE_ENQ_RSP_CONTROL",
    "PR_TRACE_IF_IPRE_ENQ_RSP_COUNTER",
    "PR_TRACE_IF_IPRE_ENQ_RSP_MASK0",
    "PR_TRACE_IF_IPRE_ENQ_RSP_VALUE0",
    "PR_TRACE_IF_IPRE_FC_CAPT0",
    "PR_TRACE_IF_IPRE_FC_CAPT1",
    "PR_TRACE_IF_IPRE_FC_CAPT2",
    "PR_TRACE_IF_IPRE_FC_CAPT3",
    "PR_TRACE_IF_IPRE_FC_CAPT4",
    "PR_TRACE_IF_IPRE_FC_CONTROL",
    "PR_TRACE_IF_IPRE_FC_COUNTER",
    "PR_TRACE_IF_IPRE_FC_MASK0",
    "PR_TRACE_IF_IPRE_FC_MASK1",
    "PR_TRACE_IF_IPRE_FC_MASK2",
    "PR_TRACE_IF_IPRE_FC_MASK3",
    "PR_TRACE_IF_IPRE_FC_MASK4",
    "PR_TRACE_IF_IPRE_FC_VALUE0",
    "PR_TRACE_IF_IPRE_FC_VALUE1",
    "PR_TRACE_IF_IPRE_FC_VALUE2",
    "PR_TRACE_IF_IPRE_FC_VALUE3",
    "PR_TRACE_IF_IPRE_FC_VALUE4",
    "PR_TRACE_IF_IPRE_FP_CAPT0",
    "PR_TRACE_IF_IPRE_FP_CONTROL",
    "PR_TRACE_IF_IPRE_FP_COUNTER",
    "PR_TRACE_IF_IPRE_FP_MASK0",
    "PR_TRACE_IF_IPRE_FP_VALUE0",
    "PR_TRACE_IF_PED_TO_PR_CAPT",
    "PR_TRACE_IF_PED_TO_PR_CONTROL",
    "PR_TRACE_IF_PED_TO_PR_COUNTER",
    "PR_TRACE_IF_PED_TO_PR_DELIM_CAPT0",
    "PR_TRACE_IF_PED_TO_PR_DELIM_MASK0",
    "PR_TRACE_IF_PED_TO_PR_DELIM_VALUE0",
    "PR_TRACE_IF_PED_TO_PR_MASK",
    "PR_TRACE_IF_PED_TO_PR_VALUE",
    "PR_TRACE_IF_STATUS",
    "PR_TRACE_IF_STATUS_MASK",
    "PR_UNIFIED_PORTS_EEE_POWERDOWN_EN",
    "PR_XL_PORT_EEE_LPI_STATE",
    "PR_XL_PORT_MODE_LINK_STATUS",
    "PR_XT0_PORT_EEE_LPI_STATE",
    "PR_XT0_PORT_MODE_LINK_STATUS",
    "PR_XT1_PORT_EEE_LPI_STATE",
    "PR_XT1_PORT_MODE_LINK_STATUS",
    "PR_XT2_PORT_EEE_LPI_STATE",
    "PR_XT2_PORT_MODE_LINK_STATUS",
    "PSINTEQ",
    "PSINTQST",
    "PSLPMC_TCID_0",
    "PSLPMC_TCID_1",
    "PSLPMC_TCID_2",
    "PSLPMC_TCID_3",
    "PSLPMC_TCID_4",
    "PSLPMC_TCID_5",
    "PSLPMC_TCID_6",
    "PSLPMC_TCID_7",
    "PSLPMC_TCID_8",
    "PSLPMC_TCID_9",
    "PSLPMC_TCID_10",
    "PSLPMC_TCID_11",
    "PSLPMC_TCID_12",
    "PSLPMC_TCID_13",
    "PSLPMC_TCID_14",
    "PSLPMC_TCID_15",
    "PSLTH_TCID_0",
    "PSLTH_TCID_1",
    "PSLTH_TCID_2",
    "PSLTH_TCID_3",
    "PSLTH_TCID_4",
    "PSLTH_TCID_5",
    "PSLTH_TCID_6",
    "PSLTH_TCID_7",
    "PSLTH_TCID_8",
    "PSLTH_TCID_9",
    "PSLTH_TCID_10",
    "PSLTH_TCID_11",
    "PSLTH_TCID_12",
    "PSLTH_TCID_13",
    "PSLTH_TCID_14",
    "PSLTH_TCID_15",
    "PSYSTAT_CHID_0",
    "PSYSTAT_CHID_1",
    "PSYSTAT_CHID_2",
    "PSYSTAT_CHID_3",
    "PSYSTAT_CHID_4",
    "PSYSTAT_CHID_5",
    "PSYSTAT_CHID_6",
    "PSYSTAT_CHID_7",
    "PSYSTAT_CHID_8",
    "PSYSTAT_CHID_9",
    "PSYSTAT_CHID_10",
    "PSYSTAT_CHID_11",
    "PSYSTAT_CHID_12",
    "PSYSTAT_CHID_13",
    "PSYSTAT_CHID_14",
    "PSYSTAT_CHID_15",
    "PSYSTAT_CHID_16",
    "PSYSTAT_CHID_17",
    "PSYSTAT_CHID_18",
    "PSYSTAT_CHID_19",
    "PSYSTAT_CHID_20",
    "PSYSTAT_CHID_21",
    "PSYSTAT_CHID_22",
    "PSYSTAT_CHID_23",
    "PSYSTAT_CHID_24",
    "PSYSTAT_CHID_25",
    "PSYSTAT_CHID_26",
    "PSYSTAT_CHID_27",
    "PSYSTAT_CHID_28",
    "PSYSTAT_CHID_29",
    "PSYSTAT_CHID_30",
    "PSYSTAT_CHID_31",
    "PSYSTAT_CHID_32",
    "PSYSTAT_CHID_33",
    "PSYSTAT_CHID_34",
    "PSYSTAT_CHID_35",
    "PSYSTAT_CHID_36",
    "PSYSTAT_CHID_37",
    "PSYSTAT_CHID_38",
    "PSYSTAT_CHID_39",
    "PSYSTAT_CHID_40",
    "PSYSTAT_CHID_41",
    "PSYSTAT_CHID_42",
    "PSYSTAT_CHID_43",
    "PSYSTAT_CHID_44",
    "PSYSTAT_CHID_45",
    "PSYSTAT_CHID_46",
    "PSYSTAT_CHID_47",
    "PSYSTAT_CHID_48",
    "PSYSTAT_CHID_49",
    "PSYSTAT_CHID_50",
    "PSYSTAT_CHID_51",
    "PSYSTAT_CHID_52",
    "PSYSTAT_CHID_53",
    "PSYSTAT_CHID_54",
    "PSYSTAT_CHID_55",
    "PSYSTAT_CHID_56",
    "PSYSTAT_CHID_57",
    "PSYSTAT_CHID_58",
    "PSYSTAT_CHID_59",
    "PSYSTAT_CHID_60",
    "PSYSTAT_CHID_61",
    "PSYSTAT_CHID_62",
    "PSYSTAT_CHID_63",
    "PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_CONTROL",
    "PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_INTR",
    "PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_NACK",
    "PT_CL_CLIENT_DEBUG_CREDIT0",
    "PT_CL_CLIENT_DEBUG_CREDIT1",
    "PT_DEBUG_FORCE_PARITY_ERROR_0",
    "PT_ECC_DEBUG0",
    "PT_ECC_DEBUG1",
    "PT_ECC_DEBUG2",
    "PT_GEN_CONFIG",
    "PT_HPTE_BKP_DETECT_DEBUG0",
    "PT_HPTE_CONFIG",
    "PT_HPTE_CONFIG1",
    "PT_HPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNT",
    "PT_HPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNT",
    "PT_HPTE_DEBUG_EGRESS_DEQ_PKT_COUNT",
    "PT_HPTE_DEBUG_EGRESS_DEQ_RESP_PKT_COUNT",
    "PT_HPTE_DEBUG_EGRESS_PP_REQ_COUNT",
    "PT_HPTE_DEBUG_EGRESS_PP_RESP_COUNT",
    "PT_HPTE_DEBUG_EGRESS_QM_AVAIL_COUNT",
    "PT_HPTE_DEBUG_ERROR0",
    "PT_HPTE_DEBUG_ERROR0_MASK",
    "PT_HPTE_DEBUG_INGRESS_DEQ_PKT_COUNT",
    "PT_HPTE_DEBUG_INGRESS_DEQ_RESP_PKT_COUNT",
    "PT_HPTE_DEBUG_INGRESS_PP_REQ_COUNT",
    "PT_HPTE_DEBUG_INGRESS_PP_RESP_COUNT",
    "PT_HPTE_DEBUG_INGRESS_QM_AVAIL_COUNT",
    "PT_HPTE_DEBUG_PB_LINE_COUNT",
    "PT_HPTE_DEBUG_PB_REQ_COUNT",
    "PT_HPTE_DEBUG_PB_RESP_COUNT",
    "PT_HPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNT",
    "PT_HPTE_DEBUG_PP_NULL_REQ_COUNT",
    "PT_HPTE_DEBUG_PP_NULL_RESP_COUNT",
    "PT_HPTE_DEQ_RESP_CREDIT_DEBUG",
    "PT_HPTE_DEQ_RESP_CREDIT_DEBUG1",
    "PT_HPTE_EGRESS_CONFIG",
    "PT_HPTE_EGRESS_CONFIG1",
    "PT_HPTE_EGRESS_CONFIG2",
    "PT_HPTE_EGRESS_CONFIG3",
    "PT_HPTE_EGRESS_CONFIG4",
    "PT_HPTE_EGRESS_CONFIG5",
    "PT_HPTE_EG_PREFETCH_FIFO_DEBUG",
    "PT_HPTE_IG_PREFETCH_FIFO_DEBUG",
    "PT_HPTE_INGRESS_CONFIG",
    "PT_HPTE_INGRESS_CONFIG1",
    "PT_HPTE_MEM_TM_CTRL0",
    "PT_HPTE_MEM_TM_CTRL1",
    "PT_HPTE_PREFETCH_DEBUG",
    "PT_HPTE_SCHEDULER_CFG",
    "PT_IPTE_BKP_DETECT_DEBUG0",
    "PT_IPTE_CLIENT_CAL1_CFG",
    "PT_IPTE_CLIENT_CAL_CFG",
    "PT_IPTE_CLIENT_CFG0",
    "PT_IPTE_CLIENT_CFG1",
    "PT_IPTE_CLIENT_CFG2",
    "PT_IPTE_CLIENT_CFG3",
    "PT_IPTE_CLIENT_CFG4",
    "PT_IPTE_CLIENT_CFG5",
    "PT_IPTE_CLIENT_CFG0_1",
    "PT_IPTE_CONFIG0",
    "PT_IPTE_CONFIG1",
    "PT_IPTE_CONFIG2",
    "PT_IPTE_CONFIG3",
    "PT_IPTE_CONFIG4",
    "PT_IPTE_CREDIT_LOOP_DEBUG0",
    "PT_IPTE_CREDIT_LOOP_DEBUG1",
    "PT_IPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNT",
    "PT_IPTE_DEBUG_CLIENT0_BYTE_COUNT",
    "PT_IPTE_DEBUG_CLIENT0_PKT_COUNT",
    "PT_IPTE_DEBUG_CLIENT1_BYTE_COUNT",
    "PT_IPTE_DEBUG_CLIENT1_PKT_COUNT",
    "PT_IPTE_DEBUG_CLIENT2_BYTE_COUNT",
    "PT_IPTE_DEBUG_CLIENT2_PKT_COUNT",
    "PT_IPTE_DEBUG_CLIENT3_BYTE_COUNT",
    "PT_IPTE_DEBUG_CLIENT3_PKT_COUNT",
    "PT_IPTE_DEBUG_CLIENT4_BYTE_COUNT",
    "PT_IPTE_DEBUG_CLIENT4_PKT_COUNT",
    "PT_IPTE_DEBUG_CLIENT5_BYTE_COUNT",
    "PT_IPTE_DEBUG_CLIENT5_PKT_COUNT",
    "PT_IPTE_DEBUG_CLIENT_PORT_CREDIT_OVERFLOW",
    "PT_IPTE_DEBUG_DEQ_PAGE_COUNT",
    "PT_IPTE_DEBUG_DEQ_PKT_COUNT",
    "PT_IPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNT",
    "PT_IPTE_DEBUG_DEQ_RESP_PAGE_COUNT",
    "PT_IPTE_DEBUG_DEQ_RESP_PKT_COUNT",
    "PT_IPTE_DEBUG_PB_LINE_COUNT",
    "PT_IPTE_DEBUG_PB_REQ_COUNT",
    "PT_IPTE_DEBUG_PB_RESP_COUNT",
    "PT_IPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNT",
    "PT_IPTE_DEBUG_QM_AVAIL_COUNT",
    "PT_IPTE_DS_PORT_CAL1_CFG",
    "PT_IPTE_DS_PORT_CAL_CFG",
    "PT_IPTE_FC_CHAN_CFG0",
    "PT_IPTE_FC_CHAN_CFG1",
    "PT_IPTE_FC_SAFC_CFG0",
    "PT_IPTE_FC_SAFC_CFG1",
    "PT_IPTE_FLOW_CONTROL_DEBUG0",
    "PT_IPTE_FLOW_CONTROL_DEBUG1",
    "PT_IPTE_FLOW_CONTROL_DEBUG2",
    "PT_IPTE_FLOW_CONTROL_DEBUG3",
    "PT_IPTE_FLOW_CONTROL_DEBUG4",
    "PT_IPTE_FLOW_CONTROL_DEBUG5",
    "PT_IPTE_FLOW_CONTROL_DEBUG6",
    "PT_IPTE_FLOW_CONTROL_DEBUG7",
    "PT_IPTE_FLOW_CONTROL_DEBUG8",
    "PT_IPTE_FLOW_CONTROL_DEBUG9",
    "PT_IPTE_FRAG_DEBUG0",
    "PT_IPTE_FRAG_DEBUG1",
    "PT_IPTE_MAC_RESET",
    "PT_IPTE_MEM_TM_CTRL0",
    "PT_IPTE_MEM_TM_CTRL1",
    "PT_IPTE_PB_PAUSE_CONFIG",
    "PT_IPTE_PORT0_WDRR_CFG",
    "PT_IPTE_PORT10_WDRR_CFG",
    "PT_IPTE_PORT11_WDRR_CFG",
    "PT_IPTE_PORT1_WDRR_CFG",
    "PT_IPTE_PORT2_WDRR_CFG",
    "PT_IPTE_PORT3_WDRR_CFG",
    "PT_IPTE_PORT4_WDRR_CFG",
    "PT_IPTE_PORT5_WDRR_CFG",
    "PT_IPTE_PORT6_WDRR_CFG",
    "PT_IPTE_PORT7_WDRR_CFG",
    "PT_IPTE_PORT8_WDRR_CFG",
    "PT_IPTE_PORT9_WDRR_CFG",
    "PT_IPTE_PORT_FIFO_CFG",
    "PT_IPTE_PORT_FIFO_DEBUG",
    "PT_IPTE_PORT_FIFO_INIT",
    "PT_IPTE_PORT_FIFO_WATERMARK",
    "PT_IPTE_PORT_FIFO_WATERMARK_CFG",
    "PT_IPTE_PORT_RECFG",
    "PT_IPTE_PORT_VACENCY_DEBUG",
    "PT_IPTE_PREFETCH_DEBUG",
    "PT_IPTE_PREFETCH_FIFO_DEBUG",
    "PT_IPTE_QMAX_CONFIG",
    "PT_IPTE_QMAX_DEBUG0",
    "PT_IPTE_QMAX_DEBUG1",
    "PT_IPTE_QMAX_DEBUG2",
    "PT_IPTE_QMAX_DEBUG3",
    "PT_IPTE_QM_CONFIG",
    "PT_IPTE_SCHEDULER_CFG",
    "PT_IPTE_TX_BYTE_COUNT",
    "PT_IPTE_TX_PKT_COUNT",
    "PT_MEM_INIT",
    "PT_MEM_INIT_DONE",
    "PT_PD_ASSIST",
    "PT_PREFETCH_FIFO_WATERMARK",
    "PT_PREFETCH_FIFO_WATERMARK_CFG",
    "PT_TRACE_IF_HPTE_PP_REQ_CAPT0",
    "PT_TRACE_IF_HPTE_PP_REQ_CONTROL",
    "PT_TRACE_IF_HPTE_PP_REQ_COUNTER",
    "PT_TRACE_IF_HPTE_PP_REQ_MASK0",
    "PT_TRACE_IF_HPTE_PP_REQ_VALUE0",
    "PT_TRACE_IF_HPTE_QM_AVAIL_CAPT0",
    "PT_TRACE_IF_HPTE_QM_AVAIL_CAPT1",
    "PT_TRACE_IF_HPTE_QM_AVAIL_CONTROL",
    "PT_TRACE_IF_HPTE_QM_AVAIL_COUNTER",
    "PT_TRACE_IF_HPTE_QM_AVAIL_MASK0",
    "PT_TRACE_IF_HPTE_QM_AVAIL_MASK1",
    "PT_TRACE_IF_HPTE_QM_AVAIL_VALUE0",
    "PT_TRACE_IF_HPTE_QM_AVAIL_VALUE1",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT0",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT1",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT2",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT3",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_CONTROL",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_COUNTER",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK0",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK1",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK2",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK3",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE0",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE1",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE2",
    "PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE3",
    "PT_TRACE_IF_IPTE_QM_AVAIL_CAPT0",
    "PT_TRACE_IF_IPTE_QM_AVAIL_CAPT1",
    "PT_TRACE_IF_IPTE_QM_AVAIL_CONTROL",
    "PT_TRACE_IF_IPTE_QM_AVAIL_COUNTER",
    "PT_TRACE_IF_IPTE_QM_AVAIL_MASK0",
    "PT_TRACE_IF_IPTE_QM_AVAIL_MASK1",
    "PT_TRACE_IF_IPTE_QM_AVAIL_VALUE0",
    "PT_TRACE_IF_IPTE_QM_AVAIL_VALUE1",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT0",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT1",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT2",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT3",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_CONTROL",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_COUNTER",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK0",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK1",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK2",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK3",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE0",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE1",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE2",
    "PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE3",
    "PT_TRACE_IF_STATUS",
    "PT_TRACE_IF_STATUS_MASK",
    "PT_XL_CMIC_ILKN_CLIENT_DEBUG_CREDIT1",
    "PT_XT0_CLIENT_DEBUG_CREDIT0",
    "PT_XT0_CLIENT_DEBUG_CREDIT1",
    "PT_XT1_CLIENT_DEBUG_CREDIT0",
    "PT_XT1_CLIENT_DEBUG_CREDIT1",
    "PT_XT2_CLIENT_DEBUG_CREDIT0",
    "PT_XT2_CLIENT_DEBUG_CREDIT1",
    "PUP_CTXT_HIT_ALLOW",
    "PUP_DELAY_CALENDAR",
    "PUP_HI_PRI_EVENT_MSK",
    "PUP_HI_PRI_QTYPE_MSK",
    "PUP_MP_PRIORITY",
    "PUP_NMP_PRIORITY",
    "PUP_PRI_UPDATES_PER_TS",
    "PURGE_PKT_CNT",
    "PUSHQUEUETYPESCONFIG",
    "PWIBLPC_CHID_0",
    "PWIBLPC_CHID_1",
    "PWIBLPC_CHID_2",
    "PWIBLPC_CHID_3",
    "PWIBLPC_CHID_4",
    "PWIBLPC_CHID_5",
    "PWIBLPC_CHID_6",
    "PWIBLPC_CHID_7",
    "PWIBLPC_CHID_8",
    "PWIBLPC_CHID_9",
    "PWIBLPC_CHID_10",
    "PWIBLPC_CHID_11",
    "PWIBLPC_CHID_12",
    "PWIBLPC_CHID_13",
    "PWIBLPC_CHID_14",
    "PWIBLPC_CHID_15",
    "PWIBLPC_CHID_16",
    "PWIBLPC_CHID_17",
    "PWIBLPC_CHID_18",
    "PWIBLPC_CHID_19",
    "PWIBLPC_CHID_20",
    "PWIBLPC_CHID_21",
    "PWIBLPC_CHID_22",
    "PWIBLPC_CHID_23",
    "PWIBLPC_CHID_24",
    "PWIBLPC_CHID_25",
    "PWIBLPC_CHID_26",
    "PWIBLPC_CHID_27",
    "PWIBLPC_CHID_28",
    "PWIBLPC_CHID_29",
    "PWIBLPC_CHID_30",
    "PWIBLPC_CHID_31",
    "PWIBLPC_CHID_32",
    "PWIBLPC_CHID_33",
    "PWIBLPC_CHID_34",
    "PWIBLPC_CHID_35",
    "PWIBLPC_CHID_36",
    "PWIBLPC_CHID_37",
    "PWIBLPC_CHID_38",
    "PWIBLPC_CHID_39",
    "PWIBLPC_CHID_40",
    "PWIBLPC_CHID_41",
    "PWIBLPC_CHID_42",
    "PWIBLPC_CHID_43",
    "PWIBLPC_CHID_44",
    "PWIBLPC_CHID_45",
    "PWIBLPC_CHID_46",
    "PWIBLPC_CHID_47",
    "PWIBLPC_CHID_48",
    "PWIBLPC_CHID_49",
    "PWIBLPC_CHID_50",
    "PWIBLPC_CHID_51",
    "PWIBLPC_CHID_52",
    "PWIBLPC_CHID_53",
    "PWIBLPC_CHID_54",
    "PWIBLPC_CHID_55",
    "PWIBLPC_CHID_56",
    "PWIBLPC_CHID_57",
    "PWIBLPC_CHID_58",
    "PWIBLPC_CHID_59",
    "PWIBLPC_CHID_60",
    "PWIBLPC_CHID_61",
    "PWIBLPC_CHID_62",
    "PWIBLPC_CHID_63",
    "PWIRPC_CHID_0",
    "PWIRPC_CHID_1",
    "PWIRPC_CHID_2",
    "PWIRPC_CHID_3",
    "PWIRPC_CHID_4",
    "PWIRPC_CHID_5",
    "PWIRPC_CHID_6",
    "PWIRPC_CHID_7",
    "PWIRPC_CHID_8",
    "PWIRPC_CHID_9",
    "PWIRPC_CHID_10",
    "PWIRPC_CHID_11",
    "PWIRPC_CHID_12",
    "PWIRPC_CHID_13",
    "PWIRPC_CHID_14",
    "PWIRPC_CHID_15",
    "PWIRPC_CHID_16",
    "PWIRPC_CHID_17",
    "PWIRPC_CHID_18",
    "PWIRPC_CHID_19",
    "PWIRPC_CHID_20",
    "PWIRPC_CHID_21",
    "PWIRPC_CHID_22",
    "PWIRPC_CHID_23",
    "PWIRPC_CHID_24",
    "PWIRPC_CHID_25",
    "PWIRPC_CHID_26",
    "PWIRPC_CHID_27",
    "PWIRPC_CHID_28",
    "PWIRPC_CHID_29",
    "PWIRPC_CHID_30",
    "PWIRPC_CHID_31",
    "PWIRPC_CHID_32",
    "PWIRPC_CHID_33",
    "PWIRPC_CHID_34",
    "PWIRPC_CHID_35",
    "PWIRPC_CHID_36",
    "PWIRPC_CHID_37",
    "PWIRPC_CHID_38",
    "PWIRPC_CHID_39",
    "PWIRPC_CHID_40",
    "PWIRPC_CHID_41",
    "PWIRPC_CHID_42",
    "PWIRPC_CHID_43",
    "PWIRPC_CHID_44",
    "PWIRPC_CHID_45",
    "PWIRPC_CHID_46",
    "PWIRPC_CHID_47",
    "PWIRPC_CHID_48",
    "PWIRPC_CHID_49",
    "PWIRPC_CHID_50",
    "PWIRPC_CHID_51",
    "PWIRPC_CHID_52",
    "PWIRPC_CHID_53",
    "PWIRPC_CHID_54",
    "PWIRPC_CHID_55",
    "PWIRPC_CHID_56",
    "PWIRPC_CHID_57",
    "PWIRPC_CHID_58",
    "PWIRPC_CHID_59",
    "PWIRPC_CHID_60",
    "PWIRPC_CHID_61",
    "PWIRPC_CHID_62",
    "PWIRPC_CHID_63",
    "PWOTPC_CHID_0",
    "PWOTPC_CHID_1",
    "PWOTPC_CHID_2",
    "PWOTPC_CHID_3",
    "PWOTPC_CHID_4",
    "PWOTPC_CHID_5",
    "PWOTPC_CHID_6",
    "PWOTPC_CHID_7",
    "PWOTPC_CHID_8",
    "PWOTPC_CHID_9",
    "PWOTPC_CHID_10",
    "PWOTPC_CHID_11",
    "PWOTPC_CHID_12",
    "PWOTPC_CHID_13",
    "PWOTPC_CHID_14",
    "PWOTPC_CHID_15",
    "PWOTPC_CHID_16",
    "PWOTPC_CHID_17",
    "PWOTPC_CHID_18",
    "PWOTPC_CHID_19",
    "PWOTPC_CHID_20",
    "PWOTPC_CHID_21",
    "PWOTPC_CHID_22",
    "PWOTPC_CHID_23",
    "PWOTPC_CHID_24",
    "PWOTPC_CHID_25",
    "PWOTPC_CHID_26",
    "PWOTPC_CHID_27",
    "PWOTPC_CHID_28",
    "PWOTPC_CHID_29",
    "PWOTPC_CHID_30",
    "PWOTPC_CHID_31",
    "PWOTPC_CHID_32",
    "PWOTPC_CHID_33",
    "PWOTPC_CHID_34",
    "PWOTPC_CHID_35",
    "PWOTPC_CHID_36",
    "PWOTPC_CHID_37",
    "PWOTPC_CHID_38",
    "PWOTPC_CHID_39",
    "PWOTPC_CHID_40",
    "PWOTPC_CHID_41",
    "PWOTPC_CHID_42",
    "PWOTPC_CHID_43",
    "PWOTPC_CHID_44",
    "PWOTPC_CHID_45",
    "PWOTPC_CHID_46",
    "PWOTPC_CHID_47",
    "PWOTPC_CHID_48",
    "PWOTPC_CHID_49",
    "PWOTPC_CHID_50",
    "PWOTPC_CHID_51",
    "PWOTPC_CHID_52",
    "PWOTPC_CHID_53",
    "PWOTPC_CHID_54",
    "PWOTPC_CHID_55",
    "PWOTPC_CHID_56",
    "PWOTPC_CHID_57",
    "PWOTPC_CHID_58",
    "PWOTPC_CHID_59",
    "PWOTPC_CHID_60",
    "PWOTPC_CHID_61",
    "PWOTPC_CHID_62",
    "PWOTPC_CHID_63",
    "PWR_WATCH_DOG_CONTROL",
    "PWR_WATCH_DOG_CONTROL_MB",
    "PWR_WATCH_DOG_CONTROL_MBX",
    "PWR_WATCH_DOG_CONTROL_MBY",
    "PWR_WATCH_DOG_STATUS",
    "PWR_WATCH_DOG_STATUS_MB",
    "PWR_WATCH_DOG_STATUS_MBX",
    "PWR_WATCH_DOG_STATUS_MBY",
    "QBLOCK_NEXT_MEMDEBUG",
    "QBLOCK_NEXT_MEM_ECC_STATUS_0",
    "QBLOCK_NEXT_MEM_ECC_STATUS_1",
    "QBLOCK_NEXT_MEM_ECC_STATUS_2",
    "QBLOCK_NEXT_MEM_ECC_STATUS_3",
    "QBLOCK_NEXT_MEM_ECC_STATUS_4",
    "QBLOCK_NEXT_MEM_ECC_STATUS_5",
    "QBLOCK_NEXT_MEM_ECC_STATUS_6",
    "QBLOCK_NEXT_MEM_ECC_STATUS_7",
    "QCN_CNM_PRP_CNT",
    "QCN_CNM_PRP_CTRL",
    "QCN_CNM_PRP_DLF_COUNT",
    "QCN_CNM_PRP_DLF_COUNT_X",
    "QCN_CNM_PRP_DLF_COUNT_Y",
    "QCN_CNM_RVD_TBL_ECC_ERR1",
    "QCN_CNM_RVD_TBL_ECC_ERR2",
    "QCN_CNM_TIMER_TBL_ECC_ERR1",
    "QCN_CNM_TIMER_TBL_ECC_ERR2",
    "QCN_PFC_STATE",
    "QCN_TBID_TBL_ECC_ERR1",
    "QCN_TBID_TBL_ECC_ERR2",
    "QCN_TOV_TBL_ECC_ERR1",
    "QCN_TOV_TBL_ECC_ERR2",
    "QDB_MEM_DEBUG_TM",
    "QDCTAGCTRLDBG",
    "QDCTAGCTRLDBGSEL",
    "QDRBISTENABLE",
    "QDRCALIBRATIONBYPASS",
    "QDRCALIBRATIONCONFIGURATIONREGISTER",
    "QDRCALIBRATIONTRIGGER",
    "QDRCONTROLLERRESETREGISTER",
    "QDRCQEDGESELECT",
    "QDRDLLOFFCONTROL",
    "QDRDUMMYDATA0",
    "QDRDUMMYDATA1",
    "QDRDUMMYDATA2",
    "QDRDUMMYDATA3",
    "QDRDUMMYDATA4",
    "QDRDUMMYDATA5",
    "QDRDUMMYDATA6",
    "QDRDUMMYDATA7",
    "QDRECCBITCORRECTIONCOUNTER",
    "QDRECCERRORCOUNTER",
    "QDRINITSTATUS",
    "QDRPHYRESET",
    "QDRPLLCONFIG",
    "QDRPLLEXTPROG",
    "QDRPROTECTDISABLE",
    "QDRREADCNT",
    "QDRREPLYDELAY",
    "QDRREPLYLOCK",
    "QDRSEEKDATA1",
    "QDRSEEKDATA2",
    "QDR_INDIRECTCOMMAND",
    "QDR_INDIRECTCOMMANDADDRESS",
    "QDR_INDIRECTCOMMANDDATAINCREMENT",
    "QDR_INDIRECTCOMMANDRDDATA",
    "QDR_INDIRECTCOMMANDWRDATA",
    "QDR_INTERRUPTMASKREGISTER",
    "QDR_INTERRUPTREGISTER",
    "QENTRY_LOWER_MEMDEBUG_0",
    "QENTRY_LOWER_MEMDEBUG_1",
    "QENTRY_LOWER_MEM_ECC_STATUS_0",
    "QENTRY_LOWER_MEM_ECC_STATUS_1",
    "QENTRY_LOWER_MEM_ECC_STATUS_2",
    "QENTRY_LOWER_MEM_ECC_STATUS_3",
    "QENTRY_LOWER_MEM_ECC_STATUS_4",
    "QENTRY_LOWER_MEM_ECC_STATUS_5",
    "QENTRY_LOWER_MEM_ECC_STATUS_6",
    "QENTRY_LOWER_MEM_ECC_STATUS_7",
    "QENTRY_UPPER_MEMDEBUG_0",
    "QENTRY_UPPER_MEMDEBUG_1",
    "QENTRY_UPPER_MEM_ECC_STATUS_0",
    "QENTRY_UPPER_MEM_ECC_STATUS_1",
    "QENTRY_UPPER_MEM_ECC_STATUS_2",
    "QENTRY_UPPER_MEM_ECC_STATUS_3",
    "QENTRY_UPPER_MEM_ECC_STATUS_4",
    "QENTRY_UPPER_MEM_ECC_STATUS_5",
    "QENTRY_UPPER_MEM_ECC_STATUS_6",
    "QENTRY_UPPER_MEM_ECC_STATUS_7",
    "QE_INTEROP_CONFIG",
    "QE_TYPE_CHANNEL_MASK_A0_HI",
    "QE_TYPE_CHANNEL_MASK_A0_LO",
    "QE_TYPE_CHANNEL_MASK_A1_HI",
    "QE_TYPE_CHANNEL_MASK_A1_LO",
    "QE_TYPE_CHANNEL_MASK_A2_HI",
    "QE_TYPE_CHANNEL_MASK_A2_LO",
    "QE_TYPE_CHANNEL_MASK_A3_HI",
    "QE_TYPE_CHANNEL_MASK_A3_LO",
    "QE_TYPE_CHANNEL_MASK_B0_HI",
    "QE_TYPE_CHANNEL_MASK_B0_LO",
    "QE_TYPE_CHANNEL_MASK_B1_HI",
    "QE_TYPE_CHANNEL_MASK_B1_LO",
    "QE_TYPE_CHANNEL_MASK_B2_HI",
    "QE_TYPE_CHANNEL_MASK_B2_LO",
    "QE_TYPE_CHANNEL_MASK_B3_HI",
    "QE_TYPE_CHANNEL_MASK_B3_LO",
    "QGPORT_CONFIG",
    "QGPORT_MAC_XGXS_CTRL",
    "QGPORT_MAC_XGXS_STAT_GS0",
    "QGPORT_MAC_XGXS_STAT_GS1",
    "QGPORT_MAC_XGXS_STAT_GS2",
    "QGPORT_MAC_XGXS_STAT_GS3",
    "QMA_BP_SYNC",
    "QMA_CONFIG0",
    "QMA_CONFIG1",
    "QMA_DEBUG1",
    "QMA_DEBUG2",
    "QMA_ECC_DEBUG0",
    "QMA_ECC_ERROR0",
    "QMA_ECC_ERROR0_MASK",
    "QMA_ERROR0",
    "QMA_ERROR1",
    "QMA_ERROR2",
    "QMA_ERROR0_MASK",
    "QMA_ERROR1_MASK",
    "QMA_ERROR2_MASK",
    "QMA_HALT_CFG",
    "QMA_IFENQR_DEBUG",
    "QMA_LQ_WRED_PDROP0",
    "QMA_LQ_WRED_PDROP1",
    "QMA_QBUFFSPROFILE_ECC_STATUS",
    "QMA_QS_SB_DEBUG",
    "QMA_Q_MAX_BUFFS_ECC_STATUS",
    "QMA_Q_MIN_BUFFS_ECC_STATUS",
    "QMA_RAM_TM0",
    "QMA_RAM_TM1",
    "QMA_RANDGEN_ECC_STATUS",
    "QMA_RAND_DEBUG",
    "QMA_RBENQR_DEBUG",
    "QMA_RBENQR_FIFO_ECC_STATUS",
    "QMA_RB_SB_DEBUG",
    "QMA_SW_RESET",
    "QMA_TAG_DEBUG",
    "QMA_VOQ_WRED_PDROP0",
    "QMA_VOQ_WRED_PDROP1",
    "QMA_VOQ_WRED_STATE_ECC_STATUS",
    "QMA_WREDCURVE_ECC_STATUS",
    "QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUS",
    "QMA_WRED_CONFIG",
    "QMB_ALLOCBUFFSCNT_ECC_STATUS",
    "QMB_ARB_DEBUG",
    "QMB_BUFFER_LIST_A_ECC_STATUS",
    "QMB_BUFFER_LIST_B_ECC_STATUS",
    "QMB_BUFFER_LIST_C_ECC_STATUS",
    "QMB_BUFFER_LIST_D_ECC_STATUS",
    "QMB_CONFIG0",
    "QMB_CONFIG1",
    "QMB_CONFIG2",
    "QMB_CONFIG3",
    "QMB_DEBUG0",
    "QMB_DEBUG1",
    "QMB_DEBUG2",
    "QMB_DEBUG_CNT0",
    "QMB_DEBUG_CNT1",
    "QMB_DEBUG_CNT2",
    "QMB_DEBUG_CNT3",
    "QMB_DEBUG_CNT4",
    "QMB_DEBUG_CNT5",
    "QMB_DEBUG_CNT6",
    "QMB_DEBUG_CNT7",
    "QMB_DEQD_SB_DEBUG",
    "QMB_ECC_DEBUG0",
    "QMB_ECC_ERROR0",
    "QMB_ECC_ERROR1",
    "QMB_ECC_ERROR0_MASK",
    "QMB_ECC_ERROR1_MASK",
    "QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUS",
    "QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUS",
    "QMB_ECONTEXT_TAIL_LLA_ECC_STATUS",
    "QMB_EMPTY_QUEUE_GRANT",
    "QMB_ENQD_DEBUG",
    "QMB_ENQD_FIFO_ECC_STATUS",
    "QMB_ENQD_SB_DEBUG",
    "QMB_ENQR_DEBUG",
    "QMB_ENQR_FIFO_ECC_STATUS",
    "QMB_ENQ_REQ_DEBUG4",
    "QMB_ERROR0",
    "QMB_ERROR1",
    "QMB_ERROR2",
    "QMB_ERROR3",
    "QMB_ERROR0_MASK",
    "QMB_ERROR1_MASK",
    "QMB_ERROR2_MASK",
    "QMB_ERROR3_MASK",
    "QMB_ETAGS_DEBUG0",
    "QMB_ETAGS_DEBUG1",
    "QMB_FLUSH_PENDING_ECC_STATUS",
    "QMB_FL_DEBUG0",
    "QMB_FL_DEBUG1",
    "QMB_FL_DEBUG2",
    "QMB_FL_DEBUG3",
    "QMB_FL_DEBUG4",
    "QMB_HALT_CFG",
    "QMB_HEAD_LLA_ECC_STATUS",
    "QMB_LLA_TRANS_ECC_STATUS",
    "QMB_PFC_COS0_STATUS0",
    "QMB_PFC_COS0_WATERMARK",
    "QMB_PFC_COS1_STATUS0",
    "QMB_PFC_COS1_WATERMARK",
    "QMB_PFC_COS2_STATUS0",
    "QMB_PFC_COS2_WATERMARK",
    "QMB_PFC_COS3_STATUS0",
    "QMB_PFC_COS3_WATERMARK",
    "QMB_PFC_COS4_STATUS0",
    "QMB_PFC_COS4_WATERMARK",
    "QMB_PFC_COS5_STATUS0",
    "QMB_PFC_COS5_WATERMARK",
    "QMB_PFC_COS6_STATUS0",
    "QMB_PFC_COS6_WATERMARK",
    "QMB_PFC_COS7_STATUS0",
    "QMB_PFC_COS7_WATERMARK",
    "QMB_PFC_ERROR",
    "QMB_PFC_ERROR_MASK",
    "QMB_PFC_LINE_CNT_ECC_STATUS",
    "QMB_PFC_LOSSLESS_STATUS",
    "QMB_PFC_PG_RESERVE_DROP_0",
    "QMB_PFC_PG_RESERVE_DROP_1",
    "QMB_PFC_PG_TAIL_DROP_0",
    "QMB_PFC_PG_TAIL_DROP_1",
    "QMB_PFC_SP_PG_TAIL_DROP",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR0",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR1",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR2",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR3",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASK",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASK",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASK",
    "QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASK",
    "QMB_PFC_SP_PG_XSTATE0",
    "QMB_PFC_SP_PG_XSTATE1",
    "QMB_PFC_SP_PG_XSTATE2",
    "QMB_PFC_SP_PG_XSTATE3",
    "QMB_PKT_HDR_ADJUST0",
    "QMB_PKT_HDR_ADJUST1",
    "QMB_PKT_HDR_ADJUST2",
    "QMB_PKT_HDR_ADJUST3",
    "QMB_PKT_HDR_ADJUST4",
    "QMB_QUEUE_CONFIG_CTRL",
    "QMB_QUEUE_CONFIG_DATA",
    "QMB_RAM_TM0",
    "QMB_RAM_TM1",
    "QMB_SELECTED_Q",
    "QMB_SLQ_BYTE_CNT",
    "QMB_SLQ_COUNTER_ECC_STATUS",
    "QMB_SLQ_PKT_CNT",
    "QMB_SLQ_PTR",
    "QMB_STATSCFG_ECC_STATUS",
    "QMB_STATUS0",
    "QMB_STATUS1",
    "QMB_SW_RESET",
    "QMB_TAIL_LLA_ECC_STATUS",
    "QMB_TC_FP_ECC_STATUS",
    "QMB_TRACE_IF_STATUS",
    "QMB_TRACE_IF_STATUS_MASK",
    "QMC_AGER_CONFIG0",
    "QMC_AGER_CONFIG1",
    "QMC_BUFFER_AGE_ECC_STATUS",
    "QMC_CONFIG0",
    "QMC_DC_CONFIG0",
    "QMC_DC_CONFIG1",
    "QMC_ECC_DEBUG",
    "QMC_ECC_ERROR",
    "QMC_ECC_ERROR_MASK",
    "QMC_ERROR0",
    "QMC_ERROR0_MASK",
    "QMC_QAVG_CONFIG0",
    "QMC_RAM_TM0",
    "QMC_RATE_DELTA_MAX_ECC_STATUS",
    "QMC_STATUS0",
    "QMC_STATUS1",
    "QMC_SW_RESET",
    "QMC_VOQ_ARRIVALS_ECC_STATUS",
    "QMC_VOQ_CONFIG_ECC_STATUS",
    "QM_AGED_DROP_COUNT",
    "QM_AGER_CONFIG",
    "QM_AGER_DEBUG",
    "QM_AGER_STATUS",
    "QM_AG_ACCEPT_COUNT",
    "QM_BUFFER_CONFIG0",
    "QM_BUFFER_CONFIG1",
    "QM_BUFFER_CONFIG2",
    "QM_BUFFER_CONFIG3",
    "QM_BUFFER_CONFIG4",
    "QM_BUFFER_CONFIG5",
    "QM_BUFFER_CONFIG6",
    "QM_BUFFER_CONFIG7",
    "QM_BUFFER_CONFIG8",
    "QM_BUFFER_STATUS0",
    "QM_BUFFER_STATUS1",
    "QM_BUFFER_STATUS2",
    "QM_BUFFER_STATUS3",
    "QM_BUFFER_STATUS4",
    "QM_CONFIG",
    "QM_CS_CONFIG0",
    "QM_CS_CONFIG1",
    "QM_CS_QSTATSLKUP0",
    "QM_CS_QSTATSLKUP1",
    "QM_DEBUG",
    "QM_DEBUG_ENQ_TAG",
    "QM_DEBUG_HPRE_ENQ",
    "QM_DEBUG_HPRE_ENQDONE",
    "QM_DEBUG_HPTE_DEQ",
    "QM_DEBUG_IPRE0_EG_ENQ_RESP",
    "QM_DEBUG_IPRE0_IG_ENQ_RESP",
    "QM_DEBUG_IPRE1_EG_ENQ_RESP",
    "QM_DEBUG_IPRE1_IG_ENQ_RESP",
    "QM_DEBUG_IPRE_EG_ENQ",
    "QM_DEBUG_IPRE_EG_ENQDONE",
    "QM_DEBUG_IPRE_IG_ENQ",
    "QM_DEBUG_IPRE_IG_ENQDONE",
    "QM_DEBUG_IPTE_EG_DEQ",
    "QM_DEBUG_IPTE_EG_DEQDONE",
    "QM_DEBUG_IPTE_IG_DEQ",
    "QM_DEBUG_IPTE_IG_DEQDONE",
    "QM_DEBUG_LB_DROP",
    "QM_DQUEUE_CONFIG0",
    "QM_DQUEUE_CONFIG1",
    "QM_DQUEUE_CONFIG2",
    "QM_DQUEUE_CONFIG3",
    "QM_ECC_DEBUG0",
    "QM_ECC_DEBUG1",
    "QM_ECC_DEBUG2",
    "QM_ECC_DEBUG3",
    "QM_ECC_DEBUG4",
    "QM_ECC_ERROR0",
    "QM_ECC_ERROR1",
    "QM_ECC_ERROR2",
    "QM_ECC_ERROR3",
    "QM_ECC_ERROR0_MASK",
    "QM_ECC_ERROR1_MASK",
    "QM_ECC_ERROR2_MASK",
    "QM_ECC_ERROR3_MASK",
    "QM_ECC_STATUS0",
    "QM_ECC_STATUS1",
    "QM_ECC_STATUS2",
    "QM_ECC_STATUS3",
    "QM_ECC_STATUS4",
    "QM_ECC_STATUS5",
    "QM_ECC_STATUS6",
    "QM_ECC_STATUS7",
    "QM_ECC_STATUS8",
    "QM_ECC_STATUS9",
    "QM_ECC_STATUS10",
    "QM_ECC_STATUS11",
    "QM_ECC_STATUS12",
    "QM_ECC_STATUS13",
    "QM_ECC_STATUS14",
    "QM_ECC_STATUS15",
    "QM_ECC_STATUS16",
    "QM_ECC_STATUS17",
    "QM_ECC_STATUS18",
    "QM_ECC_STATUS19",
    "QM_EGRESS_SQ_ACCEPT_COUNT",
    "QM_EGRESS_SQ_DROP_COUNT",
    "QM_ERROR",
    "QM_ERROR_MASK",
    "QM_FC_CONFIG0",
    "QM_FC_CONFIG1",
    "QM_FC_CONFIG2",
    "QM_FC_DEBUG0",
    "QM_FC_DEBUG1",
    "QM_FC_DEBUG2",
    "QM_FC_DEBUG3",
    "QM_FC_DEBUG4",
    "QM_FC_DEBUG5",
    "QM_FC_STATUS0",
    "QM_FC_STATUS1",
    "QM_FC_STATUS2",
    "QM_FC_STATUS3",
    "QM_FC_STATUS4",
    "QM_FP_CONFIG0",
    "QM_FP_CONFIG1",
    "QM_FP_FIFO_PTR0",
    "QM_FP_FIFO_PTR1",
    "QM_FP_FIFO_PTR2",
    "QM_FP_FIFO_PTR3",
    "QM_FP_FIFO_PTR4",
    "QM_FP_STATUS0",
    "QM_FP_STATUS1",
    "QM_FP_STATUS2",
    "QM_FP_STATUS3",
    "QM_FP_STATUS4",
    "QM_FP_STATUS5",
    "QM_HCFC_CONFIG0",
    "QM_HCFC_CONFIG1",
    "QM_HPTE_PAUSE_CONFIG0",
    "QM_HPTE_PAUSE_CONFIG1",
    "QM_HPTE_PAUSE_DEBUG0",
    "QM_HPTE_PAUSE_DEBUG1",
    "QM_HPTE_PAUSE_DEBUG2",
    "QM_HPTE_PAUSE_DEBUG3",
    "QM_HPTE_PAUSE_DEBUG4",
    "QM_HPTE_PAUSE_DEBUG5",
    "QM_HPTE_PAUSE_STATUS0",
    "QM_HPTE_PAUSE_STATUS1",
    "QM_HPTE_PAUSE_STATUS2",
    "QM_HPTE_PAUSE_STATUS3",
    "QM_HPTE_PAUSE_STATUS4",
    "QM_INGRESS_SQ_ACCEPT_COUNT",
    "QM_INGRESS_SQ_DROP_COUNT",
    "QM_IPRE_EG_PAUSE_DEBUG",
    "QM_IPRE_IG_PAUSE_DEBUG",
    "QM_LLFC_CONFIG",
    "QM_LLFC_COS_TO_PG_MAP0",
    "QM_LLFC_COS_TO_PG_MAP1",
    "QM_LLFC_COS_TO_PG_MAP2",
    "QM_LLFC_COS_TO_PG_MAP3",
    "QM_MEM_INIT",
    "QM_MEM_INIT_STATUS",
    "QM_MEM_TEST0",
    "QM_MEM_TEST1",
    "QM_MEM_TEST2",
    "QM_MEM_TEST3",
    "QM_MEM_TEST4",
    "QM_MEM_TEST5",
    "QM_MEM_TEST6",
    "QM_MEM_TEST7",
    "QM_MEM_TEST8",
    "QM_MEM_TEST9",
    "QM_MEM_TEST10",
    "QM_MEM_TEST11",
    "QM_MEM_TEST12",
    "QM_PARITY_DEBUG",
    "QM_PARITY_ERROR",
    "QM_PARITY_ERROR_MASK",
    "QM_PARITY_STATUS",
    "QM_PD_ASSIST",
    "QM_PED_EGRESS_ACCEPT_COUNT",
    "QM_PED_EGRESS_DROP_COUNT",
    "QM_PED_INGRESS_ACCEPT_COUNT",
    "QM_PED_INGRESS_DROP_COUNT",
    "QM_PFC_CONFIG0",
    "QM_PFC_CONFIG1",
    "QM_PFC_CONFIG2",
    "QM_PFC_DEBUG",
    "QM_PFC_ENQ_SRC_PORT_LKUP_CFG",
    "QM_PFC_ENQ_SRC_PORT_LKUP_DEBUG",
    "QM_PFC_MAX_THRESHOLD_COS0",
    "QM_PFC_MAX_THRESHOLD_COS1",
    "QM_PFC_MAX_THRESHOLD_COS2",
    "QM_PFC_MAX_THRESHOLD_COS3",
    "QM_PFC_MAX_THRESHOLD_COS4",
    "QM_PFC_MAX_THRESHOLD_COS5",
    "QM_PFC_MAX_THRESHOLD_COS6",
    "QM_PFC_MAX_THRESHOLD_COS7",
    "QM_PFC_PG_BUF_XON_THRESHOLD_0",
    "QM_PFC_PG_BUF_XON_THRESHOLD_1",
    "QM_PFC_PG_BUF_XON_THRESHOLD_2",
    "QM_PFC_PG_BUF_XON_THRESHOLD_3",
    "QM_PFC_PG_BUF_XON_THRESHOLD_4",
    "QM_PFC_PG_BUF_XON_THRESHOLD_5",
    "QM_PFC_PG_BUF_XON_THRESHOLD_6",
    "QM_PFC_PG_BUF_XON_THRESHOLD_7",
    "QM_PFC_RSVD_THRESHOLD_0",
    "QM_PFC_RSVD_THRESHOLD_1",
    "QM_PFC_RSVD_THRESHOLD_2",
    "QM_PFC_RSVD_THRESHOLD_3",
    "QM_PFC_RSVD_THRESHOLD_4",
    "QM_PFC_RSVD_THRESHOLD_5",
    "QM_PFC_RSVD_THRESHOLD_6",
    "QM_PFC_RSVD_THRESHOLD_7",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6",
    "QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6",
    "QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_0",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_1",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_2",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_3",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_4",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_5",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_6",
    "QM_PFC_SP_PG_LINE_XON_THRESHOLD_7",
    "QM_PFC_THRESHOLD_COS0",
    "QM_PFC_THRESHOLD_COS1",
    "QM_PFC_THRESHOLD_COS2",
    "QM_PFC_THRESHOLD_COS3",
    "QM_PFC_THRESHOLD_COS4",
    "QM_PFC_THRESHOLD_COS5",
    "QM_PFC_THRESHOLD_COS6",
    "QM_PFC_THRESHOLD_COS7",
    "QM_QSB_RAND_SB_DEBUG",
    "QM_QSB_RATE_SB_DEBUG",
    "QM_QUEUE_STATUS0",
    "QM_QUEUE_STATUS1",
    "QM_RC_ACCEPT_COUNT",
    "QM_REPL_STATUS",
    "QM_RESERVED_DROP_COUNT",
    "QM_RP_ACCEPT_COUNT",
    "QM_RT_ACCEPT_COUNT",
    "QM_TAIL_DROP_CONFIG",
    "QM_TM_DROP_COUNT0",
    "QM_TM_DROP_COUNT1",
    "QM_TRACE_IF_HPRE_ENQDONE_CAPT0",
    "QM_TRACE_IF_HPRE_ENQDONE_CAPT1",
    "QM_TRACE_IF_HPRE_ENQDONE_CAPT2",
    "QM_TRACE_IF_HPRE_ENQDONE_CAPT3",
    "QM_TRACE_IF_HPRE_ENQDONE_CONTROL",
    "QM_TRACE_IF_HPRE_ENQDONE_COUNTER",
    "QM_TRACE_IF_HPRE_ENQDONE_MASK0",
    "QM_TRACE_IF_HPRE_ENQDONE_MASK1",
    "QM_TRACE_IF_HPRE_ENQDONE_MASK2",
    "QM_TRACE_IF_HPRE_ENQDONE_MASK3",
    "QM_TRACE_IF_HPRE_ENQDONE_VALUE0",
    "QM_TRACE_IF_HPRE_ENQDONE_VALUE1",
    "QM_TRACE_IF_HPRE_ENQDONE_VALUE2",
    "QM_TRACE_IF_HPRE_ENQDONE_VALUE3",
    "QM_TRACE_IF_HPRE_ENQUEUE_CAPT0",
    "QM_TRACE_IF_HPRE_ENQUEUE_CAPT1",
    "QM_TRACE_IF_HPRE_ENQUEUE_CAPT2",
    "QM_TRACE_IF_HPRE_ENQUEUE_CAPT3",
    "QM_TRACE_IF_HPRE_ENQUEUE_CAPT4",
    "QM_TRACE_IF_HPRE_ENQUEUE_CAPT5",
    "QM_TRACE_IF_HPRE_ENQUEUE_CONTROL",
    "QM_TRACE_IF_HPRE_ENQUEUE_COUNTER",
    "QM_TRACE_IF_HPRE_ENQUEUE_MASK0",
    "QM_TRACE_IF_HPRE_ENQUEUE_MASK1",
    "QM_TRACE_IF_HPRE_ENQUEUE_MASK2",
    "QM_TRACE_IF_HPRE_ENQUEUE_MASK3",
    "QM_TRACE_IF_HPRE_ENQUEUE_MASK4",
    "QM_TRACE_IF_HPRE_ENQUEUE_MASK5",
    "QM_TRACE_IF_HPRE_ENQUEUE_VALUE0",
    "QM_TRACE_IF_HPRE_ENQUEUE_VALUE1",
    "QM_TRACE_IF_HPRE_ENQUEUE_VALUE2",
    "QM_TRACE_IF_HPRE_ENQUEUE_VALUE3",
    "QM_TRACE_IF_HPRE_ENQUEUE_VALUE4",
    "QM_TRACE_IF_HPRE_ENQUEUE_VALUE5",
    "QM_TRACE_IF_HPTE_DEQUEUE_CAPT0",
    "QM_TRACE_IF_HPTE_DEQUEUE_CAPT1",
    "QM_TRACE_IF_HPTE_DEQUEUE_CAPT2",
    "QM_TRACE_IF_HPTE_DEQUEUE_CONTROL",
    "QM_TRACE_IF_HPTE_DEQUEUE_COUNTER",
    "QM_TRACE_IF_HPTE_DEQUEUE_MASK0",
    "QM_TRACE_IF_HPTE_DEQUEUE_MASK1",
    "QM_TRACE_IF_HPTE_DEQUEUE_MASK2",
    "QM_TRACE_IF_HPTE_DEQUEUE_VALUE0",
    "QM_TRACE_IF_HPTE_DEQUEUE_VALUE1",
    "QM_TRACE_IF_HPTE_DEQUEUE_VALUE2",
    "QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CAPT0",
    "QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CONTROL",
    "QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_COUNTER",
    "QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0",
    "QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_VALUE0",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_CONTROL",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_COUNTER",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE0",
    "QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE1",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT3",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_CONTROL",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_COUNTER",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK3",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE0",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE1",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE2",
    "QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE3",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT0",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT1",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_CONTROL",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_COUNTER",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_MASK0",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_MASK1",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE0",
    "QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE1",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT0",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT1",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT2",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT3",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_CONTROL",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_COUNTER",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK0",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK1",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK2",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK3",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE0",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE1",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE2",
    "QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE3",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_CONTROL",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_COUNTER",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE0",
    "QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE1",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_CONTROL",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_COUNTER",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE0",
    "QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE1",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT0",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT1",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_CONTROL",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_COUNTER",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_MASK0",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_MASK1",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE0",
    "QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE1",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT0",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT1",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_CONTROL",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_COUNTER",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK0",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK1",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE0",
    "QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE1",
    "QM_TRACE_IF_STATUS",
    "QM_TRACE_IF_STATUS_MASK",
    "QM_TX_DEQREQ_SB_DEBUG",
    "QNUMCNTSEL",
    "QPORT_CNTMAXSIZE",
    "QPORT_CONFIG",
    "QPORT_RSV_MASK",
    "QPORT_SGNDET_EARLYCRS",
    "QPORT_STAT_UPDATE_MASK",
    "QPORT_TPID",
    "QPP_BP_MONITOR_DEBUG",
    "QSA_AGEEVENT_ECC_STATUS",
    "QSA_AGEFLAGS_ECC_STATUS",
    "QSA_AGEH_ECC_STATUS",
    "QSA_AGEL_ECC_STATUS",
    "QSA_AGETHRESH_ECC_STATUS",
    "QSA_BSE_ECC_STATUS",
    "QSA_BSN_ECC_STATUS",
    "QSA_CALENDAR_AGER_ECC_DEBUG",
    "QSA_CALENDAR_AGER_ECC_ERROR",
    "QSA_CALENDAR_AGER_ECC_ERROR_MASK",
    "QSA_CALENDAR_ECC_STATUS",
    "QSA_E2NT_ECC_STATUS",
    "QSA_ENQDEQD_SB_DEBUG",
    "QSA_ERROR",
    "QSA_ERROR_MASK",
    "QSA_HALT_CFG",
    "QSA_INIT",
    "QSA_MEM_DEBUG_AGEFLAGS",
    "QSA_MEM_DEBUG_AGEH",
    "QSA_MEM_DEBUG_AGEL",
    "QSA_MEM_DEBUG_ASSORTED0",
    "QSA_MEM_DEBUG_ASSORTED1",
    "QSA_MEM_DEBUG_ASSORTED2",
    "QSA_Q2SC0_ECC_STATUS",
    "QSA_Q2SC1_ECC_STATUS",
    "QSA_QPARAMS_ECC_STATUS",
    "QSA_QPP_ECC_DEBUG",
    "QSA_QPP_ECC_ERROR",
    "QSA_QPP_ECC_ERROR_MASK",
    "QSA_QSTATE_ECC_STATUS",
    "QSA_QTHRESH_ECC_STATUS",
    "QSA_S2N_ECC_STATUS",
    "QSA_SOFT_RESET",
    "QSA_TRACE_IF_STATUS",
    "QSA_TRACE_IF_STATUS_MASK",
    "QSA_TREX2_DEBUG_ENABLE",
    "QSA_TSTB_ECC_STATUS",
    "QSB_BAA0_ECC_STATUS",
    "QSB_BAA1_ECC_STATUS",
    "QSB_BAA2_ECC_STATUS",
    "QSB_BAA3_ECC_STATUS",
    "QSB_BAA4_ECC_STATUS",
    "QSB_BAA5_ECC_STATUS",
    "QSB_BAA6_ECC_STATUS",
    "QSB_BAA_ECC_DEBUG",
    "QSB_BAA_ECC_ERROR",
    "QSB_BAA_ECC_ERROR_MASK",
    "QSB_ENABLE",
    "QSB_GEN_ERROR_FLAGS",
    "QSB_GEN_ERROR_FLAGS_MASK",
    "QSB_GGP_ECC_STATUS",
    "QSB_HALT_CFG",
    "QSB_INIT",
    "QSB_MEM_DEBUG_ASSORTED0",
    "QSB_MEM_DEBUG_ASSORTED1",
    "QSB_MEM_DEBUG_BAA0",
    "QSB_MEM_DEBUG_BAA1",
    "QSB_MEM_DEBUG_BAA2",
    "QSB_MEM_DEBUG_SHAPER0",
    "QSB_MEM_DEBUG_SHAPER1",
    "QSB_PLUT_ECC_STATUS",
    "QSB_PUP0_ECC_STATUS",
    "QSB_PUP1_ECC_STATUS",
    "QSB_PUP_ERROR_FLAGS",
    "QSB_PUP_ERROR_FLAGS_MASK",
    "QSB_SHAPER0_ECC_STATUS",
    "QSB_SHAPER1_ECC_STATUS",
    "QSB_SHAPER2_ECC_STATUS",
    "QSB_SHAPER3_ECC_STATUS",
    "QSB_SHAPER4_ECC_STATUS",
    "QSB_SHAPER_ECC_DEBUG",
    "QSB_SHAPER_ECC_ERROR",
    "QSB_SHAPER_ECC_ERROR_MASK",
    "QSB_SOFT_RESET",
    "QSB_SPP_ECC_STATUS",
    "QSB_SPP_GGP_PUP_ECC_ERROR",
    "QSB_SPP_GGP_PUP_ECC_ERROR_MASK",
    "QSB_SPP_PUP_GGP_ECC_DEBUG",
    "QSB_TRACE_IF_STATUS",
    "QSB_TRACE_IF_STATUS_MASK",
    "QSB_TREX2_DEBUG_ENABLE",
    "QSPI_BSPI_REGISTERS_B0_CTRL",
    "QSPI_BSPI_REGISTERS_B0_STATUS",
    "QSPI_BSPI_REGISTERS_B1_CTRL",
    "QSPI_BSPI_REGISTERS_B1_STATUS",
    "QSPI_BSPI_REGISTERS_BITS_PER_CYCLE",
    "QSPI_BSPI_REGISTERS_BITS_PER_PHASE",
    "QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE",
    "QSPI_BSPI_REGISTERS_BSPI_PIO_DATA",
    "QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR",
    "QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE",
    "QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE",
    "QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE",
    "QSPI_BSPI_REGISTERS_BUSY_STATUS",
    "QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE",
    "QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE",
    "QSPI_BSPI_REGISTERS_INTR_STATUS",
    "QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL",
    "QSPI_BSPI_REGISTERS_REVISION_ID",
    "QSPI_BSPI_REGISTERS_SCRATCH",
    "QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL",
    "QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB",
    "QSPI_IDM_IDM_ERROR_LOG_COMPLETE",
    "QSPI_IDM_IDM_ERROR_LOG_CONTROL",
    "QSPI_IDM_IDM_ERROR_LOG_FLAGS",
    "QSPI_IDM_IDM_ERROR_LOG_ID",
    "QSPI_IDM_IDM_ERROR_LOG_STATUS",
    "QSPI_IDM_IDM_INTERRUPT_STATUS",
    "QSPI_IDM_IDM_IO_CONTROL_DIRECT",
    "QSPI_IDM_IDM_IO_STATUS",
    "QSPI_IDM_IDM_RESET_CONTROL",
    "QSPI_IDM_IDM_RESET_READ_ID",
    "QSPI_IDM_IDM_RESET_STATUS",
    "QSPI_IDM_IDM_RESET_WRITE_ID",
    "QSPI_MSPI_CDRAM00",
    "QSPI_MSPI_CDRAM01",
    "QSPI_MSPI_CDRAM02",
    "QSPI_MSPI_CDRAM03",
    "QSPI_MSPI_CDRAM04",
    "QSPI_MSPI_CDRAM05",
    "QSPI_MSPI_CDRAM06",
    "QSPI_MSPI_CDRAM07",
    "QSPI_MSPI_CDRAM08",
    "QSPI_MSPI_CDRAM09",
    "QSPI_MSPI_CDRAM10",
    "QSPI_MSPI_CDRAM11",
    "QSPI_MSPI_CDRAM12",
    "QSPI_MSPI_CDRAM13",
    "QSPI_MSPI_CDRAM14",
    "QSPI_MSPI_CDRAM15",
    "QSPI_MSPI_CPTQP",
    "QSPI_MSPI_DISABLE_FLUSH_GEN",
    "QSPI_MSPI_ENDQP",
    "QSPI_MSPI_INTERRUPT_MSPI_DONE",
    "QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE",
    "QSPI_MSPI_MSPI_STATUS",
    "QSPI_MSPI_NEWQP",
    "QSPI_MSPI_RXRAM00",
    "QSPI_MSPI_RXRAM01",
    "QSPI_MSPI_RXRAM02",
    "QSPI_MSPI_RXRAM03",
    "QSPI_MSPI_RXRAM04",
    "QSPI_MSPI_RXRAM05",
    "QSPI_MSPI_RXRAM06",
    "QSPI_MSPI_RXRAM07",
    "QSPI_MSPI_RXRAM08",
    "QSPI_MSPI_RXRAM09",
    "QSPI_MSPI_RXRAM10",
    "QSPI_MSPI_RXRAM11",
    "QSPI_MSPI_RXRAM12",
    "QSPI_MSPI_RXRAM13",
    "QSPI_MSPI_RXRAM14",
    "QSPI_MSPI_RXRAM15",
    "QSPI_MSPI_RXRAM16",
    "QSPI_MSPI_RXRAM17",
    "QSPI_MSPI_RXRAM18",
    "QSPI_MSPI_RXRAM19",
    "QSPI_MSPI_RXRAM20",
    "QSPI_MSPI_RXRAM21",
    "QSPI_MSPI_RXRAM22",
    "QSPI_MSPI_RXRAM23",
    "QSPI_MSPI_RXRAM24",
    "QSPI_MSPI_RXRAM25",
    "QSPI_MSPI_RXRAM26",
    "QSPI_MSPI_RXRAM27",
    "QSPI_MSPI_RXRAM28",
    "QSPI_MSPI_RXRAM29",
    "QSPI_MSPI_RXRAM30",
    "QSPI_MSPI_RXRAM31",
    "QSPI_MSPI_SPCR2",
    "QSPI_MSPI_SPCR0_LSB",
    "QSPI_MSPI_SPCR0_MSB",
    "QSPI_MSPI_SPCR1_LSB",
    "QSPI_MSPI_SPCR1_MSB",
    "QSPI_MSPI_TXRAM00",
    "QSPI_MSPI_TXRAM01",
    "QSPI_MSPI_TXRAM02",
    "QSPI_MSPI_TXRAM03",
    "QSPI_MSPI_TXRAM04",
    "QSPI_MSPI_TXRAM05",
    "QSPI_MSPI_TXRAM06",
    "QSPI_MSPI_TXRAM07",
    "QSPI_MSPI_TXRAM08",
    "QSPI_MSPI_TXRAM09",
    "QSPI_MSPI_TXRAM10",
    "QSPI_MSPI_TXRAM11",
    "QSPI_MSPI_TXRAM12",
    "QSPI_MSPI_TXRAM13",
    "QSPI_MSPI_TXRAM14",
    "QSPI_MSPI_TXRAM15",
    "QSPI_MSPI_TXRAM16",
    "QSPI_MSPI_TXRAM17",
    "QSPI_MSPI_TXRAM18",
    "QSPI_MSPI_TXRAM19",
    "QSPI_MSPI_TXRAM20",
    "QSPI_MSPI_TXRAM21",
    "QSPI_MSPI_TXRAM22",
    "QSPI_MSPI_TXRAM23",
    "QSPI_MSPI_TXRAM24",
    "QSPI_MSPI_TXRAM25",
    "QSPI_MSPI_TXRAM26",
    "QSPI_MSPI_TXRAM27",
    "QSPI_MSPI_TXRAM28",
    "QSPI_MSPI_TXRAM29",
    "QSPI_MSPI_TXRAM30",
    "QSPI_MSPI_TXRAM31",
    "QSPI_MSPI_WRITE_LOCK",
    "QSPI_RAF_CTRL",
    "QSPI_RAF_CURR_ADDR",
    "QSPI_RAF_FULLNESS",
    "QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED",
    "QSPI_RAF_INTERRUPT_LR_IMPATIENT",
    "QSPI_RAF_INTERRUPT_LR_OVERREAD",
    "QSPI_RAF_INTERRUPT_LR_SESSION_DONE",
    "QSPI_RAF_INTERRUPT_LR_TRUNCATED",
    "QSPI_RAF_NUM_WORDS",
    "QSPI_RAF_READ_DATA",
    "QSPI_RAF_START_ADDR",
    "QSPI_RAF_STATUS",
    "QSPI_RAF_WATERMARK",
    "QSPI_RAF_WORD_CNT",
    "QSTRUCT_FAP0_WATERMARK",
    "QSTRUCT_FAP1_WATERMARK",
    "QSTRUCT_FAP2_WATERMARK",
    "QSTRUCT_FAP3_WATERMARK",
    "QSTRUCT_FAPCONFIG_0",
    "QSTRUCT_FAPCONFIG_1",
    "QSTRUCT_FAPCONFIG_2",
    "QSTRUCT_FAPCONFIG_3",
    "QSTRUCT_FAPFULLRESETPOINT_0",
    "QSTRUCT_FAPFULLRESETPOINT_1",
    "QSTRUCT_FAPFULLRESETPOINT_2",
    "QSTRUCT_FAPFULLRESETPOINT_3",
    "QSTRUCT_FAPFULLSETPOINT_0",
    "QSTRUCT_FAPFULLSETPOINT_1",
    "QSTRUCT_FAPFULLSETPOINT_2",
    "QSTRUCT_FAPFULLSETPOINT_3",
    "QSTRUCT_FAPINIT_0",
    "QSTRUCT_FAPINIT_1",
    "QSTRUCT_FAPINIT_2",
    "QSTRUCT_FAPINIT_3",
    "QSTRUCT_FAPOTPCONFIG_0",
    "QSTRUCT_FAPOTPCONFIG_1",
    "QSTRUCT_FAPOTPCONFIG_2",
    "QSTRUCT_FAPOTPCONFIG_3",
    "QSTRUCT_FAPREADPOINTER_0",
    "QSTRUCT_FAPREADPOINTER_1",
    "QSTRUCT_FAPREADPOINTER_2",
    "QSTRUCT_FAPREADPOINTER_3",
    "QSTRUCT_FAPSTACKSTATUS_0",
    "QSTRUCT_FAPSTACKSTATUS_1",
    "QSTRUCT_FAPSTACKSTATUS_2",
    "QSTRUCT_FAPSTACKSTATUS_3",
    "QSTRUCT_FAP_BITMAP_ECC_DEBUG",
    "QSTRUCT_FAP_MEMDEBUG",
    "QSTRUCT_FAP_MEM_ECC_STATUS_0",
    "QSTRUCT_FAP_MEM_ECC_STATUS_1",
    "QSTRUCT_FAP_MEM_ECC_STATUS_2",
    "QSTRUCT_FAP_MEM_ECC_STATUS_3",
    "QSTRUCT_FAP_MEM_ERROR",
    "QSTRUCT_FAP_MEM_ERROR_MASK",
    "QSTRUCT_FAP_STACK_ECC_DEBUG",
    "QSTRUCT_INTERRUPT",
    "QSTRUCT_INTERRUPT_MASK",
    "QSTRUCT_QBLOCK_NEXT_ECC_DEBUG",
    "QSTRUCT_QBLOCK_NEXT_ERROR",
    "QSTRUCT_QBLOCK_NEXT_ERROR_MASK",
    "QSTRUCT_QENTRY_LOWER_ECC_DEBUG",
    "QSTRUCT_QENTRY_LOWER_ERROR",
    "QSTRUCT_QENTRY_LOWER_ERROR_MASK",
    "QSTRUCT_QENTRY_UPPER_ECC_DEBUG",
    "QSTRUCT_QENTRY_UPPER_ERROR",
    "QSTRUCT_QENTRY_UPPER_ERROR_MASK",
    "QS_CALENDAR_TYPE_DECODE",
    "QS_CONFIG0",
    "QS_CONFIG1",
    "QS_RATE_SB_DEBUG",
    "QS_TS_HI_PRI_MSK",
    "QS_TX_GRANT_SB_DEBUG",
    "QTYPEFILTER",
    "QUAD0_SERDES_CTRL",
    "QUAD0_SERDES_STATUS0",
    "QUAD0_SERDES_STATUS1",
    "QUAD1_SERDES_CTRL",
    "QUAD1_SERDES_STATUS0",
    "QUAD1_SERDES_STATUS1",
    "QUERYCNTENABLE",
    "QUERYKEY",
    "QUERYPAYLOAD",
    "QUEUEDELETEDPACKETCOUNTER",
    "QUEUEDEQUEUEPACKETCOUNTER",
    "QUEUEDISABLED_0",
    "QUEUEDISABLED_1",
    "QUEUEDISABLED_2",
    "QUEUEDISABLED_3",
    "QUEUEDISABLED_4",
    "QUEUEENQUEUEPACKETCOUNTER",
    "QUEUEMAXIMUMOCCUPANCYQUEUESIZE0",
    "QUEUENUMFILTER",
    "QUEUETOTALDISCARDEDPACKETCOUNTER",
    "QUEUE_SRC_DEBUG",
    "Q_DEPTH_THRESH0",
    "Q_DEPTH_THRESH1",
    "Q_DEPTH_THRESH2",
    "Q_DEPTH_THRESH3",
    "Q_DEPTH_THRESH4",
    "Q_DEPTH_THRESH5",
    "Q_DEPTH_THRESH6",
    "Q_DEPTH_THRESH7",
    "Q_DEPTH_THRESH8",
    "Q_DEPTH_THRESH9",
    "Q_DEPTH_THRESH10",
    "Q_DEPTH_THRESH11",
    "Q_DEPTH_THRESH12",
    "Q_DEPTH_THRESH13",
    "Q_DEPTH_THRESH14",
    "Q_DEPTH_THRESH15",
    "R64",
    "R127",
    "R255",
    "R511",
    "R1023",
    "R1518",
    "R2047",
    "R4095",
    "R9216",
    "R16383",
    "RAICFG",
    "RALN",
    "RAW_LINK_STATUS",
    "RAW_LINK_STATUS_0",
    "RAW_LINK_STATUS_1",
    "RAW_LINK_STATUS_CHANGE",
    "RAW_LINK_STATUS_CHANGE_0",
    "RAW_LINK_STATUS_CHANGE_1",
    "RAW_LINK_STATUS_CHANGE_MASK",
    "RAW_LINK_STATUS_CHANGE_MASK_0",
    "RAW_LINK_STATUS_CHANGE_MASK_1",
    "RAW_LINK_STATUS_STICKY",
    "RAW_LINK_STATUS_STICKY_0",
    "RAW_LINK_STATUS_STICKY_1",
    "RBC",
    "RBCA",
    "RBC_BYTE",
    "RBYT",
    "RB_CI_CONFIG",
    "RB_CONFIG",
    "RB_COS_MAP_TABLE_0",
    "RB_COS_MAP_TABLE_1",
    "RB_COS_MAP_TABLE_2",
    "RB_COS_MAP_TABLE_3",
    "RB_COS_MAP_TABLE_4",
    "RB_COS_MAP_TABLE_5",
    "RB_COS_MAP_TABLE_6",
    "RB_COS_MAP_TABLE_7",
    "RB_DEBUG_BAD_Q_IFH_0",
    "RB_DEBUG_BAD_Q_IFH_1",
    "RB_DEBUG_BAD_Q_IFH_2",
    "RB_DEBUG_BAD_Q_IRH_0",
    "RB_DEBUG_BAD_Q_IRH_1",
    "RB_DEBUG_EDC_LINE_COUNT",
    "RB_DEBUG_ERESP_BYTE_CNT",
    "RB_DEBUG_ERESP_PCKT_CNT",
    "RB_DEBUG_ERESP_TEST_BYTE_CNT",
    "RB_DEBUG_ERESP_TEST_MESSAGE_0",
    "RB_DEBUG_ERESP_TEST_MESSAGE_1",
    "RB_DEBUG_ERESP_TEST_MESSAGE_2",
    "RB_DEBUG_ERESP_TEST_MESSAGE_3",
    "RB_DEBUG_ERESP_TEST_PCKT_CNT",
    "RB_DEBUG_ERESP_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_ERROR_INJECT0",
    "RB_DEBUG_ERROR_INJECT1",
    "RB_DEBUG_ERROR_INJECT2",
    "RB_DEBUG_ERROR_INJECT3",
    "RB_DEBUG_ERROR_INJECT4",
    "RB_DEBUG_ERROR_INJECT5",
    "RB_DEBUG_ERROR_INJECT6",
    "RB_DEBUG_ERROR_INJECT7",
    "RB_DEBUG_ERROR_INJECT8",
    "RB_DEBUG_IF0_BYTE_CNT",
    "RB_DEBUG_IF0_DROP_COUNT",
    "RB_DEBUG_IF0_PCKT_CNT",
    "RB_DEBUG_IF0_TEST_BYTE_CNT",
    "RB_DEBUG_IF0_TEST_IRH_0",
    "RB_DEBUG_IF0_TEST_IRH_1",
    "RB_DEBUG_IF0_TEST_PCKT_CNT",
    "RB_DEBUG_IF0_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_IF1_BYTE_CNT",
    "RB_DEBUG_IF1_DROP_COUNT",
    "RB_DEBUG_IF1_PCKT_CNT",
    "RB_DEBUG_IF1_TEST_BYTE_CNT",
    "RB_DEBUG_IF1_TEST_IRH_0",
    "RB_DEBUG_IF1_TEST_IRH_1",
    "RB_DEBUG_IF1_TEST_PCKT_CNT",
    "RB_DEBUG_IF1_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_IF2_BYTE_CNT",
    "RB_DEBUG_IF2_DROP_COUNT",
    "RB_DEBUG_IF2_PCKT_CNT",
    "RB_DEBUG_IF2_TEST_BYTE_CNT",
    "RB_DEBUG_IF2_TEST_IRH_0",
    "RB_DEBUG_IF2_TEST_IRH_1",
    "RB_DEBUG_IF2_TEST_PCKT_CNT",
    "RB_DEBUG_IF2_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_IF3_BYTE_CNT",
    "RB_DEBUG_IF3_DROP_COUNT",
    "RB_DEBUG_IF3_PCKT_CNT",
    "RB_DEBUG_IF3_TEST_BYTE_CNT",
    "RB_DEBUG_IF3_TEST_IRH_0",
    "RB_DEBUG_IF3_TEST_IRH_1",
    "RB_DEBUG_IF3_TEST_PCKT_CNT",
    "RB_DEBUG_IF3_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_IF4_BYTE_CNT",
    "RB_DEBUG_IF4_DROP_COUNT",
    "RB_DEBUG_IF4_PCKT_CNT",
    "RB_DEBUG_IF4_TEST_BYTE_CNT",
    "RB_DEBUG_IF4_TEST_IRH_0",
    "RB_DEBUG_IF4_TEST_IRH_1",
    "RB_DEBUG_IF4_TEST_PCKT_CNT",
    "RB_DEBUG_IF4_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_IF5_BYTE_CNT",
    "RB_DEBUG_IF5_DROP_COUNT",
    "RB_DEBUG_IF5_PCKT_CNT",
    "RB_DEBUG_IF5_TEST_BYTE_CNT",
    "RB_DEBUG_IF5_TEST_IRH_0",
    "RB_DEBUG_IF5_TEST_IRH_1",
    "RB_DEBUG_IF5_TEST_PCKT_CNT",
    "RB_DEBUG_IF5_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_IF6_BYTE_CNT",
    "RB_DEBUG_IF6_DROP_COUNT",
    "RB_DEBUG_IF6_PCKT_CNT",
    "RB_DEBUG_IF6_TEST_BYTE_CNT",
    "RB_DEBUG_IF6_TEST_IRH_0",
    "RB_DEBUG_IF6_TEST_IRH_1",
    "RB_DEBUG_IF6_TEST_PCKT_CNT",
    "RB_DEBUG_IF6_TEST_PCKT_THRESHOLD",
    "RB_DEBUG_TEST_CONFIG",
    "RB_DEF_Q_IX_0",
    "RB_DEF_Q_IX_1",
    "RB_DEF_Q_IX_2",
    "RB_DEF_Q_IX_3",
    "RB_DRR_CONFIG0",
    "RB_DRR_CONFIG1",
    "RB_DRR_CONFIG2",
    "RB_ECC_DEBUG",
    "RB_ECC_ERROR_0",
    "RB_ECC_ERROR_1",
    "RB_ECC_ERROR_0_MASK",
    "RB_ECC_ERROR_1_MASK",
    "RB_ECC_STATUS0",
    "RB_ECC_STATUS1",
    "RB_ECC_STATUS2",
    "RB_ECC_STATUS3",
    "RB_ECC_STATUS4",
    "RB_ECC_STATUS5",
    "RB_ECC_STATUS6",
    "RB_ECC_STATUS7",
    "RB_ENQRESP_SB_DEBUG",
    "RB_ERROR_0",
    "RB_ERROR_1",
    "RB_ERROR_2",
    "RB_ERROR_0_MASK",
    "RB_ERROR_1_MASK",
    "RB_ERROR_2_MASK",
    "RB_ERROR_HALT_MASK_0",
    "RB_ERROR_HALT_MASK_1",
    "RB_ERROR_HALT_MASK_2",
    "RB_FC_E2ECC_CONFIG",
    "RB_FC_E2ECC_HCFC_CONFIG",
    "RB_FC_FORCE_MESSAGE",
    "RB_FIRST_CI_LOOKUP0",
    "RB_FIRST_CI_LOOKUP1",
    "RB_FIRST_CI_LOOKUP2",
    "RB_FIRST_CI_LOOKUP3",
    "RB_FIRST_CI_LOOKUP4",
    "RB_FIRST_CI_LOOKUP5",
    "RB_IF0_BP_CONFIG",
    "RB_IF0_BP_STATUS",
    "RB_IF0_DATA_FIFO_RESOURCE",
    "RB_IF0_DFIFO_CONFIG",
    "RB_IF0_EREQFIFO_CONFIG",
    "RB_IF0_EREQ_FIFO_RESOURCE",
    "RB_IF0_ERESPFIFO_CONFIG",
    "RB_IF0_ERESP_FIFO_RESOURCE",
    "RB_IF0_NOHEAD_FIELDS_0",
    "RB_IF0_NOHEAD_FIELDS_1",
    "RB_IF1_BP_CONFIG",
    "RB_IF1_BP_STATUS",
    "RB_IF1_DATA_FIFO_RESOURCE",
    "RB_IF1_DFIFO_CONFIG",
    "RB_IF1_EREQFIFO_CONFIG",
    "RB_IF1_EREQ_FIFO_RESOURCE",
    "RB_IF1_ERESPFIFO_CONFIG",
    "RB_IF1_ERESP_FIFO_RESOURCE",
    "RB_IF1_NOHEAD_FIELDS_0",
    "RB_IF1_NOHEAD_FIELDS_1",
    "RB_IF2_BP_CONFIG",
    "RB_IF2_BP_STATUS",
    "RB_IF2_DATA_FIFO_RESOURCE",
    "RB_IF2_DFIFO_CONFIG",
    "RB_IF2_EREQFIFO_CONFIG",
    "RB_IF2_EREQ_FIFO_RESOURCE",
    "RB_IF2_ERESPFIFO_CONFIG",
    "RB_IF2_ERESP_FIFO_RESOURCE",
    "RB_IF2_NOHEAD_FIELDS_0",
    "RB_IF2_NOHEAD_FIELDS_1",
    "RB_IF3_BP_CONFIG",
    "RB_IF3_BP_STATUS",
    "RB_IF3_DATA_FIFO_RESOURCE",
    "RB_IF3_DFIFO_CONFIG",
    "RB_IF3_EREQFIFO_CONFIG",
    "RB_IF3_EREQ_FIFO_RESOURCE",
    "RB_IF3_ERESPFIFO_CONFIG",
    "RB_IF3_ERESP_FIFO_RESOURCE",
    "RB_IF3_NOHEAD_FIELDS_0",
    "RB_IF3_NOHEAD_FIELDS_1",
    "RB_IF4_BP_CONFIG",
    "RB_IF4_BP_STATUS",
    "RB_IF4_DATA_FIFO_RESOURCE",
    "RB_IF4_DFIFO_CONFIG",
    "RB_IF4_EREQFIFO_CONFIG",
    "RB_IF4_EREQ_FIFO_RESOURCE",
    "RB_IF4_ERESPFIFO_CONFIG",
    "RB_IF4_ERESP_FIFO_RESOURCE",
    "RB_IF4_NOHEAD_FIELDS_0",
    "RB_IF4_NOHEAD_FIELDS_1",
    "RB_IF5_BP_CONFIG",
    "RB_IF5_BP_STATUS",
    "RB_IF5_DATA_FIFO_RESOURCE",
    "RB_IF5_DFIFO_CONFIG",
    "RB_IF5_EREQFIFO_CONFIG",
    "RB_IF5_EREQ_FIFO_RESOURCE",
    "RB_IF5_ERESPFIFO_CONFIG",
    "RB_IF5_ERESP_FIFO_RESOURCE",
    "RB_IF5_NOHEAD_FIELDS_0",
    "RB_IF5_NOHEAD_FIELDS_1",
    "RB_IF6_BP_CONFIG",
    "RB_IF6_BP_STATUS",
    "RB_IF6_DATA_FIFO_RESOURCE",
    "RB_IF6_DFIFO_CONFIG",
    "RB_IF6_EREQFIFO_CONFIG",
    "RB_IF6_EREQ_FIFO_RESOURCE",
    "RB_IF6_ERESPFIFO_CONFIG",
    "RB_IF6_ERESP_FIFO_RESOURCE",
    "RB_IF6_NOHEAD_FIELDS_0",
    "RB_IF6_NOHEAD_FIELDS_1",
    "RB_PRED_CONFIG0",
    "RB_PRED_CONFIG1",
    "RB_PRED_CONFIG2",
    "RB_PRED_CONFIG3",
    "RB_PRED_CONFIG4",
    "RB_PRED_CONFIG5",
    "RB_PRED_CONFIG6",
    "RB_PRED_CONFIG7",
    "RB_PRED_CONFIG8",
    "RB_PRED_CONFIG9",
    "RB_PRED_CONFIG10",
    "RB_PRED_CONFIG11",
    "RB_PRED_CONFIG12",
    "RB_RAM_TM0",
    "RB_SEG_BASE_7",
    "RB_SEG_BASE_1_2",
    "RB_SEG_BASE_3_4",
    "RB_SEG_BASE_5_6",
    "RB_SW_RESET",
    "RB_TWO_BYTE_DROP_CONFIG0",
    "RB_TWO_BYTE_DROP_CONFIG1",
    "RB_XP0_FC_HCFC_MESSAGE_0",
    "RB_XP0_FC_HCFC_MESSAGE_1",
    "RB_XP0_FC_HCFC_MESSAGE_2",
    "RB_XP0_FC_HCFC_MESSAGE_3",
    "RB_XP1_FC_HCFC_MESSAGE_0",
    "RB_XP1_FC_HCFC_MESSAGE_1",
    "RB_XP1_FC_HCFC_MESSAGE_2",
    "RB_XP1_FC_HCFC_MESSAGE_3",
    "RB_XP2_FC_HCFC_MESSAGE_0",
    "RB_XP2_FC_HCFC_MESSAGE_1",
    "RB_XP2_FC_HCFC_MESSAGE_2",
    "RB_XP2_FC_HCFC_MESSAGE_3",
    "RB_XP3_FC_HCFC_MESSAGE_0",
    "RB_XP3_FC_HCFC_MESSAGE_1",
    "RB_XP3_FC_HCFC_MESSAGE_2",
    "RB_XP3_FC_HCFC_MESSAGE_3",
    "RCHCFG_TCID_0",
    "RCHCFG_TCID_1",
    "RCHCFG_TCID_2",
    "RCHCFG_TCID_3",
    "RCHCFG_TCID_4",
    "RCHCFG_TCID_5",
    "RCHCFG_TCID_6",
    "RCHCFG_TCID_7",
    "RCHCFG_TCID_8",
    "RCHCFG_TCID_9",
    "RCHCFG_TCID_10",
    "RCHCFG_TCID_11",
    "RCHCFG_TCID_12",
    "RCHCFG_TCID_13",
    "RCHCFG_TCID_14",
    "RCHCFG_TCID_15",
    "RCI_DECREMENT_VALUES",
    "RCI_PARAMS",
    "RCOS0",
    "RCOS1",
    "RCOS2",
    "RCOS3",
    "RCOS4",
    "RCOS5",
    "RCOS6",
    "RCOS7",
    "RCOS14",
    "RCOS15",
    "RCOS0_BYTE",
    "RCOS14_BYTE",
    "RCOS15_BYTE",
    "RCOS1_BYTE",
    "RCOS2_BYTE",
    "RCOS3_BYTE",
    "RCOS4_BYTE",
    "RCOS5_BYTE",
    "RCOS6_BYTE",
    "RCOS7_BYTE",
    "RCTCPUREQUESTREGISTER",
    "RCVDPACKETCOUNTER",
    "RCVDTSO1_CID_0",
    "RCVDTSO1_CID_1",
    "RCVDTSO1_CID_2",
    "RCVDTSO1_CID_3",
    "RCVDTSO1_CID_4",
    "RCVDTSO1_CID_5",
    "RCVDTSO1_CID_6",
    "RCVDTSO1_CID_7",
    "RCVDTSO1_CID_8",
    "RCVDTSO1_CID_9",
    "RCVDTSO1_CID_10",
    "RCVDTSO1_CID_11",
    "RCVDTSO1_CID_12",
    "RCVDTSO1_CID_13",
    "RCVDTSO1_CID_14",
    "RCVDTSO1_CID_15",
    "RCVDTSO2_CID_0",
    "RCVDTSO2_CID_1",
    "RCVDTSO2_CID_2",
    "RCVDTSO2_CID_3",
    "RCVDTSO2_CID_4",
    "RCVDTSO2_CID_5",
    "RCVDTSO2_CID_6",
    "RCVDTSO2_CID_7",
    "RCVDTSO2_CID_8",
    "RCVDTSO2_CID_9",
    "RCVDTSO2_CID_10",
    "RCVDTSO2_CID_11",
    "RCVDTSO2_CID_12",
    "RCVDTSO2_CID_13",
    "RCVDTSO2_CID_14",
    "RCVDTSO2_CID_15",
    "RCV_COS_BYTES_ECC_STATUS",
    "RCV_COS_PKTS_ECC_STATUS",
    "RCV_DROP_AGG_ECC_STATUS",
    "RCV_DROP_BYTES_ECC_STATUS",
    "RCV_DROP_PKTS_ECC_STATUS",
    "RCV_HIGIG_CMD_STATS_ECC_STATUS",
    "RCV_IP_STATS_ECC_STATUS",
    "RCV_L2_BYTES_ECC_STATUS",
    "RCV_L2_PKTS_ECC_STATUS",
    "RCV_VLAN_STATS_ECC_STATUS",
    "RCYPACKETCOUNTER",
    "RCY_CAL_CONFIGURATION",
    "RCY_RATE0",
    "RCY_RATE1",
    "RC_ECC_DEBUG0",
    "RC_ECC_DEBUG1",
    "RC_ECC_DEBUG2",
    "RC_ECC_ERROR",
    "RC_ECC_ERROR_MASK",
    "RC_ECC_STATUS0",
    "RC_ECC_STATUS1",
    "RC_GLOBAL_CONFIG",
    "RC_GLOBAL_DEBUG",
    "RC_GLOBAL_DROP_CONFIG",
    "RC_GLOBAL_ERROR",
    "RC_GLOBAL_ERROR_MASK",
    "RC_INSTCTRL_PROGRAM_CONFIG",
    "RC_KEYMEM_CONFIG",
    "RC_PD_ASSIST",
    "RC_RESULTS_CONFIG",
    "RC_RESULTS_DEBUG",
    "RC_RESULTS_DEBUG_VALUE",
    "RC_RESULTS_MATCH_CNT",
    "RC_RESULTS_NON_MATCH_CNT",
    "RC_RESULTS_RULE_CNT",
    "RC_RESULTS_RULE_CNT_HI_CONFIG",
    "RC_RESULTS_RULE_CNT_LO_CONFIG",
    "RC_TEST_MODE_CONFIG",
    "RC_TRACE_IF_LRP_CAPT_0",
    "RC_TRACE_IF_LRP_CAPT_1",
    "RC_TRACE_IF_LRP_CAPT_2",
    "RC_TRACE_IF_LRP_CAPT_3",
    "RC_TRACE_IF_LRP_CAPT_4",
    "RC_TRACE_IF_LRP_CAPT_5",
    "RC_TRACE_IF_LRP_CAPT_6",
    "RC_TRACE_IF_LRP_CAPT_7",
    "RC_TRACE_IF_LRP_CAPT_8",
    "RC_TRACE_IF_LRP_CAPT_9",
    "RC_TRACE_IF_LRP_CAPT_10",
    "RC_TRACE_IF_LRP_CAPT_11",
    "RC_TRACE_IF_LRP_CAPT_12",
    "RC_TRACE_IF_LRP_CAPT_13",
    "RC_TRACE_IF_LRP_CAPT_14",
    "RC_TRACE_IF_LRP_CONTROL",
    "RC_TRACE_IF_LRP_COUNTER",
    "RC_TRACE_IF_LRP_FIELD_MASK0",
    "RC_TRACE_IF_LRP_FIELD_MASK1",
    "RC_TRACE_IF_LRP_FIELD_MASK2",
    "RC_TRACE_IF_LRP_FIELD_MASK3",
    "RC_TRACE_IF_LRP_FIELD_MASK4",
    "RC_TRACE_IF_LRP_FIELD_MASK5",
    "RC_TRACE_IF_LRP_FIELD_MASK6",
    "RC_TRACE_IF_LRP_FIELD_MASK7",
    "RC_TRACE_IF_LRP_FIELD_MASK8",
    "RC_TRACE_IF_LRP_FIELD_MASK9",
    "RC_TRACE_IF_LRP_FIELD_MASK10",
    "RC_TRACE_IF_LRP_FIELD_MASK11",
    "RC_TRACE_IF_LRP_FIELD_MASK12",
    "RC_TRACE_IF_LRP_FIELD_MASK13",
    "RC_TRACE_IF_LRP_FIELD_MASK14",
    "RC_TRACE_IF_LRP_FIELD_VALUE0",
    "RC_TRACE_IF_LRP_FIELD_VALUE1",
    "RC_TRACE_IF_LRP_FIELD_VALUE2",
    "RC_TRACE_IF_LRP_FIELD_VALUE3",
    "RC_TRACE_IF_LRP_FIELD_VALUE4",
    "RC_TRACE_IF_LRP_FIELD_VALUE5",
    "RC_TRACE_IF_LRP_FIELD_VALUE6",
    "RC_TRACE_IF_LRP_FIELD_VALUE7",
    "RC_TRACE_IF_LRP_FIELD_VALUE8",
    "RC_TRACE_IF_LRP_FIELD_VALUE9",
    "RC_TRACE_IF_LRP_FIELD_VALUE10",
    "RC_TRACE_IF_LRP_FIELD_VALUE11",
    "RC_TRACE_IF_LRP_FIELD_VALUE12",
    "RC_TRACE_IF_LRP_FIELD_VALUE13",
    "RC_TRACE_IF_LRP_FIELD_VALUE14",
    "RC_TRACE_IF_STATUS",
    "RC_TRACE_IF_STATUS_MASK",
    "RDBGC0",
    "RDBGC1",
    "RDBGC2",
    "RDBGC3",
    "RDBGC4",
    "RDBGC5",
    "RDBGC6",
    "RDBGC7",
    "RDBGC8",
    "RDBGC0_ECC_STATUS",
    "RDBGC0_SELECT",
    "RDBGC1_ECC_STATUS",
    "RDBGC1_SELECT",
    "RDBGC2_ECC_STATUS",
    "RDBGC2_SELECT",
    "RDBGC3_ECC_STATUS",
    "RDBGC3_SELECT",
    "RDBGC4_ECC_STATUS",
    "RDBGC4_SELECT",
    "RDBGC5_ECC_STATUS",
    "RDBGC5_SELECT",
    "RDBGC6_ECC_STATUS",
    "RDBGC6_SELECT",
    "RDBGC7_ECC_STATUS",
    "RDBGC7_SELECT",
    "RDBGC8_ECC_STATUS",
    "RDBGC8_SELECT",
    "RDBGC_MEM_INST0_PARITY_CONTROL",
    "RDBGC_MEM_INST0_PARITY_STATUS_INTR",
    "RDBGC_MEM_INST0_PARITY_STATUS_NACK",
    "RDBGC_MEM_INST1_PARITY_CONTROL",
    "RDBGC_MEM_INST1_PARITY_STATUS_INTR",
    "RDBGC_MEM_INST1_PARITY_STATUS_NACK",
    "RDBGC_MEM_INST2_PARITY_CONTROL",
    "RDBGC_MEM_INST2_PARITY_STATUS_INTR",
    "RDBGC_MEM_INST2_PARITY_STATUS_NACK",
    "RDBGC_SELECT_2",
    "RDECELLCNTING",
    "RDECELLCNTQ",
    "RDEDESCP_MEMDEBUG",
    "RDEECCPDROPCNT",
    "RDEERRORCODE",
    "RDEFREELIST",
    "RDEHDRMEMDEBUG",
    "RDEMEMDEBUG",
    "RDEMEMDEBUG_64",
    "RDEMINCELLLMTING",
    "RDEMINLMTCELLQ",
    "RDEMINLMTPKTQ",
    "RDEOVERLIMITDROPCNT",
    "RDEPARITYERRORPTR",
    "RDEPGMAPPING",
    "RDEPKTCNTQ",
    "RDEPORTMAXCELLEGR",
    "RDEQEMPTY",
    "RDEQFULLDROPCNT",
    "RDEQPKTCNT",
    "RDEQRST",
    "RDERDLIMIT",
    "RDERSTOFFSETCELLING",
    "RDERSTOFFSETCELLQ",
    "RDERSTOFFSETPKTQ",
    "RDESHRCELLLMTING",
    "RDESHRLMTCELLQ",
    "RDESHRLMTPKTQ",
    "RDETHDBYPASS",
    "RDETHDIDROPCNT",
    "RDETHDODROP",
    "RDETHDODROPCNT",
    "RDETOTALSHRLMTPKTEGR",
    "RDE_ADM_DPC_STORE_ECC_STATUS",
    "RDE_DEBUG_CTC_CTR",
    "RDE_DEBUG_DROP_CTR",
    "RDE_DEBUG_REDIR_CTR",
    "RDE_DEBUG_TM1",
    "RDE_DEBUG_TM2",
    "RDE_DEBUG_TM3",
    "RDE_DEBUG_TM4",
    "RDE_DEBUG_TM5",
    "RDE_DEBUG_TM6",
    "RDE_DEQ_CELL_FIFO_ECC_STATUS",
    "RDE_ECC_DEBUG",
    "RDE_GLOBAL_CONFIG",
    "RDE_ITE_REL_FIFO_ECC_STATUS",
    "RDE_POOL_SELECT",
    "RDE_PORT_COUNT_PACKET",
    "RDE_PORT_SHARED_COUNT_PACKET",
    "RDE_PORT_SHARED_LIMIT_PACKET",
    "RDE_PQE_CELL_FIFO_ECC_STATUS",
    "RDE_RPFAP_BITMAP_ECC_STATUS",
    "RDE_RPFAP_CONFIG",
    "RDE_RPFAP_FULLRESETPOINT",
    "RDE_RPFAP_FULLSETPOINT",
    "RDE_RPFAP_INIT",
    "RDE_RPFAP_LOWWATERMARK",
    "RDE_RPFAP_READPOINTER",
    "RDE_RPFAP_STACKSTATUS",
    "RDE_RPFAP_STACK_ECC_STATUS",
    "RDE_SER_COUNT",
    "RDE_SER_COUNT_2BIT",
    "RDE_SER_MASK",
    "RDE_SER_STATUS",
    "RDE_TXQ_PTRLL_ECC_STATUS",
    "RDE_TXQ_STATE_TBL_ECC_STATUS",
    "RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUS",
    "RDISC",
    "RDOS_DROP",
    "RDOT1Q",
    "RDROP",
    "RDVLN",
    "REACHABILITYCELLSCOUNTER",
    "REASSEMBLYERRORS",
    "REASSEMBLYERRORSHIT",
    "REASSEMBLYINTERRUPTREGISTER",
    "REASSEMBLYINTERRUPTREGISTERMASK",
    "REASSEMBLYREJECTTHRESHOLDENABLECONFIGURATION",
    "REASSEMBLYTIMEOUT",
    "RECEIVEDOCTETS0CNT",
    "RECEIVEDOCTETS1CNT",
    "RECEIVEDOCTETS2CNT",
    "RECEIVEDOCTETS3CNT",
    "RECEIVEDPACKETS0CNT",
    "RECEIVEDPACKETS1CNT",
    "RECEIVEDPACKETS2CNT",
    "RECEIVEDPACKETS3CNT",
    "RECEIVERESETREGISTER",
    "RECYCLINGINTERFACEPRIORITYSETTINGS",
    "RECYCLINGSHAPER",
    "REDIRECT_DROP_STATE_CELL",
    "REDIRECT_DROP_STATE_PACKET",
    "REDIRECT_XQ_DROP_STATE_PACKET",
    "RED_CNG_DROP_CNT",
    "REFRESH_COUNT_CONTROL",
    "REGISTERINTERFACEPACKETCONTROL",
    "REGISTERINTERFACEPACKETDATA_0",
    "REGISTERINTERFACEPACKETDATA_1",
    "REGISTERINTERFACEPACKETDATA_2",
    "REGISTERINTERFACEPACKETDATA_3",
    "REG_003300",
    "REG_0020100",
    "REG_0020200",
    "REG_0020300",
    "REG_0020400",
    "REG_0020500",
    "REG_0020600",
    "REG_0020700",
    "REG_0020800",
    "REG_0020900",
    "REG_0021900",
    "REG_0022000",
    "REG_0022100",
    "REG_0022200",
    "REG_0022300",
    "REG_0022400",
    "REG_0022500",
    "REG_0022600",
    "REG_0022700",
    "REG_0022800",
    "REG_0022900",
    "REG_0023000",
    "REG_0023100",
    "REG_0023200",
    "REG_0023300",
    "REG_0023400",
    "REG_0023500",
    "REG_0023600",
    "REG_0023700",
    "REG_0023800",
    "REG_0023900",
    "REG_0024000",
    "REG_0024100",
    "REG_0024200",
    "REG_0024300",
    "REG_0024600",
    "REG_0024800",
    "REG_2028600",
    "REG_2028700",
    "REG_2028800",
    "REG_2028900",
    "REG_2029000",
    "REG_2029100",
    "REG_2029200",
    "REG_2029300",
    "REG_2029400",
    "REG_2029700",
    "REG_0020A00",
    "REG_0020B00",
    "REG_0020C00",
    "REG_0020D00",
    "REG_0020E00",
    "REG_0020F00",
    "REG_0021A00",
    "REG_0021B00",
    "REG_0021C00",
    "REG_0021D00",
    "REG_0021E00",
    "REG_0021F00",
    "REG_0022A00",
    "REG_0022B00",
    "REG_0022C00",
    "REG_0022D00",
    "REG_0022E00",
    "REG_0022F00",
    "REG_0023A00",
    "REG_0023B00",
    "REG_0023C00",
    "REG_0023D00",
    "REG_0023E00",
    "REG_0023F00",
    "REG_0024A00",
    "REG_0024C00",
    "REG_2028A00",
    "REG_2028B00",
    "REG_2028C00",
    "REG_2028D00",
    "REG_2028E00",
    "REG_2028F00",
    "REJECTADMISSION",
    "REJECTSTATUSBMP",
    "REMOTE_CPU_DA_LS",
    "REMOTE_CPU_DA_MS",
    "REMOTE_CPU_LENGTH_TYPE",
    "REORDPC_CHID_0",
    "REORDPC_CHID_1",
    "REORDPC_CHID_2",
    "REORDPC_CHID_3",
    "REORDPC_CHID_4",
    "REORDPC_CHID_5",
    "REORDPC_CHID_6",
    "REORDPC_CHID_7",
    "REORDPC_CHID_8",
    "REORDPC_CHID_9",
    "REORDPC_CHID_10",
    "REORDPC_CHID_11",
    "REORDPC_CHID_12",
    "REORDPC_CHID_13",
    "REORDPC_CHID_14",
    "REORDPC_CHID_15",
    "REORDPC_CHID_16",
    "REORDPC_CHID_17",
    "REORDPC_CHID_18",
    "REORDPC_CHID_19",
    "REORDPC_CHID_20",
    "REORDPC_CHID_21",
    "REORDPC_CHID_22",
    "REORDPC_CHID_23",
    "REORDPC_CHID_24",
    "REORDPC_CHID_25",
    "REORDPC_CHID_26",
    "REORDPC_CHID_27",
    "REORDPC_CHID_28",
    "REORDPC_CHID_29",
    "REORDPC_CHID_30",
    "REORDPC_CHID_31",
    "REORDPC_CHID_32",
    "REORDPC_CHID_33",
    "REORDPC_CHID_34",
    "REORDPC_CHID_35",
    "REORDPC_CHID_36",
    "REORDPC_CHID_37",
    "REORDPC_CHID_38",
    "REORDPC_CHID_39",
    "REORDPC_CHID_40",
    "REORDPC_CHID_41",
    "REORDPC_CHID_42",
    "REORDPC_CHID_43",
    "REORDPC_CHID_44",
    "REORDPC_CHID_45",
    "REORDPC_CHID_46",
    "REORDPC_CHID_47",
    "REORDPC_CHID_48",
    "REORDPC_CHID_49",
    "REORDPC_CHID_50",
    "REORDPC_CHID_51",
    "REORDPC_CHID_52",
    "REORDPC_CHID_53",
    "REORDPC_CHID_54",
    "REORDPC_CHID_55",
    "REORDPC_CHID_56",
    "REORDPC_CHID_57",
    "REORDPC_CHID_58",
    "REORDPC_CHID_59",
    "REORDPC_CHID_60",
    "REORDPC_CHID_61",
    "REORDPC_CHID_62",
    "REORDPC_CHID_63",
    "REPLHEADMEMDEBUG",
    "REPLICATION_FIFO_DEBUG_TM",
    "REPLIST_MEMDEBUG",
    "REPLYTHRESHOLD",
    "REPL_GROUP_INFO0_MEM_DEBUG_TM",
    "REPL_GROUP_INFO1_MEM_DEBUG_TM",
    "REPL_HEAD_PTR_REPLACE",
    "REP_FIFO_SNAPSHOT_DONE",
    "REP_FIFO_SNAPSHOT_EN",
    "REP_FIFO_SNAPSHOT_INIT",
    "REP_ID_REMAP_CONTROL",
    "RERPKT",
    "RESEQUENCERCONFIGURATION",
    "RESEQUENCERERROROVERFLOW",
    "RESEQUENCERERRORS0",
    "RESEQUENCERERRORS1",
    "RESEQUENCERERRORS2",
    "RESEQUENCERFIFOINDEX",
    "RESEQUENCERFIFOVALID",
    "RESEQUENCERPORTS",
    "RESEQUENCERSTATUS0",
    "RESEQUENCERSTATUS1",
    "RESEQUENCERSTATUS2",
    "RESEQUENCERTHRESHOLDS",
    "RESETSTATUSREGISTER",
    "RESET_ON_EMPTY_MAX_64",
    "RETURNEDCREDITCOUNTER",
    "REVCD",
    "RFCR",
    "RFCS",
    "RFLR",
    "RFRG",
    "RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL",
    "RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROL",
    "RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROL",
    "RIPC4",
    "RIPC6",
    "RIPC4_HDR_ERR",
    "RIPC4_MACSEC_HDR_ERR",
    "RIPC4_MACSEC_PLAIN",
    "RIPC4_PLAIN",
    "RIPD4",
    "RIPD6",
    "RIPHCKS",
    "RIPHCKS_ECC_STATUS",
    "RIPHE4",
    "RIPHE6",
    "RJBR",
    "RJCTCNMPCKTCNT",
    "RMC",
    "RMCA",
    "RMCRC",
    "RMC_BYTE",
    "RMEP_MA_STATE_REFRESH_INDEX",
    "RMEP_PARITY_CONTROL",
    "RMEP_PARITY_STATUS",
    "RMEP_PARITY_STATUS_INTR",
    "RMEP_PARITY_STATUS_NACK",
    "RMGV",
    "RMTUE",
    "ROM_S0_IDM_ERROR_LOG_ADDR_LSB",
    "ROM_S0_IDM_ERROR_LOG_COMPLETE",
    "ROM_S0_IDM_ERROR_LOG_CONTROL",
    "ROM_S0_IDM_ERROR_LOG_FLAGS",
    "ROM_S0_IDM_ERROR_LOG_ID",
    "ROM_S0_IDM_ERROR_LOG_STATUS",
    "ROM_S0_IDM_INTERRUPT_STATUS",
    "ROM_S0_IDM_IO_CONTROL_DIRECT",
    "ROM_S0_IDM_IO_STATUS",
    "ROM_S0_IDM_RESET_CONTROL",
    "ROM_S0_IDM_RESET_READ_ID",
    "ROM_S0_IDM_RESET_STATUS",
    "ROM_S0_IDM_RESET_WRITE_ID",
    "ROVR",
    "RPFC0",
    "RPFC1",
    "RPFC2",
    "RPFC3",
    "RPFC4",
    "RPFC5",
    "RPFC6",
    "RPFC7",
    "RPFCOFF0",
    "RPFCOFF1",
    "RPFCOFF2",
    "RPFCOFF3",
    "RPFCOFF4",
    "RPFCOFF5",
    "RPFCOFF6",
    "RPFCOFF7",
    "RPFCOFF_0",
    "RPFCOFF_1",
    "RPFCOFF_2",
    "RPFCOFF_3",
    "RPFCOFF_4",
    "RPFCOFF_5",
    "RPFCOFF_6",
    "RPFCOFF_7",
    "RPFC_0",
    "RPFC_1",
    "RPFC_2",
    "RPFC_3",
    "RPFC_4",
    "RPFC_5",
    "RPFC_6",
    "RPFC_7",
    "RPKT",
    "RPOK",
    "RPORTD",
    "RPRM",
    "RQE_DEBUG_FREE_LIST_MEM",
    "RQE_DEBUG_FREE_LIST_OOP_CLR",
    "RQE_DEBUG_SAME_PORT_THDM_ERROR",
    "RQE_DEBUG_THDM_CHOKE_COUNTER",
    "RQE_DEBUG_TM1",
    "RQE_DEBUG_TM2",
    "RQE_DEBUG_TM3",
    "RQE_DEBUG_TM4",
    "RQE_DEBUG_TM5",
    "RQE_DEBUG_TM6",
    "RQE_DEBUG_TM7",
    "RQE_DEBUG_TM_DCM1",
    "RQE_DEBUG_TM_DCM2",
    "RQE_DEBUG_TM_DCM3",
    "RQE_DEBUG_TM_DCM4",
    "RQE_DEBUG_TM_DCM5",
    "RQE_DEBUG_TM_DCM6",
    "RQE_DEBUG_TM_DCM7",
    "RQE_ENABLE_SINGLE_PACKET_MODE",
    "RQE_ENABLE_THDM_PAUSE",
    "RQE_EN_COR_ERR_RPT",
    "RQE_EXTQ_REPLICATION_COUNT",
    "RQE_EXTQ_REPLICATION_LIMIT",
    "RQE_GLOBAL_CONFIG",
    "RQE_GLOBAL_DEBUG_STATUS",
    "RQE_MAXBUCKETCONFIG_L0_Q",
    "RQE_MAXBUCKETCONFIG_L1_Q",
    "RQE_MAXBUCKET_L0_Q",
    "RQE_MAXBUCKET_L1_Q",
    "RQE_MAX_SHAPER_EN",
    "RQE_MAX_SHAPER_LIMIT_COUNT",
    "RQE_MAX_SHAPER_RATE",
    "RQE_MAX_SHAPER_THRESHOLD",
    "RQE_MAX_SHAPER_THRESHOLD_CLEAR",
    "RQE_MIRROR_CONFIG",
    "RQE_PARITYERRORPOINTER1",
    "RQE_PARITYERRORPOINTER2",
    "RQE_PARITYERRORPOINTER3",
    "RQE_PARITYERRORPOINTER4",
    "RQE_PORT_CONFIG",
    "RQE_PP_PORT_CONFIG",
    "RQE_PRIORITY_QUEUE_ENTRY",
    "RQE_PRIORITY_QUEUE_HEAD",
    "RQE_PRIORITY_QUEUE_TAIL",
    "RQE_PRIORITY_SCHEDULING_TYPE",
    "RQE_PRIORITY_WERR_WEIGHT",
    "RQE_QUEUE_OFFSET",
    "RQE_REPLICATION_ENTRY_COUNT",
    "RQE_REPLICATION_ENTRY_THRESHOLD",
    "RQE_REP_BUF_WATERMARK",
    "RQE_REP_BUF_WATERMARK_CLEAR",
    "RQE_SCHEDULER_CONFIG",
    "RQE_SCHEDULER_WEIGHT_L0_QUEUE",
    "RQE_SCHEDULER_WEIGHT_L1_QUEUE",
    "RQE_SER_COUNT",
    "RQE_SER_COUNT_2BIT",
    "RQE_SER_MASK",
    "RQE_SER_STATUS",
    "RQE_WERR_MAXSC_CLEAR",
    "RQE_WERR_MAXSC_RESET",
    "RQE_WERR_WORKING_COUNTS",
    "RQE_WERR_WORKING_COUNTS_CLEAR",
    "RQE_WORK_FIFO_ENTRY_COUNT",
    "RQE_WORK_FIFO_ENTRY_THRESHOLD",
    "RQE_WORK_QUEUE_DEBUG_STATUS",
    "RQINQ",
    "RQPDISCARDPACKETCOUNTER",
    "RQPPACKETCOUNTER",
    "RRBYT",
    "RRPKT",
    "RSCHCRC",
    "RSEL1_MISC_CONTROL",
    "RSEL1_RAM_CONTROL",
    "RSEL1_RAM_DBGCTRL",
    "RSEL1_RAM_DBGCTRL2_64",
    "RSEL1_RAM_DBGCTRL_2",
    "RSEL1_RAM_DBGCTRL_3",
    "RSEL1_RAM_DBGCTRL_4",
    "RSEL1_RAM_DBGCTRL_64",
    "RSEL2_CAM_DBGCTRL",
    "RSEL2_HW_CONTROL",
    "RSEL2_RAM_CONTROL",
    "RSEL2_RAM_CONTROL_2",
    "RSEL2_RAM_CONTROL_3",
    "RSEL2_RAM_DBGCTRL",
    "RSEL2_RAM_DBGCTRL2_64",
    "RSEL2_RAM_DBGCTRL_64",
    "RSEL2_RAM_LP_CONTROL",
    "RSTOP_DROP",
    "RSTORM_BC",
    "RSTORM_BC_BYTE",
    "RSTORM_MC",
    "RSTORM_MC_BYTE",
    "RSTORM_UC",
    "RSTORM_UC_BYTE",
    "RSV_READ",
    "RTAG7_FCOE_HASH_FIELD_BMAP",
    "RTAG7_FLOW_BASED_HASH_PARITY_CONTROL",
    "RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTR",
    "RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACK",
    "RTAG7_HASH_CONTROL",
    "RTAG7_HASH_CONTROL_2",
    "RTAG7_HASH_CONTROL_3",
    "RTAG7_HASH_CONTROL_4",
    "RTAG7_HASH_CONTROL_64",
    "RTAG7_HASH_CONTROL_2_64",
    "RTAG7_HASH_CONTROL_L2GRE_MASK_A",
    "RTAG7_HASH_CONTROL_L2GRE_MASK_B",
    "RTAG7_HASH_DLB_HGT",
    "RTAG7_HASH_ECMP",
    "RTAG7_HASH_ENTROPY_LABEL",
    "RTAG7_HASH_FIELD_BMAP_1",
    "RTAG7_HASH_FIELD_BMAP_2",
    "RTAG7_HASH_FIELD_BMAP_3",
    "RTAG7_HASH_FIELD_BMAP_4",
    "RTAG7_HASH_FIELD_BMAP_5",
    "RTAG7_HASH_HG_TRUNK",
    "RTAG7_HASH_HG_TRUNK_FAILOVER",
    "RTAG7_HASH_LBID",
    "RTAG7_HASH_MPLS_ECMP",
    "RTAG7_HASH_PLFS",
    "RTAG7_HASH_SEED_A",
    "RTAG7_HASH_SEED_B",
    "RTAG7_HASH_SEL",
    "RTAG7_HASH_TRILL_ECMP",
    "RTAG7_HASH_TRUNK",
    "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1",
    "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2",
    "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1",
    "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2",
    "RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP",
    "RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP",
    "RTAG7_MIM_OUTER_HASH_FIELD_BMAP",
    "RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP",
    "RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP",
    "RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP",
    "RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP",
    "RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP",
    "RTAG7_MPLS_OUTER_HASH_FIELD_BMAP",
    "RTAG7_PORT_BASED_HASH_CONTROL",
    "RTAG7_PORT_BASED_HASH_PARITY_CONTROL",
    "RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTR",
    "RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACK",
    "RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP",
    "RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP",
    "RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP",
    "RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP",
    "RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP",
    "RTPTSI1_TCID_0",
    "RTPTSI1_TCID_1",
    "RTPTSI1_TCID_2",
    "RTPTSI1_TCID_3",
    "RTPTSI1_TCID_4",
    "RTPTSI1_TCID_5",
    "RTPTSI1_TCID_6",
    "RTPTSI1_TCID_7",
    "RTPTSI1_TCID_8",
    "RTPTSI1_TCID_9",
    "RTPTSI1_TCID_10",
    "RTPTSI1_TCID_11",
    "RTPTSI1_TCID_12",
    "RTPTSI1_TCID_13",
    "RTPTSI1_TCID_14",
    "RTPTSI1_TCID_15",
    "RTPTSI2_TCID_0",
    "RTPTSI2_TCID_1",
    "RTPTSI2_TCID_2",
    "RTPTSI2_TCID_3",
    "RTPTSI2_TCID_4",
    "RTPTSI2_TCID_5",
    "RTPTSI2_TCID_6",
    "RTPTSI2_TCID_7",
    "RTPTSI2_TCID_8",
    "RTPTSI2_TCID_9",
    "RTPTSI2_TCID_10",
    "RTPTSI2_TCID_11",
    "RTPTSI2_TCID_12",
    "RTPTSI2_TCID_13",
    "RTPTSI2_TCID_14",
    "RTPTSI2_TCID_15",
    "RTPTSZ1",
    "RTPTSZ2",
    "RTP_ACL_RECEIVED",
    "RTP_ACL_VECTOR",
    "RTP_ALLOWED_LINKS",
    "RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES",
    "RTP_ALLOWED_LINKS_REGISTER_PRIM",
    "RTP_ALLOWED_LINKS_REGISTER_SCND",
    "RTP_ALL_MUL_DROP_TH",
    "RTP_ALL_REACHABLE_VECTOR",
    "RTP_ALRC_EXCLUDE",
    "RTP_BYPASS",
    "RTP_COEXIST_CONFIGURATION_REGISTER",
    "RTP_CRH_INTERRUPT_MASK_REGISTER",
    "RTP_CRH_INTERRUPT_REGISTER",
    "RTP_DRHP_DROPPED_LOW_MUL",
    "RTP_DRHP_INTERRUPT_MASK_REGISTER",
    "RTP_DRHP_INTERRUPT_REGISTER",
    "RTP_DRHP_UNREACHABLEMULTICASTINFO",
    "RTP_DRHS_DROPPED_LOW_MUL",
    "RTP_DRHS_INTERRUPT_MASK_REGISTER",
    "RTP_DRHS_INTERRUPT_REGISTER",
    "RTP_DRHS_UNREACHABLEMULTICASTINFO",
    "RTP_DRH_LOAD_BALANCING_CONFIG",
    "RTP_DRH_LOAD_BALANCING_FAULT_CONFIG",
    "RTP_DRH_LOAD_BALANCING_OPTIMIZATION",
    "RTP_ECC_1B_ERR_CNT",
    "RTP_ECC_1B_ERR_INTERRUPT_MASK_REGISTER",
    "RTP_ECC_1B_ERR_INTERRUPT_REGISTER",
    "RTP_ECC_2B_ERR_CNT",
    "RTP_ECC_2B_ERR_INTERRUPT_MASK_REGISTER",
    "RTP_ECC_2B_ERR_INTERRUPT_REGISTER",
    "RTP_ECC_ERR_1B_INITIATE",
    "RTP_ECC_ERR_1B_MONITOR_MEM_MASK",
    "RTP_ECC_ERR_2B_INITIATE",
    "RTP_ECC_ERR_2B_MONITOR_MEM_MASK",
    "RTP_ENABLE",
    "RTP_ERROR_INITIATION_DATA",
    "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0",
    "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1",
    "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2",
    "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3",
    "RTP_EXTERNAL_PADS_VALUE",
    "RTP_GENERAL_INTERRUPT_MASK_REGISTER",
    "RTP_GENERAL_INTERRUPT_REGISTER",
    "RTP_GTIMER_CONFIGURATION",
    "RTP_GTIMER_TRIGGER",
    "RTP_INDIRECTCOMMAND",
    "RTP_INDIRECTCOMMANDADDRESS",
    "RTP_INDIRECTCOMMANDRDDATA_0",
    "RTP_INDIRECTCOMMANDRDDATA_1",
    "RTP_INDIRECTCOMMANDWRDATA_0",
    "RTP_INDIRECTCOMMANDWRDATA_1",
    "RTP_INDIRECT_COMMAND",
    "RTP_INDIRECT_COMMAND_ADDRESS",
    "RTP_INDIRECT_COMMAND_DATA_INCREMENT",
    "RTP_INDIRECT_COMMAND_RD_DATA",
    "RTP_INDIRECT_COMMAND_WR_DATA",
    "RTP_INTERRUPTMASKREGISTER",
    "RTP_INTERRUPTREGISTER",
    "RTP_INTERRUPT_MASK_REGISTER",
    "RTP_INTERRUPT_REGISTER",
    "RTP_INTERRUPT_REGISTER_TEST",
    "RTP_LINK_ACTIVE_MASK",
    "RTP_LINK_BUNDLE_BITMAP",
    "RTP_LINK_INTEGRITY_VECTOR",
    "RTP_LINK_STATE_VECTOR",
    "RTP_LOCALLY_GENERATED_ACL",
    "RTP_LOW_PR_MULTH",
    "RTP_LOW_PR_MUL_CTRL",
    "RTP_MAXIMUM_BASE_INDEX",
    "RTP_MC_DISTRIBUTION_MAP",
    "RTP_MC_TRAVERSE_RATE",
    "RTP_MIRROR_ADDRESS",
    "RTP_MULICAST_ALLOWED_LINKS_REGISTER",
    "RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER",
    "RTP_MULTICAST_LINK_UP",
    "RTP_MULTICAST_MODE_SELECTION",
    "RTP_PARITY_ERR_CNT",
    "RTP_PAR_ERR_INITIATE",
    "RTP_PAR_ERR_INTERRUPT_MASK_REGISTER",
    "RTP_PAR_ERR_INTERRUPT_REGISTER",
    "RTP_PAR_ERR_MEM_MASK",
    "RTP_REACHABILITY_ALLOWED_LINKS_REGISTER",
    "RTP_REACHABILITY_CLEAR_LINKS_REGISTER",
    "RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATION",
    "RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATION",
    "RTP_REG_0049",
    "RTP_REG_0050",
    "RTP_REG_0051",
    "RTP_REG_0052",
    "RTP_REG_0054",
    "RTP_REG_0058",
    "RTP_REG_0063",
    "RTP_REG_0067",
    "RTP_REG_0069",
    "RTP_REG_0074",
    "RTP_REG_0086",
    "RTP_REG_0090",
    "RTP_REG_0091",
    "RTP_REG_0092",
    "RTP_REG_0093",
    "RTP_REG_0097",
    "RTP_REG_0162",
    "RTP_REG_005A",
    "RTP_REG_00AF",
    "RTP_REG_00C0",
    "RTP_REG_00CF",
    "RTP_REG_01FA",
    "RTP_RTP_BY_PASS",
    "RTP_RTP_ENABLE",
    "RTP_SBUS_BROADCAST_ID",
    "RTP_SBUS_LAST_IN_CHAIN",
    "RTP_SPARE_REGISTER_2",
    "RTP_SPARE_REGISTER_3",
    "RTP_UNICAST_ROUTE_UPDATE_DIRTY",
    "RTP_UNICAST_TABLE_LAST_UPDATE",
    "RTRFU",
    "RTSECP",
    "RTSFPHC",
    "RTSGCFG",
    "RUC",
    "RUCA",
    "RUC_BYTE",
    "RUND",
    "RU_CONFIG1",
    "RU_CONFIG2",
    "RVLN",
    "RVTAG3",
    "RX0ILKNCONTROL",
    "RX0ILKNSTATUS",
    "RX1ILKNCONTROL",
    "RX1ILKNSTATUS",
    "RXCESCW_CHID_0",
    "RXCESCW_CHID_1",
    "RXCESCW_CHID_2",
    "RXCESCW_CHID_3",
    "RXCESCW_CHID_4",
    "RXCESCW_CHID_5",
    "RXCESCW_CHID_6",
    "RXCESCW_CHID_7",
    "RXCESCW_CHID_8",
    "RXCESCW_CHID_9",
    "RXCESCW_CHID_10",
    "RXCESCW_CHID_11",
    "RXCESCW_CHID_12",
    "RXCESCW_CHID_13",
    "RXCESCW_CHID_14",
    "RXCESCW_CHID_15",
    "RXCESCW_CHID_16",
    "RXCESCW_CHID_17",
    "RXCESCW_CHID_18",
    "RXCESCW_CHID_19",
    "RXCESCW_CHID_20",
    "RXCESCW_CHID_21",
    "RXCESCW_CHID_22",
    "RXCESCW_CHID_23",
    "RXCESCW_CHID_24",
    "RXCESCW_CHID_25",
    "RXCESCW_CHID_26",
    "RXCESCW_CHID_27",
    "RXCESCW_CHID_28",
    "RXCESCW_CHID_29",
    "RXCESCW_CHID_30",
    "RXCESCW_CHID_31",
    "RXCESCW_CHID_32",
    "RXCESCW_CHID_33",
    "RXCESCW_CHID_34",
    "RXCESCW_CHID_35",
    "RXCESCW_CHID_36",
    "RXCESCW_CHID_37",
    "RXCESCW_CHID_38",
    "RXCESCW_CHID_39",
    "RXCESCW_CHID_40",
    "RXCESCW_CHID_41",
    "RXCESCW_CHID_42",
    "RXCESCW_CHID_43",
    "RXCESCW_CHID_44",
    "RXCESCW_CHID_45",
    "RXCESCW_CHID_46",
    "RXCESCW_CHID_47",
    "RXCESCW_CHID_48",
    "RXCESCW_CHID_49",
    "RXCESCW_CHID_50",
    "RXCESCW_CHID_51",
    "RXCESCW_CHID_52",
    "RXCESCW_CHID_53",
    "RXCESCW_CHID_54",
    "RXCESCW_CHID_55",
    "RXCESCW_CHID_56",
    "RXCESCW_CHID_57",
    "RXCESCW_CHID_58",
    "RXCESCW_CHID_59",
    "RXCESCW_CHID_60",
    "RXCESCW_CHID_61",
    "RXCESCW_CHID_62",
    "RXCESCW_CHID_63",
    "RXCF",
    "RXCHCFG_CHID_0",
    "RXCHCFG_CHID_1",
    "RXCHCFG_CHID_2",
    "RXCHCFG_CHID_3",
    "RXCHCFG_CHID_4",
    "RXCHCFG_CHID_5",
    "RXCHCFG_CHID_6",
    "RXCHCFG_CHID_7",
    "RXCHCFG_CHID_8",
    "RXCHCFG_CHID_9",
    "RXCHCFG_CHID_10",
    "RXCHCFG_CHID_11",
    "RXCHCFG_CHID_12",
    "RXCHCFG_CHID_13",
    "RXCHCFG_CHID_14",
    "RXCHCFG_CHID_15",
    "RXCHCFG_CHID_16",
    "RXCHCFG_CHID_17",
    "RXCHCFG_CHID_18",
    "RXCHCFG_CHID_19",
    "RXCHCFG_CHID_20",
    "RXCHCFG_CHID_21",
    "RXCHCFG_CHID_22",
    "RXCHCFG_CHID_23",
    "RXCHCFG_CHID_24",
    "RXCHCFG_CHID_25",
    "RXCHCFG_CHID_26",
    "RXCHCFG_CHID_27",
    "RXCHCFG_CHID_28",
    "RXCHCFG_CHID_29",
    "RXCHCFG_CHID_30",
    "RXCHCFG_CHID_31",
    "RXCHCFG_CHID_32",
    "RXCHCFG_CHID_33",
    "RXCHCFG_CHID_34",
    "RXCHCFG_CHID_35",
    "RXCHCFG_CHID_36",
    "RXCHCFG_CHID_37",
    "RXCHCFG_CHID_38",
    "RXCHCFG_CHID_39",
    "RXCHCFG_CHID_40",
    "RXCHCFG_CHID_41",
    "RXCHCFG_CHID_42",
    "RXCHCFG_CHID_43",
    "RXCHCFG_CHID_44",
    "RXCHCFG_CHID_45",
    "RXCHCFG_CHID_46",
    "RXCHCFG_CHID_47",
    "RXCHCFG_CHID_48",
    "RXCHCFG_CHID_49",
    "RXCHCFG_CHID_50",
    "RXCHCFG_CHID_51",
    "RXCHCFG_CHID_52",
    "RXCHCFG_CHID_53",
    "RXCHCFG_CHID_54",
    "RXCHCFG_CHID_55",
    "RXCHCFG_CHID_56",
    "RXCHCFG_CHID_57",
    "RXCHCFG_CHID_58",
    "RXCHCFG_CHID_59",
    "RXCHCFG_CHID_60",
    "RXCHCFG_CHID_61",
    "RXCHCFG_CHID_62",
    "RXCHCFG_CHID_63",
    "RXE2EIBPBKPSTATUS",
    "RXERRDSCRDSPKTS_ECC_STATUS",
    "RXFIFO_STAT",
    "RXFILLTH",
    "RXILKN0BURSTERRCNT",
    "RXILKN0CRC24ERRCNT",
    "RXILKN0MISALIGNEDCNT",
    "RXILKN0MISSEOPERRCNT",
    "RXILKN0MISSSOPERRCNT",
    "RXILKN1BURSTERRCNT",
    "RXILKN1CRC24ERRCNT",
    "RXILKN1MISALIGNEDCNT",
    "RXILKN1MISSEOPERRCNT",
    "RXILKN1MISSSOPERRCNT",
    "RXILKNCRC32ERRCNT",
    "RXILKNSTATUSPARITYERROR",
    "RXLP_COUNTER_MEM_PARITY_STATUS",
    "RXLP_COUNTER_MEM_PARITY_STATUS_NACK",
    "RXLP_CTRLBUF_ECC_STATUS",
    "RXLP_DATABUF_ECC_STATUS",
    "RXLP_DEBUG_COUNTER0_TRIGGER_SELECT",
    "RXLP_DEBUG_COUNTER1_TRIGGER_SELECT",
    "RXLP_DEBUG_COUNTER2_TRIGGER_SELECT",
    "RXLP_DEBUG_COUNTER3_TRIGGER_SELECT",
    "RXLP_DEBUG_COUNTER4_TRIGGER_SELECT",
    "RXLP_DEBUG_COUNTER5_TRIGGER_SELECT",
    "RXLP_DEBUG_COUNTER6_TRIGGER_SELECT",
    "RXLP_DEBUG_COUNTER7_TRIGGER_SELECT",
    "RXLP_DFC_CPU_UPDATE_REFRESH",
    "RXLP_DFC_FRAMES",
    "RXLP_DFC_FRAME_UNEXPECTED_MACDA",
    "RXLP_DFC_FRAME_UNEXPECTED_MACSA",
    "RXLP_DFC_HEADER_OPCODE_ERROR",
    "RXLP_DFC_HEADER_TIME_ERROR",
    "RXLP_DFC_LENGTH_CHECK_CONTROL",
    "RXLP_DFC_LENGTH_ERROR",
    "RXLP_DFC_MSG_START_BYTE_OFFSET",
    "RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HI",
    "RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LO",
    "RXLP_DFC_STATUS_HI",
    "RXLP_DFC_STATUS_LO",
    "RXLP_ECC_INTERRUPT_ENABLE",
    "RXLP_ECC_INTERRUPT_STATUS",
    "RXLP_ECC_PARITY_CONTROL",
    "RXLP_HW_RESET_CONTROL",
    "RXLP_IARBBUF_ECC_STATUS",
    "RXLP_INTERRUPT_DATA_LOG_ENABLE",
    "RXLP_INTERRUPT_DATA_LOG_VALID",
    "RXLP_INTERRUPT_DATA_SOURCE",
    "RXLP_INTERRUPT_ENABLE",
    "RXLP_INTERRUPT_STATUS",
    "RXLP_INT_STREAM_ID_BASE",
    "RXLP_LENGTH_FIELD_SELECTOR",
    "RXLP_PORT_ACTIVE_STREAM_BITMAP_HI",
    "RXLP_PORT_ACTIVE_STREAM_BITMAP_LO",
    "RXLP_PORT_DFC_DESTINATION_MAC_ADDR",
    "RXLP_PORT_DFC_MAC_TYPE",
    "RXLP_PORT_DFC_OPCODE",
    "RXLP_PORT_DFC_TIME",
    "RXLP_PORT_ENABLE",
    "RXLP_PORT_FAR_END_MAC_ADDR",
    "RXLP_PORT_LP_MODE_CONTROL",
    "RXLP_PORT_NEAR_END_MAC_ADDR",
    "RXLP_PORT_PURGE_CONTROL",
    "RXLP_PORT_STREAM_ID_BASE",
    "RXLP_PORT_VLAN_TPID",
    "RXLP_PURGE_MASTER_OVERRIDE",
    "RXLP_RESIDUAL_CRC_ECC_STATUS",
    "RXLP_SW_FLUSH_CONTROL",
    "RXLP_TCI_FIELD_SELECTOR",
    "RXLP_TRIGGER_MEM_PARITY_STATUS",
    "RXLP_TRIGGER_MEM_PARITY_STATUS_NACK",
    "RXLP_UNEXPECTED_ETHERTYPE",
    "RXLP_UNKNOWN_STREAM_ID",
    "RXMLFCONFIG0",
    "RXMLFCONFIG1",
    "RXMLFCONFIG2",
    "RXMLFCONFIG3",
    "RXMLFCONFIG4",
    "RXMLFCONFIG5",
    "RXMLFCONFIG6",
    "RXMLFCONFIG7",
    "RXMLFCONFIG8",
    "RXMLFCONFIG9",
    "RXMLFCONFIG10",
    "RXMLFCONFIG11",
    "RXMLFCONFIG12",
    "RXMLFCONFIG13",
    "RXMLFCONFIG14",
    "RXMLFCONFIG15",
    "RXMLFMAXOCCUPANCY0",
    "RXMLFMAXOCCUPANCY1",
    "RXMLFMAXOCCUPANCY2",
    "RXMLFMAXOCCUPANCY3",
    "RXMLFMAXOCCUPANCY4",
    "RXMLFMAXOCCUPANCY5",
    "RXMLFMAXOCCUPANCY6",
    "RXMLFMAXOCCUPANCY7",
    "RXMLFMAXOCCUPANCY8",
    "RXMLFMAXOCCUPANCY9",
    "RXMLFMAXOCCUPANCY10",
    "RXMLFMAXOCCUPANCY11",
    "RXMLFMAXOCCUPANCY12",
    "RXMLFMAXOCCUPANCY13",
    "RXMLFMAXOCCUPANCY14",
    "RXMLFMAXOCCUPANCY15",
    "RXMLFRESETPORTS0TO31",
    "RXMLFRESETPORTS32TO63",
    "RXMLFSTATUS0",
    "RXMLFSTATUS1",
    "RXMLFSTATUS2",
    "RXMLFSTATUS3",
    "RXMLFSTATUS4",
    "RXMLFSTATUS5",
    "RXMLFSTATUS6",
    "RXMLFSTATUS7",
    "RXMLFSTATUS8",
    "RXMLFSTATUS9",
    "RXMLFSTATUS10",
    "RXMLFSTATUS11",
    "RXMLFSTATUS12",
    "RXMLFSTATUS13",
    "RXMLFSTATUS14",
    "RXMLFSTATUS15",
    "RXMLFTHRESHOLDSCONFIG0",
    "RXMLFTHRESHOLDSCONFIG1",
    "RXMLFTHRESHOLDSCONFIG2",
    "RXMLFTHRESHOLDSCONFIG3",
    "RXMLFTHRESHOLDSCONFIG4",
    "RXMLFTHRESHOLDSCONFIG5",
    "RXMLFTHRESHOLDSCONFIG6",
    "RXMLFTHRESHOLDSCONFIG7",
    "RXMLFTHRESHOLDSCONFIG8",
    "RXMLFTHRESHOLDSCONFIG9",
    "RXMLFTHRESHOLDSCONFIG10",
    "RXMLFTHRESHOLDSCONFIG11",
    "RXMLFTHRESHOLDSCONFIG12",
    "RXMLFTHRESHOLDSCONFIG13",
    "RXMLFTHRESHOLDSCONFIG14",
    "RXMLFTHRESHOLDSCONFIG15",
    "RXNUMTHROWNEOPSCOUNTER",
    "RXPACKETTYPE_ECC_STATUS",
    "RXPF",
    "RXPORTOVFPORT32_63",
    "RXPORTOVFPORT_0_TO31",
    "RXPP",
    "RXROUNDROBINREQ",
    "RXSASTATSINVALIDPKTS_ECC_STATUS",
    "RXSASTATSNOTUSINGSAPKTS_ECC_STATUS",
    "RXSASTATSNOTVALIDPKTS_ECC_STATUS",
    "RXSASTATSOKPKTS_ECC_STATUS",
    "RXSASTATSUNUSEDSAPKTS_ECC_STATUS",
    "RXSCIUNKNOWNNONEPKTS_ECC_STATUS",
    "RXSCSTATSDELAYEDPKTS_ECC_STATUS",
    "RXSCSTATSINVALIDPKTS_ECC_STATUS",
    "RXSCSTATSLATEPKTS_ECC_STATUS",
    "RXSCSTATSNOTUSINGSAPKTS_ECC_STATUS",
    "RXSCSTATSNOTVALIDPKTS_ECC_STATUS",
    "RXSCSTATSOCTETSDECRYPTED_ECC_STATUS",
    "RXSCSTATSOCTETSVALIDATED_ECC_STATUS",
    "RXSCSTATSOKPKTS_ECC_STATUS",
    "RXSCSTATSUNCHECKEDPKTS_ECC_STATUS",
    "RXSCSTATSUNUSEDSAPKTS_ECC_STATUS",
    "RXTAGUNTAGNONEBAD_ECC_STATUS",
    "RXUDA",
    "RXUO",
    "RXWSA",
    "RX_EEE_LPI_DURATION_COUNTER",
    "RX_EEE_LPI_EVENT_COUNTER",
    "RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_0_TO_31",
    "RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_32_TO_63",
    "RX_HCFC_COUNTER",
    "RX_HCFC_CRC_COUNTER",
    "RX_LLFC_CRC_COUNTER",
    "RX_LLFC_LOG_COUNTER",
    "RX_LLFC_PHY_COUNTER",
    "RX_PAUSE_QUANTA_SCALE",
    "RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROL",
    "RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_INTR",
    "RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_NACK",
    "RX_PROT_GROUP_TABLE_DBGCTRL",
    "RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROL",
    "RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTR",
    "RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_NACK",
    "RX_REQUEST_HIGH_ENABLE",
    "RX_REQUEST_LOW_ENABLE",
    "R_64",
    "R_127",
    "R_255",
    "R_511",
    "R_1023",
    "R_1518",
    "R_2047",
    "R_4095",
    "R_9216",
    "R_16383",
    "S1V_CONFIG",
    "S1V_COSMASK",
    "S1V_COSWEIGHTS",
    "S1V_MINSPCONFIG",
    "S1V_WDRRCOUNT",
    "S2_CONFIG",
    "S2_COSMASK",
    "S2_COSWEIGHTS",
    "S2_MAXBUCKET",
    "S2_MAXBUCKETCONFIG_64",
    "S2_MINBUCKET",
    "S2_MINBUCKETCONFIG_64",
    "S2_MINSPCONFIG",
    "S2_S3_ROUTING",
    "S2_WERRCOUNT",
    "S3_CONFIG",
    "S3_CONFIG_MC",
    "S3_COSMASK",
    "S3_COSMASK_MC",
    "S3_COSWEIGHTS",
    "S3_MAXBUCKET",
    "S3_MAXBUCKETCONFIG_64",
    "S3_MINBUCKET",
    "S3_MINBUCKETCONFIG_64",
    "S3_MINSPCONFIG",
    "S3_MINSPCONFIG_MC",
    "S3_WERRCOUNT",
    "SA1_ECC_STATUS",
    "SA2_ECC_STATUS",
    "SAFC_PRI2COS_MAPPING_1",
    "SAFC_PRI2COS_MAPPING_2",
    "SAFC_RX_CONFIG_XPORT0",
    "SAFC_RX_CONFIG_XPORT1",
    "SAFC_RX_CONFIG_XPORT2",
    "SAFC_RX_CONFIG_XPORT3",
    "SAMSB",
    "SA_LOOKUP_TYPE",
    "SBS_CONTROL",
    "SB_DEBUG_QS_CI",
    "SB_DEBUG_RB_CI",
    "SB_DEBUG_TX_CI",
    "SCHEDULEDREJECTBUFFERTHRESHOLD",
    "SCHEDULEDREJECTDESCRIPTORTHRESHOLD",
    "SCHEDULER_CONFIGURATION_REGISTER",
    "SCHEDULER_COUNTER",
    "SCHHTH_0",
    "SCHHTH_1",
    "SCHHTH_2",
    "SCHLTH_0",
    "SCHLTH_1",
    "SCHLTH_2",
    "SCH_ASSIGNED_CREDIT_CONFIGURATION",
    "SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS",
    "SCH_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERS",
    "SCH_CIR_SHAPERS_CONFIGURATION",
    "SCH_CREDIT_COUNTER",
    "SCH_CREDIT_COUNTER_CONFIGURATION_REG_1",
    "SCH_CREDIT_COUNTER_CONFIGURATION_REG_2",
    "SCH_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATION",
    "SCH_DEVICE_SCHEDULER",
    "SCH_DVS_CONFIG_0",
    "SCH_DVS_CONFIG_1",
    "SCH_DVS_CREDIT_COUNTER",
    "SCH_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTER",
    "SCH_DVS_FC_COUNTERS_CONFIGURATION_REGISTER",
    "SCH_DVS_FLOW_CONTROL_COUNTER",
    "SCH_DVS_LINK_STATUS",
    "SCH_DVS_RCI_COUNTER",
    "SCH_DVS_RCI_COUNTERS_CONFIGURATION_REGISTER",
    "SCH_DVS_WEIGHT_CONFIG",
    "SCH_ECC_1B_ERR_ADDR",
    "SCH_ECC_1B_ERR_CNT",
    "SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTER",
    "SCH_ECC_1B_ERR_INTERRUPT_REGISTER",
    "SCH_ECC_2B_ERR_ADDR",
    "SCH_ECC_2B_ERR_CNT",
    "SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTER",
    "SCH_ECC_2B_ERR_INTERRUPT_REGISTER",
    "SCH_ECC_ERR_1B_INITIATE",
    "SCH_ECC_ERR_2B_INITIATE",
    "SCH_ERROR_INITIATION_DATA",
    "SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER",
    "SCH_FORCE_PORT_FC_REGISTER",
    "SCH_FSF_COMPOSITE_CONFIGURATION",
    "SCH_GLOBAL_TIMER_ACTIVATION_REGISTER",
    "SCH_GLOBAL_TIMER_CONFIGURATION_REGISTER",
    "SCH_INCORRECT_STATUS_MESSAGE___REGISTER_1",
    "SCH_INCORRECT_STATUS_MESSAGE___REGISTER_2",
    "SCH_INDIRECTCOMMAND",
    "SCH_INDIRECTCOMMANDADDRESS",
    "SCH_INDIRECTCOMMANDRDDATA",
    "SCH_INDIRECTCOMMANDWRDATA",
    "SCH_INDIRECT_COMMAND",
    "SCH_INDIRECT_COMMAND_ADDRESS",
    "SCH_INDIRECT_COMMAND_RD_DATA",
    "SCH_INDIRECT_COMMAND_WR_DATA",
    "SCH_INGRESS_SHAPING_PORT_CONFIGURATION",
    "SCH_INTERRUPT_MASK_REGISTER",
    "SCH_INTERRUPT_REGISTER",
    "SCH_INTERRUPT_REGISTER_TEST",
    "SCH_LAST_FLOW_RESTART_EVENT",
    "SCH_MAX_PORT_QUEUE_SIZE_COUNTER",
    "SCH_PARITY_ERR_ADDR",
    "SCH_PARITY_ERR_CNT",
    "SCH_PAR_ERR_INITIATE",
    "SCH_PAR_ERR_INTERRUPT_MASK_REGISTER",
    "SCH_PAR_ERR_INTERRUPT_REGISTER",
    "SCH_PIR_SHAPERS_CONFIGURATION",
    "SCH_PS_1P_PRIORITY_MODE_REGISTER",
    "SCH_PS_2P_PRIORITY_MODE_REGISTER",
    "SCH_RCI_DECREMENT_VALUES",
    "SCH_RCI_PARAMS",
    "SCH_REBOUNDED_CREDIT_CONFIGURATION",
    "SCH_REG_090",
    "SCH_REG_091",
    "SCH_REG_092",
    "SCH_REG_093",
    "SCH_REG_103",
    "SCH_REG_213",
    "SCH_REG_215",
    "SCH_REG_00B4",
    "SCH_REG_00B5",
    "SCH_REG_00B6",
    "SCH_REG_00B7",
    "SCH_REG_00BC",
    "SCH_REG_00BD",
    "SCH_REG_00BE",
    "SCH_REG_00BF",
    "SCH_REG_0AF",
    "SCH_REG_0E7",
    "SCH_REG_0EB",
    "SCH_REG_0ED",
    "SCH_REG_0EE",
    "SCH_REG_0F4",
    "SCH_REG_0F5",
    "SCH_REG_0F6",
    "SCH_REG_0F7",
    "SCH_REG_0F8",
    "SCH_REG_0F9",
    "SCH_REG_0FA",
    "SCH_REG_0FD",
    "SCH_REG_0FE",
    "SCH_REG_0FF",
    "SCH_REG_10A",
    "SCH_REG_10B",
    "SCH_REG_11C",
    "SCH_REG_11D",
    "SCH_REG_12D",
    "SCH_REG_1A8",
    "SCH_REG_1A9",
    "SCH_REG_1AC",
    "SCH_REG_1BC",
    "SCH_REG_2AF",
    "SCH_RETURNED_CREDITS_CFG_REGISTER",
    "SCH_SBUS_LAST_IN_CHAIN",
    "SCH_SCHEDULER_CONFIGURATION_REGISTER",
    "SCH_SCHEDULER_COUNTER",
    "SCH_SCHEDULER_NOT_VALID",
    "SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0",
    "SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1",
    "SCH_SCL___SMP_MESSAGES",
    "SCH_SELECT_FLOW_TO_QUEUE_MAPPING",
    "SCH_SHAPER_CONFIGURATION_REGISTER_1",
    "SCH_SMP_BACK_UP_MESSAGES",
    "SCH_SMP_MESSAGE_COUNTER",
    "SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION",
    "SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS",
    "SCH_SYSTEM_RED_CONFIGURATION",
    "SCIFCONTROL",
    "SCIFSTATUS",
    "SCL___SMP_MESSAGES",
    "SCQM_QGRP",
    "SCRATCHPAD0",
    "SCRATCHPAD1",
    "SC_BYTE_METER_CONFIG",
    "SC_CMD_INJECT_CTRL0",
    "SC_CMD_INJECT_CTRL1",
    "SC_CMD_INJECT_CTRL2",
    "SC_CMD_INJECT_DATA0",
    "SC_CMD_INJECT_DATA1",
    "SC_CMD_INJECT_DATA2",
    "SC_CMD_INJECT_DATA3",
    "SC_CMD_INJECT_DATA4",
    "SC_CMD_INJECT_DATA5",
    "SC_CMD_INJECT_DATA6",
    "SC_CMD_INJECT_DATA7",
    "SC_CMD_INJECT_DATA8",
    "SC_CMD_INJECT_DATA9",
    "SC_CONFIG0",
    "SC_CONFIG1",
    "SC_CONFIG2",
    "SC_CONFIG3",
    "SC_CONFIG_TDMCALSWAP",
    "SC_DEBUG_CMD_CODE0",
    "SC_DEBUG_CMD_CODE1",
    "SC_DEBUG_CMD_CODE2",
    "SC_ECC_DEBUG",
    "SC_ECC_ERROR0",
    "SC_ECC_ERROR0_MASK",
    "SC_ECC_STATUS0",
    "SC_ERROR0",
    "SC_ERROR1",
    "SC_ERROR2",
    "SC_ERROR0_MASK",
    "SC_ERROR1_MASK",
    "SC_ERROR2_MASK",
    "SC_LINK_ENABLE_REMAP0",
    "SC_LINK_ENABLE_REMAP1",
    "SC_LINK_ENABLE_REMAP2",
    "SC_LINK_ENABLE_REMAP3",
    "SC_LINK_STATUS_REMAP0",
    "SC_LINK_STATUS_REMAP1",
    "SC_LINK_STATUS_REMAP2",
    "SC_LINK_STATUS_REMAP3",
    "SC_LINK_STATUS_REMAP4",
    "SC_LINK_STATUS_REMAP5",
    "SC_SFI_PAUSE_STATUS0",
    "SC_SFI_PAUSE_STATUS1",
    "SC_STATUS0",
    "SC_STATUS1",
    "SC_STATUS_TDMCALSWAP0",
    "SC_STATUS_TDMCALSWAP1",
    "SC_SW_RESET",
    "SC_TOP_SFI_ERROR0",
    "SC_TOP_SFI_ERROR0_MASK",
    "SC_TOP_SFI_NUM_REMAP0",
    "SC_TOP_SFI_PORT_CONFIG0",
    "SC_TOP_SFI_RX_SOT_CNT",
    "SC_TOP_SFI_RX_TEST_CNT",
    "SC_TOP_SFI_TX_TEST_CNT",
    "SC_TOP_SI_CONFIG0",
    "SC_TOP_SI_CONFIG1",
    "SC_TOP_SI_CONFIG2",
    "SC_TOP_SI_CONFIG3",
    "SC_TOP_SI_DEBUG0",
    "SC_TOP_SI_DEBUG1",
    "SC_TOP_SI_ECC_DEBUG",
    "SC_TOP_SI_ECC_ERROR",
    "SC_TOP_SI_ECC_ERROR_MASK",
    "SC_TOP_SI_ECC_STATUS",
    "SC_TOP_SI_ERROR0",
    "SC_TOP_SI_ERROR1",
    "SC_TOP_SI_ERROR0_MASK",
    "SC_TOP_SI_ERROR1_MASK",
    "SC_TOP_SI_MEM_DEBUG",
    "SC_TOP_SI_PRBS_STATUS",
    "SC_TOP_SI_SD_CONFIG",
    "SC_TOP_SI_SD_PLL_CONFIG",
    "SC_TOP_SI_SD_RESET",
    "SC_TOP_SI_SD_STATUS",
    "SC_TOP_SI_STATE",
    "SC_TOP_SI_STATUS0",
    "SC_TOP_SI_STICKY_STATE",
    "SC_TRACE_IF_QS_SC_PU_CAPT_0",
    "SC_TRACE_IF_QS_SC_PU_CONTROL",
    "SC_TRACE_IF_QS_SC_PU_COUNTER",
    "SC_TRACE_IF_QS_SC_PU_MASK0_FIELD",
    "SC_TRACE_IF_QS_SC_PU_VALUE0_FIELD",
    "SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0",
    "SC_TRACE_IF_SI_SC_RX_PORT0_CONTROL",
    "SC_TRACE_IF_SI_SC_RX_PORT0_COUNTER",
    "SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELD",
    "SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELD",
    "SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0",
    "SC_TRACE_IF_SI_SC_RX_PORT1_CONTROL",
    "SC_TRACE_IF_SI_SC_RX_PORT1_COUNTER",
    "SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELD",
    "SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELD",
    "SC_TRACE_IF_STATUS",
    "SC_TRACE_IF_STATUS_MASK",
    "SDROM_REMAP_SELECT",
    "SDROM_REMAP_SELECT_ENABLE",
    "SELECTOUTPUTOFSYNCHRONOUSETHERNETPADS",
    "SELECT_FLOW_TO_QUEUE_MAPPING",
    "SEMOPCODEOFFSET_0",
    "SEMOPCODEOFFSET_1",
    "SEMOPCODEOFFSET_2",
    "SEMOPCODEUSAGE",
    "SEQUENCEEXPECTED",
    "SEQUENCETX",
    "SERVICETYPEVALUES",
    "SERVICE_COS_MAP_PARITY_CONTROL",
    "SERVICE_COS_MAP_PARITY_STATUS_INTR",
    "SERVICE_COS_MAP_PARITY_STATUS_NACK",
    "SER_CONFIG_REG",
    "SER_ERROR_0",
    "SER_ERROR_1",
    "SER_MISSED_EVENT",
    "SER_RANGE_0_ADDR_MASK",
    "SER_RANGE_0_CONFIG",
    "SER_RANGE_0_END",
    "SER_RANGE_0_PROT_WORD_0",
    "SER_RANGE_0_PROT_WORD_1",
    "SER_RANGE_0_PROT_WORD_2",
    "SER_RANGE_0_PROT_WORD_3",
    "SER_RANGE_0_RESULT",
    "SER_RANGE_0_START",
    "SER_RANGE_10_ADDR_MASK",
    "SER_RANGE_10_CONFIG",
    "SER_RANGE_10_END",
    "SER_RANGE_10_PROT_WORD_0",
    "SER_RANGE_10_PROT_WORD_1",
    "SER_RANGE_10_PROT_WORD_2",
    "SER_RANGE_10_PROT_WORD_3",
    "SER_RANGE_10_RESULT",
    "SER_RANGE_10_START",
    "SER_RANGE_11_ADDR_MASK",
    "SER_RANGE_11_CONFIG",
    "SER_RANGE_11_END",
    "SER_RANGE_11_PROT_WORD_0",
    "SER_RANGE_11_PROT_WORD_1",
    "SER_RANGE_11_PROT_WORD_2",
    "SER_RANGE_11_PROT_WORD_3",
    "SER_RANGE_11_RESULT",
    "SER_RANGE_11_START",
    "SER_RANGE_12_ADDR_MASK",
    "SER_RANGE_12_CONFIG",
    "SER_RANGE_12_END",
    "SER_RANGE_12_PROT_WORD_0",
    "SER_RANGE_12_PROT_WORD_1",
    "SER_RANGE_12_PROT_WORD_2",
    "SER_RANGE_12_PROT_WORD_3",
    "SER_RANGE_12_RESULT",
    "SER_RANGE_12_START",
    "SER_RANGE_13_ADDR_MASK",
    "SER_RANGE_13_CONFIG",
    "SER_RANGE_13_END",
    "SER_RANGE_13_PROT_WORD_0",
    "SER_RANGE_13_PROT_WORD_1",
    "SER_RANGE_13_PROT_WORD_2",
    "SER_RANGE_13_PROT_WORD_3",
    "SER_RANGE_13_RESULT",
    "SER_RANGE_13_START",
    "SER_RANGE_14_ADDR_MASK",
    "SER_RANGE_14_CONFIG",
    "SER_RANGE_14_END",
    "SER_RANGE_14_PROT_WORD_0",
    "SER_RANGE_14_PROT_WORD_1",
    "SER_RANGE_14_PROT_WORD_2",
    "SER_RANGE_14_PROT_WORD_3",
    "SER_RANGE_14_RESULT",
    "SER_RANGE_14_START",
    "SER_RANGE_15_ADDR_MASK",
    "SER_RANGE_15_CONFIG",
    "SER_RANGE_15_END",
    "SER_RANGE_15_PROT_WORD_0",
    "SER_RANGE_15_PROT_WORD_1",
    "SER_RANGE_15_PROT_WORD_2",
    "SER_RANGE_15_PROT_WORD_3",
    "SER_RANGE_15_RESULT",
    "SER_RANGE_15_START",
    "SER_RANGE_16_ADDR_MASK",
    "SER_RANGE_16_CONFIG",
    "SER_RANGE_16_END",
    "SER_RANGE_16_PROT_WORD_0",
    "SER_RANGE_16_PROT_WORD_1",
    "SER_RANGE_16_PROT_WORD_2",
    "SER_RANGE_16_PROT_WORD_3",
    "SER_RANGE_16_RESULT",
    "SER_RANGE_16_START",
    "SER_RANGE_17_ADDR_MASK",
    "SER_RANGE_17_CONFIG",
    "SER_RANGE_17_END",
    "SER_RANGE_17_PROT_WORD_0",
    "SER_RANGE_17_PROT_WORD_1",
    "SER_RANGE_17_PROT_WORD_2",
    "SER_RANGE_17_PROT_WORD_3",
    "SER_RANGE_17_RESULT",
    "SER_RANGE_17_START",
    "SER_RANGE_18_ADDR_MASK",
    "SER_RANGE_18_CONFIG",
    "SER_RANGE_18_END",
    "SER_RANGE_18_PROT_WORD_0",
    "SER_RANGE_18_PROT_WORD_1",
    "SER_RANGE_18_PROT_WORD_2",
    "SER_RANGE_18_PROT_WORD_3",
    "SER_RANGE_18_RESULT",
    "SER_RANGE_18_START",
    "SER_RANGE_19_ADDR_MASK",
    "SER_RANGE_19_CONFIG",
    "SER_RANGE_19_END",
    "SER_RANGE_19_PROT_WORD_0",
    "SER_RANGE_19_PROT_WORD_1",
    "SER_RANGE_19_PROT_WORD_2",
    "SER_RANGE_19_PROT_WORD_3",
    "SER_RANGE_19_RESULT",
    "SER_RANGE_19_START",
    "SER_RANGE_1_ADDR_MASK",
    "SER_RANGE_1_CONFIG",
    "SER_RANGE_1_END",
    "SER_RANGE_1_PROT_WORD_0",
    "SER_RANGE_1_PROT_WORD_1",
    "SER_RANGE_1_PROT_WORD_2",
    "SER_RANGE_1_PROT_WORD_3",
    "SER_RANGE_1_RESULT",
    "SER_RANGE_1_START",
    "SER_RANGE_20_ADDR_MASK",
    "SER_RANGE_20_CONFIG",
    "SER_RANGE_20_END",
    "SER_RANGE_20_PROT_WORD_0",
    "SER_RANGE_20_PROT_WORD_1",
    "SER_RANGE_20_PROT_WORD_2",
    "SER_RANGE_20_PROT_WORD_3",
    "SER_RANGE_20_RESULT",
    "SER_RANGE_20_START",
    "SER_RANGE_21_ADDR_MASK",
    "SER_RANGE_21_CONFIG",
    "SER_RANGE_21_END",
    "SER_RANGE_21_PROT_WORD_0",
    "SER_RANGE_21_PROT_WORD_1",
    "SER_RANGE_21_PROT_WORD_2",
    "SER_RANGE_21_PROT_WORD_3",
    "SER_RANGE_21_RESULT",
    "SER_RANGE_21_START",
    "SER_RANGE_22_ADDR_MASK",
    "SER_RANGE_22_CONFIG",
    "SER_RANGE_22_END",
    "SER_RANGE_22_PROT_WORD_0",
    "SER_RANGE_22_PROT_WORD_1",
    "SER_RANGE_22_PROT_WORD_2",
    "SER_RANGE_22_PROT_WORD_3",
    "SER_RANGE_22_RESULT",
    "SER_RANGE_22_START",
    "SER_RANGE_23_ADDR_MASK",
    "SER_RANGE_23_CONFIG",
    "SER_RANGE_23_END",
    "SER_RANGE_23_PROT_WORD_0",
    "SER_RANGE_23_PROT_WORD_1",
    "SER_RANGE_23_PROT_WORD_2",
    "SER_RANGE_23_PROT_WORD_3",
    "SER_RANGE_23_RESULT",
    "SER_RANGE_23_START",
    "SER_RANGE_24_ADDR_MASK",
    "SER_RANGE_24_CONFIG",
    "SER_RANGE_24_END",
    "SER_RANGE_24_PROT_WORD_0",
    "SER_RANGE_24_PROT_WORD_1",
    "SER_RANGE_24_PROT_WORD_2",
    "SER_RANGE_24_PROT_WORD_3",
    "SER_RANGE_24_RESULT",
    "SER_RANGE_24_START",
    "SER_RANGE_25_ADDR_MASK",
    "SER_RANGE_25_CONFIG",
    "SER_RANGE_25_END",
    "SER_RANGE_25_PROT_WORD_0",
    "SER_RANGE_25_PROT_WORD_1",
    "SER_RANGE_25_PROT_WORD_2",
    "SER_RANGE_25_PROT_WORD_3",
    "SER_RANGE_25_RESULT",
    "SER_RANGE_25_START",
    "SER_RANGE_26_ADDR_MASK",
    "SER_RANGE_26_CONFIG",
    "SER_RANGE_26_END",
    "SER_RANGE_26_PROT_WORD_0",
    "SER_RANGE_26_PROT_WORD_1",
    "SER_RANGE_26_PROT_WORD_2",
    "SER_RANGE_26_PROT_WORD_3",
    "SER_RANGE_26_RESULT",
    "SER_RANGE_26_START",
    "SER_RANGE_27_ADDR_MASK",
    "SER_RANGE_27_CONFIG",
    "SER_RANGE_27_END",
    "SER_RANGE_27_PROT_WORD_0",
    "SER_RANGE_27_PROT_WORD_1",
    "SER_RANGE_27_PROT_WORD_2",
    "SER_RANGE_27_PROT_WORD_3",
    "SER_RANGE_27_RESULT",
    "SER_RANGE_27_START",
    "SER_RANGE_28_ADDR_MASK",
    "SER_RANGE_28_CONFIG",
    "SER_RANGE_28_END",
    "SER_RANGE_28_PROT_WORD_0",
    "SER_RANGE_28_PROT_WORD_1",
    "SER_RANGE_28_PROT_WORD_2",
    "SER_RANGE_28_PROT_WORD_3",
    "SER_RANGE_28_RESULT",
    "SER_RANGE_28_START",
    "SER_RANGE_29_ADDR_MASK",
    "SER_RANGE_29_CONFIG",
    "SER_RANGE_29_END",
    "SER_RANGE_29_PROT_WORD_0",
    "SER_RANGE_29_PROT_WORD_1",
    "SER_RANGE_29_PROT_WORD_2",
    "SER_RANGE_29_PROT_WORD_3",
    "SER_RANGE_29_RESULT",
    "SER_RANGE_29_START",
    "SER_RANGE_2_ADDR_MASK",
    "SER_RANGE_2_CONFIG",
    "SER_RANGE_2_END",
    "SER_RANGE_2_PROT_WORD_0",
    "SER_RANGE_2_PROT_WORD_1",
    "SER_RANGE_2_PROT_WORD_2",
    "SER_RANGE_2_PROT_WORD_3",
    "SER_RANGE_2_RESULT",
    "SER_RANGE_2_START",
    "SER_RANGE_30_ADDR_MASK",
    "SER_RANGE_30_CONFIG",
    "SER_RANGE_30_END",
    "SER_RANGE_30_PROT_WORD_0",
    "SER_RANGE_30_PROT_WORD_1",
    "SER_RANGE_30_PROT_WORD_2",
    "SER_RANGE_30_PROT_WORD_3",
    "SER_RANGE_30_RESULT",
    "SER_RANGE_30_START",
    "SER_RANGE_31_ADDR_MASK",
    "SER_RANGE_31_CONFIG",
    "SER_RANGE_31_END",
    "SER_RANGE_31_PROT_WORD_0",
    "SER_RANGE_31_PROT_WORD_1",
    "SER_RANGE_31_PROT_WORD_2",
    "SER_RANGE_31_PROT_WORD_3",
    "SER_RANGE_31_RESULT",
    "SER_RANGE_31_START",
    "SER_RANGE_3_ADDR_MASK",
    "SER_RANGE_3_CONFIG",
    "SER_RANGE_3_END",
    "SER_RANGE_3_PROT_WORD_0",
    "SER_RANGE_3_PROT_WORD_1",
    "SER_RANGE_3_PROT_WORD_2",
    "SER_RANGE_3_PROT_WORD_3",
    "SER_RANGE_3_RESULT",
    "SER_RANGE_3_START",
    "SER_RANGE_4_ADDR_MASK",
    "SER_RANGE_4_CONFIG",
    "SER_RANGE_4_END",
    "SER_RANGE_4_PROT_WORD_0",
    "SER_RANGE_4_PROT_WORD_1",
    "SER_RANGE_4_PROT_WORD_2",
    "SER_RANGE_4_PROT_WORD_3",
    "SER_RANGE_4_RESULT",
    "SER_RANGE_4_START",
    "SER_RANGE_5_ADDR_MASK",
    "SER_RANGE_5_CONFIG",
    "SER_RANGE_5_END",
    "SER_RANGE_5_PROT_WORD_0",
    "SER_RANGE_5_PROT_WORD_1",
    "SER_RANGE_5_PROT_WORD_2",
    "SER_RANGE_5_PROT_WORD_3",
    "SER_RANGE_5_RESULT",
    "SER_RANGE_5_START",
    "SER_RANGE_6_ADDR_MASK",
    "SER_RANGE_6_CONFIG",
    "SER_RANGE_6_END",
    "SER_RANGE_6_PROT_WORD_0",
    "SER_RANGE_6_PROT_WORD_1",
    "SER_RANGE_6_PROT_WORD_2",
    "SER_RANGE_6_PROT_WORD_3",
    "SER_RANGE_6_RESULT",
    "SER_RANGE_6_START",
    "SER_RANGE_7_ADDR_MASK",
    "SER_RANGE_7_CONFIG",
    "SER_RANGE_7_END",
    "SER_RANGE_7_PROT_WORD_0",
    "SER_RANGE_7_PROT_WORD_1",
    "SER_RANGE_7_PROT_WORD_2",
    "SER_RANGE_7_PROT_WORD_3",
    "SER_RANGE_7_RESULT",
    "SER_RANGE_7_START",
    "SER_RANGE_8_ADDR_MASK",
    "SER_RANGE_8_CONFIG",
    "SER_RANGE_8_END",
    "SER_RANGE_8_PROT_WORD_0",
    "SER_RANGE_8_PROT_WORD_1",
    "SER_RANGE_8_PROT_WORD_2",
    "SER_RANGE_8_PROT_WORD_3",
    "SER_RANGE_8_RESULT",
    "SER_RANGE_8_START",
    "SER_RANGE_9_ADDR_MASK",
    "SER_RANGE_9_CONFIG",
    "SER_RANGE_9_END",
    "SER_RANGE_9_PROT_WORD_0",
    "SER_RANGE_9_PROT_WORD_1",
    "SER_RANGE_9_PROT_WORD_2",
    "SER_RANGE_9_PROT_WORD_3",
    "SER_RANGE_9_RESULT",
    "SER_RANGE_9_START",
    "SER_RANGE_ENABLE",
    "SER_RESULT_MEM_PDA",
    "SER_RESULT_MEM_TM",
    "SER_RING_ERR_CTRL",
    "SETFTMHVERSION",
    "SEVPMC1C1",
    "SEVPMC1C2",
    "SEVPMC2C1",
    "SEVPMC2C2",
    "SEVPMC3C1",
    "SEVPMC3C2",
    "SEVPMC4C1",
    "SEVPMC4C2",
    "SEVPMDH1",
    "SEVPMDH2",
    "SEVPMG1C1",
    "SEVPMG1C2",
    "SEVPMG2C1",
    "SEVPMG2C2",
    "SEVPMG3C1",
    "SEVPMG3C2",
    "SEVPMG4C1",
    "SEVPMG4C2",
    "SEVPMG5C1",
    "SEVPMG5C2",
    "SEVPMG6C1",
    "SEVPMG6C2",
    "SEVPMG7C1",
    "SEVPMG7C2",
    "SEVPMG8C1",
    "SEVPMG8C2",
    "SEVPMSP1",
    "SEVPMSP2",
    "SFD_OFFSET",
    "SFI_ERROR0",
    "SFI_ERROR0_MASK",
    "SFI_NUM_REMAP0",
    "SFI_PAUSE_STATUS0",
    "SFI_PAUSE_STATUS1",
    "SFI_PORT_CONFIG0",
    "SFI_RX_SOT_CNT",
    "SFI_RX_TEST_CNT",
    "SFI_TOP_CONFIG0",
    "SFI_TX_TEST_CNT",
    "SFLOW_EGR_RAND_SEED",
    "SFLOW_EGR_THRESHOLD",
    "SFLOW_ING_RAND_SEED",
    "SFLOW_ING_THRESHOLD",
    "SFLOW_ING_THRESHOLD_PARITY_CONTROL",
    "SFLOW_ING_THRESHOLD_PARITY_STATUS_INTR",
    "SFLOW_ING_THRESHOLD_PARITY_STATUS_NACK",
    "SF_TRACE_IF_CAPT_0",
    "SF_TRACE_IF_CAPT_1",
    "SF_TRACE_IF_CAPT_2",
    "SF_TRACE_IF_CONTROL",
    "SF_TRACE_IF_COUNTER",
    "SF_TRACE_IF_FIELD_MASK0",
    "SF_TRACE_IF_FIELD_VALUE0",
    "SF_TRACE_IF_STATUS",
    "SF_TRACE_IF_STATUS_MASK",
    "SGMIIPORTDELAY",
    "SHAPER01CAL",
    "SHAPER01DELAY",
    "SHAPER01MAXCREDIT",
    "SHAPER23CAL",
    "SHAPER23DELAY",
    "SHAPER23MAXCREDIT",
    "SHAPER45CAL",
    "SHAPER45DELAY",
    "SHAPER45MAXCREDIT",
    "SHAPER4SLOWSTARTCAL",
    "SHAPER4SLOWSTARTDELAY",
    "SHAPER5SLOWSTARTCAL",
    "SHAPER5SLOWSTARTDELAY",
    "SHAPER67CAL",
    "SHAPER67DELAY",
    "SHAPER67MAXCREDIT",
    "SHAPER8CAL",
    "SHAPER8DELAY",
    "SHAPER8MAXCREDIT",
    "SHAPER_CONFIGURATION_REGISTER_1",
    "SHAPER_EVENT_BLOCK",
    "SHAPER_LOOP_SIZE",
    "SHAPER_QUEUE_FABRIC_RANGE_END",
    "SHAPER_QUEUE_FABRIC_RANGE_START",
    "SHAPER_QUEUE_LOCAL_RANGE_END",
    "SHAPER_QUEUE_LOCAL_RANGE_START",
    "SHAPING_CONTROL",
    "SHAPING_MODE",
    "SHAPING_MODE_24Q",
    "SHARED_TABLE_HASH_CONTROL",
    "SHIMLAYERTRANSLATIONMULTICASTCLASSMAPPINGTABLE",
    "SIMPLEREDCONFIG",
    "SI_CONFIG0",
    "SI_CONFIG1",
    "SI_CONFIG2",
    "SI_CONFIG3",
    "SI_DEBUG0",
    "SI_DEBUG1",
    "SI_ECC_DEBUG",
    "SI_ECC_ERROR",
    "SI_ECC_ERROR_MASK",
    "SI_ECC_STATUS",
    "SI_ERROR0",
    "SI_ERROR1",
    "SI_ERROR0_MASK",
    "SI_ERROR1_MASK",
    "SI_MEM_DEBUG",
    "SI_PRBS_STATUS",
    "SI_SD_CONFIG",
    "SI_SD_PLL_CONFIG",
    "SI_SD_RESET",
    "SI_SD_STATUS",
    "SI_STATE",
    "SI_STATUS0",
    "SI_STICKY_STATE",
    "SLOT_REQ_INTERFACE",
    "SLOWSTARTCFGTIMERPERIOD",
    "SMMEMDEBUG",
    "SMP_MESSAGE_COUNTER",
    "SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION",
    "SM_NLF_MTU_CHECK",
    "SNAT_DISCARDS",
    "SNAT_TRANSLATIONS",
    "SNAT_TRANSLATIONS_NEEDED",
    "SNOOPSIZE",
    "SOFTRESETPBM",
    "SOFTRESETPBM_HI",
    "SOME_RDI_DEFECT_STATUS",
    "SOME_RMEP_CCM_DEFECT_STATUS",
    "SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROL",
    "SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTR",
    "SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACK",
    "SOURCE_TRUNK_MAP_PARITY_CONTROL",
    "SOURCE_TRUNK_MAP_PARITY_STATUS",
    "SOURCE_VP_PARITY_CONTROL",
    "SOURCE_VP_PARITY_STATUS",
    "SOURCE_VP_PARITY_STATUS_INTR",
    "SOURCE_VP_PARITY_STATUS_NACK",
    "SOURCE_VP_PDA_CONTROL_0",
    "SOURCE_VP_PDA_CONTROL_1",
    "SP0_POOL_MODE",
    "SPARE_NLF_MTU_CHECK",
    "SPAUIPORTDELAY",
    "SPAUISEL",
    "SPAUI_EXTENSIONS1",
    "SPAUI_EXTENSIONS2",
    "SPAUI_INSERTIDLECONFIG",
    "SPORT_CTL_REG",
    "SPORT_ECC_CONTROL",
    "SPORT_FORCE_DOUBLE_BIT_ERROR",
    "SPORT_FORCE_SINGLE_BIT_ERROR",
    "SPORT_INTR_ENABLE",
    "SPORT_INTR_STATUS",
    "SPORT_RX_FIFO_MEM_ECC_STATUS",
    "SPORT_TX_FIFO_MEM_ECC_STATUS",
    "SPP_CFG_FIFO_THRESH",
    "SPP_CFG_NO_OVERRIDE",
    "SPP_PRIORITY0",
    "SPP_PRIORITY1",
    "SPRDLY",
    "SPRDLYFRACTION",
    "SQFSUM1_TCID_0",
    "SQFSUM1_TCID_1",
    "SQFSUM1_TCID_2",
    "SQFSUM1_TCID_3",
    "SQFSUM1_TCID_4",
    "SQFSUM1_TCID_5",
    "SQFSUM1_TCID_6",
    "SQFSUM1_TCID_7",
    "SQFSUM1_TCID_8",
    "SQFSUM1_TCID_9",
    "SQFSUM1_TCID_10",
    "SQFSUM1_TCID_11",
    "SQFSUM1_TCID_12",
    "SQFSUM1_TCID_13",
    "SQFSUM1_TCID_14",
    "SQFSUM1_TCID_15",
    "SQFSUM2_TCID_0",
    "SQFSUM2_TCID_1",
    "SQFSUM2_TCID_2",
    "SQFSUM2_TCID_3",
    "SQFSUM2_TCID_4",
    "SQFSUM2_TCID_5",
    "SQFSUM2_TCID_6",
    "SQFSUM2_TCID_7",
    "SQFSUM2_TCID_8",
    "SQFSUM2_TCID_9",
    "SQFSUM2_TCID_10",
    "SQFSUM2_TCID_11",
    "SQFSUM2_TCID_12",
    "SQFSUM2_TCID_13",
    "SQFSUM2_TCID_14",
    "SQFSUM2_TCID_15",
    "SRAM_0_ECC_ERROR_ADDRESS",
    "SRAM_0_ECC_ERROR_STATUS",
    "SRAM_1_ECC_ERROR_ADDRESS",
    "SRAM_1_ECC_ERROR_STATUS",
    "SRAM_2_ECC_ERROR_ADDRESS",
    "SRAM_2_ECC_ERROR_STATUS",
    "SRAM_3_ECC_ERROR_ADDRESS",
    "SRAM_3_ECC_ERROR_STATUS",
    "SRAM_4_ECC_ERROR_ADDRESS",
    "SRAM_4_ECC_ERROR_STATUS",
    "SRAM_5_ECC_ERROR_ADDRESS",
    "SRAM_5_ECC_ERROR_STATUS",
    "SRAM_6_ECC_ERROR_ADDRESS",
    "SRAM_6_ECC_ERROR_STATUS",
    "SRAM_7_ECC_ERROR_ADDRESS",
    "SRAM_7_ECC_ERROR_STATUS",
    "SRAM_ECC_INTR_CLEAR",
    "SRAM_MEM_ARRAY_CTRL",
    "SRAM_MEM_BAD_ADDR",
    "SRAM_MEM_BAD_CMD",
    "SRAM_MEM_BAD_DATA",
    "SRAM_MEM_BAD_ECC",
    "SRAM_MEM_CNT",
    "SRAM_MEM_CTRL",
    "SRAM_MEM_OPEN_BASE0",
    "SRAM_MEM_OPEN_BASE1",
    "SRAM_MEM_OPEN_BASE2",
    "SRAM_MEM_OPEN_BASE3",
    "SRAM_MEM_OPEN_ENA0",
    "SRAM_MEM_OPEN_ENA1",
    "SRAM_MEM_OPEN_ENA2",
    "SRAM_MEM_OPEN_ENA3",
    "SRAM_MEM_OPEN_END0",
    "SRAM_MEM_OPEN_END1",
    "SRAM_MEM_OPEN_END2",
    "SRAM_MEM_OPEN_END3",
    "SRAM_MEM_STATUS",
    "SRAM_S0_IDM_ERROR_LOG_ADDR_LSB",
    "SRAM_S0_IDM_ERROR_LOG_COMPLETE",
    "SRAM_S0_IDM_ERROR_LOG_CONTROL",
    "SRAM_S0_IDM_ERROR_LOG_FLAGS",
    "SRAM_S0_IDM_ERROR_LOG_ID",
    "SRAM_S0_IDM_ERROR_LOG_STATUS",
    "SRAM_S0_IDM_INTERRUPT_STATUS",
    "SRAM_S0_IDM_IO_CONTROL_DIRECT",
    "SRAM_S0_IDM_IO_STATUS",
    "SRAM_S0_IDM_RESET_CONTROL",
    "SRAM_S0_IDM_RESET_READ_ID",
    "SRAM_S0_IDM_RESET_STATUS",
    "SRAM_S0_IDM_RESET_WRITE_ID",
    "SRC_INTF",
    "SRC_MODID_BLOCK_PARITY_CONTROL",
    "SRC_MODID_BLOCK_PARITY_STATUS",
    "SRC_MODID_EGRESS_PARITY_CONTROL",
    "SRC_MODID_EGRESS_PARITY_STATUS_INTR",
    "SRC_MODID_EGRESS_PARITY_STATUS_NACK",
    "SRC_MODID_EGRESS_SEL",
    "SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL",
    "SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR",
    "SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK",
    "SRC_MOD_ID",
    "SRC_TRUNK_ECC_CONTROL",
    "SRC_TRUNK_ECC_STATUS_INTR",
    "SRC_TRUNK_ECC_STATUS_NACK",
    "SRC_TRUNK_MAP_PDA_CONTROL",
    "SRC_TRUNK_PARITY_CONTROL",
    "SRC_TRUNK_PARITY_STATUS",
    "SRD0CMUCFGA",
    "SRD0CMUCFGB",
    "SRD0CMUSTAT",
    "SRD0LN0CFGA",
    "SRD0LN0EBIST",
    "SRD0LN0STAT",
    "SRD0LN1CFGA",
    "SRD0LN1EBIST",
    "SRD0LN1STAT",
    "SRD0LN2CFGA",
    "SRD0LN2EBIST",
    "SRD0LN2STAT",
    "SRD0LN3CFGA",
    "SRD0LN3EBIST",
    "SRD0LN3STAT",
    "SRD0_CMU_CFGA",
    "SRD0_CMU_CFGB",
    "SRD0_CMU_STAT",
    "SRD0_LN0_CFGA",
    "SRD0_LN0_EBIST",
    "SRD0_LN0_STAT",
    "SRD0_LN1_CFGA",
    "SRD0_LN1_EBIST",
    "SRD0_LN1_STAT",
    "SRD0_LN2_CFGA",
    "SRD0_LN2_EBIST",
    "SRD0_LN2_STAT",
    "SRD0_LN3_CFGA",
    "SRD0_LN3_EBIST",
    "SRD0_LN3_STAT",
    "SRD1CMUCFGA",
    "SRD1CMUCFGB",
    "SRD1CMUSTAT",
    "SRD1LN0CFGA",
    "SRD1LN0EBIST",
    "SRD1LN0STAT",
    "SRD1LN1CFGA",
    "SRD1LN1EBIST",
    "SRD1LN1STAT",
    "SRD1LN2CFGA",
    "SRD1LN2EBIST",
    "SRD1LN2STAT",
    "SRD1LN3CFGA",
    "SRD1LN3EBIST",
    "SRD1LN3STAT",
    "SRD1_CMU_CFGA",
    "SRD1_CMU_CFGB",
    "SRD1_CMU_STAT",
    "SRD1_LN0_CFGA",
    "SRD1_LN0_EBIST",
    "SRD1_LN0_STAT",
    "SRD1_LN1_CFGA",
    "SRD1_LN1_EBIST",
    "SRD1_LN1_STAT",
    "SRD1_LN2_CFGA",
    "SRD1_LN2_EBIST",
    "SRD1_LN2_STAT",
    "SRD1_LN3_CFGA",
    "SRD1_LN3_EBIST",
    "SRD1_LN3_STAT",
    "SRD2CMUCFGA",
    "SRD2CMUCFGB",
    "SRD2CMUSTAT",
    "SRD2LN0CFGA",
    "SRD2LN0EBIST",
    "SRD2LN0STAT",
    "SRD2LN1CFGA",
    "SRD2LN1EBIST",
    "SRD2LN1STAT",
    "SRD2LN2CFGA",
    "SRD2LN2EBIST",
    "SRD2LN2STAT",
    "SRD2LN3CFGA",
    "SRD2LN3EBIST",
    "SRD2LN3STAT",
    "SRD2_CMU_CFGA",
    "SRD2_CMU_CFGB",
    "SRD2_CMU_STAT",
    "SRD2_LN0_CFGA",
    "SRD2_LN0_EBIST",
    "SRD2_LN0_STAT",
    "SRD2_LN1_CFGA",
    "SRD2_LN1_EBIST",
    "SRD2_LN1_STAT",
    "SRD2_LN2_CFGA",
    "SRD2_LN2_EBIST",
    "SRD2_LN2_STAT",
    "SRD2_LN3_CFGA",
    "SRD2_LN3_EBIST",
    "SRD2_LN3_STAT",
    "SRD3CMUCFGA",
    "SRD3CMUCFGB",
    "SRD3CMUSTAT",
    "SRD3LN0CFGA",
    "SRD3LN0EBIST",
    "SRD3LN0STAT",
    "SRD3LN1CFGA",
    "SRD3LN1EBIST",
    "SRD3LN1STAT",
    "SRD3LN2CFGA",
    "SRD3LN2EBIST",
    "SRD3LN2STAT",
    "SRD3LN3CFGA",
    "SRD3LN3EBIST",
    "SRD3LN3STAT",
    "SRD3_CMU_CFGA",
    "SRD3_CMU_CFGB",
    "SRD3_CMU_STAT",
    "SRD3_LN0_CFGA",
    "SRD3_LN0_EBIST",
    "SRD3_LN0_STAT",
    "SRD3_LN1_CFGA",
    "SRD3_LN1_EBIST",
    "SRD3_LN1_STAT",
    "SRD3_LN2_CFGA",
    "SRD3_LN2_EBIST",
    "SRD3_LN2_STAT",
    "SRD3_LN3_CFGA",
    "SRD3_LN3_EBIST",
    "SRD3_LN3_STAT",
    "SRD4CMUCFGA",
    "SRD4CMUCFGB",
    "SRD4CMUSTAT",
    "SRD4LN0CFGA",
    "SRD4LN0EBIST",
    "SRD4LN0STAT",
    "SRD4LN1CFGA",
    "SRD4LN1EBIST",
    "SRD4LN1STAT",
    "SRD4LN2CFGA",
    "SRD4LN2EBIST",
    "SRD4LN2STAT",
    "SRD4LN3CFGA",
    "SRD4LN3EBIST",
    "SRD4LN3STAT",
    "SRD5CMUCFGA",
    "SRD5CMUCFGB",
    "SRD5CMUSTAT",
    "SRD5LN0CFGA",
    "SRD5LN0EBIST",
    "SRD5LN0STAT",
    "SRD5LN1CFGA",
    "SRD5LN1EBIST",
    "SRD5LN1STAT",
    "SRD5LN2CFGA",
    "SRD5LN2EBIST",
    "SRD5LN2STAT",
    "SRD5LN3CFGA",
    "SRD5LN3EBIST",
    "SRD5LN3STAT",
    "SRD6CMUCFGA",
    "SRD6CMUCFGB",
    "SRD6CMUSTAT",
    "SRD6LN0CFGA",
    "SRD6LN0EBIST",
    "SRD6LN0STAT",
    "SRD6LN1CFGA",
    "SRD6LN1EBIST",
    "SRD6LN1STAT",
    "SRD6LN2CFGA",
    "SRD6LN2EBIST",
    "SRD6LN2STAT",
    "SRD6LN3CFGA",
    "SRD6LN3EBIST",
    "SRD6LN3STAT",
    "SRDAEPBOP",
    "SRDAEPBRD",
    "SRDAIPUCFG",
    "SRDBEPBOP",
    "SRDBEPBRD",
    "SRDBIPUCFG",
    "SRDEPBOP",
    "SRDEPBRD",
    "SRDINTERRUPTMASKREGISTER",
    "SRDINTERRUPTREGISTER",
    "SRDIPUCFG",
    "SRDLANEINTERRUPTMASKREGISTER",
    "SRDLANEINTERRUPTREGISTER",
    "SRP_CONTROL_1",
    "SRP_CONTROL_2",
    "STACKINGROUTEHISTORYSELECT",
    "STAGE0_BANK_COLUMN_DISABLE",
    "STAGE0_BANK_SIZE",
    "STAGE0_HASH_OFFSET",
    "STAGE0_MEMORY_CONTROL_0",
    "STAGE0_MEMORY_CONTROL_1",
    "STAGE0_MEMORY_CONTROL_2",
    "STAGE0_MEMORY_CONTROL_3",
    "STAGE0_MEMORY_CONTROL_4",
    "STAGE0_MEMORY_CONTROL_5",
    "STAGE0_MEMORY_CONTROL_6",
    "STAGE0_MEMORY_CONTROL_7",
    "STAGE0_MEMORY_CONTROL_8",
    "STAGE0_MEMORY_CONTROL_9",
    "STAGE0_MEMORY_CONTROL_10",
    "STAGE0_MEMORY_CONTROL_11",
    "STAGE0_MEMORY_CONTROL_12",
    "STAGE0_MEMORY_CONTROL_13",
    "STAGE0_MEMORY_CONTROL_14",
    "STAGE0_MEMORY_CONTROL_15",
    "STAGE0_MEMORY_CONTROL_16",
    "STAGE0_MEMORY_CONTROL_17",
    "STAGE0_MEMORY_CONTROL_18",
    "STAGE0_MEMORY_CONTROL_19",
    "STAGE0_MEMORY_CONTROL_20",
    "STAGE0_MEMORY_CONTROL_21",
    "STAGE0_MEMORY_CONTROL_22",
    "STAGE0_MEMORY_CONTROL_23",
    "STAGE0_MEMORY_CONTROL_24",
    "STAGE0_MEMORY_CONTROL_25",
    "STAGE0_MEMORY_CONTROL_26",
    "STAGE0_MEMORY_CONTROL_27",
    "STAGE1_BANK_COLUMN_DISABLE",
    "STAGE1_BANK_SIZE",
    "STAGE1_HASH_OFFSET",
    "STAGE1_MEMORY_CONTROL_0",
    "STAGE1_MEMORY_CONTROL_1",
    "STAGE1_MEMORY_CONTROL_2",
    "STAGE1_MEMORY_CONTROL_3",
    "STAGE1_MEMORY_CONTROL_4",
    "STAGE1_MEMORY_CONTROL_5",
    "STAGE1_MEMORY_CONTROL_6",
    "STAGE1_MEMORY_CONTROL_7",
    "STAGE1_MEMORY_CONTROL_8",
    "STAGE1_MEMORY_CONTROL_9",
    "STAGE1_MEMORY_CONTROL_10",
    "STAGE1_MEMORY_CONTROL_11",
    "STAGE1_MEMORY_CONTROL_12",
    "STAGE1_MEMORY_CONTROL_13",
    "STAGE1_MEMORY_CONTROL_14",
    "STAGE1_MEMORY_CONTROL_15",
    "STAGE1_MEMORY_CONTROL_16",
    "STAGE1_MEMORY_CONTROL_17",
    "STAGE1_MEMORY_CONTROL_18",
    "STAGE1_MEMORY_CONTROL_19",
    "STAGE1_MEMORY_CONTROL_20",
    "STAGE1_MEMORY_CONTROL_21",
    "STAGE1_MEMORY_CONTROL_22",
    "STAGE1_MEMORY_CONTROL_23",
    "STAGE1_MEMORY_CONTROL_24",
    "STAGE1_MEMORY_CONTROL_25",
    "STAGE1_MEMORY_CONTROL_26",
    "STAGE1_MEMORY_CONTROL_27",
    "STAGE2_BANK_COLUMN_DISABLE",
    "STAGE2_BANK_SIZE",
    "STAGE2_HASH_OFFSET",
    "STAGE2_MEMORY_CONTROL_0",
    "STAGE2_MEMORY_CONTROL_1",
    "STAGE2_MEMORY_CONTROL_2",
    "STAGE2_MEMORY_CONTROL_3",
    "STAGE2_MEMORY_CONTROL_4",
    "STAGE2_MEMORY_CONTROL_5",
    "STAGE2_MEMORY_CONTROL_6",
    "STAGE2_MEMORY_CONTROL_7",
    "STAGE2_MEMORY_CONTROL_8",
    "STAGE2_MEMORY_CONTROL_9",
    "STAGE2_MEMORY_CONTROL_10",
    "STAGE2_MEMORY_CONTROL_11",
    "STAGE2_MEMORY_CONTROL_12",
    "STAGE2_MEMORY_CONTROL_13",
    "STAGE2_MEMORY_CONTROL_14",
    "STAGE2_MEMORY_CONTROL_15",
    "STAGE2_MEMORY_CONTROL_16",
    "STAGE2_MEMORY_CONTROL_17",
    "STAGE2_MEMORY_CONTROL_18",
    "STAGE2_MEMORY_CONTROL_19",
    "STAGE2_MEMORY_CONTROL_20",
    "STAGE2_MEMORY_CONTROL_21",
    "STAGE2_MEMORY_CONTROL_22",
    "STAGE2_MEMORY_CONTROL_23",
    "STAGE2_MEMORY_CONTROL_24",
    "STAGE2_MEMORY_CONTROL_25",
    "STAGE2_MEMORY_CONTROL_26",
    "STAGE2_MEMORY_CONTROL_27",
    "STAGE3_BANK_COLUMN_DISABLE",
    "STAGE3_BANK_SIZE",
    "STAGE3_HASH_OFFSET",
    "STAGE3_MEMORY_CONTROL_0",
    "STAGE3_MEMORY_CONTROL_1",
    "STAGE3_MEMORY_CONTROL_2",
    "STAGE3_MEMORY_CONTROL_3",
    "STAGE3_MEMORY_CONTROL_4",
    "STAGE3_MEMORY_CONTROL_5",
    "STAGE3_MEMORY_CONTROL_6",
    "STAGE3_MEMORY_CONTROL_7",
    "STAGE3_MEMORY_CONTROL_8",
    "STAGE3_MEMORY_CONTROL_9",
    "STAGE3_MEMORY_CONTROL_10",
    "STAGE3_MEMORY_CONTROL_11",
    "STAGE3_MEMORY_CONTROL_12",
    "STAGE3_MEMORY_CONTROL_13",
    "STAGE3_MEMORY_CONTROL_14",
    "STAGE3_MEMORY_CONTROL_15",
    "STAGE3_MEMORY_CONTROL_16",
    "STAGE3_MEMORY_CONTROL_17",
    "STAGE3_MEMORY_CONTROL_18",
    "STAGE3_MEMORY_CONTROL_19",
    "STAGE3_MEMORY_CONTROL_20",
    "STAGE3_MEMORY_CONTROL_21",
    "STAGE3_MEMORY_CONTROL_22",
    "STAGE3_MEMORY_CONTROL_23",
    "STAGE3_MEMORY_CONTROL_24",
    "STAGE3_MEMORY_CONTROL_25",
    "STAGE3_MEMORY_CONTROL_26",
    "STAGE3_MEMORY_CONTROL_27",
    "STAGE_INTR",
    "STAMPINGFABRICHEADERENABLE",
    "START_BY_START_ERROR",
    "START_BY_START_ERROR0_64",
    "START_BY_START_ERROR1_64",
    "START_BY_START_ERROR_0",
    "START_BY_START_ERROR_1",
    "START_BY_START_ERROR_64",
    "START_BY_START_ERR_STAT",
    "STATCNT75PPORT0_31INTERRUPT",
    "STATCNT75PPORT0_31INTMASKREGISTER",
    "STATCNT75PPORT32_63INTERRUPT",
    "STATCNT75PPORT32_63INTMASKREGISTER",
    "STATIFBIST1",
    "STATIFBISTPATERN0",
    "STATIFBISTPATERN1",
    "STATINTERRUPTMASKREGISTER",
    "STATINTERRUPTREGISTER",
    "STATISTICSKEYSELECT",
    "STATISTICSKEYSHIFTREG0",
    "STATISTICSKEYSHIFTREG1",
    "STATISTICSREADCOUNTER",
    "STATISTICSREADLSB",
    "STATISTICSREADMSB",
    "STATISTICSREPORTCONFIGURATIONS",
    "STATISTICSRXBINNING",
    "STATISTICSRXBURSTSERRCNT",
    "STATISTICSRXBURSTSOKCNT",
    "STATISTICSRXFRAMEERRCNT",
    "STATISTICSSTATUS",
    "STATISTICSTAGCONFIGURATION",
    "STATISTICSTXBURSTSCNT",
    "STATISTICSTXFRAMEERRCNT",
    "STL_GROUP_CONFIG0",
    "STL_GROUP_CONFIG1",
    "STL_GROUP_CONFIG2",
    "STL_GROUP_CONFIG3",
    "STL_GROUP_CONFIG4",
    "STL_GROUP_CONFIG5",
    "STOREDCREDITSUSAGECONFIGURATION",
    "STORM_CONTROL_METER_CONFIG",
    "STORM_CONTROL_METER_MAPPING",
    "STSOSPER1_SI_0",
    "STSOSPER1_SI_1",
    "STSOSPER2_SI_0",
    "STSOSPER2_SI_1",
    "ST_TRANS_TBL_ECC_ERR1",
    "ST_TRANS_TBL_ECC_ERR2",
    "SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_CONFIG",
    "SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_DBG_DATA",
    "SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_STATUS",
    "SUBPORT_TAG_TO_PP_PORT_MAP_CAM_DBGCTRL",
    "SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_CONTROL",
    "SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_INTR",
    "SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_NACK",
    "SUBPORT_TAG_TPID_0",
    "SUBPORT_TAG_TPID_1",
    "SUBPORT_TAG_TPID_2",
    "SUBPORT_TAG_TPID_3",
    "SUSPEND_WAMU_PQ",
    "SVEMCAMENTRIESCOUNTER",
    "SVEMDIAGNOSTICS",
    "SVEMDIAGNOSTICSINDEX",
    "SVEMDIAGNOSTICSKEY",
    "SVEMDIAGNOSTICSLOOKUPRESULT",
    "SVEMDIAGNOSTICSREADRESULT",
    "SVEMEMCDEFRAGCONFIGURATIONREGISTER",
    "SVEMENTRIESCOUNTER",
    "SVEMERRORCAMTABLEFULLCOUNTER",
    "SVEMERRORDELETEUNKNOWNKEYCOUNTER",
    "SVEMERRORREACHEDMAXENTRYLIMITCOUNTER",
    "SVEMKEYTABLEENTRYLIMIT",
    "SVEMLASTLOOKUPEGRESS",
    "SVEMLASTLOOKUPLARGEEM",
    "SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTER",
    "SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTER",
    "SVEMMANAGEMENTUNITCONFIGURATIONREGISTER",
    "SVEMMANAGEMENTUNITFAILURE",
    "SVEMREQUESTSCOUNTER",
    "SVEMRESETSTATUSREGISTER",
    "SVEMWARNINGINSERTEDEXISTINGCOUNTER",
    "SW1_RAM_DBGCTRL",
    "SW1_RAM_DBGCTRL2_64",
    "SW1_RAM_DBGCTRL_2",
    "SW1_RAM_DBGCTRL_3",
    "SW1_RAM_DBGCTRL_64",
    "SW2_EOP_BUFFER_A_PARITY_CONTROL",
    "SW2_EOP_BUFFER_A_PARITY_STATUS_INTR",
    "SW2_EOP_BUFFER_B_PARITY_CONTROL",
    "SW2_EOP_BUFFER_B_PARITY_STATUS_INTR",
    "SW2_EOP_BUFFER_C_PARITY_CONTROL",
    "SW2_EOP_BUFFER_C_PARITY_STATUS_INTR",
    "SW2_FP_DST_ACTION_CONTROL",
    "SW2_HW_CONTROL",
    "SW2_OAM_LM_COUNTERS_PDA_CONTROL0",
    "SW2_OAM_LM_COUNTERS_PDA_CONTROL1",
    "SW2_RAM_CONTROL_0",
    "SW2_RAM_CONTROL_1",
    "SW2_RAM_CONTROL_2",
    "SW2_RAM_CONTROL_3",
    "SW2_RAM_CONTROL_4",
    "SW2_RAM_CONTROL_5",
    "SW2_RAM_CONTROL_6",
    "SW2_RAM_CONTROL_7",
    "SW2_RAM_CONTROL_8",
    "SWITCH_CIR_EIR_IN_DUAL_SHAPERS",
    "SYNCCOUNTER",
    "SYSBRG1_SI_0",
    "SYSBRG1_SI_1",
    "SYSBRG2_SI_0",
    "SYSBRG2_SI_1",
    "SYSCLKCFG1_SI_0",
    "SYSCLKCFG1_SI_1",
    "SYSCLKCFG2_SI_0",
    "SYSCLKCFG2_SI_1",
    "SYSCLTS1_SI_0",
    "SYSCLTS1_SI_1",
    "SYSCLTS2_SI_0",
    "SYSCLTS2_SI_1",
    "SYSTEMREDAGINGCONFIGURATION",
    "SYSTEM_CONFIG_MODVIEW_PARITY_CONTROL",
    "SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTR",
    "SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACK",
    "SYSTEM_CONFIG_PARITY_CONTROL",
    "SYSTEM_CONFIG_PARITY_STATUS_INTR",
    "SYSTEM_CONFIG_PARITY_STATUS_NACK",
    "SYSTEM_HEADERS_CONFIGURATIONS0REGISTER",
    "SYSTEM_RECYCLE_PORT",
    "SYSTEM_RED_CONFIGURATION",
    "SYSTSO1_SI_0",
    "SYSTSO1_SI_1",
    "SYSTSO2_SI_0",
    "SYSTSO2_SI_1",
    "SYSTSOFPH_SI_0",
    "SYSTSOFPH_SI_1",
    "SYS_CONTROL",
    "SYS_MAC_ACTION",
    "SYS_MAC_COUNT",
    "SYS_MAC_LIMIT",
    "SYS_MAC_LIMIT_CONTROL",
    "T64",
    "T127",
    "T255",
    "T511",
    "T1023",
    "T1518",
    "T2047",
    "T4095",
    "T9216",
    "T16383",
    "TABLE0_BANK_CONFIG",
    "TABLE1_BANK_CONFIG",
    "TABLE2_BANK_CONFIG",
    "TABLE3_BANK_CONFIG",
    "TABLE4_BANK_CONFIG",
    "TAG_0",
    "TAG_1",
    "TBCA",
    "TBYT",
    "TCAMBISTRE",
    "TCAMBISTWR",
    "TCAMCONTROLLER",
    "TCAMPOWER",
    "TCDPMAPPROFILE_0",
    "TCDPMAPPROFILE_1",
    "TCDPMAPPROFILE_2",
    "TCPACTIONPROFILES",
    "TCPUDP_PROTOCOL",
    "TCPUDP_PROTOCOL_ENABLE",
    "TDACT",
    "TDBGC0",
    "TDBGC1",
    "TDBGC2",
    "TDBGC3",
    "TDBGC4",
    "TDBGC5",
    "TDBGC6",
    "TDBGC7",
    "TDBGC8",
    "TDBGC9",
    "TDBGC10",
    "TDBGC11",
    "TDBGC0_SELECT",
    "TDBGC10_SELECT",
    "TDBGC11_SELECT",
    "TDBGC1_SELECT",
    "TDBGC2_SELECT",
    "TDBGC3_SELECT",
    "TDBGC4_SELECT",
    "TDBGC5_SELECT",
    "TDBGC6_SELECT",
    "TDBGC7_SELECT",
    "TDBGC8_SELECT",
    "TDBGC9_SELECT",
    "TDBGC_SELECT_2",
    "TDFR",
    "TDMANDLINKLOADCONFIGURATION",
    "TDMCELLSCOUNTER",
    "TDMCONFIGURATION",
    "TDMEHPCONFIGURATION",
    "TDMENCRCPERPORT_0",
    "TDMENCRCPERPORT_1",
    "TDMEPECONFIGURATION",
    "TDMFRAGNUMCONFIG1",
    "TDMFRAGNUMCONFIG2",
    "TDMGENERALCONFIGURATION",
    "TDMLINKMASK",
    "TDMMCIDVALUECONFIGURATION",
    "TDM_EN",
    "TDM_SIZE",
    "TDM_SYNC",
    "TDVLN",
    "TECMUX1",
    "TECMUX2",
    "TEDF",
    "TEPCFG_CID_0",
    "TEPCFG_CID_1",
    "TEPCFG_CID_2",
    "TEPCFG_CID_3",
    "TEPCFG_CID_4",
    "TEPCFG_CID_5",
    "TEPCFG_CID_6",
    "TEPCFG_CID_7",
    "TEPCFG_CID_8",
    "TEPCFG_CID_9",
    "TEPCFG_CID_10",
    "TEPCFG_CID_11",
    "TEPCFG_CID_12",
    "TEPCFG_CID_13",
    "TEPCFG_CID_14",
    "TEPCFG_CID_15",
    "TERR",
    "TEST2",
    "TESTMUXCONFIG",
    "TESTREGISTER",
    "TFCS",
    "TFRG",
    "THDIEMA_BUFFER_CELL_LIMIT_SP",
    "THDIEMA_BUFFER_CELL_LIMIT_SP_SHARED",
    "THDIEMA_CELL_RESET_LIMIT_OFFSET_SP",
    "THDIEMA_CELL_SPAP_RED_OFFSET_SP",
    "THDIEMA_CELL_SPAP_YELLOW_OFFSET_SP",
    "THDIEMA_COLOR_AWARE",
    "THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNT",
    "THDIEMA_FLOW_CONTROL_XOFF_STATE",
    "THDIEMA_GLOBAL_HDRM_COUNT",
    "THDIEMA_GLOBAL_HDRM_LIMIT",
    "THDIEMA_INPUT_PORT_RX_ENABLE0_64",
    "THDIEMA_INPUT_PORT_RX_ENABLE1_64",
    "THDIEMA_INPUT_PORT_RX_ENABLE_64",
    "THDIEMA_MEMORY_TM_0",
    "THDIEMA_MEMORY_TM_1",
    "THDIEMA_PARITY_ERROR_COUNTER",
    "THDIEMA_PARITY_ERROR_INTR_MASK",
    "THDIEMA_PARITY_ERROR_STATUS_0",
    "THDIEMA_PARITY_ERROR_STATUS_1",
    "THDIEMA_PG_GBL_HDRM_COUNT",
    "THDIEMA_PG_HDRM_COUNT_CELL",
    "THDIEMA_PG_HDRM_LIMIT_CELL",
    "THDIEMA_PG_MIN_CELL",
    "THDIEMA_PG_MIN_COUNT_CELL",
    "THDIEMA_PG_PORT_MIN_COUNT_CELL",
    "THDIEMA_PG_RESET_FLOOR_CELL",
    "THDIEMA_PG_RESET_OFFSET_CELL",
    "THDIEMA_PG_RESET_VALUE_CELL",
    "THDIEMA_PG_SHARED_COUNT_CELL",
    "THDIEMA_PG_SHARED_LIMIT_CELL",
    "THDIEMA_POOL_DROP_STATE",
    "THDIEMA_PORT_COUNT_CELL",
    "THDIEMA_PORT_FC_STATUS",
    "THDIEMA_PORT_LIMIT_STATES",
    "THDIEMA_PORT_LIMIT_STATE_0",
    "THDIEMA_PORT_LIMIT_STATE_1",
    "THDIEMA_PORT_MAX_PKT_SIZE",
    "THDIEMA_PORT_MAX_SHARED_CELL",
    "THDIEMA_PORT_MIN_CELL",
    "THDIEMA_PORT_MIN_COUNT_CELL",
    "THDIEMA_PORT_MIN_PG_ENABLE",
    "THDIEMA_PORT_OVQ_PAUSE_ENABLE0",
    "THDIEMA_PORT_OVQ_PAUSE_ENABLE1",
    "THDIEMA_PORT_OVQ_PAUSE_ENABLE_64",
    "THDIEMA_PORT_PAUSE_ENABLE0_64",
    "THDIEMA_PORT_PAUSE_ENABLE1_64",
    "THDIEMA_PORT_PAUSE_ENABLE_64",
    "THDIEMA_PORT_PG_SPID",
    "THDIEMA_PORT_PRI_GRP0",
    "THDIEMA_PORT_PRI_GRP1",
    "THDIEMA_PORT_PRI_XON_ENABLE",
    "THDIEMA_PORT_RESUME_LIMIT_CELL",
    "THDIEMA_PORT_SHARED_COUNT_CELL",
    "THDIEMA_PORT_SHARED_MAX_PG_ENABLE",
    "THDIEMA_RDE_POOL_SELECT",
    "THDIEMA_THDI_BYPASS",
    "THDIEMA_TOTAL_BUFFER_COUNT_CELL",
    "THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP",
    "THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHARED",
    "THDIEMA_USE_SP_SHARED",
    "THDIEXT_BUFFER_CELL_LIMIT_SP",
    "THDIEXT_BUFFER_CELL_LIMIT_SP_SHARED",
    "THDIEXT_CELL_RESET_LIMIT_OFFSET_SP",
    "THDIEXT_CELL_SPAP_RED_OFFSET_SP",
    "THDIEXT_CELL_SPAP_YELLOW_OFFSET_SP",
    "THDIEXT_COLOR_AWARE",
    "THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNT",
    "THDIEXT_FLOW_CONTROL_XOFF_STATE",
    "THDIEXT_GLOBAL_HDRM_COUNT",
    "THDIEXT_GLOBAL_HDRM_LIMIT",
    "THDIEXT_INPUT_PORT_RX_ENABLE0_64",
    "THDIEXT_INPUT_PORT_RX_ENABLE1_64",
    "THDIEXT_INPUT_PORT_RX_ENABLE_64",
    "THDIEXT_MEMORY_TM_0",
    "THDIEXT_MEMORY_TM_1",
    "THDIEXT_PARITY_ERROR_COUNTER",
    "THDIEXT_PARITY_ERROR_INTR_MASK",
    "THDIEXT_PARITY_ERROR_STATUS_0",
    "THDIEXT_PARITY_ERROR_STATUS_1",
    "THDIEXT_PG_GBL_HDRM_COUNT",
    "THDIEXT_PG_HDRM_COUNT_CELL",
    "THDIEXT_PG_HDRM_LIMIT_CELL",
    "THDIEXT_PG_MIN_CELL",
    "THDIEXT_PG_MIN_COUNT_CELL",
    "THDIEXT_PG_PORT_MIN_COUNT_CELL",
    "THDIEXT_PG_RESET_FLOOR_CELL",
    "THDIEXT_PG_RESET_OFFSET_CELL",
    "THDIEXT_PG_RESET_VALUE_CELL",
    "THDIEXT_PG_SHARED_COUNT_CELL",
    "THDIEXT_PG_SHARED_LIMIT_CELL",
    "THDIEXT_POOL_DROP_STATE",
    "THDIEXT_PORT_COUNT_CELL",
    "THDIEXT_PORT_FC_STATUS",
    "THDIEXT_PORT_LIMIT_STATES",
    "THDIEXT_PORT_LIMIT_STATE_0",
    "THDIEXT_PORT_LIMIT_STATE_1",
    "THDIEXT_PORT_MAX_PKT_SIZE",
    "THDIEXT_PORT_MAX_SHARED_CELL",
    "THDIEXT_PORT_MIN_CELL",
    "THDIEXT_PORT_MIN_COUNT_CELL",
    "THDIEXT_PORT_MIN_PG_ENABLE",
    "THDIEXT_PORT_OVQ_PAUSE_ENABLE0",
    "THDIEXT_PORT_OVQ_PAUSE_ENABLE1",
    "THDIEXT_PORT_OVQ_PAUSE_ENABLE_64",
    "THDIEXT_PORT_PAUSE_ENABLE0_64",
    "THDIEXT_PORT_PAUSE_ENABLE1_64",
    "THDIEXT_PORT_PAUSE_ENABLE_64",
    "THDIEXT_PORT_PG_SPID",
    "THDIEXT_PORT_PRI_GRP0",
    "THDIEXT_PORT_PRI_GRP1",
    "THDIEXT_PORT_PRI_XON_ENABLE",
    "THDIEXT_PORT_RESUME_LIMIT_CELL",
    "THDIEXT_PORT_SHARED_COUNT_CELL",
    "THDIEXT_PORT_SHARED_MAX_PG_ENABLE",
    "THDIEXT_RDE_POOL_SELECT",
    "THDIEXT_THDI_BYPASS",
    "THDIEXT_TOTAL_BUFFER_COUNT_CELL",
    "THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP",
    "THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED",
    "THDIEXT_USE_SP_SHARED",
    "THDIQEN_BUFFER_CELL_LIMIT_SP",
    "THDIQEN_BUFFER_CELL_LIMIT_SP_SHARED",
    "THDIQEN_CELL_RESET_LIMIT_OFFSET_SP",
    "THDIQEN_CELL_SPAP_RED_OFFSET_SP",
    "THDIQEN_CELL_SPAP_YELLOW_OFFSET_SP",
    "THDIQEN_COLOR_AWARE",
    "THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNT",
    "THDIQEN_FLOW_CONTROL_XOFF_STATE",
    "THDIQEN_GLOBAL_HDRM_COUNT",
    "THDIQEN_GLOBAL_HDRM_LIMIT",
    "THDIQEN_INPUT_PORT_RX_ENABLE0_64",
    "THDIQEN_INPUT_PORT_RX_ENABLE1_64",
    "THDIQEN_INPUT_PORT_RX_ENABLE_64",
    "THDIQEN_MEMORY_TM_0",
    "THDIQEN_MEMORY_TM_1",
    "THDIQEN_PARITY_ERROR_COUNTER",
    "THDIQEN_PARITY_ERROR_INTR_MASK",
    "THDIQEN_PARITY_ERROR_STATUS_0",
    "THDIQEN_PARITY_ERROR_STATUS_1",
    "THDIQEN_PG_GBL_HDRM_COUNT",
    "THDIQEN_PG_HDRM_COUNT_CELL",
    "THDIQEN_PG_HDRM_LIMIT_CELL",
    "THDIQEN_PG_MIN_CELL",
    "THDIQEN_PG_MIN_COUNT_CELL",
    "THDIQEN_PG_PORT_MIN_COUNT_CELL",
    "THDIQEN_PG_RESET_FLOOR_CELL",
    "THDIQEN_PG_RESET_OFFSET_CELL",
    "THDIQEN_PG_RESET_VALUE_CELL",
    "THDIQEN_PG_SHARED_COUNT_CELL",
    "THDIQEN_PG_SHARED_LIMIT_CELL",
    "THDIQEN_POOL_DROP_STATE",
    "THDIQEN_PORT_COUNT_CELL",
    "THDIQEN_PORT_FC_STATUS",
    "THDIQEN_PORT_LIMIT_STATES",
    "THDIQEN_PORT_LIMIT_STATE_0",
    "THDIQEN_PORT_LIMIT_STATE_1",
    "THDIQEN_PORT_MAX_PKT_SIZE",
    "THDIQEN_PORT_MAX_SHARED_CELL",
    "THDIQEN_PORT_MIN_CELL",
    "THDIQEN_PORT_MIN_COUNT_CELL",
    "THDIQEN_PORT_MIN_PG_ENABLE",
    "THDIQEN_PORT_OVQ_PAUSE_ENABLE0",
    "THDIQEN_PORT_OVQ_PAUSE_ENABLE1",
    "THDIQEN_PORT_OVQ_PAUSE_ENABLE_64",
    "THDIQEN_PORT_PAUSE_ENABLE0_64",
    "THDIQEN_PORT_PAUSE_ENABLE1_64",
    "THDIQEN_PORT_PAUSE_ENABLE_64",
    "THDIQEN_PORT_PG_SPID",
    "THDIQEN_PORT_PRI_GRP0",
    "THDIQEN_PORT_PRI_GRP1",
    "THDIQEN_PORT_PRI_XON_ENABLE",
    "THDIQEN_PORT_RESUME_LIMIT_CELL",
    "THDIQEN_PORT_SHARED_COUNT_CELL",
    "THDIQEN_PORT_SHARED_MAX_PG_ENABLE",
    "THDIQEN_RDE_POOL_SELECT",
    "THDIQEN_THDI_BYPASS",
    "THDIQEN_TOTAL_BUFFER_COUNT_CELL",
    "THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP",
    "THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHARED",
    "THDIQEN_USE_SP_SHARED",
    "THDIRQE_BUFFER_CELL_LIMIT_SP",
    "THDIRQE_BUFFER_CELL_LIMIT_SP_SHARED",
    "THDIRQE_CELL_RESET_LIMIT_OFFSET_SP",
    "THDIRQE_CELL_SPAP_RED_OFFSET_SP",
    "THDIRQE_CELL_SPAP_YELLOW_OFFSET_SP",
    "THDIRQE_COLOR_AWARE",
    "THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNT",
    "THDIRQE_FLOW_CONTROL_XOFF_STATE",
    "THDIRQE_GLOBAL_HDRM_COUNT",
    "THDIRQE_GLOBAL_HDRM_LIMIT",
    "THDIRQE_INPUT_PORT_RX_ENABLE0_64",
    "THDIRQE_INPUT_PORT_RX_ENABLE1_64",
    "THDIRQE_INPUT_PORT_RX_ENABLE_64",
    "THDIRQE_MEMORY_TM_0",
    "THDIRQE_MEMORY_TM_1",
    "THDIRQE_PARITY_ERROR_COUNTER",
    "THDIRQE_PARITY_ERROR_INTR_MASK",
    "THDIRQE_PARITY_ERROR_STATUS_0",
    "THDIRQE_PARITY_ERROR_STATUS_1",
    "THDIRQE_PG_GBL_HDRM_COUNT",
    "THDIRQE_PG_HDRM_COUNT_CELL",
    "THDIRQE_PG_HDRM_LIMIT_CELL",
    "THDIRQE_PG_MIN_CELL",
    "THDIRQE_PG_MIN_COUNT_CELL",
    "THDIRQE_PG_PORT_MIN_COUNT_CELL",
    "THDIRQE_PG_RESET_FLOOR_CELL",
    "THDIRQE_PG_RESET_OFFSET_CELL",
    "THDIRQE_PG_RESET_VALUE_CELL",
    "THDIRQE_PG_SHARED_COUNT_CELL",
    "THDIRQE_PG_SHARED_LIMIT_CELL",
    "THDIRQE_POOL_DROP_STATE",
    "THDIRQE_PORT_COUNT_CELL",
    "THDIRQE_PORT_FC_STATUS",
    "THDIRQE_PORT_LIMIT_STATES",
    "THDIRQE_PORT_LIMIT_STATE_0",
    "THDIRQE_PORT_LIMIT_STATE_1",
    "THDIRQE_PORT_MAX_PKT_SIZE",
    "THDIRQE_PORT_MAX_SHARED_CELL",
    "THDIRQE_PORT_MIN_CELL",
    "THDIRQE_PORT_MIN_COUNT_CELL",
    "THDIRQE_PORT_MIN_PG_ENABLE",
    "THDIRQE_PORT_OVQ_PAUSE_ENABLE0",
    "THDIRQE_PORT_OVQ_PAUSE_ENABLE1",
    "THDIRQE_PORT_OVQ_PAUSE_ENABLE_64",
    "THDIRQE_PORT_PAUSE_ENABLE0_64",
    "THDIRQE_PORT_PAUSE_ENABLE1_64",
    "THDIRQE_PORT_PAUSE_ENABLE_64",
    "THDIRQE_PORT_PG_SPID",
    "THDIRQE_PORT_PRI_GRP0",
    "THDIRQE_PORT_PRI_GRP1",
    "THDIRQE_PORT_PRI_XON_ENABLE",
    "THDIRQE_PORT_RESUME_LIMIT_CELL",
    "THDIRQE_PORT_SHARED_COUNT_CELL",
    "THDIRQE_PORT_SHARED_MAX_PG_ENABLE",
    "THDIRQE_RDE_POOL_SELECT",
    "THDIRQE_THDI_BYPASS",
    "THDIRQE_TOTAL_BUFFER_COUNT_CELL",
    "THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP",
    "THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHARED",
    "THDIRQE_USE_SP_SHARED",
    "THDI_BST_PG_HDRM_PROFILE",
    "THDI_BST_PG_SHARED_PROFILE",
    "THDI_BST_PROFILE_THRESH_PG_HDRM",
    "THDI_BST_PROFILE_THRESH_PG_SHARED",
    "THDI_BST_PROFILE_THRESH_PORT_SHARED",
    "THDI_BST_PROFILE_THRESH_SP",
    "THDI_BST_SHADOW_SP",
    "THDI_BST_SP_GLOBAL_SHARED_CNT",
    "THDI_BST_SP_GLOBAL_SHARED_PROFILE",
    "THDI_BST_SP_SHARED_PROFILE",
    "THDI_BST_TRIGGER_STATUS",
    "THDI_BST_TRIGGER_STATUS_PIPEX",
    "THDI_BST_TRIGGER_STATUS_PIPEY",
    "THDI_BST_TRIGGER_STATUS_TYPE_PIPEX",
    "THDI_BST_TRIGGER_STATUS_TYPE_PIPEY",
    "THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL",
    "THDI_BUFFER_CELL_LIMIT_SP",
    "THDI_BYPASS",
    "THDI_CELL_RESET_LIMIT_OFFSET_SP",
    "THDI_CELL_SPAP_RED_OFFSET_SP",
    "THDI_CELL_SPAP_YELLOW_OFFSET_SP",
    "THDI_EN_COR_ERR_RPT",
    "THDI_FLOW_CONTROL_XOFF_STATE",
    "THDI_GLOBAL_HDRM_COUNT_PIPEX",
    "THDI_GLOBAL_HDRM_COUNT_PIPEY",
    "THDI_GLOBAL_HDRM_LIMIT_PIPEX",
    "THDI_GLOBAL_HDRM_LIMIT_PIPEY",
    "THDI_GLOBAL_HDRM_RESERVED_PIPEX",
    "THDI_GLOBAL_HDRM_RESERVED_PIPEY",
    "THDI_INPUT_PORT_XON_ENABLES",
    "THDI_MEMORY_PTPG_CFG_MEM_TM_0",
    "THDI_MEMORY_PTPG_CFG_MEM_TM_1",
    "THDI_MEMORY_PTSP_CFG_MEM_TM_0",
    "THDI_MEMORY_PTSP_CFG_MEM_TM_1",
    "THDI_MEMORY_TM_0",
    "THDI_MEMORY_TM_1",
    "THDI_MEM_INIT_STATUS",
    "THDI_POOL_CONFIG",
    "THDI_POOL_DROP_STATE",
    "THDI_POOL_SHARED_COUNT_SP",
    "THDI_PORT_LIMIT_STATES",
    "THDI_PORT_MAX_PKT_SIZE",
    "THDI_PORT_PG_SPID",
    "THDI_PORT_PRI_GRP0",
    "THDI_PORT_PRI_GRP1",
    "THDI_TOTAL_CELL_COUNT_PUBLIC_POOL",
    "THDI_TO_OOBFC_SP_ST",
    "THDO_BST_PORT_ECC_ERROR_ADDRESS",
    "THDO_BST_QGROUP_ECC_ERROR_ADDRESS",
    "THDO_BST_QUEUE_ECC_ERROR_ADDRESS",
    "THDO_BST_STAT",
    "THDO_BYPASS",
    "THDO_CONFIG_PORT_ECC_ERROR_ADDRESS",
    "THDO_CONFIG_QGROUP_ECC_ERROR_ADDRESS",
    "THDO_CONFIG_QUEUE_ECC_ERROR_ADDRESS",
    "THDO_COUNTER_PORT_ECC_ERROR_ADDRESS",
    "THDO_COUNTER_QGROUP_ECC_ERROR_ADDRESS",
    "THDO_COUNTER_QUEUE_ECC_ERROR_ADDRESS",
    "THDO_CTRO_ECC_ERROR_ADDR",
    "THDO_DEBUG",
    "THDO_DEBUG_DCM_PM",
    "THDO_DEBUG_TM_UC0",
    "THDO_DEBUG_TM_UC1",
    "THDO_DEBUG_TM_UCSP0",
    "THDO_DEBUG_TM_UCSP1",
    "THDO_DROP_CTR_CONFIG",
    "THDO_INTEROP_CONFIG",
    "THDO_INTEROP_CONFIG_PLUS",
    "THDO_MEMDEBUG_CTRO_UC_DTYPE",
    "THDO_MEMDEBUG_CTRO_UC_PKT_STORE",
    "THDO_MEMDEBUG_OPNCONFIG",
    "THDO_MEMDEBUG_OPNCOUNT",
    "THDO_MEMDEBUG_OPNOFFSET",
    "THDO_MEMDEBUG_OPNSTATUS",
    "THDO_MEMDEBUG_QCONFIG",
    "THDO_MEMDEBUG_QCOUNT",
    "THDO_MEMDEBUG_QOFFSET",
    "THDO_MEMDEBUG_QRESET",
    "THDO_MEMDEBUG_QSTATUS",
    "THDO_MEMORY_TM_0",
    "THDO_MEMORY_TM_1",
    "THDO_MISCCONFIG",
    "THDO_OFFSET_QGROUP_ECC_ERROR_ADDRESS",
    "THDO_OFFSET_QUEUE_ECC_ERROR_ADDRESS",
    "THDO_PARITY_ERROR_ADDRESS",
    "THDO_PARITY_ERROR_COUNT",
    "THDO_PARITY_ERROR_COUNT_2BIT",
    "THDO_PARITY_ERROR_MASK1",
    "THDO_PARITY_ERROR_MASK2",
    "THDO_PARITY_ERROR_STATUS1",
    "THDO_PARITY_ERROR_STATUS2",
    "THDO_PARITY_ERROR_STATUS_64",
    "THDO_PORT_DISABLE_CFG1",
    "THDO_PORT_DISABLE_STATUS",
    "THDO_PORT_E2ECC_COS_SPID",
    "THDO_QUEUE_DISABLE_CFG1",
    "THDO_QUEUE_DISABLE_CFG2",
    "THDO_QUEUE_DISABLE_STATUS",
    "THDO_Q_TO_QGRP_MAP_ECC_ERROR_ADDRESS",
    "THDO_RDE_SP_SELECT",
    "THDO_RDE_WORK_QUEUE_DROP_STATUS_64",
    "THDO_RESUME_QGROUP_ECC_ERROR_ADDRESS",
    "THDO_RESUME_QUEUE_ECC_ERROR_ADDRESS",
    "THDO_RQE_WORK_QUEUE_DROP_STATUS_64",
    "THDO_TO_OOBFC_SP_ST",
    "THDO_UNICAST_DROP_EMIRROR_CNT",
    "THDU_BST_STAT",
    "THDU_BYPASS",
    "THDU_DEBUG",
    "THDU_MEMORY_0_TM",
    "THDU_MEMORY_1_TM",
    "THDU_OUTPUT_PORT_RX_ENABLE0_64",
    "THDU_OUTPUT_PORT_RX_ENABLE1_64",
    "THDU_PORT_E2ECC_COS_SPID",
    "TICK_MODE",
    "TIMECELLCOUNT",
    "TIMEINNORM",
    "TIMEINSLOW",
    "TIMEOUTREG",
    "TIMERCONFIGURATION",
    "TIMER_RAW_INTR_STATUS",
    "TIME_DOMAIN",
    "TIME_DOMAIN_CONFIG",
    "TJBDMAX1_TCID_0",
    "TJBDMAX1_TCID_1",
    "TJBDMAX1_TCID_2",
    "TJBDMAX1_TCID_3",
    "TJBDMAX1_TCID_4",
    "TJBDMAX1_TCID_5",
    "TJBDMAX1_TCID_6",
    "TJBDMAX1_TCID_7",
    "TJBDMAX1_TCID_8",
    "TJBDMAX1_TCID_9",
    "TJBDMAX1_TCID_10",
    "TJBDMAX1_TCID_11",
    "TJBDMAX1_TCID_12",
    "TJBDMAX1_TCID_13",
    "TJBDMAX1_TCID_14",
    "TJBDMAX1_TCID_15",
    "TJBDMAX2_TCID_0",
    "TJBDMAX2_TCID_1",
    "TJBDMAX2_TCID_2",
    "TJBDMAX2_TCID_3",
    "TJBDMAX2_TCID_4",
    "TJBDMAX2_TCID_5",
    "TJBDMAX2_TCID_6",
    "TJBDMAX2_TCID_7",
    "TJBDMAX2_TCID_8",
    "TJBDMAX2_TCID_9",
    "TJBDMAX2_TCID_10",
    "TJBDMAX2_TCID_11",
    "TJBDMAX2_TCID_12",
    "TJBDMAX2_TCID_13",
    "TJBDMAX2_TCID_14",
    "TJBDMAX2_TCID_15",
    "TJBR",
    "TLCL",
    "TMA_CONTROL",
    "TMA_DEBUG",
    "TMA_DIRECT0_TRACE_CAPT0",
    "TMA_DIRECT0_TRACE_CAPT1",
    "TMA_DIRECT0_TRACE_CONTROL",
    "TMA_DIRECT0_TRACE_COUNTER",
    "TMA_DIRECT0_TRACE_FIELD_MASK0",
    "TMA_DIRECT0_TRACE_FIELD_MASK1",
    "TMA_DIRECT0_TRACE_FIELD_VALUE0",
    "TMA_DIRECT0_TRACE_FIELD_VALUE1",
    "TMA_DIRECT1_TRACE_CAPT0",
    "TMA_DIRECT1_TRACE_CAPT1",
    "TMA_DIRECT1_TRACE_CONTROL",
    "TMA_DIRECT1_TRACE_COUNTER",
    "TMA_DIRECT1_TRACE_FIELD_MASK0",
    "TMA_DIRECT1_TRACE_FIELD_MASK1",
    "TMA_DIRECT1_TRACE_FIELD_VALUE0",
    "TMA_DIRECT1_TRACE_FIELD_VALUE1",
    "TMA_DIRECT2_TRACE_CAPT0",
    "TMA_DIRECT2_TRACE_CAPT1",
    "TMA_DIRECT2_TRACE_CONTROL",
    "TMA_DIRECT2_TRACE_COUNTER",
    "TMA_DIRECT2_TRACE_FIELD_MASK0",
    "TMA_DIRECT2_TRACE_FIELD_MASK1",
    "TMA_DIRECT2_TRACE_FIELD_VALUE0",
    "TMA_DIRECT2_TRACE_FIELD_VALUE1",
    "TMA_DIRECT3_TRACE_CAPT0",
    "TMA_DIRECT3_TRACE_CAPT1",
    "TMA_DIRECT3_TRACE_CONTROL",
    "TMA_DIRECT3_TRACE_COUNTER",
    "TMA_DIRECT3_TRACE_FIELD_MASK0",
    "TMA_DIRECT3_TRACE_FIELD_MASK1",
    "TMA_DIRECT3_TRACE_FIELD_VALUE0",
    "TMA_DIRECT3_TRACE_FIELD_VALUE1",
    "TMA_DIRECT_DEBUG",
    "TMA_DIRECT_ERROR0",
    "TMA_DIRECT_ERROR1",
    "TMA_DIRECT_ERROR2",
    "TMA_DIRECT_ERROR3",
    "TMA_DIRECT_ERROR0_MASK",
    "TMA_DIRECT_ERROR1_MASK",
    "TMA_DIRECT_ERROR2_MASK",
    "TMA_DIRECT_ERROR3_MASK",
    "TMA_GLOBAL_ARRIVAL_COUNTER_DEBUG2",
    "TMA_GLOBAL_ARRIVAL_TIMER_DEBUG0",
    "TMA_GLOBAL_ARRIVAL_TIMER_DEBUG1",
    "TMA_GLOBAL_TABLE_DEADLINE_CONFIG",
    "TMA_GLOBAL_TABLE_ENTRY_CONFIG",
    "TMA_HASH0_ECC_DEBUG_CONTROL",
    "TMA_HASH1_ECC_DEBUG_CONTROL",
    "TMA_HASH_ADJUST_HIGH_CONFIG",
    "TMA_HASH_ADJUST_LOW_CONFIG",
    "TMA_HASH_BYPASS_DEBUG",
    "TMA_HASH_ECC_DEBUG",
    "TMA_HASH_ECC_ERROR0",
    "TMA_HASH_ECC_ERROR1",
    "TMA_HASH_ECC_ERROR0_MASK",
    "TMA_HASH_ECC_ERROR1_MASK",
    "TMA_HASH_MEM_TM_DEBUG",
    "TMA_HASH_RCNT_DEBUG",
    "TMA_KEYPLODER_DEBUG",
    "TMA_KEYPLODER_ECC_DEBUG",
    "TMA_KEYPLODER_ECC_DEBUG_CONTROL",
    "TMA_KEYPLODER_ERROR",
    "TMA_KEYPLODER_ERROR_MASK",
    "TMA_KEYPLODER_FREE_LIST_DEBUG",
    "TMA_KEYPLODER_SUBKEY0_DEBUG",
    "TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIG",
    "TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIG",
    "TMA_KEYPLODER_SUBKEY1_DEBUG",
    "TMA_KEYPLODER_SUBKEY1_LOOKUP_CONFIG",
    "TMA_KEYPLODER_SUBKEY1_SHIFT_CONFIG",
    "TMA_KEYPLODER_TAPS0_FIFO_DEBUG",
    "TMA_KEYPLODER_TAPS1_FIFO_DEBUG",
    "TMA_KEYPLODER_TRACE_CAPT0",
    "TMA_KEYPLODER_TRACE_CAPT1",
    "TMA_KEYPLODER_TRACE_CAPT2",
    "TMA_KEYPLODER_TRACE_CAPT3",
    "TMA_KEYPLODER_TRACE_CAPT4",
    "TMA_KEYPLODER_TRACE_CAPT5",
    "TMA_KEYPLODER_TRACE_CAPT6",
    "TMA_KEYPLODER_TRACE_CAPT7",
    "TMA_KEYPLODER_TRACE_CAPT8",
    "TMA_KEYPLODER_TRACE_CAPT9",
    "TMA_KEYPLODER_TRACE_CAPT10",
    "TMA_KEYPLODER_TRACE_CAPT11",
    "TMA_KEYPLODER_TRACE_CAPT12",
    "TMA_KEYPLODER_TRACE_CAPT13",
    "TMA_KEYPLODER_TRACE_CAPT14",
    "TMA_KEYPLODER_TRACE_CAPT15",
    "TMA_KEYPLODER_TRACE_CAPT16",
    "TMA_KEYPLODER_TRACE_CAPT17",
    "TMA_KEYPLODER_TRACE_CONTROL",
    "TMA_KEYPLODER_TRACE_COUNTER",
    "TMA_KEYPLODER_TRACE_FIELD_MASK0",
    "TMA_KEYPLODER_TRACE_FIELD_MASK1",
    "TMA_KEYPLODER_TRACE_FIELD_MASK2",
    "TMA_KEYPLODER_TRACE_FIELD_MASK3",
    "TMA_KEYPLODER_TRACE_FIELD_MASK4",
    "TMA_KEYPLODER_TRACE_FIELD_MASK5",
    "TMA_KEYPLODER_TRACE_FIELD_MASK6",
    "TMA_KEYPLODER_TRACE_FIELD_MASK7",
    "TMA_KEYPLODER_TRACE_FIELD_MASK8",
    "TMA_KEYPLODER_TRACE_FIELD_MASK9",
    "TMA_KEYPLODER_TRACE_FIELD_MASK10",
    "TMA_KEYPLODER_TRACE_FIELD_MASK11",
    "TMA_KEYPLODER_TRACE_FIELD_MASK12",
    "TMA_KEYPLODER_TRACE_FIELD_MASK13",
    "TMA_KEYPLODER_TRACE_FIELD_MASK14",
    "TMA_KEYPLODER_TRACE_FIELD_MASK15",
    "TMA_KEYPLODER_TRACE_FIELD_MASK16",
    "TMA_KEYPLODER_TRACE_FIELD_MASK17",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE0",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE1",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE2",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE3",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE4",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE5",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE6",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE7",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE8",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE9",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE10",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE11",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE12",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE13",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE14",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE15",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE16",
    "TMA_KEYPLODER_TRACE_FIELD_VALUE17",
    "TMA_KEYPLODER_UPDATE_COUNT_DEBUG",
    "TMA_PD_ASSIST_DEBUG",
    "TMA_PM_CONFIG",
    "TMA_PM_ECC_DEBUG0",
    "TMA_PM_ECC_DEBUG1",
    "TMA_PM_ECC_ERROR",
    "TMA_PM_ECC_ERROR_MASK",
    "TMA_PM_ECC_STATUS",
    "TMA_PM_FILTER_CONFIG",
    "TMA_PM_MEM_DEBUG",
    "TMA_TRACE_STATUS",
    "TMA_TRACE_STATUS_MASK",
    "TMB_COMPLETION_DM0_TRACE_CAPT0",
    "TMB_COMPLETION_DM0_TRACE_CAPT1",
    "TMB_COMPLETION_DM0_TRACE_CAPT2",
    "TMB_COMPLETION_DM0_TRACE_CAPT3",
    "TMB_COMPLETION_DM0_TRACE_CAPT4",
    "TMB_COMPLETION_DM0_TRACE_CONTROL",
    "TMB_COMPLETION_DM0_TRACE_COUNTER",
    "TMB_COMPLETION_DM0_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_DM0_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_DM0_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_DM0_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_DM0_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_DM0_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_DM0_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_DM0_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_DM0_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_DM0_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_DM1_TRACE_CAPT0",
    "TMB_COMPLETION_DM1_TRACE_CAPT1",
    "TMB_COMPLETION_DM1_TRACE_CAPT2",
    "TMB_COMPLETION_DM1_TRACE_CAPT3",
    "TMB_COMPLETION_DM1_TRACE_CAPT4",
    "TMB_COMPLETION_DM1_TRACE_CONTROL",
    "TMB_COMPLETION_DM1_TRACE_COUNTER",
    "TMB_COMPLETION_DM1_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_DM1_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_DM1_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_DM1_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_DM1_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_DM1_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_DM1_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_DM1_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_DM1_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_DM1_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_DM2_TRACE_CAPT0",
    "TMB_COMPLETION_DM2_TRACE_CAPT1",
    "TMB_COMPLETION_DM2_TRACE_CAPT2",
    "TMB_COMPLETION_DM2_TRACE_CAPT3",
    "TMB_COMPLETION_DM2_TRACE_CAPT4",
    "TMB_COMPLETION_DM2_TRACE_CONTROL",
    "TMB_COMPLETION_DM2_TRACE_COUNTER",
    "TMB_COMPLETION_DM2_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_DM2_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_DM2_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_DM2_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_DM2_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_DM2_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_DM2_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_DM2_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_DM2_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_DM2_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_DM3_TRACE_CAPT0",
    "TMB_COMPLETION_DM3_TRACE_CAPT1",
    "TMB_COMPLETION_DM3_TRACE_CAPT2",
    "TMB_COMPLETION_DM3_TRACE_CAPT3",
    "TMB_COMPLETION_DM3_TRACE_CAPT4",
    "TMB_COMPLETION_DM3_TRACE_CONTROL",
    "TMB_COMPLETION_DM3_TRACE_COUNTER",
    "TMB_COMPLETION_DM3_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_DM3_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_DM3_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_DM3_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_DM3_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_DM3_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_DM3_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_DM3_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_DM3_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_DM3_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_ECC_DEBUG0",
    "TMB_COMPLETION_ECC_DEBUG1",
    "TMB_COMPLETION_ECC_ERROR",
    "TMB_COMPLETION_ECC_ERROR_MASK",
    "TMB_COMPLETION_ECC_STATUS",
    "TMB_COMPLETION_ERROR0",
    "TMB_COMPLETION_ERROR1",
    "TMB_COMPLETION_ERROR0_MASK",
    "TMB_COMPLETION_ERROR1_MASK",
    "TMB_COMPLETION_FIFO_DEBUG_CONTROL",
    "TMB_COMPLETION_FIFO_DEBUG_DEPTH0",
    "TMB_COMPLETION_FIFO_DEBUG_DEPTH1",
    "TMB_COMPLETION_FIFO_DEBUG_DEPTH2",
    "TMB_COMPLETION_FIFO_DEBUG_DEPTH3",
    "TMB_COMPLETION_FIFO_DEBUG_DEPTH4",
    "TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH0",
    "TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH1",
    "TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH2",
    "TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH3",
    "TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH4",
    "TMB_COMPLETION_MEM_DEBUG",
    "TMB_COMPLETION_MISS_ENTRY0_127_96",
    "TMB_COMPLETION_MISS_ENTRY0_31_0",
    "TMB_COMPLETION_MISS_ENTRY0_63_32",
    "TMB_COMPLETION_MISS_ENTRY0_95_64",
    "TMB_COMPLETION_MISS_ENTRY10_127_96",
    "TMB_COMPLETION_MISS_ENTRY10_31_0",
    "TMB_COMPLETION_MISS_ENTRY10_63_32",
    "TMB_COMPLETION_MISS_ENTRY10_95_64",
    "TMB_COMPLETION_MISS_ENTRY11_127_96",
    "TMB_COMPLETION_MISS_ENTRY11_31_0",
    "TMB_COMPLETION_MISS_ENTRY11_63_32",
    "TMB_COMPLETION_MISS_ENTRY11_95_64",
    "TMB_COMPLETION_MISS_ENTRY12_127_96",
    "TMB_COMPLETION_MISS_ENTRY12_31_0",
    "TMB_COMPLETION_MISS_ENTRY12_63_32",
    "TMB_COMPLETION_MISS_ENTRY12_95_64",
    "TMB_COMPLETION_MISS_ENTRY13_127_96",
    "TMB_COMPLETION_MISS_ENTRY13_31_0",
    "TMB_COMPLETION_MISS_ENTRY13_63_32",
    "TMB_COMPLETION_MISS_ENTRY13_95_64",
    "TMB_COMPLETION_MISS_ENTRY14_127_96",
    "TMB_COMPLETION_MISS_ENTRY14_31_0",
    "TMB_COMPLETION_MISS_ENTRY14_63_32",
    "TMB_COMPLETION_MISS_ENTRY14_95_64",
    "TMB_COMPLETION_MISS_ENTRY15_127_96",
    "TMB_COMPLETION_MISS_ENTRY15_31_0",
    "TMB_COMPLETION_MISS_ENTRY15_63_32",
    "TMB_COMPLETION_MISS_ENTRY15_95_64",
    "TMB_COMPLETION_MISS_ENTRY16_127_96",
    "TMB_COMPLETION_MISS_ENTRY16_31_0",
    "TMB_COMPLETION_MISS_ENTRY16_63_32",
    "TMB_COMPLETION_MISS_ENTRY16_95_64",
    "TMB_COMPLETION_MISS_ENTRY17_127_96",
    "TMB_COMPLETION_MISS_ENTRY17_31_0",
    "TMB_COMPLETION_MISS_ENTRY17_63_32",
    "TMB_COMPLETION_MISS_ENTRY17_95_64",
    "TMB_COMPLETION_MISS_ENTRY18_127_96",
    "TMB_COMPLETION_MISS_ENTRY18_31_0",
    "TMB_COMPLETION_MISS_ENTRY18_63_32",
    "TMB_COMPLETION_MISS_ENTRY18_95_64",
    "TMB_COMPLETION_MISS_ENTRY19_127_96",
    "TMB_COMPLETION_MISS_ENTRY19_31_0",
    "TMB_COMPLETION_MISS_ENTRY19_63_32",
    "TMB_COMPLETION_MISS_ENTRY19_95_64",
    "TMB_COMPLETION_MISS_ENTRY1_127_96",
    "TMB_COMPLETION_MISS_ENTRY1_31_0",
    "TMB_COMPLETION_MISS_ENTRY1_63_32",
    "TMB_COMPLETION_MISS_ENTRY1_95_64",
    "TMB_COMPLETION_MISS_ENTRY20_127_96",
    "TMB_COMPLETION_MISS_ENTRY20_31_0",
    "TMB_COMPLETION_MISS_ENTRY20_63_32",
    "TMB_COMPLETION_MISS_ENTRY20_95_64",
    "TMB_COMPLETION_MISS_ENTRY21_127_96",
    "TMB_COMPLETION_MISS_ENTRY21_31_0",
    "TMB_COMPLETION_MISS_ENTRY21_63_32",
    "TMB_COMPLETION_MISS_ENTRY21_95_64",
    "TMB_COMPLETION_MISS_ENTRY22_127_96",
    "TMB_COMPLETION_MISS_ENTRY22_31_0",
    "TMB_COMPLETION_MISS_ENTRY22_63_32",
    "TMB_COMPLETION_MISS_ENTRY22_95_64",
    "TMB_COMPLETION_MISS_ENTRY23_127_96",
    "TMB_COMPLETION_MISS_ENTRY23_31_0",
    "TMB_COMPLETION_MISS_ENTRY23_63_32",
    "TMB_COMPLETION_MISS_ENTRY23_95_64",
    "TMB_COMPLETION_MISS_ENTRY24_127_96",
    "TMB_COMPLETION_MISS_ENTRY24_31_0",
    "TMB_COMPLETION_MISS_ENTRY24_63_32",
    "TMB_COMPLETION_MISS_ENTRY24_95_64",
    "TMB_COMPLETION_MISS_ENTRY25_127_96",
    "TMB_COMPLETION_MISS_ENTRY25_31_0",
    "TMB_COMPLETION_MISS_ENTRY25_63_32",
    "TMB_COMPLETION_MISS_ENTRY25_95_64",
    "TMB_COMPLETION_MISS_ENTRY26_127_96",
    "TMB_COMPLETION_MISS_ENTRY26_31_0",
    "TMB_COMPLETION_MISS_ENTRY26_63_32",
    "TMB_COMPLETION_MISS_ENTRY26_95_64",
    "TMB_COMPLETION_MISS_ENTRY27_127_96",
    "TMB_COMPLETION_MISS_ENTRY27_31_0",
    "TMB_COMPLETION_MISS_ENTRY27_63_32",
    "TMB_COMPLETION_MISS_ENTRY27_95_64",
    "TMB_COMPLETION_MISS_ENTRY28_127_96",
    "TMB_COMPLETION_MISS_ENTRY28_31_0",
    "TMB_COMPLETION_MISS_ENTRY28_63_32",
    "TMB_COMPLETION_MISS_ENTRY28_95_64",
    "TMB_COMPLETION_MISS_ENTRY29_127_96",
    "TMB_COMPLETION_MISS_ENTRY29_31_0",
    "TMB_COMPLETION_MISS_ENTRY29_63_32",
    "TMB_COMPLETION_MISS_ENTRY29_95_64",
    "TMB_COMPLETION_MISS_ENTRY2_127_96",
    "TMB_COMPLETION_MISS_ENTRY2_31_0",
    "TMB_COMPLETION_MISS_ENTRY2_63_32",
    "TMB_COMPLETION_MISS_ENTRY2_95_64",
    "TMB_COMPLETION_MISS_ENTRY30_127_96",
    "TMB_COMPLETION_MISS_ENTRY30_31_0",
    "TMB_COMPLETION_MISS_ENTRY30_63_32",
    "TMB_COMPLETION_MISS_ENTRY30_95_64",
    "TMB_COMPLETION_MISS_ENTRY31_127_96",
    "TMB_COMPLETION_MISS_ENTRY31_31_0",
    "TMB_COMPLETION_MISS_ENTRY31_63_32",
    "TMB_COMPLETION_MISS_ENTRY31_95_64",
    "TMB_COMPLETION_MISS_ENTRY3_127_96",
    "TMB_COMPLETION_MISS_ENTRY3_31_0",
    "TMB_COMPLETION_MISS_ENTRY3_63_32",
    "TMB_COMPLETION_MISS_ENTRY3_95_64",
    "TMB_COMPLETION_MISS_ENTRY4_127_96",
    "TMB_COMPLETION_MISS_ENTRY4_31_0",
    "TMB_COMPLETION_MISS_ENTRY4_63_32",
    "TMB_COMPLETION_MISS_ENTRY4_95_64",
    "TMB_COMPLETION_MISS_ENTRY5_127_96",
    "TMB_COMPLETION_MISS_ENTRY5_31_0",
    "TMB_COMPLETION_MISS_ENTRY5_63_32",
    "TMB_COMPLETION_MISS_ENTRY5_95_64",
    "TMB_COMPLETION_MISS_ENTRY6_127_96",
    "TMB_COMPLETION_MISS_ENTRY6_31_0",
    "TMB_COMPLETION_MISS_ENTRY6_63_32",
    "TMB_COMPLETION_MISS_ENTRY6_95_64",
    "TMB_COMPLETION_MISS_ENTRY7_127_96",
    "TMB_COMPLETION_MISS_ENTRY7_31_0",
    "TMB_COMPLETION_MISS_ENTRY7_63_32",
    "TMB_COMPLETION_MISS_ENTRY7_95_64",
    "TMB_COMPLETION_MISS_ENTRY8_127_96",
    "TMB_COMPLETION_MISS_ENTRY8_31_0",
    "TMB_COMPLETION_MISS_ENTRY8_63_32",
    "TMB_COMPLETION_MISS_ENTRY8_95_64",
    "TMB_COMPLETION_MISS_ENTRY9_127_96",
    "TMB_COMPLETION_MISS_ENTRY9_31_0",
    "TMB_COMPLETION_MISS_ENTRY9_63_32",
    "TMB_COMPLETION_MISS_ENTRY9_95_64",
    "TMB_COMPLETION_PARITY_DEBUG_CONTROL0",
    "TMB_COMPLETION_PARITY_DEBUG_CONTROL1",
    "TMB_COMPLETION_PARITY_ERROR",
    "TMB_COMPLETION_PARITY_ERROR_MASK",
    "TMB_COMPLETION_SK00_TRACE_CAPT0",
    "TMB_COMPLETION_SK00_TRACE_CAPT1",
    "TMB_COMPLETION_SK00_TRACE_CAPT2",
    "TMB_COMPLETION_SK00_TRACE_CAPT3",
    "TMB_COMPLETION_SK00_TRACE_CAPT4",
    "TMB_COMPLETION_SK00_TRACE_CONTROL",
    "TMB_COMPLETION_SK00_TRACE_COUNTER",
    "TMB_COMPLETION_SK00_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_SK00_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_SK00_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_SK00_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_SK00_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_SK00_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_SK00_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_SK00_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_SK00_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_SK00_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_SK01_TRACE_CAPT0",
    "TMB_COMPLETION_SK01_TRACE_CAPT1",
    "TMB_COMPLETION_SK01_TRACE_CAPT2",
    "TMB_COMPLETION_SK01_TRACE_CAPT3",
    "TMB_COMPLETION_SK01_TRACE_CAPT4",
    "TMB_COMPLETION_SK01_TRACE_CONTROL",
    "TMB_COMPLETION_SK01_TRACE_COUNTER",
    "TMB_COMPLETION_SK01_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_SK01_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_SK01_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_SK01_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_SK01_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_SK01_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_SK01_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_SK01_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_SK01_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_SK01_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_SK10_TRACE_CAPT0",
    "TMB_COMPLETION_SK10_TRACE_CAPT1",
    "TMB_COMPLETION_SK10_TRACE_CAPT2",
    "TMB_COMPLETION_SK10_TRACE_CAPT3",
    "TMB_COMPLETION_SK10_TRACE_CAPT4",
    "TMB_COMPLETION_SK10_TRACE_CONTROL",
    "TMB_COMPLETION_SK10_TRACE_COUNTER",
    "TMB_COMPLETION_SK10_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_SK10_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_SK10_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_SK10_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_SK10_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_SK10_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_SK10_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_SK10_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_SK10_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_SK10_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_SK11_TRACE_CAPT0",
    "TMB_COMPLETION_SK11_TRACE_CAPT1",
    "TMB_COMPLETION_SK11_TRACE_CAPT2",
    "TMB_COMPLETION_SK11_TRACE_CAPT3",
    "TMB_COMPLETION_SK11_TRACE_CAPT4",
    "TMB_COMPLETION_SK11_TRACE_CONTROL",
    "TMB_COMPLETION_SK11_TRACE_COUNTER",
    "TMB_COMPLETION_SK11_TRACE_FIELD_MASK0",
    "TMB_COMPLETION_SK11_TRACE_FIELD_MASK1",
    "TMB_COMPLETION_SK11_TRACE_FIELD_MASK2",
    "TMB_COMPLETION_SK11_TRACE_FIELD_MASK3",
    "TMB_COMPLETION_SK11_TRACE_FIELD_MASK4",
    "TMB_COMPLETION_SK11_TRACE_FIELD_VALUE0",
    "TMB_COMPLETION_SK11_TRACE_FIELD_VALUE1",
    "TMB_COMPLETION_SK11_TRACE_FIELD_VALUE2",
    "TMB_COMPLETION_SK11_TRACE_FIELD_VALUE3",
    "TMB_COMPLETION_SK11_TRACE_FIELD_VALUE4",
    "TMB_COMPLETION_TRACE_STATUS",
    "TMB_COMPLETION_TRACE_STATUS_MASK",
    "TMB_CONTROL",
    "TMB_DEBUG",
    "TMB_DISTRIBUTOR_CI_PARAMETERS",
    "TMB_DISTRIBUTOR_CONFIG",
    "TMB_DISTRIBUTOR_COST_WEIGHTS_CONFIG",
    "TMB_DISTRIBUTOR_DEBUG",
    "TMB_DISTRIBUTOR_ECC_DEBUG0",
    "TMB_DISTRIBUTOR_ECC_DEBUG1",
    "TMB_DISTRIBUTOR_ECC_DEBUG_CONTROL",
    "TMB_DISTRIBUTOR_ECC_ERROR",
    "TMB_DISTRIBUTOR_ECC_ERROR_MASK",
    "TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR",
    "TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR_MASK",
    "TMB_DISTRIBUTOR_HALT_CLEAR",
    "TMB_DISTRIBUTOR_HALT_STATUS",
    "TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR",
    "TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR_MASK",
    "TMB_DISTRIBUTOR_LB_STATS",
    "TMB_DISTRIBUTOR_MEM_DEBUG",
    "TMB_DISTRIBUTOR_REFRESH_CI_CONFIG",
    "TMB_DISTRIBUTOR_REFRESH_CONFIG",
    "TMB_DISTRIBUTOR_REFRESH_DEBUG",
    "TMB_DISTRIBUTOR_REFRESH_ERROR",
    "TMB_DISTRIBUTOR_REFRESH_ERROR_MASK",
    "TMB_DISTRIBUTOR_REFRESH_STATUS",
    "TMB_DISTRIBUTOR_REFRESH_TIMER_STATUS",
    "TMB_DISTRIBUTOR_SCHEDULER_ERROR",
    "TMB_DISTRIBUTOR_SCHEDULER_ERROR_MASK",
    "TMB_GLOBAL_TABLE_CHAIN_CONFIG",
    "TMB_GLOBAL_TABLE_DEADLINE_CONFIG",
    "TMB_GLOBAL_TABLE_ENTRY_CONFIG",
    "TMB_GLOBAL_TABLE_LAYOUT_CONFIG",
    "TMB_GLOBAL_TABLE_SCRAMBLER_CONFIG",
    "TMB_HASH_ADJUST_HIGH_CONFIG",
    "TMB_HASH_ADJUST_LOW_CONFIG",
    "TMB_HASH_BYPASS_DEBUG",
    "TMB_HASH_ECC_DEBUG",
    "TMB_HASH_ECC_DEBUG_CONTROL",
    "TMB_HASH_ECC_ERROR",
    "TMB_HASH_ECC_ERROR_MASK",
    "TMB_HASH_MEM_TM_DEBUG",
    "TMB_HASH_RCNT_DEBUG",
    "TMB_KEYBUFFER_ECC_DEBUG",
    "TMB_KEYBUFFER_ECC_ERROR",
    "TMB_KEYBUFFER_ECC_ERROR_MASK",
    "TMB_KEYBUFFER_ECC_STATUS",
    "TMB_KEYBUFFER_RCNT_DEBUG",
    "TMB_KEYBUFFER_TM_CONTROL",
    "TMB_KEYBUFFER_WCNT_DEBUG",
    "TMB_LB_PERF_MON_COUNTER",
    "TMB_LB_PERF_MON_DEBUG",
    "TMB_PD_ASSIST_DEBUG",
    "TMB_PER_CI_COST_CONFIG",
    "TMB_PER_CI_REFRESH_DELAY",
    "TMB_UPDATER_BULK_DELETE_CONFIG",
    "TMB_UPDATER_BULK_DELETE_DATA_118_96",
    "TMB_UPDATER_BULK_DELETE_DATA_31_0",
    "TMB_UPDATER_BULK_DELETE_DATA_63_32",
    "TMB_UPDATER_BULK_DELETE_DATA_95_64",
    "TMB_UPDATER_BULK_DELETE_DATA_MASK_118_96",
    "TMB_UPDATER_BULK_DELETE_DATA_MASK_31_0",
    "TMB_UPDATER_BULK_DELETE_DATA_MASK_63_32",
    "TMB_UPDATER_BULK_DELETE_DATA_MASK_95_64",
    "TMB_UPDATER_BULK_DELETE_EVENT",
    "TMB_UPDATER_BULK_DELETE_EVENT_MASK",
    "TMB_UPDATER_BULK_DELETE_KEY_127_96",
    "TMB_UPDATER_BULK_DELETE_KEY_159_128",
    "TMB_UPDATER_BULK_DELETE_KEY_175_160",
    "TMB_UPDATER_BULK_DELETE_KEY_31_0",
    "TMB_UPDATER_BULK_DELETE_KEY_63_32",
    "TMB_UPDATER_BULK_DELETE_KEY_95_64",
    "TMB_UPDATER_BULK_DELETE_KEY_MASK_127_96",
    "TMB_UPDATER_BULK_DELETE_KEY_MASK_159_128",
    "TMB_UPDATER_BULK_DELETE_KEY_MASK_175_160",
    "TMB_UPDATER_BULK_DELETE_KEY_MASK_31_0",
    "TMB_UPDATER_BULK_DELETE_KEY_MASK_63_32",
    "TMB_UPDATER_BULK_DELETE_KEY_MASK_95_64",
    "TMB_UPDATER_BULK_DELETE_STATUS",
    "TMB_UPDATER_CMD_FIFO_DEPTH",
    "TMB_UPDATER_DS_ARB_CREDIT_CONFIG",
    "TMB_UPDATER_DS_ARB_DEADLINE_CONFIGA",
    "TMB_UPDATER_DS_ARB_DEADLINE_CONFIGB",
    "TMB_UPDATER_DS_ARB_PRIORITY_CONFIG",
    "TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIG",
    "TMB_UPDATER_DS_ARB_WR_CREDIT_CONFIG",
    "TMB_UPDATER_ECC_DEBUG0",
    "TMB_UPDATER_ECC_DEBUG1",
    "TMB_UPDATER_ECC_ERROR",
    "TMB_UPDATER_ECC_ERROR_MASK",
    "TMB_UPDATER_ECC_STATUS",
    "TMB_UPDATER_ERROR",
    "TMB_UPDATER_ERROR_MASK",
    "TMB_UPDATER_FIFO_CONFIG",
    "TMB_UPDATER_FIFO_POP_STATUS",
    "TMB_UPDATER_FIFO_POP_STATUS_MASK",
    "TMB_UPDATER_FIFO_PUSH_STATUS",
    "TMB_UPDATER_FIFO_PUSH_STATUS_MASK",
    "TMB_UPDATER_FREE_CHAIN_FIFO_DEPTH",
    "TMB_UPDATER_FREE_CHAIN_FIFO_FLUSH",
    "TMB_UPDATER_LR_EML_CONFIG",
    "TMB_UPDATER_LR_EML_STATUS",
    "TMB_UPDATER_MEM_DEBUG",
    "TMB_UPDATER_RSP_FIFO_INACTIVITY_THRESH",
    "TMCA",
    "TMCL",
    "TMDOMAIN",
    "TMGV",
    "TM_QE_CACHE_HIT_CNT_DEBUG",
    "TM_QE_CACHE_PENDING_CNT_DEBUG",
    "TM_QE_CONFIG",
    "TM_QE_DC_PTRS",
    "TM_QE_DC_SPACE",
    "TM_QE_DEBUG",
    "TM_QE_DRAM_ECC_CLEAN_CNT_DEBUG",
    "TM_QE_DRAM_REQ_CNT_DEBUG",
    "TM_QE_DS_QE_REQ_CNT_DEBUG",
    "TM_QE_DS_QE_TRACE_CAPT0",
    "TM_QE_DS_QE_TRACE_CAPT1",
    "TM_QE_DS_QE_TRACE_CAPT2",
    "TM_QE_DS_QE_TRACE_CONTROL",
    "TM_QE_DS_QE_TRACE_COUNTER",
    "TM_QE_DS_QE_TRACE_FIELD_MASK0",
    "TM_QE_DS_QE_TRACE_FIELD_MASK1",
    "TM_QE_DS_QE_TRACE_FIELD_MASK2",
    "TM_QE_DS_QE_TRACE_FIELD_VALUE0",
    "TM_QE_DS_QE_TRACE_FIELD_VALUE1",
    "TM_QE_DS_QE_TRACE_FIELD_VALUE2",
    "TM_QE_ECC_DEBUG",
    "TM_QE_EML_CHAIN_HIT_CNT_DEBUG",
    "TM_QE_EML_FIRST_HIT_CNT_DEBUG",
    "TM_QE_EML_SPLITCHAIN_HIT_CNT_DEBUG",
    "TM_QE_ERROR",
    "TM_QE_ERROR_MASK",
    "TM_QE_FIFO_DEPTH",
    "TM_QE_FIFO_MAX_DEPTH",
    "TM_QE_FIFO_OVERFLOW_ERROR",
    "TM_QE_FIFO_OVERFLOW_ERROR_MASK",
    "TM_QE_FIFO_PARITY_ERROR",
    "TM_QE_FIFO_PARITY_ERROR_MASK",
    "TM_QE_FIFO_UNDERFLOW_ERROR",
    "TM_QE_FIFO_UNDERFLOW_ERROR_MASK",
    "TM_QE_HASH_ADJUST_HIGH_CONFIG",
    "TM_QE_HASH_ADJUST_LOW_CONFIG",
    "TM_QE_MEM_ECC_DEBUG_CONTROL",
    "TM_QE_MEM_TM_DEBUG",
    "TM_QE_MIN_DC_SPACE",
    "TM_QE_NUM_TAGS_EMPTY",
    "TM_QE_PD_ASSIST_DEBUG",
    "TM_QE_QE_DS_REQ_CNT_DEBUG",
    "TM_QE_QE_DS_TRACE_CAPT0",
    "TM_QE_QE_DS_TRACE_CAPT1",
    "TM_QE_QE_DS_TRACE_CAPT2",
    "TM_QE_QE_DS_TRACE_CONTROL",
    "TM_QE_QE_DS_TRACE_COUNTER",
    "TM_QE_QE_DS_TRACE_FIELD_MASK0",
    "TM_QE_QE_DS_TRACE_FIELD_MASK1",
    "TM_QE_QE_DS_TRACE_FIELD_MASK2",
    "TM_QE_QE_DS_TRACE_FIELD_VALUE0",
    "TM_QE_QE_DS_TRACE_FIELD_VALUE1",
    "TM_QE_QE_DS_TRACE_FIELD_VALUE2",
    "TM_QE_TRACE_STATUS",
    "TM_QE_TRACE_STATUS_MASK",
    "TM_QE_V6_COLLISION_DATA_118_96",
    "TM_QE_V6_COLLISION_DATA_31_0",
    "TM_QE_V6_COLLISION_DATA_63_32",
    "TM_QE_V6_COLLISION_DATA_95_64",
    "TM_QE_V6_COLLISION_ENTRY_NUM",
    "TM_QE_V6_COLLISION_KEY_126_96",
    "TM_QE_V6_COLLISION_KEY_31_0",
    "TM_QE_V6_COLLISION_KEY_63_32",
    "TM_QE_V6_COLLISION_KEY_95_64",
    "TM_QE_V6_COLLISION_TAB",
    "TM_QE_XT_REQ0_CNT_DEBUG",
    "TM_QE_XT_REQ1_CNT_DEBUG",
    "TM_QE_XT_REQ2_CNT_DEBUG",
    "TM_QE_XT_REQ3_CNT_DEBUG",
    "TM_QE_XT_REQ4_CNT_DEBUG",
    "TM_RESEQMEM",
    "TNCL",
    "TOP_AVS_CONTROL",
    "TOP_AVS_SEL_REG",
    "TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0",
    "TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1",
    "TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL",
    "TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0",
    "TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1",
    "TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2",
    "TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3",
    "TOP_BROAD_SYNC0_PLL_STATUS",
    "TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0",
    "TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1",
    "TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRL",
    "TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_0",
    "TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1",
    "TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2",
    "TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3",
    "TOP_BROAD_SYNC1_PLL_STATUS",
    "TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0",
    "TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1",
    "TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2",
    "TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3",
    "TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4",
    "TOP_BROAD_SYNC_PLL_STATUS",
    "TOP_BS_PLL0_CTRL_0",
    "TOP_BS_PLL0_CTRL_1",
    "TOP_BS_PLL0_CTRL_2",
    "TOP_BS_PLL0_CTRL_3",
    "TOP_BS_PLL0_CTRL_4",
    "TOP_BS_PLL0_STATUS",
    "TOP_BS_PLL1_CTRL_0",
    "TOP_BS_PLL1_CTRL_1",
    "TOP_BS_PLL1_CTRL_2",
    "TOP_BS_PLL1_CTRL_3",
    "TOP_BS_PLL1_CTRL_4",
    "TOP_BS_PLL1_STATUS",
    "TOP_BS_PLL_CTRL_0",
    "TOP_BS_PLL_CTRL_1",
    "TOP_BS_PLL_CTRL_2",
    "TOP_BS_PLL_CTRL_3",
    "TOP_BS_PLL_CTRL_4",
    "TOP_BS_PLL_STATUS",
    "TOP_CES_PLL_CTRL_REGISTER_0",
    "TOP_CES_PLL_CTRL_REGISTER_1",
    "TOP_CES_PLL_CTRL_REGISTER_2",
    "TOP_CES_PLL_CTRL_REGISTER_3",
    "TOP_CES_PLL_CTRL_REGISTER_4",
    "TOP_CES_PLL_CTRL_REGISTER_5",
    "TOP_CES_PLL_STATUS",
    "TOP_CLOCKING_ENFORCE_PCG",
    "TOP_CLOCKING_ENFORCE_PSG",
    "TOP_CORE_CLK_FREQ_SEL",
    "TOP_CORE_PLL0_CTRL_REGISTER_0",
    "TOP_CORE_PLL0_CTRL_REGISTER_1",
    "TOP_CORE_PLL0_CTRL_REGISTER_2",
    "TOP_CORE_PLL0_CTRL_REGISTER_3",
    "TOP_CORE_PLL0_CTRL_REGISTER_4",
    "TOP_CORE_PLL0_CTRL_REGISTER_5",
    "TOP_CORE_PLL0_CTRL_REGISTER_6",
    "TOP_CORE_PLL0_STATUS",
    "TOP_CORE_PLL_CTRL0",
    "TOP_CORE_PLL_CTRL1",
    "TOP_CORE_PLL_CTRL2",
    "TOP_CORE_PLL_CTRL3",
    "TOP_CORE_PLL_CTRL4",
    "TOP_CORE_PLL_CTRL5",
    "TOP_CORE_PLL_CTRL6",
    "TOP_CORE_PLL_CTRL7",
    "TOP_CORE_PLL_CTRL8",
    "TOP_CORE_PLL_CTRL9",
    "TOP_CORE_PLL_CTRL_0",
    "TOP_CORE_PLL_CTRL_1",
    "TOP_CORE_PLL_CTRL_2",
    "TOP_CORE_PLL_CTRL_3",
    "TOP_CORE_PLL_CTRL_4",
    "TOP_CORE_PLL_STATUS",
    "TOP_DDR_PLL0_CTRL_REGISTER_0",
    "TOP_DDR_PLL0_CTRL_REGISTER_1",
    "TOP_DDR_PLL0_CTRL_REGISTER_2",
    "TOP_DDR_PLL0_CTRL_REGISTER_3",
    "TOP_DDR_PLL0_CTRL_REGISTER_4",
    "TOP_DDR_PLL0_CTRL_REGISTER_5",
    "TOP_DDR_PLL0_STATUS",
    "TOP_DEV_REV_ID",
    "TOP_GPIO_PULL_CTRL",
    "TOP_HW_TAP_CONTROL",
    "TOP_HW_TAP_MEM_DEBUG",
    "TOP_HW_TAP_MEM_ECC_CTRL",
    "TOP_HW_TAP_MEM_ECC_STATUS",
    "TOP_HW_TAP_READ_VAILD_DEBUG_STATUS",
    "TOP_INT_REV_ID_REG",
    "TOP_L1_RCVD_CLK_VALID_STATUS_0",
    "TOP_L1_RCVD_CLK_VALID_STATUS_1",
    "TOP_L1_RCVD_CLK_VALID_STATUS_2",
    "TOP_L1_RCVD_CLK_VALID_STATUS_3",
    "TOP_L1_SYNCE_CLK_LINK_STATUS_1",
    "TOP_L1_SYNCE_CLK_LINK_STATUS_2",
    "TOP_LCPLL_SOFT_RESET_REG",
    "TOP_LOS_SEL_REG",
    "TOP_MASTER_LCPLL_FBDIV_CTRL_0",
    "TOP_MASTER_LCPLL_FBDIV_CTRL_1",
    "TOP_MASTER_LCPLL_SAMPLE_DIV_CTRL",
    "TOP_MCS_PLL_CTRL_0",
    "TOP_MCS_PLL_CTRL_1",
    "TOP_MCS_PLL_CTRL_2",
    "TOP_MCS_PLL_CTRL_3",
    "TOP_MCS_PLL_CTRL_4",
    "TOP_MCS_PLL_STATUS",
    "TOP_MEM_PWR_DWN_BITMAP0_STATUS",
    "TOP_MEM_PWR_DWN_BITMAP1_STATUS",
    "TOP_MEM_PWR_DWN_CTRL_CONFIG",
    "TOP_MISC_CONTROL",
    "TOP_MISC_CONTROL_0",
    "TOP_MISC_CONTROL_1",
    "TOP_MISC_CONTROL_2",
    "TOP_MISC_CONTROL_3",
    "TOP_MISC_CONTROL_4",
    "TOP_MISC_STATUS",
    "TOP_MISC_STATUS_0",
    "TOP_MISC_STATUS_1",
    "TOP_MISC_STATUS_2",
    "TOP_MMU_PLL1_CTRL0",
    "TOP_MMU_PLL1_CTRL1",
    "TOP_MMU_PLL1_CTRL2",
    "TOP_MMU_PLL1_CTRL3",
    "TOP_MMU_PLL1_SSC_CTRL",
    "TOP_MMU_PLL2_CTRL0",
    "TOP_MMU_PLL2_CTRL1",
    "TOP_MMU_PLL2_CTRL2",
    "TOP_MMU_PLL2_CTRL3",
    "TOP_MMU_PLL2_SSC_CTRL",
    "TOP_MMU_PLL3_CTRL0",
    "TOP_MMU_PLL3_CTRL1",
    "TOP_MMU_PLL3_CTRL2",
    "TOP_MMU_PLL3_CTRL3",
    "TOP_MMU_PLL3_SSC_CTRL",
    "TOP_MMU_PLL_INIT",
    "TOP_MMU_PLL_STATUS0",
    "TOP_MMU_PLL_STATUS1",
    "TOP_OSC_COUNT_STAT",
    "TOP_PARALLEL_LED_CTRL",
    "TOP_PARALLEL_LED_FAULT_STATUS_0",
    "TOP_PARALLEL_LED_FAULT_STATUS_1",
    "TOP_PARALLEL_LED_FAULT_STATUS_MIX",
    "TOP_PLL_BYP_AND_REFCLK_CONTROL",
    "TOP_PVTMON_CALIBRATION",
    "TOP_PVTMON_CTRL_0",
    "TOP_PVTMON_CTRL_1",
    "TOP_PVTMON_RESULT_0",
    "TOP_PVTMON_RESULT_1",
    "TOP_PVTMON_RESULT_2",
    "TOP_PVTMON_RESULT_3",
    "TOP_PVTMON_RESULT_4",
    "TOP_PVTMON_RESULT_5",
    "TOP_PVTMON_RESULT_6",
    "TOP_PVTMON_RESULT_7",
    "TOP_PVTMON_RESULT_8",
    "TOP_PVTMON_VDAC_DATA",
    "TOP_QGPHY_CTRL_0",
    "TOP_QGPHY_CTRL_1",
    "TOP_QSGMII2X_CTRL",
    "TOP_QUAD0_MDIO_CONFIG_0",
    "TOP_QUAD0_MDIO_CONFIG_1",
    "TOP_QUAD0_MDIO_CONFIG_2",
    "TOP_QUAD1_MDIO_CONFIG_0",
    "TOP_QUAD1_MDIO_CONFIG_1",
    "TOP_QUAD1_MDIO_CONFIG_2",
    "TOP_RING_OSC_CTRL",
    "TOP_SERDES_LCPLL_FBDIV_CTRL_0",
    "TOP_SERDES_LCPLL_FBDIV_CTRL_1",
    "TOP_SERDES_LCPLL_SAMPLE_DIV_CTRL",
    "TOP_SOFT_RESET_REG",
    "TOP_SOFT_RESET_REG_2",
    "TOP_SOFT_RESET_REG_3",
    "TOP_SWITCH_FEATURE_ENABLE",
    "TOP_SWITCH_FEATURE_ENABLE_0",
    "TOP_SWITCH_FEATURE_ENABLE_1",
    "TOP_SWITCH_FEATURE_ENABLE_2",
    "TOP_SWITCH_FEATURE_ENABLE_3",
    "TOP_SWITCH_FEATURE_ENABLE_4",
    "TOP_SWITCH_FEATURE_ENABLE_5",
    "TOP_SWITCH_FEATURE_ENABLE_6",
    "TOP_SW_BOND_OVRD_CTRL0",
    "TOP_SW_BOND_OVRD_CTRL1",
    "TOP_TAP_CONTROL",
    "TOP_THERMAL_PVTMON_CALIBRATION",
    "TOP_THERMAL_PVTMON_CTRL",
    "TOP_THERMAL_PVTMON_CTRL_2",
    "TOP_THERMAL_PVTMON_RESULT_0",
    "TOP_THERMAL_PVTMON_RESULT_1",
    "TOP_THERMAL_PVTMON_RESULT_2",
    "TOP_THERMAL_PVTMON_RESULT_3",
    "TOP_TIME_SYNC_PLL_CTRL_REGISTER_0",
    "TOP_TIME_SYNC_PLL_CTRL_REGISTER_1",
    "TOP_TIME_SYNC_PLL_CTRL_REGISTER_2",
    "TOP_TIME_SYNC_PLL_CTRL_REGISTER_3",
    "TOP_TIME_SYNC_PLL_CTRL_REGISTER_4",
    "TOP_TIME_SYNC_PLL_STATUS",
    "TOP_TOP_CORE_PLL_STATUS_1",
    "TOP_TOP_CORE_PLL_STATUS_2",
    "TOP_TOP_CORE_PLL_STATUS_3",
    "TOP_TSC_AFE_PLL_STATUS",
    "TOP_TSC_DISABLE",
    "TOP_TS_PLL_CTRL_0",
    "TOP_TS_PLL_CTRL_1",
    "TOP_TS_PLL_CTRL_2",
    "TOP_TS_PLL_CTRL_3",
    "TOP_TS_PLL_CTRL_4",
    "TOP_TS_PLL_STATUS",
    "TOP_UC_TAP_CONTROL",
    "TOP_UC_TAP_READ_DATA",
    "TOP_UC_TAP_WRITE_DATA",
    "TOP_XG0_LCPLL_FBDIV_CTRL_0",
    "TOP_XG0_LCPLL_FBDIV_CTRL_1",
    "TOP_XG0_LCPLL_SAMPLE_DIV_CTRL",
    "TOP_XG1_LCPLL_FBDIV_CTRL_0",
    "TOP_XG1_LCPLL_FBDIV_CTRL_1",
    "TOP_XG1_LCPLL_SAMPLE_DIV_CTRL",
    "TOP_XGXS0_PLL_CONTROL_1",
    "TOP_XGXS0_PLL_CONTROL_2",
    "TOP_XGXS0_PLL_CONTROL_3",
    "TOP_XGXS0_PLL_CONTROL_4",
    "TOP_XGXS0_PLL_CONTROL_5",
    "TOP_XGXS0_PLL_STATUS",
    "TOP_XGXS1_PLL_CONTROL_1",
    "TOP_XGXS1_PLL_CONTROL_2",
    "TOP_XGXS1_PLL_CONTROL_3",
    "TOP_XGXS1_PLL_CONTROL_4",
    "TOP_XGXS1_PLL_CONTROL_5",
    "TOP_XGXS1_PLL_STATUS",
    "TOP_XGXS_MDIO_CONFIG_0",
    "TOP_XGXS_MDIO_CONFIG_1",
    "TOP_XGXS_MDIO_CONFIG_2",
    "TOP_XGXS_MDIO_CONFIG_3",
    "TOP_XGXS_MDIO_CONFIG_4",
    "TOP_XGXS_MDIO_CONFIG_5",
    "TOP_XGXS_MDIO_CONFIG_6",
    "TOP_XGXS_MDIO_CONFIG_7",
    "TOP_XGXS_MDIO_CONFIG_8",
    "TOP_XGXS_MDIO_CONFIG_9",
    "TOP_XGXS_MDIO_CONFIG_10",
    "TOP_XG_PLL0_CTRL_0",
    "TOP_XG_PLL0_CTRL_1",
    "TOP_XG_PLL0_CTRL_2",
    "TOP_XG_PLL0_CTRL_3",
    "TOP_XG_PLL0_CTRL_4",
    "TOP_XG_PLL0_STATUS",
    "TOP_XG_PLL1_CTRL_0",
    "TOP_XG_PLL1_CTRL_1",
    "TOP_XG_PLL1_CTRL_2",
    "TOP_XG_PLL1_CTRL_3",
    "TOP_XG_PLL1_CTRL_4",
    "TOP_XG_PLL1_STATUS",
    "TOP_XG_PLL2_CTRL_0",
    "TOP_XG_PLL2_CTRL_1",
    "TOP_XG_PLL2_CTRL_2",
    "TOP_XG_PLL2_CTRL_3",
    "TOP_XG_PLL2_CTRL_4",
    "TOP_XG_PLL2_STATUS",
    "TOP_XG_PLL3_CTRL_0",
    "TOP_XG_PLL3_CTRL_1",
    "TOP_XG_PLL3_CTRL_2",
    "TOP_XG_PLL3_CTRL_3",
    "TOP_XG_PLL3_CTRL_4",
    "TOP_XG_PLL3_STATUS",
    "TOQEMPTY",
    "TOQEMPTY_64",
    "TOQEMPTY_CPU_PORT_0",
    "TOQEMPTY_CPU_PORT_1",
    "TOQ_ACTIVATEQ",
    "TOQ_ACTIVATEQ_64",
    "TOQ_ACTIVATEQ_CPU_PORT_0",
    "TOQ_ACTIVATEQ_CPU_PORT_1",
    "TOQ_BW_LIMITING_MIDPKT_EN0",
    "TOQ_BW_LIMITING_MIDPKT_EN1",
    "TOQ_CELLHDRERRPTR",
    "TOQ_CELLLINKERRPTR",
    "TOQ_CONFIG",
    "TOQ_CONFIG_64",
    "TOQ_COS_SWITCH_STATUS",
    "TOQ_CPQLINKERRPTR",
    "TOQ_DEBUG_EXT_PQE_WATERMARK",
    "TOQ_DEBUG_INT_PQE_WATERMARK",
    "TOQ_DEBUG_PQE_CREDIT",
    "TOQ_DEBUG_REG1",
    "TOQ_DIS_IPMC_REPLICATION",
    "TOQ_DIS_IPMC_REPLICATION_64",
    "TOQ_ECC_DEBUG",
    "TOQ_EG_CREDIT",
    "TOQ_EMPTY_DEQ_STATUS",
    "TOQ_ENQIPMCGRPERRPTR0",
    "TOQ_ENQIPMCGRPERRPTR1",
    "TOQ_ENQ_DROP_CNT",
    "TOQ_EP_BP_STATUS",
    "TOQ_EP_CREDIT",
    "TOQ_ERRINTR",
    "TOQ_ERRINTR0",
    "TOQ_ERRINTR1",
    "TOQ_ERRINTR0_64",
    "TOQ_ERROR",
    "TOQ_ERROR1",
    "TOQ_ERROR2",
    "TOQ_ERROR1_MASK",
    "TOQ_ERROR2_MASK",
    "TOQ_ERROR_MASK",
    "TOQ_EXT_MEM_BW_MAP_TABLE",
    "TOQ_EXT_MEM_BW_TIMER_CFG",
    "TOQ_FAST_FLUSH",
    "TOQ_FATAL",
    "TOQ_FLUSH0",
    "TOQ_FLUSH1",
    "TOQ_FLUSH2",
    "TOQ_FLUSH3",
    "TOQ_GEN_CFG",
    "TOQ_INTERRUPT",
    "TOQ_INTERRUPT_MASK",
    "TOQ_IPMCERRINTR",
    "TOQ_IPMCGRPERRPTR0",
    "TOQ_IPMCGRPERRPTR1",
    "TOQ_IPMCVLANERRPTR",
    "TOQ_IPMC_FAST_FLUSH",
    "TOQ_IPMC_FAST_FLUSH_64",
    "TOQ_IPMC_REPLICATION_STAT",
    "TOQ_IPMC_REPLICATION_STAT_64",
    "TOQ_MC_CACHE_COUNT_DEBUG",
    "TOQ_MC_CACHE_DEBUG",
    "TOQ_MC_CFG0",
    "TOQ_MC_CFG1",
    "TOQ_MC_CFG2",
    "TOQ_MEM_DEBUG",
    "TOQ_MEM_DEBUG1",
    "TOQ_MEM_DEBUG2",
    "TOQ_MEM_DEBUG3",
    "TOQ_PKTHDR1ERRPTR",
    "TOQ_PKTLINKERRINTR",
    "TOQ_PKTLINKERRPTR",
    "TOQ_PORT_ACTIVATE_PIPE0",
    "TOQ_PORT_ACTIVATE_PIPE1",
    "TOQ_PORT_BW_CTRL",
    "TOQ_PORT_NOTEMPTY_PIPE0",
    "TOQ_PORT_NOTEMPTY_PIPE1",
    "TOQ_PORT_STATUS",
    "TOQ_PORT_STATUS_MASK",
    "TOQ_PORT_STATUS_PIPE0",
    "TOQ_PORT_STATUS_PIPE1",
    "TOQ_PTR_SEL_CFG",
    "TOQ_PTR_SEL_STATUS0",
    "TOQ_PTR_SEL_STATUS1",
    "TOQ_QEN_ACCOUNT_CFG",
    "TOQ_QUEUESTAT",
    "TOQ_QUEUESTAT_64",
    "TOQ_QUEUESTAT_CPU_PORT_0",
    "TOQ_QUEUESTAT_CPU_PORT_1",
    "TOQ_QUEUE_FLUSH0",
    "TOQ_QUEUE_FLUSH1",
    "TOQ_QUEUE_FLUSH2",
    "TOQ_QUEUE_FLUSH3",
    "TOQ_RDEFIFOERRPTR",
    "TOQ_RDE_THRESHOLD",
    "TOQ_SPARE",
    "TOQ_STATUS",
    "TOQ_UCQDBERRPTR",
    "TOQ_UCQRPERRPTR",
    "TOQ_UCQWPERRPTR",
    "TOQ_UC_CACHE_COUNT_DEBUG",
    "TOQ_UC_CACHE_DEBUG",
    "TOQ_WAMULINKERRPTR",
    "TOQ_WLP_THROTTLE",
    "TOS_FN_PARITY_CONTROL",
    "TOS_FN_PARITY_STATUS_INTR",
    "TOS_FN_PARITY_STATUS_NACK",
    "TOTALAVAILABLEDESCRIPTORCOUNTER",
    "TOTALCELLSCOUNTER",
    "TOTALCPPKTSTH_0",
    "TOTALCPPKTSTH_1",
    "TOTALCPPKTSTH_2",
    "TOTALCPPKTSTH_3",
    "TOTALCPPKTSTH_4",
    "TOTALCPUUSEDPACKETS",
    "TOTALCPWRDSTH_0",
    "TOTALCPWRDSTH_1",
    "TOTALCPWRDSTH_2",
    "TOTALCPWRDSTH_3",
    "TOTALCPWRDSTH_4",
    "TOTALDISCARDEDPACKETCOUNTER",
    "TOTALDYNCELLLIMIT",
    "TOTALDYNCELLRESETLIMIT",
    "TOTALDYNCELLSETLIMIT",
    "TOTALDYNCELLUSED",
    "TOTALMAL0USEDPACKETS",
    "TOTALMAL10USEDPACKETS",
    "TOTALMAL11USEDPACKETS",
    "TOTALMAL12USEDPACKETS",
    "TOTALMAL13USEDPACKETS",
    "TOTALMAL14USEDPACKETS",
    "TOTALMAL15USEDPACKETS",
    "TOTALMAL1USEDPACKETS",
    "TOTALMAL2USEDPACKETS",
    "TOTALMAL3USEDPACKETS",
    "TOTALMAL4USEDPACKETS",
    "TOTALMAL5USEDPACKETS",
    "TOTALMAL6USEDPACKETS",
    "TOTALMAL7USEDPACKETS",
    "TOTALMAL8USEDPACKETS",
    "TOTALMAL9USEDPACKETS",
    "TOTALRECYCLINGUSEDPACKETS",
    "TOTALSCHEDULEDUSEDBUFFERS",
    "TOTALSCHEDULEDUSEDDESCRIPTORCOUNTER",
    "TOTALSCHEDULEDUSEDWORDS",
    "TOTALUNSCHEDULEDUSEDBUFFERS",
    "TOTALUNSCHEDULEDUSEDDESCRIPTORCOUNTER",
    "TOTALUNSCHEDULEDUSEDWORDS",
    "TOTALUSEDDESCRIPTORCOUNTER",
    "TOTALUSEDMULTICASTHIGHDESCRIPTORCOUNTER",
    "TOTALUSEDMULTICASTLOWDESCRIPTORCOUNTER",
    "TOTALUSEDUNICASTHIGHDESCRIPTORCOUNTER",
    "TOTALUSEDUNICASTLOWDESCRIPTORCOUNTER",
    "TOTAL_BUFFER_COUNT",
    "TOTAL_BUFFER_COUNT_CELL",
    "TOTAL_BUFFER_COUNT_CELL_SP",
    "TOTAL_BUFFER_COUNT_CELL_SP_SHARED",
    "TOTAL_BUFFER_COUNT_PACKET",
    "TOTAL_BUFFER_COUNT_PACKET_SP",
    "TOTAL_BUFFER_COUNT_PACKET_SP_SHARED",
    "TOTAL_LIMIT_STATE",
    "TOTAL_SHARED_AVAIL_THRESH",
    "TOTAL_SHARED_COUNT",
    "TOTAL_SHARED_COUNT_CELL",
    "TOTAL_SHARED_COUNT_PACKET",
    "TOTAL_SHARED_LIMIT",
    "TOTAL_SHARED_LIMIT_CELL",
    "TOTAL_SHARED_LIMIT_PACKET",
    "TOTDSCRDBYTECOUNTER",
    "TOT_PKT_CNT",
    "TOVR",
    "TPCE",
    "TPCHST",
    "TPECFG",
    "TPFC0",
    "TPFC1",
    "TPFC2",
    "TPFC3",
    "TPFC4",
    "TPFC5",
    "TPFC6",
    "TPFC7",
    "TPFC_0",
    "TPFC_1",
    "TPFC_2",
    "TPFC_3",
    "TPFC_4",
    "TPFC_5",
    "TPFC_6",
    "TPFC_7",
    "TPIDPROFILEMACINMAC",
    "TPIDPROFILESYSTEM",
    "TPID_CONFIGURATION_REGISTER_0",
    "TPID_CONFIGURATION_REGISTER_1",
    "TPID_CONFIGURATION_REGISTER_2",
    "TPID_PROFILE_CONFIGURATION_REGISTER",
    "TPKT",
    "TPOK",
    "TPPCFG",
    "TP_CAM_BIST_CONFIG",
    "TP_CAM_BIST_CONTROL",
    "TP_CAM_BIST_DBG_DATA",
    "TP_CAM_BIST_STATUS",
    "TP_ECC_DEBUG0",
    "TP_ECC_DEBUG1",
    "TP_ECC_DEBUG2",
    "TP_ECC_DEBUG3",
    "TP_ECC_ERROR",
    "TP_ECC_ERROR_MASK",
    "TP_ECC_STATUS0",
    "TP_ECC_STATUS1",
    "TP_GLOBAL_CONFIG",
    "TP_GLOBAL_DEBUG",
    "TP_GLOBAL_DEBUG_VALUE0",
    "TP_GLOBAL_DEBUG_VALUE1",
    "TP_GLOBAL_DEBUG_VALUE2",
    "TP_GLOBAL_DEBUG_VALUE3",
    "TP_GLOBAL_EVENT",
    "TP_GLOBAL_EVENT_MASK",
    "TP_GLOBAL_STATUS",
    "TP_PD_ASSIST_DEBUG",
    "TP_SEGMENT_CONFIG0_S",
    "TP_SEGMENT_CONFIG1_S",
    "TP_SEGMENT_CONFIG2_S",
    "TP_TCAM_SCAN_DEBUG0",
    "TP_TCAM_SCAN_DEBUG1",
    "TP_TCAM_SCAN_ERROR",
    "TP_TCAM_SCAN_ERROR_MASK",
    "TP_TCAM_SCAN_STATUS",
    "TP_TEST_MODE_CONFIG0",
    "TP_TEST_MODE_CONFIG1",
    "TP_TRACE_IF_INPUT_CAPT_0",
    "TP_TRACE_IF_INPUT_CAPT_1",
    "TP_TRACE_IF_INPUT_CAPT_2",
    "TP_TRACE_IF_INPUT_CAPT_3",
    "TP_TRACE_IF_INPUT_CAPT_4",
    "TP_TRACE_IF_INPUT_CONTROL",
    "TP_TRACE_IF_INPUT_COUNTER",
    "TP_TRACE_IF_INPUT_FIELD_MASK0",
    "TP_TRACE_IF_INPUT_FIELD_MASK1",
    "TP_TRACE_IF_INPUT_FIELD_MASK2",
    "TP_TRACE_IF_INPUT_FIELD_MASK3",
    "TP_TRACE_IF_INPUT_FIELD_MASK4",
    "TP_TRACE_IF_INPUT_FIELD_VALUE0",
    "TP_TRACE_IF_INPUT_FIELD_VALUE1",
    "TP_TRACE_IF_INPUT_FIELD_VALUE2",
    "TP_TRACE_IF_INPUT_FIELD_VALUE3",
    "TP_TRACE_IF_INPUT_FIELD_VALUE4",
    "TP_TRACE_IF_OUTPUT_CAPT_0",
    "TP_TRACE_IF_OUTPUT_CAPT_1",
    "TP_TRACE_IF_OUTPUT_CAPT_2",
    "TP_TRACE_IF_OUTPUT_CAPT_3",
    "TP_TRACE_IF_OUTPUT_CAPT_4",
    "TP_TRACE_IF_OUTPUT_CAPT_5",
    "TP_TRACE_IF_OUTPUT_CAPT_6",
    "TP_TRACE_IF_OUTPUT_CONTROL",
    "TP_TRACE_IF_OUTPUT_COUNTER",
    "TP_TRACE_IF_OUTPUT_FIELD_MASK0",
    "TP_TRACE_IF_OUTPUT_FIELD_MASK1",
    "TP_TRACE_IF_OUTPUT_FIELD_MASK2",
    "TP_TRACE_IF_OUTPUT_FIELD_MASK3",
    "TP_TRACE_IF_OUTPUT_FIELD_MASK4",
    "TP_TRACE_IF_OUTPUT_FIELD_MASK5",
    "TP_TRACE_IF_OUTPUT_FIELD_MASK6",
    "TP_TRACE_IF_OUTPUT_FIELD_VALUE0",
    "TP_TRACE_IF_OUTPUT_FIELD_VALUE1",
    "TP_TRACE_IF_OUTPUT_FIELD_VALUE2",
    "TP_TRACE_IF_OUTPUT_FIELD_VALUE3",
    "TP_TRACE_IF_OUTPUT_FIELD_VALUE4",
    "TP_TRACE_IF_OUTPUT_FIELD_VALUE5",
    "TP_TRACE_IF_OUTPUT_FIELD_VALUE6",
    "TP_TRACE_IF_STATUS_INPUT",
    "TP_TRACE_IF_STATUS_INPUT_MASK",
    "TP_TRACE_IF_STATUS_OUTPUT",
    "TP_TRACE_IF_STATUS_OUTPUT_MASK",
    "TRACE_IF_DEQDONE_CAPT_0",
    "TRACE_IF_DEQDONE_CAPT_1",
    "TRACE_IF_DEQDONE_CAPT_2",
    "TRACE_IF_DEQDONE_CONTROL",
    "TRACE_IF_DEQDONE_COUNTER",
    "TRACE_IF_DEQDONE_MASK0_FIELD",
    "TRACE_IF_DEQDONE_MASK1_FIELD",
    "TRACE_IF_DEQDONE_MASK2_FIELD",
    "TRACE_IF_DEQDONE_VALUE0_FIELD",
    "TRACE_IF_DEQDONE_VALUE1_FIELD",
    "TRACE_IF_DEQDONE_VALUE2_FIELD",
    "TRACE_IF_DEQD_CAPT_0",
    "TRACE_IF_DEQD_CAPT_1",
    "TRACE_IF_DEQD_CONTROL",
    "TRACE_IF_DEQD_COUNTER",
    "TRACE_IF_DEQD_MASK_FIELD",
    "TRACE_IF_DEQD_VALUE_FIELD",
    "TRACE_IF_DEQR_CONTROL",
    "TRACE_IF_DEQR_COUNTER",
    "TRACE_IF_DEQR_MASK_FIELD",
    "TRACE_IF_DEQR_VALUE_FIELD",
    "TRACE_IF_DEQ_CAPT_0",
    "TRACE_IF_DEQ_CAPT_1",
    "TRACE_IF_DEQ_CONTROL",
    "TRACE_IF_DEQ_COUNTER",
    "TRACE_IF_DEQ_MASK_FIELD",
    "TRACE_IF_DEQ_VALUE_FIELD",
    "TRACE_IF_ENQDONE_CAPT_0",
    "TRACE_IF_ENQDONE_CAPT_1",
    "TRACE_IF_ENQDONE_CONTROL",
    "TRACE_IF_ENQDONE_COUNTER",
    "TRACE_IF_ENQDONE_MASK0_FIELD",
    "TRACE_IF_ENQDONE_MASK1_FIELD",
    "TRACE_IF_ENQDONE_VALUE0_FIELD",
    "TRACE_IF_ENQDONE_VALUE1_FIELD",
    "TRACE_IF_ENQD_CONTROL",
    "TRACE_IF_ENQD_COUNTER",
    "TRACE_IF_ENQD_MASK_FIELD",
    "TRACE_IF_ENQD_VALUE_FIELD",
    "TRACE_IF_ENQR_CONTROL",
    "TRACE_IF_ENQR_COUNTER",
    "TRACE_IF_ENQR_MASK_FIELD",
    "TRACE_IF_ENQR_VALUE_FIELD",
    "TRACE_IF_ENQ_CAPT_0",
    "TRACE_IF_ENQ_CAPT_1",
    "TRACE_IF_ENQ_CONTROL",
    "TRACE_IF_ENQ_COUNTER",
    "TRACE_IF_ENQ_MASK_FIELD",
    "TRACE_IF_ENQ_VALUE_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_CAPT_0",
    "TRACE_IF_FABRIC_GRANT_REQ_CAPT_1",
    "TRACE_IF_FABRIC_GRANT_REQ_CAPT_2",
    "TRACE_IF_FABRIC_GRANT_REQ_CAPT_3",
    "TRACE_IF_FABRIC_GRANT_REQ_CONTROL",
    "TRACE_IF_FABRIC_GRANT_REQ_COUNTER",
    "TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELD",
    "TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELD",
    "TRACE_IF_LOCAL_GRANT_REQ_CAPT_0",
    "TRACE_IF_LOCAL_GRANT_REQ_CONTROL",
    "TRACE_IF_LOCAL_GRANT_REQ_COUNTER",
    "TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELD",
    "TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELD",
    "TRACE_IF_QM_QS_RATE_READ_CAPT_0",
    "TRACE_IF_QM_QS_RATE_READ_CONTROL",
    "TRACE_IF_QM_QS_RATE_READ_COUNTER",
    "TRACE_IF_QM_QS_RATE_READ_MASK0_FIELD",
    "TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELD",
    "TRACE_IF_QS_DEQR_CAPT",
    "TRACE_IF_RB_ENQD_CAPT_0",
    "TRACE_IF_RB_ENQD_CAPT_1",
    "TRACE_IF_RB_ENQR_CAPT_0",
    "TRACE_IF_RB_ENQR_CAPT_1",
    "TRACE_IF_SCI_QS_RATE_UPD_CAPT_0",
    "TRACE_IF_SCI_QS_RATE_UPD_CAPT_1",
    "TRACE_IF_SCI_QS_RATE_UPD_CONTROL",
    "TRACE_IF_SCI_QS_RATE_UPD_COUNTER",
    "TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELD",
    "TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELD",
    "TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELD",
    "TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELD",
    "TRACE_IF_SCPB_CAPT_0",
    "TRACE_IF_SCPB_CAPT_1",
    "TRACE_IF_SCPB_CONTROL",
    "TRACE_IF_SCPB_COUNTER",
    "TRACE_IF_SCPB_MASK_FIELD",
    "TRACE_IF_SCPB_VALUE_FIELD",
    "TRACE_IF_STATUS",
    "TRACE_IF_STATUS_MASK",
    "TRAFFICCLASSL4RANGE0",
    "TRAFFICCLASSL4RANGE1",
    "TRAFFICCLASSL4RANGE2",
    "TRAFFICCLASSL4RANGECFG",
    "TRAFFICCLASSTOUSERPRIORITY",
    "TRAININGSEQUENCE",
    "TRAININGSEQUENCEADDRESS",
    "TRAININGSEQUENCECONFIGURATIONREGISTER",
    "TRAININGSEQUENCEWORD0",
    "TRAININGSEQUENCEWORD1",
    "TRAININGSEQUENCEWORD2",
    "TRAININGSEQUENCEWORD3",
    "TRAININGSEQUENCEWORD4",
    "TRAININGSEQUENCEWORD5",
    "TRAININGSEQUENCEWORD6",
    "TRAININGSEQUENCEWORD7",
    "TRANSMITCELLCOUNTERS0",
    "TRANSMITCELLCOUNTERS1",
    "TRANSMITCELLCOUNTERS2",
    "TRANSMITCELLCOUNTERS3",
    "TRANSMITCELLCOUNTERS4",
    "TRANSMITCELLCOUNTERS5",
    "TRANSMITCELLCOUNTERS6",
    "TRANSMITCELLCOUNTERS7",
    "TRANSMITCELLCOUNTERS8",
    "TRANSMITCELLCOUNTERS9",
    "TRANSMITCELLCOUNTERS10",
    "TRANSMITCELLCOUNTERS11",
    "TRANSMITCELLOUTPUTLINKNUMBER",
    "TRANSMITDATACELLTRIGGER",
    "TRANSMITDATAQUEUESIZE6",
    "TRANSMITDATAQUEUESIZE0_1",
    "TRANSMITDATAQUEUESIZE2_3",
    "TRANSMITDATAQUEUESIZE4_5",
    "TRANSMITDATAQUEUESTARTADRESS6",
    "TRANSMITDATAQUEUESTARTADRESS0_1",
    "TRANSMITDATAQUEUESTARTADRESS2_3",
    "TRANSMITDATAQUEUESTARTADRESS4_5",
    "TRANSMITDATAQUEUETHRESHOLD6",
    "TRANSMITDATAQUEUETHRESHOLD0_1",
    "TRANSMITDATAQUEUETHRESHOLD2_3",
    "TRANSMITDATAQUEUETHRESHOLD4_5",
    "TRANSMITTEDCONTROLCELLSCOUNTER",
    "TRANSMITTEDCRCELLSCOUNTER",
    "TRANSMITTEDDATACELLSCOUNTER",
    "TRANSMITTEDFSCELLSCOUNTER",
    "TRANSPARENTP2PACVSI",
    "TRANSPARENTP2PPWEVSI",
    "TRAPIFACCESSED0",
    "TRAPIFACCESSED1",
    "TRILLUNKNOWN",
    "TRILL_DROP_CONTROL",
    "TRILL_RBRIDGE_NICKNAME_SELECT",
    "TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROL",
    "TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR",
    "TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK",
    "TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROL",
    "TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR",
    "TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK",
    "TRILL_RX_PKTS_PARITY_CONTROL",
    "TRILL_RX_PKTS_PARITY_STATUS_INTR",
    "TRILL_RX_PKTS_PARITY_STATUS_NACK",
    "TRPKT",
    "TRUNK_BITMAP_ECC_STATUS",
    "TRUNK_BITMAP_TABLE_PARITY_CONTROL",
    "TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR",
    "TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK",
    "TRUNK_EGR_MASK_PARITY_CONTROL",
    "TRUNK_EGR_MASK_PARITY_STATUS_INTR",
    "TRUNK_EGR_MASK_PARITY_STATUS_NACK",
    "TRUNK_GROUP_PARITY_CONTROL",
    "TRUNK_GROUP_PARITY_STATUS_INTR",
    "TRUNK_GROUP_PARITY_STATUS_NACK",
    "TRUNK_MEMBER_PARITY_CONTROL",
    "TRUNK_MEMBER_PARITY_STATUS_INTR",
    "TRUNK_MEMBER_PARITY_STATUS_NACK",
    "TS125M1",
    "TS125M2",
    "TSCL",
    "TSCLINKUPSTATUSFFROMFDRB",
    "TSCLINKUPSTATUSFROMFDRA",
    "TSOFPH_CID_0",
    "TSOFPH_CID_1",
    "TSOFPH_CID_2",
    "TSOFPH_CID_3",
    "TSOFPH_CID_4",
    "TSOFPH_CID_5",
    "TSOFPH_CID_6",
    "TSOFPH_CID_7",
    "TSOFPH_CID_8",
    "TSOFPH_CID_9",
    "TSOFPH_CID_10",
    "TSOFPH_CID_11",
    "TSOFPH_CID_12",
    "TSOFPH_CID_13",
    "TSOFPH_CID_14",
    "TSOFPH_CID_15",
    "TSOSPER1_CID_0",
    "TSOSPER1_CID_1",
    "TSOSPER1_CID_2",
    "TSOSPER1_CID_3",
    "TSOSPER1_CID_4",
    "TSOSPER1_CID_5",
    "TSOSPER1_CID_6",
    "TSOSPER1_CID_7",
    "TSOSPER1_CID_8",
    "TSOSPER1_CID_9",
    "TSOSPER1_CID_10",
    "TSOSPER1_CID_11",
    "TSOSPER1_CID_12",
    "TSOSPER1_CID_13",
    "TSOSPER1_CID_14",
    "TSOSPER1_CID_15",
    "TSOSPER2_CID_0",
    "TSOSPER2_CID_1",
    "TSOSPER2_CID_2",
    "TSOSPER2_CID_3",
    "TSOSPER2_CID_4",
    "TSOSPER2_CID_5",
    "TSOSPER2_CID_6",
    "TSOSPER2_CID_7",
    "TSOSPER2_CID_8",
    "TSOSPER2_CID_9",
    "TSOSPER2_CID_10",
    "TSOSPER2_CID_11",
    "TSOSPER2_CID_12",
    "TSOSPER2_CID_13",
    "TSOSPER2_CID_14",
    "TSOSPER2_CID_15",
    "TS_CONFIG0",
    "TS_CONFIG1",
    "TS_CONFIG2",
    "TS_CONFIG3",
    "TS_CONFIG4",
    "TS_CONFIG5",
    "TS_CONFIG6",
    "TS_CONTROL",
    "TS_CONTROL_1",
    "TS_CONTROL_2",
    "TS_DEBUG_INFO",
    "TS_DEBUG_L1_STATUS",
    "TS_DEBUG_L1_STATUS_MASK",
    "TS_DEBUG_L2_STATUS",
    "TS_DEBUG_L2_STATUS_MASK",
    "TS_DEBUG_L3_STATUS",
    "TS_DEBUG_L3_STATUS_MASK",
    "TS_DEBUG_L4_STATUS",
    "TS_DEBUG_L4_STATUS_MASK",
    "TS_DEBUG_L5_STATUS",
    "TS_DEBUG_L5_STATUS_MASK",
    "TS_DEBUG_L6_STATUS",
    "TS_DEBUG_L6_STATUS_MASK",
    "TS_DEBUG_L7_STATUS",
    "TS_DEBUG_L7_STATUS_MASK",
    "TS_DEBUG_LEAF_STATUS",
    "TS_DEBUG_LEAF_STATUS_MASK",
    "TS_DEBUG_TRACE_GRANT_CAPT0",
    "TS_DEBUG_TRACE_GRANT_CONTROL",
    "TS_DEBUG_TRACE_GRANT_COUNTER",
    "TS_DEBUG_TRACE_GRANT_FIELD_MASK0",
    "TS_DEBUG_TRACE_GRANT_FIELD_VALUE0",
    "TS_DEBUG_TRACE_PRI_CAPT0",
    "TS_DEBUG_TRACE_PRI_CAPT1",
    "TS_DEBUG_TRACE_PRI_CONTROL",
    "TS_DEBUG_TRACE_PRI_COUNTER",
    "TS_DEBUG_TRACE_PRI_FIELD_MASK0",
    "TS_DEBUG_TRACE_PRI_FIELD_MASK1",
    "TS_DEBUG_TRACE_PRI_FIELD_VALUE0",
    "TS_DEBUG_TRACE_PRI_FIELD_VALUE1",
    "TS_DEBUG_TRACE_STATUS",
    "TS_DEBUG_TRACE_STATUS_MASK",
    "TS_ECC_DEBUG0",
    "TS_ECC_DEBUG1",
    "TS_ECC_DEBUG2",
    "TS_ECC_ERROR0",
    "TS_ECC_ERROR1",
    "TS_ECC_ERROR2",
    "TS_ECC_ERROR0_MASK",
    "TS_ECC_ERROR1_MASK",
    "TS_ECC_ERROR2_MASK",
    "TS_ECC_STATUS0",
    "TS_ECC_STATUS1",
    "TS_ECC_STATUS2",
    "TS_ECC_STATUS3",
    "TS_ECC_STATUS4",
    "TS_ECC_STATUS5",
    "TS_ECC_STATUS6",
    "TS_ECC_STATUS7",
    "TS_ECC_STATUS8",
    "TS_ECC_STATUS9",
    "TS_ECC_STATUS10",
    "TS_ECC_STATUS11",
    "TS_ECC_STATUS12",
    "TS_ECC_STATUS13",
    "TS_LEVEL1_CONFIG0",
    "TS_LEVEL2_CONFIG0",
    "TS_LEVEL3_CONFIG0",
    "TS_LEVEL4_CONFIG0",
    "TS_LEVEL5_CONFIG0",
    "TS_LEVEL6_CONFIG0",
    "TS_LEVEL7_CONFIG0",
    "TS_MEM_DEBUG0",
    "TS_MEM_DEBUG1",
    "TS_MEM_DEBUG2",
    "TS_MEM_DEBUG3",
    "TS_MEM_DEBUG4",
    "TS_PRI_SB_DEBUG",
    "TS_QSB_RATE_SB_DEBUG",
    "TS_STATUS_CNTRL",
    "TS_TO_CORE_SYNC_ENABLE",
    "TTLDECREMENTENABLE",
    "TTLSCOPE",
    "TTL_FN_PARITY_CONTROL",
    "TTL_FN_PARITY_STATUS_INTR",
    "TTL_FN_PARITY_STATUS_NACK",
    "TUCA",
    "TUFL",
    "TVLN",
    "TX0ILKNCONTROL0",
    "TX0ILKNCONTROL1",
    "TX0ILKNSTATUS",
    "TX0ILKNSTATUSPARITYERROR",
    "TX1ILKNCONTROL0",
    "TX1ILKNCONTROL1",
    "TX1ILKNSTATUS",
    "TX1ILKNSTATUSPARITYERR",
    "TXAEMPTH",
    "TXAFULLTH",
    "TXCASCFG_CHID_0",
    "TXCASCFG_CHID_1",
    "TXCASCFG_CHID_2",
    "TXCASCFG_CHID_3",
    "TXCASCFG_CHID_4",
    "TXCASCFG_CHID_5",
    "TXCASCFG_CHID_6",
    "TXCASCFG_CHID_7",
    "TXCASCFG_CHID_8",
    "TXCASCFG_CHID_9",
    "TXCASCFG_CHID_10",
    "TXCASCFG_CHID_11",
    "TXCASCFG_CHID_12",
    "TXCASCFG_CHID_13",
    "TXCASCFG_CHID_14",
    "TXCASCFG_CHID_15",
    "TXCASCFG_CHID_16",
    "TXCASCFG_CHID_17",
    "TXCASCFG_CHID_18",
    "TXCASCFG_CHID_19",
    "TXCASCFG_CHID_20",
    "TXCASCFG_CHID_21",
    "TXCASCFG_CHID_22",
    "TXCASCFG_CHID_23",
    "TXCASCFG_CHID_24",
    "TXCASCFG_CHID_25",
    "TXCASCFG_CHID_26",
    "TXCASCFG_CHID_27",
    "TXCASCFG_CHID_28",
    "TXCASCFG_CHID_29",
    "TXCASCFG_CHID_30",
    "TXCASCFG_CHID_31",
    "TXCASCFG_CHID_32",
    "TXCASCFG_CHID_33",
    "TXCASCFG_CHID_34",
    "TXCASCFG_CHID_35",
    "TXCASCFG_CHID_36",
    "TXCASCFG_CHID_37",
    "TXCASCFG_CHID_38",
    "TXCASCFG_CHID_39",
    "TXCASCFG_CHID_40",
    "TXCASCFG_CHID_41",
    "TXCASCFG_CHID_42",
    "TXCASCFG_CHID_43",
    "TXCASCFG_CHID_44",
    "TXCASCFG_CHID_45",
    "TXCASCFG_CHID_46",
    "TXCASCFG_CHID_47",
    "TXCASCFG_CHID_48",
    "TXCASCFG_CHID_49",
    "TXCASCFG_CHID_50",
    "TXCASCFG_CHID_51",
    "TXCASCFG_CHID_52",
    "TXCASCFG_CHID_53",
    "TXCASCFG_CHID_54",
    "TXCASCFG_CHID_55",
    "TXCASCFG_CHID_56",
    "TXCASCFG_CHID_57",
    "TXCASCFG_CHID_58",
    "TXCASCFG_CHID_59",
    "TXCASCFG_CHID_60",
    "TXCASCFG_CHID_61",
    "TXCASCFG_CHID_62",
    "TXCASCFG_CHID_63",
    "TXCASDEL",
    "TXCF",
    "TXCHANNELNUM",
    "TXCL",
    "TXFIFO_STAT",
    "TXFILLTH",
    "TXFLUSHEGRESS1",
    "TXFLUSHEGRESS2",
    "TXHDRCFG_CHID_0",
    "TXHDRCFG_CHID_1",
    "TXHDRCFG_CHID_2",
    "TXHDRCFG_CHID_3",
    "TXHDRCFG_CHID_4",
    "TXHDRCFG_CHID_5",
    "TXHDRCFG_CHID_6",
    "TXHDRCFG_CHID_7",
    "TXHDRCFG_CHID_8",
    "TXHDRCFG_CHID_9",
    "TXHDRCFG_CHID_10",
    "TXHDRCFG_CHID_11",
    "TXHDRCFG_CHID_12",
    "TXHDRCFG_CHID_13",
    "TXHDRCFG_CHID_14",
    "TXHDRCFG_CHID_15",
    "TXHDRCFG_CHID_16",
    "TXHDRCFG_CHID_17",
    "TXHDRCFG_CHID_18",
    "TXHDRCFG_CHID_19",
    "TXHDRCFG_CHID_20",
    "TXHDRCFG_CHID_21",
    "TXHDRCFG_CHID_22",
    "TXHDRCFG_CHID_23",
    "TXHDRCFG_CHID_24",
    "TXHDRCFG_CHID_25",
    "TXHDRCFG_CHID_26",
    "TXHDRCFG_CHID_27",
    "TXHDRCFG_CHID_28",
    "TXHDRCFG_CHID_29",
    "TXHDRCFG_CHID_30",
    "TXHDRCFG_CHID_31",
    "TXHDRCFG_CHID_32",
    "TXHDRCFG_CHID_33",
    "TXHDRCFG_CHID_34",
    "TXHDRCFG_CHID_35",
    "TXHDRCFG_CHID_36",
    "TXHDRCFG_CHID_37",
    "TXHDRCFG_CHID_38",
    "TXHDRCFG_CHID_39",
    "TXHDRCFG_CHID_40",
    "TXHDRCFG_CHID_41",
    "TXHDRCFG_CHID_42",
    "TXHDRCFG_CHID_43",
    "TXHDRCFG_CHID_44",
    "TXHDRCFG_CHID_45",
    "TXHDRCFG_CHID_46",
    "TXHDRCFG_CHID_47",
    "TXHDRCFG_CHID_48",
    "TXHDRCFG_CHID_49",
    "TXHDRCFG_CHID_50",
    "TXHDRCFG_CHID_51",
    "TXHDRCFG_CHID_52",
    "TXHDRCFG_CHID_53",
    "TXHDRCFG_CHID_54",
    "TXHDRCFG_CHID_55",
    "TXHDRCFG_CHID_56",
    "TXHDRCFG_CHID_57",
    "TXHDRCFG_CHID_58",
    "TXHDRCFG_CHID_59",
    "TXHDRCFG_CHID_60",
    "TXHDRCFG_CHID_61",
    "TXHDRCFG_CHID_62",
    "TXHDRCFG_CHID_63",
    "TXIIRDY",
    "TXILKN0RATELIMITERCONFIG",
    "TXILKN1RATELIMITERCONFIG",
    "TXLLFCMSGCNT",
    "TXLP_COUNTER_MEM_PARITY_STATUS",
    "TXLP_COUNTER_MEM_PARITY_STATUS_NACK",
    "TXLP_CTRLBUF_ECC_STATUS",
    "TXLP_DATABUF_ECC_STATUS",
    "TXLP_DEBUG_COUNTER_SELECT0",
    "TXLP_DEBUG_COUNTER_SELECT1",
    "TXLP_DEBUG_COUNTER_SELECT2",
    "TXLP_DEBUG_COUNTER_SELECT3",
    "TXLP_DEBUG_COUNTER_SELECT4",
    "TXLP_DEBUG_COUNTER_SELECT5",
    "TXLP_DEBUG_COUNTER_SELECT6",
    "TXLP_DEBUG_COUNTER_SELECT7",
    "TXLP_ECC_PARITY_CONTROL",
    "TXLP_HW_RESET_CONTROL_0",
    "TXLP_HW_RESET_CONTROL_1",
    "TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS",
    "TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACK",
    "TXLP_INTR_ENABLE",
    "TXLP_INTR_STATUS",
    "TXLP_INT_STREAM_ID_BASE",
    "TXLP_LENGTH_FIELD_SELECTOR",
    "TXLP_MIN_STARTCNT",
    "TXLP_PFC_CONTROL",
    "TXLP_PORT_CREDIT_RESET",
    "TXLP_PORT_ENABLE",
    "TXLP_PORT_FAR_END_MAC_ADDR",
    "TXLP_PORT_LP_MODE_CONTROL",
    "TXLP_PORT_NEAR_END_MAC_ADDR",
    "TXLP_PORT_VLAN_TPID",
    "TXLP_RAM_CONTROL_0",
    "TXLP_RAM_CONTROL_1",
    "TXLP_RAM_CONTROL_2",
    "TXLP_RESICRCBUF_PARITY_STATUS",
    "TXLP_RESIDATABUF_ECC_STATUS",
    "TXLP_TCI_FIELD_SELECTOR",
    "TXLP_TRIGGER_MEM_PARITY_STATUS",
    "TXLP_TRIGGER_MEM_PARITY_STATUS_NACK",
    "TXMLFCONFIG0",
    "TXMLFCONFIG1",
    "TXMLFCONFIG2",
    "TXMLFCONFIG3",
    "TXMLFCONFIG4",
    "TXMLFCONFIG5",
    "TXMLFCONFIG6",
    "TXMLFCONFIG7",
    "TXMLFCONFIG8",
    "TXMLFCONFIG9",
    "TXMLFCONFIG10",
    "TXMLFCONFIG11",
    "TXMLFCONFIG12",
    "TXMLFCONFIG13",
    "TXMLFCONFIG14",
    "TXMLFCONFIG15",
    "TXMLFRESETPORTS0TO31",
    "TXMLFRESETPORTS32TO63",
    "TXMLFSTATUS0",
    "TXMLFSTATUS1",
    "TXMLFSTATUS2",
    "TXMLFSTATUS3",
    "TXMLFSTATUS4",
    "TXMLFSTATUS5",
    "TXMLFSTATUS6",
    "TXMLFSTATUS7",
    "TXMLFSTATUS8",
    "TXMLFSTATUS9",
    "TXMLFSTATUS10",
    "TXMLFSTATUS11",
    "TXMLFSTATUS12",
    "TXMLFSTATUS13",
    "TXMLFSTATUS14",
    "TXMLFSTATUS15",
    "TXPF",
    "TXPP",
    "TXPREAMBLE",
    "TXRTPTS1_CHID_0",
    "TXRTPTS1_CHID_1",
    "TXRTPTS1_CHID_2",
    "TXRTPTS1_CHID_3",
    "TXRTPTS1_CHID_4",
    "TXRTPTS1_CHID_5",
    "TXRTPTS1_CHID_6",
    "TXRTPTS1_CHID_7",
    "TXRTPTS1_CHID_8",
    "TXRTPTS1_CHID_9",
    "TXRTPTS1_CHID_10",
    "TXRTPTS1_CHID_11",
    "TXRTPTS1_CHID_12",
    "TXRTPTS1_CHID_13",
    "TXRTPTS1_CHID_14",
    "TXRTPTS1_CHID_15",
    "TXRTPTS1_CHID_16",
    "TXRTPTS1_CHID_17",
    "TXRTPTS1_CHID_18",
    "TXRTPTS1_CHID_19",
    "TXRTPTS1_CHID_20",
    "TXRTPTS1_CHID_21",
    "TXRTPTS1_CHID_22",
    "TXRTPTS1_CHID_23",
    "TXRTPTS1_CHID_24",
    "TXRTPTS1_CHID_25",
    "TXRTPTS1_CHID_26",
    "TXRTPTS1_CHID_27",
    "TXRTPTS1_CHID_28",
    "TXRTPTS1_CHID_29",
    "TXRTPTS1_CHID_30",
    "TXRTPTS1_CHID_31",
    "TXRTPTS1_CHID_32",
    "TXRTPTS1_CHID_33",
    "TXRTPTS1_CHID_34",
    "TXRTPTS1_CHID_35",
    "TXRTPTS1_CHID_36",
    "TXRTPTS1_CHID_37",
    "TXRTPTS1_CHID_38",
    "TXRTPTS1_CHID_39",
    "TXRTPTS1_CHID_40",
    "TXRTPTS1_CHID_41",
    "TXRTPTS1_CHID_42",
    "TXRTPTS1_CHID_43",
    "TXRTPTS1_CHID_44",
    "TXRTPTS1_CHID_45",
    "TXRTPTS1_CHID_46",
    "TXRTPTS1_CHID_47",
    "TXRTPTS1_CHID_48",
    "TXRTPTS1_CHID_49",
    "TXRTPTS1_CHID_50",
    "TXRTPTS1_CHID_51",
    "TXRTPTS1_CHID_52",
    "TXRTPTS1_CHID_53",
    "TXRTPTS1_CHID_54",
    "TXRTPTS1_CHID_55",
    "TXRTPTS1_CHID_56",
    "TXRTPTS1_CHID_57",
    "TXRTPTS1_CHID_58",
    "TXRTPTS1_CHID_59",
    "TXRTPTS1_CHID_60",
    "TXRTPTS1_CHID_61",
    "TXRTPTS1_CHID_62",
    "TXRTPTS1_CHID_63",
    "TXRTPTS2_CHID_0",
    "TXRTPTS2_CHID_1",
    "TXRTPTS2_CHID_2",
    "TXRTPTS2_CHID_3",
    "TXRTPTS2_CHID_4",
    "TXRTPTS2_CHID_5",
    "TXRTPTS2_CHID_6",
    "TXRTPTS2_CHID_7",
    "TXRTPTS2_CHID_8",
    "TXRTPTS2_CHID_9",
    "TXRTPTS2_CHID_10",
    "TXRTPTS2_CHID_11",
    "TXRTPTS2_CHID_12",
    "TXRTPTS2_CHID_13",
    "TXRTPTS2_CHID_14",
    "TXRTPTS2_CHID_15",
    "TXRTPTS2_CHID_16",
    "TXRTPTS2_CHID_17",
    "TXRTPTS2_CHID_18",
    "TXRTPTS2_CHID_19",
    "TXRTPTS2_CHID_20",
    "TXRTPTS2_CHID_21",
    "TXRTPTS2_CHID_22",
    "TXRTPTS2_CHID_23",
    "TXRTPTS2_CHID_24",
    "TXRTPTS2_CHID_25",
    "TXRTPTS2_CHID_26",
    "TXRTPTS2_CHID_27",
    "TXRTPTS2_CHID_28",
    "TXRTPTS2_CHID_29",
    "TXRTPTS2_CHID_30",
    "TXRTPTS2_CHID_31",
    "TXRTPTS2_CHID_32",
    "TXRTPTS2_CHID_33",
    "TXRTPTS2_CHID_34",
    "TXRTPTS2_CHID_35",
    "TXRTPTS2_CHID_36",
    "TXRTPTS2_CHID_37",
    "TXRTPTS2_CHID_38",
    "TXRTPTS2_CHID_39",
    "TXRTPTS2_CHID_40",
    "TXRTPTS2_CHID_41",
    "TXRTPTS2_CHID_42",
    "TXRTPTS2_CHID_43",
    "TXRTPTS2_CHID_44",
    "TXRTPTS2_CHID_45",
    "TXRTPTS2_CHID_46",
    "TXRTPTS2_CHID_47",
    "TXRTPTS2_CHID_48",
    "TXRTPTS2_CHID_49",
    "TXRTPTS2_CHID_50",
    "TXRTPTS2_CHID_51",
    "TXRTPTS2_CHID_52",
    "TXRTPTS2_CHID_53",
    "TXRTPTS2_CHID_54",
    "TXRTPTS2_CHID_55",
    "TXRTPTS2_CHID_56",
    "TXRTPTS2_CHID_57",
    "TXRTPTS2_CHID_58",
    "TXRTPTS2_CHID_59",
    "TXRTPTS2_CHID_60",
    "TXRTPTS2_CHID_61",
    "TXRTPTS2_CHID_62",
    "TXRTPTS2_CHID_63",
    "TXSTOPEGRESS1",
    "TXSTOPEGRESS2",
    "TX_CI_CONFIG",
    "TX_CNT_CONFIG",
    "TX_CONFIG0",
    "TX_CONFIG1",
    "TX_CONFIG2",
    "TX_CONFIG3",
    "TX_CONFIG4",
    "TX_CONFIG5",
    "TX_CONFIG6",
    "TX_DEBUG_CAPTURE_CONFIG",
    "TX_DEBUG_CRC_ERROR_CNT",
    "TX_DEBUG_DEQUEUE_REQUEST_0",
    "TX_DEBUG_DEQUEUE_REQUEST_1",
    "TX_DEBUG_DEQUEUE_REQUEST_2",
    "TX_DEBUG_DEQUEUE_REQUEST_3",
    "TX_DEBUG_DEQUEUE_REQUEST_4",
    "TX_DEBUG_DEQUEUE_REQUEST_5",
    "TX_DEBUG_GRANT_TO_DEQ",
    "TX_DEBUG_HEC_CORR_ERROR_CNT",
    "TX_DEBUG_HEC_UNCORR_ERROR_CNT",
    "TX_DEBUG_INFO_0",
    "TX_DEBUG_INFO_1",
    "TX_DEBUG_TEST_BYTE_CNT",
    "TX_DEBUG_TEST_PCKT_CNT",
    "TX_DEBUG_TEST_PCKT_THRESHOLD",
    "TX_ECC_DEBUG",
    "TX_ECC_ERROR_0",
    "TX_ECC_ERROR_0_MASK",
    "TX_ECC_STATUS0",
    "TX_EEE_LPI_DURATION_COUNTER",
    "TX_EEE_LPI_EVENT_COUNTER",
    "TX_ERROR_0",
    "TX_ERROR_0_MASK",
    "TX_ERROR_HALT_MASK_0",
    "TX_FIRST_CI_LOOKUP0",
    "TX_FIRST_CI_LOOKUP1",
    "TX_FIRST_CI_LOOKUP2",
    "TX_FIRST_CI_LOOKUP3",
    "TX_FIRST_CI_LOOKUP4",
    "TX_FIRST_CI_LOOKUP5",
    "TX_HCFC_COUNTER",
    "TX_IPG_LENGTH",
    "TX_LLFC_LOG_COUNTER",
    "TX_PFC_CONFIG",
    "TX_PFC_SRC_PORT_LKUP_CFG",
    "TX_PFC_SRC_PORT_LKUP_DEBUG",
    "TX_PKT_CNT",
    "TX_PKT_CNT_31_0",
    "TX_PKT_CNT_39_32",
    "TX_PKT_CNT_39_32_SNAP",
    "TX_PKT_HDR_ADJUST0",
    "TX_PKT_HDR_ADJUST1",
    "TX_PKT_HDR_ADJUST2",
    "TX_PKT_HDR_ADJUST3",
    "TX_PKT_HDR_ADJUST4",
    "TX_PREAMBLE",
    "TX_RAM_TM0",
    "TX_SW_RESET",
    "TX_TEST_IFH_0",
    "TX_TEST_IFH_1",
    "TX_TEST_IFH_2",
    "TX_TS_DATA",
    "TX_TS_SEQ_ID",
    "TZPC_TZPCDECPROT0CLR",
    "TZPC_TZPCDECPROT0SET",
    "TZPC_TZPCDECPROT0STAT",
    "TZPC_TZPCDECPROT1CLR",
    "TZPC_TZPCDECPROT1SET",
    "TZPC_TZPCDECPROT1STAT",
    "TZPC_TZPCDECPROT2CLR",
    "TZPC_TZPCDECPROT2SET",
    "TZPC_TZPCDECPROT2STAT",
    "TZPC_TZPCR0SIZE",
    "T_64",
    "T_127",
    "T_255",
    "T_511",
    "T_1023",
    "T_1518",
    "T_2047",
    "T_4095",
    "T_9216",
    "T_16383",
    "UCQDBMEMDEBUG",
    "UCQRPMEMDEBUG",
    "UCQWPMEMDEBUG",
    "UCQ_CONFIG",
    "UCQ_COS_EMPTY_REG",
    "UCQ_EXTCOS1_EMPTY_REG",
    "UCQ_FREE_MEMDEBUG",
    "UCQ_FREE_MEMECC_ERRPTR",
    "UCQ_UCQE0_MEMDEBUG",
    "UCQ_UCQE1_MEMDEBUG",
    "UCQ_UCQE2_MEMDEBUG",
    "UCQ_UCQE3_MEMDEBUG",
    "UCQ_UCQE_MEMECC_ERRPTR",
    "UC_0_CONFIG",
    "UC_0_DEBUG_CONFIG",
    "UC_0_DEBUG_STATUS",
    "UC_0_RST_CONTROL",
    "UC_0_STATUS",
    "UC_0_TIMER_INTR_MASK",
    "UC_1_CONFIG",
    "UC_1_DEBUG_CONFIG",
    "UC_1_DEBUG_STATUS",
    "UC_1_RST_CONTROL",
    "UC_1_STATUS",
    "UC_1_TIMER_INTR_MASK",
    "UDF_CAM_BIST_CONFIG",
    "UDF_CAM_BIST_DBG_DATA",
    "UDF_CAM_BIST_STATUS",
    "UDF_CAM_DBGCTRL",
    "UDF_ETHERTYPE_MATCH",
    "UDF_IPPROTO_MATCH",
    "UDPACTIONPROFILES",
    "UDRREG0",
    "UDRREG1",
    "UFLOW_AGED_COUNT",
    "UFLOW_DEBUG_RANGE",
    "UFLOW_HASH_CONTROL_RTAG7",
    "UFLOW_INACTIVE_COUNT",
    "UFLOW_LFSR_CONTROL",
    "UFLOW_PORT_CONTROL",
    "UFLOW_REBALANCE_COUNT",
    "UFLOW_TABLE_CONTROL",
    "UFLOW_TABLE_SIZE",
    "UFLOW_TIMER_CONTROL",
    "UFLOW_TIMER_STATUS",
    "UMAC_EEE_CTRL",
    "UMAC_EEE_REF_COUNT",
    "UMAC_REV_ID",
    "UMAC_RX_PKT_DROP_STATUS",
    "UMAC_SYMMETRIC_IDLE_THRESHOLD",
    "UMAC_TIMESTAMP_ADJUST",
    "UMAN_EP_FLSH_WAIT_CNTR",
    "UMAN_IP_FLSH_WAIT_CNTR",
    "UMAN_LINKUP_DLY_CNTR",
    "UNDEFPROGRAMDATA",
    "UNICASTDBUFFPOINTERSEND",
    "UNICASTDBUFFPOINTERSSTART",
    "UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEA",
    "UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEB",
    "UNICASTPACKETHEADERSHIMLAYERTRANSLATION",
    "UNIMAC0_COMMAND_CONFIG",
    "UNIMAC0_FLUSH_CONTROL",
    "UNIMAC0_FRM_LENGTH",
    "UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMER",
    "UNIMAC0_GMII_EEE_WAKE_TIMER",
    "UNIMAC0_IPG_HD_BKP_CNTL",
    "UNIMAC0_MAC_0",
    "UNIMAC0_MAC_1",
    "UNIMAC0_MAC_MODE",
    "UNIMAC0_MAC_PFC_CTRL",
    "UNIMAC0_MAC_PFC_DA_0",
    "UNIMAC0_MAC_PFC_DA_1",
    "UNIMAC0_MAC_PFC_OPCODE",
    "UNIMAC0_MAC_PFC_REFRESH_CTRL",
    "UNIMAC0_MAC_PFC_TYPE",
    "UNIMAC0_MII_EEE_DELAY_ENTRY_TIMER",
    "UNIMAC0_MII_EEE_WAKE_TIMER",
    "UNIMAC0_PAUSE_CONTROL",
    "UNIMAC0_PAUSE_QUANT",
    "UNIMAC0_PFC_XOFF_TIMER",
    "UNIMAC0_RXFIFO_STAT",
    "UNIMAC0_RX_PAUSE_QUANTA_SCALE",
    "UNIMAC0_TAG_0",
    "UNIMAC0_TAG_1",
    "UNIMAC0_TS_STATUS_CNTRL",
    "UNIMAC0_TXFIFO_STAT",
    "UNIMAC0_TX_IPG_LENGTH",
    "UNIMAC0_TX_PREAMBLE",
    "UNIMAC0_TX_TS_DATA",
    "UNIMAC0_TX_TS_SEQ_ID",
    "UNIMAC0_UMAC_EEE_CTRL",
    "UNIMAC0_UMAC_EEE_REF_COUNT",
    "UNIMAC0_UMAC_REV_ID",
    "UNIMAC0_UMAC_RX_PKT_DROP_STATUS",
    "UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLD",
    "UNIMAC1_COMMAND_CONFIG",
    "UNIMAC1_FLUSH_CONTROL",
    "UNIMAC1_FRM_LENGTH",
    "UNIMAC1_GMII_EEE_DELAY_ENTRY_TIMER",
    "UNIMAC1_GMII_EEE_WAKE_TIMER",
    "UNIMAC1_IPG_HD_BKP_CNTL",
    "UNIMAC1_MAC_0",
    "UNIMAC1_MAC_1",
    "UNIMAC1_MAC_MODE",
    "UNIMAC1_MAC_PFC_CTRL",
    "UNIMAC1_MAC_PFC_DA_0",
    "UNIMAC1_MAC_PFC_DA_1",
    "UNIMAC1_MAC_PFC_OPCODE",
    "UNIMAC1_MAC_PFC_REFRESH_CTRL",
    "UNIMAC1_MAC_PFC_TYPE",
    "UNIMAC1_MII_EEE_DELAY_ENTRY_TIMER",
    "UNIMAC1_MII_EEE_WAKE_TIMER",
    "UNIMAC1_PAUSE_CONTROL",
    "UNIMAC1_PAUSE_QUANT",
    "UNIMAC1_PFC_XOFF_TIMER",
    "UNIMAC1_RXFIFO_STAT",
    "UNIMAC1_RX_PAUSE_QUANTA_SCALE",
    "UNIMAC1_TAG_0",
    "UNIMAC1_TAG_1",
    "UNIMAC1_TS_STATUS_CNTRL",
    "UNIMAC1_TXFIFO_STAT",
    "UNIMAC1_TX_IPG_LENGTH",
    "UNIMAC1_TX_PREAMBLE",
    "UNIMAC1_TX_TS_DATA",
    "UNIMAC1_TX_TS_SEQ_ID",
    "UNIMAC1_UMAC_EEE_CTRL",
    "UNIMAC1_UMAC_EEE_REF_COUNT",
    "UNIMAC1_UMAC_REV_ID",
    "UNIMAC1_UMAC_RX_PKT_DROP_STATUS",
    "UNIMAC1_UMAC_SYMMETRIC_IDLE_THRESHOLD",
    "UNIMAC_PFC_CTRL",
    "UNKNOWN_HGI_BITMAP",
    "UNKNOWN_HGI_BITMAP_64",
    "UNKNOWN_HGI_BITMAP_PARITY_CONTROL",
    "UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR",
    "UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK",
    "UNKNOWN_MCAST_BLOCK_MASK",
    "UNKNOWN_MCAST_BLOCK_MASK_64",
    "UNKNOWN_MCAST_BLOCK_MASK_HI",
    "UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL",
    "UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR",
    "UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK",
    "UNKNOWN_UCAST_BLOCK_MASK",
    "UNKNOWN_UCAST_BLOCK_MASK_64",
    "UNKNOWN_UCAST_BLOCK_MASK_HI",
    "UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL",
    "UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR",
    "UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK",
    "UNREACHABLEDESTINATION",
    "UNREACHABLEDESTINATIONDISCARDEDCELLSCOUNTER",
    "UNSCHEDULEDREJECTBUFFERTHRESHOLD",
    "UNSCHEDULEDREJECTDESCRIPTORTHRESHOLD",
    "USB2D_DEVCONFIG",
    "USB2D_DEVCTRL",
    "USB2D_DEVINTR",
    "USB2D_DEVINTRMASK",
    "USB2D_DEVSTATUS",
    "USB2D_ENDPNTINTR",
    "USB2D_ENDPNTINTRMASK",
    "USB2D_ENDPNT_IN_BUFFER_0",
    "USB2D_ENDPNT_IN_BUFFER_1",
    "USB2D_ENDPNT_IN_BUFFER_2",
    "USB2D_ENDPNT_IN_BUFFER_3",
    "USB2D_ENDPNT_IN_BUFFER_4",
    "USB2D_ENDPNT_IN_BUFFER_5",
    "USB2D_ENDPNT_IN_BUFFER_6",
    "USB2D_ENDPNT_IN_BUFFER_7",
    "USB2D_ENDPNT_IN_BUFFER_8",
    "USB2D_ENDPNT_IN_BUFFER_9",
    "USB2D_ENDPNT_IN_CTRL_0",
    "USB2D_ENDPNT_IN_CTRL_1",
    "USB2D_ENDPNT_IN_CTRL_2",
    "USB2D_ENDPNT_IN_CTRL_3",
    "USB2D_ENDPNT_IN_CTRL_4",
    "USB2D_ENDPNT_IN_CTRL_5",
    "USB2D_ENDPNT_IN_CTRL_6",
    "USB2D_ENDPNT_IN_CTRL_7",
    "USB2D_ENDPNT_IN_CTRL_8",
    "USB2D_ENDPNT_IN_CTRL_9",
    "USB2D_ENDPNT_IN_DATADESCR_0",
    "USB2D_ENDPNT_IN_DATADESCR_1",
    "USB2D_ENDPNT_IN_DATADESCR_2",
    "USB2D_ENDPNT_IN_DATADESCR_3",
    "USB2D_ENDPNT_IN_DATADESCR_4",
    "USB2D_ENDPNT_IN_DATADESCR_5",
    "USB2D_ENDPNT_IN_DATADESCR_6",
    "USB2D_ENDPNT_IN_DATADESCR_7",
    "USB2D_ENDPNT_IN_DATADESCR_8",
    "USB2D_ENDPNT_IN_DATADESCR_9",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_0",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_1",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_2",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_3",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_4",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_5",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_6",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_7",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_8",
    "USB2D_ENDPNT_IN_MAXPACKSIZE_9",
    "USB2D_ENDPNT_IN_STATUS_0",
    "USB2D_ENDPNT_IN_STATUS_1",
    "USB2D_ENDPNT_IN_STATUS_2",
    "USB2D_ENDPNT_IN_STATUS_3",
    "USB2D_ENDPNT_IN_STATUS_4",
    "USB2D_ENDPNT_IN_STATUS_5",
    "USB2D_ENDPNT_IN_STATUS_6",
    "USB2D_ENDPNT_IN_STATUS_7",
    "USB2D_ENDPNT_IN_STATUS_8",
    "USB2D_ENDPNT_IN_STATUS_9",
    "USB2D_ENDPNT_OUT_BUFSIZE_0",
    "USB2D_ENDPNT_OUT_BUFSIZE_1",
    "USB2D_ENDPNT_OUT_BUFSIZE_2",
    "USB2D_ENDPNT_OUT_BUFSIZE_3",
    "USB2D_ENDPNT_OUT_BUFSIZE_4",
    "USB2D_ENDPNT_OUT_BUFSIZE_5",
    "USB2D_ENDPNT_OUT_BUFSIZE_6",
    "USB2D_ENDPNT_OUT_BUFSIZE_7",
    "USB2D_ENDPNT_OUT_BUFSIZE_8",
    "USB2D_ENDPNT_OUT_BUFSIZE_9",
    "USB2D_ENDPNT_OUT_CTRL_0",
    "USB2D_ENDPNT_OUT_CTRL_1",
    "USB2D_ENDPNT_OUT_CTRL_2",
    "USB2D_ENDPNT_OUT_CTRL_3",
    "USB2D_ENDPNT_OUT_CTRL_4",
    "USB2D_ENDPNT_OUT_CTRL_5",
    "USB2D_ENDPNT_OUT_CTRL_6",
    "USB2D_ENDPNT_OUT_CTRL_7",
    "USB2D_ENDPNT_OUT_CTRL_8",
    "USB2D_ENDPNT_OUT_CTRL_9",
    "USB2D_ENDPNT_OUT_DATADESCR_0",
    "USB2D_ENDPNT_OUT_DATADESCR_1",
    "USB2D_ENDPNT_OUT_DATADESCR_2",
    "USB2D_ENDPNT_OUT_DATADESCR_3",
    "USB2D_ENDPNT_OUT_DATADESCR_4",
    "USB2D_ENDPNT_OUT_DATADESCR_5",
    "USB2D_ENDPNT_OUT_DATADESCR_6",
    "USB2D_ENDPNT_OUT_DATADESCR_7",
    "USB2D_ENDPNT_OUT_DATADESCR_8",
    "USB2D_ENDPNT_OUT_DATADESCR_9",
    "USB2D_ENDPNT_OUT_SETUPBUF_0",
    "USB2D_ENDPNT_OUT_SETUPBUF_1",
    "USB2D_ENDPNT_OUT_SETUPBUF_2",
    "USB2D_ENDPNT_OUT_SETUPBUF_3",
    "USB2D_ENDPNT_OUT_SETUPBUF_4",
    "USB2D_ENDPNT_OUT_SETUPBUF_5",
    "USB2D_ENDPNT_OUT_SETUPBUF_6",
    "USB2D_ENDPNT_OUT_SETUPBUF_7",
    "USB2D_ENDPNT_OUT_SETUPBUF_8",
    "USB2D_ENDPNT_OUT_SETUPBUF_9",
    "USB2D_ENDPNT_OUT_STATUS_0",
    "USB2D_ENDPNT_OUT_STATUS_1",
    "USB2D_ENDPNT_OUT_STATUS_2",
    "USB2D_ENDPNT_OUT_STATUS_3",
    "USB2D_ENDPNT_OUT_STATUS_4",
    "USB2D_ENDPNT_OUT_STATUS_5",
    "USB2D_ENDPNT_OUT_STATUS_6",
    "USB2D_ENDPNT_OUT_STATUS_7",
    "USB2D_ENDPNT_OUT_STATUS_8",
    "USB2D_ENDPNT_OUT_STATUS_9",
    "USB2D_IDM_IDM_INTERRUPT_STATUS",
    "USB2D_IDM_IDM_IO_CONTROL_DIRECT",
    "USB2D_IDM_IDM_IO_STATUS",
    "USB2D_IDM_IDM_RESET_CONTROL",
    "USB2D_IDM_IDM_RESET_STATUS",
    "USB2D_LPMCTRLSTATUS",
    "USB2D_RECPACKFRAMNO_0",
    "USB2D_RECPACKFRAMNO_1",
    "USB2D_RECPACKFRAMNO_2",
    "USB2D_RECPACKFRAMNO_3",
    "USB2D_RECPACKFRAMNO_4",
    "USB2D_RECPACKFRAMNO_5",
    "USB2D_RECPACKFRAMNO_6",
    "USB2D_RECPACKFRAMNO_7",
    "USB2D_RECPACKFRAMNO_8",
    "USB2D_RECPACKFRAMNO_9",
    "USB2D_RELEASE_NUMBER",
    "USB2D_UDC20_ENDPOINT0",
    "USB2D_UDC20_ENDPOINT1",
    "USB2D_UDC20_ENDPOINT2",
    "USB2D_UDC20_ENDPOINT3",
    "USB2D_UDC20_ENDPOINT4",
    "USB2D_UDC20_ENDPOINT5",
    "USB2D_UDC20_ENDPOINT6",
    "USB2D_UDC20_ENDPOINT7",
    "USB2D_UDC20_ENDPOINT8",
    "USB2D_UDC20_ENDPOINT9",
    "USB2_IDM_IDM_INTERRUPT_STATUS",
    "USB2_IDM_IDM_IO_CONTROL_DIRECT",
    "USB2_IDM_IDM_IO_STATUS",
    "USB2_IDM_IDM_RESET_CONTROL",
    "USB2_IDM_IDM_RESET_STATUS",
    "USBH_ASYNCLISTADDR",
    "USBH_CONFIGFLAG",
    "USBH_CTRLDSSEGMENT",
    "USBH_EHCI_STATUS",
    "USBH_FRAME_LENADJ",
    "USBH_FRINDEX",
    "USBH_GPIO_OE",
    "USBH_GPIO_SEL",
    "USBH_HCBULKCURRENTED",
    "USBH_HCBULKHEADED",
    "USBH_HCCAPBASE",
    "USBH_HCCOMMANDSTATUS",
    "USBH_HCCONTOLCURRENTED",
    "USBH_HCCONTROL",
    "USBH_HCCONTROLHEADED",
    "USBH_HCCPARAMS",
    "USBH_HCDONEHEAD",
    "USBH_HCFMINTERVAL",
    "USBH_HCFMNUMBER",
    "USBH_HCFMREMAINING",
    "USBH_HCHCCA",
    "USBH_HCINTERRUPTDISABLE",
    "USBH_HCINTERRUPTENABLE",
    "USBH_HCINTERRUPTSTATUS",
    "USBH_HCLSTHRESHOLD",
    "USBH_HCPERIODCURRENTED",
    "USBH_HCPERIODICSTART",
    "USBH_HCREVISION",
    "USBH_HCRHDESCRIPTORA",
    "USBH_HCRHDESCRIPTORB",
    "USBH_HCRHPORT00",
    "USBH_HCRHPORT01",
    "USBH_HCRHSTATUS",
    "USBH_HCSPARAMS",
    "USBH_MDIO_CTRL",
    "USBH_MDIO_RDDAT",
    "USBH_PERIODICLISTBASE",
    "USBH_PHY_CTRL_P0",
    "USBH_PHY_CTRL_P1",
    "USBH_PORTSC_0",
    "USBH_PORTSC_1",
    "USBH_SB_ADDRHI",
    "USBH_SHIM_CTRL",
    "USBH_SHIM_MASTER_STATUS",
    "USBH_SHIM_SLAVE_STATUS",
    "USBH_TP_CTL",
    "USBH_TP_OUTP0",
    "USBH_TP_OUTP1",
    "USBH_USBCMD",
    "USBH_USBINTR",
    "USBH_USBSTS",
    "USBH_UTMI_P0CTL",
    "USBH_UTMI_P1CTL",
    "USCHTHDP0_0",
    "USCHTHDP0_1",
    "USCHTHDP0_2",
    "USCHTHDP0_3",
    "USCHTHDP1_0",
    "USCHTHDP1_1",
    "USCHTHDP1_2",
    "USCHTHDP1_3",
    "USCHTHDP2_0",
    "USCHTHDP2_1",
    "USCHTHDP2_2",
    "USCHTHDP2_3",
    "USCHTHDP3_0",
    "USCHTHDP3_1",
    "USCHTHDP3_2",
    "USCHTHDP3_3",
    "USCLTHDP0_0",
    "USCLTHDP0_1",
    "USCLTHDP0_2",
    "USCLTHDP0_3",
    "USCLTHDP1_0",
    "USCLTHDP1_1",
    "USCLTHDP1_2",
    "USCLTHDP1_3",
    "USCLTHDP2_0",
    "USCLTHDP2_1",
    "USCLTHDP2_2",
    "USCLTHDP2_3",
    "USCLTHDP3_0",
    "USCLTHDP3_1",
    "USCLTHDP3_2",
    "USCLTHDP3_3",
    "USER_TRUNK_HASH_SELECT",
    "USE_SP_SHARED",
    "VERSIONREGISTER",
    "VFI_1_PARITY_CONTROL",
    "VFI_1_PARITY_STATUS_INTR",
    "VFI_1_PARITY_STATUS_NACK",
    "VFI_PARITY_CONTROL",
    "VFI_PARITY_STATUS_INTR",
    "VFI_PARITY_STATUS_NACK",
    "VFI_PDA_CONTROL",
    "VFP_CAM_BIST_CONFIG",
    "VFP_CAM_BIST_CONTROL",
    "VFP_CAM_BIST_DBG_DATA",
    "VFP_CAM_BIST_S10_STATUS",
    "VFP_CAM_BIST_S12_STATUS",
    "VFP_CAM_BIST_S14_STATUS",
    "VFP_CAM_BIST_S15_STATUS",
    "VFP_CAM_BIST_S2_STATUS",
    "VFP_CAM_BIST_S3_STATUS",
    "VFP_CAM_BIST_S5_STATUS",
    "VFP_CAM_BIST_S6_STATUS",
    "VFP_CAM_BIST_S8_STATUS",
    "VFP_CAM_BIST_STATUS",
    "VFP_CAM_CONTROL_3_THRU_0",
    "VFP_CAM_CONTROL_SLICE_3_0",
    "VFP_CAM_CONTROL_TM_7_THRU_0",
    "VFP_CAM_DEBUG_DATA_0",
    "VFP_CAM_DEBUG_DATA_1",
    "VFP_CAM_DEBUG_DATA_2",
    "VFP_CAM_DEBUG_DATA_3",
    "VFP_CAM_DEBUG_DATA_4",
    "VFP_CAM_DEBUG_DATA_5",
    "VFP_CAM_DEBUG_GLOBAL_MASK",
    "VFP_CAM_DEBUG_SEND",
    "VFP_KEY_CONTROL",
    "VFP_KEY_CONTROL_1",
    "VFP_KEY_CONTROL_2",
    "VFP_POLICY_PARITY_CONTROL",
    "VFP_POLICY_PARITY_STATUS_INTR",
    "VFP_POLICY_PARITY_STATUS_NACK",
    "VFP_POLICY_TABLE_PARITY_CONTROL",
    "VFP_POLICY_TABLE_PARITY_STATUS",
    "VFP_POLICY_TABLE_PDA",
    "VFP_POLICY_TABLE_RAM_CONTROL",
    "VFP_SLICE_CONTROL",
    "VFP_SLICE_MAP",
    "VFP_TCAM_BLKSEL",
    "VLAN_COS_MAP_PARITY_CONTROL",
    "VLAN_COS_MAP_PARITY_STATUS_INTR",
    "VLAN_COS_MAP_PARITY_STATUS_NACK",
    "VLAN_CTRL",
    "VLAN_DBGCTRL",
    "VLAN_DEFAULT_PBM",
    "VLAN_ECC_STATUS",
    "VLAN_ING_PRI_CNG_MAP_DBGCTRL",
    "VLAN_MAC_AUX_HASH_CONTROL",
    "VLAN_MAC_DBGCTRL",
    "VLAN_MAC_OR_XLATE_PARITY_CONTROL",
    "VLAN_MAC_OR_XLATE_PARITY_STATUS",
    "VLAN_MEMORY_DBGCTRL",
    "VLAN_MPLS_PARITY_CONTROL",
    "VLAN_MPLS_PARITY_STATUS_INTR",
    "VLAN_MPLS_PARITY_STATUS_NACK",
    "VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROL",
    "VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTR",
    "VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACK",
    "VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROL",
    "VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTR",
    "VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACK",
    "VLAN_PARITY_CONTROL",
    "VLAN_PARITY_STATUS",
    "VLAN_PARITY_STATUS_INTR",
    "VLAN_PARITY_STATUS_NACK",
    "VLAN_PROFILE_2_ECC_STATUS",
    "VLAN_PROFILE_2_PARITY_CONTROL",
    "VLAN_PROFILE_2_PARITY_STATUS_INTR",
    "VLAN_PROFILE_2_PARITY_STATUS_NACK",
    "VLAN_PROTOCOL_DATA_DBGCTRL",
    "VLAN_PROTOCOL_DATA_PARITY_CONTROL",
    "VLAN_PROTOCOL_DATA_PARITY_STATUS",
    "VLAN_PROT_PARITY_CONTROL",
    "VLAN_PROT_PARITY_STATUS_INTR",
    "VLAN_PROT_PARITY_STATUS_NACK",
    "VLAN_RANGE_PARITY_CONTROL",
    "VLAN_RANGE_PARITY_STATUS_INTR",
    "VLAN_RANGE_PARITY_STATUS_NACK",
    "VLAN_STACKING_MODE",
    "VLAN_STG_ADDR_MASK",
    "VLAN_STG_DBGCTRL",
    "VLAN_STG_ECC_STATUS",
    "VLAN_STG_PARITY_CONTROL",
    "VLAN_STG_PARITY_STATUS",
    "VLAN_STG_PARITY_STATUS_INTR",
    "VLAN_STG_PARITY_STATUS_NACK",
    "VLAN_SUBNET_CAM_BIST_CONFIG",
    "VLAN_SUBNET_CAM_BIST_CONTROL",
    "VLAN_SUBNET_CAM_BIST_DBG_DATA",
    "VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALID",
    "VLAN_SUBNET_CAM_BIST_DEBUG_SEND",
    "VLAN_SUBNET_CAM_BIST_S10_STATUS",
    "VLAN_SUBNET_CAM_BIST_S2_STATUS",
    "VLAN_SUBNET_CAM_BIST_S3_STATUS",
    "VLAN_SUBNET_CAM_BIST_S5_STATUS",
    "VLAN_SUBNET_CAM_BIST_S6_STATUS",
    "VLAN_SUBNET_CAM_BIST_S8_STATUS",
    "VLAN_SUBNET_CAM_BIST_STATUS",
    "VLAN_SUBNET_CAM_CONTROL",
    "VLAN_SUBNET_CAM_DBGCTRL",
    "VLAN_SUBNET_DATA_DBGCTRL",
    "VLAN_SUBNET_DATA_PARITY_CONTROL",
    "VLAN_SUBNET_DATA_PARITY_STATUS",
    "VLAN_SUBNET_PARITY_CONTROL",
    "VLAN_SUBNET_PARITY_STATUS_INTR",
    "VLAN_SUBNET_PARITY_STATUS_NACK",
    "VLAN_TAG_ACTION_PROFILE_DBGCTRL",
    "VLAN_XLATE_CAM_BIST_CONFIG",
    "VLAN_XLATE_CAM_BIST_CONTROL",
    "VLAN_XLATE_CAM_BIST_DBG_DATA",
    "VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALID",
    "VLAN_XLATE_CAM_BIST_DEBUG_SEND",
    "VLAN_XLATE_CAM_BIST_S10_STATUS",
    "VLAN_XLATE_CAM_BIST_S2_STATUS",
    "VLAN_XLATE_CAM_BIST_S3_STATUS",
    "VLAN_XLATE_CAM_BIST_S5_STATUS",
    "VLAN_XLATE_CAM_BIST_S6_STATUS",
    "VLAN_XLATE_CAM_BIST_S8_STATUS",
    "VLAN_XLATE_CAM_BIST_STATUS",
    "VLAN_XLATE_CAM_CONTROL",
    "VLAN_XLATE_CAM_DBGCTRL",
    "VLAN_XLATE_DATA_DBGCTRL",
    "VLAN_XLATE_DATA_DBGCTRL_0",
    "VLAN_XLATE_DATA_DBGCTRL_1",
    "VLAN_XLATE_DATA_DBGCTRL_2",
    "VLAN_XLATE_DATA_DBGCTRL_3",
    "VLAN_XLATE_DATA_DBGCTRL_4",
    "VLAN_XLATE_DATA_DBGCTRL_5",
    "VLAN_XLATE_DATA_DBGCTRL_6",
    "VLAN_XLATE_DATA_DBGCTRL_7",
    "VLAN_XLATE_DBGCTRL",
    "VLAN_XLATE_DBGCTRL_0",
    "VLAN_XLATE_DBGCTRL_1",
    "VLAN_XLATE_DEBUG_DATA_0",
    "VLAN_XLATE_DEBUG_DATA_1",
    "VLAN_XLATE_HASH_CONTROL",
    "VLAN_XLATE_LP_DATA_DBGCTRL_0",
    "VLAN_XLATE_LP_DATA_DBGCTRL_1",
    "VLAN_XLATE_LP_DATA_DBGCTRL_2",
    "VLAN_XLATE_PARITY_CONTROL",
    "VLAN_XLATE_PARITY_STATUS",
    "VLAN_XLATE_PARITY_STATUS_0",
    "VLAN_XLATE_PARITY_STATUS_1",
    "VLAN_XLATE_PARITY_STATUS_INTR_0",
    "VLAN_XLATE_PARITY_STATUS_INTR_1",
    "VLAN_XLATE_PARITY_STATUS_NACK_0",
    "VLAN_XLATE_PARITY_STATUS_NACK_1",
    "VOQFC_CNT",
    "VOQFC_MSG_PORT_SEL0",
    "VOQFC_MSG_PORT_SEL1",
    "VOQFC_MSG_PORT_SEL2",
    "VOQFC_MSG_PORT_SEL3",
    "VOQFC_MSG_PORT_SEL4",
    "VOQFC_MSG_PORT_SEL5",
    "VOQFC_MSG_PORT_SEL6",
    "VOQFC_MSG_PORT_SEL7",
    "VOQFC_STATE_MERGE_GRP0",
    "VOQFC_STATE_MERGE_GRP1",
    "VOQFC_STATE_MERGE_GRP2",
    "VOQFC_STATE_MERGE_GRP3",
    "VOQFC_STATE_MERGE_GRP4",
    "VOQFC_STATE_MERGE_GRP5",
    "VOQFC_STATE_MERGE_GRP6",
    "VOQFC_STATE_MERGE_GRP7",
    "VOQFC_STATE_PORT0_64",
    "VOQFC_STATE_PORT1_64",
    "VOQFC_STATE_PORT2_64",
    "VOQFC_STATE_PORT3_64",
    "VOQFC_STATE_PORT4_64",
    "VOQFC_STATE_PORT5_64",
    "VOQFC_STATE_PORT6_64",
    "VOQFC_STATE_PORT7_64",
    "VOQ_COS_MAP_PARITY_CONTROL",
    "VOQ_COS_MAP_PARITY_STATUS_INTR",
    "VOQ_COS_MAP_PARITY_STATUS_NACK",
    "VOQ_WRED_AVG_QSIZE",
    "VP_CAM_DBGCTRL",
    "VP_RAM_CONTROL_0",
    "VP_RAM_CONTROL_1",
    "VP_RAM_CONTROL_2",
    "VP_SER_CONTROL",
    "VRF_MASK",
    "VRF_PARITY_CONTROL",
    "VRF_PARITY_STATUS_INTR",
    "VRF_PARITY_STATUS_NACK",
    "VRF_PDA_CONTROL",
    "VRIDMYMACCONFIG",
    "VSDSHAREDBFID",
    "VSIVALUES0",
    "VSIVALUES1",
    "VSQDEQUEUEPACKETCOUNTER",
    "VSQENQUEUEPACKETCOUNTER",
    "VSQMAXIMUMOCCUPANCY0",
    "VSQMAXIMUMOCCUPANCY1",
    "VSQPROGRAMMABLECOUNTERSELECT",
    "VSQTCTHRESHOLD",
    "VTTGENERALCONFIGS",
    "VTTILLEGALRANGELABEL",
    "VTTPROGRAMENCOUNTERED",
    "VTTTRAPENCOUNTERED1",
    "VTTTRAPENCOUNTERED2",
    "VTTTRAPSTRENGTHS0",
    "VTTTRAPSTRENGTHS1",
    "VTTTRAPSTRENGTHS2",
    "VTTTRAPSTRENGTHS3",
    "VTTTRAPSTRENGTHS4",
    "VTTTRAPSTRENGTHS5",
    "VTTTRAPSTRENGTHS6",
    "VTTTRAPSTRENGTHS7",
    "VTTTRAPSTRENGTHS8",
    "VTTTRAPSTRENGTHS9",
    "VTTTRAPSTRENGTHS10",
    "VTTTRAPSTRENGTHS11",
    "VXLAN_CONTROL",
    "VXLAN_DEFAULT_NETWORK_SVP",
    "VXLT_DEBUG_CONTROL_0",
    "VXLT_DEBUG_CONTROL_1",
    "VXLT_DEBUG_EVENT",
    "VXLT_DEBUG_EVENT_MASK",
    "VXLT_DEBUG_STATUS",
    "VXLT_DEBUG_STATUS_XLATE_0_A",
    "VXLT_DEBUG_STATUS_XLATE_0_B",
    "VXLT_DEBUG_STATUS_XLATE_1_A",
    "VXLT_DEBUG_STATUS_XLATE_1_B",
    "VXLT_PROTOCOL_INIT_DATA_DBGCTRL",
    "VXLT_RAM_CONTROL_DBGCTRL",
    "VXLT_SUBNET_DATA_RAM_DBGCTRL",
    "VXLT_SUBNET_ECC_RAM_DBGCTRL",
    "VXLT_XLATE_INIT_DATA_0_DBGCTRL",
    "VXLT_XLATE_INIT_DATA_1_DBGCTRL",
    "WAMUCELLCNTPG",
    "WAMUDROPCNT2BERR",
    "WAMUDROPCNTAGING",
    "WAMUDROPCNTGLBTHDIPKT",
    "WAMUDROPCNTLEN",
    "WAMUDROPCNTLENBYTE",
    "WAMUDROPCNTLRU",
    "WAMUDROPCNTNOLRU",
    "WAMUDROPCNTNOLRUBYTE",
    "WAMUDROPCNTTHD",
    "WAMUDROPCNTTHDBYTE",
    "WAMUDROPCNTTHDIBYTE",
    "WAMUDROPCNTTHDIPKT",
    "WAMUDROPCNTTHDOBYTE",
    "WAMUDROPCNTTHDOPKT",
    "WAMUDROPCNTTYPE",
    "WAMULINKMEMDEBUG",
    "WAMUMEMDEBUG",
    "WAMUMINLMTPG",
    "WAMUMINLMTPKTQ",
    "WAMUNONFRAGMCNT",
    "WAMUPARITYERRADR",
    "WAMUPKTCNTPG",
    "WAMUPKTCNTQ",
    "WAMUREASMBCNT",
    "WAMURSTOFFSETCELLPG",
    "WAMURSTOFFSETPKTPG",
    "WAMURSTOFFSETPKTQ",
    "WAMUSHRLMTCELLPG",
    "WAMUSHRLMTPKTPG",
    "WAMUSHRLMTPKTQ",
    "WAMUSTATUS",
    "WAMUTBFRAGMCNT",
    "WAMUTHDBYPASS",
    "WAMUTHDDROPST",
    "WAMUTOTALSHRLMTING",
    "WAMUTOTALSHRLMTPKTEGR",
    "WAMU_PG_FIRST_FRAGMENT_DROP_OFFSET",
    "WAMU_PG_MIN_CELL",
    "WAMU_PG_MIN_COUNT_CELL",
    "WAMU_PG_RESET_FLOOR_CELL",
    "WAMU_PG_RESET_OFFSET_CELL",
    "WAMU_PG_RESUME_LIMIT",
    "WAMU_PG_SHARED_COUNT_CELL",
    "WAMU_PG_SHARED_LIMIT_CELL",
    "WAMU_PG_XOFF_STATE",
    "WAMU_POOL_SELECT",
    "WAMU_PORT_SHARED_COUNT_CELL",
    "WAMU_PRI_GRP",
    "WAMU_TOTAL_COUNT_CELL",
    "WCL_CTL",
    "WCL_CUR_STS",
    "WCL_INTR_CLEAR",
    "WCL_INTR_ENABLE",
    "WCL_INTR_STS",
    "WCL_RX_LOST_LOCK_COUNT",
    "WDRRCOUNT",
    "WDT0_WDOGCONTROL",
    "WDT0_WDOGINTCLR",
    "WDT0_WDOGITCR",
    "WDT0_WDOGITOP",
    "WDT0_WDOGLOAD",
    "WDT0_WDOGLOCK",
    "WDT0_WDOGMIS",
    "WDT0_WDOGPCELLID0",
    "WDT0_WDOGPCELLID1",
    "WDT0_WDOGPCELLID2",
    "WDT0_WDOGPCELLID3",
    "WDT0_WDOGPERIPHID0",
    "WDT0_WDOGPERIPHID1",
    "WDT0_WDOGPERIPHID2",
    "WDT0_WDOGPERIPHID3",
    "WDT0_WDOGRIS",
    "WDT0_WDOGVALUE",
    "WDT1_WDOGCONTROL",
    "WDT1_WDOGINTCLR",
    "WDT1_WDOGITCR",
    "WDT1_WDOGITOP",
    "WDT1_WDOGLOAD",
    "WDT1_WDOGLOCK",
    "WDT1_WDOGMIS",
    "WDT1_WDOGPCELLID0",
    "WDT1_WDOGPCELLID1",
    "WDT1_WDOGPCELLID2",
    "WDT1_WDOGPCELLID3",
    "WDT1_WDOGPERIPHID0",
    "WDT1_WDOGPERIPHID1",
    "WDT1_WDOGPERIPHID2",
    "WDT1_WDOGPERIPHID3",
    "WDT1_WDOGRIS",
    "WDT1_WDOGVALUE",
    "WDT_0_RESET_MASK",
    "WDT_1_RESET_MASK",
    "WERRCOUNT",
    "WFQWEIGHT0",
    "WFQWEIGHT1",
    "WLAN_DECAP_NLF_MTU_CHECK",
    "WLAN_ENCAP_NLF_MTU_CHECK",
    "WLAN_SVP_ECC_CONTROL",
    "WLAN_SVP_ECC_STATUS_INTR",
    "WLAN_SVP_ECC_STATUS_NACK",
    "WL_DROP_POLICY",
    "WL_PORT_COUNT_CELL",
    "WL_PORT_COUNT_PACKET",
    "WL_PORT_SHARED_COUNT_CELL",
    "WL_PORT_SHARED_COUNT_PACKET",
    "WL_PORT_SHARED_LIMIT_CELL",
    "WL_PORT_SHARED_LIMIT_PACKET",
    "WORDFIFOSTATUS",
    "WORDFIFOTHRESHOLDS",
    "WREDAVGQSIZE_CELL",
    "WREDAVGQSIZE_PACKET",
    "WREDCONFIG_CELL",
    "WREDCONFIG_ECCP",
    "WREDCONFIG_PACKET",
    "WREDMEMDEBUG_AVG_QSIZE",
    "WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TM",
    "WREDMEMDEBUG_AVG_QSIZE_Y_PIPE_TM",
    "WREDMEMDEBUG_CFG_CELL",
    "WREDMEMDEBUG_CFG_PACKET",
    "WREDMEMDEBUG_CONFIG",
    "WREDMEMDEBUG_CONFIG_X_PIPE_TM",
    "WREDMEMDEBUG_CONFIG_Y_PIPE_TM",
    "WREDMEMDEBUG_DROP_CURVE_PROFILE_TM",
    "WREDMEMDEBUG_DROP_THD_UC_DEQ0",
    "WREDMEMDEBUG_DROP_THD_UC_DEQ1",
    "WREDMEMDEBUG_DROP_THD_UC_ENQ0",
    "WREDMEMDEBUG_DROP_THD_UC_ENQ1",
    "WREDMEMDEBUG_OPN_AVG_QSIZE",
    "WREDMEMDEBUG_OPN_CONFIG",
    "WREDMEMDEBUG_OPN_DROP_THD_DEQ",
    "WREDMEMDEBUG_OPN_DROP_THD_ENQ",
    "WREDMEMDEBUG_PORT_SP_DROP_THD",
    "WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TM",
    "WREDMEMDEBUG_PORT_SP_DROP_THD_Y_PIPE_TM",
    "WREDMEMDEBUG_PORT_SP_SHARED_COUNT",
    "WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TM",
    "WREDMEMDEBUG_PORT_SP_SHARED_COUNT_Y_PIPE_TM",
    "WREDMEMDEBUG_PROFILE",
    "WREDMEMDEBUG_QGROUP_DROP_THD",
    "WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TM",
    "WREDMEMDEBUG_QGROUP_DROP_THD_Y_PIPE_TM",
    "WREDMEMDEBUG_QGROUP_SHARED_COUNT",
    "WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TM",
    "WREDMEMDEBUG_QGROUP_SHARED_COUNT_Y_PIPE_TM",
    "WREDMEMDEBUG_QUEUE_AVG_QSIZE",
    "WREDMEMDEBUG_QUEUE_CONFIG",
    "WREDMEMDEBUG_QUEUE_DROP_THD_DEQ",
    "WREDMEMDEBUG_QUEUE_DROP_THD_ENQ",
    "WREDMEMDEBUG_QUEUE_OPN_MAP",
    "WREDMEMDEBUG_THD_0_CELL",
    "WREDMEMDEBUG_THD_0_PACKET",
    "WREDMEMDEBUG_THD_1_CELL",
    "WREDMEMDEBUG_THD_1_PACKET",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TM",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_1_TM",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_0_TM",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1_TM",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TM",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1_TM",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0_TM",
    "WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1_TM",
    "WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT",
    "WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TM",
    "WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_Y_PIPE_TM",
    "WREDPARAM_CELL",
    "WREDPARAM_END_CELL",
    "WREDPARAM_NONTCP_CELL",
    "WREDPARAM_NONTCP_PACKET",
    "WREDPARAM_PACKET",
    "WREDPARAM_PRI0_END_CELL",
    "WREDPARAM_PRI0_START_CELL",
    "WREDPARAM_RED_CELL",
    "WREDPARAM_RED_END_CELL",
    "WREDPARAM_RED_PACKET",
    "WREDPARAM_RED_START_CELL",
    "WREDPARAM_START_CELL",
    "WREDPARAM_YELLOW_CELL",
    "WREDPARAM_YELLOW_END_CELL",
    "WREDPARAM_YELLOW_PACKET",
    "WREDPARAM_YELLOW_START_CELL",
    "WRED_AVG_QSIZE",
    "WRED_CONFIG",
    "WRED_DEBUG_ENQ_DROP_GLOBAL",
    "WRED_DEBUG_ENQ_DROP_PORT",
    "WRED_MISCCONFIG",
    "WRED_PARITY_ERROR_BITMAP",
    "WRED_PARITY_ERROR_INFO",
    "WRED_PARITY_ERROR_INFO_2BIT",
    "WRED_PARITY_ERROR_MASK",
    "WRED_PARITY_ERROR_POINTER",
    "WRED_PROFILE0_PARITY_ERROR_POINTER",
    "WRED_PROFILE1_PARITY_ERROR_POINTER",
    "WRED_PROFILE2_PARITY_ERROR_POINTER",
    "WRED_PROFILE3_PARITY_ERROR_POINTER",
    "WRED_PROFILE4_PARITY_ERROR_POINTER",
    "WRED_PROFILE5_PARITY_ERROR_POINTER",
    "WRED_PROFILE_PARITY_ERROR_BITMAP",
    "WRED_PROFILE_PARITY_ERROR_MASK",
    "WRED_REFRESH_CONTROL",
    "WRED_THD_0_ECCP",
    "WRED_THD_1_ECCP",
    "WRITEREADRATES",
    "WRRWEIGHTS",
    "WRRWEIGHT_COS",
    "XAUI_CONFIG",
    "XBOD_OVRFLW",
    "XCON_CCM_DEFECT_STATUS",
    "XGPORT_EXTRA_XGXS_NEWCTL_REG",
    "XGPORT_EXTRA_XGXS_NEWSTATUS0_REG",
    "XGPORT_EXTRA_XGXS_NEWSTATUS1_REG",
    "XGPORT_EXTRA_XGXS_NEWSTATUS2_REG",
    "XGPORT_EXTRA_XGXS_NEWSTATUS3_REG",
    "XGPORT_MODE_REG",
    "XGPORT_SERDES_CTL",
    "XGPORT_XGXS_CTRL",
    "XGPORT_XGXS_NEWCTL_REG",
    "XGPORT_XGXS_NEWSTATUS0_REG",
    "XGPORT_XGXS_NEWSTATUS1_REG",
    "XGPORT_XGXS_NEWSTATUS2_REG",
    "XGPORT_XGXS_NEWSTATUS3_REG",
    "XGPORT_XGXS_STAT",
    "XHOL_D0",
    "XHOL_D1",
    "XHOL_D2",
    "XHOL_D3",
    "XHOL_MH0",
    "XHOL_MH1",
    "XHOL_MH2",
    "XHOL_MH3",
    "XHOL_RX_MH_DATA0",
    "XHOL_RX_MH_DATA1",
    "XHOL_RX_MH_DATA2",
    "XHOL_RX_MH_DATA3",
    "XHOL_RX_MH_MASK0",
    "XHOL_RX_MH_MASK1",
    "XHOL_RX_MH_MASK2",
    "XHOL_RX_MH_MASK3",
    "XHOL_RX_MODID_DATA",
    "XHOL_RX_MODID_MODE",
    "XHOL_RX_PKT_DATA0",
    "XHOL_RX_PKT_DATA1",
    "XHOL_RX_PKT_DATA2",
    "XHOL_RX_PKT_DATA3",
    "XHOL_RX_PKT_MASK0",
    "XHOL_RX_PKT_MASK1",
    "XHOL_RX_PKT_MASK2",
    "XHOL_RX_PKT_MASK3",
    "XIBP_D0",
    "XIBP_D1",
    "XIBP_D2",
    "XIBP_D3",
    "XIBP_MH0",
    "XIBP_MH1",
    "XIBP_MH2",
    "XIBP_MH3",
    "XLMAC_CLEAR_FIFO_STATUS",
    "XLMAC_CLEAR_RX_LSS_STATUS",
    "XLMAC_CTRL",
    "XLMAC_E2ECC_DATA_HDR_0",
    "XLMAC_E2ECC_DATA_HDR_1",
    "XLMAC_E2ECC_MODULE_HDR_0",
    "XLMAC_E2ECC_MODULE_HDR_1",
    "XLMAC_E2EFC_DATA_HDR_0",
    "XLMAC_E2EFC_DATA_HDR_1",
    "XLMAC_E2EFC_MODULE_HDR_0",
    "XLMAC_E2EFC_MODULE_HDR_1",
    "XLMAC_E2E_CTRL",
    "XLMAC_EEE_1_SEC_LINK_STATUS_TIMER",
    "XLMAC_EEE_CTRL",
    "XLMAC_EEE_TIMERS",
    "XLMAC_FIFO_STATUS",
    "XLMAC_GMII_EEE_CTRL",
    "XLMAC_HIGIG_HDR_0",
    "XLMAC_HIGIG_HDR_1",
    "XLMAC_LAG_FAILOVER_STATUS",
    "XLMAC_LLFC_CTRL",
    "XLMAC_MACSEC_CTRL",
    "XLMAC_MODE",
    "XLMAC_PAUSE_CTRL",
    "XLMAC_PFC_CTRL",
    "XLMAC_PFC_DA",
    "XLMAC_PFC_OPCODE",
    "XLMAC_PFC_TYPE",
    "XLMAC_RX_CTRL",
    "XLMAC_RX_LLFC_MSG_FIELDS",
    "XLMAC_RX_LSS_CTRL",
    "XLMAC_RX_LSS_STATUS",
    "XLMAC_RX_MAC_SA",
    "XLMAC_RX_MAX_SIZE",
    "XLMAC_RX_VLAN_TAG",
    "XLMAC_SPARE0",
    "XLMAC_SPARE1",
    "XLMAC_TIMESTAMP_ADJUST",
    "XLMAC_TXFIFO_CELL_CNT",
    "XLMAC_TXFIFO_CELL_REQ_CNT",
    "XLMAC_TX_CTRL",
    "XLMAC_TX_LLFC_MSG_FIELDS",
    "XLMAC_TX_MAC_SA",
    "XLMAC_TX_TIMESTAMP_FIFO_DATA",
    "XLMAC_TX_TIMESTAMP_FIFO_STATUS",
    "XLMAC_VERSION_ID",
    "XLPORT_BOD_OVERFLOW_ERROR",
    "XLPORT_BOD_XLP0_ECC_STATUS",
    "XLPORT_CNTMAXSIZE",
    "XLPORT_CONFIG",
    "XLPORT_ECC_CONTROL",
    "XLPORT_EEE_CLOCK_GATE",
    "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER",
    "XLPORT_EEE_COUNTER_MODE",
    "XLPORT_EEE_DURATION_TIMER_PULSE",
    "XLPORT_ENABLE_REG",
    "XLPORT_FAULT_LINK_STATUS",
    "XLPORT_FORCE_DOUBLE_BIT_ERROR",
    "XLPORT_FORCE_SINGLE_BIT_ERROR",
    "XLPORT_INTR_ENABLE",
    "XLPORT_INTR_STATUS",
    "XLPORT_LAG_FAILOVER_CONFIG",
    "XLPORT_LED_CHAIN_CONFIG",
    "XLPORT_LINKSTATUS_DOWN",
    "XLPORT_LINKSTATUS_DOWN_CLEAR",
    "XLPORT_MAC_CONTROL",
    "XLPORT_MAC_RSV_MASK",
    "XLPORT_MEMORY_CONTROL0",
    "XLPORT_MEMORY_CONTROL1",
    "XLPORT_MEMORY_CONTROL2",
    "XLPORT_MIB_RESET",
    "XLPORT_MIB_RSC0_ECC_STATUS",
    "XLPORT_MIB_RSC1_ECC_STATUS",
    "XLPORT_MIB_RSC_MEM0_ECC_STATUS",
    "XLPORT_MIB_RSC_MEM1_ECC_STATUS",
    "XLPORT_MIB_RSC_MEM2_ECC_STATUS",
    "XLPORT_MIB_RSC_MEM3_ECC_STATUS",
    "XLPORT_MIB_RSC_MEM4_ECC_STATUS",
    "XLPORT_MIB_TSC0_ECC_STATUS",
    "XLPORT_MIB_TSC1_ECC_STATUS",
    "XLPORT_MIB_TSC_MEM0_ECC_STATUS",
    "XLPORT_MIB_TSC_MEM1_ECC_STATUS",
    "XLPORT_MIB_TSC_MEM2_ECC_STATUS",
    "XLPORT_MIB_TSC_MEM3_ECC_STATUS",
    "XLPORT_MODE_REG",
    "XLPORT_PORT_ENABLE",
    "XLPORT_POWER_SAVE",
    "XLPORT_SGNDET_EARLYCRS",
    "XLPORT_SOFT_RESET",
    "XLPORT_SPARE0_REG",
    "XLPORT_SW_FLOW_CONTROL",
    "XLPORT_TM_CONTROL",
    "XLPORT_TSC_PLL_LOCK_STATUS",
    "XLPORT_TS_TIMER_31_0_REG",
    "XLPORT_TS_TIMER_47_32_REG",
    "XLPORT_TXFIFO0_ECC_STATUS",
    "XLPORT_TXFIFO1_ECC_STATUS",
    "XLPORT_TXFIFO2_ECC_STATUS",
    "XLPORT_TXFIFO3_ECC_STATUS",
    "XLPORT_TXFIFO_CTRL",
    "XLPORT_TXFIFO_MEM_ECC_STATUS",
    "XLPORT_TXFIFO_OVERFLOW",
    "XLPORT_WC_UCMEM_CTRL",
    "XLPORT_XGXS0_CTRL_REG",
    "XLPORT_XGXS0_LN0_STATUS0_REG",
    "XLPORT_XGXS0_LN1_STATUS0_REG",
    "XLPORT_XGXS0_LN2_STATUS0_REG",
    "XLPORT_XGXS0_LN3_STATUS0_REG",
    "XLPORT_XGXS0_STATUS0_REG",
    "XLPORT_XGXS0_STATUS1_REG",
    "XLPORT_XGXS1_STATUS0_REG",
    "XLPORT_XGXS1_STATUS1_REG",
    "XLPORT_XGXS2_STATUS0_REG",
    "XLPORT_XGXS2_STATUS1_REG",
    "XLPORT_XGXS3_STATUS0_REG",
    "XLPORT_XGXS3_STATUS1_REG",
    "XLPORT_XGXS_COUNTER_MODE",
    "XLPORT_XGXS_CTRL_REG",
    "XLPORT_XGXS_STATUS_GEN_REG",
    "XLPORT_XMAC_CONTROL",
    "XLP_EEE_COUNTER_MODE",
    "XLP_REG_060200",
    "XLP_REG_060300",
    "XLP_REG_061500",
    "XLP_REG_062000",
    "XLP_REG_062200",
    "XLP_REG_062500",
    "XLP_REG_061E00",
    "XLP_REG_061F00",
    "XLP_TO_MMU_BKP_STATUS",
    "XLP_TXFIFO_CELL_CNT",
    "XLP_TXFIFO_CELL_REQ_CNT",
    "XLP_TXFIFO_OVRFLW",
    "XLP_TXFIFO_PKT_DROP_CTL",
    "XLP_XMAC_CLEAR_FIFO_STATUS",
    "XLP_XMAC_CLEAR_RX_LSS_STATUS",
    "XLP_XMAC_CTRL",
    "XLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMER",
    "XLP_XMAC_EEE_CTRL",
    "XLP_XMAC_EEE_TIMERS",
    "XLP_XMAC_FIFO_STATUS",
    "XLP_XMAC_GMII_EEE_CTRL",
    "XLP_XMAC_LH_HDR_3",
    "XLP_XMAC_LLFC_CTRL",
    "XLP_XMAC_MODE",
    "XLP_XMAC_OSTS_TIMESTAMP_ADJUST",
    "XLP_XMAC_PAUSE_CTRL",
    "XLP_XMAC_PFC_CTRL",
    "XLP_XMAC_PFC_DA",
    "XLP_XMAC_PFC_OPCODE",
    "XLP_XMAC_PFC_TYPE",
    "XLP_XMAC_RX_CTRL",
    "XLP_XMAC_RX_LLFC_MSG_FIELDS",
    "XLP_XMAC_RX_LSS_CTRL",
    "XLP_XMAC_RX_LSS_STATUS",
    "XLP_XMAC_RX_MAC_SA",
    "XLP_XMAC_RX_MAX_SIZE",
    "XLP_XMAC_RX_VLAN_TAG",
    "XLP_XMAC_TX_CTRL",
    "XLP_XMAC_TX_FIFO_CREDITS",
    "XLP_XMAC_TX_LLFC_MSG_FIELDS",
    "XLP_XMAC_TX_MAC_SA",
    "XLP_XMAC_TX_TIMESTAMP_FIFO_DATA",
    "XLP_XMAC_TX_TIMESTAMP_FIFO_STATUS",
    "XLP_XMAC_VERSION_ID",
    "XMAC_CLEAR_FIFO_STATUS",
    "XMAC_CLEAR_RX_LSS_STATUS",
    "XMAC_CTRL",
    "XMAC_EEE_1_SEC_LINK_STATUS_TIMER",
    "XMAC_EEE_CTRL",
    "XMAC_EEE_TIMERS",
    "XMAC_FIFO_STATUS",
    "XMAC_GMII_EEE_CTRL",
    "XMAC_HCFC_CTRL",
    "XMAC_LLFC_CTRL",
    "XMAC_MACSEC_CTRL",
    "XMAC_MODE",
    "XMAC_OSTS_TIMESTAMP_ADJUST",
    "XMAC_PAUSE_CTRL",
    "XMAC_PFC_CTRL",
    "XMAC_PFC_DA",
    "XMAC_PFC_OPCODE",
    "XMAC_PFC_TYPE",
    "XMAC_RX_CTRL",
    "XMAC_RX_LLFC_MSG_FIELDS",
    "XMAC_RX_LSS_CTRL",
    "XMAC_RX_LSS_STATUS",
    "XMAC_RX_MAC_SA",
    "XMAC_RX_MAX_SIZE",
    "XMAC_RX_VLAN_TAG",
    "XMAC_SPARE0",
    "XMAC_SPARE1",
    "XMAC_TX_CTRL",
    "XMAC_TX_FIFO_CREDITS",
    "XMAC_TX_LLFC_MSG_FIELDS",
    "XMAC_TX_MAC_SA",
    "XMAC_TX_TIMESTAMP_FIFO_DATA",
    "XMAC_TX_TIMESTAMP_FIFO_STATUS",
    "XMAC_VERSION_ID",
    "XMODID",
    "XMODID_DUAL_EN",
    "XMODID_EN",
    "XPAUSE_D0",
    "XPAUSE_D1",
    "XPAUSE_D2",
    "XPAUSE_D3",
    "XPAUSE_MH0",
    "XPAUSE_MH1",
    "XPAUSE_MH2",
    "XPAUSE_MH3",
    "XPAUSE_RX_DA_LS",
    "XPAUSE_RX_DA_MS",
    "XPAUSE_RX_LENGTH_TYPE",
    "XPAUSE_RX_OPCODE",
    "XPAUSE_TX_PKT_XOFF_VAL",
    "XPAUSE_WATCHDOG_INIT_VAL",
    "XPAUSE_WATCHDOG_THRESH",
    "XPORT_CONFIG",
    "XPORT_ECC_CONTROL",
    "XPORT_EEE_DURATION_TIMER_PULSE",
    "XPORT_FORCE_DOUBLE_BIT_ERROR",
    "XPORT_FORCE_SINGLE_BIT_ERROR",
    "XPORT_INTR_ENABLE",
    "XPORT_INTR_STATUS",
    "XPORT_LINKSTATUS_DOWN",
    "XPORT_LINKSTATUS_DOWN_CLEAR",
    "XPORT_MEMORY_CONTROL",
    "XPORT_MEMORY_CONTROL0",
    "XPORT_MEMORY_CONTROL1",
    "XPORT_MEMORY_CONTROL2",
    "XPORT_MIB_RESET",
    "XPORT_MIB_RSC_MEM0_ECC_STATUS",
    "XPORT_MIB_RSC_MEM1_ECC_STATUS",
    "XPORT_MIB_RSC_MEM2_ECC_STATUS",
    "XPORT_MIB_RSC_MEM3_ECC_STATUS",
    "XPORT_MIB_RSC_MEM4_ECC_STATUS",
    "XPORT_MIB_TSC_MEM0_ECC_STATUS",
    "XPORT_MIB_TSC_MEM1_ECC_STATUS",
    "XPORT_MIB_TSC_MEM2_ECC_STATUS",
    "XPORT_MIB_TSC_MEM3_ECC_STATUS",
    "XPORT_MODE_REG",
    "XPORT_PORT_ENABLE",
    "XPORT_RXFIFO_MEM0_ECC_STATUS",
    "XPORT_RXFIFO_MEM1_ECC_STATUS",
    "XPORT_RXFIFO_MEM2_ECC_STATUS",
    "XPORT_RXFIFO_MEM3_ECC_STATUS",
    "XPORT_RXFIFO_MEM4_ECC_STATUS",
    "XPORT_RX_FIFO_MEM_ECC_STATUS",
    "XPORT_TO_MMU_BKP",
    "XPORT_TO_MMU_BKP_HG",
    "XPORT_TXFIFO_MEM_ECC_STATUS",
    "XPORT_TX_FIFO_MEM_ECC_STATUS",
    "XPORT_WC_UCMEM_CTRL",
    "XPORT_XGXS0_STATUS0_REG",
    "XPORT_XGXS0_STATUS1_REG",
    "XPORT_XGXS1_STATUS0_REG",
    "XPORT_XGXS1_STATUS1_REG",
    "XPORT_XGXS2_STATUS0_REG",
    "XPORT_XGXS2_STATUS1_REG",
    "XPORT_XGXS3_STATUS0_REG",
    "XPORT_XGXS3_STATUS1_REG",
    "XPORT_XGXS_COUNTER_MODE",
    "XPORT_XGXS_CTRL",
    "XPORT_XGXS_GEN_STATUS_REG",
    "XPORT_XGXS_NEWCTL_REG",
    "XPORT_XGXS_NEWSTATUS0_REG",
    "XPORT_XGXS_NEWSTATUS1_REG",
    "XPORT_XGXS_NEWSTATUS2_REG",
    "XPORT_XGXS_NEWSTATUS3_REG",
    "XPORT_XGXS_STATUS_REG",
    "XPORT_XMAC_CONTROL",
    "XP_EEE_COUNTER_MODE",
    "XP_EGR_PKT_DROP_CTL",
    "XP_TXFIFO_CELL_CNT",
    "XP_TXFIFO_CELL_REQ_CNT",
    "XP_TXFIFO_OVRFLW",
    "XP_TXFIFO_PKT_DROP_CTL",
    "XP_XBODE_CELL_CNT",
    "XP_XBODE_CELL_REQ_CNT",
    "XQCOSARBSEL",
    "XQCOSPTR",
    "XQEMPTY",
    "XQFLLPARITYERRORPTR",
    "XQMEMDEBUG",
    "XQPARITYERRORPBM",
    "XQPARITYERRORPBM_HI",
    "XQPARITYERRORPTR",
    "XQPORT_EHG_RX_DATA_PARITY_STATUS_INTR",
    "XQPORT_EHG_RX_DATA_PARITY_STATUS_NACK",
    "XQPORT_EHG_RX_MASK_PARITY_STATUS_INTR",
    "XQPORT_EHG_RX_MASK_PARITY_STATUS_NACK",
    "XQPORT_EHG_TX_DATA_PARITY_STATUS_INTR",
    "XQPORT_EHG_TX_DATA_PARITY_STATUS_NACK",
    "XQPORT_FORCE_DOUBLE_BIT_ERROR",
    "XQPORT_FORCE_SINGLE_BIT_ERROR",
    "XQPORT_INTR_ENABLE",
    "XQPORT_INTR_STATUS",
    "XQPORT_MODE_REG",
    "XQPORT_PARITY_CONTROL",
    "XQPORT_XGXS_NEWCTL_REG",
    "XQPORT_XGXS_NEWSTATUS0_REG",
    "XQPORT_XGXS_NEWSTATUS1_REG",
    "XQPORT_XGXS_NEWSTATUS2_REG",
    "XQPORT_XGXS_NEWSTATUS3_REG",
    "XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTR",
    "XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTR",
    "XQREADPOINTER",
    "XTHOL",
    "XTHOL_64",
    "XTIBP",
    "XTPSE",
    "X_CPU_SLOT_COUNT",
    "X_GPORT_CNTMAXSIZE",
    "X_GPORT_CONFIG",
    "X_GPORT_SGNDET_EARLYCRS",
    "X_TDM_EN",
    "YELLOW_CNG_DROP_CNT",
    "Y_CPU_SLOT_COUNT",
    "Y_TDM_EN",
