@!@!@STARTMSG 2262:0 @!@!@
TLC2 Version 2.16 of 31 December 2020 (rev: cdddf55)
@!@!@ENDMSG 2262 @!@!@
@!@!@STARTMSG 2187:0 @!@!@
Running breadth-first search Model-Checking with fp 9 and seed -1327907647356754534 with 1 worker on 8 cores with 3538MB heap and 64MB offheap memory [pid: 284261] (Linux 5.15.153.1-microsoft-standard-WSL2 amd64, Oracle Corporation 22.0.2 x86_64, MSBDiskFPSet, DiskStateQueue).
@!@!@ENDMSG 2187 @!@!@
@!@!@STARTMSG 2220:0 @!@!@
Starting SANY...
@!@!@ENDMSG 2220 @!@!@
Parsing file /home/vishal/verona-rt/pluscal/rwlock.tla
Parsing file /tmp/TLC.tla
Parsing file /tmp/Integers.tla
Parsing file /tmp/Sequences.tla
Parsing file /tmp/FiniteSets.tla
Parsing file /tmp/Naturals.tla
Semantic processing of module Naturals
Semantic processing of module Sequences
Semantic processing of module FiniteSets
Semantic processing of module TLC
Semantic processing of module Integers
Semantic processing of module rwlock
@!@!@STARTMSG 2219:0 @!@!@
SANY finished.
@!@!@ENDMSG 2219 @!@!@
@!@!@STARTMSG 2185:0 @!@!@
Starting... (2024-07-24 13:19:32)
@!@!@ENDMSG 2185 @!@!@
@!@!@STARTMSG 2212:0 @!@!@
Implied-temporal checking--satisfiability problem has 1 branches.
@!@!@ENDMSG 2212 @!@!@
@!@!@STARTMSG 2189:0 @!@!@
Computing initial states...
@!@!@ENDMSG 2189 @!@!@
@!@!@STARTMSG 2269:0 @!@!@
Computed 2 initial states...
@!@!@ENDMSG 2269 @!@!@
@!@!@STARTMSG 2190:0 @!@!@
Finished computing initial states: 3 distinct states generated at 2024-07-24 13:19:32.
@!@!@ENDMSG 2190 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(6) at 2024-07-24 13:19:32: 99 states generated, 48 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2192:0 @!@!@
Checking temporal properties for the complete state space with 48 total distinct states at (2024-07-24 13:19:32)
@!@!@ENDMSG 2192 @!@!@
@!@!@STARTMSG 2116:1 @!@!@
Temporal properties were violated.

@!@!@ENDMSG 2116 @!@!@
@!@!@STARTMSG 2264:1 @!@!@
The following behavior constitutes a counter-example:

@!@!@ENDMSG 2264 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
1: <Initial predicate>
/\ pc = (0 :> "ncs" @@ 1 :> "ncs" @@ 2 :> "ncs")
/\ turn = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
2: <ncs line 30, col 14 to line 33, col 28 of module rwlock>
/\ pc = (0 :> "ncs" @@ 1 :> "enter" @@ 2 :> "ncs")
/\ turn = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
3: <ncs line 30, col 14 to line 33, col 28 of module rwlock>
/\ pc = (0 :> "ncs" @@ 1 :> "enter" @@ 2 :> "enter")
/\ turn = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
4: <ncs line 30, col 14 to line 33, col 28 of module rwlock>
/\ pc = (0 :> "enter" @@ 1 :> "enter" @@ 2 :> "enter")
/\ turn = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
5: <enter line 35, col 16 to line 38, col 30 of module rwlock>
/\ pc = (0 :> "enter" @@ 1 :> "cs" @@ 2 :> "enter")
/\ turn = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
6: <cs line 40, col 13 to line 43, col 27 of module rwlock>
/\ pc = (0 :> "enter" @@ 1 :> "exit" @@ 2 :> "enter")
/\ turn = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
7: <exit line 45, col 15 to line 47, col 50 of module rwlock>
/\ pc = (0 :> "enter" @@ 1 :> "ncs" @@ 2 :> "enter")
/\ turn = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2122:4 @!@!@
4: Back to state: <ncs line 30, col 14 to line 33, col 28 of module rwlock>

@!@!@ENDMSG 2122 @!@!@
@!@!@STARTMSG 2267:0 @!@!@
Finished checking temporal properties in 00s at 2024-07-24 13:19:32
@!@!@ENDMSG 2267 @!@!@
@!@!@STARTMSG 2201:0 @!@!@
The coverage statistics at 2024-07-24 13:19:32
@!@!@ENDMSG 2201 @!@!@
@!@!@STARTMSG 2773:0 @!@!@
<Init line 26, col 1 to line 26, col 4 of module rwlock>: 6:6
@!@!@ENDMSG 2773 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 27, col 12 to line 27, col 25 of module rwlock: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 28, col 12 to line 28, col 44 of module rwlock: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<ncs line 30, col 1 to line 30, col 9 of module rwlock>: 31:66
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 30, col 17 to line 30, col 32 of module rwlock: 224
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 30, col 17 to line 30, col 24 of module rwlock: 158
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 31, col 17 to line 31, col 20 of module rwlock: 66
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 32, col 17 to line 32, col 51 of module rwlock: 66
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 33, col 17 to line 33, col 28 of module rwlock: 66
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<enter line 35, col 1 to line 35, col 11 of module rwlock>: 7:14
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 35, col 19 to line 35, col 36 of module rwlock: 168
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 35, col 19 to line 35, col 26 of module rwlock: 154
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 36, col 19 to line 36, col 29 of module rwlock: 80
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 36, col 19 to line 36, col 22 of module rwlock: 66
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 36, col 26 to line 36, col 29 of module rwlock: 66
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 37, col 19 to line 37, col 50 of module rwlock: 14
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 38, col 19 to line 38, col 30 of module rwlock: 14
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<cs line 40, col 1 to line 40, col 8 of module rwlock>: 7:13
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 40, col 16 to line 40, col 30 of module rwlock: 166
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 40, col 16 to line 40, col 23 of module rwlock: 153
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 41, col 16 to line 41, col 19 of module rwlock: 13
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 42, col 16 to line 42, col 49 of module rwlock: 13
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 43, col 16 to line 43, col 27 of module rwlock: 13
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<exit line 45, col 1 to line 45, col 10 of module rwlock>: 0:13
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 45, col 18 to line 45, col 34 of module rwlock: 165
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 45, col 18 to line 45, col 25 of module rwlock: 152
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 46, col 18 to line 46, col 54 of module rwlock: 13
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 47, col 18 to line 47, col 50 of module rwlock: 13
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<Terminating line 52, col 1 to line 52, col 11 of module rwlock>: 0:0
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 52, col 19 to line 52, col 56 of module rwlock: 48
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 53, col 19 to line 53, col 32 of module rwlock: 0
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2774:0 @!@!@
<MutualExclusion line 66, col 1 to line 66, col 15 of module rwlock>
@!@!@ENDMSG 2774 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 66, col 20 to line 66, col 83 of module rwlock: 48
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 66, col 39 to line 66, col 83 of module rwlock: 432
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  ||line 66, col 40 to line 66, col 45 of module rwlock: 432
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  ||line 66, col 51 to line 66, col 83 of module rwlock: 288
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |||line 66, col 53 to line 66, col 82 of module rwlock: 288
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  ||||line 66, col 54 to line 66, col 65 of module rwlock: 288
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  ||||line 66, col 71 to line 66, col 82 of module rwlock: 24
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 66, col 32 to line 66, col 36 of module rwlock: 48
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2202:0 @!@!@
End of statistics.
@!@!@ENDMSG 2202 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(6) at 2024-07-24 13:19:32: 99 states generated (10,645 s/min), 48 distinct states found (5,161 ds/min), 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2199:0 @!@!@
99 states generated, 48 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2199 @!@!@
@!@!@STARTMSG 2186:0 @!@!@
Finished in 562ms at (2024-07-24 13:19:32)
@!@!@ENDMSG 2186 @!@!@
