# Digital Design with Verilog
There are two projects in this module. 

## First one is a clock and timer with state swifting. 
The folder 'Diagrams' include the digrams for first one 

## Second one is a MIPS single cycle design and simualtion. 
The result and anaylsis are contained at the PDF file.
