Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 11 12:50:42 2019
| Host         : YOGA-520 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controller_top_control_sets_placed.rpt
| Design       : vga_controller_top
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------+--------------------------------+------------------+----------------+
|     Clock Signal    |  Enable Signal  |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------+-----------------+--------------------------------+------------------+----------------+
|  pclk_gen/inst/pclk |                 | vga_cntrl/h_counter[9]_i_1_n_0 |                3 |             20 |
|  pclk_gen/inst/pclk | vga_cntrl/h_end | vga_cntrl/v_counter[9]_i_1_n_0 |                4 |             20 |
+---------------------+-----------------+--------------------------------+------------------+----------------+


