-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointwise_conv2d_fix_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pointwise_conv2d_fix_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_C4 : STD_LOGIC_VECTOR (11 downto 0) := "000011000100";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_620 : STD_LOGIC_VECTOR (10 downto 0) := "11000100000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_70 : STD_LOGIC_VECTOR (7 downto 0) := "01110000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv16_F5A5 : STD_LOGIC_VECTOR (15 downto 0) := "1111010110100101";
    constant ap_const_lv16_819 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000011001";
    constant ap_const_lv16_484 : STD_LOGIC_VECTOR (15 downto 0) := "0000010010000100";
    constant ap_const_lv16_D15 : STD_LOGIC_VECTOR (15 downto 0) := "0000110100010101";
    constant ap_const_lv16_25C : STD_LOGIC_VECTOR (15 downto 0) := "0000001001011100";
    constant ap_const_lv16_E024 : STD_LOGIC_VECTOR (15 downto 0) := "1110000000100100";
    constant ap_const_lv16_EC5C : STD_LOGIC_VECTOR (15 downto 0) := "1110110001011100";
    constant ap_const_lv16_18F3 : STD_LOGIC_VECTOR (15 downto 0) := "0001100011110011";
    constant ap_const_lv16_D8D6 : STD_LOGIC_VECTOR (15 downto 0) := "1101100011010110";
    constant ap_const_lv16_1720 : STD_LOGIC_VECTOR (15 downto 0) := "0001011100100000";
    constant ap_const_lv16_52A : STD_LOGIC_VECTOR (15 downto 0) := "0000010100101010";
    constant ap_const_lv16_E28C : STD_LOGIC_VECTOR (15 downto 0) := "1110001010001100";
    constant ap_const_lv16_F99 : STD_LOGIC_VECTOR (15 downto 0) := "0000111110011001";
    constant ap_const_lv16_229F : STD_LOGIC_VECTOR (15 downto 0) := "0010001010011111";
    constant ap_const_lv16_2752 : STD_LOGIC_VECTOR (15 downto 0) := "0010011101010010";
    constant ap_const_lv16_1961 : STD_LOGIC_VECTOR (15 downto 0) := "0001100101100001";
    constant ap_const_lv16_E931 : STD_LOGIC_VECTOR (15 downto 0) := "1110100100110001";
    constant ap_const_lv16_102D : STD_LOGIC_VECTOR (15 downto 0) := "0001000000101101";
    constant ap_const_lv16_EA8B : STD_LOGIC_VECTOR (15 downto 0) := "1110101010001011";
    constant ap_const_lv16_1CB3 : STD_LOGIC_VECTOR (15 downto 0) := "0001110010110011";
    constant ap_const_lv16_FA30 : STD_LOGIC_VECTOR (15 downto 0) := "1111101000110000";
    constant ap_const_lv16_F79C : STD_LOGIC_VECTOR (15 downto 0) := "1111011110011100";
    constant ap_const_lv16_E0A9 : STD_LOGIC_VECTOR (15 downto 0) := "1110000010101001";
    constant ap_const_lv16_18D9 : STD_LOGIC_VECTOR (15 downto 0) := "0001100011011001";
    constant ap_const_lv16_8D2 : STD_LOGIC_VECTOR (15 downto 0) := "0000100011010010";
    constant ap_const_lv16_FC39 : STD_LOGIC_VECTOR (15 downto 0) := "1111110000111001";
    constant ap_const_lv16_FC4E : STD_LOGIC_VECTOR (15 downto 0) := "1111110001001110";
    constant ap_const_lv16_E339 : STD_LOGIC_VECTOR (15 downto 0) := "1110001100111001";
    constant ap_const_lv16_1B23 : STD_LOGIC_VECTOR (15 downto 0) := "0001101100100011";
    constant ap_const_lv16_E37B : STD_LOGIC_VECTOR (15 downto 0) := "1110001101111011";
    constant ap_const_lv16_62E : STD_LOGIC_VECTOR (15 downto 0) := "0000011000101110";
    constant ap_const_lv16_E902 : STD_LOGIC_VECTOR (15 downto 0) := "1110100100000010";
    constant ap_const_lv16_EB2 : STD_LOGIC_VECTOR (15 downto 0) := "0000111010110010";
    constant ap_const_lv16_EB8A : STD_LOGIC_VECTOR (15 downto 0) := "1110101110001010";
    constant ap_const_lv16_1199 : STD_LOGIC_VECTOR (15 downto 0) := "0001000110011001";
    constant ap_const_lv16_E481 : STD_LOGIC_VECTOR (15 downto 0) := "1110010010000001";
    constant ap_const_lv16_F92E : STD_LOGIC_VECTOR (15 downto 0) := "1111100100101110";
    constant ap_const_lv16_3B9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001110111001";
    constant ap_const_lv16_1767 : STD_LOGIC_VECTOR (15 downto 0) := "0001011101100111";
    constant ap_const_lv16_E36A : STD_LOGIC_VECTOR (15 downto 0) := "1110001101101010";
    constant ap_const_lv16_EFA0 : STD_LOGIC_VECTOR (15 downto 0) := "1110111110100000";
    constant ap_const_lv16_1F0A : STD_LOGIC_VECTOR (15 downto 0) := "0001111100001010";
    constant ap_const_lv16_E56F : STD_LOGIC_VECTOR (15 downto 0) := "1110010101101111";
    constant ap_const_lv16_E4EA : STD_LOGIC_VECTOR (15 downto 0) := "1110010011101010";
    constant ap_const_lv16_186B : STD_LOGIC_VECTOR (15 downto 0) := "0001100001101011";
    constant ap_const_lv16_E363 : STD_LOGIC_VECTOR (15 downto 0) := "1110001101100011";
    constant ap_const_lv16_EF3B : STD_LOGIC_VECTOR (15 downto 0) := "1110111100111011";
    constant ap_const_lv16_E1CC : STD_LOGIC_VECTOR (15 downto 0) := "1110000111001100";
    constant ap_const_lv16_1B4F : STD_LOGIC_VECTOR (15 downto 0) := "0001101101001111";
    constant ap_const_lv16_F5E5 : STD_LOGIC_VECTOR (15 downto 0) := "1111010111100101";
    constant ap_const_lv16_5DD : STD_LOGIC_VECTOR (15 downto 0) := "0000010111011101";
    constant ap_const_lv16_EF05 : STD_LOGIC_VECTOR (15 downto 0) := "1110111100000101";
    constant ap_const_lv16_E556 : STD_LOGIC_VECTOR (15 downto 0) := "1110010101010110";
    constant ap_const_lv16_217 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000010111";
    constant ap_const_lv16_1D3D : STD_LOGIC_VECTOR (15 downto 0) := "0001110100111101";
    constant ap_const_lv16_FF9D : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011101";
    constant ap_const_lv16_EEC9 : STD_LOGIC_VECTOR (15 downto 0) := "1110111011001001";
    constant ap_const_lv16_18DA : STD_LOGIC_VECTOR (15 downto 0) := "0001100011011010";
    constant ap_const_lv16_ED92 : STD_LOGIC_VECTOR (15 downto 0) := "1110110110010010";
    constant ap_const_lv16_ED82 : STD_LOGIC_VECTOR (15 downto 0) := "1110110110000010";
    constant ap_const_lv16_AD2 : STD_LOGIC_VECTOR (15 downto 0) := "0000101011010010";
    constant ap_const_lv16_FAE0 : STD_LOGIC_VECTOR (15 downto 0) := "1111101011100000";
    constant ap_const_lv16_A6D : STD_LOGIC_VECTOR (15 downto 0) := "0000101001101101";
    constant ap_const_lv16_F4D5 : STD_LOGIC_VECTOR (15 downto 0) := "1111010011010101";
    constant ap_const_lv16_EEA7 : STD_LOGIC_VECTOR (15 downto 0) := "1110111010100111";
    constant ap_const_lv16_EA94 : STD_LOGIC_VECTOR (15 downto 0) := "1110101010010100";
    constant ap_const_lv16_1A14 : STD_LOGIC_VECTOR (15 downto 0) := "0001101000010100";
    constant ap_const_lv16_EF40 : STD_LOGIC_VECTOR (15 downto 0) := "1110111101000000";
    constant ap_const_lv16_E3A4 : STD_LOGIC_VECTOR (15 downto 0) := "1110001110100100";
    constant ap_const_lv16_29D : STD_LOGIC_VECTOR (15 downto 0) := "0000001010011101";
    constant ap_const_lv16_E68B : STD_LOGIC_VECTOR (15 downto 0) := "1110011010001011";
    constant ap_const_lv16_F5F4 : STD_LOGIC_VECTOR (15 downto 0) := "1111010111110100";
    constant ap_const_lv16_E732 : STD_LOGIC_VECTOR (15 downto 0) := "1110011100110010";
    constant ap_const_lv16_858 : STD_LOGIC_VECTOR (15 downto 0) := "0000100001011000";
    constant ap_const_lv16_12B9 : STD_LOGIC_VECTOR (15 downto 0) := "0001001010111001";
    constant ap_const_lv16_1C1E : STD_LOGIC_VECTOR (15 downto 0) := "0001110000011110";
    constant ap_const_lv16_E5A8 : STD_LOGIC_VECTOR (15 downto 0) := "1110010110101000";
    constant ap_const_lv16_213C : STD_LOGIC_VECTOR (15 downto 0) := "0010000100111100";
    constant ap_const_lv16_E932 : STD_LOGIC_VECTOR (15 downto 0) := "1110100100110010";
    constant ap_const_lv16_1A04 : STD_LOGIC_VECTOR (15 downto 0) := "0001101000000100";
    constant ap_const_lv16_224B : STD_LOGIC_VECTOR (15 downto 0) := "0010001001001011";
    constant ap_const_lv16_1ECB : STD_LOGIC_VECTOR (15 downto 0) := "0001111011001011";
    constant ap_const_lv16_FB71 : STD_LOGIC_VECTOR (15 downto 0) := "1111101101110001";
    constant ap_const_lv16_FB25 : STD_LOGIC_VECTOR (15 downto 0) := "1111101100100101";
    constant ap_const_lv16_EA0 : STD_LOGIC_VECTOR (15 downto 0) := "0000111010100000";
    constant ap_const_lv16_885 : STD_LOGIC_VECTOR (15 downto 0) := "0000100010000101";
    constant ap_const_lv16_11E9 : STD_LOGIC_VECTOR (15 downto 0) := "0001000111101001";
    constant ap_const_lv16_F77D : STD_LOGIC_VECTOR (15 downto 0) := "1111011101111101";
    constant ap_const_lv16_2E2 : STD_LOGIC_VECTOR (15 downto 0) := "0000001011100010";
    constant ap_const_lv16_E10A : STD_LOGIC_VECTOR (15 downto 0) := "1110000100001010";
    constant ap_const_lv16_1282 : STD_LOGIC_VECTOR (15 downto 0) := "0001001010000010";
    constant ap_const_lv16_9BE : STD_LOGIC_VECTOR (15 downto 0) := "0000100110111110";
    constant ap_const_lv16_B73 : STD_LOGIC_VECTOR (15 downto 0) := "0000101101110011";
    constant ap_const_lv16_E2E3 : STD_LOGIC_VECTOR (15 downto 0) := "1110001011100011";
    constant ap_const_lv16_1CC4 : STD_LOGIC_VECTOR (15 downto 0) := "0001110011000100";
    constant ap_const_lv16_FD01 : STD_LOGIC_VECTOR (15 downto 0) := "1111110100000001";
    constant ap_const_lv16_EDE0 : STD_LOGIC_VECTOR (15 downto 0) := "1110110111100000";
    constant ap_const_lv16_E814 : STD_LOGIC_VECTOR (15 downto 0) := "1110100000010100";
    constant ap_const_lv16_EEEA : STD_LOGIC_VECTOR (15 downto 0) := "1110111011101010";
    constant ap_const_lv16_F96C : STD_LOGIC_VECTOR (15 downto 0) := "1111100101101100";
    constant ap_const_lv16_2421 : STD_LOGIC_VECTOR (15 downto 0) := "0010010000100001";
    constant ap_const_lv16_25FF : STD_LOGIC_VECTOR (15 downto 0) := "0010010111111111";
    constant ap_const_lv16_FFBD : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111101";
    constant ap_const_lv16_518 : STD_LOGIC_VECTOR (15 downto 0) := "0000010100011000";
    constant ap_const_lv16_E4B9 : STD_LOGIC_VECTOR (15 downto 0) := "1110010010111001";
    constant ap_const_lv16_314 : STD_LOGIC_VECTOR (15 downto 0) := "0000001100010100";
    constant ap_const_lv16_13CC : STD_LOGIC_VECTOR (15 downto 0) := "0001001111001100";
    constant ap_const_lv16_F55E : STD_LOGIC_VECTOR (15 downto 0) := "1111010101011110";
    constant ap_const_lv16_EC4C : STD_LOGIC_VECTOR (15 downto 0) := "1110110001001100";
    constant ap_const_lv16_E005 : STD_LOGIC_VECTOR (15 downto 0) := "1110000000000101";
    constant ap_const_lv16_FBF3 : STD_LOGIC_VECTOR (15 downto 0) := "1111101111110011";
    constant ap_const_lv16_1EA8 : STD_LOGIC_VECTOR (15 downto 0) := "0001111010101000";
    constant ap_const_lv16_F7EF : STD_LOGIC_VECTOR (15 downto 0) := "1111011111101111";
    constant ap_const_lv16_E383 : STD_LOGIC_VECTOR (15 downto 0) := "1110001110000011";
    constant ap_const_lv16_BAB : STD_LOGIC_VECTOR (15 downto 0) := "0000101110101011";
    constant ap_const_lv16_EC32 : STD_LOGIC_VECTOR (15 downto 0) := "1110110000110010";
    constant ap_const_lv16_FEFC : STD_LOGIC_VECTOR (15 downto 0) := "1111111011111100";
    constant ap_const_lv16_E232 : STD_LOGIC_VECTOR (15 downto 0) := "1110001000110010";
    constant ap_const_lv16_FF1C : STD_LOGIC_VECTOR (15 downto 0) := "1111111100011100";
    constant ap_const_lv16_F4E8 : STD_LOGIC_VECTOR (15 downto 0) := "1111010011101000";
    constant ap_const_lv16_F4D9 : STD_LOGIC_VECTOR (15 downto 0) := "1111010011011001";
    constant ap_const_lv16_DFEA : STD_LOGIC_VECTOR (15 downto 0) := "1101111111101010";
    constant ap_const_lv16_F56B : STD_LOGIC_VECTOR (15 downto 0) := "1111010101101011";
    constant ap_const_lv16_EA32 : STD_LOGIC_VECTOR (15 downto 0) := "1110101000110010";
    constant ap_const_lv16_ECDD : STD_LOGIC_VECTOR (15 downto 0) := "1110110011011101";
    constant ap_const_lv16_1088 : STD_LOGIC_VECTOR (15 downto 0) := "0001000010001000";
    constant ap_const_lv16_1419 : STD_LOGIC_VECTOR (15 downto 0) := "0001010000011001";
    constant ap_const_lv16_6CC : STD_LOGIC_VECTOR (15 downto 0) := "0000011011001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_3_b_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_3_b_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_3_b_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal indvar_flatten20_reg_404 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_h_0_reg_416 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_reg_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_w_0_reg_439 : STD_LOGIC_VECTOR (3 downto 0);
    signal buffer_0_reg_450 : STD_LOGIC_VECTOR (21 downto 0);
    signal in_d_0_reg_460 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln19_fu_472_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln19_reg_1089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal out_d_fu_484_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_1097 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln19_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln29_fu_495_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln29_reg_1107 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_3_b_3_reg_1112 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sext_ln29_fu_499_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln29_reg_1117 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal shl_ln_fu_502_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_reg_1124 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln29_fu_533_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln29_reg_1129 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln20_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_1135 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_1135_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_1135_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_1135_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_1135_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_h_fu_545_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_reg_1139 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln21_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_1146 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_1146_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_1146_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_1146_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln21_fu_557_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln21_reg_1158 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln29_fu_567_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln29_reg_1163 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state6_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state21_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal add_ln20_fu_572_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln20_reg_1168 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln29_fu_578_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln29_reg_1173 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln29_2_fu_607_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln29_2_reg_1179 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln24_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln20_fu_619_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln20_reg_1190 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln29_4_fu_625_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln29_4_reg_1195 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state7_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln29_4_reg_1195_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln29_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_reg_1201_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_reg_1201_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_reg_1201_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_w_fu_640_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_w_reg_1209 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln21_fu_645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln21_reg_1215 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln24_3_fu_655_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln24_3_reg_1220 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln24_4_fu_663_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln24_4_reg_1227 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal add_ln29_4_fu_671_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln29_4_reg_1233 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln24_5_fu_681_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln24_5_reg_1238 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln29_5_fu_690_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln29_5_reg_1243 : STD_LOGIC_VECTOR (6 downto 0);
    signal in_d_fu_695_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_d_reg_1248 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1075_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln29_1_reg_1254 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln29_1_reg_1254_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln24_2_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_2_reg_1259 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_2_reg_1259_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_2_reg_1259_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_2_reg_1259_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln34_fu_975_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln34_reg_1263 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln34_1_fu_987_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln34_1_reg_1268 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln34_1_reg_1268_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln34_1_reg_1268_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln34_1_reg_1268_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal input_load_reg_1278 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_709_p130 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_1283 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln24_fu_1007_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln24_reg_1288 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln29_fu_1083_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln29_reg_1293 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1032_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal buffer_reg_1303 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal and_ln34_fu_1061_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln34_reg_1310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state6 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal out_d_0_reg_381 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal phi_mul_reg_392 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_indvar_flatten20_phi_fu_408_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_out_h_0_phi_fu_420_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_432_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_out_w_0_phi_fu_443_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_mux_buffer_0_phi_fu_453_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_mux_in_d_0_phi_fu_464_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln23_fu_490_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln29_8_fu_996_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln34_fu_1070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln29_5_fu_509_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln29_6_fu_521_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln29_fu_517_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln29_6_fu_529_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln24_fu_563_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln29_5_mid1_fu_585_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln29_6_mid1_fu_596_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln29_7_fu_592_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln29_9_fu_603_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal xor_ln29_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln24_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln24_3_fu_668_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln29_5_fu_676_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln29_11_fu_687_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln24_2_fu_700_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln34_2_fu_984_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln29_4_fu_981_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln29_5_fu_993_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln29_3_fu_1001_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln_fu_1019_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1032_p0 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_2_fu_1037_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_fu_1053_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln33_fu_1044_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln34_fu_1067_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1075_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1075_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1075_p00 : STD_LOGIC_VECTOR (11 downto 0);

    component network_mux_1287_16_7_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        din65_WIDTH : INTEGER;
        din66_WIDTH : INTEGER;
        din67_WIDTH : INTEGER;
        din68_WIDTH : INTEGER;
        din69_WIDTH : INTEGER;
        din70_WIDTH : INTEGER;
        din71_WIDTH : INTEGER;
        din72_WIDTH : INTEGER;
        din73_WIDTH : INTEGER;
        din74_WIDTH : INTEGER;
        din75_WIDTH : INTEGER;
        din76_WIDTH : INTEGER;
        din77_WIDTH : INTEGER;
        din78_WIDTH : INTEGER;
        din79_WIDTH : INTEGER;
        din80_WIDTH : INTEGER;
        din81_WIDTH : INTEGER;
        din82_WIDTH : INTEGER;
        din83_WIDTH : INTEGER;
        din84_WIDTH : INTEGER;
        din85_WIDTH : INTEGER;
        din86_WIDTH : INTEGER;
        din87_WIDTH : INTEGER;
        din88_WIDTH : INTEGER;
        din89_WIDTH : INTEGER;
        din90_WIDTH : INTEGER;
        din91_WIDTH : INTEGER;
        din92_WIDTH : INTEGER;
        din93_WIDTH : INTEGER;
        din94_WIDTH : INTEGER;
        din95_WIDTH : INTEGER;
        din96_WIDTH : INTEGER;
        din97_WIDTH : INTEGER;
        din98_WIDTH : INTEGER;
        din99_WIDTH : INTEGER;
        din100_WIDTH : INTEGER;
        din101_WIDTH : INTEGER;
        din102_WIDTH : INTEGER;
        din103_WIDTH : INTEGER;
        din104_WIDTH : INTEGER;
        din105_WIDTH : INTEGER;
        din106_WIDTH : INTEGER;
        din107_WIDTH : INTEGER;
        din108_WIDTH : INTEGER;
        din109_WIDTH : INTEGER;
        din110_WIDTH : INTEGER;
        din111_WIDTH : INTEGER;
        din112_WIDTH : INTEGER;
        din113_WIDTH : INTEGER;
        din114_WIDTH : INTEGER;
        din115_WIDTH : INTEGER;
        din116_WIDTH : INTEGER;
        din117_WIDTH : INTEGER;
        din118_WIDTH : INTEGER;
        din119_WIDTH : INTEGER;
        din120_WIDTH : INTEGER;
        din121_WIDTH : INTEGER;
        din122_WIDTH : INTEGER;
        din123_WIDTH : INTEGER;
        din124_WIDTH : INTEGER;
        din125_WIDTH : INTEGER;
        din126_WIDTH : INTEGER;
        din127_WIDTH : INTEGER;
        din128_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        din21 : IN STD_LOGIC_VECTOR (15 downto 0);
        din22 : IN STD_LOGIC_VECTOR (15 downto 0);
        din23 : IN STD_LOGIC_VECTOR (15 downto 0);
        din24 : IN STD_LOGIC_VECTOR (15 downto 0);
        din25 : IN STD_LOGIC_VECTOR (15 downto 0);
        din26 : IN STD_LOGIC_VECTOR (15 downto 0);
        din27 : IN STD_LOGIC_VECTOR (15 downto 0);
        din28 : IN STD_LOGIC_VECTOR (15 downto 0);
        din29 : IN STD_LOGIC_VECTOR (15 downto 0);
        din30 : IN STD_LOGIC_VECTOR (15 downto 0);
        din31 : IN STD_LOGIC_VECTOR (15 downto 0);
        din32 : IN STD_LOGIC_VECTOR (15 downto 0);
        din33 : IN STD_LOGIC_VECTOR (15 downto 0);
        din34 : IN STD_LOGIC_VECTOR (15 downto 0);
        din35 : IN STD_LOGIC_VECTOR (15 downto 0);
        din36 : IN STD_LOGIC_VECTOR (15 downto 0);
        din37 : IN STD_LOGIC_VECTOR (15 downto 0);
        din38 : IN STD_LOGIC_VECTOR (15 downto 0);
        din39 : IN STD_LOGIC_VECTOR (15 downto 0);
        din40 : IN STD_LOGIC_VECTOR (15 downto 0);
        din41 : IN STD_LOGIC_VECTOR (15 downto 0);
        din42 : IN STD_LOGIC_VECTOR (15 downto 0);
        din43 : IN STD_LOGIC_VECTOR (15 downto 0);
        din44 : IN STD_LOGIC_VECTOR (15 downto 0);
        din45 : IN STD_LOGIC_VECTOR (15 downto 0);
        din46 : IN STD_LOGIC_VECTOR (15 downto 0);
        din47 : IN STD_LOGIC_VECTOR (15 downto 0);
        din48 : IN STD_LOGIC_VECTOR (15 downto 0);
        din49 : IN STD_LOGIC_VECTOR (15 downto 0);
        din50 : IN STD_LOGIC_VECTOR (15 downto 0);
        din51 : IN STD_LOGIC_VECTOR (15 downto 0);
        din52 : IN STD_LOGIC_VECTOR (15 downto 0);
        din53 : IN STD_LOGIC_VECTOR (15 downto 0);
        din54 : IN STD_LOGIC_VECTOR (15 downto 0);
        din55 : IN STD_LOGIC_VECTOR (15 downto 0);
        din56 : IN STD_LOGIC_VECTOR (15 downto 0);
        din57 : IN STD_LOGIC_VECTOR (15 downto 0);
        din58 : IN STD_LOGIC_VECTOR (15 downto 0);
        din59 : IN STD_LOGIC_VECTOR (15 downto 0);
        din60 : IN STD_LOGIC_VECTOR (15 downto 0);
        din61 : IN STD_LOGIC_VECTOR (15 downto 0);
        din62 : IN STD_LOGIC_VECTOR (15 downto 0);
        din63 : IN STD_LOGIC_VECTOR (15 downto 0);
        din64 : IN STD_LOGIC_VECTOR (15 downto 0);
        din65 : IN STD_LOGIC_VECTOR (15 downto 0);
        din66 : IN STD_LOGIC_VECTOR (15 downto 0);
        din67 : IN STD_LOGIC_VECTOR (15 downto 0);
        din68 : IN STD_LOGIC_VECTOR (15 downto 0);
        din69 : IN STD_LOGIC_VECTOR (15 downto 0);
        din70 : IN STD_LOGIC_VECTOR (15 downto 0);
        din71 : IN STD_LOGIC_VECTOR (15 downto 0);
        din72 : IN STD_LOGIC_VECTOR (15 downto 0);
        din73 : IN STD_LOGIC_VECTOR (15 downto 0);
        din74 : IN STD_LOGIC_VECTOR (15 downto 0);
        din75 : IN STD_LOGIC_VECTOR (15 downto 0);
        din76 : IN STD_LOGIC_VECTOR (15 downto 0);
        din77 : IN STD_LOGIC_VECTOR (15 downto 0);
        din78 : IN STD_LOGIC_VECTOR (15 downto 0);
        din79 : IN STD_LOGIC_VECTOR (15 downto 0);
        din80 : IN STD_LOGIC_VECTOR (15 downto 0);
        din81 : IN STD_LOGIC_VECTOR (15 downto 0);
        din82 : IN STD_LOGIC_VECTOR (15 downto 0);
        din83 : IN STD_LOGIC_VECTOR (15 downto 0);
        din84 : IN STD_LOGIC_VECTOR (15 downto 0);
        din85 : IN STD_LOGIC_VECTOR (15 downto 0);
        din86 : IN STD_LOGIC_VECTOR (15 downto 0);
        din87 : IN STD_LOGIC_VECTOR (15 downto 0);
        din88 : IN STD_LOGIC_VECTOR (15 downto 0);
        din89 : IN STD_LOGIC_VECTOR (15 downto 0);
        din90 : IN STD_LOGIC_VECTOR (15 downto 0);
        din91 : IN STD_LOGIC_VECTOR (15 downto 0);
        din92 : IN STD_LOGIC_VECTOR (15 downto 0);
        din93 : IN STD_LOGIC_VECTOR (15 downto 0);
        din94 : IN STD_LOGIC_VECTOR (15 downto 0);
        din95 : IN STD_LOGIC_VECTOR (15 downto 0);
        din96 : IN STD_LOGIC_VECTOR (15 downto 0);
        din97 : IN STD_LOGIC_VECTOR (15 downto 0);
        din98 : IN STD_LOGIC_VECTOR (15 downto 0);
        din99 : IN STD_LOGIC_VECTOR (15 downto 0);
        din100 : IN STD_LOGIC_VECTOR (15 downto 0);
        din101 : IN STD_LOGIC_VECTOR (15 downto 0);
        din102 : IN STD_LOGIC_VECTOR (15 downto 0);
        din103 : IN STD_LOGIC_VECTOR (15 downto 0);
        din104 : IN STD_LOGIC_VECTOR (15 downto 0);
        din105 : IN STD_LOGIC_VECTOR (15 downto 0);
        din106 : IN STD_LOGIC_VECTOR (15 downto 0);
        din107 : IN STD_LOGIC_VECTOR (15 downto 0);
        din108 : IN STD_LOGIC_VECTOR (15 downto 0);
        din109 : IN STD_LOGIC_VECTOR (15 downto 0);
        din110 : IN STD_LOGIC_VECTOR (15 downto 0);
        din111 : IN STD_LOGIC_VECTOR (15 downto 0);
        din112 : IN STD_LOGIC_VECTOR (15 downto 0);
        din113 : IN STD_LOGIC_VECTOR (15 downto 0);
        din114 : IN STD_LOGIC_VECTOR (15 downto 0);
        din115 : IN STD_LOGIC_VECTOR (15 downto 0);
        din116 : IN STD_LOGIC_VECTOR (15 downto 0);
        din117 : IN STD_LOGIC_VECTOR (15 downto 0);
        din118 : IN STD_LOGIC_VECTOR (15 downto 0);
        din119 : IN STD_LOGIC_VECTOR (15 downto 0);
        din120 : IN STD_LOGIC_VECTOR (15 downto 0);
        din121 : IN STD_LOGIC_VECTOR (15 downto 0);
        din122 : IN STD_LOGIC_VECTOR (15 downto 0);
        din123 : IN STD_LOGIC_VECTOR (15 downto 0);
        din124 : IN STD_LOGIC_VECTOR (15 downto 0);
        din125 : IN STD_LOGIC_VECTOR (15 downto 0);
        din126 : IN STD_LOGIC_VECTOR (15 downto 0);
        din127 : IN STD_LOGIC_VECTOR (15 downto 0);
        din128 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component network_add_22s_22ns_22_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component network_mac_muladd_4ns_9ns_9s_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component network_mul_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pointwise_conv2d_fix_3_SeparableConv2D_3_b_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    SeparableConv2D_3_b_s_U : component pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_3_b_s_address0,
        ce0 => SeparableConv2D_3_b_s_ce0,
        q0 => SeparableConv2D_3_b_s_q0);

    network_mux_1287_16_7_1_x_U125 : component network_mux_1287_16_7_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 16,
        din26_WIDTH => 16,
        din27_WIDTH => 16,
        din28_WIDTH => 16,
        din29_WIDTH => 16,
        din30_WIDTH => 16,
        din31_WIDTH => 16,
        din32_WIDTH => 16,
        din33_WIDTH => 16,
        din34_WIDTH => 16,
        din35_WIDTH => 16,
        din36_WIDTH => 16,
        din37_WIDTH => 16,
        din38_WIDTH => 16,
        din39_WIDTH => 16,
        din40_WIDTH => 16,
        din41_WIDTH => 16,
        din42_WIDTH => 16,
        din43_WIDTH => 16,
        din44_WIDTH => 16,
        din45_WIDTH => 16,
        din46_WIDTH => 16,
        din47_WIDTH => 16,
        din48_WIDTH => 16,
        din49_WIDTH => 16,
        din50_WIDTH => 16,
        din51_WIDTH => 16,
        din52_WIDTH => 16,
        din53_WIDTH => 16,
        din54_WIDTH => 16,
        din55_WIDTH => 16,
        din56_WIDTH => 16,
        din57_WIDTH => 16,
        din58_WIDTH => 16,
        din59_WIDTH => 16,
        din60_WIDTH => 16,
        din61_WIDTH => 16,
        din62_WIDTH => 16,
        din63_WIDTH => 16,
        din64_WIDTH => 16,
        din65_WIDTH => 16,
        din66_WIDTH => 16,
        din67_WIDTH => 16,
        din68_WIDTH => 16,
        din69_WIDTH => 16,
        din70_WIDTH => 16,
        din71_WIDTH => 16,
        din72_WIDTH => 16,
        din73_WIDTH => 16,
        din74_WIDTH => 16,
        din75_WIDTH => 16,
        din76_WIDTH => 16,
        din77_WIDTH => 16,
        din78_WIDTH => 16,
        din79_WIDTH => 16,
        din80_WIDTH => 16,
        din81_WIDTH => 16,
        din82_WIDTH => 16,
        din83_WIDTH => 16,
        din84_WIDTH => 16,
        din85_WIDTH => 16,
        din86_WIDTH => 16,
        din87_WIDTH => 16,
        din88_WIDTH => 16,
        din89_WIDTH => 16,
        din90_WIDTH => 16,
        din91_WIDTH => 16,
        din92_WIDTH => 16,
        din93_WIDTH => 16,
        din94_WIDTH => 16,
        din95_WIDTH => 16,
        din96_WIDTH => 16,
        din97_WIDTH => 16,
        din98_WIDTH => 16,
        din99_WIDTH => 16,
        din100_WIDTH => 16,
        din101_WIDTH => 16,
        din102_WIDTH => 16,
        din103_WIDTH => 16,
        din104_WIDTH => 16,
        din105_WIDTH => 16,
        din106_WIDTH => 16,
        din107_WIDTH => 16,
        din108_WIDTH => 16,
        din109_WIDTH => 16,
        din110_WIDTH => 16,
        din111_WIDTH => 16,
        din112_WIDTH => 16,
        din113_WIDTH => 16,
        din114_WIDTH => 16,
        din115_WIDTH => 16,
        din116_WIDTH => 16,
        din117_WIDTH => 16,
        din118_WIDTH => 16,
        din119_WIDTH => 16,
        din120_WIDTH => 16,
        din121_WIDTH => 16,
        din122_WIDTH => 16,
        din123_WIDTH => 16,
        din124_WIDTH => 16,
        din125_WIDTH => 16,
        din126_WIDTH => 16,
        din127_WIDTH => 16,
        din128_WIDTH => 7,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv16_F5A5,
        din1 => ap_const_lv16_819,
        din2 => ap_const_lv16_484,
        din3 => ap_const_lv16_D15,
        din4 => ap_const_lv16_25C,
        din5 => ap_const_lv16_E024,
        din6 => ap_const_lv16_EC5C,
        din7 => ap_const_lv16_18F3,
        din8 => ap_const_lv16_D8D6,
        din9 => ap_const_lv16_1720,
        din10 => ap_const_lv16_52A,
        din11 => ap_const_lv16_E28C,
        din12 => ap_const_lv16_F99,
        din13 => ap_const_lv16_229F,
        din14 => ap_const_lv16_2752,
        din15 => ap_const_lv16_1961,
        din16 => ap_const_lv16_E931,
        din17 => ap_const_lv16_102D,
        din18 => ap_const_lv16_EA8B,
        din19 => ap_const_lv16_1CB3,
        din20 => ap_const_lv16_FA30,
        din21 => ap_const_lv16_F79C,
        din22 => ap_const_lv16_E0A9,
        din23 => ap_const_lv16_18D9,
        din24 => ap_const_lv16_8D2,
        din25 => ap_const_lv16_FC39,
        din26 => ap_const_lv16_FC4E,
        din27 => ap_const_lv16_E339,
        din28 => ap_const_lv16_1B23,
        din29 => ap_const_lv16_E37B,
        din30 => ap_const_lv16_62E,
        din31 => ap_const_lv16_E902,
        din32 => ap_const_lv16_EB2,
        din33 => ap_const_lv16_EB8A,
        din34 => ap_const_lv16_1199,
        din35 => ap_const_lv16_E481,
        din36 => ap_const_lv16_F92E,
        din37 => ap_const_lv16_3B9,
        din38 => ap_const_lv16_1767,
        din39 => ap_const_lv16_E36A,
        din40 => ap_const_lv16_EFA0,
        din41 => ap_const_lv16_1F0A,
        din42 => ap_const_lv16_E56F,
        din43 => ap_const_lv16_E4EA,
        din44 => ap_const_lv16_186B,
        din45 => ap_const_lv16_E363,
        din46 => ap_const_lv16_EF3B,
        din47 => ap_const_lv16_E1CC,
        din48 => ap_const_lv16_1B4F,
        din49 => ap_const_lv16_F5E5,
        din50 => ap_const_lv16_5DD,
        din51 => ap_const_lv16_EF05,
        din52 => ap_const_lv16_E556,
        din53 => ap_const_lv16_217,
        din54 => ap_const_lv16_1D3D,
        din55 => ap_const_lv16_FF9D,
        din56 => ap_const_lv16_EEC9,
        din57 => ap_const_lv16_18DA,
        din58 => ap_const_lv16_ED92,
        din59 => ap_const_lv16_ED82,
        din60 => ap_const_lv16_AD2,
        din61 => ap_const_lv16_FAE0,
        din62 => ap_const_lv16_A6D,
        din63 => ap_const_lv16_F4D5,
        din64 => ap_const_lv16_EEA7,
        din65 => ap_const_lv16_EA94,
        din66 => ap_const_lv16_1A14,
        din67 => ap_const_lv16_EF40,
        din68 => ap_const_lv16_E3A4,
        din69 => ap_const_lv16_29D,
        din70 => ap_const_lv16_E68B,
        din71 => ap_const_lv16_F5F4,
        din72 => ap_const_lv16_E732,
        din73 => ap_const_lv16_858,
        din74 => ap_const_lv16_12B9,
        din75 => ap_const_lv16_1C1E,
        din76 => ap_const_lv16_E5A8,
        din77 => ap_const_lv16_213C,
        din78 => ap_const_lv16_E932,
        din79 => ap_const_lv16_1A04,
        din80 => ap_const_lv16_224B,
        din81 => ap_const_lv16_1ECB,
        din82 => ap_const_lv16_FB71,
        din83 => ap_const_lv16_FB25,
        din84 => ap_const_lv16_EA0,
        din85 => ap_const_lv16_885,
        din86 => ap_const_lv16_11E9,
        din87 => ap_const_lv16_F77D,
        din88 => ap_const_lv16_2E2,
        din89 => ap_const_lv16_E10A,
        din90 => ap_const_lv16_1282,
        din91 => ap_const_lv16_9BE,
        din92 => ap_const_lv16_B73,
        din93 => ap_const_lv16_E2E3,
        din94 => ap_const_lv16_1CC4,
        din95 => ap_const_lv16_FD01,
        din96 => ap_const_lv16_EDE0,
        din97 => ap_const_lv16_E814,
        din98 => ap_const_lv16_EEEA,
        din99 => ap_const_lv16_F96C,
        din100 => ap_const_lv16_2421,
        din101 => ap_const_lv16_25FF,
        din102 => ap_const_lv16_FFBD,
        din103 => ap_const_lv16_518,
        din104 => ap_const_lv16_E4B9,
        din105 => ap_const_lv16_314,
        din106 => ap_const_lv16_13CC,
        din107 => ap_const_lv16_F55E,
        din108 => ap_const_lv16_EC4C,
        din109 => ap_const_lv16_E005,
        din110 => ap_const_lv16_FBF3,
        din111 => ap_const_lv16_1EA8,
        din112 => ap_const_lv16_F7EF,
        din113 => ap_const_lv16_E383,
        din114 => ap_const_lv16_BAB,
        din115 => ap_const_lv16_EC32,
        din116 => ap_const_lv16_FEFC,
        din117 => ap_const_lv16_E232,
        din118 => ap_const_lv16_FF1C,
        din119 => ap_const_lv16_F4E8,
        din120 => ap_const_lv16_F4D9,
        din121 => ap_const_lv16_DFEA,
        din122 => ap_const_lv16_F56B,
        din123 => ap_const_lv16_EA32,
        din124 => ap_const_lv16_ECDD,
        din125 => ap_const_lv16_1088,
        din126 => ap_const_lv16_1419,
        din127 => ap_const_lv16_6CC,
        din128 => add_ln29_5_reg_1243,
        ce => ap_const_logic_1,
        dout => grp_fu_709_p130);

    network_add_22s_22ns_22_2_1_U126 : component network_add_22s_22ns_22_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1032_p0,
        din1 => select_ln24_reg_1288,
        ce => ap_const_logic_1,
        dout => grp_fu_1032_p2);

    network_mac_muladd_4ns_9ns_9s_12_1_1_U127 : component network_mac_muladd_4ns_9ns_9s_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_1075_p0,
        din1 => grp_fu_1075_p1,
        din2 => select_ln24_5_reg_1238,
        dout => grp_fu_1075_p3);

    network_mul_mul_16s_16s_32_1_1_U128 : component network_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_3_reg_1283,
        din1 => input_load_reg_1278,
        dout => mul_ln29_fu_1083_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    buffer_0_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                buffer_0_reg_450 <= buffer_reg_1303;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                buffer_0_reg_450 <= sext_ln29_fu_499_p1;
            end if; 
        end if;
    end process;

    in_d_0_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                in_d_0_reg_460 <= in_d_fu_695_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                in_d_0_reg_460 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten20_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten20_reg_404 <= add_ln20_reg_1168;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                indvar_flatten20_reg_404 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_428 <= select_ln21_reg_1215;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                indvar_flatten_reg_428 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    out_d_0_reg_381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                out_d_0_reg_381 <= out_d_reg_1097;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_d_0_reg_381 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                out_h_0_reg_416 <= select_ln20_reg_1190;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                out_h_0_reg_416 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    out_w_0_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                out_w_0_reg_439 <= select_ln24_4_reg_1227;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                out_w_0_reg_439 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                phi_mul_reg_392 <= add_ln19_reg_1089;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_reg_392 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                SeparableConv2D_3_b_3_reg_1112 <= SeparableConv2D_3_b_s_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln19_reg_1089 <= add_ln19_fu_472_p2;
                out_d_reg_1097 <= out_d_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                add_ln20_reg_1168 <= add_ln20_fu_572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_539_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln21_reg_1158 <= add_ln21_fu_557_p2;
                icmp_ln21_reg_1146 <= icmp_ln21_fu_551_p2;
                out_h_reg_1139 <= out_h_fu_545_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln29_1_reg_1254 <= grp_fu_1075_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln29_1_reg_1254_pp0_iter2_reg <= add_ln29_1_reg_1254;
                and_ln29_reg_1201_pp0_iter1_reg <= and_ln29_reg_1201;
                and_ln29_reg_1201_pp0_iter2_reg <= and_ln29_reg_1201_pp0_iter1_reg;
                and_ln29_reg_1201_pp0_iter3_reg <= and_ln29_reg_1201_pp0_iter2_reg;
                icmp_ln24_2_reg_1259_pp0_iter2_reg <= icmp_ln24_2_reg_1259;
                icmp_ln24_2_reg_1259_pp0_iter3_reg <= icmp_ln24_2_reg_1259_pp0_iter2_reg;
                icmp_ln24_2_reg_1259_pp0_iter4_reg <= icmp_ln24_2_reg_1259_pp0_iter3_reg;
                    select_ln29_4_reg_1195_pp0_iter1_reg(8 downto 1) <= select_ln29_4_reg_1195(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln29_reg_1201) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln29_4_reg_1233 <= add_ln29_4_fu_671_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                add_ln29_5_reg_1243 <= add_ln29_5_fu_690_p2;
                select_ln24_5_reg_1238 <= select_ln24_5_fu_681_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_1146 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                add_ln29_reg_1163 <= add_ln29_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_2_reg_1259 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln34_1_reg_1268 <= add_ln34_1_fu_987_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln34_1_reg_1268_pp0_iter3_reg <= add_ln34_1_reg_1268;
                add_ln34_1_reg_1268_pp0_iter4_reg <= add_ln34_1_reg_1268_pp0_iter3_reg;
                add_ln34_1_reg_1268_pp0_iter5_reg <= add_ln34_1_reg_1268_pp0_iter4_reg;
                icmp_ln20_reg_1135 <= icmp_ln20_fu_539_p2;
                icmp_ln20_reg_1135_pp0_iter1_reg <= icmp_ln20_reg_1135;
                icmp_ln20_reg_1135_pp0_iter2_reg <= icmp_ln20_reg_1135_pp0_iter1_reg;
                icmp_ln20_reg_1135_pp0_iter3_reg <= icmp_ln20_reg_1135_pp0_iter2_reg;
                icmp_ln20_reg_1135_pp0_iter4_reg <= icmp_ln20_reg_1135_pp0_iter3_reg;
                icmp_ln21_reg_1146_pp0_iter1_reg <= icmp_ln21_reg_1146;
                icmp_ln21_reg_1146_pp0_iter2_reg <= icmp_ln21_reg_1146_pp0_iter1_reg;
                icmp_ln21_reg_1146_pp0_iter3_reg <= icmp_ln21_reg_1146_pp0_iter2_reg;
                    sub_ln29_reg_1129(8 downto 1) <= sub_ln29_fu_533_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_2_fu_970_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln34_reg_1263 <= add_ln34_fu_975_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                and_ln29_reg_1201 <= and_ln29_fu_635_p2;
                out_w_reg_1209 <= out_w_fu_640_p2;
                    select_ln29_4_reg_1195(8 downto 1) <= select_ln29_4_fu_625_p3(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_2_reg_1259_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln34_reg_1310 <= and_ln34_fu_1061_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                buffer_reg_1303 <= grp_fu_1032_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                icmp_ln24_2_reg_1259 <= icmp_ln24_2_fu_970_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                icmp_ln24_reg_1185 <= icmp_ln24_fu_613_p2;
                select_ln29_reg_1173 <= select_ln29_fu_578_p3;
                    sub_ln29_2_reg_1179(8 downto 1) <= sub_ln29_2_fu_607_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                in_d_reg_1248 <= in_d_fu_695_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                input_load_reg_1278 <= input_r_q0;
                tmp_3_reg_1283 <= grp_fu_709_p130;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln29_reg_1293 <= mul_ln29_fu_1083_p2;
                select_ln24_reg_1288 <= select_ln24_fu_1007_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                select_ln20_reg_1190 <= select_ln20_fu_619_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                select_ln21_reg_1215 <= select_ln21_fu_645_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln24_3_reg_1220 <= select_ln24_3_fu_655_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln24_4_reg_1227 <= select_ln24_4_fu_663_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                sext_ln29_reg_1117 <= sext_ln29_fu_499_p1;
                    shl_ln_reg_1124(6 downto 3) <= shl_ln_fu_502_p3(6 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_fu_478_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln29_reg_1107 <= trunc_ln29_fu_495_p1;
            end if;
        end if;
    end process;
    shl_ln_reg_1124(2 downto 0) <= "000";
    sub_ln29_reg_1129(0) <= '0';
    sub_ln29_2_reg_1179(0) <= '0';
    select_ln29_4_reg_1195(0) <= '0';
    select_ln29_4_reg_1195_pp0_iter1_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln19_fu_478_p2, icmp_ln20_reg_1135, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln19_fu_478_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln20_reg_1135 = ap_const_lv1_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln20_reg_1135 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    SeparableConv2D_3_b_s_address0 <= zext_ln23_fu_490_p1(4 - 1 downto 0);

    SeparableConv2D_3_b_s_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            SeparableConv2D_3_b_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_3_b_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln19_fu_472_p2 <= std_logic_vector(unsigned(phi_mul_reg_392) + unsigned(ap_const_lv12_C4));
    add_ln20_fu_572_p2 <= std_logic_vector(unsigned(indvar_flatten20_reg_404) + unsigned(ap_const_lv11_1));
    add_ln21_fu_557_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_432_p4) + unsigned(ap_const_lv8_1));
    add_ln29_4_fu_671_p2 <= std_logic_vector(signed(select_ln29_4_reg_1195) + signed(zext_ln24_3_fu_668_p1));
    add_ln29_5_fu_690_p2 <= std_logic_vector(unsigned(zext_ln29_11_fu_687_p1) + unsigned(shl_ln_reg_1124));
    add_ln29_fu_567_p2 <= std_logic_vector(unsigned(sub_ln29_reg_1129) + unsigned(zext_ln24_fu_563_p1));
    add_ln34_1_fu_987_p2 <= std_logic_vector(unsigned(zext_ln34_2_fu_984_p1) + unsigned(sext_ln29_4_fu_981_p1));
    add_ln34_fu_975_p2 <= std_logic_vector(unsigned(phi_mul_reg_392) + unsigned(zext_ln24_2_fu_700_p1));
    and_ln29_fu_635_p2 <= (xor_ln29_fu_630_p2 and icmp_ln24_reg_1185);
    and_ln34_fu_1061_p2 <= (trunc_ln33_fu_1044_p1 and select_ln33_fu_1053_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(7);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state6_assign_proc : process(icmp_ln20_reg_1135)
    begin
        if ((icmp_ln20_reg_1135 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln19_fu_478_p2)
    begin
        if ((((icmp_ln19_fu_478_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_buffer_0_phi_fu_453_p4_assign_proc : process(buffer_0_reg_450, ap_CS_fsm_pp0_stage0, icmp_ln20_reg_1135_pp0_iter4_reg, buffer_reg_1303, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0)
    begin
        if (((icmp_ln20_reg_1135_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_buffer_0_phi_fu_453_p4 <= buffer_reg_1303;
        else 
            ap_phi_mux_buffer_0_phi_fu_453_p4 <= buffer_0_reg_450;
        end if; 
    end process;


    ap_phi_mux_in_d_0_phi_fu_464_p4_assign_proc : process(in_d_0_reg_460, icmp_ln20_reg_1135_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, in_d_fu_695_p2, ap_block_pp0_stage1)
    begin
        if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_in_d_0_phi_fu_464_p4 <= in_d_fu_695_p2;
        else 
            ap_phi_mux_in_d_0_phi_fu_464_p4 <= in_d_0_reg_460;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten20_phi_fu_408_p4_assign_proc : process(indvar_flatten20_reg_404, ap_CS_fsm_pp0_stage0, icmp_ln20_reg_1135, add_ln20_reg_1168, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_indvar_flatten20_phi_fu_408_p4 <= add_ln20_reg_1168;
        else 
            ap_phi_mux_indvar_flatten20_phi_fu_408_p4 <= indvar_flatten20_reg_404;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_432_p4_assign_proc : process(indvar_flatten_reg_428, ap_CS_fsm_pp0_stage0, icmp_ln20_reg_1135, select_ln21_reg_1215, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_indvar_flatten_phi_fu_432_p4 <= select_ln21_reg_1215;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_432_p4 <= indvar_flatten_reg_428;
        end if; 
    end process;


    ap_phi_mux_out_h_0_phi_fu_420_p4_assign_proc : process(out_h_0_reg_416, ap_CS_fsm_pp0_stage0, icmp_ln20_reg_1135, select_ln20_reg_1190, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln20_reg_1135 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_out_h_0_phi_fu_420_p4 <= select_ln20_reg_1190;
        else 
            ap_phi_mux_out_h_0_phi_fu_420_p4 <= out_h_0_reg_416;
        end if; 
    end process;


    ap_phi_mux_out_w_0_phi_fu_443_p4_assign_proc : process(out_w_0_reg_439, icmp_ln20_reg_1135_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, select_ln24_4_reg_1227, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1)
    begin
        if (((icmp_ln20_reg_1135_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_out_w_0_phi_fu_443_p4 <= select_ln24_4_reg_1227;
        else 
            ap_phi_mux_out_w_0_phi_fu_443_p4 <= out_w_0_reg_439;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln19_fu_478_p2)
    begin
        if (((icmp_ln19_fu_478_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_1032_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_1019_p4),22));

    grp_fu_1075_p0 <= grp_fu_1075_p00(4 - 1 downto 0);
    grp_fu_1075_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_3_reg_1220),12));
    grp_fu_1075_p1 <= ap_const_lv12_C4(9 - 1 downto 0);
    icmp_ln19_fu_478_p2 <= "1" when (out_d_0_reg_381 = ap_const_lv5_10) else "0";
    icmp_ln20_fu_539_p2 <= "1" when (ap_phi_mux_indvar_flatten20_phi_fu_408_p4 = ap_const_lv11_620) else "0";
    icmp_ln21_fu_551_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_432_p4 = ap_const_lv8_70) else "0";
    icmp_ln24_2_fu_970_p2 <= "1" when (in_d_reg_1248 = ap_const_lv4_8) else "0";
    icmp_ln24_fu_613_p2 <= "1" when (ap_phi_mux_in_d_0_phi_fu_464_p4 = ap_const_lv4_8) else "0";
    in_d_fu_695_p2 <= std_logic_vector(unsigned(select_ln24_3_reg_1220) + unsigned(ap_const_lv4_1));
    input_r_address0 <= zext_ln29_8_fu_996_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln24_fu_651_p2 <= (icmp_ln21_reg_1146 or and_ln29_reg_1201);
    out_d_fu_484_p2 <= std_logic_vector(unsigned(out_d_0_reg_381) + unsigned(ap_const_lv5_1));
    out_h_fu_545_p2 <= std_logic_vector(unsigned(ap_phi_mux_out_h_0_phi_fu_420_p4) + unsigned(ap_const_lv4_1));
    out_w_fu_640_p2 <= std_logic_vector(unsigned(select_ln29_reg_1173) + unsigned(ap_const_lv4_1));
    output_r_address0 <= zext_ln34_fu_1070_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= and_ln34_reg_1310;

    output_r_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln24_2_reg_1259_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((icmp_ln24_2_reg_1259_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln20_fu_619_p3 <= 
        out_h_reg_1139 when (icmp_ln21_reg_1146(0) = '1') else 
        out_h_0_reg_416;
    select_ln21_fu_645_p3 <= 
        ap_const_lv8_1 when (icmp_ln21_reg_1146(0) = '1') else 
        add_ln21_reg_1158;
    select_ln24_3_fu_655_p3 <= 
        ap_const_lv4_0 when (or_ln24_fu_651_p2(0) = '1') else 
        in_d_0_reg_460;
    select_ln24_4_fu_663_p3 <= 
        out_w_reg_1209 when (and_ln29_reg_1201(0) = '1') else 
        select_ln29_reg_1173;
    select_ln24_5_fu_681_p3 <= 
        add_ln29_4_reg_1233 when (and_ln29_reg_1201(0) = '1') else 
        select_ln29_5_fu_676_p3;
    select_ln24_fu_1007_p3 <= 
        sext_ln29_reg_1117 when (and_ln29_reg_1201_pp0_iter3_reg(0) = '1') else 
        select_ln29_3_fu_1001_p3;
    select_ln29_3_fu_1001_p3 <= 
        sext_ln29_reg_1117 when (icmp_ln21_reg_1146_pp0_iter3_reg(0) = '1') else 
        ap_phi_mux_buffer_0_phi_fu_453_p4;
    select_ln29_4_fu_625_p3 <= 
        sub_ln29_2_reg_1179 when (icmp_ln21_reg_1146(0) = '1') else 
        sub_ln29_reg_1129;
    select_ln29_5_fu_676_p3 <= 
        sub_ln29_2_reg_1179 when (icmp_ln21_reg_1146_pp0_iter1_reg(0) = '1') else 
        add_ln29_reg_1163;
    select_ln29_fu_578_p3 <= 
        ap_const_lv4_0 when (icmp_ln21_reg_1146(0) = '1') else 
        ap_phi_mux_out_w_0_phi_fu_443_p4;
    select_ln33_fu_1053_p3 <= 
        ap_const_lv16_FFFF when (xor_ln33_fu_1047_p2(0) = '1') else 
        ap_const_lv16_0;
        sext_ln29_4_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln29_4_reg_1195_pp0_iter1_reg),13));

        sext_ln29_5_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln29_1_reg_1254_pp0_iter2_reg),32));

        sext_ln29_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_3_b_3_reg_1112),22));

        sext_ln34_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln34_1_reg_1268_pp0_iter5_reg),32));

    shl_ln29_5_fu_509_p3 <= (ap_phi_mux_out_h_0_phi_fu_420_p4 & ap_const_lv4_0);
    shl_ln29_5_mid1_fu_585_p3 <= (out_h_reg_1139 & ap_const_lv4_0);
    shl_ln29_6_fu_521_p3 <= (ap_phi_mux_out_h_0_phi_fu_420_p4 & ap_const_lv1_0);
    shl_ln29_6_mid1_fu_596_p3 <= (out_h_reg_1139 & ap_const_lv1_0);
    shl_ln_fu_502_p3 <= (trunc_ln29_reg_1107 & ap_const_lv3_0);
    sub_ln29_2_fu_607_p2 <= std_logic_vector(unsigned(zext_ln29_7_fu_592_p1) - unsigned(zext_ln29_9_fu_603_p1));
    sub_ln29_fu_533_p2 <= std_logic_vector(unsigned(zext_ln29_fu_517_p1) - unsigned(zext_ln29_6_fu_529_p1));
    tmp_2_fu_1037_p3 <= buffer_reg_1303(15 downto 15);
    trunc_ln29_fu_495_p1 <= out_d_0_reg_381(4 - 1 downto 0);
    trunc_ln33_fu_1044_p1 <= buffer_reg_1303(16 - 1 downto 0);
    trunc_ln_fu_1019_p4 <= mul_ln29_reg_1293(31 downto 14);
    xor_ln29_fu_630_p2 <= (icmp_ln21_reg_1146 xor ap_const_lv1_1);
    xor_ln33_fu_1047_p2 <= (tmp_2_fu_1037_p3 xor ap_const_lv1_1);
    zext_ln23_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_0_reg_381),64));
    zext_ln24_2_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_4_reg_1227),12));
    zext_ln24_3_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_1209),9));
    zext_ln24_fu_563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_out_w_0_phi_fu_443_p4),9));
    zext_ln29_11_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_3_reg_1220),7));
    zext_ln29_6_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln29_6_fu_521_p3),9));
    zext_ln29_7_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln29_5_mid1_fu_585_p3),9));
    zext_ln29_8_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln29_5_fu_993_p1),64));
    zext_ln29_9_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln29_6_mid1_fu_596_p3),9));
    zext_ln29_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln29_5_fu_509_p3),9));
    zext_ln34_2_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln34_reg_1263),13));
    zext_ln34_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln34_fu_1067_p1),64));
end behav;
