$date
	Mon Jun  2 23:24:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & ha2_cout $end
$var wire 1 ' ha1_sum $end
$var wire 1 ( ha1_cout $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' sum $end
$var wire 1 ( cout $end
$upscope $end
$scope module ha2 $end
$var wire 1 % a $end
$var wire 1 ' b $end
$var wire 1 ! sum $end
$var wire 1 & cout $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
b1 )
#20
1'
0%
1$
b10 )
#30
1"
0!
1&
1%
b11 )
#40
0"
1!
0&
0%
0$
1#
b100 )
#50
1"
0!
1&
1%
b101 )
#60
0&
0'
1(
0%
1$
b110 )
#70
1!
1%
b111 )
#80
b1000 )
