// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/21/2022 15:59:04"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sobel (
	sys_clk,
	sys_rst_n,
	rx,
	rgb,
	hsync,
	vsync,
	tft_clk,
	tft_bl,
	tft_de,
	tx);
input 	sys_clk;
input 	sys_rst_n;
input 	rx;
output 	[15:0] rgb;
output 	hsync;
output 	vsync;
output 	tft_clk;
output 	tft_bl;
output 	tft_de;
output 	tx;

// Design Ports Information
// rgb[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[2]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[7]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[8]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[9]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[10]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[11]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[12]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[13]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[14]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[15]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_clk	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_bl	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_de	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sobel_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \tft_ctrl_inst|Add0~0_combout ;
wire \tft_ctrl_inst|cnt_h~0_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \rst_n~0_combout ;
wire \rst_n~0clkctrl_outclk ;
wire \tft_ctrl_inst|Add0~1 ;
wire \tft_ctrl_inst|Add0~2_combout ;
wire \tft_ctrl_inst|Add0~3 ;
wire \tft_ctrl_inst|Add0~4_combout ;
wire \tft_ctrl_inst|cnt_h~1_combout ;
wire \tft_ctrl_inst|Add0~5 ;
wire \tft_ctrl_inst|Add0~6_combout ;
wire \tft_ctrl_inst|cnt_h~2_combout ;
wire \tft_ctrl_inst|Add0~7 ;
wire \tft_ctrl_inst|Add0~8_combout ;
wire \tft_ctrl_inst|Add0~9 ;
wire \tft_ctrl_inst|Add0~10_combout ;
wire \tft_ctrl_inst|Equal0~1_combout ;
wire \tft_ctrl_inst|Add0~11 ;
wire \tft_ctrl_inst|Add0~12_combout ;
wire \tft_ctrl_inst|Add0~13 ;
wire \tft_ctrl_inst|Add0~14_combout ;
wire \tft_ctrl_inst|Add0~15 ;
wire \tft_ctrl_inst|Add0~16_combout ;
wire \tft_ctrl_inst|Add0~17 ;
wire \tft_ctrl_inst|Add0~18_combout ;
wire \tft_ctrl_inst|cnt_h~3_combout ;
wire \tft_ctrl_inst|Equal0~0_combout ;
wire \tft_ctrl_inst|Equal0~2_combout ;
wire \tft_ctrl_inst|Add1~0_combout ;
wire \tft_ctrl_inst|cnt_v[0]~10_combout ;
wire \tft_ctrl_inst|Add1~1 ;
wire \tft_ctrl_inst|Add1~2_combout ;
wire \tft_ctrl_inst|cnt_v[1]~9_combout ;
wire \tft_ctrl_inst|Add1~3 ;
wire \tft_ctrl_inst|Add1~4_combout ;
wire \tft_ctrl_inst|cnt_v[2]~3_combout ;
wire \tft_ctrl_inst|Add1~5 ;
wire \tft_ctrl_inst|Add1~6_combout ;
wire \tft_ctrl_inst|cnt_v[3]~2_combout ;
wire \tft_ctrl_inst|Add1~7 ;
wire \tft_ctrl_inst|Add1~8_combout ;
wire \tft_ctrl_inst|cnt_v[4]~1_combout ;
wire \tft_ctrl_inst|Add1~9 ;
wire \tft_ctrl_inst|Add1~10_combout ;
wire \tft_ctrl_inst|cnt_v[5]~7_combout ;
wire \tft_ctrl_inst|Add1~11 ;
wire \tft_ctrl_inst|Add1~12_combout ;
wire \tft_ctrl_inst|cnt_v[6]~6_combout ;
wire \tft_ctrl_inst|Add1~13 ;
wire \tft_ctrl_inst|Add1~14_combout ;
wire \tft_ctrl_inst|cnt_v[7]~5_combout ;
wire \tft_ctrl_inst|Add1~15 ;
wire \tft_ctrl_inst|Add1~16_combout ;
wire \tft_ctrl_inst|cnt_v[8]~4_combout ;
wire \tft_ctrl_inst|always1~0_combout ;
wire \tft_ctrl_inst|always1~1_combout ;
wire \tft_ctrl_inst|always1~2_combout ;
wire \tft_ctrl_inst|cnt_v[8]~0_combout ;
wire \tft_ctrl_inst|Add1~17 ;
wire \tft_ctrl_inst|Add1~18_combout ;
wire \tft_ctrl_inst|cnt_v[9]~8_combout ;
wire \tft_ctrl_inst|tft_de~3_combout ;
wire \tft_ctrl_inst|tft_de~4_combout ;
wire \tft_ctrl_inst|tft_de~5_combout ;
wire \tft_ctrl_inst|LessThan4~0_combout ;
wire \tft_ctrl_inst|tft_de~0_combout ;
wire \tft_ctrl_inst|LessThan0~0_combout ;
wire \tft_ctrl_inst|LessThan2~0_combout ;
wire \tft_ctrl_inst|tft_de~1_combout ;
wire \tft_ctrl_inst|tft_de~2_combout ;
wire \tft_ctrl_inst|tft_de~6_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \tft_ctrl_inst|Add2~1 ;
wire \tft_ctrl_inst|Add2~3 ;
wire \tft_ctrl_inst|Add2~5 ;
wire \tft_ctrl_inst|Add2~7 ;
wire \tft_ctrl_inst|Add2~9 ;
wire \tft_ctrl_inst|Add2~11 ;
wire \tft_ctrl_inst|Add2~13 ;
wire \tft_ctrl_inst|Add2~15 ;
wire \tft_ctrl_inst|Add2~16_combout ;
wire \tft_ctrl_inst|Add3~1 ;
wire \tft_ctrl_inst|Add3~3 ;
wire \tft_ctrl_inst|Add3~5 ;
wire \tft_ctrl_inst|Add3~7 ;
wire \tft_ctrl_inst|Add3~9 ;
wire \tft_ctrl_inst|Add3~10_combout ;
wire \tft_ctrl_inst|Add3~8_combout ;
wire \tft_ctrl_inst|Add3~2_combout ;
wire \tft_ctrl_inst|Add3~6_combout ;
wire \tft_ctrl_inst|Add3~4_combout ;
wire \tft_pic_inst|rd_en~1_combout ;
wire \tft_ctrl_inst|Add3~0_combout ;
wire \tft_pic_inst|rd_en~0_combout ;
wire \tft_pic_inst|rd_en~2_combout ;
wire \tft_ctrl_inst|Add3~11 ;
wire \tft_ctrl_inst|Add3~12_combout ;
wire \tft_ctrl_inst|Add3~13 ;
wire \tft_ctrl_inst|Add3~14_combout ;
wire \tft_pic_inst|rd_en~6_combout ;
wire \tft_pic_inst|rd_en~7_combout ;
wire \tft_pic_inst|rd_en~8_combout ;
wire \tft_ctrl_inst|Add2~14_combout ;
wire \tft_ctrl_inst|Add2~0_combout ;
wire \tft_ctrl_inst|Add2~12_combout ;
wire \tft_ctrl_inst|Add2~10_combout ;
wire \tft_ctrl_inst|Add2~2_combout ;
wire \tft_ctrl_inst|Add2~4_combout ;
wire \tft_ctrl_inst|Add2~6_combout ;
wire \tft_ctrl_inst|Add2~8_combout ;
wire \tft_pic_inst|rd_en~3_combout ;
wire \tft_pic_inst|rd_en~4_combout ;
wire \tft_pic_inst|pix_back_data[2]~2_combout ;
wire \tft_pic_inst|rd_en~5_combout ;
wire \tft_pic_inst|rd_en~9_combout ;
wire \tft_pic_inst|Add1~0_combout ;
wire \tft_pic_inst|rd_addr[0]~0_combout ;
wire \tft_pic_inst|Add1~1 ;
wire \tft_pic_inst|Add1~2_combout ;
wire \tft_pic_inst|rd_addr[1]~1_combout ;
wire \tft_pic_inst|Equal1~3_combout ;
wire \tft_pic_inst|Add1~3 ;
wire \tft_pic_inst|Add1~4_combout ;
wire \tft_pic_inst|rd_addr[2]~2_combout ;
wire \tft_pic_inst|Add1~5 ;
wire \tft_pic_inst|Add1~6_combout ;
wire \tft_pic_inst|rd_addr[3]~3_combout ;
wire \tft_pic_inst|Add1~7 ;
wire \tft_pic_inst|Add1~8_combout ;
wire \tft_pic_inst|rd_addr[4]~4_combout ;
wire \tft_pic_inst|Add1~9 ;
wire \tft_pic_inst|Add1~10_combout ;
wire \tft_pic_inst|rd_addr[5]~5_combout ;
wire \tft_pic_inst|Add1~11 ;
wire \tft_pic_inst|Add1~12_combout ;
wire \tft_pic_inst|rd_addr[6]~6_combout ;
wire \tft_pic_inst|Add1~13 ;
wire \tft_pic_inst|Add1~14_combout ;
wire \tft_pic_inst|rd_addr[7]~7_combout ;
wire \tft_pic_inst|Add1~15 ;
wire \tft_pic_inst|Add1~16_combout ;
wire \tft_pic_inst|rd_addr[8]~8_combout ;
wire \tft_pic_inst|Add1~17 ;
wire \tft_pic_inst|Add1~18_combout ;
wire \tft_pic_inst|rd_addr[9]~9_combout ;
wire \tft_pic_inst|Equal1~1_combout ;
wire \tft_pic_inst|Equal1~2_combout ;
wire \tft_pic_inst|Add1~19 ;
wire \tft_pic_inst|Add1~20_combout ;
wire \tft_pic_inst|rd_addr[10]~10_combout ;
wire \tft_pic_inst|Equal1~0_combout ;
wire \tft_pic_inst|Equal1~4_combout ;
wire \tft_pic_inst|Add1~21 ;
wire \tft_pic_inst|Add1~22_combout ;
wire \tft_pic_inst|rd_addr[11]~11_combout ;
wire \tft_pic_inst|Add1~23 ;
wire \tft_pic_inst|Add1~24_combout ;
wire \tft_pic_inst|rd_addr[12]~12_combout ;
wire \tft_pic_inst|Add1~25 ;
wire \tft_pic_inst|Add1~26_combout ;
wire \tft_pic_inst|rd_addr[13]~13_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \rx~input_o ;
wire \uart_rx_inst|rx_reg1~0_combout ;
wire \uart_rx_inst|rx_reg1~q ;
wire \uart_rx_inst|rx_reg2~feeder_combout ;
wire \uart_rx_inst|rx_reg2~q ;
wire \uart_rx_inst|rx_reg3~feeder_combout ;
wire \uart_rx_inst|rx_reg3~q ;
wire \uart_rx_inst|always3~0_combout ;
wire \uart_rx_inst|start_flag~q ;
wire \uart_rx_inst|work_en~0_combout ;
wire \uart_rx_inst|work_en~q ;
wire \uart_rx_inst|baud_cnt[0]~13_combout ;
wire \uart_rx_inst|baud_cnt[10]~34 ;
wire \uart_rx_inst|baud_cnt[11]~35_combout ;
wire \uart_rx_inst|Equal1~3_combout ;
wire \uart_rx_inst|baud_cnt[11]~36 ;
wire \uart_rx_inst|baud_cnt[12]~37_combout ;
wire \uart_rx_inst|Equal1~1_combout ;
wire \uart_rx_inst|Equal1~0_combout ;
wire \uart_rx_inst|Equal1~2_combout ;
wire \uart_rx_inst|always5~0_combout ;
wire \uart_rx_inst|baud_cnt[0]~14 ;
wire \uart_rx_inst|baud_cnt[1]~15_combout ;
wire \uart_rx_inst|baud_cnt[1]~16 ;
wire \uart_rx_inst|baud_cnt[2]~17_combout ;
wire \uart_rx_inst|baud_cnt[2]~18 ;
wire \uart_rx_inst|baud_cnt[3]~19_combout ;
wire \uart_rx_inst|baud_cnt[3]~20 ;
wire \uart_rx_inst|baud_cnt[4]~21_combout ;
wire \uart_rx_inst|baud_cnt[4]~22 ;
wire \uart_rx_inst|baud_cnt[5]~23_combout ;
wire \uart_rx_inst|baud_cnt[5]~24 ;
wire \uart_rx_inst|baud_cnt[6]~25_combout ;
wire \uart_rx_inst|baud_cnt[6]~26 ;
wire \uart_rx_inst|baud_cnt[7]~27_combout ;
wire \uart_rx_inst|baud_cnt[7]~28 ;
wire \uart_rx_inst|baud_cnt[8]~29_combout ;
wire \uart_rx_inst|baud_cnt[8]~30 ;
wire \uart_rx_inst|baud_cnt[9]~31_combout ;
wire \uart_rx_inst|baud_cnt[9]~32 ;
wire \uart_rx_inst|baud_cnt[10]~33_combout ;
wire \uart_rx_inst|Equal2~1_combout ;
wire \uart_rx_inst|Equal2~0_combout ;
wire \uart_rx_inst|Equal2~2_combout ;
wire \uart_rx_inst|bit_flag~q ;
wire \uart_rx_inst|Add1~0_combout ;
wire \uart_rx_inst|bit_cnt~0_combout ;
wire \uart_rx_inst|Add1~1 ;
wire \uart_rx_inst|Add1~2_combout ;
wire \uart_rx_inst|Add1~3 ;
wire \uart_rx_inst|Add1~4_combout ;
wire \uart_rx_inst|Add1~5 ;
wire \uart_rx_inst|Add1~6_combout ;
wire \uart_rx_inst|bit_cnt~1_combout ;
wire \uart_rx_inst|always4~0_combout ;
wire \uart_rx_inst|always4~1_combout ;
wire \uart_rx_inst|rx_flag~q ;
wire \uart_rx_inst|po_flag~feeder_combout ;
wire \uart_rx_inst|po_flag~q ;
wire \sobel_ctrl_inst|Add0~0_combout ;
wire \sobel_ctrl_inst|Add0~1 ;
wire \sobel_ctrl_inst|Add0~2_combout ;
wire \sobel_ctrl_inst|Add0~3 ;
wire \sobel_ctrl_inst|Add0~4_combout ;
wire \sobel_ctrl_inst|Add0~7 ;
wire \sobel_ctrl_inst|Add0~8_combout ;
wire \sobel_ctrl_inst|Add0~9 ;
wire \sobel_ctrl_inst|Add0~10_combout ;
wire \sobel_ctrl_inst|cnt_col~1_combout ;
wire \sobel_ctrl_inst|Add0~11 ;
wire \sobel_ctrl_inst|Add0~12_combout ;
wire \sobel_ctrl_inst|cnt_col~0_combout ;
wire \sobel_ctrl_inst|Add0~13 ;
wire \sobel_ctrl_inst|Add0~14_combout ;
wire \sobel_ctrl_inst|Equal0~0_combout ;
wire \sobel_ctrl_inst|cnt_col~2_combout ;
wire \sobel_ctrl_inst|Add0~5 ;
wire \sobel_ctrl_inst|Add0~6_combout ;
wire \sobel_ctrl_inst|Equal0~1_combout ;
wire \sobel_ctrl_inst|always0~0_combout ;
wire \sobel_ctrl_inst|Add1~0_combout ;
wire \sobel_ctrl_inst|cnt_row[0]~8_combout ;
wire \sobel_ctrl_inst|Add1~1 ;
wire \sobel_ctrl_inst|Add1~2_combout ;
wire \sobel_ctrl_inst|cnt_row[1]~6_combout ;
wire \sobel_ctrl_inst|Add1~3 ;
wire \sobel_ctrl_inst|Add1~4_combout ;
wire \sobel_ctrl_inst|cnt_row[2]~4_combout ;
wire \sobel_ctrl_inst|Add1~5 ;
wire \sobel_ctrl_inst|Add1~6_combout ;
wire \sobel_ctrl_inst|cnt_row[3]~3_combout ;
wire \sobel_ctrl_inst|Add1~7 ;
wire \sobel_ctrl_inst|Add1~8_combout ;
wire \sobel_ctrl_inst|cnt_row[4]~2_combout ;
wire \sobel_ctrl_inst|Add1~9 ;
wire \sobel_ctrl_inst|Add1~11 ;
wire \sobel_ctrl_inst|Add1~12_combout ;
wire \sobel_ctrl_inst|cnt_row[6]~5_combout ;
wire \sobel_ctrl_inst|Add1~13 ;
wire \sobel_ctrl_inst|Add1~14_combout ;
wire \sobel_ctrl_inst|cnt_row[7]~1_combout ;
wire \sobel_ctrl_inst|always1~1_combout ;
wire \sobel_ctrl_inst|always1~0_combout ;
wire \sobel_ctrl_inst|always1~2_combout ;
wire \sobel_ctrl_inst|cnt_row[7]~0_combout ;
wire \sobel_ctrl_inst|Add1~10_combout ;
wire \sobel_ctrl_inst|cnt_row[5]~7_combout ;
wire \sobel_ctrl_inst|always5~0_combout ;
wire \sobel_ctrl_inst|always3~0_combout ;
wire \sobel_ctrl_inst|always7~0_combout ;
wire \sobel_ctrl_inst|rd_en~q ;
wire \sobel_ctrl_inst|cnt_rd[0]~8_combout ;
wire \sobel_ctrl_inst|Equal3~1_combout ;
wire \sobel_ctrl_inst|Equal3~2_combout ;
wire \sobel_ctrl_inst|cnt_rd[0]~9 ;
wire \sobel_ctrl_inst|cnt_rd[1]~10_combout ;
wire \sobel_ctrl_inst|cnt_rd[1]~11 ;
wire \sobel_ctrl_inst|cnt_rd[2]~12_combout ;
wire \sobel_ctrl_inst|cnt_rd[2]~13 ;
wire \sobel_ctrl_inst|cnt_rd[3]~14_combout ;
wire \sobel_ctrl_inst|cnt_rd[3]~15 ;
wire \sobel_ctrl_inst|cnt_rd[4]~16_combout ;
wire \sobel_ctrl_inst|cnt_rd[4]~17 ;
wire \sobel_ctrl_inst|cnt_rd[5]~18_combout ;
wire \sobel_ctrl_inst|cnt_rd[5]~19 ;
wire \sobel_ctrl_inst|cnt_rd[6]~20_combout ;
wire \sobel_ctrl_inst|cnt_rd[6]~21 ;
wire \sobel_ctrl_inst|cnt_rd[7]~22_combout ;
wire \sobel_ctrl_inst|Equal3~0_combout ;
wire \sobel_ctrl_inst|rd_en_reg1~feeder_combout ;
wire \sobel_ctrl_inst|rd_en_reg1~q ;
wire \sobel_ctrl_inst|rd_en_reg2~feeder_combout ;
wire \sobel_ctrl_inst|rd_en_reg2~q ;
wire \sobel_ctrl_inst|always15~0_combout ;
wire \sobel_ctrl_inst|always15~1_combout ;
wire \sobel_ctrl_inst|gx_gy_flag~q ;
wire \sobel_ctrl_inst|gxy_flag~feeder_combout ;
wire \sobel_ctrl_inst|gxy_flag~q ;
wire \sobel_ctrl_inst|com_flag~feeder_combout ;
wire \sobel_ctrl_inst|com_flag~q ;
wire \sobel_ctrl_inst|po_flag~feeder_combout ;
wire \sobel_ctrl_inst|po_flag~q ;
wire \tft_pic_inst|Add0~0_combout ;
wire \tft_pic_inst|Add0~1 ;
wire \tft_pic_inst|Add0~2_combout ;
wire \tft_pic_inst|Add0~3 ;
wire \tft_pic_inst|Add0~4_combout ;
wire \tft_pic_inst|Add0~5 ;
wire \tft_pic_inst|Add0~6_combout ;
wire \tft_pic_inst|Add0~7 ;
wire \tft_pic_inst|Add0~8_combout ;
wire \tft_pic_inst|always0~1_combout ;
wire \tft_pic_inst|always0~0_combout ;
wire \tft_pic_inst|always0~2_combout ;
wire \tft_pic_inst|always0~3_combout ;
wire \tft_pic_inst|always0~4_combout ;
wire \tft_pic_inst|wr_addr~1_combout ;
wire \tft_pic_inst|Add0~9 ;
wire \tft_pic_inst|Add0~10_combout ;
wire \tft_pic_inst|Add0~11 ;
wire \tft_pic_inst|Add0~12_combout ;
wire \tft_pic_inst|Add0~13 ;
wire \tft_pic_inst|Add0~14_combout ;
wire \tft_pic_inst|Add0~15 ;
wire \tft_pic_inst|Add0~16_combout ;
wire \tft_pic_inst|wr_addr~2_combout ;
wire \tft_pic_inst|Add0~17 ;
wire \tft_pic_inst|Add0~18_combout ;
wire \tft_pic_inst|wr_addr~3_combout ;
wire \tft_pic_inst|Add0~19 ;
wire \tft_pic_inst|Add0~20_combout ;
wire \tft_pic_inst|wr_addr~4_combout ;
wire \tft_pic_inst|Add0~21 ;
wire \tft_pic_inst|Add0~22_combout ;
wire \tft_pic_inst|Add0~23 ;
wire \tft_pic_inst|Add0~24_combout ;
wire \tft_pic_inst|Add0~25 ;
wire \tft_pic_inst|Add0~26_combout ;
wire \tft_pic_inst|wr_addr~0_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ;
wire \uart_rx_inst|rx_data[0]~0_combout ;
wire \uart_rx_inst|rx_data[0]~1_combout ;
wire \uart_rx_inst|po_data[0]~0_combout ;
wire \sobel_ctrl_inst|pi_data_reg~q ;
wire \sobel_ctrl_inst|c3[0]~feeder_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|always3~1_combout ;
wire \sobel_ctrl_inst|always5~2_combout ;
wire \sobel_ctrl_inst|always5~1_combout ;
wire \sobel_ctrl_inst|always5~3_combout ;
wire \sobel_ctrl_inst|wr_en2~q ;
wire \sobel_ctrl_inst|wr_rd_flag~0_combout ;
wire \sobel_ctrl_inst|wr_rd_flag~q ;
wire \sobel_ctrl_inst|wr_en1~0_combout ;
wire \sobel_ctrl_inst|wr_en1~q ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ;
wire \sobel_ctrl_inst|always3~2_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout ;
wire \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ;
wire \sobel_ctrl_inst|wr_data1~0_combout ;
wire \sobel_ctrl_inst|wr_data1~1_combout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout ;
wire \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ;
wire \sobel_ctrl_inst|rd_data1_reg~q ;
wire \sobel_ctrl_inst|a1[0]~feeder_combout ;
wire \sobel_ctrl_inst|Add10~0_combout ;
wire \sobel_ctrl_inst|Add11~1_combout ;
wire \sobel_ctrl_inst|Add10~1_combout ;
wire \sobel_ctrl_inst|Add8~1_combout ;
wire \sobel_ctrl_inst|Add8~0_combout ;
wire \sobel_ctrl_inst|Add11~0_combout ;
wire \sobel_ctrl_inst|gy[0]~8 ;
wire \sobel_ctrl_inst|gy[1]~10 ;
wire \sobel_ctrl_inst|gy[2]~12 ;
wire \sobel_ctrl_inst|gy[3]~14 ;
wire \sobel_ctrl_inst|gy[4]~16 ;
wire \sobel_ctrl_inst|gy[5]~18 ;
wire \sobel_ctrl_inst|gy[8]~19_combout ;
wire \sobel_ctrl_inst|gy[5]~17_combout ;
wire \sobel_ctrl_inst|gy[4]~15_combout ;
wire \sobel_ctrl_inst|gy[3]~13_combout ;
wire \sobel_ctrl_inst|gy[2]~11_combout ;
wire \sobel_ctrl_inst|gy[1]~9_combout ;
wire \sobel_ctrl_inst|gy[0]~7_combout ;
wire \sobel_ctrl_inst|Add14~1_cout ;
wire \sobel_ctrl_inst|Add14~3 ;
wire \sobel_ctrl_inst|Add14~6 ;
wire \sobel_ctrl_inst|Add14~9 ;
wire \sobel_ctrl_inst|Add14~12 ;
wire \sobel_ctrl_inst|Add14~14_combout ;
wire \sobel_ctrl_inst|Add14~16_combout ;
wire \sobel_ctrl_inst|rd_data2_reg~feeder_combout ;
wire \sobel_ctrl_inst|rd_data2_reg~q ;
wire \sobel_ctrl_inst|b2[0]~feeder_combout ;
wire \sobel_ctrl_inst|Add5~0_combout ;
wire \sobel_ctrl_inst|Add6~1_combout ;
wire \sobel_ctrl_inst|Add5~1_combout ;
wire \sobel_ctrl_inst|Add3~1_combout ;
wire \sobel_ctrl_inst|Add6~0_combout ;
wire \sobel_ctrl_inst|Add3~0_combout ;
wire \sobel_ctrl_inst|gx[0]~8 ;
wire \sobel_ctrl_inst|gx[1]~10 ;
wire \sobel_ctrl_inst|gx[2]~12 ;
wire \sobel_ctrl_inst|gx[3]~14 ;
wire \sobel_ctrl_inst|gx[4]~16 ;
wire \sobel_ctrl_inst|gx[5]~18 ;
wire \sobel_ctrl_inst|gx[8]~19_combout ;
wire \sobel_ctrl_inst|gx[5]~17_combout ;
wire \sobel_ctrl_inst|gx[4]~15_combout ;
wire \sobel_ctrl_inst|gx[3]~13_combout ;
wire \sobel_ctrl_inst|gx[2]~11_combout ;
wire \sobel_ctrl_inst|gx[1]~9_combout ;
wire \sobel_ctrl_inst|gx[0]~7_combout ;
wire \sobel_ctrl_inst|Add13~1_cout ;
wire \sobel_ctrl_inst|Add13~3 ;
wire \sobel_ctrl_inst|Add13~6 ;
wire \sobel_ctrl_inst|Add13~9 ;
wire \sobel_ctrl_inst|Add13~12 ;
wire \sobel_ctrl_inst|Add13~14_combout ;
wire \sobel_ctrl_inst|Add13~16_combout ;
wire \sobel_ctrl_inst|Add13~11_combout ;
wire \sobel_ctrl_inst|Add13~13_combout ;
wire \sobel_ctrl_inst|Add14~11_combout ;
wire \sobel_ctrl_inst|Add14~13_combout ;
wire \sobel_ctrl_inst|Add14~8_combout ;
wire \sobel_ctrl_inst|Add14~10_combout ;
wire \sobel_ctrl_inst|Add13~8_combout ;
wire \sobel_ctrl_inst|Add13~10_combout ;
wire \sobel_ctrl_inst|Add14~5_combout ;
wire \sobel_ctrl_inst|Add14~7_combout ;
wire \sobel_ctrl_inst|Add13~5_combout ;
wire \sobel_ctrl_inst|Add13~7_combout ;
wire \sobel_ctrl_inst|Add13~2_combout ;
wire \sobel_ctrl_inst|Add13~4_combout ;
wire \sobel_ctrl_inst|Add14~2_combout ;
wire \sobel_ctrl_inst|Add14~4_combout ;
wire \sobel_ctrl_inst|gxy[0]~9 ;
wire \sobel_ctrl_inst|gxy[1]~11 ;
wire \sobel_ctrl_inst|gxy[2]~13 ;
wire \sobel_ctrl_inst|gxy[3]~15 ;
wire \sobel_ctrl_inst|gxy[4]~17 ;
wire \sobel_ctrl_inst|gxy[5]~18_combout ;
wire \sobel_ctrl_inst|gxy[4]~16_combout ;
wire \sobel_ctrl_inst|Add13~15 ;
wire \sobel_ctrl_inst|Add13~18 ;
wire \sobel_ctrl_inst|Add13~20_combout ;
wire \sobel_ctrl_inst|Add13~22_combout ;
wire \sobel_ctrl_inst|Add14~15 ;
wire \sobel_ctrl_inst|Add14~18 ;
wire \sobel_ctrl_inst|Add14~20_combout ;
wire \sobel_ctrl_inst|Add14~22_combout ;
wire \sobel_ctrl_inst|Add13~17_combout ;
wire \sobel_ctrl_inst|Add13~19_combout ;
wire \sobel_ctrl_inst|Add14~17_combout ;
wire \sobel_ctrl_inst|Add14~19_combout ;
wire \sobel_ctrl_inst|gxy[5]~19 ;
wire \sobel_ctrl_inst|gxy[6]~21 ;
wire \sobel_ctrl_inst|gxy[7]~22_combout ;
wire \sobel_ctrl_inst|gxy[6]~20_combout ;
wire \sobel_ctrl_inst|po_data[15]~1_combout ;
wire \sobel_ctrl_inst|gxy[0]~8_combout ;
wire \sobel_ctrl_inst|gxy[2]~12_combout ;
wire \sobel_ctrl_inst|gxy[1]~10_combout ;
wire \sobel_ctrl_inst|gxy[3]~14_combout ;
wire \sobel_ctrl_inst|po_data[15]~0_combout ;
wire \sobel_ctrl_inst|po_data[15]~2_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \tft_pic_inst|image_valid~0_combout ;
wire \tft_pic_inst|image_valid~q ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \tft_ctrl_inst|rgb[0]~0_combout ;
wire \tft_pic_inst|LessThan8~0_combout ;
wire \tft_pic_inst|pix_back_data~8_combout ;
wire \tft_pic_inst|pix_back_data~9_combout ;
wire \tft_pic_inst|LessThan6~0_combout ;
wire \tft_pic_inst|LessThan6~1_combout ;
wire \tft_pic_inst|LessThan6~2_combout ;
wire \tft_pic_inst|pix_back_data~25_combout ;
wire \tft_pic_inst|pix_back_data~3_combout ;
wire \tft_ctrl_inst|pix_x[8]~0_combout ;
wire \tft_pic_inst|pix_back_data[9]~4_combout ;
wire \tft_pic_inst|pix_back_data~5_combout ;
wire \tft_pic_inst|pix_back_data~6_combout ;
wire \tft_pic_inst|pix_back_data~7_combout ;
wire \tft_pic_inst|pix_back_data~10_combout ;
wire \tft_ctrl_inst|rgb[0]~1_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \tft_ctrl_inst|rgb[1]~2_combout ;
wire \tft_pic_inst|pix_back_data~11_combout ;
wire \tft_pic_inst|LessThan1~0_combout ;
wire \tft_pic_inst|pix_back_data~12_combout ;
wire \tft_pic_inst|pix_back_data~13_combout ;
wire \tft_ctrl_inst|rgb[1]~3_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \tft_ctrl_inst|rgb[2]~4_combout ;
wire \tft_ctrl_inst|rgb[2]~5_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \tft_ctrl_inst|rgb[3]~6_combout ;
wire \tft_ctrl_inst|rgb[3]~7_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \tft_ctrl_inst|rgb[4]~8_combout ;
wire \tft_ctrl_inst|rgb[4]~9_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \tft_ctrl_inst|rgb[5]~10_combout ;
wire \tft_pic_inst|pix_back_data~14_combout ;
wire \tft_pic_inst|pix_back_data~15_combout ;
wire \tft_pic_inst|pix_back_data~16_combout ;
wire \tft_pic_inst|pix_back_data~17_combout ;
wire \tft_ctrl_inst|rgb[5]~11_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \tft_ctrl_inst|rgb[6]~12_combout ;
wire \tft_ctrl_inst|rgb[6]~13_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \tft_ctrl_inst|rgb[7]~14_combout ;
wire \tft_pic_inst|pix_back_data~18_combout ;
wire \tft_pic_inst|pix_back_data~19_combout ;
wire \tft_pic_inst|pix_back_data[9]~feeder_combout ;
wire \tft_ctrl_inst|rgb[7]~15_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \tft_ctrl_inst|rgb[8]~16_combout ;
wire \tft_ctrl_inst|rgb[8]~17_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \tft_ctrl_inst|rgb[9]~18_combout ;
wire \tft_ctrl_inst|rgb[9]~19_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \tft_ctrl_inst|rgb[10]~20_combout ;
wire \tft_pic_inst|pix_back_data~20_combout ;
wire \tft_ctrl_inst|rgb[10]~21_combout ;
wire \tft_pic_inst|pix_back_data~21_combout ;
wire \tft_pic_inst|pix_back_data~22_combout ;
wire \tft_pic_inst|pix_back_data~23_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \tft_ctrl_inst|rgb[11]~22_combout ;
wire \tft_ctrl_inst|rgb[11]~23_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \tft_ctrl_inst|rgb[12]~24_combout ;
wire \tft_pic_inst|pix_back_data~24_combout ;
wire \tft_ctrl_inst|rgb[12]~25_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \tft_ctrl_inst|rgb[13]~26_combout ;
wire \tft_ctrl_inst|rgb[13]~27_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \tft_ctrl_inst|rgb[14]~28_combout ;
wire \tft_ctrl_inst|rgb[14]~29_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \tft_ctrl_inst|rgb[15]~30_combout ;
wire \tft_ctrl_inst|rgb[15]~31_combout ;
wire \tft_ctrl_inst|LessThan0~1_combout ;
wire \tft_ctrl_inst|LessThan0~2_combout ;
wire \tft_ctrl_inst|LessThan1~0_combout ;
wire \tft_ctrl_inst|LessThan1~1_combout ;
wire [9:0] \tft_ctrl_inst|cnt_v ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [1:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b ;
wire [9:0] \tft_ctrl_inst|cnt_h ;
wire [13:0] \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [13:0] \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [0:0] \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b ;
wire [1:0] \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node ;
wire [13:0] \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [13:0] \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \uart_rx_inst|rx_data ;
wire [7:0] \uart_rx_inst|po_data ;
wire [3:0] \uart_rx_inst|bit_cnt ;
wire [12:0] \uart_rx_inst|baud_cnt ;
wire [7:0] \sobel_ctrl_inst|wr_data2 ;
wire [7:0] \sobel_ctrl_inst|wr_data1 ;
wire [15:0] \sobel_ctrl_inst|po_data ;
wire [8:0] \sobel_ctrl_inst|gy ;
wire [7:0] \sobel_ctrl_inst|gxy ;
wire [8:0] \sobel_ctrl_inst|gx ;
wire [7:0] \sobel_ctrl_inst|cnt_row ;
wire [7:0] \sobel_ctrl_inst|cnt_rd ;
wire [7:0] \sobel_ctrl_inst|cnt_col ;
wire [7:0] \sobel_ctrl_inst|c3 ;
wire [7:0] \sobel_ctrl_inst|c2 ;
wire [7:0] \sobel_ctrl_inst|c1 ;
wire [7:0] \sobel_ctrl_inst|b3 ;
wire [7:0] \sobel_ctrl_inst|b2 ;
wire [7:0] \sobel_ctrl_inst|b1 ;
wire [7:0] \sobel_ctrl_inst|a3 ;
wire [7:0] \sobel_ctrl_inst|a2 ;
wire [7:0] \sobel_ctrl_inst|a1 ;
wire [13:0] \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [0:0] \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b ;
wire [1:0] \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node ;
wire [13:0] \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [13:0] \tft_pic_inst|wr_addr ;
wire [13:0] \tft_pic_inst|rd_addr ;
wire [15:0] \tft_pic_inst|pix_back_data ;

wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ;
wire [0:0] \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [0:0] \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ;
wire [0:0] \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus [0];

assign \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];

assign \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus [0];

assign \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \rgb[0]~output (
	.i(\tft_ctrl_inst|rgb[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \rgb[1]~output (
	.i(\tft_ctrl_inst|rgb[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \rgb[2]~output (
	.i(\tft_ctrl_inst|rgb[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \rgb[3]~output (
	.i(\tft_ctrl_inst|rgb[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \rgb[4]~output (
	.i(\tft_ctrl_inst|rgb[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \rgb[5]~output (
	.i(\tft_ctrl_inst|rgb[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \rgb[6]~output (
	.i(\tft_ctrl_inst|rgb[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \rgb[7]~output (
	.i(\tft_ctrl_inst|rgb[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \rgb[8]~output (
	.i(\tft_ctrl_inst|rgb[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[8]),
	.obar());
// synopsys translate_off
defparam \rgb[8]~output .bus_hold = "false";
defparam \rgb[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \rgb[9]~output (
	.i(\tft_ctrl_inst|rgb[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[9]),
	.obar());
// synopsys translate_off
defparam \rgb[9]~output .bus_hold = "false";
defparam \rgb[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \rgb[10]~output (
	.i(\tft_ctrl_inst|rgb[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[10]),
	.obar());
// synopsys translate_off
defparam \rgb[10]~output .bus_hold = "false";
defparam \rgb[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \rgb[11]~output (
	.i(\tft_ctrl_inst|rgb[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[11]),
	.obar());
// synopsys translate_off
defparam \rgb[11]~output .bus_hold = "false";
defparam \rgb[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \rgb[12]~output (
	.i(\tft_ctrl_inst|rgb[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[12]),
	.obar());
// synopsys translate_off
defparam \rgb[12]~output .bus_hold = "false";
defparam \rgb[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \rgb[13]~output (
	.i(\tft_ctrl_inst|rgb[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[13]),
	.obar());
// synopsys translate_off
defparam \rgb[13]~output .bus_hold = "false";
defparam \rgb[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \rgb[14]~output (
	.i(\tft_ctrl_inst|rgb[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[14]),
	.obar());
// synopsys translate_off
defparam \rgb[14]~output .bus_hold = "false";
defparam \rgb[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \rgb[15]~output (
	.i(\tft_ctrl_inst|rgb[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[15]),
	.obar());
// synopsys translate_off
defparam \rgb[15]~output .bus_hold = "false";
defparam \rgb[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \hsync~output (
	.i(\tft_ctrl_inst|LessThan0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \vsync~output (
	.i(\tft_ctrl_inst|LessThan1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \tft_clk~output (
	.i(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_clk),
	.obar());
// synopsys translate_off
defparam \tft_clk~output .bus_hold = "false";
defparam \tft_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \tft_bl~output (
	.i(!\rst_n~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_bl),
	.obar());
// synopsys translate_off
defparam \tft_bl~output .bus_hold = "false";
defparam \tft_bl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \tft_de~output (
	.i(\tft_ctrl_inst|tft_de~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_de),
	.obar());
// synopsys translate_off
defparam \tft_de~output .bus_hold = "false";
defparam \tft_de~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \tx~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 25;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 25;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 5;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 9;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 9;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3267;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \tft_ctrl_inst|Add0~0 (
// Equation(s):
// \tft_ctrl_inst|Add0~0_combout  = \tft_ctrl_inst|cnt_h [0] $ (VCC)
// \tft_ctrl_inst|Add0~1  = CARRY(\tft_ctrl_inst|cnt_h [0])

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add0~0_combout ),
	.cout(\tft_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \tft_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~0 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~0_combout  = (\tft_ctrl_inst|Add0~0_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(\tft_ctrl_inst|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~0 .lut_mask = 16'h00AA;
defparam \tft_ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N1
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneive_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ((!\sys_rst_n~input_o ) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_n~0 .lut_mask = 16'h3FFF;
defparam \rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~0clkctrl .clock_type = "global clock";
defparam \rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \tft_ctrl_inst|cnt_h[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|cnt_h~0_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \tft_ctrl_inst|Add0~2 (
// Equation(s):
// \tft_ctrl_inst|Add0~2_combout  = (\tft_ctrl_inst|cnt_h [1] & (!\tft_ctrl_inst|Add0~1 )) # (!\tft_ctrl_inst|cnt_h [1] & ((\tft_ctrl_inst|Add0~1 ) # (GND)))
// \tft_ctrl_inst|Add0~3  = CARRY((!\tft_ctrl_inst|Add0~1 ) # (!\tft_ctrl_inst|cnt_h [1]))

	.dataa(\tft_ctrl_inst|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~1 ),
	.combout(\tft_ctrl_inst|Add0~2_combout ),
	.cout(\tft_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \tft_ctrl_inst|cnt_h[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|Add0~2_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \tft_ctrl_inst|Add0~4 (
// Equation(s):
// \tft_ctrl_inst|Add0~4_combout  = (\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Add0~3  $ (GND))) # (!\tft_ctrl_inst|cnt_h [2] & (!\tft_ctrl_inst|Add0~3  & VCC))
// \tft_ctrl_inst|Add0~5  = CARRY((\tft_ctrl_inst|cnt_h [2] & !\tft_ctrl_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~3 ),
	.combout(\tft_ctrl_inst|Add0~4_combout ),
	.cout(\tft_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~1 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~1_combout  = (\tft_ctrl_inst|Add0~4_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add0~4_combout ),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~1 .lut_mask = 16'h00F0;
defparam \tft_ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \tft_ctrl_inst|cnt_h[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add0~6 (
// Equation(s):
// \tft_ctrl_inst|Add0~6_combout  = (\tft_ctrl_inst|cnt_h [3] & (!\tft_ctrl_inst|Add0~5 )) # (!\tft_ctrl_inst|cnt_h [3] & ((\tft_ctrl_inst|Add0~5 ) # (GND)))
// \tft_ctrl_inst|Add0~7  = CARRY((!\tft_ctrl_inst|Add0~5 ) # (!\tft_ctrl_inst|cnt_h [3]))

	.dataa(\tft_ctrl_inst|cnt_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~5 ),
	.combout(\tft_ctrl_inst|Add0~6_combout ),
	.cout(\tft_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~2 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~2_combout  = (\tft_ctrl_inst|Add0~6_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(\tft_ctrl_inst|Add0~6_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~2 .lut_mask = 16'h0A0A;
defparam \tft_ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \tft_ctrl_inst|cnt_h[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|cnt_h~2_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add0~8 (
// Equation(s):
// \tft_ctrl_inst|Add0~8_combout  = (\tft_ctrl_inst|cnt_h [4] & (\tft_ctrl_inst|Add0~7  $ (GND))) # (!\tft_ctrl_inst|cnt_h [4] & (!\tft_ctrl_inst|Add0~7  & VCC))
// \tft_ctrl_inst|Add0~9  = CARRY((\tft_ctrl_inst|cnt_h [4] & !\tft_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~7 ),
	.combout(\tft_ctrl_inst|Add0~8_combout ),
	.cout(\tft_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \tft_ctrl_inst|cnt_h[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|Add0~8_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add0~10 (
// Equation(s):
// \tft_ctrl_inst|Add0~10_combout  = (\tft_ctrl_inst|cnt_h [5] & (!\tft_ctrl_inst|Add0~9 )) # (!\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|Add0~9 ) # (GND)))
// \tft_ctrl_inst|Add0~11  = CARRY((!\tft_ctrl_inst|Add0~9 ) # (!\tft_ctrl_inst|cnt_h [5]))

	.dataa(\tft_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~9 ),
	.combout(\tft_ctrl_inst|Add0~10_combout ),
	.cout(\tft_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \tft_ctrl_inst|cnt_h[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|Add0~10_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~1 (
// Equation(s):
// \tft_ctrl_inst|Equal0~1_combout  = (!\tft_ctrl_inst|cnt_h [0] & (!\tft_ctrl_inst|cnt_h [1] & (!\tft_ctrl_inst|cnt_h [5] & !\tft_ctrl_inst|cnt_h [4])))

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(\tft_ctrl_inst|cnt_h [5]),
	.datad(\tft_ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add0~12 (
// Equation(s):
// \tft_ctrl_inst|Add0~12_combout  = (\tft_ctrl_inst|cnt_h [6] & (\tft_ctrl_inst|Add0~11  $ (GND))) # (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|Add0~11  & VCC))
// \tft_ctrl_inst|Add0~13  = CARRY((\tft_ctrl_inst|cnt_h [6] & !\tft_ctrl_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~11 ),
	.combout(\tft_ctrl_inst|Add0~12_combout ),
	.cout(\tft_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \tft_ctrl_inst|cnt_h[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|Add0~12_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add0~14 (
// Equation(s):
// \tft_ctrl_inst|Add0~14_combout  = (\tft_ctrl_inst|cnt_h [7] & (!\tft_ctrl_inst|Add0~13 )) # (!\tft_ctrl_inst|cnt_h [7] & ((\tft_ctrl_inst|Add0~13 ) # (GND)))
// \tft_ctrl_inst|Add0~15  = CARRY((!\tft_ctrl_inst|Add0~13 ) # (!\tft_ctrl_inst|cnt_h [7]))

	.dataa(\tft_ctrl_inst|cnt_h [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~13 ),
	.combout(\tft_ctrl_inst|Add0~14_combout ),
	.cout(\tft_ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \tft_ctrl_inst|cnt_h[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|Add0~14_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add0~16 (
// Equation(s):
// \tft_ctrl_inst|Add0~16_combout  = (\tft_ctrl_inst|cnt_h [8] & (\tft_ctrl_inst|Add0~15  $ (GND))) # (!\tft_ctrl_inst|cnt_h [8] & (!\tft_ctrl_inst|Add0~15  & VCC))
// \tft_ctrl_inst|Add0~17  = CARRY((\tft_ctrl_inst|cnt_h [8] & !\tft_ctrl_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~15 ),
	.combout(\tft_ctrl_inst|Add0~16_combout ),
	.cout(\tft_ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \tft_ctrl_inst|cnt_h[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|Add0~16_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add0~18 (
// Equation(s):
// \tft_ctrl_inst|Add0~18_combout  = \tft_ctrl_inst|Add0~17  $ (\tft_ctrl_inst|cnt_h [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_h [9]),
	.cin(\tft_ctrl_inst|Add0~17 ),
	.combout(\tft_ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \tft_ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~3 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~3_combout  = (\tft_ctrl_inst|Add0~18_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add0~18_combout ),
	.datac(\tft_ctrl_inst|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~3 .lut_mask = 16'h0C0C;
defparam \tft_ctrl_inst|cnt_h~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \tft_ctrl_inst|cnt_h[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|cnt_h~3_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~0 (
// Equation(s):
// \tft_ctrl_inst|Equal0~0_combout  = (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [7] & (!\tft_ctrl_inst|cnt_h [8] & \tft_ctrl_inst|cnt_h [9])))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(\tft_ctrl_inst|cnt_h [8]),
	.datad(\tft_ctrl_inst|cnt_h [9]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~0 .lut_mask = 16'h0100;
defparam \tft_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~2 (
// Equation(s):
// \tft_ctrl_inst|Equal0~2_combout  = (\tft_ctrl_inst|cnt_h [3] & (\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Equal0~1_combout  & \tft_ctrl_inst|Equal0~0_combout )))

	.dataa(\tft_ctrl_inst|cnt_h [3]),
	.datab(\tft_ctrl_inst|cnt_h [2]),
	.datac(\tft_ctrl_inst|Equal0~1_combout ),
	.datad(\tft_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~2 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add1~0 (
// Equation(s):
// \tft_ctrl_inst|Add1~0_combout  = \tft_ctrl_inst|cnt_v [0] $ (VCC)
// \tft_ctrl_inst|Add1~1  = CARRY(\tft_ctrl_inst|cnt_v [0])

	.dataa(\tft_ctrl_inst|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add1~0_combout ),
	.cout(\tft_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \tft_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[0]~10_combout  = (\tft_ctrl_inst|Add1~0_combout  & (((\tft_ctrl_inst|cnt_v [0] & !\tft_ctrl_inst|Equal0~2_combout )) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~0_combout  & (((\tft_ctrl_inst|cnt_v [0] & 
// !\tft_ctrl_inst|Equal0~2_combout ))))

	.dataa(\tft_ctrl_inst|Add1~0_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [0]),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h22F2;
defparam \tft_ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \tft_ctrl_inst|cnt_v[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|cnt_v[0]~10_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add1~2 (
// Equation(s):
// \tft_ctrl_inst|Add1~2_combout  = (\tft_ctrl_inst|cnt_v [1] & (!\tft_ctrl_inst|Add1~1 )) # (!\tft_ctrl_inst|cnt_v [1] & ((\tft_ctrl_inst|Add1~1 ) # (GND)))
// \tft_ctrl_inst|Add1~3  = CARRY((!\tft_ctrl_inst|Add1~1 ) # (!\tft_ctrl_inst|cnt_v [1]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~1 ),
	.combout(\tft_ctrl_inst|Add1~2_combout ),
	.cout(\tft_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[1]~9 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[1]~9_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~2_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [1]) # ((\tft_ctrl_inst|Add1~2_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~2_combout ),
	.datac(\tft_ctrl_inst|cnt_v [1]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[1]~9 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \tft_ctrl_inst|cnt_v[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add1~4 (
// Equation(s):
// \tft_ctrl_inst|Add1~4_combout  = (\tft_ctrl_inst|cnt_v [2] & (\tft_ctrl_inst|Add1~3  $ (GND))) # (!\tft_ctrl_inst|cnt_v [2] & (!\tft_ctrl_inst|Add1~3  & VCC))
// \tft_ctrl_inst|Add1~5  = CARRY((\tft_ctrl_inst|cnt_v [2] & !\tft_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~3 ),
	.combout(\tft_ctrl_inst|Add1~4_combout ),
	.cout(\tft_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[2]~3 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[2]~3_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~4_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [2]) # ((\tft_ctrl_inst|Add1~4_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~4_combout ),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[2]~3 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \tft_ctrl_inst|cnt_v[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add1~6 (
// Equation(s):
// \tft_ctrl_inst|Add1~6_combout  = (\tft_ctrl_inst|cnt_v [3] & (!\tft_ctrl_inst|Add1~5 )) # (!\tft_ctrl_inst|cnt_v [3] & ((\tft_ctrl_inst|Add1~5 ) # (GND)))
// \tft_ctrl_inst|Add1~7  = CARRY((!\tft_ctrl_inst|Add1~5 ) # (!\tft_ctrl_inst|cnt_v [3]))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~5 ),
	.combout(\tft_ctrl_inst|Add1~6_combout ),
	.cout(\tft_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[3]~2 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[3]~2_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~6_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [3]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout  
// & \tft_ctrl_inst|Add1~6_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [3]),
	.datad(\tft_ctrl_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[3]~2 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \tft_ctrl_inst|cnt_v[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add1~8 (
// Equation(s):
// \tft_ctrl_inst|Add1~8_combout  = (\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|Add1~7  $ (GND))) # (!\tft_ctrl_inst|cnt_v [4] & (!\tft_ctrl_inst|Add1~7  & VCC))
// \tft_ctrl_inst|Add1~9  = CARRY((\tft_ctrl_inst|cnt_v [4] & !\tft_ctrl_inst|Add1~7 ))

	.dataa(\tft_ctrl_inst|cnt_v [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~7 ),
	.combout(\tft_ctrl_inst|Add1~8_combout ),
	.cout(\tft_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[4]~1 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[4]~1_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~8_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [4]) # ((\tft_ctrl_inst|Add1~8_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~8_combout ),
	.datac(\tft_ctrl_inst|cnt_v [4]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[4]~1 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \tft_ctrl_inst|cnt_v[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add1~10 (
// Equation(s):
// \tft_ctrl_inst|Add1~10_combout  = (\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|Add1~9 )) # (!\tft_ctrl_inst|cnt_v [5] & ((\tft_ctrl_inst|Add1~9 ) # (GND)))
// \tft_ctrl_inst|Add1~11  = CARRY((!\tft_ctrl_inst|Add1~9 ) # (!\tft_ctrl_inst|cnt_v [5]))

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~9 ),
	.combout(\tft_ctrl_inst|Add1~10_combout ),
	.cout(\tft_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[5]~7 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[5]~7_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~10_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [5]) # ((\tft_ctrl_inst|Add1~10_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~10_combout ),
	.datac(\tft_ctrl_inst|cnt_v [5]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[5]~7 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \tft_ctrl_inst|cnt_v[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add1~12 (
// Equation(s):
// \tft_ctrl_inst|Add1~12_combout  = (\tft_ctrl_inst|cnt_v [6] & (\tft_ctrl_inst|Add1~11  $ (GND))) # (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|Add1~11  & VCC))
// \tft_ctrl_inst|Add1~13  = CARRY((\tft_ctrl_inst|cnt_v [6] & !\tft_ctrl_inst|Add1~11 ))

	.dataa(\tft_ctrl_inst|cnt_v [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~11 ),
	.combout(\tft_ctrl_inst|Add1~12_combout ),
	.cout(\tft_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[6]~6 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[6]~6_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~12_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [6]) # ((\tft_ctrl_inst|Add1~12_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~12_combout ),
	.datac(\tft_ctrl_inst|cnt_v [6]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[6]~6 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \tft_ctrl_inst|cnt_v[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add1~14 (
// Equation(s):
// \tft_ctrl_inst|Add1~14_combout  = (\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|Add1~13 )) # (!\tft_ctrl_inst|cnt_v [7] & ((\tft_ctrl_inst|Add1~13 ) # (GND)))
// \tft_ctrl_inst|Add1~15  = CARRY((!\tft_ctrl_inst|Add1~13 ) # (!\tft_ctrl_inst|cnt_v [7]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~13 ),
	.combout(\tft_ctrl_inst|Add1~14_combout ),
	.cout(\tft_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[7]~5 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[7]~5_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~14_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [7]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout 
//  & \tft_ctrl_inst|Add1~14_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[7]~5 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \tft_ctrl_inst|cnt_v[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \tft_ctrl_inst|Add1~16 (
// Equation(s):
// \tft_ctrl_inst|Add1~16_combout  = (\tft_ctrl_inst|cnt_v [8] & (\tft_ctrl_inst|Add1~15  $ (GND))) # (!\tft_ctrl_inst|cnt_v [8] & (!\tft_ctrl_inst|Add1~15  & VCC))
// \tft_ctrl_inst|Add1~17  = CARRY((\tft_ctrl_inst|cnt_v [8] & !\tft_ctrl_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~15 ),
	.combout(\tft_ctrl_inst|Add1~16_combout ),
	.cout(\tft_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[8]~4 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[8]~4_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~16_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [8]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout 
//  & \tft_ctrl_inst|Add1~16_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [8]),
	.datad(\tft_ctrl_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8]~4 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \tft_ctrl_inst|cnt_v[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \tft_ctrl_inst|always1~0 (
// Equation(s):
// \tft_ctrl_inst|always1~0_combout  = (\tft_ctrl_inst|cnt_v [3] & (\tft_ctrl_inst|cnt_v [2] & (\tft_ctrl_inst|cnt_v [4] & \tft_ctrl_inst|cnt_v [8])))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(\tft_ctrl_inst|cnt_v [2]),
	.datac(\tft_ctrl_inst|cnt_v [4]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~0 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \tft_ctrl_inst|always1~1 (
// Equation(s):
// \tft_ctrl_inst|always1~1_combout  = (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|cnt_v [9] & (!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|cnt_v [5])))

	.dataa(\tft_ctrl_inst|cnt_v [6]),
	.datab(\tft_ctrl_inst|cnt_v [9]),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|cnt_v [5]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~1 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \tft_ctrl_inst|always1~2 (
// Equation(s):
// \tft_ctrl_inst|always1~2_combout  = (\tft_ctrl_inst|cnt_v [0] & !\tft_ctrl_inst|cnt_v [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|cnt_v [0]),
	.datad(\tft_ctrl_inst|cnt_v [1]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~2 .lut_mask = 16'h00F0;
defparam \tft_ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[8]~0 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[8]~0_combout  = ((\tft_ctrl_inst|always1~0_combout  & (\tft_ctrl_inst|always1~1_combout  & \tft_ctrl_inst|always1~2_combout ))) # (!\tft_ctrl_inst|Equal0~2_combout )

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|always1~0_combout ),
	.datac(\tft_ctrl_inst|always1~1_combout ),
	.datad(\tft_ctrl_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8]~0 .lut_mask = 16'hD555;
defparam \tft_ctrl_inst|cnt_v[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \tft_ctrl_inst|Add1~18 (
// Equation(s):
// \tft_ctrl_inst|Add1~18_combout  = \tft_ctrl_inst|cnt_v [9] $ (\tft_ctrl_inst|Add1~17 )

	.dataa(\tft_ctrl_inst|cnt_v [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_ctrl_inst|Add1~17 ),
	.combout(\tft_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~18 .lut_mask = 16'h5A5A;
defparam \tft_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[9]~8 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[9]~8_combout  = (\tft_ctrl_inst|cnt_v [9] & (((!\tft_ctrl_inst|cnt_v[8]~0_combout  & \tft_ctrl_inst|Add1~18_combout )) # (!\tft_ctrl_inst|Equal0~2_combout ))) # (!\tft_ctrl_inst|cnt_v [9] & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & 
// (\tft_ctrl_inst|Add1~18_combout )))

	.dataa(\tft_ctrl_inst|cnt_v [9]),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|Add1~18_combout ),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[9]~8 .lut_mask = 16'h30BA;
defparam \tft_ctrl_inst|cnt_v[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \tft_ctrl_inst|cnt_v[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_ctrl_inst|cnt_v[9]~8_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~3 (
// Equation(s):
// \tft_ctrl_inst|tft_de~3_combout  = ((!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [8] & !\tft_ctrl_inst|cnt_h [7]))) # (!\tft_ctrl_inst|cnt_h [9])

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [9]),
	.datac(\tft_ctrl_inst|cnt_h [8]),
	.datad(\tft_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~3 .lut_mask = 16'h3337;
defparam \tft_ctrl_inst|tft_de~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~4 (
// Equation(s):
// \tft_ctrl_inst|tft_de~4_combout  = ((!\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|cnt_v [6]))) # (!\tft_ctrl_inst|cnt_v [8])

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(\tft_ctrl_inst|cnt_v [7]),
	.datac(\tft_ctrl_inst|cnt_v [6]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~4 .lut_mask = 16'h01FF;
defparam \tft_ctrl_inst|tft_de~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~5 (
// Equation(s):
// \tft_ctrl_inst|tft_de~5_combout  = (!\tft_ctrl_inst|cnt_v [9] & (\tft_ctrl_inst|tft_de~3_combout  & (!\tft_ctrl_inst|always1~0_combout  & \tft_ctrl_inst|tft_de~4_combout )))

	.dataa(\tft_ctrl_inst|cnt_v [9]),
	.datab(\tft_ctrl_inst|tft_de~3_combout ),
	.datac(\tft_ctrl_inst|always1~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~4_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~5 .lut_mask = 16'h0400;
defparam \tft_ctrl_inst|tft_de~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \tft_ctrl_inst|LessThan4~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan4~0_combout  = (!\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|cnt_v [8])))

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(\tft_ctrl_inst|cnt_v [6]),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan4~0 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~0 (
// Equation(s):
// \tft_ctrl_inst|tft_de~0_combout  = (\tft_ctrl_inst|cnt_v [4]) # (((\tft_ctrl_inst|cnt_v [2] & \tft_ctrl_inst|cnt_v [3])) # (!\tft_ctrl_inst|LessThan4~0_combout ))

	.dataa(\tft_ctrl_inst|cnt_v [2]),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(\tft_ctrl_inst|cnt_v [3]),
	.datad(\tft_ctrl_inst|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~0 .lut_mask = 16'hECFF;
defparam \tft_ctrl_inst|tft_de~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~0_combout  = (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [9] & (!\tft_ctrl_inst|cnt_h [8] & !\tft_ctrl_inst|cnt_h [7])))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [9]),
	.datac(\tft_ctrl_inst|cnt_h [8]),
	.datad(\tft_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~0 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \tft_ctrl_inst|LessThan2~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan2~0_combout  = ((!\tft_ctrl_inst|cnt_h [2] & ((!\tft_ctrl_inst|cnt_h [1]) # (!\tft_ctrl_inst|cnt_h [0])))) # (!\tft_ctrl_inst|cnt_h [3])

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(\tft_ctrl_inst|cnt_h [3]),
	.datad(\tft_ctrl_inst|cnt_h [2]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan2~0 .lut_mask = 16'h0F7F;
defparam \tft_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~1 (
// Equation(s):
// \tft_ctrl_inst|tft_de~1_combout  = ((\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|cnt_h [4]) # (!\tft_ctrl_inst|LessThan2~0_combout )))) # (!\tft_ctrl_inst|LessThan0~0_combout )

	.dataa(\tft_ctrl_inst|cnt_h [5]),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(\tft_ctrl_inst|LessThan0~0_combout ),
	.datad(\tft_ctrl_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~1 .lut_mask = 16'h8FAF;
defparam \tft_ctrl_inst|tft_de~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~2 (
// Equation(s):
// \tft_ctrl_inst|tft_de~2_combout  = (\tft_ctrl_inst|cnt_h [9] & ((\tft_ctrl_inst|cnt_h [4]) # ((\tft_ctrl_inst|cnt_h [5]) # (!\tft_ctrl_inst|LessThan2~0_combout ))))

	.dataa(\tft_ctrl_inst|cnt_h [9]),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(\tft_ctrl_inst|cnt_h [5]),
	.datad(\tft_ctrl_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~2 .lut_mask = 16'hA8AA;
defparam \tft_ctrl_inst|tft_de~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~6 (
// Equation(s):
// \tft_ctrl_inst|tft_de~6_combout  = (\tft_ctrl_inst|tft_de~5_combout  & (\tft_ctrl_inst|tft_de~0_combout  & (\tft_ctrl_inst|tft_de~1_combout  & !\tft_ctrl_inst|tft_de~2_combout )))

	.dataa(\tft_ctrl_inst|tft_de~5_combout ),
	.datab(\tft_ctrl_inst|tft_de~0_combout ),
	.datac(\tft_ctrl_inst|tft_de~1_combout ),
	.datad(\tft_ctrl_inst|tft_de~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~6 .lut_mask = 16'h0080;
defparam \tft_ctrl_inst|tft_de~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \tft_ctrl_inst|Add2~0 (
// Equation(s):
// \tft_ctrl_inst|Add2~0_combout  = (\tft_ctrl_inst|cnt_h [0] & (\tft_ctrl_inst|cnt_h [1] $ (VCC))) # (!\tft_ctrl_inst|cnt_h [0] & (\tft_ctrl_inst|cnt_h [1] & VCC))
// \tft_ctrl_inst|Add2~1  = CARRY((\tft_ctrl_inst|cnt_h [0] & \tft_ctrl_inst|cnt_h [1]))

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add2~0_combout ),
	.cout(\tft_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~0 .lut_mask = 16'h6688;
defparam \tft_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add2~2 (
// Equation(s):
// \tft_ctrl_inst|Add2~2_combout  = (\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Add2~1  & VCC)) # (!\tft_ctrl_inst|cnt_h [2] & (!\tft_ctrl_inst|Add2~1 ))
// \tft_ctrl_inst|Add2~3  = CARRY((!\tft_ctrl_inst|cnt_h [2] & !\tft_ctrl_inst|Add2~1 ))

	.dataa(\tft_ctrl_inst|cnt_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~1 ),
	.combout(\tft_ctrl_inst|Add2~2_combout ),
	.cout(\tft_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~2 .lut_mask = 16'hA505;
defparam \tft_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add2~4 (
// Equation(s):
// \tft_ctrl_inst|Add2~4_combout  = (\tft_ctrl_inst|cnt_h [3] & (\tft_ctrl_inst|Add2~3  $ (GND))) # (!\tft_ctrl_inst|cnt_h [3] & (!\tft_ctrl_inst|Add2~3  & VCC))
// \tft_ctrl_inst|Add2~5  = CARRY((\tft_ctrl_inst|cnt_h [3] & !\tft_ctrl_inst|Add2~3 ))

	.dataa(\tft_ctrl_inst|cnt_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~3 ),
	.combout(\tft_ctrl_inst|Add2~4_combout ),
	.cout(\tft_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add2~6 (
// Equation(s):
// \tft_ctrl_inst|Add2~6_combout  = (\tft_ctrl_inst|cnt_h [4] & (\tft_ctrl_inst|Add2~5  & VCC)) # (!\tft_ctrl_inst|cnt_h [4] & (!\tft_ctrl_inst|Add2~5 ))
// \tft_ctrl_inst|Add2~7  = CARRY((!\tft_ctrl_inst|cnt_h [4] & !\tft_ctrl_inst|Add2~5 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~5 ),
	.combout(\tft_ctrl_inst|Add2~6_combout ),
	.cout(\tft_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~6 .lut_mask = 16'hC303;
defparam \tft_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add2~8 (
// Equation(s):
// \tft_ctrl_inst|Add2~8_combout  = (\tft_ctrl_inst|cnt_h [5] & (\tft_ctrl_inst|Add2~7  $ (GND))) # (!\tft_ctrl_inst|cnt_h [5] & (!\tft_ctrl_inst|Add2~7  & VCC))
// \tft_ctrl_inst|Add2~9  = CARRY((\tft_ctrl_inst|cnt_h [5] & !\tft_ctrl_inst|Add2~7 ))

	.dataa(\tft_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~7 ),
	.combout(\tft_ctrl_inst|Add2~8_combout ),
	.cout(\tft_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add2~10 (
// Equation(s):
// \tft_ctrl_inst|Add2~10_combout  = (\tft_ctrl_inst|cnt_h [6] & (\tft_ctrl_inst|Add2~9  & VCC)) # (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|Add2~9 ))
// \tft_ctrl_inst|Add2~11  = CARRY((!\tft_ctrl_inst|cnt_h [6] & !\tft_ctrl_inst|Add2~9 ))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~9 ),
	.combout(\tft_ctrl_inst|Add2~10_combout ),
	.cout(\tft_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~10 .lut_mask = 16'hA505;
defparam \tft_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add2~12 (
// Equation(s):
// \tft_ctrl_inst|Add2~12_combout  = (\tft_ctrl_inst|cnt_h [7] & ((GND) # (!\tft_ctrl_inst|Add2~11 ))) # (!\tft_ctrl_inst|cnt_h [7] & (\tft_ctrl_inst|Add2~11  $ (GND)))
// \tft_ctrl_inst|Add2~13  = CARRY((\tft_ctrl_inst|cnt_h [7]) # (!\tft_ctrl_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~11 ),
	.combout(\tft_ctrl_inst|Add2~12_combout ),
	.cout(\tft_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add2~14 (
// Equation(s):
// \tft_ctrl_inst|Add2~14_combout  = (\tft_ctrl_inst|cnt_h [8] & (\tft_ctrl_inst|Add2~13  & VCC)) # (!\tft_ctrl_inst|cnt_h [8] & (!\tft_ctrl_inst|Add2~13 ))
// \tft_ctrl_inst|Add2~15  = CARRY((!\tft_ctrl_inst|cnt_h [8] & !\tft_ctrl_inst|Add2~13 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~13 ),
	.combout(\tft_ctrl_inst|Add2~14_combout ),
	.cout(\tft_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~14 .lut_mask = 16'hC303;
defparam \tft_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add2~16 (
// Equation(s):
// \tft_ctrl_inst|Add2~16_combout  = \tft_ctrl_inst|Add2~15  $ (\tft_ctrl_inst|cnt_h [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_h [9]),
	.cin(\tft_ctrl_inst|Add2~15 ),
	.combout(\tft_ctrl_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~16 .lut_mask = 16'h0FF0;
defparam \tft_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add3~0 (
// Equation(s):
// \tft_ctrl_inst|Add3~0_combout  = \tft_ctrl_inst|cnt_v [2] $ (VCC)
// \tft_ctrl_inst|Add3~1  = CARRY(\tft_ctrl_inst|cnt_v [2])

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~0_combout ),
	.cout(\tft_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \tft_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add3~2 (
// Equation(s):
// \tft_ctrl_inst|Add3~2_combout  = (\tft_ctrl_inst|cnt_v [3] & (!\tft_ctrl_inst|Add3~1 )) # (!\tft_ctrl_inst|cnt_v [3] & ((\tft_ctrl_inst|Add3~1 ) # (GND)))
// \tft_ctrl_inst|Add3~3  = CARRY((!\tft_ctrl_inst|Add3~1 ) # (!\tft_ctrl_inst|cnt_v [3]))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~1 ),
	.combout(\tft_ctrl_inst|Add3~2_combout ),
	.cout(\tft_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add3~4 (
// Equation(s):
// \tft_ctrl_inst|Add3~4_combout  = (\tft_ctrl_inst|cnt_v [4] & ((GND) # (!\tft_ctrl_inst|Add3~3 ))) # (!\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|Add3~3  $ (GND)))
// \tft_ctrl_inst|Add3~5  = CARRY((\tft_ctrl_inst|cnt_v [4]) # (!\tft_ctrl_inst|Add3~3 ))

	.dataa(\tft_ctrl_inst|cnt_v [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~3 ),
	.combout(\tft_ctrl_inst|Add3~4_combout ),
	.cout(\tft_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~4 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add3~6 (
// Equation(s):
// \tft_ctrl_inst|Add3~6_combout  = (\tft_ctrl_inst|cnt_v [5] & (\tft_ctrl_inst|Add3~5  & VCC)) # (!\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|Add3~5 ))
// \tft_ctrl_inst|Add3~7  = CARRY((!\tft_ctrl_inst|cnt_v [5] & !\tft_ctrl_inst|Add3~5 ))

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~5 ),
	.combout(\tft_ctrl_inst|Add3~6_combout ),
	.cout(\tft_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~6 .lut_mask = 16'hA505;
defparam \tft_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add3~8 (
// Equation(s):
// \tft_ctrl_inst|Add3~8_combout  = (\tft_ctrl_inst|cnt_v [6] & ((GND) # (!\tft_ctrl_inst|Add3~7 ))) # (!\tft_ctrl_inst|cnt_v [6] & (\tft_ctrl_inst|Add3~7  $ (GND)))
// \tft_ctrl_inst|Add3~9  = CARRY((\tft_ctrl_inst|cnt_v [6]) # (!\tft_ctrl_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~7 ),
	.combout(\tft_ctrl_inst|Add3~8_combout ),
	.cout(\tft_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~8 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add3~10 (
// Equation(s):
// \tft_ctrl_inst|Add3~10_combout  = (\tft_ctrl_inst|cnt_v [7] & (\tft_ctrl_inst|Add3~9  & VCC)) # (!\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|Add3~9 ))
// \tft_ctrl_inst|Add3~11  = CARRY((!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|Add3~9 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~9 ),
	.combout(\tft_ctrl_inst|Add3~10_combout ),
	.cout(\tft_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~10 .lut_mask = 16'hC303;
defparam \tft_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \tft_pic_inst|rd_en~1 (
// Equation(s):
// \tft_pic_inst|rd_en~1_combout  = (\tft_ctrl_inst|Add3~2_combout  & (\tft_ctrl_inst|Add3~6_combout  & (\tft_ctrl_inst|Add3~4_combout  & \tft_ctrl_inst|Add3~10_combout )))

	.dataa(\tft_ctrl_inst|Add3~2_combout ),
	.datab(\tft_ctrl_inst|Add3~6_combout ),
	.datac(\tft_ctrl_inst|Add3~4_combout ),
	.datad(\tft_ctrl_inst|Add3~10_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~1 .lut_mask = 16'h8000;
defparam \tft_pic_inst|rd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \tft_pic_inst|rd_en~0 (
// Equation(s):
// \tft_pic_inst|rd_en~0_combout  = (\tft_ctrl_inst|cnt_v [1]) # ((\tft_ctrl_inst|Add3~0_combout ) # ((\tft_ctrl_inst|cnt_v [0]) # (!\tft_ctrl_inst|tft_de~6_combout )))

	.dataa(\tft_ctrl_inst|cnt_v [1]),
	.datab(\tft_ctrl_inst|Add3~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [0]),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~0 .lut_mask = 16'hFEFF;
defparam \tft_pic_inst|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \tft_pic_inst|rd_en~2 (
// Equation(s):
// \tft_pic_inst|rd_en~2_combout  = (\tft_pic_inst|rd_en~1_combout  & ((\tft_pic_inst|rd_en~0_combout ) # (\tft_ctrl_inst|Add3~10_combout  $ (!\tft_ctrl_inst|Add3~8_combout )))) # (!\tft_pic_inst|rd_en~1_combout  & (\tft_ctrl_inst|Add3~10_combout  $ 
// ((!\tft_ctrl_inst|Add3~8_combout ))))

	.dataa(\tft_ctrl_inst|Add3~10_combout ),
	.datab(\tft_ctrl_inst|Add3~8_combout ),
	.datac(\tft_pic_inst|rd_en~1_combout ),
	.datad(\tft_pic_inst|rd_en~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~2 .lut_mask = 16'hF999;
defparam \tft_pic_inst|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add3~12 (
// Equation(s):
// \tft_ctrl_inst|Add3~12_combout  = (\tft_ctrl_inst|cnt_v [8] & ((GND) # (!\tft_ctrl_inst|Add3~11 ))) # (!\tft_ctrl_inst|cnt_v [8] & (\tft_ctrl_inst|Add3~11  $ (GND)))
// \tft_ctrl_inst|Add3~13  = CARRY((\tft_ctrl_inst|cnt_v [8]) # (!\tft_ctrl_inst|Add3~11 ))

	.dataa(\tft_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~11 ),
	.combout(\tft_ctrl_inst|Add3~12_combout ),
	.cout(\tft_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~12 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \tft_ctrl_inst|Add3~14 (
// Equation(s):
// \tft_ctrl_inst|Add3~14_combout  = \tft_ctrl_inst|Add3~13  $ (!\tft_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_v [9]),
	.cin(\tft_ctrl_inst|Add3~13 ),
	.combout(\tft_ctrl_inst|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~14 .lut_mask = 16'hF00F;
defparam \tft_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \tft_pic_inst|rd_en~6 (
// Equation(s):
// \tft_pic_inst|rd_en~6_combout  = (\tft_ctrl_inst|Add3~0_combout  & (((\tft_ctrl_inst|cnt_v [1] & \tft_ctrl_inst|cnt_v [0])) # (!\tft_ctrl_inst|tft_de~6_combout )))

	.dataa(\tft_ctrl_inst|cnt_v [1]),
	.datab(\tft_ctrl_inst|cnt_v [0]),
	.datac(\tft_ctrl_inst|Add3~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~6 .lut_mask = 16'h80F0;
defparam \tft_pic_inst|rd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \tft_pic_inst|rd_en~7 (
// Equation(s):
// \tft_pic_inst|rd_en~7_combout  = (!\tft_ctrl_inst|Add3~6_combout  & (((!\tft_ctrl_inst|Add3~2_combout  & !\tft_pic_inst|rd_en~6_combout )) # (!\tft_ctrl_inst|Add3~4_combout )))

	.dataa(\tft_ctrl_inst|Add3~2_combout ),
	.datab(\tft_ctrl_inst|Add3~6_combout ),
	.datac(\tft_ctrl_inst|Add3~4_combout ),
	.datad(\tft_pic_inst|rd_en~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~7 .lut_mask = 16'h0313;
defparam \tft_pic_inst|rd_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \tft_pic_inst|rd_en~8 (
// Equation(s):
// \tft_pic_inst|rd_en~8_combout  = (\tft_ctrl_inst|Add3~12_combout ) # ((\tft_ctrl_inst|Add3~14_combout ) # ((!\tft_ctrl_inst|Add3~10_combout  & \tft_pic_inst|rd_en~7_combout )))

	.dataa(\tft_ctrl_inst|Add3~10_combout ),
	.datab(\tft_ctrl_inst|Add3~12_combout ),
	.datac(\tft_ctrl_inst|Add3~14_combout ),
	.datad(\tft_pic_inst|rd_en~7_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~8 .lut_mask = 16'hFDFC;
defparam \tft_pic_inst|rd_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \tft_pic_inst|rd_en~3 (
// Equation(s):
// \tft_pic_inst|rd_en~3_combout  = (\tft_ctrl_inst|Add2~2_combout  & (\tft_ctrl_inst|Add2~4_combout  & (\tft_ctrl_inst|Add2~6_combout  & \tft_ctrl_inst|Add2~8_combout )))

	.dataa(\tft_ctrl_inst|Add2~2_combout ),
	.datab(\tft_ctrl_inst|Add2~4_combout ),
	.datac(\tft_ctrl_inst|Add2~6_combout ),
	.datad(\tft_ctrl_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~3 .lut_mask = 16'h8000;
defparam \tft_pic_inst|rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \tft_pic_inst|rd_en~4 (
// Equation(s):
// \tft_pic_inst|rd_en~4_combout  = ((!\tft_ctrl_inst|Add2~10_combout  & ((!\tft_pic_inst|rd_en~3_combout ) # (!\tft_ctrl_inst|Add2~0_combout )))) # (!\tft_ctrl_inst|Add2~12_combout )

	.dataa(\tft_ctrl_inst|Add2~0_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_ctrl_inst|Add2~10_combout ),
	.datad(\tft_pic_inst|rd_en~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~4 .lut_mask = 16'h373F;
defparam \tft_pic_inst|rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[2]~2 (
// Equation(s):
// \tft_pic_inst|pix_back_data[2]~2_combout  = (\tft_ctrl_inst|Add2~8_combout ) # (((\tft_ctrl_inst|Add2~12_combout ) # (\tft_ctrl_inst|Add2~10_combout )) # (!\tft_ctrl_inst|tft_de~6_combout ))

	.dataa(\tft_ctrl_inst|Add2~8_combout ),
	.datab(\tft_ctrl_inst|tft_de~6_combout ),
	.datac(\tft_ctrl_inst|Add2~12_combout ),
	.datad(\tft_ctrl_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[2]~2 .lut_mask = 16'hFFFB;
defparam \tft_pic_inst|pix_back_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \tft_pic_inst|rd_en~5 (
// Equation(s):
// \tft_pic_inst|rd_en~5_combout  = ((\tft_ctrl_inst|Add2~14_combout  & ((\tft_pic_inst|pix_back_data[2]~2_combout ))) # (!\tft_ctrl_inst|Add2~14_combout  & (\tft_pic_inst|rd_en~4_combout ))) # (!\tft_ctrl_inst|tft_de~6_combout )

	.dataa(\tft_ctrl_inst|Add2~14_combout ),
	.datab(\tft_ctrl_inst|tft_de~6_combout ),
	.datac(\tft_pic_inst|rd_en~4_combout ),
	.datad(\tft_pic_inst|pix_back_data[2]~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~5 .lut_mask = 16'hFB73;
defparam \tft_pic_inst|rd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \tft_pic_inst|rd_en~9 (
// Equation(s):
// \tft_pic_inst|rd_en~9_combout  = (\tft_ctrl_inst|Add2~16_combout ) # ((\tft_pic_inst|rd_en~2_combout ) # ((\tft_pic_inst|rd_en~8_combout ) # (\tft_pic_inst|rd_en~5_combout )))

	.dataa(\tft_ctrl_inst|Add2~16_combout ),
	.datab(\tft_pic_inst|rd_en~2_combout ),
	.datac(\tft_pic_inst|rd_en~8_combout ),
	.datad(\tft_pic_inst|rd_en~5_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~9 .lut_mask = 16'hFFFE;
defparam \tft_pic_inst|rd_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \tft_pic_inst|Add1~0 (
// Equation(s):
// \tft_pic_inst|Add1~0_combout  = \tft_pic_inst|rd_addr [0] $ (VCC)
// \tft_pic_inst|Add1~1  = CARRY(\tft_pic_inst|rd_addr [0])

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|Add1~0_combout ),
	.cout(\tft_pic_inst|Add1~1 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \tft_pic_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \tft_pic_inst|rd_addr[0]~0 (
// Equation(s):
// \tft_pic_inst|rd_addr[0]~0_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|rd_addr [0])) # (!\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|Add1~0_combout )))))

	.dataa(\tft_pic_inst|Equal1~4_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [0]),
	.datad(\tft_pic_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[0]~0 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rd_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \tft_pic_inst|rd_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \tft_pic_inst|Add1~2 (
// Equation(s):
// \tft_pic_inst|Add1~2_combout  = (\tft_pic_inst|rd_addr [1] & (!\tft_pic_inst|Add1~1 )) # (!\tft_pic_inst|rd_addr [1] & ((\tft_pic_inst|Add1~1 ) # (GND)))
// \tft_pic_inst|Add1~3  = CARRY((!\tft_pic_inst|Add1~1 ) # (!\tft_pic_inst|rd_addr [1]))

	.dataa(\tft_pic_inst|rd_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~1 ),
	.combout(\tft_pic_inst|Add1~2_combout ),
	.cout(\tft_pic_inst|Add1~3 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \tft_pic_inst|rd_addr[1]~1 (
// Equation(s):
// \tft_pic_inst|rd_addr[1]~1_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [1]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~2_combout ))))

	.dataa(\tft_pic_inst|Equal1~4_combout ),
	.datab(\tft_pic_inst|Add1~2_combout ),
	.datac(\tft_pic_inst|rd_addr [1]),
	.datad(\tft_pic_inst|rd_en~9_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[1]~1 .lut_mask = 16'h5044;
defparam \tft_pic_inst|rd_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \tft_pic_inst|rd_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \tft_pic_inst|Equal1~3 (
// Equation(s):
// \tft_pic_inst|Equal1~3_combout  = (\tft_pic_inst|rd_addr [1] & \tft_pic_inst|rd_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|rd_addr [1]),
	.datad(\tft_pic_inst|rd_addr [0]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~3 .lut_mask = 16'hF000;
defparam \tft_pic_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \tft_pic_inst|Add1~4 (
// Equation(s):
// \tft_pic_inst|Add1~4_combout  = (\tft_pic_inst|rd_addr [2] & (\tft_pic_inst|Add1~3  $ (GND))) # (!\tft_pic_inst|rd_addr [2] & (!\tft_pic_inst|Add1~3  & VCC))
// \tft_pic_inst|Add1~5  = CARRY((\tft_pic_inst|rd_addr [2] & !\tft_pic_inst|Add1~3 ))

	.dataa(\tft_pic_inst|rd_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~3 ),
	.combout(\tft_pic_inst|Add1~4_combout ),
	.cout(\tft_pic_inst|Add1~5 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \tft_pic_inst|rd_addr[2]~2 (
// Equation(s):
// \tft_pic_inst|rd_addr[2]~2_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [2]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~4_combout ))))

	.dataa(\tft_pic_inst|Add1~4_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [2]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[2]~2 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \tft_pic_inst|rd_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \tft_pic_inst|Add1~6 (
// Equation(s):
// \tft_pic_inst|Add1~6_combout  = (\tft_pic_inst|rd_addr [3] & (!\tft_pic_inst|Add1~5 )) # (!\tft_pic_inst|rd_addr [3] & ((\tft_pic_inst|Add1~5 ) # (GND)))
// \tft_pic_inst|Add1~7  = CARRY((!\tft_pic_inst|Add1~5 ) # (!\tft_pic_inst|rd_addr [3]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~5 ),
	.combout(\tft_pic_inst|Add1~6_combout ),
	.cout(\tft_pic_inst|Add1~7 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \tft_pic_inst|rd_addr[3]~3 (
// Equation(s):
// \tft_pic_inst|rd_addr[3]~3_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [3]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~6_combout ))))

	.dataa(\tft_pic_inst|Add1~6_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [3]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[3]~3 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \tft_pic_inst|rd_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[3] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \tft_pic_inst|Add1~8 (
// Equation(s):
// \tft_pic_inst|Add1~8_combout  = (\tft_pic_inst|rd_addr [4] & (\tft_pic_inst|Add1~7  $ (GND))) # (!\tft_pic_inst|rd_addr [4] & (!\tft_pic_inst|Add1~7  & VCC))
// \tft_pic_inst|Add1~9  = CARRY((\tft_pic_inst|rd_addr [4] & !\tft_pic_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~7 ),
	.combout(\tft_pic_inst|Add1~8_combout ),
	.cout(\tft_pic_inst|Add1~9 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \tft_pic_inst|rd_addr[4]~4 (
// Equation(s):
// \tft_pic_inst|rd_addr[4]~4_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [4]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~8_combout ))))

	.dataa(\tft_pic_inst|Add1~8_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [4]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[4]~4 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \tft_pic_inst|rd_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \tft_pic_inst|Add1~10 (
// Equation(s):
// \tft_pic_inst|Add1~10_combout  = (\tft_pic_inst|rd_addr [5] & (!\tft_pic_inst|Add1~9 )) # (!\tft_pic_inst|rd_addr [5] & ((\tft_pic_inst|Add1~9 ) # (GND)))
// \tft_pic_inst|Add1~11  = CARRY((!\tft_pic_inst|Add1~9 ) # (!\tft_pic_inst|rd_addr [5]))

	.dataa(\tft_pic_inst|rd_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~9 ),
	.combout(\tft_pic_inst|Add1~10_combout ),
	.cout(\tft_pic_inst|Add1~11 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \tft_pic_inst|rd_addr[5]~5 (
// Equation(s):
// \tft_pic_inst|rd_addr[5]~5_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [5]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~10_combout ))))

	.dataa(\tft_pic_inst|Add1~10_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [5]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[5]~5 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \tft_pic_inst|rd_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[5] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \tft_pic_inst|Add1~12 (
// Equation(s):
// \tft_pic_inst|Add1~12_combout  = (\tft_pic_inst|rd_addr [6] & (\tft_pic_inst|Add1~11  $ (GND))) # (!\tft_pic_inst|rd_addr [6] & (!\tft_pic_inst|Add1~11  & VCC))
// \tft_pic_inst|Add1~13  = CARRY((\tft_pic_inst|rd_addr [6] & !\tft_pic_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~11 ),
	.combout(\tft_pic_inst|Add1~12_combout ),
	.cout(\tft_pic_inst|Add1~13 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \tft_pic_inst|rd_addr[6]~6 (
// Equation(s):
// \tft_pic_inst|rd_addr[6]~6_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [6]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~12_combout ))))

	.dataa(\tft_pic_inst|Add1~12_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [6]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[6]~6 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \tft_pic_inst|rd_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[6] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \tft_pic_inst|Add1~14 (
// Equation(s):
// \tft_pic_inst|Add1~14_combout  = (\tft_pic_inst|rd_addr [7] & (!\tft_pic_inst|Add1~13 )) # (!\tft_pic_inst|rd_addr [7] & ((\tft_pic_inst|Add1~13 ) # (GND)))
// \tft_pic_inst|Add1~15  = CARRY((!\tft_pic_inst|Add1~13 ) # (!\tft_pic_inst|rd_addr [7]))

	.dataa(\tft_pic_inst|rd_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~13 ),
	.combout(\tft_pic_inst|Add1~14_combout ),
	.cout(\tft_pic_inst|Add1~15 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \tft_pic_inst|rd_addr[7]~7 (
// Equation(s):
// \tft_pic_inst|rd_addr[7]~7_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [7]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~14_combout ))))

	.dataa(\tft_pic_inst|Add1~14_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [7]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[7]~7 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \tft_pic_inst|rd_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \tft_pic_inst|Add1~16 (
// Equation(s):
// \tft_pic_inst|Add1~16_combout  = (\tft_pic_inst|rd_addr [8] & (\tft_pic_inst|Add1~15  $ (GND))) # (!\tft_pic_inst|rd_addr [8] & (!\tft_pic_inst|Add1~15  & VCC))
// \tft_pic_inst|Add1~17  = CARRY((\tft_pic_inst|rd_addr [8] & !\tft_pic_inst|Add1~15 ))

	.dataa(\tft_pic_inst|rd_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~15 ),
	.combout(\tft_pic_inst|Add1~16_combout ),
	.cout(\tft_pic_inst|Add1~17 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \tft_pic_inst|rd_addr[8]~8 (
// Equation(s):
// \tft_pic_inst|rd_addr[8]~8_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|rd_addr [8])) # (!\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|Add1~16_combout )))))

	.dataa(\tft_pic_inst|Equal1~4_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [8]),
	.datad(\tft_pic_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[8]~8 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rd_addr[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \tft_pic_inst|rd_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \tft_pic_inst|Add1~18 (
// Equation(s):
// \tft_pic_inst|Add1~18_combout  = (\tft_pic_inst|rd_addr [9] & (!\tft_pic_inst|Add1~17 )) # (!\tft_pic_inst|rd_addr [9] & ((\tft_pic_inst|Add1~17 ) # (GND)))
// \tft_pic_inst|Add1~19  = CARRY((!\tft_pic_inst|Add1~17 ) # (!\tft_pic_inst|rd_addr [9]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~17 ),
	.combout(\tft_pic_inst|Add1~18_combout ),
	.cout(\tft_pic_inst|Add1~19 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~18 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \tft_pic_inst|rd_addr[9]~9 (
// Equation(s):
// \tft_pic_inst|rd_addr[9]~9_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [9]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~18_combout ))))

	.dataa(\tft_pic_inst|Add1~18_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [9]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[9]~9 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \tft_pic_inst|rd_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \tft_pic_inst|Equal1~1 (
// Equation(s):
// \tft_pic_inst|Equal1~1_combout  = (\tft_pic_inst|rd_addr [8] & (\tft_pic_inst|rd_addr [7] & (!\tft_pic_inst|rd_addr [9] & !\tft_pic_inst|rd_addr [6])))

	.dataa(\tft_pic_inst|rd_addr [8]),
	.datab(\tft_pic_inst|rd_addr [7]),
	.datac(\tft_pic_inst|rd_addr [9]),
	.datad(\tft_pic_inst|rd_addr [6]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~1 .lut_mask = 16'h0008;
defparam \tft_pic_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \tft_pic_inst|Equal1~2 (
// Equation(s):
// \tft_pic_inst|Equal1~2_combout  = (!\tft_pic_inst|rd_addr [4] & (!\tft_pic_inst|rd_addr [2] & (!\tft_pic_inst|rd_addr [3] & !\tft_pic_inst|rd_addr [5])))

	.dataa(\tft_pic_inst|rd_addr [4]),
	.datab(\tft_pic_inst|rd_addr [2]),
	.datac(\tft_pic_inst|rd_addr [3]),
	.datad(\tft_pic_inst|rd_addr [5]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~2 .lut_mask = 16'h0001;
defparam \tft_pic_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \tft_pic_inst|Add1~20 (
// Equation(s):
// \tft_pic_inst|Add1~20_combout  = (\tft_pic_inst|rd_addr [10] & (\tft_pic_inst|Add1~19  $ (GND))) # (!\tft_pic_inst|rd_addr [10] & (!\tft_pic_inst|Add1~19  & VCC))
// \tft_pic_inst|Add1~21  = CARRY((\tft_pic_inst|rd_addr [10] & !\tft_pic_inst|Add1~19 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~19 ),
	.combout(\tft_pic_inst|Add1~20_combout ),
	.cout(\tft_pic_inst|Add1~21 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~20 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \tft_pic_inst|rd_addr[10]~10 (
// Equation(s):
// \tft_pic_inst|rd_addr[10]~10_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [10]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~20_combout ))))

	.dataa(\tft_pic_inst|Add1~20_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [10]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[10]~10 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \tft_pic_inst|rd_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[10] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \tft_pic_inst|Equal1~0 (
// Equation(s):
// \tft_pic_inst|Equal1~0_combout  = (!\tft_pic_inst|rd_addr [11] & (!\tft_pic_inst|rd_addr [12] & (\tft_pic_inst|rd_addr [10] & \tft_pic_inst|rd_addr [13])))

	.dataa(\tft_pic_inst|rd_addr [11]),
	.datab(\tft_pic_inst|rd_addr [12]),
	.datac(\tft_pic_inst|rd_addr [10]),
	.datad(\tft_pic_inst|rd_addr [13]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~0 .lut_mask = 16'h1000;
defparam \tft_pic_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \tft_pic_inst|Equal1~4 (
// Equation(s):
// \tft_pic_inst|Equal1~4_combout  = (\tft_pic_inst|Equal1~3_combout  & (\tft_pic_inst|Equal1~1_combout  & (\tft_pic_inst|Equal1~2_combout  & \tft_pic_inst|Equal1~0_combout )))

	.dataa(\tft_pic_inst|Equal1~3_combout ),
	.datab(\tft_pic_inst|Equal1~1_combout ),
	.datac(\tft_pic_inst|Equal1~2_combout ),
	.datad(\tft_pic_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \tft_pic_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \tft_pic_inst|Add1~22 (
// Equation(s):
// \tft_pic_inst|Add1~22_combout  = (\tft_pic_inst|rd_addr [11] & (!\tft_pic_inst|Add1~21 )) # (!\tft_pic_inst|rd_addr [11] & ((\tft_pic_inst|Add1~21 ) # (GND)))
// \tft_pic_inst|Add1~23  = CARRY((!\tft_pic_inst|Add1~21 ) # (!\tft_pic_inst|rd_addr [11]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~21 ),
	.combout(\tft_pic_inst|Add1~22_combout ),
	.cout(\tft_pic_inst|Add1~23 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~22 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \tft_pic_inst|rd_addr[11]~11 (
// Equation(s):
// \tft_pic_inst|rd_addr[11]~11_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|rd_addr [11])) # (!\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|Add1~22_combout )))))

	.dataa(\tft_pic_inst|Equal1~4_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [11]),
	.datad(\tft_pic_inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[11]~11 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rd_addr[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \tft_pic_inst|rd_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[11] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \tft_pic_inst|Add1~24 (
// Equation(s):
// \tft_pic_inst|Add1~24_combout  = (\tft_pic_inst|rd_addr [12] & (\tft_pic_inst|Add1~23  $ (GND))) # (!\tft_pic_inst|rd_addr [12] & (!\tft_pic_inst|Add1~23  & VCC))
// \tft_pic_inst|Add1~25  = CARRY((\tft_pic_inst|rd_addr [12] & !\tft_pic_inst|Add1~23 ))

	.dataa(\tft_pic_inst|rd_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~23 ),
	.combout(\tft_pic_inst|Add1~24_combout ),
	.cout(\tft_pic_inst|Add1~25 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~24 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \tft_pic_inst|rd_addr[12]~12 (
// Equation(s):
// \tft_pic_inst|rd_addr[12]~12_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [12]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~24_combout ))))

	.dataa(\tft_pic_inst|Add1~24_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [12]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[12]~12 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \tft_pic_inst|rd_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[12] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \tft_pic_inst|Add1~26 (
// Equation(s):
// \tft_pic_inst|Add1~26_combout  = \tft_pic_inst|rd_addr [13] $ (\tft_pic_inst|Add1~25 )

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_pic_inst|Add1~25 ),
	.combout(\tft_pic_inst|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Add1~26 .lut_mask = 16'h3C3C;
defparam \tft_pic_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \tft_pic_inst|rd_addr[13]~13 (
// Equation(s):
// \tft_pic_inst|rd_addr[13]~13_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~9_combout  & ((\tft_pic_inst|rd_addr [13]))) # (!\tft_pic_inst|rd_en~9_combout  & (\tft_pic_inst|Add1~26_combout ))))

	.dataa(\tft_pic_inst|Add1~26_combout ),
	.datab(\tft_pic_inst|rd_en~9_combout ),
	.datac(\tft_pic_inst|rd_addr [13]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[13]~13 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \tft_pic_inst|rd_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[13] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \tft_pic_inst|rd_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|rd_addr [13]),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tft_pic_inst|rd_en~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hCCCC;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \uart_rx_inst|rx_reg1~0 (
// Equation(s):
// \uart_rx_inst|rx_reg1~0_combout  = !\rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1~0 .lut_mask = 16'h00FF;
defparam \uart_rx_inst|rx_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \uart_rx_inst|rx_reg1 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \uart_rx_inst|rx_reg2~feeder (
// Equation(s):
// \uart_rx_inst|rx_reg2~feeder_combout  = \uart_rx_inst|rx_reg1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_reg1~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg2~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \uart_rx_inst|rx_reg2 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg2 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \uart_rx_inst|rx_reg3~feeder (
// Equation(s):
// \uart_rx_inst|rx_reg3~feeder_combout  = \uart_rx_inst|rx_reg2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_reg2~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg3~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_reg3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \uart_rx_inst|rx_reg3 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg3 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \uart_rx_inst|always3~0 (
// Equation(s):
// \uart_rx_inst|always3~0_combout  = (\uart_rx_inst|rx_reg2~q  & (!\uart_rx_inst|work_en~q  & !\uart_rx_inst|rx_reg3~q ))

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_reg2~q ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|rx_reg3~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always3~0 .lut_mask = 16'h000C;
defparam \uart_rx_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \uart_rx_inst|start_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|start_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \uart_rx_inst|work_en~0 (
// Equation(s):
// \uart_rx_inst|work_en~0_combout  = (\uart_rx_inst|start_flag~q ) # ((\uart_rx_inst|work_en~q  & ((\uart_rx_inst|bit_cnt [0]) # (!\uart_rx_inst|always4~0_combout ))))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|start_flag~q ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|work_en~0 .lut_mask = 16'hECFC;
defparam \uart_rx_inst|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \uart_rx_inst|work_en (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|work_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|work_en .is_wysiwyg = "true";
defparam \uart_rx_inst|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[0]~13 (
// Equation(s):
// \uart_rx_inst|baud_cnt[0]~13_combout  = (\uart_rx_inst|work_en~q  & (\uart_rx_inst|baud_cnt [0] $ (VCC))) # (!\uart_rx_inst|work_en~q  & (\uart_rx_inst|baud_cnt [0] & VCC))
// \uart_rx_inst|baud_cnt[0]~14  = CARRY((\uart_rx_inst|work_en~q  & \uart_rx_inst|baud_cnt [0]))

	.dataa(\uart_rx_inst|work_en~q ),
	.datab(\uart_rx_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|baud_cnt[0]~13_combout ),
	.cout(\uart_rx_inst|baud_cnt[0]~14 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0]~13 .lut_mask = 16'h6688;
defparam \uart_rx_inst|baud_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[10]~33 (
// Equation(s):
// \uart_rx_inst|baud_cnt[10]~33_combout  = (\uart_rx_inst|baud_cnt [10] & (\uart_rx_inst|baud_cnt[9]~32  $ (GND))) # (!\uart_rx_inst|baud_cnt [10] & (!\uart_rx_inst|baud_cnt[9]~32  & VCC))
// \uart_rx_inst|baud_cnt[10]~34  = CARRY((\uart_rx_inst|baud_cnt [10] & !\uart_rx_inst|baud_cnt[9]~32 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[9]~32 ),
	.combout(\uart_rx_inst|baud_cnt[10]~33_combout ),
	.cout(\uart_rx_inst|baud_cnt[10]~34 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10]~33 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[11]~35 (
// Equation(s):
// \uart_rx_inst|baud_cnt[11]~35_combout  = (\uart_rx_inst|baud_cnt [11] & (!\uart_rx_inst|baud_cnt[10]~34 )) # (!\uart_rx_inst|baud_cnt [11] & ((\uart_rx_inst|baud_cnt[10]~34 ) # (GND)))
// \uart_rx_inst|baud_cnt[11]~36  = CARRY((!\uart_rx_inst|baud_cnt[10]~34 ) # (!\uart_rx_inst|baud_cnt [11]))

	.dataa(\uart_rx_inst|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[10]~34 ),
	.combout(\uart_rx_inst|baud_cnt[11]~35_combout ),
	.cout(\uart_rx_inst|baud_cnt[11]~36 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \uart_rx_inst|baud_cnt[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \uart_rx_inst|Equal1~3 (
// Equation(s):
// \uart_rx_inst|Equal1~3_combout  = (\uart_rx_inst|baud_cnt [10] & (!\uart_rx_inst|baud_cnt [11] & (\uart_rx_inst|baud_cnt [6] & !\uart_rx_inst|baud_cnt [9])))

	.dataa(\uart_rx_inst|baud_cnt [10]),
	.datab(\uart_rx_inst|baud_cnt [11]),
	.datac(\uart_rx_inst|baud_cnt [6]),
	.datad(\uart_rx_inst|baud_cnt [9]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~3 .lut_mask = 16'h0020;
defparam \uart_rx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[12]~37 (
// Equation(s):
// \uart_rx_inst|baud_cnt[12]~37_combout  = \uart_rx_inst|baud_cnt [12] $ (!\uart_rx_inst|baud_cnt[11]~36 )

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|baud_cnt[11]~36 ),
	.combout(\uart_rx_inst|baud_cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12]~37 .lut_mask = 16'hC3C3;
defparam \uart_rx_inst|baud_cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \uart_rx_inst|baud_cnt[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \uart_rx_inst|Equal1~1 (
// Equation(s):
// \uart_rx_inst|Equal1~1_combout  = (!\uart_rx_inst|baud_cnt [3] & \uart_rx_inst|baud_cnt [2])

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [3]),
	.datac(\uart_rx_inst|baud_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~1 .lut_mask = 16'h3030;
defparam \uart_rx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \uart_rx_inst|Equal1~0 (
// Equation(s):
// \uart_rx_inst|Equal1~0_combout  = (!\uart_rx_inst|baud_cnt [8] & (\uart_rx_inst|baud_cnt [0] & (!\uart_rx_inst|baud_cnt [7] & \uart_rx_inst|baud_cnt [1])))

	.dataa(\uart_rx_inst|baud_cnt [8]),
	.datab(\uart_rx_inst|baud_cnt [0]),
	.datac(\uart_rx_inst|baud_cnt [7]),
	.datad(\uart_rx_inst|baud_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~0 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \uart_rx_inst|Equal1~2 (
// Equation(s):
// \uart_rx_inst|Equal1~2_combout  = (\uart_rx_inst|baud_cnt [4] & (\uart_rx_inst|Equal1~1_combout  & (\uart_rx_inst|Equal1~0_combout  & !\uart_rx_inst|baud_cnt [5])))

	.dataa(\uart_rx_inst|baud_cnt [4]),
	.datab(\uart_rx_inst|Equal1~1_combout ),
	.datac(\uart_rx_inst|Equal1~0_combout ),
	.datad(\uart_rx_inst|baud_cnt [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~2 .lut_mask = 16'h0080;
defparam \uart_rx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \uart_rx_inst|always5~0 (
// Equation(s):
// \uart_rx_inst|always5~0_combout  = ((\uart_rx_inst|Equal1~3_combout  & (\uart_rx_inst|baud_cnt [12] & \uart_rx_inst|Equal1~2_combout ))) # (!\uart_rx_inst|work_en~q )

	.dataa(\uart_rx_inst|Equal1~3_combout ),
	.datab(\uart_rx_inst|baud_cnt [12]),
	.datac(\uart_rx_inst|Equal1~2_combout ),
	.datad(\uart_rx_inst|work_en~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always5~0 .lut_mask = 16'h80FF;
defparam \uart_rx_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \uart_rx_inst|baud_cnt[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[1]~15 (
// Equation(s):
// \uart_rx_inst|baud_cnt[1]~15_combout  = (\uart_rx_inst|baud_cnt [1] & (!\uart_rx_inst|baud_cnt[0]~14 )) # (!\uart_rx_inst|baud_cnt [1] & ((\uart_rx_inst|baud_cnt[0]~14 ) # (GND)))
// \uart_rx_inst|baud_cnt[1]~16  = CARRY((!\uart_rx_inst|baud_cnt[0]~14 ) # (!\uart_rx_inst|baud_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[0]~14 ),
	.combout(\uart_rx_inst|baud_cnt[1]~15_combout ),
	.cout(\uart_rx_inst|baud_cnt[1]~16 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \uart_rx_inst|baud_cnt[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[2]~17 (
// Equation(s):
// \uart_rx_inst|baud_cnt[2]~17_combout  = (\uart_rx_inst|baud_cnt [2] & (\uart_rx_inst|baud_cnt[1]~16  $ (GND))) # (!\uart_rx_inst|baud_cnt [2] & (!\uart_rx_inst|baud_cnt[1]~16  & VCC))
// \uart_rx_inst|baud_cnt[2]~18  = CARRY((\uart_rx_inst|baud_cnt [2] & !\uart_rx_inst|baud_cnt[1]~16 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[1]~16 ),
	.combout(\uart_rx_inst|baud_cnt[2]~17_combout ),
	.cout(\uart_rx_inst|baud_cnt[2]~18 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2]~17 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \uart_rx_inst|baud_cnt[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[3]~19 (
// Equation(s):
// \uart_rx_inst|baud_cnt[3]~19_combout  = (\uart_rx_inst|baud_cnt [3] & (!\uart_rx_inst|baud_cnt[2]~18 )) # (!\uart_rx_inst|baud_cnt [3] & ((\uart_rx_inst|baud_cnt[2]~18 ) # (GND)))
// \uart_rx_inst|baud_cnt[3]~20  = CARRY((!\uart_rx_inst|baud_cnt[2]~18 ) # (!\uart_rx_inst|baud_cnt [3]))

	.dataa(\uart_rx_inst|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[2]~18 ),
	.combout(\uart_rx_inst|baud_cnt[3]~19_combout ),
	.cout(\uart_rx_inst|baud_cnt[3]~20 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \uart_rx_inst|baud_cnt[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[4]~21 (
// Equation(s):
// \uart_rx_inst|baud_cnt[4]~21_combout  = (\uart_rx_inst|baud_cnt [4] & (\uart_rx_inst|baud_cnt[3]~20  $ (GND))) # (!\uart_rx_inst|baud_cnt [4] & (!\uart_rx_inst|baud_cnt[3]~20  & VCC))
// \uart_rx_inst|baud_cnt[4]~22  = CARRY((\uart_rx_inst|baud_cnt [4] & !\uart_rx_inst|baud_cnt[3]~20 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[3]~20 ),
	.combout(\uart_rx_inst|baud_cnt[4]~21_combout ),
	.cout(\uart_rx_inst|baud_cnt[4]~22 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4]~21 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \uart_rx_inst|baud_cnt[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[5]~23 (
// Equation(s):
// \uart_rx_inst|baud_cnt[5]~23_combout  = (\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt[4]~22 )) # (!\uart_rx_inst|baud_cnt [5] & ((\uart_rx_inst|baud_cnt[4]~22 ) # (GND)))
// \uart_rx_inst|baud_cnt[5]~24  = CARRY((!\uart_rx_inst|baud_cnt[4]~22 ) # (!\uart_rx_inst|baud_cnt [5]))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[4]~22 ),
	.combout(\uart_rx_inst|baud_cnt[5]~23_combout ),
	.cout(\uart_rx_inst|baud_cnt[5]~24 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \uart_rx_inst|baud_cnt[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[6]~25 (
// Equation(s):
// \uart_rx_inst|baud_cnt[6]~25_combout  = (\uart_rx_inst|baud_cnt [6] & (\uart_rx_inst|baud_cnt[5]~24  $ (GND))) # (!\uart_rx_inst|baud_cnt [6] & (!\uart_rx_inst|baud_cnt[5]~24  & VCC))
// \uart_rx_inst|baud_cnt[6]~26  = CARRY((\uart_rx_inst|baud_cnt [6] & !\uart_rx_inst|baud_cnt[5]~24 ))

	.dataa(\uart_rx_inst|baud_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[5]~24 ),
	.combout(\uart_rx_inst|baud_cnt[6]~25_combout ),
	.cout(\uart_rx_inst|baud_cnt[6]~26 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6]~25 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|baud_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \uart_rx_inst|baud_cnt[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[7]~27 (
// Equation(s):
// \uart_rx_inst|baud_cnt[7]~27_combout  = (\uart_rx_inst|baud_cnt [7] & (!\uart_rx_inst|baud_cnt[6]~26 )) # (!\uart_rx_inst|baud_cnt [7] & ((\uart_rx_inst|baud_cnt[6]~26 ) # (GND)))
// \uart_rx_inst|baud_cnt[7]~28  = CARRY((!\uart_rx_inst|baud_cnt[6]~26 ) # (!\uart_rx_inst|baud_cnt [7]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[6]~26 ),
	.combout(\uart_rx_inst|baud_cnt[7]~27_combout ),
	.cout(\uart_rx_inst|baud_cnt[7]~28 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \uart_rx_inst|baud_cnt[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[8]~29 (
// Equation(s):
// \uart_rx_inst|baud_cnt[8]~29_combout  = (\uart_rx_inst|baud_cnt [8] & (\uart_rx_inst|baud_cnt[7]~28  $ (GND))) # (!\uart_rx_inst|baud_cnt [8] & (!\uart_rx_inst|baud_cnt[7]~28  & VCC))
// \uart_rx_inst|baud_cnt[8]~30  = CARRY((\uart_rx_inst|baud_cnt [8] & !\uart_rx_inst|baud_cnt[7]~28 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[7]~28 ),
	.combout(\uart_rx_inst|baud_cnt[8]~29_combout ),
	.cout(\uart_rx_inst|baud_cnt[8]~30 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8]~29 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \uart_rx_inst|baud_cnt[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[9]~31 (
// Equation(s):
// \uart_rx_inst|baud_cnt[9]~31_combout  = (\uart_rx_inst|baud_cnt [9] & (!\uart_rx_inst|baud_cnt[8]~30 )) # (!\uart_rx_inst|baud_cnt [9] & ((\uart_rx_inst|baud_cnt[8]~30 ) # (GND)))
// \uart_rx_inst|baud_cnt[9]~32  = CARRY((!\uart_rx_inst|baud_cnt[8]~30 ) # (!\uart_rx_inst|baud_cnt [9]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[8]~30 ),
	.combout(\uart_rx_inst|baud_cnt[9]~31_combout ),
	.cout(\uart_rx_inst|baud_cnt[9]~32 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \uart_rx_inst|baud_cnt[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \uart_rx_inst|baud_cnt[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \uart_rx_inst|Equal2~1 (
// Equation(s):
// \uart_rx_inst|Equal2~1_combout  = (!\uart_rx_inst|baud_cnt [10] & (\uart_rx_inst|baud_cnt [11] & (!\uart_rx_inst|baud_cnt [6] & \uart_rx_inst|baud_cnt [9])))

	.dataa(\uart_rx_inst|baud_cnt [10]),
	.datab(\uart_rx_inst|baud_cnt [11]),
	.datac(\uart_rx_inst|baud_cnt [6]),
	.datad(\uart_rx_inst|baud_cnt [9]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~1 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \uart_rx_inst|Equal2~0 (
// Equation(s):
// \uart_rx_inst|Equal2~0_combout  = (\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt [4] & (!\uart_rx_inst|baud_cnt [2] & \uart_rx_inst|baud_cnt [3])))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(\uart_rx_inst|baud_cnt [4]),
	.datac(\uart_rx_inst|baud_cnt [2]),
	.datad(\uart_rx_inst|baud_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~0 .lut_mask = 16'h0200;
defparam \uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \uart_rx_inst|Equal2~2 (
// Equation(s):
// \uart_rx_inst|Equal2~2_combout  = (\uart_rx_inst|Equal2~1_combout  & (!\uart_rx_inst|baud_cnt [12] & (\uart_rx_inst|Equal1~0_combout  & \uart_rx_inst|Equal2~0_combout )))

	.dataa(\uart_rx_inst|Equal2~1_combout ),
	.datab(\uart_rx_inst|baud_cnt [12]),
	.datac(\uart_rx_inst|Equal1~0_combout ),
	.datad(\uart_rx_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~2 .lut_mask = 16'h2000;
defparam \uart_rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \uart_rx_inst|bit_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \uart_rx_inst|Add1~0 (
// Equation(s):
// \uart_rx_inst|Add1~0_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_flag~q  $ (VCC))) # (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_flag~q  & VCC))
// \uart_rx_inst|Add1~1  = CARRY((\uart_rx_inst|bit_cnt [0] & \uart_rx_inst|bit_flag~q ))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|Add1~0_combout ),
	.cout(\uart_rx_inst|Add1~1 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~0 .lut_mask = 16'h6688;
defparam \uart_rx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~0 (
// Equation(s):
// \uart_rx_inst|bit_cnt~0_combout  = (\uart_rx_inst|Add1~0_combout  & ((\uart_rx_inst|bit_cnt [0]) # (!\uart_rx_inst|always4~0_combout )))

	.dataa(gnd),
	.datab(\uart_rx_inst|Add1~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(\uart_rx_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~0 .lut_mask = 16'hC0CC;
defparam \uart_rx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \uart_rx_inst|bit_cnt[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \uart_rx_inst|Add1~2 (
// Equation(s):
// \uart_rx_inst|Add1~2_combout  = (\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|Add1~1 )) # (!\uart_rx_inst|bit_cnt [1] & ((\uart_rx_inst|Add1~1 ) # (GND)))
// \uart_rx_inst|Add1~3  = CARRY((!\uart_rx_inst|Add1~1 ) # (!\uart_rx_inst|bit_cnt [1]))

	.dataa(\uart_rx_inst|bit_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~1 ),
	.combout(\uart_rx_inst|Add1~2_combout ),
	.cout(\uart_rx_inst|Add1~3 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \uart_rx_inst|bit_cnt[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \uart_rx_inst|Add1~4 (
// Equation(s):
// \uart_rx_inst|Add1~4_combout  = (\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|Add1~3  $ (GND))) # (!\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|Add1~3  & VCC))
// \uart_rx_inst|Add1~5  = CARRY((\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|Add1~3 ))

	.dataa(\uart_rx_inst|bit_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~3 ),
	.combout(\uart_rx_inst|Add1~4_combout ),
	.cout(\uart_rx_inst|Add1~5 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \uart_rx_inst|bit_cnt[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \uart_rx_inst|Add1~6 (
// Equation(s):
// \uart_rx_inst|Add1~6_combout  = \uart_rx_inst|bit_cnt [3] $ (\uart_rx_inst|Add1~5 )

	.dataa(\uart_rx_inst|bit_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|Add1~5 ),
	.combout(\uart_rx_inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add1~6 .lut_mask = 16'h5A5A;
defparam \uart_rx_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~1 (
// Equation(s):
// \uart_rx_inst|bit_cnt~1_combout  = (\uart_rx_inst|Add1~6_combout  & ((\uart_rx_inst|bit_cnt [0]) # (!\uart_rx_inst|always4~0_combout )))

	.dataa(gnd),
	.datab(\uart_rx_inst|Add1~6_combout ),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(\uart_rx_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~1 .lut_mask = 16'hC0CC;
defparam \uart_rx_inst|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \uart_rx_inst|bit_cnt[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \uart_rx_inst|always4~0 (
// Equation(s):
// \uart_rx_inst|always4~0_combout  = (!\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|bit_flag~q  & (\uart_rx_inst|bit_cnt [3] & !\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [2]),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~0 .lut_mask = 16'h0040;
defparam \uart_rx_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \uart_rx_inst|always4~1 (
// Equation(s):
// \uart_rx_inst|always4~1_combout  = (\uart_rx_inst|always4~0_combout  & !\uart_rx_inst|bit_cnt [0])

	.dataa(gnd),
	.datab(\uart_rx_inst|always4~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~1 .lut_mask = 16'h0C0C;
defparam \uart_rx_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \uart_rx_inst|rx_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|always4~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \uart_rx_inst|po_flag~feeder (
// Equation(s):
// \uart_rx_inst|po_flag~feeder_combout  = \uart_rx_inst|rx_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_flag~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|po_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_flag~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \uart_rx_inst|po_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|po_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~0 (
// Equation(s):
// \sobel_ctrl_inst|Add0~0_combout  = (\uart_rx_inst|po_flag~q  & (\sobel_ctrl_inst|cnt_col [0] $ (VCC))) # (!\uart_rx_inst|po_flag~q  & (\sobel_ctrl_inst|cnt_col [0] & VCC))
// \sobel_ctrl_inst|Add0~1  = CARRY((\uart_rx_inst|po_flag~q  & \sobel_ctrl_inst|cnt_col [0]))

	.dataa(\uart_rx_inst|po_flag~q ),
	.datab(\sobel_ctrl_inst|cnt_col [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add0~0_combout ),
	.cout(\sobel_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~0 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \sobel_ctrl_inst|cnt_col[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~2 (
// Equation(s):
// \sobel_ctrl_inst|Add0~2_combout  = (\sobel_ctrl_inst|cnt_col [1] & (!\sobel_ctrl_inst|Add0~1 )) # (!\sobel_ctrl_inst|cnt_col [1] & ((\sobel_ctrl_inst|Add0~1 ) # (GND)))
// \sobel_ctrl_inst|Add0~3  = CARRY((!\sobel_ctrl_inst|Add0~1 ) # (!\sobel_ctrl_inst|cnt_col [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~1 ),
	.combout(\sobel_ctrl_inst|Add0~2_combout ),
	.cout(\sobel_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \sobel_ctrl_inst|cnt_col[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~4 (
// Equation(s):
// \sobel_ctrl_inst|Add0~4_combout  = (\sobel_ctrl_inst|cnt_col [2] & (\sobel_ctrl_inst|Add0~3  $ (GND))) # (!\sobel_ctrl_inst|cnt_col [2] & (!\sobel_ctrl_inst|Add0~3  & VCC))
// \sobel_ctrl_inst|Add0~5  = CARRY((\sobel_ctrl_inst|cnt_col [2] & !\sobel_ctrl_inst|Add0~3 ))

	.dataa(\sobel_ctrl_inst|cnt_col [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~3 ),
	.combout(\sobel_ctrl_inst|Add0~4_combout ),
	.cout(\sobel_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~6 (
// Equation(s):
// \sobel_ctrl_inst|Add0~6_combout  = (\sobel_ctrl_inst|cnt_col [3] & (!\sobel_ctrl_inst|Add0~5 )) # (!\sobel_ctrl_inst|cnt_col [3] & ((\sobel_ctrl_inst|Add0~5 ) # (GND)))
// \sobel_ctrl_inst|Add0~7  = CARRY((!\sobel_ctrl_inst|Add0~5 ) # (!\sobel_ctrl_inst|cnt_col [3]))

	.dataa(\sobel_ctrl_inst|cnt_col [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~5 ),
	.combout(\sobel_ctrl_inst|Add0~6_combout ),
	.cout(\sobel_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~8 (
// Equation(s):
// \sobel_ctrl_inst|Add0~8_combout  = (\sobel_ctrl_inst|cnt_col [4] & (\sobel_ctrl_inst|Add0~7  $ (GND))) # (!\sobel_ctrl_inst|cnt_col [4] & (!\sobel_ctrl_inst|Add0~7  & VCC))
// \sobel_ctrl_inst|Add0~9  = CARRY((\sobel_ctrl_inst|cnt_col [4] & !\sobel_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~7 ),
	.combout(\sobel_ctrl_inst|Add0~8_combout ),
	.cout(\sobel_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \sobel_ctrl_inst|cnt_col[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~10 (
// Equation(s):
// \sobel_ctrl_inst|Add0~10_combout  = (\sobel_ctrl_inst|cnt_col [5] & (!\sobel_ctrl_inst|Add0~9 )) # (!\sobel_ctrl_inst|cnt_col [5] & ((\sobel_ctrl_inst|Add0~9 ) # (GND)))
// \sobel_ctrl_inst|Add0~11  = CARRY((!\sobel_ctrl_inst|Add0~9 ) # (!\sobel_ctrl_inst|cnt_col [5]))

	.dataa(\sobel_ctrl_inst|cnt_col [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~9 ),
	.combout(\sobel_ctrl_inst|Add0~10_combout ),
	.cout(\sobel_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_col~1 (
// Equation(s):
// \sobel_ctrl_inst|cnt_col~1_combout  = (\sobel_ctrl_inst|Add0~10_combout  & (((!\sobel_ctrl_inst|Equal0~0_combout ) # (!\uart_rx_inst|po_flag~q )) # (!\sobel_ctrl_inst|Equal0~1_combout )))

	.dataa(\sobel_ctrl_inst|Add0~10_combout ),
	.datab(\sobel_ctrl_inst|Equal0~1_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\sobel_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_col~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col~1 .lut_mask = 16'h2AAA;
defparam \sobel_ctrl_inst|cnt_col~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \sobel_ctrl_inst|cnt_col[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_col~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~12 (
// Equation(s):
// \sobel_ctrl_inst|Add0~12_combout  = (\sobel_ctrl_inst|cnt_col [6] & (\sobel_ctrl_inst|Add0~11  $ (GND))) # (!\sobel_ctrl_inst|cnt_col [6] & (!\sobel_ctrl_inst|Add0~11  & VCC))
// \sobel_ctrl_inst|Add0~13  = CARRY((\sobel_ctrl_inst|cnt_col [6] & !\sobel_ctrl_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~11 ),
	.combout(\sobel_ctrl_inst|Add0~12_combout ),
	.cout(\sobel_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_col~0 (
// Equation(s):
// \sobel_ctrl_inst|cnt_col~0_combout  = (\sobel_ctrl_inst|Add0~12_combout  & (((!\sobel_ctrl_inst|Equal0~0_combout ) # (!\uart_rx_inst|po_flag~q )) # (!\sobel_ctrl_inst|Equal0~1_combout )))

	.dataa(\sobel_ctrl_inst|Add0~12_combout ),
	.datab(\sobel_ctrl_inst|Equal0~1_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\sobel_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_col~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col~0 .lut_mask = 16'h2AAA;
defparam \sobel_ctrl_inst|cnt_col~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \sobel_ctrl_inst|cnt_col[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_col~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~14 (
// Equation(s):
// \sobel_ctrl_inst|Add0~14_combout  = \sobel_ctrl_inst|cnt_col [7] $ (\sobel_ctrl_inst|Add0~13 )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add0~13 ),
	.combout(\sobel_ctrl_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~14 .lut_mask = 16'h3C3C;
defparam \sobel_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \sobel_ctrl_inst|cnt_col[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Equal0~0 (
// Equation(s):
// \sobel_ctrl_inst|Equal0~0_combout  = (\sobel_ctrl_inst|cnt_col [5] & (!\sobel_ctrl_inst|cnt_col [7] & (!\sobel_ctrl_inst|cnt_col [4] & \sobel_ctrl_inst|cnt_col [6])))

	.dataa(\sobel_ctrl_inst|cnt_col [5]),
	.datab(\sobel_ctrl_inst|cnt_col [7]),
	.datac(\sobel_ctrl_inst|cnt_col [4]),
	.datad(\sobel_ctrl_inst|cnt_col [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Equal0~0 .lut_mask = 16'h0200;
defparam \sobel_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_col~2 (
// Equation(s):
// \sobel_ctrl_inst|cnt_col~2_combout  = (\sobel_ctrl_inst|Add0~4_combout  & (((!\sobel_ctrl_inst|Equal0~0_combout ) # (!\sobel_ctrl_inst|Equal0~1_combout )) # (!\uart_rx_inst|po_flag~q )))

	.dataa(\uart_rx_inst|po_flag~q ),
	.datab(\sobel_ctrl_inst|Equal0~1_combout ),
	.datac(\sobel_ctrl_inst|Add0~4_combout ),
	.datad(\sobel_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_col~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col~2 .lut_mask = 16'h70F0;
defparam \sobel_ctrl_inst|cnt_col~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \sobel_ctrl_inst|cnt_col[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_col~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \sobel_ctrl_inst|cnt_col[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Equal0~1 (
// Equation(s):
// \sobel_ctrl_inst|Equal0~1_combout  = (!\sobel_ctrl_inst|cnt_col [3] & (\sobel_ctrl_inst|cnt_col [1] & (!\sobel_ctrl_inst|cnt_col [2] & \sobel_ctrl_inst|cnt_col [0])))

	.dataa(\sobel_ctrl_inst|cnt_col [3]),
	.datab(\sobel_ctrl_inst|cnt_col [1]),
	.datac(\sobel_ctrl_inst|cnt_col [2]),
	.datad(\sobel_ctrl_inst|cnt_col [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Equal0~1 .lut_mask = 16'h0400;
defparam \sobel_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \sobel_ctrl_inst|always0~0 (
// Equation(s):
// \sobel_ctrl_inst|always0~0_combout  = (\sobel_ctrl_inst|Equal0~1_combout  & (\uart_rx_inst|po_flag~q  & \sobel_ctrl_inst|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|Equal0~1_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\sobel_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always0~0 .lut_mask = 16'hC000;
defparam \sobel_ctrl_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~0 (
// Equation(s):
// \sobel_ctrl_inst|Add1~0_combout  = \sobel_ctrl_inst|cnt_row [0] $ (VCC)
// \sobel_ctrl_inst|Add1~1  = CARRY(\sobel_ctrl_inst|cnt_row [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add1~0_combout ),
	.cout(\sobel_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[0]~8 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[0]~8_combout  = (\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|Add1~0_combout  & ((!\sobel_ctrl_inst|cnt_row [0]) # (!\sobel_ctrl_inst|always1~2_combout )))) # (!\sobel_ctrl_inst|always0~0_combout  & 
// (((\sobel_ctrl_inst|cnt_row [0]))))

	.dataa(\sobel_ctrl_inst|always1~2_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [0]),
	.datad(\sobel_ctrl_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[0]~8 .lut_mask = 16'h7C30;
defparam \sobel_ctrl_inst|cnt_row[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \sobel_ctrl_inst|cnt_row[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~2 (
// Equation(s):
// \sobel_ctrl_inst|Add1~2_combout  = (\sobel_ctrl_inst|cnt_row [1] & (!\sobel_ctrl_inst|Add1~1 )) # (!\sobel_ctrl_inst|cnt_row [1] & ((\sobel_ctrl_inst|Add1~1 ) # (GND)))
// \sobel_ctrl_inst|Add1~3  = CARRY((!\sobel_ctrl_inst|Add1~1 ) # (!\sobel_ctrl_inst|cnt_row [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~1 ),
	.combout(\sobel_ctrl_inst|Add1~2_combout ),
	.cout(\sobel_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[1]~6 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[1]~6_combout  = (\sobel_ctrl_inst|Add1~2_combout  & (((!\sobel_ctrl_inst|always0~0_combout  & \sobel_ctrl_inst|cnt_row [1])) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout ))) # (!\sobel_ctrl_inst|Add1~2_combout  & 
// (!\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|cnt_row [1])))

	.dataa(\sobel_ctrl_inst|Add1~2_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [1]),
	.datad(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[1]~6 .lut_mask = 16'h30BA;
defparam \sobel_ctrl_inst|cnt_row[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \sobel_ctrl_inst|cnt_row[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~4 (
// Equation(s):
// \sobel_ctrl_inst|Add1~4_combout  = (\sobel_ctrl_inst|cnt_row [2] & (\sobel_ctrl_inst|Add1~3  $ (GND))) # (!\sobel_ctrl_inst|cnt_row [2] & (!\sobel_ctrl_inst|Add1~3  & VCC))
// \sobel_ctrl_inst|Add1~5  = CARRY((\sobel_ctrl_inst|cnt_row [2] & !\sobel_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~3 ),
	.combout(\sobel_ctrl_inst|Add1~4_combout ),
	.cout(\sobel_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[2]~4 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[2]~4_combout  = (\sobel_ctrl_inst|Add1~4_combout  & (((!\sobel_ctrl_inst|always0~0_combout  & \sobel_ctrl_inst|cnt_row [2])) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout ))) # (!\sobel_ctrl_inst|Add1~4_combout  & 
// (!\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|cnt_row [2])))

	.dataa(\sobel_ctrl_inst|Add1~4_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [2]),
	.datad(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[2]~4 .lut_mask = 16'h30BA;
defparam \sobel_ctrl_inst|cnt_row[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \sobel_ctrl_inst|cnt_row[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~6 (
// Equation(s):
// \sobel_ctrl_inst|Add1~6_combout  = (\sobel_ctrl_inst|cnt_row [3] & (!\sobel_ctrl_inst|Add1~5 )) # (!\sobel_ctrl_inst|cnt_row [3] & ((\sobel_ctrl_inst|Add1~5 ) # (GND)))
// \sobel_ctrl_inst|Add1~7  = CARRY((!\sobel_ctrl_inst|Add1~5 ) # (!\sobel_ctrl_inst|cnt_row [3]))

	.dataa(\sobel_ctrl_inst|cnt_row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~5 ),
	.combout(\sobel_ctrl_inst|Add1~6_combout ),
	.cout(\sobel_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[3]~3 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[3]~3_combout  = (\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|Add1~6_combout  & ((!\sobel_ctrl_inst|cnt_row[7]~0_combout )))) # (!\sobel_ctrl_inst|always0~0_combout  & ((\sobel_ctrl_inst|cnt_row [3]) # 
// ((\sobel_ctrl_inst|Add1~6_combout  & !\sobel_ctrl_inst|cnt_row[7]~0_combout ))))

	.dataa(\sobel_ctrl_inst|always0~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~6_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [3]),
	.datad(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[3]~3 .lut_mask = 16'h50DC;
defparam \sobel_ctrl_inst|cnt_row[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \sobel_ctrl_inst|cnt_row[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~8 (
// Equation(s):
// \sobel_ctrl_inst|Add1~8_combout  = (\sobel_ctrl_inst|cnt_row [4] & (\sobel_ctrl_inst|Add1~7  $ (GND))) # (!\sobel_ctrl_inst|cnt_row [4] & (!\sobel_ctrl_inst|Add1~7  & VCC))
// \sobel_ctrl_inst|Add1~9  = CARRY((\sobel_ctrl_inst|cnt_row [4] & !\sobel_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~7 ),
	.combout(\sobel_ctrl_inst|Add1~8_combout ),
	.cout(\sobel_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[4]~2 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[4]~2_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (((\sobel_ctrl_inst|cnt_row [4] & !\sobel_ctrl_inst|always0~0_combout )))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~8_combout ) # 
// ((\sobel_ctrl_inst|cnt_row [4] & !\sobel_ctrl_inst|always0~0_combout ))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~8_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [4]),
	.datad(\sobel_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[4]~2 .lut_mask = 16'h44F4;
defparam \sobel_ctrl_inst|cnt_row[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \sobel_ctrl_inst|cnt_row[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~10 (
// Equation(s):
// \sobel_ctrl_inst|Add1~10_combout  = (\sobel_ctrl_inst|cnt_row [5] & (!\sobel_ctrl_inst|Add1~9 )) # (!\sobel_ctrl_inst|cnt_row [5] & ((\sobel_ctrl_inst|Add1~9 ) # (GND)))
// \sobel_ctrl_inst|Add1~11  = CARRY((!\sobel_ctrl_inst|Add1~9 ) # (!\sobel_ctrl_inst|cnt_row [5]))

	.dataa(\sobel_ctrl_inst|cnt_row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~9 ),
	.combout(\sobel_ctrl_inst|Add1~10_combout ),
	.cout(\sobel_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~12 (
// Equation(s):
// \sobel_ctrl_inst|Add1~12_combout  = (\sobel_ctrl_inst|cnt_row [6] & (\sobel_ctrl_inst|Add1~11  $ (GND))) # (!\sobel_ctrl_inst|cnt_row [6] & (!\sobel_ctrl_inst|Add1~11  & VCC))
// \sobel_ctrl_inst|Add1~13  = CARRY((\sobel_ctrl_inst|cnt_row [6] & !\sobel_ctrl_inst|Add1~11 ))

	.dataa(\sobel_ctrl_inst|cnt_row [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~11 ),
	.combout(\sobel_ctrl_inst|Add1~12_combout ),
	.cout(\sobel_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[6]~5 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[6]~5_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (!\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|cnt_row [6]))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~12_combout ) # 
// ((!\sobel_ctrl_inst|always0~0_combout  & \sobel_ctrl_inst|cnt_row [6]))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [6]),
	.datad(\sobel_ctrl_inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[6]~5 .lut_mask = 16'h7530;
defparam \sobel_ctrl_inst|cnt_row[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \sobel_ctrl_inst|cnt_row[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~14 (
// Equation(s):
// \sobel_ctrl_inst|Add1~14_combout  = \sobel_ctrl_inst|Add1~13  $ (\sobel_ctrl_inst|cnt_row [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|cnt_row [7]),
	.cin(\sobel_ctrl_inst|Add1~13 ),
	.combout(\sobel_ctrl_inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~14 .lut_mask = 16'h0FF0;
defparam \sobel_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[7]~1 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[7]~1_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (!\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|cnt_row [7]))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~14_combout ) # 
// ((!\sobel_ctrl_inst|always0~0_combout  & \sobel_ctrl_inst|cnt_row [7]))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [7]),
	.datad(\sobel_ctrl_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[7]~1 .lut_mask = 16'h7530;
defparam \sobel_ctrl_inst|cnt_row[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \sobel_ctrl_inst|cnt_row[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \sobel_ctrl_inst|always1~1 (
// Equation(s):
// \sobel_ctrl_inst|always1~1_combout  = (\uart_rx_inst|po_flag~q  & (!\sobel_ctrl_inst|cnt_row [7] & (\sobel_ctrl_inst|cnt_row [5] & \sobel_ctrl_inst|cnt_row [1])))

	.dataa(\uart_rx_inst|po_flag~q ),
	.datab(\sobel_ctrl_inst|cnt_row [7]),
	.datac(\sobel_ctrl_inst|cnt_row [5]),
	.datad(\sobel_ctrl_inst|cnt_row [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always1~1 .lut_mask = 16'h2000;
defparam \sobel_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \sobel_ctrl_inst|always1~0 (
// Equation(s):
// \sobel_ctrl_inst|always1~0_combout  = (!\sobel_ctrl_inst|cnt_row [4] & (\sobel_ctrl_inst|cnt_row [6] & (!\sobel_ctrl_inst|cnt_row [3] & !\sobel_ctrl_inst|cnt_row [2])))

	.dataa(\sobel_ctrl_inst|cnt_row [4]),
	.datab(\sobel_ctrl_inst|cnt_row [6]),
	.datac(\sobel_ctrl_inst|cnt_row [3]),
	.datad(\sobel_ctrl_inst|cnt_row [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always1~0 .lut_mask = 16'h0004;
defparam \sobel_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \sobel_ctrl_inst|always1~2 (
// Equation(s):
// \sobel_ctrl_inst|always1~2_combout  = (\sobel_ctrl_inst|always1~1_combout  & (\sobel_ctrl_inst|Equal0~1_combout  & (\sobel_ctrl_inst|always1~0_combout  & \sobel_ctrl_inst|Equal0~0_combout )))

	.dataa(\sobel_ctrl_inst|always1~1_combout ),
	.datab(\sobel_ctrl_inst|Equal0~1_combout ),
	.datac(\sobel_ctrl_inst|always1~0_combout ),
	.datad(\sobel_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always1~2 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[7]~0 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[7]~0_combout  = ((\sobel_ctrl_inst|always1~2_combout  & \sobel_ctrl_inst|cnt_row [0])) # (!\sobel_ctrl_inst|always0~0_combout )

	.dataa(\sobel_ctrl_inst|always1~2_combout ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|always0~0_combout ),
	.datad(\sobel_ctrl_inst|cnt_row [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[7]~0 .lut_mask = 16'hAF0F;
defparam \sobel_ctrl_inst|cnt_row[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[5]~7 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[5]~7_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (!\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|cnt_row [5]))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~10_combout ) # 
// ((!\sobel_ctrl_inst|always0~0_combout  & \sobel_ctrl_inst|cnt_row [5]))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [5]),
	.datad(\sobel_ctrl_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[5]~7 .lut_mask = 16'h7530;
defparam \sobel_ctrl_inst|cnt_row[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \sobel_ctrl_inst|cnt_row[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \sobel_ctrl_inst|always5~0 (
// Equation(s):
// \sobel_ctrl_inst|always5~0_combout  = (!\sobel_ctrl_inst|cnt_row [2] & (!\sobel_ctrl_inst|cnt_row [3] & !\sobel_ctrl_inst|cnt_row [4]))

	.dataa(\sobel_ctrl_inst|cnt_row [2]),
	.datab(\sobel_ctrl_inst|cnt_row [3]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|cnt_row [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always5~0 .lut_mask = 16'h0011;
defparam \sobel_ctrl_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \sobel_ctrl_inst|always3~0 (
// Equation(s):
// \sobel_ctrl_inst|always3~0_combout  = (!\sobel_ctrl_inst|cnt_row [5] & (\sobel_ctrl_inst|always5~0_combout  & (!\sobel_ctrl_inst|cnt_row [1] & !\sobel_ctrl_inst|cnt_row [6])))

	.dataa(\sobel_ctrl_inst|cnt_row [5]),
	.datab(\sobel_ctrl_inst|always5~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [1]),
	.datad(\sobel_ctrl_inst|cnt_row [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always3~0 .lut_mask = 16'h0004;
defparam \sobel_ctrl_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \sobel_ctrl_inst|always7~0 (
// Equation(s):
// \sobel_ctrl_inst|always7~0_combout  = (\uart_rx_inst|po_flag~q  & ((\sobel_ctrl_inst|cnt_row [7]) # (!\sobel_ctrl_inst|always3~0_combout )))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|always3~0_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\sobel_ctrl_inst|cnt_row [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always7~0 .lut_mask = 16'hF030;
defparam \sobel_ctrl_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \sobel_ctrl_inst|rd_en (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|always7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[0]~8 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[0]~8_combout  = (\sobel_ctrl_inst|rd_en~q  & (\sobel_ctrl_inst|cnt_rd [0] $ (VCC))) # (!\sobel_ctrl_inst|rd_en~q  & (\sobel_ctrl_inst|cnt_rd [0] & VCC))
// \sobel_ctrl_inst|cnt_rd[0]~9  = CARRY((\sobel_ctrl_inst|rd_en~q  & \sobel_ctrl_inst|cnt_rd [0]))

	.dataa(\sobel_ctrl_inst|rd_en~q ),
	.datab(\sobel_ctrl_inst|cnt_rd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_rd[0]~8_combout ),
	.cout(\sobel_ctrl_inst|cnt_rd[0]~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[0]~8 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|cnt_rd[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Equal3~1 (
// Equation(s):
// \sobel_ctrl_inst|Equal3~1_combout  = (\sobel_ctrl_inst|cnt_rd [1] & (\sobel_ctrl_inst|cnt_rd [6] & (\sobel_ctrl_inst|cnt_rd [0] & \sobel_ctrl_inst|cnt_rd [5])))

	.dataa(\sobel_ctrl_inst|cnt_rd [1]),
	.datab(\sobel_ctrl_inst|cnt_rd [6]),
	.datac(\sobel_ctrl_inst|cnt_rd [0]),
	.datad(\sobel_ctrl_inst|cnt_rd [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Equal3~1 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Equal3~2 (
// Equation(s):
// \sobel_ctrl_inst|Equal3~2_combout  = (\sobel_ctrl_inst|Equal3~1_combout  & \sobel_ctrl_inst|Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|Equal3~1_combout ),
	.datad(\sobel_ctrl_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Equal3~2 .lut_mask = 16'hF000;
defparam \sobel_ctrl_inst|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \sobel_ctrl_inst|cnt_rd[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[1]~10 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[1]~10_combout  = (\sobel_ctrl_inst|cnt_rd [1] & (!\sobel_ctrl_inst|cnt_rd[0]~9 )) # (!\sobel_ctrl_inst|cnt_rd [1] & ((\sobel_ctrl_inst|cnt_rd[0]~9 ) # (GND)))
// \sobel_ctrl_inst|cnt_rd[1]~11  = CARRY((!\sobel_ctrl_inst|cnt_rd[0]~9 ) # (!\sobel_ctrl_inst|cnt_rd [1]))

	.dataa(\sobel_ctrl_inst|cnt_rd [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|cnt_rd[0]~9 ),
	.combout(\sobel_ctrl_inst|cnt_rd[1]~10_combout ),
	.cout(\sobel_ctrl_inst|cnt_rd[1]~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[1]~10 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|cnt_rd[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \sobel_ctrl_inst|cnt_rd[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[2]~12 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[2]~12_combout  = (\sobel_ctrl_inst|cnt_rd [2] & (\sobel_ctrl_inst|cnt_rd[1]~11  $ (GND))) # (!\sobel_ctrl_inst|cnt_rd [2] & (!\sobel_ctrl_inst|cnt_rd[1]~11  & VCC))
// \sobel_ctrl_inst|cnt_rd[2]~13  = CARRY((\sobel_ctrl_inst|cnt_rd [2] & !\sobel_ctrl_inst|cnt_rd[1]~11 ))

	.dataa(\sobel_ctrl_inst|cnt_rd [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|cnt_rd[1]~11 ),
	.combout(\sobel_ctrl_inst|cnt_rd[2]~12_combout ),
	.cout(\sobel_ctrl_inst|cnt_rd[2]~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[2]~12 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|cnt_rd[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \sobel_ctrl_inst|cnt_rd[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[3]~14 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[3]~14_combout  = (\sobel_ctrl_inst|cnt_rd [3] & (!\sobel_ctrl_inst|cnt_rd[2]~13 )) # (!\sobel_ctrl_inst|cnt_rd [3] & ((\sobel_ctrl_inst|cnt_rd[2]~13 ) # (GND)))
// \sobel_ctrl_inst|cnt_rd[3]~15  = CARRY((!\sobel_ctrl_inst|cnt_rd[2]~13 ) # (!\sobel_ctrl_inst|cnt_rd [3]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|cnt_rd[2]~13 ),
	.combout(\sobel_ctrl_inst|cnt_rd[3]~14_combout ),
	.cout(\sobel_ctrl_inst|cnt_rd[3]~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[3]~14 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|cnt_rd[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \sobel_ctrl_inst|cnt_rd[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[4]~16 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[4]~16_combout  = (\sobel_ctrl_inst|cnt_rd [4] & (\sobel_ctrl_inst|cnt_rd[3]~15  $ (GND))) # (!\sobel_ctrl_inst|cnt_rd [4] & (!\sobel_ctrl_inst|cnt_rd[3]~15  & VCC))
// \sobel_ctrl_inst|cnt_rd[4]~17  = CARRY((\sobel_ctrl_inst|cnt_rd [4] & !\sobel_ctrl_inst|cnt_rd[3]~15 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|cnt_rd[3]~15 ),
	.combout(\sobel_ctrl_inst|cnt_rd[4]~16_combout ),
	.cout(\sobel_ctrl_inst|cnt_rd[4]~17 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[4]~16 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|cnt_rd[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \sobel_ctrl_inst|cnt_rd[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[5]~18 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[5]~18_combout  = (\sobel_ctrl_inst|cnt_rd [5] & (!\sobel_ctrl_inst|cnt_rd[4]~17 )) # (!\sobel_ctrl_inst|cnt_rd [5] & ((\sobel_ctrl_inst|cnt_rd[4]~17 ) # (GND)))
// \sobel_ctrl_inst|cnt_rd[5]~19  = CARRY((!\sobel_ctrl_inst|cnt_rd[4]~17 ) # (!\sobel_ctrl_inst|cnt_rd [5]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|cnt_rd[4]~17 ),
	.combout(\sobel_ctrl_inst|cnt_rd[5]~18_combout ),
	.cout(\sobel_ctrl_inst|cnt_rd[5]~19 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[5]~18 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|cnt_rd[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \sobel_ctrl_inst|cnt_rd[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[6]~20 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[6]~20_combout  = (\sobel_ctrl_inst|cnt_rd [6] & (\sobel_ctrl_inst|cnt_rd[5]~19  $ (GND))) # (!\sobel_ctrl_inst|cnt_rd [6] & (!\sobel_ctrl_inst|cnt_rd[5]~19  & VCC))
// \sobel_ctrl_inst|cnt_rd[6]~21  = CARRY((\sobel_ctrl_inst|cnt_rd [6] & !\sobel_ctrl_inst|cnt_rd[5]~19 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|cnt_rd[5]~19 ),
	.combout(\sobel_ctrl_inst|cnt_rd[6]~20_combout ),
	.cout(\sobel_ctrl_inst|cnt_rd[6]~21 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[6]~20 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|cnt_rd[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \sobel_ctrl_inst|cnt_rd[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[6]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd[7]~22 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd[7]~22_combout  = \sobel_ctrl_inst|cnt_rd [7] $ (\sobel_ctrl_inst|cnt_rd[6]~21 )

	.dataa(\sobel_ctrl_inst|cnt_rd [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|cnt_rd[6]~21 ),
	.combout(\sobel_ctrl_inst|cnt_rd[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[7]~22 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|cnt_rd[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \sobel_ctrl_inst|cnt_rd[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd[7]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sobel_ctrl_inst|Equal3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Equal3~0 (
// Equation(s):
// \sobel_ctrl_inst|Equal3~0_combout  = (!\sobel_ctrl_inst|cnt_rd [7] & (!\sobel_ctrl_inst|cnt_rd [4] & (!\sobel_ctrl_inst|cnt_rd [3] & !\sobel_ctrl_inst|cnt_rd [2])))

	.dataa(\sobel_ctrl_inst|cnt_rd [7]),
	.datab(\sobel_ctrl_inst|cnt_rd [4]),
	.datac(\sobel_ctrl_inst|cnt_rd [3]),
	.datad(\sobel_ctrl_inst|cnt_rd [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Equal3~0 .lut_mask = 16'h0001;
defparam \sobel_ctrl_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \sobel_ctrl_inst|rd_en_reg1~feeder (
// Equation(s):
// \sobel_ctrl_inst|rd_en_reg1~feeder_combout  = \sobel_ctrl_inst|rd_en~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|rd_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|rd_en_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en_reg1~feeder .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|rd_en_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \sobel_ctrl_inst|rd_en_reg1 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|rd_en_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_en_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en_reg1 .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_en_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \sobel_ctrl_inst|rd_en_reg2~feeder (
// Equation(s):
// \sobel_ctrl_inst|rd_en_reg2~feeder_combout  = \sobel_ctrl_inst|rd_en_reg1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|rd_en_reg1~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|rd_en_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en_reg2~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|rd_en_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \sobel_ctrl_inst|rd_en_reg2 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|rd_en_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_en_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en_reg2 .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_en_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \sobel_ctrl_inst|always15~0 (
// Equation(s):
// \sobel_ctrl_inst|always15~0_combout  = (\sobel_ctrl_inst|cnt_rd [6]) # ((\sobel_ctrl_inst|cnt_rd [5]) # (\sobel_ctrl_inst|cnt_rd [1] $ (!\sobel_ctrl_inst|cnt_rd [0])))

	.dataa(\sobel_ctrl_inst|cnt_rd [1]),
	.datab(\sobel_ctrl_inst|cnt_rd [6]),
	.datac(\sobel_ctrl_inst|cnt_rd [0]),
	.datad(\sobel_ctrl_inst|cnt_rd [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always15~0 .lut_mask = 16'hFFED;
defparam \sobel_ctrl_inst|always15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \sobel_ctrl_inst|always15~1 (
// Equation(s):
// \sobel_ctrl_inst|always15~1_combout  = (\sobel_ctrl_inst|rd_en_reg2~q  & ((\sobel_ctrl_inst|always15~0_combout ) # (!\sobel_ctrl_inst|Equal3~0_combout )))

	.dataa(\sobel_ctrl_inst|Equal3~0_combout ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|rd_en_reg2~q ),
	.datad(\sobel_ctrl_inst|always15~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always15~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always15~1 .lut_mask = 16'hF050;
defparam \sobel_ctrl_inst|always15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \sobel_ctrl_inst|gx_gy_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|always15~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx_gy_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx_gy_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx_gy_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \sobel_ctrl_inst|gxy_flag~feeder (
// Equation(s):
// \sobel_ctrl_inst|gxy_flag~feeder_combout  = \sobel_ctrl_inst|gx_gy_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|gx_gy_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|gxy_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy_flag~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|gxy_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \sobel_ctrl_inst|gxy_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \sobel_ctrl_inst|com_flag~feeder (
// Equation(s):
// \sobel_ctrl_inst|com_flag~feeder_combout  = \sobel_ctrl_inst|gxy_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|gxy_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|com_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|com_flag~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|com_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \sobel_ctrl_inst|com_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|com_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|com_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|com_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|com_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \sobel_ctrl_inst|po_flag~feeder (
// Equation(s):
// \sobel_ctrl_inst|po_flag~feeder_combout  = \sobel_ctrl_inst|com_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|com_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|po_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|po_flag~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|po_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \sobel_ctrl_inst|po_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|po_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|po_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|po_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|po_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \tft_pic_inst|Add0~0 (
// Equation(s):
// \tft_pic_inst|Add0~0_combout  = (\tft_pic_inst|wr_addr [0] & (\sobel_ctrl_inst|po_flag~q  $ (VCC))) # (!\tft_pic_inst|wr_addr [0] & (\sobel_ctrl_inst|po_flag~q  & VCC))
// \tft_pic_inst|Add0~1  = CARRY((\tft_pic_inst|wr_addr [0] & \sobel_ctrl_inst|po_flag~q ))

	.dataa(\tft_pic_inst|wr_addr [0]),
	.datab(\sobel_ctrl_inst|po_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|Add0~0_combout ),
	.cout(\tft_pic_inst|Add0~1 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~0 .lut_mask = 16'h6688;
defparam \tft_pic_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \tft_pic_inst|wr_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \tft_pic_inst|Add0~2 (
// Equation(s):
// \tft_pic_inst|Add0~2_combout  = (\tft_pic_inst|wr_addr [1] & (!\tft_pic_inst|Add0~1 )) # (!\tft_pic_inst|wr_addr [1] & ((\tft_pic_inst|Add0~1 ) # (GND)))
// \tft_pic_inst|Add0~3  = CARRY((!\tft_pic_inst|Add0~1 ) # (!\tft_pic_inst|wr_addr [1]))

	.dataa(\tft_pic_inst|wr_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~1 ),
	.combout(\tft_pic_inst|Add0~2_combout ),
	.cout(\tft_pic_inst|Add0~3 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \tft_pic_inst|wr_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \tft_pic_inst|Add0~4 (
// Equation(s):
// \tft_pic_inst|Add0~4_combout  = (\tft_pic_inst|wr_addr [2] & (\tft_pic_inst|Add0~3  $ (GND))) # (!\tft_pic_inst|wr_addr [2] & (!\tft_pic_inst|Add0~3  & VCC))
// \tft_pic_inst|Add0~5  = CARRY((\tft_pic_inst|wr_addr [2] & !\tft_pic_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~3 ),
	.combout(\tft_pic_inst|Add0~4_combout ),
	.cout(\tft_pic_inst|Add0~5 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \tft_pic_inst|wr_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \tft_pic_inst|Add0~6 (
// Equation(s):
// \tft_pic_inst|Add0~6_combout  = (\tft_pic_inst|wr_addr [3] & (!\tft_pic_inst|Add0~5 )) # (!\tft_pic_inst|wr_addr [3] & ((\tft_pic_inst|Add0~5 ) # (GND)))
// \tft_pic_inst|Add0~7  = CARRY((!\tft_pic_inst|Add0~5 ) # (!\tft_pic_inst|wr_addr [3]))

	.dataa(\tft_pic_inst|wr_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~5 ),
	.combout(\tft_pic_inst|Add0~6_combout ),
	.cout(\tft_pic_inst|Add0~7 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \tft_pic_inst|wr_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[3] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \tft_pic_inst|Add0~8 (
// Equation(s):
// \tft_pic_inst|Add0~8_combout  = (\tft_pic_inst|wr_addr [4] & (\tft_pic_inst|Add0~7  $ (GND))) # (!\tft_pic_inst|wr_addr [4] & (!\tft_pic_inst|Add0~7  & VCC))
// \tft_pic_inst|Add0~9  = CARRY((\tft_pic_inst|wr_addr [4] & !\tft_pic_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~7 ),
	.combout(\tft_pic_inst|Add0~8_combout ),
	.cout(\tft_pic_inst|Add0~9 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \tft_pic_inst|always0~1 (
// Equation(s):
// \tft_pic_inst|always0~1_combout  = (\tft_pic_inst|wr_addr [9] & (!\tft_pic_inst|wr_addr [7] & (\tft_pic_inst|wr_addr [10] & \tft_pic_inst|wr_addr [8])))

	.dataa(\tft_pic_inst|wr_addr [9]),
	.datab(\tft_pic_inst|wr_addr [7]),
	.datac(\tft_pic_inst|wr_addr [10]),
	.datad(\tft_pic_inst|wr_addr [8]),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~1 .lut_mask = 16'h2000;
defparam \tft_pic_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \tft_pic_inst|always0~0 (
// Equation(s):
// \tft_pic_inst|always0~0_combout  = (!\tft_pic_inst|wr_addr [11] & !\tft_pic_inst|wr_addr [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|wr_addr [11]),
	.datad(\tft_pic_inst|wr_addr [12]),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~0 .lut_mask = 16'h000F;
defparam \tft_pic_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \tft_pic_inst|always0~2 (
// Equation(s):
// \tft_pic_inst|always0~2_combout  = (!\tft_pic_inst|wr_addr [5] & (\tft_pic_inst|wr_addr [3] & (!\tft_pic_inst|wr_addr [6] & !\tft_pic_inst|wr_addr [4])))

	.dataa(\tft_pic_inst|wr_addr [5]),
	.datab(\tft_pic_inst|wr_addr [3]),
	.datac(\tft_pic_inst|wr_addr [6]),
	.datad(\tft_pic_inst|wr_addr [4]),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~2 .lut_mask = 16'h0004;
defparam \tft_pic_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \tft_pic_inst|always0~3 (
// Equation(s):
// \tft_pic_inst|always0~3_combout  = (\tft_pic_inst|wr_addr [2] & (\tft_pic_inst|wr_addr [1] & (\tft_pic_inst|wr_addr [0] & \tft_pic_inst|always0~2_combout )))

	.dataa(\tft_pic_inst|wr_addr [2]),
	.datab(\tft_pic_inst|wr_addr [1]),
	.datac(\tft_pic_inst|wr_addr [0]),
	.datad(\tft_pic_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~3 .lut_mask = 16'h8000;
defparam \tft_pic_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \tft_pic_inst|always0~4 (
// Equation(s):
// \tft_pic_inst|always0~4_combout  = (\tft_pic_inst|always0~1_combout  & (\tft_pic_inst|always0~0_combout  & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout  & \tft_pic_inst|always0~3_combout )))

	.dataa(\tft_pic_inst|always0~1_combout ),
	.datab(\tft_pic_inst|always0~0_combout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.datad(\tft_pic_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~4 .lut_mask = 16'h8000;
defparam \tft_pic_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \tft_pic_inst|wr_addr~1 (
// Equation(s):
// \tft_pic_inst|wr_addr~1_combout  = (\tft_pic_inst|Add0~8_combout  & !\tft_pic_inst|always0~4_combout )

	.dataa(\tft_pic_inst|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~1 .lut_mask = 16'h00AA;
defparam \tft_pic_inst|wr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \tft_pic_inst|wr_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \tft_pic_inst|Add0~10 (
// Equation(s):
// \tft_pic_inst|Add0~10_combout  = (\tft_pic_inst|wr_addr [5] & (!\tft_pic_inst|Add0~9 )) # (!\tft_pic_inst|wr_addr [5] & ((\tft_pic_inst|Add0~9 ) # (GND)))
// \tft_pic_inst|Add0~11  = CARRY((!\tft_pic_inst|Add0~9 ) # (!\tft_pic_inst|wr_addr [5]))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~9 ),
	.combout(\tft_pic_inst|Add0~10_combout ),
	.cout(\tft_pic_inst|Add0~11 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \tft_pic_inst|wr_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[5] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \tft_pic_inst|Add0~12 (
// Equation(s):
// \tft_pic_inst|Add0~12_combout  = (\tft_pic_inst|wr_addr [6] & (\tft_pic_inst|Add0~11  $ (GND))) # (!\tft_pic_inst|wr_addr [6] & (!\tft_pic_inst|Add0~11  & VCC))
// \tft_pic_inst|Add0~13  = CARRY((\tft_pic_inst|wr_addr [6] & !\tft_pic_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~11 ),
	.combout(\tft_pic_inst|Add0~12_combout ),
	.cout(\tft_pic_inst|Add0~13 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \tft_pic_inst|wr_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[6] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \tft_pic_inst|Add0~14 (
// Equation(s):
// \tft_pic_inst|Add0~14_combout  = (\tft_pic_inst|wr_addr [7] & (!\tft_pic_inst|Add0~13 )) # (!\tft_pic_inst|wr_addr [7] & ((\tft_pic_inst|Add0~13 ) # (GND)))
// \tft_pic_inst|Add0~15  = CARRY((!\tft_pic_inst|Add0~13 ) # (!\tft_pic_inst|wr_addr [7]))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~13 ),
	.combout(\tft_pic_inst|Add0~14_combout ),
	.cout(\tft_pic_inst|Add0~15 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \tft_pic_inst|wr_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \tft_pic_inst|Add0~16 (
// Equation(s):
// \tft_pic_inst|Add0~16_combout  = (\tft_pic_inst|wr_addr [8] & (\tft_pic_inst|Add0~15  $ (GND))) # (!\tft_pic_inst|wr_addr [8] & (!\tft_pic_inst|Add0~15  & VCC))
// \tft_pic_inst|Add0~17  = CARRY((\tft_pic_inst|wr_addr [8] & !\tft_pic_inst|Add0~15 ))

	.dataa(\tft_pic_inst|wr_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~15 ),
	.combout(\tft_pic_inst|Add0~16_combout ),
	.cout(\tft_pic_inst|Add0~17 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \tft_pic_inst|wr_addr~2 (
// Equation(s):
// \tft_pic_inst|wr_addr~2_combout  = (\tft_pic_inst|Add0~16_combout  & !\tft_pic_inst|always0~4_combout )

	.dataa(gnd),
	.datab(\tft_pic_inst|Add0~16_combout ),
	.datac(gnd),
	.datad(\tft_pic_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~2 .lut_mask = 16'h00CC;
defparam \tft_pic_inst|wr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \tft_pic_inst|wr_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \tft_pic_inst|Add0~18 (
// Equation(s):
// \tft_pic_inst|Add0~18_combout  = (\tft_pic_inst|wr_addr [9] & (!\tft_pic_inst|Add0~17 )) # (!\tft_pic_inst|wr_addr [9] & ((\tft_pic_inst|Add0~17 ) # (GND)))
// \tft_pic_inst|Add0~19  = CARRY((!\tft_pic_inst|Add0~17 ) # (!\tft_pic_inst|wr_addr [9]))

	.dataa(\tft_pic_inst|wr_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~17 ),
	.combout(\tft_pic_inst|Add0~18_combout ),
	.cout(\tft_pic_inst|Add0~19 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \tft_pic_inst|wr_addr~3 (
// Equation(s):
// \tft_pic_inst|wr_addr~3_combout  = (\tft_pic_inst|Add0~18_combout  & !\tft_pic_inst|always0~4_combout )

	.dataa(gnd),
	.datab(\tft_pic_inst|Add0~18_combout ),
	.datac(gnd),
	.datad(\tft_pic_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~3 .lut_mask = 16'h00CC;
defparam \tft_pic_inst|wr_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \tft_pic_inst|wr_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \tft_pic_inst|Add0~20 (
// Equation(s):
// \tft_pic_inst|Add0~20_combout  = (\tft_pic_inst|wr_addr [10] & (\tft_pic_inst|Add0~19  $ (GND))) # (!\tft_pic_inst|wr_addr [10] & (!\tft_pic_inst|Add0~19  & VCC))
// \tft_pic_inst|Add0~21  = CARRY((\tft_pic_inst|wr_addr [10] & !\tft_pic_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~19 ),
	.combout(\tft_pic_inst|Add0~20_combout ),
	.cout(\tft_pic_inst|Add0~21 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \tft_pic_inst|wr_addr~4 (
// Equation(s):
// \tft_pic_inst|wr_addr~4_combout  = (\tft_pic_inst|Add0~20_combout  & !\tft_pic_inst|always0~4_combout )

	.dataa(gnd),
	.datab(\tft_pic_inst|Add0~20_combout ),
	.datac(gnd),
	.datad(\tft_pic_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~4 .lut_mask = 16'h00CC;
defparam \tft_pic_inst|wr_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \tft_pic_inst|wr_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[10] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \tft_pic_inst|Add0~22 (
// Equation(s):
// \tft_pic_inst|Add0~22_combout  = (\tft_pic_inst|wr_addr [11] & (!\tft_pic_inst|Add0~21 )) # (!\tft_pic_inst|wr_addr [11] & ((\tft_pic_inst|Add0~21 ) # (GND)))
// \tft_pic_inst|Add0~23  = CARRY((!\tft_pic_inst|Add0~21 ) # (!\tft_pic_inst|wr_addr [11]))

	.dataa(\tft_pic_inst|wr_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~21 ),
	.combout(\tft_pic_inst|Add0~22_combout ),
	.cout(\tft_pic_inst|Add0~23 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \tft_pic_inst|wr_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[11] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \tft_pic_inst|Add0~24 (
// Equation(s):
// \tft_pic_inst|Add0~24_combout  = (\tft_pic_inst|wr_addr [12] & (\tft_pic_inst|Add0~23  $ (GND))) # (!\tft_pic_inst|wr_addr [12] & (!\tft_pic_inst|Add0~23  & VCC))
// \tft_pic_inst|Add0~25  = CARRY((\tft_pic_inst|wr_addr [12] & !\tft_pic_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~23 ),
	.combout(\tft_pic_inst|Add0~24_combout ),
	.cout(\tft_pic_inst|Add0~25 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \tft_pic_inst|wr_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[12] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \tft_pic_inst|Add0~26 (
// Equation(s):
// \tft_pic_inst|Add0~26_combout  = \tft_pic_inst|Add0~25  $ (\tft_pic_inst|wr_addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|wr_addr [13]),
	.cin(\tft_pic_inst|Add0~25 ),
	.combout(\tft_pic_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Add0~26 .lut_mask = 16'h0FF0;
defparam \tft_pic_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \tft_pic_inst|wr_addr~0 (
// Equation(s):
// \tft_pic_inst|wr_addr~0_combout  = (\tft_pic_inst|Add0~26_combout  & !\tft_pic_inst|always0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|Add0~26_combout ),
	.datad(\tft_pic_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~0 .lut_mask = 16'h00F0;
defparam \tft_pic_inst|wr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \tft_pic_inst|wr_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[13] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0 (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout  = (\tft_pic_inst|wr_addr [13] & \sobel_ctrl_inst|po_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|wr_addr [13]),
	.datad(\sobel_ctrl_inst|po_flag~q ),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0 .lut_mask = 16'hF000;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \uart_rx_inst|rx_data[0]~0 (
// Equation(s):
// \uart_rx_inst|rx_data[0]~0_combout  = (!\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|bit_flag~q  & (!\uart_rx_inst|bit_cnt [3] & !\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [2]),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0]~0 .lut_mask = 16'h0004;
defparam \uart_rx_inst|rx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \uart_rx_inst|rx_data[0]~1 (
// Equation(s):
// \uart_rx_inst|rx_data[0]~1_combout  = (\uart_rx_inst|bit_cnt [0] & ((\uart_rx_inst|rx_data[0]~0_combout  & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|rx_data[0]~0_combout  & ((\uart_rx_inst|rx_data [0]))))) # (!\uart_rx_inst|bit_cnt [0] & 
// (((\uart_rx_inst|rx_data [0]))))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [0]),
	.datad(\uart_rx_inst|rx_data[0]~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0]~1 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \uart_rx_inst|rx_data[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \uart_rx_inst|po_data[0]~0 (
// Equation(s):
// \uart_rx_inst|po_data[0]~0_combout  = (\uart_rx_inst|rx_flag~q  & (\uart_rx_inst|rx_data [0])) # (!\uart_rx_inst|rx_flag~q  & ((\uart_rx_inst|po_data [0])))

	.dataa(\uart_rx_inst|rx_data [0]),
	.datab(gnd),
	.datac(\uart_rx_inst|po_data [0]),
	.datad(\uart_rx_inst|rx_flag~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[0]~0 .lut_mask = 16'hAAF0;
defparam \uart_rx_inst|po_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \uart_rx_inst|po_data[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \sobel_ctrl_inst|pi_data_reg (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \sobel_ctrl_inst|c3[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|c3[0]~feeder_combout  = \sobel_ctrl_inst|pi_data_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|pi_data_reg~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|c3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[0]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|c3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \sobel_ctrl_inst|c3[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|c3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \sobel_ctrl_inst|c2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c3 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \sobel_ctrl_inst|c1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c2 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \sobel_ctrl_inst|always3~1 (
// Equation(s):
// \sobel_ctrl_inst|always3~1_combout  = (\uart_rx_inst|po_flag~q  & !\sobel_ctrl_inst|cnt_row [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\sobel_ctrl_inst|cnt_row [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always3~1 .lut_mask = 16'h00F0;
defparam \sobel_ctrl_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \sobel_ctrl_inst|always5~2 (
// Equation(s):
// \sobel_ctrl_inst|always5~2_combout  = (\sobel_ctrl_inst|cnt_row [5]) # ((\sobel_ctrl_inst|cnt_row [0]) # ((\sobel_ctrl_inst|cnt_row [1]) # (!\sobel_ctrl_inst|always5~0_combout )))

	.dataa(\sobel_ctrl_inst|cnt_row [5]),
	.datab(\sobel_ctrl_inst|cnt_row [0]),
	.datac(\sobel_ctrl_inst|cnt_row [1]),
	.datad(\sobel_ctrl_inst|always5~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always5~2 .lut_mask = 16'hFEFF;
defparam \sobel_ctrl_inst|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \sobel_ctrl_inst|always5~1 (
// Equation(s):
// \sobel_ctrl_inst|always5~1_combout  = ((!\sobel_ctrl_inst|cnt_row [2] & (!\sobel_ctrl_inst|cnt_row [3] & !\sobel_ctrl_inst|cnt_row [4]))) # (!\sobel_ctrl_inst|cnt_row [5])

	.dataa(\sobel_ctrl_inst|cnt_row [2]),
	.datab(\sobel_ctrl_inst|cnt_row [3]),
	.datac(\sobel_ctrl_inst|cnt_row [5]),
	.datad(\sobel_ctrl_inst|cnt_row [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always5~1 .lut_mask = 16'h0F1F;
defparam \sobel_ctrl_inst|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \sobel_ctrl_inst|always5~3 (
// Equation(s):
// \sobel_ctrl_inst|always5~3_combout  = (\sobel_ctrl_inst|always3~1_combout  & ((\sobel_ctrl_inst|cnt_row [6] & ((\sobel_ctrl_inst|always5~1_combout ))) # (!\sobel_ctrl_inst|cnt_row [6] & (\sobel_ctrl_inst|always5~2_combout ))))

	.dataa(\sobel_ctrl_inst|always5~2_combout ),
	.datab(\sobel_ctrl_inst|always5~1_combout ),
	.datac(\sobel_ctrl_inst|always3~1_combout ),
	.datad(\sobel_ctrl_inst|cnt_row [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always5~3 .lut_mask = 16'hC0A0;
defparam \sobel_ctrl_inst|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \sobel_ctrl_inst|wr_en2 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|always5~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_en2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_en2 .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_en2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \sobel_ctrl_inst|wr_rd_flag~0 (
// Equation(s):
// \sobel_ctrl_inst|wr_rd_flag~0_combout  = (\sobel_ctrl_inst|rd_en~q  & \sobel_ctrl_inst|wr_en2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|rd_en~q ),
	.datad(\sobel_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_rd_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_rd_flag~0 .lut_mask = 16'hF000;
defparam \sobel_ctrl_inst|wr_rd_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \sobel_ctrl_inst|wr_rd_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_rd_flag~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_rd_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_rd_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_rd_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \sobel_ctrl_inst|wr_en1~0 (
// Equation(s):
// \sobel_ctrl_inst|wr_en1~0_combout  = (\sobel_ctrl_inst|wr_rd_flag~q ) # ((\sobel_ctrl_inst|always3~1_combout  & (!\sobel_ctrl_inst|cnt_row [0] & \sobel_ctrl_inst|always3~0_combout )))

	.dataa(\sobel_ctrl_inst|always3~1_combout ),
	.datab(\sobel_ctrl_inst|cnt_row [0]),
	.datac(\sobel_ctrl_inst|wr_rd_flag~q ),
	.datad(\sobel_ctrl_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_en1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_en1~0 .lut_mask = 16'hF2F0;
defparam \sobel_ctrl_inst|wr_en1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \sobel_ctrl_inst|wr_en1 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_en1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_en1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_en1 .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_en1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\sobel_ctrl_inst|wr_en1~q  & (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ 
// (((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (!\sobel_ctrl_inst|rd_en~q ))))) # (!\sobel_ctrl_inst|wr_en1~q  & (\sobel_ctrl_inst|rd_en~q  & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))

	.dataa(\sobel_ctrl_inst|wr_en1~q ),
	.datab(\sobel_ctrl_inst|rd_en~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hC60A;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ((VCC)))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # (GND))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N21
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # (GND))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & VCC)))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]))))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] $ (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # (GND))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11])) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] & 
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8])))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] & VCC)))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]))))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13] $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT )

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13] & \sobel_ctrl_inst|wr_en1~q )))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datad(\sobel_ctrl_inst|wr_en1~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout )))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout  = (!\sobel_ctrl_inst|rd_en~q  & ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ) # 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 16'h00FC;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \sobel_ctrl_inst|wr_en1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|wr_en1~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]) # ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8])))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]) # 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]) # ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # 
// (!\sobel_ctrl_inst|rd_en~q )))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datad(\sobel_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFEFF;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFFEF;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFE00;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ) # 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\sobel_ctrl_inst|wr_en1~q ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|wr_en1~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .lut_mask = 16'hFFFC;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \sobel_ctrl_inst|rd_en~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hCC00;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N7
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N9
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N11
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N13
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N15
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N17
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N19
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N21
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N23
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N25
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N27
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N29
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13] $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT )

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y3_N31
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N3
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N5
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N7
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N9
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N11
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N15
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N17
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N21
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]))

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N27
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & 
// (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout  = \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13] $ 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT )

	.dataa(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[1] (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1] = (\sobel_ctrl_inst|wr_en1~q  & (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|wr_en1~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[1] .lut_mask = 16'h0C00;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \sobel_ctrl_inst|always3~2 (
// Equation(s):
// \sobel_ctrl_inst|always3~2_combout  = (!\sobel_ctrl_inst|cnt_row [0] & (\uart_rx_inst|po_flag~q  & !\sobel_ctrl_inst|cnt_row [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [0]),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\sobel_ctrl_inst|cnt_row [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always3~2 .lut_mask = 16'h0030;
defparam \sobel_ctrl_inst|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFFEF;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & VCC)))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]))))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] $ (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # (GND))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11])) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] & VCC)))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]))))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13] $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT )

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]) # 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]) # 
// (!\sobel_ctrl_inst|rd_en~q )))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datad(\sobel_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFEFF;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]) # ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ) # ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFE00;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ) # 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\sobel_ctrl_inst|wr_en2~q ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .lut_mask = 16'hFFFC;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\sobel_ctrl_inst|rd_en~q  & (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ 
// (((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \sobel_ctrl_inst|wr_en2~q ))))) # (!\sobel_ctrl_inst|rd_en~q  & (((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// \sobel_ctrl_inst|wr_en2~q ))))

	.dataa(\sobel_ctrl_inst|rd_en~q ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h8788;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ((VCC)))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # (GND))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & (((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # (GND))))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] & (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & 
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13] & \sobel_ctrl_inst|wr_en2~q )))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datad(\sobel_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & 
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout )))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout  = (!\sobel_ctrl_inst|rd_en~q  & ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ) # 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 16'h00FA;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \sobel_ctrl_inst|wr_en2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N3
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N7
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N9
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N15
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N19
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT  $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 .lut_mask = 16'h0FF0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N29
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[0] (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0] = (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13] & (\sobel_ctrl_inst|wr_en2~q  & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.datab(\sobel_ctrl_inst|wr_en2~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[0] .lut_mask = 16'h0404;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \sobel_ctrl_inst|rd_en~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hCC00;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \sobel_ctrl_inst|wr_data2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N9
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N15
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N19
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT )) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  = CARRY((!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N23
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  & VCC))
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT  = CARRY((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.cout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0]),
	.ena1(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|wr_data2 [0]}),
	.portaaddr({\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ALTSYNCRAM";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13] $ 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT )

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[1] (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1] = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13] & (\sobel_ctrl_inst|wr_en2~q  & 
// !\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.datab(\sobel_ctrl_inst|wr_en2~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[1] .lut_mask = 16'h0808;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 (
	.portawe(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1]),
	.ena1(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|wr_data2 [0]}),
	.portaaddr({\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk0_core_clock_enable = "ena0";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_core_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_input_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .logical_ram_name = "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ALTSYNCRAM";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .operation_mode = "dual_port";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_enable_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout  = (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0] & 
// ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout ))) # (!\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0] & 
// (\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout ))

	.dataa(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0]),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0 .lut_mask = 16'hFA0A;
defparam \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data1~0 (
// Equation(s):
// \sobel_ctrl_inst|wr_data1~0_combout  = (\sobel_ctrl_inst|wr_rd_flag~q  & ((\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ))) # (!\sobel_ctrl_inst|wr_rd_flag~q  & 
// (\sobel_ctrl_inst|wr_data1 [0]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|wr_data1 [0]),
	.datac(\sobel_ctrl_inst|wr_rd_flag~q ),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data1~0 .lut_mask = 16'hFC0C;
defparam \sobel_ctrl_inst|wr_data1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data1~1 (
// Equation(s):
// \sobel_ctrl_inst|wr_data1~1_combout  = (\sobel_ctrl_inst|always3~2_combout  & ((\sobel_ctrl_inst|always3~0_combout  & ((\uart_rx_inst|po_data [0]))) # (!\sobel_ctrl_inst|always3~0_combout  & (\sobel_ctrl_inst|wr_data1~0_combout )))) # 
// (!\sobel_ctrl_inst|always3~2_combout  & (\sobel_ctrl_inst|wr_data1~0_combout ))

	.dataa(\sobel_ctrl_inst|always3~2_combout ),
	.datab(\sobel_ctrl_inst|wr_data1~0_combout ),
	.datac(\uart_rx_inst|po_data [0]),
	.datad(\sobel_ctrl_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data1~1 .lut_mask = 16'hE4CC;
defparam \sobel_ctrl_inst|wr_data1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \sobel_ctrl_inst|wr_data1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data1[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 (
	.portawe(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [1]),
	.ena1(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|wr_data1 [0]}),
	.portaaddr({\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk0_core_clock_enable = "ena0";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_core_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_input_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .logical_ram_name = "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ALTSYNCRAM";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .operation_mode = "dual_port";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_enable_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[0] (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0] = (\sobel_ctrl_inst|wr_en1~q  & (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// !\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|wr_en1~q ),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[0] .lut_mask = 16'h000C;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|eq_node [0]),
	.ena1(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|wr_data1 [0]}),
	.portaaddr({\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ALTSYNCRAM";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 13;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 8191;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 16384;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout  = (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0] & 
// (\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout )) # (!\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0] & 
// ((\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout )))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b [0]),
	.datac(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout ),
	.datad(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0 .lut_mask = 16'hF3C0;
defparam \sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \sobel_ctrl_inst|rd_data1_reg (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_data1_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_data1_reg .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_data1_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \sobel_ctrl_inst|a3[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|rd_data1_reg~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \sobel_ctrl_inst|a2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a3 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \sobel_ctrl_inst|a1[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a1[0]~feeder_combout  = \sobel_ctrl_inst|a2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|a2 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[0]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \sobel_ctrl_inst|a1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~0 (
// Equation(s):
// \sobel_ctrl_inst|Add10~0_combout  = (\sobel_ctrl_inst|a2 [0] & (\sobel_ctrl_inst|c1 [0] & (\sobel_ctrl_inst|c2 [0] & !\sobel_ctrl_inst|a1 [0]))) # (!\sobel_ctrl_inst|a2 [0] & ((\sobel_ctrl_inst|c2 [0]) # ((\sobel_ctrl_inst|c1 [0] & !\sobel_ctrl_inst|a1 
// [0]))))

	.dataa(\sobel_ctrl_inst|c1 [0]),
	.datab(\sobel_ctrl_inst|a2 [0]),
	.datac(\sobel_ctrl_inst|c2 [0]),
	.datad(\sobel_ctrl_inst|a1 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~0 .lut_mask = 16'h30B2;
defparam \sobel_ctrl_inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~1 (
// Equation(s):
// \sobel_ctrl_inst|Add11~1_combout  = (\sobel_ctrl_inst|a3 [0]) # (!\sobel_ctrl_inst|c3 [0])

	.dataa(\sobel_ctrl_inst|a3 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|c3 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~1 .lut_mask = 16'hAAFF;
defparam \sobel_ctrl_inst|Add11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~1 (
// Equation(s):
// \sobel_ctrl_inst|Add10~1_combout  = \sobel_ctrl_inst|c2 [0] $ (\sobel_ctrl_inst|a2 [0] $ (((\sobel_ctrl_inst|a1 [0]) # (!\sobel_ctrl_inst|c1 [0]))))

	.dataa(\sobel_ctrl_inst|c1 [0]),
	.datab(\sobel_ctrl_inst|c2 [0]),
	.datac(\sobel_ctrl_inst|a2 [0]),
	.datad(\sobel_ctrl_inst|a1 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~1 .lut_mask = 16'hC369;
defparam \sobel_ctrl_inst|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~1 (
// Equation(s):
// \sobel_ctrl_inst|Add8~1_combout  = (\sobel_ctrl_inst|a1 [0]) # (!\sobel_ctrl_inst|c1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|c1 [0]),
	.datad(\sobel_ctrl_inst|a1 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~1 .lut_mask = 16'hFF0F;
defparam \sobel_ctrl_inst|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~0 (
// Equation(s):
// \sobel_ctrl_inst|Add8~0_combout  = \sobel_ctrl_inst|c1 [0] $ (\sobel_ctrl_inst|a1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|c1 [0]),
	.datad(\sobel_ctrl_inst|a1 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~0 .lut_mask = 16'h0FF0;
defparam \sobel_ctrl_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~0 (
// Equation(s):
// \sobel_ctrl_inst|Add11~0_combout  = \sobel_ctrl_inst|a3 [0] $ (\sobel_ctrl_inst|c3 [0])

	.dataa(\sobel_ctrl_inst|a3 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|c3 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~0 .lut_mask = 16'h55AA;
defparam \sobel_ctrl_inst|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \sobel_ctrl_inst|gy[0]~7 (
// Equation(s):
// \sobel_ctrl_inst|gy[0]~7_combout  = (\sobel_ctrl_inst|Add8~0_combout  & (\sobel_ctrl_inst|Add11~0_combout  $ (VCC))) # (!\sobel_ctrl_inst|Add8~0_combout  & (\sobel_ctrl_inst|Add11~0_combout  & VCC))
// \sobel_ctrl_inst|gy[0]~8  = CARRY((\sobel_ctrl_inst|Add8~0_combout  & \sobel_ctrl_inst|Add11~0_combout ))

	.dataa(\sobel_ctrl_inst|Add8~0_combout ),
	.datab(\sobel_ctrl_inst|Add11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|gy[0]~7_combout ),
	.cout(\sobel_ctrl_inst|gy[0]~8 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[0]~7 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|gy[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \sobel_ctrl_inst|gy[1]~9 (
// Equation(s):
// \sobel_ctrl_inst|gy[1]~9_combout  = (\sobel_ctrl_inst|Add8~1_combout  & ((\sobel_ctrl_inst|Add11~1_combout  & ((\sobel_ctrl_inst|gy[0]~8 ) # (GND))) # (!\sobel_ctrl_inst|Add11~1_combout  & (!\sobel_ctrl_inst|gy[0]~8 )))) # 
// (!\sobel_ctrl_inst|Add8~1_combout  & ((\sobel_ctrl_inst|Add11~1_combout  & (!\sobel_ctrl_inst|gy[0]~8 )) # (!\sobel_ctrl_inst|Add11~1_combout  & (\sobel_ctrl_inst|gy[0]~8  & VCC))))
// \sobel_ctrl_inst|gy[1]~10  = CARRY((\sobel_ctrl_inst|Add8~1_combout  & ((\sobel_ctrl_inst|Add11~1_combout ) # (!\sobel_ctrl_inst|gy[0]~8 ))) # (!\sobel_ctrl_inst|Add8~1_combout  & (\sobel_ctrl_inst|Add11~1_combout  & !\sobel_ctrl_inst|gy[0]~8 )))

	.dataa(\sobel_ctrl_inst|Add8~1_combout ),
	.datab(\sobel_ctrl_inst|Add11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[0]~8 ),
	.combout(\sobel_ctrl_inst|gy[1]~9_combout ),
	.cout(\sobel_ctrl_inst|gy[1]~10 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[1]~9 .lut_mask = 16'h968E;
defparam \sobel_ctrl_inst|gy[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \sobel_ctrl_inst|gy[2]~11 (
// Equation(s):
// \sobel_ctrl_inst|gy[2]~11_combout  = ((\sobel_ctrl_inst|Add10~1_combout  $ (\sobel_ctrl_inst|Add11~1_combout  $ (!\sobel_ctrl_inst|gy[1]~10 )))) # (GND)
// \sobel_ctrl_inst|gy[2]~12  = CARRY((\sobel_ctrl_inst|Add10~1_combout  & (!\sobel_ctrl_inst|Add11~1_combout  & !\sobel_ctrl_inst|gy[1]~10 )) # (!\sobel_ctrl_inst|Add10~1_combout  & ((!\sobel_ctrl_inst|gy[1]~10 ) # (!\sobel_ctrl_inst|Add11~1_combout ))))

	.dataa(\sobel_ctrl_inst|Add10~1_combout ),
	.datab(\sobel_ctrl_inst|Add11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[1]~10 ),
	.combout(\sobel_ctrl_inst|gy[2]~11_combout ),
	.cout(\sobel_ctrl_inst|gy[2]~12 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[2]~11 .lut_mask = 16'h6917;
defparam \sobel_ctrl_inst|gy[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \sobel_ctrl_inst|gy[3]~13 (
// Equation(s):
// \sobel_ctrl_inst|gy[3]~13_combout  = (\sobel_ctrl_inst|Add10~0_combout  & ((\sobel_ctrl_inst|Add11~1_combout  & (!\sobel_ctrl_inst|gy[2]~12 )) # (!\sobel_ctrl_inst|Add11~1_combout  & (\sobel_ctrl_inst|gy[2]~12  & VCC)))) # 
// (!\sobel_ctrl_inst|Add10~0_combout  & ((\sobel_ctrl_inst|Add11~1_combout  & ((\sobel_ctrl_inst|gy[2]~12 ) # (GND))) # (!\sobel_ctrl_inst|Add11~1_combout  & (!\sobel_ctrl_inst|gy[2]~12 ))))
// \sobel_ctrl_inst|gy[3]~14  = CARRY((\sobel_ctrl_inst|Add10~0_combout  & (\sobel_ctrl_inst|Add11~1_combout  & !\sobel_ctrl_inst|gy[2]~12 )) # (!\sobel_ctrl_inst|Add10~0_combout  & ((\sobel_ctrl_inst|Add11~1_combout ) # (!\sobel_ctrl_inst|gy[2]~12 ))))

	.dataa(\sobel_ctrl_inst|Add10~0_combout ),
	.datab(\sobel_ctrl_inst|Add11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[2]~12 ),
	.combout(\sobel_ctrl_inst|gy[3]~13_combout ),
	.cout(\sobel_ctrl_inst|gy[3]~14 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[3]~13 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|gy[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \sobel_ctrl_inst|gy[4]~15 (
// Equation(s):
// \sobel_ctrl_inst|gy[4]~15_combout  = ((\sobel_ctrl_inst|Add10~0_combout  $ (\sobel_ctrl_inst|Add11~1_combout  $ (\sobel_ctrl_inst|gy[3]~14 )))) # (GND)
// \sobel_ctrl_inst|gy[4]~16  = CARRY((\sobel_ctrl_inst|Add10~0_combout  & ((!\sobel_ctrl_inst|gy[3]~14 ) # (!\sobel_ctrl_inst|Add11~1_combout ))) # (!\sobel_ctrl_inst|Add10~0_combout  & (!\sobel_ctrl_inst|Add11~1_combout  & !\sobel_ctrl_inst|gy[3]~14 )))

	.dataa(\sobel_ctrl_inst|Add10~0_combout ),
	.datab(\sobel_ctrl_inst|Add11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[3]~14 ),
	.combout(\sobel_ctrl_inst|gy[4]~15_combout ),
	.cout(\sobel_ctrl_inst|gy[4]~16 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[4]~15 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|gy[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \sobel_ctrl_inst|gy[5]~17 (
// Equation(s):
// \sobel_ctrl_inst|gy[5]~17_combout  = (\sobel_ctrl_inst|Add10~0_combout  & ((\sobel_ctrl_inst|Add11~1_combout  & (!\sobel_ctrl_inst|gy[4]~16 )) # (!\sobel_ctrl_inst|Add11~1_combout  & (\sobel_ctrl_inst|gy[4]~16  & VCC)))) # 
// (!\sobel_ctrl_inst|Add10~0_combout  & ((\sobel_ctrl_inst|Add11~1_combout  & ((\sobel_ctrl_inst|gy[4]~16 ) # (GND))) # (!\sobel_ctrl_inst|Add11~1_combout  & (!\sobel_ctrl_inst|gy[4]~16 ))))
// \sobel_ctrl_inst|gy[5]~18  = CARRY((\sobel_ctrl_inst|Add10~0_combout  & (\sobel_ctrl_inst|Add11~1_combout  & !\sobel_ctrl_inst|gy[4]~16 )) # (!\sobel_ctrl_inst|Add10~0_combout  & ((\sobel_ctrl_inst|Add11~1_combout ) # (!\sobel_ctrl_inst|gy[4]~16 ))))

	.dataa(\sobel_ctrl_inst|Add10~0_combout ),
	.datab(\sobel_ctrl_inst|Add11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[4]~16 ),
	.combout(\sobel_ctrl_inst|gy[5]~17_combout ),
	.cout(\sobel_ctrl_inst|gy[5]~18 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[5]~17 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|gy[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \sobel_ctrl_inst|gy[8]~19 (
// Equation(s):
// \sobel_ctrl_inst|gy[8]~19_combout  = \sobel_ctrl_inst|Add10~0_combout  $ (\sobel_ctrl_inst|gy[5]~18  $ (\sobel_ctrl_inst|Add11~1_combout ))

	.dataa(\sobel_ctrl_inst|Add10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add11~1_combout ),
	.cin(\sobel_ctrl_inst|gy[5]~18 ),
	.combout(\sobel_ctrl_inst|gy[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[8]~19 .lut_mask = 16'hA55A;
defparam \sobel_ctrl_inst|gy[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \sobel_ctrl_inst|gy[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[8]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \sobel_ctrl_inst|gy[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \sobel_ctrl_inst|gy[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \sobel_ctrl_inst|gy[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \sobel_ctrl_inst|gy[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \sobel_ctrl_inst|gy[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \sobel_ctrl_inst|gy[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~1 (
// Equation(s):
// \sobel_ctrl_inst|Add14~1_cout  = CARRY(!\sobel_ctrl_inst|gy [0])

	.dataa(\sobel_ctrl_inst|gy [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sobel_ctrl_inst|Add14~1_cout ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~1 .lut_mask = 16'h0055;
defparam \sobel_ctrl_inst|Add14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~2 (
// Equation(s):
// \sobel_ctrl_inst|Add14~2_combout  = (\sobel_ctrl_inst|gy [1] & ((\sobel_ctrl_inst|Add14~1_cout ) # (GND))) # (!\sobel_ctrl_inst|gy [1] & (!\sobel_ctrl_inst|Add14~1_cout ))
// \sobel_ctrl_inst|Add14~3  = CARRY((\sobel_ctrl_inst|gy [1]) # (!\sobel_ctrl_inst|Add14~1_cout ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add14~1_cout ),
	.combout(\sobel_ctrl_inst|Add14~2_combout ),
	.cout(\sobel_ctrl_inst|Add14~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~2 .lut_mask = 16'hC3CF;
defparam \sobel_ctrl_inst|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~5 (
// Equation(s):
// \sobel_ctrl_inst|Add14~5_combout  = (\sobel_ctrl_inst|gy [2] & (!\sobel_ctrl_inst|Add14~3  & VCC)) # (!\sobel_ctrl_inst|gy [2] & (\sobel_ctrl_inst|Add14~3  $ (GND)))
// \sobel_ctrl_inst|Add14~6  = CARRY((!\sobel_ctrl_inst|gy [2] & !\sobel_ctrl_inst|Add14~3 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add14~3 ),
	.combout(\sobel_ctrl_inst|Add14~5_combout ),
	.cout(\sobel_ctrl_inst|Add14~6 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~5 .lut_mask = 16'h3C03;
defparam \sobel_ctrl_inst|Add14~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~8 (
// Equation(s):
// \sobel_ctrl_inst|Add14~8_combout  = (\sobel_ctrl_inst|gy [3] & ((\sobel_ctrl_inst|Add14~6 ) # (GND))) # (!\sobel_ctrl_inst|gy [3] & (!\sobel_ctrl_inst|Add14~6 ))
// \sobel_ctrl_inst|Add14~9  = CARRY((\sobel_ctrl_inst|gy [3]) # (!\sobel_ctrl_inst|Add14~6 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add14~6 ),
	.combout(\sobel_ctrl_inst|Add14~8_combout ),
	.cout(\sobel_ctrl_inst|Add14~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~8 .lut_mask = 16'hC3CF;
defparam \sobel_ctrl_inst|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~11 (
// Equation(s):
// \sobel_ctrl_inst|Add14~11_combout  = (\sobel_ctrl_inst|gy [4] & (!\sobel_ctrl_inst|Add14~9  & VCC)) # (!\sobel_ctrl_inst|gy [4] & (\sobel_ctrl_inst|Add14~9  $ (GND)))
// \sobel_ctrl_inst|Add14~12  = CARRY((!\sobel_ctrl_inst|gy [4] & !\sobel_ctrl_inst|Add14~9 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add14~9 ),
	.combout(\sobel_ctrl_inst|Add14~11_combout ),
	.cout(\sobel_ctrl_inst|Add14~12 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~11 .lut_mask = 16'h3C03;
defparam \sobel_ctrl_inst|Add14~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~14 (
// Equation(s):
// \sobel_ctrl_inst|Add14~14_combout  = (\sobel_ctrl_inst|gy [5] & ((\sobel_ctrl_inst|Add14~12 ) # (GND))) # (!\sobel_ctrl_inst|gy [5] & (!\sobel_ctrl_inst|Add14~12 ))
// \sobel_ctrl_inst|Add14~15  = CARRY((\sobel_ctrl_inst|gy [5]) # (!\sobel_ctrl_inst|Add14~12 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add14~12 ),
	.combout(\sobel_ctrl_inst|Add14~14_combout ),
	.cout(\sobel_ctrl_inst|Add14~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~14 .lut_mask = 16'hC3CF;
defparam \sobel_ctrl_inst|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~16 (
// Equation(s):
// \sobel_ctrl_inst|Add14~16_combout  = (\sobel_ctrl_inst|gy [8] & ((\sobel_ctrl_inst|Add14~14_combout ))) # (!\sobel_ctrl_inst|gy [8] & (\sobel_ctrl_inst|gy [5]))

	.dataa(\sobel_ctrl_inst|gy [8]),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gy [5]),
	.datad(\sobel_ctrl_inst|Add14~14_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14~16_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~16 .lut_mask = 16'hFA50;
defparam \sobel_ctrl_inst|Add14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \sobel_ctrl_inst|rd_data2_reg~feeder (
// Equation(s):
// \sobel_ctrl_inst|rd_data2_reg~feeder_combout  = \sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|rd_data2_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_data2_reg~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|rd_data2_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \sobel_ctrl_inst|rd_data2_reg (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|rd_data2_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_data2_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_data2_reg .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_data2_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \sobel_ctrl_inst|b3[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|rd_data2_reg~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \sobel_ctrl_inst|b2[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[0]~feeder_combout  = \sobel_ctrl_inst|b3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[0]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \sobel_ctrl_inst|b2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \sobel_ctrl_inst|b1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~0 (
// Equation(s):
// \sobel_ctrl_inst|Add5~0_combout  = (\sobel_ctrl_inst|b1 [0] & (((\sobel_ctrl_inst|a1 [0] & !\sobel_ctrl_inst|a3 [0])) # (!\sobel_ctrl_inst|b3 [0]))) # (!\sobel_ctrl_inst|b1 [0] & (\sobel_ctrl_inst|a1 [0] & (!\sobel_ctrl_inst|b3 [0] & !\sobel_ctrl_inst|a3 
// [0])))

	.dataa(\sobel_ctrl_inst|b1 [0]),
	.datab(\sobel_ctrl_inst|a1 [0]),
	.datac(\sobel_ctrl_inst|b3 [0]),
	.datad(\sobel_ctrl_inst|a3 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~0 .lut_mask = 16'h0A8E;
defparam \sobel_ctrl_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~1 (
// Equation(s):
// \sobel_ctrl_inst|Add6~1_combout  = (\sobel_ctrl_inst|c3 [0]) # (!\sobel_ctrl_inst|c1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|c1 [0]),
	.datad(\sobel_ctrl_inst|c3 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~1 .lut_mask = 16'hFF0F;
defparam \sobel_ctrl_inst|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~1 (
// Equation(s):
// \sobel_ctrl_inst|Add5~1_combout  = \sobel_ctrl_inst|b3 [0] $ (\sobel_ctrl_inst|b1 [0] $ (((\sobel_ctrl_inst|a3 [0]) # (!\sobel_ctrl_inst|a1 [0]))))

	.dataa(\sobel_ctrl_inst|a3 [0]),
	.datab(\sobel_ctrl_inst|b3 [0]),
	.datac(\sobel_ctrl_inst|b1 [0]),
	.datad(\sobel_ctrl_inst|a1 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~1 .lut_mask = 16'h96C3;
defparam \sobel_ctrl_inst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~1 (
// Equation(s):
// \sobel_ctrl_inst|Add3~1_combout  = (\sobel_ctrl_inst|a3 [0]) # (!\sobel_ctrl_inst|a1 [0])

	.dataa(\sobel_ctrl_inst|a3 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|a1 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~1 .lut_mask = 16'hAAFF;
defparam \sobel_ctrl_inst|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~0 (
// Equation(s):
// \sobel_ctrl_inst|Add6~0_combout  = \sobel_ctrl_inst|c1 [0] $ (\sobel_ctrl_inst|c3 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|c1 [0]),
	.datad(\sobel_ctrl_inst|c3 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~0 .lut_mask = 16'h0FF0;
defparam \sobel_ctrl_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~0 (
// Equation(s):
// \sobel_ctrl_inst|Add3~0_combout  = \sobel_ctrl_inst|a3 [0] $ (\sobel_ctrl_inst|a1 [0])

	.dataa(\sobel_ctrl_inst|a3 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|a1 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \sobel_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \sobel_ctrl_inst|gx[0]~7 (
// Equation(s):
// \sobel_ctrl_inst|gx[0]~7_combout  = (\sobel_ctrl_inst|Add6~0_combout  & (\sobel_ctrl_inst|Add3~0_combout  $ (VCC))) # (!\sobel_ctrl_inst|Add6~0_combout  & (\sobel_ctrl_inst|Add3~0_combout  & VCC))
// \sobel_ctrl_inst|gx[0]~8  = CARRY((\sobel_ctrl_inst|Add6~0_combout  & \sobel_ctrl_inst|Add3~0_combout ))

	.dataa(\sobel_ctrl_inst|Add6~0_combout ),
	.datab(\sobel_ctrl_inst|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|gx[0]~7_combout ),
	.cout(\sobel_ctrl_inst|gx[0]~8 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[0]~7 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|gx[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \sobel_ctrl_inst|gx[1]~9 (
// Equation(s):
// \sobel_ctrl_inst|gx[1]~9_combout  = (\sobel_ctrl_inst|Add3~1_combout  & ((\sobel_ctrl_inst|Add6~1_combout  & ((\sobel_ctrl_inst|gx[0]~8 ) # (GND))) # (!\sobel_ctrl_inst|Add6~1_combout  & (!\sobel_ctrl_inst|gx[0]~8 )))) # (!\sobel_ctrl_inst|Add3~1_combout  
// & ((\sobel_ctrl_inst|Add6~1_combout  & (!\sobel_ctrl_inst|gx[0]~8 )) # (!\sobel_ctrl_inst|Add6~1_combout  & (\sobel_ctrl_inst|gx[0]~8  & VCC))))
// \sobel_ctrl_inst|gx[1]~10  = CARRY((\sobel_ctrl_inst|Add3~1_combout  & ((\sobel_ctrl_inst|Add6~1_combout ) # (!\sobel_ctrl_inst|gx[0]~8 ))) # (!\sobel_ctrl_inst|Add3~1_combout  & (\sobel_ctrl_inst|Add6~1_combout  & !\sobel_ctrl_inst|gx[0]~8 )))

	.dataa(\sobel_ctrl_inst|Add3~1_combout ),
	.datab(\sobel_ctrl_inst|Add6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[0]~8 ),
	.combout(\sobel_ctrl_inst|gx[1]~9_combout ),
	.cout(\sobel_ctrl_inst|gx[1]~10 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[1]~9 .lut_mask = 16'h968E;
defparam \sobel_ctrl_inst|gx[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \sobel_ctrl_inst|gx[2]~11 (
// Equation(s):
// \sobel_ctrl_inst|gx[2]~11_combout  = ((\sobel_ctrl_inst|Add5~1_combout  $ (\sobel_ctrl_inst|Add6~1_combout  $ (!\sobel_ctrl_inst|gx[1]~10 )))) # (GND)
// \sobel_ctrl_inst|gx[2]~12  = CARRY((\sobel_ctrl_inst|Add5~1_combout  & (!\sobel_ctrl_inst|Add6~1_combout  & !\sobel_ctrl_inst|gx[1]~10 )) # (!\sobel_ctrl_inst|Add5~1_combout  & ((!\sobel_ctrl_inst|gx[1]~10 ) # (!\sobel_ctrl_inst|Add6~1_combout ))))

	.dataa(\sobel_ctrl_inst|Add5~1_combout ),
	.datab(\sobel_ctrl_inst|Add6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[1]~10 ),
	.combout(\sobel_ctrl_inst|gx[2]~11_combout ),
	.cout(\sobel_ctrl_inst|gx[2]~12 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[2]~11 .lut_mask = 16'h6917;
defparam \sobel_ctrl_inst|gx[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \sobel_ctrl_inst|gx[3]~13 (
// Equation(s):
// \sobel_ctrl_inst|gx[3]~13_combout  = (\sobel_ctrl_inst|Add6~1_combout  & ((\sobel_ctrl_inst|Add5~0_combout  & (!\sobel_ctrl_inst|gx[2]~12 )) # (!\sobel_ctrl_inst|Add5~0_combout  & ((\sobel_ctrl_inst|gx[2]~12 ) # (GND))))) # 
// (!\sobel_ctrl_inst|Add6~1_combout  & ((\sobel_ctrl_inst|Add5~0_combout  & (\sobel_ctrl_inst|gx[2]~12  & VCC)) # (!\sobel_ctrl_inst|Add5~0_combout  & (!\sobel_ctrl_inst|gx[2]~12 ))))
// \sobel_ctrl_inst|gx[3]~14  = CARRY((\sobel_ctrl_inst|Add6~1_combout  & ((!\sobel_ctrl_inst|gx[2]~12 ) # (!\sobel_ctrl_inst|Add5~0_combout ))) # (!\sobel_ctrl_inst|Add6~1_combout  & (!\sobel_ctrl_inst|Add5~0_combout  & !\sobel_ctrl_inst|gx[2]~12 )))

	.dataa(\sobel_ctrl_inst|Add6~1_combout ),
	.datab(\sobel_ctrl_inst|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[2]~12 ),
	.combout(\sobel_ctrl_inst|gx[3]~13_combout ),
	.cout(\sobel_ctrl_inst|gx[3]~14 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[3]~13 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|gx[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \sobel_ctrl_inst|gx[4]~15 (
// Equation(s):
// \sobel_ctrl_inst|gx[4]~15_combout  = ((\sobel_ctrl_inst|Add6~1_combout  $ (\sobel_ctrl_inst|Add5~0_combout  $ (\sobel_ctrl_inst|gx[3]~14 )))) # (GND)
// \sobel_ctrl_inst|gx[4]~16  = CARRY((\sobel_ctrl_inst|Add6~1_combout  & (\sobel_ctrl_inst|Add5~0_combout  & !\sobel_ctrl_inst|gx[3]~14 )) # (!\sobel_ctrl_inst|Add6~1_combout  & ((\sobel_ctrl_inst|Add5~0_combout ) # (!\sobel_ctrl_inst|gx[3]~14 ))))

	.dataa(\sobel_ctrl_inst|Add6~1_combout ),
	.datab(\sobel_ctrl_inst|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[3]~14 ),
	.combout(\sobel_ctrl_inst|gx[4]~15_combout ),
	.cout(\sobel_ctrl_inst|gx[4]~16 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[4]~15 .lut_mask = 16'h964D;
defparam \sobel_ctrl_inst|gx[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \sobel_ctrl_inst|gx[5]~17 (
// Equation(s):
// \sobel_ctrl_inst|gx[5]~17_combout  = (\sobel_ctrl_inst|Add6~1_combout  & ((\sobel_ctrl_inst|Add5~0_combout  & (!\sobel_ctrl_inst|gx[4]~16 )) # (!\sobel_ctrl_inst|Add5~0_combout  & ((\sobel_ctrl_inst|gx[4]~16 ) # (GND))))) # 
// (!\sobel_ctrl_inst|Add6~1_combout  & ((\sobel_ctrl_inst|Add5~0_combout  & (\sobel_ctrl_inst|gx[4]~16  & VCC)) # (!\sobel_ctrl_inst|Add5~0_combout  & (!\sobel_ctrl_inst|gx[4]~16 ))))
// \sobel_ctrl_inst|gx[5]~18  = CARRY((\sobel_ctrl_inst|Add6~1_combout  & ((!\sobel_ctrl_inst|gx[4]~16 ) # (!\sobel_ctrl_inst|Add5~0_combout ))) # (!\sobel_ctrl_inst|Add6~1_combout  & (!\sobel_ctrl_inst|Add5~0_combout  & !\sobel_ctrl_inst|gx[4]~16 )))

	.dataa(\sobel_ctrl_inst|Add6~1_combout ),
	.datab(\sobel_ctrl_inst|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[4]~16 ),
	.combout(\sobel_ctrl_inst|gx[5]~17_combout ),
	.cout(\sobel_ctrl_inst|gx[5]~18 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[5]~17 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|gx[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \sobel_ctrl_inst|gx[8]~19 (
// Equation(s):
// \sobel_ctrl_inst|gx[8]~19_combout  = \sobel_ctrl_inst|Add5~0_combout  $ (\sobel_ctrl_inst|gx[5]~18  $ (\sobel_ctrl_inst|Add6~1_combout ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|Add5~0_combout ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add6~1_combout ),
	.cin(\sobel_ctrl_inst|gx[5]~18 ),
	.combout(\sobel_ctrl_inst|gx[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[8]~19 .lut_mask = 16'hC33C;
defparam \sobel_ctrl_inst|gx[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \sobel_ctrl_inst|gx[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[8]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \sobel_ctrl_inst|gx[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \sobel_ctrl_inst|gx[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \sobel_ctrl_inst|gx[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \sobel_ctrl_inst|gx[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \sobel_ctrl_inst|gx[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \sobel_ctrl_inst|gx[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~1 (
// Equation(s):
// \sobel_ctrl_inst|Add13~1_cout  = CARRY(!\sobel_ctrl_inst|gx [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sobel_ctrl_inst|Add13~1_cout ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~1 .lut_mask = 16'h0033;
defparam \sobel_ctrl_inst|Add13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~2 (
// Equation(s):
// \sobel_ctrl_inst|Add13~2_combout  = (\sobel_ctrl_inst|gx [1] & ((\sobel_ctrl_inst|Add13~1_cout ) # (GND))) # (!\sobel_ctrl_inst|gx [1] & (!\sobel_ctrl_inst|Add13~1_cout ))
// \sobel_ctrl_inst|Add13~3  = CARRY((\sobel_ctrl_inst|gx [1]) # (!\sobel_ctrl_inst|Add13~1_cout ))

	.dataa(\sobel_ctrl_inst|gx [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add13~1_cout ),
	.combout(\sobel_ctrl_inst|Add13~2_combout ),
	.cout(\sobel_ctrl_inst|Add13~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~2 .lut_mask = 16'hA5AF;
defparam \sobel_ctrl_inst|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~5 (
// Equation(s):
// \sobel_ctrl_inst|Add13~5_combout  = (\sobel_ctrl_inst|gx [2] & (!\sobel_ctrl_inst|Add13~3  & VCC)) # (!\sobel_ctrl_inst|gx [2] & (\sobel_ctrl_inst|Add13~3  $ (GND)))
// \sobel_ctrl_inst|Add13~6  = CARRY((!\sobel_ctrl_inst|gx [2] & !\sobel_ctrl_inst|Add13~3 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add13~3 ),
	.combout(\sobel_ctrl_inst|Add13~5_combout ),
	.cout(\sobel_ctrl_inst|Add13~6 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~5 .lut_mask = 16'h3C03;
defparam \sobel_ctrl_inst|Add13~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~8 (
// Equation(s):
// \sobel_ctrl_inst|Add13~8_combout  = (\sobel_ctrl_inst|gx [3] & ((\sobel_ctrl_inst|Add13~6 ) # (GND))) # (!\sobel_ctrl_inst|gx [3] & (!\sobel_ctrl_inst|Add13~6 ))
// \sobel_ctrl_inst|Add13~9  = CARRY((\sobel_ctrl_inst|gx [3]) # (!\sobel_ctrl_inst|Add13~6 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add13~6 ),
	.combout(\sobel_ctrl_inst|Add13~8_combout ),
	.cout(\sobel_ctrl_inst|Add13~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~8 .lut_mask = 16'hC3CF;
defparam \sobel_ctrl_inst|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~11 (
// Equation(s):
// \sobel_ctrl_inst|Add13~11_combout  = (\sobel_ctrl_inst|gx [4] & (!\sobel_ctrl_inst|Add13~9  & VCC)) # (!\sobel_ctrl_inst|gx [4] & (\sobel_ctrl_inst|Add13~9  $ (GND)))
// \sobel_ctrl_inst|Add13~12  = CARRY((!\sobel_ctrl_inst|gx [4] & !\sobel_ctrl_inst|Add13~9 ))

	.dataa(\sobel_ctrl_inst|gx [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add13~9 ),
	.combout(\sobel_ctrl_inst|Add13~11_combout ),
	.cout(\sobel_ctrl_inst|Add13~12 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~11 .lut_mask = 16'h5A05;
defparam \sobel_ctrl_inst|Add13~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~14 (
// Equation(s):
// \sobel_ctrl_inst|Add13~14_combout  = (\sobel_ctrl_inst|gx [5] & ((\sobel_ctrl_inst|Add13~12 ) # (GND))) # (!\sobel_ctrl_inst|gx [5] & (!\sobel_ctrl_inst|Add13~12 ))
// \sobel_ctrl_inst|Add13~15  = CARRY((\sobel_ctrl_inst|gx [5]) # (!\sobel_ctrl_inst|Add13~12 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add13~12 ),
	.combout(\sobel_ctrl_inst|Add13~14_combout ),
	.cout(\sobel_ctrl_inst|Add13~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~14 .lut_mask = 16'hC3CF;
defparam \sobel_ctrl_inst|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~16 (
// Equation(s):
// \sobel_ctrl_inst|Add13~16_combout  = (\sobel_ctrl_inst|gx [8] & ((\sobel_ctrl_inst|Add13~14_combout ))) # (!\sobel_ctrl_inst|gx [8] & (\sobel_ctrl_inst|gx [5]))

	.dataa(\sobel_ctrl_inst|gx [8]),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gx [5]),
	.datad(\sobel_ctrl_inst|Add13~14_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~16_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~16 .lut_mask = 16'hFA50;
defparam \sobel_ctrl_inst|Add13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~13 (
// Equation(s):
// \sobel_ctrl_inst|Add13~13_combout  = (\sobel_ctrl_inst|gx [8] & (\sobel_ctrl_inst|Add13~11_combout )) # (!\sobel_ctrl_inst|gx [8] & ((\sobel_ctrl_inst|gx [4])))

	.dataa(\sobel_ctrl_inst|gx [8]),
	.datab(\sobel_ctrl_inst|Add13~11_combout ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|gx [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~13_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~13 .lut_mask = 16'hDD88;
defparam \sobel_ctrl_inst|Add13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~13 (
// Equation(s):
// \sobel_ctrl_inst|Add14~13_combout  = (\sobel_ctrl_inst|gy [8] & (\sobel_ctrl_inst|Add14~11_combout )) # (!\sobel_ctrl_inst|gy [8] & ((\sobel_ctrl_inst|gy [4])))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|Add14~11_combout ),
	.datac(\sobel_ctrl_inst|gy [8]),
	.datad(\sobel_ctrl_inst|gy [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14~13_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~13 .lut_mask = 16'hCFC0;
defparam \sobel_ctrl_inst|Add14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~10 (
// Equation(s):
// \sobel_ctrl_inst|Add14~10_combout  = (\sobel_ctrl_inst|gy [8] & ((\sobel_ctrl_inst|Add14~8_combout ))) # (!\sobel_ctrl_inst|gy [8] & (\sobel_ctrl_inst|gy [3]))

	.dataa(\sobel_ctrl_inst|gy [8]),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gy [3]),
	.datad(\sobel_ctrl_inst|Add14~8_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14~10_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~10 .lut_mask = 16'hFA50;
defparam \sobel_ctrl_inst|Add14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~10 (
// Equation(s):
// \sobel_ctrl_inst|Add13~10_combout  = (\sobel_ctrl_inst|gx [8] & ((\sobel_ctrl_inst|Add13~8_combout ))) # (!\sobel_ctrl_inst|gx [8] & (\sobel_ctrl_inst|gx [3]))

	.dataa(\sobel_ctrl_inst|gx [8]),
	.datab(\sobel_ctrl_inst|gx [3]),
	.datac(\sobel_ctrl_inst|Add13~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~10_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~10 .lut_mask = 16'hE4E4;
defparam \sobel_ctrl_inst|Add13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~7 (
// Equation(s):
// \sobel_ctrl_inst|Add14~7_combout  = (\sobel_ctrl_inst|gy [8] & (\sobel_ctrl_inst|Add14~5_combout )) # (!\sobel_ctrl_inst|gy [8] & ((\sobel_ctrl_inst|gy [2])))

	.dataa(\sobel_ctrl_inst|gy [8]),
	.datab(\sobel_ctrl_inst|Add14~5_combout ),
	.datac(\sobel_ctrl_inst|gy [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14~7_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~7 .lut_mask = 16'hD8D8;
defparam \sobel_ctrl_inst|Add14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~7 (
// Equation(s):
// \sobel_ctrl_inst|Add13~7_combout  = (\sobel_ctrl_inst|gx [8] & ((\sobel_ctrl_inst|Add13~5_combout ))) # (!\sobel_ctrl_inst|gx [8] & (\sobel_ctrl_inst|gx [2]))

	.dataa(\sobel_ctrl_inst|gx [8]),
	.datab(\sobel_ctrl_inst|gx [2]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add13~5_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~7_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~7 .lut_mask = 16'hEE44;
defparam \sobel_ctrl_inst|Add13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~4 (
// Equation(s):
// \sobel_ctrl_inst|Add13~4_combout  = (\sobel_ctrl_inst|gx [8] & ((\sobel_ctrl_inst|Add13~2_combout ))) # (!\sobel_ctrl_inst|gx [8] & (\sobel_ctrl_inst|gx [1]))

	.dataa(\sobel_ctrl_inst|gx [1]),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|Add13~2_combout ),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~4 .lut_mask = 16'hF0AA;
defparam \sobel_ctrl_inst|Add13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~4 (
// Equation(s):
// \sobel_ctrl_inst|Add14~4_combout  = (\sobel_ctrl_inst|gy [8] & ((\sobel_ctrl_inst|Add14~2_combout ))) # (!\sobel_ctrl_inst|gy [8] & (\sobel_ctrl_inst|gy [1]))

	.dataa(\sobel_ctrl_inst|gy [8]),
	.datab(\sobel_ctrl_inst|gy [1]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add14~2_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~4 .lut_mask = 16'hEE44;
defparam \sobel_ctrl_inst|Add14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[0]~8 (
// Equation(s):
// \sobel_ctrl_inst|gxy[0]~8_combout  = (\sobel_ctrl_inst|gx [0] & (\sobel_ctrl_inst|gy [0] $ (VCC))) # (!\sobel_ctrl_inst|gx [0] & (\sobel_ctrl_inst|gy [0] & VCC))
// \sobel_ctrl_inst|gxy[0]~9  = CARRY((\sobel_ctrl_inst|gx [0] & \sobel_ctrl_inst|gy [0]))

	.dataa(\sobel_ctrl_inst|gx [0]),
	.datab(\sobel_ctrl_inst|gy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|gxy[0]~8_combout ),
	.cout(\sobel_ctrl_inst|gxy[0]~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[0]~8 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|gxy[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[1]~10 (
// Equation(s):
// \sobel_ctrl_inst|gxy[1]~10_combout  = (\sobel_ctrl_inst|Add13~4_combout  & ((\sobel_ctrl_inst|Add14~4_combout  & (\sobel_ctrl_inst|gxy[0]~9  & VCC)) # (!\sobel_ctrl_inst|Add14~4_combout  & (!\sobel_ctrl_inst|gxy[0]~9 )))) # 
// (!\sobel_ctrl_inst|Add13~4_combout  & ((\sobel_ctrl_inst|Add14~4_combout  & (!\sobel_ctrl_inst|gxy[0]~9 )) # (!\sobel_ctrl_inst|Add14~4_combout  & ((\sobel_ctrl_inst|gxy[0]~9 ) # (GND)))))
// \sobel_ctrl_inst|gxy[1]~11  = CARRY((\sobel_ctrl_inst|Add13~4_combout  & (!\sobel_ctrl_inst|Add14~4_combout  & !\sobel_ctrl_inst|gxy[0]~9 )) # (!\sobel_ctrl_inst|Add13~4_combout  & ((!\sobel_ctrl_inst|gxy[0]~9 ) # (!\sobel_ctrl_inst|Add14~4_combout ))))

	.dataa(\sobel_ctrl_inst|Add13~4_combout ),
	.datab(\sobel_ctrl_inst|Add14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[0]~9 ),
	.combout(\sobel_ctrl_inst|gxy[1]~10_combout ),
	.cout(\sobel_ctrl_inst|gxy[1]~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[1]~10 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gxy[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[2]~12 (
// Equation(s):
// \sobel_ctrl_inst|gxy[2]~12_combout  = ((\sobel_ctrl_inst|Add14~7_combout  $ (\sobel_ctrl_inst|Add13~7_combout  $ (!\sobel_ctrl_inst|gxy[1]~11 )))) # (GND)
// \sobel_ctrl_inst|gxy[2]~13  = CARRY((\sobel_ctrl_inst|Add14~7_combout  & ((\sobel_ctrl_inst|Add13~7_combout ) # (!\sobel_ctrl_inst|gxy[1]~11 ))) # (!\sobel_ctrl_inst|Add14~7_combout  & (\sobel_ctrl_inst|Add13~7_combout  & !\sobel_ctrl_inst|gxy[1]~11 )))

	.dataa(\sobel_ctrl_inst|Add14~7_combout ),
	.datab(\sobel_ctrl_inst|Add13~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[1]~11 ),
	.combout(\sobel_ctrl_inst|gxy[2]~12_combout ),
	.cout(\sobel_ctrl_inst|gxy[2]~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[2]~12 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gxy[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[3]~14 (
// Equation(s):
// \sobel_ctrl_inst|gxy[3]~14_combout  = (\sobel_ctrl_inst|Add14~10_combout  & ((\sobel_ctrl_inst|Add13~10_combout  & (\sobel_ctrl_inst|gxy[2]~13  & VCC)) # (!\sobel_ctrl_inst|Add13~10_combout  & (!\sobel_ctrl_inst|gxy[2]~13 )))) # 
// (!\sobel_ctrl_inst|Add14~10_combout  & ((\sobel_ctrl_inst|Add13~10_combout  & (!\sobel_ctrl_inst|gxy[2]~13 )) # (!\sobel_ctrl_inst|Add13~10_combout  & ((\sobel_ctrl_inst|gxy[2]~13 ) # (GND)))))
// \sobel_ctrl_inst|gxy[3]~15  = CARRY((\sobel_ctrl_inst|Add14~10_combout  & (!\sobel_ctrl_inst|Add13~10_combout  & !\sobel_ctrl_inst|gxy[2]~13 )) # (!\sobel_ctrl_inst|Add14~10_combout  & ((!\sobel_ctrl_inst|gxy[2]~13 ) # (!\sobel_ctrl_inst|Add13~10_combout 
// ))))

	.dataa(\sobel_ctrl_inst|Add14~10_combout ),
	.datab(\sobel_ctrl_inst|Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[2]~13 ),
	.combout(\sobel_ctrl_inst|gxy[3]~14_combout ),
	.cout(\sobel_ctrl_inst|gxy[3]~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[3]~14 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gxy[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[4]~16 (
// Equation(s):
// \sobel_ctrl_inst|gxy[4]~16_combout  = ((\sobel_ctrl_inst|Add13~13_combout  $ (\sobel_ctrl_inst|Add14~13_combout  $ (!\sobel_ctrl_inst|gxy[3]~15 )))) # (GND)
// \sobel_ctrl_inst|gxy[4]~17  = CARRY((\sobel_ctrl_inst|Add13~13_combout  & ((\sobel_ctrl_inst|Add14~13_combout ) # (!\sobel_ctrl_inst|gxy[3]~15 ))) # (!\sobel_ctrl_inst|Add13~13_combout  & (\sobel_ctrl_inst|Add14~13_combout  & !\sobel_ctrl_inst|gxy[3]~15 
// )))

	.dataa(\sobel_ctrl_inst|Add13~13_combout ),
	.datab(\sobel_ctrl_inst|Add14~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[3]~15 ),
	.combout(\sobel_ctrl_inst|gxy[4]~16_combout ),
	.cout(\sobel_ctrl_inst|gxy[4]~17 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[4]~16 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gxy[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[5]~18 (
// Equation(s):
// \sobel_ctrl_inst|gxy[5]~18_combout  = (\sobel_ctrl_inst|Add14~16_combout  & ((\sobel_ctrl_inst|Add13~16_combout  & (\sobel_ctrl_inst|gxy[4]~17  & VCC)) # (!\sobel_ctrl_inst|Add13~16_combout  & (!\sobel_ctrl_inst|gxy[4]~17 )))) # 
// (!\sobel_ctrl_inst|Add14~16_combout  & ((\sobel_ctrl_inst|Add13~16_combout  & (!\sobel_ctrl_inst|gxy[4]~17 )) # (!\sobel_ctrl_inst|Add13~16_combout  & ((\sobel_ctrl_inst|gxy[4]~17 ) # (GND)))))
// \sobel_ctrl_inst|gxy[5]~19  = CARRY((\sobel_ctrl_inst|Add14~16_combout  & (!\sobel_ctrl_inst|Add13~16_combout  & !\sobel_ctrl_inst|gxy[4]~17 )) # (!\sobel_ctrl_inst|Add14~16_combout  & ((!\sobel_ctrl_inst|gxy[4]~17 ) # (!\sobel_ctrl_inst|Add13~16_combout 
// ))))

	.dataa(\sobel_ctrl_inst|Add14~16_combout ),
	.datab(\sobel_ctrl_inst|Add13~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[4]~17 ),
	.combout(\sobel_ctrl_inst|gxy[5]~18_combout ),
	.cout(\sobel_ctrl_inst|gxy[5]~19 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[5]~18 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gxy[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \sobel_ctrl_inst|gxy[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \sobel_ctrl_inst|gxy[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~17 (
// Equation(s):
// \sobel_ctrl_inst|Add13~17_combout  = (\sobel_ctrl_inst|gx [8] & (!\sobel_ctrl_inst|Add13~15  & VCC)) # (!\sobel_ctrl_inst|gx [8] & (\sobel_ctrl_inst|Add13~15  $ (GND)))
// \sobel_ctrl_inst|Add13~18  = CARRY((!\sobel_ctrl_inst|gx [8] & !\sobel_ctrl_inst|Add13~15 ))

	.dataa(\sobel_ctrl_inst|gx [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add13~15 ),
	.combout(\sobel_ctrl_inst|Add13~17_combout ),
	.cout(\sobel_ctrl_inst|Add13~18 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~17 .lut_mask = 16'h5A05;
defparam \sobel_ctrl_inst|Add13~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~20 (
// Equation(s):
// \sobel_ctrl_inst|Add13~20_combout  = \sobel_ctrl_inst|Add13~18  $ (!\sobel_ctrl_inst|gx [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(\sobel_ctrl_inst|Add13~18 ),
	.combout(\sobel_ctrl_inst|Add13~20_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~20 .lut_mask = 16'hF00F;
defparam \sobel_ctrl_inst|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~22 (
// Equation(s):
// \sobel_ctrl_inst|Add13~22_combout  = (\sobel_ctrl_inst|Add13~20_combout  & \sobel_ctrl_inst|gx [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|Add13~20_combout ),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~22_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~22 .lut_mask = 16'hF000;
defparam \sobel_ctrl_inst|Add13~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~17 (
// Equation(s):
// \sobel_ctrl_inst|Add14~17_combout  = (\sobel_ctrl_inst|gy [8] & (!\sobel_ctrl_inst|Add14~15  & VCC)) # (!\sobel_ctrl_inst|gy [8] & (\sobel_ctrl_inst|Add14~15  $ (GND)))
// \sobel_ctrl_inst|Add14~18  = CARRY((!\sobel_ctrl_inst|gy [8] & !\sobel_ctrl_inst|Add14~15 ))

	.dataa(\sobel_ctrl_inst|gy [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add14~15 ),
	.combout(\sobel_ctrl_inst|Add14~17_combout ),
	.cout(\sobel_ctrl_inst|Add14~18 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~17 .lut_mask = 16'h5A05;
defparam \sobel_ctrl_inst|Add14~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~20 (
// Equation(s):
// \sobel_ctrl_inst|Add14~20_combout  = \sobel_ctrl_inst|gy [8] $ (!\sobel_ctrl_inst|Add14~18 )

	.dataa(\sobel_ctrl_inst|gy [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add14~18 ),
	.combout(\sobel_ctrl_inst|Add14~20_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~20 .lut_mask = 16'hA5A5;
defparam \sobel_ctrl_inst|Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~22 (
// Equation(s):
// \sobel_ctrl_inst|Add14~22_combout  = (\sobel_ctrl_inst|Add14~20_combout  & \sobel_ctrl_inst|gy [8])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|Add14~20_combout ),
	.datac(\sobel_ctrl_inst|gy [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14~22_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~22 .lut_mask = 16'hC0C0;
defparam \sobel_ctrl_inst|Add14~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~19 (
// Equation(s):
// \sobel_ctrl_inst|Add13~19_combout  = (\sobel_ctrl_inst|gx [8] & \sobel_ctrl_inst|Add13~17_combout )

	.dataa(\sobel_ctrl_inst|gx [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add13~17_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~19_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~19 .lut_mask = 16'hAA00;
defparam \sobel_ctrl_inst|Add13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add14~19 (
// Equation(s):
// \sobel_ctrl_inst|Add14~19_combout  = (\sobel_ctrl_inst|gy [8] & \sobel_ctrl_inst|Add14~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gy [8]),
	.datad(\sobel_ctrl_inst|Add14~17_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14~19_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14~19 .lut_mask = 16'hF000;
defparam \sobel_ctrl_inst|Add14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[6]~20 (
// Equation(s):
// \sobel_ctrl_inst|gxy[6]~20_combout  = ((\sobel_ctrl_inst|Add13~19_combout  $ (\sobel_ctrl_inst|Add14~19_combout  $ (!\sobel_ctrl_inst|gxy[5]~19 )))) # (GND)
// \sobel_ctrl_inst|gxy[6]~21  = CARRY((\sobel_ctrl_inst|Add13~19_combout  & ((\sobel_ctrl_inst|Add14~19_combout ) # (!\sobel_ctrl_inst|gxy[5]~19 ))) # (!\sobel_ctrl_inst|Add13~19_combout  & (\sobel_ctrl_inst|Add14~19_combout  & !\sobel_ctrl_inst|gxy[5]~19 
// )))

	.dataa(\sobel_ctrl_inst|Add13~19_combout ),
	.datab(\sobel_ctrl_inst|Add14~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[5]~19 ),
	.combout(\sobel_ctrl_inst|gxy[6]~20_combout ),
	.cout(\sobel_ctrl_inst|gxy[6]~21 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[6]~20 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gxy[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[7]~22 (
// Equation(s):
// \sobel_ctrl_inst|gxy[7]~22_combout  = \sobel_ctrl_inst|Add13~22_combout  $ (\sobel_ctrl_inst|Add14~22_combout  $ (\sobel_ctrl_inst|gxy[6]~21 ))

	.dataa(\sobel_ctrl_inst|Add13~22_combout ),
	.datab(\sobel_ctrl_inst|Add14~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|gxy[6]~21 ),
	.combout(\sobel_ctrl_inst|gxy[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[7]~22 .lut_mask = 16'h9696;
defparam \sobel_ctrl_inst|gxy[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \sobel_ctrl_inst|gxy[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[7]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \sobel_ctrl_inst|gxy[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[6]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \sobel_ctrl_inst|po_data[15]~1 (
// Equation(s):
// \sobel_ctrl_inst|po_data[15]~1_combout  = (\sobel_ctrl_inst|gxy [5]) # ((\sobel_ctrl_inst|gxy [4]) # ((\sobel_ctrl_inst|gxy [7]) # (\sobel_ctrl_inst|gxy [6])))

	.dataa(\sobel_ctrl_inst|gxy [5]),
	.datab(\sobel_ctrl_inst|gxy [4]),
	.datac(\sobel_ctrl_inst|gxy [7]),
	.datad(\sobel_ctrl_inst|gxy [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|po_data[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[15]~1 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|po_data[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \sobel_ctrl_inst|gxy[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \sobel_ctrl_inst|gxy[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \sobel_ctrl_inst|gxy[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \sobel_ctrl_inst|gxy[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \sobel_ctrl_inst|po_data[15]~0 (
// Equation(s):
// \sobel_ctrl_inst|po_data[15]~0_combout  = (((!\sobel_ctrl_inst|gxy [0] & !\sobel_ctrl_inst|gxy [1])) # (!\sobel_ctrl_inst|gxy [3])) # (!\sobel_ctrl_inst|gxy [2])

	.dataa(\sobel_ctrl_inst|gxy [0]),
	.datab(\sobel_ctrl_inst|gxy [2]),
	.datac(\sobel_ctrl_inst|gxy [1]),
	.datad(\sobel_ctrl_inst|gxy [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|po_data[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[15]~0 .lut_mask = 16'h37FF;
defparam \sobel_ctrl_inst|po_data[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \sobel_ctrl_inst|po_data[15]~2 (
// Equation(s):
// \sobel_ctrl_inst|po_data[15]~2_combout  = (\sobel_ctrl_inst|com_flag~q  & (!\sobel_ctrl_inst|po_data[15]~1_combout  & (\sobel_ctrl_inst|po_data[15]~0_combout ))) # (!\sobel_ctrl_inst|com_flag~q  & (((\sobel_ctrl_inst|po_data [15]))))

	.dataa(\sobel_ctrl_inst|po_data[15]~1_combout ),
	.datab(\sobel_ctrl_inst|po_data[15]~0_combout ),
	.datac(\sobel_ctrl_inst|po_data [15]),
	.datad(\sobel_ctrl_inst|com_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|po_data[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[15]~2 .lut_mask = 16'h44F0;
defparam \sobel_ctrl_inst|po_data[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \sobel_ctrl_inst|po_data[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|po_data[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|po_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[15] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|po_data[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \tft_pic_inst|image_valid~0 (
// Equation(s):
// \tft_pic_inst|image_valid~0_combout  = !\tft_pic_inst|rd_en~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|rd_en~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|image_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|image_valid~0 .lut_mask = 16'h0F0F;
defparam \tft_pic_inst|image_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \tft_pic_inst|image_valid (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|image_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|image_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|image_valid .is_wysiwyg = "true";
defparam \tft_pic_inst|image_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0] = (!\tft_pic_inst|wr_addr [13] & \sobel_ctrl_inst|po_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|wr_addr [13]),
	.datad(\sobel_ctrl_inst|po_flag~q ),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] .lut_mask = 16'h0F00;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \tft_ctrl_inst|rgb[0]~0 (
// Equation(s):
// \tft_ctrl_inst|rgb[0]~0_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[0]~0 .lut_mask = 16'hD080;
defparam \tft_ctrl_inst|rgb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \tft_pic_inst|LessThan8~0 (
// Equation(s):
// \tft_pic_inst|LessThan8~0_combout  = (\tft_ctrl_inst|Add2~6_combout  & \tft_ctrl_inst|Add2~8_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add2~6_combout ),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan8~0 .lut_mask = 16'hCC00;
defparam \tft_pic_inst|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~8 (
// Equation(s):
// \tft_pic_inst|pix_back_data~8_combout  = (\tft_ctrl_inst|Add2~14_combout  & (!\tft_ctrl_inst|Add2~10_combout  & (!\tft_pic_inst|LessThan8~0_combout  & \tft_ctrl_inst|tft_de~6_combout )))

	.dataa(\tft_ctrl_inst|Add2~14_combout ),
	.datab(\tft_ctrl_inst|Add2~10_combout ),
	.datac(\tft_pic_inst|LessThan8~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~8 .lut_mask = 16'h0200;
defparam \tft_pic_inst|pix_back_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~9 (
// Equation(s):
// \tft_pic_inst|pix_back_data~9_combout  = (\tft_pic_inst|pix_back_data~8_combout  & ((\tft_ctrl_inst|Add2~12_combout ) # (!\tft_ctrl_inst|tft_de~6_combout )))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add2~12_combout ),
	.datad(\tft_pic_inst|pix_back_data~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~9 .lut_mask = 16'hF500;
defparam \tft_pic_inst|pix_back_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \tft_pic_inst|LessThan6~0 (
// Equation(s):
// \tft_pic_inst|LessThan6~0_combout  = (\tft_ctrl_inst|tft_de~6_combout  & !\tft_ctrl_inst|Add2~16_combout )

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add2~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan6~0 .lut_mask = 16'h0A0A;
defparam \tft_pic_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \tft_pic_inst|LessThan6~1 (
// Equation(s):
// \tft_pic_inst|LessThan6~1_combout  = ((!\tft_ctrl_inst|Add2~12_combout  & (!\tft_ctrl_inst|Add2~8_combout  & !\tft_ctrl_inst|Add2~6_combout ))) # (!\tft_ctrl_inst|Add2~14_combout )

	.dataa(\tft_ctrl_inst|Add2~12_combout ),
	.datab(\tft_ctrl_inst|Add2~8_combout ),
	.datac(\tft_ctrl_inst|Add2~14_combout ),
	.datad(\tft_ctrl_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan6~1 .lut_mask = 16'h0F1F;
defparam \tft_pic_inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \tft_pic_inst|LessThan6~2 (
// Equation(s):
// \tft_pic_inst|LessThan6~2_combout  = (\tft_pic_inst|LessThan6~0_combout  & ((\tft_pic_inst|LessThan6~1_combout ) # ((!\tft_ctrl_inst|Add2~10_combout  & !\tft_ctrl_inst|Add2~12_combout ))))

	.dataa(\tft_pic_inst|LessThan6~0_combout ),
	.datab(\tft_ctrl_inst|Add2~10_combout ),
	.datac(\tft_ctrl_inst|Add2~12_combout ),
	.datad(\tft_pic_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan6~2 .lut_mask = 16'hAA02;
defparam \tft_pic_inst|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~25 (
// Equation(s):
// \tft_pic_inst|pix_back_data~25_combout  = (!\tft_pic_inst|LessThan6~2_combout  & (((\tft_ctrl_inst|Add2~16_combout ) # (!\tft_pic_inst|pix_back_data~9_combout )) # (!\tft_ctrl_inst|tft_de~6_combout )))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_pic_inst|pix_back_data~9_combout ),
	.datac(\tft_ctrl_inst|Add2~16_combout ),
	.datad(\tft_pic_inst|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~25 .lut_mask = 16'h00F7;
defparam \tft_pic_inst|pix_back_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~3 (
// Equation(s):
// \tft_pic_inst|pix_back_data~3_combout  = (!\tft_ctrl_inst|Add2~14_combout  & (!\tft_ctrl_inst|Add2~16_combout  & \tft_ctrl_inst|tft_de~6_combout ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add2~14_combout ),
	.datac(\tft_ctrl_inst|Add2~16_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~3 .lut_mask = 16'h0300;
defparam \tft_pic_inst|pix_back_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[8]~0 (
// Equation(s):
// \tft_ctrl_inst|pix_x[8]~0_combout  = (!\tft_ctrl_inst|Add2~14_combout  & \tft_ctrl_inst|tft_de~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add2~14_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[8]~0 .lut_mask = 16'h0F00;
defparam \tft_ctrl_inst|pix_x[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[9]~4 (
// Equation(s):
// \tft_pic_inst|pix_back_data[9]~4_combout  = (!\tft_ctrl_inst|Add2~10_combout  & (!\tft_ctrl_inst|Add2~12_combout  & (!\tft_pic_inst|LessThan8~0_combout  & \tft_ctrl_inst|tft_de~6_combout )))

	.dataa(\tft_ctrl_inst|Add2~10_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_pic_inst|LessThan8~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[9]~4 .lut_mask = 16'h0100;
defparam \tft_pic_inst|pix_back_data[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~5 (
// Equation(s):
// \tft_pic_inst|pix_back_data~5_combout  = ((\tft_ctrl_inst|pix_x[8]~0_combout  & (\tft_pic_inst|pix_back_data[9]~4_combout )) # (!\tft_ctrl_inst|pix_x[8]~0_combout  & ((\tft_pic_inst|pix_back_data[2]~2_combout )))) # (!\tft_pic_inst|LessThan6~0_combout )

	.dataa(\tft_pic_inst|LessThan6~0_combout ),
	.datab(\tft_ctrl_inst|pix_x[8]~0_combout ),
	.datac(\tft_pic_inst|pix_back_data[9]~4_combout ),
	.datad(\tft_pic_inst|pix_back_data[2]~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~5 .lut_mask = 16'hF7D5;
defparam \tft_pic_inst|pix_back_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~6 (
// Equation(s):
// \tft_pic_inst|pix_back_data~6_combout  = (!\tft_pic_inst|pix_back_data~5_combout  & (((\tft_ctrl_inst|Add2~12_combout  & \tft_ctrl_inst|Add2~10_combout )) # (!\tft_pic_inst|pix_back_data~3_combout )))

	.dataa(\tft_pic_inst|pix_back_data~3_combout ),
	.datab(\tft_pic_inst|pix_back_data~5_combout ),
	.datac(\tft_ctrl_inst|Add2~12_combout ),
	.datad(\tft_ctrl_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~6 .lut_mask = 16'h3111;
defparam \tft_pic_inst|pix_back_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~7 (
// Equation(s):
// \tft_pic_inst|pix_back_data~7_combout  = (\tft_ctrl_inst|tft_de~6_combout  & (!\tft_ctrl_inst|Add2~16_combout  & ((!\tft_pic_inst|pix_back_data[2]~2_combout ) # (!\tft_ctrl_inst|Add2~14_combout ))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|Add2~14_combout ),
	.datac(\tft_pic_inst|pix_back_data[2]~2_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~7 .lut_mask = 16'h002A;
defparam \tft_pic_inst|pix_back_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~10 (
// Equation(s):
// \tft_pic_inst|pix_back_data~10_combout  = (\tft_pic_inst|pix_back_data~6_combout ) # ((!\tft_pic_inst|pix_back_data~25_combout  & !\tft_pic_inst|pix_back_data~7_combout ))

	.dataa(gnd),
	.datab(\tft_pic_inst|pix_back_data~25_combout ),
	.datac(\tft_pic_inst|pix_back_data~6_combout ),
	.datad(\tft_pic_inst|pix_back_data~7_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~10 .lut_mask = 16'hF0F3;
defparam \tft_pic_inst|pix_back_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \tft_pic_inst|pix_back_data[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \tft_ctrl_inst|rgb[0]~1 (
// Equation(s):
// \tft_ctrl_inst|rgb[0]~1_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[0]~0_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [2]))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|rgb[0]~0_combout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|pix_back_data [2]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[0]~1 .lut_mask = 16'h8A88;
defparam \tft_ctrl_inst|rgb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \tft_ctrl_inst|rgb[1]~2 (
// Equation(s):
// \tft_ctrl_inst|rgb[1]~2_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|image_valid~q ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[1]~2 .lut_mask = 16'hC840;
defparam \tft_ctrl_inst|rgb[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~11 (
// Equation(s):
// \tft_pic_inst|pix_back_data~11_combout  = (\tft_ctrl_inst|Add2~12_combout  & \tft_ctrl_inst|Add2~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add2~12_combout ),
	.datad(\tft_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~11 .lut_mask = 16'hF000;
defparam \tft_pic_inst|pix_back_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \tft_pic_inst|LessThan1~0 (
// Equation(s):
// \tft_pic_inst|LessThan1~0_combout  = (\tft_ctrl_inst|Add2~8_combout  & \tft_ctrl_inst|Add2~10_combout )

	.dataa(\tft_ctrl_inst|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan1~0 .lut_mask = 16'hAA00;
defparam \tft_pic_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~12 (
// Equation(s):
// \tft_pic_inst|pix_back_data~12_combout  = (\tft_pic_inst|LessThan6~2_combout ) # ((\tft_pic_inst|LessThan6~0_combout  & (\tft_pic_inst|pix_back_data~11_combout  & !\tft_pic_inst|LessThan1~0_combout )))

	.dataa(\tft_pic_inst|LessThan6~0_combout ),
	.datab(\tft_pic_inst|pix_back_data~11_combout ),
	.datac(\tft_pic_inst|LessThan1~0_combout ),
	.datad(\tft_pic_inst|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~12 .lut_mask = 16'hFF08;
defparam \tft_pic_inst|pix_back_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~13 (
// Equation(s):
// \tft_pic_inst|pix_back_data~13_combout  = (\tft_pic_inst|pix_back_data~6_combout ) # ((\tft_pic_inst|pix_back_data~12_combout  & !\tft_pic_inst|pix_back_data~7_combout ))

	.dataa(gnd),
	.datab(\tft_pic_inst|pix_back_data~12_combout ),
	.datac(\tft_pic_inst|pix_back_data~6_combout ),
	.datad(\tft_pic_inst|pix_back_data~7_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~13 .lut_mask = 16'hF0FC;
defparam \tft_pic_inst|pix_back_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \tft_pic_inst|pix_back_data[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \tft_ctrl_inst|rgb[1]~3 (
// Equation(s):
// \tft_ctrl_inst|rgb[1]~3_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[1]~2_combout ) # ((\tft_pic_inst|pix_back_data [4] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|rgb[1]~2_combout ),
	.datac(\tft_pic_inst|pix_back_data [4]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[1]~3 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \tft_ctrl_inst|rgb[2]~4 (
// Equation(s):
// \tft_ctrl_inst|rgb[2]~4_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[2]~4 .lut_mask = 16'h8A80;
defparam \tft_ctrl_inst|rgb[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \tft_ctrl_inst|rgb[2]~5 (
// Equation(s):
// \tft_ctrl_inst|rgb[2]~5_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[2]~4_combout ) # ((\tft_pic_inst|pix_back_data [2] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_pic_inst|pix_back_data [2]),
	.datab(\tft_ctrl_inst|rgb[2]~4_combout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[2]~5 .lut_mask = 16'hCE00;
defparam \tft_ctrl_inst|rgb[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \tft_ctrl_inst|rgb[3]~6 (
// Equation(s):
// \tft_ctrl_inst|rgb[3]~6_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[3]~6 .lut_mask = 16'hE400;
defparam \tft_ctrl_inst|rgb[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \tft_ctrl_inst|rgb[3]~7 (
// Equation(s):
// \tft_ctrl_inst|rgb[3]~7_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[3]~6_combout ) # ((\tft_pic_inst|pix_back_data [4] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|rgb[3]~6_combout ),
	.datac(\tft_pic_inst|pix_back_data [4]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[3]~7 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \tft_ctrl_inst|rgb[4]~8 (
// Equation(s):
// \tft_ctrl_inst|rgb[4]~8_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[4]~8 .lut_mask = 16'hD800;
defparam \tft_ctrl_inst|rgb[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \tft_ctrl_inst|rgb[4]~9 (
// Equation(s):
// \tft_ctrl_inst|rgb[4]~9_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[4]~8_combout ) # ((\tft_pic_inst|pix_back_data [4] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|rgb[4]~8_combout ),
	.datac(\tft_pic_inst|pix_back_data [4]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[4]~9 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \tft_ctrl_inst|rgb[5]~10 (
// Equation(s):
// \tft_ctrl_inst|rgb[5]~10_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[5]~10 .lut_mask = 16'hD800;
defparam \tft_ctrl_inst|rgb[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~14 (
// Equation(s):
// \tft_pic_inst|pix_back_data~14_combout  = (!\tft_pic_inst|pix_back_data[9]~4_combout  & ((\tft_ctrl_inst|Add2~12_combout ) # ((\tft_pic_inst|LessThan1~0_combout ) # (!\tft_ctrl_inst|tft_de~6_combout ))))

	.dataa(\tft_pic_inst|pix_back_data[9]~4_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_pic_inst|LessThan1~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~14 .lut_mask = 16'h5455;
defparam \tft_pic_inst|pix_back_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~15 (
// Equation(s):
// \tft_pic_inst|pix_back_data~15_combout  = (\tft_ctrl_inst|tft_de~6_combout  & (((!\tft_pic_inst|LessThan8~0_combout ) # (!\tft_ctrl_inst|Add2~12_combout )) # (!\tft_ctrl_inst|Add2~10_combout )))

	.dataa(\tft_ctrl_inst|Add2~10_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_pic_inst|LessThan8~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~15 .lut_mask = 16'h7F00;
defparam \tft_pic_inst|pix_back_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~16 (
// Equation(s):
// \tft_pic_inst|pix_back_data~16_combout  = (!\tft_ctrl_inst|Add2~14_combout  & (\tft_pic_inst|pix_back_data~14_combout  & (\tft_ctrl_inst|tft_de~6_combout  & \tft_pic_inst|pix_back_data~15_combout )))

	.dataa(\tft_ctrl_inst|Add2~14_combout ),
	.datab(\tft_pic_inst|pix_back_data~14_combout ),
	.datac(\tft_ctrl_inst|tft_de~6_combout ),
	.datad(\tft_pic_inst|pix_back_data~15_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~16 .lut_mask = 16'h4000;
defparam \tft_pic_inst|pix_back_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~17 (
// Equation(s):
// \tft_pic_inst|pix_back_data~17_combout  = (\tft_pic_inst|LessThan6~0_combout  & ((\tft_pic_inst|pix_back_data~16_combout ) # ((!\tft_pic_inst|LessThan6~2_combout  & \tft_pic_inst|pix_back_data~9_combout ))))

	.dataa(\tft_pic_inst|LessThan6~2_combout ),
	.datab(\tft_pic_inst|pix_back_data~9_combout ),
	.datac(\tft_pic_inst|pix_back_data~16_combout ),
	.datad(\tft_pic_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~17 .lut_mask = 16'hF400;
defparam \tft_pic_inst|pix_back_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \tft_pic_inst|pix_back_data[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \tft_ctrl_inst|rgb[5]~11 (
// Equation(s):
// \tft_ctrl_inst|rgb[5]~11_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[5]~10_combout ) # ((\tft_pic_inst|pix_back_data [8] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|rgb[5]~10_combout ),
	.datac(\tft_pic_inst|pix_back_data [8]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[5]~11 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \tft_ctrl_inst|rgb[6]~12 (
// Equation(s):
// \tft_ctrl_inst|rgb[6]~12_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|image_valid~q ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[6]~12 .lut_mask = 16'hC840;
defparam \tft_ctrl_inst|rgb[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \tft_ctrl_inst|rgb[6]~13 (
// Equation(s):
// \tft_ctrl_inst|rgb[6]~13_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[6]~12_combout ) # ((\tft_pic_inst|pix_back_data [8] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|rgb[6]~12_combout ),
	.datac(\tft_pic_inst|pix_back_data [8]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[6]~13 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \tft_ctrl_inst|rgb[7]~14 (
// Equation(s):
// \tft_ctrl_inst|rgb[7]~14_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[7]~14 .lut_mask = 16'hE040;
defparam \tft_ctrl_inst|rgb[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~18 (
// Equation(s):
// \tft_pic_inst|pix_back_data~18_combout  = (\tft_ctrl_inst|tft_de~6_combout  & (!\tft_ctrl_inst|Add2~16_combout  & (!\tft_pic_inst|LessThan1~0_combout  & \tft_pic_inst|pix_back_data~11_combout )))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|Add2~16_combout ),
	.datac(\tft_pic_inst|LessThan1~0_combout ),
	.datad(\tft_pic_inst|pix_back_data~11_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~18 .lut_mask = 16'h0200;
defparam \tft_pic_inst|pix_back_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~19 (
// Equation(s):
// \tft_pic_inst|pix_back_data~19_combout  = (\tft_pic_inst|pix_back_data~3_combout  & (\tft_pic_inst|pix_back_data~14_combout  & ((\tft_pic_inst|pix_back_data~18_combout ) # (\tft_pic_inst|pix_back_data~15_combout )))) # 
// (!\tft_pic_inst|pix_back_data~3_combout  & (\tft_pic_inst|pix_back_data~18_combout ))

	.dataa(\tft_pic_inst|pix_back_data~18_combout ),
	.datab(\tft_pic_inst|pix_back_data~15_combout ),
	.datac(\tft_pic_inst|pix_back_data~14_combout ),
	.datad(\tft_pic_inst|pix_back_data~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~19 .lut_mask = 16'hE0AA;
defparam \tft_pic_inst|pix_back_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[9]~feeder (
// Equation(s):
// \tft_pic_inst|pix_back_data[9]~feeder_combout  = \tft_pic_inst|pix_back_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|pix_back_data~19_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[9]~feeder .lut_mask = 16'hFF00;
defparam \tft_pic_inst|pix_back_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \tft_pic_inst|pix_back_data[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \tft_ctrl_inst|rgb[7]~15 (
// Equation(s):
// \tft_ctrl_inst|rgb[7]~15_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[7]~14_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [9]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[7]~14_combout ),
	.datac(\tft_pic_inst|pix_back_data [9]),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[7]~15 .lut_mask = 16'hDC00;
defparam \tft_ctrl_inst|rgb[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \tft_ctrl_inst|rgb[8]~16 (
// Equation(s):
// \tft_ctrl_inst|rgb[8]~16_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[8]~16 .lut_mask = 16'hD800;
defparam \tft_ctrl_inst|rgb[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \tft_ctrl_inst|rgb[8]~17 (
// Equation(s):
// \tft_ctrl_inst|rgb[8]~17_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[8]~16_combout ) # ((\tft_pic_inst|pix_back_data [8] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|rgb[8]~16_combout ),
	.datac(\tft_pic_inst|pix_back_data [8]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[8]~17 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \tft_ctrl_inst|rgb[9]~18 (
// Equation(s):
// \tft_ctrl_inst|rgb[9]~18_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[9]~18 .lut_mask = 16'hE040;
defparam \tft_ctrl_inst|rgb[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \tft_ctrl_inst|rgb[9]~19 (
// Equation(s):
// \tft_ctrl_inst|rgb[9]~19_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[9]~18_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [9]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[9]~18_combout ),
	.datac(\tft_pic_inst|pix_back_data [9]),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[9]~19 .lut_mask = 16'hDC00;
defparam \tft_ctrl_inst|rgb[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \tft_ctrl_inst|rgb[10]~20 (
// Equation(s):
// \tft_ctrl_inst|rgb[10]~20_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[10]~20 .lut_mask = 16'hD800;
defparam \tft_ctrl_inst|rgb[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~20 (
// Equation(s):
// \tft_pic_inst|pix_back_data~20_combout  = (\tft_pic_inst|pix_back_data~19_combout ) # ((!\tft_pic_inst|pix_back_data[9]~4_combout  & (!\tft_pic_inst|pix_back_data~14_combout  & \tft_pic_inst|pix_back_data~3_combout )))

	.dataa(\tft_pic_inst|pix_back_data~19_combout ),
	.datab(\tft_pic_inst|pix_back_data[9]~4_combout ),
	.datac(\tft_pic_inst|pix_back_data~14_combout ),
	.datad(\tft_pic_inst|pix_back_data~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~20 .lut_mask = 16'hABAA;
defparam \tft_pic_inst|pix_back_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \tft_pic_inst|pix_back_data[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[10] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \tft_ctrl_inst|rgb[10]~21 (
// Equation(s):
// \tft_ctrl_inst|rgb[10]~21_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[10]~20_combout ) # ((\tft_pic_inst|pix_back_data [10] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|rgb[10]~20_combout ),
	.datab(\tft_pic_inst|pix_back_data [10]),
	.datac(\tft_ctrl_inst|tft_de~6_combout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[10]~21 .lut_mask = 16'hA0E0;
defparam \tft_ctrl_inst|rgb[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~21 (
// Equation(s):
// \tft_pic_inst|pix_back_data~21_combout  = (\tft_ctrl_inst|Add2~12_combout  & ((\tft_ctrl_inst|Add2~8_combout ) # ((\tft_ctrl_inst|Add2~10_combout ) # (\tft_ctrl_inst|Add2~6_combout ))))

	.dataa(\tft_ctrl_inst|Add2~12_combout ),
	.datab(\tft_ctrl_inst|Add2~8_combout ),
	.datac(\tft_ctrl_inst|Add2~10_combout ),
	.datad(\tft_ctrl_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~21 .lut_mask = 16'hAAA8;
defparam \tft_pic_inst|pix_back_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~22 (
// Equation(s):
// \tft_pic_inst|pix_back_data~22_combout  = (\tft_pic_inst|pix_back_data~5_combout ) # ((\tft_ctrl_inst|tft_de~6_combout  & (!\tft_pic_inst|pix_back_data~21_combout  & \tft_pic_inst|pix_back_data~3_combout )))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_pic_inst|pix_back_data~5_combout ),
	.datac(\tft_pic_inst|pix_back_data~21_combout ),
	.datad(\tft_pic_inst|pix_back_data~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~22 .lut_mask = 16'hCECC;
defparam \tft_pic_inst|pix_back_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~23 (
// Equation(s):
// \tft_pic_inst|pix_back_data~23_combout  = (\tft_pic_inst|pix_back_data~22_combout  & ((\tft_pic_inst|pix_back_data~7_combout ) # (!\tft_pic_inst|pix_back_data~25_combout )))

	.dataa(\tft_pic_inst|pix_back_data~22_combout ),
	.datab(\tft_pic_inst|pix_back_data~25_combout ),
	.datac(gnd),
	.datad(\tft_pic_inst|pix_back_data~7_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~23 .lut_mask = 16'hAA22;
defparam \tft_pic_inst|pix_back_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \tft_pic_inst|pix_back_data[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[13] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \tft_ctrl_inst|rgb[11]~22 (
// Equation(s):
// \tft_ctrl_inst|rgb[11]~22_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[11]~22 .lut_mask = 16'h8A80;
defparam \tft_ctrl_inst|rgb[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \tft_ctrl_inst|rgb[11]~23 (
// Equation(s):
// \tft_ctrl_inst|rgb[11]~23_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[11]~22_combout ) # ((\tft_pic_inst|pix_back_data [13] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_pic_inst|pix_back_data [13]),
	.datab(\tft_ctrl_inst|rgb[11]~22_combout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[11]~23 .lut_mask = 16'hCE00;
defparam \tft_ctrl_inst|rgb[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \tft_ctrl_inst|rgb[12]~24 (
// Equation(s):
// \tft_ctrl_inst|rgb[12]~24_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[12]~24 .lut_mask = 16'hE040;
defparam \tft_ctrl_inst|rgb[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~24 (
// Equation(s):
// \tft_pic_inst|pix_back_data~24_combout  = (\tft_pic_inst|pix_back_data~22_combout  & ((\tft_pic_inst|pix_back_data~12_combout ) # (\tft_pic_inst|pix_back_data~7_combout )))

	.dataa(\tft_pic_inst|pix_back_data~22_combout ),
	.datab(\tft_pic_inst|pix_back_data~12_combout ),
	.datac(gnd),
	.datad(\tft_pic_inst|pix_back_data~7_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~24 .lut_mask = 16'hAA88;
defparam \tft_pic_inst|pix_back_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \tft_pic_inst|pix_back_data[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[15] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \tft_ctrl_inst|rgb[12]~25 (
// Equation(s):
// \tft_ctrl_inst|rgb[12]~25_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[12]~24_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [15]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[12]~24_combout ),
	.datac(\tft_pic_inst|pix_back_data [15]),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[12]~25 .lut_mask = 16'hDC00;
defparam \tft_ctrl_inst|rgb[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \tft_ctrl_inst|rgb[13]~26 (
// Equation(s):
// \tft_ctrl_inst|rgb[13]~26_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[13]~26 .lut_mask = 16'hE040;
defparam \tft_ctrl_inst|rgb[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \tft_ctrl_inst|rgb[13]~27 (
// Equation(s):
// \tft_ctrl_inst|rgb[13]~27_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[13]~26_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [13]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[13]~26_combout ),
	.datac(\tft_pic_inst|pix_back_data [13]),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[13]~27 .lut_mask = 16'hDC00;
defparam \tft_ctrl_inst|rgb[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \tft_ctrl_inst|rgb[14]~28 (
// Equation(s):
// \tft_ctrl_inst|rgb[14]~28_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[14]~28 .lut_mask = 16'hD080;
defparam \tft_ctrl_inst|rgb[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \tft_ctrl_inst|rgb[14]~29 (
// Equation(s):
// \tft_ctrl_inst|rgb[14]~29_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[14]~28_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [15]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[14]~28_combout ),
	.datac(\tft_pic_inst|pix_back_data [15]),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[14]~29 .lut_mask = 16'hDC00;
defparam \tft_ctrl_inst|rgb[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~9_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [15]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \tft_ctrl_inst|rgb[15]~30 (
// Equation(s):
// \tft_ctrl_inst|rgb[15]~30_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[15]~30 .lut_mask = 16'hA808;
defparam \tft_ctrl_inst|rgb[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \tft_ctrl_inst|rgb[15]~31 (
// Equation(s):
// \tft_ctrl_inst|rgb[15]~31_combout  = (\tft_ctrl_inst|tft_de~6_combout  & ((\tft_ctrl_inst|rgb[15]~30_combout ) # ((\tft_pic_inst|pix_back_data [15] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|rgb[15]~30_combout ),
	.datab(\tft_ctrl_inst|tft_de~6_combout ),
	.datac(\tft_pic_inst|pix_back_data [15]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[15]~31 .lut_mask = 16'h88C8;
defparam \tft_ctrl_inst|rgb[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~1 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~1_combout  = ((!\tft_ctrl_inst|cnt_h [1] & (!\tft_ctrl_inst|cnt_h [2] & !\tft_ctrl_inst|cnt_h [0]))) # (!\tft_ctrl_inst|cnt_h [3])

	.dataa(\tft_ctrl_inst|cnt_h [1]),
	.datab(\tft_ctrl_inst|cnt_h [2]),
	.datac(\tft_ctrl_inst|cnt_h [3]),
	.datad(\tft_ctrl_inst|cnt_h [0]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~1 .lut_mask = 16'h0F1F;
defparam \tft_ctrl_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~2 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~2_combout  = (\tft_ctrl_inst|LessThan0~0_combout  & (((\tft_ctrl_inst|LessThan0~1_combout  & !\tft_ctrl_inst|cnt_h [4])) # (!\tft_ctrl_inst|cnt_h [5])))

	.dataa(\tft_ctrl_inst|LessThan0~1_combout ),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(\tft_ctrl_inst|cnt_h [5]),
	.datad(\tft_ctrl_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~2 .lut_mask = 16'h2F00;
defparam \tft_ctrl_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \tft_ctrl_inst|LessThan1~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan1~0_combout  = (!\tft_ctrl_inst|cnt_v [9] & (((!\tft_ctrl_inst|cnt_v [1] & !\tft_ctrl_inst|cnt_v [2])) # (!\tft_ctrl_inst|cnt_v [3])))

	.dataa(\tft_ctrl_inst|cnt_v [1]),
	.datab(\tft_ctrl_inst|cnt_v [3]),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v [9]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan1~0 .lut_mask = 16'h0037;
defparam \tft_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \tft_ctrl_inst|LessThan1~1 (
// Equation(s):
// \tft_ctrl_inst|LessThan1~1_combout  = (\tft_ctrl_inst|LessThan1~0_combout  & (\tft_ctrl_inst|LessThan4~0_combout  & !\tft_ctrl_inst|cnt_v [4]))

	.dataa(\tft_ctrl_inst|LessThan1~0_combout ),
	.datab(\tft_ctrl_inst|LessThan4~0_combout ),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_v [4]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan1~1 .lut_mask = 16'h0088;
defparam \tft_ctrl_inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
