/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -o objects/sky130hd/riscv_v_bw_xor/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/sky130hd/riscv_v_bw_xor/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
mkdir -p results/sky130hd/riscv_v_bw_xor/base/
echo 60.0 > results/sky130hd/riscv_v_bw_xor/base/clock_period.txt
mkdir -p ./results/sky130hd/riscv_v_bw_xor/base ./logs/sky130hd/riscv_v_bw_xor/base ./reports/sky130hd/riscv_v_bw_xor/base ./objects/sky130hd/riscv_v_bw_xor/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_bw_xor/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/sky130hd/riscv_v_bw_xor/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_bw_xor/base/clock_period.txt
Setting clock period to 60.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_xor'.
60.1. Analyzing design hierarchy..
60.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_xor'.
60.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
60.4. Analyzing design hierarchy..
60.5. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 5a683c72be, CPU: user 0.18s system 0.03s, MEM: 53.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 61% 2x read_liberty (0 sec), 26% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.27[h:]min:sec. CPU time: user 0.23 sys 0.04 (100%). Peak memory: 56064KB.
mkdir -p ./results/sky130hd/riscv_v_bw_xor/base ./logs/sky130hd/riscv_v_bw_xor/base ./reports/sky130hd/riscv_v_bw_xor/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_bw_xor/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_bw_xor/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12928KB.
mkdir -p ./results/sky130hd/riscv_v_bw_xor/base ./logs/sky130hd/riscv_v_bw_xor/base ./reports/sky130hd/riscv_v_bw_xor/base ./objects/sky130hd/riscv_v_bw_xor/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_bw_xor/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_bw_xor/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/sky130hd/riscv_v_bw_xor/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_bw_xor/base/clock_period.txt
Setting clock period to 60.0
synth -top riscv_v_bw_xor -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_latch_hd.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/sky130hd/riscv_v_bw_xor/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -constr ./objects/sky130hd/riscv_v_bw_xor/base/abc.constr -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -D 60.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/sky130hd/riscv_v_bw_xor/constraint.sdc ./results/sky130hd/riscv_v_bw_xor/base/1_synth.sdc
Warnings: 26 unique messages, 234 total
End of script. Logfile hash: a20500f1cd, CPU: user 0.75s system 0.03s, MEM: 49.62 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 80% 2x abc (2 sec), 3% 1x dfflibmap (0 sec), ...
Elapsed time: 0:03.82[h:]min:sec. CPU time: user 3.76 sys 0.06 (100%). Peak memory: 51584KB.
mkdir -p ./results/sky130hd/riscv_v_bw_xor/base ./logs/sky130hd/riscv_v_bw_xor/base ./reports/sky130hd/riscv_v_bw_xor/base
cp ./results/sky130hd/riscv_v_bw_xor/base/1_1_yosys.v ./results/sky130hd/riscv_v_bw_xor/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/sky130hd/riscv_v_bw_xor/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef, created 13 layers, 25 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef, created 441 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
Master sky130_ef_sc_hd__decap_12 is loaded but not used in the design

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 1867
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.100, 201.280).
[INFO IFP-0001] Added 514 rows of 3043 site unithd.
[INFO RSZ-0026] Removed 132 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 11343 u^2 1% utilization.
Elapsed time: 0:00.88[h:]min:sec. CPU time: user 0.83 sys 0.05 (100%). Peak memory: 139984KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers met3 -ver_layers met2 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.43[h:]min:sec. CPU time: user 0.37 sys 0.05 (100%). Peak memory: 132816KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/sky130hd/riscv_v_bw_xor/base/2_2_floorplan_io.odb ./results/sky130hd/riscv_v_bw_xor/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.03 (100%). Peak memory: 100688KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:00.42[h:]min:sec. CPU time: user 0.38 sys 0.04 (100%). Peak memory: 131924KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO TAP-0005] Inserted 26058 tapcells.
Elapsed time: 0:00.48[h:]min:sec. CPU time: user 0.42 sys 0.06 (100%). Peak memory: 141656KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:01.83[h:]min:sec. CPU time: user 1.[NesterovSolve] Iter:   60 overflow: 0.940 HPWL: 11271
sky130hd/riscv_v_bw_xor/base/2_6_floorplan_pdn.odb ./results/sky130hd/riscv_v_bw_xor/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             27793
[INFO GPL-0007] NumPlaceInstances:         1735
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2069
[INFO GPL-0011] NumPins:                   7501
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       11343.379 um^2
[INFO GPL-0019] Util:                     0.589 %
[INFO GPL-0020] StdInstsArea:         11343.379 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    301406
[INFO GPL-0032] FillerInit:NumGNets:       2069
[INFO GPL-0033] FillerInit:NumGPins:       7501
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        6.538 um^2
[INFO GPL-0025] IdealBinArea:             6.538 um^2
[INFO GPL-0026] IdealBinCnt:             299329
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  2.734  2.731 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             27793
[INFO GPL-0007] NumPlaceInstances:         1735
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2069
[INFO GPL-0011] NumPins:                   7039
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       11343.379 um^2
[INFO GPL-0019] Util:                     0.589 %
[INFO GPL-0020] StdInstsArea:         11343.379 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    154585
[INFO GPL-0032] FillerInit:NumGNets:       2069
[INFO GPL-0033] FillerInit:NumGPins:       7039
[INFO GPL-0023] TargetDensity:            0.513
[INFO GPL-0024] AvrgPlaceInstArea:        6.538 um^2
[INFO GPL-0025] IdealBinArea:            12.746 um^2
[INFO GPL-0026] IdealBinCnt:             153540
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 0.995 HPWL: 3818171
[NesterovSolve] Iter:   10 overflow: 0.994 HPWL: 2266237
[NesterovSolve] Iter:   20 overflow: 0.993 HPWL: 2245992
[NesterovSolve] Iter:   30 overflow: 0.992 HPWL: 2240162
[NesterovSolve] Iter:   40 overflow: 0.992 HPWL: 2239012
[NesterovSolve] Iter:   50 overflow: 0.992 HPWL: 2239030
[NesterovSolve] Iter:   60 overflow: 0.992 HPWL: 2239221
[NesterovSolve] Iter:   70 overflow: 0.992 HPWL: 2239411
[NesterovSolve] Iter:   80 overflow: 0.992 HPWL: 2239670
[NesterovSolve] Iter:   90 overflow: 0.992 HPWL: 2240794
[NesterovSolve] Iter:  100 overflow: 0.992 HPWL: 2244570
[NesterovSolve] Iter:  110 overflow: 0.992 HPWL: 2253284
[NesterovSolve] Iter:  120 overflow: 0.991 HPWL: 2268478
[NesterovSolve] Iter:  130 overflow: 0.991 HPWL: 2295485
[NesterovSolve] Iter:  140 overflow: 0.991 HPWL: 2341940
[NesterovSolve] Iter:  150 overflow: 0.989 HPWL: 2420168
[NesterovSolve] Iter:  160 overflow: 0.988 HPWL: 2557352
[NesterovSolve] Iter:  170 overflow: 0.984 HPWL: 2872807
[NesterovSolve] Iter:  180 overflow: 0.974 HPWL: 3654838
[NesterovSolve] Iter:  190 overflow: 0.967 HPWL: 4858581
[NesterovSolve] Iter:  200 overflow: 0.945 HPWL: 6050254
[NesterovSolve] Iter:  210 overflow: 0.923 HPWL: 6880783
[NesterovSolve] Iter:  220 overflow: 0.909 HPWL: 7209396
[NesterovSolve] Iter:  230 overflow: 0.878 HPWL: 8578291
[NesterovSolve] Iter:  240 overflow: 0.844 HPWL: 10159319
[NesterovSolve] Iter:  250 overflow: 0.813 HPWL: 10742756
[NesterovSolve] Iter:  260 overflow: 0.767 HPWL: 12323459
[NesterovSolve] Iter:  270 overflow: 0.728 HPWL: 13081959
[NesterovSolve] Iter:  280 overflow: 0.687 HPWL: 14707669
[NesterovSolve] Iter:  290 overflow: 0.636 HPWL: 16001308
[NesterovSolve] Iter:  300 overflow: 0.596 HPWL: 17089009
[NesterovSolve] Iter:  310 overflow: 0.553 HPWL: 18185830
[NesterovSolve] Iter:  320 overflow: 0.520 HPWL: 19165984
[NesterovSolve] Iter:  330 overflow: 0.484 HPWL: 19983142
[NesterovSolve] Iter:  340 overflow: 0.455 HPWL: 20584841
[NesterovSolve] Iter:  350 overflow: 0.417 HPWL: 21470922
[NesterovSolve] Iter:  360 overflow: 0.378 HPWL: 21945660
[NesterovSolve] Iter:  370 overflow: 0.334 HPWL: 22542352
[NesterovSolve] Iter:  380 overflow: 0.303 HPWL: 23079383
[NesterovSolve] Iter:  390 overflow: 0.268 HPWL: 23679680
[NesterovSolve] Iter:  400 overflow: 0.227 HPWL: 24496341
[NesterovSolve] Iter:  410 overflow: 0.200 HPWL: 24872717
[NesterovSolve] Iter:  420 overflow: 0.172 HPWL: 24609147
[NesterovSolve] Iter:  430 overflow: 0.148 HPWL: 23848341
[NesterovSolve] Iter:  440 overflow: 0.126 HPWL: 23450220
[NesterovSolve] Iter:  450 overflow: 0.105 HPWL: 23542990
[NesterovSolve] Finished with Overflow: 0.096927
Elapsed time: 0:37.66[h:]min:sec. CPU time: user 176.82 sys 0.17 (469%). Peak memory: 248720KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers met3 -ver_layers met2
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           5828
[INFO PPL-0002] Number of I/O             462
[INFO PPL-0003] Number of I/O w/sink      412
[INFO PPL-0004] Number of I/O w/o sink    50
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 299776.31 um.
Elapsed time: 0:00.67[h:]min:sec. CPU time: user 0.59 sys 0.07 (100%). Peak memory: 165452KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             27793
[INFO GPL-0007] NumPlaceInstances:         1735
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2069
[INFO GPL-0011] NumPins:                   7501
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       11343.379 um^2
[INFO GPL-0019] Util:                     0.589 %
[INFO GPL-0020] StdInstsArea:         11343.379 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    301406
[INFO GPL-0032] FillerInit:NumGNets:       2069
[INFO GPL-0033] FillerInit:NumGPins:       7501
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        6.538 um^2
[INFO GPL-0025] IdealBinArea:             6.538 um^2
[INFO GPL-0026] IdealBinCnt:             299329
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  2.734  2.731 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5129472499154508 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             27793
[INFO GPL-0007] NumPlaceInstances:         1735
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2069
[INFO GPL-0011] NumPins:                   7501
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       11343.379 um^2
[INFO GPL-0019] Util:                     0.589 %
[INFO GPL-0020] StdInstsArea:         11343.379 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000009 HPWL: 330607287
[InitialPlace]  Iter: 2 CG residual: 0.00000012 HPWL: 312002905
[InitialPlace]  Iter: 3 CG residual: 0.00000422 HPWL: 302720951
[InitialPlace]  Iter: 4 CG residual: 0.00000431 HPWL: 295893029
[InitialPlace]  Iter: 5 CG residual: 0.00002056 HPWL: 289263579
[InitialPlace]  Iter: 6 CG residual: 0.00003723 HPWL: 281872816
[InitialPlace]  Iter: 7 CG residual: 0.00004133 HPWL: 273819813
[InitialPlace]  Iter: 8 CG residual: 0.00002612 HPWL: 265838511
[InitialPlace]  Iter: 9 CG residual: 0.00003498 HPWL: 258241327
[InitialPlace]  Iter: 10 CG residual: 0.00000680 HPWL: 251770593
[INFO GPL-0031] FillerInit:NumGCells:    154585
[INFO GPL-0032] FillerInit:NumGNets:       2069
[INFO GPL-0033] FillerInit:NumGPins:       7501
[INFO GPL-0023] TargetDensity:            0.513
[INFO GPL-0024] AvrgPlaceInstArea:        6.538 um^2
[INFO GPL-0025] IdealBinArea:            12.746 um^2
[INFO GPL-0026] IdealBinCnt:             153540
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 0.581 HPWL: 258615048
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.73e-08
[INFO GPL-0103] Timing-driven: weighted 205 nets.
[NesterovSolve] Snapshot saved at iter = 0
[NesterovSolve] Iter:   10 overflow: 0.550 HPWL: 245666791
[NesterovSolve] Iter:   20 overflow: 0.523 HPWL: 242982661
[NesterovSolve] Iter:   30 overflow: 0.513 HPWL: 241373574
[NesterovSolve] Iter:   40 overflow: 0.503 HPWL: 239850923
[NesterovSolve] Iter:   50 overflow: 0.492 HPWL: 237955124
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.76e-08
[INFO GPL-0103] Timing-driven: weighted 206 nets.
[NesterovSolve] Iter:   60 overflow: 0.484 HPWL: 235966724
[NesterovSolve] Iter:   70 overflow: 0.482 HPWL: 233858154
[NesterovSolve] Iter:   80 overflow: 0.479 HPWL: 231866208
[NesterovSolve] Iter:   90 overflow: 0.481 HPWL: 229640657
[NesterovSolve] Iter:  100 overflow: 0.475 HPWL: 227086855
[NesterovSolve] Iter:  110 overflow: 0.515 HPWL: 223970136
[NesterovSolve] Iter:  120 overflow: 0.545 HPWL: 223353089
[NesterovSolve] Iter:  130 overflow: 0.521 HPWL: 222308995
[NesterovSolve] Iter:  140 overflow: 0.520 HPWL: 223918805
[NesterovSolve] Iter:  150 overflow: 0.510 HPWL: 222549796
[NesterovSolve] Iter:  160 overflow: 0.506 HPWL: 221635634
[NesterovSolve] Iter:  170 overflow: 0.527 HPWL: 221911860
[NesterovSolve] Iter:  180 overflow: 0.545 HPWL: 222671956
[NesterovSolve] Iter:  190 overflow: 0.528 HPWL: 223566273
[NesterovSolve] Iter:  200 overflow: 0.518 HPWL: 223097055
[NesterovSolve] Iter:  210 overflow: 0.503 HPWL: 221831954
[NesterovSolve] Iter:  220 overflow: 0.496 HPWL: 221785120
[NesterovSolve] Iter:  230 overflow: 0.502 HPWL: 221611144
[NesterovSolve] Iter:  240 overflow: 0.480 HPWL: 222519899
[NesterovSolve] Iter:  250 overflow: 0.459 HPWL: 221768498
[NesterovSolve] Iter:  260 overflow: 0.434 HPWL: 221224644
[NesterovSolve] Iter:  270 overflow: 0.402 HPWL: 220817170
[NesterovSolve] Iter:  280 overflow: 0.373 HPWL: 221002117
[NesterovSolve] Iter:  290 overflow: 0.339 HPWL: 221100653
[NesterovSolve] Iter:  300 overflow: 0.313 HPWL: 221179079
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU
[INFO GPL-0038] TileCnt:     231  231
[INFO GPL-0040] NumTiles: 53361
[INFO GPL-0081] TotalRouteOverflow: 0.09475100040435791
[INFO GPL-0082] OverflowTileCnt: 3
[INFO GPL-0083] 0.5%RC: 0.7863876574048388
[INFO GPL-0084] 1.0%RC: 0.707981592595354
[INFO GPL-0085] 2.0%RC: 0.6469798542363814
[INFO GPL-0086] 5.0%RC: 0.590957548610277
[INFO GPL-0087] FinalRC: 0.74718463
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  310 overflow: 0.289 HPWL: 221524325
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.76e-08
[INFO GPL-0103] Timing-driven: weighted 205 nets.
[NesterovSolve] Iter:  320 overflow: 0.259 HPWL: 221956008
[NesterovSolve] Iter:  330 overflow: 0.230 HPWL: 222519050
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.75e-08
[INFO GPL-0103] Timing-driven: weighted 205 nets.
[NesterovSolve] Iter:  340 overflow: 0.198 HPWL: 223403442
[NesterovSolve] Iter:  350 overflow: 0.167 HPWL: 224209562
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.76e-08
[INFO GPL-0103] Timing-driven: weighted 205 nets.
[NesterovSolve] Iter:  360 overflow: 0.139 HPWL: 224892164
[NesterovSolve] Iter:  370 overflow: 0.121 HPWL: 222907950
[NesterovSolve] Finished with Overflow: 0.099828
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 43947 u^2 2% utilization.
Elapsed time: 0:36.10[h:]min:sec. CPU time: user 148.37 sys 0.38 (412%). Peak memory: 794696KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 284 input buffers.
[INFO RSZ-0028] Inserted 128 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 2154um.
[INFO RSZ-0034] Found 12 slew violations.
[INFO RSZ-0036] Found 9 capacitance violations.
[INFO RSZ-0038] Inserted 15 buffers in 13 nets.
[INFO RSZ-0039] Resized 1046 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 51940 u^2 3% utilization.
Instance count before 27793, after 28220
Pin count before 7039, after 7893
Elapsed time: 0:02.39[h:]min:sec. CPU time: user 2.03 sys 0.35 (100%). Peak memory: 647252KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      12340.6 u
average displacement        0.4 u
max displacement           39.8 u
original HPWL          223994.4 u
legalized HPWL         235189.7 u
delta HPWL                    5 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 28220 cells, 462 terminals, 2496 edges, 8355 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 28682, edges 2496, pins 8355
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 13600 2720 units.
[INFO DPO-0320] Collected 26520 fixed cells.
[INFO DPO-0318] Collected 2162 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200100, 201280) - (1599420, 1599360)
[INFO DPO-0310] Assigned 2162 cells into segments.  Movement in X-direction is 44620.000000, movement in Y-direction is 24480.000000.
[WARNING DPO-0200] Unexpected displacement during legalization.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 110 site alignment problems.
[INFO DPO-0311] Found 73 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[WARNING DPO-0201] Placement check failure during legalization.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.355908e+08.
[INFO DPO-0302] End of matching; objective is 2.353837e+08, improvement is 0.09 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.343972e+08.
[INFO DPO-0307] End of global swaps; objective is 2.343972e+08, improvement is 0.42 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.341795e+08.
[INFO DPO-0309] End of vertical swaps; objective is 2.341795e+08, improvement is 0.09 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.333601e+08.
[INFO DPO-0305] End of reordering; objective is 2.333601e+08, improvement is 0.35 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 43240 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 43240, swaps 6939, moves  6535 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.318863e+08, Scratch cost 2.306170e+08, Incremental cost 2.306170e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.306170e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.55 percent.
[INFO DPO-0328] End of random improver; improvement is 0.547348 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 1085 cell orientations for row compatibility.
[INFO DPO-0383] Performed 872 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.305956e+08, improvement is 0.64 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 87 site alignment problems.
[INFO DPO-0311] Found 64 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           235189.7 u
Final HPWL              230288.3 u
Delta HPWL                  -2.1 %

[INFO DPL-0020] Mirrored 167 instances
[INFO DPL-0021] HPWL before          230288.3 u
[INFO DPL-0022] HPWL after           230158.6 u
[INFO DPL-0023] HPWL delta               -0.1 %
[WARNING DPL-0004] Placed in rows check failed (2).
 input69
 input109
[WARNING DPL-0005] Overlap check failed (8).
 _2511_ overlaps _2462_
 _2548_ overlaps _2511_
 _3070_ overlaps _3025_
 _3476_ overlaps _3330_
 TAP_TAPCELL_ROW_279_14189 overlaps _3025_
 TAP_TAPCELL_ROW_293_14896 overlaps _3303_
 TAP_TAPCELL_ROW_311_15805 overlaps _2511_
 TAP_TAPCELL_ROW_325_16512 overlaps _3330_
[WARNING DPL-0006] Site aligned check failed (87).
 _1900_
 _2135_
 _2145_
 _2149_
 _2151_
 _2155_
 _2156_
 _2157_
 _2161_
 _2163_
 _2164_
 _2166_
 _2196_
 _2204_
 _2491_
 _2498_
 _2514_
 _2516_
 _2523_
 _2525_
 _2527_
 _2529_
 _2532_
 _2541_
 _2542_
 _2740_
 _2754_
 _2870_
 _2889_
 _2904_
 _2911_
 _3009_
 _3044_
 _3052_
 _3060_
 _3061_
 _3072_
 _3077_
 _3078_
 _3080_
 _3306_
 _3307_
 _3309_
 _3311_
 _3313_
 _3343_
 _3372_
 _3375_
 _3391_
 _3394_
 _3397_
 _3449_
 _3515_
 _3524_
 _3525_
 _3575_
 _3586_
 _3587_
 _3589_
 _3590_
 _3592_
 input1
 input2
 input9
 input13
 input15
 input38
 input62
 input64
 input71
 input72
 input75
 input77
 input78
 input82
 input83
 input86
 input87
 input93
 input99
 input111
 input128
 input133
 input145
 output295
 output306
 output389
[ERROR DPL-0033] detailed placement checks failed.
Error: detail_place.tcl, 37 DPL-0033
Command exited with non-zero status 1
Elapsed time: 0:01.50[h:]min:sec. CPU time: user 1.35 sys 0.15 (99%). Peak memory: 406776KB.
