(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:04:27 MDT 2018
# Start time    : Wed Jun 12 16:07:40 +0800 2019
# Command line  : sds++ -L/usr/lib -L/lib {--sysroot=E:\reconfiguration_lab\SYSROOT_arm64} {-Wl,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/lib,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/usr/lib} --remote_ip_cache E:/C_FPGA_PRO/ip_cache -o cnn_accelerator.elf ./src/main.o -lopencv_core -lopencv_highgui -lopencv_videoio -lopencv_imgcodecs -lopencv_imgproc -dmclkid 3 -sds-sys-config ubuntu -sds-proc ubuntu -sds-pf zcu104_dvfs
# Log file      : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds.log
# Journal file  : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds.jou
# Report file   : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds.rpt
#-----------------------------------------------------------

-------------------
Design Timing Check
-------------------

  Partition 0
  Vivado Log     : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vivado/vivado.log
  Timing Summary : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zcu104_dvfs_wrapper_timing_summary_routed.rpt

  All user specified timing constraints are met.

Timing Summary Report

Timer Settings
--------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
 There are 0 register/latch pins with no clock.


2. checking constant_clock
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
 There are 0 combinational loops in the design.


10. checking partial_input_delay
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
 There are 0 ports with partial output delay specified.


12. checking latch_loops
 There are 0 combinational latch loops in the design through latch input



Design Timing Summary
---------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.263        0.000                      0               343834        0.010        0.000                      0               343738        0.998        0.000                       0                137023  


All user specified timing constraints are met.


Clock Summary
-------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_pl_0                              {0.000 5.000}        10.000          100.000         
zcu104_dvfs_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out4_zcu104_dvfs_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         


-------------------
Data Motion Network
-------------------

Data motion network report generated in E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports
HTML file : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/data_motion.html

-------------------
Design Utilization
-------------------

  Partition 0
  Utilization Summary : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zcu104_dvfs_wrapper_utilization_placed.rpt

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   |  83408 |     0 |    230400 | 36.20 |
|   LUT as Logic             |  75690 |     0 |    230400 | 32.85 |
|   LUT as Memory            |   7718 |     0 |    101760 |  7.58 |
|     LUT as Distributed RAM |   5242 |     0 |           |       |
|     LUT as Shift Register  |   2476 |     0 |           |       |
| CLB Registers              | 122930 |     0 |    460800 | 26.68 |
|   Register as Flip Flop    | 122930 |     0 |    460800 | 26.68 |
|   Register as Latch        |      0 |     0 |    460800 |  0.00 |
| CARRY8                     |   2270 |     0 |     28800 |  7.88 |
| F7 Muxes                   |    158 |     0 |    115200 |  0.14 |
| F8 Muxes                   |      0 |     0 |     57600 |  0.00 |
| F9 Muxes                   |      0 |     0 |     28800 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 261    |          Yes |           - |          Set |
| 429    |          Yes |           - |        Reset |
| 191    |          Yes |         Set |            - |
| 122049 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       | 16801 |     0 |     28800 | 58.34 |
|   CLBL                                    |  8799 |     0 |           |       |
|   CLBM                                    |  8002 |     0 |           |       |
| LUT as Logic                              | 75690 |     0 |    230400 | 32.85 |
|   using O5 output only                    |   762 |       |           |       |
|   using O6 output only                    | 60633 |       |           |       |
|   using O5 and O6                         | 14295 |       |           |       |
| LUT as Memory                             |  7718 |     0 |    101760 |  7.58 |
|   LUT as Distributed RAM                  |  5242 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     2 |       |           |       |
|     using O5 and O6                       |  5240 |       |           |       |
|   LUT as Shift Register                   |  2476 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |  1758 |       |           |       |
|     using O5 and O6                       |   718 |       |           |       |
| LUT Flip Flop Pairs                       | 43975 |     0 |    230400 | 19.09 |
|   fully used LUT-FF pairs                 | 10601 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 31828 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 24382 |       |           |       |
| Unique Control Sets                       |  1244 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 112.5 |     0 |       312 | 36.06 |
|   RAMB36/FIFO*    |    94 |     0 |       312 | 30.13 |
|     RAMB36E2 only |    94 |       |           |       |
|   RAMB18          |    37 |     0 |       624 |  5.93 |
|     RAMB18E2 only |    37 |       |           |       |
| URAM              |     0 |     0 |        96 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  720 |     0 |      1728 | 41.67 |
|   DSP48E2 only |  720 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   18 |     0 |       544 |  3.31 |
|   BUFGCE             |   17 |     0 |       208 |  8.17 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+--------+---------------------+
|  Ref Name  |  Used  | Functional Category |
+------------+--------+---------------------+
| FDRE       | 122049 |            Register |
| LUT3       |  27815 |                 CLB |
| LUT4       |  25914 |                 CLB |
| LUT6       |  16694 |                 CLB |
| LUT5       |  11045 |                 CLB |
| RAMD32     |  10324 |                 CLB |
| LUT2       |   8259 |                 CLB |
| CARRY8     |   2270 |                 CLB |
| SRL16E     |   2233 |                 CLB |
| SRLC32E    |    961 |                 CLB |
| DSP48E2    |    720 |          Arithmetic |
| FDCE       |    429 |            Register |
| FDPE       |    261 |            Register |
| LUT1       |    258 |                 CLB |
| FDSE       |    191 |            Register |
| RAMS32     |    158 |                 CLB |
| MUXF7      |    158 |                 CLB |
| RAMB36E2   |     94 |           Block Ram |
| RAMB18E2   |     37 |           Block Ram |
| BUFGCE     |     17 |               Clock |
| PS8        |      1 |            Advanced |
| MMCME4_ADV |      1 |               Clock |
| BUFG_PS    |      1 |               Clock |
+------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| zcu104_dvfs_xlconcat_1_0          |    1 |
| zcu104_dvfs_xlconcat_0_0          |    1 |
| zcu104_dvfs_xbar_0                |    1 |
| zcu104_dvfs_sds_irq_const_0       |    1 |
| zcu104_dvfs_s00_regslice_2        |    1 |
| zcu104_dvfs_s00_regslice_1        |    1 |
| zcu104_dvfs_s00_regslice_0        |    1 |
| zcu104_dvfs_s00_data_fifo_2       |    1 |
| zcu104_dvfs_s00_data_fifo_1       |    1 |
| zcu104_dvfs_s00_data_fifo_0       |    1 |
| zcu104_dvfs_rst_ps_e_100M_0       |    1 |
| zcu104_dvfs_ps_e_0                |    1 |
| zcu104_dvfs_proc_sys_reset_3_0    |    1 |
| zcu104_dvfs_m01_regslice_0        |    1 |
| zcu104_dvfs_convolution_hw_1_if_0 |    1 |
| zcu104_dvfs_convolution_hw_1_0    |    1 |
| zcu104_dvfs_clk_wiz_0_0           |    1 |
| zcu104_dvfs_auto_pc_0             |    1 |
| zcu104_dvfs_auto_ds_3             |    1 |
| zcu104_dvfs_auto_ds_2             |    1 |
| zcu104_dvfs_auto_ds_1             |    1 |
| zcu104_dvfs_auto_ds_0             |    1 |
| zcu104_dvfs_auto_cc_0             |    1 |
+-----------------------------------+------+


