<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_emif_cal_iossm_261/sim/altera_emif_cal_iossm.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/altera_emif_f2c_gearbox.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/ed_sim_emif_cal_altera_emif_cal_iossm_261_ql6pb3a_code.hex"
   type="HEX"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/ed_sim_emif_cal_altera_emif_cal_iossm_261_ql6pb3a_sim_global_param_tbl.hex"
   type="HEX"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/ed_sim_emif_cal_altera_emif_cal_iossm_261_ql6pb3a_sim_global_param_tbl.txt"
   type="OTHER"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/ed_sim_emif_cal_altera_emif_cal_iossm_261_ql6pb3a_synth_global_param_tbl.hex"
   type="HEX"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/ed_sim_emif_cal_altera_emif_cal_iossm_261_ql6pb3a_synth_global_param_tbl.txt"
   type="OTHER"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/ed_sim_emif_cal_altera_emif_cal_iossm_261_ql6pb3a_arch.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_iossm_261/sim/ed_sim_emif_cal_altera_emif_cal_iossm_261_ql6pb3a.vhd"
   type="VHDL"
   library="altera_emif_cal_iossm_261" />
 <file
   path="altera_emif_cal_261/sim/ed_sim_emif_cal_altera_emif_cal_261_smtnulq.vhd"
   type="VHDL"
   library="altera_emif_cal_261"
   hasInlineConfiguration="true" />
 <file
   path="sim/ed_sim_emif_cal.vhd"
   type="VHDL"
   library="ed_sim_emif_cal"
   hasInlineConfiguration="true" />
 <topLevel name="ed_sim_emif_cal.ed_sim_emif_cal" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
