-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Mon Dec 18 15:20:14 2023
-- Host        : GramForGram running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/rhd_axi_tb_rhd_axi_0_0_sim_netlist.vhdl
-- Design      : rhd_axi_tb_rhd_axi_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LVI-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_A1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge is
  signal \result_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_5_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_A1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_A1[0]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[1]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[2]_i_2_n_0\,
      O => D(0)
    );
\result_A1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(68),
      O => \result_A1[0]_i_2_n_0\
    );
\result_A1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_A1[10]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[11]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[12]_i_2_n_0\,
      O => D(10)
    );
\result_A1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(28),
      O => \result_A1[10]_i_2_n_0\
    );
\result_A1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_A1[11]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[12]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[13]_i_2_n_0\,
      O => D(11)
    );
\result_A1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(24),
      O => \result_A1[11]_i_2_n_0\
    );
\result_A1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_A1[12]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[13]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[14]_i_2_n_0\,
      O => D(12)
    );
\result_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(20),
      O => \result_A1[12]_i_2_n_0\
    );
\result_A1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_A1[13]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[14]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[15]_i_3_n_0\,
      O => D(13)
    );
\result_A1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(16),
      O => \result_A1[13]_i_2_n_0\
    );
\result_A1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_A1[14]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[15]_i_4_n_0\,
      O => D(14)
    );
\result_A1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(12),
      O => \result_A1[14]_i_2_n_0\
    );
\result_A1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_A1[15]_i_3_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[15]_i_4_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[15]_i_5_n_0\,
      O => D(15)
    );
\result_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(8),
      O => \result_A1[15]_i_3_n_0\
    );
\result_A1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(4),
      O => \result_A1[15]_i_4_n_0\
    );
\result_A1[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(0),
      O => \result_A1[15]_i_5_n_0\
    );
\result_A1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_A1[1]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[2]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[3]_i_2_n_0\,
      O => D(1)
    );
\result_A1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(64),
      O => \result_A1[1]_i_2_n_0\
    );
\result_A1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_A1[2]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[3]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[4]_i_2_n_0\,
      O => D(2)
    );
\result_A1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(60),
      O => \result_A1[2]_i_2_n_0\
    );
\result_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_A1[3]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[4]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[5]_i_2_n_0\,
      O => D(3)
    );
\result_A1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(56),
      O => \result_A1[3]_i_2_n_0\
    );
\result_A1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_A1[4]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[5]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[6]_i_2_n_0\,
      O => D(4)
    );
\result_A1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(52),
      O => \result_A1[4]_i_2_n_0\
    );
\result_A1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_A1[5]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[6]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[7]_i_2_n_0\,
      O => D(5)
    );
\result_A1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(48),
      O => \result_A1[5]_i_2_n_0\
    );
\result_A1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_A1[6]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[7]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[8]_i_2_n_0\,
      O => D(6)
    );
\result_A1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(44),
      O => \result_A1[6]_i_2_n_0\
    );
\result_A1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_A1[7]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[8]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[9]_i_2_n_0\,
      O => D(7)
    );
\result_A1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(40),
      O => \result_A1[7]_i_2_n_0\
    );
\result_A1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_A1[8]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[9]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[10]_i_2_n_0\,
      O => D(8)
    );
\result_A1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(36),
      O => \result_A1[8]_i_2_n_0\
    );
\result_A1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_A1[9]_i_2_n_0\,
      I2 => \result_A1_reg[15]\(3),
      I3 => \result_A1[10]_i_2_n_0\,
      I4 => \result_A1_reg[15]\(2),
      I5 => \result_A1[11]_i_2_n_0\,
      O => D(9)
    );
\result_A1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(32),
      O => \result_A1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_E2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0 is
  signal \result_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_E2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_E2[0]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[1]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[2]_i_2_n_0\,
      O => D(0)
    );
\result_E2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(68),
      O => \result_E2[0]_i_2_n_0\
    );
\result_E2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_E2[10]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[11]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[12]_i_2_n_0\,
      O => D(10)
    );
\result_E2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(28),
      O => \result_E2[10]_i_2_n_0\
    );
\result_E2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_E2[11]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[12]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[13]_i_2_n_0\,
      O => D(11)
    );
\result_E2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(24),
      O => \result_E2[11]_i_2_n_0\
    );
\result_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_E2[12]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[13]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[14]_i_2_n_0\,
      O => D(12)
    );
\result_E2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(20),
      O => \result_E2[12]_i_2_n_0\
    );
\result_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_E2[13]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[14]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[15]_i_2_n_0\,
      O => D(13)
    );
\result_E2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(16),
      O => \result_E2[13]_i_2_n_0\
    );
\result_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_E2[14]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[15]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_E2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(12),
      O => \result_E2[14]_i_2_n_0\
    );
\result_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_E2[15]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[15]_i_3_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_E2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(8),
      O => \result_E2[15]_i_2_n_0\
    );
\result_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(4),
      O => \result_E2[15]_i_3_n_0\
    );
\result_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(0),
      O => \result_E2[15]_i_4_n_0\
    );
\result_E2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_E2[1]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[2]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[3]_i_2_n_0\,
      O => D(1)
    );
\result_E2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(64),
      O => \result_E2[1]_i_2_n_0\
    );
\result_E2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_E2[2]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[3]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[4]_i_2_n_0\,
      O => D(2)
    );
\result_E2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(60),
      O => \result_E2[2]_i_2_n_0\
    );
\result_E2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_E2[3]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[4]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[5]_i_2_n_0\,
      O => D(3)
    );
\result_E2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(56),
      O => \result_E2[3]_i_2_n_0\
    );
\result_E2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_E2[4]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[5]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[6]_i_2_n_0\,
      O => D(4)
    );
\result_E2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(52),
      O => \result_E2[4]_i_2_n_0\
    );
\result_E2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_E2[5]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[6]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[7]_i_2_n_0\,
      O => D(5)
    );
\result_E2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(48),
      O => \result_E2[5]_i_2_n_0\
    );
\result_E2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_E2[6]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[7]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[8]_i_2_n_0\,
      O => D(6)
    );
\result_E2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(44),
      O => \result_E2[6]_i_2_n_0\
    );
\result_E2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_E2[7]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[8]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[9]_i_2_n_0\,
      O => D(7)
    );
\result_E2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(40),
      O => \result_E2[7]_i_2_n_0\
    );
\result_E2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_E2[8]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[9]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[10]_i_2_n_0\,
      O => D(8)
    );
\result_E2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(36),
      O => \result_E2[8]_i_2_n_0\
    );
\result_E2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_E2[9]_i_2_n_0\,
      I2 => \result_E2_reg[15]\(3),
      I3 => \result_E2[10]_i_2_n_0\,
      I4 => \result_E2_reg[15]\(2),
      I5 => \result_E2[11]_i_2_n_0\,
      O => D(9)
    );
\result_E2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(32),
      O => \result_E2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_F1_reg[0]\ : in STD_LOGIC;
    \result_F1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_F1_reg[0]_0\ : in STD_LOGIC;
    \result_F1_reg[0]_1\ : in STD_LOGIC;
    \result_F1_reg[0]_2\ : in STD_LOGIC;
    \result_F1_reg[1]\ : in STD_LOGIC;
    \result_F1_reg[1]_0\ : in STD_LOGIC;
    \result_F1_reg[1]_1\ : in STD_LOGIC;
    \result_F1_reg[1]_2\ : in STD_LOGIC;
    \result_F1_reg[2]\ : in STD_LOGIC;
    \result_F1_reg[2]_0\ : in STD_LOGIC;
    \result_F1_reg[2]_1\ : in STD_LOGIC;
    \result_F1_reg[2]_2\ : in STD_LOGIC;
    \result_F1_reg[3]\ : in STD_LOGIC;
    \result_F1_reg[3]_0\ : in STD_LOGIC;
    \result_F1_reg[3]_1\ : in STD_LOGIC;
    \result_F1_reg[3]_2\ : in STD_LOGIC;
    \result_F1_reg[4]\ : in STD_LOGIC;
    \result_F1_reg[4]_0\ : in STD_LOGIC;
    \result_F1_reg[4]_1\ : in STD_LOGIC;
    \result_F1_reg[4]_2\ : in STD_LOGIC;
    \result_F1_reg[5]\ : in STD_LOGIC;
    \result_F1_reg[5]_0\ : in STD_LOGIC;
    \result_F1_reg[5]_1\ : in STD_LOGIC;
    \result_F1_reg[5]_2\ : in STD_LOGIC;
    \result_F1_reg[6]\ : in STD_LOGIC;
    \result_F1_reg[6]_0\ : in STD_LOGIC;
    \result_F1_reg[6]_1\ : in STD_LOGIC;
    \result_F1_reg[6]_2\ : in STD_LOGIC;
    \result_F1_reg[7]\ : in STD_LOGIC;
    \result_F1_reg[7]_0\ : in STD_LOGIC;
    \result_F1_reg[7]_1\ : in STD_LOGIC;
    \result_F1_reg[7]_2\ : in STD_LOGIC;
    \result_F1_reg[8]\ : in STD_LOGIC;
    \result_F1_reg[8]_0\ : in STD_LOGIC;
    \result_F1_reg[8]_1\ : in STD_LOGIC;
    \result_F1_reg[8]_2\ : in STD_LOGIC;
    \result_F1_reg[9]\ : in STD_LOGIC;
    \result_F1_reg[9]_0\ : in STD_LOGIC;
    \result_F1_reg[9]_1\ : in STD_LOGIC;
    \result_F1_reg[9]_2\ : in STD_LOGIC;
    \result_F1_reg[10]\ : in STD_LOGIC;
    \result_F1_reg[10]_0\ : in STD_LOGIC;
    \result_F1_reg[10]_1\ : in STD_LOGIC;
    \result_F1_reg[10]_2\ : in STD_LOGIC;
    \result_F1_reg[11]\ : in STD_LOGIC;
    \result_F1_reg[11]_0\ : in STD_LOGIC;
    \result_F1_reg[11]_1\ : in STD_LOGIC;
    \result_F1_reg[11]_2\ : in STD_LOGIC;
    \result_F1_reg[12]\ : in STD_LOGIC;
    \result_F1_reg[12]_0\ : in STD_LOGIC;
    \result_F1_reg[12]_1\ : in STD_LOGIC;
    \result_F1_reg[12]_2\ : in STD_LOGIC;
    \result_F1_reg[13]\ : in STD_LOGIC;
    \result_F1_reg[13]_0\ : in STD_LOGIC;
    \result_F1_reg[13]_1\ : in STD_LOGIC;
    \result_F1_reg[13]_2\ : in STD_LOGIC;
    \result_F1_reg[14]\ : in STD_LOGIC;
    \result_F1_reg[14]_0\ : in STD_LOGIC;
    \result_F1_reg[14]_1\ : in STD_LOGIC;
    \result_F1_reg[14]_2\ : in STD_LOGIC;
    \result_F1_reg[15]_0\ : in STD_LOGIC;
    \result_F1_reg[15]_1\ : in STD_LOGIC;
    \result_F1_reg[15]_2\ : in STD_LOGIC;
    \result_F1_reg[15]_3\ : in STD_LOGIC;
    \result_F1_reg[15]_4\ : in STD_LOGIC;
    \result_F1_reg[15]_5\ : in STD_LOGIC;
    \result_F1_reg[15]_6\ : in STD_LOGIC;
    \result_F1_reg[15]_7\ : in STD_LOGIC;
    \result_F1_reg[15]_8\ : in STD_LOGIC;
    \result_F1_reg[15]_9\ : in STD_LOGIC;
    \result_F1_reg[15]_10\ : in STD_LOGIC;
    \result_F1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1 is
  signal \result_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_F1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[0]\,
      I1 => \result_F1[0]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[1]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[2]_i_2_n_0\,
      O => D(0)
    );
\result_F1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[0]\,
      I1 => \result_F1_reg[0]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[0]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[0]_2\,
      O => \result_F1[0]_i_2_n_0\
    );
\result_F1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[10]\,
      I1 => \result_F1[10]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[11]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[12]_i_2_n_0\,
      O => D(10)
    );
\result_F1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[10]\,
      I1 => \result_F1_reg[10]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[10]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[10]_2\,
      O => \result_F1[10]_i_2_n_0\
    );
\result_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[11]\,
      I1 => \result_F1[11]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[12]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[13]_i_2_n_0\,
      O => D(11)
    );
\result_F1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[11]\,
      I1 => \result_F1_reg[11]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[11]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[11]_2\,
      O => \result_F1[11]_i_2_n_0\
    );
\result_F1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[12]\,
      I1 => \result_F1[12]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[13]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[14]_i_2_n_0\,
      O => D(12)
    );
\result_F1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[12]\,
      I1 => \result_F1_reg[12]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[12]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[12]_2\,
      O => \result_F1[12]_i_2_n_0\
    );
\result_F1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[13]\,
      I1 => \result_F1[13]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[14]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[15]_i_2_n_0\,
      O => D(13)
    );
\result_F1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[13]\,
      I1 => \result_F1_reg[13]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[13]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[13]_2\,
      O => \result_F1[13]_i_2_n_0\
    );
\result_F1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[14]\,
      I1 => \result_F1[14]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[15]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_F1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[14]\,
      I1 => \result_F1_reg[14]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[14]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[14]_2\,
      O => \result_F1[14]_i_2_n_0\
    );
\result_F1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[15]_0\,
      I1 => \result_F1[15]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[15]_i_3_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_F1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[15]_0\,
      I1 => \result_F1_reg[15]_9\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[15]_10\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[15]_11\,
      O => \result_F1[15]_i_2_n_0\
    );
\result_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[15]_5\,
      I1 => \result_F1_reg[15]_6\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[15]_7\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[15]_8\,
      O => \result_F1[15]_i_3_n_0\
    );
\result_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[15]_1\,
      I1 => \result_F1_reg[15]_2\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[15]_3\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[15]_4\,
      O => \result_F1[15]_i_4_n_0\
    );
\result_F1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[1]\,
      I1 => \result_F1[1]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[2]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[3]_i_2_n_0\,
      O => D(1)
    );
\result_F1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[1]\,
      I1 => \result_F1_reg[1]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[1]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[1]_2\,
      O => \result_F1[1]_i_2_n_0\
    );
\result_F1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[2]\,
      I1 => \result_F1[2]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[3]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[4]_i_2_n_0\,
      O => D(2)
    );
\result_F1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[2]\,
      I1 => \result_F1_reg[2]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[2]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[2]_2\,
      O => \result_F1[2]_i_2_n_0\
    );
\result_F1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[3]\,
      I1 => \result_F1[3]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[4]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[5]_i_2_n_0\,
      O => D(3)
    );
\result_F1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[3]\,
      I1 => \result_F1_reg[3]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[3]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[3]_2\,
      O => \result_F1[3]_i_2_n_0\
    );
\result_F1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[4]\,
      I1 => \result_F1[4]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[5]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[6]_i_2_n_0\,
      O => D(4)
    );
\result_F1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[4]\,
      I1 => \result_F1_reg[4]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[4]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[4]_2\,
      O => \result_F1[4]_i_2_n_0\
    );
\result_F1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[5]\,
      I1 => \result_F1[5]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[6]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[7]_i_2_n_0\,
      O => D(5)
    );
\result_F1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[5]\,
      I1 => \result_F1_reg[5]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[5]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[5]_2\,
      O => \result_F1[5]_i_2_n_0\
    );
\result_F1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[6]\,
      I1 => \result_F1[6]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[7]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[8]_i_2_n_0\,
      O => D(6)
    );
\result_F1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[6]\,
      I1 => \result_F1_reg[6]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[6]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[6]_2\,
      O => \result_F1[6]_i_2_n_0\
    );
\result_F1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[7]\,
      I1 => \result_F1[7]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[8]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[9]_i_2_n_0\,
      O => D(7)
    );
\result_F1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[7]\,
      I1 => \result_F1_reg[7]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[7]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[7]_2\,
      O => \result_F1[7]_i_2_n_0\
    );
\result_F1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[8]\,
      I1 => \result_F1[8]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[9]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[10]_i_2_n_0\,
      O => D(8)
    );
\result_F1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[8]\,
      I1 => \result_F1_reg[8]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[8]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[8]_2\,
      O => \result_F1[8]_i_2_n_0\
    );
\result_F1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[9]\,
      I1 => \result_F1[9]_i_2_n_0\,
      I2 => \result_F1_reg[15]\(3),
      I3 => \result_F1[10]_i_2_n_0\,
      I4 => \result_F1_reg[15]\(2),
      I5 => \result_F1[11]_i_2_n_0\,
      O => D(9)
    );
\result_F1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_F1_reg[9]\,
      I1 => \result_F1_reg[9]_0\,
      I2 => \result_F1_reg[15]\(1),
      I3 => \result_F1_reg[9]_1\,
      I4 => \result_F1_reg[15]\(0),
      I5 => \result_F1_reg[9]_2\,
      O => \result_F1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_A2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10 is
  signal \result_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_A2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_A2[0]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[1]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[2]_i_2_n_0\,
      O => D(0)
    );
\result_A2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(68),
      O => \result_A2[0]_i_2_n_0\
    );
\result_A2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_A2[10]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[11]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[12]_i_2_n_0\,
      O => D(10)
    );
\result_A2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(28),
      O => \result_A2[10]_i_2_n_0\
    );
\result_A2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_A2[11]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[12]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[13]_i_2_n_0\,
      O => D(11)
    );
\result_A2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(24),
      O => \result_A2[11]_i_2_n_0\
    );
\result_A2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_A2[12]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[13]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[14]_i_2_n_0\,
      O => D(12)
    );
\result_A2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(20),
      O => \result_A2[12]_i_2_n_0\
    );
\result_A2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_A2[13]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[14]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[15]_i_2_n_0\,
      O => D(13)
    );
\result_A2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(16),
      O => \result_A2[13]_i_2_n_0\
    );
\result_A2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_A2[14]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[15]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_A2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(12),
      O => \result_A2[14]_i_2_n_0\
    );
\result_A2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_A2[15]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[15]_i_3_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_A2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(8),
      O => \result_A2[15]_i_2_n_0\
    );
\result_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(4),
      O => \result_A2[15]_i_3_n_0\
    );
\result_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(0),
      O => \result_A2[15]_i_4_n_0\
    );
\result_A2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_A2[1]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[2]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[3]_i_2_n_0\,
      O => D(1)
    );
\result_A2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(64),
      O => \result_A2[1]_i_2_n_0\
    );
\result_A2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_A2[2]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[3]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[4]_i_2_n_0\,
      O => D(2)
    );
\result_A2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(60),
      O => \result_A2[2]_i_2_n_0\
    );
\result_A2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_A2[3]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[4]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[5]_i_2_n_0\,
      O => D(3)
    );
\result_A2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(56),
      O => \result_A2[3]_i_2_n_0\
    );
\result_A2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_A2[4]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[5]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[6]_i_2_n_0\,
      O => D(4)
    );
\result_A2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(52),
      O => \result_A2[4]_i_2_n_0\
    );
\result_A2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_A2[5]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[6]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[7]_i_2_n_0\,
      O => D(5)
    );
\result_A2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(48),
      O => \result_A2[5]_i_2_n_0\
    );
\result_A2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_A2[6]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[7]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[8]_i_2_n_0\,
      O => D(6)
    );
\result_A2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(44),
      O => \result_A2[6]_i_2_n_0\
    );
\result_A2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_A2[7]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[8]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[9]_i_2_n_0\,
      O => D(7)
    );
\result_A2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(40),
      O => \result_A2[7]_i_2_n_0\
    );
\result_A2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_A2[8]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[9]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[10]_i_2_n_0\,
      O => D(8)
    );
\result_A2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(36),
      O => \result_A2[8]_i_2_n_0\
    );
\result_A2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_A2[9]_i_2_n_0\,
      I2 => \result_A2_reg[15]\(3),
      I3 => \result_A2[10]_i_2_n_0\,
      I4 => \result_A2_reg[15]\(2),
      I5 => \result_A2[11]_i_2_n_0\,
      O => D(9)
    );
\result_A2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_A2_reg[15]\(0),
      I5 => Q(32),
      O => \result_A2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_J2_reg[0]\ : in STD_LOGIC;
    \result_J2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_J2_reg[0]_0\ : in STD_LOGIC;
    \result_J2_reg[0]_1\ : in STD_LOGIC;
    \result_J2_reg[0]_2\ : in STD_LOGIC;
    \result_J2_reg[1]\ : in STD_LOGIC;
    \result_J2_reg[1]_0\ : in STD_LOGIC;
    \result_J2_reg[1]_1\ : in STD_LOGIC;
    \result_J2_reg[1]_2\ : in STD_LOGIC;
    \result_J2_reg[2]\ : in STD_LOGIC;
    \result_J2_reg[2]_0\ : in STD_LOGIC;
    \result_J2_reg[2]_1\ : in STD_LOGIC;
    \result_J2_reg[2]_2\ : in STD_LOGIC;
    \result_J2_reg[3]\ : in STD_LOGIC;
    \result_J2_reg[3]_0\ : in STD_LOGIC;
    \result_J2_reg[3]_1\ : in STD_LOGIC;
    \result_J2_reg[3]_2\ : in STD_LOGIC;
    \result_J2_reg[4]\ : in STD_LOGIC;
    \result_J2_reg[4]_0\ : in STD_LOGIC;
    \result_J2_reg[4]_1\ : in STD_LOGIC;
    \result_J2_reg[4]_2\ : in STD_LOGIC;
    \result_J2_reg[5]\ : in STD_LOGIC;
    \result_J2_reg[5]_0\ : in STD_LOGIC;
    \result_J2_reg[5]_1\ : in STD_LOGIC;
    \result_J2_reg[5]_2\ : in STD_LOGIC;
    \result_J2_reg[6]\ : in STD_LOGIC;
    \result_J2_reg[6]_0\ : in STD_LOGIC;
    \result_J2_reg[6]_1\ : in STD_LOGIC;
    \result_J2_reg[6]_2\ : in STD_LOGIC;
    \result_J2_reg[7]\ : in STD_LOGIC;
    \result_J2_reg[7]_0\ : in STD_LOGIC;
    \result_J2_reg[7]_1\ : in STD_LOGIC;
    \result_J2_reg[7]_2\ : in STD_LOGIC;
    \result_J2_reg[8]\ : in STD_LOGIC;
    \result_J2_reg[8]_0\ : in STD_LOGIC;
    \result_J2_reg[8]_1\ : in STD_LOGIC;
    \result_J2_reg[8]_2\ : in STD_LOGIC;
    \result_J2_reg[9]\ : in STD_LOGIC;
    \result_J2_reg[9]_0\ : in STD_LOGIC;
    \result_J2_reg[9]_1\ : in STD_LOGIC;
    \result_J2_reg[9]_2\ : in STD_LOGIC;
    \result_J2_reg[10]\ : in STD_LOGIC;
    \result_J2_reg[10]_0\ : in STD_LOGIC;
    \result_J2_reg[10]_1\ : in STD_LOGIC;
    \result_J2_reg[10]_2\ : in STD_LOGIC;
    \result_J2_reg[11]\ : in STD_LOGIC;
    \result_J2_reg[11]_0\ : in STD_LOGIC;
    \result_J2_reg[11]_1\ : in STD_LOGIC;
    \result_J2_reg[11]_2\ : in STD_LOGIC;
    \result_J2_reg[12]\ : in STD_LOGIC;
    \result_J2_reg[12]_0\ : in STD_LOGIC;
    \result_J2_reg[12]_1\ : in STD_LOGIC;
    \result_J2_reg[12]_2\ : in STD_LOGIC;
    \result_J2_reg[13]\ : in STD_LOGIC;
    \result_J2_reg[13]_0\ : in STD_LOGIC;
    \result_J2_reg[13]_1\ : in STD_LOGIC;
    \result_J2_reg[13]_2\ : in STD_LOGIC;
    \result_J2_reg[14]\ : in STD_LOGIC;
    \result_J2_reg[14]_0\ : in STD_LOGIC;
    \result_J2_reg[14]_1\ : in STD_LOGIC;
    \result_J2_reg[14]_2\ : in STD_LOGIC;
    \result_J2_reg[15]_0\ : in STD_LOGIC;
    \result_J2_reg[15]_1\ : in STD_LOGIC;
    \result_J2_reg[15]_2\ : in STD_LOGIC;
    \result_J2_reg[15]_3\ : in STD_LOGIC;
    \result_J2_reg[15]_4\ : in STD_LOGIC;
    \result_J2_reg[15]_5\ : in STD_LOGIC;
    \result_J2_reg[15]_6\ : in STD_LOGIC;
    \result_J2_reg[15]_7\ : in STD_LOGIC;
    \result_J2_reg[15]_8\ : in STD_LOGIC;
    \result_J2_reg[15]_9\ : in STD_LOGIC;
    \result_J2_reg[15]_10\ : in STD_LOGIC;
    \result_J2_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11 is
  signal \result_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_J2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[0]\,
      I1 => \result_J2[0]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[1]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[2]_i_2_n_0\,
      O => D(0)
    );
\result_J2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[0]\,
      I1 => \result_J2_reg[0]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[0]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[0]_2\,
      O => \result_J2[0]_i_2_n_0\
    );
\result_J2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[10]\,
      I1 => \result_J2[10]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[11]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[12]_i_2_n_0\,
      O => D(10)
    );
\result_J2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[10]\,
      I1 => \result_J2_reg[10]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[10]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[10]_2\,
      O => \result_J2[10]_i_2_n_0\
    );
\result_J2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[11]\,
      I1 => \result_J2[11]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[12]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[13]_i_2_n_0\,
      O => D(11)
    );
\result_J2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[11]\,
      I1 => \result_J2_reg[11]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[11]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[11]_2\,
      O => \result_J2[11]_i_2_n_0\
    );
\result_J2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[12]\,
      I1 => \result_J2[12]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[13]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[14]_i_2_n_0\,
      O => D(12)
    );
\result_J2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[12]\,
      I1 => \result_J2_reg[12]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[12]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[12]_2\,
      O => \result_J2[12]_i_2_n_0\
    );
\result_J2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[13]\,
      I1 => \result_J2[13]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[14]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[15]_i_2_n_0\,
      O => D(13)
    );
\result_J2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[13]\,
      I1 => \result_J2_reg[13]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[13]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[13]_2\,
      O => \result_J2[13]_i_2_n_0\
    );
\result_J2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[14]\,
      I1 => \result_J2[14]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[15]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_J2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[14]\,
      I1 => \result_J2_reg[14]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[14]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[14]_2\,
      O => \result_J2[14]_i_2_n_0\
    );
\result_J2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[15]_0\,
      I1 => \result_J2[15]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[15]_i_3_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_J2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[15]_0\,
      I1 => \result_J2_reg[15]_9\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[15]_10\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[15]_11\,
      O => \result_J2[15]_i_2_n_0\
    );
\result_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[15]_5\,
      I1 => \result_J2_reg[15]_6\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[15]_7\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[15]_8\,
      O => \result_J2[15]_i_3_n_0\
    );
\result_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[15]_1\,
      I1 => \result_J2_reg[15]_2\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[15]_3\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[15]_4\,
      O => \result_J2[15]_i_4_n_0\
    );
\result_J2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[1]\,
      I1 => \result_J2[1]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[2]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[3]_i_2_n_0\,
      O => D(1)
    );
\result_J2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[1]\,
      I1 => \result_J2_reg[1]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[1]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[1]_2\,
      O => \result_J2[1]_i_2_n_0\
    );
\result_J2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[2]\,
      I1 => \result_J2[2]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[3]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[4]_i_2_n_0\,
      O => D(2)
    );
\result_J2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[2]\,
      I1 => \result_J2_reg[2]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[2]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[2]_2\,
      O => \result_J2[2]_i_2_n_0\
    );
\result_J2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[3]\,
      I1 => \result_J2[3]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[4]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[5]_i_2_n_0\,
      O => D(3)
    );
\result_J2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[3]\,
      I1 => \result_J2_reg[3]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[3]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[3]_2\,
      O => \result_J2[3]_i_2_n_0\
    );
\result_J2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[4]\,
      I1 => \result_J2[4]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[5]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[6]_i_2_n_0\,
      O => D(4)
    );
\result_J2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[4]\,
      I1 => \result_J2_reg[4]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[4]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[4]_2\,
      O => \result_J2[4]_i_2_n_0\
    );
\result_J2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[5]\,
      I1 => \result_J2[5]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[6]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[7]_i_2_n_0\,
      O => D(5)
    );
\result_J2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[5]\,
      I1 => \result_J2_reg[5]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[5]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[5]_2\,
      O => \result_J2[5]_i_2_n_0\
    );
\result_J2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[6]\,
      I1 => \result_J2[6]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[7]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[8]_i_2_n_0\,
      O => D(6)
    );
\result_J2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[6]\,
      I1 => \result_J2_reg[6]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[6]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[6]_2\,
      O => \result_J2[6]_i_2_n_0\
    );
\result_J2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[7]\,
      I1 => \result_J2[7]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[8]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[9]_i_2_n_0\,
      O => D(7)
    );
\result_J2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[7]\,
      I1 => \result_J2_reg[7]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[7]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[7]_2\,
      O => \result_J2[7]_i_2_n_0\
    );
\result_J2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[8]\,
      I1 => \result_J2[8]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[9]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[10]_i_2_n_0\,
      O => D(8)
    );
\result_J2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[8]\,
      I1 => \result_J2_reg[8]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[8]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[8]_2\,
      O => \result_J2[8]_i_2_n_0\
    );
\result_J2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[9]\,
      I1 => \result_J2[9]_i_2_n_0\,
      I2 => \result_J2_reg[15]\(3),
      I3 => \result_J2[10]_i_2_n_0\,
      I4 => \result_J2_reg[15]\(2),
      I5 => \result_J2[11]_i_2_n_0\,
      O => D(9)
    );
\result_J2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J2_reg[9]\,
      I1 => \result_J2_reg[9]_0\,
      I2 => \result_J2_reg[15]\(1),
      I3 => \result_J2_reg[9]_1\,
      I4 => \result_J2_reg[15]\(0),
      I5 => \result_J2_reg[9]_2\,
      O => \result_J2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_K1_reg[0]\ : in STD_LOGIC;
    \result_K1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_K1_reg[0]_0\ : in STD_LOGIC;
    \result_K1_reg[0]_1\ : in STD_LOGIC;
    \result_K1_reg[0]_2\ : in STD_LOGIC;
    \result_K1_reg[1]\ : in STD_LOGIC;
    \result_K1_reg[1]_0\ : in STD_LOGIC;
    \result_K1_reg[1]_1\ : in STD_LOGIC;
    \result_K1_reg[1]_2\ : in STD_LOGIC;
    \result_K1_reg[2]\ : in STD_LOGIC;
    \result_K1_reg[2]_0\ : in STD_LOGIC;
    \result_K1_reg[2]_1\ : in STD_LOGIC;
    \result_K1_reg[2]_2\ : in STD_LOGIC;
    \result_K1_reg[3]\ : in STD_LOGIC;
    \result_K1_reg[3]_0\ : in STD_LOGIC;
    \result_K1_reg[3]_1\ : in STD_LOGIC;
    \result_K1_reg[3]_2\ : in STD_LOGIC;
    \result_K1_reg[4]\ : in STD_LOGIC;
    \result_K1_reg[4]_0\ : in STD_LOGIC;
    \result_K1_reg[4]_1\ : in STD_LOGIC;
    \result_K1_reg[4]_2\ : in STD_LOGIC;
    \result_K1_reg[5]\ : in STD_LOGIC;
    \result_K1_reg[5]_0\ : in STD_LOGIC;
    \result_K1_reg[5]_1\ : in STD_LOGIC;
    \result_K1_reg[5]_2\ : in STD_LOGIC;
    \result_K1_reg[6]\ : in STD_LOGIC;
    \result_K1_reg[6]_0\ : in STD_LOGIC;
    \result_K1_reg[6]_1\ : in STD_LOGIC;
    \result_K1_reg[6]_2\ : in STD_LOGIC;
    \result_K1_reg[7]\ : in STD_LOGIC;
    \result_K1_reg[7]_0\ : in STD_LOGIC;
    \result_K1_reg[7]_1\ : in STD_LOGIC;
    \result_K1_reg[7]_2\ : in STD_LOGIC;
    \result_K1_reg[8]\ : in STD_LOGIC;
    \result_K1_reg[8]_0\ : in STD_LOGIC;
    \result_K1_reg[8]_1\ : in STD_LOGIC;
    \result_K1_reg[8]_2\ : in STD_LOGIC;
    \result_K1_reg[9]\ : in STD_LOGIC;
    \result_K1_reg[9]_0\ : in STD_LOGIC;
    \result_K1_reg[9]_1\ : in STD_LOGIC;
    \result_K1_reg[9]_2\ : in STD_LOGIC;
    \result_K1_reg[10]\ : in STD_LOGIC;
    \result_K1_reg[10]_0\ : in STD_LOGIC;
    \result_K1_reg[10]_1\ : in STD_LOGIC;
    \result_K1_reg[10]_2\ : in STD_LOGIC;
    \result_K1_reg[11]\ : in STD_LOGIC;
    \result_K1_reg[11]_0\ : in STD_LOGIC;
    \result_K1_reg[11]_1\ : in STD_LOGIC;
    \result_K1_reg[11]_2\ : in STD_LOGIC;
    \result_K1_reg[12]\ : in STD_LOGIC;
    \result_K1_reg[12]_0\ : in STD_LOGIC;
    \result_K1_reg[12]_1\ : in STD_LOGIC;
    \result_K1_reg[12]_2\ : in STD_LOGIC;
    \result_K1_reg[13]\ : in STD_LOGIC;
    \result_K1_reg[13]_0\ : in STD_LOGIC;
    \result_K1_reg[13]_1\ : in STD_LOGIC;
    \result_K1_reg[13]_2\ : in STD_LOGIC;
    \result_K1_reg[14]\ : in STD_LOGIC;
    \result_K1_reg[14]_0\ : in STD_LOGIC;
    \result_K1_reg[14]_1\ : in STD_LOGIC;
    \result_K1_reg[14]_2\ : in STD_LOGIC;
    \result_K1_reg[15]_0\ : in STD_LOGIC;
    \result_K1_reg[15]_1\ : in STD_LOGIC;
    \result_K1_reg[15]_2\ : in STD_LOGIC;
    \result_K1_reg[15]_3\ : in STD_LOGIC;
    \result_K1_reg[15]_4\ : in STD_LOGIC;
    \result_K1_reg[15]_5\ : in STD_LOGIC;
    \result_K1_reg[15]_6\ : in STD_LOGIC;
    \result_K1_reg[15]_7\ : in STD_LOGIC;
    \result_K1_reg[15]_8\ : in STD_LOGIC;
    \result_K1_reg[15]_9\ : in STD_LOGIC;
    \result_K1_reg[15]_10\ : in STD_LOGIC;
    \result_K1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12 is
  signal \result_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_K1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[0]\,
      I1 => \result_K1[0]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[1]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[2]_i_2_n_0\,
      O => D(0)
    );
\result_K1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[0]\,
      I1 => \result_K1_reg[0]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[0]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[0]_2\,
      O => \result_K1[0]_i_2_n_0\
    );
\result_K1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[10]\,
      I1 => \result_K1[10]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[11]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[12]_i_2_n_0\,
      O => D(10)
    );
\result_K1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[10]\,
      I1 => \result_K1_reg[10]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[10]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[10]_2\,
      O => \result_K1[10]_i_2_n_0\
    );
\result_K1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[11]\,
      I1 => \result_K1[11]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[12]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[13]_i_2_n_0\,
      O => D(11)
    );
\result_K1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[11]\,
      I1 => \result_K1_reg[11]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[11]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[11]_2\,
      O => \result_K1[11]_i_2_n_0\
    );
\result_K1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[12]\,
      I1 => \result_K1[12]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[13]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[14]_i_2_n_0\,
      O => D(12)
    );
\result_K1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[12]\,
      I1 => \result_K1_reg[12]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[12]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[12]_2\,
      O => \result_K1[12]_i_2_n_0\
    );
\result_K1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[13]\,
      I1 => \result_K1[13]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[14]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[15]_i_2_n_0\,
      O => D(13)
    );
\result_K1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[13]\,
      I1 => \result_K1_reg[13]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[13]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[13]_2\,
      O => \result_K1[13]_i_2_n_0\
    );
\result_K1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[14]\,
      I1 => \result_K1[14]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[15]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_K1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[14]\,
      I1 => \result_K1_reg[14]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[14]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[14]_2\,
      O => \result_K1[14]_i_2_n_0\
    );
\result_K1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[15]_0\,
      I1 => \result_K1[15]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[15]_i_3_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_K1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[15]_0\,
      I1 => \result_K1_reg[15]_9\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[15]_10\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[15]_11\,
      O => \result_K1[15]_i_2_n_0\
    );
\result_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[15]_5\,
      I1 => \result_K1_reg[15]_6\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[15]_7\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[15]_8\,
      O => \result_K1[15]_i_3_n_0\
    );
\result_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[15]_1\,
      I1 => \result_K1_reg[15]_2\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[15]_3\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[15]_4\,
      O => \result_K1[15]_i_4_n_0\
    );
\result_K1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[1]\,
      I1 => \result_K1[1]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[2]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[3]_i_2_n_0\,
      O => D(1)
    );
\result_K1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[1]\,
      I1 => \result_K1_reg[1]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[1]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[1]_2\,
      O => \result_K1[1]_i_2_n_0\
    );
\result_K1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[2]\,
      I1 => \result_K1[2]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[3]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[4]_i_2_n_0\,
      O => D(2)
    );
\result_K1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[2]\,
      I1 => \result_K1_reg[2]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[2]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[2]_2\,
      O => \result_K1[2]_i_2_n_0\
    );
\result_K1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[3]\,
      I1 => \result_K1[3]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[4]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[5]_i_2_n_0\,
      O => D(3)
    );
\result_K1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[3]\,
      I1 => \result_K1_reg[3]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[3]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[3]_2\,
      O => \result_K1[3]_i_2_n_0\
    );
\result_K1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[4]\,
      I1 => \result_K1[4]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[5]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[6]_i_2_n_0\,
      O => D(4)
    );
\result_K1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[4]\,
      I1 => \result_K1_reg[4]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[4]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[4]_2\,
      O => \result_K1[4]_i_2_n_0\
    );
\result_K1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[5]\,
      I1 => \result_K1[5]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[6]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[7]_i_2_n_0\,
      O => D(5)
    );
\result_K1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[5]\,
      I1 => \result_K1_reg[5]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[5]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[5]_2\,
      O => \result_K1[5]_i_2_n_0\
    );
\result_K1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[6]\,
      I1 => \result_K1[6]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[7]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[8]_i_2_n_0\,
      O => D(6)
    );
\result_K1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[6]\,
      I1 => \result_K1_reg[6]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[6]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[6]_2\,
      O => \result_K1[6]_i_2_n_0\
    );
\result_K1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[7]\,
      I1 => \result_K1[7]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[8]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[9]_i_2_n_0\,
      O => D(7)
    );
\result_K1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[7]\,
      I1 => \result_K1_reg[7]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[7]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[7]_2\,
      O => \result_K1[7]_i_2_n_0\
    );
\result_K1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[8]\,
      I1 => \result_K1[8]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[9]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[10]_i_2_n_0\,
      O => D(8)
    );
\result_K1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[8]\,
      I1 => \result_K1_reg[8]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[8]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[8]_2\,
      O => \result_K1[8]_i_2_n_0\
    );
\result_K1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[9]\,
      I1 => \result_K1[9]_i_2_n_0\,
      I2 => \result_K1_reg[15]\(3),
      I3 => \result_K1[10]_i_2_n_0\,
      I4 => \result_K1_reg[15]\(2),
      I5 => \result_K1[11]_i_2_n_0\,
      O => D(9)
    );
\result_K1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_K1_reg[9]\,
      I1 => \result_K1_reg[9]_0\,
      I2 => \result_K1_reg[15]\(1),
      I3 => \result_K1_reg[9]_1\,
      I4 => \result_K1_reg[15]\(0),
      I5 => \result_K1_reg[9]_2\,
      O => \result_K1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_K2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13 is
  signal \result_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_K2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_K2[0]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[1]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[2]_i_2_n_0\,
      O => D(0)
    );
\result_K2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(68),
      O => \result_K2[0]_i_2_n_0\
    );
\result_K2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_K2[10]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[11]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[12]_i_2_n_0\,
      O => D(10)
    );
\result_K2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(28),
      O => \result_K2[10]_i_2_n_0\
    );
\result_K2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_K2[11]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[12]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[13]_i_2_n_0\,
      O => D(11)
    );
\result_K2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(24),
      O => \result_K2[11]_i_2_n_0\
    );
\result_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_K2[12]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[13]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[14]_i_2_n_0\,
      O => D(12)
    );
\result_K2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(20),
      O => \result_K2[12]_i_2_n_0\
    );
\result_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_K2[13]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[14]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[15]_i_2_n_0\,
      O => D(13)
    );
\result_K2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(16),
      O => \result_K2[13]_i_2_n_0\
    );
\result_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_K2[14]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[15]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_K2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(12),
      O => \result_K2[14]_i_2_n_0\
    );
\result_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_K2[15]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[15]_i_3_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_K2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(8),
      O => \result_K2[15]_i_2_n_0\
    );
\result_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(4),
      O => \result_K2[15]_i_3_n_0\
    );
\result_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(0),
      O => \result_K2[15]_i_4_n_0\
    );
\result_K2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_K2[1]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[2]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[3]_i_2_n_0\,
      O => D(1)
    );
\result_K2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(64),
      O => \result_K2[1]_i_2_n_0\
    );
\result_K2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_K2[2]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[3]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[4]_i_2_n_0\,
      O => D(2)
    );
\result_K2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(60),
      O => \result_K2[2]_i_2_n_0\
    );
\result_K2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_K2[3]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[4]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[5]_i_2_n_0\,
      O => D(3)
    );
\result_K2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(56),
      O => \result_K2[3]_i_2_n_0\
    );
\result_K2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_K2[4]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[5]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[6]_i_2_n_0\,
      O => D(4)
    );
\result_K2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(52),
      O => \result_K2[4]_i_2_n_0\
    );
\result_K2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_K2[5]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[6]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[7]_i_2_n_0\,
      O => D(5)
    );
\result_K2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(48),
      O => \result_K2[5]_i_2_n_0\
    );
\result_K2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_K2[6]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[7]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[8]_i_2_n_0\,
      O => D(6)
    );
\result_K2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(44),
      O => \result_K2[6]_i_2_n_0\
    );
\result_K2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_K2[7]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[8]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[9]_i_2_n_0\,
      O => D(7)
    );
\result_K2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(40),
      O => \result_K2[7]_i_2_n_0\
    );
\result_K2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_K2[8]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[9]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[10]_i_2_n_0\,
      O => D(8)
    );
\result_K2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(36),
      O => \result_K2[8]_i_2_n_0\
    );
\result_K2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_K2[9]_i_2_n_0\,
      I2 => \result_K2_reg[15]\(3),
      I3 => \result_K2[10]_i_2_n_0\,
      I4 => \result_K2_reg[15]\(2),
      I5 => \result_K2[11]_i_2_n_0\,
      O => D(9)
    );
\result_K2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_K2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_K2_reg[15]\(0),
      I5 => Q(32),
      O => \result_K2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_L1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14 is
  signal \result_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_L1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_L1[0]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[1]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[2]_i_2_n_0\,
      O => D(0)
    );
\result_L1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(68),
      O => \result_L1[0]_i_2_n_0\
    );
\result_L1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_L1[10]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[11]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[12]_i_2_n_0\,
      O => D(10)
    );
\result_L1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(28),
      O => \result_L1[10]_i_2_n_0\
    );
\result_L1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_L1[11]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[12]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[13]_i_2_n_0\,
      O => D(11)
    );
\result_L1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(24),
      O => \result_L1[11]_i_2_n_0\
    );
\result_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_L1[12]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[13]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[14]_i_2_n_0\,
      O => D(12)
    );
\result_L1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(20),
      O => \result_L1[12]_i_2_n_0\
    );
\result_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_L1[13]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[14]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[15]_i_2_n_0\,
      O => D(13)
    );
\result_L1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(16),
      O => \result_L1[13]_i_2_n_0\
    );
\result_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_L1[14]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[15]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_L1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(12),
      O => \result_L1[14]_i_2_n_0\
    );
\result_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_L1[15]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[15]_i_3_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_L1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(8),
      O => \result_L1[15]_i_2_n_0\
    );
\result_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(4),
      O => \result_L1[15]_i_3_n_0\
    );
\result_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(0),
      O => \result_L1[15]_i_4_n_0\
    );
\result_L1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_L1[1]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[2]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[3]_i_2_n_0\,
      O => D(1)
    );
\result_L1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(64),
      O => \result_L1[1]_i_2_n_0\
    );
\result_L1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_L1[2]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[3]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[4]_i_2_n_0\,
      O => D(2)
    );
\result_L1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(60),
      O => \result_L1[2]_i_2_n_0\
    );
\result_L1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_L1[3]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[4]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[5]_i_2_n_0\,
      O => D(3)
    );
\result_L1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(56),
      O => \result_L1[3]_i_2_n_0\
    );
\result_L1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_L1[4]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[5]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[6]_i_2_n_0\,
      O => D(4)
    );
\result_L1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(52),
      O => \result_L1[4]_i_2_n_0\
    );
\result_L1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_L1[5]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[6]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[7]_i_2_n_0\,
      O => D(5)
    );
\result_L1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(48),
      O => \result_L1[5]_i_2_n_0\
    );
\result_L1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_L1[6]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[7]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[8]_i_2_n_0\,
      O => D(6)
    );
\result_L1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(44),
      O => \result_L1[6]_i_2_n_0\
    );
\result_L1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_L1[7]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[8]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[9]_i_2_n_0\,
      O => D(7)
    );
\result_L1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(40),
      O => \result_L1[7]_i_2_n_0\
    );
\result_L1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_L1[8]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[9]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[10]_i_2_n_0\,
      O => D(8)
    );
\result_L1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(36),
      O => \result_L1[8]_i_2_n_0\
    );
\result_L1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_L1[9]_i_2_n_0\,
      I2 => \result_L1_reg[15]\(3),
      I3 => \result_L1[10]_i_2_n_0\,
      I4 => \result_L1_reg[15]\(2),
      I5 => \result_L1[11]_i_2_n_0\,
      O => D(9)
    );
\result_L1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_L1_reg[15]\(0),
      I5 => Q(32),
      O => \result_L1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_L2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_15 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_15;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_15 is
  signal \result_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_L2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_L2[0]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[1]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[2]_i_2_n_0\,
      O => D(0)
    );
\result_L2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(68),
      O => \result_L2[0]_i_2_n_0\
    );
\result_L2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_L2[10]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[11]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[12]_i_2_n_0\,
      O => D(10)
    );
\result_L2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(28),
      O => \result_L2[10]_i_2_n_0\
    );
\result_L2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_L2[11]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[12]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[13]_i_2_n_0\,
      O => D(11)
    );
\result_L2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(24),
      O => \result_L2[11]_i_2_n_0\
    );
\result_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_L2[12]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[13]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[14]_i_2_n_0\,
      O => D(12)
    );
\result_L2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(20),
      O => \result_L2[12]_i_2_n_0\
    );
\result_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_L2[13]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[14]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[15]_i_2_n_0\,
      O => D(13)
    );
\result_L2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(16),
      O => \result_L2[13]_i_2_n_0\
    );
\result_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_L2[14]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[15]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_L2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(12),
      O => \result_L2[14]_i_2_n_0\
    );
\result_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_L2[15]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[15]_i_3_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_L2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(8),
      O => \result_L2[15]_i_2_n_0\
    );
\result_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(4),
      O => \result_L2[15]_i_3_n_0\
    );
\result_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(0),
      O => \result_L2[15]_i_4_n_0\
    );
\result_L2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_L2[1]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[2]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[3]_i_2_n_0\,
      O => D(1)
    );
\result_L2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(64),
      O => \result_L2[1]_i_2_n_0\
    );
\result_L2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_L2[2]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[3]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[4]_i_2_n_0\,
      O => D(2)
    );
\result_L2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(60),
      O => \result_L2[2]_i_2_n_0\
    );
\result_L2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_L2[3]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[4]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[5]_i_2_n_0\,
      O => D(3)
    );
\result_L2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(56),
      O => \result_L2[3]_i_2_n_0\
    );
\result_L2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_L2[4]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[5]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[6]_i_2_n_0\,
      O => D(4)
    );
\result_L2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(52),
      O => \result_L2[4]_i_2_n_0\
    );
\result_L2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_L2[5]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[6]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[7]_i_2_n_0\,
      O => D(5)
    );
\result_L2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(48),
      O => \result_L2[5]_i_2_n_0\
    );
\result_L2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_L2[6]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[7]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[8]_i_2_n_0\,
      O => D(6)
    );
\result_L2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(44),
      O => \result_L2[6]_i_2_n_0\
    );
\result_L2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_L2[7]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[8]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[9]_i_2_n_0\,
      O => D(7)
    );
\result_L2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(40),
      O => \result_L2[7]_i_2_n_0\
    );
\result_L2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_L2[8]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[9]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[10]_i_2_n_0\,
      O => D(8)
    );
\result_L2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(36),
      O => \result_L2[8]_i_2_n_0\
    );
\result_L2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_L2[9]_i_2_n_0\,
      I2 => \result_L2_reg[15]\(3),
      I3 => \result_L2[10]_i_2_n_0\,
      I4 => \result_L2_reg[15]\(2),
      I5 => \result_L2[11]_i_2_n_0\,
      O => D(9)
    );
\result_L2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_L2_reg[15]\(0),
      I5 => Q(32),
      O => \result_L2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_M1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_16 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_16;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_16 is
  signal \result_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_M1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_M1[0]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[1]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[2]_i_2_n_0\,
      O => D(0)
    );
\result_M1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(68),
      O => \result_M1[0]_i_2_n_0\
    );
\result_M1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_M1[10]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[11]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[12]_i_2_n_0\,
      O => D(10)
    );
\result_M1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(28),
      O => \result_M1[10]_i_2_n_0\
    );
\result_M1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_M1[11]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[12]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[13]_i_2_n_0\,
      O => D(11)
    );
\result_M1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(24),
      O => \result_M1[11]_i_2_n_0\
    );
\result_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_M1[12]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[13]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[14]_i_2_n_0\,
      O => D(12)
    );
\result_M1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(20),
      O => \result_M1[12]_i_2_n_0\
    );
\result_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_M1[13]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[14]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[15]_i_2_n_0\,
      O => D(13)
    );
\result_M1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(16),
      O => \result_M1[13]_i_2_n_0\
    );
\result_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_M1[14]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[15]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_M1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(12),
      O => \result_M1[14]_i_2_n_0\
    );
\result_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_M1[15]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[15]_i_3_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_M1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(8),
      O => \result_M1[15]_i_2_n_0\
    );
\result_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(4),
      O => \result_M1[15]_i_3_n_0\
    );
\result_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(0),
      O => \result_M1[15]_i_4_n_0\
    );
\result_M1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_M1[1]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[2]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[3]_i_2_n_0\,
      O => D(1)
    );
\result_M1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(64),
      O => \result_M1[1]_i_2_n_0\
    );
\result_M1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_M1[2]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[3]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[4]_i_2_n_0\,
      O => D(2)
    );
\result_M1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(60),
      O => \result_M1[2]_i_2_n_0\
    );
\result_M1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_M1[3]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[4]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[5]_i_2_n_0\,
      O => D(3)
    );
\result_M1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(56),
      O => \result_M1[3]_i_2_n_0\
    );
\result_M1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_M1[4]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[5]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[6]_i_2_n_0\,
      O => D(4)
    );
\result_M1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(52),
      O => \result_M1[4]_i_2_n_0\
    );
\result_M1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_M1[5]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[6]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[7]_i_2_n_0\,
      O => D(5)
    );
\result_M1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(48),
      O => \result_M1[5]_i_2_n_0\
    );
\result_M1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_M1[6]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[7]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[8]_i_2_n_0\,
      O => D(6)
    );
\result_M1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(44),
      O => \result_M1[6]_i_2_n_0\
    );
\result_M1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_M1[7]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[8]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[9]_i_2_n_0\,
      O => D(7)
    );
\result_M1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(40),
      O => \result_M1[7]_i_2_n_0\
    );
\result_M1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_M1[8]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[9]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[10]_i_2_n_0\,
      O => D(8)
    );
\result_M1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(36),
      O => \result_M1[8]_i_2_n_0\
    );
\result_M1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_M1[9]_i_2_n_0\,
      I2 => \result_M1_reg[15]\(3),
      I3 => \result_M1[10]_i_2_n_0\,
      I4 => \result_M1_reg[15]\(2),
      I5 => \result_M1[11]_i_2_n_0\,
      O => D(9)
    );
\result_M1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_M1_reg[15]\(0),
      I5 => Q(32),
      O => \result_M1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_M2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_17 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_17;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_17 is
  signal \result_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_M2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_M2[0]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[1]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[2]_i_2_n_0\,
      O => D(0)
    );
\result_M2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(68),
      O => \result_M2[0]_i_2_n_0\
    );
\result_M2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_M2[10]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[11]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[12]_i_2_n_0\,
      O => D(10)
    );
\result_M2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(28),
      O => \result_M2[10]_i_2_n_0\
    );
\result_M2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_M2[11]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[12]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[13]_i_2_n_0\,
      O => D(11)
    );
\result_M2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(24),
      O => \result_M2[11]_i_2_n_0\
    );
\result_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_M2[12]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[13]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[14]_i_2_n_0\,
      O => D(12)
    );
\result_M2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(20),
      O => \result_M2[12]_i_2_n_0\
    );
\result_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_M2[13]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[14]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[15]_i_2_n_0\,
      O => D(13)
    );
\result_M2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(16),
      O => \result_M2[13]_i_2_n_0\
    );
\result_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_M2[14]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[15]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_M2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(12),
      O => \result_M2[14]_i_2_n_0\
    );
\result_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_M2[15]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[15]_i_3_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_M2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(8),
      O => \result_M2[15]_i_2_n_0\
    );
\result_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(4),
      O => \result_M2[15]_i_3_n_0\
    );
\result_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(0),
      O => \result_M2[15]_i_4_n_0\
    );
\result_M2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_M2[1]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[2]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[3]_i_2_n_0\,
      O => D(1)
    );
\result_M2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(64),
      O => \result_M2[1]_i_2_n_0\
    );
\result_M2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_M2[2]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[3]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[4]_i_2_n_0\,
      O => D(2)
    );
\result_M2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(60),
      O => \result_M2[2]_i_2_n_0\
    );
\result_M2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_M2[3]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[4]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[5]_i_2_n_0\,
      O => D(3)
    );
\result_M2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(56),
      O => \result_M2[3]_i_2_n_0\
    );
\result_M2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_M2[4]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[5]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[6]_i_2_n_0\,
      O => D(4)
    );
\result_M2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(52),
      O => \result_M2[4]_i_2_n_0\
    );
\result_M2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_M2[5]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[6]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[7]_i_2_n_0\,
      O => D(5)
    );
\result_M2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(48),
      O => \result_M2[5]_i_2_n_0\
    );
\result_M2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_M2[6]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[7]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[8]_i_2_n_0\,
      O => D(6)
    );
\result_M2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(44),
      O => \result_M2[6]_i_2_n_0\
    );
\result_M2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_M2[7]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[8]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[9]_i_2_n_0\,
      O => D(7)
    );
\result_M2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(40),
      O => \result_M2[7]_i_2_n_0\
    );
\result_M2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_M2[8]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[9]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[10]_i_2_n_0\,
      O => D(8)
    );
\result_M2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(36),
      O => \result_M2[8]_i_2_n_0\
    );
\result_M2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_M2[9]_i_2_n_0\,
      I2 => \result_M2_reg[15]\(3),
      I3 => \result_M2[10]_i_2_n_0\,
      I4 => \result_M2_reg[15]\(2),
      I5 => \result_M2[11]_i_2_n_0\,
      O => D(9)
    );
\result_M2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_M2_reg[15]\(0),
      I5 => Q(32),
      O => \result_M2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_N1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_18 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_18;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_18 is
  signal \result_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_N1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_N1[0]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[1]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[2]_i_2_n_0\,
      O => D(0)
    );
\result_N1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(68),
      O => \result_N1[0]_i_2_n_0\
    );
\result_N1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_N1[10]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[11]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[12]_i_2_n_0\,
      O => D(10)
    );
\result_N1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(28),
      O => \result_N1[10]_i_2_n_0\
    );
\result_N1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_N1[11]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[12]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[13]_i_2_n_0\,
      O => D(11)
    );
\result_N1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(24),
      O => \result_N1[11]_i_2_n_0\
    );
\result_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_N1[12]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[13]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[14]_i_2_n_0\,
      O => D(12)
    );
\result_N1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(20),
      O => \result_N1[12]_i_2_n_0\
    );
\result_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_N1[13]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[14]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[15]_i_2_n_0\,
      O => D(13)
    );
\result_N1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(16),
      O => \result_N1[13]_i_2_n_0\
    );
\result_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_N1[14]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[15]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_N1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(12),
      O => \result_N1[14]_i_2_n_0\
    );
\result_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_N1[15]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[15]_i_3_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_N1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(8),
      O => \result_N1[15]_i_2_n_0\
    );
\result_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(4),
      O => \result_N1[15]_i_3_n_0\
    );
\result_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(0),
      O => \result_N1[15]_i_4_n_0\
    );
\result_N1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_N1[1]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[2]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[3]_i_2_n_0\,
      O => D(1)
    );
\result_N1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(64),
      O => \result_N1[1]_i_2_n_0\
    );
\result_N1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_N1[2]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[3]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[4]_i_2_n_0\,
      O => D(2)
    );
\result_N1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(60),
      O => \result_N1[2]_i_2_n_0\
    );
\result_N1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_N1[3]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[4]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[5]_i_2_n_0\,
      O => D(3)
    );
\result_N1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(56),
      O => \result_N1[3]_i_2_n_0\
    );
\result_N1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_N1[4]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[5]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[6]_i_2_n_0\,
      O => D(4)
    );
\result_N1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(52),
      O => \result_N1[4]_i_2_n_0\
    );
\result_N1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_N1[5]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[6]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[7]_i_2_n_0\,
      O => D(5)
    );
\result_N1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(48),
      O => \result_N1[5]_i_2_n_0\
    );
\result_N1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_N1[6]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[7]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[8]_i_2_n_0\,
      O => D(6)
    );
\result_N1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(44),
      O => \result_N1[6]_i_2_n_0\
    );
\result_N1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_N1[7]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[8]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[9]_i_2_n_0\,
      O => D(7)
    );
\result_N1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(40),
      O => \result_N1[7]_i_2_n_0\
    );
\result_N1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_N1[8]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[9]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[10]_i_2_n_0\,
      O => D(8)
    );
\result_N1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(36),
      O => \result_N1[8]_i_2_n_0\
    );
\result_N1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_N1[9]_i_2_n_0\,
      I2 => \result_N1_reg[15]\(3),
      I3 => \result_N1[10]_i_2_n_0\,
      I4 => \result_N1_reg[15]\(2),
      I5 => \result_N1[11]_i_2_n_0\,
      O => D(9)
    );
\result_N1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_N1_reg[15]\(0),
      I5 => Q(32),
      O => \result_N1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_N2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_19 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_19;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_19 is
  signal \result_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_N2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_N2[0]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[1]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[2]_i_2_n_0\,
      O => D(0)
    );
\result_N2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(68),
      O => \result_N2[0]_i_2_n_0\
    );
\result_N2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_N2[10]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[11]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[12]_i_2_n_0\,
      O => D(10)
    );
\result_N2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(28),
      O => \result_N2[10]_i_2_n_0\
    );
\result_N2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_N2[11]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[12]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[13]_i_2_n_0\,
      O => D(11)
    );
\result_N2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(24),
      O => \result_N2[11]_i_2_n_0\
    );
\result_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_N2[12]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[13]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[14]_i_2_n_0\,
      O => D(12)
    );
\result_N2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(20),
      O => \result_N2[12]_i_2_n_0\
    );
\result_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_N2[13]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[14]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[15]_i_2_n_0\,
      O => D(13)
    );
\result_N2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(16),
      O => \result_N2[13]_i_2_n_0\
    );
\result_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_N2[14]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[15]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_N2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(12),
      O => \result_N2[14]_i_2_n_0\
    );
\result_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_N2[15]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[15]_i_3_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_N2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(8),
      O => \result_N2[15]_i_2_n_0\
    );
\result_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(4),
      O => \result_N2[15]_i_3_n_0\
    );
\result_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(0),
      O => \result_N2[15]_i_4_n_0\
    );
\result_N2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_N2[1]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[2]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[3]_i_2_n_0\,
      O => D(1)
    );
\result_N2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(64),
      O => \result_N2[1]_i_2_n_0\
    );
\result_N2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_N2[2]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[3]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[4]_i_2_n_0\,
      O => D(2)
    );
\result_N2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(60),
      O => \result_N2[2]_i_2_n_0\
    );
\result_N2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_N2[3]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[4]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[5]_i_2_n_0\,
      O => D(3)
    );
\result_N2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(56),
      O => \result_N2[3]_i_2_n_0\
    );
\result_N2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_N2[4]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[5]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[6]_i_2_n_0\,
      O => D(4)
    );
\result_N2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(52),
      O => \result_N2[4]_i_2_n_0\
    );
\result_N2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_N2[5]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[6]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[7]_i_2_n_0\,
      O => D(5)
    );
\result_N2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(48),
      O => \result_N2[5]_i_2_n_0\
    );
\result_N2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_N2[6]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[7]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[8]_i_2_n_0\,
      O => D(6)
    );
\result_N2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(44),
      O => \result_N2[6]_i_2_n_0\
    );
\result_N2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_N2[7]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[8]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[9]_i_2_n_0\,
      O => D(7)
    );
\result_N2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(40),
      O => \result_N2[7]_i_2_n_0\
    );
\result_N2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_N2[8]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[9]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[10]_i_2_n_0\,
      O => D(8)
    );
\result_N2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(36),
      O => \result_N2[8]_i_2_n_0\
    );
\result_N2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_N2[9]_i_2_n_0\,
      I2 => \result_N2_reg[15]\(3),
      I3 => \result_N2[10]_i_2_n_0\,
      I4 => \result_N2_reg[15]\(2),
      I5 => \result_N2[11]_i_2_n_0\,
      O => D(9)
    );
\result_N2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_N2_reg[15]\(0),
      I5 => Q(32),
      O => \result_N2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_F2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2 is
  signal \result_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_F2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_F2[0]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[1]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[2]_i_2_n_0\,
      O => D(0)
    );
\result_F2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(68),
      O => \result_F2[0]_i_2_n_0\
    );
\result_F2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_F2[10]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[11]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[12]_i_2_n_0\,
      O => D(10)
    );
\result_F2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(28),
      O => \result_F2[10]_i_2_n_0\
    );
\result_F2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_F2[11]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[12]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[13]_i_2_n_0\,
      O => D(11)
    );
\result_F2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(24),
      O => \result_F2[11]_i_2_n_0\
    );
\result_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_F2[12]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[13]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[14]_i_2_n_0\,
      O => D(12)
    );
\result_F2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(20),
      O => \result_F2[12]_i_2_n_0\
    );
\result_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_F2[13]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[14]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[15]_i_2_n_0\,
      O => D(13)
    );
\result_F2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(16),
      O => \result_F2[13]_i_2_n_0\
    );
\result_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_F2[14]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[15]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_F2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(12),
      O => \result_F2[14]_i_2_n_0\
    );
\result_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_F2[15]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[15]_i_3_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_F2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(8),
      O => \result_F2[15]_i_2_n_0\
    );
\result_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(4),
      O => \result_F2[15]_i_3_n_0\
    );
\result_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(0),
      O => \result_F2[15]_i_4_n_0\
    );
\result_F2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_F2[1]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[2]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[3]_i_2_n_0\,
      O => D(1)
    );
\result_F2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(64),
      O => \result_F2[1]_i_2_n_0\
    );
\result_F2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_F2[2]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[3]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[4]_i_2_n_0\,
      O => D(2)
    );
\result_F2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(60),
      O => \result_F2[2]_i_2_n_0\
    );
\result_F2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_F2[3]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[4]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[5]_i_2_n_0\,
      O => D(3)
    );
\result_F2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(56),
      O => \result_F2[3]_i_2_n_0\
    );
\result_F2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_F2[4]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[5]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[6]_i_2_n_0\,
      O => D(4)
    );
\result_F2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(52),
      O => \result_F2[4]_i_2_n_0\
    );
\result_F2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_F2[5]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[6]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[7]_i_2_n_0\,
      O => D(5)
    );
\result_F2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(48),
      O => \result_F2[5]_i_2_n_0\
    );
\result_F2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_F2[6]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[7]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[8]_i_2_n_0\,
      O => D(6)
    );
\result_F2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(44),
      O => \result_F2[6]_i_2_n_0\
    );
\result_F2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_F2[7]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[8]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[9]_i_2_n_0\,
      O => D(7)
    );
\result_F2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(40),
      O => \result_F2[7]_i_2_n_0\
    );
\result_F2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_F2[8]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[9]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[10]_i_2_n_0\,
      O => D(8)
    );
\result_F2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(36),
      O => \result_F2[8]_i_2_n_0\
    );
\result_F2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_F2[9]_i_2_n_0\,
      I2 => \result_F2_reg[15]\(3),
      I3 => \result_F2[10]_i_2_n_0\,
      I4 => \result_F2_reg[15]\(2),
      I5 => \result_F2[11]_i_2_n_0\,
      O => D(9)
    );
\result_F2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(32),
      O => \result_F2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_O1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_20 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_20;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_20 is
  signal \result_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_O1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_O1[0]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[1]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[2]_i_2_n_0\,
      O => D(0)
    );
\result_O1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(68),
      O => \result_O1[0]_i_2_n_0\
    );
\result_O1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_O1[10]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[11]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[12]_i_2_n_0\,
      O => D(10)
    );
\result_O1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(28),
      O => \result_O1[10]_i_2_n_0\
    );
\result_O1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_O1[11]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[12]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[13]_i_2_n_0\,
      O => D(11)
    );
\result_O1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(24),
      O => \result_O1[11]_i_2_n_0\
    );
\result_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_O1[12]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[13]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[14]_i_2_n_0\,
      O => D(12)
    );
\result_O1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(20),
      O => \result_O1[12]_i_2_n_0\
    );
\result_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_O1[13]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[14]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[15]_i_2_n_0\,
      O => D(13)
    );
\result_O1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(16),
      O => \result_O1[13]_i_2_n_0\
    );
\result_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_O1[14]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[15]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_O1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(12),
      O => \result_O1[14]_i_2_n_0\
    );
\result_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_O1[15]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[15]_i_3_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_O1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(8),
      O => \result_O1[15]_i_2_n_0\
    );
\result_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(4),
      O => \result_O1[15]_i_3_n_0\
    );
\result_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(0),
      O => \result_O1[15]_i_4_n_0\
    );
\result_O1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_O1[1]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[2]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[3]_i_2_n_0\,
      O => D(1)
    );
\result_O1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(64),
      O => \result_O1[1]_i_2_n_0\
    );
\result_O1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_O1[2]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[3]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[4]_i_2_n_0\,
      O => D(2)
    );
\result_O1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(60),
      O => \result_O1[2]_i_2_n_0\
    );
\result_O1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_O1[3]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[4]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[5]_i_2_n_0\,
      O => D(3)
    );
\result_O1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(56),
      O => \result_O1[3]_i_2_n_0\
    );
\result_O1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_O1[4]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[5]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[6]_i_2_n_0\,
      O => D(4)
    );
\result_O1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(52),
      O => \result_O1[4]_i_2_n_0\
    );
\result_O1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_O1[5]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[6]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[7]_i_2_n_0\,
      O => D(5)
    );
\result_O1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(48),
      O => \result_O1[5]_i_2_n_0\
    );
\result_O1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_O1[6]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[7]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[8]_i_2_n_0\,
      O => D(6)
    );
\result_O1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(44),
      O => \result_O1[6]_i_2_n_0\
    );
\result_O1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_O1[7]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[8]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[9]_i_2_n_0\,
      O => D(7)
    );
\result_O1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(40),
      O => \result_O1[7]_i_2_n_0\
    );
\result_O1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_O1[8]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[9]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[10]_i_2_n_0\,
      O => D(8)
    );
\result_O1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(36),
      O => \result_O1[8]_i_2_n_0\
    );
\result_O1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_O1[9]_i_2_n_0\,
      I2 => \result_O1_reg[15]\(3),
      I3 => \result_O1[10]_i_2_n_0\,
      I4 => \result_O1_reg[15]\(2),
      I5 => \result_O1[11]_i_2_n_0\,
      O => D(9)
    );
\result_O1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_O1_reg[15]\(0),
      I5 => Q(32),
      O => \result_O1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_B1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_21 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_21;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_21 is
  signal \result_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_B1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_B1[0]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[1]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[2]_i_2_n_0\,
      O => D(0)
    );
\result_B1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(68),
      O => \result_B1[0]_i_2_n_0\
    );
\result_B1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_B1[10]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[11]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[12]_i_2_n_0\,
      O => D(10)
    );
\result_B1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(28),
      O => \result_B1[10]_i_2_n_0\
    );
\result_B1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_B1[11]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[12]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[13]_i_2_n_0\,
      O => D(11)
    );
\result_B1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(24),
      O => \result_B1[11]_i_2_n_0\
    );
\result_B1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_B1[12]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[13]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[14]_i_2_n_0\,
      O => D(12)
    );
\result_B1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(20),
      O => \result_B1[12]_i_2_n_0\
    );
\result_B1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_B1[13]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[14]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[15]_i_2_n_0\,
      O => D(13)
    );
\result_B1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(16),
      O => \result_B1[13]_i_2_n_0\
    );
\result_B1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_B1[14]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[15]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_B1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(12),
      O => \result_B1[14]_i_2_n_0\
    );
\result_B1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_B1[15]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[15]_i_3_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_B1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(8),
      O => \result_B1[15]_i_2_n_0\
    );
\result_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(4),
      O => \result_B1[15]_i_3_n_0\
    );
\result_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(0),
      O => \result_B1[15]_i_4_n_0\
    );
\result_B1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_B1[1]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[2]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[3]_i_2_n_0\,
      O => D(1)
    );
\result_B1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(64),
      O => \result_B1[1]_i_2_n_0\
    );
\result_B1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_B1[2]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[3]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[4]_i_2_n_0\,
      O => D(2)
    );
\result_B1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(60),
      O => \result_B1[2]_i_2_n_0\
    );
\result_B1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_B1[3]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[4]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[5]_i_2_n_0\,
      O => D(3)
    );
\result_B1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(56),
      O => \result_B1[3]_i_2_n_0\
    );
\result_B1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_B1[4]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[5]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[6]_i_2_n_0\,
      O => D(4)
    );
\result_B1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(52),
      O => \result_B1[4]_i_2_n_0\
    );
\result_B1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_B1[5]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[6]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[7]_i_2_n_0\,
      O => D(5)
    );
\result_B1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(48),
      O => \result_B1[5]_i_2_n_0\
    );
\result_B1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_B1[6]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[7]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[8]_i_2_n_0\,
      O => D(6)
    );
\result_B1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(44),
      O => \result_B1[6]_i_2_n_0\
    );
\result_B1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_B1[7]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[8]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[9]_i_2_n_0\,
      O => D(7)
    );
\result_B1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(40),
      O => \result_B1[7]_i_2_n_0\
    );
\result_B1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_B1[8]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[9]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[10]_i_2_n_0\,
      O => D(8)
    );
\result_B1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(36),
      O => \result_B1[8]_i_2_n_0\
    );
\result_B1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_B1[9]_i_2_n_0\,
      I2 => \result_B1_reg[15]\(3),
      I3 => \result_B1[10]_i_2_n_0\,
      I4 => \result_B1_reg[15]\(2),
      I5 => \result_B1[11]_i_2_n_0\,
      O => D(9)
    );
\result_B1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_B1_reg[15]\(0),
      I5 => Q(32),
      O => \result_B1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_O2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_22 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_22;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_22 is
  signal \result_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_O2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_O2[0]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[1]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[2]_i_2_n_0\,
      O => D(0)
    );
\result_O2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(68),
      O => \result_O2[0]_i_2_n_0\
    );
\result_O2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_O2[10]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[11]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[12]_i_2_n_0\,
      O => D(10)
    );
\result_O2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(28),
      O => \result_O2[10]_i_2_n_0\
    );
\result_O2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_O2[11]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[12]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[13]_i_2_n_0\,
      O => D(11)
    );
\result_O2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(24),
      O => \result_O2[11]_i_2_n_0\
    );
\result_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_O2[12]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[13]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[14]_i_2_n_0\,
      O => D(12)
    );
\result_O2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(20),
      O => \result_O2[12]_i_2_n_0\
    );
\result_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_O2[13]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[14]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[15]_i_2_n_0\,
      O => D(13)
    );
\result_O2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(16),
      O => \result_O2[13]_i_2_n_0\
    );
\result_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_O2[14]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[15]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_O2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(12),
      O => \result_O2[14]_i_2_n_0\
    );
\result_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_O2[15]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[15]_i_3_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_O2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(8),
      O => \result_O2[15]_i_2_n_0\
    );
\result_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(4),
      O => \result_O2[15]_i_3_n_0\
    );
\result_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(0),
      O => \result_O2[15]_i_4_n_0\
    );
\result_O2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_O2[1]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[2]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[3]_i_2_n_0\,
      O => D(1)
    );
\result_O2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(64),
      O => \result_O2[1]_i_2_n_0\
    );
\result_O2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_O2[2]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[3]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[4]_i_2_n_0\,
      O => D(2)
    );
\result_O2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(60),
      O => \result_O2[2]_i_2_n_0\
    );
\result_O2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_O2[3]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[4]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[5]_i_2_n_0\,
      O => D(3)
    );
\result_O2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(56),
      O => \result_O2[3]_i_2_n_0\
    );
\result_O2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_O2[4]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[5]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[6]_i_2_n_0\,
      O => D(4)
    );
\result_O2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(52),
      O => \result_O2[4]_i_2_n_0\
    );
\result_O2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_O2[5]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[6]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[7]_i_2_n_0\,
      O => D(5)
    );
\result_O2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(48),
      O => \result_O2[5]_i_2_n_0\
    );
\result_O2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_O2[6]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[7]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[8]_i_2_n_0\,
      O => D(6)
    );
\result_O2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(44),
      O => \result_O2[6]_i_2_n_0\
    );
\result_O2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_O2[7]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[8]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[9]_i_2_n_0\,
      O => D(7)
    );
\result_O2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(40),
      O => \result_O2[7]_i_2_n_0\
    );
\result_O2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_O2[8]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[9]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[10]_i_2_n_0\,
      O => D(8)
    );
\result_O2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(36),
      O => \result_O2[8]_i_2_n_0\
    );
\result_O2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_O2[9]_i_2_n_0\,
      I2 => \result_O2_reg[15]\(3),
      I3 => \result_O2[10]_i_2_n_0\,
      I4 => \result_O2_reg[15]\(2),
      I5 => \result_O2[11]_i_2_n_0\,
      O => D(9)
    );
\result_O2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_O2_reg[15]\(0),
      I5 => Q(32),
      O => \result_O2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_P1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_23 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_23;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_23 is
  signal \result_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_P1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_P1[0]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[1]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[2]_i_2_n_0\,
      O => D(0)
    );
\result_P1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(68),
      O => \result_P1[0]_i_2_n_0\
    );
\result_P1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_P1[10]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[11]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[12]_i_2_n_0\,
      O => D(10)
    );
\result_P1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(28),
      O => \result_P1[10]_i_2_n_0\
    );
\result_P1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_P1[11]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[12]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[13]_i_2_n_0\,
      O => D(11)
    );
\result_P1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(24),
      O => \result_P1[11]_i_2_n_0\
    );
\result_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_P1[12]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[13]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[14]_i_2_n_0\,
      O => D(12)
    );
\result_P1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(20),
      O => \result_P1[12]_i_2_n_0\
    );
\result_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_P1[13]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[14]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[15]_i_2_n_0\,
      O => D(13)
    );
\result_P1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(16),
      O => \result_P1[13]_i_2_n_0\
    );
\result_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_P1[14]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[15]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_P1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(12),
      O => \result_P1[14]_i_2_n_0\
    );
\result_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_P1[15]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[15]_i_3_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_P1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(8),
      O => \result_P1[15]_i_2_n_0\
    );
\result_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(4),
      O => \result_P1[15]_i_3_n_0\
    );
\result_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(0),
      O => \result_P1[15]_i_4_n_0\
    );
\result_P1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_P1[1]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[2]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[3]_i_2_n_0\,
      O => D(1)
    );
\result_P1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(64),
      O => \result_P1[1]_i_2_n_0\
    );
\result_P1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_P1[2]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[3]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[4]_i_2_n_0\,
      O => D(2)
    );
\result_P1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(60),
      O => \result_P1[2]_i_2_n_0\
    );
\result_P1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_P1[3]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[4]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[5]_i_2_n_0\,
      O => D(3)
    );
\result_P1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(56),
      O => \result_P1[3]_i_2_n_0\
    );
\result_P1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_P1[4]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[5]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[6]_i_2_n_0\,
      O => D(4)
    );
\result_P1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(52),
      O => \result_P1[4]_i_2_n_0\
    );
\result_P1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_P1[5]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[6]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[7]_i_2_n_0\,
      O => D(5)
    );
\result_P1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(48),
      O => \result_P1[5]_i_2_n_0\
    );
\result_P1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_P1[6]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[7]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[8]_i_2_n_0\,
      O => D(6)
    );
\result_P1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(44),
      O => \result_P1[6]_i_2_n_0\
    );
\result_P1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_P1[7]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[8]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[9]_i_2_n_0\,
      O => D(7)
    );
\result_P1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(40),
      O => \result_P1[7]_i_2_n_0\
    );
\result_P1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_P1[8]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[9]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[10]_i_2_n_0\,
      O => D(8)
    );
\result_P1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(36),
      O => \result_P1[8]_i_2_n_0\
    );
\result_P1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_P1[9]_i_2_n_0\,
      I2 => \result_P1_reg[15]\(3),
      I3 => \result_P1[10]_i_2_n_0\,
      I4 => \result_P1_reg[15]\(2),
      I5 => \result_P1[11]_i_2_n_0\,
      O => D(9)
    );
\result_P1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_P1_reg[15]\(0),
      I5 => Q(32),
      O => \result_P1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_P2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_24 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_24;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_24 is
  signal \result_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_P2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_P2[0]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[1]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[2]_i_2_n_0\,
      O => D(0)
    );
\result_P2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(68),
      O => \result_P2[0]_i_2_n_0\
    );
\result_P2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_P2[10]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[11]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[12]_i_2_n_0\,
      O => D(10)
    );
\result_P2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(28),
      O => \result_P2[10]_i_2_n_0\
    );
\result_P2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_P2[11]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[12]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[13]_i_2_n_0\,
      O => D(11)
    );
\result_P2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(24),
      O => \result_P2[11]_i_2_n_0\
    );
\result_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_P2[12]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[13]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[14]_i_2_n_0\,
      O => D(12)
    );
\result_P2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(20),
      O => \result_P2[12]_i_2_n_0\
    );
\result_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_P2[13]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[14]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[15]_i_2_n_0\,
      O => D(13)
    );
\result_P2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(16),
      O => \result_P2[13]_i_2_n_0\
    );
\result_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_P2[14]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[15]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_P2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(12),
      O => \result_P2[14]_i_2_n_0\
    );
\result_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_P2[15]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[15]_i_3_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_P2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(8),
      O => \result_P2[15]_i_2_n_0\
    );
\result_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(4),
      O => \result_P2[15]_i_3_n_0\
    );
\result_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(0),
      O => \result_P2[15]_i_4_n_0\
    );
\result_P2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_P2[1]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[2]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[3]_i_2_n_0\,
      O => D(1)
    );
\result_P2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(64),
      O => \result_P2[1]_i_2_n_0\
    );
\result_P2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_P2[2]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[3]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[4]_i_2_n_0\,
      O => D(2)
    );
\result_P2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(60),
      O => \result_P2[2]_i_2_n_0\
    );
\result_P2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_P2[3]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[4]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[5]_i_2_n_0\,
      O => D(3)
    );
\result_P2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(56),
      O => \result_P2[3]_i_2_n_0\
    );
\result_P2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_P2[4]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[5]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[6]_i_2_n_0\,
      O => D(4)
    );
\result_P2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(52),
      O => \result_P2[4]_i_2_n_0\
    );
\result_P2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_P2[5]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[6]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[7]_i_2_n_0\,
      O => D(5)
    );
\result_P2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(48),
      O => \result_P2[5]_i_2_n_0\
    );
\result_P2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_P2[6]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[7]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[8]_i_2_n_0\,
      O => D(6)
    );
\result_P2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(44),
      O => \result_P2[6]_i_2_n_0\
    );
\result_P2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_P2[7]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[8]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[9]_i_2_n_0\,
      O => D(7)
    );
\result_P2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(40),
      O => \result_P2[7]_i_2_n_0\
    );
\result_P2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_P2[8]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[9]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[10]_i_2_n_0\,
      O => D(8)
    );
\result_P2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(36),
      O => \result_P2[8]_i_2_n_0\
    );
\result_P2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_P2[9]_i_2_n_0\,
      I2 => \result_P2_reg[15]\(3),
      I3 => \result_P2[10]_i_2_n_0\,
      I4 => \result_P2_reg[15]\(2),
      I5 => \result_P2[11]_i_2_n_0\,
      O => D(9)
    );
\result_P2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_P2_reg[15]\(0),
      I5 => Q(32),
      O => \result_P2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_B2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_25 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_25;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_25 is
  signal \result_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_B2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_B2[0]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[1]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[2]_i_2_n_0\,
      O => D(0)
    );
\result_B2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(68),
      O => \result_B2[0]_i_2_n_0\
    );
\result_B2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_B2[10]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[11]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[12]_i_2_n_0\,
      O => D(10)
    );
\result_B2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(28),
      O => \result_B2[10]_i_2_n_0\
    );
\result_B2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_B2[11]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[12]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[13]_i_2_n_0\,
      O => D(11)
    );
\result_B2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(24),
      O => \result_B2[11]_i_2_n_0\
    );
\result_B2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_B2[12]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[13]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[14]_i_2_n_0\,
      O => D(12)
    );
\result_B2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(20),
      O => \result_B2[12]_i_2_n_0\
    );
\result_B2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_B2[13]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[14]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[15]_i_2_n_0\,
      O => D(13)
    );
\result_B2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(16),
      O => \result_B2[13]_i_2_n_0\
    );
\result_B2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_B2[14]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[15]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_B2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(12),
      O => \result_B2[14]_i_2_n_0\
    );
\result_B2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_B2[15]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[15]_i_3_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_B2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(8),
      O => \result_B2[15]_i_2_n_0\
    );
\result_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(4),
      O => \result_B2[15]_i_3_n_0\
    );
\result_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(0),
      O => \result_B2[15]_i_4_n_0\
    );
\result_B2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_B2[1]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[2]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[3]_i_2_n_0\,
      O => D(1)
    );
\result_B2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(64),
      O => \result_B2[1]_i_2_n_0\
    );
\result_B2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_B2[2]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[3]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[4]_i_2_n_0\,
      O => D(2)
    );
\result_B2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(60),
      O => \result_B2[2]_i_2_n_0\
    );
\result_B2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_B2[3]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[4]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[5]_i_2_n_0\,
      O => D(3)
    );
\result_B2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(56),
      O => \result_B2[3]_i_2_n_0\
    );
\result_B2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_B2[4]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[5]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[6]_i_2_n_0\,
      O => D(4)
    );
\result_B2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(52),
      O => \result_B2[4]_i_2_n_0\
    );
\result_B2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_B2[5]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[6]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[7]_i_2_n_0\,
      O => D(5)
    );
\result_B2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(48),
      O => \result_B2[5]_i_2_n_0\
    );
\result_B2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_B2[6]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[7]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[8]_i_2_n_0\,
      O => D(6)
    );
\result_B2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(44),
      O => \result_B2[6]_i_2_n_0\
    );
\result_B2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_B2[7]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[8]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[9]_i_2_n_0\,
      O => D(7)
    );
\result_B2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(40),
      O => \result_B2[7]_i_2_n_0\
    );
\result_B2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_B2[8]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[9]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[10]_i_2_n_0\,
      O => D(8)
    );
\result_B2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(36),
      O => \result_B2[8]_i_2_n_0\
    );
\result_B2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_B2[9]_i_2_n_0\,
      I2 => \result_B2_reg[15]\(3),
      I3 => \result_B2[10]_i_2_n_0\,
      I4 => \result_B2_reg[15]\(2),
      I5 => \result_B2[11]_i_2_n_0\,
      O => D(9)
    );
\result_B2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(32),
      O => \result_B2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_C1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_26 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_26;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_26 is
  signal \result_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_C1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_C1[0]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[1]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[2]_i_2_n_0\,
      O => D(0)
    );
\result_C1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(68),
      O => \result_C1[0]_i_2_n_0\
    );
\result_C1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_C1[10]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[11]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[12]_i_2_n_0\,
      O => D(10)
    );
\result_C1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(28),
      O => \result_C1[10]_i_2_n_0\
    );
\result_C1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_C1[11]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[12]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[13]_i_2_n_0\,
      O => D(11)
    );
\result_C1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(24),
      O => \result_C1[11]_i_2_n_0\
    );
\result_C1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_C1[12]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[13]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[14]_i_2_n_0\,
      O => D(12)
    );
\result_C1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(20),
      O => \result_C1[12]_i_2_n_0\
    );
\result_C1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_C1[13]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[14]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[15]_i_2_n_0\,
      O => D(13)
    );
\result_C1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(16),
      O => \result_C1[13]_i_2_n_0\
    );
\result_C1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_C1[14]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[15]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_C1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(12),
      O => \result_C1[14]_i_2_n_0\
    );
\result_C1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_C1[15]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[15]_i_3_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_C1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(8),
      O => \result_C1[15]_i_2_n_0\
    );
\result_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(4),
      O => \result_C1[15]_i_3_n_0\
    );
\result_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(0),
      O => \result_C1[15]_i_4_n_0\
    );
\result_C1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_C1[1]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[2]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[3]_i_2_n_0\,
      O => D(1)
    );
\result_C1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(64),
      O => \result_C1[1]_i_2_n_0\
    );
\result_C1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_C1[2]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[3]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[4]_i_2_n_0\,
      O => D(2)
    );
\result_C1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(60),
      O => \result_C1[2]_i_2_n_0\
    );
\result_C1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_C1[3]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[4]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[5]_i_2_n_0\,
      O => D(3)
    );
\result_C1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(56),
      O => \result_C1[3]_i_2_n_0\
    );
\result_C1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_C1[4]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[5]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[6]_i_2_n_0\,
      O => D(4)
    );
\result_C1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(52),
      O => \result_C1[4]_i_2_n_0\
    );
\result_C1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_C1[5]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[6]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[7]_i_2_n_0\,
      O => D(5)
    );
\result_C1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(48),
      O => \result_C1[5]_i_2_n_0\
    );
\result_C1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_C1[6]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[7]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[8]_i_2_n_0\,
      O => D(6)
    );
\result_C1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(44),
      O => \result_C1[6]_i_2_n_0\
    );
\result_C1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_C1[7]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[8]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[9]_i_2_n_0\,
      O => D(7)
    );
\result_C1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(40),
      O => \result_C1[7]_i_2_n_0\
    );
\result_C1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_C1[8]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[9]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[10]_i_2_n_0\,
      O => D(8)
    );
\result_C1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(36),
      O => \result_C1[8]_i_2_n_0\
    );
\result_C1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_C1[9]_i_2_n_0\,
      I2 => \result_C1_reg[15]\(3),
      I3 => \result_C1[10]_i_2_n_0\,
      I4 => \result_C1_reg[15]\(2),
      I5 => \result_C1[11]_i_2_n_0\,
      O => D(9)
    );
\result_C1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_C1_reg[15]\(0),
      I5 => Q(32),
      O => \result_C1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_C2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_27 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_27;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_27 is
  signal \result_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_C2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_C2[0]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[1]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[2]_i_2_n_0\,
      O => D(0)
    );
\result_C2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(68),
      O => \result_C2[0]_i_2_n_0\
    );
\result_C2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_C2[10]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[11]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[12]_i_2_n_0\,
      O => D(10)
    );
\result_C2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(28),
      O => \result_C2[10]_i_2_n_0\
    );
\result_C2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_C2[11]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[12]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[13]_i_2_n_0\,
      O => D(11)
    );
\result_C2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(24),
      O => \result_C2[11]_i_2_n_0\
    );
\result_C2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_C2[12]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[13]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[14]_i_2_n_0\,
      O => D(12)
    );
\result_C2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(20),
      O => \result_C2[12]_i_2_n_0\
    );
\result_C2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_C2[13]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[14]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[15]_i_2_n_0\,
      O => D(13)
    );
\result_C2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(16),
      O => \result_C2[13]_i_2_n_0\
    );
\result_C2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_C2[14]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[15]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_C2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(12),
      O => \result_C2[14]_i_2_n_0\
    );
\result_C2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_C2[15]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[15]_i_3_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_C2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(8),
      O => \result_C2[15]_i_2_n_0\
    );
\result_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(4),
      O => \result_C2[15]_i_3_n_0\
    );
\result_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(0),
      O => \result_C2[15]_i_4_n_0\
    );
\result_C2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_C2[1]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[2]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[3]_i_2_n_0\,
      O => D(1)
    );
\result_C2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(64),
      O => \result_C2[1]_i_2_n_0\
    );
\result_C2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_C2[2]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[3]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[4]_i_2_n_0\,
      O => D(2)
    );
\result_C2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(60),
      O => \result_C2[2]_i_2_n_0\
    );
\result_C2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_C2[3]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[4]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[5]_i_2_n_0\,
      O => D(3)
    );
\result_C2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(56),
      O => \result_C2[3]_i_2_n_0\
    );
\result_C2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_C2[4]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[5]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[6]_i_2_n_0\,
      O => D(4)
    );
\result_C2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(52),
      O => \result_C2[4]_i_2_n_0\
    );
\result_C2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_C2[5]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[6]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[7]_i_2_n_0\,
      O => D(5)
    );
\result_C2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(48),
      O => \result_C2[5]_i_2_n_0\
    );
\result_C2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_C2[6]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[7]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[8]_i_2_n_0\,
      O => D(6)
    );
\result_C2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(44),
      O => \result_C2[6]_i_2_n_0\
    );
\result_C2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_C2[7]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[8]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[9]_i_2_n_0\,
      O => D(7)
    );
\result_C2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(40),
      O => \result_C2[7]_i_2_n_0\
    );
\result_C2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_C2[8]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[9]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[10]_i_2_n_0\,
      O => D(8)
    );
\result_C2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(36),
      O => \result_C2[8]_i_2_n_0\
    );
\result_C2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_C2[9]_i_2_n_0\,
      I2 => \result_C2_reg[15]\(3),
      I3 => \result_C2[10]_i_2_n_0\,
      I4 => \result_C2_reg[15]\(2),
      I5 => \result_C2[11]_i_2_n_0\,
      O => D(9)
    );
\result_C2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(32),
      O => \result_C2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_D1_reg[0]\ : in STD_LOGIC;
    \result_D1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_D1_reg[0]_0\ : in STD_LOGIC;
    \result_D1_reg[0]_1\ : in STD_LOGIC;
    \result_D1_reg[0]_2\ : in STD_LOGIC;
    \result_D1_reg[1]\ : in STD_LOGIC;
    \result_D1_reg[1]_0\ : in STD_LOGIC;
    \result_D1_reg[1]_1\ : in STD_LOGIC;
    \result_D1_reg[1]_2\ : in STD_LOGIC;
    \result_D1_reg[2]\ : in STD_LOGIC;
    \result_D1_reg[2]_0\ : in STD_LOGIC;
    \result_D1_reg[2]_1\ : in STD_LOGIC;
    \result_D1_reg[2]_2\ : in STD_LOGIC;
    \result_D1_reg[3]\ : in STD_LOGIC;
    \result_D1_reg[3]_0\ : in STD_LOGIC;
    \result_D1_reg[3]_1\ : in STD_LOGIC;
    \result_D1_reg[3]_2\ : in STD_LOGIC;
    \result_D1_reg[4]\ : in STD_LOGIC;
    \result_D1_reg[4]_0\ : in STD_LOGIC;
    \result_D1_reg[4]_1\ : in STD_LOGIC;
    \result_D1_reg[4]_2\ : in STD_LOGIC;
    \result_D1_reg[5]\ : in STD_LOGIC;
    \result_D1_reg[5]_0\ : in STD_LOGIC;
    \result_D1_reg[5]_1\ : in STD_LOGIC;
    \result_D1_reg[5]_2\ : in STD_LOGIC;
    \result_D1_reg[6]\ : in STD_LOGIC;
    \result_D1_reg[6]_0\ : in STD_LOGIC;
    \result_D1_reg[6]_1\ : in STD_LOGIC;
    \result_D1_reg[6]_2\ : in STD_LOGIC;
    \result_D1_reg[7]\ : in STD_LOGIC;
    \result_D1_reg[7]_0\ : in STD_LOGIC;
    \result_D1_reg[7]_1\ : in STD_LOGIC;
    \result_D1_reg[7]_2\ : in STD_LOGIC;
    \result_D1_reg[8]\ : in STD_LOGIC;
    \result_D1_reg[8]_0\ : in STD_LOGIC;
    \result_D1_reg[8]_1\ : in STD_LOGIC;
    \result_D1_reg[8]_2\ : in STD_LOGIC;
    \result_D1_reg[9]\ : in STD_LOGIC;
    \result_D1_reg[9]_0\ : in STD_LOGIC;
    \result_D1_reg[9]_1\ : in STD_LOGIC;
    \result_D1_reg[9]_2\ : in STD_LOGIC;
    \result_D1_reg[10]\ : in STD_LOGIC;
    \result_D1_reg[10]_0\ : in STD_LOGIC;
    \result_D1_reg[10]_1\ : in STD_LOGIC;
    \result_D1_reg[10]_2\ : in STD_LOGIC;
    \result_D1_reg[11]\ : in STD_LOGIC;
    \result_D1_reg[11]_0\ : in STD_LOGIC;
    \result_D1_reg[11]_1\ : in STD_LOGIC;
    \result_D1_reg[11]_2\ : in STD_LOGIC;
    \result_D1_reg[12]\ : in STD_LOGIC;
    \result_D1_reg[12]_0\ : in STD_LOGIC;
    \result_D1_reg[12]_1\ : in STD_LOGIC;
    \result_D1_reg[12]_2\ : in STD_LOGIC;
    \result_D1_reg[13]\ : in STD_LOGIC;
    \result_D1_reg[13]_0\ : in STD_LOGIC;
    \result_D1_reg[13]_1\ : in STD_LOGIC;
    \result_D1_reg[13]_2\ : in STD_LOGIC;
    \result_D1_reg[14]\ : in STD_LOGIC;
    \result_D1_reg[14]_0\ : in STD_LOGIC;
    \result_D1_reg[14]_1\ : in STD_LOGIC;
    \result_D1_reg[14]_2\ : in STD_LOGIC;
    \result_D1_reg[15]_0\ : in STD_LOGIC;
    \result_D1_reg[15]_1\ : in STD_LOGIC;
    \result_D1_reg[15]_2\ : in STD_LOGIC;
    \result_D1_reg[15]_3\ : in STD_LOGIC;
    \result_D1_reg[15]_4\ : in STD_LOGIC;
    \result_D1_reg[15]_5\ : in STD_LOGIC;
    \result_D1_reg[15]_6\ : in STD_LOGIC;
    \result_D1_reg[15]_7\ : in STD_LOGIC;
    \result_D1_reg[15]_8\ : in STD_LOGIC;
    \result_D1_reg[15]_9\ : in STD_LOGIC;
    \result_D1_reg[15]_10\ : in STD_LOGIC;
    \result_D1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_28 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_28;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_28 is
  signal \result_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_D1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[0]\,
      I1 => \result_D1[0]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[1]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[2]_i_2_n_0\,
      O => D(0)
    );
\result_D1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[0]\,
      I1 => \result_D1_reg[0]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[0]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[0]_2\,
      O => \result_D1[0]_i_2_n_0\
    );
\result_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[10]\,
      I1 => \result_D1[10]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[11]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[12]_i_2_n_0\,
      O => D(10)
    );
\result_D1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[10]\,
      I1 => \result_D1_reg[10]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[10]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[10]_2\,
      O => \result_D1[10]_i_2_n_0\
    );
\result_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[11]\,
      I1 => \result_D1[11]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[12]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[13]_i_2_n_0\,
      O => D(11)
    );
\result_D1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[11]\,
      I1 => \result_D1_reg[11]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[11]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[11]_2\,
      O => \result_D1[11]_i_2_n_0\
    );
\result_D1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[12]\,
      I1 => \result_D1[12]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[13]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[14]_i_2_n_0\,
      O => D(12)
    );
\result_D1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[12]\,
      I1 => \result_D1_reg[12]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[12]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[12]_2\,
      O => \result_D1[12]_i_2_n_0\
    );
\result_D1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[13]\,
      I1 => \result_D1[13]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[14]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[15]_i_2_n_0\,
      O => D(13)
    );
\result_D1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[13]\,
      I1 => \result_D1_reg[13]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[13]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[13]_2\,
      O => \result_D1[13]_i_2_n_0\
    );
\result_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[14]\,
      I1 => \result_D1[14]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[15]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_D1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[14]\,
      I1 => \result_D1_reg[14]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[14]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[14]_2\,
      O => \result_D1[14]_i_2_n_0\
    );
\result_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[15]_0\,
      I1 => \result_D1[15]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[15]_i_3_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_D1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[15]_0\,
      I1 => \result_D1_reg[15]_9\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[15]_10\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[15]_11\,
      O => \result_D1[15]_i_2_n_0\
    );
\result_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[15]_5\,
      I1 => \result_D1_reg[15]_6\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[15]_7\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[15]_8\,
      O => \result_D1[15]_i_3_n_0\
    );
\result_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[15]_1\,
      I1 => \result_D1_reg[15]_2\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[15]_3\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[15]_4\,
      O => \result_D1[15]_i_4_n_0\
    );
\result_D1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[1]\,
      I1 => \result_D1[1]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[2]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[3]_i_2_n_0\,
      O => D(1)
    );
\result_D1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[1]\,
      I1 => \result_D1_reg[1]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[1]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[1]_2\,
      O => \result_D1[1]_i_2_n_0\
    );
\result_D1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[2]\,
      I1 => \result_D1[2]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[3]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[4]_i_2_n_0\,
      O => D(2)
    );
\result_D1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[2]\,
      I1 => \result_D1_reg[2]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[2]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[2]_2\,
      O => \result_D1[2]_i_2_n_0\
    );
\result_D1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[3]\,
      I1 => \result_D1[3]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[4]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[5]_i_2_n_0\,
      O => D(3)
    );
\result_D1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[3]\,
      I1 => \result_D1_reg[3]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[3]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[3]_2\,
      O => \result_D1[3]_i_2_n_0\
    );
\result_D1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[4]\,
      I1 => \result_D1[4]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[5]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[6]_i_2_n_0\,
      O => D(4)
    );
\result_D1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[4]\,
      I1 => \result_D1_reg[4]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[4]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[4]_2\,
      O => \result_D1[4]_i_2_n_0\
    );
\result_D1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[5]\,
      I1 => \result_D1[5]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[6]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[7]_i_2_n_0\,
      O => D(5)
    );
\result_D1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[5]\,
      I1 => \result_D1_reg[5]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[5]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[5]_2\,
      O => \result_D1[5]_i_2_n_0\
    );
\result_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[6]\,
      I1 => \result_D1[6]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[7]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[8]_i_2_n_0\,
      O => D(6)
    );
\result_D1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[6]\,
      I1 => \result_D1_reg[6]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[6]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[6]_2\,
      O => \result_D1[6]_i_2_n_0\
    );
\result_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[7]\,
      I1 => \result_D1[7]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[8]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[9]_i_2_n_0\,
      O => D(7)
    );
\result_D1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[7]\,
      I1 => \result_D1_reg[7]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[7]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[7]_2\,
      O => \result_D1[7]_i_2_n_0\
    );
\result_D1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[8]\,
      I1 => \result_D1[8]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[9]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[10]_i_2_n_0\,
      O => D(8)
    );
\result_D1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[8]\,
      I1 => \result_D1_reg[8]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[8]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[8]_2\,
      O => \result_D1[8]_i_2_n_0\
    );
\result_D1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[9]\,
      I1 => \result_D1[9]_i_2_n_0\,
      I2 => \result_D1_reg[15]\(3),
      I3 => \result_D1[10]_i_2_n_0\,
      I4 => \result_D1_reg[15]\(2),
      I5 => \result_D1[11]_i_2_n_0\,
      O => D(9)
    );
\result_D1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[9]\,
      I1 => \result_D1_reg[9]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[9]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[9]_2\,
      O => \result_D1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_D2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_29 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_29;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_29 is
  signal \result_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_D2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_D2[0]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[1]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[2]_i_2_n_0\,
      O => D(0)
    );
\result_D2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(68),
      O => \result_D2[0]_i_2_n_0\
    );
\result_D2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_D2[10]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[11]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[12]_i_2_n_0\,
      O => D(10)
    );
\result_D2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(28),
      O => \result_D2[10]_i_2_n_0\
    );
\result_D2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_D2[11]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[12]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[13]_i_2_n_0\,
      O => D(11)
    );
\result_D2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(24),
      O => \result_D2[11]_i_2_n_0\
    );
\result_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_D2[12]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[13]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[14]_i_2_n_0\,
      O => D(12)
    );
\result_D2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(20),
      O => \result_D2[12]_i_2_n_0\
    );
\result_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_D2[13]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[14]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[15]_i_2_n_0\,
      O => D(13)
    );
\result_D2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(16),
      O => \result_D2[13]_i_2_n_0\
    );
\result_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_D2[14]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[15]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_D2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(12),
      O => \result_D2[14]_i_2_n_0\
    );
\result_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_D2[15]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[15]_i_3_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_D2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(8),
      O => \result_D2[15]_i_2_n_0\
    );
\result_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(4),
      O => \result_D2[15]_i_3_n_0\
    );
\result_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(0),
      O => \result_D2[15]_i_4_n_0\
    );
\result_D2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_D2[1]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[2]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[3]_i_2_n_0\,
      O => D(1)
    );
\result_D2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(64),
      O => \result_D2[1]_i_2_n_0\
    );
\result_D2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_D2[2]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[3]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[4]_i_2_n_0\,
      O => D(2)
    );
\result_D2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(60),
      O => \result_D2[2]_i_2_n_0\
    );
\result_D2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_D2[3]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[4]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[5]_i_2_n_0\,
      O => D(3)
    );
\result_D2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(56),
      O => \result_D2[3]_i_2_n_0\
    );
\result_D2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_D2[4]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[5]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[6]_i_2_n_0\,
      O => D(4)
    );
\result_D2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(52),
      O => \result_D2[4]_i_2_n_0\
    );
\result_D2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_D2[5]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[6]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[7]_i_2_n_0\,
      O => D(5)
    );
\result_D2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(48),
      O => \result_D2[5]_i_2_n_0\
    );
\result_D2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_D2[6]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[7]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[8]_i_2_n_0\,
      O => D(6)
    );
\result_D2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(44),
      O => \result_D2[6]_i_2_n_0\
    );
\result_D2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_D2[7]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[8]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[9]_i_2_n_0\,
      O => D(7)
    );
\result_D2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(40),
      O => \result_D2[7]_i_2_n_0\
    );
\result_D2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_D2[8]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[9]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[10]_i_2_n_0\,
      O => D(8)
    );
\result_D2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(36),
      O => \result_D2[8]_i_2_n_0\
    );
\result_D2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_D2[9]_i_2_n_0\,
      I2 => \result_D2_reg[15]\(3),
      I3 => \result_D2[10]_i_2_n_0\,
      I4 => \result_D2_reg[15]\(2),
      I5 => \result_D2[11]_i_2_n_0\,
      O => D(9)
    );
\result_D2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_D2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_D2_reg[15]\(0),
      I5 => Q(32),
      O => \result_D2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_G1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3 is
  signal \result_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_G1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_G1[0]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[1]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[2]_i_2_n_0\,
      O => D(0)
    );
\result_G1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(68),
      O => \result_G1[0]_i_2_n_0\
    );
\result_G1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_G1[10]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[11]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[12]_i_2_n_0\,
      O => D(10)
    );
\result_G1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(28),
      O => \result_G1[10]_i_2_n_0\
    );
\result_G1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_G1[11]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[12]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[13]_i_2_n_0\,
      O => D(11)
    );
\result_G1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(24),
      O => \result_G1[11]_i_2_n_0\
    );
\result_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_G1[12]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[13]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[14]_i_2_n_0\,
      O => D(12)
    );
\result_G1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(20),
      O => \result_G1[12]_i_2_n_0\
    );
\result_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_G1[13]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[14]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[15]_i_2_n_0\,
      O => D(13)
    );
\result_G1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(16),
      O => \result_G1[13]_i_2_n_0\
    );
\result_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_G1[14]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[15]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_G1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(12),
      O => \result_G1[14]_i_2_n_0\
    );
\result_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_G1[15]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[15]_i_3_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_G1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(8),
      O => \result_G1[15]_i_2_n_0\
    );
\result_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(4),
      O => \result_G1[15]_i_3_n_0\
    );
\result_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(0),
      O => \result_G1[15]_i_4_n_0\
    );
\result_G1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_G1[1]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[2]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[3]_i_2_n_0\,
      O => D(1)
    );
\result_G1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(64),
      O => \result_G1[1]_i_2_n_0\
    );
\result_G1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_G1[2]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[3]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[4]_i_2_n_0\,
      O => D(2)
    );
\result_G1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(60),
      O => \result_G1[2]_i_2_n_0\
    );
\result_G1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_G1[3]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[4]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[5]_i_2_n_0\,
      O => D(3)
    );
\result_G1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(56),
      O => \result_G1[3]_i_2_n_0\
    );
\result_G1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_G1[4]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[5]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[6]_i_2_n_0\,
      O => D(4)
    );
\result_G1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(52),
      O => \result_G1[4]_i_2_n_0\
    );
\result_G1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_G1[5]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[6]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[7]_i_2_n_0\,
      O => D(5)
    );
\result_G1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(48),
      O => \result_G1[5]_i_2_n_0\
    );
\result_G1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_G1[6]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[7]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[8]_i_2_n_0\,
      O => D(6)
    );
\result_G1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(44),
      O => \result_G1[6]_i_2_n_0\
    );
\result_G1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_G1[7]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[8]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[9]_i_2_n_0\,
      O => D(7)
    );
\result_G1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(40),
      O => \result_G1[7]_i_2_n_0\
    );
\result_G1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_G1[8]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[9]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[10]_i_2_n_0\,
      O => D(8)
    );
\result_G1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(36),
      O => \result_G1[8]_i_2_n_0\
    );
\result_G1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_G1[9]_i_2_n_0\,
      I2 => \result_G1_reg[15]\(3),
      I3 => \result_G1[10]_i_2_n_0\,
      I4 => \result_G1_reg[15]\(2),
      I5 => \result_G1[11]_i_2_n_0\,
      O => D(9)
    );
\result_G1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(32),
      O => \result_G1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_E1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_30 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_30;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_30 is
  signal \result_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_E1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_E1[0]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[1]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[2]_i_2_n_0\,
      O => D(0)
    );
\result_E1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(68),
      O => \result_E1[0]_i_2_n_0\
    );
\result_E1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_E1[10]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[11]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[12]_i_2_n_0\,
      O => D(10)
    );
\result_E1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(28),
      O => \result_E1[10]_i_2_n_0\
    );
\result_E1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_E1[11]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[12]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[13]_i_2_n_0\,
      O => D(11)
    );
\result_E1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(24),
      O => \result_E1[11]_i_2_n_0\
    );
\result_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_E1[12]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[13]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[14]_i_2_n_0\,
      O => D(12)
    );
\result_E1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(20),
      O => \result_E1[12]_i_2_n_0\
    );
\result_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_E1[13]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[14]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[15]_i_2_n_0\,
      O => D(13)
    );
\result_E1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(16),
      O => \result_E1[13]_i_2_n_0\
    );
\result_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_E1[14]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[15]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_E1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(12),
      O => \result_E1[14]_i_2_n_0\
    );
\result_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_E1[15]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[15]_i_3_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_E1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(8),
      O => \result_E1[15]_i_2_n_0\
    );
\result_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(4),
      O => \result_E1[15]_i_3_n_0\
    );
\result_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(0),
      O => \result_E1[15]_i_4_n_0\
    );
\result_E1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_E1[1]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[2]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[3]_i_2_n_0\,
      O => D(1)
    );
\result_E1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(64),
      O => \result_E1[1]_i_2_n_0\
    );
\result_E1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_E1[2]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[3]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[4]_i_2_n_0\,
      O => D(2)
    );
\result_E1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(60),
      O => \result_E1[2]_i_2_n_0\
    );
\result_E1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_E1[3]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[4]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[5]_i_2_n_0\,
      O => D(3)
    );
\result_E1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(56),
      O => \result_E1[3]_i_2_n_0\
    );
\result_E1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_E1[4]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[5]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[6]_i_2_n_0\,
      O => D(4)
    );
\result_E1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(52),
      O => \result_E1[4]_i_2_n_0\
    );
\result_E1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_E1[5]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[6]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[7]_i_2_n_0\,
      O => D(5)
    );
\result_E1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(48),
      O => \result_E1[5]_i_2_n_0\
    );
\result_E1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_E1[6]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[7]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[8]_i_2_n_0\,
      O => D(6)
    );
\result_E1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(44),
      O => \result_E1[6]_i_2_n_0\
    );
\result_E1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_E1[7]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[8]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[9]_i_2_n_0\,
      O => D(7)
    );
\result_E1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(40),
      O => \result_E1[7]_i_2_n_0\
    );
\result_E1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_E1[8]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[9]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[10]_i_2_n_0\,
      O => D(8)
    );
\result_E1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(36),
      O => \result_E1[8]_i_2_n_0\
    );
\result_E1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_E1[9]_i_2_n_0\,
      I2 => \result_E1_reg[15]\(3),
      I3 => \result_E1[10]_i_2_n_0\,
      I4 => \result_E1_reg[15]\(2),
      I5 => \result_E1[11]_i_2_n_0\,
      O => D(9)
    );
\result_E1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_E1_reg[15]\(0),
      I5 => Q(32),
      O => \result_E1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_G2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4 is
  signal \result_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_G2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_G2[0]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[1]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[2]_i_2_n_0\,
      O => D(0)
    );
\result_G2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(68),
      O => \result_G2[0]_i_2_n_0\
    );
\result_G2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_G2[10]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[11]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[12]_i_2_n_0\,
      O => D(10)
    );
\result_G2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(28),
      O => \result_G2[10]_i_2_n_0\
    );
\result_G2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_G2[11]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[12]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[13]_i_2_n_0\,
      O => D(11)
    );
\result_G2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(24),
      O => \result_G2[11]_i_2_n_0\
    );
\result_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_G2[12]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[13]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[14]_i_2_n_0\,
      O => D(12)
    );
\result_G2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(20),
      O => \result_G2[12]_i_2_n_0\
    );
\result_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_G2[13]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[14]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[15]_i_2_n_0\,
      O => D(13)
    );
\result_G2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(16),
      O => \result_G2[13]_i_2_n_0\
    );
\result_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_G2[14]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[15]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_G2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(12),
      O => \result_G2[14]_i_2_n_0\
    );
\result_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_G2[15]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[15]_i_3_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_G2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(8),
      O => \result_G2[15]_i_2_n_0\
    );
\result_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(4),
      O => \result_G2[15]_i_3_n_0\
    );
\result_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(0),
      O => \result_G2[15]_i_4_n_0\
    );
\result_G2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_G2[1]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[2]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[3]_i_2_n_0\,
      O => D(1)
    );
\result_G2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(64),
      O => \result_G2[1]_i_2_n_0\
    );
\result_G2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_G2[2]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[3]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[4]_i_2_n_0\,
      O => D(2)
    );
\result_G2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(60),
      O => \result_G2[2]_i_2_n_0\
    );
\result_G2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_G2[3]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[4]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[5]_i_2_n_0\,
      O => D(3)
    );
\result_G2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(56),
      O => \result_G2[3]_i_2_n_0\
    );
\result_G2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_G2[4]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[5]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[6]_i_2_n_0\,
      O => D(4)
    );
\result_G2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(52),
      O => \result_G2[4]_i_2_n_0\
    );
\result_G2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_G2[5]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[6]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[7]_i_2_n_0\,
      O => D(5)
    );
\result_G2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(48),
      O => \result_G2[5]_i_2_n_0\
    );
\result_G2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_G2[6]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[7]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[8]_i_2_n_0\,
      O => D(6)
    );
\result_G2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(44),
      O => \result_G2[6]_i_2_n_0\
    );
\result_G2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_G2[7]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[8]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[9]_i_2_n_0\,
      O => D(7)
    );
\result_G2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(40),
      O => \result_G2[7]_i_2_n_0\
    );
\result_G2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_G2[8]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[9]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[10]_i_2_n_0\,
      O => D(8)
    );
\result_G2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(36),
      O => \result_G2[8]_i_2_n_0\
    );
\result_G2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_G2[9]_i_2_n_0\,
      I2 => \result_G2_reg[15]\(3),
      I3 => \result_G2[10]_i_2_n_0\,
      I4 => \result_G2_reg[15]\(2),
      I5 => \result_G2[11]_i_2_n_0\,
      O => D(9)
    );
\result_G2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(32),
      O => \result_G2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_H1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5 is
  signal \result_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_H1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_H1[0]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[1]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[2]_i_2_n_0\,
      O => D(0)
    );
\result_H1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(68),
      O => \result_H1[0]_i_2_n_0\
    );
\result_H1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_H1[10]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[11]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[12]_i_2_n_0\,
      O => D(10)
    );
\result_H1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(28),
      O => \result_H1[10]_i_2_n_0\
    );
\result_H1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_H1[11]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[12]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[13]_i_2_n_0\,
      O => D(11)
    );
\result_H1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(24),
      O => \result_H1[11]_i_2_n_0\
    );
\result_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_H1[12]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[13]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[14]_i_2_n_0\,
      O => D(12)
    );
\result_H1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(20),
      O => \result_H1[12]_i_2_n_0\
    );
\result_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_H1[13]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[14]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[15]_i_2_n_0\,
      O => D(13)
    );
\result_H1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(16),
      O => \result_H1[13]_i_2_n_0\
    );
\result_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_H1[14]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[15]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_H1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(12),
      O => \result_H1[14]_i_2_n_0\
    );
\result_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_H1[15]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[15]_i_3_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_H1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(8),
      O => \result_H1[15]_i_2_n_0\
    );
\result_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(4),
      O => \result_H1[15]_i_3_n_0\
    );
\result_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(0),
      O => \result_H1[15]_i_4_n_0\
    );
\result_H1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_H1[1]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[2]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[3]_i_2_n_0\,
      O => D(1)
    );
\result_H1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(64),
      O => \result_H1[1]_i_2_n_0\
    );
\result_H1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_H1[2]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[3]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[4]_i_2_n_0\,
      O => D(2)
    );
\result_H1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(60),
      O => \result_H1[2]_i_2_n_0\
    );
\result_H1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_H1[3]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[4]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[5]_i_2_n_0\,
      O => D(3)
    );
\result_H1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(56),
      O => \result_H1[3]_i_2_n_0\
    );
\result_H1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_H1[4]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[5]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[6]_i_2_n_0\,
      O => D(4)
    );
\result_H1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(52),
      O => \result_H1[4]_i_2_n_0\
    );
\result_H1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_H1[5]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[6]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[7]_i_2_n_0\,
      O => D(5)
    );
\result_H1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(48),
      O => \result_H1[5]_i_2_n_0\
    );
\result_H1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_H1[6]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[7]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[8]_i_2_n_0\,
      O => D(6)
    );
\result_H1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(44),
      O => \result_H1[6]_i_2_n_0\
    );
\result_H1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_H1[7]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[8]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[9]_i_2_n_0\,
      O => D(7)
    );
\result_H1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(40),
      O => \result_H1[7]_i_2_n_0\
    );
\result_H1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_H1[8]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[9]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[10]_i_2_n_0\,
      O => D(8)
    );
\result_H1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(36),
      O => \result_H1[8]_i_2_n_0\
    );
\result_H1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_H1[9]_i_2_n_0\,
      I2 => \result_H1_reg[15]\(3),
      I3 => \result_H1[10]_i_2_n_0\,
      I4 => \result_H1_reg[15]\(2),
      I5 => \result_H1[11]_i_2_n_0\,
      O => D(9)
    );
\result_H1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(32),
      O => \result_H1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_H2_reg[0]\ : in STD_LOGIC;
    \result_H2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_H2_reg[0]_0\ : in STD_LOGIC;
    \result_H2_reg[0]_1\ : in STD_LOGIC;
    \result_H2_reg[0]_2\ : in STD_LOGIC;
    \result_H2_reg[1]\ : in STD_LOGIC;
    \result_H2_reg[1]_0\ : in STD_LOGIC;
    \result_H2_reg[1]_1\ : in STD_LOGIC;
    \result_H2_reg[1]_2\ : in STD_LOGIC;
    \result_H2_reg[2]\ : in STD_LOGIC;
    \result_H2_reg[2]_0\ : in STD_LOGIC;
    \result_H2_reg[2]_1\ : in STD_LOGIC;
    \result_H2_reg[2]_2\ : in STD_LOGIC;
    \result_H2_reg[3]\ : in STD_LOGIC;
    \result_H2_reg[3]_0\ : in STD_LOGIC;
    \result_H2_reg[3]_1\ : in STD_LOGIC;
    \result_H2_reg[3]_2\ : in STD_LOGIC;
    \result_H2_reg[4]\ : in STD_LOGIC;
    \result_H2_reg[4]_0\ : in STD_LOGIC;
    \result_H2_reg[4]_1\ : in STD_LOGIC;
    \result_H2_reg[4]_2\ : in STD_LOGIC;
    \result_H2_reg[5]\ : in STD_LOGIC;
    \result_H2_reg[5]_0\ : in STD_LOGIC;
    \result_H2_reg[5]_1\ : in STD_LOGIC;
    \result_H2_reg[5]_2\ : in STD_LOGIC;
    \result_H2_reg[6]\ : in STD_LOGIC;
    \result_H2_reg[6]_0\ : in STD_LOGIC;
    \result_H2_reg[6]_1\ : in STD_LOGIC;
    \result_H2_reg[6]_2\ : in STD_LOGIC;
    \result_H2_reg[7]\ : in STD_LOGIC;
    \result_H2_reg[7]_0\ : in STD_LOGIC;
    \result_H2_reg[7]_1\ : in STD_LOGIC;
    \result_H2_reg[7]_2\ : in STD_LOGIC;
    \result_H2_reg[8]\ : in STD_LOGIC;
    \result_H2_reg[8]_0\ : in STD_LOGIC;
    \result_H2_reg[8]_1\ : in STD_LOGIC;
    \result_H2_reg[8]_2\ : in STD_LOGIC;
    \result_H2_reg[9]\ : in STD_LOGIC;
    \result_H2_reg[9]_0\ : in STD_LOGIC;
    \result_H2_reg[9]_1\ : in STD_LOGIC;
    \result_H2_reg[9]_2\ : in STD_LOGIC;
    \result_H2_reg[10]\ : in STD_LOGIC;
    \result_H2_reg[10]_0\ : in STD_LOGIC;
    \result_H2_reg[10]_1\ : in STD_LOGIC;
    \result_H2_reg[10]_2\ : in STD_LOGIC;
    \result_H2_reg[11]\ : in STD_LOGIC;
    \result_H2_reg[11]_0\ : in STD_LOGIC;
    \result_H2_reg[11]_1\ : in STD_LOGIC;
    \result_H2_reg[11]_2\ : in STD_LOGIC;
    \result_H2_reg[12]\ : in STD_LOGIC;
    \result_H2_reg[12]_0\ : in STD_LOGIC;
    \result_H2_reg[12]_1\ : in STD_LOGIC;
    \result_H2_reg[12]_2\ : in STD_LOGIC;
    \result_H2_reg[13]\ : in STD_LOGIC;
    \result_H2_reg[13]_0\ : in STD_LOGIC;
    \result_H2_reg[13]_1\ : in STD_LOGIC;
    \result_H2_reg[13]_2\ : in STD_LOGIC;
    \result_H2_reg[14]\ : in STD_LOGIC;
    \result_H2_reg[14]_0\ : in STD_LOGIC;
    \result_H2_reg[14]_1\ : in STD_LOGIC;
    \result_H2_reg[14]_2\ : in STD_LOGIC;
    \result_H2_reg[15]_0\ : in STD_LOGIC;
    \result_H2_reg[15]_1\ : in STD_LOGIC;
    \result_H2_reg[15]_2\ : in STD_LOGIC;
    \result_H2_reg[15]_3\ : in STD_LOGIC;
    \result_H2_reg[15]_4\ : in STD_LOGIC;
    \result_H2_reg[15]_5\ : in STD_LOGIC;
    \result_H2_reg[15]_6\ : in STD_LOGIC;
    \result_H2_reg[15]_7\ : in STD_LOGIC;
    \result_H2_reg[15]_8\ : in STD_LOGIC;
    \result_H2_reg[15]_9\ : in STD_LOGIC;
    \result_H2_reg[15]_10\ : in STD_LOGIC;
    \result_H2_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6 is
  signal \result_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_H2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[0]\,
      I1 => \result_H2[0]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[1]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[2]_i_2_n_0\,
      O => D(0)
    );
\result_H2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[0]\,
      I1 => \result_H2_reg[0]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[0]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[0]_2\,
      O => \result_H2[0]_i_2_n_0\
    );
\result_H2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[10]\,
      I1 => \result_H2[10]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[11]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[12]_i_2_n_0\,
      O => D(10)
    );
\result_H2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[10]\,
      I1 => \result_H2_reg[10]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[10]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[10]_2\,
      O => \result_H2[10]_i_2_n_0\
    );
\result_H2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[11]\,
      I1 => \result_H2[11]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[12]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[13]_i_2_n_0\,
      O => D(11)
    );
\result_H2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[11]\,
      I1 => \result_H2_reg[11]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[11]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[11]_2\,
      O => \result_H2[11]_i_2_n_0\
    );
\result_H2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[12]\,
      I1 => \result_H2[12]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[13]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[14]_i_2_n_0\,
      O => D(12)
    );
\result_H2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[12]\,
      I1 => \result_H2_reg[12]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[12]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[12]_2\,
      O => \result_H2[12]_i_2_n_0\
    );
\result_H2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[13]\,
      I1 => \result_H2[13]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[14]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[15]_i_2_n_0\,
      O => D(13)
    );
\result_H2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[13]\,
      I1 => \result_H2_reg[13]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[13]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[13]_2\,
      O => \result_H2[13]_i_2_n_0\
    );
\result_H2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[14]\,
      I1 => \result_H2[14]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[15]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_H2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[14]\,
      I1 => \result_H2_reg[14]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[14]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[14]_2\,
      O => \result_H2[14]_i_2_n_0\
    );
\result_H2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[15]_0\,
      I1 => \result_H2[15]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[15]_i_3_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_H2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[15]_0\,
      I1 => \result_H2_reg[15]_9\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[15]_10\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[15]_11\,
      O => \result_H2[15]_i_2_n_0\
    );
\result_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[15]_5\,
      I1 => \result_H2_reg[15]_6\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[15]_7\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[15]_8\,
      O => \result_H2[15]_i_3_n_0\
    );
\result_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[15]_1\,
      I1 => \result_H2_reg[15]_2\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[15]_3\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[15]_4\,
      O => \result_H2[15]_i_4_n_0\
    );
\result_H2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[1]\,
      I1 => \result_H2[1]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[2]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[3]_i_2_n_0\,
      O => D(1)
    );
\result_H2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[1]\,
      I1 => \result_H2_reg[1]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[1]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[1]_2\,
      O => \result_H2[1]_i_2_n_0\
    );
\result_H2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[2]\,
      I1 => \result_H2[2]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[3]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[4]_i_2_n_0\,
      O => D(2)
    );
\result_H2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[2]\,
      I1 => \result_H2_reg[2]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[2]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[2]_2\,
      O => \result_H2[2]_i_2_n_0\
    );
\result_H2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[3]\,
      I1 => \result_H2[3]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[4]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[5]_i_2_n_0\,
      O => D(3)
    );
\result_H2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[3]\,
      I1 => \result_H2_reg[3]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[3]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[3]_2\,
      O => \result_H2[3]_i_2_n_0\
    );
\result_H2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[4]\,
      I1 => \result_H2[4]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[5]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[6]_i_2_n_0\,
      O => D(4)
    );
\result_H2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[4]\,
      I1 => \result_H2_reg[4]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[4]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[4]_2\,
      O => \result_H2[4]_i_2_n_0\
    );
\result_H2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[5]\,
      I1 => \result_H2[5]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[6]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[7]_i_2_n_0\,
      O => D(5)
    );
\result_H2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[5]\,
      I1 => \result_H2_reg[5]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[5]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[5]_2\,
      O => \result_H2[5]_i_2_n_0\
    );
\result_H2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[6]\,
      I1 => \result_H2[6]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[7]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[8]_i_2_n_0\,
      O => D(6)
    );
\result_H2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[6]\,
      I1 => \result_H2_reg[6]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[6]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[6]_2\,
      O => \result_H2[6]_i_2_n_0\
    );
\result_H2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[7]\,
      I1 => \result_H2[7]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[8]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[9]_i_2_n_0\,
      O => D(7)
    );
\result_H2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[7]\,
      I1 => \result_H2_reg[7]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[7]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[7]_2\,
      O => \result_H2[7]_i_2_n_0\
    );
\result_H2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[8]\,
      I1 => \result_H2[8]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[9]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[10]_i_2_n_0\,
      O => D(8)
    );
\result_H2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[8]\,
      I1 => \result_H2_reg[8]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[8]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[8]_2\,
      O => \result_H2[8]_i_2_n_0\
    );
\result_H2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[9]\,
      I1 => \result_H2[9]_i_2_n_0\,
      I2 => \result_H2_reg[15]\(3),
      I3 => \result_H2[10]_i_2_n_0\,
      I4 => \result_H2_reg[15]\(2),
      I5 => \result_H2[11]_i_2_n_0\,
      O => D(9)
    );
\result_H2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_H2_reg[9]\,
      I1 => \result_H2_reg[9]_0\,
      I2 => \result_H2_reg[15]\(1),
      I3 => \result_H2_reg[9]_1\,
      I4 => \result_H2_reg[15]\(0),
      I5 => \result_H2_reg[9]_2\,
      O => \result_H2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_I1_reg[0]\ : in STD_LOGIC;
    \result_I1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_I1_reg[0]_0\ : in STD_LOGIC;
    \result_I1_reg[0]_1\ : in STD_LOGIC;
    \result_I1_reg[0]_2\ : in STD_LOGIC;
    \result_I1_reg[1]\ : in STD_LOGIC;
    \result_I1_reg[1]_0\ : in STD_LOGIC;
    \result_I1_reg[1]_1\ : in STD_LOGIC;
    \result_I1_reg[1]_2\ : in STD_LOGIC;
    \result_I1_reg[2]\ : in STD_LOGIC;
    \result_I1_reg[2]_0\ : in STD_LOGIC;
    \result_I1_reg[2]_1\ : in STD_LOGIC;
    \result_I1_reg[2]_2\ : in STD_LOGIC;
    \result_I1_reg[3]\ : in STD_LOGIC;
    \result_I1_reg[3]_0\ : in STD_LOGIC;
    \result_I1_reg[3]_1\ : in STD_LOGIC;
    \result_I1_reg[3]_2\ : in STD_LOGIC;
    \result_I1_reg[4]\ : in STD_LOGIC;
    \result_I1_reg[4]_0\ : in STD_LOGIC;
    \result_I1_reg[4]_1\ : in STD_LOGIC;
    \result_I1_reg[4]_2\ : in STD_LOGIC;
    \result_I1_reg[5]\ : in STD_LOGIC;
    \result_I1_reg[5]_0\ : in STD_LOGIC;
    \result_I1_reg[5]_1\ : in STD_LOGIC;
    \result_I1_reg[5]_2\ : in STD_LOGIC;
    \result_I1_reg[6]\ : in STD_LOGIC;
    \result_I1_reg[6]_0\ : in STD_LOGIC;
    \result_I1_reg[6]_1\ : in STD_LOGIC;
    \result_I1_reg[6]_2\ : in STD_LOGIC;
    \result_I1_reg[7]\ : in STD_LOGIC;
    \result_I1_reg[7]_0\ : in STD_LOGIC;
    \result_I1_reg[7]_1\ : in STD_LOGIC;
    \result_I1_reg[7]_2\ : in STD_LOGIC;
    \result_I1_reg[8]\ : in STD_LOGIC;
    \result_I1_reg[8]_0\ : in STD_LOGIC;
    \result_I1_reg[8]_1\ : in STD_LOGIC;
    \result_I1_reg[8]_2\ : in STD_LOGIC;
    \result_I1_reg[9]\ : in STD_LOGIC;
    \result_I1_reg[9]_0\ : in STD_LOGIC;
    \result_I1_reg[9]_1\ : in STD_LOGIC;
    \result_I1_reg[9]_2\ : in STD_LOGIC;
    \result_I1_reg[10]\ : in STD_LOGIC;
    \result_I1_reg[10]_0\ : in STD_LOGIC;
    \result_I1_reg[10]_1\ : in STD_LOGIC;
    \result_I1_reg[10]_2\ : in STD_LOGIC;
    \result_I1_reg[11]\ : in STD_LOGIC;
    \result_I1_reg[11]_0\ : in STD_LOGIC;
    \result_I1_reg[11]_1\ : in STD_LOGIC;
    \result_I1_reg[11]_2\ : in STD_LOGIC;
    \result_I1_reg[12]\ : in STD_LOGIC;
    \result_I1_reg[12]_0\ : in STD_LOGIC;
    \result_I1_reg[12]_1\ : in STD_LOGIC;
    \result_I1_reg[12]_2\ : in STD_LOGIC;
    \result_I1_reg[13]\ : in STD_LOGIC;
    \result_I1_reg[13]_0\ : in STD_LOGIC;
    \result_I1_reg[13]_1\ : in STD_LOGIC;
    \result_I1_reg[13]_2\ : in STD_LOGIC;
    \result_I1_reg[14]\ : in STD_LOGIC;
    \result_I1_reg[14]_0\ : in STD_LOGIC;
    \result_I1_reg[14]_1\ : in STD_LOGIC;
    \result_I1_reg[14]_2\ : in STD_LOGIC;
    \result_I1_reg[15]_0\ : in STD_LOGIC;
    \result_I1_reg[15]_1\ : in STD_LOGIC;
    \result_I1_reg[15]_2\ : in STD_LOGIC;
    \result_I1_reg[15]_3\ : in STD_LOGIC;
    \result_I1_reg[15]_4\ : in STD_LOGIC;
    \result_I1_reg[15]_5\ : in STD_LOGIC;
    \result_I1_reg[15]_6\ : in STD_LOGIC;
    \result_I1_reg[15]_7\ : in STD_LOGIC;
    \result_I1_reg[15]_8\ : in STD_LOGIC;
    \result_I1_reg[15]_9\ : in STD_LOGIC;
    \result_I1_reg[15]_10\ : in STD_LOGIC;
    \result_I1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7 is
  signal \result_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_I1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[0]\,
      I1 => \result_I1[0]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[1]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[2]_i_2_n_0\,
      O => D(0)
    );
\result_I1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[0]\,
      I1 => \result_I1_reg[0]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[0]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[0]_2\,
      O => \result_I1[0]_i_2_n_0\
    );
\result_I1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[10]\,
      I1 => \result_I1[10]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[11]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[12]_i_2_n_0\,
      O => D(10)
    );
\result_I1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[10]\,
      I1 => \result_I1_reg[10]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[10]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[10]_2\,
      O => \result_I1[10]_i_2_n_0\
    );
\result_I1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[11]\,
      I1 => \result_I1[11]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[12]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[13]_i_2_n_0\,
      O => D(11)
    );
\result_I1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[11]\,
      I1 => \result_I1_reg[11]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[11]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[11]_2\,
      O => \result_I1[11]_i_2_n_0\
    );
\result_I1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[12]\,
      I1 => \result_I1[12]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[13]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[14]_i_2_n_0\,
      O => D(12)
    );
\result_I1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[12]\,
      I1 => \result_I1_reg[12]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[12]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[12]_2\,
      O => \result_I1[12]_i_2_n_0\
    );
\result_I1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[13]\,
      I1 => \result_I1[13]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[14]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[15]_i_2_n_0\,
      O => D(13)
    );
\result_I1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[13]\,
      I1 => \result_I1_reg[13]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[13]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[13]_2\,
      O => \result_I1[13]_i_2_n_0\
    );
\result_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[14]\,
      I1 => \result_I1[14]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[15]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_I1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[14]\,
      I1 => \result_I1_reg[14]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[14]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[14]_2\,
      O => \result_I1[14]_i_2_n_0\
    );
\result_I1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[15]_0\,
      I1 => \result_I1[15]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[15]_i_3_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_I1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[15]_0\,
      I1 => \result_I1_reg[15]_9\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[15]_10\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[15]_11\,
      O => \result_I1[15]_i_2_n_0\
    );
\result_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[15]_5\,
      I1 => \result_I1_reg[15]_6\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[15]_7\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[15]_8\,
      O => \result_I1[15]_i_3_n_0\
    );
\result_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[15]_1\,
      I1 => \result_I1_reg[15]_2\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[15]_3\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[15]_4\,
      O => \result_I1[15]_i_4_n_0\
    );
\result_I1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[1]\,
      I1 => \result_I1[1]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[2]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[3]_i_2_n_0\,
      O => D(1)
    );
\result_I1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[1]\,
      I1 => \result_I1_reg[1]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[1]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[1]_2\,
      O => \result_I1[1]_i_2_n_0\
    );
\result_I1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[2]\,
      I1 => \result_I1[2]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[3]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[4]_i_2_n_0\,
      O => D(2)
    );
\result_I1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[2]\,
      I1 => \result_I1_reg[2]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[2]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[2]_2\,
      O => \result_I1[2]_i_2_n_0\
    );
\result_I1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[3]\,
      I1 => \result_I1[3]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[4]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[5]_i_2_n_0\,
      O => D(3)
    );
\result_I1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[3]\,
      I1 => \result_I1_reg[3]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[3]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[3]_2\,
      O => \result_I1[3]_i_2_n_0\
    );
\result_I1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[4]\,
      I1 => \result_I1[4]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[5]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[6]_i_2_n_0\,
      O => D(4)
    );
\result_I1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[4]\,
      I1 => \result_I1_reg[4]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[4]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[4]_2\,
      O => \result_I1[4]_i_2_n_0\
    );
\result_I1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[5]\,
      I1 => \result_I1[5]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[6]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[7]_i_2_n_0\,
      O => D(5)
    );
\result_I1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[5]\,
      I1 => \result_I1_reg[5]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[5]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[5]_2\,
      O => \result_I1[5]_i_2_n_0\
    );
\result_I1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[6]\,
      I1 => \result_I1[6]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[7]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[8]_i_2_n_0\,
      O => D(6)
    );
\result_I1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[6]\,
      I1 => \result_I1_reg[6]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[6]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[6]_2\,
      O => \result_I1[6]_i_2_n_0\
    );
\result_I1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[7]\,
      I1 => \result_I1[7]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[8]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[9]_i_2_n_0\,
      O => D(7)
    );
\result_I1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[7]\,
      I1 => \result_I1_reg[7]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[7]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[7]_2\,
      O => \result_I1[7]_i_2_n_0\
    );
\result_I1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[8]\,
      I1 => \result_I1[8]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[9]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[10]_i_2_n_0\,
      O => D(8)
    );
\result_I1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[8]\,
      I1 => \result_I1_reg[8]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[8]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[8]_2\,
      O => \result_I1[8]_i_2_n_0\
    );
\result_I1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[9]\,
      I1 => \result_I1[9]_i_2_n_0\,
      I2 => \result_I1_reg[15]\(3),
      I3 => \result_I1[10]_i_2_n_0\,
      I4 => \result_I1_reg[15]\(2),
      I5 => \result_I1[11]_i_2_n_0\,
      O => D(9)
    );
\result_I1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I1_reg[9]\,
      I1 => \result_I1_reg[9]_0\,
      I2 => \result_I1_reg[15]\(1),
      I3 => \result_I1_reg[9]_1\,
      I4 => \result_I1_reg[15]\(0),
      I5 => \result_I1_reg[9]_2\,
      O => \result_I1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_I2_reg[0]\ : in STD_LOGIC;
    \result_I2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_I2_reg[0]_0\ : in STD_LOGIC;
    \result_I2_reg[0]_1\ : in STD_LOGIC;
    \result_I2_reg[0]_2\ : in STD_LOGIC;
    \result_I2_reg[1]\ : in STD_LOGIC;
    \result_I2_reg[1]_0\ : in STD_LOGIC;
    \result_I2_reg[1]_1\ : in STD_LOGIC;
    \result_I2_reg[1]_2\ : in STD_LOGIC;
    \result_I2_reg[2]\ : in STD_LOGIC;
    \result_I2_reg[2]_0\ : in STD_LOGIC;
    \result_I2_reg[2]_1\ : in STD_LOGIC;
    \result_I2_reg[2]_2\ : in STD_LOGIC;
    \result_I2_reg[3]\ : in STD_LOGIC;
    \result_I2_reg[3]_0\ : in STD_LOGIC;
    \result_I2_reg[3]_1\ : in STD_LOGIC;
    \result_I2_reg[3]_2\ : in STD_LOGIC;
    \result_I2_reg[4]\ : in STD_LOGIC;
    \result_I2_reg[4]_0\ : in STD_LOGIC;
    \result_I2_reg[4]_1\ : in STD_LOGIC;
    \result_I2_reg[4]_2\ : in STD_LOGIC;
    \result_I2_reg[5]\ : in STD_LOGIC;
    \result_I2_reg[5]_0\ : in STD_LOGIC;
    \result_I2_reg[5]_1\ : in STD_LOGIC;
    \result_I2_reg[5]_2\ : in STD_LOGIC;
    \result_I2_reg[6]\ : in STD_LOGIC;
    \result_I2_reg[6]_0\ : in STD_LOGIC;
    \result_I2_reg[6]_1\ : in STD_LOGIC;
    \result_I2_reg[6]_2\ : in STD_LOGIC;
    \result_I2_reg[7]\ : in STD_LOGIC;
    \result_I2_reg[7]_0\ : in STD_LOGIC;
    \result_I2_reg[7]_1\ : in STD_LOGIC;
    \result_I2_reg[7]_2\ : in STD_LOGIC;
    \result_I2_reg[8]\ : in STD_LOGIC;
    \result_I2_reg[8]_0\ : in STD_LOGIC;
    \result_I2_reg[8]_1\ : in STD_LOGIC;
    \result_I2_reg[8]_2\ : in STD_LOGIC;
    \result_I2_reg[9]\ : in STD_LOGIC;
    \result_I2_reg[9]_0\ : in STD_LOGIC;
    \result_I2_reg[9]_1\ : in STD_LOGIC;
    \result_I2_reg[9]_2\ : in STD_LOGIC;
    \result_I2_reg[10]\ : in STD_LOGIC;
    \result_I2_reg[10]_0\ : in STD_LOGIC;
    \result_I2_reg[10]_1\ : in STD_LOGIC;
    \result_I2_reg[10]_2\ : in STD_LOGIC;
    \result_I2_reg[11]\ : in STD_LOGIC;
    \result_I2_reg[11]_0\ : in STD_LOGIC;
    \result_I2_reg[11]_1\ : in STD_LOGIC;
    \result_I2_reg[11]_2\ : in STD_LOGIC;
    \result_I2_reg[12]\ : in STD_LOGIC;
    \result_I2_reg[12]_0\ : in STD_LOGIC;
    \result_I2_reg[12]_1\ : in STD_LOGIC;
    \result_I2_reg[12]_2\ : in STD_LOGIC;
    \result_I2_reg[13]\ : in STD_LOGIC;
    \result_I2_reg[13]_0\ : in STD_LOGIC;
    \result_I2_reg[13]_1\ : in STD_LOGIC;
    \result_I2_reg[13]_2\ : in STD_LOGIC;
    \result_I2_reg[14]\ : in STD_LOGIC;
    \result_I2_reg[14]_0\ : in STD_LOGIC;
    \result_I2_reg[14]_1\ : in STD_LOGIC;
    \result_I2_reg[14]_2\ : in STD_LOGIC;
    \result_I2_reg[15]_0\ : in STD_LOGIC;
    \result_I2_reg[15]_1\ : in STD_LOGIC;
    \result_I2_reg[15]_2\ : in STD_LOGIC;
    \result_I2_reg[15]_3\ : in STD_LOGIC;
    \result_I2_reg[15]_4\ : in STD_LOGIC;
    \result_I2_reg[15]_5\ : in STD_LOGIC;
    \result_I2_reg[15]_6\ : in STD_LOGIC;
    \result_I2_reg[15]_7\ : in STD_LOGIC;
    \result_I2_reg[15]_8\ : in STD_LOGIC;
    \result_I2_reg[15]_9\ : in STD_LOGIC;
    \result_I2_reg[15]_10\ : in STD_LOGIC;
    \result_I2_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8 is
  signal \result_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_I2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[0]\,
      I1 => \result_I2[0]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[1]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[2]_i_2_n_0\,
      O => D(0)
    );
\result_I2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[0]\,
      I1 => \result_I2_reg[0]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[0]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[0]_2\,
      O => \result_I2[0]_i_2_n_0\
    );
\result_I2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[10]\,
      I1 => \result_I2[10]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[11]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[12]_i_2_n_0\,
      O => D(10)
    );
\result_I2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[10]\,
      I1 => \result_I2_reg[10]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[10]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[10]_2\,
      O => \result_I2[10]_i_2_n_0\
    );
\result_I2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[11]\,
      I1 => \result_I2[11]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[12]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[13]_i_2_n_0\,
      O => D(11)
    );
\result_I2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[11]\,
      I1 => \result_I2_reg[11]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[11]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[11]_2\,
      O => \result_I2[11]_i_2_n_0\
    );
\result_I2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[12]\,
      I1 => \result_I2[12]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[13]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[14]_i_2_n_0\,
      O => D(12)
    );
\result_I2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[12]\,
      I1 => \result_I2_reg[12]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[12]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[12]_2\,
      O => \result_I2[12]_i_2_n_0\
    );
\result_I2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[13]\,
      I1 => \result_I2[13]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[14]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[15]_i_2_n_0\,
      O => D(13)
    );
\result_I2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[13]\,
      I1 => \result_I2_reg[13]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[13]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[13]_2\,
      O => \result_I2[13]_i_2_n_0\
    );
\result_I2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[14]\,
      I1 => \result_I2[14]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[15]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_I2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[14]\,
      I1 => \result_I2_reg[14]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[14]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[14]_2\,
      O => \result_I2[14]_i_2_n_0\
    );
\result_I2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[15]_0\,
      I1 => \result_I2[15]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[15]_i_3_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_I2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[15]_0\,
      I1 => \result_I2_reg[15]_9\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[15]_10\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[15]_11\,
      O => \result_I2[15]_i_2_n_0\
    );
\result_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[15]_5\,
      I1 => \result_I2_reg[15]_6\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[15]_7\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[15]_8\,
      O => \result_I2[15]_i_3_n_0\
    );
\result_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[15]_1\,
      I1 => \result_I2_reg[15]_2\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[15]_3\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[15]_4\,
      O => \result_I2[15]_i_4_n_0\
    );
\result_I2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[1]\,
      I1 => \result_I2[1]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[2]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[3]_i_2_n_0\,
      O => D(1)
    );
\result_I2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[1]\,
      I1 => \result_I2_reg[1]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[1]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[1]_2\,
      O => \result_I2[1]_i_2_n_0\
    );
\result_I2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[2]\,
      I1 => \result_I2[2]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[3]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[4]_i_2_n_0\,
      O => D(2)
    );
\result_I2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[2]\,
      I1 => \result_I2_reg[2]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[2]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[2]_2\,
      O => \result_I2[2]_i_2_n_0\
    );
\result_I2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[3]\,
      I1 => \result_I2[3]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[4]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[5]_i_2_n_0\,
      O => D(3)
    );
\result_I2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[3]\,
      I1 => \result_I2_reg[3]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[3]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[3]_2\,
      O => \result_I2[3]_i_2_n_0\
    );
\result_I2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[4]\,
      I1 => \result_I2[4]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[5]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[6]_i_2_n_0\,
      O => D(4)
    );
\result_I2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[4]\,
      I1 => \result_I2_reg[4]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[4]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[4]_2\,
      O => \result_I2[4]_i_2_n_0\
    );
\result_I2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[5]\,
      I1 => \result_I2[5]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[6]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[7]_i_2_n_0\,
      O => D(5)
    );
\result_I2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[5]\,
      I1 => \result_I2_reg[5]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[5]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[5]_2\,
      O => \result_I2[5]_i_2_n_0\
    );
\result_I2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[6]\,
      I1 => \result_I2[6]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[7]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[8]_i_2_n_0\,
      O => D(6)
    );
\result_I2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[6]\,
      I1 => \result_I2_reg[6]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[6]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[6]_2\,
      O => \result_I2[6]_i_2_n_0\
    );
\result_I2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[7]\,
      I1 => \result_I2[7]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[8]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[9]_i_2_n_0\,
      O => D(7)
    );
\result_I2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[7]\,
      I1 => \result_I2_reg[7]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[7]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[7]_2\,
      O => \result_I2[7]_i_2_n_0\
    );
\result_I2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[8]\,
      I1 => \result_I2[8]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[9]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[10]_i_2_n_0\,
      O => D(8)
    );
\result_I2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[8]\,
      I1 => \result_I2_reg[8]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[8]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[8]_2\,
      O => \result_I2[8]_i_2_n_0\
    );
\result_I2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[9]\,
      I1 => \result_I2[9]_i_2_n_0\,
      I2 => \result_I2_reg[15]\(3),
      I3 => \result_I2[10]_i_2_n_0\,
      I4 => \result_I2_reg[15]\(2),
      I5 => \result_I2[11]_i_2_n_0\,
      O => D(9)
    );
\result_I2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_I2_reg[9]\,
      I1 => \result_I2_reg[9]_0\,
      I2 => \result_I2_reg[15]\(1),
      I3 => \result_I2_reg[9]_1\,
      I4 => \result_I2_reg[15]\(0),
      I5 => \result_I2_reg[9]_2\,
      O => \result_I2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_J1_reg[0]\ : in STD_LOGIC;
    \result_J1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_J1_reg[0]_0\ : in STD_LOGIC;
    \result_J1_reg[0]_1\ : in STD_LOGIC;
    \result_J1_reg[0]_2\ : in STD_LOGIC;
    \result_J1_reg[1]\ : in STD_LOGIC;
    \result_J1_reg[1]_0\ : in STD_LOGIC;
    \result_J1_reg[1]_1\ : in STD_LOGIC;
    \result_J1_reg[1]_2\ : in STD_LOGIC;
    \result_J1_reg[2]\ : in STD_LOGIC;
    \result_J1_reg[2]_0\ : in STD_LOGIC;
    \result_J1_reg[2]_1\ : in STD_LOGIC;
    \result_J1_reg[2]_2\ : in STD_LOGIC;
    \result_J1_reg[3]\ : in STD_LOGIC;
    \result_J1_reg[3]_0\ : in STD_LOGIC;
    \result_J1_reg[3]_1\ : in STD_LOGIC;
    \result_J1_reg[3]_2\ : in STD_LOGIC;
    \result_J1_reg[4]\ : in STD_LOGIC;
    \result_J1_reg[4]_0\ : in STD_LOGIC;
    \result_J1_reg[4]_1\ : in STD_LOGIC;
    \result_J1_reg[4]_2\ : in STD_LOGIC;
    \result_J1_reg[5]\ : in STD_LOGIC;
    \result_J1_reg[5]_0\ : in STD_LOGIC;
    \result_J1_reg[5]_1\ : in STD_LOGIC;
    \result_J1_reg[5]_2\ : in STD_LOGIC;
    \result_J1_reg[6]\ : in STD_LOGIC;
    \result_J1_reg[6]_0\ : in STD_LOGIC;
    \result_J1_reg[6]_1\ : in STD_LOGIC;
    \result_J1_reg[6]_2\ : in STD_LOGIC;
    \result_J1_reg[7]\ : in STD_LOGIC;
    \result_J1_reg[7]_0\ : in STD_LOGIC;
    \result_J1_reg[7]_1\ : in STD_LOGIC;
    \result_J1_reg[7]_2\ : in STD_LOGIC;
    \result_J1_reg[8]\ : in STD_LOGIC;
    \result_J1_reg[8]_0\ : in STD_LOGIC;
    \result_J1_reg[8]_1\ : in STD_LOGIC;
    \result_J1_reg[8]_2\ : in STD_LOGIC;
    \result_J1_reg[9]\ : in STD_LOGIC;
    \result_J1_reg[9]_0\ : in STD_LOGIC;
    \result_J1_reg[9]_1\ : in STD_LOGIC;
    \result_J1_reg[9]_2\ : in STD_LOGIC;
    \result_J1_reg[10]\ : in STD_LOGIC;
    \result_J1_reg[10]_0\ : in STD_LOGIC;
    \result_J1_reg[10]_1\ : in STD_LOGIC;
    \result_J1_reg[10]_2\ : in STD_LOGIC;
    \result_J1_reg[11]\ : in STD_LOGIC;
    \result_J1_reg[11]_0\ : in STD_LOGIC;
    \result_J1_reg[11]_1\ : in STD_LOGIC;
    \result_J1_reg[11]_2\ : in STD_LOGIC;
    \result_J1_reg[12]\ : in STD_LOGIC;
    \result_J1_reg[12]_0\ : in STD_LOGIC;
    \result_J1_reg[12]_1\ : in STD_LOGIC;
    \result_J1_reg[12]_2\ : in STD_LOGIC;
    \result_J1_reg[13]\ : in STD_LOGIC;
    \result_J1_reg[13]_0\ : in STD_LOGIC;
    \result_J1_reg[13]_1\ : in STD_LOGIC;
    \result_J1_reg[13]_2\ : in STD_LOGIC;
    \result_J1_reg[14]\ : in STD_LOGIC;
    \result_J1_reg[14]_0\ : in STD_LOGIC;
    \result_J1_reg[14]_1\ : in STD_LOGIC;
    \result_J1_reg[14]_2\ : in STD_LOGIC;
    \result_J1_reg[15]_0\ : in STD_LOGIC;
    \result_J1_reg[15]_1\ : in STD_LOGIC;
    \result_J1_reg[15]_2\ : in STD_LOGIC;
    \result_J1_reg[15]_3\ : in STD_LOGIC;
    \result_J1_reg[15]_4\ : in STD_LOGIC;
    \result_J1_reg[15]_5\ : in STD_LOGIC;
    \result_J1_reg[15]_6\ : in STD_LOGIC;
    \result_J1_reg[15]_7\ : in STD_LOGIC;
    \result_J1_reg[15]_8\ : in STD_LOGIC;
    \result_J1_reg[15]_9\ : in STD_LOGIC;
    \result_J1_reg[15]_10\ : in STD_LOGIC;
    \result_J1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9 is
  signal \result_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_J1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[0]\,
      I1 => \result_J1[0]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[1]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[2]_i_2_n_0\,
      O => D(0)
    );
\result_J1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[0]\,
      I1 => \result_J1_reg[0]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[0]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[0]_2\,
      O => \result_J1[0]_i_2_n_0\
    );
\result_J1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[10]\,
      I1 => \result_J1[10]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[11]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[12]_i_2_n_0\,
      O => D(10)
    );
\result_J1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[10]\,
      I1 => \result_J1_reg[10]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[10]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[10]_2\,
      O => \result_J1[10]_i_2_n_0\
    );
\result_J1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[11]\,
      I1 => \result_J1[11]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[12]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[13]_i_2_n_0\,
      O => D(11)
    );
\result_J1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[11]\,
      I1 => \result_J1_reg[11]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[11]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[11]_2\,
      O => \result_J1[11]_i_2_n_0\
    );
\result_J1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[12]\,
      I1 => \result_J1[12]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[13]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[14]_i_2_n_0\,
      O => D(12)
    );
\result_J1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[12]\,
      I1 => \result_J1_reg[12]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[12]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[12]_2\,
      O => \result_J1[12]_i_2_n_0\
    );
\result_J1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[13]\,
      I1 => \result_J1[13]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[14]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[15]_i_2_n_0\,
      O => D(13)
    );
\result_J1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[13]\,
      I1 => \result_J1_reg[13]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[13]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[13]_2\,
      O => \result_J1[13]_i_2_n_0\
    );
\result_J1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[14]\,
      I1 => \result_J1[14]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[15]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_J1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[14]\,
      I1 => \result_J1_reg[14]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[14]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[14]_2\,
      O => \result_J1[14]_i_2_n_0\
    );
\result_J1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[15]_0\,
      I1 => \result_J1[15]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[15]_i_3_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_J1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[15]_0\,
      I1 => \result_J1_reg[15]_9\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[15]_10\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[15]_11\,
      O => \result_J1[15]_i_2_n_0\
    );
\result_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[15]_5\,
      I1 => \result_J1_reg[15]_6\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[15]_7\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[15]_8\,
      O => \result_J1[15]_i_3_n_0\
    );
\result_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[15]_1\,
      I1 => \result_J1_reg[15]_2\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[15]_3\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[15]_4\,
      O => \result_J1[15]_i_4_n_0\
    );
\result_J1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[1]\,
      I1 => \result_J1[1]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[2]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[3]_i_2_n_0\,
      O => D(1)
    );
\result_J1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[1]\,
      I1 => \result_J1_reg[1]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[1]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[1]_2\,
      O => \result_J1[1]_i_2_n_0\
    );
\result_J1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[2]\,
      I1 => \result_J1[2]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[3]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[4]_i_2_n_0\,
      O => D(2)
    );
\result_J1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[2]\,
      I1 => \result_J1_reg[2]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[2]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[2]_2\,
      O => \result_J1[2]_i_2_n_0\
    );
\result_J1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[3]\,
      I1 => \result_J1[3]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[4]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[5]_i_2_n_0\,
      O => D(3)
    );
\result_J1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[3]\,
      I1 => \result_J1_reg[3]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[3]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[3]_2\,
      O => \result_J1[3]_i_2_n_0\
    );
\result_J1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[4]\,
      I1 => \result_J1[4]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[5]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[6]_i_2_n_0\,
      O => D(4)
    );
\result_J1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[4]\,
      I1 => \result_J1_reg[4]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[4]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[4]_2\,
      O => \result_J1[4]_i_2_n_0\
    );
\result_J1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[5]\,
      I1 => \result_J1[5]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[6]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[7]_i_2_n_0\,
      O => D(5)
    );
\result_J1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[5]\,
      I1 => \result_J1_reg[5]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[5]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[5]_2\,
      O => \result_J1[5]_i_2_n_0\
    );
\result_J1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[6]\,
      I1 => \result_J1[6]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[7]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[8]_i_2_n_0\,
      O => D(6)
    );
\result_J1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[6]\,
      I1 => \result_J1_reg[6]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[6]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[6]_2\,
      O => \result_J1[6]_i_2_n_0\
    );
\result_J1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[7]\,
      I1 => \result_J1[7]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[8]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[9]_i_2_n_0\,
      O => D(7)
    );
\result_J1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[7]\,
      I1 => \result_J1_reg[7]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[7]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[7]_2\,
      O => \result_J1[7]_i_2_n_0\
    );
\result_J1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[8]\,
      I1 => \result_J1[8]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[9]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[10]_i_2_n_0\,
      O => D(8)
    );
\result_J1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[8]\,
      I1 => \result_J1_reg[8]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[8]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[8]_2\,
      O => \result_J1[8]_i_2_n_0\
    );
\result_J1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[9]\,
      I1 => \result_J1[9]_i_2_n_0\,
      I2 => \result_J1_reg[15]\(3),
      I3 => \result_J1[10]_i_2_n_0\,
      I4 => \result_J1_reg[15]\(2),
      I5 => \result_J1[11]_i_2_n_0\,
      O => D(9)
    );
\result_J1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_J1_reg[9]\,
      I1 => \result_J1_reg[9]_0\,
      I2 => \result_J1_reg[15]\(1),
      I3 => \result_J1_reg[9]_1\,
      I4 => \result_J1_reg[15]\(0),
      I5 => \result_J1_reg[9]_2\,
      O => \result_J1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_A1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge is
  signal \result_DDR_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_A1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_A1[0]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[1]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_A1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_A1[0]_i_2_n_0\
    );
\result_DDR_A1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_A1[10]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[11]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_A1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_A1[10]_i_2_n_0\
    );
\result_DDR_A1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_A1[11]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[12]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_A1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_A1[11]_i_2_n_0\
    );
\result_DDR_A1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_A1[12]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[13]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_A1[12]_i_2_n_0\
    );
\result_DDR_A1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_A1[13]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[14]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_A1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_A1[13]_i_2_n_0\
    );
\result_DDR_A1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_A1[14]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[15]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_A1[14]_i_2_n_0\
    );
\result_DDR_A1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_A1[15]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[15]_i_3_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_A1[15]_i_2_n_0\
    );
\result_DDR_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_A1[15]_i_3_n_0\
    );
\result_DDR_A1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_A1[15]_i_4_n_0\
    );
\result_DDR_A1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_A1[1]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[2]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_A1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_A1[1]_i_2_n_0\
    );
\result_DDR_A1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_A1[2]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[3]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_A1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_A1[2]_i_2_n_0\
    );
\result_DDR_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_A1[3]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[4]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_A1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_A1[3]_i_2_n_0\
    );
\result_DDR_A1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_A1[4]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[5]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_A1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_A1[4]_i_2_n_0\
    );
\result_DDR_A1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_A1[5]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[6]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_A1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_A1[5]_i_2_n_0\
    );
\result_DDR_A1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_A1[6]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[7]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_A1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_A1[6]_i_2_n_0\
    );
\result_DDR_A1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_A1[7]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[8]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_A1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_A1[7]_i_2_n_0\
    );
\result_DDR_A1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_A1[8]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[9]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_A1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_A1[8]_i_2_n_0\
    );
\result_DDR_A1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_A1[9]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[15]\(3),
      I3 => \result_DDR_A1[10]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[15]\(2),
      I5 => \result_DDR_A1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_A1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_A1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_E2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_31 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_31;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_31 is
  signal \result_DDR_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_E2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_E2[0]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[1]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_E2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_E2[0]_i_2_n_0\
    );
\result_DDR_E2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_E2[10]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[11]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_E2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_E2[10]_i_2_n_0\
    );
\result_DDR_E2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_E2[11]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[12]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_E2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_E2[11]_i_2_n_0\
    );
\result_DDR_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_E2[12]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[13]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_E2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_E2[12]_i_2_n_0\
    );
\result_DDR_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_E2[13]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[14]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_E2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_E2[13]_i_2_n_0\
    );
\result_DDR_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_E2[14]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[15]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_E2[14]_i_2_n_0\
    );
\result_DDR_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_E2[15]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[15]_i_3_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_E2[15]_i_2_n_0\
    );
\result_DDR_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_E2[15]_i_3_n_0\
    );
\result_DDR_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_E2[15]_i_4_n_0\
    );
\result_DDR_E2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_E2[1]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[2]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_E2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_E2[1]_i_2_n_0\
    );
\result_DDR_E2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_E2[2]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[3]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_E2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_E2[2]_i_2_n_0\
    );
\result_DDR_E2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_E2[3]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[4]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_E2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_E2[3]_i_2_n_0\
    );
\result_DDR_E2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_E2[4]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[5]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_E2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_E2[4]_i_2_n_0\
    );
\result_DDR_E2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_E2[5]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[6]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_E2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_E2[5]_i_2_n_0\
    );
\result_DDR_E2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_E2[6]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[7]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_E2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_E2[6]_i_2_n_0\
    );
\result_DDR_E2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_E2[7]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[8]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_E2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_E2[7]_i_2_n_0\
    );
\result_DDR_E2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_E2[8]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[9]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_E2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_E2[8]_i_2_n_0\
    );
\result_DDR_E2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_E2[9]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[15]\(3),
      I3 => \result_DDR_E2[10]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[15]\(2),
      I5 => \result_DDR_E2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_E2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_E2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_F1_reg[0]\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_F1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[1]\ : in STD_LOGIC;
    \result_DDR_F1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[2]\ : in STD_LOGIC;
    \result_DDR_F1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[3]\ : in STD_LOGIC;
    \result_DDR_F1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[4]\ : in STD_LOGIC;
    \result_DDR_F1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[5]\ : in STD_LOGIC;
    \result_DDR_F1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[6]\ : in STD_LOGIC;
    \result_DDR_F1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[7]\ : in STD_LOGIC;
    \result_DDR_F1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[8]\ : in STD_LOGIC;
    \result_DDR_F1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[9]\ : in STD_LOGIC;
    \result_DDR_F1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[10]\ : in STD_LOGIC;
    \result_DDR_F1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[11]\ : in STD_LOGIC;
    \result_DDR_F1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[12]\ : in STD_LOGIC;
    \result_DDR_F1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[13]\ : in STD_LOGIC;
    \result_DDR_F1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[14]\ : in STD_LOGIC;
    \result_DDR_F1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_32 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_32;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_32 is
  signal \result_DDR_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_F1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[0]\,
      I1 => \result_DDR_F1[0]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[1]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_F1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[0]\,
      I1 => \result_DDR_F1_reg[0]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[0]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[0]_2\,
      O => \result_DDR_F1[0]_i_2_n_0\
    );
\result_DDR_F1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[10]\,
      I1 => \result_DDR_F1[10]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[11]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_F1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[10]\,
      I1 => \result_DDR_F1_reg[10]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[10]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[10]_2\,
      O => \result_DDR_F1[10]_i_2_n_0\
    );
\result_DDR_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[11]\,
      I1 => \result_DDR_F1[11]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[12]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_F1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[11]\,
      I1 => \result_DDR_F1_reg[11]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[11]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[11]_2\,
      O => \result_DDR_F1[11]_i_2_n_0\
    );
\result_DDR_F1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[12]\,
      I1 => \result_DDR_F1[12]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[13]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_F1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[12]\,
      I1 => \result_DDR_F1_reg[12]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[12]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[12]_2\,
      O => \result_DDR_F1[12]_i_2_n_0\
    );
\result_DDR_F1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[13]\,
      I1 => \result_DDR_F1[13]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[14]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_F1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[13]\,
      I1 => \result_DDR_F1_reg[13]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[13]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[13]_2\,
      O => \result_DDR_F1[13]_i_2_n_0\
    );
\result_DDR_F1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[14]\,
      I1 => \result_DDR_F1[14]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[15]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[14]\,
      I1 => \result_DDR_F1_reg[14]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[14]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[14]_2\,
      O => \result_DDR_F1[14]_i_2_n_0\
    );
\result_DDR_F1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]_0\,
      I1 => \result_DDR_F1[15]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[15]_i_3_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]_0\,
      I1 => \result_DDR_F1_reg[15]_9\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[15]_10\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[15]_11\,
      O => \result_DDR_F1[15]_i_2_n_0\
    );
\result_DDR_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]_5\,
      I1 => \result_DDR_F1_reg[15]_6\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[15]_7\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[15]_8\,
      O => \result_DDR_F1[15]_i_3_n_0\
    );
\result_DDR_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]_1\,
      I1 => \result_DDR_F1_reg[15]_2\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[15]_3\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[15]_4\,
      O => \result_DDR_F1[15]_i_4_n_0\
    );
\result_DDR_F1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[1]\,
      I1 => \result_DDR_F1[1]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[2]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_F1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[1]\,
      I1 => \result_DDR_F1_reg[1]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[1]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[1]_2\,
      O => \result_DDR_F1[1]_i_2_n_0\
    );
\result_DDR_F1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[2]\,
      I1 => \result_DDR_F1[2]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[3]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_F1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[2]\,
      I1 => \result_DDR_F1_reg[2]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[2]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[2]_2\,
      O => \result_DDR_F1[2]_i_2_n_0\
    );
\result_DDR_F1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[3]\,
      I1 => \result_DDR_F1[3]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[4]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_F1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[3]\,
      I1 => \result_DDR_F1_reg[3]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[3]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[3]_2\,
      O => \result_DDR_F1[3]_i_2_n_0\
    );
\result_DDR_F1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[4]\,
      I1 => \result_DDR_F1[4]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[5]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_F1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[4]\,
      I1 => \result_DDR_F1_reg[4]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[4]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[4]_2\,
      O => \result_DDR_F1[4]_i_2_n_0\
    );
\result_DDR_F1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[5]\,
      I1 => \result_DDR_F1[5]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[6]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_F1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[5]\,
      I1 => \result_DDR_F1_reg[5]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[5]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[5]_2\,
      O => \result_DDR_F1[5]_i_2_n_0\
    );
\result_DDR_F1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[6]\,
      I1 => \result_DDR_F1[6]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[7]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_F1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[6]\,
      I1 => \result_DDR_F1_reg[6]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[6]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[6]_2\,
      O => \result_DDR_F1[6]_i_2_n_0\
    );
\result_DDR_F1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[7]\,
      I1 => \result_DDR_F1[7]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[8]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_F1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[7]\,
      I1 => \result_DDR_F1_reg[7]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[7]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[7]_2\,
      O => \result_DDR_F1[7]_i_2_n_0\
    );
\result_DDR_F1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[8]\,
      I1 => \result_DDR_F1[8]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[9]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_F1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[8]\,
      I1 => \result_DDR_F1_reg[8]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[8]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[8]_2\,
      O => \result_DDR_F1[8]_i_2_n_0\
    );
\result_DDR_F1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[9]\,
      I1 => \result_DDR_F1[9]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[15]\(3),
      I3 => \result_DDR_F1[10]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[15]\(2),
      I5 => \result_DDR_F1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_F1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_F1_reg[9]\,
      I1 => \result_DDR_F1_reg[9]_0\,
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => \result_DDR_F1_reg[9]_1\,
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => \result_DDR_F1_reg[9]_2\,
      O => \result_DDR_F1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_F2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_33 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_33;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_33 is
  signal \result_DDR_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_F2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_F2[0]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[1]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_F2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_F2[0]_i_2_n_0\
    );
\result_DDR_F2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_F2[10]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[11]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_F2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_F2[10]_i_2_n_0\
    );
\result_DDR_F2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_F2[11]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[12]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_F2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_F2[11]_i_2_n_0\
    );
\result_DDR_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_F2[12]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[13]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_F2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_F2[12]_i_2_n_0\
    );
\result_DDR_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_F2[13]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[14]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_F2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_F2[13]_i_2_n_0\
    );
\result_DDR_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_F2[14]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[15]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_F2[14]_i_2_n_0\
    );
\result_DDR_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_F2[15]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[15]_i_3_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_F2[15]_i_2_n_0\
    );
\result_DDR_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_F2[15]_i_3_n_0\
    );
\result_DDR_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_F2[15]_i_4_n_0\
    );
\result_DDR_F2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_F2[1]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[2]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_F2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_F2[1]_i_2_n_0\
    );
\result_DDR_F2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_F2[2]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[3]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_F2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_F2[2]_i_2_n_0\
    );
\result_DDR_F2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_F2[3]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[4]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_F2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_F2[3]_i_2_n_0\
    );
\result_DDR_F2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_F2[4]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[5]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_F2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_F2[4]_i_2_n_0\
    );
\result_DDR_F2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_F2[5]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[6]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_F2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_F2[5]_i_2_n_0\
    );
\result_DDR_F2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_F2[6]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[7]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_F2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_F2[6]_i_2_n_0\
    );
\result_DDR_F2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_F2[7]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[8]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_F2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_F2[7]_i_2_n_0\
    );
\result_DDR_F2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_F2[8]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[9]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_F2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_F2[8]_i_2_n_0\
    );
\result_DDR_F2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_F2[9]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[15]\(3),
      I3 => \result_DDR_F2[10]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[15]\(2),
      I5 => \result_DDR_F2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_F2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_F2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_G1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_34 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_34;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_34 is
  signal \result_DDR_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_G1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_G1[0]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[1]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_G1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_G1[0]_i_2_n_0\
    );
\result_DDR_G1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_G1[10]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[11]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_G1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_G1[10]_i_2_n_0\
    );
\result_DDR_G1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_G1[11]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[12]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_G1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_G1[11]_i_2_n_0\
    );
\result_DDR_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_G1[12]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[13]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_G1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_G1[12]_i_2_n_0\
    );
\result_DDR_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_G1[13]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[14]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_G1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_G1[13]_i_2_n_0\
    );
\result_DDR_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_G1[14]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[15]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_G1[14]_i_2_n_0\
    );
\result_DDR_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_G1[15]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[15]_i_3_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_G1[15]_i_2_n_0\
    );
\result_DDR_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_G1[15]_i_3_n_0\
    );
\result_DDR_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_G1[15]_i_4_n_0\
    );
\result_DDR_G1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_G1[1]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[2]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_G1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_G1[1]_i_2_n_0\
    );
\result_DDR_G1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_G1[2]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[3]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_G1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_G1[2]_i_2_n_0\
    );
\result_DDR_G1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_G1[3]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[4]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_G1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_G1[3]_i_2_n_0\
    );
\result_DDR_G1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_G1[4]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[5]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_G1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_G1[4]_i_2_n_0\
    );
\result_DDR_G1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_G1[5]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[6]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_G1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_G1[5]_i_2_n_0\
    );
\result_DDR_G1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_G1[6]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[7]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_G1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_G1[6]_i_2_n_0\
    );
\result_DDR_G1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_G1[7]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[8]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_G1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_G1[7]_i_2_n_0\
    );
\result_DDR_G1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_G1[8]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[9]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_G1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_G1[8]_i_2_n_0\
    );
\result_DDR_G1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_G1[9]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[15]\(3),
      I3 => \result_DDR_G1[10]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[15]\(2),
      I5 => \result_DDR_G1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_G1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_G1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_G2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_35 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_35;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_35 is
  signal \result_DDR_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_G2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_G2[0]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[1]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_G2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_G2[0]_i_2_n_0\
    );
\result_DDR_G2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_G2[10]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[11]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_G2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_G2[10]_i_2_n_0\
    );
\result_DDR_G2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_G2[11]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[12]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_G2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_G2[11]_i_2_n_0\
    );
\result_DDR_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_G2[12]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[13]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_G2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_G2[12]_i_2_n_0\
    );
\result_DDR_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_G2[13]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[14]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_G2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_G2[13]_i_2_n_0\
    );
\result_DDR_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_G2[14]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[15]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_G2[14]_i_2_n_0\
    );
\result_DDR_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_G2[15]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[15]_i_3_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_G2[15]_i_2_n_0\
    );
\result_DDR_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_G2[15]_i_3_n_0\
    );
\result_DDR_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_G2[15]_i_4_n_0\
    );
\result_DDR_G2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_G2[1]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[2]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_G2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_G2[1]_i_2_n_0\
    );
\result_DDR_G2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_G2[2]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[3]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_G2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_G2[2]_i_2_n_0\
    );
\result_DDR_G2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_G2[3]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[4]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_G2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_G2[3]_i_2_n_0\
    );
\result_DDR_G2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_G2[4]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[5]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_G2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_G2[4]_i_2_n_0\
    );
\result_DDR_G2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_G2[5]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[6]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_G2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_G2[5]_i_2_n_0\
    );
\result_DDR_G2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_G2[6]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[7]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_G2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_G2[6]_i_2_n_0\
    );
\result_DDR_G2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_G2[7]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[8]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_G2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_G2[7]_i_2_n_0\
    );
\result_DDR_G2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_G2[8]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[9]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_G2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_G2[8]_i_2_n_0\
    );
\result_DDR_G2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_G2[9]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[15]\(3),
      I3 => \result_DDR_G2[10]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[15]\(2),
      I5 => \result_DDR_G2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_G2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_G2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_H1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_36 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_36;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_36 is
  signal \result_DDR_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_H1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_H1[0]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[1]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_H1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_H1[0]_i_2_n_0\
    );
\result_DDR_H1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_H1[10]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[11]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_H1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_H1[10]_i_2_n_0\
    );
\result_DDR_H1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_H1[11]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[12]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_H1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_H1[11]_i_2_n_0\
    );
\result_DDR_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_H1[12]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[13]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_H1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_H1[12]_i_2_n_0\
    );
\result_DDR_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_H1[13]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[14]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_H1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_H1[13]_i_2_n_0\
    );
\result_DDR_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_H1[14]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[15]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_H1[14]_i_2_n_0\
    );
\result_DDR_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_H1[15]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[15]_i_3_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_H1[15]_i_2_n_0\
    );
\result_DDR_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_H1[15]_i_3_n_0\
    );
\result_DDR_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_H1[15]_i_4_n_0\
    );
\result_DDR_H1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_H1[1]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[2]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_H1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_H1[1]_i_2_n_0\
    );
\result_DDR_H1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_H1[2]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[3]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_H1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_H1[2]_i_2_n_0\
    );
\result_DDR_H1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_H1[3]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[4]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_H1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_H1[3]_i_2_n_0\
    );
\result_DDR_H1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_H1[4]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[5]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_H1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_H1[4]_i_2_n_0\
    );
\result_DDR_H1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_H1[5]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[6]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_H1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_H1[5]_i_2_n_0\
    );
\result_DDR_H1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_H1[6]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[7]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_H1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_H1[6]_i_2_n_0\
    );
\result_DDR_H1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_H1[7]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[8]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_H1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_H1[7]_i_2_n_0\
    );
\result_DDR_H1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_H1[8]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[9]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_H1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_H1[8]_i_2_n_0\
    );
\result_DDR_H1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_H1[9]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[15]\(3),
      I3 => \result_DDR_H1[10]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[15]\(2),
      I5 => \result_DDR_H1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_H1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_H1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_H2_reg[0]\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_H2_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[1]\ : in STD_LOGIC;
    \result_DDR_H2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[2]\ : in STD_LOGIC;
    \result_DDR_H2_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[3]\ : in STD_LOGIC;
    \result_DDR_H2_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[4]\ : in STD_LOGIC;
    \result_DDR_H2_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[5]\ : in STD_LOGIC;
    \result_DDR_H2_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[6]\ : in STD_LOGIC;
    \result_DDR_H2_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[7]\ : in STD_LOGIC;
    \result_DDR_H2_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[8]\ : in STD_LOGIC;
    \result_DDR_H2_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[9]\ : in STD_LOGIC;
    \result_DDR_H2_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[10]\ : in STD_LOGIC;
    \result_DDR_H2_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[11]\ : in STD_LOGIC;
    \result_DDR_H2_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[12]\ : in STD_LOGIC;
    \result_DDR_H2_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[13]\ : in STD_LOGIC;
    \result_DDR_H2_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[14]\ : in STD_LOGIC;
    \result_DDR_H2_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_37 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_37;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_37 is
  signal \result_DDR_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_H2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[0]\,
      I1 => \result_DDR_H2[0]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[1]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_H2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[0]\,
      I1 => \result_DDR_H2_reg[0]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[0]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[0]_2\,
      O => \result_DDR_H2[0]_i_2_n_0\
    );
\result_DDR_H2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[10]\,
      I1 => \result_DDR_H2[10]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[11]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_H2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[10]\,
      I1 => \result_DDR_H2_reg[10]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[10]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[10]_2\,
      O => \result_DDR_H2[10]_i_2_n_0\
    );
\result_DDR_H2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[11]\,
      I1 => \result_DDR_H2[11]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[12]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_H2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[11]\,
      I1 => \result_DDR_H2_reg[11]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[11]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[11]_2\,
      O => \result_DDR_H2[11]_i_2_n_0\
    );
\result_DDR_H2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[12]\,
      I1 => \result_DDR_H2[12]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[13]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_H2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[12]\,
      I1 => \result_DDR_H2_reg[12]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[12]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[12]_2\,
      O => \result_DDR_H2[12]_i_2_n_0\
    );
\result_DDR_H2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[13]\,
      I1 => \result_DDR_H2[13]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[14]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_H2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[13]\,
      I1 => \result_DDR_H2_reg[13]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[13]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[13]_2\,
      O => \result_DDR_H2[13]_i_2_n_0\
    );
\result_DDR_H2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[14]\,
      I1 => \result_DDR_H2[14]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[15]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[14]\,
      I1 => \result_DDR_H2_reg[14]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[14]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[14]_2\,
      O => \result_DDR_H2[14]_i_2_n_0\
    );
\result_DDR_H2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]_0\,
      I1 => \result_DDR_H2[15]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[15]_i_3_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]_0\,
      I1 => \result_DDR_H2_reg[15]_9\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[15]_10\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[15]_11\,
      O => \result_DDR_H2[15]_i_2_n_0\
    );
\result_DDR_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]_5\,
      I1 => \result_DDR_H2_reg[15]_6\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[15]_7\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[15]_8\,
      O => \result_DDR_H2[15]_i_3_n_0\
    );
\result_DDR_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]_1\,
      I1 => \result_DDR_H2_reg[15]_2\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[15]_3\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[15]_4\,
      O => \result_DDR_H2[15]_i_4_n_0\
    );
\result_DDR_H2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[1]\,
      I1 => \result_DDR_H2[1]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[2]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_H2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[1]\,
      I1 => \result_DDR_H2_reg[1]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[1]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[1]_2\,
      O => \result_DDR_H2[1]_i_2_n_0\
    );
\result_DDR_H2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[2]\,
      I1 => \result_DDR_H2[2]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[3]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_H2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[2]\,
      I1 => \result_DDR_H2_reg[2]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[2]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[2]_2\,
      O => \result_DDR_H2[2]_i_2_n_0\
    );
\result_DDR_H2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[3]\,
      I1 => \result_DDR_H2[3]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[4]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_H2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[3]\,
      I1 => \result_DDR_H2_reg[3]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[3]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[3]_2\,
      O => \result_DDR_H2[3]_i_2_n_0\
    );
\result_DDR_H2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[4]\,
      I1 => \result_DDR_H2[4]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[5]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_H2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[4]\,
      I1 => \result_DDR_H2_reg[4]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[4]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[4]_2\,
      O => \result_DDR_H2[4]_i_2_n_0\
    );
\result_DDR_H2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[5]\,
      I1 => \result_DDR_H2[5]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[6]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_H2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[5]\,
      I1 => \result_DDR_H2_reg[5]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[5]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[5]_2\,
      O => \result_DDR_H2[5]_i_2_n_0\
    );
\result_DDR_H2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[6]\,
      I1 => \result_DDR_H2[6]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[7]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_H2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[6]\,
      I1 => \result_DDR_H2_reg[6]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[6]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[6]_2\,
      O => \result_DDR_H2[6]_i_2_n_0\
    );
\result_DDR_H2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[7]\,
      I1 => \result_DDR_H2[7]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[8]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_H2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[7]\,
      I1 => \result_DDR_H2_reg[7]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[7]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[7]_2\,
      O => \result_DDR_H2[7]_i_2_n_0\
    );
\result_DDR_H2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[8]\,
      I1 => \result_DDR_H2[8]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[9]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_H2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[8]\,
      I1 => \result_DDR_H2_reg[8]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[8]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[8]_2\,
      O => \result_DDR_H2[8]_i_2_n_0\
    );
\result_DDR_H2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[9]\,
      I1 => \result_DDR_H2[9]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[15]\(3),
      I3 => \result_DDR_H2[10]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[15]\(2),
      I5 => \result_DDR_H2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_H2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_H2_reg[9]\,
      I1 => \result_DDR_H2_reg[9]_0\,
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => \result_DDR_H2_reg[9]_1\,
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => \result_DDR_H2_reg[9]_2\,
      O => \result_DDR_H2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_I1_reg[0]\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_I1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[1]\ : in STD_LOGIC;
    \result_DDR_I1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[2]\ : in STD_LOGIC;
    \result_DDR_I1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[3]\ : in STD_LOGIC;
    \result_DDR_I1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[4]\ : in STD_LOGIC;
    \result_DDR_I1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[5]\ : in STD_LOGIC;
    \result_DDR_I1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[6]\ : in STD_LOGIC;
    \result_DDR_I1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[7]\ : in STD_LOGIC;
    \result_DDR_I1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[8]\ : in STD_LOGIC;
    \result_DDR_I1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[9]\ : in STD_LOGIC;
    \result_DDR_I1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[10]\ : in STD_LOGIC;
    \result_DDR_I1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[11]\ : in STD_LOGIC;
    \result_DDR_I1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[12]\ : in STD_LOGIC;
    \result_DDR_I1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[13]\ : in STD_LOGIC;
    \result_DDR_I1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[14]\ : in STD_LOGIC;
    \result_DDR_I1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_38 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_38;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_38 is
  signal \result_DDR_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_I1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[0]\,
      I1 => \result_DDR_I1[0]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[1]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_I1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[0]\,
      I1 => \result_DDR_I1_reg[0]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[0]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[0]_2\,
      O => \result_DDR_I1[0]_i_2_n_0\
    );
\result_DDR_I1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[10]\,
      I1 => \result_DDR_I1[10]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[11]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_I1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[10]\,
      I1 => \result_DDR_I1_reg[10]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[10]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[10]_2\,
      O => \result_DDR_I1[10]_i_2_n_0\
    );
\result_DDR_I1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[11]\,
      I1 => \result_DDR_I1[11]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[12]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_I1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[11]\,
      I1 => \result_DDR_I1_reg[11]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[11]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[11]_2\,
      O => \result_DDR_I1[11]_i_2_n_0\
    );
\result_DDR_I1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[12]\,
      I1 => \result_DDR_I1[12]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[13]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_I1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[12]\,
      I1 => \result_DDR_I1_reg[12]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[12]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[12]_2\,
      O => \result_DDR_I1[12]_i_2_n_0\
    );
\result_DDR_I1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[13]\,
      I1 => \result_DDR_I1[13]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[14]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_I1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[13]\,
      I1 => \result_DDR_I1_reg[13]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[13]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[13]_2\,
      O => \result_DDR_I1[13]_i_2_n_0\
    );
\result_DDR_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[14]\,
      I1 => \result_DDR_I1[14]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[15]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[14]\,
      I1 => \result_DDR_I1_reg[14]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[14]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[14]_2\,
      O => \result_DDR_I1[14]_i_2_n_0\
    );
\result_DDR_I1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]_0\,
      I1 => \result_DDR_I1[15]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[15]_i_3_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]_0\,
      I1 => \result_DDR_I1_reg[15]_9\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[15]_10\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[15]_11\,
      O => \result_DDR_I1[15]_i_2_n_0\
    );
\result_DDR_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]_5\,
      I1 => \result_DDR_I1_reg[15]_6\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[15]_7\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[15]_8\,
      O => \result_DDR_I1[15]_i_3_n_0\
    );
\result_DDR_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]_1\,
      I1 => \result_DDR_I1_reg[15]_2\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[15]_3\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[15]_4\,
      O => \result_DDR_I1[15]_i_4_n_0\
    );
\result_DDR_I1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[1]\,
      I1 => \result_DDR_I1[1]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[2]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_I1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[1]\,
      I1 => \result_DDR_I1_reg[1]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[1]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[1]_2\,
      O => \result_DDR_I1[1]_i_2_n_0\
    );
\result_DDR_I1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[2]\,
      I1 => \result_DDR_I1[2]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[3]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_I1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[2]\,
      I1 => \result_DDR_I1_reg[2]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[2]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[2]_2\,
      O => \result_DDR_I1[2]_i_2_n_0\
    );
\result_DDR_I1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[3]\,
      I1 => \result_DDR_I1[3]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[4]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_I1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[3]\,
      I1 => \result_DDR_I1_reg[3]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[3]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[3]_2\,
      O => \result_DDR_I1[3]_i_2_n_0\
    );
\result_DDR_I1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[4]\,
      I1 => \result_DDR_I1[4]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[5]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_I1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[4]\,
      I1 => \result_DDR_I1_reg[4]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[4]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[4]_2\,
      O => \result_DDR_I1[4]_i_2_n_0\
    );
\result_DDR_I1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[5]\,
      I1 => \result_DDR_I1[5]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[6]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_I1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[5]\,
      I1 => \result_DDR_I1_reg[5]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[5]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[5]_2\,
      O => \result_DDR_I1[5]_i_2_n_0\
    );
\result_DDR_I1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[6]\,
      I1 => \result_DDR_I1[6]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[7]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_I1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[6]\,
      I1 => \result_DDR_I1_reg[6]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[6]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[6]_2\,
      O => \result_DDR_I1[6]_i_2_n_0\
    );
\result_DDR_I1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[7]\,
      I1 => \result_DDR_I1[7]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[8]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_I1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[7]\,
      I1 => \result_DDR_I1_reg[7]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[7]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[7]_2\,
      O => \result_DDR_I1[7]_i_2_n_0\
    );
\result_DDR_I1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[8]\,
      I1 => \result_DDR_I1[8]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[9]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_I1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[8]\,
      I1 => \result_DDR_I1_reg[8]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[8]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[8]_2\,
      O => \result_DDR_I1[8]_i_2_n_0\
    );
\result_DDR_I1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[9]\,
      I1 => \result_DDR_I1[9]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[15]\(3),
      I3 => \result_DDR_I1[10]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[15]\(2),
      I5 => \result_DDR_I1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_I1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I1_reg[9]\,
      I1 => \result_DDR_I1_reg[9]_0\,
      I2 => \result_DDR_I1_reg[15]\(1),
      I3 => \result_DDR_I1_reg[9]_1\,
      I4 => \result_DDR_I1_reg[15]\(0),
      I5 => \result_DDR_I1_reg[9]_2\,
      O => \result_DDR_I1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_I2_reg[0]\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_I2_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[2]\ : in STD_LOGIC;
    \result_DDR_I2_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[3]\ : in STD_LOGIC;
    \result_DDR_I2_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[4]\ : in STD_LOGIC;
    \result_DDR_I2_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[5]\ : in STD_LOGIC;
    \result_DDR_I2_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[6]\ : in STD_LOGIC;
    \result_DDR_I2_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[7]\ : in STD_LOGIC;
    \result_DDR_I2_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[8]\ : in STD_LOGIC;
    \result_DDR_I2_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[9]\ : in STD_LOGIC;
    \result_DDR_I2_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[10]\ : in STD_LOGIC;
    \result_DDR_I2_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[11]\ : in STD_LOGIC;
    \result_DDR_I2_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[12]\ : in STD_LOGIC;
    \result_DDR_I2_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[13]\ : in STD_LOGIC;
    \result_DDR_I2_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[14]\ : in STD_LOGIC;
    \result_DDR_I2_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_39 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_39;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_39 is
  signal \result_DDR_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_I2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[0]\,
      I1 => \result_DDR_I2[0]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[1]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_I2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[0]\,
      I1 => \result_DDR_I2_reg[0]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[0]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[0]_2\,
      O => \result_DDR_I2[0]_i_2_n_0\
    );
\result_DDR_I2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[10]\,
      I1 => \result_DDR_I2[10]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[11]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_I2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[10]\,
      I1 => \result_DDR_I2_reg[10]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[10]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[10]_2\,
      O => \result_DDR_I2[10]_i_2_n_0\
    );
\result_DDR_I2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[11]\,
      I1 => \result_DDR_I2[11]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[12]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_I2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[11]\,
      I1 => \result_DDR_I2_reg[11]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[11]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[11]_2\,
      O => \result_DDR_I2[11]_i_2_n_0\
    );
\result_DDR_I2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[12]\,
      I1 => \result_DDR_I2[12]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[13]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_I2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[12]\,
      I1 => \result_DDR_I2_reg[12]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[12]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[12]_2\,
      O => \result_DDR_I2[12]_i_2_n_0\
    );
\result_DDR_I2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[13]\,
      I1 => \result_DDR_I2[13]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[14]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_I2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[13]\,
      I1 => \result_DDR_I2_reg[13]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[13]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[13]_2\,
      O => \result_DDR_I2[13]_i_2_n_0\
    );
\result_DDR_I2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[14]\,
      I1 => \result_DDR_I2[14]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[15]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[14]\,
      I1 => \result_DDR_I2_reg[14]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[14]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[14]_2\,
      O => \result_DDR_I2[14]_i_2_n_0\
    );
\result_DDR_I2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]_0\,
      I1 => \result_DDR_I2[15]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[15]_i_3_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]_0\,
      I1 => \result_DDR_I2_reg[15]_9\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[15]_10\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[15]_11\,
      O => \result_DDR_I2[15]_i_2_n_0\
    );
\result_DDR_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]_5\,
      I1 => \result_DDR_I2_reg[15]_6\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[15]_7\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[15]_8\,
      O => \result_DDR_I2[15]_i_3_n_0\
    );
\result_DDR_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]_1\,
      I1 => \result_DDR_I2_reg[15]_2\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[15]_3\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[15]_4\,
      O => \result_DDR_I2[15]_i_4_n_0\
    );
\result_DDR_I2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[1]\,
      I1 => \result_DDR_I2[1]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[2]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_I2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[1]\,
      I1 => \result_DDR_I2_reg[1]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[1]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[1]_2\,
      O => \result_DDR_I2[1]_i_2_n_0\
    );
\result_DDR_I2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[2]\,
      I1 => \result_DDR_I2[2]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[3]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_I2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[2]\,
      I1 => \result_DDR_I2_reg[2]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[2]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[2]_2\,
      O => \result_DDR_I2[2]_i_2_n_0\
    );
\result_DDR_I2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[3]\,
      I1 => \result_DDR_I2[3]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[4]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_I2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[3]\,
      I1 => \result_DDR_I2_reg[3]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[3]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[3]_2\,
      O => \result_DDR_I2[3]_i_2_n_0\
    );
\result_DDR_I2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[4]\,
      I1 => \result_DDR_I2[4]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[5]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_I2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[4]\,
      I1 => \result_DDR_I2_reg[4]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[4]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[4]_2\,
      O => \result_DDR_I2[4]_i_2_n_0\
    );
\result_DDR_I2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[5]\,
      I1 => \result_DDR_I2[5]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[6]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_I2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[5]\,
      I1 => \result_DDR_I2_reg[5]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[5]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[5]_2\,
      O => \result_DDR_I2[5]_i_2_n_0\
    );
\result_DDR_I2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[6]\,
      I1 => \result_DDR_I2[6]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[7]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_I2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[6]\,
      I1 => \result_DDR_I2_reg[6]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[6]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[6]_2\,
      O => \result_DDR_I2[6]_i_2_n_0\
    );
\result_DDR_I2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[7]\,
      I1 => \result_DDR_I2[7]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[8]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_I2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[7]\,
      I1 => \result_DDR_I2_reg[7]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[7]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[7]_2\,
      O => \result_DDR_I2[7]_i_2_n_0\
    );
\result_DDR_I2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[8]\,
      I1 => \result_DDR_I2[8]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[9]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_I2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[8]\,
      I1 => \result_DDR_I2_reg[8]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[8]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[8]_2\,
      O => \result_DDR_I2[8]_i_2_n_0\
    );
\result_DDR_I2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[9]\,
      I1 => \result_DDR_I2[9]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[15]\(3),
      I3 => \result_DDR_I2[10]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[15]\(2),
      I5 => \result_DDR_I2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_I2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_I2_reg[9]\,
      I1 => \result_DDR_I2_reg[9]_0\,
      I2 => \result_DDR_I2_reg[15]\(1),
      I3 => \result_DDR_I2_reg[9]_1\,
      I4 => \result_DDR_I2_reg[15]\(0),
      I5 => \result_DDR_I2_reg[9]_2\,
      O => \result_DDR_I2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_J1_reg[0]\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_J1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[1]\ : in STD_LOGIC;
    \result_DDR_J1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[2]\ : in STD_LOGIC;
    \result_DDR_J1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[3]\ : in STD_LOGIC;
    \result_DDR_J1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[4]\ : in STD_LOGIC;
    \result_DDR_J1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[5]\ : in STD_LOGIC;
    \result_DDR_J1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[6]\ : in STD_LOGIC;
    \result_DDR_J1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[7]\ : in STD_LOGIC;
    \result_DDR_J1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[8]\ : in STD_LOGIC;
    \result_DDR_J1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[9]\ : in STD_LOGIC;
    \result_DDR_J1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[10]\ : in STD_LOGIC;
    \result_DDR_J1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[11]\ : in STD_LOGIC;
    \result_DDR_J1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[12]\ : in STD_LOGIC;
    \result_DDR_J1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[13]\ : in STD_LOGIC;
    \result_DDR_J1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[14]\ : in STD_LOGIC;
    \result_DDR_J1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_40 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_40;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_40 is
  signal \result_DDR_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_J1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[0]\,
      I1 => \result_DDR_J1[0]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[1]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_J1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[0]\,
      I1 => \result_DDR_J1_reg[0]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[0]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[0]_2\,
      O => \result_DDR_J1[0]_i_2_n_0\
    );
\result_DDR_J1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[10]\,
      I1 => \result_DDR_J1[10]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[11]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_J1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[10]\,
      I1 => \result_DDR_J1_reg[10]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[10]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[10]_2\,
      O => \result_DDR_J1[10]_i_2_n_0\
    );
\result_DDR_J1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[11]\,
      I1 => \result_DDR_J1[11]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[12]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_J1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[11]\,
      I1 => \result_DDR_J1_reg[11]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[11]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[11]_2\,
      O => \result_DDR_J1[11]_i_2_n_0\
    );
\result_DDR_J1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[12]\,
      I1 => \result_DDR_J1[12]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[13]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_J1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[12]\,
      I1 => \result_DDR_J1_reg[12]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[12]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[12]_2\,
      O => \result_DDR_J1[12]_i_2_n_0\
    );
\result_DDR_J1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[13]\,
      I1 => \result_DDR_J1[13]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[14]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_J1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[13]\,
      I1 => \result_DDR_J1_reg[13]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[13]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[13]_2\,
      O => \result_DDR_J1[13]_i_2_n_0\
    );
\result_DDR_J1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[14]\,
      I1 => \result_DDR_J1[14]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[15]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[14]\,
      I1 => \result_DDR_J1_reg[14]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[14]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[14]_2\,
      O => \result_DDR_J1[14]_i_2_n_0\
    );
\result_DDR_J1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]_0\,
      I1 => \result_DDR_J1[15]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[15]_i_3_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]_0\,
      I1 => \result_DDR_J1_reg[15]_9\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[15]_10\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[15]_11\,
      O => \result_DDR_J1[15]_i_2_n_0\
    );
\result_DDR_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]_5\,
      I1 => \result_DDR_J1_reg[15]_6\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[15]_7\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[15]_8\,
      O => \result_DDR_J1[15]_i_3_n_0\
    );
\result_DDR_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]_1\,
      I1 => \result_DDR_J1_reg[15]_2\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[15]_3\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[15]_4\,
      O => \result_DDR_J1[15]_i_4_n_0\
    );
\result_DDR_J1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[1]\,
      I1 => \result_DDR_J1[1]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[2]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_J1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[1]\,
      I1 => \result_DDR_J1_reg[1]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[1]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[1]_2\,
      O => \result_DDR_J1[1]_i_2_n_0\
    );
\result_DDR_J1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[2]\,
      I1 => \result_DDR_J1[2]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[3]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_J1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[2]\,
      I1 => \result_DDR_J1_reg[2]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[2]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[2]_2\,
      O => \result_DDR_J1[2]_i_2_n_0\
    );
\result_DDR_J1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[3]\,
      I1 => \result_DDR_J1[3]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[4]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_J1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[3]\,
      I1 => \result_DDR_J1_reg[3]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[3]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[3]_2\,
      O => \result_DDR_J1[3]_i_2_n_0\
    );
\result_DDR_J1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[4]\,
      I1 => \result_DDR_J1[4]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[5]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_J1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[4]\,
      I1 => \result_DDR_J1_reg[4]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[4]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[4]_2\,
      O => \result_DDR_J1[4]_i_2_n_0\
    );
\result_DDR_J1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[5]\,
      I1 => \result_DDR_J1[5]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[6]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_J1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[5]\,
      I1 => \result_DDR_J1_reg[5]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[5]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[5]_2\,
      O => \result_DDR_J1[5]_i_2_n_0\
    );
\result_DDR_J1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[6]\,
      I1 => \result_DDR_J1[6]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[7]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_J1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[6]\,
      I1 => \result_DDR_J1_reg[6]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[6]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[6]_2\,
      O => \result_DDR_J1[6]_i_2_n_0\
    );
\result_DDR_J1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[7]\,
      I1 => \result_DDR_J1[7]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[8]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_J1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[7]\,
      I1 => \result_DDR_J1_reg[7]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[7]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[7]_2\,
      O => \result_DDR_J1[7]_i_2_n_0\
    );
\result_DDR_J1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[8]\,
      I1 => \result_DDR_J1[8]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[9]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_J1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[8]\,
      I1 => \result_DDR_J1_reg[8]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[8]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[8]_2\,
      O => \result_DDR_J1[8]_i_2_n_0\
    );
\result_DDR_J1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[9]\,
      I1 => \result_DDR_J1[9]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[15]\(3),
      I3 => \result_DDR_J1[10]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[15]\(2),
      I5 => \result_DDR_J1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_J1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J1_reg[9]\,
      I1 => \result_DDR_J1_reg[9]_0\,
      I2 => \result_DDR_J1_reg[15]\(1),
      I3 => \result_DDR_J1_reg[9]_1\,
      I4 => \result_DDR_J1_reg[15]\(0),
      I5 => \result_DDR_J1_reg[9]_2\,
      O => \result_DDR_J1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_A2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_41 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_41;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_41 is
  signal \result_DDR_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_A2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_A2[0]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[1]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_A2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_A2[0]_i_2_n_0\
    );
\result_DDR_A2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_A2[10]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[11]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_A2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_A2[10]_i_2_n_0\
    );
\result_DDR_A2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_A2[11]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[12]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_A2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_A2[11]_i_2_n_0\
    );
\result_DDR_A2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_A2[12]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[13]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_A2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_A2[12]_i_2_n_0\
    );
\result_DDR_A2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_A2[13]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[14]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_A2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_A2[13]_i_2_n_0\
    );
\result_DDR_A2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_A2[14]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[15]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_A2[14]_i_2_n_0\
    );
\result_DDR_A2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_A2[15]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[15]_i_3_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_A2[15]_i_2_n_0\
    );
\result_DDR_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_A2[15]_i_3_n_0\
    );
\result_DDR_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_A2[15]_i_4_n_0\
    );
\result_DDR_A2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_A2[1]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[2]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_A2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_A2[1]_i_2_n_0\
    );
\result_DDR_A2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_A2[2]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[3]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_A2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_A2[2]_i_2_n_0\
    );
\result_DDR_A2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_A2[3]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[4]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_A2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_A2[3]_i_2_n_0\
    );
\result_DDR_A2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_A2[4]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[5]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_A2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_A2[4]_i_2_n_0\
    );
\result_DDR_A2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_A2[5]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[6]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_A2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_A2[5]_i_2_n_0\
    );
\result_DDR_A2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_A2[6]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[7]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_A2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_A2[6]_i_2_n_0\
    );
\result_DDR_A2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_A2[7]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[8]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_A2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_A2[7]_i_2_n_0\
    );
\result_DDR_A2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_A2[8]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[9]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_A2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_A2[8]_i_2_n_0\
    );
\result_DDR_A2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_A2[9]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[15]\(3),
      I3 => \result_DDR_A2[10]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[15]\(2),
      I5 => \result_DDR_A2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_A2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_A2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_J2_reg[0]\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_J2_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[1]\ : in STD_LOGIC;
    \result_DDR_J2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[2]\ : in STD_LOGIC;
    \result_DDR_J2_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[3]\ : in STD_LOGIC;
    \result_DDR_J2_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[4]\ : in STD_LOGIC;
    \result_DDR_J2_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[5]\ : in STD_LOGIC;
    \result_DDR_J2_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[6]\ : in STD_LOGIC;
    \result_DDR_J2_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[7]\ : in STD_LOGIC;
    \result_DDR_J2_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[8]\ : in STD_LOGIC;
    \result_DDR_J2_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[9]\ : in STD_LOGIC;
    \result_DDR_J2_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[10]\ : in STD_LOGIC;
    \result_DDR_J2_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[11]\ : in STD_LOGIC;
    \result_DDR_J2_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[12]\ : in STD_LOGIC;
    \result_DDR_J2_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[13]\ : in STD_LOGIC;
    \result_DDR_J2_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[14]\ : in STD_LOGIC;
    \result_DDR_J2_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_42 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_42;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_42 is
  signal \result_DDR_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_J2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[0]\,
      I1 => \result_DDR_J2[0]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[1]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_J2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[0]\,
      I1 => \result_DDR_J2_reg[0]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[0]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[0]_2\,
      O => \result_DDR_J2[0]_i_2_n_0\
    );
\result_DDR_J2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[10]\,
      I1 => \result_DDR_J2[10]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[11]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_J2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[10]\,
      I1 => \result_DDR_J2_reg[10]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[10]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[10]_2\,
      O => \result_DDR_J2[10]_i_2_n_0\
    );
\result_DDR_J2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[11]\,
      I1 => \result_DDR_J2[11]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[12]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_J2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[11]\,
      I1 => \result_DDR_J2_reg[11]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[11]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[11]_2\,
      O => \result_DDR_J2[11]_i_2_n_0\
    );
\result_DDR_J2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[12]\,
      I1 => \result_DDR_J2[12]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[13]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_J2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[12]\,
      I1 => \result_DDR_J2_reg[12]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[12]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[12]_2\,
      O => \result_DDR_J2[12]_i_2_n_0\
    );
\result_DDR_J2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[13]\,
      I1 => \result_DDR_J2[13]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[14]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_J2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[13]\,
      I1 => \result_DDR_J2_reg[13]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[13]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[13]_2\,
      O => \result_DDR_J2[13]_i_2_n_0\
    );
\result_DDR_J2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[14]\,
      I1 => \result_DDR_J2[14]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[15]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[14]\,
      I1 => \result_DDR_J2_reg[14]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[14]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[14]_2\,
      O => \result_DDR_J2[14]_i_2_n_0\
    );
\result_DDR_J2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]_0\,
      I1 => \result_DDR_J2[15]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[15]_i_3_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]_0\,
      I1 => \result_DDR_J2_reg[15]_9\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[15]_10\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[15]_11\,
      O => \result_DDR_J2[15]_i_2_n_0\
    );
\result_DDR_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]_5\,
      I1 => \result_DDR_J2_reg[15]_6\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[15]_7\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[15]_8\,
      O => \result_DDR_J2[15]_i_3_n_0\
    );
\result_DDR_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]_1\,
      I1 => \result_DDR_J2_reg[15]_2\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[15]_3\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[15]_4\,
      O => \result_DDR_J2[15]_i_4_n_0\
    );
\result_DDR_J2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[1]\,
      I1 => \result_DDR_J2[1]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[2]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_J2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[1]\,
      I1 => \result_DDR_J2_reg[1]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[1]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[1]_2\,
      O => \result_DDR_J2[1]_i_2_n_0\
    );
\result_DDR_J2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[2]\,
      I1 => \result_DDR_J2[2]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[3]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_J2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[2]\,
      I1 => \result_DDR_J2_reg[2]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[2]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[2]_2\,
      O => \result_DDR_J2[2]_i_2_n_0\
    );
\result_DDR_J2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[3]\,
      I1 => \result_DDR_J2[3]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[4]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_J2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[3]\,
      I1 => \result_DDR_J2_reg[3]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[3]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[3]_2\,
      O => \result_DDR_J2[3]_i_2_n_0\
    );
\result_DDR_J2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[4]\,
      I1 => \result_DDR_J2[4]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[5]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_J2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[4]\,
      I1 => \result_DDR_J2_reg[4]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[4]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[4]_2\,
      O => \result_DDR_J2[4]_i_2_n_0\
    );
\result_DDR_J2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[5]\,
      I1 => \result_DDR_J2[5]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[6]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_J2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[5]\,
      I1 => \result_DDR_J2_reg[5]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[5]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[5]_2\,
      O => \result_DDR_J2[5]_i_2_n_0\
    );
\result_DDR_J2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[6]\,
      I1 => \result_DDR_J2[6]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[7]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_J2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[6]\,
      I1 => \result_DDR_J2_reg[6]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[6]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[6]_2\,
      O => \result_DDR_J2[6]_i_2_n_0\
    );
\result_DDR_J2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[7]\,
      I1 => \result_DDR_J2[7]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[8]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_J2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[7]\,
      I1 => \result_DDR_J2_reg[7]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[7]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[7]_2\,
      O => \result_DDR_J2[7]_i_2_n_0\
    );
\result_DDR_J2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[8]\,
      I1 => \result_DDR_J2[8]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[9]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_J2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[8]\,
      I1 => \result_DDR_J2_reg[8]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[8]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[8]_2\,
      O => \result_DDR_J2[8]_i_2_n_0\
    );
\result_DDR_J2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[9]\,
      I1 => \result_DDR_J2[9]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[15]\(3),
      I3 => \result_DDR_J2[10]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[15]\(2),
      I5 => \result_DDR_J2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_J2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_J2_reg[9]\,
      I1 => \result_DDR_J2_reg[9]_0\,
      I2 => \result_DDR_J2_reg[15]\(1),
      I3 => \result_DDR_J2_reg[9]_1\,
      I4 => \result_DDR_J2_reg[15]\(0),
      I5 => \result_DDR_J2_reg[9]_2\,
      O => \result_DDR_J2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_K1_reg[0]\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_K1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[1]\ : in STD_LOGIC;
    \result_DDR_K1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[2]\ : in STD_LOGIC;
    \result_DDR_K1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[3]\ : in STD_LOGIC;
    \result_DDR_K1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[4]\ : in STD_LOGIC;
    \result_DDR_K1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[5]\ : in STD_LOGIC;
    \result_DDR_K1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[6]\ : in STD_LOGIC;
    \result_DDR_K1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[7]\ : in STD_LOGIC;
    \result_DDR_K1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[8]\ : in STD_LOGIC;
    \result_DDR_K1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[9]\ : in STD_LOGIC;
    \result_DDR_K1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[10]\ : in STD_LOGIC;
    \result_DDR_K1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[11]\ : in STD_LOGIC;
    \result_DDR_K1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[12]\ : in STD_LOGIC;
    \result_DDR_K1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[13]\ : in STD_LOGIC;
    \result_DDR_K1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[14]\ : in STD_LOGIC;
    \result_DDR_K1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_43 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_43;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_43 is
  signal \result_DDR_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_K1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[0]\,
      I1 => \result_DDR_K1[0]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[1]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_K1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[0]\,
      I1 => \result_DDR_K1_reg[0]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[0]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[0]_2\,
      O => \result_DDR_K1[0]_i_2_n_0\
    );
\result_DDR_K1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[10]\,
      I1 => \result_DDR_K1[10]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[11]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_K1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[10]\,
      I1 => \result_DDR_K1_reg[10]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[10]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[10]_2\,
      O => \result_DDR_K1[10]_i_2_n_0\
    );
\result_DDR_K1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[11]\,
      I1 => \result_DDR_K1[11]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[12]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_K1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[11]\,
      I1 => \result_DDR_K1_reg[11]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[11]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[11]_2\,
      O => \result_DDR_K1[11]_i_2_n_0\
    );
\result_DDR_K1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[12]\,
      I1 => \result_DDR_K1[12]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[13]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_K1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[12]\,
      I1 => \result_DDR_K1_reg[12]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[12]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[12]_2\,
      O => \result_DDR_K1[12]_i_2_n_0\
    );
\result_DDR_K1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[13]\,
      I1 => \result_DDR_K1[13]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[14]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_K1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[13]\,
      I1 => \result_DDR_K1_reg[13]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[13]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[13]_2\,
      O => \result_DDR_K1[13]_i_2_n_0\
    );
\result_DDR_K1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[14]\,
      I1 => \result_DDR_K1[14]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[15]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[14]\,
      I1 => \result_DDR_K1_reg[14]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[14]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[14]_2\,
      O => \result_DDR_K1[14]_i_2_n_0\
    );
\result_DDR_K1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]_0\,
      I1 => \result_DDR_K1[15]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[15]_i_3_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]_0\,
      I1 => \result_DDR_K1_reg[15]_9\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[15]_10\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[15]_11\,
      O => \result_DDR_K1[15]_i_2_n_0\
    );
\result_DDR_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]_5\,
      I1 => \result_DDR_K1_reg[15]_6\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[15]_7\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[15]_8\,
      O => \result_DDR_K1[15]_i_3_n_0\
    );
\result_DDR_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]_1\,
      I1 => \result_DDR_K1_reg[15]_2\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[15]_3\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[15]_4\,
      O => \result_DDR_K1[15]_i_4_n_0\
    );
\result_DDR_K1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[1]\,
      I1 => \result_DDR_K1[1]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[2]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_K1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[1]\,
      I1 => \result_DDR_K1_reg[1]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[1]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[1]_2\,
      O => \result_DDR_K1[1]_i_2_n_0\
    );
\result_DDR_K1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[2]\,
      I1 => \result_DDR_K1[2]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[3]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_K1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[2]\,
      I1 => \result_DDR_K1_reg[2]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[2]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[2]_2\,
      O => \result_DDR_K1[2]_i_2_n_0\
    );
\result_DDR_K1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[3]\,
      I1 => \result_DDR_K1[3]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[4]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_K1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[3]\,
      I1 => \result_DDR_K1_reg[3]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[3]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[3]_2\,
      O => \result_DDR_K1[3]_i_2_n_0\
    );
\result_DDR_K1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[4]\,
      I1 => \result_DDR_K1[4]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[5]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_K1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[4]\,
      I1 => \result_DDR_K1_reg[4]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[4]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[4]_2\,
      O => \result_DDR_K1[4]_i_2_n_0\
    );
\result_DDR_K1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[5]\,
      I1 => \result_DDR_K1[5]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[6]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_K1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[5]\,
      I1 => \result_DDR_K1_reg[5]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[5]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[5]_2\,
      O => \result_DDR_K1[5]_i_2_n_0\
    );
\result_DDR_K1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[6]\,
      I1 => \result_DDR_K1[6]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[7]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_K1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[6]\,
      I1 => \result_DDR_K1_reg[6]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[6]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[6]_2\,
      O => \result_DDR_K1[6]_i_2_n_0\
    );
\result_DDR_K1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[7]\,
      I1 => \result_DDR_K1[7]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[8]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_K1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[7]\,
      I1 => \result_DDR_K1_reg[7]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[7]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[7]_2\,
      O => \result_DDR_K1[7]_i_2_n_0\
    );
\result_DDR_K1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[8]\,
      I1 => \result_DDR_K1[8]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[9]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_K1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[8]\,
      I1 => \result_DDR_K1_reg[8]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[8]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[8]_2\,
      O => \result_DDR_K1[8]_i_2_n_0\
    );
\result_DDR_K1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[9]\,
      I1 => \result_DDR_K1[9]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[15]\(3),
      I3 => \result_DDR_K1[10]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[15]\(2),
      I5 => \result_DDR_K1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_K1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_K1_reg[9]\,
      I1 => \result_DDR_K1_reg[9]_0\,
      I2 => \result_DDR_K1_reg[15]\(1),
      I3 => \result_DDR_K1_reg[9]_1\,
      I4 => \result_DDR_K1_reg[15]\(0),
      I5 => \result_DDR_K1_reg[9]_2\,
      O => \result_DDR_K1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_K2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_44 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_44;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_44 is
  signal \result_DDR_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_K2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_K2[0]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[1]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_K2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_K2[0]_i_2_n_0\
    );
\result_DDR_K2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_K2[10]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[11]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_K2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_K2[10]_i_2_n_0\
    );
\result_DDR_K2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_K2[11]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[12]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_K2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_K2[11]_i_2_n_0\
    );
\result_DDR_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_K2[12]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[13]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_K2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_K2[12]_i_2_n_0\
    );
\result_DDR_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_K2[13]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[14]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_K2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_K2[13]_i_2_n_0\
    );
\result_DDR_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_K2[14]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[15]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_K2[14]_i_2_n_0\
    );
\result_DDR_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_K2[15]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[15]_i_3_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_K2[15]_i_2_n_0\
    );
\result_DDR_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_K2[15]_i_3_n_0\
    );
\result_DDR_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_K2[15]_i_4_n_0\
    );
\result_DDR_K2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_K2[1]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[2]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_K2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_K2[1]_i_2_n_0\
    );
\result_DDR_K2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_K2[2]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[3]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_K2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_K2[2]_i_2_n_0\
    );
\result_DDR_K2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_K2[3]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[4]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_K2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_K2[3]_i_2_n_0\
    );
\result_DDR_K2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_K2[4]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[5]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_K2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_K2[4]_i_2_n_0\
    );
\result_DDR_K2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_K2[5]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[6]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_K2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_K2[5]_i_2_n_0\
    );
\result_DDR_K2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_K2[6]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[7]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_K2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_K2[6]_i_2_n_0\
    );
\result_DDR_K2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_K2[7]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[8]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_K2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_K2[7]_i_2_n_0\
    );
\result_DDR_K2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_K2[8]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[9]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_K2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_K2[8]_i_2_n_0\
    );
\result_DDR_K2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_K2[9]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[15]\(3),
      I3 => \result_DDR_K2[10]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[15]\(2),
      I5 => \result_DDR_K2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_K2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_K2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_K2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_K2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_L1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_45 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_45;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_45 is
  signal \result_DDR_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_L1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_L1[0]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[1]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_L1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_L1[0]_i_2_n_0\
    );
\result_DDR_L1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_L1[10]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[11]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_L1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_L1[10]_i_2_n_0\
    );
\result_DDR_L1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_L1[11]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[12]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_L1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_L1[11]_i_2_n_0\
    );
\result_DDR_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_L1[12]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[13]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_L1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_L1[12]_i_2_n_0\
    );
\result_DDR_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_L1[13]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[14]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_L1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_L1[13]_i_2_n_0\
    );
\result_DDR_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_L1[14]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[15]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_L1[14]_i_2_n_0\
    );
\result_DDR_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_L1[15]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[15]_i_3_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_L1[15]_i_2_n_0\
    );
\result_DDR_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_L1[15]_i_3_n_0\
    );
\result_DDR_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_L1[15]_i_4_n_0\
    );
\result_DDR_L1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_L1[1]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[2]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_L1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_L1[1]_i_2_n_0\
    );
\result_DDR_L1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_L1[2]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[3]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_L1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_L1[2]_i_2_n_0\
    );
\result_DDR_L1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_L1[3]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[4]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_L1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_L1[3]_i_2_n_0\
    );
\result_DDR_L1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_L1[4]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[5]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_L1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_L1[4]_i_2_n_0\
    );
\result_DDR_L1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_L1[5]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[6]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_L1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_L1[5]_i_2_n_0\
    );
\result_DDR_L1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_L1[6]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[7]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_L1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_L1[6]_i_2_n_0\
    );
\result_DDR_L1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_L1[7]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[8]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_L1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_L1[7]_i_2_n_0\
    );
\result_DDR_L1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_L1[8]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[9]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_L1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_L1[8]_i_2_n_0\
    );
\result_DDR_L1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_L1[9]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[15]\(3),
      I3 => \result_DDR_L1[10]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[15]\(2),
      I5 => \result_DDR_L1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_L1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_L1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_L1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_L2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_46 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_46;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_46 is
  signal \result_DDR_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_L2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_L2[0]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[1]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_L2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_L2[0]_i_2_n_0\
    );
\result_DDR_L2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_L2[10]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[11]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_L2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_L2[10]_i_2_n_0\
    );
\result_DDR_L2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_L2[11]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[12]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_L2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_L2[11]_i_2_n_0\
    );
\result_DDR_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_L2[12]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[13]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_L2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_L2[12]_i_2_n_0\
    );
\result_DDR_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_L2[13]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[14]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_L2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_L2[13]_i_2_n_0\
    );
\result_DDR_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_L2[14]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[15]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_L2[14]_i_2_n_0\
    );
\result_DDR_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_L2[15]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[15]_i_3_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_L2[15]_i_2_n_0\
    );
\result_DDR_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_L2[15]_i_3_n_0\
    );
\result_DDR_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_L2[15]_i_4_n_0\
    );
\result_DDR_L2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_L2[1]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[2]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_L2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_L2[1]_i_2_n_0\
    );
\result_DDR_L2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_L2[2]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[3]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_L2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_L2[2]_i_2_n_0\
    );
\result_DDR_L2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_L2[3]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[4]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_L2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_L2[3]_i_2_n_0\
    );
\result_DDR_L2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_L2[4]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[5]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_L2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_L2[4]_i_2_n_0\
    );
\result_DDR_L2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_L2[5]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[6]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_L2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_L2[5]_i_2_n_0\
    );
\result_DDR_L2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_L2[6]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[7]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_L2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_L2[6]_i_2_n_0\
    );
\result_DDR_L2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_L2[7]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[8]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_L2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_L2[7]_i_2_n_0\
    );
\result_DDR_L2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_L2[8]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[9]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_L2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_L2[8]_i_2_n_0\
    );
\result_DDR_L2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_L2[9]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[15]\(3),
      I3 => \result_DDR_L2[10]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[15]\(2),
      I5 => \result_DDR_L2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_L2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_L2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_L2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_M1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_47 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_47;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_47 is
  signal \result_DDR_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_M1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_M1[0]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[1]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_M1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_M1[0]_i_2_n_0\
    );
\result_DDR_M1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_M1[10]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[11]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_M1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_M1[10]_i_2_n_0\
    );
\result_DDR_M1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_M1[11]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[12]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_M1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_M1[11]_i_2_n_0\
    );
\result_DDR_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_M1[12]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[13]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_M1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_M1[12]_i_2_n_0\
    );
\result_DDR_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_M1[13]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[14]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_M1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_M1[13]_i_2_n_0\
    );
\result_DDR_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_M1[14]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[15]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_M1[14]_i_2_n_0\
    );
\result_DDR_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_M1[15]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[15]_i_3_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_M1[15]_i_2_n_0\
    );
\result_DDR_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_M1[15]_i_3_n_0\
    );
\result_DDR_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_M1[15]_i_4_n_0\
    );
\result_DDR_M1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_M1[1]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[2]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_M1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_M1[1]_i_2_n_0\
    );
\result_DDR_M1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_M1[2]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[3]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_M1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_M1[2]_i_2_n_0\
    );
\result_DDR_M1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_M1[3]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[4]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_M1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_M1[3]_i_2_n_0\
    );
\result_DDR_M1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_M1[4]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[5]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_M1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_M1[4]_i_2_n_0\
    );
\result_DDR_M1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_M1[5]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[6]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_M1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_M1[5]_i_2_n_0\
    );
\result_DDR_M1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_M1[6]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[7]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_M1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_M1[6]_i_2_n_0\
    );
\result_DDR_M1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_M1[7]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[8]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_M1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_M1[7]_i_2_n_0\
    );
\result_DDR_M1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_M1[8]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[9]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_M1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_M1[8]_i_2_n_0\
    );
\result_DDR_M1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_M1[9]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[15]\(3),
      I3 => \result_DDR_M1[10]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[15]\(2),
      I5 => \result_DDR_M1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_M1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_M1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_M1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_M2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_48 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_48;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_48 is
  signal \result_DDR_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_M2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_M2[0]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[1]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_M2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_M2[0]_i_2_n_0\
    );
\result_DDR_M2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_M2[10]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[11]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_M2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_M2[10]_i_2_n_0\
    );
\result_DDR_M2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_M2[11]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[12]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_M2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_M2[11]_i_2_n_0\
    );
\result_DDR_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_M2[12]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[13]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_M2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_M2[12]_i_2_n_0\
    );
\result_DDR_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_M2[13]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[14]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_M2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_M2[13]_i_2_n_0\
    );
\result_DDR_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_M2[14]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[15]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_M2[14]_i_2_n_0\
    );
\result_DDR_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_M2[15]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[15]_i_3_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_M2[15]_i_2_n_0\
    );
\result_DDR_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_M2[15]_i_3_n_0\
    );
\result_DDR_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_M2[15]_i_4_n_0\
    );
\result_DDR_M2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_M2[1]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[2]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_M2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_M2[1]_i_2_n_0\
    );
\result_DDR_M2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_M2[2]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[3]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_M2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_M2[2]_i_2_n_0\
    );
\result_DDR_M2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_M2[3]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[4]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_M2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_M2[3]_i_2_n_0\
    );
\result_DDR_M2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_M2[4]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[5]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_M2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_M2[4]_i_2_n_0\
    );
\result_DDR_M2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_M2[5]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[6]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_M2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_M2[5]_i_2_n_0\
    );
\result_DDR_M2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_M2[6]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[7]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_M2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_M2[6]_i_2_n_0\
    );
\result_DDR_M2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_M2[7]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[8]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_M2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_M2[7]_i_2_n_0\
    );
\result_DDR_M2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_M2[8]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[9]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_M2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_M2[8]_i_2_n_0\
    );
\result_DDR_M2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_M2[9]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[15]\(3),
      I3 => \result_DDR_M2[10]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[15]\(2),
      I5 => \result_DDR_M2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_M2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_M2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_M2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_N1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_49 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_49;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_49 is
  signal \result_DDR_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_N1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_N1[0]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[1]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_N1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_N1[0]_i_2_n_0\
    );
\result_DDR_N1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_N1[10]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[11]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_N1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_N1[10]_i_2_n_0\
    );
\result_DDR_N1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_N1[11]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[12]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_N1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_N1[11]_i_2_n_0\
    );
\result_DDR_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_N1[12]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[13]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_N1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_N1[12]_i_2_n_0\
    );
\result_DDR_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_N1[13]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[14]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_N1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_N1[13]_i_2_n_0\
    );
\result_DDR_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_N1[14]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[15]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_N1[14]_i_2_n_0\
    );
\result_DDR_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_N1[15]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[15]_i_3_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_N1[15]_i_2_n_0\
    );
\result_DDR_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_N1[15]_i_3_n_0\
    );
\result_DDR_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_N1[15]_i_4_n_0\
    );
\result_DDR_N1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_N1[1]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[2]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_N1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_N1[1]_i_2_n_0\
    );
\result_DDR_N1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_N1[2]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[3]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_N1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_N1[2]_i_2_n_0\
    );
\result_DDR_N1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_N1[3]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[4]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_N1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_N1[3]_i_2_n_0\
    );
\result_DDR_N1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_N1[4]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[5]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_N1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_N1[4]_i_2_n_0\
    );
\result_DDR_N1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_N1[5]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[6]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_N1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_N1[5]_i_2_n_0\
    );
\result_DDR_N1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_N1[6]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[7]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_N1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_N1[6]_i_2_n_0\
    );
\result_DDR_N1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_N1[7]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[8]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_N1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_N1[7]_i_2_n_0\
    );
\result_DDR_N1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_N1[8]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[9]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_N1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_N1[8]_i_2_n_0\
    );
\result_DDR_N1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_N1[9]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[15]\(3),
      I3 => \result_DDR_N1[10]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[15]\(2),
      I5 => \result_DDR_N1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_N1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_N1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_N1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_N2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_50 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_50;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_50 is
  signal \result_DDR_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_N2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_N2[0]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[1]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_N2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_N2[0]_i_2_n_0\
    );
\result_DDR_N2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_N2[10]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[11]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_N2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_N2[10]_i_2_n_0\
    );
\result_DDR_N2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_N2[11]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[12]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_N2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_N2[11]_i_2_n_0\
    );
\result_DDR_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_N2[12]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[13]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_N2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_N2[12]_i_2_n_0\
    );
\result_DDR_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_N2[13]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[14]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_N2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_N2[13]_i_2_n_0\
    );
\result_DDR_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_N2[14]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[15]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_N2[14]_i_2_n_0\
    );
\result_DDR_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_N2[15]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[15]_i_3_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_N2[15]_i_2_n_0\
    );
\result_DDR_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_N2[15]_i_3_n_0\
    );
\result_DDR_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_N2[15]_i_4_n_0\
    );
\result_DDR_N2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_N2[1]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[2]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_N2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_N2[1]_i_2_n_0\
    );
\result_DDR_N2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_N2[2]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[3]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_N2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_N2[2]_i_2_n_0\
    );
\result_DDR_N2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_N2[3]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[4]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_N2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_N2[3]_i_2_n_0\
    );
\result_DDR_N2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_N2[4]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[5]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_N2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_N2[4]_i_2_n_0\
    );
\result_DDR_N2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_N2[5]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[6]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_N2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_N2[5]_i_2_n_0\
    );
\result_DDR_N2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_N2[6]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[7]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_N2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_N2[6]_i_2_n_0\
    );
\result_DDR_N2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_N2[7]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[8]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_N2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_N2[7]_i_2_n_0\
    );
\result_DDR_N2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_N2[8]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[9]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_N2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_N2[8]_i_2_n_0\
    );
\result_DDR_N2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_N2[9]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[15]\(3),
      I3 => \result_DDR_N2[10]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[15]\(2),
      I5 => \result_DDR_N2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_N2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_N2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_N2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_O1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_51 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_51;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_51 is
  signal \result_DDR_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_O1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_O1[0]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[1]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_O1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_O1[0]_i_2_n_0\
    );
\result_DDR_O1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_O1[10]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[11]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_O1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_O1[10]_i_2_n_0\
    );
\result_DDR_O1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_O1[11]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[12]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_O1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_O1[11]_i_2_n_0\
    );
\result_DDR_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_O1[12]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[13]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_O1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_O1[12]_i_2_n_0\
    );
\result_DDR_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_O1[13]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[14]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_O1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_O1[13]_i_2_n_0\
    );
\result_DDR_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_O1[14]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[15]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_O1[14]_i_2_n_0\
    );
\result_DDR_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_O1[15]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[15]_i_3_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_O1[15]_i_2_n_0\
    );
\result_DDR_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_O1[15]_i_3_n_0\
    );
\result_DDR_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_O1[15]_i_4_n_0\
    );
\result_DDR_O1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_O1[1]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[2]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_O1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_O1[1]_i_2_n_0\
    );
\result_DDR_O1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_O1[2]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[3]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_O1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_O1[2]_i_2_n_0\
    );
\result_DDR_O1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_O1[3]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[4]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_O1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_O1[3]_i_2_n_0\
    );
\result_DDR_O1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_O1[4]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[5]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_O1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_O1[4]_i_2_n_0\
    );
\result_DDR_O1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_O1[5]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[6]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_O1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_O1[5]_i_2_n_0\
    );
\result_DDR_O1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_O1[6]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[7]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_O1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_O1[6]_i_2_n_0\
    );
\result_DDR_O1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_O1[7]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[8]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_O1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_O1[7]_i_2_n_0\
    );
\result_DDR_O1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_O1[8]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[9]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_O1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_O1[8]_i_2_n_0\
    );
\result_DDR_O1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_O1[9]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[15]\(3),
      I3 => \result_DDR_O1[10]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[15]\(2),
      I5 => \result_DDR_O1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_O1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_O1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_O1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_B1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_52 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_52;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_52 is
  signal \result_DDR_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_B1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_B1[0]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[1]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_B1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_B1[0]_i_2_n_0\
    );
\result_DDR_B1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_B1[10]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[11]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_B1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_B1[10]_i_2_n_0\
    );
\result_DDR_B1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_B1[11]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[12]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_B1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_B1[11]_i_2_n_0\
    );
\result_DDR_B1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_B1[12]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[13]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_B1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_B1[12]_i_2_n_0\
    );
\result_DDR_B1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_B1[13]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[14]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_B1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_B1[13]_i_2_n_0\
    );
\result_DDR_B1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_B1[14]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[15]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_B1[14]_i_2_n_0\
    );
\result_DDR_B1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_B1[15]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[15]_i_3_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_B1[15]_i_2_n_0\
    );
\result_DDR_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_B1[15]_i_3_n_0\
    );
\result_DDR_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_B1[15]_i_4_n_0\
    );
\result_DDR_B1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_B1[1]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[2]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_B1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_B1[1]_i_2_n_0\
    );
\result_DDR_B1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_B1[2]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[3]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_B1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_B1[2]_i_2_n_0\
    );
\result_DDR_B1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_B1[3]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[4]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_B1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_B1[3]_i_2_n_0\
    );
\result_DDR_B1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_B1[4]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[5]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_B1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_B1[4]_i_2_n_0\
    );
\result_DDR_B1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_B1[5]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[6]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_B1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_B1[5]_i_2_n_0\
    );
\result_DDR_B1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_B1[6]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[7]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_B1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_B1[6]_i_2_n_0\
    );
\result_DDR_B1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_B1[7]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[8]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_B1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_B1[7]_i_2_n_0\
    );
\result_DDR_B1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_B1[8]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[9]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_B1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_B1[8]_i_2_n_0\
    );
\result_DDR_B1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_B1[9]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[15]\(3),
      I3 => \result_DDR_B1[10]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[15]\(2),
      I5 => \result_DDR_B1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_B1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_B1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_O2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_53 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_53;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_53 is
  signal \result_DDR_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_O2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_O2[0]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[1]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_O2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_O2[0]_i_2_n_0\
    );
\result_DDR_O2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_O2[10]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[11]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_O2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_O2[10]_i_2_n_0\
    );
\result_DDR_O2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_O2[11]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[12]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_O2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_O2[11]_i_2_n_0\
    );
\result_DDR_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_O2[12]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[13]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_O2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_O2[12]_i_2_n_0\
    );
\result_DDR_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_O2[13]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[14]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_O2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_O2[13]_i_2_n_0\
    );
\result_DDR_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_O2[14]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[15]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_O2[14]_i_2_n_0\
    );
\result_DDR_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_O2[15]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[15]_i_3_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_O2[15]_i_2_n_0\
    );
\result_DDR_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_O2[15]_i_3_n_0\
    );
\result_DDR_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_O2[15]_i_4_n_0\
    );
\result_DDR_O2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_O2[1]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[2]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_O2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_O2[1]_i_2_n_0\
    );
\result_DDR_O2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_O2[2]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[3]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_O2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_O2[2]_i_2_n_0\
    );
\result_DDR_O2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_O2[3]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[4]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_O2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_O2[3]_i_2_n_0\
    );
\result_DDR_O2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_O2[4]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[5]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_O2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_O2[4]_i_2_n_0\
    );
\result_DDR_O2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_O2[5]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[6]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_O2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_O2[5]_i_2_n_0\
    );
\result_DDR_O2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_O2[6]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[7]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_O2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_O2[6]_i_2_n_0\
    );
\result_DDR_O2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_O2[7]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[8]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_O2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_O2[7]_i_2_n_0\
    );
\result_DDR_O2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_O2[8]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[9]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_O2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_O2[8]_i_2_n_0\
    );
\result_DDR_O2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_O2[9]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[15]\(3),
      I3 => \result_DDR_O2[10]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[15]\(2),
      I5 => \result_DDR_O2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_O2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_O2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_O2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_P1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_54 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_54;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_54 is
  signal \result_DDR_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_P1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_P1[0]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[1]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_P1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_P1[0]_i_2_n_0\
    );
\result_DDR_P1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_P1[10]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[11]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_P1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_P1[10]_i_2_n_0\
    );
\result_DDR_P1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_P1[11]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[12]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_P1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_P1[11]_i_2_n_0\
    );
\result_DDR_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_P1[12]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[13]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_P1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_P1[12]_i_2_n_0\
    );
\result_DDR_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_P1[13]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[14]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_P1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_P1[13]_i_2_n_0\
    );
\result_DDR_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_P1[14]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[15]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_P1[14]_i_2_n_0\
    );
\result_DDR_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_P1[15]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[15]_i_3_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_P1[15]_i_2_n_0\
    );
\result_DDR_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_P1[15]_i_3_n_0\
    );
\result_DDR_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_P1[15]_i_4_n_0\
    );
\result_DDR_P1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_P1[1]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[2]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_P1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_P1[1]_i_2_n_0\
    );
\result_DDR_P1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_P1[2]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[3]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_P1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_P1[2]_i_2_n_0\
    );
\result_DDR_P1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_P1[3]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[4]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_P1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_P1[3]_i_2_n_0\
    );
\result_DDR_P1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_P1[4]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[5]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_P1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_P1[4]_i_2_n_0\
    );
\result_DDR_P1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_P1[5]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[6]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_P1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_P1[5]_i_2_n_0\
    );
\result_DDR_P1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_P1[6]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[7]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_P1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_P1[6]_i_2_n_0\
    );
\result_DDR_P1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_P1[7]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[8]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_P1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_P1[7]_i_2_n_0\
    );
\result_DDR_P1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_P1[8]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[9]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_P1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_P1[8]_i_2_n_0\
    );
\result_DDR_P1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_P1[9]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[15]\(3),
      I3 => \result_DDR_P1[10]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[15]\(2),
      I5 => \result_DDR_P1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_P1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_P1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_P1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_P2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_55 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_55;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_55 is
  signal \result_DDR_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_P2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_P2[0]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[1]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_P2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_P2[0]_i_2_n_0\
    );
\result_DDR_P2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_P2[10]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[11]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_P2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_P2[10]_i_2_n_0\
    );
\result_DDR_P2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_P2[11]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[12]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_P2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_P2[11]_i_2_n_0\
    );
\result_DDR_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_P2[12]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[13]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_P2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_P2[12]_i_2_n_0\
    );
\result_DDR_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_P2[13]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[14]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_P2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_P2[13]_i_2_n_0\
    );
\result_DDR_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_P2[14]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[15]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_P2[14]_i_2_n_0\
    );
\result_DDR_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_P2[15]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[15]_i_3_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_P2[15]_i_2_n_0\
    );
\result_DDR_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_P2[15]_i_3_n_0\
    );
\result_DDR_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_P2[15]_i_4_n_0\
    );
\result_DDR_P2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_P2[1]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[2]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_P2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_P2[1]_i_2_n_0\
    );
\result_DDR_P2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_P2[2]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[3]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_P2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_P2[2]_i_2_n_0\
    );
\result_DDR_P2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_P2[3]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[4]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_P2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_P2[3]_i_2_n_0\
    );
\result_DDR_P2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_P2[4]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[5]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_P2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_P2[4]_i_2_n_0\
    );
\result_DDR_P2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_P2[5]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[6]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_P2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_P2[5]_i_2_n_0\
    );
\result_DDR_P2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_P2[6]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[7]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_P2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_P2[6]_i_2_n_0\
    );
\result_DDR_P2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_P2[7]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[8]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_P2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_P2[7]_i_2_n_0\
    );
\result_DDR_P2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_P2[8]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[9]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_P2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_P2[8]_i_2_n_0\
    );
\result_DDR_P2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_P2[9]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[15]\(3),
      I3 => \result_DDR_P2[10]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[15]\(2),
      I5 => \result_DDR_P2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_P2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_P2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_P2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_B2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_56 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_56;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_56 is
  signal \result_DDR_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_B2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_B2[0]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[1]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_B2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_B2[0]_i_2_n_0\
    );
\result_DDR_B2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_B2[10]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[11]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_B2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_B2[10]_i_2_n_0\
    );
\result_DDR_B2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_B2[11]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[12]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_B2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_B2[11]_i_2_n_0\
    );
\result_DDR_B2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_B2[12]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[13]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_B2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_B2[12]_i_2_n_0\
    );
\result_DDR_B2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_B2[13]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[14]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_B2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_B2[13]_i_2_n_0\
    );
\result_DDR_B2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_B2[14]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[15]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_B2[14]_i_2_n_0\
    );
\result_DDR_B2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_B2[15]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[15]_i_3_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_B2[15]_i_2_n_0\
    );
\result_DDR_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_B2[15]_i_3_n_0\
    );
\result_DDR_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_B2[15]_i_4_n_0\
    );
\result_DDR_B2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_B2[1]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[2]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_B2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_B2[1]_i_2_n_0\
    );
\result_DDR_B2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_B2[2]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[3]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_B2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_B2[2]_i_2_n_0\
    );
\result_DDR_B2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_B2[3]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[4]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_B2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_B2[3]_i_2_n_0\
    );
\result_DDR_B2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_B2[4]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[5]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_B2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_B2[4]_i_2_n_0\
    );
\result_DDR_B2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_B2[5]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[6]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_B2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_B2[5]_i_2_n_0\
    );
\result_DDR_B2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_B2[6]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[7]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_B2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_B2[6]_i_2_n_0\
    );
\result_DDR_B2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_B2[7]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[8]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_B2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_B2[7]_i_2_n_0\
    );
\result_DDR_B2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_B2[8]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[9]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_B2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_B2[8]_i_2_n_0\
    );
\result_DDR_B2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_B2[9]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[15]\(3),
      I3 => \result_DDR_B2[10]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[15]\(2),
      I5 => \result_DDR_B2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_B2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_B2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_C1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_57 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_57;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_57 is
  signal \result_DDR_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_C1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_C1[0]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[1]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_C1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_C1[0]_i_2_n_0\
    );
\result_DDR_C1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_C1[10]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[11]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_C1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_C1[10]_i_2_n_0\
    );
\result_DDR_C1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_C1[11]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[12]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_C1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_C1[11]_i_2_n_0\
    );
\result_DDR_C1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_C1[12]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[13]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_C1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_C1[12]_i_2_n_0\
    );
\result_DDR_C1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_C1[13]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[14]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_C1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_C1[13]_i_2_n_0\
    );
\result_DDR_C1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_C1[14]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[15]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_C1[14]_i_2_n_0\
    );
\result_DDR_C1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_C1[15]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[15]_i_3_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_C1[15]_i_2_n_0\
    );
\result_DDR_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_C1[15]_i_3_n_0\
    );
\result_DDR_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_C1[15]_i_4_n_0\
    );
\result_DDR_C1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_C1[1]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[2]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_C1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_C1[1]_i_2_n_0\
    );
\result_DDR_C1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_C1[2]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[3]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_C1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_C1[2]_i_2_n_0\
    );
\result_DDR_C1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_C1[3]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[4]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_C1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_C1[3]_i_2_n_0\
    );
\result_DDR_C1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_C1[4]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[5]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_C1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_C1[4]_i_2_n_0\
    );
\result_DDR_C1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_C1[5]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[6]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_C1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_C1[5]_i_2_n_0\
    );
\result_DDR_C1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_C1[6]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[7]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_C1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_C1[6]_i_2_n_0\
    );
\result_DDR_C1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_C1[7]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[8]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_C1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_C1[7]_i_2_n_0\
    );
\result_DDR_C1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_C1[8]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[9]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_C1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_C1[8]_i_2_n_0\
    );
\result_DDR_C1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_C1[9]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[15]\(3),
      I3 => \result_DDR_C1[10]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[15]\(2),
      I5 => \result_DDR_C1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_C1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_C1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_C2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_58 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_58;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_58 is
  signal \result_DDR_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_C2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_C2[0]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[1]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_C2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_C2[0]_i_2_n_0\
    );
\result_DDR_C2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_C2[10]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[11]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_C2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_C2[10]_i_2_n_0\
    );
\result_DDR_C2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_C2[11]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[12]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_C2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_C2[11]_i_2_n_0\
    );
\result_DDR_C2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_C2[12]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[13]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_C2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_C2[12]_i_2_n_0\
    );
\result_DDR_C2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_C2[13]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[14]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_C2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_C2[13]_i_2_n_0\
    );
\result_DDR_C2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_C2[14]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[15]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_C2[14]_i_2_n_0\
    );
\result_DDR_C2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_C2[15]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[15]_i_3_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_C2[15]_i_2_n_0\
    );
\result_DDR_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_C2[15]_i_3_n_0\
    );
\result_DDR_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_C2[15]_i_4_n_0\
    );
\result_DDR_C2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_C2[1]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[2]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_C2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_C2[1]_i_2_n_0\
    );
\result_DDR_C2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_C2[2]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[3]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_C2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_C2[2]_i_2_n_0\
    );
\result_DDR_C2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_C2[3]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[4]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_C2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_C2[3]_i_2_n_0\
    );
\result_DDR_C2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_C2[4]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[5]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_C2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_C2[4]_i_2_n_0\
    );
\result_DDR_C2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_C2[5]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[6]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_C2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_C2[5]_i_2_n_0\
    );
\result_DDR_C2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_C2[6]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[7]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_C2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_C2[6]_i_2_n_0\
    );
\result_DDR_C2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_C2[7]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[8]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_C2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_C2[7]_i_2_n_0\
    );
\result_DDR_C2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_C2[8]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[9]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_C2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_C2[8]_i_2_n_0\
    );
\result_DDR_C2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_C2[9]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[15]\(3),
      I3 => \result_DDR_C2[10]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[15]\(2),
      I5 => \result_DDR_C2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_C2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_C2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_D1_reg[0]\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_D1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_7\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_8\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_9\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_10\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_59 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_59;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_59 is
  signal \result_DDR_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_D1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[0]\,
      I1 => \result_DDR_D1[0]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[1]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_D1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[0]\,
      I1 => \result_DDR_D1_reg[0]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[0]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[0]_2\,
      O => \result_DDR_D1[0]_i_2_n_0\
    );
\result_DDR_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[10]\,
      I1 => \result_DDR_D1[10]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[11]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_D1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[10]\,
      I1 => \result_DDR_D1_reg[10]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[10]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[10]_2\,
      O => \result_DDR_D1[10]_i_2_n_0\
    );
\result_DDR_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[11]\,
      I1 => \result_DDR_D1[11]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[12]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_D1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[11]\,
      I1 => \result_DDR_D1_reg[11]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[11]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[11]_2\,
      O => \result_DDR_D1[11]_i_2_n_0\
    );
\result_DDR_D1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[12]\,
      I1 => \result_DDR_D1[12]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[13]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_D1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[12]\,
      I1 => \result_DDR_D1_reg[12]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[12]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[12]_2\,
      O => \result_DDR_D1[12]_i_2_n_0\
    );
\result_DDR_D1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[13]\,
      I1 => \result_DDR_D1[13]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[14]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_D1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[13]\,
      I1 => \result_DDR_D1_reg[13]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[13]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[13]_2\,
      O => \result_DDR_D1[13]_i_2_n_0\
    );
\result_DDR_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[14]\,
      I1 => \result_DDR_D1[14]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[15]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[14]\,
      I1 => \result_DDR_D1_reg[14]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[14]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[14]_2\,
      O => \result_DDR_D1[14]_i_2_n_0\
    );
\result_DDR_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]_0\,
      I1 => \result_DDR_D1[15]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[15]_i_3_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]_0\,
      I1 => \result_DDR_D1_reg[15]_9\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[15]_10\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[15]_11\,
      O => \result_DDR_D1[15]_i_2_n_0\
    );
\result_DDR_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]_5\,
      I1 => \result_DDR_D1_reg[15]_6\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[15]_7\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[15]_8\,
      O => \result_DDR_D1[15]_i_3_n_0\
    );
\result_DDR_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]_1\,
      I1 => \result_DDR_D1_reg[15]_2\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[15]_3\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[15]_4\,
      O => \result_DDR_D1[15]_i_4_n_0\
    );
\result_DDR_D1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[1]\,
      I1 => \result_DDR_D1[1]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[2]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_D1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[1]\,
      I1 => \result_DDR_D1_reg[1]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[1]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[1]_2\,
      O => \result_DDR_D1[1]_i_2_n_0\
    );
\result_DDR_D1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[2]\,
      I1 => \result_DDR_D1[2]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[3]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_D1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[2]\,
      I1 => \result_DDR_D1_reg[2]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[2]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[2]_2\,
      O => \result_DDR_D1[2]_i_2_n_0\
    );
\result_DDR_D1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[3]\,
      I1 => \result_DDR_D1[3]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[4]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_D1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[3]\,
      I1 => \result_DDR_D1_reg[3]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[3]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[3]_2\,
      O => \result_DDR_D1[3]_i_2_n_0\
    );
\result_DDR_D1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[4]\,
      I1 => \result_DDR_D1[4]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[5]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_D1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[4]\,
      I1 => \result_DDR_D1_reg[4]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[4]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[4]_2\,
      O => \result_DDR_D1[4]_i_2_n_0\
    );
\result_DDR_D1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[5]\,
      I1 => \result_DDR_D1[5]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[6]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_D1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[5]\,
      I1 => \result_DDR_D1_reg[5]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[5]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[5]_2\,
      O => \result_DDR_D1[5]_i_2_n_0\
    );
\result_DDR_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[6]\,
      I1 => \result_DDR_D1[6]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[7]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_D1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[6]\,
      I1 => \result_DDR_D1_reg[6]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[6]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[6]_2\,
      O => \result_DDR_D1[6]_i_2_n_0\
    );
\result_DDR_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[7]\,
      I1 => \result_DDR_D1[7]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[8]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_D1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[7]\,
      I1 => \result_DDR_D1_reg[7]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[7]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[7]_2\,
      O => \result_DDR_D1[7]_i_2_n_0\
    );
\result_DDR_D1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[8]\,
      I1 => \result_DDR_D1[8]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[9]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_D1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[8]\,
      I1 => \result_DDR_D1_reg[8]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[8]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[8]_2\,
      O => \result_DDR_D1[8]_i_2_n_0\
    );
\result_DDR_D1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[9]\,
      I1 => \result_DDR_D1[9]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[15]\(3),
      I3 => \result_DDR_D1[10]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[15]\(2),
      I5 => \result_DDR_D1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_D1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[9]\,
      I1 => \result_DDR_D1_reg[9]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[9]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[9]_2\,
      O => \result_DDR_D1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_D2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_60 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_60;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_60 is
  signal \result_DDR_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_D2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_D2[0]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[1]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_D2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_D2[0]_i_2_n_0\
    );
\result_DDR_D2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_D2[10]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[11]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_D2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_D2[10]_i_2_n_0\
    );
\result_DDR_D2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_D2[11]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[12]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_D2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_D2[11]_i_2_n_0\
    );
\result_DDR_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_D2[12]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[13]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_D2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_D2[12]_i_2_n_0\
    );
\result_DDR_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_D2[13]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[14]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_D2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_D2[13]_i_2_n_0\
    );
\result_DDR_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_D2[14]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[15]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_D2[14]_i_2_n_0\
    );
\result_DDR_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_D2[15]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[15]_i_3_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_D2[15]_i_2_n_0\
    );
\result_DDR_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_D2[15]_i_3_n_0\
    );
\result_DDR_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_D2[15]_i_4_n_0\
    );
\result_DDR_D2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_D2[1]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[2]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_D2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_D2[1]_i_2_n_0\
    );
\result_DDR_D2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_D2[2]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[3]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_D2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_D2[2]_i_2_n_0\
    );
\result_DDR_D2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_D2[3]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[4]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_D2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_D2[3]_i_2_n_0\
    );
\result_DDR_D2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_D2[4]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[5]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_D2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_D2[4]_i_2_n_0\
    );
\result_DDR_D2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_D2[5]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[6]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_D2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_D2[5]_i_2_n_0\
    );
\result_DDR_D2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_D2[6]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[7]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_D2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_D2[6]_i_2_n_0\
    );
\result_DDR_D2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_D2[7]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[8]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_D2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_D2[7]_i_2_n_0\
    );
\result_DDR_D2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_D2[8]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[9]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_D2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_D2[8]_i_2_n_0\
    );
\result_DDR_D2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_D2[9]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[15]\(3),
      I3 => \result_DDR_D2[10]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[15]\(2),
      I5 => \result_DDR_D2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_D2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_D2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_E1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_61 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_61;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_61 is
  signal \result_DDR_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_E1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_E1[0]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[1]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_E1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(69),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(68),
      O => \result_DDR_E1[0]_i_2_n_0\
    );
\result_DDR_E1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_E1[10]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[11]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_E1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_E1[10]_i_2_n_0\
    );
\result_DDR_E1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_E1[11]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[12]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_E1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_E1[11]_i_2_n_0\
    );
\result_DDR_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_E1[12]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[13]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_E1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_E1[12]_i_2_n_0\
    );
\result_DDR_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_E1[13]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[14]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_E1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_E1[13]_i_2_n_0\
    );
\result_DDR_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_E1[14]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[15]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_E1[14]_i_2_n_0\
    );
\result_DDR_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_E1[15]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[15]_i_3_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_E1[15]_i_2_n_0\
    );
\result_DDR_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_E1[15]_i_3_n_0\
    );
\result_DDR_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_E1[15]_i_4_n_0\
    );
\result_DDR_E1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_E1[1]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[2]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_E1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_E1[1]_i_2_n_0\
    );
\result_DDR_E1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_E1[2]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[3]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_E1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_E1[2]_i_2_n_0\
    );
\result_DDR_E1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_E1[3]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[4]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_E1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_E1[3]_i_2_n_0\
    );
\result_DDR_E1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_E1[4]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[5]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_E1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_E1[4]_i_2_n_0\
    );
\result_DDR_E1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_E1[5]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[6]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_E1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_E1[5]_i_2_n_0\
    );
\result_DDR_E1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_E1[6]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[7]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_E1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_E1[6]_i_2_n_0\
    );
\result_DDR_E1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_E1[7]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[8]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_E1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_E1[7]_i_2_n_0\
    );
\result_DDR_E1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_E1[8]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[9]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_E1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_E1[8]_i_2_n_0\
    );
\result_DDR_E1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_E1[9]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[15]\(3),
      I3 => \result_DDR_E1[10]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[15]\(2),
      I5 => \result_DDR_E1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_E1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_E1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_command_selector is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \MOSI_cmd_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \MOSI_cmd_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \MOSI_cmd_reg[4]\ : in STD_LOGIC;
    \MOSI_cmd_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_command_selector : entity is "command_selector";
end rhd_axi_tb_rhd_axi_0_0_command_selector;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_command_selector is
  signal \i_/MOSI_cmd[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[0]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[10]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[11]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[12]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[12]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[13]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[14]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[14]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_5_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_6_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_7_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_8_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[2]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[3]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[4]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[5]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[5]_i_5_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_5_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[7]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[8]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[8]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[9]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[9]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd_reg[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[12]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[12]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[5]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[6]_i_4\ : label is "soft_lutpair8";
begin
\i_/MOSI_cmd[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A4AEF40"
    )
        port map (
      I0 => Q(4),
      I1 => \i_/MOSI_cmd[0]_i_4_n_0\,
      I2 => Q(3),
      I3 => \MOSI_cmd_reg[3]\(0),
      I4 => \MOSI_cmd_reg[4]\,
      O => \i_/MOSI_cmd[0]_i_2_n_0\
    );
\i_/MOSI_cmd[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(0),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(0),
      O => \i_/MOSI_cmd[0]_i_3_n_0\
    );
\i_/MOSI_cmd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00BE00FFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[3]\(1),
      I3 => Q(2),
      I4 => \MOSI_cmd_reg[3]\(0),
      I5 => \MOSI_cmd_reg[4]\,
      O => \i_/MOSI_cmd[0]_i_4_n_0\
    );
\i_/MOSI_cmd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_3_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[10]_i_2_n_0\,
      O => D(10)
    );
\i_/MOSI_cmd[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F8F0F08E8FF0F0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[4]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[10]_i_2_n_0\
    );
\i_/MOSI_cmd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[11]_i_2_n_0\,
      O => D(11)
    );
\i_/MOSI_cmd[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F08FF0F0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \MOSI_cmd_reg[4]\,
      I5 => Q(2),
      O => \i_/MOSI_cmd[11]_i_2_n_0\
    );
\i_/MOSI_cmd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[12]_i_2_n_0\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[12]_i_3_n_0\,
      O => D(12)
    );
\i_/MOSI_cmd[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \MOSI_cmd_reg[4]\,
      I1 => Q(1),
      I2 => Q(2),
      O => \i_/MOSI_cmd[12]_i_2_n_0\
    );
\i_/MOSI_cmd[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(2),
      I1 => \MOSI_cmd_reg[4]\,
      I2 => Q(1),
      I3 => Q(3),
      O => \i_/MOSI_cmd[12]_i_3_n_0\
    );
\i_/MOSI_cmd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[13]_i_2_n_0\,
      O => D(13)
    );
\i_/MOSI_cmd[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00C80000000300"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \MOSI_cmd_reg[4]\,
      I4 => Q(1),
      I5 => Q(3),
      O => \i_/MOSI_cmd[13]_i_2_n_0\
    );
\i_/MOSI_cmd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[14]_i_3_n_0\,
      O => D(14)
    );
\i_/MOSI_cmd[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_7_n_0\,
      I1 => \MOSI_cmd_reg[8]\(4),
      I2 => \i_/MOSI_cmd[15]_i_8_n_0\,
      O => \i_/MOSI_cmd[14]_i_2_n_0\
    );
\i_/MOSI_cmd[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C00CC0000000300"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \MOSI_cmd_reg[4]\,
      I4 => Q(1),
      I5 => Q(3),
      O => \i_/MOSI_cmd[14]_i_3_n_0\
    );
\i_/MOSI_cmd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_3_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[15]_i_4_n_0\,
      O => D(15)
    );
\i_/MOSI_cmd[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_5_n_0\,
      I1 => \i_/MOSI_cmd[15]_i_6_n_0\,
      I2 => \MOSI_cmd_reg[9]\(9),
      I3 => \i_/MOSI_cmd[15]_i_7_n_0\,
      I4 => \MOSI_cmd_reg[8]\(5),
      I5 => \i_/MOSI_cmd[15]_i_8_n_0\,
      O => \i_/MOSI_cmd[15]_i_3_n_0\
    );
\i_/MOSI_cmd[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFF00000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \MOSI_cmd_reg[4]\,
      O => \i_/MOSI_cmd[15]_i_4_n_0\
    );
\i_/MOSI_cmd[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \i_/MOSI_cmd[15]_i_5_n_0\
    );
\i_/MOSI_cmd[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001154"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[15]_i_6_n_0\
    );
\i_/MOSI_cmd[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[15]_i_7_n_0\
    );
\i_/MOSI_cmd[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000454"
    )
        port map (
      I0 => Q(3),
      I1 => \MOSI_cmd_reg[4]\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[15]_i_8_n_0\
    );
\i_/MOSI_cmd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(1),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[5]_i_2_n_0\,
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[1]_i_2_n_0\,
      O => D(1)
    );
\i_/MOSI_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA000048CC0000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \MOSI_cmd_reg[3]\(1),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[4]\,
      I5 => Q(2),
      O => \i_/MOSI_cmd[1]_i_2_n_0\
    );
\i_/MOSI_cmd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(2),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[5]_i_2_n_0\,
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[2]_i_2_n_0\,
      O => D(2)
    );
\i_/MOSI_cmd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000E00000"
    )
        port map (
      I0 => Q(3),
      I1 => \MOSI_cmd_reg[3]\(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[4]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[2]_i_2_n_0\
    );
\i_/MOSI_cmd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \i_/MOSI_cmd[3]_i_2_n_0\,
      I1 => Q(5),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[3]_i_3_n_0\,
      O => D(3)
    );
\i_/MOSI_cmd[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(3),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(1),
      O => \i_/MOSI_cmd[3]_i_2_n_0\
    );
\i_/MOSI_cmd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000300000"
    )
        port map (
      I0 => Q(3),
      I1 => \MOSI_cmd_reg[3]\(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[4]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[3]_i_3_n_0\
    );
\i_/MOSI_cmd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \i_/MOSI_cmd[4]_i_2_n_0\,
      I1 => Q(5),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[4]_i_3_n_0\,
      O => D(4)
    );
\i_/MOSI_cmd[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(4),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(2),
      O => \i_/MOSI_cmd[4]_i_2_n_0\
    );
\i_/MOSI_cmd[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000C000000B000"
    )
        port map (
      I0 => \MOSI_cmd_reg[3]\(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \MOSI_cmd_reg[4]\,
      I4 => Q(0),
      I5 => Q(2),
      O => \i_/MOSI_cmd[4]_i_3_n_0\
    );
\i_/MOSI_cmd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(5),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[5]_i_2_n_0\,
      I4 => Q(4),
      I5 => \i_/MOSI_cmd_reg[5]_i_3_n_0\,
      O => D(5)
    );
\i_/MOSI_cmd[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MOSI_cmd_reg[4]\,
      I1 => Q(3),
      O => \i_/MOSI_cmd[5]_i_2_n_0\
    );
\i_/MOSI_cmd[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444000000088"
    )
        port map (
      I0 => Q(2),
      I1 => \MOSI_cmd_reg[4]\,
      I2 => \MOSI_cmd_reg[3]\(0),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[3]\(1),
      I5 => Q(1),
      O => \i_/MOSI_cmd[5]_i_4_n_0\
    );
\i_/MOSI_cmd[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20300000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => \MOSI_cmd_reg[3]\(1),
      I4 => Q(1),
      O => \i_/MOSI_cmd[5]_i_5_n_0\
    );
\i_/MOSI_cmd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0E0E0E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(3),
      O => \i_/MOSI_cmd[6]_i_2_n_0\
    );
\i_/MOSI_cmd[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(6),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(3),
      O => \i_/MOSI_cmd[6]_i_3_n_0\
    );
\i_/MOSI_cmd[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => Q(2),
      I4 => Q(4),
      O => \i_/MOSI_cmd[6]_i_4_n_0\
    );
\i_/MOSI_cmd[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \MOSI_cmd_reg[4]\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[6]_i_5_n_0\
    );
\i_/MOSI_cmd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(7),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[7]_i_3_n_0\,
      O => D(7)
    );
\i_/MOSI_cmd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \MOSI_cmd_reg[4]\,
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[7]_i_2_n_0\
    );
\i_/MOSI_cmd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F00000A1A0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[4]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[7]_i_3_n_0\
    );
\i_/MOSI_cmd[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF88890000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \MOSI_cmd_reg[4]\,
      I5 => Q(0),
      O => \i_/MOSI_cmd[8]_i_2_n_0\
    );
\i_/MOSI_cmd[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_5_n_0\,
      I1 => \i_/MOSI_cmd[15]_i_6_n_0\,
      I2 => \MOSI_cmd_reg[9]\(8),
      I3 => \i_/MOSI_cmd[15]_i_7_n_0\,
      I4 => \MOSI_cmd_reg[8]\(5),
      I5 => \i_/MOSI_cmd[15]_i_8_n_0\,
      O => \i_/MOSI_cmd[8]_i_3_n_0\
    );
\i_/MOSI_cmd[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000EFFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(1),
      I5 => \MOSI_cmd_reg[4]\,
      O => \i_/MOSI_cmd[9]_i_2_n_0\
    );
\i_/MOSI_cmd[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_5_n_0\,
      I1 => \i_/MOSI_cmd[15]_i_7_n_0\,
      I2 => \MOSI_cmd_reg[8]\(4),
      I3 => \i_/MOSI_cmd[15]_i_6_n_0\,
      I4 => \MOSI_cmd_reg[9]\(9),
      I5 => \i_/MOSI_cmd[15]_i_8_n_0\,
      O => \i_/MOSI_cmd[9]_i_3_n_0\
    );
\i_/MOSI_cmd_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[0]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[0]_i_3_n_0\,
      O => D(0),
      S => Q(5)
    );
\i_/MOSI_cmd_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[5]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[5]_i_5_n_0\,
      O => \i_/MOSI_cmd_reg[5]_i_3_n_0\,
      S => Q(3)
    );
\i_/MOSI_cmd_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[6]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[6]_i_3_n_0\,
      O => D(6),
      S => Q(5)
    );
\i_/MOSI_cmd_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[8]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[8]_i_3_n_0\,
      O => D(8),
      S => Q(5)
    );
\i_/MOSI_cmd_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[9]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[9]_i_3_n_0\,
      O => D(9),
      S => Q(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave is
  port (
    MISO1_A_SW : out STD_LOGIC;
    CS_b_reg : out STD_LOGIC;
    CS_b_reg_0 : out STD_LOGIC;
    CS_b_reg_1 : out STD_LOGIC;
    CS_b_reg_2 : out STD_LOGIC;
    CS_b_reg_3 : out STD_LOGIC;
    CS_b_reg_4 : out STD_LOGIC;
    CS_b_reg_5 : out STD_LOGIC;
    CS_b_reg_6 : out STD_LOGIC;
    CS_b_reg_7 : out STD_LOGIC;
    CS_b_reg_8 : out STD_LOGIC;
    CS_b_reg_9 : out STD_LOGIC;
    CS_b_reg_10 : out STD_LOGIC;
    CS_b_reg_11 : out STD_LOGIC;
    CS_b_reg_12 : out STD_LOGIC;
    CS_b_reg_13 : out STD_LOGIC;
    CS_b_reg_14 : out STD_LOGIC;
    CS_b_reg_15 : out STD_LOGIC;
    CS_b_reg_16 : out STD_LOGIC;
    CS_b_reg_17 : out STD_LOGIC;
    CS_b_reg_18 : out STD_LOGIC;
    CS_b_reg_19 : out STD_LOGIC;
    CS_b_reg_20 : out STD_LOGIC;
    CS_b_reg_21 : out STD_LOGIC;
    CS_b_reg_22 : out STD_LOGIC;
    CS_b_reg_23 : out STD_LOGIC;
    CS_b_reg_24 : out STD_LOGIC;
    CS_b_reg_25 : out STD_LOGIC;
    CS_b_reg_26 : out STD_LOGIC;
    CS_b_reg_27 : out STD_LOGIC;
    CS_b_reg_28 : out STD_LOGIC;
    CS_b_reg_29 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    counter_32_630 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in4x_A1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_A : in STD_LOGIC;
    CS_b : in STD_LOGIC;
    miso_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_B_LOOP : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_C_LOOP : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_E_LOOP : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_6 : in STD_LOGIC;
    miso_out_reg_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_G_LOOP : in STD_LOGIC;
    miso_out_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_H_LOOP : in STD_LOGIC;
    miso_out_reg_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_10 : in STD_LOGIC;
    miso_out_reg_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_12 : in STD_LOGIC;
    miso_out_reg_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_14 : in STD_LOGIC;
    miso_out_reg_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_L_LOOP : in STD_LOGIC;
    miso_out_reg_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_M_LOOP : in STD_LOGIC;
    miso_out_reg_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_N_LOOP : in STD_LOGIC;
    miso_out_reg_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_O_LOOP : in STD_LOGIC;
    miso_out_reg_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO1_P_LOOP : in STD_LOGIC;
    miso_out_reg_20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_A_LOOP : in STD_LOGIC;
    miso_out_reg_21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO2_B_LOOP : in STD_LOGIC;
    miso_out_reg_22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_C_LOOP : in STD_LOGIC;
    miso_out_reg_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO2_D_LOOP : in STD_LOGIC;
    miso_out_reg_24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_E_LOOP : in STD_LOGIC;
    miso_out_reg_25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_F_LOOP : in STD_LOGIC;
    miso_out_reg_26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_G_LOOP : in STD_LOGIC;
    miso_out_reg_27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_28 : in STD_LOGIC;
    miso_out_reg_29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    miso_out_reg_30 : in STD_LOGIC;
    miso_out_reg_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    miso_out_reg_32 : in STD_LOGIC;
    miso_out_reg_33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_K_LOOP : in STD_LOGIC;
    miso_out_reg_34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO2_L_LOOP : in STD_LOGIC;
    miso_out_reg_35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_M_LOOP : in STD_LOGIC;
    miso_out_reg_36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_N_LOOP : in STD_LOGIC;
    miso_out_reg_37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_O_LOOP : in STD_LOGIC;
    miso_out_reg_38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MISO2_P_LOOP : in STD_LOGIC;
    miso_out_reg_39 : in STD_LOGIC;
    miso_out_reg_40 : in STD_LOGIC;
    miso_out_reg_41 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \miso_out_i_2__0_0\ : in STD_LOGIC;
    miso_out_reg_42 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_43 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_44 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_45 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_46 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_47 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_48 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_49 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_50 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_51 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_52 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_53 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_54 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_55 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_56 : in STD_LOGIC;
    miso_out_reg_57 : in STD_LOGIC;
    miso_out_reg_58 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \miso_out_i_2__15_0\ : in STD_LOGIC;
    miso_out_reg_59 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_60 : in STD_LOGIC;
    miso_out_reg_61 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_62 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_63 : in STD_LOGIC;
    miso_out_reg_64 : in STD_LOGIC;
    miso_out_reg_65 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_66 : in STD_LOGIC;
    miso_out_reg_67 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_68 : in STD_LOGIC;
    miso_out_reg_69 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_70 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_71 : in STD_LOGIC;
    miso_out_reg_72 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_73 : in STD_LOGIC;
    miso_out_reg_74 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_75 : in STD_LOGIC;
    miso_out_reg_76 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_77 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_78 : in STD_LOGIC;
    miso_out_reg_79 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_80 : in STD_LOGIC;
    miso_out_reg_81 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_82 : in STD_LOGIC;
    miso_out_reg_83 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_84 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \miso_out_i_2__16_0\ : in STD_LOGIC;
    \miso_out_i_2__30_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave : entity is "rhd_headstage_slave";
end rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave is
  signal \I1/miso_out\ : STD_LOGIC;
  signal \I2/miso_out\ : STD_LOGIC;
  signal MISO1_A_LOOP : STD_LOGIC;
  signal \O1/miso_out\ : STD_LOGIC;
  signal \O2/miso_out\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \clk_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal counter_32_63 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal miso_out_i_1_n_0 : STD_LOGIC;
  signal \miso_out_i_2__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__1_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__21_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__25_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__28_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__30_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__6_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__9_n_0\ : STD_LOGIC;
  signal miso_out_i_2_n_0 : STD_LOGIC;
  signal \miso_out_i_3__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__21_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__23_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__25_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__28_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__29_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__30_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__9_n_0\ : STD_LOGIC;
  signal miso_out_i_3_n_0 : STD_LOGIC;
  signal \miso_out_i_4__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__1_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__21_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__23_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__25_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__28_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__29_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__30_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__6_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_4__9_n_0\ : STD_LOGIC;
  signal miso_out_i_4_n_0 : STD_LOGIC;
  signal \miso_out_i_5__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__1_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__21_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__23_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__25_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__28_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__29_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__30_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__9_n_0\ : STD_LOGIC;
  signal miso_out_i_5_n_0 : STD_LOGIC;
  signal \miso_out_i_6__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__23_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__25_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__28_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__29_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__30_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__6_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__9_n_0\ : STD_LOGIC;
  signal miso_out_i_6_n_0 : STD_LOGIC;
  signal \miso_out_i_7__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__16_n_0\ : STD_LOGIC;
  signal miso_out_i_7_n_0 : STD_LOGIC;
  signal \miso_out_i_8__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__1_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__6_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__9_n_0\ : STD_LOGIC;
  signal miso_out_i_8_n_0 : STD_LOGIC;
  signal miso_out_i_9_n_0 : STD_LOGIC;
  signal sclk_counter : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sclk_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2_n_0\ : STD_LOGIC;
begin
\clk_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_counter(0),
      O => \clk_counter[0]_i_1_n_0\
    );
\clk_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1_n_0\,
      Q => clk_counter(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => clk_counter(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\counter_32_63_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => counter_32_63(0),
      R => '0'
    );
\counter_32_63_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => counter_32_63(1),
      R => '0'
    );
\counter_32_63_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => counter_32_63(2),
      R => '0'
    );
\counter_32_63_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => counter_32_63(3),
      R => '0'
    );
\counter_32_63_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => counter_32_63(4),
      R => '0'
    );
\counter_32_63_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_32_630(0),
      Q => counter_32_63(5),
      R => '0'
    );
\counter_32_63_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(5),
      Q => counter_32_63(6),
      R => '0'
    );
\in4x_A1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_A_LOOP,
      I1 => \in4x_A1_reg[60]\(0),
      I2 => MISO1_A,
      O => MISO1_A_SW
    );
miso_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => miso_out_i_2_n_0,
      I1 => clk_counter(0),
      I2 => CS_b,
      I3 => MISO1_A_LOOP,
      O => miso_out_i_1_n_0
    );
\miso_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__0_n_0\,
      I1 => miso_out_reg_0(0),
      I2 => CS_b,
      I3 => MISO1_B_LOOP,
      O => CS_b_reg
    );
\miso_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__1_n_0\,
      I1 => miso_out_reg_1(0),
      I2 => CS_b,
      I3 => MISO1_C_LOOP,
      O => CS_b_reg_0
    );
\miso_out_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__10_n_0\,
      I1 => miso_out_reg_15(0),
      I2 => CS_b,
      I3 => MISO1_L_LOOP,
      O => CS_b_reg_9
    );
\miso_out_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__11_n_0\,
      I1 => miso_out_reg_16(0),
      I2 => CS_b,
      I3 => MISO1_M_LOOP,
      O => CS_b_reg_10
    );
\miso_out_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__12_n_0\,
      I1 => miso_out_reg_17(0),
      I2 => CS_b,
      I3 => MISO1_N_LOOP,
      O => CS_b_reg_11
    );
\miso_out_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \O1/miso_out\,
      I1 => miso_out_reg_18(0),
      I2 => CS_b,
      I3 => MISO1_O_LOOP,
      O => CS_b_reg_12
    );
\miso_out_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__14_n_0\,
      I1 => miso_out_reg_19(0),
      I2 => CS_b,
      I3 => MISO1_P_LOOP,
      O => CS_b_reg_13
    );
\miso_out_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__15_n_0\,
      I1 => miso_out_reg_20(0),
      I2 => CS_b,
      I3 => MISO2_A_LOOP,
      O => CS_b_reg_14
    );
\miso_out_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__16_n_0\,
      I1 => miso_out_reg_21(0),
      I2 => CS_b,
      I3 => MISO2_B_LOOP,
      O => CS_b_reg_15
    );
\miso_out_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__17_n_0\,
      I1 => miso_out_reg_22(0),
      I2 => CS_b,
      I3 => MISO2_C_LOOP,
      O => CS_b_reg_16
    );
\miso_out_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \miso_out_i_2__18_n_0\,
      I1 => miso_out_i_3_n_0,
      I2 => miso_out_reg_23(0),
      I3 => CS_b,
      I4 => MISO2_D_LOOP,
      O => CS_b_reg_17
    );
\miso_out_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__19_n_0\,
      I1 => miso_out_reg_24(0),
      I2 => CS_b,
      I3 => MISO2_E_LOOP,
      O => CS_b_reg_18
    );
\miso_out_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__2_n_0\,
      I1 => miso_out_reg_2(0),
      I2 => CS_b,
      I3 => miso_out_reg_3,
      O => CS_b_reg_1
    );
\miso_out_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__20_n_0\,
      I1 => miso_out_reg_25(0),
      I2 => CS_b,
      I3 => MISO2_F_LOOP,
      O => CS_b_reg_19
    );
\miso_out_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__21_n_0\,
      I1 => miso_out_reg_26(0),
      I2 => CS_b,
      I3 => MISO2_G_LOOP,
      O => CS_b_reg_20
    );
\miso_out_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__22_n_0\,
      I1 => miso_out_reg_27(0),
      I2 => CS_b,
      I3 => miso_out_reg_28,
      O => CS_b_reg_21
    );
\miso_out_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \I2/miso_out\,
      I1 => miso_out_reg_29(0),
      I2 => CS_b,
      I3 => miso_out_reg_30,
      O => CS_b_reg_22
    );
\miso_out_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__24_n_0\,
      I1 => miso_out_reg_31(0),
      I2 => CS_b,
      I3 => miso_out_reg_32,
      O => CS_b_reg_23
    );
\miso_out_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__25_n_0\,
      I1 => miso_out_reg_33(0),
      I2 => CS_b,
      I3 => MISO2_K_LOOP,
      O => CS_b_reg_24
    );
\miso_out_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__26_n_0\,
      I1 => miso_out_reg_34(0),
      I2 => CS_b,
      I3 => MISO2_L_LOOP,
      O => CS_b_reg_25
    );
\miso_out_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__27_n_0\,
      I1 => miso_out_reg_35(0),
      I2 => CS_b,
      I3 => MISO2_M_LOOP,
      O => CS_b_reg_26
    );
\miso_out_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__28_n_0\,
      I1 => miso_out_reg_36(0),
      I2 => CS_b,
      I3 => MISO2_N_LOOP,
      O => CS_b_reg_27
    );
\miso_out_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \O2/miso_out\,
      I1 => miso_out_reg_37(0),
      I2 => CS_b,
      I3 => MISO2_O_LOOP,
      O => CS_b_reg_28
    );
\miso_out_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__3_n_0\,
      I1 => miso_out_reg_4(0),
      I2 => CS_b,
      I3 => MISO1_E_LOOP,
      O => CS_b_reg_2
    );
\miso_out_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__30_n_0\,
      I1 => miso_out_reg_38(0),
      I2 => CS_b,
      I3 => MISO2_P_LOOP,
      O => CS_b_reg_29
    );
\miso_out_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__4_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => CS_b,
      I3 => miso_out_reg_6,
      O => CS_b_reg_3
    );
\miso_out_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__5_n_0\,
      I1 => miso_out_reg_7(0),
      I2 => CS_b,
      I3 => MISO1_G_LOOP,
      O => CS_b_reg_4
    );
\miso_out_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__6_n_0\,
      I1 => miso_out_reg_8(0),
      I2 => CS_b,
      I3 => MISO1_H_LOOP,
      O => CS_b_reg_5
    );
\miso_out_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \I1/miso_out\,
      I1 => miso_out_reg_9(0),
      I2 => CS_b,
      I3 => miso_out_reg_10,
      O => CS_b_reg_6
    );
\miso_out_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__8_n_0\,
      I1 => miso_out_reg_11(0),
      I2 => CS_b,
      I3 => miso_out_reg_12,
      O => CS_b_reg_7
    );
\miso_out_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \miso_out_i_2__9_n_0\,
      I1 => miso_out_reg_13(0),
      I2 => CS_b,
      I3 => miso_out_reg_14,
      O => CS_b_reg_8
    );
miso_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF220000F2F20000"
    )
        port map (
      I0 => counter_32_63(0),
      I1 => \miso_out_i_3__0_n_0\,
      I2 => \miso_out_i_4__6_n_0\,
      I3 => miso_out_i_5_n_0,
      I4 => miso_out_i_6_n_0,
      I5 => sclk_counter(2),
      O => miso_out_i_2_n_0
    );
\miso_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF220000F2F20000"
    )
        port map (
      I0 => counter_32_63(0),
      I1 => miso_out_reg_39,
      I2 => \miso_out_i_4__7_n_0\,
      I3 => \miso_out_i_5__0_n_0\,
      I4 => miso_out_reg_40,
      I5 => miso_out_reg_41(2),
      O => \miso_out_i_2__0_n_0\
    );
\miso_out_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__7_n_0\,
      I1 => \miso_out_i_4__8_n_0\,
      I2 => \miso_out_i_5__3_n_0\,
      I3 => miso_out_reg_1(0),
      I4 => miso_out_reg_1(1),
      I5 => miso_out_reg_42(4),
      O => \miso_out_i_2__1_n_0\
    );
\miso_out_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__16_n_0\,
      I1 => \miso_out_i_4__17_n_0\,
      I2 => \miso_out_i_5__14_n_0\,
      I3 => miso_out_reg_15(0),
      I4 => miso_out_reg_15(1),
      I5 => miso_out_reg_51(4),
      O => \miso_out_i_2__10_n_0\
    );
\miso_out_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__17_n_0\,
      I1 => \miso_out_i_4__18_n_0\,
      I2 => \miso_out_i_5__15_n_0\,
      I3 => miso_out_reg_16(0),
      I4 => miso_out_reg_16(1),
      I5 => miso_out_reg_52(4),
      O => \miso_out_i_2__11_n_0\
    );
\miso_out_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__18_n_0\,
      I1 => \miso_out_i_4__19_n_0\,
      I2 => \miso_out_i_5__22_n_0\,
      I3 => miso_out_reg_17(0),
      I4 => miso_out_reg_17(1),
      I5 => miso_out_reg_53(4),
      O => \miso_out_i_2__12_n_0\
    );
\miso_out_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__19_n_0\,
      I1 => \miso_out_i_4__20_n_0\,
      I2 => \miso_out_i_5__16_n_0\,
      I3 => miso_out_reg_18(0),
      I4 => miso_out_reg_18(1),
      I5 => miso_out_reg_54(4),
      O => \O1/miso_out\
    );
\miso_out_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__20_n_0\,
      I1 => \miso_out_i_4__21_n_0\,
      I2 => \miso_out_i_5__18_n_0\,
      I3 => miso_out_reg_19(0),
      I4 => miso_out_reg_19(1),
      I5 => miso_out_reg_55(4),
      O => \miso_out_i_2__14_n_0\
    );
\miso_out_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF220000F2F20000"
    )
        port map (
      I0 => counter_32_63(0),
      I1 => miso_out_reg_56,
      I2 => \miso_out_i_4__22_n_0\,
      I3 => \miso_out_i_5__1_n_0\,
      I4 => miso_out_reg_57,
      I5 => miso_out_reg_58(2),
      O => \miso_out_i_2__15_n_0\
    );
\miso_out_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F0F0F0"
    )
        port map (
      I0 => \miso_out_i_3__2_n_0\,
      I1 => miso_out_reg_59(3),
      I2 => miso_out_i_4_n_0,
      I3 => miso_out_reg_21(0),
      I4 => miso_out_reg_21(1),
      I5 => miso_out_reg_59(4),
      O => \miso_out_i_2__16_n_0\
    );
\miso_out_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFAFA"
    )
        port map (
      I0 => \miso_out_i_3__21_n_0\,
      I1 => \miso_out_i_4__23_n_0\,
      I2 => \miso_out_i_5__4_n_0\,
      I3 => \miso_out_i_6__3_n_0\,
      I4 => miso_out_reg_60,
      I5 => miso_out_reg_61(4),
      O => \miso_out_i_2__17_n_0\
    );
\miso_out_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400040404000"
    )
        port map (
      I0 => miso_out_reg_62(4),
      I1 => miso_out_reg_23(1),
      I2 => miso_out_reg_23(0),
      I3 => \miso_out_i_4__0_n_0\,
      I4 => miso_out_reg_62(3),
      I5 => miso_out_reg_63,
      O => \miso_out_i_2__18_n_0\
    );
\miso_out_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFAFA"
    )
        port map (
      I0 => \miso_out_i_3__22_n_0\,
      I1 => \miso_out_i_4__24_n_0\,
      I2 => \miso_out_i_5__23_n_0\,
      I3 => \miso_out_i_6__25_n_0\,
      I4 => miso_out_reg_64,
      I5 => miso_out_reg_65(4),
      O => \miso_out_i_2__19_n_0\
    );
\miso_out_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__8_n_0\,
      I1 => \miso_out_i_4__9_n_0\,
      I2 => \miso_out_i_5__5_n_0\,
      I3 => miso_out_reg_2(0),
      I4 => miso_out_reg_2(1),
      I5 => miso_out_reg_43(4),
      O => \miso_out_i_2__2_n_0\
    );
\miso_out_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCEEEE"
    )
        port map (
      I0 => \miso_out_i_3__23_n_0\,
      I1 => \miso_out_i_4__25_n_0\,
      I2 => \miso_out_i_5__24_n_0\,
      I3 => \miso_out_i_6__26_n_0\,
      I4 => miso_out_reg_66,
      I5 => miso_out_reg_67(4),
      O => \miso_out_i_2__20_n_0\
    );
\miso_out_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFAFA"
    )
        port map (
      I0 => \miso_out_i_3__24_n_0\,
      I1 => \miso_out_i_4__26_n_0\,
      I2 => \miso_out_i_5__25_n_0\,
      I3 => \miso_out_i_6__27_n_0\,
      I4 => miso_out_reg_68,
      I5 => miso_out_reg_69(4),
      O => \miso_out_i_2__21_n_0\
    );
\miso_out_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \miso_out_i_3__3_n_0\,
      I1 => \miso_out_i_4__1_n_0\,
      I2 => miso_out_reg_27(0),
      I3 => miso_out_reg_27(1),
      I4 => miso_out_reg_70(4),
      O => \miso_out_i_2__22_n_0\
    );
\miso_out_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFAFA"
    )
        port map (
      I0 => \miso_out_i_3__25_n_0\,
      I1 => \miso_out_i_4__27_n_0\,
      I2 => \miso_out_i_5__10_n_0\,
      I3 => \miso_out_i_6__10_n_0\,
      I4 => miso_out_reg_71,
      I5 => miso_out_reg_72(4),
      O => \I2/miso_out\
    );
\miso_out_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCEEEE"
    )
        port map (
      I0 => \miso_out_i_3__26_n_0\,
      I1 => \miso_out_i_4__28_n_0\,
      I2 => \miso_out_i_5__27_n_0\,
      I3 => \miso_out_i_6__28_n_0\,
      I4 => miso_out_reg_73,
      I5 => miso_out_reg_74(4),
      O => \miso_out_i_2__24_n_0\
    );
\miso_out_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFAFA"
    )
        port map (
      I0 => \miso_out_i_3__27_n_0\,
      I1 => \miso_out_i_4__29_n_0\,
      I2 => \miso_out_i_5__13_n_0\,
      I3 => \miso_out_i_6__13_n_0\,
      I4 => miso_out_reg_75,
      I5 => miso_out_reg_76(4),
      O => \miso_out_i_2__25_n_0\
    );
\miso_out_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \miso_out_i_3__4_n_0\,
      I1 => \miso_out_i_4__2_n_0\,
      I2 => miso_out_reg_34(0),
      I3 => miso_out_reg_34(1),
      I4 => miso_out_reg_77(4),
      O => \miso_out_i_2__26_n_0\
    );
\miso_out_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFAFA"
    )
        port map (
      I0 => \miso_out_i_3__28_n_0\,
      I1 => \miso_out_i_4__30_n_0\,
      I2 => \miso_out_i_5__29_n_0\,
      I3 => \miso_out_i_6__29_n_0\,
      I4 => miso_out_reg_78,
      I5 => miso_out_reg_79(4),
      O => \miso_out_i_2__27_n_0\
    );
\miso_out_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCEEEE"
    )
        port map (
      I0 => \miso_out_i_3__29_n_0\,
      I1 => \miso_out_i_4__3_n_0\,
      I2 => \miso_out_i_5__30_n_0\,
      I3 => \miso_out_i_6__17_n_0\,
      I4 => miso_out_reg_80,
      I5 => miso_out_reg_81(4),
      O => \miso_out_i_2__28_n_0\
    );
\miso_out_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFAFA"
    )
        port map (
      I0 => \miso_out_i_3__30_n_0\,
      I1 => \miso_out_i_4__4_n_0\,
      I2 => \miso_out_i_5__17_n_0\,
      I3 => \miso_out_i_6__19_n_0\,
      I4 => miso_out_reg_82,
      I5 => miso_out_reg_83(4),
      O => \O2/miso_out\
    );
\miso_out_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__9_n_0\,
      I1 => \miso_out_i_4__10_n_0\,
      I2 => \miso_out_i_5__7_n_0\,
      I3 => miso_out_reg_4(0),
      I4 => miso_out_reg_4(1),
      I5 => miso_out_reg_44(4),
      O => \miso_out_i_2__3_n_0\
    );
\miso_out_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__5_n_0\,
      I1 => \miso_out_i_4__5_n_0\,
      I2 => \miso_out_i_5__19_n_0\,
      I3 => miso_out_reg_38(0),
      I4 => miso_out_reg_38(1),
      I5 => miso_out_reg_84(4),
      O => \miso_out_i_2__30_n_0\
    );
\miso_out_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__10_n_0\,
      I1 => \miso_out_i_4__11_n_0\,
      I2 => \miso_out_i_5__20_n_0\,
      I3 => miso_out_reg_5(0),
      I4 => miso_out_reg_5(1),
      I5 => miso_out_reg_45(4),
      O => \miso_out_i_2__4_n_0\
    );
\miso_out_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__11_n_0\,
      I1 => \miso_out_i_4__12_n_0\,
      I2 => \miso_out_i_5__8_n_0\,
      I3 => miso_out_reg_7(0),
      I4 => miso_out_reg_7(1),
      I5 => miso_out_reg_46(4),
      O => \miso_out_i_2__5_n_0\
    );
\miso_out_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__12_n_0\,
      I1 => \miso_out_i_4__13_n_0\,
      I2 => \miso_out_i_5__21_n_0\,
      I3 => miso_out_reg_8(0),
      I4 => miso_out_reg_8(1),
      I5 => miso_out_reg_47(4),
      O => \miso_out_i_2__6_n_0\
    );
\miso_out_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__13_n_0\,
      I1 => \miso_out_i_4__14_n_0\,
      I2 => \miso_out_i_5__9_n_0\,
      I3 => miso_out_reg_9(0),
      I4 => miso_out_reg_9(1),
      I5 => miso_out_reg_48(4),
      O => \I1/miso_out\
    );
\miso_out_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__14_n_0\,
      I1 => \miso_out_i_4__15_n_0\,
      I2 => \miso_out_i_5__11_n_0\,
      I3 => miso_out_reg_11(0),
      I4 => miso_out_reg_11(1),
      I5 => miso_out_reg_49(4),
      O => \miso_out_i_2__8_n_0\
    );
\miso_out_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFCFCFC"
    )
        port map (
      I0 => \miso_out_i_3__15_n_0\,
      I1 => \miso_out_i_4__16_n_0\,
      I2 => \miso_out_i_5__12_n_0\,
      I3 => miso_out_reg_13(0),
      I4 => miso_out_reg_13(1),
      I5 => miso_out_reg_50(4),
      O => \miso_out_i_2__9_n_0\
    );
miso_out_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151500"
    )
        port map (
      I0 => miso_out_reg_62(4),
      I1 => miso_out_reg_23(1),
      I2 => miso_out_reg_23(0),
      I3 => \miso_out_i_6__5_n_0\,
      I4 => \miso_out_i_7__13_n_0\,
      O => miso_out_i_3_n_0
    );
\miso_out_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sclk_counter(1),
      I1 => sclk_counter(0),
      I2 => sclk_counter(2),
      O => \miso_out_i_3__0_n_0\
    );
\miso_out_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => miso_out_reg_45(2),
      I1 => miso_out_reg_45(0),
      I2 => miso_out_reg_45(3),
      I3 => counter_32_63(6),
      O => \miso_out_i_3__10_n_0\
    );
\miso_out_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => miso_out_reg_46(0),
      I1 => miso_out_reg_46(2),
      I2 => miso_out_reg_46(1),
      I3 => miso_out_reg_46(3),
      I4 => counter_32_63(6),
      O => \miso_out_i_3__11_n_0\
    );
\miso_out_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => miso_out_reg_47(2),
      I1 => miso_out_reg_47(0),
      I2 => miso_out_reg_47(3),
      I3 => counter_32_63(6),
      O => \miso_out_i_3__12_n_0\
    );
\miso_out_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => miso_out_reg_48(0),
      I1 => miso_out_reg_48(2),
      I2 => miso_out_reg_48(1),
      I3 => miso_out_reg_48(3),
      I4 => counter_32_63(6),
      O => \miso_out_i_3__13_n_0\
    );
\miso_out_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => miso_out_reg_49(2),
      I1 => miso_out_reg_49(0),
      I2 => miso_out_reg_49(3),
      I3 => counter_32_63(6),
      O => \miso_out_i_3__14_n_0\
    );
\miso_out_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => miso_out_reg_50(0),
      I1 => miso_out_reg_50(2),
      I2 => miso_out_reg_50(1),
      I3 => miso_out_reg_50(3),
      I4 => counter_32_63(6),
      O => \miso_out_i_3__15_n_0\
    );
\miso_out_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => miso_out_reg_51(2),
      I1 => miso_out_reg_51(0),
      I2 => miso_out_reg_51(3),
      I3 => counter_32_63(6),
      O => \miso_out_i_3__16_n_0\
    );
\miso_out_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => miso_out_reg_52(0),
      I1 => miso_out_reg_52(2),
      I2 => miso_out_reg_52(1),
      I3 => miso_out_reg_52(3),
      I4 => counter_32_63(6),
      O => \miso_out_i_3__17_n_0\
    );
\miso_out_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => miso_out_reg_53(2),
      I1 => miso_out_reg_53(0),
      I2 => miso_out_reg_53(3),
      I3 => counter_32_63(6),
      O => \miso_out_i_3__18_n_0\
    );
\miso_out_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => miso_out_reg_54(0),
      I1 => miso_out_reg_54(2),
      I2 => miso_out_reg_54(1),
      I3 => miso_out_reg_54(3),
      I4 => counter_32_63(6),
      O => \miso_out_i_3__19_n_0\
    );
\miso_out_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFFFFFE20000"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => miso_out_reg_59(0),
      I2 => counter_32_63(6),
      I3 => miso_out_reg_59(1),
      I4 => miso_out_reg_59(2),
      I5 => \miso_out_i_5__2_n_0\,
      O => \miso_out_i_3__2_n_0\
    );
\miso_out_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => miso_out_reg_55(2),
      I1 => miso_out_reg_55(0),
      I2 => miso_out_reg_55(3),
      I3 => counter_32_63(6),
      O => \miso_out_i_3__20_n_0\
    );
\miso_out_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005E0E00000000"
    )
        port map (
      I0 => miso_out_reg_61(1),
      I1 => counter_32_63(4),
      I2 => miso_out_reg_61(0),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_61(3),
      I5 => miso_out_reg_61(2),
      O => \miso_out_i_3__21_n_0\
    );
\miso_out_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003E0E00000000"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => miso_out_reg_65(1),
      I2 => miso_out_reg_65(0),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_65(3),
      I5 => miso_out_reg_65(2),
      O => \miso_out_i_3__22_n_0\
    );
\miso_out_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => miso_out_reg_67(3),
      I1 => miso_out_reg_67(2),
      I2 => miso_out_reg_67(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_67(0),
      I5 => counter_32_63(4),
      O => \miso_out_i_3__23_n_0\
    );
\miso_out_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003E0E00000000"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => miso_out_reg_69(1),
      I2 => miso_out_reg_69(0),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_69(3),
      I5 => miso_out_reg_69(2),
      O => \miso_out_i_3__24_n_0\
    );
\miso_out_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005E0E00000000"
    )
        port map (
      I0 => miso_out_reg_72(1),
      I1 => counter_32_63(4),
      I2 => miso_out_reg_72(0),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_72(3),
      I5 => miso_out_reg_72(2),
      O => \miso_out_i_3__25_n_0\
    );
\miso_out_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => miso_out_reg_74(3),
      I1 => miso_out_reg_74(2),
      I2 => miso_out_reg_74(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_74(0),
      I5 => counter_32_63(4),
      O => \miso_out_i_3__26_n_0\
    );
\miso_out_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005E0E00000000"
    )
        port map (
      I0 => miso_out_reg_76(1),
      I1 => counter_32_63(4),
      I2 => miso_out_reg_76(0),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_76(3),
      I5 => miso_out_reg_76(2),
      O => \miso_out_i_3__27_n_0\
    );
\miso_out_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044444000004440"
    )
        port map (
      I0 => miso_out_reg_79(3),
      I1 => miso_out_reg_79(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_79(1),
      I4 => miso_out_reg_79(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_3__28_n_0\
    );
\miso_out_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => miso_out_reg_81(3),
      I1 => miso_out_reg_81(2),
      I2 => miso_out_reg_81(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_81(0),
      I5 => counter_32_63(4),
      O => \miso_out_i_3__29_n_0\
    );
\miso_out_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBABAA"
    )
        port map (
      I0 => \miso_out_i_5__26_n_0\,
      I1 => miso_out_reg_70(2),
      I2 => miso_out_reg_70(1),
      I3 => miso_out_reg_70(3),
      I4 => \miso_out_i_6__8_n_0\,
      O => \miso_out_i_3__3_n_0\
    );
\miso_out_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005E0E00000000"
    )
        port map (
      I0 => miso_out_reg_83(1),
      I1 => counter_32_63(4),
      I2 => miso_out_reg_83(0),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_83(3),
      I5 => miso_out_reg_83(2),
      O => \miso_out_i_3__30_n_0\
    );
\miso_out_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBABAA"
    )
        port map (
      I0 => \miso_out_i_5__28_n_0\,
      I1 => miso_out_reg_77(2),
      I2 => miso_out_reg_77(0),
      I3 => miso_out_reg_77(3),
      I4 => \miso_out_i_6__15_n_0\,
      O => \miso_out_i_3__4_n_0\
    );
\miso_out_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBABBBAAAA"
    )
        port map (
      I0 => \miso_out_i_6__30_n_0\,
      I1 => miso_out_reg_84(2),
      I2 => miso_out_reg_84(0),
      I3 => miso_out_reg_84(1),
      I4 => miso_out_reg_84(3),
      I5 => \miso_out_i_7__14_n_0\,
      O => \miso_out_i_3__5_n_0\
    );
\miso_out_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => miso_out_reg_42(0),
      I1 => miso_out_reg_42(2),
      I2 => miso_out_reg_42(1),
      I3 => miso_out_reg_42(3),
      I4 => counter_32_63(6),
      O => \miso_out_i_3__7_n_0\
    );
\miso_out_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => miso_out_reg_43(2),
      I1 => miso_out_reg_43(0),
      I2 => miso_out_reg_43(3),
      I3 => counter_32_63(6),
      O => \miso_out_i_3__8_n_0\
    );
\miso_out_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => miso_out_reg_44(0),
      I1 => miso_out_reg_44(2),
      I2 => miso_out_reg_44(1),
      I3 => miso_out_reg_44(3),
      I4 => counter_32_63(6),
      O => \miso_out_i_3__9_n_0\
    );
miso_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10105410"
    )
        port map (
      I0 => miso_out_reg_59(2),
      I1 => miso_out_reg_59(3),
      I2 => \miso_out_i_5__2_n_0\,
      I3 => counter_32_63(6),
      I4 => \miso_out_i_2__16_0\,
      I5 => \miso_out_i_7__12_n_0\,
      O => miso_out_i_4_n_0
    );
\miso_out_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFFFFFE20000"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => miso_out_reg_62(0),
      I2 => counter_32_63(6),
      I3 => miso_out_reg_62(1),
      I4 => miso_out_reg_62(2),
      I5 => \miso_out_i_8__0_n_0\,
      O => \miso_out_i_4__0_n_0\
    );
\miso_out_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => miso_out_reg_70(3),
      I1 => miso_out_reg_70(2),
      I2 => \miso_out_i_6__8_n_0\,
      I3 => \miso_out_i_7__15_n_0\,
      I4 => \miso_out_i_8__1_n_0\,
      O => \miso_out_i_4__1_n_0\
    );
\miso_out_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400404004000000"
    )
        port map (
      I0 => miso_out_reg_44(3),
      I1 => miso_out_reg_44(2),
      I2 => miso_out_reg_44(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_44(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_4__10_n_0\
    );
\miso_out_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => miso_out_reg_45(3),
      I1 => miso_out_reg_45(2),
      I2 => miso_out_reg_45(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_45(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__11_n_0\
    );
\miso_out_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400404004000000"
    )
        port map (
      I0 => miso_out_reg_46(3),
      I1 => miso_out_reg_46(2),
      I2 => miso_out_reg_46(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_46(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_4__12_n_0\
    );
\miso_out_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => miso_out_reg_47(3),
      I1 => miso_out_reg_47(2),
      I2 => miso_out_reg_47(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_47(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__13_n_0\
    );
\miso_out_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400404004000000"
    )
        port map (
      I0 => miso_out_reg_48(3),
      I1 => miso_out_reg_48(2),
      I2 => miso_out_reg_48(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_48(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_4__14_n_0\
    );
\miso_out_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => miso_out_reg_49(3),
      I1 => miso_out_reg_49(2),
      I2 => counter_32_63(6),
      I3 => miso_out_reg_49(1),
      I4 => counter_32_63(5),
      I5 => miso_out_reg_49(0),
      O => \miso_out_i_4__15_n_0\
    );
\miso_out_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400404004000000"
    )
        port map (
      I0 => miso_out_reg_50(3),
      I1 => miso_out_reg_50(2),
      I2 => miso_out_reg_50(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_50(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_4__16_n_0\
    );
\miso_out_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => miso_out_reg_51(3),
      I1 => miso_out_reg_51(2),
      I2 => counter_32_63(6),
      I3 => miso_out_reg_51(1),
      I4 => counter_32_63(5),
      I5 => miso_out_reg_51(0),
      O => \miso_out_i_4__17_n_0\
    );
\miso_out_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400404004000000"
    )
        port map (
      I0 => miso_out_reg_52(3),
      I1 => miso_out_reg_52(2),
      I2 => miso_out_reg_52(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_52(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_4__18_n_0\
    );
\miso_out_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => miso_out_reg_53(3),
      I1 => miso_out_reg_53(2),
      I2 => miso_out_reg_53(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_53(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__19_n_0\
    );
\miso_out_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => miso_out_reg_77(3),
      I1 => miso_out_reg_77(2),
      I2 => \miso_out_i_6__15_n_0\,
      I3 => \miso_out_i_7__16_n_0\,
      I4 => \miso_out_i_8__4_n_0\,
      O => \miso_out_i_4__2_n_0\
    );
\miso_out_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400404004000000"
    )
        port map (
      I0 => miso_out_reg_54(3),
      I1 => miso_out_reg_54(2),
      I2 => miso_out_reg_54(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_54(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_4__20_n_0\
    );
\miso_out_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => miso_out_reg_55(3),
      I1 => miso_out_reg_55(2),
      I2 => counter_32_63(6),
      I3 => miso_out_reg_55(1),
      I4 => counter_32_63(5),
      I5 => miso_out_reg_55(0),
      O => \miso_out_i_4__21_n_0\
    );
\miso_out_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => miso_out_reg_58(0),
      I2 => counter_32_63(3),
      I3 => miso_out_reg_58(1),
      I4 => counter_32_63(1),
      O => \miso_out_i_4__22_n_0\
    );
\miso_out_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0008000000"
    )
        port map (
      I0 => counter_32_63(6),
      I1 => miso_out_reg_61(2),
      I2 => miso_out_reg_61(3),
      I3 => miso_out_reg_61(1),
      I4 => miso_out_reg_61(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__23_n_0\
    );
\miso_out_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0008000000"
    )
        port map (
      I0 => counter_32_63(6),
      I1 => miso_out_reg_65(2),
      I2 => miso_out_reg_65(3),
      I3 => miso_out_reg_65(1),
      I4 => miso_out_reg_65(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__24_n_0\
    );
\miso_out_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \miso_out_i_8__9_n_0\,
      I1 => miso_out_reg_67(3),
      I2 => miso_out_reg_67(1),
      I3 => miso_out_reg_67(0),
      I4 => miso_out_reg_67(2),
      O => \miso_out_i_4__25_n_0\
    );
\miso_out_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0008000000"
    )
        port map (
      I0 => counter_32_63(6),
      I1 => miso_out_reg_69(2),
      I2 => miso_out_reg_69(3),
      I3 => miso_out_reg_69(1),
      I4 => miso_out_reg_69(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__26_n_0\
    );
\miso_out_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0008000000"
    )
        port map (
      I0 => counter_32_63(6),
      I1 => miso_out_reg_72(2),
      I2 => miso_out_reg_72(3),
      I3 => miso_out_reg_72(1),
      I4 => miso_out_reg_72(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__27_n_0\
    );
\miso_out_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \miso_out_i_8__11_n_0\,
      I1 => miso_out_reg_74(3),
      I2 => miso_out_reg_74(0),
      I3 => miso_out_reg_74(1),
      I4 => miso_out_reg_74(2),
      O => \miso_out_i_4__28_n_0\
    );
\miso_out_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0008000000"
    )
        port map (
      I0 => counter_32_63(6),
      I1 => miso_out_reg_76(2),
      I2 => miso_out_reg_76(3),
      I3 => miso_out_reg_76(1),
      I4 => miso_out_reg_76(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__29_n_0\
    );
\miso_out_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => \miso_out_i_8__5_n_0\,
      I1 => miso_out_reg_81(3),
      I2 => miso_out_reg_81(1),
      I3 => miso_out_reg_81(0),
      I4 => miso_out_reg_81(2),
      O => \miso_out_i_4__3_n_0\
    );
\miso_out_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080C000C000000"
    )
        port map (
      I0 => counter_32_63(6),
      I1 => miso_out_reg_79(2),
      I2 => miso_out_reg_79(3),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_79(1),
      I5 => miso_out_reg_79(0),
      O => \miso_out_i_4__30_n_0\
    );
\miso_out_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0008000000"
    )
        port map (
      I0 => counter_32_63(6),
      I1 => miso_out_reg_83(2),
      I2 => miso_out_reg_83(3),
      I3 => miso_out_reg_83(1),
      I4 => miso_out_reg_83(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_4__4_n_0\
    );
\miso_out_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B80000FF00"
    )
        port map (
      I0 => counter_32_63(5),
      I1 => \miso_out_i_2__30_0\,
      I2 => counter_32_63(6),
      I3 => \miso_out_i_7__14_n_0\,
      I4 => miso_out_reg_84(2),
      I5 => miso_out_reg_84(3),
      O => \miso_out_i_4__5_n_0\
    );
\miso_out_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => sclk_counter(0),
      I2 => counter_32_63(3),
      I3 => sclk_counter(1),
      I4 => counter_32_63(1),
      O => \miso_out_i_4__6_n_0\
    );
\miso_out_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => miso_out_reg_41(1),
      I2 => counter_32_63(3),
      I3 => miso_out_reg_41(0),
      I4 => counter_32_63(2),
      O => \miso_out_i_4__7_n_0\
    );
\miso_out_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400404004000000"
    )
        port map (
      I0 => miso_out_reg_42(3),
      I1 => miso_out_reg_42(2),
      I2 => miso_out_reg_42(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_42(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_4__8_n_0\
    );
\miso_out_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => miso_out_reg_43(3),
      I1 => miso_out_reg_43(2),
      I2 => counter_32_63(6),
      I3 => miso_out_reg_43(1),
      I4 => counter_32_63(5),
      I5 => miso_out_reg_43(0),
      O => \miso_out_i_4__9_n_0\
    );
miso_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0B8FF00C0B800"
    )
        port map (
      I0 => counter_32_63(5),
      I1 => miso_out_i_7_n_0,
      I2 => counter_32_63(6),
      I3 => sclk_counter(0),
      I4 => sclk_counter(1),
      I5 => counter_32_63(4),
      O => miso_out_i_5_n_0
    );
\miso_out_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC0C0B8B8FF00"
    )
        port map (
      I0 => counter_32_63(5),
      I1 => \miso_out_i_2__0_0\,
      I2 => counter_32_63(6),
      I3 => counter_32_63(4),
      I4 => miso_out_reg_41(0),
      I5 => miso_out_reg_41(1),
      O => \miso_out_i_5__0_n_0\
    );
\miso_out_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0BBC0BBB8FFB800"
    )
        port map (
      I0 => counter_32_63(5),
      I1 => \miso_out_i_2__15_0\,
      I2 => counter_32_63(6),
      I3 => miso_out_reg_58(0),
      I4 => counter_32_63(4),
      I5 => miso_out_reg_58(1),
      O => \miso_out_i_5__1_n_0\
    );
\miso_out_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \miso_out_i_8__2_n_0\,
      I1 => miso_out_reg_72(3),
      I2 => miso_out_reg_72(0),
      I3 => miso_out_reg_72(1),
      I4 => miso_out_reg_72(2),
      O => \miso_out_i_5__10_n_0\
    );
\miso_out_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F00A00F0CCCC"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => \miso_out_i_6__11_n_0\,
      I2 => miso_out_reg_49(1),
      I3 => miso_out_reg_49(0),
      I4 => miso_out_reg_49(3),
      I5 => miso_out_reg_49(2),
      O => \miso_out_i_5__11_n_0\
    );
\miso_out_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100777701002222"
    )
        port map (
      I0 => miso_out_reg_50(3),
      I1 => miso_out_reg_50(0),
      I2 => miso_out_reg_50(1),
      I3 => counter_32_63(4),
      I4 => miso_out_reg_50(2),
      I5 => \miso_out_i_6__12_n_0\,
      O => \miso_out_i_5__12_n_0\
    );
\miso_out_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => \miso_out_i_8__3_n_0\,
      I1 => miso_out_reg_76(3),
      I2 => miso_out_reg_76(0),
      I3 => miso_out_reg_76(2),
      O => \miso_out_i_5__13_n_0\
    );
\miso_out_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FCF2F000FC020"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => miso_out_reg_51(1),
      I2 => miso_out_reg_51(2),
      I3 => miso_out_reg_51(0),
      I4 => miso_out_reg_51(3),
      I5 => \miso_out_i_6__14_n_0\,
      O => \miso_out_i_5__14_n_0\
    );
\miso_out_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01007D7D01002828"
    )
        port map (
      I0 => miso_out_reg_52(3),
      I1 => miso_out_reg_52(0),
      I2 => miso_out_reg_52(1),
      I3 => counter_32_63(4),
      I4 => miso_out_reg_52(2),
      I5 => \miso_out_i_6__16_n_0\,
      O => \miso_out_i_5__15_n_0\
    );
\miso_out_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01007F7F01002A2A"
    )
        port map (
      I0 => miso_out_reg_54(3),
      I1 => miso_out_reg_54(0),
      I2 => miso_out_reg_54(1),
      I3 => counter_32_63(4),
      I4 => miso_out_reg_54(2),
      I5 => \miso_out_i_6__18_n_0\,
      O => \miso_out_i_5__16_n_0\
    );
\miso_out_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EEE"
    )
        port map (
      I0 => \miso_out_i_8__6_n_0\,
      I1 => miso_out_reg_83(3),
      I2 => miso_out_reg_83(1),
      I3 => miso_out_reg_83(0),
      I4 => miso_out_reg_83(2),
      O => \miso_out_i_5__17_n_0\
    );
\miso_out_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0333F33B0333C008"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => miso_out_reg_55(2),
      I2 => miso_out_reg_55(0),
      I3 => miso_out_reg_55(1),
      I4 => miso_out_reg_55(3),
      I5 => \miso_out_i_6__20_n_0\,
      O => \miso_out_i_5__18_n_0\
    );
\miso_out_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_84(3),
      I1 => miso_out_reg_84(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_84(1),
      I4 => miso_out_reg_84(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_5__19_n_0\
    );
\miso_out_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_59(1),
      I4 => miso_out_reg_59(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_5__2_n_0\
    );
\miso_out_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F00A00F0CCCC"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => \miso_out_i_6__22_n_0\,
      I2 => miso_out_reg_45(0),
      I3 => miso_out_reg_45(1),
      I4 => miso_out_reg_45(3),
      I5 => miso_out_reg_45(2),
      O => \miso_out_i_5__20_n_0\
    );
\miso_out_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FAF4F000FA040"
    )
        port map (
      I0 => miso_out_reg_47(0),
      I1 => counter_32_63(4),
      I2 => miso_out_reg_47(2),
      I3 => miso_out_reg_47(1),
      I4 => miso_out_reg_47(3),
      I5 => \miso_out_i_6__23_n_0\,
      O => \miso_out_i_5__21_n_0\
    );
\miso_out_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330F33B0330C008"
    )
        port map (
      I0 => counter_32_63(4),
      I1 => miso_out_reg_53(2),
      I2 => miso_out_reg_53(1),
      I3 => miso_out_reg_53(0),
      I4 => miso_out_reg_53(3),
      I5 => \miso_out_i_6__24_n_0\,
      O => \miso_out_i_5__22_n_0\
    );
\miso_out_i_5__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \miso_out_i_8__8_n_0\,
      I1 => miso_out_reg_65(3),
      I2 => miso_out_reg_65(1),
      I3 => miso_out_reg_65(0),
      I4 => miso_out_reg_65(2),
      O => \miso_out_i_5__23_n_0\
    );
\miso_out_i_5__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => miso_out_reg_67(2),
      I1 => miso_out_reg_67(3),
      I2 => miso_out_reg_67(1),
      I3 => counter_32_63(6),
      O => \miso_out_i_5__24_n_0\
    );
\miso_out_i_5__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => \miso_out_i_8__10_n_0\,
      I1 => miso_out_reg_69(3),
      I2 => miso_out_reg_69(1),
      I3 => miso_out_reg_69(2),
      O => \miso_out_i_5__25_n_0\
    );
\miso_out_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => miso_out_reg_70(3),
      I1 => miso_out_reg_70(2),
      I2 => miso_out_reg_70(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_70(0),
      I5 => counter_32_63(4),
      O => \miso_out_i_5__26_n_0\
    );
\miso_out_i_5__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => miso_out_reg_74(2),
      I1 => miso_out_reg_74(3),
      I2 => miso_out_reg_74(0),
      I3 => counter_32_63(6),
      O => \miso_out_i_5__27_n_0\
    );
\miso_out_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => miso_out_reg_77(3),
      I1 => miso_out_reg_77(2),
      I2 => miso_out_reg_77(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_77(0),
      I5 => counter_32_63(4),
      O => \miso_out_i_5__28_n_0\
    );
\miso_out_i_5__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => \miso_out_i_8__12_n_0\,
      I1 => miso_out_reg_79(3),
      I2 => miso_out_reg_79(0),
      I3 => miso_out_reg_79(1),
      I4 => miso_out_reg_79(2),
      O => \miso_out_i_5__29_n_0\
    );
\miso_out_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003030300AAAA"
    )
        port map (
      I0 => \miso_out_i_6__2_n_0\,
      I1 => miso_out_reg_42(0),
      I2 => miso_out_reg_42(1),
      I3 => counter_32_63(4),
      I4 => miso_out_reg_42(2),
      I5 => miso_out_reg_42(3),
      O => \miso_out_i_5__3_n_0\
    );
\miso_out_i_5__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => miso_out_reg_81(2),
      I1 => miso_out_reg_81(3),
      I2 => miso_out_reg_81(1),
      I3 => counter_32_63(6),
      O => \miso_out_i_5__30_n_0\
    );
\miso_out_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000300AA"
    )
        port map (
      I0 => miso_out_i_8_n_0,
      I1 => miso_out_reg_61(1),
      I2 => miso_out_reg_61(0),
      I3 => miso_out_reg_61(2),
      I4 => miso_out_reg_61(3),
      O => \miso_out_i_5__4_n_0\
    );
\miso_out_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5004555F5004000A"
    )
        port map (
      I0 => miso_out_reg_43(3),
      I1 => counter_32_63(4),
      I2 => miso_out_reg_43(1),
      I3 => miso_out_reg_43(0),
      I4 => miso_out_reg_43(2),
      I5 => \miso_out_i_6__4_n_0\,
      O => \miso_out_i_5__5_n_0\
    );
\miso_out_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0232020E02320202"
    )
        port map (
      I0 => \miso_out_i_6__6_n_0\,
      I1 => miso_out_reg_44(2),
      I2 => miso_out_reg_44(3),
      I3 => miso_out_reg_44(1),
      I4 => miso_out_reg_44(0),
      I5 => counter_32_63(4),
      O => \miso_out_i_5__7_n_0\
    );
\miso_out_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005F5F01000A0A"
    )
        port map (
      I0 => miso_out_reg_46(3),
      I1 => miso_out_reg_46(0),
      I2 => miso_out_reg_46(1),
      I3 => counter_32_63(4),
      I4 => miso_out_reg_46(2),
      I5 => \miso_out_i_6__7_n_0\,
      O => \miso_out_i_5__8_n_0\
    );
\miso_out_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0232020E02320202"
    )
        port map (
      I0 => \miso_out_i_6__9_n_0\,
      I1 => miso_out_reg_48(2),
      I2 => miso_out_reg_48(3),
      I3 => miso_out_reg_48(0),
      I4 => miso_out_reg_48(1),
      I5 => counter_32_63(4),
      O => \miso_out_i_5__9_n_0\
    );
miso_out_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_counter(4),
      I1 => sclk_counter(3),
      O => miso_out_i_6_n_0
    );
\miso_out_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => miso_out_reg_72(0),
      I1 => miso_out_reg_72(1),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_72(3),
      I4 => miso_out_reg_72(2),
      O => \miso_out_i_6__10_n_0\
    );
\miso_out_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_49(1),
      I4 => miso_out_reg_49(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__11_n_0\
    );
\miso_out_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_50(1),
      I4 => miso_out_reg_50(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__12_n_0\
    );
\miso_out_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => miso_out_reg_76(0),
      I1 => miso_out_reg_76(1),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_76(3),
      I4 => miso_out_reg_76(2),
      O => \miso_out_i_6__13_n_0\
    );
\miso_out_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_51(1),
      I4 => miso_out_reg_51(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__14_n_0\
    );
\miso_out_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_77(1),
      I4 => miso_out_reg_77(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__15_n_0\
    );
\miso_out_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_52(1),
      I4 => miso_out_reg_52(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__16_n_0\
    );
\miso_out_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_81(3),
      I1 => miso_out_reg_81(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_81(1),
      I4 => miso_out_reg_81(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_6__17_n_0\
    );
\miso_out_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_54(1),
      I4 => miso_out_reg_54(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__18_n_0\
    );
\miso_out_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => miso_out_reg_83(0),
      I1 => miso_out_reg_83(1),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_83(3),
      I4 => miso_out_reg_83(2),
      O => \miso_out_i_6__19_n_0\
    );
\miso_out_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_42(1),
      I4 => miso_out_reg_42(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__2_n_0\
    );
\miso_out_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_55(1),
      I4 => miso_out_reg_55(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__20_n_0\
    );
\miso_out_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_45(0),
      I4 => miso_out_reg_45(1),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__22_n_0\
    );
\miso_out_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_47(0),
      I4 => miso_out_reg_47(1),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__23_n_0\
    );
\miso_out_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_53(0),
      I4 => miso_out_reg_53(1),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__24_n_0\
    );
\miso_out_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => miso_out_reg_65(0),
      I1 => miso_out_reg_65(1),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_65(3),
      I4 => miso_out_reg_65(2),
      O => \miso_out_i_6__25_n_0\
    );
\miso_out_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_67(3),
      I1 => miso_out_reg_67(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_67(0),
      I4 => miso_out_reg_67(1),
      I5 => counter_32_63(5),
      O => \miso_out_i_6__26_n_0\
    );
\miso_out_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => miso_out_reg_69(0),
      I1 => miso_out_reg_69(1),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_69(3),
      I4 => miso_out_reg_69(2),
      O => \miso_out_i_6__27_n_0\
    );
\miso_out_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_74(3),
      I1 => miso_out_reg_74(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_74(0),
      I4 => miso_out_reg_74(1),
      I5 => counter_32_63(5),
      O => \miso_out_i_6__28_n_0\
    );
\miso_out_i_6__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => miso_out_reg_79(0),
      I1 => miso_out_reg_79(1),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_79(3),
      I4 => miso_out_reg_79(2),
      O => \miso_out_i_6__29_n_0\
    );
\miso_out_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => miso_out_reg_61(0),
      I1 => miso_out_reg_61(1),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_61(3),
      I4 => miso_out_reg_61(2),
      O => \miso_out_i_6__3_n_0\
    );
\miso_out_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => miso_out_reg_84(3),
      I1 => miso_out_reg_84(2),
      I2 => miso_out_reg_84(1),
      I3 => counter_32_63(6),
      I4 => miso_out_reg_84(0),
      I5 => counter_32_63(4),
      O => \miso_out_i_6__30_n_0\
    );
\miso_out_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_43(1),
      I4 => miso_out_reg_43(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__4_n_0\
    );
\miso_out_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001010FF00"
    )
        port map (
      I0 => miso_out_reg_62(1),
      I1 => miso_out_reg_62(0),
      I2 => counter_32_63(5),
      I3 => \miso_out_i_8__0_n_0\,
      I4 => miso_out_reg_62(3),
      I5 => miso_out_reg_62(2),
      O => \miso_out_i_6__5_n_0\
    );
\miso_out_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_44(1),
      I4 => miso_out_reg_44(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__6_n_0\
    );
\miso_out_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_46(1),
      I4 => miso_out_reg_46(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__7_n_0\
    );
\miso_out_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_70(1),
      I4 => miso_out_reg_70(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__8_n_0\
    );
\miso_out_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_48(1),
      I4 => miso_out_reg_48(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_6__9_n_0\
    );
miso_out_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => clk_counter(0),
      O => miso_out_i_7_n_0
    );
\miso_out_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_59(3),
      I1 => miso_out_reg_59(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_59(1),
      I4 => miso_out_reg_59(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_7__12_n_0\
    );
\miso_out_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => miso_out_i_9_n_0,
      I1 => counter_32_63(6),
      I2 => miso_out_reg_62(1),
      I3 => miso_out_reg_62(2),
      I4 => miso_out_reg_62(0),
      I5 => miso_out_reg_62(3),
      O => \miso_out_i_7__13_n_0\
    );
\miso_out_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_84(1),
      I4 => miso_out_reg_84(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_7__14_n_0\
    );
\miso_out_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444000400040"
    )
        port map (
      I0 => miso_out_reg_70(2),
      I1 => miso_out_reg_70(3),
      I2 => counter_32_63(5),
      I3 => miso_out_reg_70(1),
      I4 => miso_out_reg_70(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_7__15_n_0\
    );
\miso_out_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404444000004440"
    )
        port map (
      I0 => miso_out_reg_77(2),
      I1 => miso_out_reg_77(3),
      I2 => miso_out_reg_77(1),
      I3 => counter_32_63(5),
      I4 => miso_out_reg_77(0),
      I5 => counter_32_63(6),
      O => \miso_out_i_7__16_n_0\
    );
miso_out_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_61(1),
      I4 => miso_out_reg_61(0),
      I5 => counter_32_63(2),
      O => miso_out_i_8_n_0
    );
\miso_out_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_62(1),
      I4 => miso_out_reg_62(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__0_n_0\
    );
\miso_out_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_70(3),
      I1 => miso_out_reg_70(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_70(1),
      I4 => miso_out_reg_70(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_8__1_n_0\
    );
\miso_out_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_69(1),
      I4 => miso_out_reg_69(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__10_n_0\
    );
\miso_out_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_74(0),
      I4 => miso_out_reg_74(1),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__11_n_0\
    );
\miso_out_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_79(1),
      I4 => miso_out_reg_79(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__12_n_0\
    );
\miso_out_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_72(1),
      I4 => miso_out_reg_72(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__2_n_0\
    );
\miso_out_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_76(1),
      I4 => miso_out_reg_76(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__3_n_0\
    );
\miso_out_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_77(3),
      I1 => miso_out_reg_77(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_77(1),
      I4 => miso_out_reg_77(0),
      I5 => counter_32_63(5),
      O => \miso_out_i_8__4_n_0\
    );
\miso_out_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_81(1),
      I4 => miso_out_reg_81(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__5_n_0\
    );
\miso_out_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_83(1),
      I4 => miso_out_reg_83(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__6_n_0\
    );
\miso_out_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_65(1),
      I4 => miso_out_reg_65(0),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__8_n_0\
    );
\miso_out_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => counter_32_63(1),
      I1 => counter_32_63(3),
      I2 => counter_32_63(0),
      I3 => miso_out_reg_67(0),
      I4 => miso_out_reg_67(1),
      I5 => counter_32_63(2),
      O => \miso_out_i_8__9_n_0\
    );
miso_out_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000040"
    )
        port map (
      I0 => miso_out_reg_62(3),
      I1 => miso_out_reg_62(2),
      I2 => counter_32_63(4),
      I3 => miso_out_reg_62(1),
      I4 => miso_out_reg_62(0),
      I5 => counter_32_63(5),
      O => miso_out_i_9_n_0
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_i_1_n_0,
      Q => MISO1_A_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_counter(0),
      O => \sclk_counter[0]_i_1_n_0\
    );
\sclk_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sclk_counter(1),
      I1 => sclk_counter(0),
      O => \sclk_counter[1]_i_1_n_0\
    );
\sclk_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter(2),
      I1 => sclk_counter(0),
      I2 => sclk_counter(1),
      O => \sclk_counter[2]_i_1_n_0\
    );
\sclk_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter(3),
      I1 => sclk_counter(1),
      I2 => sclk_counter(0),
      I3 => sclk_counter(2),
      O => \sclk_counter[3]_i_1_n_0\
    );
\sclk_counter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_counter(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1_n_0\
    );
\sclk_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => sclk_counter(1),
      I1 => sclk_counter(0),
      I2 => sclk_counter(2),
      I3 => sclk_counter(4),
      I4 => sclk_counter(3),
      O => \sclk_counter[4]_i_2_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1_n_0\,
      D => \sclk_counter[0]_i_1_n_0\,
      Q => sclk_counter(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => sclk_counter(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1_n_0\,
      D => \sclk_counter[1]_i_1_n_0\,
      Q => sclk_counter(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => sclk_counter(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1_n_0\,
      D => \sclk_counter[2]_i_1_n_0\,
      Q => sclk_counter(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => sclk_counter(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1_n_0\,
      D => \sclk_counter[3]_i_1_n_0\,
      Q => sclk_counter(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => sclk_counter(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1_n_0\,
      D => \sclk_counter[4]_i_2_n_0\,
      Q => sclk_counter(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => sclk_counter(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized0\ is
  port (
    MISO1_B_LOOP : out STD_LOGIC;
    MISO1_B_SW : out STD_LOGIC;
    \miso_out_i_7__0_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \miso_out_i_3__6_0\ : out STD_LOGIC;
    \miso_out_i_6__21_0\ : out STD_LOGIC;
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_B1_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_B : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized0\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized0\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized0\ is
  signal \^miso1_b_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal sclk_counter : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \sclk_counter[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__22_n_0\ : STD_LOGIC;
begin
  MISO1_B_LOOP <= \^miso1_b_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(2 downto 0) <= \^unconn_out\(2 downto 0);
\clk_counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__1_n_0\
    );
\clk_counter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__1_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__1_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_B1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_b_loop\,
      I1 => \in4x_B1_reg[56]\(0),
      I2 => MISO1_B,
      O => MISO1_B_SW
    );
\miso_out_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(2),
      O => \miso_out_i_3__6_0\
    );
\miso_out_i_6__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_counter(4),
      I1 => sclk_counter(3),
      O => \miso_out_i_6__21_0\
    );
\miso_out_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__0_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_b_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__20_n_0\
    );
\sclk_counter[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__22_n_0\
    );
\sclk_counter[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      O => \sclk_counter[2]_i_1__22_n_0\
    );
\sclk_counter[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__22_n_0\
    );
\sclk_counter[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__0_n_0\
    );
\sclk_counter[4]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(2),
      I3 => sclk_counter(4),
      I4 => sclk_counter(3),
      O => \sclk_counter[4]_i_2__22_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__0_n_0\,
      D => \sclk_counter[0]_i_1__20_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__0_n_0\,
      D => \sclk_counter[1]_i_1__22_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__0_n_0\,
      D => \sclk_counter[2]_i_1__22_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__0_n_0\,
      D => \sclk_counter[3]_i_1__22_n_0\,
      Q => sclk_counter(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => sclk_counter(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__0_n_0\,
      D => \sclk_counter[4]_i_2__22_n_0\,
      Q => sclk_counter(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => sclk_counter(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized1\ is
  port (
    MISO1_C_LOOP : out STD_LOGIC;
    MISO1_C_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_C1_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_C : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized1\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized1\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized1\ is
  signal \^miso1_c_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__2_n_0\ : STD_LOGIC;
begin
  MISO1_C_LOOP <= \^miso1_c_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__3_n_0\
    );
\clk_counter[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__3_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_C1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_c_loop\,
      I1 => \in4x_C1_reg[56]\(0),
      I2 => MISO1_C,
      O => MISO1_C_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_c_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__2_n_0\
    );
\sclk_counter[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__2_n_0\
    );
\sclk_counter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__2_n_0\
    );
\sclk_counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__2_n_0\
    );
\sclk_counter[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__1_n_0\
    );
\sclk_counter[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__2_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__1_n_0\,
      D => \sclk_counter[0]_i_1__2_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__1_n_0\,
      D => \sclk_counter[1]_i_1__2_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__1_n_0\,
      D => \sclk_counter[2]_i_1__2_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__1_n_0\,
      D => \sclk_counter[3]_i_1__2_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__1_n_0\,
      D => \sclk_counter[4]_i_2__2_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized10\ is
  port (
    MISO1_L_LOOP : out STD_LOGIC;
    MISO1_L_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_L1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_L : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized10\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized10\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized10\ is
  signal \^miso1_l_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__14_n_0\ : STD_LOGIC;
begin
  MISO1_L_LOOP <= \^miso1_l_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__21_n_0\
    );
\clk_counter[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__21_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__21_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__21_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_L1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_l_loop\,
      I1 => \in4x_L1_reg[60]\(0),
      I2 => MISO1_L,
      O => MISO1_L_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_l_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__23_n_0\
    );
\sclk_counter[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__14_n_0\
    );
\sclk_counter[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__14_n_0\
    );
\sclk_counter[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__14_n_0\
    );
\sclk_counter[4]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__10_n_0\
    );
\sclk_counter[4]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__14_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__10_n_0\,
      D => \sclk_counter[0]_i_1__23_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__10_n_0\,
      D => \sclk_counter[1]_i_1__14_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__10_n_0\,
      D => \sclk_counter[2]_i_1__14_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__10_n_0\,
      D => \sclk_counter[3]_i_1__14_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__10_n_0\,
      D => \sclk_counter[4]_i_2__14_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized11\ is
  port (
    MISO1_M_LOOP : out STD_LOGIC;
    MISO1_M_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_M1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_M : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized11\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized11\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized11\ is
  signal \^miso1_m_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__16_n_0\ : STD_LOGIC;
begin
  MISO1_M_LOOP <= \^miso1_m_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__23_n_0\
    );
\clk_counter[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__23_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__23_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__23_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_M1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_m_loop\,
      I1 => \in4x_M1_reg[60]\(0),
      I2 => MISO1_M,
      O => MISO1_M_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_m_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__14_n_0\
    );
\sclk_counter[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__16_n_0\
    );
\sclk_counter[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__16_n_0\
    );
\sclk_counter[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__16_n_0\
    );
\sclk_counter[4]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__11_n_0\
    );
\sclk_counter[4]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__16_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__11_n_0\,
      D => \sclk_counter[0]_i_1__14_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__11_n_0\,
      D => \sclk_counter[1]_i_1__16_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__11_n_0\,
      D => \sclk_counter[2]_i_1__16_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__11_n_0\,
      D => \sclk_counter[3]_i_1__16_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__11_n_0\,
      D => \sclk_counter[4]_i_2__16_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized12\ is
  port (
    MISO1_N_LOOP : out STD_LOGIC;
    MISO1_N_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_N1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_N : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized12\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized12\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized12\ is
  signal \^miso1_n_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__25_n_0\ : STD_LOGIC;
begin
  MISO1_N_LOOP <= \^miso1_n_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__25_n_0\
    );
\clk_counter[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__25_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__25_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__25_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_N1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_n_loop\,
      I1 => \in4x_N1_reg[60]\(0),
      I2 => MISO1_N,
      O => MISO1_N_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_n_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__24_n_0\
    );
\sclk_counter[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__25_n_0\
    );
\sclk_counter[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      O => \sclk_counter[2]_i_1__25_n_0\
    );
\sclk_counter[3]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__25_n_0\
    );
\sclk_counter[4]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__12_n_0\
    );
\sclk_counter[4]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__25_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__12_n_0\,
      D => \sclk_counter[0]_i_1__24_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__12_n_0\,
      D => \sclk_counter[1]_i_1__25_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__12_n_0\,
      D => \sclk_counter[2]_i_1__25_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__12_n_0\,
      D => \sclk_counter[3]_i_1__25_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__12_n_0\,
      D => \sclk_counter[4]_i_2__25_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized13\ is
  port (
    MISO1_O_LOOP : out STD_LOGIC;
    MISO1_O_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_O1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_O : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized13\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized13\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized13\ is
  signal \^miso1_o_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__18_n_0\ : STD_LOGIC;
begin
  MISO1_O_LOOP <= \^miso1_o_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__27_n_0\
    );
\clk_counter[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__27_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__27_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__27_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_O1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_o_loop\,
      I1 => \in4x_O1_reg[60]\(0),
      I2 => MISO1_O,
      O => MISO1_O_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_o_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__16_n_0\
    );
\sclk_counter[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__18_n_0\
    );
\sclk_counter[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__18_n_0\
    );
\sclk_counter[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__18_n_0\
    );
\sclk_counter[4]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__13_n_0\
    );
\sclk_counter[4]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__18_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__13_n_0\,
      D => \sclk_counter[0]_i_1__16_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__13_n_0\,
      D => \sclk_counter[1]_i_1__18_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__13_n_0\,
      D => \sclk_counter[2]_i_1__18_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__13_n_0\,
      D => \sclk_counter[3]_i_1__18_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__13_n_0\,
      D => \sclk_counter[4]_i_2__18_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized14\ is
  port (
    MISO1_P_LOOP : out STD_LOGIC;
    MISO1_P_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_P1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_P : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized14\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized14\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized14\ is
  signal \^miso1_p_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__20_n_0\ : STD_LOGIC;
begin
  MISO1_P_LOOP <= \^miso1_p_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__29_n_0\
    );
\clk_counter[1]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__29_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__29_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__29_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_P1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_p_loop\,
      I1 => \in4x_P1_reg[60]\(0),
      I2 => MISO1_P,
      O => MISO1_P_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_p_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__18_n_0\
    );
\sclk_counter[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__20_n_0\
    );
\sclk_counter[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__20_n_0\
    );
\sclk_counter[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__20_n_0\
    );
\sclk_counter[4]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__14_n_0\
    );
\sclk_counter[4]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__20_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__14_n_0\,
      D => \sclk_counter[0]_i_1__18_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__14_n_0\,
      D => \sclk_counter[1]_i_1__20_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__14_n_0\,
      D => \sclk_counter[2]_i_1__20_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__14_n_0\,
      D => \sclk_counter[3]_i_1__20_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__14_n_0\,
      D => \sclk_counter[4]_i_2__20_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized15\ is
  port (
    MISO2_A_LOOP : out STD_LOGIC;
    MISO2_A_SW : out STD_LOGIC;
    \miso_out_i_7__1_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \miso_out_i_6__0_0\ : out STD_LOGIC;
    \miso_out_i_3__1_0\ : out STD_LOGIC;
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_A2_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_A : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized15\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized15\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized15\ is
  signal \^miso2_a_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal sclk_counter : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \sclk_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__0_n_0\ : STD_LOGIC;
begin
  MISO2_A_LOOP <= \^miso2_a_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(2 downto 0) <= \^unconn_out\(2 downto 0);
\clk_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__0_n_0\
    );
\clk_counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__0_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__0_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_A2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_a_loop\,
      I1 => \in4x_A2_reg[56]\(0),
      I2 => MISO2_A,
      O => MISO2_A_SW
    );
\miso_out_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(2),
      O => \miso_out_i_3__1_0\
    );
\miso_out_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_counter(4),
      I1 => sclk_counter(3),
      O => \miso_out_i_6__0_0\
    );
\miso_out_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__1_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_a_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__0_n_0\
    );
\sclk_counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__0_n_0\
    );
\sclk_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__0_n_0\
    );
\sclk_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__0_n_0\
    );
\sclk_counter[4]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__15_n_0\
    );
\sclk_counter[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(2),
      I3 => sclk_counter(4),
      I4 => sclk_counter(3),
      O => \sclk_counter[4]_i_2__0_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__15_n_0\,
      D => \sclk_counter[0]_i_1__0_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__15_n_0\,
      D => \sclk_counter[1]_i_1__0_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__15_n_0\,
      D => \sclk_counter[2]_i_1__0_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__15_n_0\,
      D => \sclk_counter[3]_i_1__0_n_0\,
      Q => sclk_counter(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => sclk_counter(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__15_n_0\,
      D => \sclk_counter[4]_i_2__0_n_0\,
      Q => sclk_counter(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => sclk_counter(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized16\ is
  port (
    MISO2_B_LOOP : out STD_LOGIC;
    MISO2_B_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \miso_out_i_6__1_0\ : out STD_LOGIC;
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_B2_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_B : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized16\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized16\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized16\ is
  signal \^miso2_b_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__1_n_0\ : STD_LOGIC;
begin
  MISO2_B_LOOP <= \^miso2_b_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__2_n_0\
    );
\clk_counter[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__2_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_B2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_b_loop\,
      I1 => \in4x_B2_reg[56]\(0),
      I2 => MISO2_B,
      O => MISO2_B_SW
    );
\miso_out_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \miso_out_i_6__1_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_b_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__1_n_0\
    );
\sclk_counter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__1_n_0\
    );
\sclk_counter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__1_n_0\
    );
\sclk_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__1_n_0\
    );
\sclk_counter[4]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__16_n_0\
    );
\sclk_counter[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__1_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__16_n_0\,
      D => \sclk_counter[0]_i_1__1_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__16_n_0\,
      D => \sclk_counter[1]_i_1__1_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__16_n_0\,
      D => \sclk_counter[2]_i_1__1_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__16_n_0\,
      D => \sclk_counter[3]_i_1__1_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__16_n_0\,
      D => \sclk_counter[4]_i_2__1_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized17\ is
  port (
    MISO2_C_LOOP : out STD_LOGIC;
    MISO2_C_SW : out STD_LOGIC;
    \miso_out_i_7__2_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_C2_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_C : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized17\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized17\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized17\ is
  signal \^miso2_c_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__3_n_0\ : STD_LOGIC;
begin
  MISO2_C_LOOP <= \^miso2_c_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__4_n_0\
    );
\clk_counter[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__4_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__4_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__4_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_C2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_c_loop\,
      I1 => \in4x_C2_reg[56]\(0),
      I2 => MISO2_C,
      O => MISO2_C_SW
    );
\miso_out_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__2_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_c_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__3_n_0\
    );
\sclk_counter[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__3_n_0\
    );
\sclk_counter[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__3_n_0\
    );
\sclk_counter[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__3_n_0\
    );
\sclk_counter[4]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__17_n_0\
    );
\sclk_counter[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__3_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__17_n_0\,
      D => \sclk_counter[0]_i_1__3_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__17_n_0\,
      D => \sclk_counter[1]_i_1__3_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__17_n_0\,
      D => \sclk_counter[2]_i_1__3_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__17_n_0\,
      D => \sclk_counter[3]_i_1__3_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__17_n_0\,
      D => \sclk_counter[4]_i_2__3_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized18\ is
  port (
    MISO2_D_LOOP : out STD_LOGIC;
    MISO2_D_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \miso_out_i_5__6_0\ : out STD_LOGIC;
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_D2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_D : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized18\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized18\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized18\ is
  signal \^miso2_d_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__5_n_0\ : STD_LOGIC;
begin
  MISO2_D_LOOP <= \^miso2_d_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__6_n_0\
    );
\clk_counter[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__6_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__6_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__6_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_D2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_d_loop\,
      I1 => \in4x_D2_reg[61]\(0),
      I2 => MISO2_D,
      O => MISO2_D_SW
    );
\miso_out_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(2),
      O => \miso_out_i_5__6_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_d_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__5_n_0\
    );
\sclk_counter[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__5_n_0\
    );
\sclk_counter[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__5_n_0\
    );
\sclk_counter[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__5_n_0\
    );
\sclk_counter[4]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__18_n_0\
    );
\sclk_counter[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__5_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__18_n_0\,
      D => \sclk_counter[0]_i_1__5_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__18_n_0\,
      D => \sclk_counter[1]_i_1__5_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__18_n_0\,
      D => \sclk_counter[2]_i_1__5_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__18_n_0\,
      D => \sclk_counter[3]_i_1__5_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__18_n_0\,
      D => \sclk_counter[4]_i_2__5_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized19\ is
  port (
    MISO2_E_LOOP : out STD_LOGIC;
    MISO2_E_SW : out STD_LOGIC;
    \miso_out_i_7__3_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_E2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_E : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized19\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized19\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized19\ is
  signal \^miso2_e_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__26_n_0\ : STD_LOGIC;
begin
  MISO2_E_LOOP <= \^miso2_e_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__8_n_0\
    );
\clk_counter[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__8_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__8_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__8_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_E2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_e_loop\,
      I1 => \in4x_E2_reg[61]\(0),
      I2 => MISO2_E,
      O => MISO2_E_SW
    );
\miso_out_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__3_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_e_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__25_n_0\
    );
\sclk_counter[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__26_n_0\
    );
\sclk_counter[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__26_n_0\
    );
\sclk_counter[3]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__26_n_0\
    );
\sclk_counter[4]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__19_n_0\
    );
\sclk_counter[4]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__26_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__19_n_0\,
      D => \sclk_counter[0]_i_1__25_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__19_n_0\,
      D => \sclk_counter[1]_i_1__26_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__19_n_0\,
      D => \sclk_counter[2]_i_1__26_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__19_n_0\,
      D => \sclk_counter[3]_i_1__26_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__19_n_0\,
      D => \sclk_counter[4]_i_2__26_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized2\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO1_D_0 : out STD_LOGIC;
    MISO1_D_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    \in4x_D1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized2\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized2\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_D1[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \in4x_D1[73]_i_1\ : label is "soft_lutpair0";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__5_n_0\
    );
\clk_counter[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__5_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__5_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__5_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_D1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO1_D,
      I1 => \in4x_D1_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO1_D_0
    );
\in4x_D1[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_D1_reg[3]\(0),
      I2 => MISO1_D,
      O => MISO1_D_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__4_n_0\
    );
\sclk_counter[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__4_n_0\
    );
\sclk_counter[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__4_n_0\
    );
\sclk_counter[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__4_n_0\
    );
\sclk_counter[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__2_n_0\
    );
\sclk_counter[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__4_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__2_n_0\,
      D => \sclk_counter[0]_i_1__4_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__2_n_0\,
      D => \sclk_counter[1]_i_1__4_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__2_n_0\,
      D => \sclk_counter[2]_i_1__4_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__2_n_0\,
      D => \sclk_counter[3]_i_1__4_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__2_n_0\,
      D => \sclk_counter[4]_i_2__4_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized20\ is
  port (
    MISO2_F_LOOP : out STD_LOGIC;
    MISO2_F_SW : out STD_LOGIC;
    \miso_out_i_7__4_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_F2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_F : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized20\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized20\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized20\ is
  signal \^miso2_f_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__27_n_0\ : STD_LOGIC;
begin
  MISO2_F_LOOP <= \^miso2_f_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__10_n_0\
    );
\clk_counter[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__10_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__10_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__10_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_F2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_f_loop\,
      I1 => \in4x_F2_reg[60]\(0),
      I2 => MISO2_F,
      O => MISO2_F_SW
    );
\miso_out_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__4_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_f_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__26_n_0\
    );
\sclk_counter[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__27_n_0\
    );
\sclk_counter[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      O => \sclk_counter[2]_i_1__27_n_0\
    );
\sclk_counter[3]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__27_n_0\
    );
\sclk_counter[4]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__20_n_0\
    );
\sclk_counter[4]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__27_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__20_n_0\,
      D => \sclk_counter[0]_i_1__26_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__20_n_0\,
      D => \sclk_counter[1]_i_1__27_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__20_n_0\,
      D => \sclk_counter[2]_i_1__27_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__20_n_0\,
      D => \sclk_counter[3]_i_1__27_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__20_n_0\,
      D => \sclk_counter[4]_i_2__27_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized21\ is
  port (
    MISO2_G_LOOP : out STD_LOGIC;
    MISO2_G_SW : out STD_LOGIC;
    \miso_out_i_7__5_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_G2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_G : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized21\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized21\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized21\ is
  signal \^miso2_g_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__28_n_0\ : STD_LOGIC;
begin
  MISO2_G_LOOP <= \^miso2_g_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__12_n_0\
    );
\clk_counter[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__12_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__12_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__12_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_G2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_g_loop\,
      I1 => \in4x_G2_reg[60]\(0),
      I2 => MISO2_G,
      O => MISO2_G_SW
    );
\miso_out_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__5_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_g_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__27_n_0\
    );
\sclk_counter[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__28_n_0\
    );
\sclk_counter[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__28_n_0\
    );
\sclk_counter[3]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__28_n_0\
    );
\sclk_counter[4]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__21_n_0\
    );
\sclk_counter[4]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__28_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__21_n_0\,
      D => \sclk_counter[0]_i_1__27_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__21_n_0\,
      D => \sclk_counter[1]_i_1__28_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__21_n_0\,
      D => \sclk_counter[2]_i_1__28_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__21_n_0\,
      D => \sclk_counter[3]_i_1__28_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__21_n_0\,
      D => \sclk_counter[4]_i_2__28_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized22\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO2_H_0 : out STD_LOGIC;
    MISO2_H_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    \in4x_H2_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized22\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized22\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized22\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_H2[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \in4x_H2[73]_i_1\ : label is "soft_lutpair2";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__14_n_0\
    );
\clk_counter[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__14_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__14_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__14_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_H2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO2_H,
      I1 => \in4x_H2_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO2_H_0
    );
\in4x_H2[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_H2_reg[3]\(0),
      I2 => MISO2_H,
      O => MISO2_H_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__8_n_0\
    );
\sclk_counter[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__8_n_0\
    );
\sclk_counter[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__8_n_0\
    );
\sclk_counter[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__8_n_0\
    );
\sclk_counter[4]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__22_n_0\
    );
\sclk_counter[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__8_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__22_n_0\,
      D => \sclk_counter[0]_i_1__8_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__22_n_0\,
      D => \sclk_counter[1]_i_1__8_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__22_n_0\,
      D => \sclk_counter[2]_i_1__8_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__22_n_0\,
      D => \sclk_counter[3]_i_1__8_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__22_n_0\,
      D => \sclk_counter[4]_i_2__8_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized23\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO2_I_0 : out STD_LOGIC;
    MISO2_I_SW : out STD_LOGIC;
    \miso_out_i_7__6_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    \in4x_I2_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized23\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized23\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__10_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_I2[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \in4x_I2[73]_i_1\ : label is "soft_lutpair4";
begin
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__16_n_0\
    );
\clk_counter[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__16_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__16_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__16_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_I2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO2_I,
      I1 => \in4x_I2_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO2_I_0
    );
\in4x_I2[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_I2_reg[3]\(0),
      I2 => MISO2_I,
      O => MISO2_I_SW
    );
\miso_out_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__6_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__10_n_0\
    );
\sclk_counter[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__10_n_0\
    );
\sclk_counter[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__10_n_0\
    );
\sclk_counter[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__10_n_0\
    );
\sclk_counter[4]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__23_n_0\
    );
\sclk_counter[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__10_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__23_n_0\,
      D => \sclk_counter[0]_i_1__10_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__23_n_0\,
      D => \sclk_counter[1]_i_1__10_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__23_n_0\,
      D => \sclk_counter[2]_i_1__10_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__23_n_0\,
      D => \sclk_counter[3]_i_1__10_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__23_n_0\,
      D => \sclk_counter[4]_i_2__10_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized24\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO2_J_0 : out STD_LOGIC;
    MISO2_J_SW : out STD_LOGIC;
    \miso_out_i_7__7_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    \in4x_J2_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized24\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized24\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__29_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_J2[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \in4x_J2[73]_i_1\ : label is "soft_lutpair6";
begin
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__18_n_0\
    );
\clk_counter[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__18_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__18_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__18_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_J2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO2_J,
      I1 => \in4x_J2_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO2_J_0
    );
\in4x_J2[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_J2_reg[3]\(0),
      I2 => MISO2_J,
      O => MISO2_J_SW
    );
\miso_out_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__7_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__12_n_0\
    );
\sclk_counter[1]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__29_n_0\
    );
\sclk_counter[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      O => \sclk_counter[2]_i_1__29_n_0\
    );
\sclk_counter[3]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__29_n_0\
    );
\sclk_counter[4]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__24_n_0\
    );
\sclk_counter[4]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__29_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__24_n_0\,
      D => \sclk_counter[0]_i_1__12_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__24_n_0\,
      D => \sclk_counter[1]_i_1__29_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__24_n_0\,
      D => \sclk_counter[2]_i_1__29_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__24_n_0\,
      D => \sclk_counter[3]_i_1__29_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__24_n_0\,
      D => \sclk_counter[4]_i_2__29_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized25\ is
  port (
    MISO2_K_LOOP : out STD_LOGIC;
    MISO2_K_SW : out STD_LOGIC;
    \miso_out_i_7__8_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_K2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_K : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized25\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized25\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized25\ is
  signal \^miso2_k_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__13_n_0\ : STD_LOGIC;
begin
  MISO2_K_LOOP <= \^miso2_k_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__20_n_0\
    );
\clk_counter[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__20_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__20_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__20_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_K2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_k_loop\,
      I1 => \in4x_K2_reg[61]\(0),
      I2 => MISO2_K,
      O => MISO2_K_SW
    );
\miso_out_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__8_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_k_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__28_n_0\
    );
\sclk_counter[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__13_n_0\
    );
\sclk_counter[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__13_n_0\
    );
\sclk_counter[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__13_n_0\
    );
\sclk_counter[4]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__25_n_0\
    );
\sclk_counter[4]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__13_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__25_n_0\,
      D => \sclk_counter[0]_i_1__28_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__25_n_0\,
      D => \sclk_counter[1]_i_1__13_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__25_n_0\,
      D => \sclk_counter[2]_i_1__13_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__25_n_0\,
      D => \sclk_counter[3]_i_1__13_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__25_n_0\,
      D => \sclk_counter[4]_i_2__13_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized26\ is
  port (
    MISO2_L_LOOP : out STD_LOGIC;
    MISO2_L_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_L2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_L : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized26\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized26\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized26\ is
  signal \^miso2_l_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__15_n_0\ : STD_LOGIC;
begin
  MISO2_L_LOOP <= \^miso2_l_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__22_n_0\
    );
\clk_counter[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__22_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__22_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__22_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_L2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_l_loop\,
      I1 => \in4x_L2_reg[60]\(0),
      I2 => MISO2_L,
      O => MISO2_L_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_l_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__29_n_0\
    );
\sclk_counter[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__15_n_0\
    );
\sclk_counter[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__15_n_0\
    );
\sclk_counter[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__15_n_0\
    );
\sclk_counter[4]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__26_n_0\
    );
\sclk_counter[4]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__15_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__26_n_0\,
      D => \sclk_counter[0]_i_1__29_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__26_n_0\,
      D => \sclk_counter[1]_i_1__15_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__26_n_0\,
      D => \sclk_counter[2]_i_1__15_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__26_n_0\,
      D => \sclk_counter[3]_i_1__15_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__26_n_0\,
      D => \sclk_counter[4]_i_2__15_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized27\ is
  port (
    MISO2_M_LOOP : out STD_LOGIC;
    MISO2_M_SW : out STD_LOGIC;
    \miso_out_i_7__9_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_M2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_M : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized27\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized27\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized27\ is
  signal \^miso2_m_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__30_n_0\ : STD_LOGIC;
begin
  MISO2_M_LOOP <= \^miso2_m_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__24_n_0\
    );
\clk_counter[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__24_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__24_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__24_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_M2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_m_loop\,
      I1 => \in4x_M2_reg[60]\(0),
      I2 => MISO2_M,
      O => MISO2_M_SW
    );
\miso_out_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__9_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_m_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__30_n_0\
    );
\sclk_counter[1]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__30_n_0\
    );
\sclk_counter[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__30_n_0\
    );
\sclk_counter[3]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__30_n_0\
    );
\sclk_counter[4]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__27_n_0\
    );
\sclk_counter[4]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__30_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__27_n_0\,
      D => \sclk_counter[0]_i_1__30_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__27_n_0\,
      D => \sclk_counter[1]_i_1__30_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__27_n_0\,
      D => \sclk_counter[2]_i_1__30_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__27_n_0\,
      D => \sclk_counter[3]_i_1__30_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__27_n_0\,
      D => \sclk_counter[4]_i_2__30_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized28\ is
  port (
    MISO2_N_LOOP : out STD_LOGIC;
    MISO2_N_SW : out STD_LOGIC;
    \miso_out_i_7__10_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_N2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_N : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized28\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized28\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized28\ is
  signal \^miso2_n_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__17_n_0\ : STD_LOGIC;
begin
  MISO2_N_LOOP <= \^miso2_n_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__26_n_0\
    );
\clk_counter[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__26_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__26_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__26_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_N2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_n_loop\,
      I1 => \in4x_N2_reg[60]\(0),
      I2 => MISO2_N,
      O => MISO2_N_SW
    );
\miso_out_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__10_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_n_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__15_n_0\
    );
\sclk_counter[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__17_n_0\
    );
\sclk_counter[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__17_n_0\
    );
\sclk_counter[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__17_n_0\
    );
\sclk_counter[4]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__28_n_0\
    );
\sclk_counter[4]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__17_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__28_n_0\,
      D => \sclk_counter[0]_i_1__15_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__28_n_0\,
      D => \sclk_counter[1]_i_1__17_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__28_n_0\,
      D => \sclk_counter[2]_i_1__17_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__28_n_0\,
      D => \sclk_counter[3]_i_1__17_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__28_n_0\,
      D => \sclk_counter[4]_i_2__17_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized29\ is
  port (
    MISO2_O_LOOP : out STD_LOGIC;
    MISO2_O_SW : out STD_LOGIC;
    \miso_out_i_7__11_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_O2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_O : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized29\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized29\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized29\ is
  signal \^miso2_o_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \clk_counter[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__19_n_0\ : STD_LOGIC;
begin
  MISO2_O_LOOP <= \^miso2_o_loop\;
  Q(0) <= \^q\(0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__28_n_0\
    );
\clk_counter[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \clk_counter[1]_i_1__28_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__28_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__28_n_0\,
      Q => clk_counter(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => clk_counter(1),
      R => '0'
    );
\in4x_O2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_o_loop\,
      I1 => \in4x_O2_reg[60]\(0),
      I2 => MISO2_O,
      O => MISO2_O_SW
    );
\miso_out_i_7__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_counter(1),
      I1 => \^q\(0),
      O => \miso_out_i_7__11_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_o_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__17_n_0\
    );
\sclk_counter[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__19_n_0\
    );
\sclk_counter[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__19_n_0\
    );
\sclk_counter[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__19_n_0\
    );
\sclk_counter[4]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => clk_counter(1),
      O => \sclk_counter[4]_i_1__29_n_0\
    );
\sclk_counter[4]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__19_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__29_n_0\,
      D => \sclk_counter[0]_i_1__17_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__29_n_0\,
      D => \sclk_counter[1]_i_1__19_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__29_n_0\,
      D => \sclk_counter[2]_i_1__19_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__29_n_0\,
      D => \sclk_counter[3]_i_1__19_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__29_n_0\,
      D => \sclk_counter[4]_i_2__19_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized3\ is
  port (
    MISO1_E_LOOP : out STD_LOGIC;
    MISO1_E_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_E1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_E : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized3\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized3\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized3\ is
  signal \^miso1_e_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__6_n_0\ : STD_LOGIC;
begin
  MISO1_E_LOOP <= \^miso1_e_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__7_n_0\
    );
\clk_counter[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__7_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__7_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__7_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_E1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_e_loop\,
      I1 => \in4x_E1_reg[60]\(0),
      I2 => MISO1_E,
      O => MISO1_E_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_e_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__6_n_0\
    );
\sclk_counter[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__6_n_0\
    );
\sclk_counter[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__6_n_0\
    );
\sclk_counter[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__6_n_0\
    );
\sclk_counter[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__3_n_0\
    );
\sclk_counter[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__6_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__3_n_0\,
      D => \sclk_counter[0]_i_1__6_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__3_n_0\,
      D => \sclk_counter[1]_i_1__6_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__3_n_0\,
      D => \sclk_counter[2]_i_1__6_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__3_n_0\,
      D => \sclk_counter[3]_i_1__6_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__3_n_0\,
      D => \sclk_counter[4]_i_2__6_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized30\ is
  port (
    MISO2_P_LOOP : out STD_LOGIC;
    MISO2_P_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \miso_out_i_8__7_0\ : out STD_LOGIC;
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_P2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_P : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized30\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized30\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized30\ is
  signal \^miso2_p_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__21_n_0\ : STD_LOGIC;
begin
  MISO2_P_LOOP <= \^miso2_p_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__30_n_0\
    );
\clk_counter[1]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__30_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__30_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__30_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_P2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso2_p_loop\,
      I1 => \in4x_P2_reg[61]\(0),
      I2 => MISO2_P,
      O => MISO2_P_SW
    );
\miso_out_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \miso_out_i_8__7_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso2_p_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__19_n_0\
    );
\sclk_counter[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__21_n_0\
    );
\sclk_counter[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__21_n_0\
    );
\sclk_counter[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__21_n_0\
    );
\sclk_counter[4]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__30_n_0\
    );
\sclk_counter[4]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__21_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__30_n_0\,
      D => \sclk_counter[0]_i_1__19_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__30_n_0\,
      D => \sclk_counter[1]_i_1__21_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__30_n_0\,
      D => \sclk_counter[2]_i_1__21_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__30_n_0\,
      D => \sclk_counter[3]_i_1__21_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__30_n_0\,
      D => \sclk_counter[4]_i_2__21_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized4\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO1_F_0 : out STD_LOGIC;
    MISO1_F_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    \in4x_F1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized4\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized4\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__23_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_F1[3]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \in4x_F1[73]_i_3\ : label is "soft_lutpair1";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__9_n_0\
    );
\clk_counter[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__9_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__9_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__9_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_F1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO1_F,
      I1 => \in4x_F1_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO1_F_0
    );
\in4x_F1[73]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_F1_reg[3]\(0),
      I2 => MISO1_F,
      O => MISO1_F_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__21_n_0\
    );
\sclk_counter[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__23_n_0\
    );
\sclk_counter[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      O => \sclk_counter[2]_i_1__23_n_0\
    );
\sclk_counter[3]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__23_n_0\
    );
\sclk_counter[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__4_n_0\
    );
\sclk_counter[4]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__23_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__4_n_0\,
      D => \sclk_counter[0]_i_1__21_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__4_n_0\,
      D => \sclk_counter[1]_i_1__23_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__4_n_0\,
      D => \sclk_counter[2]_i_1__23_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__4_n_0\,
      D => \sclk_counter[3]_i_1__23_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__4_n_0\,
      D => \sclk_counter[4]_i_2__23_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized5\ is
  port (
    MISO1_G_LOOP : out STD_LOGIC;
    MISO1_G_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_G1_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_G : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized5\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized5\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized5\ is
  signal \^miso1_g_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__7_n_0\ : STD_LOGIC;
begin
  MISO1_G_LOOP <= \^miso1_g_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__11_n_0\
    );
\clk_counter[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__11_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__11_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__11_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_G1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_g_loop\,
      I1 => \in4x_G1_reg[61]\(0),
      I2 => MISO1_G,
      O => MISO1_G_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_g_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__7_n_0\
    );
\sclk_counter[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__7_n_0\
    );
\sclk_counter[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__7_n_0\
    );
\sclk_counter[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__7_n_0\
    );
\sclk_counter[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__5_n_0\
    );
\sclk_counter[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__7_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__5_n_0\,
      D => \sclk_counter[0]_i_1__7_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__5_n_0\,
      D => \sclk_counter[1]_i_1__7_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__5_n_0\,
      D => \sclk_counter[2]_i_1__7_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__5_n_0\,
      D => \sclk_counter[3]_i_1__7_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__5_n_0\,
      D => \sclk_counter[4]_i_2__7_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized6\ is
  port (
    MISO1_H_LOOP : out STD_LOGIC;
    MISO1_H_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_H1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_H : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized6\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized6\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized6\ is
  signal \^miso1_h_loop\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__24_n_0\ : STD_LOGIC;
begin
  MISO1_H_LOOP <= \^miso1_h_loop\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
\clk_counter[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__13_n_0\
    );
\clk_counter[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__13_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__13_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__13_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_H1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso1_h_loop\,
      I1 => \in4x_H1_reg[60]\(0),
      I2 => MISO1_H,
      O => MISO1_H_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_0,
      Q => \^miso1_h_loop\,
      R => '0'
    );
\sclk_counter[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__22_n_0\
    );
\sclk_counter[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(0),
      I1 => \^unconn_out\(1),
      O => \sclk_counter[1]_i_1__24_n_0\
    );
\sclk_counter[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      O => \sclk_counter[2]_i_1__24_n_0\
    );
\sclk_counter[3]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__24_n_0\
    );
\sclk_counter[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__6_n_0\
    );
\sclk_counter[4]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__24_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__6_n_0\,
      D => \sclk_counter[0]_i_1__22_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__6_n_0\,
      D => \sclk_counter[1]_i_1__24_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__6_n_0\,
      D => \sclk_counter[2]_i_1__24_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__6_n_0\,
      D => \sclk_counter[3]_i_1__24_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__6_n_0\,
      D => \sclk_counter[4]_i_2__24_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized7\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO1_I_0 : out STD_LOGIC;
    MISO1_I_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    \in4x_I1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized7\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized7\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_I1[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \in4x_I1[73]_i_1\ : label is "soft_lutpair3";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__15_n_0\
    );
\clk_counter[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__15_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__15_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__15_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_I1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO1_I,
      I1 => \in4x_I1_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO1_I_0
    );
\in4x_I1[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_I1_reg[3]\(0),
      I2 => MISO1_I,
      O => MISO1_I_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__9_n_0\
    );
\sclk_counter[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__9_n_0\
    );
\sclk_counter[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__9_n_0\
    );
\sclk_counter[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__9_n_0\
    );
\sclk_counter[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__7_n_0\
    );
\sclk_counter[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__9_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__7_n_0\,
      D => \sclk_counter[0]_i_1__9_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__7_n_0\,
      D => \sclk_counter[1]_i_1__9_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__7_n_0\,
      D => \sclk_counter[2]_i_1__9_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__7_n_0\,
      D => \sclk_counter[3]_i_1__9_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__7_n_0\,
      D => \sclk_counter[4]_i_2__9_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized8\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO1_J_0 : out STD_LOGIC;
    MISO1_J_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    \in4x_J1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized8\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized8\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__11_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_J1[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \in4x_J1[73]_i_1\ : label is "soft_lutpair5";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__17_n_0\
    );
\clk_counter[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__17_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__17_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__17_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_J1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO1_J,
      I1 => \in4x_J1_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO1_J_0
    );
\in4x_J1[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_J1_reg[3]\(0),
      I2 => MISO1_J,
      O => MISO1_J_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__11_n_0\
    );
\sclk_counter[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__11_n_0\
    );
\sclk_counter[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__11_n_0\
    );
\sclk_counter[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__11_n_0\
    );
\sclk_counter[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__8_n_0\
    );
\sclk_counter[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__11_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__8_n_0\,
      D => \sclk_counter[0]_i_1__11_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__8_n_0\,
      D => \sclk_counter[1]_i_1__11_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__8_n_0\,
      D => \sclk_counter[2]_i_1__11_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__8_n_0\,
      D => \sclk_counter[3]_i_1__11_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__8_n_0\,
      D => \sclk_counter[4]_i_2__11_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized9\ is
  port (
    miso_out_reg_0 : out STD_LOGIC;
    MISO1_K_0 : out STD_LOGIC;
    MISO1_K_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNCONN_OUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    miso_out_reg_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    \in4x_K1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized9\ : entity is "rhd_headstage_slave";
end \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized9\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unconn_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \clk_counter[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \^miso_out_reg_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_2__12_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in4x_K1[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \in4x_K1[73]_i_1\ : label is "soft_lutpair7";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  UNCONN_OUT(4 downto 0) <= \^unconn_out\(4 downto 0);
  miso_out_reg_0 <= \^miso_out_reg_0\;
\clk_counter[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \clk_counter[0]_i_1__19_n_0\
    );
\clk_counter[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \clk_counter[1]_i_1__19_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[0]_i_1__19_n_0\,
      Q => \^q\(0),
      S => CS_b
    );
\clk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^q\(0),
      R => '0'
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1__19_n_0\,
      Q => \^q\(1),
      R => CS_b
    );
\clk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^q\(1),
      R => '0'
    );
\in4x_K1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => MISO1_K,
      I1 => \in4x_K1_reg[3]\(0),
      I2 => \^miso_out_reg_0\,
      O => MISO1_K_0
    );
\in4x_K1[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^miso_out_reg_0\,
      I1 => \in4x_K1_reg[3]\(0),
      I2 => MISO1_K,
      O => MISO1_K_SW
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => miso_out_reg_1,
      Q => \^miso_out_reg_0\,
      R => '0'
    );
\sclk_counter[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unconn_out\(0),
      O => \sclk_counter[0]_i_1__13_n_0\
    );
\sclk_counter[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^unconn_out\(1),
      I1 => \^unconn_out\(0),
      O => \sclk_counter[1]_i_1__12_n_0\
    );
\sclk_counter[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^unconn_out\(2),
      I1 => \^unconn_out\(0),
      I2 => \^unconn_out\(1),
      O => \sclk_counter[2]_i_1__12_n_0\
    );
\sclk_counter[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      O => \sclk_counter[3]_i_1__12_n_0\
    );
\sclk_counter[4]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sclk_counter[4]_i_1__9_n_0\
    );
\sclk_counter[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^unconn_out\(3),
      I1 => \^unconn_out\(1),
      I2 => \^unconn_out\(0),
      I3 => \^unconn_out\(2),
      I4 => \^unconn_out\(4),
      O => \sclk_counter[4]_i_2__12_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__9_n_0\,
      D => \sclk_counter[0]_i_1__13_n_0\,
      Q => \^unconn_out\(0),
      R => CS_b
    );
\sclk_counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(0),
      R => '0'
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__9_n_0\,
      D => \sclk_counter[1]_i_1__12_n_0\,
      Q => \^unconn_out\(1),
      R => CS_b
    );
\sclk_counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(1),
      R => '0'
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__9_n_0\,
      D => \sclk_counter[2]_i_1__12_n_0\,
      Q => \^unconn_out\(2),
      R => CS_b
    );
\sclk_counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(2),
      R => '0'
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__9_n_0\,
      D => \sclk_counter[3]_i_1__12_n_0\,
      Q => \^unconn_out\(3),
      R => CS_b
    );
\sclk_counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '0',
      Q => \^unconn_out\(3),
      R => '0'
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \sclk_counter[4]_i_1__9_n_0\,
      D => \sclk_counter[4]_i_2__12_n_0\,
      Q => \^unconn_out\(4),
      S => CS_b
    );
\sclk_counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CS_b,
      CE => '1',
      D => '1',
      Q => \^unconn_out\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave_full_16_probes is
  port (
    MISO1_D_LOOP : out STD_LOGIC;
    MISO1_F_LOOP : out STD_LOGIC;
    MISO1_I_LOOP : out STD_LOGIC;
    MISO2_H_LOOP : out STD_LOGIC;
    MISO2_I_LOOP : out STD_LOGIC;
    MISO1_J_LOOP : out STD_LOGIC;
    MISO1_K_LOOP : out STD_LOGIC;
    MISO2_J_LOOP : out STD_LOGIC;
    MISO1_F_0 : out STD_LOGIC;
    MISO2_H_0 : out STD_LOGIC;
    MISO1_I_0 : out STD_LOGIC;
    MISO2_I_0 : out STD_LOGIC;
    MISO1_D_0 : out STD_LOGIC;
    MISO1_J_0 : out STD_LOGIC;
    MISO2_J_0 : out STD_LOGIC;
    MISO1_K_0 : out STD_LOGIC;
    MISO1_A_SW : out STD_LOGIC;
    MISO2_A_SW : out STD_LOGIC;
    MISO1_B_SW : out STD_LOGIC;
    MISO2_B_SW : out STD_LOGIC;
    MISO1_C_SW : out STD_LOGIC;
    MISO2_C_SW : out STD_LOGIC;
    MISO1_D_SW : out STD_LOGIC;
    MISO2_D_SW : out STD_LOGIC;
    MISO1_E_SW : out STD_LOGIC;
    MISO2_E_SW : out STD_LOGIC;
    MISO1_F_SW : out STD_LOGIC;
    MISO2_F_SW : out STD_LOGIC;
    MISO1_G_SW : out STD_LOGIC;
    MISO2_G_SW : out STD_LOGIC;
    MISO1_H_SW : out STD_LOGIC;
    MISO2_H_SW : out STD_LOGIC;
    MISO1_I_SW : out STD_LOGIC;
    MISO2_I_SW : out STD_LOGIC;
    MISO1_J_SW : out STD_LOGIC;
    MISO2_J_SW : out STD_LOGIC;
    MISO1_K_SW : out STD_LOGIC;
    MISO2_K_SW : out STD_LOGIC;
    MISO1_L_SW : out STD_LOGIC;
    MISO2_L_SW : out STD_LOGIC;
    MISO1_M_SW : out STD_LOGIC;
    MISO2_M_SW : out STD_LOGIC;
    MISO1_N_SW : out STD_LOGIC;
    MISO2_N_SW : out STD_LOGIC;
    MISO1_O_SW : out STD_LOGIC;
    MISO2_O_SW : out STD_LOGIC;
    MISO1_P_SW : out STD_LOGIC;
    MISO2_P_SW : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    counter_32_630 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_F : in STD_LOGIC;
    \in4x_K1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    CS_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave_full_16_probes : entity is "rhd_headstage_slave_full_16_probes";
end rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave_full_16_probes;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave_full_16_probes is
  signal A1_n_1 : STD_LOGIC;
  signal A1_n_10 : STD_LOGIC;
  signal A1_n_11 : STD_LOGIC;
  signal A1_n_12 : STD_LOGIC;
  signal A1_n_13 : STD_LOGIC;
  signal A1_n_14 : STD_LOGIC;
  signal A1_n_15 : STD_LOGIC;
  signal A1_n_16 : STD_LOGIC;
  signal A1_n_17 : STD_LOGIC;
  signal A1_n_18 : STD_LOGIC;
  signal A1_n_19 : STD_LOGIC;
  signal A1_n_2 : STD_LOGIC;
  signal A1_n_20 : STD_LOGIC;
  signal A1_n_21 : STD_LOGIC;
  signal A1_n_22 : STD_LOGIC;
  signal A1_n_23 : STD_LOGIC;
  signal A1_n_24 : STD_LOGIC;
  signal A1_n_25 : STD_LOGIC;
  signal A1_n_26 : STD_LOGIC;
  signal A1_n_27 : STD_LOGIC;
  signal A1_n_28 : STD_LOGIC;
  signal A1_n_29 : STD_LOGIC;
  signal A1_n_3 : STD_LOGIC;
  signal A1_n_30 : STD_LOGIC;
  signal A1_n_31 : STD_LOGIC;
  signal A1_n_4 : STD_LOGIC;
  signal A1_n_5 : STD_LOGIC;
  signal A1_n_6 : STD_LOGIC;
  signal A1_n_7 : STD_LOGIC;
  signal A1_n_8 : STD_LOGIC;
  signal A1_n_9 : STD_LOGIC;
  signal A2_n_2 : STD_LOGIC;
  signal A2_n_7 : STD_LOGIC;
  signal A2_n_8 : STD_LOGIC;
  signal B1_n_2 : STD_LOGIC;
  signal B1_n_7 : STD_LOGIC;
  signal B1_n_8 : STD_LOGIC;
  signal B2_n_9 : STD_LOGIC;
  signal C2_n_2 : STD_LOGIC;
  signal D2_n_9 : STD_LOGIC;
  signal E2_n_2 : STD_LOGIC;
  signal F2_n_2 : STD_LOGIC;
  signal G2_n_2 : STD_LOGIC;
  signal I2_n_3 : STD_LOGIC;
  signal J2_n_3 : STD_LOGIC;
  signal K2_n_2 : STD_LOGIC;
  signal M2_n_2 : STD_LOGIC;
  signal MISO1_B_LOOP : STD_LOGIC;
  signal MISO1_C_LOOP : STD_LOGIC;
  signal \^miso1_d_loop\ : STD_LOGIC;
  signal MISO1_E_LOOP : STD_LOGIC;
  signal \^miso1_f_loop\ : STD_LOGIC;
  signal MISO1_G_LOOP : STD_LOGIC;
  signal MISO1_H_LOOP : STD_LOGIC;
  signal \^miso1_i_loop\ : STD_LOGIC;
  signal \^miso1_j_loop\ : STD_LOGIC;
  signal \^miso1_k_loop\ : STD_LOGIC;
  signal MISO1_L_LOOP : STD_LOGIC;
  signal MISO1_M_LOOP : STD_LOGIC;
  signal MISO1_N_LOOP : STD_LOGIC;
  signal MISO1_O_LOOP : STD_LOGIC;
  signal MISO1_P_LOOP : STD_LOGIC;
  signal MISO2_A_LOOP : STD_LOGIC;
  signal MISO2_B_LOOP : STD_LOGIC;
  signal MISO2_C_LOOP : STD_LOGIC;
  signal MISO2_D_LOOP : STD_LOGIC;
  signal MISO2_E_LOOP : STD_LOGIC;
  signal MISO2_F_LOOP : STD_LOGIC;
  signal MISO2_G_LOOP : STD_LOGIC;
  signal \^miso2_h_loop\ : STD_LOGIC;
  signal \^miso2_i_loop\ : STD_LOGIC;
  signal \^miso2_j_loop\ : STD_LOGIC;
  signal MISO2_K_LOOP : STD_LOGIC;
  signal MISO2_L_LOOP : STD_LOGIC;
  signal MISO2_M_LOOP : STD_LOGIC;
  signal MISO2_N_LOOP : STD_LOGIC;
  signal MISO2_O_LOOP : STD_LOGIC;
  signal MISO2_P_LOOP : STD_LOGIC;
  signal N2_n_2 : STD_LOGIC;
  signal O2_n_2 : STD_LOGIC;
  signal P2_n_9 : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_11 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_13 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_15 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_17 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_19 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_21 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_23 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_25 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_27 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_29 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_31 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_33 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_35 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_37 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_39 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_41 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_43 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_45 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_47 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_49 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_51 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_53 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_55 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_57 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_59 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_counter_7 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter_9 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sclk_counter_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sclk_counter_10 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_12 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_14 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_16 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_18 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_20 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_22 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_24 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_26 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_28 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_30 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_32 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_34 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_36 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_38 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_40 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_42 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_44 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_46 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_48 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_50 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_52 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_54 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_56 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_58 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_6 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sclk_counter_8 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  MISO1_D_LOOP <= \^miso1_d_loop\;
  MISO1_F_LOOP <= \^miso1_f_loop\;
  MISO1_I_LOOP <= \^miso1_i_loop\;
  MISO1_J_LOOP <= \^miso1_j_loop\;
  MISO1_K_LOOP <= \^miso1_k_loop\;
  MISO2_H_LOOP <= \^miso2_h_loop\;
  MISO2_I_LOOP <= \^miso2_i_loop\;
  MISO2_J_LOOP <= \^miso2_j_loop\;
A1: entity work.rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave
     port map (
      CS_b => CS_b,
      CS_b_reg => A1_n_1,
      CS_b_reg_0 => A1_n_2,
      CS_b_reg_1 => A1_n_3,
      CS_b_reg_10 => A1_n_12,
      CS_b_reg_11 => A1_n_13,
      CS_b_reg_12 => A1_n_14,
      CS_b_reg_13 => A1_n_15,
      CS_b_reg_14 => A1_n_16,
      CS_b_reg_15 => A1_n_17,
      CS_b_reg_16 => A1_n_18,
      CS_b_reg_17 => A1_n_19,
      CS_b_reg_18 => A1_n_20,
      CS_b_reg_19 => A1_n_21,
      CS_b_reg_2 => A1_n_4,
      CS_b_reg_20 => A1_n_22,
      CS_b_reg_21 => A1_n_23,
      CS_b_reg_22 => A1_n_24,
      CS_b_reg_23 => A1_n_25,
      CS_b_reg_24 => A1_n_26,
      CS_b_reg_25 => A1_n_27,
      CS_b_reg_26 => A1_n_28,
      CS_b_reg_27 => A1_n_29,
      CS_b_reg_28 => A1_n_30,
      CS_b_reg_29 => A1_n_31,
      CS_b_reg_3 => A1_n_5,
      CS_b_reg_4 => A1_n_6,
      CS_b_reg_5 => A1_n_7,
      CS_b_reg_6 => A1_n_8,
      CS_b_reg_7 => A1_n_9,
      CS_b_reg_8 => A1_n_10,
      CS_b_reg_9 => A1_n_11,
      MISO1_A => MISO1_A,
      MISO1_A_SW => MISO1_A_SW,
      MISO1_B_LOOP => MISO1_B_LOOP,
      MISO1_C_LOOP => MISO1_C_LOOP,
      MISO1_E_LOOP => MISO1_E_LOOP,
      MISO1_G_LOOP => MISO1_G_LOOP,
      MISO1_H_LOOP => MISO1_H_LOOP,
      MISO1_L_LOOP => MISO1_L_LOOP,
      MISO1_M_LOOP => MISO1_M_LOOP,
      MISO1_N_LOOP => MISO1_N_LOOP,
      MISO1_O_LOOP => MISO1_O_LOOP,
      MISO1_P_LOOP => MISO1_P_LOOP,
      MISO2_A_LOOP => MISO2_A_LOOP,
      MISO2_B_LOOP => MISO2_B_LOOP,
      MISO2_C_LOOP => MISO2_C_LOOP,
      MISO2_D_LOOP => MISO2_D_LOOP,
      MISO2_E_LOOP => MISO2_E_LOOP,
      MISO2_F_LOOP => MISO2_F_LOOP,
      MISO2_G_LOOP => MISO2_G_LOOP,
      MISO2_K_LOOP => MISO2_K_LOOP,
      MISO2_L_LOOP => MISO2_L_LOOP,
      MISO2_M_LOOP => MISO2_M_LOOP,
      MISO2_N_LOOP => MISO2_N_LOOP,
      MISO2_O_LOOP => MISO2_O_LOOP,
      MISO2_P_LOOP => MISO2_P_LOOP,
      Q(5 downto 0) => Q(5 downto 0),
      counter_32_630(0) => counter_32_630(0),
      \in4x_A1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_2__0_0\ => B1_n_2,
      \miso_out_i_2__15_0\ => A2_n_2,
      \miso_out_i_2__16_0\ => B2_n_9,
      \miso_out_i_2__30_0\ => P2_n_9,
      miso_out_reg_0(0) => clk_counter_1(0),
      miso_out_reg_1(1 downto 0) => clk_counter_5(1 downto 0),
      miso_out_reg_10 => \^miso1_i_loop\,
      miso_out_reg_11(1 downto 0) => clk_counter_33(1 downto 0),
      miso_out_reg_12 => \^miso1_j_loop\,
      miso_out_reg_13(1 downto 0) => clk_counter_37(1 downto 0),
      miso_out_reg_14 => \^miso1_k_loop\,
      miso_out_reg_15(1 downto 0) => clk_counter_41(1 downto 0),
      miso_out_reg_16(1 downto 0) => clk_counter_45(1 downto 0),
      miso_out_reg_17(1 downto 0) => clk_counter_49(1 downto 0),
      miso_out_reg_18(1 downto 0) => clk_counter_53(1 downto 0),
      miso_out_reg_19(1 downto 0) => clk_counter_57(1 downto 0),
      miso_out_reg_2(1 downto 0) => clk_counter_9(1 downto 0),
      miso_out_reg_20(0) => clk_counter(0),
      miso_out_reg_21(1 downto 0) => clk_counter_3(1 downto 0),
      miso_out_reg_22(0) => clk_counter_7(0),
      miso_out_reg_23(1 downto 0) => clk_counter_11(1 downto 0),
      miso_out_reg_24(0) => clk_counter_15(0),
      miso_out_reg_25(0) => clk_counter_19(0),
      miso_out_reg_26(0) => clk_counter_23(0),
      miso_out_reg_27(1 downto 0) => clk_counter_27(1 downto 0),
      miso_out_reg_28 => \^miso2_h_loop\,
      miso_out_reg_29(0) => clk_counter_31(0),
      miso_out_reg_3 => \^miso1_d_loop\,
      miso_out_reg_30 => \^miso2_i_loop\,
      miso_out_reg_31(0) => clk_counter_35(0),
      miso_out_reg_32 => \^miso2_j_loop\,
      miso_out_reg_33(0) => clk_counter_39(0),
      miso_out_reg_34(1 downto 0) => clk_counter_43(1 downto 0),
      miso_out_reg_35(0) => clk_counter_47(0),
      miso_out_reg_36(0) => clk_counter_51(0),
      miso_out_reg_37(0) => clk_counter_55(0),
      miso_out_reg_38(1 downto 0) => clk_counter_59(1 downto 0),
      miso_out_reg_39 => B1_n_7,
      miso_out_reg_4(1 downto 0) => clk_counter_13(1 downto 0),
      miso_out_reg_40 => B1_n_8,
      miso_out_reg_41(2 downto 0) => sclk_counter_0(2 downto 0),
      miso_out_reg_42(4 downto 0) => sclk_counter_4(4 downto 0),
      miso_out_reg_43(4 downto 0) => sclk_counter_8(4 downto 0),
      miso_out_reg_44(4 downto 0) => sclk_counter_12(4 downto 0),
      miso_out_reg_45(4 downto 0) => sclk_counter_16(4 downto 0),
      miso_out_reg_46(4 downto 0) => sclk_counter_20(4 downto 0),
      miso_out_reg_47(4 downto 0) => sclk_counter_24(4 downto 0),
      miso_out_reg_48(4 downto 0) => sclk_counter_28(4 downto 0),
      miso_out_reg_49(4 downto 0) => sclk_counter_32(4 downto 0),
      miso_out_reg_5(1 downto 0) => clk_counter_17(1 downto 0),
      miso_out_reg_50(4 downto 0) => sclk_counter_36(4 downto 0),
      miso_out_reg_51(4 downto 0) => sclk_counter_40(4 downto 0),
      miso_out_reg_52(4 downto 0) => sclk_counter_44(4 downto 0),
      miso_out_reg_53(4 downto 0) => sclk_counter_48(4 downto 0),
      miso_out_reg_54(4 downto 0) => sclk_counter_52(4 downto 0),
      miso_out_reg_55(4 downto 0) => sclk_counter_56(4 downto 0),
      miso_out_reg_56 => A2_n_8,
      miso_out_reg_57 => A2_n_7,
      miso_out_reg_58(2 downto 0) => sclk_counter(2 downto 0),
      miso_out_reg_59(4 downto 0) => sclk_counter_2(4 downto 0),
      miso_out_reg_6 => \^miso1_f_loop\,
      miso_out_reg_60 => C2_n_2,
      miso_out_reg_61(4 downto 0) => sclk_counter_6(4 downto 0),
      miso_out_reg_62(4 downto 0) => sclk_counter_10(4 downto 0),
      miso_out_reg_63 => D2_n_9,
      miso_out_reg_64 => E2_n_2,
      miso_out_reg_65(4 downto 0) => sclk_counter_14(4 downto 0),
      miso_out_reg_66 => F2_n_2,
      miso_out_reg_67(4 downto 0) => sclk_counter_18(4 downto 0),
      miso_out_reg_68 => G2_n_2,
      miso_out_reg_69(4 downto 0) => sclk_counter_22(4 downto 0),
      miso_out_reg_7(1 downto 0) => clk_counter_21(1 downto 0),
      miso_out_reg_70(4 downto 0) => sclk_counter_26(4 downto 0),
      miso_out_reg_71 => I2_n_3,
      miso_out_reg_72(4 downto 0) => sclk_counter_30(4 downto 0),
      miso_out_reg_73 => J2_n_3,
      miso_out_reg_74(4 downto 0) => sclk_counter_34(4 downto 0),
      miso_out_reg_75 => K2_n_2,
      miso_out_reg_76(4 downto 0) => sclk_counter_38(4 downto 0),
      miso_out_reg_77(4 downto 0) => sclk_counter_42(4 downto 0),
      miso_out_reg_78 => M2_n_2,
      miso_out_reg_79(4 downto 0) => sclk_counter_46(4 downto 0),
      miso_out_reg_8(1 downto 0) => clk_counter_25(1 downto 0),
      miso_out_reg_80 => N2_n_2,
      miso_out_reg_81(4 downto 0) => sclk_counter_50(4 downto 0),
      miso_out_reg_82 => O2_n_2,
      miso_out_reg_83(4 downto 0) => sclk_counter_54(4 downto 0),
      miso_out_reg_84(4 downto 0) => sclk_counter_58(4 downto 0),
      miso_out_reg_9(1 downto 0) => clk_counter_29(1 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
A2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized15\
     port map (
      CS_b => CS_b,
      MISO2_A => MISO2_A,
      MISO2_A_LOOP => MISO2_A_LOOP,
      MISO2_A_SW => MISO2_A_SW,
      Q(0) => clk_counter(0),
      UNCONN_OUT(2 downto 0) => sclk_counter(2 downto 0),
      \in4x_A2_reg[56]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_3__1_0\ => A2_n_8,
      \miso_out_i_6__0_0\ => A2_n_7,
      \miso_out_i_7__1_0\ => A2_n_2,
      miso_out_reg_0 => A1_n_16,
      s00_axi_aclk => s00_axi_aclk
    );
B1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized0\
     port map (
      CS_b => CS_b,
      MISO1_B => MISO1_B,
      MISO1_B_LOOP => MISO1_B_LOOP,
      MISO1_B_SW => MISO1_B_SW,
      Q(0) => clk_counter_1(0),
      UNCONN_OUT(2 downto 0) => sclk_counter_0(2 downto 0),
      \in4x_B1_reg[56]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_3__6_0\ => B1_n_7,
      \miso_out_i_6__21_0\ => B1_n_8,
      \miso_out_i_7__0_0\ => B1_n_2,
      miso_out_reg_0 => A1_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
B2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized16\
     port map (
      CS_b => CS_b,
      MISO2_B => MISO2_B,
      MISO2_B_LOOP => MISO2_B_LOOP,
      MISO2_B_SW => MISO2_B_SW,
      Q(1 downto 0) => clk_counter_3(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_2(4 downto 0),
      \in4x_B2_reg[56]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_6__1_0\ => B2_n_9,
      miso_out_reg_0 => A1_n_17,
      s00_axi_aclk => s00_axi_aclk
    );
C1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized1\
     port map (
      CS_b => CS_b,
      MISO1_C => MISO1_C,
      MISO1_C_LOOP => MISO1_C_LOOP,
      MISO1_C_SW => MISO1_C_SW,
      Q(1 downto 0) => clk_counter_5(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_4(4 downto 0),
      \in4x_C1_reg[56]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_2,
      s00_axi_aclk => s00_axi_aclk
    );
C2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized17\
     port map (
      CS_b => CS_b,
      MISO2_C => MISO2_C,
      MISO2_C_LOOP => MISO2_C_LOOP,
      MISO2_C_SW => MISO2_C_SW,
      Q(0) => clk_counter_7(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_6(4 downto 0),
      \in4x_C2_reg[56]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__2_0\ => C2_n_2,
      miso_out_reg_0 => A1_n_18,
      s00_axi_aclk => s00_axi_aclk
    );
D1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized2\
     port map (
      CS_b => CS_b,
      MISO1_D => MISO1_D,
      MISO1_D_0 => MISO1_D_0,
      MISO1_D_SW => MISO1_D_SW,
      Q(1 downto 0) => clk_counter_9(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_8(4 downto 0),
      \in4x_D1_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => \^miso1_d_loop\,
      miso_out_reg_1 => A1_n_3,
      s00_axi_aclk => s00_axi_aclk
    );
D2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized18\
     port map (
      CS_b => CS_b,
      MISO2_D => MISO2_D,
      MISO2_D_LOOP => MISO2_D_LOOP,
      MISO2_D_SW => MISO2_D_SW,
      Q(1 downto 0) => clk_counter_11(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_10(4 downto 0),
      \in4x_D2_reg[61]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_5__6_0\ => D2_n_9,
      miso_out_reg_0 => A1_n_19,
      s00_axi_aclk => s00_axi_aclk
    );
E1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized3\
     port map (
      CS_b => CS_b,
      MISO1_E => MISO1_E,
      MISO1_E_LOOP => MISO1_E_LOOP,
      MISO1_E_SW => MISO1_E_SW,
      Q(1 downto 0) => clk_counter_13(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_12(4 downto 0),
      \in4x_E1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_4,
      s00_axi_aclk => s00_axi_aclk
    );
E2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized19\
     port map (
      CS_b => CS_b,
      MISO2_E => MISO2_E,
      MISO2_E_LOOP => MISO2_E_LOOP,
      MISO2_E_SW => MISO2_E_SW,
      Q(0) => clk_counter_15(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_14(4 downto 0),
      \in4x_E2_reg[61]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__3_0\ => E2_n_2,
      miso_out_reg_0 => A1_n_20,
      s00_axi_aclk => s00_axi_aclk
    );
F1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized4\
     port map (
      CS_b => CS_b,
      MISO1_F => MISO1_F,
      MISO1_F_0 => MISO1_F_0,
      MISO1_F_SW => MISO1_F_SW,
      Q(1 downto 0) => clk_counter_17(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_16(4 downto 0),
      \in4x_F1_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => \^miso1_f_loop\,
      miso_out_reg_1 => A1_n_5,
      s00_axi_aclk => s00_axi_aclk
    );
F2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized20\
     port map (
      CS_b => CS_b,
      MISO2_F => MISO2_F,
      MISO2_F_LOOP => MISO2_F_LOOP,
      MISO2_F_SW => MISO2_F_SW,
      Q(0) => clk_counter_19(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_18(4 downto 0),
      \in4x_F2_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__4_0\ => F2_n_2,
      miso_out_reg_0 => A1_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
G1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized5\
     port map (
      CS_b => CS_b,
      MISO1_G => MISO1_G,
      MISO1_G_LOOP => MISO1_G_LOOP,
      MISO1_G_SW => MISO1_G_SW,
      Q(1 downto 0) => clk_counter_21(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_20(4 downto 0),
      \in4x_G1_reg[61]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_6,
      s00_axi_aclk => s00_axi_aclk
    );
G2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized21\
     port map (
      CS_b => CS_b,
      MISO2_G => MISO2_G,
      MISO2_G_LOOP => MISO2_G_LOOP,
      MISO2_G_SW => MISO2_G_SW,
      Q(0) => clk_counter_23(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_22(4 downto 0),
      \in4x_G2_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__5_0\ => G2_n_2,
      miso_out_reg_0 => A1_n_22,
      s00_axi_aclk => s00_axi_aclk
    );
H1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized6\
     port map (
      CS_b => CS_b,
      MISO1_H => MISO1_H,
      MISO1_H_LOOP => MISO1_H_LOOP,
      MISO1_H_SW => MISO1_H_SW,
      Q(1 downto 0) => clk_counter_25(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_24(4 downto 0),
      \in4x_H1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_7,
      s00_axi_aclk => s00_axi_aclk
    );
H2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized22\
     port map (
      CS_b => CS_b,
      MISO2_H => MISO2_H,
      MISO2_H_0 => MISO2_H_0,
      MISO2_H_SW => MISO2_H_SW,
      Q(1 downto 0) => clk_counter_27(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_26(4 downto 0),
      \in4x_H2_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => \^miso2_h_loop\,
      miso_out_reg_1 => A1_n_23,
      s00_axi_aclk => s00_axi_aclk
    );
I1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized7\
     port map (
      CS_b => CS_b,
      MISO1_I => MISO1_I,
      MISO1_I_0 => MISO1_I_0,
      MISO1_I_SW => MISO1_I_SW,
      Q(1 downto 0) => clk_counter_29(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_28(4 downto 0),
      \in4x_I1_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => \^miso1_i_loop\,
      miso_out_reg_1 => A1_n_8,
      s00_axi_aclk => s00_axi_aclk
    );
I2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized23\
     port map (
      CS_b => CS_b,
      MISO2_I => MISO2_I,
      MISO2_I_0 => MISO2_I_0,
      MISO2_I_SW => MISO2_I_SW,
      Q(0) => clk_counter_31(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_30(4 downto 0),
      \in4x_I2_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__6_0\ => I2_n_3,
      miso_out_reg_0 => \^miso2_i_loop\,
      miso_out_reg_1 => A1_n_24,
      s00_axi_aclk => s00_axi_aclk
    );
J1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized8\
     port map (
      CS_b => CS_b,
      MISO1_J => MISO1_J,
      MISO1_J_0 => MISO1_J_0,
      MISO1_J_SW => MISO1_J_SW,
      Q(1 downto 0) => clk_counter_33(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_32(4 downto 0),
      \in4x_J1_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => \^miso1_j_loop\,
      miso_out_reg_1 => A1_n_9,
      s00_axi_aclk => s00_axi_aclk
    );
J2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized24\
     port map (
      CS_b => CS_b,
      MISO2_J => MISO2_J,
      MISO2_J_0 => MISO2_J_0,
      MISO2_J_SW => MISO2_J_SW,
      Q(0) => clk_counter_35(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_34(4 downto 0),
      \in4x_J2_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__7_0\ => J2_n_3,
      miso_out_reg_0 => \^miso2_j_loop\,
      miso_out_reg_1 => A1_n_25,
      s00_axi_aclk => s00_axi_aclk
    );
K1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized9\
     port map (
      CS_b => CS_b,
      MISO1_K => MISO1_K,
      MISO1_K_0 => MISO1_K_0,
      MISO1_K_SW => MISO1_K_SW,
      Q(1 downto 0) => clk_counter_37(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_36(4 downto 0),
      \in4x_K1_reg[3]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => \^miso1_k_loop\,
      miso_out_reg_1 => A1_n_10,
      s00_axi_aclk => s00_axi_aclk
    );
K2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized25\
     port map (
      CS_b => CS_b,
      MISO2_K => MISO2_K,
      MISO2_K_LOOP => MISO2_K_LOOP,
      MISO2_K_SW => MISO2_K_SW,
      Q(0) => clk_counter_39(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_38(4 downto 0),
      \in4x_K2_reg[61]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__8_0\ => K2_n_2,
      miso_out_reg_0 => A1_n_26,
      s00_axi_aclk => s00_axi_aclk
    );
L1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized10\
     port map (
      CS_b => CS_b,
      MISO1_L => MISO1_L,
      MISO1_L_LOOP => MISO1_L_LOOP,
      MISO1_L_SW => MISO1_L_SW,
      Q(1 downto 0) => clk_counter_41(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_40(4 downto 0),
      \in4x_L1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_11,
      s00_axi_aclk => s00_axi_aclk
    );
L2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized26\
     port map (
      CS_b => CS_b,
      MISO2_L => MISO2_L,
      MISO2_L_LOOP => MISO2_L_LOOP,
      MISO2_L_SW => MISO2_L_SW,
      Q(1 downto 0) => clk_counter_43(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_42(4 downto 0),
      \in4x_L2_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_27,
      s00_axi_aclk => s00_axi_aclk
    );
M1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized11\
     port map (
      CS_b => CS_b,
      MISO1_M => MISO1_M,
      MISO1_M_LOOP => MISO1_M_LOOP,
      MISO1_M_SW => MISO1_M_SW,
      Q(1 downto 0) => clk_counter_45(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_44(4 downto 0),
      \in4x_M1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_12,
      s00_axi_aclk => s00_axi_aclk
    );
M2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized27\
     port map (
      CS_b => CS_b,
      MISO2_M => MISO2_M,
      MISO2_M_LOOP => MISO2_M_LOOP,
      MISO2_M_SW => MISO2_M_SW,
      Q(0) => clk_counter_47(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_46(4 downto 0),
      \in4x_M2_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__9_0\ => M2_n_2,
      miso_out_reg_0 => A1_n_28,
      s00_axi_aclk => s00_axi_aclk
    );
N1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized12\
     port map (
      CS_b => CS_b,
      MISO1_N => MISO1_N,
      MISO1_N_LOOP => MISO1_N_LOOP,
      MISO1_N_SW => MISO1_N_SW,
      Q(1 downto 0) => clk_counter_49(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_48(4 downto 0),
      \in4x_N1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
N2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized28\
     port map (
      CS_b => CS_b,
      MISO2_N => MISO2_N,
      MISO2_N_LOOP => MISO2_N_LOOP,
      MISO2_N_SW => MISO2_N_SW,
      Q(0) => clk_counter_51(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_50(4 downto 0),
      \in4x_N2_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__10_0\ => N2_n_2,
      miso_out_reg_0 => A1_n_29,
      s00_axi_aclk => s00_axi_aclk
    );
O1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized13\
     port map (
      CS_b => CS_b,
      MISO1_O => MISO1_O,
      MISO1_O_LOOP => MISO1_O_LOOP,
      MISO1_O_SW => MISO1_O_SW,
      Q(1 downto 0) => clk_counter_53(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_52(4 downto 0),
      \in4x_O1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_14,
      s00_axi_aclk => s00_axi_aclk
    );
O2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized29\
     port map (
      CS_b => CS_b,
      MISO2_O => MISO2_O,
      MISO2_O_LOOP => MISO2_O_LOOP,
      MISO2_O_SW => MISO2_O_SW,
      Q(0) => clk_counter_55(0),
      UNCONN_OUT(4 downto 0) => sclk_counter_54(4 downto 0),
      \in4x_O2_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_7__11_0\ => O2_n_2,
      miso_out_reg_0 => A1_n_30,
      s00_axi_aclk => s00_axi_aclk
    );
P1: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized14\
     port map (
      CS_b => CS_b,
      MISO1_P => MISO1_P,
      MISO1_P_LOOP => MISO1_P_LOOP,
      MISO1_P_SW => MISO1_P_SW,
      Q(1 downto 0) => clk_counter_57(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_56(4 downto 0),
      \in4x_P1_reg[60]\(0) => \in4x_K1_reg[3]\(0),
      miso_out_reg_0 => A1_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
P2: entity work.\rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave__parameterized30\
     port map (
      CS_b => CS_b,
      MISO2_P => MISO2_P,
      MISO2_P_LOOP => MISO2_P_LOOP,
      MISO2_P_SW => MISO2_P_SW,
      Q(1 downto 0) => clk_counter_59(1 downto 0),
      UNCONN_OUT(4 downto 0) => sclk_counter_58(4 downto 0),
      \in4x_P2_reg[61]\(0) => \in4x_K1_reg[3]\(0),
      \miso_out_i_8__7_0\ => P2_n_9,
      miso_out_reg_0 => A1_n_31,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit";
end rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit is
  component xpm_cdc_1bit_xpm_cdc_0_0_HD65 is
  port (
    dest_clk : in STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component xpm_cdc_1bit_xpm_cdc_0_0_HD65;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: component xpm_cdc_1bit_xpm_cdc_0_0_HD65
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit";
end \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit";
end \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd is
  port (
    FIFO_rstn : out STD_LOGIC;
    s00_axi_aresetn_0 : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tvalid : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    \channel_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tlast : out STD_LOGIC;
    counter_32_630 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MISO2_D_SW : in STD_LOGIC;
    MISO1_E_SW : in STD_LOGIC;
    MISO2_E_SW : in STD_LOGIC;
    MISO2_F_SW : in STD_LOGIC;
    MISO1_G_SW : in STD_LOGIC;
    MISO2_G_SW : in STD_LOGIC;
    MISO1_H_SW : in STD_LOGIC;
    MISO2_K_SW : in STD_LOGIC;
    MISO1_L_SW : in STD_LOGIC;
    MISO2_L_SW : in STD_LOGIC;
    MISO1_M_SW : in STD_LOGIC;
    MISO2_M_SW : in STD_LOGIC;
    MISO1_A_SW : in STD_LOGIC;
    MISO2_P_SW : in STD_LOGIC;
    MISO1_P_SW : in STD_LOGIC;
    MISO2_O_SW : in STD_LOGIC;
    MISO1_O_SW : in STD_LOGIC;
    MISO2_N_SW : in STD_LOGIC;
    MISO1_N_SW : in STD_LOGIC;
    MISO1_F_LOOP : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_I_LOOP : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_I_LOOP : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_H_LOOP : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_D_LOOP : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO1_K_LOOP : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_J_LOOP : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_J_LOOP : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    \ZCheck_cmd_1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \result_DDR_P2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MISO1_F_SW : in STD_LOGIC;
    \in4x_F1_reg[3]_0\ : in STD_LOGIC;
    MISO2_H_SW : in STD_LOGIC;
    \in4x_H2_reg[3]_0\ : in STD_LOGIC;
    MISO1_I_SW : in STD_LOGIC;
    \in4x_I1_reg[3]_0\ : in STD_LOGIC;
    MISO2_I_SW : in STD_LOGIC;
    \in4x_I2_reg[3]_0\ : in STD_LOGIC;
    MISO1_D_SW : in STD_LOGIC;
    \in4x_D1_reg[3]_0\ : in STD_LOGIC;
    MISO1_J_SW : in STD_LOGIC;
    \in4x_J1_reg[3]_0\ : in STD_LOGIC;
    MISO2_J_SW : in STD_LOGIC;
    \in4x_J2_reg[3]_0\ : in STD_LOGIC;
    MISO1_K_SW : in STD_LOGIC;
    \in4x_K1_reg[3]_0\ : in STD_LOGIC;
    MISO2_C_SW : in STD_LOGIC;
    MISO1_C_SW : in STD_LOGIC;
    MISO2_B_SW : in STD_LOGIC;
    MISO1_B_SW : in STD_LOGIC;
    MISO2_A_SW : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    xpm_cdc_1bit_inst_2_i_1_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd : entity is "rhd";
end rhd_axi_tb_rhd_axi_0_0_rhd;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd is
  component rhd_axi_tb_rhd_axi_0_0_fifo_generator_0 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component rhd_axi_tb_rhd_axi_0_0_fifo_generator_0;
  signal CS_b_i_1_n_0 : STD_LOGIC;
  signal CS_b_i_2_n_0 : STD_LOGIC;
  signal \^fifo_rstn\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \^mosi2\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_1_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[0]\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[15]\ : STD_LOGIC;
  signal MOSI_cmd_selected : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MOSI_i_1_n_0 : STD_LOGIC;
  signal MOSI_i_2_n_0 : STD_LOGIC;
  signal MOSI_i_3_n_0 : STD_LOGIC;
  signal MOSI_i_4_n_0 : STD_LOGIC;
  signal MOSI_i_5_n_0 : STD_LOGIC;
  signal MOSI_i_6_n_0 : STD_LOGIC;
  signal MOSI_i_7_n_0 : STD_LOGIC;
  signal MOSI_i_8_n_0 : STD_LOGIC;
  signal MOSI_i_9_n_0 : STD_LOGIC;
  signal SCLK_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_1_n_0 : STD_LOGIC;
  signal SPI_running_reg_n_0 : STD_LOGIC;
  signal ZCheck_channel : STD_LOGIC;
  signal \ZCheck_channel[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_channel__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ZCheck_channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[5]\ : STD_LOGIC;
  signal ZCheck_cmd_1 : STD_LOGIC;
  signal ZCheck_cmd_10_out : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \ZCheck_cmd_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[6]\ : STD_LOGIC;
  signal ZCheck_cmd_2 : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ZCheck_cmd_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[8]\ : STD_LOGIC;
  signal ZCheck_command_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ZCheck_command_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[4]\ : STD_LOGIC;
  signal ZCheck_loop : STD_LOGIC;
  signal ZCheck_loop1 : STD_LOGIC;
  signal ZCheck_loop2_in : STD_LOGIC;
  signal ZCheck_loop_i_1_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_3_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_4_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_5_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_6_n_0 : STD_LOGIC;
  signal ZCheck_loop_reg_n_0 : STD_LOGIC;
  signal ZCheck_run0 : STD_LOGIC;
  signal ZCheck_run2 : STD_LOGIC;
  signal ZCheck_run_i_1_n_0 : STD_LOGIC;
  signal ZCheck_run_i_2_n_0 : STD_LOGIC;
  signal ZCheck_run_i_4_n_0 : STD_LOGIC;
  signal ZCheck_run_i_5_n_0 : STD_LOGIC;
  signal ZCheck_run_i_6_n_0 : STD_LOGIC;
  signal ZCheck_run_reg_n_0 : STD_LOGIC;
  signal ZCheck_sine_cycle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ZCheck_sine_cycle[4]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[5]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal channel : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \channel[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \^channel_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal clear : STD_LOGIC;
  signal data_fifo_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal empty : STD_LOGIC;
  signal fifo_inst_i_3_n_0 : STD_LOGIC;
  signal flag_lastBatch : STD_LOGIC;
  signal flag_lastBatch_250M : STD_LOGIC;
  signal flag_lastchannel : STD_LOGIC;
  signal flag_lastchannel_250M : STD_LOGIC;
  signal in4x_A1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_A2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[19]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[23]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[31]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[35]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[39]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[47]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[51]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[55]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_B1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_B2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_C1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_C2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_D1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_D2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_D2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_E1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_E2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_F1[0]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[12]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[12]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[13]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[14]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[15]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[16]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[16]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[17]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[17]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[18]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[18]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[19]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[19]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[1]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[20]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[20]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[21]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[21]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[22]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[22]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[23]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[23]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[24]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[24]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[25]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[25]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[26]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[26]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[27]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[27]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[28]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[28]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[29]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[29]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[2]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[30]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[30]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[31]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[31]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[32]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[32]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[33]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[33]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[34]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[34]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[35]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[35]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[36]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[36]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[37]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[37]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[38]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[38]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[39]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[39]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[39]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[3]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[40]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[40]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[41]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[41]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[42]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[42]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[43]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[43]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[45]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[46]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[46]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[47]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[47]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[48]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[49]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[4]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[50]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[50]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[51]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[51]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[51]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[52]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[53]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[54]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[54]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[55]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[55]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[55]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_F1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[56]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[57]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[58]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_5_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_6_n_0\ : STD_LOGIC;
  signal \in4x_F1[5]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[60]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[60]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[61]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[61]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[62]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[62]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[63]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[63]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[63]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_F1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[64]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[64]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[65]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[65]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[66]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[66]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[67]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[67]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[67]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_F1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[68]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[68]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[69]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[69]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[6]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[70]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[70]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1[70]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_F1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[72]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[73]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[73]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_F1[7]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_F1[9]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[9]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_F2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_G1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_G2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_H1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_H2[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_I1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_I2[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_J1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_J2[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_K1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_K2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_K2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_L1[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_L1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_L2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_M1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_M2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_N1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_N2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_O1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_O2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_P1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_P2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[9]\ : STD_LOGIC;
  signal in_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal init_mode_i_1_n_0 : STD_LOGIC;
  signal init_mode_reg_n_0 : STD_LOGIC;
  signal main_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \main_state__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \rd_en0__0\ : STD_LOGIC;
  signal reg_risingEdge_impCheck : STD_LOGIC;
  signal \result_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal result_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rhd_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rhd_data_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_32_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_32_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_33_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_34_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_32_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[9]\ : STD_LOGIC;
  signal rhd_valid_out : STD_LOGIC;
  signal rhd_valid_out_i_2_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_3_n_0 : STD_LOGIC;
  signal rhd_valid_out_reg_n_0 : STD_LOGIC;
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal srst0 : STD_LOGIC;
  signal timestamp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \timestamp[10]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[13]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_1_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_3_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_4_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_5_n_0\ : STD_LOGIC;
  signal \timestamp[4]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[5]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[8]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[9]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tlast_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal tlast_flag_bit : STD_LOGIC;
  signal valid_fifo_out : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_2_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_3_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_4_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_5_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_6_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_7_n_0 : STD_LOGIC;
  signal NLW_fifo_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CS_b_i_2 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[2]_i_1\ : label is "soft_lutpair51";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__17\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__17\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__18\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__18\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__0\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__1\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__2\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__3\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__4\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__5\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__6\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__7\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__8\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__9\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "FSM_sequential_main_state_reg[6]";
  attribute SOFT_HLUTNM of M_AXIS_tlast_INST_0 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of SPI_running_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ZCheck_channel[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ZCheck_channel[2]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ZCheck_channel[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ZCheck_channel[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ZCheck_channel[5]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ZCheck_channel[5]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ZCheck_channel[5]_i_6\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[14]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[15]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ZCheck_command_count[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ZCheck_command_count[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of ZCheck_run_i_5 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ZCheck_run_i_6 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[4]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[5]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_6\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \channel[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \channel[5]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \channel[5]_i_4\ : label is "soft_lutpair56";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fifo_inst : label is "fifo_generator_v13_2_8,Vivado 2023.1";
  attribute SOFT_HLUTNM of fifo_inst_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_A1[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_A1[10]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_A1[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_A1[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_A1[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_A1[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_A1[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_A1[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_A1[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_A1[72]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_A1[73]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_A1[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_A1[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_A1[9]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_A2[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_A2[10]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \in4x_A2[12]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_A2[13]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_A2[14]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_A2[16]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_A2[17]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_A2[18]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_A2[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_A2[20]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_A2[21]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_A2[22]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_A2[24]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_A2[25]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_A2[26]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_A2[28]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_A2[29]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_A2[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_A2[30]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_A2[32]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_A2[33]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_A2[34]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_A2[35]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_A2[35]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_A2[36]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_A2[37]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_A2[38]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_A2[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_A2[3]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_A2[40]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_A2[41]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_A2[42]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_A2[43]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_A2[44]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_A2[45]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_A2[46]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_A2[48]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_A2[49]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_A2[4]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_A2[50]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_A2[52]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_A2[53]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_A2[54]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \in4x_A2[56]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_A2[57]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_A2[58]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \in4x_A2[5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_A2[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \in4x_A2[8]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_A2[9]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_B1[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B1[10]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_B1[11]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_B1[12]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_B1[13]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[14]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_B1[15]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_B1[16]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_B1[17]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_B1[18]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_B1[19]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_B1[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B1[20]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_B1[21]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B1[22]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_B1[23]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_B1[24]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_B1[25]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B1[26]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_B1[27]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_B1[28]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_B1[29]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_B1[30]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_B1[31]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_B1[32]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_B1[33]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_B1[34]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_B1[35]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_B1[36]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_B1[37]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_B1[38]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_B1[39]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_B1[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_B1[40]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_B1[41]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_B1[42]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_B1[43]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_B1[44]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \in4x_B1[45]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_B1[46]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_B1[47]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_B1[48]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \in4x_B1[49]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_B1[4]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_B1[50]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_B1[51]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B1[52]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_B1[53]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_B1[54]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_B1[55]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_B1[56]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_B1[57]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_B1[58]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_B1[59]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_B1[5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B1[6]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_B1[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_B1[8]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_B1[9]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B2[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_B2[10]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_B2[11]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_B2[12]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \in4x_B2[13]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_B2[14]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_B2[15]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_B2[16]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \in4x_B2[17]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_B2[18]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_B2[19]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_B2[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_B2[20]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \in4x_B2[21]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_B2[22]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_B2[23]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_B2[24]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \in4x_B2[25]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_B2[26]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_B2[27]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_B2[28]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \in4x_B2[29]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_B2[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_B2[30]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_B2[31]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_B2[32]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \in4x_B2[33]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_B2[34]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_B2[35]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_B2[36]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \in4x_B2[37]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_B2[38]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_B2[39]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_B2[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_B2[40]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \in4x_B2[41]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_B2[42]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_B2[43]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_B2[44]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \in4x_B2[45]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_B2[46]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_B2[47]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_B2[48]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \in4x_B2[49]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_B2[4]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \in4x_B2[50]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_B2[51]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B2[52]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \in4x_B2[53]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_B2[54]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_B2[55]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_B2[56]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \in4x_B2[57]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_B2[58]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_B2[59]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_B2[5]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_B2[6]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_B2[7]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_B2[8]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \in4x_B2[9]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_C1[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_C1[10]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_C1[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_C1[12]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_C1[13]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C1[14]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_C1[15]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_C1[16]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_C1[17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_C1[18]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_C1[19]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_C1[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_C1[20]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_C1[21]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_C1[22]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_C1[23]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_C1[24]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_C1[25]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_C1[26]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_C1[27]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_C1[28]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_C1[29]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C1[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_C1[30]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_C1[31]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_C1[32]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_C1[33]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_C1[34]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_C1[35]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_C1[36]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_C1[37]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_C1[38]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_C1[39]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_C1[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_C1[40]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \in4x_C1[41]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_C1[42]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_C1[43]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_C1[44]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_C1[45]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_C1[46]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_C1[47]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_C1[48]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_C1[49]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_C1[4]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_C1[50]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_C1[51]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \in4x_C1[52]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_C1[53]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_C1[54]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_C1[55]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_C1[56]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \in4x_C1[57]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_C1[58]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_C1[59]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_C1[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_C1[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_C1[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_C1[8]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_C1[9]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_C2[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_C2[10]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_C2[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_C2[12]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_C2[13]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_C2[14]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_C2[15]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_C2[16]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_C2[17]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_C2[18]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_C2[19]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_C2[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_C2[20]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C2[21]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_C2[22]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_C2[23]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_C2[24]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C2[25]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_C2[26]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_C2[27]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_C2[28]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_C2[29]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_C2[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_C2[30]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_C2[31]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_C2[32]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_C2[33]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_C2[34]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_C2[35]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_C2[36]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_C2[37]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_C2[38]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_C2[39]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_C2[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_C2[40]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_C2[41]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_C2[42]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_C2[43]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_C2[44]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_C2[45]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_C2[46]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_C2[47]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_C2[48]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_C2[49]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_C2[4]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C2[50]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_C2[51]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \in4x_C2[52]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_C2[53]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_C2[54]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_C2[55]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_C2[56]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_C2[57]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_C2[58]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_C2[59]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_C2[5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_C2[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_C2[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_C2[8]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C2[9]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_D2[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_D2[10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \in4x_D2[11]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \in4x_D2[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_D2[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_D2[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_D2[4]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \in4x_D2[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_D2[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \in4x_D2[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \in4x_D2[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \in4x_D2[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \in4x_E1[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_E1[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \in4x_E1[11]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \in4x_E1[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_E1[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_E1[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_E1[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \in4x_E1[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_E1[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \in4x_E1[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \in4x_E1[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \in4x_E1[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \in4x_E2[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_E2[10]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_E2[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \in4x_E2[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_E2[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_E2[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_E2[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \in4x_E2[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \in4x_E2[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \in4x_E2[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \in4x_E2[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_E2[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \in4x_F1[11]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in4x_F1[12]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \in4x_F1[27]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_F1[43]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_F1[44]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \in4x_F1[51]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_F1[55]_i_4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_F1[59]_i_4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_F1[73]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \in4x_F1[9]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_F2[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_F2[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_F2[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \in4x_F2[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_F2[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_F2[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_F2[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \in4x_F2[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \in4x_F2[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \in4x_F2[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \in4x_F2[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_F2[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \in4x_G1[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_G1[10]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_G1[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_G1[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_G1[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_G1[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_G1[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_G1[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_G1[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_G1[72]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_G1[73]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_G1[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_G1[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_G1[9]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_G2[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_G2[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_G2[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_G2[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_G2[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_G2[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_G2[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_G2[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_G2[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_G2[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_G2[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_G2[9]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_H1[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_H1[10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_H1[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_H1[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_H1[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_H1[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_H1[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_H1[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_H1[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_H1[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_H1[8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_H1[9]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_K2[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_K2[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_K2[11]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_K2[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_K2[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_K2[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_K2[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_K2[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_K2[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_K2[72]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_K2[73]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_K2[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_K2[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_K2[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_L1[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_L1[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_L1[11]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_L1[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_L1[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_L1[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_L1[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_L1[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_L1[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_L1[72]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_L1[73]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_L1[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_L1[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_L1[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_L2[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_L2[10]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_L2[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_L2[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_L2[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_L2[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_L2[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_L2[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_L2[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_L2[72]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_L2[73]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_L2[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \in4x_L2[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_L2[9]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_M1[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_M1[10]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_M1[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_M1[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_M1[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_M1[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_M1[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_M1[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_M1[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_M1[72]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_M1[73]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_M1[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \in4x_M1[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_M1[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_M2[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_M2[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_M2[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_M2[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_M2[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_M2[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_M2[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_M2[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_M2[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_M2[72]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_M2[73]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_M2[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_M2[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_M2[9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_N1[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_N1[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_N1[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_N1[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_N1[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_N1[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_N1[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_N1[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_N1[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_N1[72]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_N1[73]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_N1[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_N1[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_N1[9]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_N2[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_N2[10]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_N2[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_N2[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_N2[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_N2[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_N2[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_N2[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_N2[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_N2[72]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_N2[73]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_N2[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_N2[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_N2[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_O1[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_O1[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_O1[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \in4x_O1[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_O1[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_O1[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_O1[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_O1[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_O1[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_O1[72]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_O1[73]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_O1[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_O1[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_O1[9]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_O2[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_O2[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_O2[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \in4x_O2[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_O2[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_O2[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_O2[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_O2[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_O2[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_O2[72]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_O2[73]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_O2[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_O2[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_O2[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_P1[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_P1[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_P1[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_P1[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_P1[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_P1[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_P1[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_P1[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_P1[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_P1[72]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_P1[73]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_P1[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_P1[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_P1[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \in4x_P2[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_P2[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_P2[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_P2[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \in4x_P2[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_P2[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \in4x_P2[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_P2[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_P2[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_P2[72]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_P2[73]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_P2[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_P2[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_P2[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rhd_data_out[11]_i_32\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_32\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_33\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_34\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rhd_data_out[14]_i_11\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rhd_data_out[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rhd_data_out[15]_i_11\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rhd_data_out[7]_i_17\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \timestamp[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \timestamp[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \timestamp[10]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \timestamp[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \timestamp[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \timestamp[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \timestamp[15]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \timestamp[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \timestamp[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \timestamp[4]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \timestamp[5]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \timestamp[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \timestamp[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \timestamp[9]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tlast_cnt[0]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \tlast_cnt[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tlast_cnt[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tlast_cnt[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tlast_cnt[4]_i_2\ : label is "soft_lutpair55";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_1 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_2 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_5bit_inst_3 : label is "xpm_cdc_1bit.hwdef";
begin
  FIFO_rstn <= \^fifo_rstn\;
  MOSI2 <= \^mosi2\;
  \channel_reg[5]_0\(5 downto 0) <= \^channel_reg[5]_0\(5 downto 0);
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
CS_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001F000000005"
    )
        port map (
      I0 => main_state(1),
      I1 => main_state(0),
      I2 => CS_b_i_2_n_0,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => CS_b_i_1_n_0
    );
CS_b_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => CS_b_i_2_n_0
    );
CS_b_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => CS_b_i_1_n_0,
      Q => CS_b,
      S => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \main_state__0\(0)
    );
\FSM_sequential_main_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__17_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__18_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => main_state(4),
      I5 => main_state(0),
      O => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      O => \main_state__0\(1)
    );
\FSM_sequential_main_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \main_state__0\(2)
    );
\FSM_sequential_main_state[2]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \main_state__0\(3)
    );
\FSM_sequential_main_state[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => main_state(4),
      O => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555C0000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => main_state(4),
      O => \main_state__0\(4)
    );
\FSM_sequential_main_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => \in4x_F1[59]_i_5_n_0\,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \main_state__0\(5)
    );
\FSM_sequential_main_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3033FFEF"
    )
        port map (
      I0 => Q(0),
      I1 => main_state(5),
      I2 => \in4x_F1[44]_i_2_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_i_1_n_0\
    );
\FSM_sequential_main_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02CC00CC00CC00CC"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(6),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I5 => main_state(1),
      O => \main_state__0\(6)
    );
\FSM_sequential_main_state[6]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02CC00CC00CC00CC"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(6),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I5 => main_state(1),
      O => \FSM_sequential_main_state[6]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02CC00CC00CC00CC"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(6),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I5 => main_state(1),
      O => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02CC00CC00CC00CC"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(6),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I5 => main_state(1),
      O => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02CC00CC00CC00CC"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(6),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I5 => main_state(1),
      O => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(0),
      Q => main_state(0),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__16\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__17\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__17_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__18\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__18_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(1),
      Q => main_state(1),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(2),
      Q => main_state(2),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(3),
      Q => main_state(3),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(4),
      Q => main_state(4),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(5),
      Q => main_state(5),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(6),
      Q => main_state(6),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
MISO_falling_edge_1: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge
     port map (
      D(15 downto 0) => in_A1(15 downto 0),
      Q(71) => \in4x_A1_reg_n_0_[71]\,
      Q(70) => \in4x_A1_reg_n_0_[70]\,
      Q(69) => \in4x_A1_reg_n_0_[69]\,
      Q(68) => \in4x_A1_reg_n_0_[68]\,
      Q(67) => \in4x_A1_reg_n_0_[67]\,
      Q(66) => \in4x_A1_reg_n_0_[66]\,
      Q(65) => \in4x_A1_reg_n_0_[65]\,
      Q(64) => \in4x_A1_reg_n_0_[64]\,
      Q(63) => \in4x_A1_reg_n_0_[63]\,
      Q(62) => \in4x_A1_reg_n_0_[62]\,
      Q(61) => \in4x_A1_reg_n_0_[61]\,
      Q(60) => \in4x_A1_reg_n_0_[60]\,
      Q(59) => \in4x_A1_reg_n_0_[59]\,
      Q(58) => \in4x_A1_reg_n_0_[58]\,
      Q(57) => \in4x_A1_reg_n_0_[57]\,
      Q(56) => \in4x_A1_reg_n_0_[56]\,
      Q(55) => \in4x_A1_reg_n_0_[55]\,
      Q(54) => \in4x_A1_reg_n_0_[54]\,
      Q(53) => \in4x_A1_reg_n_0_[53]\,
      Q(52) => \in4x_A1_reg_n_0_[52]\,
      Q(51) => \in4x_A1_reg_n_0_[51]\,
      Q(50) => \in4x_A1_reg_n_0_[50]\,
      Q(49) => \in4x_A1_reg_n_0_[49]\,
      Q(48) => \in4x_A1_reg_n_0_[48]\,
      Q(47) => \in4x_A1_reg_n_0_[47]\,
      Q(46) => \in4x_A1_reg_n_0_[46]\,
      Q(45) => \in4x_A1_reg_n_0_[45]\,
      Q(44) => \in4x_A1_reg_n_0_[44]\,
      Q(43) => \in4x_A1_reg_n_0_[43]\,
      Q(42) => \in4x_A1_reg_n_0_[42]\,
      Q(41) => \in4x_A1_reg_n_0_[41]\,
      Q(40) => \in4x_A1_reg_n_0_[40]\,
      Q(39) => \in4x_A1_reg_n_0_[39]\,
      Q(38) => \in4x_A1_reg_n_0_[38]\,
      Q(37) => \in4x_A1_reg_n_0_[37]\,
      Q(36) => \in4x_A1_reg_n_0_[36]\,
      Q(35) => \in4x_A1_reg_n_0_[35]\,
      Q(34) => \in4x_A1_reg_n_0_[34]\,
      Q(33) => \in4x_A1_reg_n_0_[33]\,
      Q(32) => \in4x_A1_reg_n_0_[32]\,
      Q(31) => \in4x_A1_reg_n_0_[31]\,
      Q(30) => \in4x_A1_reg_n_0_[30]\,
      Q(29) => \in4x_A1_reg_n_0_[29]\,
      Q(28) => \in4x_A1_reg_n_0_[28]\,
      Q(27) => \in4x_A1_reg_n_0_[27]\,
      Q(26) => \in4x_A1_reg_n_0_[26]\,
      Q(25) => \in4x_A1_reg_n_0_[25]\,
      Q(24) => \in4x_A1_reg_n_0_[24]\,
      Q(23) => \in4x_A1_reg_n_0_[23]\,
      Q(22) => \in4x_A1_reg_n_0_[22]\,
      Q(21) => \in4x_A1_reg_n_0_[21]\,
      Q(20) => \in4x_A1_reg_n_0_[20]\,
      Q(19) => \in4x_A1_reg_n_0_[19]\,
      Q(18) => \in4x_A1_reg_n_0_[18]\,
      Q(17) => \in4x_A1_reg_n_0_[17]\,
      Q(16) => \in4x_A1_reg_n_0_[16]\,
      Q(15) => \in4x_A1_reg_n_0_[15]\,
      Q(14) => \in4x_A1_reg_n_0_[14]\,
      Q(13) => \in4x_A1_reg_n_0_[13]\,
      Q(12) => \in4x_A1_reg_n_0_[12]\,
      Q(11) => \in4x_A1_reg_n_0_[11]\,
      Q(10) => \in4x_A1_reg_n_0_[10]\,
      Q(9) => \in4x_A1_reg_n_0_[9]\,
      Q(8) => \in4x_A1_reg_n_0_[8]\,
      Q(7) => \in4x_A1_reg_n_0_[7]\,
      Q(6) => \in4x_A1_reg_n_0_[6]\,
      Q(5) => \in4x_A1_reg_n_0_[5]\,
      Q(4) => \in4x_A1_reg_n_0_[4]\,
      Q(3) => \in4x_A1_reg_n_0_[3]\,
      Q(2) => \in4x_A1_reg_n_0_[2]\,
      Q(1) => \in4x_A1_reg_n_0_[1]\,
      Q(0) => \in4x_A1_reg_n_0_[0]\,
      \result_A1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0)
    );
MISO_falling_edge_10: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0
     port map (
      D(15 downto 0) => in_E2(15 downto 0),
      Q(71) => \in4x_E2_reg_n_0_[71]\,
      Q(70) => \in4x_E2_reg_n_0_[70]\,
      Q(69) => \in4x_E2_reg_n_0_[69]\,
      Q(68) => \in4x_E2_reg_n_0_[68]\,
      Q(67) => \in4x_E2_reg_n_0_[67]\,
      Q(66) => \in4x_E2_reg_n_0_[66]\,
      Q(65) => \in4x_E2_reg_n_0_[65]\,
      Q(64) => \in4x_E2_reg_n_0_[64]\,
      Q(63) => \in4x_E2_reg_n_0_[63]\,
      Q(62) => \in4x_E2_reg_n_0_[62]\,
      Q(61) => \in4x_E2_reg_n_0_[61]\,
      Q(60) => \in4x_E2_reg_n_0_[60]\,
      Q(59) => \in4x_E2_reg_n_0_[59]\,
      Q(58) => \in4x_E2_reg_n_0_[58]\,
      Q(57) => \in4x_E2_reg_n_0_[57]\,
      Q(56) => \in4x_E2_reg_n_0_[56]\,
      Q(55) => \in4x_E2_reg_n_0_[55]\,
      Q(54) => \in4x_E2_reg_n_0_[54]\,
      Q(53) => \in4x_E2_reg_n_0_[53]\,
      Q(52) => \in4x_E2_reg_n_0_[52]\,
      Q(51) => \in4x_E2_reg_n_0_[51]\,
      Q(50) => \in4x_E2_reg_n_0_[50]\,
      Q(49) => \in4x_E2_reg_n_0_[49]\,
      Q(48) => \in4x_E2_reg_n_0_[48]\,
      Q(47) => \in4x_E2_reg_n_0_[47]\,
      Q(46) => \in4x_E2_reg_n_0_[46]\,
      Q(45) => \in4x_E2_reg_n_0_[45]\,
      Q(44) => \in4x_E2_reg_n_0_[44]\,
      Q(43) => \in4x_E2_reg_n_0_[43]\,
      Q(42) => \in4x_E2_reg_n_0_[42]\,
      Q(41) => \in4x_E2_reg_n_0_[41]\,
      Q(40) => \in4x_E2_reg_n_0_[40]\,
      Q(39) => \in4x_E2_reg_n_0_[39]\,
      Q(38) => \in4x_E2_reg_n_0_[38]\,
      Q(37) => \in4x_E2_reg_n_0_[37]\,
      Q(36) => \in4x_E2_reg_n_0_[36]\,
      Q(35) => \in4x_E2_reg_n_0_[35]\,
      Q(34) => \in4x_E2_reg_n_0_[34]\,
      Q(33) => \in4x_E2_reg_n_0_[33]\,
      Q(32) => \in4x_E2_reg_n_0_[32]\,
      Q(31) => \in4x_E2_reg_n_0_[31]\,
      Q(30) => \in4x_E2_reg_n_0_[30]\,
      Q(29) => \in4x_E2_reg_n_0_[29]\,
      Q(28) => \in4x_E2_reg_n_0_[28]\,
      Q(27) => \in4x_E2_reg_n_0_[27]\,
      Q(26) => \in4x_E2_reg_n_0_[26]\,
      Q(25) => \in4x_E2_reg_n_0_[25]\,
      Q(24) => \in4x_E2_reg_n_0_[24]\,
      Q(23) => \in4x_E2_reg_n_0_[23]\,
      Q(22) => \in4x_E2_reg_n_0_[22]\,
      Q(21) => \in4x_E2_reg_n_0_[21]\,
      Q(20) => \in4x_E2_reg_n_0_[20]\,
      Q(19) => \in4x_E2_reg_n_0_[19]\,
      Q(18) => \in4x_E2_reg_n_0_[18]\,
      Q(17) => \in4x_E2_reg_n_0_[17]\,
      Q(16) => \in4x_E2_reg_n_0_[16]\,
      Q(15) => \in4x_E2_reg_n_0_[15]\,
      Q(14) => \in4x_E2_reg_n_0_[14]\,
      Q(13) => \in4x_E2_reg_n_0_[13]\,
      Q(12) => \in4x_E2_reg_n_0_[12]\,
      Q(11) => \in4x_E2_reg_n_0_[11]\,
      Q(10) => \in4x_E2_reg_n_0_[10]\,
      Q(9) => \in4x_E2_reg_n_0_[9]\,
      Q(8) => \in4x_E2_reg_n_0_[8]\,
      Q(7) => \in4x_E2_reg_n_0_[7]\,
      Q(6) => \in4x_E2_reg_n_0_[6]\,
      Q(5) => \in4x_E2_reg_n_0_[5]\,
      Q(4) => \in4x_E2_reg_n_0_[4]\,
      Q(3) => \in4x_E2_reg_n_0_[3]\,
      Q(2) => \in4x_E2_reg_n_0_[2]\,
      Q(1) => \in4x_E2_reg_n_0_[1]\,
      Q(0) => \in4x_E2_reg_n_0_[0]\,
      \result_E2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
MISO_falling_edge_11: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1
     port map (
      D(15 downto 0) => in_F1(15 downto 0),
      \result_F1_reg[0]\ => \in4x_F1_reg_n_0_[71]\,
      \result_F1_reg[0]_0\ => \in4x_F1_reg_n_0_[70]\,
      \result_F1_reg[0]_1\ => \in4x_F1_reg_n_0_[69]\,
      \result_F1_reg[0]_2\ => \in4x_F1_reg_n_0_[68]\,
      \result_F1_reg[10]\ => \in4x_F1_reg_n_0_[31]\,
      \result_F1_reg[10]_0\ => \in4x_F1_reg_n_0_[30]\,
      \result_F1_reg[10]_1\ => \in4x_F1_reg_n_0_[29]\,
      \result_F1_reg[10]_2\ => \in4x_F1_reg_n_0_[28]\,
      \result_F1_reg[11]\ => \in4x_F1_reg_n_0_[27]\,
      \result_F1_reg[11]_0\ => \in4x_F1_reg_n_0_[26]\,
      \result_F1_reg[11]_1\ => \in4x_F1_reg_n_0_[25]\,
      \result_F1_reg[11]_2\ => \in4x_F1_reg_n_0_[24]\,
      \result_F1_reg[12]\ => \in4x_F1_reg_n_0_[23]\,
      \result_F1_reg[12]_0\ => \in4x_F1_reg_n_0_[22]\,
      \result_F1_reg[12]_1\ => \in4x_F1_reg_n_0_[21]\,
      \result_F1_reg[12]_2\ => \in4x_F1_reg_n_0_[20]\,
      \result_F1_reg[13]\ => \in4x_F1_reg_n_0_[19]\,
      \result_F1_reg[13]_0\ => \in4x_F1_reg_n_0_[18]\,
      \result_F1_reg[13]_1\ => \in4x_F1_reg_n_0_[17]\,
      \result_F1_reg[13]_2\ => \in4x_F1_reg_n_0_[16]\,
      \result_F1_reg[14]\ => \in4x_F1_reg_n_0_[15]\,
      \result_F1_reg[14]_0\ => \in4x_F1_reg_n_0_[14]\,
      \result_F1_reg[14]_1\ => \in4x_F1_reg_n_0_[13]\,
      \result_F1_reg[14]_2\ => \in4x_F1_reg_n_0_[12]\,
      \result_F1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20),
      \result_F1_reg[15]_0\ => \in4x_F1_reg_n_0_[11]\,
      \result_F1_reg[15]_1\ => \in4x_F1_reg_n_0_[3]\,
      \result_F1_reg[15]_10\ => \in4x_F1_reg_n_0_[9]\,
      \result_F1_reg[15]_11\ => \in4x_F1_reg_n_0_[8]\,
      \result_F1_reg[15]_2\ => \in4x_F1_reg_n_0_[2]\,
      \result_F1_reg[15]_3\ => \in4x_F1_reg_n_0_[1]\,
      \result_F1_reg[15]_4\ => \in4x_F1_reg_n_0_[0]\,
      \result_F1_reg[15]_5\ => \in4x_F1_reg_n_0_[7]\,
      \result_F1_reg[15]_6\ => \in4x_F1_reg_n_0_[6]\,
      \result_F1_reg[15]_7\ => \in4x_F1_reg_n_0_[5]\,
      \result_F1_reg[15]_8\ => \in4x_F1_reg_n_0_[4]\,
      \result_F1_reg[15]_9\ => \in4x_F1_reg_n_0_[10]\,
      \result_F1_reg[1]\ => \in4x_F1_reg_n_0_[67]\,
      \result_F1_reg[1]_0\ => \in4x_F1_reg_n_0_[66]\,
      \result_F1_reg[1]_1\ => \in4x_F1_reg_n_0_[65]\,
      \result_F1_reg[1]_2\ => \in4x_F1_reg_n_0_[64]\,
      \result_F1_reg[2]\ => \in4x_F1_reg_n_0_[63]\,
      \result_F1_reg[2]_0\ => \in4x_F1_reg_n_0_[62]\,
      \result_F1_reg[2]_1\ => \in4x_F1_reg_n_0_[61]\,
      \result_F1_reg[2]_2\ => \in4x_F1_reg_n_0_[60]\,
      \result_F1_reg[3]\ => \in4x_F1_reg_n_0_[59]\,
      \result_F1_reg[3]_0\ => \in4x_F1_reg_n_0_[58]\,
      \result_F1_reg[3]_1\ => \in4x_F1_reg_n_0_[57]\,
      \result_F1_reg[3]_2\ => \in4x_F1_reg_n_0_[56]\,
      \result_F1_reg[4]\ => \in4x_F1_reg_n_0_[55]\,
      \result_F1_reg[4]_0\ => \in4x_F1_reg_n_0_[54]\,
      \result_F1_reg[4]_1\ => \in4x_F1_reg_n_0_[53]\,
      \result_F1_reg[4]_2\ => \in4x_F1_reg_n_0_[52]\,
      \result_F1_reg[5]\ => \in4x_F1_reg_n_0_[51]\,
      \result_F1_reg[5]_0\ => \in4x_F1_reg_n_0_[50]\,
      \result_F1_reg[5]_1\ => \in4x_F1_reg_n_0_[49]\,
      \result_F1_reg[5]_2\ => \in4x_F1_reg_n_0_[48]\,
      \result_F1_reg[6]\ => \in4x_F1_reg_n_0_[47]\,
      \result_F1_reg[6]_0\ => \in4x_F1_reg_n_0_[46]\,
      \result_F1_reg[6]_1\ => \in4x_F1_reg_n_0_[45]\,
      \result_F1_reg[6]_2\ => \in4x_F1_reg_n_0_[44]\,
      \result_F1_reg[7]\ => \in4x_F1_reg_n_0_[43]\,
      \result_F1_reg[7]_0\ => \in4x_F1_reg_n_0_[42]\,
      \result_F1_reg[7]_1\ => \in4x_F1_reg_n_0_[41]\,
      \result_F1_reg[7]_2\ => \in4x_F1_reg_n_0_[40]\,
      \result_F1_reg[8]\ => \in4x_F1_reg_n_0_[39]\,
      \result_F1_reg[8]_0\ => \in4x_F1_reg_n_0_[38]\,
      \result_F1_reg[8]_1\ => \in4x_F1_reg_n_0_[37]\,
      \result_F1_reg[8]_2\ => \in4x_F1_reg_n_0_[36]\,
      \result_F1_reg[9]\ => \in4x_F1_reg_n_0_[35]\,
      \result_F1_reg[9]_0\ => \in4x_F1_reg_n_0_[34]\,
      \result_F1_reg[9]_1\ => \in4x_F1_reg_n_0_[33]\,
      \result_F1_reg[9]_2\ => \in4x_F1_reg_n_0_[32]\
    );
MISO_falling_edge_12: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2
     port map (
      D(15 downto 0) => in_F2(15 downto 0),
      Q(71) => \in4x_F2_reg_n_0_[71]\,
      Q(70) => \in4x_F2_reg_n_0_[70]\,
      Q(69) => \in4x_F2_reg_n_0_[69]\,
      Q(68) => \in4x_F2_reg_n_0_[68]\,
      Q(67) => \in4x_F2_reg_n_0_[67]\,
      Q(66) => \in4x_F2_reg_n_0_[66]\,
      Q(65) => \in4x_F2_reg_n_0_[65]\,
      Q(64) => \in4x_F2_reg_n_0_[64]\,
      Q(63) => \in4x_F2_reg_n_0_[63]\,
      Q(62) => \in4x_F2_reg_n_0_[62]\,
      Q(61) => \in4x_F2_reg_n_0_[61]\,
      Q(60) => \in4x_F2_reg_n_0_[60]\,
      Q(59) => \in4x_F2_reg_n_0_[59]\,
      Q(58) => \in4x_F2_reg_n_0_[58]\,
      Q(57) => \in4x_F2_reg_n_0_[57]\,
      Q(56) => \in4x_F2_reg_n_0_[56]\,
      Q(55) => \in4x_F2_reg_n_0_[55]\,
      Q(54) => \in4x_F2_reg_n_0_[54]\,
      Q(53) => \in4x_F2_reg_n_0_[53]\,
      Q(52) => \in4x_F2_reg_n_0_[52]\,
      Q(51) => \in4x_F2_reg_n_0_[51]\,
      Q(50) => \in4x_F2_reg_n_0_[50]\,
      Q(49) => \in4x_F2_reg_n_0_[49]\,
      Q(48) => \in4x_F2_reg_n_0_[48]\,
      Q(47) => \in4x_F2_reg_n_0_[47]\,
      Q(46) => \in4x_F2_reg_n_0_[46]\,
      Q(45) => \in4x_F2_reg_n_0_[45]\,
      Q(44) => \in4x_F2_reg_n_0_[44]\,
      Q(43) => \in4x_F2_reg_n_0_[43]\,
      Q(42) => \in4x_F2_reg_n_0_[42]\,
      Q(41) => \in4x_F2_reg_n_0_[41]\,
      Q(40) => \in4x_F2_reg_n_0_[40]\,
      Q(39) => \in4x_F2_reg_n_0_[39]\,
      Q(38) => \in4x_F2_reg_n_0_[38]\,
      Q(37) => \in4x_F2_reg_n_0_[37]\,
      Q(36) => \in4x_F2_reg_n_0_[36]\,
      Q(35) => \in4x_F2_reg_n_0_[35]\,
      Q(34) => \in4x_F2_reg_n_0_[34]\,
      Q(33) => \in4x_F2_reg_n_0_[33]\,
      Q(32) => \in4x_F2_reg_n_0_[32]\,
      Q(31) => \in4x_F2_reg_n_0_[31]\,
      Q(30) => \in4x_F2_reg_n_0_[30]\,
      Q(29) => \in4x_F2_reg_n_0_[29]\,
      Q(28) => \in4x_F2_reg_n_0_[28]\,
      Q(27) => \in4x_F2_reg_n_0_[27]\,
      Q(26) => \in4x_F2_reg_n_0_[26]\,
      Q(25) => \in4x_F2_reg_n_0_[25]\,
      Q(24) => \in4x_F2_reg_n_0_[24]\,
      Q(23) => \in4x_F2_reg_n_0_[23]\,
      Q(22) => \in4x_F2_reg_n_0_[22]\,
      Q(21) => \in4x_F2_reg_n_0_[21]\,
      Q(20) => \in4x_F2_reg_n_0_[20]\,
      Q(19) => \in4x_F2_reg_n_0_[19]\,
      Q(18) => \in4x_F2_reg_n_0_[18]\,
      Q(17) => \in4x_F2_reg_n_0_[17]\,
      Q(16) => \in4x_F2_reg_n_0_[16]\,
      Q(15) => \in4x_F2_reg_n_0_[15]\,
      Q(14) => \in4x_F2_reg_n_0_[14]\,
      Q(13) => \in4x_F2_reg_n_0_[13]\,
      Q(12) => \in4x_F2_reg_n_0_[12]\,
      Q(11) => \in4x_F2_reg_n_0_[11]\,
      Q(10) => \in4x_F2_reg_n_0_[10]\,
      Q(9) => \in4x_F2_reg_n_0_[9]\,
      Q(8) => \in4x_F2_reg_n_0_[8]\,
      Q(7) => \in4x_F2_reg_n_0_[7]\,
      Q(6) => \in4x_F2_reg_n_0_[6]\,
      Q(5) => \in4x_F2_reg_n_0_[5]\,
      Q(4) => \in4x_F2_reg_n_0_[4]\,
      Q(3) => \in4x_F2_reg_n_0_[3]\,
      Q(2) => \in4x_F2_reg_n_0_[2]\,
      Q(1) => \in4x_F2_reg_n_0_[1]\,
      Q(0) => \in4x_F2_reg_n_0_[0]\,
      \result_F2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20)
    );
MISO_falling_edge_13: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3
     port map (
      D(15 downto 0) => in_G1(15 downto 0),
      Q(71) => \in4x_G1_reg_n_0_[71]\,
      Q(70) => \in4x_G1_reg_n_0_[70]\,
      Q(69) => \in4x_G1_reg_n_0_[69]\,
      Q(68) => \in4x_G1_reg_n_0_[68]\,
      Q(67) => \in4x_G1_reg_n_0_[67]\,
      Q(66) => \in4x_G1_reg_n_0_[66]\,
      Q(65) => \in4x_G1_reg_n_0_[65]\,
      Q(64) => \in4x_G1_reg_n_0_[64]\,
      Q(63) => \in4x_G1_reg_n_0_[63]\,
      Q(62) => \in4x_G1_reg_n_0_[62]\,
      Q(61) => \in4x_G1_reg_n_0_[61]\,
      Q(60) => \in4x_G1_reg_n_0_[60]\,
      Q(59) => \in4x_G1_reg_n_0_[59]\,
      Q(58) => \in4x_G1_reg_n_0_[58]\,
      Q(57) => \in4x_G1_reg_n_0_[57]\,
      Q(56) => \in4x_G1_reg_n_0_[56]\,
      Q(55) => \in4x_G1_reg_n_0_[55]\,
      Q(54) => \in4x_G1_reg_n_0_[54]\,
      Q(53) => \in4x_G1_reg_n_0_[53]\,
      Q(52) => \in4x_G1_reg_n_0_[52]\,
      Q(51) => \in4x_G1_reg_n_0_[51]\,
      Q(50) => \in4x_G1_reg_n_0_[50]\,
      Q(49) => \in4x_G1_reg_n_0_[49]\,
      Q(48) => \in4x_G1_reg_n_0_[48]\,
      Q(47) => \in4x_G1_reg_n_0_[47]\,
      Q(46) => \in4x_G1_reg_n_0_[46]\,
      Q(45) => \in4x_G1_reg_n_0_[45]\,
      Q(44) => \in4x_G1_reg_n_0_[44]\,
      Q(43) => \in4x_G1_reg_n_0_[43]\,
      Q(42) => \in4x_G1_reg_n_0_[42]\,
      Q(41) => \in4x_G1_reg_n_0_[41]\,
      Q(40) => \in4x_G1_reg_n_0_[40]\,
      Q(39) => \in4x_G1_reg_n_0_[39]\,
      Q(38) => \in4x_G1_reg_n_0_[38]\,
      Q(37) => \in4x_G1_reg_n_0_[37]\,
      Q(36) => \in4x_G1_reg_n_0_[36]\,
      Q(35) => \in4x_G1_reg_n_0_[35]\,
      Q(34) => \in4x_G1_reg_n_0_[34]\,
      Q(33) => \in4x_G1_reg_n_0_[33]\,
      Q(32) => \in4x_G1_reg_n_0_[32]\,
      Q(31) => \in4x_G1_reg_n_0_[31]\,
      Q(30) => \in4x_G1_reg_n_0_[30]\,
      Q(29) => \in4x_G1_reg_n_0_[29]\,
      Q(28) => \in4x_G1_reg_n_0_[28]\,
      Q(27) => \in4x_G1_reg_n_0_[27]\,
      Q(26) => \in4x_G1_reg_n_0_[26]\,
      Q(25) => \in4x_G1_reg_n_0_[25]\,
      Q(24) => \in4x_G1_reg_n_0_[24]\,
      Q(23) => \in4x_G1_reg_n_0_[23]\,
      Q(22) => \in4x_G1_reg_n_0_[22]\,
      Q(21) => \in4x_G1_reg_n_0_[21]\,
      Q(20) => \in4x_G1_reg_n_0_[20]\,
      Q(19) => \in4x_G1_reg_n_0_[19]\,
      Q(18) => \in4x_G1_reg_n_0_[18]\,
      Q(17) => \in4x_G1_reg_n_0_[17]\,
      Q(16) => \in4x_G1_reg_n_0_[16]\,
      Q(15) => \in4x_G1_reg_n_0_[15]\,
      Q(14) => \in4x_G1_reg_n_0_[14]\,
      Q(13) => \in4x_G1_reg_n_0_[13]\,
      Q(12) => \in4x_G1_reg_n_0_[12]\,
      Q(11) => \in4x_G1_reg_n_0_[11]\,
      Q(10) => \in4x_G1_reg_n_0_[10]\,
      Q(9) => \in4x_G1_reg_n_0_[9]\,
      Q(8) => \in4x_G1_reg_n_0_[8]\,
      Q(7) => \in4x_G1_reg_n_0_[7]\,
      Q(6) => \in4x_G1_reg_n_0_[6]\,
      Q(5) => \in4x_G1_reg_n_0_[5]\,
      Q(4) => \in4x_G1_reg_n_0_[4]\,
      Q(3) => \in4x_G1_reg_n_0_[3]\,
      Q(2) => \in4x_G1_reg_n_0_[2]\,
      Q(1) => \in4x_G1_reg_n_0_[1]\,
      Q(0) => \in4x_G1_reg_n_0_[0]\,
      \result_G1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_falling_edge_14: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4
     port map (
      D(15 downto 0) => in_G2(15 downto 0),
      Q(71) => \in4x_G2_reg_n_0_[71]\,
      Q(70) => \in4x_G2_reg_n_0_[70]\,
      Q(69) => \in4x_G2_reg_n_0_[69]\,
      Q(68) => \in4x_G2_reg_n_0_[68]\,
      Q(67) => \in4x_G2_reg_n_0_[67]\,
      Q(66) => \in4x_G2_reg_n_0_[66]\,
      Q(65) => \in4x_G2_reg_n_0_[65]\,
      Q(64) => \in4x_G2_reg_n_0_[64]\,
      Q(63) => \in4x_G2_reg_n_0_[63]\,
      Q(62) => \in4x_G2_reg_n_0_[62]\,
      Q(61) => \in4x_G2_reg_n_0_[61]\,
      Q(60) => \in4x_G2_reg_n_0_[60]\,
      Q(59) => \in4x_G2_reg_n_0_[59]\,
      Q(58) => \in4x_G2_reg_n_0_[58]\,
      Q(57) => \in4x_G2_reg_n_0_[57]\,
      Q(56) => \in4x_G2_reg_n_0_[56]\,
      Q(55) => \in4x_G2_reg_n_0_[55]\,
      Q(54) => \in4x_G2_reg_n_0_[54]\,
      Q(53) => \in4x_G2_reg_n_0_[53]\,
      Q(52) => \in4x_G2_reg_n_0_[52]\,
      Q(51) => \in4x_G2_reg_n_0_[51]\,
      Q(50) => \in4x_G2_reg_n_0_[50]\,
      Q(49) => \in4x_G2_reg_n_0_[49]\,
      Q(48) => \in4x_G2_reg_n_0_[48]\,
      Q(47) => \in4x_G2_reg_n_0_[47]\,
      Q(46) => \in4x_G2_reg_n_0_[46]\,
      Q(45) => \in4x_G2_reg_n_0_[45]\,
      Q(44) => \in4x_G2_reg_n_0_[44]\,
      Q(43) => \in4x_G2_reg_n_0_[43]\,
      Q(42) => \in4x_G2_reg_n_0_[42]\,
      Q(41) => \in4x_G2_reg_n_0_[41]\,
      Q(40) => \in4x_G2_reg_n_0_[40]\,
      Q(39) => \in4x_G2_reg_n_0_[39]\,
      Q(38) => \in4x_G2_reg_n_0_[38]\,
      Q(37) => \in4x_G2_reg_n_0_[37]\,
      Q(36) => \in4x_G2_reg_n_0_[36]\,
      Q(35) => \in4x_G2_reg_n_0_[35]\,
      Q(34) => \in4x_G2_reg_n_0_[34]\,
      Q(33) => \in4x_G2_reg_n_0_[33]\,
      Q(32) => \in4x_G2_reg_n_0_[32]\,
      Q(31) => \in4x_G2_reg_n_0_[31]\,
      Q(30) => \in4x_G2_reg_n_0_[30]\,
      Q(29) => \in4x_G2_reg_n_0_[29]\,
      Q(28) => \in4x_G2_reg_n_0_[28]\,
      Q(27) => \in4x_G2_reg_n_0_[27]\,
      Q(26) => \in4x_G2_reg_n_0_[26]\,
      Q(25) => \in4x_G2_reg_n_0_[25]\,
      Q(24) => \in4x_G2_reg_n_0_[24]\,
      Q(23) => \in4x_G2_reg_n_0_[23]\,
      Q(22) => \in4x_G2_reg_n_0_[22]\,
      Q(21) => \in4x_G2_reg_n_0_[21]\,
      Q(20) => \in4x_G2_reg_n_0_[20]\,
      Q(19) => \in4x_G2_reg_n_0_[19]\,
      Q(18) => \in4x_G2_reg_n_0_[18]\,
      Q(17) => \in4x_G2_reg_n_0_[17]\,
      Q(16) => \in4x_G2_reg_n_0_[16]\,
      Q(15) => \in4x_G2_reg_n_0_[15]\,
      Q(14) => \in4x_G2_reg_n_0_[14]\,
      Q(13) => \in4x_G2_reg_n_0_[13]\,
      Q(12) => \in4x_G2_reg_n_0_[12]\,
      Q(11) => \in4x_G2_reg_n_0_[11]\,
      Q(10) => \in4x_G2_reg_n_0_[10]\,
      Q(9) => \in4x_G2_reg_n_0_[9]\,
      Q(8) => \in4x_G2_reg_n_0_[8]\,
      Q(7) => \in4x_G2_reg_n_0_[7]\,
      Q(6) => \in4x_G2_reg_n_0_[6]\,
      Q(5) => \in4x_G2_reg_n_0_[5]\,
      Q(4) => \in4x_G2_reg_n_0_[4]\,
      Q(3) => \in4x_G2_reg_n_0_[3]\,
      Q(2) => \in4x_G2_reg_n_0_[2]\,
      Q(1) => \in4x_G2_reg_n_0_[1]\,
      Q(0) => \in4x_G2_reg_n_0_[0]\,
      \result_G2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_falling_edge_15: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5
     port map (
      D(15 downto 0) => in_H1(15 downto 0),
      Q(71) => \in4x_H1_reg_n_0_[71]\,
      Q(70) => \in4x_H1_reg_n_0_[70]\,
      Q(69) => \in4x_H1_reg_n_0_[69]\,
      Q(68) => \in4x_H1_reg_n_0_[68]\,
      Q(67) => \in4x_H1_reg_n_0_[67]\,
      Q(66) => \in4x_H1_reg_n_0_[66]\,
      Q(65) => \in4x_H1_reg_n_0_[65]\,
      Q(64) => \in4x_H1_reg_n_0_[64]\,
      Q(63) => \in4x_H1_reg_n_0_[63]\,
      Q(62) => \in4x_H1_reg_n_0_[62]\,
      Q(61) => \in4x_H1_reg_n_0_[61]\,
      Q(60) => \in4x_H1_reg_n_0_[60]\,
      Q(59) => \in4x_H1_reg_n_0_[59]\,
      Q(58) => \in4x_H1_reg_n_0_[58]\,
      Q(57) => \in4x_H1_reg_n_0_[57]\,
      Q(56) => \in4x_H1_reg_n_0_[56]\,
      Q(55) => \in4x_H1_reg_n_0_[55]\,
      Q(54) => \in4x_H1_reg_n_0_[54]\,
      Q(53) => \in4x_H1_reg_n_0_[53]\,
      Q(52) => \in4x_H1_reg_n_0_[52]\,
      Q(51) => \in4x_H1_reg_n_0_[51]\,
      Q(50) => \in4x_H1_reg_n_0_[50]\,
      Q(49) => \in4x_H1_reg_n_0_[49]\,
      Q(48) => \in4x_H1_reg_n_0_[48]\,
      Q(47) => \in4x_H1_reg_n_0_[47]\,
      Q(46) => \in4x_H1_reg_n_0_[46]\,
      Q(45) => \in4x_H1_reg_n_0_[45]\,
      Q(44) => \in4x_H1_reg_n_0_[44]\,
      Q(43) => \in4x_H1_reg_n_0_[43]\,
      Q(42) => \in4x_H1_reg_n_0_[42]\,
      Q(41) => \in4x_H1_reg_n_0_[41]\,
      Q(40) => \in4x_H1_reg_n_0_[40]\,
      Q(39) => \in4x_H1_reg_n_0_[39]\,
      Q(38) => \in4x_H1_reg_n_0_[38]\,
      Q(37) => \in4x_H1_reg_n_0_[37]\,
      Q(36) => \in4x_H1_reg_n_0_[36]\,
      Q(35) => \in4x_H1_reg_n_0_[35]\,
      Q(34) => \in4x_H1_reg_n_0_[34]\,
      Q(33) => \in4x_H1_reg_n_0_[33]\,
      Q(32) => \in4x_H1_reg_n_0_[32]\,
      Q(31) => \in4x_H1_reg_n_0_[31]\,
      Q(30) => \in4x_H1_reg_n_0_[30]\,
      Q(29) => \in4x_H1_reg_n_0_[29]\,
      Q(28) => \in4x_H1_reg_n_0_[28]\,
      Q(27) => \in4x_H1_reg_n_0_[27]\,
      Q(26) => \in4x_H1_reg_n_0_[26]\,
      Q(25) => \in4x_H1_reg_n_0_[25]\,
      Q(24) => \in4x_H1_reg_n_0_[24]\,
      Q(23) => \in4x_H1_reg_n_0_[23]\,
      Q(22) => \in4x_H1_reg_n_0_[22]\,
      Q(21) => \in4x_H1_reg_n_0_[21]\,
      Q(20) => \in4x_H1_reg_n_0_[20]\,
      Q(19) => \in4x_H1_reg_n_0_[19]\,
      Q(18) => \in4x_H1_reg_n_0_[18]\,
      Q(17) => \in4x_H1_reg_n_0_[17]\,
      Q(16) => \in4x_H1_reg_n_0_[16]\,
      Q(15) => \in4x_H1_reg_n_0_[15]\,
      Q(14) => \in4x_H1_reg_n_0_[14]\,
      Q(13) => \in4x_H1_reg_n_0_[13]\,
      Q(12) => \in4x_H1_reg_n_0_[12]\,
      Q(11) => \in4x_H1_reg_n_0_[11]\,
      Q(10) => \in4x_H1_reg_n_0_[10]\,
      Q(9) => \in4x_H1_reg_n_0_[9]\,
      Q(8) => \in4x_H1_reg_n_0_[8]\,
      Q(7) => \in4x_H1_reg_n_0_[7]\,
      Q(6) => \in4x_H1_reg_n_0_[6]\,
      Q(5) => \in4x_H1_reg_n_0_[5]\,
      Q(4) => \in4x_H1_reg_n_0_[4]\,
      Q(3) => \in4x_H1_reg_n_0_[3]\,
      Q(2) => \in4x_H1_reg_n_0_[2]\,
      Q(1) => \in4x_H1_reg_n_0_[1]\,
      Q(0) => \in4x_H1_reg_n_0_[0]\,
      \result_H1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28)
    );
MISO_falling_edge_16: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6
     port map (
      D(15 downto 0) => in_H2(15 downto 0),
      \result_H2_reg[0]\ => \in4x_H2_reg_n_0_[71]\,
      \result_H2_reg[0]_0\ => \in4x_H2_reg_n_0_[70]\,
      \result_H2_reg[0]_1\ => \in4x_H2_reg_n_0_[69]\,
      \result_H2_reg[0]_2\ => \in4x_H2_reg_n_0_[68]\,
      \result_H2_reg[10]\ => \in4x_H2_reg_n_0_[31]\,
      \result_H2_reg[10]_0\ => \in4x_H2_reg_n_0_[30]\,
      \result_H2_reg[10]_1\ => \in4x_H2_reg_n_0_[29]\,
      \result_H2_reg[10]_2\ => \in4x_H2_reg_n_0_[28]\,
      \result_H2_reg[11]\ => \in4x_H2_reg_n_0_[27]\,
      \result_H2_reg[11]_0\ => \in4x_H2_reg_n_0_[26]\,
      \result_H2_reg[11]_1\ => \in4x_H2_reg_n_0_[25]\,
      \result_H2_reg[11]_2\ => \in4x_H2_reg_n_0_[24]\,
      \result_H2_reg[12]\ => \in4x_H2_reg_n_0_[23]\,
      \result_H2_reg[12]_0\ => \in4x_H2_reg_n_0_[22]\,
      \result_H2_reg[12]_1\ => \in4x_H2_reg_n_0_[21]\,
      \result_H2_reg[12]_2\ => \in4x_H2_reg_n_0_[20]\,
      \result_H2_reg[13]\ => \in4x_H2_reg_n_0_[19]\,
      \result_H2_reg[13]_0\ => \in4x_H2_reg_n_0_[18]\,
      \result_H2_reg[13]_1\ => \in4x_H2_reg_n_0_[17]\,
      \result_H2_reg[13]_2\ => \in4x_H2_reg_n_0_[16]\,
      \result_H2_reg[14]\ => \in4x_H2_reg_n_0_[15]\,
      \result_H2_reg[14]_0\ => \in4x_H2_reg_n_0_[14]\,
      \result_H2_reg[14]_1\ => \in4x_H2_reg_n_0_[13]\,
      \result_H2_reg[14]_2\ => \in4x_H2_reg_n_0_[12]\,
      \result_H2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28),
      \result_H2_reg[15]_0\ => \in4x_H2_reg_n_0_[11]\,
      \result_H2_reg[15]_1\ => \in4x_H2_reg_n_0_[3]\,
      \result_H2_reg[15]_10\ => \in4x_H2_reg_n_0_[9]\,
      \result_H2_reg[15]_11\ => \in4x_H2_reg_n_0_[8]\,
      \result_H2_reg[15]_2\ => \in4x_H2_reg_n_0_[2]\,
      \result_H2_reg[15]_3\ => \in4x_H2_reg_n_0_[1]\,
      \result_H2_reg[15]_4\ => \in4x_H2_reg_n_0_[0]\,
      \result_H2_reg[15]_5\ => \in4x_H2_reg_n_0_[7]\,
      \result_H2_reg[15]_6\ => \in4x_H2_reg_n_0_[6]\,
      \result_H2_reg[15]_7\ => \in4x_H2_reg_n_0_[5]\,
      \result_H2_reg[15]_8\ => \in4x_H2_reg_n_0_[4]\,
      \result_H2_reg[15]_9\ => \in4x_H2_reg_n_0_[10]\,
      \result_H2_reg[1]\ => \in4x_H2_reg_n_0_[67]\,
      \result_H2_reg[1]_0\ => \in4x_H2_reg_n_0_[66]\,
      \result_H2_reg[1]_1\ => \in4x_H2_reg_n_0_[65]\,
      \result_H2_reg[1]_2\ => \in4x_H2_reg_n_0_[64]\,
      \result_H2_reg[2]\ => \in4x_H2_reg_n_0_[63]\,
      \result_H2_reg[2]_0\ => \in4x_H2_reg_n_0_[62]\,
      \result_H2_reg[2]_1\ => \in4x_H2_reg_n_0_[61]\,
      \result_H2_reg[2]_2\ => \in4x_H2_reg_n_0_[60]\,
      \result_H2_reg[3]\ => \in4x_H2_reg_n_0_[59]\,
      \result_H2_reg[3]_0\ => \in4x_H2_reg_n_0_[58]\,
      \result_H2_reg[3]_1\ => \in4x_H2_reg_n_0_[57]\,
      \result_H2_reg[3]_2\ => \in4x_H2_reg_n_0_[56]\,
      \result_H2_reg[4]\ => \in4x_H2_reg_n_0_[55]\,
      \result_H2_reg[4]_0\ => \in4x_H2_reg_n_0_[54]\,
      \result_H2_reg[4]_1\ => \in4x_H2_reg_n_0_[53]\,
      \result_H2_reg[4]_2\ => \in4x_H2_reg_n_0_[52]\,
      \result_H2_reg[5]\ => \in4x_H2_reg_n_0_[51]\,
      \result_H2_reg[5]_0\ => \in4x_H2_reg_n_0_[50]\,
      \result_H2_reg[5]_1\ => \in4x_H2_reg_n_0_[49]\,
      \result_H2_reg[5]_2\ => \in4x_H2_reg_n_0_[48]\,
      \result_H2_reg[6]\ => \in4x_H2_reg_n_0_[47]\,
      \result_H2_reg[6]_0\ => \in4x_H2_reg_n_0_[46]\,
      \result_H2_reg[6]_1\ => \in4x_H2_reg_n_0_[45]\,
      \result_H2_reg[6]_2\ => \in4x_H2_reg_n_0_[44]\,
      \result_H2_reg[7]\ => \in4x_H2_reg_n_0_[43]\,
      \result_H2_reg[7]_0\ => \in4x_H2_reg_n_0_[42]\,
      \result_H2_reg[7]_1\ => \in4x_H2_reg_n_0_[41]\,
      \result_H2_reg[7]_2\ => \in4x_H2_reg_n_0_[40]\,
      \result_H2_reg[8]\ => \in4x_H2_reg_n_0_[39]\,
      \result_H2_reg[8]_0\ => \in4x_H2_reg_n_0_[38]\,
      \result_H2_reg[8]_1\ => \in4x_H2_reg_n_0_[37]\,
      \result_H2_reg[8]_2\ => \in4x_H2_reg_n_0_[36]\,
      \result_H2_reg[9]\ => \in4x_H2_reg_n_0_[35]\,
      \result_H2_reg[9]_0\ => \in4x_H2_reg_n_0_[34]\,
      \result_H2_reg[9]_1\ => \in4x_H2_reg_n_0_[33]\,
      \result_H2_reg[9]_2\ => \in4x_H2_reg_n_0_[32]\
    );
MISO_falling_edge_17: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7
     port map (
      D(15 downto 0) => in_I1(15 downto 0),
      \result_I1_reg[0]\ => \in4x_I1_reg_n_0_[71]\,
      \result_I1_reg[0]_0\ => \in4x_I1_reg_n_0_[70]\,
      \result_I1_reg[0]_1\ => \in4x_I1_reg_n_0_[69]\,
      \result_I1_reg[0]_2\ => \in4x_I1_reg_n_0_[68]\,
      \result_I1_reg[10]\ => \in4x_I1_reg_n_0_[31]\,
      \result_I1_reg[10]_0\ => \in4x_I1_reg_n_0_[30]\,
      \result_I1_reg[10]_1\ => \in4x_I1_reg_n_0_[29]\,
      \result_I1_reg[10]_2\ => \in4x_I1_reg_n_0_[28]\,
      \result_I1_reg[11]\ => \in4x_I1_reg_n_0_[27]\,
      \result_I1_reg[11]_0\ => \in4x_I1_reg_n_0_[26]\,
      \result_I1_reg[11]_1\ => \in4x_I1_reg_n_0_[25]\,
      \result_I1_reg[11]_2\ => \in4x_I1_reg_n_0_[24]\,
      \result_I1_reg[12]\ => \in4x_I1_reg_n_0_[23]\,
      \result_I1_reg[12]_0\ => \in4x_I1_reg_n_0_[22]\,
      \result_I1_reg[12]_1\ => \in4x_I1_reg_n_0_[21]\,
      \result_I1_reg[12]_2\ => \in4x_I1_reg_n_0_[20]\,
      \result_I1_reg[13]\ => \in4x_I1_reg_n_0_[19]\,
      \result_I1_reg[13]_0\ => \in4x_I1_reg_n_0_[18]\,
      \result_I1_reg[13]_1\ => \in4x_I1_reg_n_0_[17]\,
      \result_I1_reg[13]_2\ => \in4x_I1_reg_n_0_[16]\,
      \result_I1_reg[14]\ => \in4x_I1_reg_n_0_[15]\,
      \result_I1_reg[14]_0\ => \in4x_I1_reg_n_0_[14]\,
      \result_I1_reg[14]_1\ => \in4x_I1_reg_n_0_[13]\,
      \result_I1_reg[14]_2\ => \in4x_I1_reg_n_0_[12]\,
      \result_I1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0),
      \result_I1_reg[15]_0\ => \in4x_I1_reg_n_0_[11]\,
      \result_I1_reg[15]_1\ => \in4x_I1_reg_n_0_[3]\,
      \result_I1_reg[15]_10\ => \in4x_I1_reg_n_0_[9]\,
      \result_I1_reg[15]_11\ => \in4x_I1_reg_n_0_[8]\,
      \result_I1_reg[15]_2\ => \in4x_I1_reg_n_0_[2]\,
      \result_I1_reg[15]_3\ => \in4x_I1_reg_n_0_[1]\,
      \result_I1_reg[15]_4\ => \in4x_I1_reg_n_0_[0]\,
      \result_I1_reg[15]_5\ => \in4x_I1_reg_n_0_[7]\,
      \result_I1_reg[15]_6\ => \in4x_I1_reg_n_0_[6]\,
      \result_I1_reg[15]_7\ => \in4x_I1_reg_n_0_[5]\,
      \result_I1_reg[15]_8\ => \in4x_I1_reg_n_0_[4]\,
      \result_I1_reg[15]_9\ => \in4x_I1_reg_n_0_[10]\,
      \result_I1_reg[1]\ => \in4x_I1_reg_n_0_[67]\,
      \result_I1_reg[1]_0\ => \in4x_I1_reg_n_0_[66]\,
      \result_I1_reg[1]_1\ => \in4x_I1_reg_n_0_[65]\,
      \result_I1_reg[1]_2\ => \in4x_I1_reg_n_0_[64]\,
      \result_I1_reg[2]\ => \in4x_I1_reg_n_0_[63]\,
      \result_I1_reg[2]_0\ => \in4x_I1_reg_n_0_[62]\,
      \result_I1_reg[2]_1\ => \in4x_I1_reg_n_0_[61]\,
      \result_I1_reg[2]_2\ => \in4x_I1_reg_n_0_[60]\,
      \result_I1_reg[3]\ => \in4x_I1_reg_n_0_[59]\,
      \result_I1_reg[3]_0\ => \in4x_I1_reg_n_0_[58]\,
      \result_I1_reg[3]_1\ => \in4x_I1_reg_n_0_[57]\,
      \result_I1_reg[3]_2\ => \in4x_I1_reg_n_0_[56]\,
      \result_I1_reg[4]\ => \in4x_I1_reg_n_0_[55]\,
      \result_I1_reg[4]_0\ => \in4x_I1_reg_n_0_[54]\,
      \result_I1_reg[4]_1\ => \in4x_I1_reg_n_0_[53]\,
      \result_I1_reg[4]_2\ => \in4x_I1_reg_n_0_[52]\,
      \result_I1_reg[5]\ => \in4x_I1_reg_n_0_[51]\,
      \result_I1_reg[5]_0\ => \in4x_I1_reg_n_0_[50]\,
      \result_I1_reg[5]_1\ => \in4x_I1_reg_n_0_[49]\,
      \result_I1_reg[5]_2\ => \in4x_I1_reg_n_0_[48]\,
      \result_I1_reg[6]\ => \in4x_I1_reg_n_0_[47]\,
      \result_I1_reg[6]_0\ => \in4x_I1_reg_n_0_[46]\,
      \result_I1_reg[6]_1\ => \in4x_I1_reg_n_0_[45]\,
      \result_I1_reg[6]_2\ => \in4x_I1_reg_n_0_[44]\,
      \result_I1_reg[7]\ => \in4x_I1_reg_n_0_[43]\,
      \result_I1_reg[7]_0\ => \in4x_I1_reg_n_0_[42]\,
      \result_I1_reg[7]_1\ => \in4x_I1_reg_n_0_[41]\,
      \result_I1_reg[7]_2\ => \in4x_I1_reg_n_0_[40]\,
      \result_I1_reg[8]\ => \in4x_I1_reg_n_0_[39]\,
      \result_I1_reg[8]_0\ => \in4x_I1_reg_n_0_[38]\,
      \result_I1_reg[8]_1\ => \in4x_I1_reg_n_0_[37]\,
      \result_I1_reg[8]_2\ => \in4x_I1_reg_n_0_[36]\,
      \result_I1_reg[9]\ => \in4x_I1_reg_n_0_[35]\,
      \result_I1_reg[9]_0\ => \in4x_I1_reg_n_0_[34]\,
      \result_I1_reg[9]_1\ => \in4x_I1_reg_n_0_[33]\,
      \result_I1_reg[9]_2\ => \in4x_I1_reg_n_0_[32]\
    );
MISO_falling_edge_18: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8
     port map (
      D(15 downto 0) => in_I2(15 downto 0),
      \result_I2_reg[0]\ => \in4x_I2_reg_n_0_[71]\,
      \result_I2_reg[0]_0\ => \in4x_I2_reg_n_0_[70]\,
      \result_I2_reg[0]_1\ => \in4x_I2_reg_n_0_[69]\,
      \result_I2_reg[0]_2\ => \in4x_I2_reg_n_0_[68]\,
      \result_I2_reg[10]\ => \in4x_I2_reg_n_0_[31]\,
      \result_I2_reg[10]_0\ => \in4x_I2_reg_n_0_[30]\,
      \result_I2_reg[10]_1\ => \in4x_I2_reg_n_0_[29]\,
      \result_I2_reg[10]_2\ => \in4x_I2_reg_n_0_[28]\,
      \result_I2_reg[11]\ => \in4x_I2_reg_n_0_[27]\,
      \result_I2_reg[11]_0\ => \in4x_I2_reg_n_0_[26]\,
      \result_I2_reg[11]_1\ => \in4x_I2_reg_n_0_[25]\,
      \result_I2_reg[11]_2\ => \in4x_I2_reg_n_0_[24]\,
      \result_I2_reg[12]\ => \in4x_I2_reg_n_0_[23]\,
      \result_I2_reg[12]_0\ => \in4x_I2_reg_n_0_[22]\,
      \result_I2_reg[12]_1\ => \in4x_I2_reg_n_0_[21]\,
      \result_I2_reg[12]_2\ => \in4x_I2_reg_n_0_[20]\,
      \result_I2_reg[13]\ => \in4x_I2_reg_n_0_[19]\,
      \result_I2_reg[13]_0\ => \in4x_I2_reg_n_0_[18]\,
      \result_I2_reg[13]_1\ => \in4x_I2_reg_n_0_[17]\,
      \result_I2_reg[13]_2\ => \in4x_I2_reg_n_0_[16]\,
      \result_I2_reg[14]\ => \in4x_I2_reg_n_0_[15]\,
      \result_I2_reg[14]_0\ => \in4x_I2_reg_n_0_[14]\,
      \result_I2_reg[14]_1\ => \in4x_I2_reg_n_0_[13]\,
      \result_I2_reg[14]_2\ => \in4x_I2_reg_n_0_[12]\,
      \result_I2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0),
      \result_I2_reg[15]_0\ => \in4x_I2_reg_n_0_[11]\,
      \result_I2_reg[15]_1\ => \in4x_I2_reg_n_0_[3]\,
      \result_I2_reg[15]_10\ => \in4x_I2_reg_n_0_[9]\,
      \result_I2_reg[15]_11\ => \in4x_I2_reg_n_0_[8]\,
      \result_I2_reg[15]_2\ => \in4x_I2_reg_n_0_[2]\,
      \result_I2_reg[15]_3\ => \in4x_I2_reg_n_0_[1]\,
      \result_I2_reg[15]_4\ => \in4x_I2_reg_n_0_[0]\,
      \result_I2_reg[15]_5\ => \in4x_I2_reg_n_0_[7]\,
      \result_I2_reg[15]_6\ => \in4x_I2_reg_n_0_[6]\,
      \result_I2_reg[15]_7\ => \in4x_I2_reg_n_0_[5]\,
      \result_I2_reg[15]_8\ => \in4x_I2_reg_n_0_[4]\,
      \result_I2_reg[15]_9\ => \in4x_I2_reg_n_0_[10]\,
      \result_I2_reg[1]\ => \in4x_I2_reg_n_0_[67]\,
      \result_I2_reg[1]_0\ => \in4x_I2_reg_n_0_[66]\,
      \result_I2_reg[1]_1\ => \in4x_I2_reg_n_0_[65]\,
      \result_I2_reg[1]_2\ => \in4x_I2_reg_n_0_[64]\,
      \result_I2_reg[2]\ => \in4x_I2_reg_n_0_[63]\,
      \result_I2_reg[2]_0\ => \in4x_I2_reg_n_0_[62]\,
      \result_I2_reg[2]_1\ => \in4x_I2_reg_n_0_[61]\,
      \result_I2_reg[2]_2\ => \in4x_I2_reg_n_0_[60]\,
      \result_I2_reg[3]\ => \in4x_I2_reg_n_0_[59]\,
      \result_I2_reg[3]_0\ => \in4x_I2_reg_n_0_[58]\,
      \result_I2_reg[3]_1\ => \in4x_I2_reg_n_0_[57]\,
      \result_I2_reg[3]_2\ => \in4x_I2_reg_n_0_[56]\,
      \result_I2_reg[4]\ => \in4x_I2_reg_n_0_[55]\,
      \result_I2_reg[4]_0\ => \in4x_I2_reg_n_0_[54]\,
      \result_I2_reg[4]_1\ => \in4x_I2_reg_n_0_[53]\,
      \result_I2_reg[4]_2\ => \in4x_I2_reg_n_0_[52]\,
      \result_I2_reg[5]\ => \in4x_I2_reg_n_0_[51]\,
      \result_I2_reg[5]_0\ => \in4x_I2_reg_n_0_[50]\,
      \result_I2_reg[5]_1\ => \in4x_I2_reg_n_0_[49]\,
      \result_I2_reg[5]_2\ => \in4x_I2_reg_n_0_[48]\,
      \result_I2_reg[6]\ => \in4x_I2_reg_n_0_[47]\,
      \result_I2_reg[6]_0\ => \in4x_I2_reg_n_0_[46]\,
      \result_I2_reg[6]_1\ => \in4x_I2_reg_n_0_[45]\,
      \result_I2_reg[6]_2\ => \in4x_I2_reg_n_0_[44]\,
      \result_I2_reg[7]\ => \in4x_I2_reg_n_0_[43]\,
      \result_I2_reg[7]_0\ => \in4x_I2_reg_n_0_[42]\,
      \result_I2_reg[7]_1\ => \in4x_I2_reg_n_0_[41]\,
      \result_I2_reg[7]_2\ => \in4x_I2_reg_n_0_[40]\,
      \result_I2_reg[8]\ => \in4x_I2_reg_n_0_[39]\,
      \result_I2_reg[8]_0\ => \in4x_I2_reg_n_0_[38]\,
      \result_I2_reg[8]_1\ => \in4x_I2_reg_n_0_[37]\,
      \result_I2_reg[8]_2\ => \in4x_I2_reg_n_0_[36]\,
      \result_I2_reg[9]\ => \in4x_I2_reg_n_0_[35]\,
      \result_I2_reg[9]_0\ => \in4x_I2_reg_n_0_[34]\,
      \result_I2_reg[9]_1\ => \in4x_I2_reg_n_0_[33]\,
      \result_I2_reg[9]_2\ => \in4x_I2_reg_n_0_[32]\
    );
MISO_falling_edge_19: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9
     port map (
      D(15 downto 0) => in_J1(15 downto 0),
      \result_J1_reg[0]\ => \in4x_J1_reg_n_0_[71]\,
      \result_J1_reg[0]_0\ => \in4x_J1_reg_n_0_[70]\,
      \result_J1_reg[0]_1\ => \in4x_J1_reg_n_0_[69]\,
      \result_J1_reg[0]_2\ => \in4x_J1_reg_n_0_[68]\,
      \result_J1_reg[10]\ => \in4x_J1_reg_n_0_[31]\,
      \result_J1_reg[10]_0\ => \in4x_J1_reg_n_0_[30]\,
      \result_J1_reg[10]_1\ => \in4x_J1_reg_n_0_[29]\,
      \result_J1_reg[10]_2\ => \in4x_J1_reg_n_0_[28]\,
      \result_J1_reg[11]\ => \in4x_J1_reg_n_0_[27]\,
      \result_J1_reg[11]_0\ => \in4x_J1_reg_n_0_[26]\,
      \result_J1_reg[11]_1\ => \in4x_J1_reg_n_0_[25]\,
      \result_J1_reg[11]_2\ => \in4x_J1_reg_n_0_[24]\,
      \result_J1_reg[12]\ => \in4x_J1_reg_n_0_[23]\,
      \result_J1_reg[12]_0\ => \in4x_J1_reg_n_0_[22]\,
      \result_J1_reg[12]_1\ => \in4x_J1_reg_n_0_[21]\,
      \result_J1_reg[12]_2\ => \in4x_J1_reg_n_0_[20]\,
      \result_J1_reg[13]\ => \in4x_J1_reg_n_0_[19]\,
      \result_J1_reg[13]_0\ => \in4x_J1_reg_n_0_[18]\,
      \result_J1_reg[13]_1\ => \in4x_J1_reg_n_0_[17]\,
      \result_J1_reg[13]_2\ => \in4x_J1_reg_n_0_[16]\,
      \result_J1_reg[14]\ => \in4x_J1_reg_n_0_[15]\,
      \result_J1_reg[14]_0\ => \in4x_J1_reg_n_0_[14]\,
      \result_J1_reg[14]_1\ => \in4x_J1_reg_n_0_[13]\,
      \result_J1_reg[14]_2\ => \in4x_J1_reg_n_0_[12]\,
      \result_J1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4),
      \result_J1_reg[15]_0\ => \in4x_J1_reg_n_0_[11]\,
      \result_J1_reg[15]_1\ => \in4x_J1_reg_n_0_[3]\,
      \result_J1_reg[15]_10\ => \in4x_J1_reg_n_0_[9]\,
      \result_J1_reg[15]_11\ => \in4x_J1_reg_n_0_[8]\,
      \result_J1_reg[15]_2\ => \in4x_J1_reg_n_0_[2]\,
      \result_J1_reg[15]_3\ => \in4x_J1_reg_n_0_[1]\,
      \result_J1_reg[15]_4\ => \in4x_J1_reg_n_0_[0]\,
      \result_J1_reg[15]_5\ => \in4x_J1_reg_n_0_[7]\,
      \result_J1_reg[15]_6\ => \in4x_J1_reg_n_0_[6]\,
      \result_J1_reg[15]_7\ => \in4x_J1_reg_n_0_[5]\,
      \result_J1_reg[15]_8\ => \in4x_J1_reg_n_0_[4]\,
      \result_J1_reg[15]_9\ => \in4x_J1_reg_n_0_[10]\,
      \result_J1_reg[1]\ => \in4x_J1_reg_n_0_[67]\,
      \result_J1_reg[1]_0\ => \in4x_J1_reg_n_0_[66]\,
      \result_J1_reg[1]_1\ => \in4x_J1_reg_n_0_[65]\,
      \result_J1_reg[1]_2\ => \in4x_J1_reg_n_0_[64]\,
      \result_J1_reg[2]\ => \in4x_J1_reg_n_0_[63]\,
      \result_J1_reg[2]_0\ => \in4x_J1_reg_n_0_[62]\,
      \result_J1_reg[2]_1\ => \in4x_J1_reg_n_0_[61]\,
      \result_J1_reg[2]_2\ => \in4x_J1_reg_n_0_[60]\,
      \result_J1_reg[3]\ => \in4x_J1_reg_n_0_[59]\,
      \result_J1_reg[3]_0\ => \in4x_J1_reg_n_0_[58]\,
      \result_J1_reg[3]_1\ => \in4x_J1_reg_n_0_[57]\,
      \result_J1_reg[3]_2\ => \in4x_J1_reg_n_0_[56]\,
      \result_J1_reg[4]\ => \in4x_J1_reg_n_0_[55]\,
      \result_J1_reg[4]_0\ => \in4x_J1_reg_n_0_[54]\,
      \result_J1_reg[4]_1\ => \in4x_J1_reg_n_0_[53]\,
      \result_J1_reg[4]_2\ => \in4x_J1_reg_n_0_[52]\,
      \result_J1_reg[5]\ => \in4x_J1_reg_n_0_[51]\,
      \result_J1_reg[5]_0\ => \in4x_J1_reg_n_0_[50]\,
      \result_J1_reg[5]_1\ => \in4x_J1_reg_n_0_[49]\,
      \result_J1_reg[5]_2\ => \in4x_J1_reg_n_0_[48]\,
      \result_J1_reg[6]\ => \in4x_J1_reg_n_0_[47]\,
      \result_J1_reg[6]_0\ => \in4x_J1_reg_n_0_[46]\,
      \result_J1_reg[6]_1\ => \in4x_J1_reg_n_0_[45]\,
      \result_J1_reg[6]_2\ => \in4x_J1_reg_n_0_[44]\,
      \result_J1_reg[7]\ => \in4x_J1_reg_n_0_[43]\,
      \result_J1_reg[7]_0\ => \in4x_J1_reg_n_0_[42]\,
      \result_J1_reg[7]_1\ => \in4x_J1_reg_n_0_[41]\,
      \result_J1_reg[7]_2\ => \in4x_J1_reg_n_0_[40]\,
      \result_J1_reg[8]\ => \in4x_J1_reg_n_0_[39]\,
      \result_J1_reg[8]_0\ => \in4x_J1_reg_n_0_[38]\,
      \result_J1_reg[8]_1\ => \in4x_J1_reg_n_0_[37]\,
      \result_J1_reg[8]_2\ => \in4x_J1_reg_n_0_[36]\,
      \result_J1_reg[9]\ => \in4x_J1_reg_n_0_[35]\,
      \result_J1_reg[9]_0\ => \in4x_J1_reg_n_0_[34]\,
      \result_J1_reg[9]_1\ => \in4x_J1_reg_n_0_[33]\,
      \result_J1_reg[9]_2\ => \in4x_J1_reg_n_0_[32]\
    );
MISO_falling_edge_2: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10
     port map (
      D(15 downto 0) => in_A2(15 downto 0),
      Q(71) => \in4x_A2_reg_n_0_[71]\,
      Q(70) => \in4x_A2_reg_n_0_[70]\,
      Q(69) => \in4x_A2_reg_n_0_[69]\,
      Q(68) => \in4x_A2_reg_n_0_[68]\,
      Q(67) => \in4x_A2_reg_n_0_[67]\,
      Q(66) => \in4x_A2_reg_n_0_[66]\,
      Q(65) => \in4x_A2_reg_n_0_[65]\,
      Q(64) => \in4x_A2_reg_n_0_[64]\,
      Q(63) => \in4x_A2_reg_n_0_[63]\,
      Q(62) => \in4x_A2_reg_n_0_[62]\,
      Q(61) => \in4x_A2_reg_n_0_[61]\,
      Q(60) => \in4x_A2_reg_n_0_[60]\,
      Q(59) => \in4x_A2_reg_n_0_[59]\,
      Q(58) => \in4x_A2_reg_n_0_[58]\,
      Q(57) => \in4x_A2_reg_n_0_[57]\,
      Q(56) => \in4x_A2_reg_n_0_[56]\,
      Q(55) => \in4x_A2_reg_n_0_[55]\,
      Q(54) => \in4x_A2_reg_n_0_[54]\,
      Q(53) => \in4x_A2_reg_n_0_[53]\,
      Q(52) => \in4x_A2_reg_n_0_[52]\,
      Q(51) => \in4x_A2_reg_n_0_[51]\,
      Q(50) => \in4x_A2_reg_n_0_[50]\,
      Q(49) => \in4x_A2_reg_n_0_[49]\,
      Q(48) => \in4x_A2_reg_n_0_[48]\,
      Q(47) => \in4x_A2_reg_n_0_[47]\,
      Q(46) => \in4x_A2_reg_n_0_[46]\,
      Q(45) => \in4x_A2_reg_n_0_[45]\,
      Q(44) => \in4x_A2_reg_n_0_[44]\,
      Q(43) => \in4x_A2_reg_n_0_[43]\,
      Q(42) => \in4x_A2_reg_n_0_[42]\,
      Q(41) => \in4x_A2_reg_n_0_[41]\,
      Q(40) => \in4x_A2_reg_n_0_[40]\,
      Q(39) => \in4x_A2_reg_n_0_[39]\,
      Q(38) => \in4x_A2_reg_n_0_[38]\,
      Q(37) => \in4x_A2_reg_n_0_[37]\,
      Q(36) => \in4x_A2_reg_n_0_[36]\,
      Q(35) => \in4x_A2_reg_n_0_[35]\,
      Q(34) => \in4x_A2_reg_n_0_[34]\,
      Q(33) => \in4x_A2_reg_n_0_[33]\,
      Q(32) => \in4x_A2_reg_n_0_[32]\,
      Q(31) => \in4x_A2_reg_n_0_[31]\,
      Q(30) => \in4x_A2_reg_n_0_[30]\,
      Q(29) => \in4x_A2_reg_n_0_[29]\,
      Q(28) => \in4x_A2_reg_n_0_[28]\,
      Q(27) => \in4x_A2_reg_n_0_[27]\,
      Q(26) => \in4x_A2_reg_n_0_[26]\,
      Q(25) => \in4x_A2_reg_n_0_[25]\,
      Q(24) => \in4x_A2_reg_n_0_[24]\,
      Q(23) => \in4x_A2_reg_n_0_[23]\,
      Q(22) => \in4x_A2_reg_n_0_[22]\,
      Q(21) => \in4x_A2_reg_n_0_[21]\,
      Q(20) => \in4x_A2_reg_n_0_[20]\,
      Q(19) => \in4x_A2_reg_n_0_[19]\,
      Q(18) => \in4x_A2_reg_n_0_[18]\,
      Q(17) => \in4x_A2_reg_n_0_[17]\,
      Q(16) => \in4x_A2_reg_n_0_[16]\,
      Q(15) => \in4x_A2_reg_n_0_[15]\,
      Q(14) => \in4x_A2_reg_n_0_[14]\,
      Q(13) => \in4x_A2_reg_n_0_[13]\,
      Q(12) => \in4x_A2_reg_n_0_[12]\,
      Q(11) => \in4x_A2_reg_n_0_[11]\,
      Q(10) => \in4x_A2_reg_n_0_[10]\,
      Q(9) => \in4x_A2_reg_n_0_[9]\,
      Q(8) => \in4x_A2_reg_n_0_[8]\,
      Q(7) => \in4x_A2_reg_n_0_[7]\,
      Q(6) => \in4x_A2_reg_n_0_[6]\,
      Q(5) => \in4x_A2_reg_n_0_[5]\,
      Q(4) => \in4x_A2_reg_n_0_[4]\,
      Q(3) => \in4x_A2_reg_n_0_[3]\,
      Q(2) => \in4x_A2_reg_n_0_[2]\,
      Q(1) => \in4x_A2_reg_n_0_[1]\,
      Q(0) => \in4x_A2_reg_n_0_[0]\,
      \result_A2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0)
    );
MISO_falling_edge_20: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11
     port map (
      D(15 downto 0) => in_J2(15 downto 0),
      \result_J2_reg[0]\ => \in4x_J2_reg_n_0_[71]\,
      \result_J2_reg[0]_0\ => \in4x_J2_reg_n_0_[70]\,
      \result_J2_reg[0]_1\ => \in4x_J2_reg_n_0_[69]\,
      \result_J2_reg[0]_2\ => \in4x_J2_reg_n_0_[68]\,
      \result_J2_reg[10]\ => \in4x_J2_reg_n_0_[31]\,
      \result_J2_reg[10]_0\ => \in4x_J2_reg_n_0_[30]\,
      \result_J2_reg[10]_1\ => \in4x_J2_reg_n_0_[29]\,
      \result_J2_reg[10]_2\ => \in4x_J2_reg_n_0_[28]\,
      \result_J2_reg[11]\ => \in4x_J2_reg_n_0_[27]\,
      \result_J2_reg[11]_0\ => \in4x_J2_reg_n_0_[26]\,
      \result_J2_reg[11]_1\ => \in4x_J2_reg_n_0_[25]\,
      \result_J2_reg[11]_2\ => \in4x_J2_reg_n_0_[24]\,
      \result_J2_reg[12]\ => \in4x_J2_reg_n_0_[23]\,
      \result_J2_reg[12]_0\ => \in4x_J2_reg_n_0_[22]\,
      \result_J2_reg[12]_1\ => \in4x_J2_reg_n_0_[21]\,
      \result_J2_reg[12]_2\ => \in4x_J2_reg_n_0_[20]\,
      \result_J2_reg[13]\ => \in4x_J2_reg_n_0_[19]\,
      \result_J2_reg[13]_0\ => \in4x_J2_reg_n_0_[18]\,
      \result_J2_reg[13]_1\ => \in4x_J2_reg_n_0_[17]\,
      \result_J2_reg[13]_2\ => \in4x_J2_reg_n_0_[16]\,
      \result_J2_reg[14]\ => \in4x_J2_reg_n_0_[15]\,
      \result_J2_reg[14]_0\ => \in4x_J2_reg_n_0_[14]\,
      \result_J2_reg[14]_1\ => \in4x_J2_reg_n_0_[13]\,
      \result_J2_reg[14]_2\ => \in4x_J2_reg_n_0_[12]\,
      \result_J2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4),
      \result_J2_reg[15]_0\ => \in4x_J2_reg_n_0_[11]\,
      \result_J2_reg[15]_1\ => \in4x_J2_reg_n_0_[3]\,
      \result_J2_reg[15]_10\ => \in4x_J2_reg_n_0_[9]\,
      \result_J2_reg[15]_11\ => \in4x_J2_reg_n_0_[8]\,
      \result_J2_reg[15]_2\ => \in4x_J2_reg_n_0_[2]\,
      \result_J2_reg[15]_3\ => \in4x_J2_reg_n_0_[1]\,
      \result_J2_reg[15]_4\ => \in4x_J2_reg_n_0_[0]\,
      \result_J2_reg[15]_5\ => \in4x_J2_reg_n_0_[7]\,
      \result_J2_reg[15]_6\ => \in4x_J2_reg_n_0_[6]\,
      \result_J2_reg[15]_7\ => \in4x_J2_reg_n_0_[5]\,
      \result_J2_reg[15]_8\ => \in4x_J2_reg_n_0_[4]\,
      \result_J2_reg[15]_9\ => \in4x_J2_reg_n_0_[10]\,
      \result_J2_reg[1]\ => \in4x_J2_reg_n_0_[67]\,
      \result_J2_reg[1]_0\ => \in4x_J2_reg_n_0_[66]\,
      \result_J2_reg[1]_1\ => \in4x_J2_reg_n_0_[65]\,
      \result_J2_reg[1]_2\ => \in4x_J2_reg_n_0_[64]\,
      \result_J2_reg[2]\ => \in4x_J2_reg_n_0_[63]\,
      \result_J2_reg[2]_0\ => \in4x_J2_reg_n_0_[62]\,
      \result_J2_reg[2]_1\ => \in4x_J2_reg_n_0_[61]\,
      \result_J2_reg[2]_2\ => \in4x_J2_reg_n_0_[60]\,
      \result_J2_reg[3]\ => \in4x_J2_reg_n_0_[59]\,
      \result_J2_reg[3]_0\ => \in4x_J2_reg_n_0_[58]\,
      \result_J2_reg[3]_1\ => \in4x_J2_reg_n_0_[57]\,
      \result_J2_reg[3]_2\ => \in4x_J2_reg_n_0_[56]\,
      \result_J2_reg[4]\ => \in4x_J2_reg_n_0_[55]\,
      \result_J2_reg[4]_0\ => \in4x_J2_reg_n_0_[54]\,
      \result_J2_reg[4]_1\ => \in4x_J2_reg_n_0_[53]\,
      \result_J2_reg[4]_2\ => \in4x_J2_reg_n_0_[52]\,
      \result_J2_reg[5]\ => \in4x_J2_reg_n_0_[51]\,
      \result_J2_reg[5]_0\ => \in4x_J2_reg_n_0_[50]\,
      \result_J2_reg[5]_1\ => \in4x_J2_reg_n_0_[49]\,
      \result_J2_reg[5]_2\ => \in4x_J2_reg_n_0_[48]\,
      \result_J2_reg[6]\ => \in4x_J2_reg_n_0_[47]\,
      \result_J2_reg[6]_0\ => \in4x_J2_reg_n_0_[46]\,
      \result_J2_reg[6]_1\ => \in4x_J2_reg_n_0_[45]\,
      \result_J2_reg[6]_2\ => \in4x_J2_reg_n_0_[44]\,
      \result_J2_reg[7]\ => \in4x_J2_reg_n_0_[43]\,
      \result_J2_reg[7]_0\ => \in4x_J2_reg_n_0_[42]\,
      \result_J2_reg[7]_1\ => \in4x_J2_reg_n_0_[41]\,
      \result_J2_reg[7]_2\ => \in4x_J2_reg_n_0_[40]\,
      \result_J2_reg[8]\ => \in4x_J2_reg_n_0_[39]\,
      \result_J2_reg[8]_0\ => \in4x_J2_reg_n_0_[38]\,
      \result_J2_reg[8]_1\ => \in4x_J2_reg_n_0_[37]\,
      \result_J2_reg[8]_2\ => \in4x_J2_reg_n_0_[36]\,
      \result_J2_reg[9]\ => \in4x_J2_reg_n_0_[35]\,
      \result_J2_reg[9]_0\ => \in4x_J2_reg_n_0_[34]\,
      \result_J2_reg[9]_1\ => \in4x_J2_reg_n_0_[33]\,
      \result_J2_reg[9]_2\ => \in4x_J2_reg_n_0_[32]\
    );
MISO_falling_edge_21: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12
     port map (
      D(15 downto 0) => in_K1(15 downto 0),
      \result_K1_reg[0]\ => \in4x_K1_reg_n_0_[71]\,
      \result_K1_reg[0]_0\ => \in4x_K1_reg_n_0_[70]\,
      \result_K1_reg[0]_1\ => \in4x_K1_reg_n_0_[69]\,
      \result_K1_reg[0]_2\ => \in4x_K1_reg_n_0_[68]\,
      \result_K1_reg[10]\ => \in4x_K1_reg_n_0_[31]\,
      \result_K1_reg[10]_0\ => \in4x_K1_reg_n_0_[30]\,
      \result_K1_reg[10]_1\ => \in4x_K1_reg_n_0_[29]\,
      \result_K1_reg[10]_2\ => \in4x_K1_reg_n_0_[28]\,
      \result_K1_reg[11]\ => \in4x_K1_reg_n_0_[27]\,
      \result_K1_reg[11]_0\ => \in4x_K1_reg_n_0_[26]\,
      \result_K1_reg[11]_1\ => \in4x_K1_reg_n_0_[25]\,
      \result_K1_reg[11]_2\ => \in4x_K1_reg_n_0_[24]\,
      \result_K1_reg[12]\ => \in4x_K1_reg_n_0_[23]\,
      \result_K1_reg[12]_0\ => \in4x_K1_reg_n_0_[22]\,
      \result_K1_reg[12]_1\ => \in4x_K1_reg_n_0_[21]\,
      \result_K1_reg[12]_2\ => \in4x_K1_reg_n_0_[20]\,
      \result_K1_reg[13]\ => \in4x_K1_reg_n_0_[19]\,
      \result_K1_reg[13]_0\ => \in4x_K1_reg_n_0_[18]\,
      \result_K1_reg[13]_1\ => \in4x_K1_reg_n_0_[17]\,
      \result_K1_reg[13]_2\ => \in4x_K1_reg_n_0_[16]\,
      \result_K1_reg[14]\ => \in4x_K1_reg_n_0_[15]\,
      \result_K1_reg[14]_0\ => \in4x_K1_reg_n_0_[14]\,
      \result_K1_reg[14]_1\ => \in4x_K1_reg_n_0_[13]\,
      \result_K1_reg[14]_2\ => \in4x_K1_reg_n_0_[12]\,
      \result_K1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8),
      \result_K1_reg[15]_0\ => \in4x_K1_reg_n_0_[11]\,
      \result_K1_reg[15]_1\ => \in4x_K1_reg_n_0_[3]\,
      \result_K1_reg[15]_10\ => \in4x_K1_reg_n_0_[9]\,
      \result_K1_reg[15]_11\ => \in4x_K1_reg_n_0_[8]\,
      \result_K1_reg[15]_2\ => \in4x_K1_reg_n_0_[2]\,
      \result_K1_reg[15]_3\ => \in4x_K1_reg_n_0_[1]\,
      \result_K1_reg[15]_4\ => \in4x_K1_reg_n_0_[0]\,
      \result_K1_reg[15]_5\ => \in4x_K1_reg_n_0_[7]\,
      \result_K1_reg[15]_6\ => \in4x_K1_reg_n_0_[6]\,
      \result_K1_reg[15]_7\ => \in4x_K1_reg_n_0_[5]\,
      \result_K1_reg[15]_8\ => \in4x_K1_reg_n_0_[4]\,
      \result_K1_reg[15]_9\ => \in4x_K1_reg_n_0_[10]\,
      \result_K1_reg[1]\ => \in4x_K1_reg_n_0_[67]\,
      \result_K1_reg[1]_0\ => \in4x_K1_reg_n_0_[66]\,
      \result_K1_reg[1]_1\ => \in4x_K1_reg_n_0_[65]\,
      \result_K1_reg[1]_2\ => \in4x_K1_reg_n_0_[64]\,
      \result_K1_reg[2]\ => \in4x_K1_reg_n_0_[63]\,
      \result_K1_reg[2]_0\ => \in4x_K1_reg_n_0_[62]\,
      \result_K1_reg[2]_1\ => \in4x_K1_reg_n_0_[61]\,
      \result_K1_reg[2]_2\ => \in4x_K1_reg_n_0_[60]\,
      \result_K1_reg[3]\ => \in4x_K1_reg_n_0_[59]\,
      \result_K1_reg[3]_0\ => \in4x_K1_reg_n_0_[58]\,
      \result_K1_reg[3]_1\ => \in4x_K1_reg_n_0_[57]\,
      \result_K1_reg[3]_2\ => \in4x_K1_reg_n_0_[56]\,
      \result_K1_reg[4]\ => \in4x_K1_reg_n_0_[55]\,
      \result_K1_reg[4]_0\ => \in4x_K1_reg_n_0_[54]\,
      \result_K1_reg[4]_1\ => \in4x_K1_reg_n_0_[53]\,
      \result_K1_reg[4]_2\ => \in4x_K1_reg_n_0_[52]\,
      \result_K1_reg[5]\ => \in4x_K1_reg_n_0_[51]\,
      \result_K1_reg[5]_0\ => \in4x_K1_reg_n_0_[50]\,
      \result_K1_reg[5]_1\ => \in4x_K1_reg_n_0_[49]\,
      \result_K1_reg[5]_2\ => \in4x_K1_reg_n_0_[48]\,
      \result_K1_reg[6]\ => \in4x_K1_reg_n_0_[47]\,
      \result_K1_reg[6]_0\ => \in4x_K1_reg_n_0_[46]\,
      \result_K1_reg[6]_1\ => \in4x_K1_reg_n_0_[45]\,
      \result_K1_reg[6]_2\ => \in4x_K1_reg_n_0_[44]\,
      \result_K1_reg[7]\ => \in4x_K1_reg_n_0_[43]\,
      \result_K1_reg[7]_0\ => \in4x_K1_reg_n_0_[42]\,
      \result_K1_reg[7]_1\ => \in4x_K1_reg_n_0_[41]\,
      \result_K1_reg[7]_2\ => \in4x_K1_reg_n_0_[40]\,
      \result_K1_reg[8]\ => \in4x_K1_reg_n_0_[39]\,
      \result_K1_reg[8]_0\ => \in4x_K1_reg_n_0_[38]\,
      \result_K1_reg[8]_1\ => \in4x_K1_reg_n_0_[37]\,
      \result_K1_reg[8]_2\ => \in4x_K1_reg_n_0_[36]\,
      \result_K1_reg[9]\ => \in4x_K1_reg_n_0_[35]\,
      \result_K1_reg[9]_0\ => \in4x_K1_reg_n_0_[34]\,
      \result_K1_reg[9]_1\ => \in4x_K1_reg_n_0_[33]\,
      \result_K1_reg[9]_2\ => \in4x_K1_reg_n_0_[32]\
    );
MISO_falling_edge_22: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13
     port map (
      D(15 downto 0) => in_K2(15 downto 0),
      Q(71) => \in4x_K2_reg_n_0_[71]\,
      Q(70) => \in4x_K2_reg_n_0_[70]\,
      Q(69) => \in4x_K2_reg_n_0_[69]\,
      Q(68) => \in4x_K2_reg_n_0_[68]\,
      Q(67) => \in4x_K2_reg_n_0_[67]\,
      Q(66) => \in4x_K2_reg_n_0_[66]\,
      Q(65) => \in4x_K2_reg_n_0_[65]\,
      Q(64) => \in4x_K2_reg_n_0_[64]\,
      Q(63) => \in4x_K2_reg_n_0_[63]\,
      Q(62) => \in4x_K2_reg_n_0_[62]\,
      Q(61) => \in4x_K2_reg_n_0_[61]\,
      Q(60) => \in4x_K2_reg_n_0_[60]\,
      Q(59) => \in4x_K2_reg_n_0_[59]\,
      Q(58) => \in4x_K2_reg_n_0_[58]\,
      Q(57) => \in4x_K2_reg_n_0_[57]\,
      Q(56) => \in4x_K2_reg_n_0_[56]\,
      Q(55) => \in4x_K2_reg_n_0_[55]\,
      Q(54) => \in4x_K2_reg_n_0_[54]\,
      Q(53) => \in4x_K2_reg_n_0_[53]\,
      Q(52) => \in4x_K2_reg_n_0_[52]\,
      Q(51) => \in4x_K2_reg_n_0_[51]\,
      Q(50) => \in4x_K2_reg_n_0_[50]\,
      Q(49) => \in4x_K2_reg_n_0_[49]\,
      Q(48) => \in4x_K2_reg_n_0_[48]\,
      Q(47) => \in4x_K2_reg_n_0_[47]\,
      Q(46) => \in4x_K2_reg_n_0_[46]\,
      Q(45) => \in4x_K2_reg_n_0_[45]\,
      Q(44) => \in4x_K2_reg_n_0_[44]\,
      Q(43) => \in4x_K2_reg_n_0_[43]\,
      Q(42) => \in4x_K2_reg_n_0_[42]\,
      Q(41) => \in4x_K2_reg_n_0_[41]\,
      Q(40) => \in4x_K2_reg_n_0_[40]\,
      Q(39) => \in4x_K2_reg_n_0_[39]\,
      Q(38) => \in4x_K2_reg_n_0_[38]\,
      Q(37) => \in4x_K2_reg_n_0_[37]\,
      Q(36) => \in4x_K2_reg_n_0_[36]\,
      Q(35) => \in4x_K2_reg_n_0_[35]\,
      Q(34) => \in4x_K2_reg_n_0_[34]\,
      Q(33) => \in4x_K2_reg_n_0_[33]\,
      Q(32) => \in4x_K2_reg_n_0_[32]\,
      Q(31) => \in4x_K2_reg_n_0_[31]\,
      Q(30) => \in4x_K2_reg_n_0_[30]\,
      Q(29) => \in4x_K2_reg_n_0_[29]\,
      Q(28) => \in4x_K2_reg_n_0_[28]\,
      Q(27) => \in4x_K2_reg_n_0_[27]\,
      Q(26) => \in4x_K2_reg_n_0_[26]\,
      Q(25) => \in4x_K2_reg_n_0_[25]\,
      Q(24) => \in4x_K2_reg_n_0_[24]\,
      Q(23) => \in4x_K2_reg_n_0_[23]\,
      Q(22) => \in4x_K2_reg_n_0_[22]\,
      Q(21) => \in4x_K2_reg_n_0_[21]\,
      Q(20) => \in4x_K2_reg_n_0_[20]\,
      Q(19) => \in4x_K2_reg_n_0_[19]\,
      Q(18) => \in4x_K2_reg_n_0_[18]\,
      Q(17) => \in4x_K2_reg_n_0_[17]\,
      Q(16) => \in4x_K2_reg_n_0_[16]\,
      Q(15) => \in4x_K2_reg_n_0_[15]\,
      Q(14) => \in4x_K2_reg_n_0_[14]\,
      Q(13) => \in4x_K2_reg_n_0_[13]\,
      Q(12) => \in4x_K2_reg_n_0_[12]\,
      Q(11) => \in4x_K2_reg_n_0_[11]\,
      Q(10) => \in4x_K2_reg_n_0_[10]\,
      Q(9) => \in4x_K2_reg_n_0_[9]\,
      Q(8) => \in4x_K2_reg_n_0_[8]\,
      Q(7) => \in4x_K2_reg_n_0_[7]\,
      Q(6) => \in4x_K2_reg_n_0_[6]\,
      Q(5) => \in4x_K2_reg_n_0_[5]\,
      Q(4) => \in4x_K2_reg_n_0_[4]\,
      Q(3) => \in4x_K2_reg_n_0_[3]\,
      Q(2) => \in4x_K2_reg_n_0_[2]\,
      Q(1) => \in4x_K2_reg_n_0_[1]\,
      Q(0) => \in4x_K2_reg_n_0_[0]\,
      \result_K2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8)
    );
MISO_falling_edge_23: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14
     port map (
      D(15 downto 0) => in_L1(15 downto 0),
      Q(71) => \in4x_L1_reg_n_0_[71]\,
      Q(70) => \in4x_L1_reg_n_0_[70]\,
      Q(69) => \in4x_L1_reg_n_0_[69]\,
      Q(68) => \in4x_L1_reg_n_0_[68]\,
      Q(67) => \in4x_L1_reg_n_0_[67]\,
      Q(66) => \in4x_L1_reg_n_0_[66]\,
      Q(65) => \in4x_L1_reg_n_0_[65]\,
      Q(64) => \in4x_L1_reg_n_0_[64]\,
      Q(63) => \in4x_L1_reg_n_0_[63]\,
      Q(62) => \in4x_L1_reg_n_0_[62]\,
      Q(61) => \in4x_L1_reg_n_0_[61]\,
      Q(60) => \in4x_L1_reg_n_0_[60]\,
      Q(59) => \in4x_L1_reg_n_0_[59]\,
      Q(58) => \in4x_L1_reg_n_0_[58]\,
      Q(57) => \in4x_L1_reg_n_0_[57]\,
      Q(56) => \in4x_L1_reg_n_0_[56]\,
      Q(55) => \in4x_L1_reg_n_0_[55]\,
      Q(54) => \in4x_L1_reg_n_0_[54]\,
      Q(53) => \in4x_L1_reg_n_0_[53]\,
      Q(52) => \in4x_L1_reg_n_0_[52]\,
      Q(51) => \in4x_L1_reg_n_0_[51]\,
      Q(50) => \in4x_L1_reg_n_0_[50]\,
      Q(49) => \in4x_L1_reg_n_0_[49]\,
      Q(48) => \in4x_L1_reg_n_0_[48]\,
      Q(47) => \in4x_L1_reg_n_0_[47]\,
      Q(46) => \in4x_L1_reg_n_0_[46]\,
      Q(45) => \in4x_L1_reg_n_0_[45]\,
      Q(44) => \in4x_L1_reg_n_0_[44]\,
      Q(43) => \in4x_L1_reg_n_0_[43]\,
      Q(42) => \in4x_L1_reg_n_0_[42]\,
      Q(41) => \in4x_L1_reg_n_0_[41]\,
      Q(40) => \in4x_L1_reg_n_0_[40]\,
      Q(39) => \in4x_L1_reg_n_0_[39]\,
      Q(38) => \in4x_L1_reg_n_0_[38]\,
      Q(37) => \in4x_L1_reg_n_0_[37]\,
      Q(36) => \in4x_L1_reg_n_0_[36]\,
      Q(35) => \in4x_L1_reg_n_0_[35]\,
      Q(34) => \in4x_L1_reg_n_0_[34]\,
      Q(33) => \in4x_L1_reg_n_0_[33]\,
      Q(32) => \in4x_L1_reg_n_0_[32]\,
      Q(31) => \in4x_L1_reg_n_0_[31]\,
      Q(30) => \in4x_L1_reg_n_0_[30]\,
      Q(29) => \in4x_L1_reg_n_0_[29]\,
      Q(28) => \in4x_L1_reg_n_0_[28]\,
      Q(27) => \in4x_L1_reg_n_0_[27]\,
      Q(26) => \in4x_L1_reg_n_0_[26]\,
      Q(25) => \in4x_L1_reg_n_0_[25]\,
      Q(24) => \in4x_L1_reg_n_0_[24]\,
      Q(23) => \in4x_L1_reg_n_0_[23]\,
      Q(22) => \in4x_L1_reg_n_0_[22]\,
      Q(21) => \in4x_L1_reg_n_0_[21]\,
      Q(20) => \in4x_L1_reg_n_0_[20]\,
      Q(19) => \in4x_L1_reg_n_0_[19]\,
      Q(18) => \in4x_L1_reg_n_0_[18]\,
      Q(17) => \in4x_L1_reg_n_0_[17]\,
      Q(16) => \in4x_L1_reg_n_0_[16]\,
      Q(15) => \in4x_L1_reg_n_0_[15]\,
      Q(14) => \in4x_L1_reg_n_0_[14]\,
      Q(13) => \in4x_L1_reg_n_0_[13]\,
      Q(12) => \in4x_L1_reg_n_0_[12]\,
      Q(11) => \in4x_L1_reg_n_0_[11]\,
      Q(10) => \in4x_L1_reg_n_0_[10]\,
      Q(9) => \in4x_L1_reg_n_0_[9]\,
      Q(8) => \in4x_L1_reg_n_0_[8]\,
      Q(7) => \in4x_L1_reg_n_0_[7]\,
      Q(6) => \in4x_L1_reg_n_0_[6]\,
      Q(5) => \in4x_L1_reg_n_0_[5]\,
      Q(4) => \in4x_L1_reg_n_0_[4]\,
      Q(3) => \in4x_L1_reg_n_0_[3]\,
      Q(2) => \in4x_L1_reg_n_0_[2]\,
      Q(1) => \in4x_L1_reg_n_0_[1]\,
      Q(0) => \in4x_L1_reg_n_0_[0]\,
      \result_L1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12)
    );
MISO_falling_edge_24: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_15
     port map (
      D(15 downto 0) => in_L2(15 downto 0),
      Q(71) => \in4x_L2_reg_n_0_[71]\,
      Q(70) => \in4x_L2_reg_n_0_[70]\,
      Q(69) => \in4x_L2_reg_n_0_[69]\,
      Q(68) => \in4x_L2_reg_n_0_[68]\,
      Q(67) => \in4x_L2_reg_n_0_[67]\,
      Q(66) => \in4x_L2_reg_n_0_[66]\,
      Q(65) => \in4x_L2_reg_n_0_[65]\,
      Q(64) => \in4x_L2_reg_n_0_[64]\,
      Q(63) => \in4x_L2_reg_n_0_[63]\,
      Q(62) => \in4x_L2_reg_n_0_[62]\,
      Q(61) => \in4x_L2_reg_n_0_[61]\,
      Q(60) => \in4x_L2_reg_n_0_[60]\,
      Q(59) => \in4x_L2_reg_n_0_[59]\,
      Q(58) => \in4x_L2_reg_n_0_[58]\,
      Q(57) => \in4x_L2_reg_n_0_[57]\,
      Q(56) => \in4x_L2_reg_n_0_[56]\,
      Q(55) => \in4x_L2_reg_n_0_[55]\,
      Q(54) => \in4x_L2_reg_n_0_[54]\,
      Q(53) => \in4x_L2_reg_n_0_[53]\,
      Q(52) => \in4x_L2_reg_n_0_[52]\,
      Q(51) => \in4x_L2_reg_n_0_[51]\,
      Q(50) => \in4x_L2_reg_n_0_[50]\,
      Q(49) => \in4x_L2_reg_n_0_[49]\,
      Q(48) => \in4x_L2_reg_n_0_[48]\,
      Q(47) => \in4x_L2_reg_n_0_[47]\,
      Q(46) => \in4x_L2_reg_n_0_[46]\,
      Q(45) => \in4x_L2_reg_n_0_[45]\,
      Q(44) => \in4x_L2_reg_n_0_[44]\,
      Q(43) => \in4x_L2_reg_n_0_[43]\,
      Q(42) => \in4x_L2_reg_n_0_[42]\,
      Q(41) => \in4x_L2_reg_n_0_[41]\,
      Q(40) => \in4x_L2_reg_n_0_[40]\,
      Q(39) => \in4x_L2_reg_n_0_[39]\,
      Q(38) => \in4x_L2_reg_n_0_[38]\,
      Q(37) => \in4x_L2_reg_n_0_[37]\,
      Q(36) => \in4x_L2_reg_n_0_[36]\,
      Q(35) => \in4x_L2_reg_n_0_[35]\,
      Q(34) => \in4x_L2_reg_n_0_[34]\,
      Q(33) => \in4x_L2_reg_n_0_[33]\,
      Q(32) => \in4x_L2_reg_n_0_[32]\,
      Q(31) => \in4x_L2_reg_n_0_[31]\,
      Q(30) => \in4x_L2_reg_n_0_[30]\,
      Q(29) => \in4x_L2_reg_n_0_[29]\,
      Q(28) => \in4x_L2_reg_n_0_[28]\,
      Q(27) => \in4x_L2_reg_n_0_[27]\,
      Q(26) => \in4x_L2_reg_n_0_[26]\,
      Q(25) => \in4x_L2_reg_n_0_[25]\,
      Q(24) => \in4x_L2_reg_n_0_[24]\,
      Q(23) => \in4x_L2_reg_n_0_[23]\,
      Q(22) => \in4x_L2_reg_n_0_[22]\,
      Q(21) => \in4x_L2_reg_n_0_[21]\,
      Q(20) => \in4x_L2_reg_n_0_[20]\,
      Q(19) => \in4x_L2_reg_n_0_[19]\,
      Q(18) => \in4x_L2_reg_n_0_[18]\,
      Q(17) => \in4x_L2_reg_n_0_[17]\,
      Q(16) => \in4x_L2_reg_n_0_[16]\,
      Q(15) => \in4x_L2_reg_n_0_[15]\,
      Q(14) => \in4x_L2_reg_n_0_[14]\,
      Q(13) => \in4x_L2_reg_n_0_[13]\,
      Q(12) => \in4x_L2_reg_n_0_[12]\,
      Q(11) => \in4x_L2_reg_n_0_[11]\,
      Q(10) => \in4x_L2_reg_n_0_[10]\,
      Q(9) => \in4x_L2_reg_n_0_[9]\,
      Q(8) => \in4x_L2_reg_n_0_[8]\,
      Q(7) => \in4x_L2_reg_n_0_[7]\,
      Q(6) => \in4x_L2_reg_n_0_[6]\,
      Q(5) => \in4x_L2_reg_n_0_[5]\,
      Q(4) => \in4x_L2_reg_n_0_[4]\,
      Q(3) => \in4x_L2_reg_n_0_[3]\,
      Q(2) => \in4x_L2_reg_n_0_[2]\,
      Q(1) => \in4x_L2_reg_n_0_[1]\,
      Q(0) => \in4x_L2_reg_n_0_[0]\,
      \result_L2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12)
    );
MISO_falling_edge_25: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_16
     port map (
      D(15 downto 0) => in_M1(15 downto 0),
      Q(71) => \in4x_M1_reg_n_0_[71]\,
      Q(70) => \in4x_M1_reg_n_0_[70]\,
      Q(69) => \in4x_M1_reg_n_0_[69]\,
      Q(68) => \in4x_M1_reg_n_0_[68]\,
      Q(67) => \in4x_M1_reg_n_0_[67]\,
      Q(66) => \in4x_M1_reg_n_0_[66]\,
      Q(65) => \in4x_M1_reg_n_0_[65]\,
      Q(64) => \in4x_M1_reg_n_0_[64]\,
      Q(63) => \in4x_M1_reg_n_0_[63]\,
      Q(62) => \in4x_M1_reg_n_0_[62]\,
      Q(61) => \in4x_M1_reg_n_0_[61]\,
      Q(60) => \in4x_M1_reg_n_0_[60]\,
      Q(59) => \in4x_M1_reg_n_0_[59]\,
      Q(58) => \in4x_M1_reg_n_0_[58]\,
      Q(57) => \in4x_M1_reg_n_0_[57]\,
      Q(56) => \in4x_M1_reg_n_0_[56]\,
      Q(55) => \in4x_M1_reg_n_0_[55]\,
      Q(54) => \in4x_M1_reg_n_0_[54]\,
      Q(53) => \in4x_M1_reg_n_0_[53]\,
      Q(52) => \in4x_M1_reg_n_0_[52]\,
      Q(51) => \in4x_M1_reg_n_0_[51]\,
      Q(50) => \in4x_M1_reg_n_0_[50]\,
      Q(49) => \in4x_M1_reg_n_0_[49]\,
      Q(48) => \in4x_M1_reg_n_0_[48]\,
      Q(47) => \in4x_M1_reg_n_0_[47]\,
      Q(46) => \in4x_M1_reg_n_0_[46]\,
      Q(45) => \in4x_M1_reg_n_0_[45]\,
      Q(44) => \in4x_M1_reg_n_0_[44]\,
      Q(43) => \in4x_M1_reg_n_0_[43]\,
      Q(42) => \in4x_M1_reg_n_0_[42]\,
      Q(41) => \in4x_M1_reg_n_0_[41]\,
      Q(40) => \in4x_M1_reg_n_0_[40]\,
      Q(39) => \in4x_M1_reg_n_0_[39]\,
      Q(38) => \in4x_M1_reg_n_0_[38]\,
      Q(37) => \in4x_M1_reg_n_0_[37]\,
      Q(36) => \in4x_M1_reg_n_0_[36]\,
      Q(35) => \in4x_M1_reg_n_0_[35]\,
      Q(34) => \in4x_M1_reg_n_0_[34]\,
      Q(33) => \in4x_M1_reg_n_0_[33]\,
      Q(32) => \in4x_M1_reg_n_0_[32]\,
      Q(31) => \in4x_M1_reg_n_0_[31]\,
      Q(30) => \in4x_M1_reg_n_0_[30]\,
      Q(29) => \in4x_M1_reg_n_0_[29]\,
      Q(28) => \in4x_M1_reg_n_0_[28]\,
      Q(27) => \in4x_M1_reg_n_0_[27]\,
      Q(26) => \in4x_M1_reg_n_0_[26]\,
      Q(25) => \in4x_M1_reg_n_0_[25]\,
      Q(24) => \in4x_M1_reg_n_0_[24]\,
      Q(23) => \in4x_M1_reg_n_0_[23]\,
      Q(22) => \in4x_M1_reg_n_0_[22]\,
      Q(21) => \in4x_M1_reg_n_0_[21]\,
      Q(20) => \in4x_M1_reg_n_0_[20]\,
      Q(19) => \in4x_M1_reg_n_0_[19]\,
      Q(18) => \in4x_M1_reg_n_0_[18]\,
      Q(17) => \in4x_M1_reg_n_0_[17]\,
      Q(16) => \in4x_M1_reg_n_0_[16]\,
      Q(15) => \in4x_M1_reg_n_0_[15]\,
      Q(14) => \in4x_M1_reg_n_0_[14]\,
      Q(13) => \in4x_M1_reg_n_0_[13]\,
      Q(12) => \in4x_M1_reg_n_0_[12]\,
      Q(11) => \in4x_M1_reg_n_0_[11]\,
      Q(10) => \in4x_M1_reg_n_0_[10]\,
      Q(9) => \in4x_M1_reg_n_0_[9]\,
      Q(8) => \in4x_M1_reg_n_0_[8]\,
      Q(7) => \in4x_M1_reg_n_0_[7]\,
      Q(6) => \in4x_M1_reg_n_0_[6]\,
      Q(5) => \in4x_M1_reg_n_0_[5]\,
      Q(4) => \in4x_M1_reg_n_0_[4]\,
      Q(3) => \in4x_M1_reg_n_0_[3]\,
      Q(2) => \in4x_M1_reg_n_0_[2]\,
      Q(1) => \in4x_M1_reg_n_0_[1]\,
      Q(0) => \in4x_M1_reg_n_0_[0]\,
      \result_M1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
MISO_falling_edge_26: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_17
     port map (
      D(15 downto 0) => in_M2(15 downto 0),
      Q(71) => \in4x_M2_reg_n_0_[71]\,
      Q(70) => \in4x_M2_reg_n_0_[70]\,
      Q(69) => \in4x_M2_reg_n_0_[69]\,
      Q(68) => \in4x_M2_reg_n_0_[68]\,
      Q(67) => \in4x_M2_reg_n_0_[67]\,
      Q(66) => \in4x_M2_reg_n_0_[66]\,
      Q(65) => \in4x_M2_reg_n_0_[65]\,
      Q(64) => \in4x_M2_reg_n_0_[64]\,
      Q(63) => \in4x_M2_reg_n_0_[63]\,
      Q(62) => \in4x_M2_reg_n_0_[62]\,
      Q(61) => \in4x_M2_reg_n_0_[61]\,
      Q(60) => \in4x_M2_reg_n_0_[60]\,
      Q(59) => \in4x_M2_reg_n_0_[59]\,
      Q(58) => \in4x_M2_reg_n_0_[58]\,
      Q(57) => \in4x_M2_reg_n_0_[57]\,
      Q(56) => \in4x_M2_reg_n_0_[56]\,
      Q(55) => \in4x_M2_reg_n_0_[55]\,
      Q(54) => \in4x_M2_reg_n_0_[54]\,
      Q(53) => \in4x_M2_reg_n_0_[53]\,
      Q(52) => \in4x_M2_reg_n_0_[52]\,
      Q(51) => \in4x_M2_reg_n_0_[51]\,
      Q(50) => \in4x_M2_reg_n_0_[50]\,
      Q(49) => \in4x_M2_reg_n_0_[49]\,
      Q(48) => \in4x_M2_reg_n_0_[48]\,
      Q(47) => \in4x_M2_reg_n_0_[47]\,
      Q(46) => \in4x_M2_reg_n_0_[46]\,
      Q(45) => \in4x_M2_reg_n_0_[45]\,
      Q(44) => \in4x_M2_reg_n_0_[44]\,
      Q(43) => \in4x_M2_reg_n_0_[43]\,
      Q(42) => \in4x_M2_reg_n_0_[42]\,
      Q(41) => \in4x_M2_reg_n_0_[41]\,
      Q(40) => \in4x_M2_reg_n_0_[40]\,
      Q(39) => \in4x_M2_reg_n_0_[39]\,
      Q(38) => \in4x_M2_reg_n_0_[38]\,
      Q(37) => \in4x_M2_reg_n_0_[37]\,
      Q(36) => \in4x_M2_reg_n_0_[36]\,
      Q(35) => \in4x_M2_reg_n_0_[35]\,
      Q(34) => \in4x_M2_reg_n_0_[34]\,
      Q(33) => \in4x_M2_reg_n_0_[33]\,
      Q(32) => \in4x_M2_reg_n_0_[32]\,
      Q(31) => \in4x_M2_reg_n_0_[31]\,
      Q(30) => \in4x_M2_reg_n_0_[30]\,
      Q(29) => \in4x_M2_reg_n_0_[29]\,
      Q(28) => \in4x_M2_reg_n_0_[28]\,
      Q(27) => \in4x_M2_reg_n_0_[27]\,
      Q(26) => \in4x_M2_reg_n_0_[26]\,
      Q(25) => \in4x_M2_reg_n_0_[25]\,
      Q(24) => \in4x_M2_reg_n_0_[24]\,
      Q(23) => \in4x_M2_reg_n_0_[23]\,
      Q(22) => \in4x_M2_reg_n_0_[22]\,
      Q(21) => \in4x_M2_reg_n_0_[21]\,
      Q(20) => \in4x_M2_reg_n_0_[20]\,
      Q(19) => \in4x_M2_reg_n_0_[19]\,
      Q(18) => \in4x_M2_reg_n_0_[18]\,
      Q(17) => \in4x_M2_reg_n_0_[17]\,
      Q(16) => \in4x_M2_reg_n_0_[16]\,
      Q(15) => \in4x_M2_reg_n_0_[15]\,
      Q(14) => \in4x_M2_reg_n_0_[14]\,
      Q(13) => \in4x_M2_reg_n_0_[13]\,
      Q(12) => \in4x_M2_reg_n_0_[12]\,
      Q(11) => \in4x_M2_reg_n_0_[11]\,
      Q(10) => \in4x_M2_reg_n_0_[10]\,
      Q(9) => \in4x_M2_reg_n_0_[9]\,
      Q(8) => \in4x_M2_reg_n_0_[8]\,
      Q(7) => \in4x_M2_reg_n_0_[7]\,
      Q(6) => \in4x_M2_reg_n_0_[6]\,
      Q(5) => \in4x_M2_reg_n_0_[5]\,
      Q(4) => \in4x_M2_reg_n_0_[4]\,
      Q(3) => \in4x_M2_reg_n_0_[3]\,
      Q(2) => \in4x_M2_reg_n_0_[2]\,
      Q(1) => \in4x_M2_reg_n_0_[1]\,
      Q(0) => \in4x_M2_reg_n_0_[0]\,
      \result_M2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
MISO_falling_edge_27: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_18
     port map (
      D(15 downto 0) => in_N1(15 downto 0),
      Q(71) => \in4x_N1_reg_n_0_[71]\,
      Q(70) => \in4x_N1_reg_n_0_[70]\,
      Q(69) => \in4x_N1_reg_n_0_[69]\,
      Q(68) => \in4x_N1_reg_n_0_[68]\,
      Q(67) => \in4x_N1_reg_n_0_[67]\,
      Q(66) => \in4x_N1_reg_n_0_[66]\,
      Q(65) => \in4x_N1_reg_n_0_[65]\,
      Q(64) => \in4x_N1_reg_n_0_[64]\,
      Q(63) => \in4x_N1_reg_n_0_[63]\,
      Q(62) => \in4x_N1_reg_n_0_[62]\,
      Q(61) => \in4x_N1_reg_n_0_[61]\,
      Q(60) => \in4x_N1_reg_n_0_[60]\,
      Q(59) => \in4x_N1_reg_n_0_[59]\,
      Q(58) => \in4x_N1_reg_n_0_[58]\,
      Q(57) => \in4x_N1_reg_n_0_[57]\,
      Q(56) => \in4x_N1_reg_n_0_[56]\,
      Q(55) => \in4x_N1_reg_n_0_[55]\,
      Q(54) => \in4x_N1_reg_n_0_[54]\,
      Q(53) => \in4x_N1_reg_n_0_[53]\,
      Q(52) => \in4x_N1_reg_n_0_[52]\,
      Q(51) => \in4x_N1_reg_n_0_[51]\,
      Q(50) => \in4x_N1_reg_n_0_[50]\,
      Q(49) => \in4x_N1_reg_n_0_[49]\,
      Q(48) => \in4x_N1_reg_n_0_[48]\,
      Q(47) => \in4x_N1_reg_n_0_[47]\,
      Q(46) => \in4x_N1_reg_n_0_[46]\,
      Q(45) => \in4x_N1_reg_n_0_[45]\,
      Q(44) => \in4x_N1_reg_n_0_[44]\,
      Q(43) => \in4x_N1_reg_n_0_[43]\,
      Q(42) => \in4x_N1_reg_n_0_[42]\,
      Q(41) => \in4x_N1_reg_n_0_[41]\,
      Q(40) => \in4x_N1_reg_n_0_[40]\,
      Q(39) => \in4x_N1_reg_n_0_[39]\,
      Q(38) => \in4x_N1_reg_n_0_[38]\,
      Q(37) => \in4x_N1_reg_n_0_[37]\,
      Q(36) => \in4x_N1_reg_n_0_[36]\,
      Q(35) => \in4x_N1_reg_n_0_[35]\,
      Q(34) => \in4x_N1_reg_n_0_[34]\,
      Q(33) => \in4x_N1_reg_n_0_[33]\,
      Q(32) => \in4x_N1_reg_n_0_[32]\,
      Q(31) => \in4x_N1_reg_n_0_[31]\,
      Q(30) => \in4x_N1_reg_n_0_[30]\,
      Q(29) => \in4x_N1_reg_n_0_[29]\,
      Q(28) => \in4x_N1_reg_n_0_[28]\,
      Q(27) => \in4x_N1_reg_n_0_[27]\,
      Q(26) => \in4x_N1_reg_n_0_[26]\,
      Q(25) => \in4x_N1_reg_n_0_[25]\,
      Q(24) => \in4x_N1_reg_n_0_[24]\,
      Q(23) => \in4x_N1_reg_n_0_[23]\,
      Q(22) => \in4x_N1_reg_n_0_[22]\,
      Q(21) => \in4x_N1_reg_n_0_[21]\,
      Q(20) => \in4x_N1_reg_n_0_[20]\,
      Q(19) => \in4x_N1_reg_n_0_[19]\,
      Q(18) => \in4x_N1_reg_n_0_[18]\,
      Q(17) => \in4x_N1_reg_n_0_[17]\,
      Q(16) => \in4x_N1_reg_n_0_[16]\,
      Q(15) => \in4x_N1_reg_n_0_[15]\,
      Q(14) => \in4x_N1_reg_n_0_[14]\,
      Q(13) => \in4x_N1_reg_n_0_[13]\,
      Q(12) => \in4x_N1_reg_n_0_[12]\,
      Q(11) => \in4x_N1_reg_n_0_[11]\,
      Q(10) => \in4x_N1_reg_n_0_[10]\,
      Q(9) => \in4x_N1_reg_n_0_[9]\,
      Q(8) => \in4x_N1_reg_n_0_[8]\,
      Q(7) => \in4x_N1_reg_n_0_[7]\,
      Q(6) => \in4x_N1_reg_n_0_[6]\,
      Q(5) => \in4x_N1_reg_n_0_[5]\,
      Q(4) => \in4x_N1_reg_n_0_[4]\,
      Q(3) => \in4x_N1_reg_n_0_[3]\,
      Q(2) => \in4x_N1_reg_n_0_[2]\,
      Q(1) => \in4x_N1_reg_n_0_[1]\,
      Q(0) => \in4x_N1_reg_n_0_[0]\,
      \result_N1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20)
    );
MISO_falling_edge_28: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_19
     port map (
      D(15 downto 0) => in_N2(15 downto 0),
      Q(71) => \in4x_N2_reg_n_0_[71]\,
      Q(70) => \in4x_N2_reg_n_0_[70]\,
      Q(69) => \in4x_N2_reg_n_0_[69]\,
      Q(68) => \in4x_N2_reg_n_0_[68]\,
      Q(67) => \in4x_N2_reg_n_0_[67]\,
      Q(66) => \in4x_N2_reg_n_0_[66]\,
      Q(65) => \in4x_N2_reg_n_0_[65]\,
      Q(64) => \in4x_N2_reg_n_0_[64]\,
      Q(63) => \in4x_N2_reg_n_0_[63]\,
      Q(62) => \in4x_N2_reg_n_0_[62]\,
      Q(61) => \in4x_N2_reg_n_0_[61]\,
      Q(60) => \in4x_N2_reg_n_0_[60]\,
      Q(59) => \in4x_N2_reg_n_0_[59]\,
      Q(58) => \in4x_N2_reg_n_0_[58]\,
      Q(57) => \in4x_N2_reg_n_0_[57]\,
      Q(56) => \in4x_N2_reg_n_0_[56]\,
      Q(55) => \in4x_N2_reg_n_0_[55]\,
      Q(54) => \in4x_N2_reg_n_0_[54]\,
      Q(53) => \in4x_N2_reg_n_0_[53]\,
      Q(52) => \in4x_N2_reg_n_0_[52]\,
      Q(51) => \in4x_N2_reg_n_0_[51]\,
      Q(50) => \in4x_N2_reg_n_0_[50]\,
      Q(49) => \in4x_N2_reg_n_0_[49]\,
      Q(48) => \in4x_N2_reg_n_0_[48]\,
      Q(47) => \in4x_N2_reg_n_0_[47]\,
      Q(46) => \in4x_N2_reg_n_0_[46]\,
      Q(45) => \in4x_N2_reg_n_0_[45]\,
      Q(44) => \in4x_N2_reg_n_0_[44]\,
      Q(43) => \in4x_N2_reg_n_0_[43]\,
      Q(42) => \in4x_N2_reg_n_0_[42]\,
      Q(41) => \in4x_N2_reg_n_0_[41]\,
      Q(40) => \in4x_N2_reg_n_0_[40]\,
      Q(39) => \in4x_N2_reg_n_0_[39]\,
      Q(38) => \in4x_N2_reg_n_0_[38]\,
      Q(37) => \in4x_N2_reg_n_0_[37]\,
      Q(36) => \in4x_N2_reg_n_0_[36]\,
      Q(35) => \in4x_N2_reg_n_0_[35]\,
      Q(34) => \in4x_N2_reg_n_0_[34]\,
      Q(33) => \in4x_N2_reg_n_0_[33]\,
      Q(32) => \in4x_N2_reg_n_0_[32]\,
      Q(31) => \in4x_N2_reg_n_0_[31]\,
      Q(30) => \in4x_N2_reg_n_0_[30]\,
      Q(29) => \in4x_N2_reg_n_0_[29]\,
      Q(28) => \in4x_N2_reg_n_0_[28]\,
      Q(27) => \in4x_N2_reg_n_0_[27]\,
      Q(26) => \in4x_N2_reg_n_0_[26]\,
      Q(25) => \in4x_N2_reg_n_0_[25]\,
      Q(24) => \in4x_N2_reg_n_0_[24]\,
      Q(23) => \in4x_N2_reg_n_0_[23]\,
      Q(22) => \in4x_N2_reg_n_0_[22]\,
      Q(21) => \in4x_N2_reg_n_0_[21]\,
      Q(20) => \in4x_N2_reg_n_0_[20]\,
      Q(19) => \in4x_N2_reg_n_0_[19]\,
      Q(18) => \in4x_N2_reg_n_0_[18]\,
      Q(17) => \in4x_N2_reg_n_0_[17]\,
      Q(16) => \in4x_N2_reg_n_0_[16]\,
      Q(15) => \in4x_N2_reg_n_0_[15]\,
      Q(14) => \in4x_N2_reg_n_0_[14]\,
      Q(13) => \in4x_N2_reg_n_0_[13]\,
      Q(12) => \in4x_N2_reg_n_0_[12]\,
      Q(11) => \in4x_N2_reg_n_0_[11]\,
      Q(10) => \in4x_N2_reg_n_0_[10]\,
      Q(9) => \in4x_N2_reg_n_0_[9]\,
      Q(8) => \in4x_N2_reg_n_0_[8]\,
      Q(7) => \in4x_N2_reg_n_0_[7]\,
      Q(6) => \in4x_N2_reg_n_0_[6]\,
      Q(5) => \in4x_N2_reg_n_0_[5]\,
      Q(4) => \in4x_N2_reg_n_0_[4]\,
      Q(3) => \in4x_N2_reg_n_0_[3]\,
      Q(2) => \in4x_N2_reg_n_0_[2]\,
      Q(1) => \in4x_N2_reg_n_0_[1]\,
      Q(0) => \in4x_N2_reg_n_0_[0]\,
      \result_N2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20)
    );
MISO_falling_edge_29: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_20
     port map (
      D(15 downto 0) => in_O1(15 downto 0),
      Q(71) => \in4x_O1_reg_n_0_[71]\,
      Q(70) => \in4x_O1_reg_n_0_[70]\,
      Q(69) => \in4x_O1_reg_n_0_[69]\,
      Q(68) => \in4x_O1_reg_n_0_[68]\,
      Q(67) => \in4x_O1_reg_n_0_[67]\,
      Q(66) => \in4x_O1_reg_n_0_[66]\,
      Q(65) => \in4x_O1_reg_n_0_[65]\,
      Q(64) => \in4x_O1_reg_n_0_[64]\,
      Q(63) => \in4x_O1_reg_n_0_[63]\,
      Q(62) => \in4x_O1_reg_n_0_[62]\,
      Q(61) => \in4x_O1_reg_n_0_[61]\,
      Q(60) => \in4x_O1_reg_n_0_[60]\,
      Q(59) => \in4x_O1_reg_n_0_[59]\,
      Q(58) => \in4x_O1_reg_n_0_[58]\,
      Q(57) => \in4x_O1_reg_n_0_[57]\,
      Q(56) => \in4x_O1_reg_n_0_[56]\,
      Q(55) => \in4x_O1_reg_n_0_[55]\,
      Q(54) => \in4x_O1_reg_n_0_[54]\,
      Q(53) => \in4x_O1_reg_n_0_[53]\,
      Q(52) => \in4x_O1_reg_n_0_[52]\,
      Q(51) => \in4x_O1_reg_n_0_[51]\,
      Q(50) => \in4x_O1_reg_n_0_[50]\,
      Q(49) => \in4x_O1_reg_n_0_[49]\,
      Q(48) => \in4x_O1_reg_n_0_[48]\,
      Q(47) => \in4x_O1_reg_n_0_[47]\,
      Q(46) => \in4x_O1_reg_n_0_[46]\,
      Q(45) => \in4x_O1_reg_n_0_[45]\,
      Q(44) => \in4x_O1_reg_n_0_[44]\,
      Q(43) => \in4x_O1_reg_n_0_[43]\,
      Q(42) => \in4x_O1_reg_n_0_[42]\,
      Q(41) => \in4x_O1_reg_n_0_[41]\,
      Q(40) => \in4x_O1_reg_n_0_[40]\,
      Q(39) => \in4x_O1_reg_n_0_[39]\,
      Q(38) => \in4x_O1_reg_n_0_[38]\,
      Q(37) => \in4x_O1_reg_n_0_[37]\,
      Q(36) => \in4x_O1_reg_n_0_[36]\,
      Q(35) => \in4x_O1_reg_n_0_[35]\,
      Q(34) => \in4x_O1_reg_n_0_[34]\,
      Q(33) => \in4x_O1_reg_n_0_[33]\,
      Q(32) => \in4x_O1_reg_n_0_[32]\,
      Q(31) => \in4x_O1_reg_n_0_[31]\,
      Q(30) => \in4x_O1_reg_n_0_[30]\,
      Q(29) => \in4x_O1_reg_n_0_[29]\,
      Q(28) => \in4x_O1_reg_n_0_[28]\,
      Q(27) => \in4x_O1_reg_n_0_[27]\,
      Q(26) => \in4x_O1_reg_n_0_[26]\,
      Q(25) => \in4x_O1_reg_n_0_[25]\,
      Q(24) => \in4x_O1_reg_n_0_[24]\,
      Q(23) => \in4x_O1_reg_n_0_[23]\,
      Q(22) => \in4x_O1_reg_n_0_[22]\,
      Q(21) => \in4x_O1_reg_n_0_[21]\,
      Q(20) => \in4x_O1_reg_n_0_[20]\,
      Q(19) => \in4x_O1_reg_n_0_[19]\,
      Q(18) => \in4x_O1_reg_n_0_[18]\,
      Q(17) => \in4x_O1_reg_n_0_[17]\,
      Q(16) => \in4x_O1_reg_n_0_[16]\,
      Q(15) => \in4x_O1_reg_n_0_[15]\,
      Q(14) => \in4x_O1_reg_n_0_[14]\,
      Q(13) => \in4x_O1_reg_n_0_[13]\,
      Q(12) => \in4x_O1_reg_n_0_[12]\,
      Q(11) => \in4x_O1_reg_n_0_[11]\,
      Q(10) => \in4x_O1_reg_n_0_[10]\,
      Q(9) => \in4x_O1_reg_n_0_[9]\,
      Q(8) => \in4x_O1_reg_n_0_[8]\,
      Q(7) => \in4x_O1_reg_n_0_[7]\,
      Q(6) => \in4x_O1_reg_n_0_[6]\,
      Q(5) => \in4x_O1_reg_n_0_[5]\,
      Q(4) => \in4x_O1_reg_n_0_[4]\,
      Q(3) => \in4x_O1_reg_n_0_[3]\,
      Q(2) => \in4x_O1_reg_n_0_[2]\,
      Q(1) => \in4x_O1_reg_n_0_[1]\,
      Q(0) => \in4x_O1_reg_n_0_[0]\,
      \result_O1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_falling_edge_3: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_21
     port map (
      D(15 downto 0) => in_B1(15 downto 0),
      Q(71) => \in4x_B1_reg_n_0_[71]\,
      Q(70) => \in4x_B1_reg_n_0_[70]\,
      Q(69) => \in4x_B1_reg_n_0_[69]\,
      Q(68) => \in4x_B1_reg_n_0_[68]\,
      Q(67) => \in4x_B1_reg_n_0_[67]\,
      Q(66) => \in4x_B1_reg_n_0_[66]\,
      Q(65) => \in4x_B1_reg_n_0_[65]\,
      Q(64) => \in4x_B1_reg_n_0_[64]\,
      Q(63) => \in4x_B1_reg_n_0_[63]\,
      Q(62) => \in4x_B1_reg_n_0_[62]\,
      Q(61) => \in4x_B1_reg_n_0_[61]\,
      Q(60) => \in4x_B1_reg_n_0_[60]\,
      Q(59) => \in4x_B1_reg_n_0_[59]\,
      Q(58) => \in4x_B1_reg_n_0_[58]\,
      Q(57) => \in4x_B1_reg_n_0_[57]\,
      Q(56) => \in4x_B1_reg_n_0_[56]\,
      Q(55) => \in4x_B1_reg_n_0_[55]\,
      Q(54) => \in4x_B1_reg_n_0_[54]\,
      Q(53) => \in4x_B1_reg_n_0_[53]\,
      Q(52) => \in4x_B1_reg_n_0_[52]\,
      Q(51) => \in4x_B1_reg_n_0_[51]\,
      Q(50) => \in4x_B1_reg_n_0_[50]\,
      Q(49) => \in4x_B1_reg_n_0_[49]\,
      Q(48) => \in4x_B1_reg_n_0_[48]\,
      Q(47) => \in4x_B1_reg_n_0_[47]\,
      Q(46) => \in4x_B1_reg_n_0_[46]\,
      Q(45) => \in4x_B1_reg_n_0_[45]\,
      Q(44) => \in4x_B1_reg_n_0_[44]\,
      Q(43) => \in4x_B1_reg_n_0_[43]\,
      Q(42) => \in4x_B1_reg_n_0_[42]\,
      Q(41) => \in4x_B1_reg_n_0_[41]\,
      Q(40) => \in4x_B1_reg_n_0_[40]\,
      Q(39) => \in4x_B1_reg_n_0_[39]\,
      Q(38) => \in4x_B1_reg_n_0_[38]\,
      Q(37) => \in4x_B1_reg_n_0_[37]\,
      Q(36) => \in4x_B1_reg_n_0_[36]\,
      Q(35) => \in4x_B1_reg_n_0_[35]\,
      Q(34) => \in4x_B1_reg_n_0_[34]\,
      Q(33) => \in4x_B1_reg_n_0_[33]\,
      Q(32) => \in4x_B1_reg_n_0_[32]\,
      Q(31) => \in4x_B1_reg_n_0_[31]\,
      Q(30) => \in4x_B1_reg_n_0_[30]\,
      Q(29) => \in4x_B1_reg_n_0_[29]\,
      Q(28) => \in4x_B1_reg_n_0_[28]\,
      Q(27) => \in4x_B1_reg_n_0_[27]\,
      Q(26) => \in4x_B1_reg_n_0_[26]\,
      Q(25) => \in4x_B1_reg_n_0_[25]\,
      Q(24) => \in4x_B1_reg_n_0_[24]\,
      Q(23) => \in4x_B1_reg_n_0_[23]\,
      Q(22) => \in4x_B1_reg_n_0_[22]\,
      Q(21) => \in4x_B1_reg_n_0_[21]\,
      Q(20) => \in4x_B1_reg_n_0_[20]\,
      Q(19) => \in4x_B1_reg_n_0_[19]\,
      Q(18) => \in4x_B1_reg_n_0_[18]\,
      Q(17) => \in4x_B1_reg_n_0_[17]\,
      Q(16) => \in4x_B1_reg_n_0_[16]\,
      Q(15) => \in4x_B1_reg_n_0_[15]\,
      Q(14) => \in4x_B1_reg_n_0_[14]\,
      Q(13) => \in4x_B1_reg_n_0_[13]\,
      Q(12) => \in4x_B1_reg_n_0_[12]\,
      Q(11) => \in4x_B1_reg_n_0_[11]\,
      Q(10) => \in4x_B1_reg_n_0_[10]\,
      Q(9) => \in4x_B1_reg_n_0_[9]\,
      Q(8) => \in4x_B1_reg_n_0_[8]\,
      Q(7) => \in4x_B1_reg_n_0_[7]\,
      Q(6) => \in4x_B1_reg_n_0_[6]\,
      Q(5) => \in4x_B1_reg_n_0_[5]\,
      Q(4) => \in4x_B1_reg_n_0_[4]\,
      Q(3) => \in4x_B1_reg_n_0_[3]\,
      Q(2) => \in4x_B1_reg_n_0_[2]\,
      Q(1) => \in4x_B1_reg_n_0_[1]\,
      Q(0) => \in4x_B1_reg_n_0_[0]\,
      \result_B1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4)
    );
MISO_falling_edge_30: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_22
     port map (
      D(15 downto 0) => in_O2(15 downto 0),
      Q(71) => \in4x_O2_reg_n_0_[71]\,
      Q(70) => \in4x_O2_reg_n_0_[70]\,
      Q(69) => \in4x_O2_reg_n_0_[69]\,
      Q(68) => \in4x_O2_reg_n_0_[68]\,
      Q(67) => \in4x_O2_reg_n_0_[67]\,
      Q(66) => \in4x_O2_reg_n_0_[66]\,
      Q(65) => \in4x_O2_reg_n_0_[65]\,
      Q(64) => \in4x_O2_reg_n_0_[64]\,
      Q(63) => \in4x_O2_reg_n_0_[63]\,
      Q(62) => \in4x_O2_reg_n_0_[62]\,
      Q(61) => \in4x_O2_reg_n_0_[61]\,
      Q(60) => \in4x_O2_reg_n_0_[60]\,
      Q(59) => \in4x_O2_reg_n_0_[59]\,
      Q(58) => \in4x_O2_reg_n_0_[58]\,
      Q(57) => \in4x_O2_reg_n_0_[57]\,
      Q(56) => \in4x_O2_reg_n_0_[56]\,
      Q(55) => \in4x_O2_reg_n_0_[55]\,
      Q(54) => \in4x_O2_reg_n_0_[54]\,
      Q(53) => \in4x_O2_reg_n_0_[53]\,
      Q(52) => \in4x_O2_reg_n_0_[52]\,
      Q(51) => \in4x_O2_reg_n_0_[51]\,
      Q(50) => \in4x_O2_reg_n_0_[50]\,
      Q(49) => \in4x_O2_reg_n_0_[49]\,
      Q(48) => \in4x_O2_reg_n_0_[48]\,
      Q(47) => \in4x_O2_reg_n_0_[47]\,
      Q(46) => \in4x_O2_reg_n_0_[46]\,
      Q(45) => \in4x_O2_reg_n_0_[45]\,
      Q(44) => \in4x_O2_reg_n_0_[44]\,
      Q(43) => \in4x_O2_reg_n_0_[43]\,
      Q(42) => \in4x_O2_reg_n_0_[42]\,
      Q(41) => \in4x_O2_reg_n_0_[41]\,
      Q(40) => \in4x_O2_reg_n_0_[40]\,
      Q(39) => \in4x_O2_reg_n_0_[39]\,
      Q(38) => \in4x_O2_reg_n_0_[38]\,
      Q(37) => \in4x_O2_reg_n_0_[37]\,
      Q(36) => \in4x_O2_reg_n_0_[36]\,
      Q(35) => \in4x_O2_reg_n_0_[35]\,
      Q(34) => \in4x_O2_reg_n_0_[34]\,
      Q(33) => \in4x_O2_reg_n_0_[33]\,
      Q(32) => \in4x_O2_reg_n_0_[32]\,
      Q(31) => \in4x_O2_reg_n_0_[31]\,
      Q(30) => \in4x_O2_reg_n_0_[30]\,
      Q(29) => \in4x_O2_reg_n_0_[29]\,
      Q(28) => \in4x_O2_reg_n_0_[28]\,
      Q(27) => \in4x_O2_reg_n_0_[27]\,
      Q(26) => \in4x_O2_reg_n_0_[26]\,
      Q(25) => \in4x_O2_reg_n_0_[25]\,
      Q(24) => \in4x_O2_reg_n_0_[24]\,
      Q(23) => \in4x_O2_reg_n_0_[23]\,
      Q(22) => \in4x_O2_reg_n_0_[22]\,
      Q(21) => \in4x_O2_reg_n_0_[21]\,
      Q(20) => \in4x_O2_reg_n_0_[20]\,
      Q(19) => \in4x_O2_reg_n_0_[19]\,
      Q(18) => \in4x_O2_reg_n_0_[18]\,
      Q(17) => \in4x_O2_reg_n_0_[17]\,
      Q(16) => \in4x_O2_reg_n_0_[16]\,
      Q(15) => \in4x_O2_reg_n_0_[15]\,
      Q(14) => \in4x_O2_reg_n_0_[14]\,
      Q(13) => \in4x_O2_reg_n_0_[13]\,
      Q(12) => \in4x_O2_reg_n_0_[12]\,
      Q(11) => \in4x_O2_reg_n_0_[11]\,
      Q(10) => \in4x_O2_reg_n_0_[10]\,
      Q(9) => \in4x_O2_reg_n_0_[9]\,
      Q(8) => \in4x_O2_reg_n_0_[8]\,
      Q(7) => \in4x_O2_reg_n_0_[7]\,
      Q(6) => \in4x_O2_reg_n_0_[6]\,
      Q(5) => \in4x_O2_reg_n_0_[5]\,
      Q(4) => \in4x_O2_reg_n_0_[4]\,
      Q(3) => \in4x_O2_reg_n_0_[3]\,
      Q(2) => \in4x_O2_reg_n_0_[2]\,
      Q(1) => \in4x_O2_reg_n_0_[1]\,
      Q(0) => \in4x_O2_reg_n_0_[0]\,
      \result_O2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_falling_edge_31: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_23
     port map (
      D(15 downto 0) => in_P1(15 downto 0),
      Q(71) => \in4x_P1_reg_n_0_[71]\,
      Q(70) => \in4x_P1_reg_n_0_[70]\,
      Q(69) => \in4x_P1_reg_n_0_[69]\,
      Q(68) => \in4x_P1_reg_n_0_[68]\,
      Q(67) => \in4x_P1_reg_n_0_[67]\,
      Q(66) => \in4x_P1_reg_n_0_[66]\,
      Q(65) => \in4x_P1_reg_n_0_[65]\,
      Q(64) => \in4x_P1_reg_n_0_[64]\,
      Q(63) => \in4x_P1_reg_n_0_[63]\,
      Q(62) => \in4x_P1_reg_n_0_[62]\,
      Q(61) => \in4x_P1_reg_n_0_[61]\,
      Q(60) => \in4x_P1_reg_n_0_[60]\,
      Q(59) => \in4x_P1_reg_n_0_[59]\,
      Q(58) => \in4x_P1_reg_n_0_[58]\,
      Q(57) => \in4x_P1_reg_n_0_[57]\,
      Q(56) => \in4x_P1_reg_n_0_[56]\,
      Q(55) => \in4x_P1_reg_n_0_[55]\,
      Q(54) => \in4x_P1_reg_n_0_[54]\,
      Q(53) => \in4x_P1_reg_n_0_[53]\,
      Q(52) => \in4x_P1_reg_n_0_[52]\,
      Q(51) => \in4x_P1_reg_n_0_[51]\,
      Q(50) => \in4x_P1_reg_n_0_[50]\,
      Q(49) => \in4x_P1_reg_n_0_[49]\,
      Q(48) => \in4x_P1_reg_n_0_[48]\,
      Q(47) => \in4x_P1_reg_n_0_[47]\,
      Q(46) => \in4x_P1_reg_n_0_[46]\,
      Q(45) => \in4x_P1_reg_n_0_[45]\,
      Q(44) => \in4x_P1_reg_n_0_[44]\,
      Q(43) => \in4x_P1_reg_n_0_[43]\,
      Q(42) => \in4x_P1_reg_n_0_[42]\,
      Q(41) => \in4x_P1_reg_n_0_[41]\,
      Q(40) => \in4x_P1_reg_n_0_[40]\,
      Q(39) => \in4x_P1_reg_n_0_[39]\,
      Q(38) => \in4x_P1_reg_n_0_[38]\,
      Q(37) => \in4x_P1_reg_n_0_[37]\,
      Q(36) => \in4x_P1_reg_n_0_[36]\,
      Q(35) => \in4x_P1_reg_n_0_[35]\,
      Q(34) => \in4x_P1_reg_n_0_[34]\,
      Q(33) => \in4x_P1_reg_n_0_[33]\,
      Q(32) => \in4x_P1_reg_n_0_[32]\,
      Q(31) => \in4x_P1_reg_n_0_[31]\,
      Q(30) => \in4x_P1_reg_n_0_[30]\,
      Q(29) => \in4x_P1_reg_n_0_[29]\,
      Q(28) => \in4x_P1_reg_n_0_[28]\,
      Q(27) => \in4x_P1_reg_n_0_[27]\,
      Q(26) => \in4x_P1_reg_n_0_[26]\,
      Q(25) => \in4x_P1_reg_n_0_[25]\,
      Q(24) => \in4x_P1_reg_n_0_[24]\,
      Q(23) => \in4x_P1_reg_n_0_[23]\,
      Q(22) => \in4x_P1_reg_n_0_[22]\,
      Q(21) => \in4x_P1_reg_n_0_[21]\,
      Q(20) => \in4x_P1_reg_n_0_[20]\,
      Q(19) => \in4x_P1_reg_n_0_[19]\,
      Q(18) => \in4x_P1_reg_n_0_[18]\,
      Q(17) => \in4x_P1_reg_n_0_[17]\,
      Q(16) => \in4x_P1_reg_n_0_[16]\,
      Q(15) => \in4x_P1_reg_n_0_[15]\,
      Q(14) => \in4x_P1_reg_n_0_[14]\,
      Q(13) => \in4x_P1_reg_n_0_[13]\,
      Q(12) => \in4x_P1_reg_n_0_[12]\,
      Q(11) => \in4x_P1_reg_n_0_[11]\,
      Q(10) => \in4x_P1_reg_n_0_[10]\,
      Q(9) => \in4x_P1_reg_n_0_[9]\,
      Q(8) => \in4x_P1_reg_n_0_[8]\,
      Q(7) => \in4x_P1_reg_n_0_[7]\,
      Q(6) => \in4x_P1_reg_n_0_[6]\,
      Q(5) => \in4x_P1_reg_n_0_[5]\,
      Q(4) => \in4x_P1_reg_n_0_[4]\,
      Q(3) => \in4x_P1_reg_n_0_[3]\,
      Q(2) => \in4x_P1_reg_n_0_[2]\,
      Q(1) => \in4x_P1_reg_n_0_[1]\,
      Q(0) => \in4x_P1_reg_n_0_[0]\,
      \result_P1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28)
    );
MISO_falling_edge_32: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_24
     port map (
      D(15 downto 0) => in_P2(15 downto 0),
      Q(71) => \in4x_P2_reg_n_0_[71]\,
      Q(70) => \in4x_P2_reg_n_0_[70]\,
      Q(69) => \in4x_P2_reg_n_0_[69]\,
      Q(68) => \in4x_P2_reg_n_0_[68]\,
      Q(67) => \in4x_P2_reg_n_0_[67]\,
      Q(66) => \in4x_P2_reg_n_0_[66]\,
      Q(65) => \in4x_P2_reg_n_0_[65]\,
      Q(64) => \in4x_P2_reg_n_0_[64]\,
      Q(63) => \in4x_P2_reg_n_0_[63]\,
      Q(62) => \in4x_P2_reg_n_0_[62]\,
      Q(61) => \in4x_P2_reg_n_0_[61]\,
      Q(60) => \in4x_P2_reg_n_0_[60]\,
      Q(59) => \in4x_P2_reg_n_0_[59]\,
      Q(58) => \in4x_P2_reg_n_0_[58]\,
      Q(57) => \in4x_P2_reg_n_0_[57]\,
      Q(56) => \in4x_P2_reg_n_0_[56]\,
      Q(55) => \in4x_P2_reg_n_0_[55]\,
      Q(54) => \in4x_P2_reg_n_0_[54]\,
      Q(53) => \in4x_P2_reg_n_0_[53]\,
      Q(52) => \in4x_P2_reg_n_0_[52]\,
      Q(51) => \in4x_P2_reg_n_0_[51]\,
      Q(50) => \in4x_P2_reg_n_0_[50]\,
      Q(49) => \in4x_P2_reg_n_0_[49]\,
      Q(48) => \in4x_P2_reg_n_0_[48]\,
      Q(47) => \in4x_P2_reg_n_0_[47]\,
      Q(46) => \in4x_P2_reg_n_0_[46]\,
      Q(45) => \in4x_P2_reg_n_0_[45]\,
      Q(44) => \in4x_P2_reg_n_0_[44]\,
      Q(43) => \in4x_P2_reg_n_0_[43]\,
      Q(42) => \in4x_P2_reg_n_0_[42]\,
      Q(41) => \in4x_P2_reg_n_0_[41]\,
      Q(40) => \in4x_P2_reg_n_0_[40]\,
      Q(39) => \in4x_P2_reg_n_0_[39]\,
      Q(38) => \in4x_P2_reg_n_0_[38]\,
      Q(37) => \in4x_P2_reg_n_0_[37]\,
      Q(36) => \in4x_P2_reg_n_0_[36]\,
      Q(35) => \in4x_P2_reg_n_0_[35]\,
      Q(34) => \in4x_P2_reg_n_0_[34]\,
      Q(33) => \in4x_P2_reg_n_0_[33]\,
      Q(32) => \in4x_P2_reg_n_0_[32]\,
      Q(31) => \in4x_P2_reg_n_0_[31]\,
      Q(30) => \in4x_P2_reg_n_0_[30]\,
      Q(29) => \in4x_P2_reg_n_0_[29]\,
      Q(28) => \in4x_P2_reg_n_0_[28]\,
      Q(27) => \in4x_P2_reg_n_0_[27]\,
      Q(26) => \in4x_P2_reg_n_0_[26]\,
      Q(25) => \in4x_P2_reg_n_0_[25]\,
      Q(24) => \in4x_P2_reg_n_0_[24]\,
      Q(23) => \in4x_P2_reg_n_0_[23]\,
      Q(22) => \in4x_P2_reg_n_0_[22]\,
      Q(21) => \in4x_P2_reg_n_0_[21]\,
      Q(20) => \in4x_P2_reg_n_0_[20]\,
      Q(19) => \in4x_P2_reg_n_0_[19]\,
      Q(18) => \in4x_P2_reg_n_0_[18]\,
      Q(17) => \in4x_P2_reg_n_0_[17]\,
      Q(16) => \in4x_P2_reg_n_0_[16]\,
      Q(15) => \in4x_P2_reg_n_0_[15]\,
      Q(14) => \in4x_P2_reg_n_0_[14]\,
      Q(13) => \in4x_P2_reg_n_0_[13]\,
      Q(12) => \in4x_P2_reg_n_0_[12]\,
      Q(11) => \in4x_P2_reg_n_0_[11]\,
      Q(10) => \in4x_P2_reg_n_0_[10]\,
      Q(9) => \in4x_P2_reg_n_0_[9]\,
      Q(8) => \in4x_P2_reg_n_0_[8]\,
      Q(7) => \in4x_P2_reg_n_0_[7]\,
      Q(6) => \in4x_P2_reg_n_0_[6]\,
      Q(5) => \in4x_P2_reg_n_0_[5]\,
      Q(4) => \in4x_P2_reg_n_0_[4]\,
      Q(3) => \in4x_P2_reg_n_0_[3]\,
      Q(2) => \in4x_P2_reg_n_0_[2]\,
      Q(1) => \in4x_P2_reg_n_0_[1]\,
      Q(0) => \in4x_P2_reg_n_0_[0]\,
      \result_P2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28)
    );
MISO_falling_edge_4: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_25
     port map (
      D(15 downto 0) => in_B2(15 downto 0),
      Q(71) => \in4x_B2_reg_n_0_[71]\,
      Q(70) => \in4x_B2_reg_n_0_[70]\,
      Q(69) => \in4x_B2_reg_n_0_[69]\,
      Q(68) => \in4x_B2_reg_n_0_[68]\,
      Q(67) => \in4x_B2_reg_n_0_[67]\,
      Q(66) => \in4x_B2_reg_n_0_[66]\,
      Q(65) => \in4x_B2_reg_n_0_[65]\,
      Q(64) => \in4x_B2_reg_n_0_[64]\,
      Q(63) => \in4x_B2_reg_n_0_[63]\,
      Q(62) => \in4x_B2_reg_n_0_[62]\,
      Q(61) => \in4x_B2_reg_n_0_[61]\,
      Q(60) => \in4x_B2_reg_n_0_[60]\,
      Q(59) => \in4x_B2_reg_n_0_[59]\,
      Q(58) => \in4x_B2_reg_n_0_[58]\,
      Q(57) => \in4x_B2_reg_n_0_[57]\,
      Q(56) => \in4x_B2_reg_n_0_[56]\,
      Q(55) => \in4x_B2_reg_n_0_[55]\,
      Q(54) => \in4x_B2_reg_n_0_[54]\,
      Q(53) => \in4x_B2_reg_n_0_[53]\,
      Q(52) => \in4x_B2_reg_n_0_[52]\,
      Q(51) => \in4x_B2_reg_n_0_[51]\,
      Q(50) => \in4x_B2_reg_n_0_[50]\,
      Q(49) => \in4x_B2_reg_n_0_[49]\,
      Q(48) => \in4x_B2_reg_n_0_[48]\,
      Q(47) => \in4x_B2_reg_n_0_[47]\,
      Q(46) => \in4x_B2_reg_n_0_[46]\,
      Q(45) => \in4x_B2_reg_n_0_[45]\,
      Q(44) => \in4x_B2_reg_n_0_[44]\,
      Q(43) => \in4x_B2_reg_n_0_[43]\,
      Q(42) => \in4x_B2_reg_n_0_[42]\,
      Q(41) => \in4x_B2_reg_n_0_[41]\,
      Q(40) => \in4x_B2_reg_n_0_[40]\,
      Q(39) => \in4x_B2_reg_n_0_[39]\,
      Q(38) => \in4x_B2_reg_n_0_[38]\,
      Q(37) => \in4x_B2_reg_n_0_[37]\,
      Q(36) => \in4x_B2_reg_n_0_[36]\,
      Q(35) => \in4x_B2_reg_n_0_[35]\,
      Q(34) => \in4x_B2_reg_n_0_[34]\,
      Q(33) => \in4x_B2_reg_n_0_[33]\,
      Q(32) => \in4x_B2_reg_n_0_[32]\,
      Q(31) => \in4x_B2_reg_n_0_[31]\,
      Q(30) => \in4x_B2_reg_n_0_[30]\,
      Q(29) => \in4x_B2_reg_n_0_[29]\,
      Q(28) => \in4x_B2_reg_n_0_[28]\,
      Q(27) => \in4x_B2_reg_n_0_[27]\,
      Q(26) => \in4x_B2_reg_n_0_[26]\,
      Q(25) => \in4x_B2_reg_n_0_[25]\,
      Q(24) => \in4x_B2_reg_n_0_[24]\,
      Q(23) => \in4x_B2_reg_n_0_[23]\,
      Q(22) => \in4x_B2_reg_n_0_[22]\,
      Q(21) => \in4x_B2_reg_n_0_[21]\,
      Q(20) => \in4x_B2_reg_n_0_[20]\,
      Q(19) => \in4x_B2_reg_n_0_[19]\,
      Q(18) => \in4x_B2_reg_n_0_[18]\,
      Q(17) => \in4x_B2_reg_n_0_[17]\,
      Q(16) => \in4x_B2_reg_n_0_[16]\,
      Q(15) => \in4x_B2_reg_n_0_[15]\,
      Q(14) => \in4x_B2_reg_n_0_[14]\,
      Q(13) => \in4x_B2_reg_n_0_[13]\,
      Q(12) => \in4x_B2_reg_n_0_[12]\,
      Q(11) => \in4x_B2_reg_n_0_[11]\,
      Q(10) => \in4x_B2_reg_n_0_[10]\,
      Q(9) => \in4x_B2_reg_n_0_[9]\,
      Q(8) => \in4x_B2_reg_n_0_[8]\,
      Q(7) => \in4x_B2_reg_n_0_[7]\,
      Q(6) => \in4x_B2_reg_n_0_[6]\,
      Q(5) => \in4x_B2_reg_n_0_[5]\,
      Q(4) => \in4x_B2_reg_n_0_[4]\,
      Q(3) => \in4x_B2_reg_n_0_[3]\,
      Q(2) => \in4x_B2_reg_n_0_[2]\,
      Q(1) => \in4x_B2_reg_n_0_[1]\,
      Q(0) => \in4x_B2_reg_n_0_[0]\,
      \result_B2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4)
    );
MISO_falling_edge_5: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_26
     port map (
      D(15 downto 0) => in_C1(15 downto 0),
      Q(71) => \in4x_C1_reg_n_0_[71]\,
      Q(70) => \in4x_C1_reg_n_0_[70]\,
      Q(69) => \in4x_C1_reg_n_0_[69]\,
      Q(68) => \in4x_C1_reg_n_0_[68]\,
      Q(67) => \in4x_C1_reg_n_0_[67]\,
      Q(66) => \in4x_C1_reg_n_0_[66]\,
      Q(65) => \in4x_C1_reg_n_0_[65]\,
      Q(64) => \in4x_C1_reg_n_0_[64]\,
      Q(63) => \in4x_C1_reg_n_0_[63]\,
      Q(62) => \in4x_C1_reg_n_0_[62]\,
      Q(61) => \in4x_C1_reg_n_0_[61]\,
      Q(60) => \in4x_C1_reg_n_0_[60]\,
      Q(59) => \in4x_C1_reg_n_0_[59]\,
      Q(58) => \in4x_C1_reg_n_0_[58]\,
      Q(57) => \in4x_C1_reg_n_0_[57]\,
      Q(56) => \in4x_C1_reg_n_0_[56]\,
      Q(55) => \in4x_C1_reg_n_0_[55]\,
      Q(54) => \in4x_C1_reg_n_0_[54]\,
      Q(53) => \in4x_C1_reg_n_0_[53]\,
      Q(52) => \in4x_C1_reg_n_0_[52]\,
      Q(51) => \in4x_C1_reg_n_0_[51]\,
      Q(50) => \in4x_C1_reg_n_0_[50]\,
      Q(49) => \in4x_C1_reg_n_0_[49]\,
      Q(48) => \in4x_C1_reg_n_0_[48]\,
      Q(47) => \in4x_C1_reg_n_0_[47]\,
      Q(46) => \in4x_C1_reg_n_0_[46]\,
      Q(45) => \in4x_C1_reg_n_0_[45]\,
      Q(44) => \in4x_C1_reg_n_0_[44]\,
      Q(43) => \in4x_C1_reg_n_0_[43]\,
      Q(42) => \in4x_C1_reg_n_0_[42]\,
      Q(41) => \in4x_C1_reg_n_0_[41]\,
      Q(40) => \in4x_C1_reg_n_0_[40]\,
      Q(39) => \in4x_C1_reg_n_0_[39]\,
      Q(38) => \in4x_C1_reg_n_0_[38]\,
      Q(37) => \in4x_C1_reg_n_0_[37]\,
      Q(36) => \in4x_C1_reg_n_0_[36]\,
      Q(35) => \in4x_C1_reg_n_0_[35]\,
      Q(34) => \in4x_C1_reg_n_0_[34]\,
      Q(33) => \in4x_C1_reg_n_0_[33]\,
      Q(32) => \in4x_C1_reg_n_0_[32]\,
      Q(31) => \in4x_C1_reg_n_0_[31]\,
      Q(30) => \in4x_C1_reg_n_0_[30]\,
      Q(29) => \in4x_C1_reg_n_0_[29]\,
      Q(28) => \in4x_C1_reg_n_0_[28]\,
      Q(27) => \in4x_C1_reg_n_0_[27]\,
      Q(26) => \in4x_C1_reg_n_0_[26]\,
      Q(25) => \in4x_C1_reg_n_0_[25]\,
      Q(24) => \in4x_C1_reg_n_0_[24]\,
      Q(23) => \in4x_C1_reg_n_0_[23]\,
      Q(22) => \in4x_C1_reg_n_0_[22]\,
      Q(21) => \in4x_C1_reg_n_0_[21]\,
      Q(20) => \in4x_C1_reg_n_0_[20]\,
      Q(19) => \in4x_C1_reg_n_0_[19]\,
      Q(18) => \in4x_C1_reg_n_0_[18]\,
      Q(17) => \in4x_C1_reg_n_0_[17]\,
      Q(16) => \in4x_C1_reg_n_0_[16]\,
      Q(15) => \in4x_C1_reg_n_0_[15]\,
      Q(14) => \in4x_C1_reg_n_0_[14]\,
      Q(13) => \in4x_C1_reg_n_0_[13]\,
      Q(12) => \in4x_C1_reg_n_0_[12]\,
      Q(11) => \in4x_C1_reg_n_0_[11]\,
      Q(10) => \in4x_C1_reg_n_0_[10]\,
      Q(9) => \in4x_C1_reg_n_0_[9]\,
      Q(8) => \in4x_C1_reg_n_0_[8]\,
      Q(7) => \in4x_C1_reg_n_0_[7]\,
      Q(6) => \in4x_C1_reg_n_0_[6]\,
      Q(5) => \in4x_C1_reg_n_0_[5]\,
      Q(4) => \in4x_C1_reg_n_0_[4]\,
      Q(3) => \in4x_C1_reg_n_0_[3]\,
      Q(2) => \in4x_C1_reg_n_0_[2]\,
      Q(1) => \in4x_C1_reg_n_0_[1]\,
      Q(0) => \in4x_C1_reg_n_0_[0]\,
      \result_C1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8)
    );
MISO_falling_edge_6: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_27
     port map (
      D(15 downto 0) => in_C2(15 downto 0),
      Q(71) => \in4x_C2_reg_n_0_[71]\,
      Q(70) => \in4x_C2_reg_n_0_[70]\,
      Q(69) => \in4x_C2_reg_n_0_[69]\,
      Q(68) => \in4x_C2_reg_n_0_[68]\,
      Q(67) => \in4x_C2_reg_n_0_[67]\,
      Q(66) => \in4x_C2_reg_n_0_[66]\,
      Q(65) => \in4x_C2_reg_n_0_[65]\,
      Q(64) => \in4x_C2_reg_n_0_[64]\,
      Q(63) => \in4x_C2_reg_n_0_[63]\,
      Q(62) => \in4x_C2_reg_n_0_[62]\,
      Q(61) => \in4x_C2_reg_n_0_[61]\,
      Q(60) => \in4x_C2_reg_n_0_[60]\,
      Q(59) => \in4x_C2_reg_n_0_[59]\,
      Q(58) => \in4x_C2_reg_n_0_[58]\,
      Q(57) => \in4x_C2_reg_n_0_[57]\,
      Q(56) => \in4x_C2_reg_n_0_[56]\,
      Q(55) => \in4x_C2_reg_n_0_[55]\,
      Q(54) => \in4x_C2_reg_n_0_[54]\,
      Q(53) => \in4x_C2_reg_n_0_[53]\,
      Q(52) => \in4x_C2_reg_n_0_[52]\,
      Q(51) => \in4x_C2_reg_n_0_[51]\,
      Q(50) => \in4x_C2_reg_n_0_[50]\,
      Q(49) => \in4x_C2_reg_n_0_[49]\,
      Q(48) => \in4x_C2_reg_n_0_[48]\,
      Q(47) => \in4x_C2_reg_n_0_[47]\,
      Q(46) => \in4x_C2_reg_n_0_[46]\,
      Q(45) => \in4x_C2_reg_n_0_[45]\,
      Q(44) => \in4x_C2_reg_n_0_[44]\,
      Q(43) => \in4x_C2_reg_n_0_[43]\,
      Q(42) => \in4x_C2_reg_n_0_[42]\,
      Q(41) => \in4x_C2_reg_n_0_[41]\,
      Q(40) => \in4x_C2_reg_n_0_[40]\,
      Q(39) => \in4x_C2_reg_n_0_[39]\,
      Q(38) => \in4x_C2_reg_n_0_[38]\,
      Q(37) => \in4x_C2_reg_n_0_[37]\,
      Q(36) => \in4x_C2_reg_n_0_[36]\,
      Q(35) => \in4x_C2_reg_n_0_[35]\,
      Q(34) => \in4x_C2_reg_n_0_[34]\,
      Q(33) => \in4x_C2_reg_n_0_[33]\,
      Q(32) => \in4x_C2_reg_n_0_[32]\,
      Q(31) => \in4x_C2_reg_n_0_[31]\,
      Q(30) => \in4x_C2_reg_n_0_[30]\,
      Q(29) => \in4x_C2_reg_n_0_[29]\,
      Q(28) => \in4x_C2_reg_n_0_[28]\,
      Q(27) => \in4x_C2_reg_n_0_[27]\,
      Q(26) => \in4x_C2_reg_n_0_[26]\,
      Q(25) => \in4x_C2_reg_n_0_[25]\,
      Q(24) => \in4x_C2_reg_n_0_[24]\,
      Q(23) => \in4x_C2_reg_n_0_[23]\,
      Q(22) => \in4x_C2_reg_n_0_[22]\,
      Q(21) => \in4x_C2_reg_n_0_[21]\,
      Q(20) => \in4x_C2_reg_n_0_[20]\,
      Q(19) => \in4x_C2_reg_n_0_[19]\,
      Q(18) => \in4x_C2_reg_n_0_[18]\,
      Q(17) => \in4x_C2_reg_n_0_[17]\,
      Q(16) => \in4x_C2_reg_n_0_[16]\,
      Q(15) => \in4x_C2_reg_n_0_[15]\,
      Q(14) => \in4x_C2_reg_n_0_[14]\,
      Q(13) => \in4x_C2_reg_n_0_[13]\,
      Q(12) => \in4x_C2_reg_n_0_[12]\,
      Q(11) => \in4x_C2_reg_n_0_[11]\,
      Q(10) => \in4x_C2_reg_n_0_[10]\,
      Q(9) => \in4x_C2_reg_n_0_[9]\,
      Q(8) => \in4x_C2_reg_n_0_[8]\,
      Q(7) => \in4x_C2_reg_n_0_[7]\,
      Q(6) => \in4x_C2_reg_n_0_[6]\,
      Q(5) => \in4x_C2_reg_n_0_[5]\,
      Q(4) => \in4x_C2_reg_n_0_[4]\,
      Q(3) => \in4x_C2_reg_n_0_[3]\,
      Q(2) => \in4x_C2_reg_n_0_[2]\,
      Q(1) => \in4x_C2_reg_n_0_[1]\,
      Q(0) => \in4x_C2_reg_n_0_[0]\,
      \result_C2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8)
    );
MISO_falling_edge_7: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_28
     port map (
      D(15 downto 0) => in_D1(15 downto 0),
      \result_D1_reg[0]\ => \in4x_D1_reg_n_0_[71]\,
      \result_D1_reg[0]_0\ => \in4x_D1_reg_n_0_[70]\,
      \result_D1_reg[0]_1\ => \in4x_D1_reg_n_0_[69]\,
      \result_D1_reg[0]_2\ => \in4x_D1_reg_n_0_[68]\,
      \result_D1_reg[10]\ => \in4x_D1_reg_n_0_[31]\,
      \result_D1_reg[10]_0\ => \in4x_D1_reg_n_0_[30]\,
      \result_D1_reg[10]_1\ => \in4x_D1_reg_n_0_[29]\,
      \result_D1_reg[10]_2\ => \in4x_D1_reg_n_0_[28]\,
      \result_D1_reg[11]\ => \in4x_D1_reg_n_0_[27]\,
      \result_D1_reg[11]_0\ => \in4x_D1_reg_n_0_[26]\,
      \result_D1_reg[11]_1\ => \in4x_D1_reg_n_0_[25]\,
      \result_D1_reg[11]_2\ => \in4x_D1_reg_n_0_[24]\,
      \result_D1_reg[12]\ => \in4x_D1_reg_n_0_[23]\,
      \result_D1_reg[12]_0\ => \in4x_D1_reg_n_0_[22]\,
      \result_D1_reg[12]_1\ => \in4x_D1_reg_n_0_[21]\,
      \result_D1_reg[12]_2\ => \in4x_D1_reg_n_0_[20]\,
      \result_D1_reg[13]\ => \in4x_D1_reg_n_0_[19]\,
      \result_D1_reg[13]_0\ => \in4x_D1_reg_n_0_[18]\,
      \result_D1_reg[13]_1\ => \in4x_D1_reg_n_0_[17]\,
      \result_D1_reg[13]_2\ => \in4x_D1_reg_n_0_[16]\,
      \result_D1_reg[14]\ => \in4x_D1_reg_n_0_[15]\,
      \result_D1_reg[14]_0\ => \in4x_D1_reg_n_0_[14]\,
      \result_D1_reg[14]_1\ => \in4x_D1_reg_n_0_[13]\,
      \result_D1_reg[14]_2\ => \in4x_D1_reg_n_0_[12]\,
      \result_D1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12),
      \result_D1_reg[15]_0\ => \in4x_D1_reg_n_0_[11]\,
      \result_D1_reg[15]_1\ => \in4x_D1_reg_n_0_[3]\,
      \result_D1_reg[15]_10\ => \in4x_D1_reg_n_0_[9]\,
      \result_D1_reg[15]_11\ => \in4x_D1_reg_n_0_[8]\,
      \result_D1_reg[15]_2\ => \in4x_D1_reg_n_0_[2]\,
      \result_D1_reg[15]_3\ => \in4x_D1_reg_n_0_[1]\,
      \result_D1_reg[15]_4\ => \in4x_D1_reg_n_0_[0]\,
      \result_D1_reg[15]_5\ => \in4x_D1_reg_n_0_[7]\,
      \result_D1_reg[15]_6\ => \in4x_D1_reg_n_0_[6]\,
      \result_D1_reg[15]_7\ => \in4x_D1_reg_n_0_[5]\,
      \result_D1_reg[15]_8\ => \in4x_D1_reg_n_0_[4]\,
      \result_D1_reg[15]_9\ => \in4x_D1_reg_n_0_[10]\,
      \result_D1_reg[1]\ => \in4x_D1_reg_n_0_[67]\,
      \result_D1_reg[1]_0\ => \in4x_D1_reg_n_0_[66]\,
      \result_D1_reg[1]_1\ => \in4x_D1_reg_n_0_[65]\,
      \result_D1_reg[1]_2\ => \in4x_D1_reg_n_0_[64]\,
      \result_D1_reg[2]\ => \in4x_D1_reg_n_0_[63]\,
      \result_D1_reg[2]_0\ => \in4x_D1_reg_n_0_[62]\,
      \result_D1_reg[2]_1\ => \in4x_D1_reg_n_0_[61]\,
      \result_D1_reg[2]_2\ => \in4x_D1_reg_n_0_[60]\,
      \result_D1_reg[3]\ => \in4x_D1_reg_n_0_[59]\,
      \result_D1_reg[3]_0\ => \in4x_D1_reg_n_0_[58]\,
      \result_D1_reg[3]_1\ => \in4x_D1_reg_n_0_[57]\,
      \result_D1_reg[3]_2\ => \in4x_D1_reg_n_0_[56]\,
      \result_D1_reg[4]\ => \in4x_D1_reg_n_0_[55]\,
      \result_D1_reg[4]_0\ => \in4x_D1_reg_n_0_[54]\,
      \result_D1_reg[4]_1\ => \in4x_D1_reg_n_0_[53]\,
      \result_D1_reg[4]_2\ => \in4x_D1_reg_n_0_[52]\,
      \result_D1_reg[5]\ => \in4x_D1_reg_n_0_[51]\,
      \result_D1_reg[5]_0\ => \in4x_D1_reg_n_0_[50]\,
      \result_D1_reg[5]_1\ => \in4x_D1_reg_n_0_[49]\,
      \result_D1_reg[5]_2\ => \in4x_D1_reg_n_0_[48]\,
      \result_D1_reg[6]\ => \in4x_D1_reg_n_0_[47]\,
      \result_D1_reg[6]_0\ => \in4x_D1_reg_n_0_[46]\,
      \result_D1_reg[6]_1\ => \in4x_D1_reg_n_0_[45]\,
      \result_D1_reg[6]_2\ => \in4x_D1_reg_n_0_[44]\,
      \result_D1_reg[7]\ => \in4x_D1_reg_n_0_[43]\,
      \result_D1_reg[7]_0\ => \in4x_D1_reg_n_0_[42]\,
      \result_D1_reg[7]_1\ => \in4x_D1_reg_n_0_[41]\,
      \result_D1_reg[7]_2\ => \in4x_D1_reg_n_0_[40]\,
      \result_D1_reg[8]\ => \in4x_D1_reg_n_0_[39]\,
      \result_D1_reg[8]_0\ => \in4x_D1_reg_n_0_[38]\,
      \result_D1_reg[8]_1\ => \in4x_D1_reg_n_0_[37]\,
      \result_D1_reg[8]_2\ => \in4x_D1_reg_n_0_[36]\,
      \result_D1_reg[9]\ => \in4x_D1_reg_n_0_[35]\,
      \result_D1_reg[9]_0\ => \in4x_D1_reg_n_0_[34]\,
      \result_D1_reg[9]_1\ => \in4x_D1_reg_n_0_[33]\,
      \result_D1_reg[9]_2\ => \in4x_D1_reg_n_0_[32]\
    );
MISO_falling_edge_8: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_29
     port map (
      D(15 downto 0) => in_D2(15 downto 0),
      Q(71) => \in4x_D2_reg_n_0_[71]\,
      Q(70) => \in4x_D2_reg_n_0_[70]\,
      Q(69) => \in4x_D2_reg_n_0_[69]\,
      Q(68) => \in4x_D2_reg_n_0_[68]\,
      Q(67) => \in4x_D2_reg_n_0_[67]\,
      Q(66) => \in4x_D2_reg_n_0_[66]\,
      Q(65) => \in4x_D2_reg_n_0_[65]\,
      Q(64) => \in4x_D2_reg_n_0_[64]\,
      Q(63) => \in4x_D2_reg_n_0_[63]\,
      Q(62) => \in4x_D2_reg_n_0_[62]\,
      Q(61) => \in4x_D2_reg_n_0_[61]\,
      Q(60) => \in4x_D2_reg_n_0_[60]\,
      Q(59) => \in4x_D2_reg_n_0_[59]\,
      Q(58) => \in4x_D2_reg_n_0_[58]\,
      Q(57) => \in4x_D2_reg_n_0_[57]\,
      Q(56) => \in4x_D2_reg_n_0_[56]\,
      Q(55) => \in4x_D2_reg_n_0_[55]\,
      Q(54) => \in4x_D2_reg_n_0_[54]\,
      Q(53) => \in4x_D2_reg_n_0_[53]\,
      Q(52) => \in4x_D2_reg_n_0_[52]\,
      Q(51) => \in4x_D2_reg_n_0_[51]\,
      Q(50) => \in4x_D2_reg_n_0_[50]\,
      Q(49) => \in4x_D2_reg_n_0_[49]\,
      Q(48) => \in4x_D2_reg_n_0_[48]\,
      Q(47) => \in4x_D2_reg_n_0_[47]\,
      Q(46) => \in4x_D2_reg_n_0_[46]\,
      Q(45) => \in4x_D2_reg_n_0_[45]\,
      Q(44) => \in4x_D2_reg_n_0_[44]\,
      Q(43) => \in4x_D2_reg_n_0_[43]\,
      Q(42) => \in4x_D2_reg_n_0_[42]\,
      Q(41) => \in4x_D2_reg_n_0_[41]\,
      Q(40) => \in4x_D2_reg_n_0_[40]\,
      Q(39) => \in4x_D2_reg_n_0_[39]\,
      Q(38) => \in4x_D2_reg_n_0_[38]\,
      Q(37) => \in4x_D2_reg_n_0_[37]\,
      Q(36) => \in4x_D2_reg_n_0_[36]\,
      Q(35) => \in4x_D2_reg_n_0_[35]\,
      Q(34) => \in4x_D2_reg_n_0_[34]\,
      Q(33) => \in4x_D2_reg_n_0_[33]\,
      Q(32) => \in4x_D2_reg_n_0_[32]\,
      Q(31) => \in4x_D2_reg_n_0_[31]\,
      Q(30) => \in4x_D2_reg_n_0_[30]\,
      Q(29) => \in4x_D2_reg_n_0_[29]\,
      Q(28) => \in4x_D2_reg_n_0_[28]\,
      Q(27) => \in4x_D2_reg_n_0_[27]\,
      Q(26) => \in4x_D2_reg_n_0_[26]\,
      Q(25) => \in4x_D2_reg_n_0_[25]\,
      Q(24) => \in4x_D2_reg_n_0_[24]\,
      Q(23) => \in4x_D2_reg_n_0_[23]\,
      Q(22) => \in4x_D2_reg_n_0_[22]\,
      Q(21) => \in4x_D2_reg_n_0_[21]\,
      Q(20) => \in4x_D2_reg_n_0_[20]\,
      Q(19) => \in4x_D2_reg_n_0_[19]\,
      Q(18) => \in4x_D2_reg_n_0_[18]\,
      Q(17) => \in4x_D2_reg_n_0_[17]\,
      Q(16) => \in4x_D2_reg_n_0_[16]\,
      Q(15) => \in4x_D2_reg_n_0_[15]\,
      Q(14) => \in4x_D2_reg_n_0_[14]\,
      Q(13) => \in4x_D2_reg_n_0_[13]\,
      Q(12) => \in4x_D2_reg_n_0_[12]\,
      Q(11) => \in4x_D2_reg_n_0_[11]\,
      Q(10) => \in4x_D2_reg_n_0_[10]\,
      Q(9) => \in4x_D2_reg_n_0_[9]\,
      Q(8) => \in4x_D2_reg_n_0_[8]\,
      Q(7) => \in4x_D2_reg_n_0_[7]\,
      Q(6) => \in4x_D2_reg_n_0_[6]\,
      Q(5) => \in4x_D2_reg_n_0_[5]\,
      Q(4) => \in4x_D2_reg_n_0_[4]\,
      Q(3) => \in4x_D2_reg_n_0_[3]\,
      Q(2) => \in4x_D2_reg_n_0_[2]\,
      Q(1) => \in4x_D2_reg_n_0_[1]\,
      Q(0) => \in4x_D2_reg_n_0_[0]\,
      \result_D2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12)
    );
MISO_falling_edge_9: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_30
     port map (
      D(15 downto 0) => in_E1(15 downto 0),
      Q(71) => \in4x_E1_reg_n_0_[71]\,
      Q(70) => \in4x_E1_reg_n_0_[70]\,
      Q(69) => \in4x_E1_reg_n_0_[69]\,
      Q(68) => \in4x_E1_reg_n_0_[68]\,
      Q(67) => \in4x_E1_reg_n_0_[67]\,
      Q(66) => \in4x_E1_reg_n_0_[66]\,
      Q(65) => \in4x_E1_reg_n_0_[65]\,
      Q(64) => \in4x_E1_reg_n_0_[64]\,
      Q(63) => \in4x_E1_reg_n_0_[63]\,
      Q(62) => \in4x_E1_reg_n_0_[62]\,
      Q(61) => \in4x_E1_reg_n_0_[61]\,
      Q(60) => \in4x_E1_reg_n_0_[60]\,
      Q(59) => \in4x_E1_reg_n_0_[59]\,
      Q(58) => \in4x_E1_reg_n_0_[58]\,
      Q(57) => \in4x_E1_reg_n_0_[57]\,
      Q(56) => \in4x_E1_reg_n_0_[56]\,
      Q(55) => \in4x_E1_reg_n_0_[55]\,
      Q(54) => \in4x_E1_reg_n_0_[54]\,
      Q(53) => \in4x_E1_reg_n_0_[53]\,
      Q(52) => \in4x_E1_reg_n_0_[52]\,
      Q(51) => \in4x_E1_reg_n_0_[51]\,
      Q(50) => \in4x_E1_reg_n_0_[50]\,
      Q(49) => \in4x_E1_reg_n_0_[49]\,
      Q(48) => \in4x_E1_reg_n_0_[48]\,
      Q(47) => \in4x_E1_reg_n_0_[47]\,
      Q(46) => \in4x_E1_reg_n_0_[46]\,
      Q(45) => \in4x_E1_reg_n_0_[45]\,
      Q(44) => \in4x_E1_reg_n_0_[44]\,
      Q(43) => \in4x_E1_reg_n_0_[43]\,
      Q(42) => \in4x_E1_reg_n_0_[42]\,
      Q(41) => \in4x_E1_reg_n_0_[41]\,
      Q(40) => \in4x_E1_reg_n_0_[40]\,
      Q(39) => \in4x_E1_reg_n_0_[39]\,
      Q(38) => \in4x_E1_reg_n_0_[38]\,
      Q(37) => \in4x_E1_reg_n_0_[37]\,
      Q(36) => \in4x_E1_reg_n_0_[36]\,
      Q(35) => \in4x_E1_reg_n_0_[35]\,
      Q(34) => \in4x_E1_reg_n_0_[34]\,
      Q(33) => \in4x_E1_reg_n_0_[33]\,
      Q(32) => \in4x_E1_reg_n_0_[32]\,
      Q(31) => \in4x_E1_reg_n_0_[31]\,
      Q(30) => \in4x_E1_reg_n_0_[30]\,
      Q(29) => \in4x_E1_reg_n_0_[29]\,
      Q(28) => \in4x_E1_reg_n_0_[28]\,
      Q(27) => \in4x_E1_reg_n_0_[27]\,
      Q(26) => \in4x_E1_reg_n_0_[26]\,
      Q(25) => \in4x_E1_reg_n_0_[25]\,
      Q(24) => \in4x_E1_reg_n_0_[24]\,
      Q(23) => \in4x_E1_reg_n_0_[23]\,
      Q(22) => \in4x_E1_reg_n_0_[22]\,
      Q(21) => \in4x_E1_reg_n_0_[21]\,
      Q(20) => \in4x_E1_reg_n_0_[20]\,
      Q(19) => \in4x_E1_reg_n_0_[19]\,
      Q(18) => \in4x_E1_reg_n_0_[18]\,
      Q(17) => \in4x_E1_reg_n_0_[17]\,
      Q(16) => \in4x_E1_reg_n_0_[16]\,
      Q(15) => \in4x_E1_reg_n_0_[15]\,
      Q(14) => \in4x_E1_reg_n_0_[14]\,
      Q(13) => \in4x_E1_reg_n_0_[13]\,
      Q(12) => \in4x_E1_reg_n_0_[12]\,
      Q(11) => \in4x_E1_reg_n_0_[11]\,
      Q(10) => \in4x_E1_reg_n_0_[10]\,
      Q(9) => \in4x_E1_reg_n_0_[9]\,
      Q(8) => \in4x_E1_reg_n_0_[8]\,
      Q(7) => \in4x_E1_reg_n_0_[7]\,
      Q(6) => \in4x_E1_reg_n_0_[6]\,
      Q(5) => \in4x_E1_reg_n_0_[5]\,
      Q(4) => \in4x_E1_reg_n_0_[4]\,
      Q(3) => \in4x_E1_reg_n_0_[3]\,
      Q(2) => \in4x_E1_reg_n_0_[2]\,
      Q(1) => \in4x_E1_reg_n_0_[1]\,
      Q(0) => \in4x_E1_reg_n_0_[0]\,
      \result_E1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
MISO_rising_edge_1: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge
     port map (
      D(15 downto 0) => in_DDR_A1(15 downto 0),
      Q(71) => \in4x_A1_reg_n_0_[73]\,
      Q(70) => \in4x_A1_reg_n_0_[72]\,
      Q(69) => \in4x_A1_reg_n_0_[71]\,
      Q(68) => \in4x_A1_reg_n_0_[70]\,
      Q(67) => \in4x_A1_reg_n_0_[69]\,
      Q(66) => \in4x_A1_reg_n_0_[68]\,
      Q(65) => \in4x_A1_reg_n_0_[67]\,
      Q(64) => \in4x_A1_reg_n_0_[66]\,
      Q(63) => \in4x_A1_reg_n_0_[65]\,
      Q(62) => \in4x_A1_reg_n_0_[64]\,
      Q(61) => \in4x_A1_reg_n_0_[63]\,
      Q(60) => \in4x_A1_reg_n_0_[62]\,
      Q(59) => \in4x_A1_reg_n_0_[61]\,
      Q(58) => \in4x_A1_reg_n_0_[60]\,
      Q(57) => \in4x_A1_reg_n_0_[59]\,
      Q(56) => \in4x_A1_reg_n_0_[58]\,
      Q(55) => \in4x_A1_reg_n_0_[57]\,
      Q(54) => \in4x_A1_reg_n_0_[56]\,
      Q(53) => \in4x_A1_reg_n_0_[55]\,
      Q(52) => \in4x_A1_reg_n_0_[54]\,
      Q(51) => \in4x_A1_reg_n_0_[53]\,
      Q(50) => \in4x_A1_reg_n_0_[52]\,
      Q(49) => \in4x_A1_reg_n_0_[51]\,
      Q(48) => \in4x_A1_reg_n_0_[50]\,
      Q(47) => \in4x_A1_reg_n_0_[49]\,
      Q(46) => \in4x_A1_reg_n_0_[48]\,
      Q(45) => \in4x_A1_reg_n_0_[47]\,
      Q(44) => \in4x_A1_reg_n_0_[46]\,
      Q(43) => \in4x_A1_reg_n_0_[45]\,
      Q(42) => \in4x_A1_reg_n_0_[44]\,
      Q(41) => \in4x_A1_reg_n_0_[43]\,
      Q(40) => \in4x_A1_reg_n_0_[42]\,
      Q(39) => \in4x_A1_reg_n_0_[41]\,
      Q(38) => \in4x_A1_reg_n_0_[40]\,
      Q(37) => \in4x_A1_reg_n_0_[39]\,
      Q(36) => \in4x_A1_reg_n_0_[38]\,
      Q(35) => \in4x_A1_reg_n_0_[37]\,
      Q(34) => \in4x_A1_reg_n_0_[36]\,
      Q(33) => \in4x_A1_reg_n_0_[35]\,
      Q(32) => \in4x_A1_reg_n_0_[34]\,
      Q(31) => \in4x_A1_reg_n_0_[33]\,
      Q(30) => \in4x_A1_reg_n_0_[32]\,
      Q(29) => \in4x_A1_reg_n_0_[31]\,
      Q(28) => \in4x_A1_reg_n_0_[30]\,
      Q(27) => \in4x_A1_reg_n_0_[29]\,
      Q(26) => \in4x_A1_reg_n_0_[28]\,
      Q(25) => \in4x_A1_reg_n_0_[27]\,
      Q(24) => \in4x_A1_reg_n_0_[26]\,
      Q(23) => \in4x_A1_reg_n_0_[25]\,
      Q(22) => \in4x_A1_reg_n_0_[24]\,
      Q(21) => \in4x_A1_reg_n_0_[23]\,
      Q(20) => \in4x_A1_reg_n_0_[22]\,
      Q(19) => \in4x_A1_reg_n_0_[21]\,
      Q(18) => \in4x_A1_reg_n_0_[20]\,
      Q(17) => \in4x_A1_reg_n_0_[19]\,
      Q(16) => \in4x_A1_reg_n_0_[18]\,
      Q(15) => \in4x_A1_reg_n_0_[17]\,
      Q(14) => \in4x_A1_reg_n_0_[16]\,
      Q(13) => \in4x_A1_reg_n_0_[15]\,
      Q(12) => \in4x_A1_reg_n_0_[14]\,
      Q(11) => \in4x_A1_reg_n_0_[13]\,
      Q(10) => \in4x_A1_reg_n_0_[12]\,
      Q(9) => \in4x_A1_reg_n_0_[11]\,
      Q(8) => \in4x_A1_reg_n_0_[10]\,
      Q(7) => \in4x_A1_reg_n_0_[9]\,
      Q(6) => \in4x_A1_reg_n_0_[8]\,
      Q(5) => \in4x_A1_reg_n_0_[7]\,
      Q(4) => \in4x_A1_reg_n_0_[6]\,
      Q(3) => \in4x_A1_reg_n_0_[5]\,
      Q(2) => \in4x_A1_reg_n_0_[4]\,
      Q(1) => \in4x_A1_reg_n_0_[3]\,
      Q(0) => \in4x_A1_reg_n_0_[2]\,
      \result_DDR_A1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0)
    );
MISO_rising_edge_10: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_31
     port map (
      D(15 downto 0) => in_DDR_E2(15 downto 0),
      Q(71) => \in4x_E2_reg_n_0_[73]\,
      Q(70) => \in4x_E2_reg_n_0_[72]\,
      Q(69) => \in4x_E2_reg_n_0_[71]\,
      Q(68) => \in4x_E2_reg_n_0_[70]\,
      Q(67) => \in4x_E2_reg_n_0_[69]\,
      Q(66) => \in4x_E2_reg_n_0_[68]\,
      Q(65) => \in4x_E2_reg_n_0_[67]\,
      Q(64) => \in4x_E2_reg_n_0_[66]\,
      Q(63) => \in4x_E2_reg_n_0_[65]\,
      Q(62) => \in4x_E2_reg_n_0_[64]\,
      Q(61) => \in4x_E2_reg_n_0_[63]\,
      Q(60) => \in4x_E2_reg_n_0_[62]\,
      Q(59) => \in4x_E2_reg_n_0_[61]\,
      Q(58) => \in4x_E2_reg_n_0_[60]\,
      Q(57) => \in4x_E2_reg_n_0_[59]\,
      Q(56) => \in4x_E2_reg_n_0_[58]\,
      Q(55) => \in4x_E2_reg_n_0_[57]\,
      Q(54) => \in4x_E2_reg_n_0_[56]\,
      Q(53) => \in4x_E2_reg_n_0_[55]\,
      Q(52) => \in4x_E2_reg_n_0_[54]\,
      Q(51) => \in4x_E2_reg_n_0_[53]\,
      Q(50) => \in4x_E2_reg_n_0_[52]\,
      Q(49) => \in4x_E2_reg_n_0_[51]\,
      Q(48) => \in4x_E2_reg_n_0_[50]\,
      Q(47) => \in4x_E2_reg_n_0_[49]\,
      Q(46) => \in4x_E2_reg_n_0_[48]\,
      Q(45) => \in4x_E2_reg_n_0_[47]\,
      Q(44) => \in4x_E2_reg_n_0_[46]\,
      Q(43) => \in4x_E2_reg_n_0_[45]\,
      Q(42) => \in4x_E2_reg_n_0_[44]\,
      Q(41) => \in4x_E2_reg_n_0_[43]\,
      Q(40) => \in4x_E2_reg_n_0_[42]\,
      Q(39) => \in4x_E2_reg_n_0_[41]\,
      Q(38) => \in4x_E2_reg_n_0_[40]\,
      Q(37) => \in4x_E2_reg_n_0_[39]\,
      Q(36) => \in4x_E2_reg_n_0_[38]\,
      Q(35) => \in4x_E2_reg_n_0_[37]\,
      Q(34) => \in4x_E2_reg_n_0_[36]\,
      Q(33) => \in4x_E2_reg_n_0_[35]\,
      Q(32) => \in4x_E2_reg_n_0_[34]\,
      Q(31) => \in4x_E2_reg_n_0_[33]\,
      Q(30) => \in4x_E2_reg_n_0_[32]\,
      Q(29) => \in4x_E2_reg_n_0_[31]\,
      Q(28) => \in4x_E2_reg_n_0_[30]\,
      Q(27) => \in4x_E2_reg_n_0_[29]\,
      Q(26) => \in4x_E2_reg_n_0_[28]\,
      Q(25) => \in4x_E2_reg_n_0_[27]\,
      Q(24) => \in4x_E2_reg_n_0_[26]\,
      Q(23) => \in4x_E2_reg_n_0_[25]\,
      Q(22) => \in4x_E2_reg_n_0_[24]\,
      Q(21) => \in4x_E2_reg_n_0_[23]\,
      Q(20) => \in4x_E2_reg_n_0_[22]\,
      Q(19) => \in4x_E2_reg_n_0_[21]\,
      Q(18) => \in4x_E2_reg_n_0_[20]\,
      Q(17) => \in4x_E2_reg_n_0_[19]\,
      Q(16) => \in4x_E2_reg_n_0_[18]\,
      Q(15) => \in4x_E2_reg_n_0_[17]\,
      Q(14) => \in4x_E2_reg_n_0_[16]\,
      Q(13) => \in4x_E2_reg_n_0_[15]\,
      Q(12) => \in4x_E2_reg_n_0_[14]\,
      Q(11) => \in4x_E2_reg_n_0_[13]\,
      Q(10) => \in4x_E2_reg_n_0_[12]\,
      Q(9) => \in4x_E2_reg_n_0_[11]\,
      Q(8) => \in4x_E2_reg_n_0_[10]\,
      Q(7) => \in4x_E2_reg_n_0_[9]\,
      Q(6) => \in4x_E2_reg_n_0_[8]\,
      Q(5) => \in4x_E2_reg_n_0_[7]\,
      Q(4) => \in4x_E2_reg_n_0_[6]\,
      Q(3) => \in4x_E2_reg_n_0_[5]\,
      Q(2) => \in4x_E2_reg_n_0_[4]\,
      Q(1) => \in4x_E2_reg_n_0_[3]\,
      Q(0) => \in4x_E2_reg_n_0_[2]\,
      \result_DDR_E2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
MISO_rising_edge_11: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_32
     port map (
      D(15 downto 0) => in_DDR_F1(15 downto 0),
      \result_DDR_F1_reg[0]\ => \in4x_F1_reg_n_0_[73]\,
      \result_DDR_F1_reg[0]_0\ => \in4x_F1_reg_n_0_[72]\,
      \result_DDR_F1_reg[0]_1\ => \in4x_F1_reg_n_0_[71]\,
      \result_DDR_F1_reg[0]_2\ => \in4x_F1_reg_n_0_[70]\,
      \result_DDR_F1_reg[10]\ => \in4x_F1_reg_n_0_[33]\,
      \result_DDR_F1_reg[10]_0\ => \in4x_F1_reg_n_0_[32]\,
      \result_DDR_F1_reg[10]_1\ => \in4x_F1_reg_n_0_[31]\,
      \result_DDR_F1_reg[10]_2\ => \in4x_F1_reg_n_0_[30]\,
      \result_DDR_F1_reg[11]\ => \in4x_F1_reg_n_0_[29]\,
      \result_DDR_F1_reg[11]_0\ => \in4x_F1_reg_n_0_[28]\,
      \result_DDR_F1_reg[11]_1\ => \in4x_F1_reg_n_0_[27]\,
      \result_DDR_F1_reg[11]_2\ => \in4x_F1_reg_n_0_[26]\,
      \result_DDR_F1_reg[12]\ => \in4x_F1_reg_n_0_[25]\,
      \result_DDR_F1_reg[12]_0\ => \in4x_F1_reg_n_0_[24]\,
      \result_DDR_F1_reg[12]_1\ => \in4x_F1_reg_n_0_[23]\,
      \result_DDR_F1_reg[12]_2\ => \in4x_F1_reg_n_0_[22]\,
      \result_DDR_F1_reg[13]\ => \in4x_F1_reg_n_0_[21]\,
      \result_DDR_F1_reg[13]_0\ => \in4x_F1_reg_n_0_[20]\,
      \result_DDR_F1_reg[13]_1\ => \in4x_F1_reg_n_0_[19]\,
      \result_DDR_F1_reg[13]_2\ => \in4x_F1_reg_n_0_[18]\,
      \result_DDR_F1_reg[14]\ => \in4x_F1_reg_n_0_[17]\,
      \result_DDR_F1_reg[14]_0\ => \in4x_F1_reg_n_0_[16]\,
      \result_DDR_F1_reg[14]_1\ => \in4x_F1_reg_n_0_[15]\,
      \result_DDR_F1_reg[14]_2\ => \in4x_F1_reg_n_0_[14]\,
      \result_DDR_F1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20),
      \result_DDR_F1_reg[15]_0\ => \in4x_F1_reg_n_0_[13]\,
      \result_DDR_F1_reg[15]_1\ => \in4x_F1_reg_n_0_[5]\,
      \result_DDR_F1_reg[15]_10\ => \in4x_F1_reg_n_0_[11]\,
      \result_DDR_F1_reg[15]_11\ => \in4x_F1_reg_n_0_[10]\,
      \result_DDR_F1_reg[15]_2\ => \in4x_F1_reg_n_0_[4]\,
      \result_DDR_F1_reg[15]_3\ => \in4x_F1_reg_n_0_[3]\,
      \result_DDR_F1_reg[15]_4\ => \in4x_F1_reg_n_0_[2]\,
      \result_DDR_F1_reg[15]_5\ => \in4x_F1_reg_n_0_[9]\,
      \result_DDR_F1_reg[15]_6\ => \in4x_F1_reg_n_0_[8]\,
      \result_DDR_F1_reg[15]_7\ => \in4x_F1_reg_n_0_[7]\,
      \result_DDR_F1_reg[15]_8\ => \in4x_F1_reg_n_0_[6]\,
      \result_DDR_F1_reg[15]_9\ => \in4x_F1_reg_n_0_[12]\,
      \result_DDR_F1_reg[1]\ => \in4x_F1_reg_n_0_[69]\,
      \result_DDR_F1_reg[1]_0\ => \in4x_F1_reg_n_0_[68]\,
      \result_DDR_F1_reg[1]_1\ => \in4x_F1_reg_n_0_[67]\,
      \result_DDR_F1_reg[1]_2\ => \in4x_F1_reg_n_0_[66]\,
      \result_DDR_F1_reg[2]\ => \in4x_F1_reg_n_0_[65]\,
      \result_DDR_F1_reg[2]_0\ => \in4x_F1_reg_n_0_[64]\,
      \result_DDR_F1_reg[2]_1\ => \in4x_F1_reg_n_0_[63]\,
      \result_DDR_F1_reg[2]_2\ => \in4x_F1_reg_n_0_[62]\,
      \result_DDR_F1_reg[3]\ => \in4x_F1_reg_n_0_[61]\,
      \result_DDR_F1_reg[3]_0\ => \in4x_F1_reg_n_0_[60]\,
      \result_DDR_F1_reg[3]_1\ => \in4x_F1_reg_n_0_[59]\,
      \result_DDR_F1_reg[3]_2\ => \in4x_F1_reg_n_0_[58]\,
      \result_DDR_F1_reg[4]\ => \in4x_F1_reg_n_0_[57]\,
      \result_DDR_F1_reg[4]_0\ => \in4x_F1_reg_n_0_[56]\,
      \result_DDR_F1_reg[4]_1\ => \in4x_F1_reg_n_0_[55]\,
      \result_DDR_F1_reg[4]_2\ => \in4x_F1_reg_n_0_[54]\,
      \result_DDR_F1_reg[5]\ => \in4x_F1_reg_n_0_[53]\,
      \result_DDR_F1_reg[5]_0\ => \in4x_F1_reg_n_0_[52]\,
      \result_DDR_F1_reg[5]_1\ => \in4x_F1_reg_n_0_[51]\,
      \result_DDR_F1_reg[5]_2\ => \in4x_F1_reg_n_0_[50]\,
      \result_DDR_F1_reg[6]\ => \in4x_F1_reg_n_0_[49]\,
      \result_DDR_F1_reg[6]_0\ => \in4x_F1_reg_n_0_[48]\,
      \result_DDR_F1_reg[6]_1\ => \in4x_F1_reg_n_0_[47]\,
      \result_DDR_F1_reg[6]_2\ => \in4x_F1_reg_n_0_[46]\,
      \result_DDR_F1_reg[7]\ => \in4x_F1_reg_n_0_[45]\,
      \result_DDR_F1_reg[7]_0\ => \in4x_F1_reg_n_0_[44]\,
      \result_DDR_F1_reg[7]_1\ => \in4x_F1_reg_n_0_[43]\,
      \result_DDR_F1_reg[7]_2\ => \in4x_F1_reg_n_0_[42]\,
      \result_DDR_F1_reg[8]\ => \in4x_F1_reg_n_0_[41]\,
      \result_DDR_F1_reg[8]_0\ => \in4x_F1_reg_n_0_[40]\,
      \result_DDR_F1_reg[8]_1\ => \in4x_F1_reg_n_0_[39]\,
      \result_DDR_F1_reg[8]_2\ => \in4x_F1_reg_n_0_[38]\,
      \result_DDR_F1_reg[9]\ => \in4x_F1_reg_n_0_[37]\,
      \result_DDR_F1_reg[9]_0\ => \in4x_F1_reg_n_0_[36]\,
      \result_DDR_F1_reg[9]_1\ => \in4x_F1_reg_n_0_[35]\,
      \result_DDR_F1_reg[9]_2\ => \in4x_F1_reg_n_0_[34]\
    );
MISO_rising_edge_12: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_33
     port map (
      D(15 downto 0) => in_DDR_F2(15 downto 0),
      Q(71) => \in4x_F2_reg_n_0_[73]\,
      Q(70) => \in4x_F2_reg_n_0_[72]\,
      Q(69) => \in4x_F2_reg_n_0_[71]\,
      Q(68) => \in4x_F2_reg_n_0_[70]\,
      Q(67) => \in4x_F2_reg_n_0_[69]\,
      Q(66) => \in4x_F2_reg_n_0_[68]\,
      Q(65) => \in4x_F2_reg_n_0_[67]\,
      Q(64) => \in4x_F2_reg_n_0_[66]\,
      Q(63) => \in4x_F2_reg_n_0_[65]\,
      Q(62) => \in4x_F2_reg_n_0_[64]\,
      Q(61) => \in4x_F2_reg_n_0_[63]\,
      Q(60) => \in4x_F2_reg_n_0_[62]\,
      Q(59) => \in4x_F2_reg_n_0_[61]\,
      Q(58) => \in4x_F2_reg_n_0_[60]\,
      Q(57) => \in4x_F2_reg_n_0_[59]\,
      Q(56) => \in4x_F2_reg_n_0_[58]\,
      Q(55) => \in4x_F2_reg_n_0_[57]\,
      Q(54) => \in4x_F2_reg_n_0_[56]\,
      Q(53) => \in4x_F2_reg_n_0_[55]\,
      Q(52) => \in4x_F2_reg_n_0_[54]\,
      Q(51) => \in4x_F2_reg_n_0_[53]\,
      Q(50) => \in4x_F2_reg_n_0_[52]\,
      Q(49) => \in4x_F2_reg_n_0_[51]\,
      Q(48) => \in4x_F2_reg_n_0_[50]\,
      Q(47) => \in4x_F2_reg_n_0_[49]\,
      Q(46) => \in4x_F2_reg_n_0_[48]\,
      Q(45) => \in4x_F2_reg_n_0_[47]\,
      Q(44) => \in4x_F2_reg_n_0_[46]\,
      Q(43) => \in4x_F2_reg_n_0_[45]\,
      Q(42) => \in4x_F2_reg_n_0_[44]\,
      Q(41) => \in4x_F2_reg_n_0_[43]\,
      Q(40) => \in4x_F2_reg_n_0_[42]\,
      Q(39) => \in4x_F2_reg_n_0_[41]\,
      Q(38) => \in4x_F2_reg_n_0_[40]\,
      Q(37) => \in4x_F2_reg_n_0_[39]\,
      Q(36) => \in4x_F2_reg_n_0_[38]\,
      Q(35) => \in4x_F2_reg_n_0_[37]\,
      Q(34) => \in4x_F2_reg_n_0_[36]\,
      Q(33) => \in4x_F2_reg_n_0_[35]\,
      Q(32) => \in4x_F2_reg_n_0_[34]\,
      Q(31) => \in4x_F2_reg_n_0_[33]\,
      Q(30) => \in4x_F2_reg_n_0_[32]\,
      Q(29) => \in4x_F2_reg_n_0_[31]\,
      Q(28) => \in4x_F2_reg_n_0_[30]\,
      Q(27) => \in4x_F2_reg_n_0_[29]\,
      Q(26) => \in4x_F2_reg_n_0_[28]\,
      Q(25) => \in4x_F2_reg_n_0_[27]\,
      Q(24) => \in4x_F2_reg_n_0_[26]\,
      Q(23) => \in4x_F2_reg_n_0_[25]\,
      Q(22) => \in4x_F2_reg_n_0_[24]\,
      Q(21) => \in4x_F2_reg_n_0_[23]\,
      Q(20) => \in4x_F2_reg_n_0_[22]\,
      Q(19) => \in4x_F2_reg_n_0_[21]\,
      Q(18) => \in4x_F2_reg_n_0_[20]\,
      Q(17) => \in4x_F2_reg_n_0_[19]\,
      Q(16) => \in4x_F2_reg_n_0_[18]\,
      Q(15) => \in4x_F2_reg_n_0_[17]\,
      Q(14) => \in4x_F2_reg_n_0_[16]\,
      Q(13) => \in4x_F2_reg_n_0_[15]\,
      Q(12) => \in4x_F2_reg_n_0_[14]\,
      Q(11) => \in4x_F2_reg_n_0_[13]\,
      Q(10) => \in4x_F2_reg_n_0_[12]\,
      Q(9) => \in4x_F2_reg_n_0_[11]\,
      Q(8) => \in4x_F2_reg_n_0_[10]\,
      Q(7) => \in4x_F2_reg_n_0_[9]\,
      Q(6) => \in4x_F2_reg_n_0_[8]\,
      Q(5) => \in4x_F2_reg_n_0_[7]\,
      Q(4) => \in4x_F2_reg_n_0_[6]\,
      Q(3) => \in4x_F2_reg_n_0_[5]\,
      Q(2) => \in4x_F2_reg_n_0_[4]\,
      Q(1) => \in4x_F2_reg_n_0_[3]\,
      Q(0) => \in4x_F2_reg_n_0_[2]\,
      \result_DDR_F2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20)
    );
MISO_rising_edge_13: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_34
     port map (
      D(15 downto 0) => in_DDR_G1(15 downto 0),
      Q(71) => \in4x_G1_reg_n_0_[73]\,
      Q(70) => \in4x_G1_reg_n_0_[72]\,
      Q(69) => \in4x_G1_reg_n_0_[71]\,
      Q(68) => \in4x_G1_reg_n_0_[70]\,
      Q(67) => \in4x_G1_reg_n_0_[69]\,
      Q(66) => \in4x_G1_reg_n_0_[68]\,
      Q(65) => \in4x_G1_reg_n_0_[67]\,
      Q(64) => \in4x_G1_reg_n_0_[66]\,
      Q(63) => \in4x_G1_reg_n_0_[65]\,
      Q(62) => \in4x_G1_reg_n_0_[64]\,
      Q(61) => \in4x_G1_reg_n_0_[63]\,
      Q(60) => \in4x_G1_reg_n_0_[62]\,
      Q(59) => \in4x_G1_reg_n_0_[61]\,
      Q(58) => \in4x_G1_reg_n_0_[60]\,
      Q(57) => \in4x_G1_reg_n_0_[59]\,
      Q(56) => \in4x_G1_reg_n_0_[58]\,
      Q(55) => \in4x_G1_reg_n_0_[57]\,
      Q(54) => \in4x_G1_reg_n_0_[56]\,
      Q(53) => \in4x_G1_reg_n_0_[55]\,
      Q(52) => \in4x_G1_reg_n_0_[54]\,
      Q(51) => \in4x_G1_reg_n_0_[53]\,
      Q(50) => \in4x_G1_reg_n_0_[52]\,
      Q(49) => \in4x_G1_reg_n_0_[51]\,
      Q(48) => \in4x_G1_reg_n_0_[50]\,
      Q(47) => \in4x_G1_reg_n_0_[49]\,
      Q(46) => \in4x_G1_reg_n_0_[48]\,
      Q(45) => \in4x_G1_reg_n_0_[47]\,
      Q(44) => \in4x_G1_reg_n_0_[46]\,
      Q(43) => \in4x_G1_reg_n_0_[45]\,
      Q(42) => \in4x_G1_reg_n_0_[44]\,
      Q(41) => \in4x_G1_reg_n_0_[43]\,
      Q(40) => \in4x_G1_reg_n_0_[42]\,
      Q(39) => \in4x_G1_reg_n_0_[41]\,
      Q(38) => \in4x_G1_reg_n_0_[40]\,
      Q(37) => \in4x_G1_reg_n_0_[39]\,
      Q(36) => \in4x_G1_reg_n_0_[38]\,
      Q(35) => \in4x_G1_reg_n_0_[37]\,
      Q(34) => \in4x_G1_reg_n_0_[36]\,
      Q(33) => \in4x_G1_reg_n_0_[35]\,
      Q(32) => \in4x_G1_reg_n_0_[34]\,
      Q(31) => \in4x_G1_reg_n_0_[33]\,
      Q(30) => \in4x_G1_reg_n_0_[32]\,
      Q(29) => \in4x_G1_reg_n_0_[31]\,
      Q(28) => \in4x_G1_reg_n_0_[30]\,
      Q(27) => \in4x_G1_reg_n_0_[29]\,
      Q(26) => \in4x_G1_reg_n_0_[28]\,
      Q(25) => \in4x_G1_reg_n_0_[27]\,
      Q(24) => \in4x_G1_reg_n_0_[26]\,
      Q(23) => \in4x_G1_reg_n_0_[25]\,
      Q(22) => \in4x_G1_reg_n_0_[24]\,
      Q(21) => \in4x_G1_reg_n_0_[23]\,
      Q(20) => \in4x_G1_reg_n_0_[22]\,
      Q(19) => \in4x_G1_reg_n_0_[21]\,
      Q(18) => \in4x_G1_reg_n_0_[20]\,
      Q(17) => \in4x_G1_reg_n_0_[19]\,
      Q(16) => \in4x_G1_reg_n_0_[18]\,
      Q(15) => \in4x_G1_reg_n_0_[17]\,
      Q(14) => \in4x_G1_reg_n_0_[16]\,
      Q(13) => \in4x_G1_reg_n_0_[15]\,
      Q(12) => \in4x_G1_reg_n_0_[14]\,
      Q(11) => \in4x_G1_reg_n_0_[13]\,
      Q(10) => \in4x_G1_reg_n_0_[12]\,
      Q(9) => \in4x_G1_reg_n_0_[11]\,
      Q(8) => \in4x_G1_reg_n_0_[10]\,
      Q(7) => \in4x_G1_reg_n_0_[9]\,
      Q(6) => \in4x_G1_reg_n_0_[8]\,
      Q(5) => \in4x_G1_reg_n_0_[7]\,
      Q(4) => \in4x_G1_reg_n_0_[6]\,
      Q(3) => \in4x_G1_reg_n_0_[5]\,
      Q(2) => \in4x_G1_reg_n_0_[4]\,
      Q(1) => \in4x_G1_reg_n_0_[3]\,
      Q(0) => \in4x_G1_reg_n_0_[2]\,
      \result_DDR_G1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_rising_edge_14: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_35
     port map (
      D(15 downto 0) => in_DDR_G2(15 downto 0),
      Q(71) => \in4x_G2_reg_n_0_[73]\,
      Q(70) => \in4x_G2_reg_n_0_[72]\,
      Q(69) => \in4x_G2_reg_n_0_[71]\,
      Q(68) => \in4x_G2_reg_n_0_[70]\,
      Q(67) => \in4x_G2_reg_n_0_[69]\,
      Q(66) => \in4x_G2_reg_n_0_[68]\,
      Q(65) => \in4x_G2_reg_n_0_[67]\,
      Q(64) => \in4x_G2_reg_n_0_[66]\,
      Q(63) => \in4x_G2_reg_n_0_[65]\,
      Q(62) => \in4x_G2_reg_n_0_[64]\,
      Q(61) => \in4x_G2_reg_n_0_[63]\,
      Q(60) => \in4x_G2_reg_n_0_[62]\,
      Q(59) => \in4x_G2_reg_n_0_[61]\,
      Q(58) => \in4x_G2_reg_n_0_[60]\,
      Q(57) => \in4x_G2_reg_n_0_[59]\,
      Q(56) => \in4x_G2_reg_n_0_[58]\,
      Q(55) => \in4x_G2_reg_n_0_[57]\,
      Q(54) => \in4x_G2_reg_n_0_[56]\,
      Q(53) => \in4x_G2_reg_n_0_[55]\,
      Q(52) => \in4x_G2_reg_n_0_[54]\,
      Q(51) => \in4x_G2_reg_n_0_[53]\,
      Q(50) => \in4x_G2_reg_n_0_[52]\,
      Q(49) => \in4x_G2_reg_n_0_[51]\,
      Q(48) => \in4x_G2_reg_n_0_[50]\,
      Q(47) => \in4x_G2_reg_n_0_[49]\,
      Q(46) => \in4x_G2_reg_n_0_[48]\,
      Q(45) => \in4x_G2_reg_n_0_[47]\,
      Q(44) => \in4x_G2_reg_n_0_[46]\,
      Q(43) => \in4x_G2_reg_n_0_[45]\,
      Q(42) => \in4x_G2_reg_n_0_[44]\,
      Q(41) => \in4x_G2_reg_n_0_[43]\,
      Q(40) => \in4x_G2_reg_n_0_[42]\,
      Q(39) => \in4x_G2_reg_n_0_[41]\,
      Q(38) => \in4x_G2_reg_n_0_[40]\,
      Q(37) => \in4x_G2_reg_n_0_[39]\,
      Q(36) => \in4x_G2_reg_n_0_[38]\,
      Q(35) => \in4x_G2_reg_n_0_[37]\,
      Q(34) => \in4x_G2_reg_n_0_[36]\,
      Q(33) => \in4x_G2_reg_n_0_[35]\,
      Q(32) => \in4x_G2_reg_n_0_[34]\,
      Q(31) => \in4x_G2_reg_n_0_[33]\,
      Q(30) => \in4x_G2_reg_n_0_[32]\,
      Q(29) => \in4x_G2_reg_n_0_[31]\,
      Q(28) => \in4x_G2_reg_n_0_[30]\,
      Q(27) => \in4x_G2_reg_n_0_[29]\,
      Q(26) => \in4x_G2_reg_n_0_[28]\,
      Q(25) => \in4x_G2_reg_n_0_[27]\,
      Q(24) => \in4x_G2_reg_n_0_[26]\,
      Q(23) => \in4x_G2_reg_n_0_[25]\,
      Q(22) => \in4x_G2_reg_n_0_[24]\,
      Q(21) => \in4x_G2_reg_n_0_[23]\,
      Q(20) => \in4x_G2_reg_n_0_[22]\,
      Q(19) => \in4x_G2_reg_n_0_[21]\,
      Q(18) => \in4x_G2_reg_n_0_[20]\,
      Q(17) => \in4x_G2_reg_n_0_[19]\,
      Q(16) => \in4x_G2_reg_n_0_[18]\,
      Q(15) => \in4x_G2_reg_n_0_[17]\,
      Q(14) => \in4x_G2_reg_n_0_[16]\,
      Q(13) => \in4x_G2_reg_n_0_[15]\,
      Q(12) => \in4x_G2_reg_n_0_[14]\,
      Q(11) => \in4x_G2_reg_n_0_[13]\,
      Q(10) => \in4x_G2_reg_n_0_[12]\,
      Q(9) => \in4x_G2_reg_n_0_[11]\,
      Q(8) => \in4x_G2_reg_n_0_[10]\,
      Q(7) => \in4x_G2_reg_n_0_[9]\,
      Q(6) => \in4x_G2_reg_n_0_[8]\,
      Q(5) => \in4x_G2_reg_n_0_[7]\,
      Q(4) => \in4x_G2_reg_n_0_[6]\,
      Q(3) => \in4x_G2_reg_n_0_[5]\,
      Q(2) => \in4x_G2_reg_n_0_[4]\,
      Q(1) => \in4x_G2_reg_n_0_[3]\,
      Q(0) => \in4x_G2_reg_n_0_[2]\,
      \result_DDR_G2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_rising_edge_15: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_36
     port map (
      D(15 downto 0) => in_DDR_H1(15 downto 0),
      Q(71) => \in4x_H1_reg_n_0_[73]\,
      Q(70) => \in4x_H1_reg_n_0_[72]\,
      Q(69) => \in4x_H1_reg_n_0_[71]\,
      Q(68) => \in4x_H1_reg_n_0_[70]\,
      Q(67) => \in4x_H1_reg_n_0_[69]\,
      Q(66) => \in4x_H1_reg_n_0_[68]\,
      Q(65) => \in4x_H1_reg_n_0_[67]\,
      Q(64) => \in4x_H1_reg_n_0_[66]\,
      Q(63) => \in4x_H1_reg_n_0_[65]\,
      Q(62) => \in4x_H1_reg_n_0_[64]\,
      Q(61) => \in4x_H1_reg_n_0_[63]\,
      Q(60) => \in4x_H1_reg_n_0_[62]\,
      Q(59) => \in4x_H1_reg_n_0_[61]\,
      Q(58) => \in4x_H1_reg_n_0_[60]\,
      Q(57) => \in4x_H1_reg_n_0_[59]\,
      Q(56) => \in4x_H1_reg_n_0_[58]\,
      Q(55) => \in4x_H1_reg_n_0_[57]\,
      Q(54) => \in4x_H1_reg_n_0_[56]\,
      Q(53) => \in4x_H1_reg_n_0_[55]\,
      Q(52) => \in4x_H1_reg_n_0_[54]\,
      Q(51) => \in4x_H1_reg_n_0_[53]\,
      Q(50) => \in4x_H1_reg_n_0_[52]\,
      Q(49) => \in4x_H1_reg_n_0_[51]\,
      Q(48) => \in4x_H1_reg_n_0_[50]\,
      Q(47) => \in4x_H1_reg_n_0_[49]\,
      Q(46) => \in4x_H1_reg_n_0_[48]\,
      Q(45) => \in4x_H1_reg_n_0_[47]\,
      Q(44) => \in4x_H1_reg_n_0_[46]\,
      Q(43) => \in4x_H1_reg_n_0_[45]\,
      Q(42) => \in4x_H1_reg_n_0_[44]\,
      Q(41) => \in4x_H1_reg_n_0_[43]\,
      Q(40) => \in4x_H1_reg_n_0_[42]\,
      Q(39) => \in4x_H1_reg_n_0_[41]\,
      Q(38) => \in4x_H1_reg_n_0_[40]\,
      Q(37) => \in4x_H1_reg_n_0_[39]\,
      Q(36) => \in4x_H1_reg_n_0_[38]\,
      Q(35) => \in4x_H1_reg_n_0_[37]\,
      Q(34) => \in4x_H1_reg_n_0_[36]\,
      Q(33) => \in4x_H1_reg_n_0_[35]\,
      Q(32) => \in4x_H1_reg_n_0_[34]\,
      Q(31) => \in4x_H1_reg_n_0_[33]\,
      Q(30) => \in4x_H1_reg_n_0_[32]\,
      Q(29) => \in4x_H1_reg_n_0_[31]\,
      Q(28) => \in4x_H1_reg_n_0_[30]\,
      Q(27) => \in4x_H1_reg_n_0_[29]\,
      Q(26) => \in4x_H1_reg_n_0_[28]\,
      Q(25) => \in4x_H1_reg_n_0_[27]\,
      Q(24) => \in4x_H1_reg_n_0_[26]\,
      Q(23) => \in4x_H1_reg_n_0_[25]\,
      Q(22) => \in4x_H1_reg_n_0_[24]\,
      Q(21) => \in4x_H1_reg_n_0_[23]\,
      Q(20) => \in4x_H1_reg_n_0_[22]\,
      Q(19) => \in4x_H1_reg_n_0_[21]\,
      Q(18) => \in4x_H1_reg_n_0_[20]\,
      Q(17) => \in4x_H1_reg_n_0_[19]\,
      Q(16) => \in4x_H1_reg_n_0_[18]\,
      Q(15) => \in4x_H1_reg_n_0_[17]\,
      Q(14) => \in4x_H1_reg_n_0_[16]\,
      Q(13) => \in4x_H1_reg_n_0_[15]\,
      Q(12) => \in4x_H1_reg_n_0_[14]\,
      Q(11) => \in4x_H1_reg_n_0_[13]\,
      Q(10) => \in4x_H1_reg_n_0_[12]\,
      Q(9) => \in4x_H1_reg_n_0_[11]\,
      Q(8) => \in4x_H1_reg_n_0_[10]\,
      Q(7) => \in4x_H1_reg_n_0_[9]\,
      Q(6) => \in4x_H1_reg_n_0_[8]\,
      Q(5) => \in4x_H1_reg_n_0_[7]\,
      Q(4) => \in4x_H1_reg_n_0_[6]\,
      Q(3) => \in4x_H1_reg_n_0_[5]\,
      Q(2) => \in4x_H1_reg_n_0_[4]\,
      Q(1) => \in4x_H1_reg_n_0_[3]\,
      Q(0) => \in4x_H1_reg_n_0_[2]\,
      \result_DDR_H1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28)
    );
MISO_rising_edge_16: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_37
     port map (
      D(15 downto 0) => in_DDR_H2(15 downto 0),
      \result_DDR_H2_reg[0]\ => \in4x_H2_reg_n_0_[73]\,
      \result_DDR_H2_reg[0]_0\ => \in4x_H2_reg_n_0_[72]\,
      \result_DDR_H2_reg[0]_1\ => \in4x_H2_reg_n_0_[71]\,
      \result_DDR_H2_reg[0]_2\ => \in4x_H2_reg_n_0_[70]\,
      \result_DDR_H2_reg[10]\ => \in4x_H2_reg_n_0_[33]\,
      \result_DDR_H2_reg[10]_0\ => \in4x_H2_reg_n_0_[32]\,
      \result_DDR_H2_reg[10]_1\ => \in4x_H2_reg_n_0_[31]\,
      \result_DDR_H2_reg[10]_2\ => \in4x_H2_reg_n_0_[30]\,
      \result_DDR_H2_reg[11]\ => \in4x_H2_reg_n_0_[29]\,
      \result_DDR_H2_reg[11]_0\ => \in4x_H2_reg_n_0_[28]\,
      \result_DDR_H2_reg[11]_1\ => \in4x_H2_reg_n_0_[27]\,
      \result_DDR_H2_reg[11]_2\ => \in4x_H2_reg_n_0_[26]\,
      \result_DDR_H2_reg[12]\ => \in4x_H2_reg_n_0_[25]\,
      \result_DDR_H2_reg[12]_0\ => \in4x_H2_reg_n_0_[24]\,
      \result_DDR_H2_reg[12]_1\ => \in4x_H2_reg_n_0_[23]\,
      \result_DDR_H2_reg[12]_2\ => \in4x_H2_reg_n_0_[22]\,
      \result_DDR_H2_reg[13]\ => \in4x_H2_reg_n_0_[21]\,
      \result_DDR_H2_reg[13]_0\ => \in4x_H2_reg_n_0_[20]\,
      \result_DDR_H2_reg[13]_1\ => \in4x_H2_reg_n_0_[19]\,
      \result_DDR_H2_reg[13]_2\ => \in4x_H2_reg_n_0_[18]\,
      \result_DDR_H2_reg[14]\ => \in4x_H2_reg_n_0_[17]\,
      \result_DDR_H2_reg[14]_0\ => \in4x_H2_reg_n_0_[16]\,
      \result_DDR_H2_reg[14]_1\ => \in4x_H2_reg_n_0_[15]\,
      \result_DDR_H2_reg[14]_2\ => \in4x_H2_reg_n_0_[14]\,
      \result_DDR_H2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28),
      \result_DDR_H2_reg[15]_0\ => \in4x_H2_reg_n_0_[13]\,
      \result_DDR_H2_reg[15]_1\ => \in4x_H2_reg_n_0_[5]\,
      \result_DDR_H2_reg[15]_10\ => \in4x_H2_reg_n_0_[11]\,
      \result_DDR_H2_reg[15]_11\ => \in4x_H2_reg_n_0_[10]\,
      \result_DDR_H2_reg[15]_2\ => \in4x_H2_reg_n_0_[4]\,
      \result_DDR_H2_reg[15]_3\ => \in4x_H2_reg_n_0_[3]\,
      \result_DDR_H2_reg[15]_4\ => \in4x_H2_reg_n_0_[2]\,
      \result_DDR_H2_reg[15]_5\ => \in4x_H2_reg_n_0_[9]\,
      \result_DDR_H2_reg[15]_6\ => \in4x_H2_reg_n_0_[8]\,
      \result_DDR_H2_reg[15]_7\ => \in4x_H2_reg_n_0_[7]\,
      \result_DDR_H2_reg[15]_8\ => \in4x_H2_reg_n_0_[6]\,
      \result_DDR_H2_reg[15]_9\ => \in4x_H2_reg_n_0_[12]\,
      \result_DDR_H2_reg[1]\ => \in4x_H2_reg_n_0_[69]\,
      \result_DDR_H2_reg[1]_0\ => \in4x_H2_reg_n_0_[68]\,
      \result_DDR_H2_reg[1]_1\ => \in4x_H2_reg_n_0_[67]\,
      \result_DDR_H2_reg[1]_2\ => \in4x_H2_reg_n_0_[66]\,
      \result_DDR_H2_reg[2]\ => \in4x_H2_reg_n_0_[65]\,
      \result_DDR_H2_reg[2]_0\ => \in4x_H2_reg_n_0_[64]\,
      \result_DDR_H2_reg[2]_1\ => \in4x_H2_reg_n_0_[63]\,
      \result_DDR_H2_reg[2]_2\ => \in4x_H2_reg_n_0_[62]\,
      \result_DDR_H2_reg[3]\ => \in4x_H2_reg_n_0_[61]\,
      \result_DDR_H2_reg[3]_0\ => \in4x_H2_reg_n_0_[60]\,
      \result_DDR_H2_reg[3]_1\ => \in4x_H2_reg_n_0_[59]\,
      \result_DDR_H2_reg[3]_2\ => \in4x_H2_reg_n_0_[58]\,
      \result_DDR_H2_reg[4]\ => \in4x_H2_reg_n_0_[57]\,
      \result_DDR_H2_reg[4]_0\ => \in4x_H2_reg_n_0_[56]\,
      \result_DDR_H2_reg[4]_1\ => \in4x_H2_reg_n_0_[55]\,
      \result_DDR_H2_reg[4]_2\ => \in4x_H2_reg_n_0_[54]\,
      \result_DDR_H2_reg[5]\ => \in4x_H2_reg_n_0_[53]\,
      \result_DDR_H2_reg[5]_0\ => \in4x_H2_reg_n_0_[52]\,
      \result_DDR_H2_reg[5]_1\ => \in4x_H2_reg_n_0_[51]\,
      \result_DDR_H2_reg[5]_2\ => \in4x_H2_reg_n_0_[50]\,
      \result_DDR_H2_reg[6]\ => \in4x_H2_reg_n_0_[49]\,
      \result_DDR_H2_reg[6]_0\ => \in4x_H2_reg_n_0_[48]\,
      \result_DDR_H2_reg[6]_1\ => \in4x_H2_reg_n_0_[47]\,
      \result_DDR_H2_reg[6]_2\ => \in4x_H2_reg_n_0_[46]\,
      \result_DDR_H2_reg[7]\ => \in4x_H2_reg_n_0_[45]\,
      \result_DDR_H2_reg[7]_0\ => \in4x_H2_reg_n_0_[44]\,
      \result_DDR_H2_reg[7]_1\ => \in4x_H2_reg_n_0_[43]\,
      \result_DDR_H2_reg[7]_2\ => \in4x_H2_reg_n_0_[42]\,
      \result_DDR_H2_reg[8]\ => \in4x_H2_reg_n_0_[41]\,
      \result_DDR_H2_reg[8]_0\ => \in4x_H2_reg_n_0_[40]\,
      \result_DDR_H2_reg[8]_1\ => \in4x_H2_reg_n_0_[39]\,
      \result_DDR_H2_reg[8]_2\ => \in4x_H2_reg_n_0_[38]\,
      \result_DDR_H2_reg[9]\ => \in4x_H2_reg_n_0_[37]\,
      \result_DDR_H2_reg[9]_0\ => \in4x_H2_reg_n_0_[36]\,
      \result_DDR_H2_reg[9]_1\ => \in4x_H2_reg_n_0_[35]\,
      \result_DDR_H2_reg[9]_2\ => \in4x_H2_reg_n_0_[34]\
    );
MISO_rising_edge_17: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_38
     port map (
      D(15 downto 0) => in_DDR_I1(15 downto 0),
      \result_DDR_I1_reg[0]\ => \in4x_I1_reg_n_0_[73]\,
      \result_DDR_I1_reg[0]_0\ => \in4x_I1_reg_n_0_[72]\,
      \result_DDR_I1_reg[0]_1\ => \in4x_I1_reg_n_0_[71]\,
      \result_DDR_I1_reg[0]_2\ => \in4x_I1_reg_n_0_[70]\,
      \result_DDR_I1_reg[10]\ => \in4x_I1_reg_n_0_[33]\,
      \result_DDR_I1_reg[10]_0\ => \in4x_I1_reg_n_0_[32]\,
      \result_DDR_I1_reg[10]_1\ => \in4x_I1_reg_n_0_[31]\,
      \result_DDR_I1_reg[10]_2\ => \in4x_I1_reg_n_0_[30]\,
      \result_DDR_I1_reg[11]\ => \in4x_I1_reg_n_0_[29]\,
      \result_DDR_I1_reg[11]_0\ => \in4x_I1_reg_n_0_[28]\,
      \result_DDR_I1_reg[11]_1\ => \in4x_I1_reg_n_0_[27]\,
      \result_DDR_I1_reg[11]_2\ => \in4x_I1_reg_n_0_[26]\,
      \result_DDR_I1_reg[12]\ => \in4x_I1_reg_n_0_[25]\,
      \result_DDR_I1_reg[12]_0\ => \in4x_I1_reg_n_0_[24]\,
      \result_DDR_I1_reg[12]_1\ => \in4x_I1_reg_n_0_[23]\,
      \result_DDR_I1_reg[12]_2\ => \in4x_I1_reg_n_0_[22]\,
      \result_DDR_I1_reg[13]\ => \in4x_I1_reg_n_0_[21]\,
      \result_DDR_I1_reg[13]_0\ => \in4x_I1_reg_n_0_[20]\,
      \result_DDR_I1_reg[13]_1\ => \in4x_I1_reg_n_0_[19]\,
      \result_DDR_I1_reg[13]_2\ => \in4x_I1_reg_n_0_[18]\,
      \result_DDR_I1_reg[14]\ => \in4x_I1_reg_n_0_[17]\,
      \result_DDR_I1_reg[14]_0\ => \in4x_I1_reg_n_0_[16]\,
      \result_DDR_I1_reg[14]_1\ => \in4x_I1_reg_n_0_[15]\,
      \result_DDR_I1_reg[14]_2\ => \in4x_I1_reg_n_0_[14]\,
      \result_DDR_I1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0),
      \result_DDR_I1_reg[15]_0\ => \in4x_I1_reg_n_0_[13]\,
      \result_DDR_I1_reg[15]_1\ => \in4x_I1_reg_n_0_[5]\,
      \result_DDR_I1_reg[15]_10\ => \in4x_I1_reg_n_0_[11]\,
      \result_DDR_I1_reg[15]_11\ => \in4x_I1_reg_n_0_[10]\,
      \result_DDR_I1_reg[15]_2\ => \in4x_I1_reg_n_0_[4]\,
      \result_DDR_I1_reg[15]_3\ => \in4x_I1_reg_n_0_[3]\,
      \result_DDR_I1_reg[15]_4\ => \in4x_I1_reg_n_0_[2]\,
      \result_DDR_I1_reg[15]_5\ => \in4x_I1_reg_n_0_[9]\,
      \result_DDR_I1_reg[15]_6\ => \in4x_I1_reg_n_0_[8]\,
      \result_DDR_I1_reg[15]_7\ => \in4x_I1_reg_n_0_[7]\,
      \result_DDR_I1_reg[15]_8\ => \in4x_I1_reg_n_0_[6]\,
      \result_DDR_I1_reg[15]_9\ => \in4x_I1_reg_n_0_[12]\,
      \result_DDR_I1_reg[1]\ => \in4x_I1_reg_n_0_[69]\,
      \result_DDR_I1_reg[1]_0\ => \in4x_I1_reg_n_0_[68]\,
      \result_DDR_I1_reg[1]_1\ => \in4x_I1_reg_n_0_[67]\,
      \result_DDR_I1_reg[1]_2\ => \in4x_I1_reg_n_0_[66]\,
      \result_DDR_I1_reg[2]\ => \in4x_I1_reg_n_0_[65]\,
      \result_DDR_I1_reg[2]_0\ => \in4x_I1_reg_n_0_[64]\,
      \result_DDR_I1_reg[2]_1\ => \in4x_I1_reg_n_0_[63]\,
      \result_DDR_I1_reg[2]_2\ => \in4x_I1_reg_n_0_[62]\,
      \result_DDR_I1_reg[3]\ => \in4x_I1_reg_n_0_[61]\,
      \result_DDR_I1_reg[3]_0\ => \in4x_I1_reg_n_0_[60]\,
      \result_DDR_I1_reg[3]_1\ => \in4x_I1_reg_n_0_[59]\,
      \result_DDR_I1_reg[3]_2\ => \in4x_I1_reg_n_0_[58]\,
      \result_DDR_I1_reg[4]\ => \in4x_I1_reg_n_0_[57]\,
      \result_DDR_I1_reg[4]_0\ => \in4x_I1_reg_n_0_[56]\,
      \result_DDR_I1_reg[4]_1\ => \in4x_I1_reg_n_0_[55]\,
      \result_DDR_I1_reg[4]_2\ => \in4x_I1_reg_n_0_[54]\,
      \result_DDR_I1_reg[5]\ => \in4x_I1_reg_n_0_[53]\,
      \result_DDR_I1_reg[5]_0\ => \in4x_I1_reg_n_0_[52]\,
      \result_DDR_I1_reg[5]_1\ => \in4x_I1_reg_n_0_[51]\,
      \result_DDR_I1_reg[5]_2\ => \in4x_I1_reg_n_0_[50]\,
      \result_DDR_I1_reg[6]\ => \in4x_I1_reg_n_0_[49]\,
      \result_DDR_I1_reg[6]_0\ => \in4x_I1_reg_n_0_[48]\,
      \result_DDR_I1_reg[6]_1\ => \in4x_I1_reg_n_0_[47]\,
      \result_DDR_I1_reg[6]_2\ => \in4x_I1_reg_n_0_[46]\,
      \result_DDR_I1_reg[7]\ => \in4x_I1_reg_n_0_[45]\,
      \result_DDR_I1_reg[7]_0\ => \in4x_I1_reg_n_0_[44]\,
      \result_DDR_I1_reg[7]_1\ => \in4x_I1_reg_n_0_[43]\,
      \result_DDR_I1_reg[7]_2\ => \in4x_I1_reg_n_0_[42]\,
      \result_DDR_I1_reg[8]\ => \in4x_I1_reg_n_0_[41]\,
      \result_DDR_I1_reg[8]_0\ => \in4x_I1_reg_n_0_[40]\,
      \result_DDR_I1_reg[8]_1\ => \in4x_I1_reg_n_0_[39]\,
      \result_DDR_I1_reg[8]_2\ => \in4x_I1_reg_n_0_[38]\,
      \result_DDR_I1_reg[9]\ => \in4x_I1_reg_n_0_[37]\,
      \result_DDR_I1_reg[9]_0\ => \in4x_I1_reg_n_0_[36]\,
      \result_DDR_I1_reg[9]_1\ => \in4x_I1_reg_n_0_[35]\,
      \result_DDR_I1_reg[9]_2\ => \in4x_I1_reg_n_0_[34]\
    );
MISO_rising_edge_18: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_39
     port map (
      D(15 downto 0) => in_DDR_I2(15 downto 0),
      \result_DDR_I2_reg[0]\ => \in4x_I2_reg_n_0_[73]\,
      \result_DDR_I2_reg[0]_0\ => \in4x_I2_reg_n_0_[72]\,
      \result_DDR_I2_reg[0]_1\ => \in4x_I2_reg_n_0_[71]\,
      \result_DDR_I2_reg[0]_2\ => \in4x_I2_reg_n_0_[70]\,
      \result_DDR_I2_reg[10]\ => \in4x_I2_reg_n_0_[33]\,
      \result_DDR_I2_reg[10]_0\ => \in4x_I2_reg_n_0_[32]\,
      \result_DDR_I2_reg[10]_1\ => \in4x_I2_reg_n_0_[31]\,
      \result_DDR_I2_reg[10]_2\ => \in4x_I2_reg_n_0_[30]\,
      \result_DDR_I2_reg[11]\ => \in4x_I2_reg_n_0_[29]\,
      \result_DDR_I2_reg[11]_0\ => \in4x_I2_reg_n_0_[28]\,
      \result_DDR_I2_reg[11]_1\ => \in4x_I2_reg_n_0_[27]\,
      \result_DDR_I2_reg[11]_2\ => \in4x_I2_reg_n_0_[26]\,
      \result_DDR_I2_reg[12]\ => \in4x_I2_reg_n_0_[25]\,
      \result_DDR_I2_reg[12]_0\ => \in4x_I2_reg_n_0_[24]\,
      \result_DDR_I2_reg[12]_1\ => \in4x_I2_reg_n_0_[23]\,
      \result_DDR_I2_reg[12]_2\ => \in4x_I2_reg_n_0_[22]\,
      \result_DDR_I2_reg[13]\ => \in4x_I2_reg_n_0_[21]\,
      \result_DDR_I2_reg[13]_0\ => \in4x_I2_reg_n_0_[20]\,
      \result_DDR_I2_reg[13]_1\ => \in4x_I2_reg_n_0_[19]\,
      \result_DDR_I2_reg[13]_2\ => \in4x_I2_reg_n_0_[18]\,
      \result_DDR_I2_reg[14]\ => \in4x_I2_reg_n_0_[17]\,
      \result_DDR_I2_reg[14]_0\ => \in4x_I2_reg_n_0_[16]\,
      \result_DDR_I2_reg[14]_1\ => \in4x_I2_reg_n_0_[15]\,
      \result_DDR_I2_reg[14]_2\ => \in4x_I2_reg_n_0_[14]\,
      \result_DDR_I2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0),
      \result_DDR_I2_reg[15]_0\ => \in4x_I2_reg_n_0_[13]\,
      \result_DDR_I2_reg[15]_1\ => \in4x_I2_reg_n_0_[5]\,
      \result_DDR_I2_reg[15]_10\ => \in4x_I2_reg_n_0_[11]\,
      \result_DDR_I2_reg[15]_11\ => \in4x_I2_reg_n_0_[10]\,
      \result_DDR_I2_reg[15]_2\ => \in4x_I2_reg_n_0_[4]\,
      \result_DDR_I2_reg[15]_3\ => \in4x_I2_reg_n_0_[3]\,
      \result_DDR_I2_reg[15]_4\ => \in4x_I2_reg_n_0_[2]\,
      \result_DDR_I2_reg[15]_5\ => \in4x_I2_reg_n_0_[9]\,
      \result_DDR_I2_reg[15]_6\ => \in4x_I2_reg_n_0_[8]\,
      \result_DDR_I2_reg[15]_7\ => \in4x_I2_reg_n_0_[7]\,
      \result_DDR_I2_reg[15]_8\ => \in4x_I2_reg_n_0_[6]\,
      \result_DDR_I2_reg[15]_9\ => \in4x_I2_reg_n_0_[12]\,
      \result_DDR_I2_reg[1]\ => \in4x_I2_reg_n_0_[69]\,
      \result_DDR_I2_reg[1]_0\ => \in4x_I2_reg_n_0_[68]\,
      \result_DDR_I2_reg[1]_1\ => \in4x_I2_reg_n_0_[67]\,
      \result_DDR_I2_reg[1]_2\ => \in4x_I2_reg_n_0_[66]\,
      \result_DDR_I2_reg[2]\ => \in4x_I2_reg_n_0_[65]\,
      \result_DDR_I2_reg[2]_0\ => \in4x_I2_reg_n_0_[64]\,
      \result_DDR_I2_reg[2]_1\ => \in4x_I2_reg_n_0_[63]\,
      \result_DDR_I2_reg[2]_2\ => \in4x_I2_reg_n_0_[62]\,
      \result_DDR_I2_reg[3]\ => \in4x_I2_reg_n_0_[61]\,
      \result_DDR_I2_reg[3]_0\ => \in4x_I2_reg_n_0_[60]\,
      \result_DDR_I2_reg[3]_1\ => \in4x_I2_reg_n_0_[59]\,
      \result_DDR_I2_reg[3]_2\ => \in4x_I2_reg_n_0_[58]\,
      \result_DDR_I2_reg[4]\ => \in4x_I2_reg_n_0_[57]\,
      \result_DDR_I2_reg[4]_0\ => \in4x_I2_reg_n_0_[56]\,
      \result_DDR_I2_reg[4]_1\ => \in4x_I2_reg_n_0_[55]\,
      \result_DDR_I2_reg[4]_2\ => \in4x_I2_reg_n_0_[54]\,
      \result_DDR_I2_reg[5]\ => \in4x_I2_reg_n_0_[53]\,
      \result_DDR_I2_reg[5]_0\ => \in4x_I2_reg_n_0_[52]\,
      \result_DDR_I2_reg[5]_1\ => \in4x_I2_reg_n_0_[51]\,
      \result_DDR_I2_reg[5]_2\ => \in4x_I2_reg_n_0_[50]\,
      \result_DDR_I2_reg[6]\ => \in4x_I2_reg_n_0_[49]\,
      \result_DDR_I2_reg[6]_0\ => \in4x_I2_reg_n_0_[48]\,
      \result_DDR_I2_reg[6]_1\ => \in4x_I2_reg_n_0_[47]\,
      \result_DDR_I2_reg[6]_2\ => \in4x_I2_reg_n_0_[46]\,
      \result_DDR_I2_reg[7]\ => \in4x_I2_reg_n_0_[45]\,
      \result_DDR_I2_reg[7]_0\ => \in4x_I2_reg_n_0_[44]\,
      \result_DDR_I2_reg[7]_1\ => \in4x_I2_reg_n_0_[43]\,
      \result_DDR_I2_reg[7]_2\ => \in4x_I2_reg_n_0_[42]\,
      \result_DDR_I2_reg[8]\ => \in4x_I2_reg_n_0_[41]\,
      \result_DDR_I2_reg[8]_0\ => \in4x_I2_reg_n_0_[40]\,
      \result_DDR_I2_reg[8]_1\ => \in4x_I2_reg_n_0_[39]\,
      \result_DDR_I2_reg[8]_2\ => \in4x_I2_reg_n_0_[38]\,
      \result_DDR_I2_reg[9]\ => \in4x_I2_reg_n_0_[37]\,
      \result_DDR_I2_reg[9]_0\ => \in4x_I2_reg_n_0_[36]\,
      \result_DDR_I2_reg[9]_1\ => \in4x_I2_reg_n_0_[35]\,
      \result_DDR_I2_reg[9]_2\ => \in4x_I2_reg_n_0_[34]\
    );
MISO_rising_edge_19: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_40
     port map (
      D(15 downto 0) => in_DDR_J1(15 downto 0),
      \result_DDR_J1_reg[0]\ => \in4x_J1_reg_n_0_[73]\,
      \result_DDR_J1_reg[0]_0\ => \in4x_J1_reg_n_0_[72]\,
      \result_DDR_J1_reg[0]_1\ => \in4x_J1_reg_n_0_[71]\,
      \result_DDR_J1_reg[0]_2\ => \in4x_J1_reg_n_0_[70]\,
      \result_DDR_J1_reg[10]\ => \in4x_J1_reg_n_0_[33]\,
      \result_DDR_J1_reg[10]_0\ => \in4x_J1_reg_n_0_[32]\,
      \result_DDR_J1_reg[10]_1\ => \in4x_J1_reg_n_0_[31]\,
      \result_DDR_J1_reg[10]_2\ => \in4x_J1_reg_n_0_[30]\,
      \result_DDR_J1_reg[11]\ => \in4x_J1_reg_n_0_[29]\,
      \result_DDR_J1_reg[11]_0\ => \in4x_J1_reg_n_0_[28]\,
      \result_DDR_J1_reg[11]_1\ => \in4x_J1_reg_n_0_[27]\,
      \result_DDR_J1_reg[11]_2\ => \in4x_J1_reg_n_0_[26]\,
      \result_DDR_J1_reg[12]\ => \in4x_J1_reg_n_0_[25]\,
      \result_DDR_J1_reg[12]_0\ => \in4x_J1_reg_n_0_[24]\,
      \result_DDR_J1_reg[12]_1\ => \in4x_J1_reg_n_0_[23]\,
      \result_DDR_J1_reg[12]_2\ => \in4x_J1_reg_n_0_[22]\,
      \result_DDR_J1_reg[13]\ => \in4x_J1_reg_n_0_[21]\,
      \result_DDR_J1_reg[13]_0\ => \in4x_J1_reg_n_0_[20]\,
      \result_DDR_J1_reg[13]_1\ => \in4x_J1_reg_n_0_[19]\,
      \result_DDR_J1_reg[13]_2\ => \in4x_J1_reg_n_0_[18]\,
      \result_DDR_J1_reg[14]\ => \in4x_J1_reg_n_0_[17]\,
      \result_DDR_J1_reg[14]_0\ => \in4x_J1_reg_n_0_[16]\,
      \result_DDR_J1_reg[14]_1\ => \in4x_J1_reg_n_0_[15]\,
      \result_DDR_J1_reg[14]_2\ => \in4x_J1_reg_n_0_[14]\,
      \result_DDR_J1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4),
      \result_DDR_J1_reg[15]_0\ => \in4x_J1_reg_n_0_[13]\,
      \result_DDR_J1_reg[15]_1\ => \in4x_J1_reg_n_0_[5]\,
      \result_DDR_J1_reg[15]_10\ => \in4x_J1_reg_n_0_[11]\,
      \result_DDR_J1_reg[15]_11\ => \in4x_J1_reg_n_0_[10]\,
      \result_DDR_J1_reg[15]_2\ => \in4x_J1_reg_n_0_[4]\,
      \result_DDR_J1_reg[15]_3\ => \in4x_J1_reg_n_0_[3]\,
      \result_DDR_J1_reg[15]_4\ => \in4x_J1_reg_n_0_[2]\,
      \result_DDR_J1_reg[15]_5\ => \in4x_J1_reg_n_0_[9]\,
      \result_DDR_J1_reg[15]_6\ => \in4x_J1_reg_n_0_[8]\,
      \result_DDR_J1_reg[15]_7\ => \in4x_J1_reg_n_0_[7]\,
      \result_DDR_J1_reg[15]_8\ => \in4x_J1_reg_n_0_[6]\,
      \result_DDR_J1_reg[15]_9\ => \in4x_J1_reg_n_0_[12]\,
      \result_DDR_J1_reg[1]\ => \in4x_J1_reg_n_0_[69]\,
      \result_DDR_J1_reg[1]_0\ => \in4x_J1_reg_n_0_[68]\,
      \result_DDR_J1_reg[1]_1\ => \in4x_J1_reg_n_0_[67]\,
      \result_DDR_J1_reg[1]_2\ => \in4x_J1_reg_n_0_[66]\,
      \result_DDR_J1_reg[2]\ => \in4x_J1_reg_n_0_[65]\,
      \result_DDR_J1_reg[2]_0\ => \in4x_J1_reg_n_0_[64]\,
      \result_DDR_J1_reg[2]_1\ => \in4x_J1_reg_n_0_[63]\,
      \result_DDR_J1_reg[2]_2\ => \in4x_J1_reg_n_0_[62]\,
      \result_DDR_J1_reg[3]\ => \in4x_J1_reg_n_0_[61]\,
      \result_DDR_J1_reg[3]_0\ => \in4x_J1_reg_n_0_[60]\,
      \result_DDR_J1_reg[3]_1\ => \in4x_J1_reg_n_0_[59]\,
      \result_DDR_J1_reg[3]_2\ => \in4x_J1_reg_n_0_[58]\,
      \result_DDR_J1_reg[4]\ => \in4x_J1_reg_n_0_[57]\,
      \result_DDR_J1_reg[4]_0\ => \in4x_J1_reg_n_0_[56]\,
      \result_DDR_J1_reg[4]_1\ => \in4x_J1_reg_n_0_[55]\,
      \result_DDR_J1_reg[4]_2\ => \in4x_J1_reg_n_0_[54]\,
      \result_DDR_J1_reg[5]\ => \in4x_J1_reg_n_0_[53]\,
      \result_DDR_J1_reg[5]_0\ => \in4x_J1_reg_n_0_[52]\,
      \result_DDR_J1_reg[5]_1\ => \in4x_J1_reg_n_0_[51]\,
      \result_DDR_J1_reg[5]_2\ => \in4x_J1_reg_n_0_[50]\,
      \result_DDR_J1_reg[6]\ => \in4x_J1_reg_n_0_[49]\,
      \result_DDR_J1_reg[6]_0\ => \in4x_J1_reg_n_0_[48]\,
      \result_DDR_J1_reg[6]_1\ => \in4x_J1_reg_n_0_[47]\,
      \result_DDR_J1_reg[6]_2\ => \in4x_J1_reg_n_0_[46]\,
      \result_DDR_J1_reg[7]\ => \in4x_J1_reg_n_0_[45]\,
      \result_DDR_J1_reg[7]_0\ => \in4x_J1_reg_n_0_[44]\,
      \result_DDR_J1_reg[7]_1\ => \in4x_J1_reg_n_0_[43]\,
      \result_DDR_J1_reg[7]_2\ => \in4x_J1_reg_n_0_[42]\,
      \result_DDR_J1_reg[8]\ => \in4x_J1_reg_n_0_[41]\,
      \result_DDR_J1_reg[8]_0\ => \in4x_J1_reg_n_0_[40]\,
      \result_DDR_J1_reg[8]_1\ => \in4x_J1_reg_n_0_[39]\,
      \result_DDR_J1_reg[8]_2\ => \in4x_J1_reg_n_0_[38]\,
      \result_DDR_J1_reg[9]\ => \in4x_J1_reg_n_0_[37]\,
      \result_DDR_J1_reg[9]_0\ => \in4x_J1_reg_n_0_[36]\,
      \result_DDR_J1_reg[9]_1\ => \in4x_J1_reg_n_0_[35]\,
      \result_DDR_J1_reg[9]_2\ => \in4x_J1_reg_n_0_[34]\
    );
MISO_rising_edge_2: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_41
     port map (
      D(15 downto 0) => in_DDR_A2(15 downto 0),
      Q(71) => \in4x_A2_reg_n_0_[73]\,
      Q(70) => \in4x_A2_reg_n_0_[72]\,
      Q(69) => \in4x_A2_reg_n_0_[71]\,
      Q(68) => \in4x_A2_reg_n_0_[70]\,
      Q(67) => \in4x_A2_reg_n_0_[69]\,
      Q(66) => \in4x_A2_reg_n_0_[68]\,
      Q(65) => \in4x_A2_reg_n_0_[67]\,
      Q(64) => \in4x_A2_reg_n_0_[66]\,
      Q(63) => \in4x_A2_reg_n_0_[65]\,
      Q(62) => \in4x_A2_reg_n_0_[64]\,
      Q(61) => \in4x_A2_reg_n_0_[63]\,
      Q(60) => \in4x_A2_reg_n_0_[62]\,
      Q(59) => \in4x_A2_reg_n_0_[61]\,
      Q(58) => \in4x_A2_reg_n_0_[60]\,
      Q(57) => \in4x_A2_reg_n_0_[59]\,
      Q(56) => \in4x_A2_reg_n_0_[58]\,
      Q(55) => \in4x_A2_reg_n_0_[57]\,
      Q(54) => \in4x_A2_reg_n_0_[56]\,
      Q(53) => \in4x_A2_reg_n_0_[55]\,
      Q(52) => \in4x_A2_reg_n_0_[54]\,
      Q(51) => \in4x_A2_reg_n_0_[53]\,
      Q(50) => \in4x_A2_reg_n_0_[52]\,
      Q(49) => \in4x_A2_reg_n_0_[51]\,
      Q(48) => \in4x_A2_reg_n_0_[50]\,
      Q(47) => \in4x_A2_reg_n_0_[49]\,
      Q(46) => \in4x_A2_reg_n_0_[48]\,
      Q(45) => \in4x_A2_reg_n_0_[47]\,
      Q(44) => \in4x_A2_reg_n_0_[46]\,
      Q(43) => \in4x_A2_reg_n_0_[45]\,
      Q(42) => \in4x_A2_reg_n_0_[44]\,
      Q(41) => \in4x_A2_reg_n_0_[43]\,
      Q(40) => \in4x_A2_reg_n_0_[42]\,
      Q(39) => \in4x_A2_reg_n_0_[41]\,
      Q(38) => \in4x_A2_reg_n_0_[40]\,
      Q(37) => \in4x_A2_reg_n_0_[39]\,
      Q(36) => \in4x_A2_reg_n_0_[38]\,
      Q(35) => \in4x_A2_reg_n_0_[37]\,
      Q(34) => \in4x_A2_reg_n_0_[36]\,
      Q(33) => \in4x_A2_reg_n_0_[35]\,
      Q(32) => \in4x_A2_reg_n_0_[34]\,
      Q(31) => \in4x_A2_reg_n_0_[33]\,
      Q(30) => \in4x_A2_reg_n_0_[32]\,
      Q(29) => \in4x_A2_reg_n_0_[31]\,
      Q(28) => \in4x_A2_reg_n_0_[30]\,
      Q(27) => \in4x_A2_reg_n_0_[29]\,
      Q(26) => \in4x_A2_reg_n_0_[28]\,
      Q(25) => \in4x_A2_reg_n_0_[27]\,
      Q(24) => \in4x_A2_reg_n_0_[26]\,
      Q(23) => \in4x_A2_reg_n_0_[25]\,
      Q(22) => \in4x_A2_reg_n_0_[24]\,
      Q(21) => \in4x_A2_reg_n_0_[23]\,
      Q(20) => \in4x_A2_reg_n_0_[22]\,
      Q(19) => \in4x_A2_reg_n_0_[21]\,
      Q(18) => \in4x_A2_reg_n_0_[20]\,
      Q(17) => \in4x_A2_reg_n_0_[19]\,
      Q(16) => \in4x_A2_reg_n_0_[18]\,
      Q(15) => \in4x_A2_reg_n_0_[17]\,
      Q(14) => \in4x_A2_reg_n_0_[16]\,
      Q(13) => \in4x_A2_reg_n_0_[15]\,
      Q(12) => \in4x_A2_reg_n_0_[14]\,
      Q(11) => \in4x_A2_reg_n_0_[13]\,
      Q(10) => \in4x_A2_reg_n_0_[12]\,
      Q(9) => \in4x_A2_reg_n_0_[11]\,
      Q(8) => \in4x_A2_reg_n_0_[10]\,
      Q(7) => \in4x_A2_reg_n_0_[9]\,
      Q(6) => \in4x_A2_reg_n_0_[8]\,
      Q(5) => \in4x_A2_reg_n_0_[7]\,
      Q(4) => \in4x_A2_reg_n_0_[6]\,
      Q(3) => \in4x_A2_reg_n_0_[5]\,
      Q(2) => \in4x_A2_reg_n_0_[4]\,
      Q(1) => \in4x_A2_reg_n_0_[3]\,
      Q(0) => \in4x_A2_reg_n_0_[2]\,
      \result_DDR_A2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(3 downto 0)
    );
MISO_rising_edge_20: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_42
     port map (
      D(15 downto 0) => in_DDR_J2(15 downto 0),
      \result_DDR_J2_reg[0]\ => \in4x_J2_reg_n_0_[73]\,
      \result_DDR_J2_reg[0]_0\ => \in4x_J2_reg_n_0_[72]\,
      \result_DDR_J2_reg[0]_1\ => \in4x_J2_reg_n_0_[71]\,
      \result_DDR_J2_reg[0]_2\ => \in4x_J2_reg_n_0_[70]\,
      \result_DDR_J2_reg[10]\ => \in4x_J2_reg_n_0_[33]\,
      \result_DDR_J2_reg[10]_0\ => \in4x_J2_reg_n_0_[32]\,
      \result_DDR_J2_reg[10]_1\ => \in4x_J2_reg_n_0_[31]\,
      \result_DDR_J2_reg[10]_2\ => \in4x_J2_reg_n_0_[30]\,
      \result_DDR_J2_reg[11]\ => \in4x_J2_reg_n_0_[29]\,
      \result_DDR_J2_reg[11]_0\ => \in4x_J2_reg_n_0_[28]\,
      \result_DDR_J2_reg[11]_1\ => \in4x_J2_reg_n_0_[27]\,
      \result_DDR_J2_reg[11]_2\ => \in4x_J2_reg_n_0_[26]\,
      \result_DDR_J2_reg[12]\ => \in4x_J2_reg_n_0_[25]\,
      \result_DDR_J2_reg[12]_0\ => \in4x_J2_reg_n_0_[24]\,
      \result_DDR_J2_reg[12]_1\ => \in4x_J2_reg_n_0_[23]\,
      \result_DDR_J2_reg[12]_2\ => \in4x_J2_reg_n_0_[22]\,
      \result_DDR_J2_reg[13]\ => \in4x_J2_reg_n_0_[21]\,
      \result_DDR_J2_reg[13]_0\ => \in4x_J2_reg_n_0_[20]\,
      \result_DDR_J2_reg[13]_1\ => \in4x_J2_reg_n_0_[19]\,
      \result_DDR_J2_reg[13]_2\ => \in4x_J2_reg_n_0_[18]\,
      \result_DDR_J2_reg[14]\ => \in4x_J2_reg_n_0_[17]\,
      \result_DDR_J2_reg[14]_0\ => \in4x_J2_reg_n_0_[16]\,
      \result_DDR_J2_reg[14]_1\ => \in4x_J2_reg_n_0_[15]\,
      \result_DDR_J2_reg[14]_2\ => \in4x_J2_reg_n_0_[14]\,
      \result_DDR_J2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4),
      \result_DDR_J2_reg[15]_0\ => \in4x_J2_reg_n_0_[13]\,
      \result_DDR_J2_reg[15]_1\ => \in4x_J2_reg_n_0_[5]\,
      \result_DDR_J2_reg[15]_10\ => \in4x_J2_reg_n_0_[11]\,
      \result_DDR_J2_reg[15]_11\ => \in4x_J2_reg_n_0_[10]\,
      \result_DDR_J2_reg[15]_2\ => \in4x_J2_reg_n_0_[4]\,
      \result_DDR_J2_reg[15]_3\ => \in4x_J2_reg_n_0_[3]\,
      \result_DDR_J2_reg[15]_4\ => \in4x_J2_reg_n_0_[2]\,
      \result_DDR_J2_reg[15]_5\ => \in4x_J2_reg_n_0_[9]\,
      \result_DDR_J2_reg[15]_6\ => \in4x_J2_reg_n_0_[8]\,
      \result_DDR_J2_reg[15]_7\ => \in4x_J2_reg_n_0_[7]\,
      \result_DDR_J2_reg[15]_8\ => \in4x_J2_reg_n_0_[6]\,
      \result_DDR_J2_reg[15]_9\ => \in4x_J2_reg_n_0_[12]\,
      \result_DDR_J2_reg[1]\ => \in4x_J2_reg_n_0_[69]\,
      \result_DDR_J2_reg[1]_0\ => \in4x_J2_reg_n_0_[68]\,
      \result_DDR_J2_reg[1]_1\ => \in4x_J2_reg_n_0_[67]\,
      \result_DDR_J2_reg[1]_2\ => \in4x_J2_reg_n_0_[66]\,
      \result_DDR_J2_reg[2]\ => \in4x_J2_reg_n_0_[65]\,
      \result_DDR_J2_reg[2]_0\ => \in4x_J2_reg_n_0_[64]\,
      \result_DDR_J2_reg[2]_1\ => \in4x_J2_reg_n_0_[63]\,
      \result_DDR_J2_reg[2]_2\ => \in4x_J2_reg_n_0_[62]\,
      \result_DDR_J2_reg[3]\ => \in4x_J2_reg_n_0_[61]\,
      \result_DDR_J2_reg[3]_0\ => \in4x_J2_reg_n_0_[60]\,
      \result_DDR_J2_reg[3]_1\ => \in4x_J2_reg_n_0_[59]\,
      \result_DDR_J2_reg[3]_2\ => \in4x_J2_reg_n_0_[58]\,
      \result_DDR_J2_reg[4]\ => \in4x_J2_reg_n_0_[57]\,
      \result_DDR_J2_reg[4]_0\ => \in4x_J2_reg_n_0_[56]\,
      \result_DDR_J2_reg[4]_1\ => \in4x_J2_reg_n_0_[55]\,
      \result_DDR_J2_reg[4]_2\ => \in4x_J2_reg_n_0_[54]\,
      \result_DDR_J2_reg[5]\ => \in4x_J2_reg_n_0_[53]\,
      \result_DDR_J2_reg[5]_0\ => \in4x_J2_reg_n_0_[52]\,
      \result_DDR_J2_reg[5]_1\ => \in4x_J2_reg_n_0_[51]\,
      \result_DDR_J2_reg[5]_2\ => \in4x_J2_reg_n_0_[50]\,
      \result_DDR_J2_reg[6]\ => \in4x_J2_reg_n_0_[49]\,
      \result_DDR_J2_reg[6]_0\ => \in4x_J2_reg_n_0_[48]\,
      \result_DDR_J2_reg[6]_1\ => \in4x_J2_reg_n_0_[47]\,
      \result_DDR_J2_reg[6]_2\ => \in4x_J2_reg_n_0_[46]\,
      \result_DDR_J2_reg[7]\ => \in4x_J2_reg_n_0_[45]\,
      \result_DDR_J2_reg[7]_0\ => \in4x_J2_reg_n_0_[44]\,
      \result_DDR_J2_reg[7]_1\ => \in4x_J2_reg_n_0_[43]\,
      \result_DDR_J2_reg[7]_2\ => \in4x_J2_reg_n_0_[42]\,
      \result_DDR_J2_reg[8]\ => \in4x_J2_reg_n_0_[41]\,
      \result_DDR_J2_reg[8]_0\ => \in4x_J2_reg_n_0_[40]\,
      \result_DDR_J2_reg[8]_1\ => \in4x_J2_reg_n_0_[39]\,
      \result_DDR_J2_reg[8]_2\ => \in4x_J2_reg_n_0_[38]\,
      \result_DDR_J2_reg[9]\ => \in4x_J2_reg_n_0_[37]\,
      \result_DDR_J2_reg[9]_0\ => \in4x_J2_reg_n_0_[36]\,
      \result_DDR_J2_reg[9]_1\ => \in4x_J2_reg_n_0_[35]\,
      \result_DDR_J2_reg[9]_2\ => \in4x_J2_reg_n_0_[34]\
    );
MISO_rising_edge_21: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_43
     port map (
      D(15 downto 0) => in_DDR_K1(15 downto 0),
      \result_DDR_K1_reg[0]\ => \in4x_K1_reg_n_0_[73]\,
      \result_DDR_K1_reg[0]_0\ => \in4x_K1_reg_n_0_[72]\,
      \result_DDR_K1_reg[0]_1\ => \in4x_K1_reg_n_0_[71]\,
      \result_DDR_K1_reg[0]_2\ => \in4x_K1_reg_n_0_[70]\,
      \result_DDR_K1_reg[10]\ => \in4x_K1_reg_n_0_[33]\,
      \result_DDR_K1_reg[10]_0\ => \in4x_K1_reg_n_0_[32]\,
      \result_DDR_K1_reg[10]_1\ => \in4x_K1_reg_n_0_[31]\,
      \result_DDR_K1_reg[10]_2\ => \in4x_K1_reg_n_0_[30]\,
      \result_DDR_K1_reg[11]\ => \in4x_K1_reg_n_0_[29]\,
      \result_DDR_K1_reg[11]_0\ => \in4x_K1_reg_n_0_[28]\,
      \result_DDR_K1_reg[11]_1\ => \in4x_K1_reg_n_0_[27]\,
      \result_DDR_K1_reg[11]_2\ => \in4x_K1_reg_n_0_[26]\,
      \result_DDR_K1_reg[12]\ => \in4x_K1_reg_n_0_[25]\,
      \result_DDR_K1_reg[12]_0\ => \in4x_K1_reg_n_0_[24]\,
      \result_DDR_K1_reg[12]_1\ => \in4x_K1_reg_n_0_[23]\,
      \result_DDR_K1_reg[12]_2\ => \in4x_K1_reg_n_0_[22]\,
      \result_DDR_K1_reg[13]\ => \in4x_K1_reg_n_0_[21]\,
      \result_DDR_K1_reg[13]_0\ => \in4x_K1_reg_n_0_[20]\,
      \result_DDR_K1_reg[13]_1\ => \in4x_K1_reg_n_0_[19]\,
      \result_DDR_K1_reg[13]_2\ => \in4x_K1_reg_n_0_[18]\,
      \result_DDR_K1_reg[14]\ => \in4x_K1_reg_n_0_[17]\,
      \result_DDR_K1_reg[14]_0\ => \in4x_K1_reg_n_0_[16]\,
      \result_DDR_K1_reg[14]_1\ => \in4x_K1_reg_n_0_[15]\,
      \result_DDR_K1_reg[14]_2\ => \in4x_K1_reg_n_0_[14]\,
      \result_DDR_K1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8),
      \result_DDR_K1_reg[15]_0\ => \in4x_K1_reg_n_0_[13]\,
      \result_DDR_K1_reg[15]_1\ => \in4x_K1_reg_n_0_[5]\,
      \result_DDR_K1_reg[15]_10\ => \in4x_K1_reg_n_0_[11]\,
      \result_DDR_K1_reg[15]_11\ => \in4x_K1_reg_n_0_[10]\,
      \result_DDR_K1_reg[15]_2\ => \in4x_K1_reg_n_0_[4]\,
      \result_DDR_K1_reg[15]_3\ => \in4x_K1_reg_n_0_[3]\,
      \result_DDR_K1_reg[15]_4\ => \in4x_K1_reg_n_0_[2]\,
      \result_DDR_K1_reg[15]_5\ => \in4x_K1_reg_n_0_[9]\,
      \result_DDR_K1_reg[15]_6\ => \in4x_K1_reg_n_0_[8]\,
      \result_DDR_K1_reg[15]_7\ => \in4x_K1_reg_n_0_[7]\,
      \result_DDR_K1_reg[15]_8\ => \in4x_K1_reg_n_0_[6]\,
      \result_DDR_K1_reg[15]_9\ => \in4x_K1_reg_n_0_[12]\,
      \result_DDR_K1_reg[1]\ => \in4x_K1_reg_n_0_[69]\,
      \result_DDR_K1_reg[1]_0\ => \in4x_K1_reg_n_0_[68]\,
      \result_DDR_K1_reg[1]_1\ => \in4x_K1_reg_n_0_[67]\,
      \result_DDR_K1_reg[1]_2\ => \in4x_K1_reg_n_0_[66]\,
      \result_DDR_K1_reg[2]\ => \in4x_K1_reg_n_0_[65]\,
      \result_DDR_K1_reg[2]_0\ => \in4x_K1_reg_n_0_[64]\,
      \result_DDR_K1_reg[2]_1\ => \in4x_K1_reg_n_0_[63]\,
      \result_DDR_K1_reg[2]_2\ => \in4x_K1_reg_n_0_[62]\,
      \result_DDR_K1_reg[3]\ => \in4x_K1_reg_n_0_[61]\,
      \result_DDR_K1_reg[3]_0\ => \in4x_K1_reg_n_0_[60]\,
      \result_DDR_K1_reg[3]_1\ => \in4x_K1_reg_n_0_[59]\,
      \result_DDR_K1_reg[3]_2\ => \in4x_K1_reg_n_0_[58]\,
      \result_DDR_K1_reg[4]\ => \in4x_K1_reg_n_0_[57]\,
      \result_DDR_K1_reg[4]_0\ => \in4x_K1_reg_n_0_[56]\,
      \result_DDR_K1_reg[4]_1\ => \in4x_K1_reg_n_0_[55]\,
      \result_DDR_K1_reg[4]_2\ => \in4x_K1_reg_n_0_[54]\,
      \result_DDR_K1_reg[5]\ => \in4x_K1_reg_n_0_[53]\,
      \result_DDR_K1_reg[5]_0\ => \in4x_K1_reg_n_0_[52]\,
      \result_DDR_K1_reg[5]_1\ => \in4x_K1_reg_n_0_[51]\,
      \result_DDR_K1_reg[5]_2\ => \in4x_K1_reg_n_0_[50]\,
      \result_DDR_K1_reg[6]\ => \in4x_K1_reg_n_0_[49]\,
      \result_DDR_K1_reg[6]_0\ => \in4x_K1_reg_n_0_[48]\,
      \result_DDR_K1_reg[6]_1\ => \in4x_K1_reg_n_0_[47]\,
      \result_DDR_K1_reg[6]_2\ => \in4x_K1_reg_n_0_[46]\,
      \result_DDR_K1_reg[7]\ => \in4x_K1_reg_n_0_[45]\,
      \result_DDR_K1_reg[7]_0\ => \in4x_K1_reg_n_0_[44]\,
      \result_DDR_K1_reg[7]_1\ => \in4x_K1_reg_n_0_[43]\,
      \result_DDR_K1_reg[7]_2\ => \in4x_K1_reg_n_0_[42]\,
      \result_DDR_K1_reg[8]\ => \in4x_K1_reg_n_0_[41]\,
      \result_DDR_K1_reg[8]_0\ => \in4x_K1_reg_n_0_[40]\,
      \result_DDR_K1_reg[8]_1\ => \in4x_K1_reg_n_0_[39]\,
      \result_DDR_K1_reg[8]_2\ => \in4x_K1_reg_n_0_[38]\,
      \result_DDR_K1_reg[9]\ => \in4x_K1_reg_n_0_[37]\,
      \result_DDR_K1_reg[9]_0\ => \in4x_K1_reg_n_0_[36]\,
      \result_DDR_K1_reg[9]_1\ => \in4x_K1_reg_n_0_[35]\,
      \result_DDR_K1_reg[9]_2\ => \in4x_K1_reg_n_0_[34]\
    );
MISO_rising_edge_22: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_44
     port map (
      D(15 downto 0) => in_DDR_K2(15 downto 0),
      Q(71) => \in4x_K2_reg_n_0_[73]\,
      Q(70) => \in4x_K2_reg_n_0_[72]\,
      Q(69) => \in4x_K2_reg_n_0_[71]\,
      Q(68) => \in4x_K2_reg_n_0_[70]\,
      Q(67) => \in4x_K2_reg_n_0_[69]\,
      Q(66) => \in4x_K2_reg_n_0_[68]\,
      Q(65) => \in4x_K2_reg_n_0_[67]\,
      Q(64) => \in4x_K2_reg_n_0_[66]\,
      Q(63) => \in4x_K2_reg_n_0_[65]\,
      Q(62) => \in4x_K2_reg_n_0_[64]\,
      Q(61) => \in4x_K2_reg_n_0_[63]\,
      Q(60) => \in4x_K2_reg_n_0_[62]\,
      Q(59) => \in4x_K2_reg_n_0_[61]\,
      Q(58) => \in4x_K2_reg_n_0_[60]\,
      Q(57) => \in4x_K2_reg_n_0_[59]\,
      Q(56) => \in4x_K2_reg_n_0_[58]\,
      Q(55) => \in4x_K2_reg_n_0_[57]\,
      Q(54) => \in4x_K2_reg_n_0_[56]\,
      Q(53) => \in4x_K2_reg_n_0_[55]\,
      Q(52) => \in4x_K2_reg_n_0_[54]\,
      Q(51) => \in4x_K2_reg_n_0_[53]\,
      Q(50) => \in4x_K2_reg_n_0_[52]\,
      Q(49) => \in4x_K2_reg_n_0_[51]\,
      Q(48) => \in4x_K2_reg_n_0_[50]\,
      Q(47) => \in4x_K2_reg_n_0_[49]\,
      Q(46) => \in4x_K2_reg_n_0_[48]\,
      Q(45) => \in4x_K2_reg_n_0_[47]\,
      Q(44) => \in4x_K2_reg_n_0_[46]\,
      Q(43) => \in4x_K2_reg_n_0_[45]\,
      Q(42) => \in4x_K2_reg_n_0_[44]\,
      Q(41) => \in4x_K2_reg_n_0_[43]\,
      Q(40) => \in4x_K2_reg_n_0_[42]\,
      Q(39) => \in4x_K2_reg_n_0_[41]\,
      Q(38) => \in4x_K2_reg_n_0_[40]\,
      Q(37) => \in4x_K2_reg_n_0_[39]\,
      Q(36) => \in4x_K2_reg_n_0_[38]\,
      Q(35) => \in4x_K2_reg_n_0_[37]\,
      Q(34) => \in4x_K2_reg_n_0_[36]\,
      Q(33) => \in4x_K2_reg_n_0_[35]\,
      Q(32) => \in4x_K2_reg_n_0_[34]\,
      Q(31) => \in4x_K2_reg_n_0_[33]\,
      Q(30) => \in4x_K2_reg_n_0_[32]\,
      Q(29) => \in4x_K2_reg_n_0_[31]\,
      Q(28) => \in4x_K2_reg_n_0_[30]\,
      Q(27) => \in4x_K2_reg_n_0_[29]\,
      Q(26) => \in4x_K2_reg_n_0_[28]\,
      Q(25) => \in4x_K2_reg_n_0_[27]\,
      Q(24) => \in4x_K2_reg_n_0_[26]\,
      Q(23) => \in4x_K2_reg_n_0_[25]\,
      Q(22) => \in4x_K2_reg_n_0_[24]\,
      Q(21) => \in4x_K2_reg_n_0_[23]\,
      Q(20) => \in4x_K2_reg_n_0_[22]\,
      Q(19) => \in4x_K2_reg_n_0_[21]\,
      Q(18) => \in4x_K2_reg_n_0_[20]\,
      Q(17) => \in4x_K2_reg_n_0_[19]\,
      Q(16) => \in4x_K2_reg_n_0_[18]\,
      Q(15) => \in4x_K2_reg_n_0_[17]\,
      Q(14) => \in4x_K2_reg_n_0_[16]\,
      Q(13) => \in4x_K2_reg_n_0_[15]\,
      Q(12) => \in4x_K2_reg_n_0_[14]\,
      Q(11) => \in4x_K2_reg_n_0_[13]\,
      Q(10) => \in4x_K2_reg_n_0_[12]\,
      Q(9) => \in4x_K2_reg_n_0_[11]\,
      Q(8) => \in4x_K2_reg_n_0_[10]\,
      Q(7) => \in4x_K2_reg_n_0_[9]\,
      Q(6) => \in4x_K2_reg_n_0_[8]\,
      Q(5) => \in4x_K2_reg_n_0_[7]\,
      Q(4) => \in4x_K2_reg_n_0_[6]\,
      Q(3) => \in4x_K2_reg_n_0_[5]\,
      Q(2) => \in4x_K2_reg_n_0_[4]\,
      Q(1) => \in4x_K2_reg_n_0_[3]\,
      Q(0) => \in4x_K2_reg_n_0_[2]\,
      \result_DDR_K2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8)
    );
MISO_rising_edge_23: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_45
     port map (
      D(15 downto 0) => in_DDR_L1(15 downto 0),
      Q(71) => \in4x_L1_reg_n_0_[73]\,
      Q(70) => \in4x_L1_reg_n_0_[72]\,
      Q(69) => \in4x_L1_reg_n_0_[71]\,
      Q(68) => \in4x_L1_reg_n_0_[70]\,
      Q(67) => \in4x_L1_reg_n_0_[69]\,
      Q(66) => \in4x_L1_reg_n_0_[68]\,
      Q(65) => \in4x_L1_reg_n_0_[67]\,
      Q(64) => \in4x_L1_reg_n_0_[66]\,
      Q(63) => \in4x_L1_reg_n_0_[65]\,
      Q(62) => \in4x_L1_reg_n_0_[64]\,
      Q(61) => \in4x_L1_reg_n_0_[63]\,
      Q(60) => \in4x_L1_reg_n_0_[62]\,
      Q(59) => \in4x_L1_reg_n_0_[61]\,
      Q(58) => \in4x_L1_reg_n_0_[60]\,
      Q(57) => \in4x_L1_reg_n_0_[59]\,
      Q(56) => \in4x_L1_reg_n_0_[58]\,
      Q(55) => \in4x_L1_reg_n_0_[57]\,
      Q(54) => \in4x_L1_reg_n_0_[56]\,
      Q(53) => \in4x_L1_reg_n_0_[55]\,
      Q(52) => \in4x_L1_reg_n_0_[54]\,
      Q(51) => \in4x_L1_reg_n_0_[53]\,
      Q(50) => \in4x_L1_reg_n_0_[52]\,
      Q(49) => \in4x_L1_reg_n_0_[51]\,
      Q(48) => \in4x_L1_reg_n_0_[50]\,
      Q(47) => \in4x_L1_reg_n_0_[49]\,
      Q(46) => \in4x_L1_reg_n_0_[48]\,
      Q(45) => \in4x_L1_reg_n_0_[47]\,
      Q(44) => \in4x_L1_reg_n_0_[46]\,
      Q(43) => \in4x_L1_reg_n_0_[45]\,
      Q(42) => \in4x_L1_reg_n_0_[44]\,
      Q(41) => \in4x_L1_reg_n_0_[43]\,
      Q(40) => \in4x_L1_reg_n_0_[42]\,
      Q(39) => \in4x_L1_reg_n_0_[41]\,
      Q(38) => \in4x_L1_reg_n_0_[40]\,
      Q(37) => \in4x_L1_reg_n_0_[39]\,
      Q(36) => \in4x_L1_reg_n_0_[38]\,
      Q(35) => \in4x_L1_reg_n_0_[37]\,
      Q(34) => \in4x_L1_reg_n_0_[36]\,
      Q(33) => \in4x_L1_reg_n_0_[35]\,
      Q(32) => \in4x_L1_reg_n_0_[34]\,
      Q(31) => \in4x_L1_reg_n_0_[33]\,
      Q(30) => \in4x_L1_reg_n_0_[32]\,
      Q(29) => \in4x_L1_reg_n_0_[31]\,
      Q(28) => \in4x_L1_reg_n_0_[30]\,
      Q(27) => \in4x_L1_reg_n_0_[29]\,
      Q(26) => \in4x_L1_reg_n_0_[28]\,
      Q(25) => \in4x_L1_reg_n_0_[27]\,
      Q(24) => \in4x_L1_reg_n_0_[26]\,
      Q(23) => \in4x_L1_reg_n_0_[25]\,
      Q(22) => \in4x_L1_reg_n_0_[24]\,
      Q(21) => \in4x_L1_reg_n_0_[23]\,
      Q(20) => \in4x_L1_reg_n_0_[22]\,
      Q(19) => \in4x_L1_reg_n_0_[21]\,
      Q(18) => \in4x_L1_reg_n_0_[20]\,
      Q(17) => \in4x_L1_reg_n_0_[19]\,
      Q(16) => \in4x_L1_reg_n_0_[18]\,
      Q(15) => \in4x_L1_reg_n_0_[17]\,
      Q(14) => \in4x_L1_reg_n_0_[16]\,
      Q(13) => \in4x_L1_reg_n_0_[15]\,
      Q(12) => \in4x_L1_reg_n_0_[14]\,
      Q(11) => \in4x_L1_reg_n_0_[13]\,
      Q(10) => \in4x_L1_reg_n_0_[12]\,
      Q(9) => \in4x_L1_reg_n_0_[11]\,
      Q(8) => \in4x_L1_reg_n_0_[10]\,
      Q(7) => \in4x_L1_reg_n_0_[9]\,
      Q(6) => \in4x_L1_reg_n_0_[8]\,
      Q(5) => \in4x_L1_reg_n_0_[7]\,
      Q(4) => \in4x_L1_reg_n_0_[6]\,
      Q(3) => \in4x_L1_reg_n_0_[5]\,
      Q(2) => \in4x_L1_reg_n_0_[4]\,
      Q(1) => \in4x_L1_reg_n_0_[3]\,
      Q(0) => \in4x_L1_reg_n_0_[2]\,
      \result_DDR_L1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12)
    );
MISO_rising_edge_24: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_46
     port map (
      D(15 downto 0) => in_DDR_L2(15 downto 0),
      Q(71) => \in4x_L2_reg_n_0_[73]\,
      Q(70) => \in4x_L2_reg_n_0_[72]\,
      Q(69) => \in4x_L2_reg_n_0_[71]\,
      Q(68) => \in4x_L2_reg_n_0_[70]\,
      Q(67) => \in4x_L2_reg_n_0_[69]\,
      Q(66) => \in4x_L2_reg_n_0_[68]\,
      Q(65) => \in4x_L2_reg_n_0_[67]\,
      Q(64) => \in4x_L2_reg_n_0_[66]\,
      Q(63) => \in4x_L2_reg_n_0_[65]\,
      Q(62) => \in4x_L2_reg_n_0_[64]\,
      Q(61) => \in4x_L2_reg_n_0_[63]\,
      Q(60) => \in4x_L2_reg_n_0_[62]\,
      Q(59) => \in4x_L2_reg_n_0_[61]\,
      Q(58) => \in4x_L2_reg_n_0_[60]\,
      Q(57) => \in4x_L2_reg_n_0_[59]\,
      Q(56) => \in4x_L2_reg_n_0_[58]\,
      Q(55) => \in4x_L2_reg_n_0_[57]\,
      Q(54) => \in4x_L2_reg_n_0_[56]\,
      Q(53) => \in4x_L2_reg_n_0_[55]\,
      Q(52) => \in4x_L2_reg_n_0_[54]\,
      Q(51) => \in4x_L2_reg_n_0_[53]\,
      Q(50) => \in4x_L2_reg_n_0_[52]\,
      Q(49) => \in4x_L2_reg_n_0_[51]\,
      Q(48) => \in4x_L2_reg_n_0_[50]\,
      Q(47) => \in4x_L2_reg_n_0_[49]\,
      Q(46) => \in4x_L2_reg_n_0_[48]\,
      Q(45) => \in4x_L2_reg_n_0_[47]\,
      Q(44) => \in4x_L2_reg_n_0_[46]\,
      Q(43) => \in4x_L2_reg_n_0_[45]\,
      Q(42) => \in4x_L2_reg_n_0_[44]\,
      Q(41) => \in4x_L2_reg_n_0_[43]\,
      Q(40) => \in4x_L2_reg_n_0_[42]\,
      Q(39) => \in4x_L2_reg_n_0_[41]\,
      Q(38) => \in4x_L2_reg_n_0_[40]\,
      Q(37) => \in4x_L2_reg_n_0_[39]\,
      Q(36) => \in4x_L2_reg_n_0_[38]\,
      Q(35) => \in4x_L2_reg_n_0_[37]\,
      Q(34) => \in4x_L2_reg_n_0_[36]\,
      Q(33) => \in4x_L2_reg_n_0_[35]\,
      Q(32) => \in4x_L2_reg_n_0_[34]\,
      Q(31) => \in4x_L2_reg_n_0_[33]\,
      Q(30) => \in4x_L2_reg_n_0_[32]\,
      Q(29) => \in4x_L2_reg_n_0_[31]\,
      Q(28) => \in4x_L2_reg_n_0_[30]\,
      Q(27) => \in4x_L2_reg_n_0_[29]\,
      Q(26) => \in4x_L2_reg_n_0_[28]\,
      Q(25) => \in4x_L2_reg_n_0_[27]\,
      Q(24) => \in4x_L2_reg_n_0_[26]\,
      Q(23) => \in4x_L2_reg_n_0_[25]\,
      Q(22) => \in4x_L2_reg_n_0_[24]\,
      Q(21) => \in4x_L2_reg_n_0_[23]\,
      Q(20) => \in4x_L2_reg_n_0_[22]\,
      Q(19) => \in4x_L2_reg_n_0_[21]\,
      Q(18) => \in4x_L2_reg_n_0_[20]\,
      Q(17) => \in4x_L2_reg_n_0_[19]\,
      Q(16) => \in4x_L2_reg_n_0_[18]\,
      Q(15) => \in4x_L2_reg_n_0_[17]\,
      Q(14) => \in4x_L2_reg_n_0_[16]\,
      Q(13) => \in4x_L2_reg_n_0_[15]\,
      Q(12) => \in4x_L2_reg_n_0_[14]\,
      Q(11) => \in4x_L2_reg_n_0_[13]\,
      Q(10) => \in4x_L2_reg_n_0_[12]\,
      Q(9) => \in4x_L2_reg_n_0_[11]\,
      Q(8) => \in4x_L2_reg_n_0_[10]\,
      Q(7) => \in4x_L2_reg_n_0_[9]\,
      Q(6) => \in4x_L2_reg_n_0_[8]\,
      Q(5) => \in4x_L2_reg_n_0_[7]\,
      Q(4) => \in4x_L2_reg_n_0_[6]\,
      Q(3) => \in4x_L2_reg_n_0_[5]\,
      Q(2) => \in4x_L2_reg_n_0_[4]\,
      Q(1) => \in4x_L2_reg_n_0_[3]\,
      Q(0) => \in4x_L2_reg_n_0_[2]\,
      \result_DDR_L2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12)
    );
MISO_rising_edge_25: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_47
     port map (
      D(15 downto 0) => in_DDR_M1(15 downto 0),
      Q(71) => \in4x_M1_reg_n_0_[73]\,
      Q(70) => \in4x_M1_reg_n_0_[72]\,
      Q(69) => \in4x_M1_reg_n_0_[71]\,
      Q(68) => \in4x_M1_reg_n_0_[70]\,
      Q(67) => \in4x_M1_reg_n_0_[69]\,
      Q(66) => \in4x_M1_reg_n_0_[68]\,
      Q(65) => \in4x_M1_reg_n_0_[67]\,
      Q(64) => \in4x_M1_reg_n_0_[66]\,
      Q(63) => \in4x_M1_reg_n_0_[65]\,
      Q(62) => \in4x_M1_reg_n_0_[64]\,
      Q(61) => \in4x_M1_reg_n_0_[63]\,
      Q(60) => \in4x_M1_reg_n_0_[62]\,
      Q(59) => \in4x_M1_reg_n_0_[61]\,
      Q(58) => \in4x_M1_reg_n_0_[60]\,
      Q(57) => \in4x_M1_reg_n_0_[59]\,
      Q(56) => \in4x_M1_reg_n_0_[58]\,
      Q(55) => \in4x_M1_reg_n_0_[57]\,
      Q(54) => \in4x_M1_reg_n_0_[56]\,
      Q(53) => \in4x_M1_reg_n_0_[55]\,
      Q(52) => \in4x_M1_reg_n_0_[54]\,
      Q(51) => \in4x_M1_reg_n_0_[53]\,
      Q(50) => \in4x_M1_reg_n_0_[52]\,
      Q(49) => \in4x_M1_reg_n_0_[51]\,
      Q(48) => \in4x_M1_reg_n_0_[50]\,
      Q(47) => \in4x_M1_reg_n_0_[49]\,
      Q(46) => \in4x_M1_reg_n_0_[48]\,
      Q(45) => \in4x_M1_reg_n_0_[47]\,
      Q(44) => \in4x_M1_reg_n_0_[46]\,
      Q(43) => \in4x_M1_reg_n_0_[45]\,
      Q(42) => \in4x_M1_reg_n_0_[44]\,
      Q(41) => \in4x_M1_reg_n_0_[43]\,
      Q(40) => \in4x_M1_reg_n_0_[42]\,
      Q(39) => \in4x_M1_reg_n_0_[41]\,
      Q(38) => \in4x_M1_reg_n_0_[40]\,
      Q(37) => \in4x_M1_reg_n_0_[39]\,
      Q(36) => \in4x_M1_reg_n_0_[38]\,
      Q(35) => \in4x_M1_reg_n_0_[37]\,
      Q(34) => \in4x_M1_reg_n_0_[36]\,
      Q(33) => \in4x_M1_reg_n_0_[35]\,
      Q(32) => \in4x_M1_reg_n_0_[34]\,
      Q(31) => \in4x_M1_reg_n_0_[33]\,
      Q(30) => \in4x_M1_reg_n_0_[32]\,
      Q(29) => \in4x_M1_reg_n_0_[31]\,
      Q(28) => \in4x_M1_reg_n_0_[30]\,
      Q(27) => \in4x_M1_reg_n_0_[29]\,
      Q(26) => \in4x_M1_reg_n_0_[28]\,
      Q(25) => \in4x_M1_reg_n_0_[27]\,
      Q(24) => \in4x_M1_reg_n_0_[26]\,
      Q(23) => \in4x_M1_reg_n_0_[25]\,
      Q(22) => \in4x_M1_reg_n_0_[24]\,
      Q(21) => \in4x_M1_reg_n_0_[23]\,
      Q(20) => \in4x_M1_reg_n_0_[22]\,
      Q(19) => \in4x_M1_reg_n_0_[21]\,
      Q(18) => \in4x_M1_reg_n_0_[20]\,
      Q(17) => \in4x_M1_reg_n_0_[19]\,
      Q(16) => \in4x_M1_reg_n_0_[18]\,
      Q(15) => \in4x_M1_reg_n_0_[17]\,
      Q(14) => \in4x_M1_reg_n_0_[16]\,
      Q(13) => \in4x_M1_reg_n_0_[15]\,
      Q(12) => \in4x_M1_reg_n_0_[14]\,
      Q(11) => \in4x_M1_reg_n_0_[13]\,
      Q(10) => \in4x_M1_reg_n_0_[12]\,
      Q(9) => \in4x_M1_reg_n_0_[11]\,
      Q(8) => \in4x_M1_reg_n_0_[10]\,
      Q(7) => \in4x_M1_reg_n_0_[9]\,
      Q(6) => \in4x_M1_reg_n_0_[8]\,
      Q(5) => \in4x_M1_reg_n_0_[7]\,
      Q(4) => \in4x_M1_reg_n_0_[6]\,
      Q(3) => \in4x_M1_reg_n_0_[5]\,
      Q(2) => \in4x_M1_reg_n_0_[4]\,
      Q(1) => \in4x_M1_reg_n_0_[3]\,
      Q(0) => \in4x_M1_reg_n_0_[2]\,
      \result_DDR_M1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
MISO_rising_edge_26: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_48
     port map (
      D(15 downto 0) => in_DDR_M2(15 downto 0),
      Q(71) => \in4x_M2_reg_n_0_[73]\,
      Q(70) => \in4x_M2_reg_n_0_[72]\,
      Q(69) => \in4x_M2_reg_n_0_[71]\,
      Q(68) => \in4x_M2_reg_n_0_[70]\,
      Q(67) => \in4x_M2_reg_n_0_[69]\,
      Q(66) => \in4x_M2_reg_n_0_[68]\,
      Q(65) => \in4x_M2_reg_n_0_[67]\,
      Q(64) => \in4x_M2_reg_n_0_[66]\,
      Q(63) => \in4x_M2_reg_n_0_[65]\,
      Q(62) => \in4x_M2_reg_n_0_[64]\,
      Q(61) => \in4x_M2_reg_n_0_[63]\,
      Q(60) => \in4x_M2_reg_n_0_[62]\,
      Q(59) => \in4x_M2_reg_n_0_[61]\,
      Q(58) => \in4x_M2_reg_n_0_[60]\,
      Q(57) => \in4x_M2_reg_n_0_[59]\,
      Q(56) => \in4x_M2_reg_n_0_[58]\,
      Q(55) => \in4x_M2_reg_n_0_[57]\,
      Q(54) => \in4x_M2_reg_n_0_[56]\,
      Q(53) => \in4x_M2_reg_n_0_[55]\,
      Q(52) => \in4x_M2_reg_n_0_[54]\,
      Q(51) => \in4x_M2_reg_n_0_[53]\,
      Q(50) => \in4x_M2_reg_n_0_[52]\,
      Q(49) => \in4x_M2_reg_n_0_[51]\,
      Q(48) => \in4x_M2_reg_n_0_[50]\,
      Q(47) => \in4x_M2_reg_n_0_[49]\,
      Q(46) => \in4x_M2_reg_n_0_[48]\,
      Q(45) => \in4x_M2_reg_n_0_[47]\,
      Q(44) => \in4x_M2_reg_n_0_[46]\,
      Q(43) => \in4x_M2_reg_n_0_[45]\,
      Q(42) => \in4x_M2_reg_n_0_[44]\,
      Q(41) => \in4x_M2_reg_n_0_[43]\,
      Q(40) => \in4x_M2_reg_n_0_[42]\,
      Q(39) => \in4x_M2_reg_n_0_[41]\,
      Q(38) => \in4x_M2_reg_n_0_[40]\,
      Q(37) => \in4x_M2_reg_n_0_[39]\,
      Q(36) => \in4x_M2_reg_n_0_[38]\,
      Q(35) => \in4x_M2_reg_n_0_[37]\,
      Q(34) => \in4x_M2_reg_n_0_[36]\,
      Q(33) => \in4x_M2_reg_n_0_[35]\,
      Q(32) => \in4x_M2_reg_n_0_[34]\,
      Q(31) => \in4x_M2_reg_n_0_[33]\,
      Q(30) => \in4x_M2_reg_n_0_[32]\,
      Q(29) => \in4x_M2_reg_n_0_[31]\,
      Q(28) => \in4x_M2_reg_n_0_[30]\,
      Q(27) => \in4x_M2_reg_n_0_[29]\,
      Q(26) => \in4x_M2_reg_n_0_[28]\,
      Q(25) => \in4x_M2_reg_n_0_[27]\,
      Q(24) => \in4x_M2_reg_n_0_[26]\,
      Q(23) => \in4x_M2_reg_n_0_[25]\,
      Q(22) => \in4x_M2_reg_n_0_[24]\,
      Q(21) => \in4x_M2_reg_n_0_[23]\,
      Q(20) => \in4x_M2_reg_n_0_[22]\,
      Q(19) => \in4x_M2_reg_n_0_[21]\,
      Q(18) => \in4x_M2_reg_n_0_[20]\,
      Q(17) => \in4x_M2_reg_n_0_[19]\,
      Q(16) => \in4x_M2_reg_n_0_[18]\,
      Q(15) => \in4x_M2_reg_n_0_[17]\,
      Q(14) => \in4x_M2_reg_n_0_[16]\,
      Q(13) => \in4x_M2_reg_n_0_[15]\,
      Q(12) => \in4x_M2_reg_n_0_[14]\,
      Q(11) => \in4x_M2_reg_n_0_[13]\,
      Q(10) => \in4x_M2_reg_n_0_[12]\,
      Q(9) => \in4x_M2_reg_n_0_[11]\,
      Q(8) => \in4x_M2_reg_n_0_[10]\,
      Q(7) => \in4x_M2_reg_n_0_[9]\,
      Q(6) => \in4x_M2_reg_n_0_[8]\,
      Q(5) => \in4x_M2_reg_n_0_[7]\,
      Q(4) => \in4x_M2_reg_n_0_[6]\,
      Q(3) => \in4x_M2_reg_n_0_[5]\,
      Q(2) => \in4x_M2_reg_n_0_[4]\,
      Q(1) => \in4x_M2_reg_n_0_[3]\,
      Q(0) => \in4x_M2_reg_n_0_[2]\,
      \result_DDR_M2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
MISO_rising_edge_27: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_49
     port map (
      D(15 downto 0) => in_DDR_N1(15 downto 0),
      Q(71) => \in4x_N1_reg_n_0_[73]\,
      Q(70) => \in4x_N1_reg_n_0_[72]\,
      Q(69) => \in4x_N1_reg_n_0_[71]\,
      Q(68) => \in4x_N1_reg_n_0_[70]\,
      Q(67) => \in4x_N1_reg_n_0_[69]\,
      Q(66) => \in4x_N1_reg_n_0_[68]\,
      Q(65) => \in4x_N1_reg_n_0_[67]\,
      Q(64) => \in4x_N1_reg_n_0_[66]\,
      Q(63) => \in4x_N1_reg_n_0_[65]\,
      Q(62) => \in4x_N1_reg_n_0_[64]\,
      Q(61) => \in4x_N1_reg_n_0_[63]\,
      Q(60) => \in4x_N1_reg_n_0_[62]\,
      Q(59) => \in4x_N1_reg_n_0_[61]\,
      Q(58) => \in4x_N1_reg_n_0_[60]\,
      Q(57) => \in4x_N1_reg_n_0_[59]\,
      Q(56) => \in4x_N1_reg_n_0_[58]\,
      Q(55) => \in4x_N1_reg_n_0_[57]\,
      Q(54) => \in4x_N1_reg_n_0_[56]\,
      Q(53) => \in4x_N1_reg_n_0_[55]\,
      Q(52) => \in4x_N1_reg_n_0_[54]\,
      Q(51) => \in4x_N1_reg_n_0_[53]\,
      Q(50) => \in4x_N1_reg_n_0_[52]\,
      Q(49) => \in4x_N1_reg_n_0_[51]\,
      Q(48) => \in4x_N1_reg_n_0_[50]\,
      Q(47) => \in4x_N1_reg_n_0_[49]\,
      Q(46) => \in4x_N1_reg_n_0_[48]\,
      Q(45) => \in4x_N1_reg_n_0_[47]\,
      Q(44) => \in4x_N1_reg_n_0_[46]\,
      Q(43) => \in4x_N1_reg_n_0_[45]\,
      Q(42) => \in4x_N1_reg_n_0_[44]\,
      Q(41) => \in4x_N1_reg_n_0_[43]\,
      Q(40) => \in4x_N1_reg_n_0_[42]\,
      Q(39) => \in4x_N1_reg_n_0_[41]\,
      Q(38) => \in4x_N1_reg_n_0_[40]\,
      Q(37) => \in4x_N1_reg_n_0_[39]\,
      Q(36) => \in4x_N1_reg_n_0_[38]\,
      Q(35) => \in4x_N1_reg_n_0_[37]\,
      Q(34) => \in4x_N1_reg_n_0_[36]\,
      Q(33) => \in4x_N1_reg_n_0_[35]\,
      Q(32) => \in4x_N1_reg_n_0_[34]\,
      Q(31) => \in4x_N1_reg_n_0_[33]\,
      Q(30) => \in4x_N1_reg_n_0_[32]\,
      Q(29) => \in4x_N1_reg_n_0_[31]\,
      Q(28) => \in4x_N1_reg_n_0_[30]\,
      Q(27) => \in4x_N1_reg_n_0_[29]\,
      Q(26) => \in4x_N1_reg_n_0_[28]\,
      Q(25) => \in4x_N1_reg_n_0_[27]\,
      Q(24) => \in4x_N1_reg_n_0_[26]\,
      Q(23) => \in4x_N1_reg_n_0_[25]\,
      Q(22) => \in4x_N1_reg_n_0_[24]\,
      Q(21) => \in4x_N1_reg_n_0_[23]\,
      Q(20) => \in4x_N1_reg_n_0_[22]\,
      Q(19) => \in4x_N1_reg_n_0_[21]\,
      Q(18) => \in4x_N1_reg_n_0_[20]\,
      Q(17) => \in4x_N1_reg_n_0_[19]\,
      Q(16) => \in4x_N1_reg_n_0_[18]\,
      Q(15) => \in4x_N1_reg_n_0_[17]\,
      Q(14) => \in4x_N1_reg_n_0_[16]\,
      Q(13) => \in4x_N1_reg_n_0_[15]\,
      Q(12) => \in4x_N1_reg_n_0_[14]\,
      Q(11) => \in4x_N1_reg_n_0_[13]\,
      Q(10) => \in4x_N1_reg_n_0_[12]\,
      Q(9) => \in4x_N1_reg_n_0_[11]\,
      Q(8) => \in4x_N1_reg_n_0_[10]\,
      Q(7) => \in4x_N1_reg_n_0_[9]\,
      Q(6) => \in4x_N1_reg_n_0_[8]\,
      Q(5) => \in4x_N1_reg_n_0_[7]\,
      Q(4) => \in4x_N1_reg_n_0_[6]\,
      Q(3) => \in4x_N1_reg_n_0_[5]\,
      Q(2) => \in4x_N1_reg_n_0_[4]\,
      Q(1) => \in4x_N1_reg_n_0_[3]\,
      Q(0) => \in4x_N1_reg_n_0_[2]\,
      \result_DDR_N1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20)
    );
MISO_rising_edge_28: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_50
     port map (
      D(15 downto 0) => in_DDR_N2(15 downto 0),
      Q(71) => \in4x_N2_reg_n_0_[73]\,
      Q(70) => \in4x_N2_reg_n_0_[72]\,
      Q(69) => \in4x_N2_reg_n_0_[71]\,
      Q(68) => \in4x_N2_reg_n_0_[70]\,
      Q(67) => \in4x_N2_reg_n_0_[69]\,
      Q(66) => \in4x_N2_reg_n_0_[68]\,
      Q(65) => \in4x_N2_reg_n_0_[67]\,
      Q(64) => \in4x_N2_reg_n_0_[66]\,
      Q(63) => \in4x_N2_reg_n_0_[65]\,
      Q(62) => \in4x_N2_reg_n_0_[64]\,
      Q(61) => \in4x_N2_reg_n_0_[63]\,
      Q(60) => \in4x_N2_reg_n_0_[62]\,
      Q(59) => \in4x_N2_reg_n_0_[61]\,
      Q(58) => \in4x_N2_reg_n_0_[60]\,
      Q(57) => \in4x_N2_reg_n_0_[59]\,
      Q(56) => \in4x_N2_reg_n_0_[58]\,
      Q(55) => \in4x_N2_reg_n_0_[57]\,
      Q(54) => \in4x_N2_reg_n_0_[56]\,
      Q(53) => \in4x_N2_reg_n_0_[55]\,
      Q(52) => \in4x_N2_reg_n_0_[54]\,
      Q(51) => \in4x_N2_reg_n_0_[53]\,
      Q(50) => \in4x_N2_reg_n_0_[52]\,
      Q(49) => \in4x_N2_reg_n_0_[51]\,
      Q(48) => \in4x_N2_reg_n_0_[50]\,
      Q(47) => \in4x_N2_reg_n_0_[49]\,
      Q(46) => \in4x_N2_reg_n_0_[48]\,
      Q(45) => \in4x_N2_reg_n_0_[47]\,
      Q(44) => \in4x_N2_reg_n_0_[46]\,
      Q(43) => \in4x_N2_reg_n_0_[45]\,
      Q(42) => \in4x_N2_reg_n_0_[44]\,
      Q(41) => \in4x_N2_reg_n_0_[43]\,
      Q(40) => \in4x_N2_reg_n_0_[42]\,
      Q(39) => \in4x_N2_reg_n_0_[41]\,
      Q(38) => \in4x_N2_reg_n_0_[40]\,
      Q(37) => \in4x_N2_reg_n_0_[39]\,
      Q(36) => \in4x_N2_reg_n_0_[38]\,
      Q(35) => \in4x_N2_reg_n_0_[37]\,
      Q(34) => \in4x_N2_reg_n_0_[36]\,
      Q(33) => \in4x_N2_reg_n_0_[35]\,
      Q(32) => \in4x_N2_reg_n_0_[34]\,
      Q(31) => \in4x_N2_reg_n_0_[33]\,
      Q(30) => \in4x_N2_reg_n_0_[32]\,
      Q(29) => \in4x_N2_reg_n_0_[31]\,
      Q(28) => \in4x_N2_reg_n_0_[30]\,
      Q(27) => \in4x_N2_reg_n_0_[29]\,
      Q(26) => \in4x_N2_reg_n_0_[28]\,
      Q(25) => \in4x_N2_reg_n_0_[27]\,
      Q(24) => \in4x_N2_reg_n_0_[26]\,
      Q(23) => \in4x_N2_reg_n_0_[25]\,
      Q(22) => \in4x_N2_reg_n_0_[24]\,
      Q(21) => \in4x_N2_reg_n_0_[23]\,
      Q(20) => \in4x_N2_reg_n_0_[22]\,
      Q(19) => \in4x_N2_reg_n_0_[21]\,
      Q(18) => \in4x_N2_reg_n_0_[20]\,
      Q(17) => \in4x_N2_reg_n_0_[19]\,
      Q(16) => \in4x_N2_reg_n_0_[18]\,
      Q(15) => \in4x_N2_reg_n_0_[17]\,
      Q(14) => \in4x_N2_reg_n_0_[16]\,
      Q(13) => \in4x_N2_reg_n_0_[15]\,
      Q(12) => \in4x_N2_reg_n_0_[14]\,
      Q(11) => \in4x_N2_reg_n_0_[13]\,
      Q(10) => \in4x_N2_reg_n_0_[12]\,
      Q(9) => \in4x_N2_reg_n_0_[11]\,
      Q(8) => \in4x_N2_reg_n_0_[10]\,
      Q(7) => \in4x_N2_reg_n_0_[9]\,
      Q(6) => \in4x_N2_reg_n_0_[8]\,
      Q(5) => \in4x_N2_reg_n_0_[7]\,
      Q(4) => \in4x_N2_reg_n_0_[6]\,
      Q(3) => \in4x_N2_reg_n_0_[5]\,
      Q(2) => \in4x_N2_reg_n_0_[4]\,
      Q(1) => \in4x_N2_reg_n_0_[3]\,
      Q(0) => \in4x_N2_reg_n_0_[2]\,
      \result_DDR_N2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(23 downto 20)
    );
MISO_rising_edge_29: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_51
     port map (
      D(15 downto 0) => in_DDR_O1(15 downto 0),
      Q(71) => \in4x_O1_reg_n_0_[73]\,
      Q(70) => \in4x_O1_reg_n_0_[72]\,
      Q(69) => \in4x_O1_reg_n_0_[71]\,
      Q(68) => \in4x_O1_reg_n_0_[70]\,
      Q(67) => \in4x_O1_reg_n_0_[69]\,
      Q(66) => \in4x_O1_reg_n_0_[68]\,
      Q(65) => \in4x_O1_reg_n_0_[67]\,
      Q(64) => \in4x_O1_reg_n_0_[66]\,
      Q(63) => \in4x_O1_reg_n_0_[65]\,
      Q(62) => \in4x_O1_reg_n_0_[64]\,
      Q(61) => \in4x_O1_reg_n_0_[63]\,
      Q(60) => \in4x_O1_reg_n_0_[62]\,
      Q(59) => \in4x_O1_reg_n_0_[61]\,
      Q(58) => \in4x_O1_reg_n_0_[60]\,
      Q(57) => \in4x_O1_reg_n_0_[59]\,
      Q(56) => \in4x_O1_reg_n_0_[58]\,
      Q(55) => \in4x_O1_reg_n_0_[57]\,
      Q(54) => \in4x_O1_reg_n_0_[56]\,
      Q(53) => \in4x_O1_reg_n_0_[55]\,
      Q(52) => \in4x_O1_reg_n_0_[54]\,
      Q(51) => \in4x_O1_reg_n_0_[53]\,
      Q(50) => \in4x_O1_reg_n_0_[52]\,
      Q(49) => \in4x_O1_reg_n_0_[51]\,
      Q(48) => \in4x_O1_reg_n_0_[50]\,
      Q(47) => \in4x_O1_reg_n_0_[49]\,
      Q(46) => \in4x_O1_reg_n_0_[48]\,
      Q(45) => \in4x_O1_reg_n_0_[47]\,
      Q(44) => \in4x_O1_reg_n_0_[46]\,
      Q(43) => \in4x_O1_reg_n_0_[45]\,
      Q(42) => \in4x_O1_reg_n_0_[44]\,
      Q(41) => \in4x_O1_reg_n_0_[43]\,
      Q(40) => \in4x_O1_reg_n_0_[42]\,
      Q(39) => \in4x_O1_reg_n_0_[41]\,
      Q(38) => \in4x_O1_reg_n_0_[40]\,
      Q(37) => \in4x_O1_reg_n_0_[39]\,
      Q(36) => \in4x_O1_reg_n_0_[38]\,
      Q(35) => \in4x_O1_reg_n_0_[37]\,
      Q(34) => \in4x_O1_reg_n_0_[36]\,
      Q(33) => \in4x_O1_reg_n_0_[35]\,
      Q(32) => \in4x_O1_reg_n_0_[34]\,
      Q(31) => \in4x_O1_reg_n_0_[33]\,
      Q(30) => \in4x_O1_reg_n_0_[32]\,
      Q(29) => \in4x_O1_reg_n_0_[31]\,
      Q(28) => \in4x_O1_reg_n_0_[30]\,
      Q(27) => \in4x_O1_reg_n_0_[29]\,
      Q(26) => \in4x_O1_reg_n_0_[28]\,
      Q(25) => \in4x_O1_reg_n_0_[27]\,
      Q(24) => \in4x_O1_reg_n_0_[26]\,
      Q(23) => \in4x_O1_reg_n_0_[25]\,
      Q(22) => \in4x_O1_reg_n_0_[24]\,
      Q(21) => \in4x_O1_reg_n_0_[23]\,
      Q(20) => \in4x_O1_reg_n_0_[22]\,
      Q(19) => \in4x_O1_reg_n_0_[21]\,
      Q(18) => \in4x_O1_reg_n_0_[20]\,
      Q(17) => \in4x_O1_reg_n_0_[19]\,
      Q(16) => \in4x_O1_reg_n_0_[18]\,
      Q(15) => \in4x_O1_reg_n_0_[17]\,
      Q(14) => \in4x_O1_reg_n_0_[16]\,
      Q(13) => \in4x_O1_reg_n_0_[15]\,
      Q(12) => \in4x_O1_reg_n_0_[14]\,
      Q(11) => \in4x_O1_reg_n_0_[13]\,
      Q(10) => \in4x_O1_reg_n_0_[12]\,
      Q(9) => \in4x_O1_reg_n_0_[11]\,
      Q(8) => \in4x_O1_reg_n_0_[10]\,
      Q(7) => \in4x_O1_reg_n_0_[9]\,
      Q(6) => \in4x_O1_reg_n_0_[8]\,
      Q(5) => \in4x_O1_reg_n_0_[7]\,
      Q(4) => \in4x_O1_reg_n_0_[6]\,
      Q(3) => \in4x_O1_reg_n_0_[5]\,
      Q(2) => \in4x_O1_reg_n_0_[4]\,
      Q(1) => \in4x_O1_reg_n_0_[3]\,
      Q(0) => \in4x_O1_reg_n_0_[2]\,
      \result_DDR_O1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_rising_edge_3: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_52
     port map (
      D(15 downto 0) => in_DDR_B1(15 downto 0),
      Q(71) => \in4x_B1_reg_n_0_[73]\,
      Q(70) => \in4x_B1_reg_n_0_[72]\,
      Q(69) => \in4x_B1_reg_n_0_[71]\,
      Q(68) => \in4x_B1_reg_n_0_[70]\,
      Q(67) => \in4x_B1_reg_n_0_[69]\,
      Q(66) => \in4x_B1_reg_n_0_[68]\,
      Q(65) => \in4x_B1_reg_n_0_[67]\,
      Q(64) => \in4x_B1_reg_n_0_[66]\,
      Q(63) => \in4x_B1_reg_n_0_[65]\,
      Q(62) => \in4x_B1_reg_n_0_[64]\,
      Q(61) => \in4x_B1_reg_n_0_[63]\,
      Q(60) => \in4x_B1_reg_n_0_[62]\,
      Q(59) => \in4x_B1_reg_n_0_[61]\,
      Q(58) => \in4x_B1_reg_n_0_[60]\,
      Q(57) => \in4x_B1_reg_n_0_[59]\,
      Q(56) => \in4x_B1_reg_n_0_[58]\,
      Q(55) => \in4x_B1_reg_n_0_[57]\,
      Q(54) => \in4x_B1_reg_n_0_[56]\,
      Q(53) => \in4x_B1_reg_n_0_[55]\,
      Q(52) => \in4x_B1_reg_n_0_[54]\,
      Q(51) => \in4x_B1_reg_n_0_[53]\,
      Q(50) => \in4x_B1_reg_n_0_[52]\,
      Q(49) => \in4x_B1_reg_n_0_[51]\,
      Q(48) => \in4x_B1_reg_n_0_[50]\,
      Q(47) => \in4x_B1_reg_n_0_[49]\,
      Q(46) => \in4x_B1_reg_n_0_[48]\,
      Q(45) => \in4x_B1_reg_n_0_[47]\,
      Q(44) => \in4x_B1_reg_n_0_[46]\,
      Q(43) => \in4x_B1_reg_n_0_[45]\,
      Q(42) => \in4x_B1_reg_n_0_[44]\,
      Q(41) => \in4x_B1_reg_n_0_[43]\,
      Q(40) => \in4x_B1_reg_n_0_[42]\,
      Q(39) => \in4x_B1_reg_n_0_[41]\,
      Q(38) => \in4x_B1_reg_n_0_[40]\,
      Q(37) => \in4x_B1_reg_n_0_[39]\,
      Q(36) => \in4x_B1_reg_n_0_[38]\,
      Q(35) => \in4x_B1_reg_n_0_[37]\,
      Q(34) => \in4x_B1_reg_n_0_[36]\,
      Q(33) => \in4x_B1_reg_n_0_[35]\,
      Q(32) => \in4x_B1_reg_n_0_[34]\,
      Q(31) => \in4x_B1_reg_n_0_[33]\,
      Q(30) => \in4x_B1_reg_n_0_[32]\,
      Q(29) => \in4x_B1_reg_n_0_[31]\,
      Q(28) => \in4x_B1_reg_n_0_[30]\,
      Q(27) => \in4x_B1_reg_n_0_[29]\,
      Q(26) => \in4x_B1_reg_n_0_[28]\,
      Q(25) => \in4x_B1_reg_n_0_[27]\,
      Q(24) => \in4x_B1_reg_n_0_[26]\,
      Q(23) => \in4x_B1_reg_n_0_[25]\,
      Q(22) => \in4x_B1_reg_n_0_[24]\,
      Q(21) => \in4x_B1_reg_n_0_[23]\,
      Q(20) => \in4x_B1_reg_n_0_[22]\,
      Q(19) => \in4x_B1_reg_n_0_[21]\,
      Q(18) => \in4x_B1_reg_n_0_[20]\,
      Q(17) => \in4x_B1_reg_n_0_[19]\,
      Q(16) => \in4x_B1_reg_n_0_[18]\,
      Q(15) => \in4x_B1_reg_n_0_[17]\,
      Q(14) => \in4x_B1_reg_n_0_[16]\,
      Q(13) => \in4x_B1_reg_n_0_[15]\,
      Q(12) => \in4x_B1_reg_n_0_[14]\,
      Q(11) => \in4x_B1_reg_n_0_[13]\,
      Q(10) => \in4x_B1_reg_n_0_[12]\,
      Q(9) => \in4x_B1_reg_n_0_[11]\,
      Q(8) => \in4x_B1_reg_n_0_[10]\,
      Q(7) => \in4x_B1_reg_n_0_[9]\,
      Q(6) => \in4x_B1_reg_n_0_[8]\,
      Q(5) => \in4x_B1_reg_n_0_[7]\,
      Q(4) => \in4x_B1_reg_n_0_[6]\,
      Q(3) => \in4x_B1_reg_n_0_[5]\,
      Q(2) => \in4x_B1_reg_n_0_[4]\,
      Q(1) => \in4x_B1_reg_n_0_[3]\,
      Q(0) => \in4x_B1_reg_n_0_[2]\,
      \result_DDR_B1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4)
    );
MISO_rising_edge_30: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_53
     port map (
      D(15 downto 0) => in_DDR_O2(15 downto 0),
      Q(71) => \in4x_O2_reg_n_0_[73]\,
      Q(70) => \in4x_O2_reg_n_0_[72]\,
      Q(69) => \in4x_O2_reg_n_0_[71]\,
      Q(68) => \in4x_O2_reg_n_0_[70]\,
      Q(67) => \in4x_O2_reg_n_0_[69]\,
      Q(66) => \in4x_O2_reg_n_0_[68]\,
      Q(65) => \in4x_O2_reg_n_0_[67]\,
      Q(64) => \in4x_O2_reg_n_0_[66]\,
      Q(63) => \in4x_O2_reg_n_0_[65]\,
      Q(62) => \in4x_O2_reg_n_0_[64]\,
      Q(61) => \in4x_O2_reg_n_0_[63]\,
      Q(60) => \in4x_O2_reg_n_0_[62]\,
      Q(59) => \in4x_O2_reg_n_0_[61]\,
      Q(58) => \in4x_O2_reg_n_0_[60]\,
      Q(57) => \in4x_O2_reg_n_0_[59]\,
      Q(56) => \in4x_O2_reg_n_0_[58]\,
      Q(55) => \in4x_O2_reg_n_0_[57]\,
      Q(54) => \in4x_O2_reg_n_0_[56]\,
      Q(53) => \in4x_O2_reg_n_0_[55]\,
      Q(52) => \in4x_O2_reg_n_0_[54]\,
      Q(51) => \in4x_O2_reg_n_0_[53]\,
      Q(50) => \in4x_O2_reg_n_0_[52]\,
      Q(49) => \in4x_O2_reg_n_0_[51]\,
      Q(48) => \in4x_O2_reg_n_0_[50]\,
      Q(47) => \in4x_O2_reg_n_0_[49]\,
      Q(46) => \in4x_O2_reg_n_0_[48]\,
      Q(45) => \in4x_O2_reg_n_0_[47]\,
      Q(44) => \in4x_O2_reg_n_0_[46]\,
      Q(43) => \in4x_O2_reg_n_0_[45]\,
      Q(42) => \in4x_O2_reg_n_0_[44]\,
      Q(41) => \in4x_O2_reg_n_0_[43]\,
      Q(40) => \in4x_O2_reg_n_0_[42]\,
      Q(39) => \in4x_O2_reg_n_0_[41]\,
      Q(38) => \in4x_O2_reg_n_0_[40]\,
      Q(37) => \in4x_O2_reg_n_0_[39]\,
      Q(36) => \in4x_O2_reg_n_0_[38]\,
      Q(35) => \in4x_O2_reg_n_0_[37]\,
      Q(34) => \in4x_O2_reg_n_0_[36]\,
      Q(33) => \in4x_O2_reg_n_0_[35]\,
      Q(32) => \in4x_O2_reg_n_0_[34]\,
      Q(31) => \in4x_O2_reg_n_0_[33]\,
      Q(30) => \in4x_O2_reg_n_0_[32]\,
      Q(29) => \in4x_O2_reg_n_0_[31]\,
      Q(28) => \in4x_O2_reg_n_0_[30]\,
      Q(27) => \in4x_O2_reg_n_0_[29]\,
      Q(26) => \in4x_O2_reg_n_0_[28]\,
      Q(25) => \in4x_O2_reg_n_0_[27]\,
      Q(24) => \in4x_O2_reg_n_0_[26]\,
      Q(23) => \in4x_O2_reg_n_0_[25]\,
      Q(22) => \in4x_O2_reg_n_0_[24]\,
      Q(21) => \in4x_O2_reg_n_0_[23]\,
      Q(20) => \in4x_O2_reg_n_0_[22]\,
      Q(19) => \in4x_O2_reg_n_0_[21]\,
      Q(18) => \in4x_O2_reg_n_0_[20]\,
      Q(17) => \in4x_O2_reg_n_0_[19]\,
      Q(16) => \in4x_O2_reg_n_0_[18]\,
      Q(15) => \in4x_O2_reg_n_0_[17]\,
      Q(14) => \in4x_O2_reg_n_0_[16]\,
      Q(13) => \in4x_O2_reg_n_0_[15]\,
      Q(12) => \in4x_O2_reg_n_0_[14]\,
      Q(11) => \in4x_O2_reg_n_0_[13]\,
      Q(10) => \in4x_O2_reg_n_0_[12]\,
      Q(9) => \in4x_O2_reg_n_0_[11]\,
      Q(8) => \in4x_O2_reg_n_0_[10]\,
      Q(7) => \in4x_O2_reg_n_0_[9]\,
      Q(6) => \in4x_O2_reg_n_0_[8]\,
      Q(5) => \in4x_O2_reg_n_0_[7]\,
      Q(4) => \in4x_O2_reg_n_0_[6]\,
      Q(3) => \in4x_O2_reg_n_0_[5]\,
      Q(2) => \in4x_O2_reg_n_0_[4]\,
      Q(1) => \in4x_O2_reg_n_0_[3]\,
      Q(0) => \in4x_O2_reg_n_0_[2]\,
      \result_DDR_O2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(27 downto 24)
    );
MISO_rising_edge_31: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_54
     port map (
      D(15 downto 0) => in_DDR_P1(15 downto 0),
      Q(71) => \in4x_P1_reg_n_0_[73]\,
      Q(70) => \in4x_P1_reg_n_0_[72]\,
      Q(69) => \in4x_P1_reg_n_0_[71]\,
      Q(68) => \in4x_P1_reg_n_0_[70]\,
      Q(67) => \in4x_P1_reg_n_0_[69]\,
      Q(66) => \in4x_P1_reg_n_0_[68]\,
      Q(65) => \in4x_P1_reg_n_0_[67]\,
      Q(64) => \in4x_P1_reg_n_0_[66]\,
      Q(63) => \in4x_P1_reg_n_0_[65]\,
      Q(62) => \in4x_P1_reg_n_0_[64]\,
      Q(61) => \in4x_P1_reg_n_0_[63]\,
      Q(60) => \in4x_P1_reg_n_0_[62]\,
      Q(59) => \in4x_P1_reg_n_0_[61]\,
      Q(58) => \in4x_P1_reg_n_0_[60]\,
      Q(57) => \in4x_P1_reg_n_0_[59]\,
      Q(56) => \in4x_P1_reg_n_0_[58]\,
      Q(55) => \in4x_P1_reg_n_0_[57]\,
      Q(54) => \in4x_P1_reg_n_0_[56]\,
      Q(53) => \in4x_P1_reg_n_0_[55]\,
      Q(52) => \in4x_P1_reg_n_0_[54]\,
      Q(51) => \in4x_P1_reg_n_0_[53]\,
      Q(50) => \in4x_P1_reg_n_0_[52]\,
      Q(49) => \in4x_P1_reg_n_0_[51]\,
      Q(48) => \in4x_P1_reg_n_0_[50]\,
      Q(47) => \in4x_P1_reg_n_0_[49]\,
      Q(46) => \in4x_P1_reg_n_0_[48]\,
      Q(45) => \in4x_P1_reg_n_0_[47]\,
      Q(44) => \in4x_P1_reg_n_0_[46]\,
      Q(43) => \in4x_P1_reg_n_0_[45]\,
      Q(42) => \in4x_P1_reg_n_0_[44]\,
      Q(41) => \in4x_P1_reg_n_0_[43]\,
      Q(40) => \in4x_P1_reg_n_0_[42]\,
      Q(39) => \in4x_P1_reg_n_0_[41]\,
      Q(38) => \in4x_P1_reg_n_0_[40]\,
      Q(37) => \in4x_P1_reg_n_0_[39]\,
      Q(36) => \in4x_P1_reg_n_0_[38]\,
      Q(35) => \in4x_P1_reg_n_0_[37]\,
      Q(34) => \in4x_P1_reg_n_0_[36]\,
      Q(33) => \in4x_P1_reg_n_0_[35]\,
      Q(32) => \in4x_P1_reg_n_0_[34]\,
      Q(31) => \in4x_P1_reg_n_0_[33]\,
      Q(30) => \in4x_P1_reg_n_0_[32]\,
      Q(29) => \in4x_P1_reg_n_0_[31]\,
      Q(28) => \in4x_P1_reg_n_0_[30]\,
      Q(27) => \in4x_P1_reg_n_0_[29]\,
      Q(26) => \in4x_P1_reg_n_0_[28]\,
      Q(25) => \in4x_P1_reg_n_0_[27]\,
      Q(24) => \in4x_P1_reg_n_0_[26]\,
      Q(23) => \in4x_P1_reg_n_0_[25]\,
      Q(22) => \in4x_P1_reg_n_0_[24]\,
      Q(21) => \in4x_P1_reg_n_0_[23]\,
      Q(20) => \in4x_P1_reg_n_0_[22]\,
      Q(19) => \in4x_P1_reg_n_0_[21]\,
      Q(18) => \in4x_P1_reg_n_0_[20]\,
      Q(17) => \in4x_P1_reg_n_0_[19]\,
      Q(16) => \in4x_P1_reg_n_0_[18]\,
      Q(15) => \in4x_P1_reg_n_0_[17]\,
      Q(14) => \in4x_P1_reg_n_0_[16]\,
      Q(13) => \in4x_P1_reg_n_0_[15]\,
      Q(12) => \in4x_P1_reg_n_0_[14]\,
      Q(11) => \in4x_P1_reg_n_0_[13]\,
      Q(10) => \in4x_P1_reg_n_0_[12]\,
      Q(9) => \in4x_P1_reg_n_0_[11]\,
      Q(8) => \in4x_P1_reg_n_0_[10]\,
      Q(7) => \in4x_P1_reg_n_0_[9]\,
      Q(6) => \in4x_P1_reg_n_0_[8]\,
      Q(5) => \in4x_P1_reg_n_0_[7]\,
      Q(4) => \in4x_P1_reg_n_0_[6]\,
      Q(3) => \in4x_P1_reg_n_0_[5]\,
      Q(2) => \in4x_P1_reg_n_0_[4]\,
      Q(1) => \in4x_P1_reg_n_0_[3]\,
      Q(0) => \in4x_P1_reg_n_0_[2]\,
      \result_DDR_P1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28)
    );
MISO_rising_edge_32: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_55
     port map (
      D(15 downto 0) => in_DDR_P2(15 downto 0),
      Q(71) => \in4x_P2_reg_n_0_[73]\,
      Q(70) => \in4x_P2_reg_n_0_[72]\,
      Q(69) => \in4x_P2_reg_n_0_[71]\,
      Q(68) => \in4x_P2_reg_n_0_[70]\,
      Q(67) => \in4x_P2_reg_n_0_[69]\,
      Q(66) => \in4x_P2_reg_n_0_[68]\,
      Q(65) => \in4x_P2_reg_n_0_[67]\,
      Q(64) => \in4x_P2_reg_n_0_[66]\,
      Q(63) => \in4x_P2_reg_n_0_[65]\,
      Q(62) => \in4x_P2_reg_n_0_[64]\,
      Q(61) => \in4x_P2_reg_n_0_[63]\,
      Q(60) => \in4x_P2_reg_n_0_[62]\,
      Q(59) => \in4x_P2_reg_n_0_[61]\,
      Q(58) => \in4x_P2_reg_n_0_[60]\,
      Q(57) => \in4x_P2_reg_n_0_[59]\,
      Q(56) => \in4x_P2_reg_n_0_[58]\,
      Q(55) => \in4x_P2_reg_n_0_[57]\,
      Q(54) => \in4x_P2_reg_n_0_[56]\,
      Q(53) => \in4x_P2_reg_n_0_[55]\,
      Q(52) => \in4x_P2_reg_n_0_[54]\,
      Q(51) => \in4x_P2_reg_n_0_[53]\,
      Q(50) => \in4x_P2_reg_n_0_[52]\,
      Q(49) => \in4x_P2_reg_n_0_[51]\,
      Q(48) => \in4x_P2_reg_n_0_[50]\,
      Q(47) => \in4x_P2_reg_n_0_[49]\,
      Q(46) => \in4x_P2_reg_n_0_[48]\,
      Q(45) => \in4x_P2_reg_n_0_[47]\,
      Q(44) => \in4x_P2_reg_n_0_[46]\,
      Q(43) => \in4x_P2_reg_n_0_[45]\,
      Q(42) => \in4x_P2_reg_n_0_[44]\,
      Q(41) => \in4x_P2_reg_n_0_[43]\,
      Q(40) => \in4x_P2_reg_n_0_[42]\,
      Q(39) => \in4x_P2_reg_n_0_[41]\,
      Q(38) => \in4x_P2_reg_n_0_[40]\,
      Q(37) => \in4x_P2_reg_n_0_[39]\,
      Q(36) => \in4x_P2_reg_n_0_[38]\,
      Q(35) => \in4x_P2_reg_n_0_[37]\,
      Q(34) => \in4x_P2_reg_n_0_[36]\,
      Q(33) => \in4x_P2_reg_n_0_[35]\,
      Q(32) => \in4x_P2_reg_n_0_[34]\,
      Q(31) => \in4x_P2_reg_n_0_[33]\,
      Q(30) => \in4x_P2_reg_n_0_[32]\,
      Q(29) => \in4x_P2_reg_n_0_[31]\,
      Q(28) => \in4x_P2_reg_n_0_[30]\,
      Q(27) => \in4x_P2_reg_n_0_[29]\,
      Q(26) => \in4x_P2_reg_n_0_[28]\,
      Q(25) => \in4x_P2_reg_n_0_[27]\,
      Q(24) => \in4x_P2_reg_n_0_[26]\,
      Q(23) => \in4x_P2_reg_n_0_[25]\,
      Q(22) => \in4x_P2_reg_n_0_[24]\,
      Q(21) => \in4x_P2_reg_n_0_[23]\,
      Q(20) => \in4x_P2_reg_n_0_[22]\,
      Q(19) => \in4x_P2_reg_n_0_[21]\,
      Q(18) => \in4x_P2_reg_n_0_[20]\,
      Q(17) => \in4x_P2_reg_n_0_[19]\,
      Q(16) => \in4x_P2_reg_n_0_[18]\,
      Q(15) => \in4x_P2_reg_n_0_[17]\,
      Q(14) => \in4x_P2_reg_n_0_[16]\,
      Q(13) => \in4x_P2_reg_n_0_[15]\,
      Q(12) => \in4x_P2_reg_n_0_[14]\,
      Q(11) => \in4x_P2_reg_n_0_[13]\,
      Q(10) => \in4x_P2_reg_n_0_[12]\,
      Q(9) => \in4x_P2_reg_n_0_[11]\,
      Q(8) => \in4x_P2_reg_n_0_[10]\,
      Q(7) => \in4x_P2_reg_n_0_[9]\,
      Q(6) => \in4x_P2_reg_n_0_[8]\,
      Q(5) => \in4x_P2_reg_n_0_[7]\,
      Q(4) => \in4x_P2_reg_n_0_[6]\,
      Q(3) => \in4x_P2_reg_n_0_[5]\,
      Q(2) => \in4x_P2_reg_n_0_[4]\,
      Q(1) => \in4x_P2_reg_n_0_[3]\,
      Q(0) => \in4x_P2_reg_n_0_[2]\,
      \result_DDR_P2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(31 downto 28)
    );
MISO_rising_edge_4: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_56
     port map (
      D(15 downto 0) => in_DDR_B2(15 downto 0),
      Q(71) => \in4x_B2_reg_n_0_[73]\,
      Q(70) => \in4x_B2_reg_n_0_[72]\,
      Q(69) => \in4x_B2_reg_n_0_[71]\,
      Q(68) => \in4x_B2_reg_n_0_[70]\,
      Q(67) => \in4x_B2_reg_n_0_[69]\,
      Q(66) => \in4x_B2_reg_n_0_[68]\,
      Q(65) => \in4x_B2_reg_n_0_[67]\,
      Q(64) => \in4x_B2_reg_n_0_[66]\,
      Q(63) => \in4x_B2_reg_n_0_[65]\,
      Q(62) => \in4x_B2_reg_n_0_[64]\,
      Q(61) => \in4x_B2_reg_n_0_[63]\,
      Q(60) => \in4x_B2_reg_n_0_[62]\,
      Q(59) => \in4x_B2_reg_n_0_[61]\,
      Q(58) => \in4x_B2_reg_n_0_[60]\,
      Q(57) => \in4x_B2_reg_n_0_[59]\,
      Q(56) => \in4x_B2_reg_n_0_[58]\,
      Q(55) => \in4x_B2_reg_n_0_[57]\,
      Q(54) => \in4x_B2_reg_n_0_[56]\,
      Q(53) => \in4x_B2_reg_n_0_[55]\,
      Q(52) => \in4x_B2_reg_n_0_[54]\,
      Q(51) => \in4x_B2_reg_n_0_[53]\,
      Q(50) => \in4x_B2_reg_n_0_[52]\,
      Q(49) => \in4x_B2_reg_n_0_[51]\,
      Q(48) => \in4x_B2_reg_n_0_[50]\,
      Q(47) => \in4x_B2_reg_n_0_[49]\,
      Q(46) => \in4x_B2_reg_n_0_[48]\,
      Q(45) => \in4x_B2_reg_n_0_[47]\,
      Q(44) => \in4x_B2_reg_n_0_[46]\,
      Q(43) => \in4x_B2_reg_n_0_[45]\,
      Q(42) => \in4x_B2_reg_n_0_[44]\,
      Q(41) => \in4x_B2_reg_n_0_[43]\,
      Q(40) => \in4x_B2_reg_n_0_[42]\,
      Q(39) => \in4x_B2_reg_n_0_[41]\,
      Q(38) => \in4x_B2_reg_n_0_[40]\,
      Q(37) => \in4x_B2_reg_n_0_[39]\,
      Q(36) => \in4x_B2_reg_n_0_[38]\,
      Q(35) => \in4x_B2_reg_n_0_[37]\,
      Q(34) => \in4x_B2_reg_n_0_[36]\,
      Q(33) => \in4x_B2_reg_n_0_[35]\,
      Q(32) => \in4x_B2_reg_n_0_[34]\,
      Q(31) => \in4x_B2_reg_n_0_[33]\,
      Q(30) => \in4x_B2_reg_n_0_[32]\,
      Q(29) => \in4x_B2_reg_n_0_[31]\,
      Q(28) => \in4x_B2_reg_n_0_[30]\,
      Q(27) => \in4x_B2_reg_n_0_[29]\,
      Q(26) => \in4x_B2_reg_n_0_[28]\,
      Q(25) => \in4x_B2_reg_n_0_[27]\,
      Q(24) => \in4x_B2_reg_n_0_[26]\,
      Q(23) => \in4x_B2_reg_n_0_[25]\,
      Q(22) => \in4x_B2_reg_n_0_[24]\,
      Q(21) => \in4x_B2_reg_n_0_[23]\,
      Q(20) => \in4x_B2_reg_n_0_[22]\,
      Q(19) => \in4x_B2_reg_n_0_[21]\,
      Q(18) => \in4x_B2_reg_n_0_[20]\,
      Q(17) => \in4x_B2_reg_n_0_[19]\,
      Q(16) => \in4x_B2_reg_n_0_[18]\,
      Q(15) => \in4x_B2_reg_n_0_[17]\,
      Q(14) => \in4x_B2_reg_n_0_[16]\,
      Q(13) => \in4x_B2_reg_n_0_[15]\,
      Q(12) => \in4x_B2_reg_n_0_[14]\,
      Q(11) => \in4x_B2_reg_n_0_[13]\,
      Q(10) => \in4x_B2_reg_n_0_[12]\,
      Q(9) => \in4x_B2_reg_n_0_[11]\,
      Q(8) => \in4x_B2_reg_n_0_[10]\,
      Q(7) => \in4x_B2_reg_n_0_[9]\,
      Q(6) => \in4x_B2_reg_n_0_[8]\,
      Q(5) => \in4x_B2_reg_n_0_[7]\,
      Q(4) => \in4x_B2_reg_n_0_[6]\,
      Q(3) => \in4x_B2_reg_n_0_[5]\,
      Q(2) => \in4x_B2_reg_n_0_[4]\,
      Q(1) => \in4x_B2_reg_n_0_[3]\,
      Q(0) => \in4x_B2_reg_n_0_[2]\,
      \result_DDR_B2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(7 downto 4)
    );
MISO_rising_edge_5: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_57
     port map (
      D(15 downto 0) => in_DDR_C1(15 downto 0),
      Q(71) => \in4x_C1_reg_n_0_[73]\,
      Q(70) => \in4x_C1_reg_n_0_[72]\,
      Q(69) => \in4x_C1_reg_n_0_[71]\,
      Q(68) => \in4x_C1_reg_n_0_[70]\,
      Q(67) => \in4x_C1_reg_n_0_[69]\,
      Q(66) => \in4x_C1_reg_n_0_[68]\,
      Q(65) => \in4x_C1_reg_n_0_[67]\,
      Q(64) => \in4x_C1_reg_n_0_[66]\,
      Q(63) => \in4x_C1_reg_n_0_[65]\,
      Q(62) => \in4x_C1_reg_n_0_[64]\,
      Q(61) => \in4x_C1_reg_n_0_[63]\,
      Q(60) => \in4x_C1_reg_n_0_[62]\,
      Q(59) => \in4x_C1_reg_n_0_[61]\,
      Q(58) => \in4x_C1_reg_n_0_[60]\,
      Q(57) => \in4x_C1_reg_n_0_[59]\,
      Q(56) => \in4x_C1_reg_n_0_[58]\,
      Q(55) => \in4x_C1_reg_n_0_[57]\,
      Q(54) => \in4x_C1_reg_n_0_[56]\,
      Q(53) => \in4x_C1_reg_n_0_[55]\,
      Q(52) => \in4x_C1_reg_n_0_[54]\,
      Q(51) => \in4x_C1_reg_n_0_[53]\,
      Q(50) => \in4x_C1_reg_n_0_[52]\,
      Q(49) => \in4x_C1_reg_n_0_[51]\,
      Q(48) => \in4x_C1_reg_n_0_[50]\,
      Q(47) => \in4x_C1_reg_n_0_[49]\,
      Q(46) => \in4x_C1_reg_n_0_[48]\,
      Q(45) => \in4x_C1_reg_n_0_[47]\,
      Q(44) => \in4x_C1_reg_n_0_[46]\,
      Q(43) => \in4x_C1_reg_n_0_[45]\,
      Q(42) => \in4x_C1_reg_n_0_[44]\,
      Q(41) => \in4x_C1_reg_n_0_[43]\,
      Q(40) => \in4x_C1_reg_n_0_[42]\,
      Q(39) => \in4x_C1_reg_n_0_[41]\,
      Q(38) => \in4x_C1_reg_n_0_[40]\,
      Q(37) => \in4x_C1_reg_n_0_[39]\,
      Q(36) => \in4x_C1_reg_n_0_[38]\,
      Q(35) => \in4x_C1_reg_n_0_[37]\,
      Q(34) => \in4x_C1_reg_n_0_[36]\,
      Q(33) => \in4x_C1_reg_n_0_[35]\,
      Q(32) => \in4x_C1_reg_n_0_[34]\,
      Q(31) => \in4x_C1_reg_n_0_[33]\,
      Q(30) => \in4x_C1_reg_n_0_[32]\,
      Q(29) => \in4x_C1_reg_n_0_[31]\,
      Q(28) => \in4x_C1_reg_n_0_[30]\,
      Q(27) => \in4x_C1_reg_n_0_[29]\,
      Q(26) => \in4x_C1_reg_n_0_[28]\,
      Q(25) => \in4x_C1_reg_n_0_[27]\,
      Q(24) => \in4x_C1_reg_n_0_[26]\,
      Q(23) => \in4x_C1_reg_n_0_[25]\,
      Q(22) => \in4x_C1_reg_n_0_[24]\,
      Q(21) => \in4x_C1_reg_n_0_[23]\,
      Q(20) => \in4x_C1_reg_n_0_[22]\,
      Q(19) => \in4x_C1_reg_n_0_[21]\,
      Q(18) => \in4x_C1_reg_n_0_[20]\,
      Q(17) => \in4x_C1_reg_n_0_[19]\,
      Q(16) => \in4x_C1_reg_n_0_[18]\,
      Q(15) => \in4x_C1_reg_n_0_[17]\,
      Q(14) => \in4x_C1_reg_n_0_[16]\,
      Q(13) => \in4x_C1_reg_n_0_[15]\,
      Q(12) => \in4x_C1_reg_n_0_[14]\,
      Q(11) => \in4x_C1_reg_n_0_[13]\,
      Q(10) => \in4x_C1_reg_n_0_[12]\,
      Q(9) => \in4x_C1_reg_n_0_[11]\,
      Q(8) => \in4x_C1_reg_n_0_[10]\,
      Q(7) => \in4x_C1_reg_n_0_[9]\,
      Q(6) => \in4x_C1_reg_n_0_[8]\,
      Q(5) => \in4x_C1_reg_n_0_[7]\,
      Q(4) => \in4x_C1_reg_n_0_[6]\,
      Q(3) => \in4x_C1_reg_n_0_[5]\,
      Q(2) => \in4x_C1_reg_n_0_[4]\,
      Q(1) => \in4x_C1_reg_n_0_[3]\,
      Q(0) => \in4x_C1_reg_n_0_[2]\,
      \result_DDR_C1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8)
    );
MISO_rising_edge_6: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_58
     port map (
      D(15 downto 0) => in_DDR_C2(15 downto 0),
      Q(71) => \in4x_C2_reg_n_0_[73]\,
      Q(70) => \in4x_C2_reg_n_0_[72]\,
      Q(69) => \in4x_C2_reg_n_0_[71]\,
      Q(68) => \in4x_C2_reg_n_0_[70]\,
      Q(67) => \in4x_C2_reg_n_0_[69]\,
      Q(66) => \in4x_C2_reg_n_0_[68]\,
      Q(65) => \in4x_C2_reg_n_0_[67]\,
      Q(64) => \in4x_C2_reg_n_0_[66]\,
      Q(63) => \in4x_C2_reg_n_0_[65]\,
      Q(62) => \in4x_C2_reg_n_0_[64]\,
      Q(61) => \in4x_C2_reg_n_0_[63]\,
      Q(60) => \in4x_C2_reg_n_0_[62]\,
      Q(59) => \in4x_C2_reg_n_0_[61]\,
      Q(58) => \in4x_C2_reg_n_0_[60]\,
      Q(57) => \in4x_C2_reg_n_0_[59]\,
      Q(56) => \in4x_C2_reg_n_0_[58]\,
      Q(55) => \in4x_C2_reg_n_0_[57]\,
      Q(54) => \in4x_C2_reg_n_0_[56]\,
      Q(53) => \in4x_C2_reg_n_0_[55]\,
      Q(52) => \in4x_C2_reg_n_0_[54]\,
      Q(51) => \in4x_C2_reg_n_0_[53]\,
      Q(50) => \in4x_C2_reg_n_0_[52]\,
      Q(49) => \in4x_C2_reg_n_0_[51]\,
      Q(48) => \in4x_C2_reg_n_0_[50]\,
      Q(47) => \in4x_C2_reg_n_0_[49]\,
      Q(46) => \in4x_C2_reg_n_0_[48]\,
      Q(45) => \in4x_C2_reg_n_0_[47]\,
      Q(44) => \in4x_C2_reg_n_0_[46]\,
      Q(43) => \in4x_C2_reg_n_0_[45]\,
      Q(42) => \in4x_C2_reg_n_0_[44]\,
      Q(41) => \in4x_C2_reg_n_0_[43]\,
      Q(40) => \in4x_C2_reg_n_0_[42]\,
      Q(39) => \in4x_C2_reg_n_0_[41]\,
      Q(38) => \in4x_C2_reg_n_0_[40]\,
      Q(37) => \in4x_C2_reg_n_0_[39]\,
      Q(36) => \in4x_C2_reg_n_0_[38]\,
      Q(35) => \in4x_C2_reg_n_0_[37]\,
      Q(34) => \in4x_C2_reg_n_0_[36]\,
      Q(33) => \in4x_C2_reg_n_0_[35]\,
      Q(32) => \in4x_C2_reg_n_0_[34]\,
      Q(31) => \in4x_C2_reg_n_0_[33]\,
      Q(30) => \in4x_C2_reg_n_0_[32]\,
      Q(29) => \in4x_C2_reg_n_0_[31]\,
      Q(28) => \in4x_C2_reg_n_0_[30]\,
      Q(27) => \in4x_C2_reg_n_0_[29]\,
      Q(26) => \in4x_C2_reg_n_0_[28]\,
      Q(25) => \in4x_C2_reg_n_0_[27]\,
      Q(24) => \in4x_C2_reg_n_0_[26]\,
      Q(23) => \in4x_C2_reg_n_0_[25]\,
      Q(22) => \in4x_C2_reg_n_0_[24]\,
      Q(21) => \in4x_C2_reg_n_0_[23]\,
      Q(20) => \in4x_C2_reg_n_0_[22]\,
      Q(19) => \in4x_C2_reg_n_0_[21]\,
      Q(18) => \in4x_C2_reg_n_0_[20]\,
      Q(17) => \in4x_C2_reg_n_0_[19]\,
      Q(16) => \in4x_C2_reg_n_0_[18]\,
      Q(15) => \in4x_C2_reg_n_0_[17]\,
      Q(14) => \in4x_C2_reg_n_0_[16]\,
      Q(13) => \in4x_C2_reg_n_0_[15]\,
      Q(12) => \in4x_C2_reg_n_0_[14]\,
      Q(11) => \in4x_C2_reg_n_0_[13]\,
      Q(10) => \in4x_C2_reg_n_0_[12]\,
      Q(9) => \in4x_C2_reg_n_0_[11]\,
      Q(8) => \in4x_C2_reg_n_0_[10]\,
      Q(7) => \in4x_C2_reg_n_0_[9]\,
      Q(6) => \in4x_C2_reg_n_0_[8]\,
      Q(5) => \in4x_C2_reg_n_0_[7]\,
      Q(4) => \in4x_C2_reg_n_0_[6]\,
      Q(3) => \in4x_C2_reg_n_0_[5]\,
      Q(2) => \in4x_C2_reg_n_0_[4]\,
      Q(1) => \in4x_C2_reg_n_0_[3]\,
      Q(0) => \in4x_C2_reg_n_0_[2]\,
      \result_DDR_C2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(11 downto 8)
    );
MISO_rising_edge_7: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_59
     port map (
      D(15 downto 0) => in_DDR_D1(15 downto 0),
      \result_DDR_D1_reg[0]\ => \in4x_D1_reg_n_0_[73]\,
      \result_DDR_D1_reg[0]_0\ => \in4x_D1_reg_n_0_[72]\,
      \result_DDR_D1_reg[0]_1\ => \in4x_D1_reg_n_0_[71]\,
      \result_DDR_D1_reg[0]_2\ => \in4x_D1_reg_n_0_[70]\,
      \result_DDR_D1_reg[10]\ => \in4x_D1_reg_n_0_[33]\,
      \result_DDR_D1_reg[10]_0\ => \in4x_D1_reg_n_0_[32]\,
      \result_DDR_D1_reg[10]_1\ => \in4x_D1_reg_n_0_[31]\,
      \result_DDR_D1_reg[10]_2\ => \in4x_D1_reg_n_0_[30]\,
      \result_DDR_D1_reg[11]\ => \in4x_D1_reg_n_0_[29]\,
      \result_DDR_D1_reg[11]_0\ => \in4x_D1_reg_n_0_[28]\,
      \result_DDR_D1_reg[11]_1\ => \in4x_D1_reg_n_0_[27]\,
      \result_DDR_D1_reg[11]_2\ => \in4x_D1_reg_n_0_[26]\,
      \result_DDR_D1_reg[12]\ => \in4x_D1_reg_n_0_[25]\,
      \result_DDR_D1_reg[12]_0\ => \in4x_D1_reg_n_0_[24]\,
      \result_DDR_D1_reg[12]_1\ => \in4x_D1_reg_n_0_[23]\,
      \result_DDR_D1_reg[12]_2\ => \in4x_D1_reg_n_0_[22]\,
      \result_DDR_D1_reg[13]\ => \in4x_D1_reg_n_0_[21]\,
      \result_DDR_D1_reg[13]_0\ => \in4x_D1_reg_n_0_[20]\,
      \result_DDR_D1_reg[13]_1\ => \in4x_D1_reg_n_0_[19]\,
      \result_DDR_D1_reg[13]_2\ => \in4x_D1_reg_n_0_[18]\,
      \result_DDR_D1_reg[14]\ => \in4x_D1_reg_n_0_[17]\,
      \result_DDR_D1_reg[14]_0\ => \in4x_D1_reg_n_0_[16]\,
      \result_DDR_D1_reg[14]_1\ => \in4x_D1_reg_n_0_[15]\,
      \result_DDR_D1_reg[14]_2\ => \in4x_D1_reg_n_0_[14]\,
      \result_DDR_D1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12),
      \result_DDR_D1_reg[15]_0\ => \in4x_D1_reg_n_0_[13]\,
      \result_DDR_D1_reg[15]_1\ => \in4x_D1_reg_n_0_[5]\,
      \result_DDR_D1_reg[15]_10\ => \in4x_D1_reg_n_0_[11]\,
      \result_DDR_D1_reg[15]_11\ => \in4x_D1_reg_n_0_[10]\,
      \result_DDR_D1_reg[15]_2\ => \in4x_D1_reg_n_0_[4]\,
      \result_DDR_D1_reg[15]_3\ => \in4x_D1_reg_n_0_[3]\,
      \result_DDR_D1_reg[15]_4\ => \in4x_D1_reg_n_0_[2]\,
      \result_DDR_D1_reg[15]_5\ => \in4x_D1_reg_n_0_[9]\,
      \result_DDR_D1_reg[15]_6\ => \in4x_D1_reg_n_0_[8]\,
      \result_DDR_D1_reg[15]_7\ => \in4x_D1_reg_n_0_[7]\,
      \result_DDR_D1_reg[15]_8\ => \in4x_D1_reg_n_0_[6]\,
      \result_DDR_D1_reg[15]_9\ => \in4x_D1_reg_n_0_[12]\,
      \result_DDR_D1_reg[1]\ => \in4x_D1_reg_n_0_[69]\,
      \result_DDR_D1_reg[1]_0\ => \in4x_D1_reg_n_0_[68]\,
      \result_DDR_D1_reg[1]_1\ => \in4x_D1_reg_n_0_[67]\,
      \result_DDR_D1_reg[1]_2\ => \in4x_D1_reg_n_0_[66]\,
      \result_DDR_D1_reg[2]\ => \in4x_D1_reg_n_0_[65]\,
      \result_DDR_D1_reg[2]_0\ => \in4x_D1_reg_n_0_[64]\,
      \result_DDR_D1_reg[2]_1\ => \in4x_D1_reg_n_0_[63]\,
      \result_DDR_D1_reg[2]_2\ => \in4x_D1_reg_n_0_[62]\,
      \result_DDR_D1_reg[3]\ => \in4x_D1_reg_n_0_[61]\,
      \result_DDR_D1_reg[3]_0\ => \in4x_D1_reg_n_0_[60]\,
      \result_DDR_D1_reg[3]_1\ => \in4x_D1_reg_n_0_[59]\,
      \result_DDR_D1_reg[3]_2\ => \in4x_D1_reg_n_0_[58]\,
      \result_DDR_D1_reg[4]\ => \in4x_D1_reg_n_0_[57]\,
      \result_DDR_D1_reg[4]_0\ => \in4x_D1_reg_n_0_[56]\,
      \result_DDR_D1_reg[4]_1\ => \in4x_D1_reg_n_0_[55]\,
      \result_DDR_D1_reg[4]_2\ => \in4x_D1_reg_n_0_[54]\,
      \result_DDR_D1_reg[5]\ => \in4x_D1_reg_n_0_[53]\,
      \result_DDR_D1_reg[5]_0\ => \in4x_D1_reg_n_0_[52]\,
      \result_DDR_D1_reg[5]_1\ => \in4x_D1_reg_n_0_[51]\,
      \result_DDR_D1_reg[5]_2\ => \in4x_D1_reg_n_0_[50]\,
      \result_DDR_D1_reg[6]\ => \in4x_D1_reg_n_0_[49]\,
      \result_DDR_D1_reg[6]_0\ => \in4x_D1_reg_n_0_[48]\,
      \result_DDR_D1_reg[6]_1\ => \in4x_D1_reg_n_0_[47]\,
      \result_DDR_D1_reg[6]_2\ => \in4x_D1_reg_n_0_[46]\,
      \result_DDR_D1_reg[7]\ => \in4x_D1_reg_n_0_[45]\,
      \result_DDR_D1_reg[7]_0\ => \in4x_D1_reg_n_0_[44]\,
      \result_DDR_D1_reg[7]_1\ => \in4x_D1_reg_n_0_[43]\,
      \result_DDR_D1_reg[7]_2\ => \in4x_D1_reg_n_0_[42]\,
      \result_DDR_D1_reg[8]\ => \in4x_D1_reg_n_0_[41]\,
      \result_DDR_D1_reg[8]_0\ => \in4x_D1_reg_n_0_[40]\,
      \result_DDR_D1_reg[8]_1\ => \in4x_D1_reg_n_0_[39]\,
      \result_DDR_D1_reg[8]_2\ => \in4x_D1_reg_n_0_[38]\,
      \result_DDR_D1_reg[9]\ => \in4x_D1_reg_n_0_[37]\,
      \result_DDR_D1_reg[9]_0\ => \in4x_D1_reg_n_0_[36]\,
      \result_DDR_D1_reg[9]_1\ => \in4x_D1_reg_n_0_[35]\,
      \result_DDR_D1_reg[9]_2\ => \in4x_D1_reg_n_0_[34]\
    );
MISO_rising_edge_8: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_60
     port map (
      D(15 downto 0) => in_DDR_D2(15 downto 0),
      Q(71) => \in4x_D2_reg_n_0_[73]\,
      Q(70) => \in4x_D2_reg_n_0_[72]\,
      Q(69) => \in4x_D2_reg_n_0_[71]\,
      Q(68) => \in4x_D2_reg_n_0_[70]\,
      Q(67) => \in4x_D2_reg_n_0_[69]\,
      Q(66) => \in4x_D2_reg_n_0_[68]\,
      Q(65) => \in4x_D2_reg_n_0_[67]\,
      Q(64) => \in4x_D2_reg_n_0_[66]\,
      Q(63) => \in4x_D2_reg_n_0_[65]\,
      Q(62) => \in4x_D2_reg_n_0_[64]\,
      Q(61) => \in4x_D2_reg_n_0_[63]\,
      Q(60) => \in4x_D2_reg_n_0_[62]\,
      Q(59) => \in4x_D2_reg_n_0_[61]\,
      Q(58) => \in4x_D2_reg_n_0_[60]\,
      Q(57) => \in4x_D2_reg_n_0_[59]\,
      Q(56) => \in4x_D2_reg_n_0_[58]\,
      Q(55) => \in4x_D2_reg_n_0_[57]\,
      Q(54) => \in4x_D2_reg_n_0_[56]\,
      Q(53) => \in4x_D2_reg_n_0_[55]\,
      Q(52) => \in4x_D2_reg_n_0_[54]\,
      Q(51) => \in4x_D2_reg_n_0_[53]\,
      Q(50) => \in4x_D2_reg_n_0_[52]\,
      Q(49) => \in4x_D2_reg_n_0_[51]\,
      Q(48) => \in4x_D2_reg_n_0_[50]\,
      Q(47) => \in4x_D2_reg_n_0_[49]\,
      Q(46) => \in4x_D2_reg_n_0_[48]\,
      Q(45) => \in4x_D2_reg_n_0_[47]\,
      Q(44) => \in4x_D2_reg_n_0_[46]\,
      Q(43) => \in4x_D2_reg_n_0_[45]\,
      Q(42) => \in4x_D2_reg_n_0_[44]\,
      Q(41) => \in4x_D2_reg_n_0_[43]\,
      Q(40) => \in4x_D2_reg_n_0_[42]\,
      Q(39) => \in4x_D2_reg_n_0_[41]\,
      Q(38) => \in4x_D2_reg_n_0_[40]\,
      Q(37) => \in4x_D2_reg_n_0_[39]\,
      Q(36) => \in4x_D2_reg_n_0_[38]\,
      Q(35) => \in4x_D2_reg_n_0_[37]\,
      Q(34) => \in4x_D2_reg_n_0_[36]\,
      Q(33) => \in4x_D2_reg_n_0_[35]\,
      Q(32) => \in4x_D2_reg_n_0_[34]\,
      Q(31) => \in4x_D2_reg_n_0_[33]\,
      Q(30) => \in4x_D2_reg_n_0_[32]\,
      Q(29) => \in4x_D2_reg_n_0_[31]\,
      Q(28) => \in4x_D2_reg_n_0_[30]\,
      Q(27) => \in4x_D2_reg_n_0_[29]\,
      Q(26) => \in4x_D2_reg_n_0_[28]\,
      Q(25) => \in4x_D2_reg_n_0_[27]\,
      Q(24) => \in4x_D2_reg_n_0_[26]\,
      Q(23) => \in4x_D2_reg_n_0_[25]\,
      Q(22) => \in4x_D2_reg_n_0_[24]\,
      Q(21) => \in4x_D2_reg_n_0_[23]\,
      Q(20) => \in4x_D2_reg_n_0_[22]\,
      Q(19) => \in4x_D2_reg_n_0_[21]\,
      Q(18) => \in4x_D2_reg_n_0_[20]\,
      Q(17) => \in4x_D2_reg_n_0_[19]\,
      Q(16) => \in4x_D2_reg_n_0_[18]\,
      Q(15) => \in4x_D2_reg_n_0_[17]\,
      Q(14) => \in4x_D2_reg_n_0_[16]\,
      Q(13) => \in4x_D2_reg_n_0_[15]\,
      Q(12) => \in4x_D2_reg_n_0_[14]\,
      Q(11) => \in4x_D2_reg_n_0_[13]\,
      Q(10) => \in4x_D2_reg_n_0_[12]\,
      Q(9) => \in4x_D2_reg_n_0_[11]\,
      Q(8) => \in4x_D2_reg_n_0_[10]\,
      Q(7) => \in4x_D2_reg_n_0_[9]\,
      Q(6) => \in4x_D2_reg_n_0_[8]\,
      Q(5) => \in4x_D2_reg_n_0_[7]\,
      Q(4) => \in4x_D2_reg_n_0_[6]\,
      Q(3) => \in4x_D2_reg_n_0_[5]\,
      Q(2) => \in4x_D2_reg_n_0_[4]\,
      Q(1) => \in4x_D2_reg_n_0_[3]\,
      Q(0) => \in4x_D2_reg_n_0_[2]\,
      \result_DDR_D2_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(15 downto 12)
    );
MISO_rising_edge_9: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_61
     port map (
      D(15 downto 0) => in_DDR_E1(15 downto 0),
      Q(71) => \in4x_E1_reg_n_0_[73]\,
      Q(70) => \in4x_E1_reg_n_0_[72]\,
      Q(69) => \in4x_E1_reg_n_0_[71]\,
      Q(68) => \in4x_E1_reg_n_0_[70]\,
      Q(67) => \in4x_E1_reg_n_0_[69]\,
      Q(66) => \in4x_E1_reg_n_0_[68]\,
      Q(65) => \in4x_E1_reg_n_0_[67]\,
      Q(64) => \in4x_E1_reg_n_0_[66]\,
      Q(63) => \in4x_E1_reg_n_0_[65]\,
      Q(62) => \in4x_E1_reg_n_0_[64]\,
      Q(61) => \in4x_E1_reg_n_0_[63]\,
      Q(60) => \in4x_E1_reg_n_0_[62]\,
      Q(59) => \in4x_E1_reg_n_0_[61]\,
      Q(58) => \in4x_E1_reg_n_0_[60]\,
      Q(57) => \in4x_E1_reg_n_0_[59]\,
      Q(56) => \in4x_E1_reg_n_0_[58]\,
      Q(55) => \in4x_E1_reg_n_0_[57]\,
      Q(54) => \in4x_E1_reg_n_0_[56]\,
      Q(53) => \in4x_E1_reg_n_0_[55]\,
      Q(52) => \in4x_E1_reg_n_0_[54]\,
      Q(51) => \in4x_E1_reg_n_0_[53]\,
      Q(50) => \in4x_E1_reg_n_0_[52]\,
      Q(49) => \in4x_E1_reg_n_0_[51]\,
      Q(48) => \in4x_E1_reg_n_0_[50]\,
      Q(47) => \in4x_E1_reg_n_0_[49]\,
      Q(46) => \in4x_E1_reg_n_0_[48]\,
      Q(45) => \in4x_E1_reg_n_0_[47]\,
      Q(44) => \in4x_E1_reg_n_0_[46]\,
      Q(43) => \in4x_E1_reg_n_0_[45]\,
      Q(42) => \in4x_E1_reg_n_0_[44]\,
      Q(41) => \in4x_E1_reg_n_0_[43]\,
      Q(40) => \in4x_E1_reg_n_0_[42]\,
      Q(39) => \in4x_E1_reg_n_0_[41]\,
      Q(38) => \in4x_E1_reg_n_0_[40]\,
      Q(37) => \in4x_E1_reg_n_0_[39]\,
      Q(36) => \in4x_E1_reg_n_0_[38]\,
      Q(35) => \in4x_E1_reg_n_0_[37]\,
      Q(34) => \in4x_E1_reg_n_0_[36]\,
      Q(33) => \in4x_E1_reg_n_0_[35]\,
      Q(32) => \in4x_E1_reg_n_0_[34]\,
      Q(31) => \in4x_E1_reg_n_0_[33]\,
      Q(30) => \in4x_E1_reg_n_0_[32]\,
      Q(29) => \in4x_E1_reg_n_0_[31]\,
      Q(28) => \in4x_E1_reg_n_0_[30]\,
      Q(27) => \in4x_E1_reg_n_0_[29]\,
      Q(26) => \in4x_E1_reg_n_0_[28]\,
      Q(25) => \in4x_E1_reg_n_0_[27]\,
      Q(24) => \in4x_E1_reg_n_0_[26]\,
      Q(23) => \in4x_E1_reg_n_0_[25]\,
      Q(22) => \in4x_E1_reg_n_0_[24]\,
      Q(21) => \in4x_E1_reg_n_0_[23]\,
      Q(20) => \in4x_E1_reg_n_0_[22]\,
      Q(19) => \in4x_E1_reg_n_0_[21]\,
      Q(18) => \in4x_E1_reg_n_0_[20]\,
      Q(17) => \in4x_E1_reg_n_0_[19]\,
      Q(16) => \in4x_E1_reg_n_0_[18]\,
      Q(15) => \in4x_E1_reg_n_0_[17]\,
      Q(14) => \in4x_E1_reg_n_0_[16]\,
      Q(13) => \in4x_E1_reg_n_0_[15]\,
      Q(12) => \in4x_E1_reg_n_0_[14]\,
      Q(11) => \in4x_E1_reg_n_0_[13]\,
      Q(10) => \in4x_E1_reg_n_0_[12]\,
      Q(9) => \in4x_E1_reg_n_0_[11]\,
      Q(8) => \in4x_E1_reg_n_0_[10]\,
      Q(7) => \in4x_E1_reg_n_0_[9]\,
      Q(6) => \in4x_E1_reg_n_0_[8]\,
      Q(5) => \in4x_E1_reg_n_0_[7]\,
      Q(4) => \in4x_E1_reg_n_0_[6]\,
      Q(3) => \in4x_E1_reg_n_0_[5]\,
      Q(2) => \in4x_E1_reg_n_0_[4]\,
      Q(1) => \in4x_E1_reg_n_0_[3]\,
      Q(0) => \in4x_E1_reg_n_0_[2]\,
      \result_DDR_E1_reg[15]\(3 downto 0) => \result_DDR_P2_reg[15]_0\(19 downto 16)
    );
\MOSI_cmd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(0),
      I2 => main_state(4),
      I3 => CS_b_i_2_n_0,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \MOSI_cmd[15]_i_1_n_0\
    );
\MOSI_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(0),
      Q => \MOSI_cmd_reg_n_0_[0]\,
      R => '0'
    );
\MOSI_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(10),
      Q => p_10_in,
      R => '0'
    );
\MOSI_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(11),
      Q => p_11_in,
      R => '0'
    );
\MOSI_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(12),
      Q => p_12_in,
      R => '0'
    );
\MOSI_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(13),
      Q => p_13_in,
      R => '0'
    );
\MOSI_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(14),
      Q => p_14_in,
      R => '0'
    );
\MOSI_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(15),
      Q => \MOSI_cmd_reg_n_0_[15]\,
      R => '0'
    );
\MOSI_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(1),
      Q => p_1_in,
      R => '0'
    );
\MOSI_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(2),
      Q => p_2_in,
      R => '0'
    );
\MOSI_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(3),
      Q => p_3_in,
      R => '0'
    );
\MOSI_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(4),
      Q => p_4_in,
      R => '0'
    );
\MOSI_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(5),
      Q => p_5_in,
      R => '0'
    );
\MOSI_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(6),
      Q => p_6_in,
      R => '0'
    );
\MOSI_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(7),
      Q => p_7_in,
      R => '0'
    );
\MOSI_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(8),
      Q => p_8_in,
      R => '0'
    );
\MOSI_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(9),
      Q => p_9_in,
      R => '0'
    );
MOSI_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => MOSI_i_2_n_0,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => MOSI_i_3_n_0,
      I4 => \^mosi2\,
      O => MOSI_i_1_n_0
    );
MOSI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080B080B080BFFFF"
    )
        port map (
      I0 => MOSI_i_4_n_0,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => MOSI_i_5_n_0,
      I4 => MOSI_i_6_n_0,
      I5 => MOSI_i_7_n_0,
      O => MOSI_i_2_n_0
    );
MOSI_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101031"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(0),
      I2 => main_state(1),
      I3 => CS_b_i_2_n_0,
      I4 => main_state(5),
      I5 => main_state(4),
      O => MOSI_i_3_n_0
    );
MOSI_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFFF0AACC00F0"
    )
        port map (
      I0 => p_4_in,
      I1 => p_6_in,
      I2 => p_7_in,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => p_5_in,
      O => MOSI_i_4_n_0
    );
MOSI_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => p_12_in,
      I1 => \MOSI_cmd_reg_n_0_[15]\,
      I2 => p_14_in,
      I3 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => p_13_in,
      O => MOSI_i_5_n_0
    );
MOSI_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111111FFFFFFFF"
    )
        port map (
      I0 => MOSI_i_8_n_0,
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => p_9_in,
      I5 => main_state(4),
      O => MOSI_i_6_n_0
    );
MOSI_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I3 => main_state(5),
      I4 => MOSI_i_9_n_0,
      O => MOSI_i_7_n_0
    );
MOSI_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0FCA00"
    )
        port map (
      I0 => p_10_in,
      I1 => p_8_in,
      I2 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I4 => p_11_in,
      O => MOSI_i_8_n_0
    );
MOSI_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => \MOSI_cmd_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I4 => p_1_in,
      O => MOSI_i_9_n_0
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => MOSI_i_1_n_0,
      Q => \^mosi2\,
      R => \^s00_axi_aresetn_0\
    );
M_AXIS_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => flag_lastBatch_250M,
      I1 => tlast_flag_bit,
      O => M_AXIS_tlast
    );
SCLK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505050506"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(5),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(4),
      O => SCLK_i_1_n_0
    );
SCLK_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SCLK_i_1_n_0,
      Q => SCLK,
      R => \^s00_axi_aresetn_0\
    );
SPI_running_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \timestamp[15]_i_3_n_0\,
      I3 => SPI_running_reg_n_0,
      O => SPI_running_i_1_n_0
    );
SPI_running_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SPI_running_i_1_n_0,
      Q => SPI_running_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      O => \ZCheck_channel[0]_i_1_n_0\
    );
\ZCheck_channel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(1)
    );
\ZCheck_channel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[0]\,
      I2 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(2)
    );
\ZCheck_channel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(3)
    );
\ZCheck_channel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      O => \ZCheck_channel__0\(4)
    );
\ZCheck_channel[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_3_n_0\,
      I1 => \ZCheck_channel[5]_i_4_n_0\,
      I2 => \^channel_reg[5]_0\(4),
      I3 => \^channel_reg[5]_0\(5),
      I4 => \ZCheck_channel[5]_i_5_n_0\,
      I5 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_channel
    );
\ZCheck_channel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      I5 => \ZCheck_channel_reg_n_0_[5]\,
      O => \ZCheck_channel__0\(5)
    );
\ZCheck_channel[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(4),
      O => \ZCheck_channel[5]_i_3_n_0\
    );
\ZCheck_channel[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_channel[5]_i_6_n_0\,
      I2 => ZCheck_loop1,
      I3 => \ZCheck_command_count_reg_n_0_[2]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_channel[5]_i_4_n_0\
    );
\ZCheck_channel[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^channel_reg[5]_0\(2),
      I1 => \^channel_reg[5]_0\(3),
      I2 => \^channel_reg[5]_0\(0),
      I3 => \^channel_reg[5]_0\(1),
      O => \ZCheck_channel[5]_i_5_n_0\
    );
\ZCheck_channel[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_channel[5]_i_6_n_0\
    );
\ZCheck_channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel[0]_i_1_n_0\,
      Q => \ZCheck_channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(1),
      Q => \ZCheck_channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(2),
      Q => \ZCheck_channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(3),
      Q => \ZCheck_channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(4),
      Q => \ZCheck_channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(5),
      Q => \ZCheck_channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_1[0]_i_1_n_0\
    );
\ZCheck_cmd_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => ZCheck_cmd_10_out(14)
    );
\ZCheck_cmd_1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_3_n_0\,
      I1 => \ZCheck_cmd_1[15]_i_2_n_0\,
      I2 => \^channel_reg[5]_0\(4),
      I3 => \^channel_reg[5]_0\(5),
      I4 => \ZCheck_channel[5]_i_5_n_0\,
      I5 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_cmd_1
    );
\ZCheck_cmd_1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155FFFFFFFFFFFF"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[2]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      I5 => ZCheck_loop_reg_n_0,
      O => \ZCheck_cmd_1[15]_i_2_n_0\
    );
\ZCheck_cmd_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(8),
      O => ZCheck_cmd_10_out(3)
    );
\ZCheck_cmd_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(9),
      O => ZCheck_cmd_10_out(4)
    );
\ZCheck_cmd_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_1[6]_i_1_n_0\
    );
\ZCheck_cmd_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[0]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(14),
      Q => \ZCheck_cmd_1_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => '1',
      Q => \ZCheck_cmd_1_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(3),
      Q => \ZCheck_cmd_1_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(4),
      Q => \ZCheck_cmd_1_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[6]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF03FF0F3F0FF2"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(0)
    );
\ZCheck_cmd_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_3_n_0\,
      I1 => \^channel_reg[5]_0\(1),
      I2 => \^channel_reg[5]_0\(0),
      I3 => ZCheck_loop_reg_n_0,
      I4 => \ZCheck_cmd_2[15]_i_2_n_0\,
      I5 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_cmd_2
    );
\ZCheck_cmd_2[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^channel_reg[5]_0\(3),
      I1 => \^channel_reg[5]_0\(4),
      I2 => \^channel_reg[5]_0\(2),
      I3 => \^channel_reg[5]_0\(5),
      O => \ZCheck_cmd_2[15]_i_2_n_0\
    );
\ZCheck_cmd_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000505055A5554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(1)
    );
\ZCheck_cmd_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2211221111991198"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_channel_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(2)
    );
\ZCheck_cmd_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000014145252E9E8"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_channel_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(3)
    );
\ZCheck_cmd_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A05AA00AA0AA4"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(4)
    );
\ZCheck_cmd_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515202011115554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_2__0\(5)
    );
\ZCheck_cmd_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105672"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(6)
    );
\ZCheck_cmd_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151514"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(7)
    );
\ZCheck_cmd_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[0]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_cmd_2__0\(8)
    );
\ZCheck_cmd_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(0),
      Q => \ZCheck_cmd_2_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => '1',
      Q => \ZCheck_cmd_2_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(1),
      Q => \ZCheck_cmd_2_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(2),
      Q => \ZCheck_cmd_2_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(3),
      Q => \ZCheck_cmd_2_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(4),
      Q => \ZCheck_cmd_2_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(5),
      Q => \ZCheck_cmd_2_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(6),
      Q => \ZCheck_cmd_2_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(7),
      Q => \ZCheck_cmd_2_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(8),
      Q => \ZCheck_cmd_2_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000015D5"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => ZCheck_loop1,
      I4 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_command_count(0)
    );
\ZCheck_command_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ZCheck_cmd_1_reg[4]_0\(7),
      I1 => \ZCheck_sine_cycle__0\(7),
      I2 => \ZCheck_cmd_1_reg[4]_0\(6),
      I3 => \ZCheck_sine_cycle__0\(6),
      I4 => \ZCheck_command_count[0]_i_3_n_0\,
      I5 => \ZCheck_command_count[0]_i_4_n_0\,
      O => ZCheck_loop1
    );
\ZCheck_command_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_cmd_1_reg[4]_0\(3),
      I2 => \ZCheck_cmd_1_reg[4]_0\(5),
      I3 => \ZCheck_sine_cycle__0\(5),
      I4 => \ZCheck_cmd_1_reg[4]_0\(4),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_command_count[0]_i_3_n_0\
    );
\ZCheck_command_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => \ZCheck_cmd_1_reg[4]_0\(0),
      I2 => \ZCheck_cmd_1_reg[4]_0\(2),
      I3 => \ZCheck_sine_cycle__0\(2),
      I4 => \ZCheck_cmd_1_reg[4]_0\(1),
      I5 => \ZCheck_sine_cycle__0\(1),
      O => \ZCheck_command_count[0]_i_4_n_0\
    );
\ZCheck_command_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000666"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[4]\,
      I3 => \ZCheck_command_count_reg_n_0_[2]\,
      I4 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_command_count(1)
    );
\ZCheck_command_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000878"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_command_count(2)
    );
\ZCheck_command_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014444444"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_command_count(3)
    );
\ZCheck_command_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000044444444"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \ZCheck_command_count[4]_i_3_n_0\,
      I3 => main_state(4),
      I4 => \in4x_F1[44]_i_2_n_0\,
      I5 => \ZCheck_command_count[4]_i_4_n_0\,
      O => \ZCheck_command_count[4]_i_1_n_0\
    );
\ZCheck_command_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055558000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      I5 => \in4x_F1[12]_i_3_n_0\,
      O => ZCheck_command_count(4)
    );
\ZCheck_command_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ZCheck_command_count[4]_i_5_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \^channel_reg[5]_0\(4),
      I3 => \^channel_reg[5]_0\(5),
      I4 => \ZCheck_channel[5]_i_5_n_0\,
      O => \ZCheck_command_count[4]_i_3_n_0\
    );
\ZCheck_command_count[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => ZCheck_run2,
      I1 => flag_lastBatch,
      I2 => ZCheck_run_reg_n_0,
      I3 => \in4x_F1[11]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(4),
      O => \ZCheck_command_count[4]_i_4_n_0\
    );
\ZCheck_command_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_command_count[4]_i_5_n_0\
    );
\ZCheck_command_count[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^channel_reg[5]_0\(5),
      I1 => \^channel_reg[5]_0\(0),
      I2 => \^channel_reg[5]_0\(1),
      I3 => \^channel_reg[5]_0\(3),
      I4 => \^channel_reg[5]_0\(4),
      I5 => \^channel_reg[5]_0\(2),
      O => ZCheck_run2
    );
\ZCheck_command_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(0),
      Q => \ZCheck_command_count_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(1),
      Q => \ZCheck_command_count_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(2),
      Q => \ZCheck_command_count_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(3),
      Q => \ZCheck_command_count_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(4),
      Q => \ZCheck_command_count_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_loop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAFFFF80AA0000"
    )
        port map (
      I0 => ZCheck_loop,
      I1 => ZCheck_loop_i_3_n_0,
      I2 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I3 => \ZCheck_command_count[4]_i_4_n_0\,
      I4 => \channel[5]_i_3_n_0\,
      I5 => ZCheck_loop_reg_n_0,
      O => ZCheck_loop_i_1_n_0
    );
ZCheck_loop_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ZCheck_run2,
      I1 => flag_lastBatch,
      I2 => ZCheck_run_reg_n_0,
      I3 => main_state(4),
      I4 => main_state(5),
      O => ZCheck_loop
    );
ZCheck_loop_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ZCheck_loop_i_4_n_0,
      I1 => ZCheck_loop_i_5_n_0,
      I2 => ZCheck_loop_reg_n_0,
      I3 => \^channel_reg[5]_0\(4),
      I4 => \^channel_reg[5]_0\(5),
      I5 => \ZCheck_channel[5]_i_5_n_0\,
      O => ZCheck_loop_i_3_n_0
    );
ZCheck_loop_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[1]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      O => ZCheck_loop_i_4_n_0
    );
ZCheck_loop_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_6_n_0\,
      I1 => \ZCheck_command_count[0]_i_4_n_0\,
      I2 => \ZCheck_command_count[0]_i_3_n_0\,
      I3 => ZCheck_loop_i_6_n_0,
      I4 => ZCheck_loop2_in,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => ZCheck_loop_i_5_n_0
    );
ZCheck_loop_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(6),
      I1 => \ZCheck_cmd_1_reg[4]_0\(6),
      I2 => \ZCheck_sine_cycle__0\(7),
      I3 => \ZCheck_cmd_1_reg[4]_0\(7),
      O => ZCheck_loop_i_6_n_0
    );
ZCheck_loop_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[3]\,
      I1 => \ZCheck_channel_reg_n_0_[5]\,
      I2 => \ZCheck_channel_reg_n_0_[4]\,
      I3 => \ZCheck_channel_reg_n_0_[2]\,
      I4 => \ZCheck_channel_reg_n_0_[0]\,
      I5 => \ZCheck_channel_reg_n_0_[1]\,
      O => ZCheck_loop2_in
    );
ZCheck_loop_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_loop_i_1_n_0,
      Q => ZCheck_loop_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFFF0CAC0C0C"
    )
        port map (
      I0 => ZCheck_run_i_2_n_0,
      I1 => ZCheck_run0,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(5),
      I4 => ZCheck_run_i_4_n_0,
      I5 => ZCheck_run_reg_n_0,
      O => ZCheck_run_i_1_n_0
    );
ZCheck_run_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0000007FFF0000"
    )
        port map (
      I0 => ZCheck_run2,
      I1 => flag_lastBatch,
      I2 => ZCheck_run_reg_n_0,
      I3 => ZCheck_run_i_5_n_0,
      I4 => ZCheck_run0,
      I5 => ZCheck_run_i_6_n_0,
      O => ZCheck_run_i_2_n_0
    );
ZCheck_run_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => reg_risingEdge_impCheck,
      O => ZCheck_run0
    );
ZCheck_run_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008000FFFF8000"
    )
        port map (
      I0 => ZCheck_run2,
      I1 => flag_lastBatch,
      I2 => ZCheck_run_reg_n_0,
      I3 => ZCheck_run_i_5_n_0,
      I4 => ZCheck_run0,
      I5 => ZCheck_run_i_6_n_0,
      O => ZCheck_run_i_4_n_0
    );
ZCheck_run_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => ZCheck_run_i_5_n_0
    );
ZCheck_run_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(1),
      O => ZCheck_run_i_6_n_0
    );
ZCheck_run_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_run_i_1_n_0,
      Q => ZCheck_run_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle__0\(0),
      O => ZCheck_sine_cycle(0)
    );
\ZCheck_sine_cycle[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      O => ZCheck_sine_cycle(1)
    );
\ZCheck_sine_cycle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => \ZCheck_sine_cycle__0\(2),
      O => ZCheck_sine_cycle(2)
    );
\ZCheck_sine_cycle[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => \ZCheck_sine_cycle__0\(3),
      O => ZCheck_sine_cycle(3)
    );
\ZCheck_sine_cycle[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle[4]_i_2_n_0\,
      I3 => \ZCheck_sine_cycle__0\(4),
      O => ZCheck_sine_cycle(4)
    );
\ZCheck_sine_cycle[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_sine_cycle__0\(1),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(2),
      O => \ZCheck_sine_cycle[4]_i_2_n_0\
    );
\ZCheck_sine_cycle[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle[5]_i_2_n_0\,
      I3 => \ZCheck_sine_cycle__0\(5),
      O => ZCheck_sine_cycle(5)
    );
\ZCheck_sine_cycle[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => \ZCheck_sine_cycle__0\(3),
      O => \ZCheck_sine_cycle[5]_i_2_n_0\
    );
\ZCheck_sine_cycle[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle[7]_i_5_n_0\,
      I3 => \ZCheck_sine_cycle__0\(6),
      O => ZCheck_sine_cycle(6)
    );
\ZCheck_sine_cycle[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000AAAAAAAA"
    )
        port map (
      I0 => \channel[5]_i_3_n_0\,
      I1 => \ZCheck_channel[5]_i_5_n_0\,
      I2 => \^channel_reg[5]_0\(5),
      I3 => \ZCheck_sine_cycle[7]_i_3_n_0\,
      I4 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I5 => \ZCheck_command_count[4]_i_4_n_0\,
      O => \ZCheck_sine_cycle[7]_i_1_n_0\
    );
\ZCheck_sine_cycle[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_loop1,
      I2 => \ZCheck_sine_cycle[7]_i_5_n_0\,
      I3 => \ZCheck_sine_cycle__0\(6),
      I4 => \ZCheck_sine_cycle__0\(7),
      O => ZCheck_sine_cycle(7)
    );
\ZCheck_sine_cycle[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[4]\,
      I3 => \ZCheck_sine_cycle[7]_i_6_n_0\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \^channel_reg[5]_0\(4),
      O => \ZCheck_sine_cycle[7]_i_3_n_0\
    );
\ZCheck_sine_cycle[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(4),
      O => \ZCheck_sine_cycle[7]_i_4_n_0\
    );
\ZCheck_sine_cycle[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_5_n_0\
    );
\ZCheck_sine_cycle[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_sine_cycle[7]_i_6_n_0\
    );
\ZCheck_sine_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(0),
      Q => \ZCheck_sine_cycle__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(1),
      Q => \ZCheck_sine_cycle__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(2),
      Q => \ZCheck_sine_cycle__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(3),
      Q => \ZCheck_sine_cycle__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(4),
      Q => \ZCheck_sine_cycle__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(5),
      Q => \ZCheck_sine_cycle__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(6),
      Q => \ZCheck_sine_cycle__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(7),
      Q => \ZCheck_sine_cycle__0\(7),
      R => \^s00_axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\channel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \in4x_F1[44]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => main_state(5),
      I3 => flag_lastchannel,
      I4 => \^channel_reg[5]_0\(0),
      O => channel(0)
    );
\channel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080800"
    )
        port map (
      I0 => \in4x_F1[44]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => main_state(5),
      I3 => \^channel_reg[5]_0\(1),
      I4 => \^channel_reg[5]_0\(0),
      I5 => flag_lastchannel,
      O => channel(1)
    );
\channel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008808080"
    )
        port map (
      I0 => \in4x_F1[44]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \^channel_reg[5]_0\(2),
      I3 => \^channel_reg[5]_0\(1),
      I4 => \^channel_reg[5]_0\(0),
      I5 => flag_lastchannel,
      O => channel(2)
    );
\channel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008808080"
    )
        port map (
      I0 => \in4x_F1[44]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \^channel_reg[5]_0\(3),
      I3 => \^channel_reg[5]_0\(2),
      I4 => fifo_inst_i_3_n_0,
      I5 => flag_lastchannel,
      O => channel(3)
    );
\channel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080800"
    )
        port map (
      I0 => \in4x_F1[44]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => main_state(5),
      I3 => \^channel_reg[5]_0\(4),
      I4 => \channel[5]_i_4_n_0\,
      I5 => flag_lastchannel,
      O => channel(4)
    );
\channel[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \in4x_F1[12]_i_3_n_0\,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \channel[5]_i_1_n_0\
    );
\channel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008808080"
    )
        port map (
      I0 => \in4x_F1[44]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \^channel_reg[5]_0\(5),
      I3 => \^channel_reg[5]_0\(4),
      I4 => \channel[5]_i_4_n_0\,
      I5 => flag_lastchannel,
      O => channel(5)
    );
\channel[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(5),
      O => \channel[5]_i_3_n_0\
    );
\channel[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^channel_reg[5]_0\(3),
      I1 => \^channel_reg[5]_0\(1),
      I2 => \^channel_reg[5]_0\(0),
      I3 => \^channel_reg[5]_0\(2),
      O => \channel[5]_i_4_n_0\
    );
\channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(0),
      Q => \^channel_reg[5]_0\(0),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(1),
      Q => \^channel_reg[5]_0\(1),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(2),
      Q => \^channel_reg[5]_0\(2),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(3),
      Q => \^channel_reg[5]_0\(3),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(4),
      Q => \^channel_reg[5]_0\(4),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(5),
      Q => \^channel_reg[5]_0\(5),
      R => \^s00_axi_aresetn_0\
    );
command_selector_inst: entity work.rhd_axi_tb_rhd_axi_0_0_command_selector
     port map (
      D(15 downto 0) => MOSI_cmd_selected(15 downto 0),
      \MOSI_cmd_reg[3]\(1 downto 0) => Q(2 downto 1),
      \MOSI_cmd_reg[4]\ => init_mode_reg_n_0,
      \MOSI_cmd_reg[8]\(5) => \ZCheck_cmd_1_reg_n_0_[15]\,
      \MOSI_cmd_reg[8]\(4) => \ZCheck_cmd_1_reg_n_0_[14]\,
      \MOSI_cmd_reg[8]\(3) => \ZCheck_cmd_1_reg_n_0_[6]\,
      \MOSI_cmd_reg[8]\(2) => \ZCheck_cmd_1_reg_n_0_[4]\,
      \MOSI_cmd_reg[8]\(1) => \ZCheck_cmd_1_reg_n_0_[3]\,
      \MOSI_cmd_reg[8]\(0) => \ZCheck_cmd_1_reg_n_0_[0]\,
      \MOSI_cmd_reg[9]\(9) => \ZCheck_cmd_2_reg_n_0_[15]\,
      \MOSI_cmd_reg[9]\(8) => \ZCheck_cmd_2_reg_n_0_[8]\,
      \MOSI_cmd_reg[9]\(7) => \ZCheck_cmd_2_reg_n_0_[7]\,
      \MOSI_cmd_reg[9]\(6) => \ZCheck_cmd_2_reg_n_0_[6]\,
      \MOSI_cmd_reg[9]\(5) => \ZCheck_cmd_2_reg_n_0_[5]\,
      \MOSI_cmd_reg[9]\(4) => \ZCheck_cmd_2_reg_n_0_[4]\,
      \MOSI_cmd_reg[9]\(3) => \ZCheck_cmd_2_reg_n_0_[3]\,
      \MOSI_cmd_reg[9]\(2) => \ZCheck_cmd_2_reg_n_0_[2]\,
      \MOSI_cmd_reg[9]\(1) => \ZCheck_cmd_2_reg_n_0_[1]\,
      \MOSI_cmd_reg[9]\(0) => \ZCheck_cmd_2_reg_n_0_[0]\,
      Q(5 downto 0) => \^channel_reg[5]_0\(5 downto 0)
    );
\counter_32_63[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_reg[5]_0\(5),
      O => counter_32_630(0)
    );
fifo_inst: component rhd_axi_tb_rhd_axi_0_0_fifo_generator_0
     port map (
      din(15) => \rhd_data_out_reg_n_0_[15]\,
      din(14) => \rhd_data_out_reg_n_0_[14]\,
      din(13) => \rhd_data_out_reg_n_0_[13]\,
      din(12) => \rhd_data_out_reg_n_0_[12]\,
      din(11) => \rhd_data_out_reg_n_0_[11]\,
      din(10) => \rhd_data_out_reg_n_0_[10]\,
      din(9) => \rhd_data_out_reg_n_0_[9]\,
      din(8) => \rhd_data_out_reg_n_0_[8]\,
      din(7) => \rhd_data_out_reg_n_0_[7]\,
      din(6) => \rhd_data_out_reg_n_0_[6]\,
      din(5) => \rhd_data_out_reg_n_0_[5]\,
      din(4) => \rhd_data_out_reg_n_0_[4]\,
      din(3) => \rhd_data_out_reg_n_0_[3]\,
      din(2) => \rhd_data_out_reg_n_0_[2]\,
      din(1) => \rhd_data_out_reg_n_0_[1]\,
      din(0) => \rhd_data_out_reg_n_0_[0]\,
      dout(63 downto 0) => data_fifo_out(63 downto 0),
      empty => empty,
      full => NLW_fifo_inst_full_UNCONNECTED,
      rd_clk => M_AXIS_ACLK,
      rd_en => \rd_en0__0\,
      rd_rst_busy => NLW_fifo_inst_rd_rst_busy_UNCONNECTED,
      srst => srst0,
      valid => valid_fifo_out,
      wr_clk => s00_axi_aclk,
      wr_en => wr_en0,
      wr_rst_busy => NLW_fifo_inst_wr_rst_busy_UNCONNECTED
    );
fifo_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => SPI_running_reg_n_0,
      O => srst0
    );
fifo_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
        port map (
      I0 => rhd_valid_out_reg_n_0,
      I1 => \^channel_reg[5]_0\(2),
      I2 => \^channel_reg[5]_0\(4),
      I3 => \^channel_reg[5]_0\(3),
      I4 => \^channel_reg[5]_0\(5),
      I5 => fifo_inst_i_3_n_0,
      O => wr_en0
    );
fifo_inst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_reg[5]_0\(1),
      I1 => \^channel_reg[5]_0\(0),
      O => fifo_inst_i_3_n_0
    );
\in4x_A1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_A1(0)
    );
\in4x_A1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_A1(10)
    );
\in4x_A1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      O => in4x_A1(11)
    );
\in4x_A1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[11]_i_2_n_0\
    );
\in4x_A1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_A1(12)
    );
\in4x_A1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_A1(13)
    );
\in4x_A1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_A1(14)
    );
\in4x_A1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_A1(15)
    );
\in4x_A1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(16)
    );
\in4x_A1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(17)
    );
\in4x_A1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(18)
    );
\in4x_A1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(19)
    );
\in4x_A1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_A_SW,
      O => in4x_A1(1)
    );
\in4x_A1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(20)
    );
\in4x_A1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(21)
    );
\in4x_A1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(22)
    );
\in4x_A1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(23)
    );
\in4x_A1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(24)
    );
\in4x_A1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(25)
    );
\in4x_A1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(26)
    );
\in4x_A1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(27)
    );
\in4x_A1[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_A1[27]_i_2_n_0\
    );
\in4x_A1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_A1(28)
    );
\in4x_A1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A1(29)
    );
\in4x_A1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_A1(2)
    );
\in4x_A1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A1(30)
    );
\in4x_A1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A1(31)
    );
\in4x_A1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_A1(32)
    );
\in4x_A1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_A1(33)
    );
\in4x_A1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_A1(34)
    );
\in4x_A1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_A1(35)
    );
\in4x_A1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(36)
    );
\in4x_A1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A1(37)
    );
\in4x_A1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A1(38)
    );
\in4x_A1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(39)
    );
\in4x_A1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      O => in4x_A1(3)
    );
\in4x_A1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \in4x_A1[3]_i_2_n_0\
    );
\in4x_A1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_A1(40)
    );
\in4x_A1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_A1(41)
    );
\in4x_A1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_A1(42)
    );
\in4x_A1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_A1(43)
    );
\in4x_A1[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_A1[43]_i_2_n_0\
    );
\in4x_A1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(44)
    );
\in4x_A1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_A1(45)
    );
\in4x_A1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_A1(46)
    );
\in4x_A1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_A1(47)
    );
\in4x_A1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(48)
    );
\in4x_A1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(49)
    );
\in4x_A1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_A1(4)
    );
\in4x_A1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(50)
    );
\in4x_A1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(51)
    );
\in4x_A1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(52)
    );
\in4x_A1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(53)
    );
\in4x_A1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(54)
    );
\in4x_A1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(55)
    );
\in4x_A1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(56)
    );
\in4x_A1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(57)
    );
\in4x_A1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(58)
    );
\in4x_A1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(59)
    );
\in4x_A1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[59]_i_2_n_0\
    );
\in4x_A1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_A_SW,
      O => in4x_A1(5)
    );
\in4x_A1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_A1(60)
    );
\in4x_A1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A1(61)
    );
\in4x_A1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A1(62)
    );
\in4x_A1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A1(63)
    );
\in4x_A1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_A1(64)
    );
\in4x_A1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_A1(65)
    );
\in4x_A1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_A1(66)
    );
\in4x_A1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_A1(67)
    );
\in4x_A1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(68)
    );
\in4x_A1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A1(69)
    );
\in4x_A1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_A1(6)
    );
\in4x_A1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A1(70)
    );
\in4x_A1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A1(71)
    );
\in4x_A1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_A_SW,
      O => in4x_A1(72)
    );
\in4x_A1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_A1(73)
    );
\in4x_A1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A_SW,
      I3 => main_state(1),
      O => in4x_A1(7)
    );
\in4x_A1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[7]_i_2_n_0\
    );
\in4x_A1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_A1(8)
    );
\in4x_A1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_A_SW,
      O => in4x_A1(9)
    );
\in4x_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_A1(0),
      Q => \in4x_A1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_A1(10),
      Q => \in4x_A1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_A1(11),
      Q => \in4x_A1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_A1(12),
      Q => \in4x_A1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_A1(13),
      Q => \in4x_A1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_A1(14),
      Q => \in4x_A1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_A1(15),
      Q => \in4x_A1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_A1(16),
      Q => \in4x_A1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_A1(17),
      Q => \in4x_A1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_A1(18),
      Q => \in4x_A1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_A1(19),
      Q => \in4x_A1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_A1(1),
      Q => \in4x_A1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_A1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_A1(20),
      Q => \in4x_A1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_A1(21),
      Q => \in4x_A1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_A1(22),
      Q => \in4x_A1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_A1(23),
      Q => \in4x_A1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_A1(24),
      Q => \in4x_A1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_A1(25),
      Q => \in4x_A1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_A1(26),
      Q => \in4x_A1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_A1(27),
      Q => \in4x_A1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_A1(28),
      Q => \in4x_A1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_A1(29),
      Q => \in4x_A1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_A1(2),
      Q => \in4x_A1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_A1(30),
      Q => \in4x_A1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_A1(31),
      Q => \in4x_A1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_A1(32),
      Q => \in4x_A1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_A1(33),
      Q => \in4x_A1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_A1(34),
      Q => \in4x_A1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_A1(35),
      Q => \in4x_A1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_A1(36),
      Q => \in4x_A1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_A1(37),
      Q => \in4x_A1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_A1(38),
      Q => \in4x_A1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_A1(39),
      Q => \in4x_A1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_A1(3),
      Q => \in4x_A1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_A1(40),
      Q => \in4x_A1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_A1(41),
      Q => \in4x_A1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_A1(42),
      Q => \in4x_A1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_A1(43),
      Q => \in4x_A1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_A1(44),
      Q => \in4x_A1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_A1(45),
      Q => \in4x_A1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_A1(46),
      Q => \in4x_A1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_A1(47),
      Q => \in4x_A1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_A1(48),
      Q => \in4x_A1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_A1(49),
      Q => \in4x_A1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_A1(4),
      Q => \in4x_A1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_A1(50),
      Q => \in4x_A1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_A1(51),
      Q => \in4x_A1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_A1(52),
      Q => \in4x_A1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_A1(53),
      Q => \in4x_A1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_A1(54),
      Q => \in4x_A1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_A1(55),
      Q => \in4x_A1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_A1(56),
      Q => \in4x_A1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_A1(57),
      Q => \in4x_A1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_A1(58),
      Q => \in4x_A1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_A1(59),
      Q => \in4x_A1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_A1(5),
      Q => \in4x_A1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_A1(60),
      Q => \in4x_A1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_A1(61),
      Q => \in4x_A1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_A1(62),
      Q => \in4x_A1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_A1(63),
      Q => \in4x_A1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_A1(64),
      Q => \in4x_A1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_A1(65),
      Q => \in4x_A1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_A1(66),
      Q => \in4x_A1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_A1(67),
      Q => \in4x_A1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_A1(68),
      Q => \in4x_A1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_A1(69),
      Q => \in4x_A1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_A1(6),
      Q => \in4x_A1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_A1(70),
      Q => \in4x_A1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_A1(71),
      Q => \in4x_A1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_A1(72),
      Q => \in4x_A1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_A1(73),
      Q => \in4x_A1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_A1(7),
      Q => \in4x_A1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_A1(8),
      Q => \in4x_A1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_A1(9),
      Q => \in4x_A1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_A2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(0)
    );
\in4x_A2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(10)
    );
\in4x_A2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(11)
    );
\in4x_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => main_state(5),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[11]_i_2_n_0\
    );
\in4x_A2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(12)
    );
\in4x_A2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(13)
    );
\in4x_A2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(14)
    );
\in4x_A2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(15)
    );
\in4x_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I4 => main_state(4),
      O => \in4x_A2[15]_i_2_n_0\
    );
\in4x_A2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(16)
    );
\in4x_A2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(17)
    );
\in4x_A2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(18)
    );
\in4x_A2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(19)
    );
\in4x_A2[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[19]_i_2_n_0\
    );
\in4x_A2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(1)
    );
\in4x_A2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(20)
    );
\in4x_A2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(21)
    );
\in4x_A2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(22)
    );
\in4x_A2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(23)
    );
\in4x_A2[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I4 => main_state(4),
      O => \in4x_A2[23]_i_2_n_0\
    );
\in4x_A2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(24)
    );
\in4x_A2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(25)
    );
\in4x_A2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(26)
    );
\in4x_A2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(27)
    );
\in4x_A2[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[27]_i_2_n_0\
    );
\in4x_A2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(28)
    );
\in4x_A2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(29)
    );
\in4x_A2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(2)
    );
\in4x_A2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(30)
    );
\in4x_A2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(31)
    );
\in4x_A2[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => main_state(5),
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[31]_i_2_n_0\
    );
\in4x_A2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(32)
    );
\in4x_A2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(33)
    );
\in4x_A2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(34)
    );
\in4x_A2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(35)
    );
\in4x_A2[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => main_state(5),
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[35]_i_2_n_0\
    );
\in4x_A2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(36)
    );
\in4x_A2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(37)
    );
\in4x_A2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(38)
    );
\in4x_A2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(39)
    );
\in4x_A2[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => main_state(5),
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[39]_i_2_n_0\
    );
\in4x_A2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(3)
    );
\in4x_A2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(4),
      O => \in4x_A2[3]_i_2_n_0\
    );
\in4x_A2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(40)
    );
\in4x_A2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(41)
    );
\in4x_A2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(42)
    );
\in4x_A2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(43)
    );
\in4x_A2[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => main_state(5),
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[43]_i_2_n_0\
    );
\in4x_A2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(44)
    );
\in4x_A2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(45)
    );
\in4x_A2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(46)
    );
\in4x_A2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(47)
    );
\in4x_A2[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => \in4x_A2[47]_i_2_n_0\
    );
\in4x_A2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(48)
    );
\in4x_A2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(49)
    );
\in4x_A2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(4)
    );
\in4x_A2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(50)
    );
\in4x_A2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(51)
    );
\in4x_A2[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \in4x_A2[51]_i_2_n_0\
    );
\in4x_A2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(52)
    );
\in4x_A2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(53)
    );
\in4x_A2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(54)
    );
\in4x_A2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(55)
    );
\in4x_A2[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \in4x_A2[55]_i_2_n_0\
    );
\in4x_A2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(56)
    );
\in4x_A2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(57)
    );
\in4x_A2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(58)
    );
\in4x_A2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(59)
    );
\in4x_A2[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \in4x_A2[59]_i_2_n_0\
    );
\in4x_A2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(5)
    );
\in4x_A2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_A2(60)
    );
\in4x_A2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(61)
    );
\in4x_A2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(62)
    );
\in4x_A2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(63)
    );
\in4x_A2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_A2(64)
    );
\in4x_A2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_A2(65)
    );
\in4x_A2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_A2(66)
    );
\in4x_A2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_A2(67)
    );
\in4x_A2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A2(68)
    );
\in4x_A2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A2(69)
    );
\in4x_A2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(6)
    );
\in4x_A2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_A2(70)
    );
\in4x_A2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_A2(71)
    );
\in4x_A2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO2_A_SW,
      O => in4x_A2(72)
    );
\in4x_A2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO2_A_SW,
      O => in4x_A2(73)
    );
\in4x_A2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(7)
    );
\in4x_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => main_state(5),
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[7]_i_2_n_0\
    );
\in4x_A2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(8)
    );
\in4x_A2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(9)
    );
\in4x_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_A2(0),
      Q => \in4x_A2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_A2(10),
      Q => \in4x_A2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_A2(11),
      Q => \in4x_A2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_A2(12),
      Q => \in4x_A2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_A2(13),
      Q => \in4x_A2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_A2(14),
      Q => \in4x_A2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_A2(15),
      Q => \in4x_A2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_A2(16),
      Q => \in4x_A2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_A2(17),
      Q => \in4x_A2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_A2(18),
      Q => \in4x_A2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_A2(19),
      Q => \in4x_A2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_A2(1),
      Q => \in4x_A2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_A2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_A2(20),
      Q => \in4x_A2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_A2(21),
      Q => \in4x_A2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_A2(22),
      Q => \in4x_A2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_A2(23),
      Q => \in4x_A2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_A2(24),
      Q => \in4x_A2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_A2(25),
      Q => \in4x_A2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_A2(26),
      Q => \in4x_A2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_A2(27),
      Q => \in4x_A2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_A2(28),
      Q => \in4x_A2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_A2(29),
      Q => \in4x_A2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_A2(2),
      Q => \in4x_A2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_A2(30),
      Q => \in4x_A2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_A2(31),
      Q => \in4x_A2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_A2(32),
      Q => \in4x_A2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_A2(33),
      Q => \in4x_A2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_A2(34),
      Q => \in4x_A2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_A2(35),
      Q => \in4x_A2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_A2(36),
      Q => \in4x_A2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_A2(37),
      Q => \in4x_A2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_A2(38),
      Q => \in4x_A2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_A2(39),
      Q => \in4x_A2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_A2(3),
      Q => \in4x_A2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_A2(40),
      Q => \in4x_A2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_A2(41),
      Q => \in4x_A2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_A2(42),
      Q => \in4x_A2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_A2(43),
      Q => \in4x_A2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_A2(44),
      Q => \in4x_A2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_A2(45),
      Q => \in4x_A2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_A2(46),
      Q => \in4x_A2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_A2(47),
      Q => \in4x_A2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_A2(48),
      Q => \in4x_A2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_A2(49),
      Q => \in4x_A2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_A2(4),
      Q => \in4x_A2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_A2(50),
      Q => \in4x_A2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_A2(51),
      Q => \in4x_A2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_A2(52),
      Q => \in4x_A2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_A2(53),
      Q => \in4x_A2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_A2(54),
      Q => \in4x_A2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_A2(55),
      Q => \in4x_A2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_A2(56),
      Q => \in4x_A2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_A2(57),
      Q => \in4x_A2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_A2(58),
      Q => \in4x_A2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_A2(59),
      Q => \in4x_A2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_A2(5),
      Q => \in4x_A2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_A2(60),
      Q => \in4x_A2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_A2(61),
      Q => \in4x_A2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_A2(62),
      Q => \in4x_A2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_A2(63),
      Q => \in4x_A2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_A2(64),
      Q => \in4x_A2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_A2(65),
      Q => \in4x_A2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_A2(66),
      Q => \in4x_A2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_A2(67),
      Q => \in4x_A2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_A2(68),
      Q => \in4x_A2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_A2(69),
      Q => \in4x_A2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_A2(6),
      Q => \in4x_A2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_A2(70),
      Q => \in4x_A2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_A2(71),
      Q => \in4x_A2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_A2(72),
      Q => \in4x_A2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_A2(73),
      Q => \in4x_A2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_A2(7),
      Q => \in4x_A2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_A2(8),
      Q => \in4x_A2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_A2(9),
      Q => \in4x_A2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(0)
    );
\in4x_B1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(10)
    );
\in4x_B1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(11)
    );
\in4x_B1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(12)
    );
\in4x_B1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(13)
    );
\in4x_B1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(14)
    );
\in4x_B1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(15)
    );
\in4x_B1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(16)
    );
\in4x_B1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(17)
    );
\in4x_B1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(18)
    );
\in4x_B1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(19)
    );
\in4x_B1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(1)
    );
\in4x_B1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(20)
    );
\in4x_B1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(21)
    );
\in4x_B1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(22)
    );
\in4x_B1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(23)
    );
\in4x_B1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(24)
    );
\in4x_B1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(25)
    );
\in4x_B1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(26)
    );
\in4x_B1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(27)
    );
\in4x_B1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(28)
    );
\in4x_B1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(29)
    );
\in4x_B1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(2)
    );
\in4x_B1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(30)
    );
\in4x_B1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(31)
    );
\in4x_B1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(32)
    );
\in4x_B1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(33)
    );
\in4x_B1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(34)
    );
\in4x_B1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(35)
    );
\in4x_B1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(36)
    );
\in4x_B1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(37)
    );
\in4x_B1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(38)
    );
\in4x_B1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(39)
    );
\in4x_B1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(3)
    );
\in4x_B1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(40)
    );
\in4x_B1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(41)
    );
\in4x_B1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(42)
    );
\in4x_B1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(43)
    );
\in4x_B1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(44)
    );
\in4x_B1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(45)
    );
\in4x_B1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(46)
    );
\in4x_B1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(47)
    );
\in4x_B1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(48)
    );
\in4x_B1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(49)
    );
\in4x_B1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(4)
    );
\in4x_B1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(50)
    );
\in4x_B1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(51)
    );
\in4x_B1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(52)
    );
\in4x_B1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(53)
    );
\in4x_B1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(54)
    );
\in4x_B1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(55)
    );
\in4x_B1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(56)
    );
\in4x_B1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(57)
    );
\in4x_B1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(58)
    );
\in4x_B1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(59)
    );
\in4x_B1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(5)
    );
\in4x_B1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_B1(60)
    );
\in4x_B1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(61)
    );
\in4x_B1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(62)
    );
\in4x_B1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(63)
    );
\in4x_B1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B1(64)
    );
\in4x_B1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B1(65)
    );
\in4x_B1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B1(66)
    );
\in4x_B1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B1(67)
    );
\in4x_B1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_B1(68)
    );
\in4x_B1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_B1(69)
    );
\in4x_B1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(6)
    );
\in4x_B1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_B1(70)
    );
\in4x_B1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_B1(71)
    );
\in4x_B1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO1_B_SW,
      O => in4x_B1(72)
    );
\in4x_B1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO1_B_SW,
      O => in4x_B1(73)
    );
\in4x_B1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(7)
    );
\in4x_B1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(8)
    );
\in4x_B1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(9)
    );
\in4x_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_B1(0),
      Q => \in4x_B1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_B1(10),
      Q => \in4x_B1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_B1(11),
      Q => \in4x_B1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_B1(12),
      Q => \in4x_B1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_B1(13),
      Q => \in4x_B1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_B1(14),
      Q => \in4x_B1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_B1(15),
      Q => \in4x_B1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_B1(16),
      Q => \in4x_B1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_B1(17),
      Q => \in4x_B1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_B1(18),
      Q => \in4x_B1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_B1(19),
      Q => \in4x_B1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_B1(1),
      Q => \in4x_B1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_B1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_B1(20),
      Q => \in4x_B1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_B1(21),
      Q => \in4x_B1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_B1(22),
      Q => \in4x_B1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_B1(23),
      Q => \in4x_B1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_B1(24),
      Q => \in4x_B1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_B1(25),
      Q => \in4x_B1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_B1(26),
      Q => \in4x_B1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_B1(27),
      Q => \in4x_B1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_B1(28),
      Q => \in4x_B1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_B1(29),
      Q => \in4x_B1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_B1(2),
      Q => \in4x_B1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_B1(30),
      Q => \in4x_B1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_B1(31),
      Q => \in4x_B1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_B1(32),
      Q => \in4x_B1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_B1(33),
      Q => \in4x_B1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_B1(34),
      Q => \in4x_B1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_B1(35),
      Q => \in4x_B1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_B1(36),
      Q => \in4x_B1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_B1(37),
      Q => \in4x_B1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_B1(38),
      Q => \in4x_B1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_B1(39),
      Q => \in4x_B1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_B1(3),
      Q => \in4x_B1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_B1(40),
      Q => \in4x_B1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_B1(41),
      Q => \in4x_B1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_B1(42),
      Q => \in4x_B1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_B1(43),
      Q => \in4x_B1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_B1(44),
      Q => \in4x_B1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_B1(45),
      Q => \in4x_B1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_B1(46),
      Q => \in4x_B1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_B1(47),
      Q => \in4x_B1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_B1(48),
      Q => \in4x_B1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_B1(49),
      Q => \in4x_B1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_B1(4),
      Q => \in4x_B1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_B1(50),
      Q => \in4x_B1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_B1(51),
      Q => \in4x_B1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_B1(52),
      Q => \in4x_B1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_B1(53),
      Q => \in4x_B1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_B1(54),
      Q => \in4x_B1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_B1(55),
      Q => \in4x_B1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_B1(56),
      Q => \in4x_B1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_B1(57),
      Q => \in4x_B1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_B1(58),
      Q => \in4x_B1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_B1(59),
      Q => \in4x_B1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_B1(5),
      Q => \in4x_B1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_B1(60),
      Q => \in4x_B1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_B1(61),
      Q => \in4x_B1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_B1(62),
      Q => \in4x_B1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_B1(63),
      Q => \in4x_B1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_B1(64),
      Q => \in4x_B1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_B1(65),
      Q => \in4x_B1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_B1(66),
      Q => \in4x_B1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_B1(67),
      Q => \in4x_B1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_B1(68),
      Q => \in4x_B1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_B1(69),
      Q => \in4x_B1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_B1(6),
      Q => \in4x_B1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_B1(70),
      Q => \in4x_B1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_B1(71),
      Q => \in4x_B1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_B1(72),
      Q => \in4x_B1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_B1(73),
      Q => \in4x_B1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_B1(7),
      Q => \in4x_B1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_B1(8),
      Q => \in4x_B1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_B1(9),
      Q => \in4x_B1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(0)
    );
\in4x_B2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(10)
    );
\in4x_B2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(11)
    );
\in4x_B2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(12)
    );
\in4x_B2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(13)
    );
\in4x_B2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(14)
    );
\in4x_B2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(15)
    );
\in4x_B2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(16)
    );
\in4x_B2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(17)
    );
\in4x_B2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(18)
    );
\in4x_B2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(19)
    );
\in4x_B2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(1)
    );
\in4x_B2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(20)
    );
\in4x_B2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(21)
    );
\in4x_B2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(22)
    );
\in4x_B2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(23)
    );
\in4x_B2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(24)
    );
\in4x_B2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(25)
    );
\in4x_B2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(26)
    );
\in4x_B2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(27)
    );
\in4x_B2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(28)
    );
\in4x_B2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(29)
    );
\in4x_B2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(2)
    );
\in4x_B2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(30)
    );
\in4x_B2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(31)
    );
\in4x_B2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(32)
    );
\in4x_B2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(33)
    );
\in4x_B2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(34)
    );
\in4x_B2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(35)
    );
\in4x_B2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(36)
    );
\in4x_B2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(37)
    );
\in4x_B2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(38)
    );
\in4x_B2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(39)
    );
\in4x_B2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(3)
    );
\in4x_B2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(40)
    );
\in4x_B2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(41)
    );
\in4x_B2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(42)
    );
\in4x_B2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(43)
    );
\in4x_B2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(44)
    );
\in4x_B2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(45)
    );
\in4x_B2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(46)
    );
\in4x_B2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(47)
    );
\in4x_B2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(48)
    );
\in4x_B2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(49)
    );
\in4x_B2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(4)
    );
\in4x_B2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(50)
    );
\in4x_B2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(51)
    );
\in4x_B2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(52)
    );
\in4x_B2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(53)
    );
\in4x_B2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(54)
    );
\in4x_B2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(55)
    );
\in4x_B2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(56)
    );
\in4x_B2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(57)
    );
\in4x_B2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(58)
    );
\in4x_B2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(59)
    );
\in4x_B2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(5)
    );
\in4x_B2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_B2(60)
    );
\in4x_B2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(61)
    );
\in4x_B2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(62)
    );
\in4x_B2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(63)
    );
\in4x_B2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B2(64)
    );
\in4x_B2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B2(65)
    );
\in4x_B2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B2(66)
    );
\in4x_B2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B2(67)
    );
\in4x_B2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_B2(68)
    );
\in4x_B2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_B2(69)
    );
\in4x_B2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(6)
    );
\in4x_B2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_B2(70)
    );
\in4x_B2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_B2(71)
    );
\in4x_B2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO2_B_SW,
      O => in4x_B2(72)
    );
\in4x_B2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO2_B_SW,
      O => in4x_B2(73)
    );
\in4x_B2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(7)
    );
\in4x_B2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(8)
    );
\in4x_B2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(9)
    );
\in4x_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_B2(0),
      Q => \in4x_B2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_B2(10),
      Q => \in4x_B2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_B2(11),
      Q => \in4x_B2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_B2(12),
      Q => \in4x_B2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_B2(13),
      Q => \in4x_B2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_B2(14),
      Q => \in4x_B2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_B2(15),
      Q => \in4x_B2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_B2(16),
      Q => \in4x_B2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_B2(17),
      Q => \in4x_B2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_B2(18),
      Q => \in4x_B2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_B2(19),
      Q => \in4x_B2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_B2(1),
      Q => \in4x_B2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_B2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_B2(20),
      Q => \in4x_B2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_B2(21),
      Q => \in4x_B2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_B2(22),
      Q => \in4x_B2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_B2(23),
      Q => \in4x_B2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_B2(24),
      Q => \in4x_B2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_B2(25),
      Q => \in4x_B2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_B2(26),
      Q => \in4x_B2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_B2(27),
      Q => \in4x_B2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_B2(28),
      Q => \in4x_B2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_B2(29),
      Q => \in4x_B2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_B2(2),
      Q => \in4x_B2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_B2(30),
      Q => \in4x_B2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_B2(31),
      Q => \in4x_B2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_B2(32),
      Q => \in4x_B2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_B2(33),
      Q => \in4x_B2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_B2(34),
      Q => \in4x_B2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_B2(35),
      Q => \in4x_B2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_B2(36),
      Q => \in4x_B2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_B2(37),
      Q => \in4x_B2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_B2(38),
      Q => \in4x_B2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_B2(39),
      Q => \in4x_B2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_B2(3),
      Q => \in4x_B2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_B2(40),
      Q => \in4x_B2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_B2(41),
      Q => \in4x_B2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_B2(42),
      Q => \in4x_B2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_B2(43),
      Q => \in4x_B2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_B2(44),
      Q => \in4x_B2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_B2(45),
      Q => \in4x_B2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_B2(46),
      Q => \in4x_B2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_B2(47),
      Q => \in4x_B2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_B2(48),
      Q => \in4x_B2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_B2(49),
      Q => \in4x_B2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_B2(4),
      Q => \in4x_B2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_B2(50),
      Q => \in4x_B2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_B2(51),
      Q => \in4x_B2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_B2(52),
      Q => \in4x_B2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_B2(53),
      Q => \in4x_B2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_B2(54),
      Q => \in4x_B2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_B2(55),
      Q => \in4x_B2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_B2(56),
      Q => \in4x_B2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_B2(57),
      Q => \in4x_B2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_B2(58),
      Q => \in4x_B2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_B2(59),
      Q => \in4x_B2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_B2(5),
      Q => \in4x_B2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_B2(60),
      Q => \in4x_B2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_B2(61),
      Q => \in4x_B2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_B2(62),
      Q => \in4x_B2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_B2(63),
      Q => \in4x_B2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_B2(64),
      Q => \in4x_B2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_B2(65),
      Q => \in4x_B2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_B2(66),
      Q => \in4x_B2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_B2(67),
      Q => \in4x_B2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_B2(68),
      Q => \in4x_B2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_B2(69),
      Q => \in4x_B2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_B2(6),
      Q => \in4x_B2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_B2(70),
      Q => \in4x_B2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_B2(71),
      Q => \in4x_B2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_B2(72),
      Q => \in4x_B2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_B2(73),
      Q => \in4x_B2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_B2(7),
      Q => \in4x_B2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_B2(8),
      Q => \in4x_B2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_B2(9),
      Q => \in4x_B2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(0)
    );
\in4x_C1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(10)
    );
\in4x_C1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(11)
    );
\in4x_C1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(12)
    );
\in4x_C1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(13)
    );
\in4x_C1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(14)
    );
\in4x_C1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(15)
    );
\in4x_C1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(16)
    );
\in4x_C1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(17)
    );
\in4x_C1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(18)
    );
\in4x_C1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(19)
    );
\in4x_C1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(1)
    );
\in4x_C1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(20)
    );
\in4x_C1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(21)
    );
\in4x_C1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(22)
    );
\in4x_C1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(23)
    );
\in4x_C1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(24)
    );
\in4x_C1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(25)
    );
\in4x_C1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(26)
    );
\in4x_C1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(27)
    );
\in4x_C1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(28)
    );
\in4x_C1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(29)
    );
\in4x_C1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(2)
    );
\in4x_C1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(30)
    );
\in4x_C1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(31)
    );
\in4x_C1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(32)
    );
\in4x_C1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(33)
    );
\in4x_C1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(34)
    );
\in4x_C1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(35)
    );
\in4x_C1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(36)
    );
\in4x_C1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(37)
    );
\in4x_C1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(38)
    );
\in4x_C1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(39)
    );
\in4x_C1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(3)
    );
\in4x_C1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(40)
    );
\in4x_C1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(41)
    );
\in4x_C1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(42)
    );
\in4x_C1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(43)
    );
\in4x_C1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(44)
    );
\in4x_C1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(45)
    );
\in4x_C1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(46)
    );
\in4x_C1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(47)
    );
\in4x_C1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(48)
    );
\in4x_C1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(49)
    );
\in4x_C1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(4)
    );
\in4x_C1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(50)
    );
\in4x_C1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(51)
    );
\in4x_C1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(52)
    );
\in4x_C1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(53)
    );
\in4x_C1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(54)
    );
\in4x_C1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(55)
    );
\in4x_C1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(56)
    );
\in4x_C1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(57)
    );
\in4x_C1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(58)
    );
\in4x_C1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(59)
    );
\in4x_C1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(5)
    );
\in4x_C1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C1(60)
    );
\in4x_C1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(61)
    );
\in4x_C1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(62)
    );
\in4x_C1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(63)
    );
\in4x_C1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C1(64)
    );
\in4x_C1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C1(65)
    );
\in4x_C1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C1(66)
    );
\in4x_C1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C1(67)
    );
\in4x_C1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_C1(68)
    );
\in4x_C1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_C1(69)
    );
\in4x_C1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(6)
    );
\in4x_C1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_C1(70)
    );
\in4x_C1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_C1(71)
    );
\in4x_C1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO1_C_SW,
      O => in4x_C1(72)
    );
\in4x_C1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO1_C_SW,
      O => in4x_C1(73)
    );
\in4x_C1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(7)
    );
\in4x_C1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(8)
    );
\in4x_C1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(9)
    );
\in4x_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_C1(0),
      Q => \in4x_C1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_C1(10),
      Q => \in4x_C1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_C1(11),
      Q => \in4x_C1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_C1(12),
      Q => \in4x_C1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_C1(13),
      Q => \in4x_C1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_C1(14),
      Q => \in4x_C1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_C1(15),
      Q => \in4x_C1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_C1(16),
      Q => \in4x_C1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_C1(17),
      Q => \in4x_C1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_C1(18),
      Q => \in4x_C1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_C1(19),
      Q => \in4x_C1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_C1(1),
      Q => \in4x_C1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_C1(20),
      Q => \in4x_C1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_C1(21),
      Q => \in4x_C1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_C1(22),
      Q => \in4x_C1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_C1(23),
      Q => \in4x_C1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_C1(24),
      Q => \in4x_C1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_C1(25),
      Q => \in4x_C1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_C1(26),
      Q => \in4x_C1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_C1(27),
      Q => \in4x_C1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_C1(28),
      Q => \in4x_C1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_C1(29),
      Q => \in4x_C1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_C1(2),
      Q => \in4x_C1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_C1(30),
      Q => \in4x_C1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_C1(31),
      Q => \in4x_C1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_C1(32),
      Q => \in4x_C1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_C1(33),
      Q => \in4x_C1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_C1(34),
      Q => \in4x_C1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_C1(35),
      Q => \in4x_C1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_C1(36),
      Q => \in4x_C1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_C1(37),
      Q => \in4x_C1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_C1(38),
      Q => \in4x_C1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_C1(39),
      Q => \in4x_C1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_C1(3),
      Q => \in4x_C1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_C1(40),
      Q => \in4x_C1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_C1(41),
      Q => \in4x_C1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_C1(42),
      Q => \in4x_C1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_C1(43),
      Q => \in4x_C1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_C1(44),
      Q => \in4x_C1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_C1(45),
      Q => \in4x_C1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_C1(46),
      Q => \in4x_C1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_C1(47),
      Q => \in4x_C1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_C1(48),
      Q => \in4x_C1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_C1(49),
      Q => \in4x_C1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_C1(4),
      Q => \in4x_C1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_C1(50),
      Q => \in4x_C1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_C1(51),
      Q => \in4x_C1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_C1(52),
      Q => \in4x_C1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_C1(53),
      Q => \in4x_C1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_C1(54),
      Q => \in4x_C1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_C1(55),
      Q => \in4x_C1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_C1(56),
      Q => \in4x_C1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_C1(57),
      Q => \in4x_C1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_C1(58),
      Q => \in4x_C1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_C1(59),
      Q => \in4x_C1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_C1(5),
      Q => \in4x_C1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_C1(60),
      Q => \in4x_C1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_C1(61),
      Q => \in4x_C1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_C1(62),
      Q => \in4x_C1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_C1(63),
      Q => \in4x_C1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_C1(64),
      Q => \in4x_C1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_C1(65),
      Q => \in4x_C1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_C1(66),
      Q => \in4x_C1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_C1(67),
      Q => \in4x_C1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_C1(68),
      Q => \in4x_C1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_C1(69),
      Q => \in4x_C1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_C1(6),
      Q => \in4x_C1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_C1(70),
      Q => \in4x_C1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_C1(71),
      Q => \in4x_C1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_C1(72),
      Q => \in4x_C1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_C1(73),
      Q => \in4x_C1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_C1(7),
      Q => \in4x_C1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_C1(8),
      Q => \in4x_C1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_C1(9),
      Q => \in4x_C1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(0)
    );
\in4x_C2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(10)
    );
\in4x_C2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(11)
    );
\in4x_C2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(12)
    );
\in4x_C2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(13)
    );
\in4x_C2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(14)
    );
\in4x_C2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(15)
    );
\in4x_C2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(16)
    );
\in4x_C2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(17)
    );
\in4x_C2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(18)
    );
\in4x_C2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(19)
    );
\in4x_C2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(1)
    );
\in4x_C2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(20)
    );
\in4x_C2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(21)
    );
\in4x_C2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(22)
    );
\in4x_C2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(23)
    );
\in4x_C2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(24)
    );
\in4x_C2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(25)
    );
\in4x_C2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(26)
    );
\in4x_C2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(27)
    );
\in4x_C2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(28)
    );
\in4x_C2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(29)
    );
\in4x_C2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(2)
    );
\in4x_C2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(30)
    );
\in4x_C2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(31)
    );
\in4x_C2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(32)
    );
\in4x_C2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(33)
    );
\in4x_C2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(34)
    );
\in4x_C2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(35)
    );
\in4x_C2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(36)
    );
\in4x_C2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(37)
    );
\in4x_C2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(38)
    );
\in4x_C2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(39)
    );
\in4x_C2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(3)
    );
\in4x_C2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(40)
    );
\in4x_C2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(41)
    );
\in4x_C2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(42)
    );
\in4x_C2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(43)
    );
\in4x_C2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(44)
    );
\in4x_C2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(45)
    );
\in4x_C2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(46)
    );
\in4x_C2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(47)
    );
\in4x_C2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(48)
    );
\in4x_C2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(49)
    );
\in4x_C2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(4)
    );
\in4x_C2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(50)
    );
\in4x_C2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(51)
    );
\in4x_C2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(52)
    );
\in4x_C2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(53)
    );
\in4x_C2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(54)
    );
\in4x_C2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(55)
    );
\in4x_C2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(56)
    );
\in4x_C2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(57)
    );
\in4x_C2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(58)
    );
\in4x_C2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(59)
    );
\in4x_C2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(5)
    );
\in4x_C2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(60)
    );
\in4x_C2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C2(61)
    );
\in4x_C2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C2(62)
    );
\in4x_C2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C2(63)
    );
\in4x_C2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C2(64)
    );
\in4x_C2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C2(65)
    );
\in4x_C2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C2(66)
    );
\in4x_C2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C2(67)
    );
\in4x_C2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_C2(68)
    );
\in4x_C2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_C2(69)
    );
\in4x_C2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(6)
    );
\in4x_C2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_C2(70)
    );
\in4x_C2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_C2(71)
    );
\in4x_C2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO2_C_SW,
      O => in4x_C2(72)
    );
\in4x_C2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => MISO2_C_SW,
      O => in4x_C2(73)
    );
\in4x_C2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(7)
    );
\in4x_C2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(8)
    );
\in4x_C2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(9)
    );
\in4x_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_C2(0),
      Q => \in4x_C2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_C2(10),
      Q => \in4x_C2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_C2(11),
      Q => \in4x_C2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_C2(12),
      Q => \in4x_C2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_C2(13),
      Q => \in4x_C2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_C2(14),
      Q => \in4x_C2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_C2(15),
      Q => \in4x_C2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_C2(16),
      Q => \in4x_C2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_C2(17),
      Q => \in4x_C2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_C2(18),
      Q => \in4x_C2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_C2(19),
      Q => \in4x_C2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_C2(1),
      Q => \in4x_C2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_C2(20),
      Q => \in4x_C2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_C2(21),
      Q => \in4x_C2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_C2(22),
      Q => \in4x_C2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_C2(23),
      Q => \in4x_C2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_C2(24),
      Q => \in4x_C2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_C2(25),
      Q => \in4x_C2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_C2(26),
      Q => \in4x_C2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_C2(27),
      Q => \in4x_C2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_C2(28),
      Q => \in4x_C2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_C2(29),
      Q => \in4x_C2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_C2(2),
      Q => \in4x_C2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_C2(30),
      Q => \in4x_C2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_C2(31),
      Q => \in4x_C2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_C2(32),
      Q => \in4x_C2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_C2(33),
      Q => \in4x_C2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_C2(34),
      Q => \in4x_C2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_C2(35),
      Q => \in4x_C2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_C2(36),
      Q => \in4x_C2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_C2(37),
      Q => \in4x_C2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_C2(38),
      Q => \in4x_C2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_C2(39),
      Q => \in4x_C2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_C2(3),
      Q => \in4x_C2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_C2(40),
      Q => \in4x_C2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_C2(41),
      Q => \in4x_C2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_C2(42),
      Q => \in4x_C2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_C2(43),
      Q => \in4x_C2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_C2(44),
      Q => \in4x_C2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_C2(45),
      Q => \in4x_C2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_C2(46),
      Q => \in4x_C2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_C2(47),
      Q => \in4x_C2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_C2(48),
      Q => \in4x_C2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_C2(49),
      Q => \in4x_C2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_C2(4),
      Q => \in4x_C2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_C2(50),
      Q => \in4x_C2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_C2(51),
      Q => \in4x_C2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_C2(52),
      Q => \in4x_C2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_C2(53),
      Q => \in4x_C2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_C2(54),
      Q => \in4x_C2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_C2(55),
      Q => \in4x_C2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_C2(56),
      Q => \in4x_C2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_C2(57),
      Q => \in4x_C2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_C2(58),
      Q => \in4x_C2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_C2(59),
      Q => \in4x_C2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_C2(5),
      Q => \in4x_C2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_C2(60),
      Q => \in4x_C2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_C2(61),
      Q => \in4x_C2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_C2(62),
      Q => \in4x_C2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_C2(63),
      Q => \in4x_C2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_C2(64),
      Q => \in4x_C2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_C2(65),
      Q => \in4x_C2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_C2(66),
      Q => \in4x_C2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_C2(67),
      Q => \in4x_C2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_C2(68),
      Q => \in4x_C2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_C2(69),
      Q => \in4x_C2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_C2(6),
      Q => \in4x_C2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_C2(70),
      Q => \in4x_C2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_C2(71),
      Q => \in4x_C2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_C2(72),
      Q => \in4x_C2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_C2(73),
      Q => \in4x_C2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_C2(7),
      Q => \in4x_C2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_C2(8),
      Q => \in4x_C2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_C2(9),
      Q => \in4x_C2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_D1[55]_i_1_n_0\
    );
\in4x_D1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_D1[56]_i_1_n_0\
    );
\in4x_D1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_D1[57]_i_1_n_0\
    );
\in4x_D1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_D1[58]_i_1_n_0\
    );
\in4x_D1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_D1[59]_i_1_n_0\
    );
\in4x_D1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_D1[60]_i_1_n_0\
    );
\in4x_D1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_D1[61]_i_1_n_0\
    );
\in4x_D1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_D1[62]_i_1_n_0\
    );
\in4x_D1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_D1[63]_i_1_n_0\
    );
\in4x_D1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_D1[64]_i_1_n_0\
    );
\in4x_D1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_D1[65]_i_1_n_0\
    );
\in4x_D1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_D1[66]_i_1_n_0\
    );
\in4x_D1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_D1[67]_i_1_n_0\
    );
\in4x_D1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_D1[68]_i_1_n_0\
    );
\in4x_D1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_D1[69]_i_1_n_0\
    );
\in4x_D1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_D_LOOP,
      I2 => Q(4),
      I3 => MISO1_D,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_D1[70]_i_1_n_0\
    );
\in4x_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_D1_reg[3]_0\,
      Q => \in4x_D1_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_D1[58]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_D1[59]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_D1[60]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_D1_reg[3]_0\,
      Q => \in4x_D1_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_D1[55]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_D1[56]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_D1[57]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_D1[58]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_D1[59]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_D1[60]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_D1_reg[3]_0\,
      Q => \in4x_D1_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_D1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_D1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_D1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_D1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_D1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_D1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_D1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_D1[55]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_D1_reg[3]_0\,
      Q => \in4x_D1_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_D1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_D1[56]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_D1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_D1[57]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_D1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_D1[58]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_D1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_D1[59]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_D1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_D1[60]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_D1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_D1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_D1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_D1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_D1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_D1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_D1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_D1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_D1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_D1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_D1[55]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_D1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_D1[56]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_D1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_D1[57]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_D1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_D1[58]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_D1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_D1[59]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_D1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_D1[60]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_D1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_D1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_D1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_D1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_D1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_D1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_D1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_D1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_D1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_D1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_D1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_D1[55]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO1_D_SW,
      Q => \in4x_D1_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_D1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO1_D_SW,
      Q => \in4x_D1_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_D1[55]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_D1[56]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_D1[57]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_D2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_D2(0)
    );
\in4x_D2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_D2(10)
    );
\in4x_D2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      O => in4x_D2(11)
    );
\in4x_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(12)
    );
\in4x_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_D2(13)
    );
\in4x_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(14)
    );
\in4x_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_D2(15)
    );
\in4x_D2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(16)
    );
\in4x_D2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(17)
    );
\in4x_D2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(18)
    );
\in4x_D2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(19)
    );
\in4x_D2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_D_SW,
      O => in4x_D2(1)
    );
\in4x_D2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(20)
    );
\in4x_D2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_D2(21)
    );
\in4x_D2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(22)
    );
\in4x_D2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_D2(23)
    );
\in4x_D2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(24)
    );
\in4x_D2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_D2(25)
    );
\in4x_D2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(26)
    );
\in4x_D2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_D2(27)
    );
\in4x_D2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_D2[27]_i_2_n_0\
    );
\in4x_D2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(28)
    );
\in4x_D2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_D2(29)
    );
\in4x_D2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_D2(2)
    );
\in4x_D2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_D2(30)
    );
\in4x_D2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_D2(31)
    );
\in4x_D2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_D2(32)
    );
\in4x_D2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_D2(33)
    );
\in4x_D2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_D2(34)
    );
\in4x_D2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_D2(35)
    );
\in4x_D2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_D2(36)
    );
\in4x_D2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_D2(37)
    );
\in4x_D2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_D2(38)
    );
\in4x_D2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_D2(39)
    );
\in4x_D2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      O => in4x_D2(3)
    );
\in4x_D2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_D2(40)
    );
\in4x_D2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_D2(41)
    );
\in4x_D2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_D2(42)
    );
\in4x_D2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_D2(43)
    );
\in4x_D2[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_D2[43]_i_2_n_0\
    );
\in4x_D2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(44)
    );
\in4x_D2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(45)
    );
\in4x_D2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(46)
    );
\in4x_D2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_D2(47)
    );
\in4x_D2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_D2(48)
    );
\in4x_D2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_D2(49)
    );
\in4x_D2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_D2(4)
    );
\in4x_D2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_D2(50)
    );
\in4x_D2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_D2(51)
    );
\in4x_D2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(52)
    );
\in4x_D2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(53)
    );
\in4x_D2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(54)
    );
\in4x_D2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(55)
    );
\in4x_D2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(56)
    );
\in4x_D2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(57)
    );
\in4x_D2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(58)
    );
\in4x_D2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_D2(59)
    );
\in4x_D2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_D2[59]_i_2_n_0\
    );
\in4x_D2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_D_SW,
      O => in4x_D2(5)
    );
\in4x_D2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(60)
    );
\in4x_D2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_D2(61)
    );
\in4x_D2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_D2(62)
    );
\in4x_D2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_D2(63)
    );
\in4x_D2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_D2(64)
    );
\in4x_D2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_D2(65)
    );
\in4x_D2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_D2(66)
    );
\in4x_D2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_D2(67)
    );
\in4x_D2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_D2(68)
    );
\in4x_D2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_D2(69)
    );
\in4x_D2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_D2(6)
    );
\in4x_D2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_D2(70)
    );
\in4x_D2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_D2(71)
    );
\in4x_D2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_D_SW,
      O => in4x_D2(72)
    );
\in4x_D2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_D2(73)
    );
\in4x_D2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => main_state(1),
      O => in4x_D2(7)
    );
\in4x_D2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_D2(8)
    );
\in4x_D2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_D_SW,
      O => in4x_D2(9)
    );
\in4x_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_D2(0),
      Q => \in4x_D2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_D2(10),
      Q => \in4x_D2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_D2(11),
      Q => \in4x_D2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_D2(12),
      Q => \in4x_D2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_D2(13),
      Q => \in4x_D2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_D2(14),
      Q => \in4x_D2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_D2(15),
      Q => \in4x_D2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_D2(16),
      Q => \in4x_D2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_D2(17),
      Q => \in4x_D2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_D2(18),
      Q => \in4x_D2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_D2(19),
      Q => \in4x_D2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_D2(1),
      Q => \in4x_D2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_D2(20),
      Q => \in4x_D2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_D2(21),
      Q => \in4x_D2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_D2(22),
      Q => \in4x_D2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_D2(23),
      Q => \in4x_D2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_D2(24),
      Q => \in4x_D2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_D2(25),
      Q => \in4x_D2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_D2(26),
      Q => \in4x_D2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_D2(27),
      Q => \in4x_D2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_D2(28),
      Q => \in4x_D2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_D2(29),
      Q => \in4x_D2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_D2(2),
      Q => \in4x_D2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_D2(30),
      Q => \in4x_D2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_D2(31),
      Q => \in4x_D2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_D2(32),
      Q => \in4x_D2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_D2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_D2(33),
      Q => \in4x_D2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_D2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_D2(34),
      Q => \in4x_D2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_D2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_D2(35),
      Q => \in4x_D2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_D2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_D2(36),
      Q => \in4x_D2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_D2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_D2(37),
      Q => \in4x_D2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_D2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_D2(38),
      Q => \in4x_D2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_D2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_D2(39),
      Q => \in4x_D2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_D2(3),
      Q => \in4x_D2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_D2(40),
      Q => \in4x_D2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_D2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_D2(41),
      Q => \in4x_D2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_D2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_D2(42),
      Q => \in4x_D2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_D2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_D2(43),
      Q => \in4x_D2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_D2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_D2(44),
      Q => \in4x_D2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_D2(45),
      Q => \in4x_D2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_D2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_D2(46),
      Q => \in4x_D2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_D2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_D2(47),
      Q => \in4x_D2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_D2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_D2(48),
      Q => \in4x_D2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_D2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_D2(49),
      Q => \in4x_D2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_D2(4),
      Q => \in4x_D2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_D2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_D2(50),
      Q => \in4x_D2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_D2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_D2(51),
      Q => \in4x_D2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_D2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_D2(52),
      Q => \in4x_D2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_D2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_D2(53),
      Q => \in4x_D2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_D2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_D2(54),
      Q => \in4x_D2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_D2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_D2(55),
      Q => \in4x_D2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_D2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_D2(56),
      Q => \in4x_D2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_D2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_D2(57),
      Q => \in4x_D2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_D2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_D2(58),
      Q => \in4x_D2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_D2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_D2(59),
      Q => \in4x_D2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_D2(5),
      Q => \in4x_D2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_D2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_D2(60),
      Q => \in4x_D2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_D2(61),
      Q => \in4x_D2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_D2(62),
      Q => \in4x_D2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_D2(63),
      Q => \in4x_D2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_D2(64),
      Q => \in4x_D2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_D2(65),
      Q => \in4x_D2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_D2(66),
      Q => \in4x_D2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_D2(67),
      Q => \in4x_D2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_D2(68),
      Q => \in4x_D2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_D2(69),
      Q => \in4x_D2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_D2(6),
      Q => \in4x_D2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_D2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_D2(70),
      Q => \in4x_D2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_D2(71),
      Q => \in4x_D2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_D2(72),
      Q => \in4x_D2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_D2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_D2(73),
      Q => \in4x_D2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_D2(7),
      Q => \in4x_D2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_D2(8),
      Q => \in4x_D2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_D2(9),
      Q => \in4x_D2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_E1(0)
    );
\in4x_E1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_E1(10)
    );
\in4x_E1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      O => in4x_E1(11)
    );
\in4x_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(12)
    );
\in4x_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E1(13)
    );
\in4x_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(14)
    );
\in4x_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E1(15)
    );
\in4x_E1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(16)
    );
\in4x_E1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(17)
    );
\in4x_E1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(18)
    );
\in4x_E1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(19)
    );
\in4x_E1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_E_SW,
      O => in4x_E1(1)
    );
\in4x_E1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(20)
    );
\in4x_E1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(21)
    );
\in4x_E1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(22)
    );
\in4x_E1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(23)
    );
\in4x_E1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(24)
    );
\in4x_E1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(25)
    );
\in4x_E1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(26)
    );
\in4x_E1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E1(27)
    );
\in4x_E1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(28)
    );
\in4x_E1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E1(29)
    );
\in4x_E1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_E1(2)
    );
\in4x_E1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E1(30)
    );
\in4x_E1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E1(31)
    );
\in4x_E1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E1(32)
    );
\in4x_E1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E1(33)
    );
\in4x_E1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E1(34)
    );
\in4x_E1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_E1(35)
    );
\in4x_E1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_E1(36)
    );
\in4x_E1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E1(37)
    );
\in4x_E1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E1(38)
    );
\in4x_E1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_E1(39)
    );
\in4x_E1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      O => in4x_E1(3)
    );
\in4x_E1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E1(40)
    );
\in4x_E1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E1(41)
    );
\in4x_E1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E1(42)
    );
\in4x_E1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_E1(43)
    );
\in4x_E1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(44)
    );
\in4x_E1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(45)
    );
\in4x_E1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(46)
    );
\in4x_E1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E1(47)
    );
\in4x_E1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E1(48)
    );
\in4x_E1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E1(49)
    );
\in4x_E1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_E1(4)
    );
\in4x_E1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E1(50)
    );
\in4x_E1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E1(51)
    );
\in4x_E1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(52)
    );
\in4x_E1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(53)
    );
\in4x_E1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(54)
    );
\in4x_E1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(55)
    );
\in4x_E1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(56)
    );
\in4x_E1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(57)
    );
\in4x_E1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(58)
    );
\in4x_E1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E1(59)
    );
\in4x_E1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_E_SW,
      O => in4x_E1(5)
    );
\in4x_E1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(60)
    );
\in4x_E1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E1(61)
    );
\in4x_E1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E1(62)
    );
\in4x_E1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E1(63)
    );
\in4x_E1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E1(64)
    );
\in4x_E1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E1(65)
    );
\in4x_E1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E1(66)
    );
\in4x_E1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_E1(67)
    );
\in4x_E1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E1(68)
    );
\in4x_E1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E1(69)
    );
\in4x_E1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_E1(6)
    );
\in4x_E1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E1(70)
    );
\in4x_E1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_E1(71)
    );
\in4x_E1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_E_SW,
      O => in4x_E1(72)
    );
\in4x_E1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_E1(73)
    );
\in4x_E1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_E_SW,
      I3 => main_state(1),
      O => in4x_E1(7)
    );
\in4x_E1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_E1(8)
    );
\in4x_E1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_E_SW,
      O => in4x_E1(9)
    );
\in4x_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_E1(0),
      Q => \in4x_E1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_E1(10),
      Q => \in4x_E1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_E1(11),
      Q => \in4x_E1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_E1(12),
      Q => \in4x_E1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_E1(13),
      Q => \in4x_E1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_E1(14),
      Q => \in4x_E1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_E1(15),
      Q => \in4x_E1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_E1(16),
      Q => \in4x_E1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_E1(17),
      Q => \in4x_E1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_E1(18),
      Q => \in4x_E1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_E1(19),
      Q => \in4x_E1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_E1(1),
      Q => \in4x_E1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_E1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_E1(20),
      Q => \in4x_E1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_E1(21),
      Q => \in4x_E1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_E1(22),
      Q => \in4x_E1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_E1(23),
      Q => \in4x_E1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_E1(24),
      Q => \in4x_E1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_E1(25),
      Q => \in4x_E1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_E1(26),
      Q => \in4x_E1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_E1(27),
      Q => \in4x_E1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_E1(28),
      Q => \in4x_E1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_E1(29),
      Q => \in4x_E1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_E1(2),
      Q => \in4x_E1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_E1(30),
      Q => \in4x_E1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_E1(31),
      Q => \in4x_E1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_E1(32),
      Q => \in4x_E1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_E1(33),
      Q => \in4x_E1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_E1(34),
      Q => \in4x_E1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_E1(35),
      Q => \in4x_E1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_E1(36),
      Q => \in4x_E1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_E1(37),
      Q => \in4x_E1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_E1(38),
      Q => \in4x_E1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_E1(39),
      Q => \in4x_E1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_E1(3),
      Q => \in4x_E1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_E1(40),
      Q => \in4x_E1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_E1(41),
      Q => \in4x_E1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_E1(42),
      Q => \in4x_E1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_E1(43),
      Q => \in4x_E1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_E1(44),
      Q => \in4x_E1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_E1(45),
      Q => \in4x_E1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_E1(46),
      Q => \in4x_E1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_E1(47),
      Q => \in4x_E1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_E1(48),
      Q => \in4x_E1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_E1(49),
      Q => \in4x_E1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_E1(4),
      Q => \in4x_E1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_E1(50),
      Q => \in4x_E1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_E1(51),
      Q => \in4x_E1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_E1(52),
      Q => \in4x_E1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_E1(53),
      Q => \in4x_E1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_E1(54),
      Q => \in4x_E1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_E1(55),
      Q => \in4x_E1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_E1(56),
      Q => \in4x_E1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_E1(57),
      Q => \in4x_E1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_E1(58),
      Q => \in4x_E1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_E1(59),
      Q => \in4x_E1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_E1(5),
      Q => \in4x_E1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_E1(60),
      Q => \in4x_E1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_E1(61),
      Q => \in4x_E1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_E1(62),
      Q => \in4x_E1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_E1(63),
      Q => \in4x_E1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_E1(64),
      Q => \in4x_E1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_E1(65),
      Q => \in4x_E1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_E1(66),
      Q => \in4x_E1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_E1(67),
      Q => \in4x_E1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_E1(68),
      Q => \in4x_E1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_E1(69),
      Q => \in4x_E1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_E1(6),
      Q => \in4x_E1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_E1(70),
      Q => \in4x_E1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_E1(71),
      Q => \in4x_E1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_E1(72),
      Q => \in4x_E1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_E1(73),
      Q => \in4x_E1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_E1(7),
      Q => \in4x_E1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_E1(8),
      Q => \in4x_E1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_E1(9),
      Q => \in4x_E1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_E2(0)
    );
\in4x_E2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_E2(10)
    );
\in4x_E2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      O => in4x_E2(11)
    );
\in4x_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E2(12)
    );
\in4x_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(13)
    );
\in4x_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E2(14)
    );
\in4x_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(15)
    );
\in4x_E2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(16)
    );
\in4x_E2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(17)
    );
\in4x_E2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(18)
    );
\in4x_E2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(19)
    );
\in4x_E2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_E_SW,
      O => in4x_E2(1)
    );
\in4x_E2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(20)
    );
\in4x_E2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(21)
    );
\in4x_E2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(22)
    );
\in4x_E2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(23)
    );
\in4x_E2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(24)
    );
\in4x_E2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(25)
    );
\in4x_E2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(26)
    );
\in4x_E2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_E2(27)
    );
\in4x_E2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E2(28)
    );
\in4x_E2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E2(29)
    );
\in4x_E2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_E2(2)
    );
\in4x_E2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E2(30)
    );
\in4x_E2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E2(31)
    );
\in4x_E2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E2(32)
    );
\in4x_E2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E2(33)
    );
\in4x_E2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E2(34)
    );
\in4x_E2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_E2(35)
    );
\in4x_E2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_E2(36)
    );
\in4x_E2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E2(37)
    );
\in4x_E2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E2(38)
    );
\in4x_E2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_E2(39)
    );
\in4x_E2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      O => in4x_E2(3)
    );
\in4x_E2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(40)
    );
\in4x_E2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(41)
    );
\in4x_E2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(42)
    );
\in4x_E2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_E2(43)
    );
\in4x_E2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(44)
    );
\in4x_E2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E2(45)
    );
\in4x_E2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E2(46)
    );
\in4x_E2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(47)
    );
\in4x_E2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E2(48)
    );
\in4x_E2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E2(49)
    );
\in4x_E2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_E2(4)
    );
\in4x_E2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E2(50)
    );
\in4x_E2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_E2(51)
    );
\in4x_E2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(52)
    );
\in4x_E2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(53)
    );
\in4x_E2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(54)
    );
\in4x_E2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(55)
    );
\in4x_E2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(56)
    );
\in4x_E2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(57)
    );
\in4x_E2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(58)
    );
\in4x_E2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_E2(59)
    );
\in4x_E2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_E_SW,
      O => in4x_E2(5)
    );
\in4x_E2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E2(60)
    );
\in4x_E2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E2(61)
    );
\in4x_E2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E2(62)
    );
\in4x_E2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_E2(63)
    );
\in4x_E2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_E2(64)
    );
\in4x_E2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E2(65)
    );
\in4x_E2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_E2(66)
    );
\in4x_E2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_E2(67)
    );
\in4x_E2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_E2(68)
    );
\in4x_E2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E2(69)
    );
\in4x_E2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_E2(6)
    );
\in4x_E2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_E2(70)
    );
\in4x_E2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_E2(71)
    );
\in4x_E2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_E_SW,
      O => in4x_E2(72)
    );
\in4x_E2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_E2(73)
    );
\in4x_E2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_E_SW,
      I3 => main_state(1),
      O => in4x_E2(7)
    );
\in4x_E2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_E2(8)
    );
\in4x_E2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_E_SW,
      O => in4x_E2(9)
    );
\in4x_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_E2(0),
      Q => \in4x_E2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_E2(10),
      Q => \in4x_E2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_E2(11),
      Q => \in4x_E2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_E2(12),
      Q => \in4x_E2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_E2(13),
      Q => \in4x_E2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_E2(14),
      Q => \in4x_E2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_E2(15),
      Q => \in4x_E2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_E2(16),
      Q => \in4x_E2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_E2(17),
      Q => \in4x_E2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_E2(18),
      Q => \in4x_E2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_E2(19),
      Q => \in4x_E2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_E2(1),
      Q => \in4x_E2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_E2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_E2(20),
      Q => \in4x_E2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_E2(21),
      Q => \in4x_E2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_E2(22),
      Q => \in4x_E2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_E2(23),
      Q => \in4x_E2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_E2(24),
      Q => \in4x_E2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_E2(25),
      Q => \in4x_E2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_E2(26),
      Q => \in4x_E2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_E2(27),
      Q => \in4x_E2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_E2(28),
      Q => \in4x_E2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_E2(29),
      Q => \in4x_E2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_E2(2),
      Q => \in4x_E2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_E2(30),
      Q => \in4x_E2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_E2(31),
      Q => \in4x_E2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_E2(32),
      Q => \in4x_E2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_E2(33),
      Q => \in4x_E2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_E2(34),
      Q => \in4x_E2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_E2(35),
      Q => \in4x_E2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_E2(36),
      Q => \in4x_E2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_E2(37),
      Q => \in4x_E2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_E2(38),
      Q => \in4x_E2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_E2(39),
      Q => \in4x_E2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_E2(3),
      Q => \in4x_E2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_E2(40),
      Q => \in4x_E2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_E2(41),
      Q => \in4x_E2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_E2(42),
      Q => \in4x_E2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_E2(43),
      Q => \in4x_E2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_E2(44),
      Q => \in4x_E2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_E2(45),
      Q => \in4x_E2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_E2(46),
      Q => \in4x_E2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_E2(47),
      Q => \in4x_E2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_E2(48),
      Q => \in4x_E2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_E2(49),
      Q => \in4x_E2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_E2(4),
      Q => \in4x_E2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_E2(50),
      Q => \in4x_E2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_E2(51),
      Q => \in4x_E2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_E2(52),
      Q => \in4x_E2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_E2(53),
      Q => \in4x_E2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_E2(54),
      Q => \in4x_E2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_E2(55),
      Q => \in4x_E2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_E2(56),
      Q => \in4x_E2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_E2(57),
      Q => \in4x_E2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_E2(58),
      Q => \in4x_E2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_E2(59),
      Q => \in4x_E2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_E2(5),
      Q => \in4x_E2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_E2(60),
      Q => \in4x_E2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_E2(61),
      Q => \in4x_E2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_E2(62),
      Q => \in4x_E2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_E2(63),
      Q => \in4x_E2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_E2(64),
      Q => \in4x_E2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_E2(65),
      Q => \in4x_E2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_E2(66),
      Q => \in4x_E2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_E2(67),
      Q => \in4x_E2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_E2(68),
      Q => \in4x_E2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_E2(69),
      Q => \in4x_E2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_E2(6),
      Q => \in4x_E2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_E2(70),
      Q => \in4x_E2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_E2(71),
      Q => \in4x_E2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_E2(72),
      Q => \in4x_E2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_E2(73),
      Q => \in4x_E2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_E2(7),
      Q => \in4x_E2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_E2(8),
      Q => \in4x_E2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_E2(9),
      Q => \in4x_E2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \in4x_F1[0]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(5),
      I4 => main_state(4),
      O => \in4x_F1[0]_i_1_n_0\
    );
\in4x_F1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => \in4x_F1[0]_i_2_n_0\
    );
\in4x_F1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in4x_F1[10]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[10]_i_1_n_0\
    );
\in4x_F1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[10]_i_2_n_0\
    );
\in4x_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I2 => main_state(5),
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \in4x_F1[11]_i_2_n_0\,
      O => \in4x_F1[11]_i_1_n_0\
    );
\in4x_F1[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => main_state(1),
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_F1[11]_i_2_n_0\
    );
\in4x_F1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[12]_i_3_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => main_state(5),
      O => \in4x_F1[12]_i_1_n_0\
    );
\in4x_F1[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[12]_i_3_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[12]_i_2_n_0\
    );
\in4x_F1[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(1),
      O => \in4x_F1[12]_i_3_n_0\
    );
\in4x_F1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[13]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[13]_i_1_n_0\
    );
\in4x_F1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => CS_b_i_2_n_0,
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[13]_i_2_n_0\
    );
\in4x_F1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[14]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[14]_i_1_n_0\
    );
\in4x_F1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => main_state(1),
      I4 => CS_b_i_2_n_0,
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[14]_i_2_n_0\
    );
\in4x_F1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[15]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[15]_i_1_n_0\
    );
\in4x_F1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => CS_b_i_2_n_0,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[15]_i_2_n_0\
    );
\in4x_F1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[16]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[16]_i_1_n_0\
    );
\in4x_F1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[16]_i_2_n_0\
    );
\in4x_F1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[17]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[17]_i_1_n_0\
    );
\in4x_F1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[51]_i_3_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[17]_i_2_n_0\
    );
\in4x_F1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[18]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[18]_i_1_n_0\
    );
\in4x_F1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[18]_i_2_n_0\
    );
\in4x_F1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[19]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[19]_i_1_n_0\
    );
\in4x_F1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[51]_i_3_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[19]_i_2_n_0\
    );
\in4x_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \in4x_F1[1]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(5),
      I4 => main_state(4),
      O => \in4x_F1[1]_i_1_n_0\
    );
\in4x_F1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => \in4x_F1[1]_i_2_n_0\
    );
\in4x_F1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[20]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[20]_i_1_n_0\
    );
\in4x_F1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[20]_i_2_n_0\
    );
\in4x_F1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[21]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[21]_i_1_n_0\
    );
\in4x_F1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[55]_i_4_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[21]_i_2_n_0\
    );
\in4x_F1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[22]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[22]_i_1_n_0\
    );
\in4x_F1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[22]_i_2_n_0\
    );
\in4x_F1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \in4x_F1[23]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[23]_i_1_n_0\
    );
\in4x_F1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[55]_i_4_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[23]_i_2_n_0\
    );
\in4x_F1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[24]_i_2_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_F1[24]_i_1_n_0\
    );
\in4x_F1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[24]_i_2_n_0\
    );
\in4x_F1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[25]_i_2_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_F1[25]_i_1_n_0\
    );
\in4x_F1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[25]_i_2_n_0\
    );
\in4x_F1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[26]_i_2_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_F1[26]_i_1_n_0\
    );
\in4x_F1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[26]_i_2_n_0\
    );
\in4x_F1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[27]_i_2_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_F1[27]_i_1_n_0\
    );
\in4x_F1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[27]_i_3_n_0\,
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[27]_i_2_n_0\
    );
\in4x_F1[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(5),
      O => \in4x_F1[27]_i_3_n_0\
    );
\in4x_F1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[28]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[28]_i_1_n_0\
    );
\in4x_F1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => \in4x_F1[28]_i_2_n_0\
    );
\in4x_F1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[29]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[29]_i_1_n_0\
    );
\in4x_F1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[29]_i_2_n_0\
    );
\in4x_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \in4x_F1[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(5),
      I4 => main_state(4),
      O => \in4x_F1[2]_i_1_n_0\
    );
\in4x_F1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => \in4x_F1[2]_i_2_n_0\
    );
\in4x_F1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[30]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[30]_i_1_n_0\
    );
\in4x_F1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_F1[30]_i_2_n_0\
    );
\in4x_F1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[31]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[31]_i_1_n_0\
    );
\in4x_F1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[31]_i_2_n_0\
    );
\in4x_F1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[32]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[32]_i_1_n_0\
    );
\in4x_F1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => \in4x_F1[32]_i_2_n_0\
    );
\in4x_F1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[33]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[33]_i_1_n_0\
    );
\in4x_F1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => \in4x_F1[33]_i_2_n_0\
    );
\in4x_F1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[34]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[34]_i_1_n_0\
    );
\in4x_F1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => \in4x_F1[34]_i_2_n_0\
    );
\in4x_F1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[35]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[35]_i_1_n_0\
    );
\in4x_F1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => \in4x_F1[35]_i_2_n_0\
    );
\in4x_F1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[36]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[36]_i_1_n_0\
    );
\in4x_F1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_F1[36]_i_2_n_0\
    );
\in4x_F1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[37]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[37]_i_1_n_0\
    );
\in4x_F1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[37]_i_2_n_0\
    );
\in4x_F1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[38]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[38]_i_1_n_0\
    );
\in4x_F1[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[38]_i_2_n_0\
    );
\in4x_F1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \in4x_F1[39]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[39]_i_1_n_0\
    );
\in4x_F1[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(4),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[39]_i_2_n_0\
    );
\in4x_F1[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I1 => main_state(1),
      O => \in4x_F1[39]_i_3_n_0\
    );
\in4x_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \in4x_F1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => main_state(5),
      I4 => main_state(4),
      O => \in4x_F1[3]_i_1_n_0\
    );
\in4x_F1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => \in4x_F1[3]_i_2_n_0\
    );
\in4x_F1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[40]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[40]_i_1_n_0\
    );
\in4x_F1[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => \in4x_F1[40]_i_2_n_0\
    );
\in4x_F1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[41]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[41]_i_1_n_0\
    );
\in4x_F1[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => \in4x_F1[41]_i_2_n_0\
    );
\in4x_F1[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[42]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[42]_i_1_n_0\
    );
\in4x_F1[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => \in4x_F1[42]_i_2_n_0\
    );
\in4x_F1[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \in4x_F1[43]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[43]_i_1_n_0\
    );
\in4x_F1[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[43]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => \in4x_F1[43]_i_2_n_0\
    );
\in4x_F1[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_F1[43]_i_3_n_0\
    );
\in4x_F1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => \in4x_F1[44]_i_2_n_0\,
      I4 => main_state(4),
      O => \in4x_F1[44]_i_1_n_0\
    );
\in4x_F1[44]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => main_state(1),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \in4x_F1[44]_i_2_n_0\
    );
\in4x_F1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[45]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[45]_i_1_n_0\
    );
\in4x_F1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => CS_b_i_2_n_0,
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[45]_i_2_n_0\
    );
\in4x_F1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[46]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[46]_i_1_n_0\
    );
\in4x_F1[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => main_state(1),
      I4 => CS_b_i_2_n_0,
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[46]_i_2_n_0\
    );
\in4x_F1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[47]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[47]_i_1_n_0\
    );
\in4x_F1[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => CS_b_i_2_n_0,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[47]_i_2_n_0\
    );
\in4x_F1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[48]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[48]_i_1_n_0\
    );
\in4x_F1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[48]_i_2_n_0\
    );
\in4x_F1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[49]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[49]_i_1_n_0\
    );
\in4x_F1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[51]_i_3_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[49]_i_2_n_0\
    );
\in4x_F1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \in4x_F1[4]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[4]_i_1_n_0\
    );
\in4x_F1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_F1[4]_i_2_n_0\
    );
\in4x_F1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[50]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[50]_i_1_n_0\
    );
\in4x_F1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[50]_i_2_n_0\
    );
\in4x_F1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[51]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[51]_i_1_n_0\
    );
\in4x_F1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[51]_i_3_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[51]_i_2_n_0\
    );
\in4x_F1[51]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \in4x_F1[51]_i_3_n_0\
    );
\in4x_F1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[52]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[52]_i_1_n_0\
    );
\in4x_F1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[52]_i_2_n_0\
    );
\in4x_F1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[53]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[53]_i_1_n_0\
    );
\in4x_F1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[55]_i_4_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[53]_i_2_n_0\
    );
\in4x_F1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[54]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[54]_i_1_n_0\
    );
\in4x_F1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[54]_i_2_n_0\
    );
\in4x_F1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \in4x_F1[55]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[55]_i_1_n_0\
    );
\in4x_F1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[55]_i_4_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[55]_i_2_n_0\
    );
\in4x_F1[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_F1[55]_i_3_n_0\
    );
\in4x_F1[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \in4x_F1[55]_i_4_n_0\
    );
\in4x_F1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \in4x_F1[56]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[56]_i_1_n_0\
    );
\in4x_F1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[56]_i_2_n_0\
    );
\in4x_F1[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_F1[56]_i_3_n_0\
    );
\in4x_F1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \in4x_F1[57]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[57]_i_1_n_0\
    );
\in4x_F1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[57]_i_2_n_0\
    );
\in4x_F1[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[57]_i_3_n_0\
    );
\in4x_F1[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \in4x_F1[58]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[58]_i_1_n_0\
    );
\in4x_F1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(1),
      I5 => \in4x_F1[59]_i_4_n_0\,
      O => \in4x_F1[58]_i_2_n_0\
    );
\in4x_F1[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_F1[58]_i_3_n_0\
    );
\in4x_F1[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \in4x_F1[59]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[59]_i_1_n_0\
    );
\in4x_F1[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[59]_i_4_n_0\,
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[59]_i_2_n_0\
    );
\in4x_F1[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_F1[59]_i_3_n_0\
    );
\in4x_F1[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_F1[59]_i_4_n_0\
    );
\in4x_F1[59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \in4x_F1[59]_i_5_n_0\
    );
\in4x_F1[59]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_F1[59]_i_6_n_0\
    );
\in4x_F1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \in4x_F1[5]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[5]_i_1_n_0\
    );
\in4x_F1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[5]_i_2_n_0\
    );
\in4x_F1[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[60]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[60]_i_1_n_0\
    );
\in4x_F1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => \in4x_F1[60]_i_2_n_0\
    );
\in4x_F1[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_F1[60]_i_3_n_0\
    );
\in4x_F1[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[61]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[61]_i_1_n_0\
    );
\in4x_F1[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[61]_i_2_n_0\
    );
\in4x_F1[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[61]_i_3_n_0\
    );
\in4x_F1[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[62]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[62]_i_1_n_0\
    );
\in4x_F1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_F1[62]_i_2_n_0\
    );
\in4x_F1[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_F1[62]_i_3_n_0\
    );
\in4x_F1[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[63]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[63]_i_1_n_0\
    );
\in4x_F1[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => \in4x_F1[63]_i_2_n_0\
    );
\in4x_F1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_F1[63]_i_3_n_0\
    );
\in4x_F1[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[63]_i_4_n_0\
    );
\in4x_F1[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[64]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[64]_i_1_n_0\
    );
\in4x_F1[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \in4x_F1[64]_i_2_n_0\
    );
\in4x_F1[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_F1[64]_i_3_n_0\
    );
\in4x_F1[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[65]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_F1[65]_i_1_n_0\
    );
\in4x_F1[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => \in4x_F1[65]_i_2_n_0\
    );
\in4x_F1[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[65]_i_3_n_0\
    );
\in4x_F1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[66]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_F1[66]_i_1_n_0\
    );
\in4x_F1[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => \in4x_F1[66]_i_2_n_0\
    );
\in4x_F1[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_F1[66]_i_3_n_0\
    );
\in4x_F1[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[67]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[67]_i_1_n_0\
    );
\in4x_F1[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => \in4x_F1[67]_i_2_n_0\
    );
\in4x_F1[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_F1[67]_i_3_n_0\
    );
\in4x_F1[67]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => \in4x_F1[67]_i_4_n_0\
    );
\in4x_F1[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[68]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[68]_i_1_n_0\
    );
\in4x_F1[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_F1[68]_i_2_n_0\
    );
\in4x_F1[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_F1[68]_i_3_n_0\
    );
\in4x_F1[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[69]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_F1[69]_i_1_n_0\
    );
\in4x_F1[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[69]_i_2_n_0\
    );
\in4x_F1[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_F1[69]_i_3_n_0\
    );
\in4x_F1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \in4x_F1[6]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[6]_i_1_n_0\
    );
\in4x_F1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[6]_i_2_n_0\
    );
\in4x_F1[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_F1[70]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_F1[70]_i_1_n_0\
    );
\in4x_F1[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_F1[70]_i_2_n_0\
    );
\in4x_F1[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_F_LOOP,
      I2 => Q(4),
      I3 => MISO1_F,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_F1[70]_i_3_n_0\
    );
\in4x_F1[70]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_F1[70]_i_4_n_0\
    );
\in4x_F1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(4),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_F1[71]_i_1_n_0\
    );
\in4x_F1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \in4x_F1[72]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_F1[72]_i_1_n_0\
    );
\in4x_F1[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => \in4x_F1[72]_i_2_n_0\
    );
\in4x_F1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \in4x_F1[73]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_F1[73]_i_1_n_0\
    );
\in4x_F1[73]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[73]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => \in4x_F1[73]_i_2_n_0\
    );
\in4x_F1[73]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      O => \in4x_F1[73]_i_4_n_0\
    );
\in4x_F1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \in4x_F1[7]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_F1[7]_i_1_n_0\
    );
\in4x_F1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(4),
      I5 => \in4x_F1[27]_i_3_n_0\,
      O => \in4x_F1[7]_i_2_n_0\
    );
\in4x_F1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in4x_F1[8]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[8]_i_1_n_0\
    );
\in4x_F1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => \in4x_F1[8]_i_2_n_0\
    );
\in4x_F1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in4x_F1[9]_i_2_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_F1[9]_i_1_n_0\
    );
\in4x_F1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_F1[9]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => \in4x_F1[9]_i_2_n_0\
    );
\in4x_F1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_F1[9]_i_3_n_0\
    );
\in4x_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_F1_reg[3]_0\,
      Q => \in4x_F1_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_F1[58]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_F1[59]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_F1[60]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_F1[61]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_F1[62]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_F1[63]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_F1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_F1[64]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_F1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_F1[65]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_F1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_F1[66]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_F1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_F1[67]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_F1_reg[3]_0\,
      Q => \in4x_F1_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_F1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_F1[68]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_F1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_F1[69]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_F1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_F1[70]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_F1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_F1[55]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_F1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_F1[56]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_F1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_F1[57]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_F1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_F1[58]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_F1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_F1[59]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_F1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_F1[60]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_F1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_F1[61]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_F1_reg[3]_0\,
      Q => \in4x_F1_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_F1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_F1[62]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_F1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_F1[63]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_F1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_F1[64]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_F1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_F1[65]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_F1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_F1[66]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_F1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_F1[67]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_F1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_F1[68]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_F1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_F1[69]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_F1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_F1[70]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_F1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_F1[55]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_F1_reg[3]_0\,
      Q => \in4x_F1_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_F1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_F1[56]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_F1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_F1[57]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_F1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_F1[58]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_F1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_F1[59]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_F1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_F1[60]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_F1[61]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_F1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_F1[62]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_F1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_F1[63]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_F1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_F1[64]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_F1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_F1[65]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_F1[68]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_F1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_F1[66]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_F1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_F1[67]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_F1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_F1[68]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_F1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_F1[69]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_F1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_F1[70]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_F1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_F1[55]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_F1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_F1[56]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_F1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_F1[57]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_F1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_F1[58]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_F1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_F1[59]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_F1[69]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_F1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_F1[60]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_F1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_F1[61]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_F1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_F1[62]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_F1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_F1[63]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_F1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_F1[64]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_F1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_F1[65]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_F1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_F1[66]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_F1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_F1[67]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_F1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_F1[68]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_F1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_F1[69]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_F1[70]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_F1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_F1[70]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_F1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_F1[55]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO1_F_SW,
      Q => \in4x_F1_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_F1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO1_F_SW,
      Q => \in4x_F1_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_F1[55]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_F1[56]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_F1[57]_i_3_n_0\,
      Q => \in4x_F1_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_F2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_F2(0)
    );
\in4x_F2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_F2(10)
    );
\in4x_F2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      O => in4x_F2(11)
    );
\in4x_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_F2(12)
    );
\in4x_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(13)
    );
\in4x_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_F2(14)
    );
\in4x_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(15)
    );
\in4x_F2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(16)
    );
\in4x_F2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(17)
    );
\in4x_F2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(18)
    );
\in4x_F2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(19)
    );
\in4x_F2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_F_SW,
      O => in4x_F2(1)
    );
\in4x_F2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(20)
    );
\in4x_F2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(21)
    );
\in4x_F2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(22)
    );
\in4x_F2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(23)
    );
\in4x_F2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(24)
    );
\in4x_F2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(25)
    );
\in4x_F2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(26)
    );
\in4x_F2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_F2(27)
    );
\in4x_F2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_F2(28)
    );
\in4x_F2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_F2(29)
    );
\in4x_F2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_F2(2)
    );
\in4x_F2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_F2(30)
    );
\in4x_F2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_F2(31)
    );
\in4x_F2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_F2(32)
    );
\in4x_F2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_F2(33)
    );
\in4x_F2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_F2(34)
    );
\in4x_F2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_F2(35)
    );
\in4x_F2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_F2(36)
    );
\in4x_F2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_F2(37)
    );
\in4x_F2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_F2(38)
    );
\in4x_F2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_F2(39)
    );
\in4x_F2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      O => in4x_F2(3)
    );
\in4x_F2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(40)
    );
\in4x_F2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(41)
    );
\in4x_F2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(42)
    );
\in4x_F2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_F2(43)
    );
\in4x_F2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(44)
    );
\in4x_F2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_F2(45)
    );
\in4x_F2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_F2(46)
    );
\in4x_F2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(47)
    );
\in4x_F2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_F2(48)
    );
\in4x_F2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_F2(49)
    );
\in4x_F2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_F2(4)
    );
\in4x_F2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_F2(50)
    );
\in4x_F2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_F2(51)
    );
\in4x_F2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(52)
    );
\in4x_F2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(53)
    );
\in4x_F2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(54)
    );
\in4x_F2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(55)
    );
\in4x_F2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(56)
    );
\in4x_F2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(57)
    );
\in4x_F2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(58)
    );
\in4x_F2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_F2(59)
    );
\in4x_F2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_F_SW,
      O => in4x_F2(5)
    );
\in4x_F2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_F2(60)
    );
\in4x_F2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_F2(61)
    );
\in4x_F2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_F2(62)
    );
\in4x_F2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_F2(63)
    );
\in4x_F2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_F2(64)
    );
\in4x_F2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_F2(65)
    );
\in4x_F2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_F2(66)
    );
\in4x_F2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_F2(67)
    );
\in4x_F2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_F2(68)
    );
\in4x_F2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_F2(69)
    );
\in4x_F2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_F2(6)
    );
\in4x_F2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_F2(70)
    );
\in4x_F2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_F2(71)
    );
\in4x_F2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_F_SW,
      O => in4x_F2(72)
    );
\in4x_F2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_F2(73)
    );
\in4x_F2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_F_SW,
      I3 => main_state(1),
      O => in4x_F2(7)
    );
\in4x_F2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_F2(8)
    );
\in4x_F2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_F_SW,
      O => in4x_F2(9)
    );
\in4x_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_F2(0),
      Q => \in4x_F2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_F2(10),
      Q => \in4x_F2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_F2(11),
      Q => \in4x_F2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_F2(12),
      Q => \in4x_F2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_F2(13),
      Q => \in4x_F2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_F2(14),
      Q => \in4x_F2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_F2(15),
      Q => \in4x_F2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_F2(16),
      Q => \in4x_F2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_F2(17),
      Q => \in4x_F2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_F2(18),
      Q => \in4x_F2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_F2(19),
      Q => \in4x_F2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_F2(1),
      Q => \in4x_F2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_F2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_F2(20),
      Q => \in4x_F2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_F2(21),
      Q => \in4x_F2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_F2(22),
      Q => \in4x_F2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_F2(23),
      Q => \in4x_F2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_F2(24),
      Q => \in4x_F2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_F2(25),
      Q => \in4x_F2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_F2(26),
      Q => \in4x_F2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_F2(27),
      Q => \in4x_F2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_F2(28),
      Q => \in4x_F2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_F2(29),
      Q => \in4x_F2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_F2(2),
      Q => \in4x_F2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_F2(30),
      Q => \in4x_F2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_F2(31),
      Q => \in4x_F2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_F2(32),
      Q => \in4x_F2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_F2(33),
      Q => \in4x_F2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_F2(34),
      Q => \in4x_F2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_F2(35),
      Q => \in4x_F2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_F2(36),
      Q => \in4x_F2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_F2(37),
      Q => \in4x_F2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_F2(38),
      Q => \in4x_F2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_F2(39),
      Q => \in4x_F2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_F2(3),
      Q => \in4x_F2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_F2(40),
      Q => \in4x_F2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_F2(41),
      Q => \in4x_F2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_F2(42),
      Q => \in4x_F2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_F2(43),
      Q => \in4x_F2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_F2(44),
      Q => \in4x_F2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_F2(45),
      Q => \in4x_F2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_F2(46),
      Q => \in4x_F2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_F2(47),
      Q => \in4x_F2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_F2(48),
      Q => \in4x_F2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_F2(49),
      Q => \in4x_F2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_F2(4),
      Q => \in4x_F2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_F2(50),
      Q => \in4x_F2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_F2(51),
      Q => \in4x_F2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_F2(52),
      Q => \in4x_F2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_F2(53),
      Q => \in4x_F2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_F2(54),
      Q => \in4x_F2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_F2(55),
      Q => \in4x_F2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_F2(56),
      Q => \in4x_F2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_F2(57),
      Q => \in4x_F2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_F2(58),
      Q => \in4x_F2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_F2(59),
      Q => \in4x_F2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_F2(5),
      Q => \in4x_F2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_F2(60),
      Q => \in4x_F2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_F2(61),
      Q => \in4x_F2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_F2(62),
      Q => \in4x_F2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_F2(63),
      Q => \in4x_F2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_F2(64),
      Q => \in4x_F2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_F2(65),
      Q => \in4x_F2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_F2(66),
      Q => \in4x_F2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_F2(67),
      Q => \in4x_F2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_F2(68),
      Q => \in4x_F2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_F2(69),
      Q => \in4x_F2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_F2(6),
      Q => \in4x_F2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_F2(70),
      Q => \in4x_F2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_F2(71),
      Q => \in4x_F2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_F2(72),
      Q => \in4x_F2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_F2(73),
      Q => \in4x_F2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_F2(7),
      Q => \in4x_F2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_F2(8),
      Q => \in4x_F2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_F2(9),
      Q => \in4x_F2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_G1(0)
    );
\in4x_G1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_G1(10)
    );
\in4x_G1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      O => in4x_G1(11)
    );
\in4x_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G1(12)
    );
\in4x_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(13)
    );
\in4x_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G1(14)
    );
\in4x_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(15)
    );
\in4x_G1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(16)
    );
\in4x_G1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(17)
    );
\in4x_G1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(18)
    );
\in4x_G1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(19)
    );
\in4x_G1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_G_SW,
      O => in4x_G1(1)
    );
\in4x_G1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(20)
    );
\in4x_G1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(21)
    );
\in4x_G1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(22)
    );
\in4x_G1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(23)
    );
\in4x_G1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(24)
    );
\in4x_G1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(25)
    );
\in4x_G1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(26)
    );
\in4x_G1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G1(27)
    );
\in4x_G1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G1(28)
    );
\in4x_G1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G1(29)
    );
\in4x_G1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_G1(2)
    );
\in4x_G1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G1(30)
    );
\in4x_G1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G1(31)
    );
\in4x_G1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G1(32)
    );
\in4x_G1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G1(33)
    );
\in4x_G1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G1(34)
    );
\in4x_G1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_G1(35)
    );
\in4x_G1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G1(36)
    );
\in4x_G1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G1(37)
    );
\in4x_G1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G1(38)
    );
\in4x_G1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G1(39)
    );
\in4x_G1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      O => in4x_G1(3)
    );
\in4x_G1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(40)
    );
\in4x_G1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(41)
    );
\in4x_G1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(42)
    );
\in4x_G1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G1(43)
    );
\in4x_G1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(44)
    );
\in4x_G1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G1(45)
    );
\in4x_G1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G1(46)
    );
\in4x_G1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(47)
    );
\in4x_G1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G1(48)
    );
\in4x_G1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G1(49)
    );
\in4x_G1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_G1(4)
    );
\in4x_G1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G1(50)
    );
\in4x_G1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G1(51)
    );
\in4x_G1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(52)
    );
\in4x_G1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(53)
    );
\in4x_G1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(54)
    );
\in4x_G1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(55)
    );
\in4x_G1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(56)
    );
\in4x_G1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(57)
    );
\in4x_G1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(58)
    );
\in4x_G1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G1(59)
    );
\in4x_G1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_G_SW,
      O => in4x_G1(5)
    );
\in4x_G1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G1(60)
    );
\in4x_G1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G1(61)
    );
\in4x_G1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G1(62)
    );
\in4x_G1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G1(63)
    );
\in4x_G1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_G1(64)
    );
\in4x_G1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G1(65)
    );
\in4x_G1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G1(66)
    );
\in4x_G1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_G1(67)
    );
\in4x_G1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G1(68)
    );
\in4x_G1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G1(69)
    );
\in4x_G1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_G1(6)
    );
\in4x_G1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G1(70)
    );
\in4x_G1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G1(71)
    );
\in4x_G1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_G_SW,
      O => in4x_G1(72)
    );
\in4x_G1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_G1(73)
    );
\in4x_G1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_G_SW,
      I3 => main_state(1),
      O => in4x_G1(7)
    );
\in4x_G1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_G1(8)
    );
\in4x_G1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_G_SW,
      O => in4x_G1(9)
    );
\in4x_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_G1(0),
      Q => \in4x_G1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_G1(10),
      Q => \in4x_G1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_G1(11),
      Q => \in4x_G1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_G1(12),
      Q => \in4x_G1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_G1(13),
      Q => \in4x_G1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_G1(14),
      Q => \in4x_G1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_G1(15),
      Q => \in4x_G1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_G1(16),
      Q => \in4x_G1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_G1(17),
      Q => \in4x_G1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_G1(18),
      Q => \in4x_G1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_G1(19),
      Q => \in4x_G1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_G1(1),
      Q => \in4x_G1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_G1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_G1(20),
      Q => \in4x_G1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_G1(21),
      Q => \in4x_G1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_G1(22),
      Q => \in4x_G1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_G1(23),
      Q => \in4x_G1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_G1(24),
      Q => \in4x_G1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_G1(25),
      Q => \in4x_G1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_G1(26),
      Q => \in4x_G1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_G1(27),
      Q => \in4x_G1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_G1(28),
      Q => \in4x_G1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_G1(29),
      Q => \in4x_G1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_G1(2),
      Q => \in4x_G1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_G1(30),
      Q => \in4x_G1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_G1(31),
      Q => \in4x_G1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_G1(32),
      Q => \in4x_G1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_G1(33),
      Q => \in4x_G1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_G1(34),
      Q => \in4x_G1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_G1(35),
      Q => \in4x_G1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_G1(36),
      Q => \in4x_G1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_G1(37),
      Q => \in4x_G1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_G1(38),
      Q => \in4x_G1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_G1(39),
      Q => \in4x_G1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_G1(3),
      Q => \in4x_G1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_G1(40),
      Q => \in4x_G1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_G1(41),
      Q => \in4x_G1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_G1(42),
      Q => \in4x_G1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_G1(43),
      Q => \in4x_G1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_G1(44),
      Q => \in4x_G1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_G1(45),
      Q => \in4x_G1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_G1(46),
      Q => \in4x_G1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_G1(47),
      Q => \in4x_G1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_G1(48),
      Q => \in4x_G1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_G1(49),
      Q => \in4x_G1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_G1(4),
      Q => \in4x_G1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_G1(50),
      Q => \in4x_G1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_G1(51),
      Q => \in4x_G1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_G1(52),
      Q => \in4x_G1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_G1(53),
      Q => \in4x_G1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_G1(54),
      Q => \in4x_G1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_G1(55),
      Q => \in4x_G1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_G1(56),
      Q => \in4x_G1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_G1(57),
      Q => \in4x_G1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_G1(58),
      Q => \in4x_G1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_G1(59),
      Q => \in4x_G1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_G1(5),
      Q => \in4x_G1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_G1(60),
      Q => \in4x_G1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_G1(61),
      Q => \in4x_G1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_G1(62),
      Q => \in4x_G1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_G1(63),
      Q => \in4x_G1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_G1(64),
      Q => \in4x_G1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_G1(65),
      Q => \in4x_G1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_G1(66),
      Q => \in4x_G1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_G1(67),
      Q => \in4x_G1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_G1(68),
      Q => \in4x_G1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_G1(69),
      Q => \in4x_G1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_G1(6),
      Q => \in4x_G1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_G1(70),
      Q => \in4x_G1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_G1(71),
      Q => \in4x_G1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_G1(72),
      Q => \in4x_G1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_G1(73),
      Q => \in4x_G1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_G1(7),
      Q => \in4x_G1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_G1(8),
      Q => \in4x_G1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_G1(9),
      Q => \in4x_G1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_G2(0)
    );
\in4x_G2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_G2(10)
    );
\in4x_G2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      O => in4x_G2(11)
    );
\in4x_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G2(12)
    );
\in4x_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G2(13)
    );
\in4x_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G2(14)
    );
\in4x_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G2(15)
    );
\in4x_G2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(16)
    );
\in4x_G2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(17)
    );
\in4x_G2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(18)
    );
\in4x_G2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(19)
    );
\in4x_G2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_G_SW,
      O => in4x_G2(1)
    );
\in4x_G2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(20)
    );
\in4x_G2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(21)
    );
\in4x_G2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(22)
    );
\in4x_G2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(23)
    );
\in4x_G2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(24)
    );
\in4x_G2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(25)
    );
\in4x_G2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(26)
    );
\in4x_G2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_G2(27)
    );
\in4x_G2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G2(28)
    );
\in4x_G2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G2(29)
    );
\in4x_G2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_G2(2)
    );
\in4x_G2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G2(30)
    );
\in4x_G2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G2(31)
    );
\in4x_G2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G2(32)
    );
\in4x_G2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G2(33)
    );
\in4x_G2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G2(34)
    );
\in4x_G2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_G2(35)
    );
\in4x_G2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G2(36)
    );
\in4x_G2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G2(37)
    );
\in4x_G2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G2(38)
    );
\in4x_G2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G2(39)
    );
\in4x_G2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      O => in4x_G2(3)
    );
\in4x_G2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G2(40)
    );
\in4x_G2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G2(41)
    );
\in4x_G2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G2(42)
    );
\in4x_G2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(43)
    );
\in4x_G2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(44)
    );
\in4x_G2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G2(45)
    );
\in4x_G2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G2(46)
    );
\in4x_G2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G2(47)
    );
\in4x_G2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G2(48)
    );
\in4x_G2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G2(49)
    );
\in4x_G2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_G2(4)
    );
\in4x_G2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G2(50)
    );
\in4x_G2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_G2(51)
    );
\in4x_G2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(52)
    );
\in4x_G2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(53)
    );
\in4x_G2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(54)
    );
\in4x_G2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(55)
    );
\in4x_G2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(56)
    );
\in4x_G2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(57)
    );
\in4x_G2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(58)
    );
\in4x_G2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_G2(59)
    );
\in4x_G2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_G_SW,
      O => in4x_G2(5)
    );
\in4x_G2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_G2(60)
    );
\in4x_G2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G2(61)
    );
\in4x_G2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G2(62)
    );
\in4x_G2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_G2(63)
    );
\in4x_G2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_G2(64)
    );
\in4x_G2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G2(65)
    );
\in4x_G2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_G2(66)
    );
\in4x_G2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_G2(67)
    );
\in4x_G2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G2(68)
    );
\in4x_G2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G2(69)
    );
\in4x_G2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_G2(6)
    );
\in4x_G2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_G2(70)
    );
\in4x_G2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_G2(71)
    );
\in4x_G2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_G_SW,
      O => in4x_G2(72)
    );
\in4x_G2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_G2(73)
    );
\in4x_G2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_G_SW,
      I3 => main_state(1),
      O => in4x_G2(7)
    );
\in4x_G2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_G2(8)
    );
\in4x_G2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_G_SW,
      O => in4x_G2(9)
    );
\in4x_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_G2(0),
      Q => \in4x_G2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_G2(10),
      Q => \in4x_G2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_G2(11),
      Q => \in4x_G2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_G2(12),
      Q => \in4x_G2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_G2(13),
      Q => \in4x_G2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_G2(14),
      Q => \in4x_G2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_G2(15),
      Q => \in4x_G2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_G2(16),
      Q => \in4x_G2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_G2(17),
      Q => \in4x_G2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_G2(18),
      Q => \in4x_G2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_G2(19),
      Q => \in4x_G2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_G2(1),
      Q => \in4x_G2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_G2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_G2(20),
      Q => \in4x_G2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_G2(21),
      Q => \in4x_G2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_G2(22),
      Q => \in4x_G2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_G2(23),
      Q => \in4x_G2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_G2(24),
      Q => \in4x_G2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_G2(25),
      Q => \in4x_G2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_G2(26),
      Q => \in4x_G2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_G2(27),
      Q => \in4x_G2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_G2(28),
      Q => \in4x_G2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_G2(29),
      Q => \in4x_G2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_G2(2),
      Q => \in4x_G2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_G2(30),
      Q => \in4x_G2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_G2(31),
      Q => \in4x_G2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_G2(32),
      Q => \in4x_G2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_G2(33),
      Q => \in4x_G2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_G2(34),
      Q => \in4x_G2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_G2(35),
      Q => \in4x_G2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_G2(36),
      Q => \in4x_G2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_G2(37),
      Q => \in4x_G2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_G2(38),
      Q => \in4x_G2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_G2(39),
      Q => \in4x_G2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_G2(3),
      Q => \in4x_G2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_G2(40),
      Q => \in4x_G2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_G2(41),
      Q => \in4x_G2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_G2(42),
      Q => \in4x_G2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_G2(43),
      Q => \in4x_G2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_G2(44),
      Q => \in4x_G2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_G2(45),
      Q => \in4x_G2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_G2(46),
      Q => \in4x_G2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_G2(47),
      Q => \in4x_G2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_G2(48),
      Q => \in4x_G2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_G2(49),
      Q => \in4x_G2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_G2(4),
      Q => \in4x_G2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_G2(50),
      Q => \in4x_G2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_G2(51),
      Q => \in4x_G2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_G2(52),
      Q => \in4x_G2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_G2(53),
      Q => \in4x_G2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_G2(54),
      Q => \in4x_G2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_G2(55),
      Q => \in4x_G2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_G2(56),
      Q => \in4x_G2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_G2(57),
      Q => \in4x_G2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_G2(58),
      Q => \in4x_G2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_G2(59),
      Q => \in4x_G2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_G2(5),
      Q => \in4x_G2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_G2(60),
      Q => \in4x_G2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_G2(61),
      Q => \in4x_G2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_G2(62),
      Q => \in4x_G2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_G2(63),
      Q => \in4x_G2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_G2(64),
      Q => \in4x_G2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_G2(65),
      Q => \in4x_G2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_G2(66),
      Q => \in4x_G2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_G2(67),
      Q => \in4x_G2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_G2(68),
      Q => \in4x_G2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_G2(69),
      Q => \in4x_G2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_G2(6),
      Q => \in4x_G2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_G2(70),
      Q => \in4x_G2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_G2(71),
      Q => \in4x_G2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_G2(72),
      Q => \in4x_G2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_G2(73),
      Q => \in4x_G2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_G2(7),
      Q => \in4x_G2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_G2(8),
      Q => \in4x_G2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_G2(9),
      Q => \in4x_G2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_H1(0)
    );
\in4x_H1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_H1(10)
    );
\in4x_H1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      O => in4x_H1(11)
    );
\in4x_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_H1(12)
    );
\in4x_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_H1(13)
    );
\in4x_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_H1(14)
    );
\in4x_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_H1(15)
    );
\in4x_H1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(16)
    );
\in4x_H1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(17)
    );
\in4x_H1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(18)
    );
\in4x_H1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(19)
    );
\in4x_H1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_H_SW,
      O => in4x_H1(1)
    );
\in4x_H1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(20)
    );
\in4x_H1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(21)
    );
\in4x_H1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(22)
    );
\in4x_H1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(23)
    );
\in4x_H1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(24)
    );
\in4x_H1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(25)
    );
\in4x_H1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(26)
    );
\in4x_H1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => in4x_H1(27)
    );
\in4x_H1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_H1(28)
    );
\in4x_H1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_H1(29)
    );
\in4x_H1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_H1(2)
    );
\in4x_H1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_H1(30)
    );
\in4x_H1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_H1(31)
    );
\in4x_H1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_H1(32)
    );
\in4x_H1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_H1(33)
    );
\in4x_H1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_H1(34)
    );
\in4x_H1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_H1(35)
    );
\in4x_H1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_H1(36)
    );
\in4x_H1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_H1(37)
    );
\in4x_H1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_H1(38)
    );
\in4x_H1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_H1(39)
    );
\in4x_H1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      O => in4x_H1(3)
    );
\in4x_H1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_H1(40)
    );
\in4x_H1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_H1(41)
    );
\in4x_H1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_H1(42)
    );
\in4x_H1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(43)
    );
\in4x_H1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(44)
    );
\in4x_H1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_H1(45)
    );
\in4x_H1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_H1(46)
    );
\in4x_H1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_H1(47)
    );
\in4x_H1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_H1(48)
    );
\in4x_H1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_H1(49)
    );
\in4x_H1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_H1(4)
    );
\in4x_H1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_H1(50)
    );
\in4x_H1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_H1(51)
    );
\in4x_H1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(52)
    );
\in4x_H1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(53)
    );
\in4x_H1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(54)
    );
\in4x_H1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(55)
    );
\in4x_H1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(56)
    );
\in4x_H1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(57)
    );
\in4x_H1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(58)
    );
\in4x_H1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_H1(59)
    );
\in4x_H1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_H_SW,
      O => in4x_H1(5)
    );
\in4x_H1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_H1(60)
    );
\in4x_H1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_H1(61)
    );
\in4x_H1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_H1(62)
    );
\in4x_H1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_H1(63)
    );
\in4x_H1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_H1(64)
    );
\in4x_H1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_H1(65)
    );
\in4x_H1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_H1(66)
    );
\in4x_H1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_H1(67)
    );
\in4x_H1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_H1(68)
    );
\in4x_H1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_H1(69)
    );
\in4x_H1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_H1(6)
    );
\in4x_H1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_H1(70)
    );
\in4x_H1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_H1(71)
    );
\in4x_H1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_H_SW,
      O => in4x_H1(72)
    );
\in4x_H1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_H1(73)
    );
\in4x_H1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_H_SW,
      I3 => main_state(1),
      O => in4x_H1(7)
    );
\in4x_H1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_H1(8)
    );
\in4x_H1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_H_SW,
      O => in4x_H1(9)
    );
\in4x_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_H1(0),
      Q => \in4x_H1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_H1(10),
      Q => \in4x_H1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_H1(11),
      Q => \in4x_H1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_H1(12),
      Q => \in4x_H1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_H1(13),
      Q => \in4x_H1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_H1(14),
      Q => \in4x_H1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_H1(15),
      Q => \in4x_H1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_H1(16),
      Q => \in4x_H1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_H1(17),
      Q => \in4x_H1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_H1(18),
      Q => \in4x_H1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_H1(19),
      Q => \in4x_H1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_H1(1),
      Q => \in4x_H1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_H1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_H1(20),
      Q => \in4x_H1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_H1(21),
      Q => \in4x_H1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_H1(22),
      Q => \in4x_H1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_H1(23),
      Q => \in4x_H1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_H1(24),
      Q => \in4x_H1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_H1(25),
      Q => \in4x_H1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_H1(26),
      Q => \in4x_H1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_H1(27),
      Q => \in4x_H1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_H1(28),
      Q => \in4x_H1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_H1(29),
      Q => \in4x_H1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_H1(2),
      Q => \in4x_H1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_H1(30),
      Q => \in4x_H1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_H1(31),
      Q => \in4x_H1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_H1(32),
      Q => \in4x_H1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_H1(33),
      Q => \in4x_H1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_H1(34),
      Q => \in4x_H1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_H1(35),
      Q => \in4x_H1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_H1(36),
      Q => \in4x_H1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_H1(37),
      Q => \in4x_H1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_H1(38),
      Q => \in4x_H1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_H1(39),
      Q => \in4x_H1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_H1(3),
      Q => \in4x_H1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_H1(40),
      Q => \in4x_H1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_H1(41),
      Q => \in4x_H1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_H1(42),
      Q => \in4x_H1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_H1(43),
      Q => \in4x_H1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_H1(44),
      Q => \in4x_H1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_H1(45),
      Q => \in4x_H1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_H1(46),
      Q => \in4x_H1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_H1(47),
      Q => \in4x_H1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_H1(48),
      Q => \in4x_H1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_H1(49),
      Q => \in4x_H1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_H1(4),
      Q => \in4x_H1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_H1(50),
      Q => \in4x_H1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_H1(51),
      Q => \in4x_H1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_H1(52),
      Q => \in4x_H1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_H1(53),
      Q => \in4x_H1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_H1(54),
      Q => \in4x_H1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_H1(55),
      Q => \in4x_H1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_H1(56),
      Q => \in4x_H1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_H1(57),
      Q => \in4x_H1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_H1(58),
      Q => \in4x_H1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_H1(59),
      Q => \in4x_H1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_H1(5),
      Q => \in4x_H1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_H1(60),
      Q => \in4x_H1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_H1(61),
      Q => \in4x_H1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_H1(62),
      Q => \in4x_H1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_H1(63),
      Q => \in4x_H1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_H1(64),
      Q => \in4x_H1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_H1(65),
      Q => \in4x_H1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_H1(66),
      Q => \in4x_H1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_H1(67),
      Q => \in4x_H1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_H1(68),
      Q => \in4x_H1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_H1(69),
      Q => \in4x_H1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_H1(6),
      Q => \in4x_H1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_H1(70),
      Q => \in4x_H1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_H1(71),
      Q => \in4x_H1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_H1(72),
      Q => \in4x_H1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_H1(73),
      Q => \in4x_H1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_H1(7),
      Q => \in4x_H1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_H1(8),
      Q => \in4x_H1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_H1(9),
      Q => \in4x_H1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_H2[55]_i_1_n_0\
    );
\in4x_H2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_H2[56]_i_1_n_0\
    );
\in4x_H2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_H2[57]_i_1_n_0\
    );
\in4x_H2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_H2[58]_i_1_n_0\
    );
\in4x_H2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_H2[59]_i_1_n_0\
    );
\in4x_H2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_H2[60]_i_1_n_0\
    );
\in4x_H2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_H2[61]_i_1_n_0\
    );
\in4x_H2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_H2[62]_i_1_n_0\
    );
\in4x_H2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_H2[63]_i_1_n_0\
    );
\in4x_H2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_H2[64]_i_1_n_0\
    );
\in4x_H2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_H2[65]_i_1_n_0\
    );
\in4x_H2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_H2[66]_i_1_n_0\
    );
\in4x_H2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_H2[67]_i_1_n_0\
    );
\in4x_H2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_H2[68]_i_1_n_0\
    );
\in4x_H2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_H2[69]_i_1_n_0\
    );
\in4x_H2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_H_LOOP,
      I2 => Q(4),
      I3 => MISO2_H,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_H2[70]_i_1_n_0\
    );
\in4x_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_H2_reg[3]_0\,
      Q => \in4x_H2_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_H2[58]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_H2[59]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_H2[60]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_H2[61]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_H2[62]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_H2[63]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_H2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_H2[64]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_H2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_H2[65]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_H2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_H2[66]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_H2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_H2[67]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_H2_reg[3]_0\,
      Q => \in4x_H2_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_H2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_H2[68]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_H2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_H2[69]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_H2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_H2[70]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_H2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_H2[55]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_H2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_H2[56]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_H2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_H2[57]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_H2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_H2[58]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_H2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_H2[59]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_H2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_H2[60]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_H2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_H2[61]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_H2_reg[3]_0\,
      Q => \in4x_H2_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_H2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_H2[62]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_H2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_H2[63]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_H2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_H2[64]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_H2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_H2[65]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_H2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_H2[66]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_H2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_H2[67]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_H2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_H2[68]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_H2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_H2[69]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_H2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_H2[70]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_H2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_H2[55]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_H2_reg[3]_0\,
      Q => \in4x_H2_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_H2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_H2[56]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_H2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_H2[57]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_H2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_H2[58]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_H2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_H2[59]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_H2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_H2[60]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_H2[61]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_H2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_H2[62]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_H2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_H2[63]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_H2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_H2[64]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_H2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_H2[65]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_H2[68]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_H2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_H2[66]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_H2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_H2[67]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_H2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_H2[68]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_H2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_H2[69]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_H2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_H2[70]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_H2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_H2[55]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_H2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_H2[56]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_H2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_H2[57]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_H2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_H2[58]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_H2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_H2[59]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_H2[69]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_H2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_H2[60]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_H2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_H2[61]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_H2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_H2[62]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_H2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_H2[63]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_H2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_H2[64]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_H2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_H2[65]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_H2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_H2[66]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_H2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_H2[67]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_H2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_H2[68]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_H2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_H2[69]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_H2[70]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_H2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_H2[70]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_H2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_H2[55]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO2_H_SW,
      Q => \in4x_H2_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_H2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO2_H_SW,
      Q => \in4x_H2_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_H2[55]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_H2[56]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_H2[57]_i_1_n_0\,
      Q => \in4x_H2_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_I1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_I1[55]_i_1_n_0\
    );
\in4x_I1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_I1[56]_i_1_n_0\
    );
\in4x_I1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_I1[57]_i_1_n_0\
    );
\in4x_I1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_I1[58]_i_1_n_0\
    );
\in4x_I1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_I1[59]_i_1_n_0\
    );
\in4x_I1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_I1[60]_i_1_n_0\
    );
\in4x_I1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_I1[61]_i_1_n_0\
    );
\in4x_I1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_I1[62]_i_1_n_0\
    );
\in4x_I1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_I1[63]_i_1_n_0\
    );
\in4x_I1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_I1[64]_i_1_n_0\
    );
\in4x_I1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_I1[65]_i_1_n_0\
    );
\in4x_I1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_I1[66]_i_1_n_0\
    );
\in4x_I1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_I1[67]_i_1_n_0\
    );
\in4x_I1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_I1[68]_i_1_n_0\
    );
\in4x_I1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_I1[69]_i_1_n_0\
    );
\in4x_I1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_I_LOOP,
      I2 => Q(4),
      I3 => MISO1_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_I1[70]_i_1_n_0\
    );
\in4x_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_I1_reg[3]_0\,
      Q => \in4x_I1_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_I1[58]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_I1[59]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_I1[60]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_I1[61]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_I1[62]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_I1[63]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_I1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_I1[64]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_I1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_I1[65]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_I1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_I1[66]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_I1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_I1[67]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_I1_reg[3]_0\,
      Q => \in4x_I1_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_I1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_I1[68]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_I1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_I1[69]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_I1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_I1[70]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_I1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_I1[55]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_I1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_I1[56]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_I1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_I1[57]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_I1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_I1[58]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_I1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_I1[59]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_I1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_I1[60]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_I1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_I1[61]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_I1_reg[3]_0\,
      Q => \in4x_I1_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_I1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_I1[62]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_I1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_I1[63]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_I1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_I1[64]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_I1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_I1[65]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_I1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_I1[66]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_I1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_I1[67]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_I1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_I1[68]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_I1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_I1[69]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_I1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_I1[70]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_I1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_I1[55]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_I1_reg[3]_0\,
      Q => \in4x_I1_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_I1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_I1[56]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_I1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_I1[57]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_I1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_I1[58]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_I1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_I1[59]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_I1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_I1[60]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_I1[61]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_I1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_I1[62]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_I1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_I1[63]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_I1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_I1[64]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_I1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_I1[65]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_I1[68]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_I1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_I1[66]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_I1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_I1[67]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_I1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_I1[68]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_I1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_I1[69]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_I1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_I1[70]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_I1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_I1[55]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_I1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_I1[56]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_I1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_I1[57]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_I1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_I1[58]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_I1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_I1[59]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_I1[69]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_I1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_I1[60]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_I1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_I1[61]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_I1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_I1[62]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_I1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_I1[63]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_I1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_I1[64]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_I1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_I1[65]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_I1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_I1[66]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_I1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_I1[67]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_I1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_I1[68]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_I1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_I1[69]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_I1[70]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_I1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_I1[70]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_I1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_I1[55]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO1_I_SW,
      Q => \in4x_I1_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_I1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO1_I_SW,
      Q => \in4x_I1_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_I1[55]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_I1[56]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_I1[57]_i_1_n_0\,
      Q => \in4x_I1_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_I2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_I2[55]_i_1_n_0\
    );
\in4x_I2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_I2[56]_i_1_n_0\
    );
\in4x_I2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_I2[57]_i_1_n_0\
    );
\in4x_I2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_I2[58]_i_1_n_0\
    );
\in4x_I2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_I2[59]_i_1_n_0\
    );
\in4x_I2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_I2[60]_i_1_n_0\
    );
\in4x_I2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_I2[61]_i_1_n_0\
    );
\in4x_I2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_I2[62]_i_1_n_0\
    );
\in4x_I2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_I2[63]_i_1_n_0\
    );
\in4x_I2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_I2[64]_i_1_n_0\
    );
\in4x_I2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_I2[65]_i_1_n_0\
    );
\in4x_I2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_I2[66]_i_1_n_0\
    );
\in4x_I2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_I2[67]_i_1_n_0\
    );
\in4x_I2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_I2[68]_i_1_n_0\
    );
\in4x_I2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_I2[69]_i_1_n_0\
    );
\in4x_I2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_I_LOOP,
      I2 => Q(4),
      I3 => MISO2_I,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_I2[70]_i_1_n_0\
    );
\in4x_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_I2_reg[3]_0\,
      Q => \in4x_I2_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_I2[58]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_I2[59]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_I2[60]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_I2[61]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_I2[62]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_I2[63]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_I2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_I2[64]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_I2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_I2[65]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_I2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_I2[66]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_I2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_I2[67]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_I2_reg[3]_0\,
      Q => \in4x_I2_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_I2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_I2[68]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_I2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_I2[69]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_I2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_I2[70]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_I2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_I2[55]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_I2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_I2[56]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_I2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_I2[57]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_I2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_I2[58]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_I2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_I2[59]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_I2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_I2[60]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_I2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_I2[61]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_I2_reg[3]_0\,
      Q => \in4x_I2_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_I2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_I2[62]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_I2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_I2[63]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_I2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_I2[64]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_I2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_I2[65]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_I2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_I2[66]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_I2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_I2[67]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_I2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_I2[68]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_I2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_I2[69]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_I2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_I2[70]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_I2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_I2[55]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_I2_reg[3]_0\,
      Q => \in4x_I2_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_I2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_I2[56]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_I2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_I2[57]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_I2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_I2[58]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_I2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_I2[59]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_I2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_I2[60]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_I2[61]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_I2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_I2[62]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_I2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_I2[63]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_I2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_I2[64]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_I2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_I2[65]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_I2[68]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_I2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_I2[66]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_I2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_I2[67]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_I2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_I2[68]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_I2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_I2[69]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_I2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_I2[70]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_I2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_I2[55]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_I2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_I2[56]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_I2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_I2[57]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_I2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_I2[58]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_I2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_I2[59]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_I2[69]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_I2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_I2[60]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_I2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_I2[61]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_I2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_I2[62]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_I2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_I2[63]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_I2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_I2[64]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_I2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_I2[65]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_I2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_I2[66]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_I2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_I2[67]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_I2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_I2[68]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_I2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_I2[69]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_I2[70]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_I2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_I2[70]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_I2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_I2[55]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO2_I_SW,
      Q => \in4x_I2_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_I2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO2_I_SW,
      Q => \in4x_I2_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_I2[55]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_I2[56]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_I2[57]_i_1_n_0\,
      Q => \in4x_I2_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_J1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_J1[55]_i_1_n_0\
    );
\in4x_J1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_J1[56]_i_1_n_0\
    );
\in4x_J1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_J1[57]_i_1_n_0\
    );
\in4x_J1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_J1[58]_i_1_n_0\
    );
\in4x_J1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_J1[59]_i_1_n_0\
    );
\in4x_J1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_J1[60]_i_1_n_0\
    );
\in4x_J1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_J1[61]_i_1_n_0\
    );
\in4x_J1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_J1[62]_i_1_n_0\
    );
\in4x_J1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_J1[63]_i_1_n_0\
    );
\in4x_J1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_J1[64]_i_1_n_0\
    );
\in4x_J1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_J1[65]_i_1_n_0\
    );
\in4x_J1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_J1[66]_i_1_n_0\
    );
\in4x_J1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_J1[67]_i_1_n_0\
    );
\in4x_J1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_J1[68]_i_1_n_0\
    );
\in4x_J1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_J1[69]_i_1_n_0\
    );
\in4x_J1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_J_LOOP,
      I2 => Q(4),
      I3 => MISO1_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_J1[70]_i_1_n_0\
    );
\in4x_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_J1_reg[3]_0\,
      Q => \in4x_J1_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_J1[58]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_J1[59]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_J1[60]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_J1[61]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_J1[62]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_J1[63]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_J1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_J1[64]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_J1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_J1[65]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_J1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_J1[66]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_J1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_J1[67]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_J1_reg[3]_0\,
      Q => \in4x_J1_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_J1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_J1[68]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_J1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_J1[69]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_J1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_J1[70]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_J1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_J1[55]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_J1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_J1[56]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_J1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_J1[57]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_J1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_J1[58]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_J1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_J1[59]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_J1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_J1[60]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_J1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_J1[61]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_J1_reg[3]_0\,
      Q => \in4x_J1_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_J1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_J1[62]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_J1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_J1[63]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_J1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_J1[64]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_J1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_J1[65]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_J1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_J1[66]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_J1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_J1[67]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_J1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_J1[68]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_J1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_J1[69]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_J1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_J1[70]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_J1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_J1[55]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_J1_reg[3]_0\,
      Q => \in4x_J1_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_J1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_J1[56]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_J1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_J1[57]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_J1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_J1[58]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_J1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_J1[59]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_J1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_J1[60]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_J1[61]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_J1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_J1[62]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_J1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_J1[63]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_J1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_J1[64]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_J1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_J1[65]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_J1[68]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_J1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_J1[66]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_J1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_J1[67]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_J1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_J1[68]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_J1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_J1[69]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_J1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_J1[70]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_J1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_J1[55]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_J1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_J1[56]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_J1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_J1[57]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_J1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_J1[58]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_J1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_J1[59]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_J1[69]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_J1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_J1[60]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_J1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_J1[61]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_J1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_J1[62]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_J1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_J1[63]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_J1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_J1[64]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_J1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_J1[65]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_J1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_J1[66]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_J1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_J1[67]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_J1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_J1[68]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_J1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_J1[69]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_J1[70]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_J1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_J1[70]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_J1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_J1[55]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO1_J_SW,
      Q => \in4x_J1_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_J1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO1_J_SW,
      Q => \in4x_J1_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_J1[55]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_J1[56]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_J1[57]_i_1_n_0\,
      Q => \in4x_J1_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_J2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_J2[55]_i_1_n_0\
    );
\in4x_J2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_J2[56]_i_1_n_0\
    );
\in4x_J2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_J2[57]_i_1_n_0\
    );
\in4x_J2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_J2[58]_i_1_n_0\
    );
\in4x_J2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_J2[59]_i_1_n_0\
    );
\in4x_J2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_J2[60]_i_1_n_0\
    );
\in4x_J2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_J2[61]_i_1_n_0\
    );
\in4x_J2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_J2[62]_i_1_n_0\
    );
\in4x_J2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_J2[63]_i_1_n_0\
    );
\in4x_J2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_J2[64]_i_1_n_0\
    );
\in4x_J2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_J2[65]_i_1_n_0\
    );
\in4x_J2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_J2[66]_i_1_n_0\
    );
\in4x_J2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_J2[67]_i_1_n_0\
    );
\in4x_J2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_J2[68]_i_1_n_0\
    );
\in4x_J2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_J2[69]_i_1_n_0\
    );
\in4x_J2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO2_J_LOOP,
      I2 => Q(4),
      I3 => MISO2_J,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_J2[70]_i_1_n_0\
    );
\in4x_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_J2_reg[3]_0\,
      Q => \in4x_J2_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_J2[58]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_J2[59]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_J2[60]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_J2[61]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_J2[62]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_J2[63]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_J2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_J2[64]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_J2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_J2[65]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_J2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_J2[66]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_J2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_J2[67]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_J2_reg[3]_0\,
      Q => \in4x_J2_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_J2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_J2[68]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_J2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_J2[69]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_J2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_J2[70]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_J2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_J2[55]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_J2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_J2[56]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_J2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_J2[57]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_J2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_J2[58]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_J2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_J2[59]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_J2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_J2[60]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_J2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_J2[61]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_J2_reg[3]_0\,
      Q => \in4x_J2_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_J2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_J2[62]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_J2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_J2[63]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_J2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_J2[64]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_J2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_J2[65]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_J2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_J2[66]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_J2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_J2[67]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_J2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_J2[68]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_J2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_J2[69]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_J2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_J2[70]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_J2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_J2[55]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_J2_reg[3]_0\,
      Q => \in4x_J2_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_J2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_J2[56]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_J2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_J2[57]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_J2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_J2[58]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_J2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_J2[59]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_J2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_J2[60]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_J2[61]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_J2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_J2[62]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_J2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_J2[63]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_J2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_J2[64]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_J2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_J2[65]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_J2[68]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_J2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_J2[66]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_J2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_J2[67]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_J2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_J2[68]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_J2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_J2[69]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_J2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_J2[70]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_J2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_J2[55]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_J2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_J2[56]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_J2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_J2[57]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_J2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_J2[58]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_J2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_J2[59]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_J2[69]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_J2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_J2[60]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_J2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_J2[61]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_J2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_J2[62]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_J2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_J2[63]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_J2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_J2[64]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_J2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_J2[65]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_J2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_J2[66]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_J2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_J2[67]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_J2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_J2[68]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_J2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_J2[69]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_J2[70]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_J2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_J2[70]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_J2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_J2[55]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO2_J_SW,
      Q => \in4x_J2_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_J2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO2_J_SW,
      Q => \in4x_J2_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_J2[55]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_J2[56]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_J2[57]_i_1_n_0\,
      Q => \in4x_J2_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_K1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => \in4x_K1[55]_i_1_n_0\
    );
\in4x_K1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \in4x_K1[56]_i_1_n_0\
    );
\in4x_K1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => main_state(1),
      O => \in4x_K1[57]_i_1_n_0\
    );
\in4x_K1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => \in4x_K1[58]_i_1_n_0\
    );
\in4x_K1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[59]_i_6_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \in4x_K1[59]_i_1_n_0\
    );
\in4x_K1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_K1[60]_i_1_n_0\
    );
\in4x_K1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I5 => main_state(1),
      O => \in4x_K1[61]_i_1_n_0\
    );
\in4x_K1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \in4x_K1[62]_i_1_n_0\
    );
\in4x_K1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[63]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_K1[63]_i_1_n_0\
    );
\in4x_K1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \in4x_K1[64]_i_1_n_0\
    );
\in4x_K1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => main_state(1),
      O => \in4x_K1[65]_i_1_n_0\
    );
\in4x_K1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => \in4x_K1[66]_i_1_n_0\
    );
\in4x_K1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \in4x_F1[67]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_K1[67]_i_1_n_0\
    );
\in4x_K1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \in4x_K1[68]_i_1_n_0\
    );
\in4x_K1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(1),
      O => \in4x_K1[69]_i_1_n_0\
    );
\in4x_K1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \in4x_F1[70]_i_4_n_0\,
      I1 => MISO1_K_LOOP,
      I2 => Q(4),
      I3 => MISO1_K,
      I4 => main_state(1),
      I5 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => \in4x_K1[70]_i_1_n_0\
    );
\in4x_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => \in4x_K1_reg[3]_0\,
      Q => \in4x_K1_reg_n_0_[0]\,
      R => \in4x_F1[0]_i_1_n_0\
    );
\in4x_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => \in4x_K1[58]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[10]\,
      R => \in4x_F1[10]_i_1_n_0\
    );
\in4x_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => \in4x_K1[59]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => \in4x_K1[60]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[12]\,
      R => \in4x_F1[12]_i_1_n_0\
    );
\in4x_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => \in4x_K1[61]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[13]\,
      R => \in4x_F1[13]_i_1_n_0\
    );
\in4x_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => \in4x_K1[62]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[14]\,
      R => \in4x_F1[14]_i_1_n_0\
    );
\in4x_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => \in4x_K1[63]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[15]\,
      R => \in4x_F1[15]_i_1_n_0\
    );
\in4x_K1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => \in4x_K1[64]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[16]\,
      R => \in4x_F1[16]_i_1_n_0\
    );
\in4x_K1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => \in4x_K1[65]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[17]\,
      R => \in4x_F1[17]_i_1_n_0\
    );
\in4x_K1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => \in4x_K1[66]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[18]\,
      R => \in4x_F1[18]_i_1_n_0\
    );
\in4x_K1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => \in4x_K1[67]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[19]\,
      R => \in4x_F1[19]_i_1_n_0\
    );
\in4x_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => \in4x_K1_reg[3]_0\,
      Q => \in4x_K1_reg_n_0_[1]\,
      R => \in4x_F1[1]_i_1_n_0\
    );
\in4x_K1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => \in4x_K1[68]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[20]\,
      R => \in4x_F1[20]_i_1_n_0\
    );
\in4x_K1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => \in4x_K1[69]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[21]\,
      R => \in4x_F1[21]_i_1_n_0\
    );
\in4x_K1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => \in4x_K1[70]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[22]\,
      R => \in4x_F1[22]_i_1_n_0\
    );
\in4x_K1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => \in4x_K1[55]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[23]\,
      R => \in4x_F1[23]_i_1_n_0\
    );
\in4x_K1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => \in4x_K1[56]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[24]\,
      R => \in4x_F1[24]_i_1_n_0\
    );
\in4x_K1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => \in4x_K1[57]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[25]\,
      R => \in4x_F1[25]_i_1_n_0\
    );
\in4x_K1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => \in4x_K1[58]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[26]\,
      R => \in4x_F1[26]_i_1_n_0\
    );
\in4x_K1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => \in4x_K1[59]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[27]\,
      R => \in4x_F1[27]_i_1_n_0\
    );
\in4x_K1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => \in4x_K1[60]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[28]\,
      R => \in4x_F1[28]_i_1_n_0\
    );
\in4x_K1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => \in4x_K1[61]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[29]\,
      R => \in4x_F1[29]_i_1_n_0\
    );
\in4x_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => \in4x_K1_reg[3]_0\,
      Q => \in4x_K1_reg_n_0_[2]\,
      R => \in4x_F1[2]_i_1_n_0\
    );
\in4x_K1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => \in4x_K1[62]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[30]\,
      R => \in4x_F1[30]_i_1_n_0\
    );
\in4x_K1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => \in4x_K1[63]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[31]\,
      R => \in4x_F1[31]_i_1_n_0\
    );
\in4x_K1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => \in4x_K1[64]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[32]\,
      R => \in4x_F1[32]_i_1_n_0\
    );
\in4x_K1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => \in4x_K1[65]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[33]\,
      R => \in4x_F1[33]_i_1_n_0\
    );
\in4x_K1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => \in4x_K1[66]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[34]\,
      R => \in4x_F1[34]_i_1_n_0\
    );
\in4x_K1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => \in4x_K1[67]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[35]\,
      R => \in4x_F1[35]_i_1_n_0\
    );
\in4x_K1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => \in4x_K1[68]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[36]\,
      R => \in4x_F1[36]_i_1_n_0\
    );
\in4x_K1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => \in4x_K1[69]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[37]\,
      R => \in4x_F1[37]_i_1_n_0\
    );
\in4x_K1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => \in4x_K1[70]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[38]\,
      R => \in4x_F1[38]_i_1_n_0\
    );
\in4x_K1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => \in4x_K1[55]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[39]\,
      R => \in4x_F1[39]_i_1_n_0\
    );
\in4x_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => \in4x_K1_reg[3]_0\,
      Q => \in4x_K1_reg_n_0_[3]\,
      R => \in4x_F1[3]_i_1_n_0\
    );
\in4x_K1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => \in4x_K1[56]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[40]\,
      R => \in4x_F1[40]_i_1_n_0\
    );
\in4x_K1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => \in4x_K1[57]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[41]\,
      R => \in4x_F1[41]_i_1_n_0\
    );
\in4x_K1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => \in4x_K1[58]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[42]\,
      R => \in4x_F1[42]_i_1_n_0\
    );
\in4x_K1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => \in4x_K1[59]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[43]\,
      R => \in4x_F1[43]_i_1_n_0\
    );
\in4x_K1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => \in4x_K1[60]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => \in4x_K1[61]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[45]\,
      R => \in4x_F1[45]_i_1_n_0\
    );
\in4x_K1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => \in4x_K1[62]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[46]\,
      R => \in4x_F1[46]_i_1_n_0\
    );
\in4x_K1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => \in4x_K1[63]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[47]\,
      R => \in4x_F1[47]_i_1_n_0\
    );
\in4x_K1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => \in4x_K1[64]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[48]\,
      R => \in4x_F1[48]_i_1_n_0\
    );
\in4x_K1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => \in4x_K1[65]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[49]\,
      R => \in4x_F1[49]_i_1_n_0\
    );
\in4x_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => \in4x_K1[68]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[4]\,
      R => \in4x_F1[4]_i_1_n_0\
    );
\in4x_K1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => \in4x_K1[66]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[50]\,
      R => \in4x_F1[50]_i_1_n_0\
    );
\in4x_K1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => \in4x_K1[67]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[51]\,
      R => \in4x_F1[51]_i_1_n_0\
    );
\in4x_K1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => \in4x_K1[68]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[52]\,
      R => \in4x_F1[52]_i_1_n_0\
    );
\in4x_K1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => \in4x_K1[69]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[53]\,
      R => \in4x_F1[53]_i_1_n_0\
    );
\in4x_K1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => \in4x_K1[70]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[54]\,
      R => \in4x_F1[54]_i_1_n_0\
    );
\in4x_K1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => \in4x_K1[55]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[55]\,
      R => \in4x_F1[55]_i_1_n_0\
    );
\in4x_K1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => \in4x_K1[56]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[56]\,
      R => \in4x_F1[56]_i_1_n_0\
    );
\in4x_K1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => \in4x_K1[57]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[57]\,
      R => \in4x_F1[57]_i_1_n_0\
    );
\in4x_K1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => \in4x_K1[58]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[58]\,
      R => \in4x_F1[58]_i_1_n_0\
    );
\in4x_K1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => \in4x_K1[59]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[59]\,
      R => \in4x_F1[59]_i_1_n_0\
    );
\in4x_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => \in4x_K1[69]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[5]\,
      R => \in4x_F1[5]_i_1_n_0\
    );
\in4x_K1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => \in4x_K1[60]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[60]\,
      R => \in4x_F1[60]_i_1_n_0\
    );
\in4x_K1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => \in4x_K1[61]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[61]\,
      R => \in4x_F1[61]_i_1_n_0\
    );
\in4x_K1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => \in4x_K1[62]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[62]\,
      R => \in4x_F1[62]_i_1_n_0\
    );
\in4x_K1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => \in4x_K1[63]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[63]\,
      R => \in4x_F1[63]_i_1_n_0\
    );
\in4x_K1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => \in4x_K1[64]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[64]\,
      R => \in4x_F1[64]_i_1_n_0\
    );
\in4x_K1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => \in4x_K1[65]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[65]\,
      R => \in4x_F1[65]_i_1_n_0\
    );
\in4x_K1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => \in4x_K1[66]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[66]\,
      R => \in4x_F1[66]_i_1_n_0\
    );
\in4x_K1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => \in4x_K1[67]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[67]\,
      R => \in4x_F1[67]_i_1_n_0\
    );
\in4x_K1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => \in4x_K1[68]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[68]\,
      R => \in4x_F1[68]_i_1_n_0\
    );
\in4x_K1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => \in4x_K1[69]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[69]\,
      R => \in4x_F1[69]_i_1_n_0\
    );
\in4x_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => \in4x_K1[70]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[6]\,
      R => \in4x_F1[6]_i_1_n_0\
    );
\in4x_K1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => \in4x_K1[70]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[70]\,
      R => \in4x_F1[70]_i_1_n_0\
    );
\in4x_K1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => \in4x_K1[55]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => MISO1_K_SW,
      Q => \in4x_K1_reg_n_0_[72]\,
      R => \in4x_F1[72]_i_1_n_0\
    );
\in4x_K1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => MISO1_K_SW,
      Q => \in4x_K1_reg_n_0_[73]\,
      R => \in4x_F1[73]_i_1_n_0\
    );
\in4x_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => \in4x_K1[55]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[7]\,
      R => \in4x_F1[7]_i_1_n_0\
    );
\in4x_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => \in4x_K1[56]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[8]\,
      R => \in4x_F1[8]_i_1_n_0\
    );
\in4x_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => \in4x_K1[57]_i_1_n_0\,
      Q => \in4x_K1_reg_n_0_[9]\,
      R => \in4x_F1[9]_i_1_n_0\
    );
\in4x_K2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_K2(0)
    );
\in4x_K2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_K2(10)
    );
\in4x_K2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      O => in4x_K2(11)
    );
\in4x_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_K2(12)
    );
\in4x_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_K2(13)
    );
\in4x_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_K2(14)
    );
\in4x_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_K2(15)
    );
\in4x_K2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_K2(16)
    );
\in4x_K2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_K2(17)
    );
\in4x_K2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_K2(18)
    );
\in4x_K2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_K2(19)
    );
\in4x_K2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_K_SW,
      O => in4x_K2(1)
    );
\in4x_K2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(20)
    );
\in4x_K2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(21)
    );
\in4x_K2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_K_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(22)
    );
\in4x_K2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(23)
    );
\in4x_K2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(24)
    );
\in4x_K2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(25)
    );
\in4x_K2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_K_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(26)
    );
\in4x_K2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_K2(27)
    );
\in4x_K2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_K2(28)
    );
\in4x_K2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_K2(29)
    );
\in4x_K2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_K2(2)
    );
\in4x_K2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_K2(30)
    );
\in4x_K2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_K2(31)
    );
\in4x_K2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_K2(32)
    );
\in4x_K2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_K2(33)
    );
\in4x_K2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_K2(34)
    );
\in4x_K2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(35)
    );
\in4x_K2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_K2(36)
    );
\in4x_K2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_K2(37)
    );
\in4x_K2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_K2(38)
    );
\in4x_K2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_K2(39)
    );
\in4x_K2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      O => in4x_K2(3)
    );
\in4x_K2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_K2(40)
    );
\in4x_K2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_K2(41)
    );
\in4x_K2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_K2(42)
    );
\in4x_K2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_K2(43)
    );
\in4x_K2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(44)
    );
\in4x_K2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_K2(45)
    );
\in4x_K2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_K2(46)
    );
\in4x_K2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_K2(47)
    );
\in4x_K2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_K2(48)
    );
\in4x_K2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_K2(49)
    );
\in4x_K2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_K2(4)
    );
\in4x_K2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_K2(50)
    );
\in4x_K2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_K2(51)
    );
\in4x_K2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(52)
    );
\in4x_K2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(53)
    );
\in4x_K2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(54)
    );
\in4x_K2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(55)
    );
\in4x_K2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(56)
    );
\in4x_K2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(57)
    );
\in4x_K2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(58)
    );
\in4x_K2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_K2(59)
    );
\in4x_K2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_K_SW,
      O => in4x_K2(5)
    );
\in4x_K2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_K2(60)
    );
\in4x_K2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_K2(61)
    );
\in4x_K2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_K2(62)
    );
\in4x_K2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_K2(63)
    );
\in4x_K2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_K2(64)
    );
\in4x_K2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_K2(65)
    );
\in4x_K2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_K2(66)
    );
\in4x_K2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(67)
    );
\in4x_K2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_K2(68)
    );
\in4x_K2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_K2(69)
    );
\in4x_K2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_K2(6)
    );
\in4x_K2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_K2(70)
    );
\in4x_K2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_K2(71)
    );
\in4x_K2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_K_SW,
      O => in4x_K2(72)
    );
\in4x_K2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_K2(73)
    );
\in4x_K2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_K_SW,
      I3 => main_state(1),
      O => in4x_K2(7)
    );
\in4x_K2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_K2(8)
    );
\in4x_K2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_K_SW,
      O => in4x_K2(9)
    );
\in4x_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_K2(0),
      Q => \in4x_K2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_K2(10),
      Q => \in4x_K2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_K2(11),
      Q => \in4x_K2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_K2(12),
      Q => \in4x_K2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_K2(13),
      Q => \in4x_K2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_K2(14),
      Q => \in4x_K2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_K2(15),
      Q => \in4x_K2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_K2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_K2(16),
      Q => \in4x_K2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_K2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_K2(17),
      Q => \in4x_K2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_K2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_K2(18),
      Q => \in4x_K2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_K2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_K2(19),
      Q => \in4x_K2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_K2(1),
      Q => \in4x_K2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_K2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_K2(20),
      Q => \in4x_K2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_K2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_K2(21),
      Q => \in4x_K2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_K2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_K2(22),
      Q => \in4x_K2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_K2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_K2(23),
      Q => \in4x_K2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_K2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_K2(24),
      Q => \in4x_K2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_K2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_K2(25),
      Q => \in4x_K2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_K2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_K2(26),
      Q => \in4x_K2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_K2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_K2(27),
      Q => \in4x_K2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_K2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_K2(28),
      Q => \in4x_K2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_K2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_K2(29),
      Q => \in4x_K2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_K2(2),
      Q => \in4x_K2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_K2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_K2(30),
      Q => \in4x_K2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_K2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_K2(31),
      Q => \in4x_K2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_K2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_K2(32),
      Q => \in4x_K2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_K2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_K2(33),
      Q => \in4x_K2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_K2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_K2(34),
      Q => \in4x_K2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_K2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_K2(35),
      Q => \in4x_K2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_K2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_K2(36),
      Q => \in4x_K2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_K2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_K2(37),
      Q => \in4x_K2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_K2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_K2(38),
      Q => \in4x_K2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_K2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_K2(39),
      Q => \in4x_K2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_K2(3),
      Q => \in4x_K2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_K2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_K2(40),
      Q => \in4x_K2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_K2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_K2(41),
      Q => \in4x_K2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_K2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_K2(42),
      Q => \in4x_K2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_K2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_K2(43),
      Q => \in4x_K2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_K2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_K2(44),
      Q => \in4x_K2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_K2(45),
      Q => \in4x_K2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_K2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_K2(46),
      Q => \in4x_K2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_K2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_K2(47),
      Q => \in4x_K2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_K2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_K2(48),
      Q => \in4x_K2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_K2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_K2(49),
      Q => \in4x_K2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_K2(4),
      Q => \in4x_K2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_K2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_K2(50),
      Q => \in4x_K2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_K2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_K2(51),
      Q => \in4x_K2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_K2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_K2(52),
      Q => \in4x_K2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_K2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_K2(53),
      Q => \in4x_K2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_K2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_K2(54),
      Q => \in4x_K2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_K2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_K2(55),
      Q => \in4x_K2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_K2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_K2(56),
      Q => \in4x_K2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_K2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_K2(57),
      Q => \in4x_K2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_K2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_K2(58),
      Q => \in4x_K2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_K2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_K2(59),
      Q => \in4x_K2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_K2(5),
      Q => \in4x_K2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_K2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_K2(60),
      Q => \in4x_K2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_K2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_K2(61),
      Q => \in4x_K2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_K2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_K2(62),
      Q => \in4x_K2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_K2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_K2(63),
      Q => \in4x_K2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_K2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_K2(64),
      Q => \in4x_K2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_K2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_K2(65),
      Q => \in4x_K2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_K2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_K2(66),
      Q => \in4x_K2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_K2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_K2(67),
      Q => \in4x_K2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_K2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_K2(68),
      Q => \in4x_K2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_K2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_K2(69),
      Q => \in4x_K2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_K2(6),
      Q => \in4x_K2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_K2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_K2(70),
      Q => \in4x_K2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_K2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_K2(71),
      Q => \in4x_K2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_K2(72),
      Q => \in4x_K2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_K2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_K2(73),
      Q => \in4x_K2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_K2(7),
      Q => \in4x_K2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_K2(8),
      Q => \in4x_K2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_K2(9),
      Q => \in4x_K2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_L1(0)
    );
\in4x_L1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_L1(10)
    );
\in4x_L1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      O => in4x_L1(11)
    );
\in4x_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L1(12)
    );
\in4x_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L1(13)
    );
\in4x_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L1(14)
    );
\in4x_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L1(15)
    );
\in4x_L1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L1(16)
    );
\in4x_L1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L1(17)
    );
\in4x_L1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_L_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L1(18)
    );
\in4x_L1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L1(19)
    );
\in4x_L1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_L_SW,
      O => in4x_L1(1)
    );
\in4x_L1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(20)
    );
\in4x_L1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(21)
    );
\in4x_L1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_L_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(22)
    );
\in4x_L1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(23)
    );
\in4x_L1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(24)
    );
\in4x_L1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(25)
    );
\in4x_L1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(26)
    );
\in4x_L1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L1(27)
    );
\in4x_L1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L1(28)
    );
\in4x_L1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L1(29)
    );
\in4x_L1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_L1(2)
    );
\in4x_L1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L1(30)
    );
\in4x_L1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L1(31)
    );
\in4x_L1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L1(32)
    );
\in4x_L1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L1(33)
    );
\in4x_L1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L1(34)
    );
\in4x_L1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_L1(35)
    );
\in4x_L1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L1(36)
    );
\in4x_L1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L1(37)
    );
\in4x_L1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L1(38)
    );
\in4x_L1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L1(39)
    );
\in4x_L1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      O => in4x_L1(3)
    );
\in4x_L1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L1(40)
    );
\in4x_L1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L1(41)
    );
\in4x_L1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L1(42)
    );
\in4x_L1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_L1(43)
    );
\in4x_L1[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_L1[43]_i_2_n_0\
    );
\in4x_L1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(44)
    );
\in4x_L1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L1(45)
    );
\in4x_L1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L1(46)
    );
\in4x_L1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L1(47)
    );
\in4x_L1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L1(48)
    );
\in4x_L1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L1(49)
    );
\in4x_L1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_L1(4)
    );
\in4x_L1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L1(50)
    );
\in4x_L1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L1(51)
    );
\in4x_L1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(52)
    );
\in4x_L1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(53)
    );
\in4x_L1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(54)
    );
\in4x_L1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(55)
    );
\in4x_L1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(56)
    );
\in4x_L1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(57)
    );
\in4x_L1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(58)
    );
\in4x_L1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L1(59)
    );
\in4x_L1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_L1[59]_i_2_n_0\
    );
\in4x_L1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_L_SW,
      O => in4x_L1(5)
    );
\in4x_L1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L1(60)
    );
\in4x_L1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L1(61)
    );
\in4x_L1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L1(62)
    );
\in4x_L1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L1(63)
    );
\in4x_L1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_L1(64)
    );
\in4x_L1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L1(65)
    );
\in4x_L1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L1(66)
    );
\in4x_L1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_L1(67)
    );
\in4x_L1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L1(68)
    );
\in4x_L1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L1(69)
    );
\in4x_L1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_L1(6)
    );
\in4x_L1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L1(70)
    );
\in4x_L1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L1(71)
    );
\in4x_L1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_L_SW,
      O => in4x_L1(72)
    );
\in4x_L1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_L1(73)
    );
\in4x_L1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_L_SW,
      I3 => main_state(1),
      O => in4x_L1(7)
    );
\in4x_L1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_L1(8)
    );
\in4x_L1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_L_SW,
      O => in4x_L1(9)
    );
\in4x_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_L1(0),
      Q => \in4x_L1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_L1(10),
      Q => \in4x_L1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_L1(11),
      Q => \in4x_L1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_L1(12),
      Q => \in4x_L1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_L1(13),
      Q => \in4x_L1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_L1(14),
      Q => \in4x_L1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_L1(15),
      Q => \in4x_L1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_L1(16),
      Q => \in4x_L1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_L1(17),
      Q => \in4x_L1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_L1(18),
      Q => \in4x_L1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_L1(19),
      Q => \in4x_L1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_L1(1),
      Q => \in4x_L1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_L1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_L1(20),
      Q => \in4x_L1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_L1(21),
      Q => \in4x_L1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_L1(22),
      Q => \in4x_L1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_L1(23),
      Q => \in4x_L1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_L1(24),
      Q => \in4x_L1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_L1(25),
      Q => \in4x_L1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_L1(26),
      Q => \in4x_L1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_L1(27),
      Q => \in4x_L1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_L1(28),
      Q => \in4x_L1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_L1(29),
      Q => \in4x_L1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_L1(2),
      Q => \in4x_L1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_L1(30),
      Q => \in4x_L1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_L1(31),
      Q => \in4x_L1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_L1(32),
      Q => \in4x_L1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_L1(33),
      Q => \in4x_L1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_L1(34),
      Q => \in4x_L1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_L1(35),
      Q => \in4x_L1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_L1(36),
      Q => \in4x_L1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_L1(37),
      Q => \in4x_L1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_L1(38),
      Q => \in4x_L1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_L1(39),
      Q => \in4x_L1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_L1(3),
      Q => \in4x_L1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_L1(40),
      Q => \in4x_L1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_L1(41),
      Q => \in4x_L1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_L1(42),
      Q => \in4x_L1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_L1(43),
      Q => \in4x_L1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_L1(44),
      Q => \in4x_L1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_L1(45),
      Q => \in4x_L1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_L1(46),
      Q => \in4x_L1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_L1(47),
      Q => \in4x_L1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_L1(48),
      Q => \in4x_L1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_L1(49),
      Q => \in4x_L1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_L1(4),
      Q => \in4x_L1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_L1(50),
      Q => \in4x_L1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_L1(51),
      Q => \in4x_L1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_L1(52),
      Q => \in4x_L1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_L1(53),
      Q => \in4x_L1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_L1(54),
      Q => \in4x_L1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_L1(55),
      Q => \in4x_L1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_L1(56),
      Q => \in4x_L1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_L1(57),
      Q => \in4x_L1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_L1(58),
      Q => \in4x_L1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_L1(59),
      Q => \in4x_L1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_L1(5),
      Q => \in4x_L1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_L1(60),
      Q => \in4x_L1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_L1(61),
      Q => \in4x_L1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_L1(62),
      Q => \in4x_L1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_L1(63),
      Q => \in4x_L1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_L1(64),
      Q => \in4x_L1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_L1(65),
      Q => \in4x_L1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_L1(66),
      Q => \in4x_L1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_L1(67),
      Q => \in4x_L1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_L1(68),
      Q => \in4x_L1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_L1(69),
      Q => \in4x_L1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_L1(6),
      Q => \in4x_L1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_L1(70),
      Q => \in4x_L1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_L1(71),
      Q => \in4x_L1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_L1(72),
      Q => \in4x_L1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_L1(73),
      Q => \in4x_L1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_L1(7),
      Q => \in4x_L1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_L1(8),
      Q => \in4x_L1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_L1(9),
      Q => \in4x_L1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_L2(0)
    );
\in4x_L2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_L2(10)
    );
\in4x_L2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      O => in4x_L2(11)
    );
\in4x_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L2(12)
    );
\in4x_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L2(13)
    );
\in4x_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L2(14)
    );
\in4x_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L2(15)
    );
\in4x_L2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L2(16)
    );
\in4x_L2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L2(17)
    );
\in4x_L2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L2(18)
    );
\in4x_L2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_L2(19)
    );
\in4x_L2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_L_SW,
      O => in4x_L2(1)
    );
\in4x_L2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(20)
    );
\in4x_L2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(21)
    );
\in4x_L2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(22)
    );
\in4x_L2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(23)
    );
\in4x_L2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(24)
    );
\in4x_L2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(25)
    );
\in4x_L2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(26)
    );
\in4x_L2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_L2(27)
    );
\in4x_L2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L2(28)
    );
\in4x_L2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L2(29)
    );
\in4x_L2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_L2(2)
    );
\in4x_L2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L2(30)
    );
\in4x_L2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L2(31)
    );
\in4x_L2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L2(32)
    );
\in4x_L2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L2(33)
    );
\in4x_L2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L2(34)
    );
\in4x_L2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_L2(35)
    );
\in4x_L2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L2(36)
    );
\in4x_L2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L2(37)
    );
\in4x_L2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L2(38)
    );
\in4x_L2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L2(39)
    );
\in4x_L2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      O => in4x_L2(3)
    );
\in4x_L2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L2(40)
    );
\in4x_L2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L2(41)
    );
\in4x_L2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L2(42)
    );
\in4x_L2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_L2(43)
    );
\in4x_L2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(44)
    );
\in4x_L2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L2(45)
    );
\in4x_L2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L2(46)
    );
\in4x_L2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_L2(47)
    );
\in4x_L2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L2(48)
    );
\in4x_L2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L2(49)
    );
\in4x_L2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_L2(4)
    );
\in4x_L2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L2(50)
    );
\in4x_L2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_L2(51)
    );
\in4x_L2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(52)
    );
\in4x_L2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(53)
    );
\in4x_L2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(54)
    );
\in4x_L2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(55)
    );
\in4x_L2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(56)
    );
\in4x_L2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(57)
    );
\in4x_L2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(58)
    );
\in4x_L2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_L2(59)
    );
\in4x_L2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_L_SW,
      O => in4x_L2(5)
    );
\in4x_L2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_L2(60)
    );
\in4x_L2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L2(61)
    );
\in4x_L2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L2(62)
    );
\in4x_L2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_L2(63)
    );
\in4x_L2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_L2(64)
    );
\in4x_L2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L2(65)
    );
\in4x_L2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_L2(66)
    );
\in4x_L2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_L2(67)
    );
\in4x_L2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L2(68)
    );
\in4x_L2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L2(69)
    );
\in4x_L2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_L2(6)
    );
\in4x_L2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_L2(70)
    );
\in4x_L2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_L2(71)
    );
\in4x_L2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_L_SW,
      O => in4x_L2(72)
    );
\in4x_L2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_L2(73)
    );
\in4x_L2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_L_SW,
      I3 => main_state(1),
      O => in4x_L2(7)
    );
\in4x_L2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_L2(8)
    );
\in4x_L2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_L_SW,
      O => in4x_L2(9)
    );
\in4x_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_L2(0),
      Q => \in4x_L2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_L2(10),
      Q => \in4x_L2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_L2(11),
      Q => \in4x_L2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_L2(12),
      Q => \in4x_L2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_L2(13),
      Q => \in4x_L2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_L2(14),
      Q => \in4x_L2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_L2(15),
      Q => \in4x_L2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_L2(16),
      Q => \in4x_L2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_L2(17),
      Q => \in4x_L2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_L2(18),
      Q => \in4x_L2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_L2(19),
      Q => \in4x_L2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_L2(1),
      Q => \in4x_L2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_L2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_L2(20),
      Q => \in4x_L2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_L2(21),
      Q => \in4x_L2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_L2(22),
      Q => \in4x_L2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_L2(23),
      Q => \in4x_L2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_L2(24),
      Q => \in4x_L2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_L2(25),
      Q => \in4x_L2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_L2(26),
      Q => \in4x_L2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_L2(27),
      Q => \in4x_L2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_L2(28),
      Q => \in4x_L2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_L2(29),
      Q => \in4x_L2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_L2(2),
      Q => \in4x_L2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_L2(30),
      Q => \in4x_L2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_L2(31),
      Q => \in4x_L2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_L2(32),
      Q => \in4x_L2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_L2(33),
      Q => \in4x_L2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_L2(34),
      Q => \in4x_L2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_L2(35),
      Q => \in4x_L2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_L2(36),
      Q => \in4x_L2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_L2(37),
      Q => \in4x_L2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_L2(38),
      Q => \in4x_L2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_L2(39),
      Q => \in4x_L2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_L2(3),
      Q => \in4x_L2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_L2(40),
      Q => \in4x_L2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_L2(41),
      Q => \in4x_L2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_L2(42),
      Q => \in4x_L2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_L2(43),
      Q => \in4x_L2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_L2(44),
      Q => \in4x_L2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_L2(45),
      Q => \in4x_L2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_L2(46),
      Q => \in4x_L2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_L2(47),
      Q => \in4x_L2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_L2(48),
      Q => \in4x_L2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_L2(49),
      Q => \in4x_L2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_L2(4),
      Q => \in4x_L2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_L2(50),
      Q => \in4x_L2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_L2(51),
      Q => \in4x_L2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_L2(52),
      Q => \in4x_L2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_L2(53),
      Q => \in4x_L2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_L2(54),
      Q => \in4x_L2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_L2(55),
      Q => \in4x_L2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_L2(56),
      Q => \in4x_L2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_L2(57),
      Q => \in4x_L2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_L2(58),
      Q => \in4x_L2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_L2(59),
      Q => \in4x_L2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_L2(5),
      Q => \in4x_L2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_L2(60),
      Q => \in4x_L2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_L2(61),
      Q => \in4x_L2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_L2(62),
      Q => \in4x_L2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_L2(63),
      Q => \in4x_L2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_L2(64),
      Q => \in4x_L2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_L2(65),
      Q => \in4x_L2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_L2(66),
      Q => \in4x_L2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_L2(67),
      Q => \in4x_L2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_L2(68),
      Q => \in4x_L2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_L2(69),
      Q => \in4x_L2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_L2(6),
      Q => \in4x_L2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_L2(70),
      Q => \in4x_L2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_L2(71),
      Q => \in4x_L2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_L2(72),
      Q => \in4x_L2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_L2(73),
      Q => \in4x_L2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_L2(7),
      Q => \in4x_L2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_L2(8),
      Q => \in4x_L2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_L2(9),
      Q => \in4x_L2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_M1(0)
    );
\in4x_M1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_M1(10)
    );
\in4x_M1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      O => in4x_M1(11)
    );
\in4x_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M1(12)
    );
\in4x_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M1(13)
    );
\in4x_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M1(14)
    );
\in4x_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M1(15)
    );
\in4x_M1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M1(16)
    );
\in4x_M1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M1(17)
    );
\in4x_M1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_M_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M1(18)
    );
\in4x_M1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M1(19)
    );
\in4x_M1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_M_SW,
      O => in4x_M1(1)
    );
\in4x_M1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(20)
    );
\in4x_M1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(21)
    );
\in4x_M1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(22)
    );
\in4x_M1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(23)
    );
\in4x_M1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(24)
    );
\in4x_M1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(25)
    );
\in4x_M1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_M_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(26)
    );
\in4x_M1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M1(27)
    );
\in4x_M1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M1(28)
    );
\in4x_M1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M1(29)
    );
\in4x_M1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_M1(2)
    );
\in4x_M1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M1(30)
    );
\in4x_M1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M1(31)
    );
\in4x_M1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(32)
    );
\in4x_M1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(33)
    );
\in4x_M1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(34)
    );
\in4x_M1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M1(35)
    );
\in4x_M1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M1(36)
    );
\in4x_M1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M1(37)
    );
\in4x_M1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M1(38)
    );
\in4x_M1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M1(39)
    );
\in4x_M1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      O => in4x_M1(3)
    );
\in4x_M1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M1(40)
    );
\in4x_M1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M1(41)
    );
\in4x_M1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M1(42)
    );
\in4x_M1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_M1(43)
    );
\in4x_M1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(44)
    );
\in4x_M1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M1(45)
    );
\in4x_M1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M1(46)
    );
\in4x_M1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M1(47)
    );
\in4x_M1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M1(48)
    );
\in4x_M1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M1(49)
    );
\in4x_M1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_M1(4)
    );
\in4x_M1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M1(50)
    );
\in4x_M1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M1(51)
    );
\in4x_M1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(52)
    );
\in4x_M1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(53)
    );
\in4x_M1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(54)
    );
\in4x_M1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(55)
    );
\in4x_M1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(56)
    );
\in4x_M1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(57)
    );
\in4x_M1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(58)
    );
\in4x_M1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M1(59)
    );
\in4x_M1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_M_SW,
      O => in4x_M1(5)
    );
\in4x_M1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M1(60)
    );
\in4x_M1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M1(61)
    );
\in4x_M1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M1(62)
    );
\in4x_M1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M1(63)
    );
\in4x_M1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_M1(64)
    );
\in4x_M1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(65)
    );
\in4x_M1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(66)
    );
\in4x_M1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M1(67)
    );
\in4x_M1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M1(68)
    );
\in4x_M1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M1(69)
    );
\in4x_M1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_M1(6)
    );
\in4x_M1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M1(70)
    );
\in4x_M1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M1(71)
    );
\in4x_M1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_M_SW,
      O => in4x_M1(72)
    );
\in4x_M1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_M1(73)
    );
\in4x_M1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_M_SW,
      I3 => main_state(1),
      O => in4x_M1(7)
    );
\in4x_M1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_M1(8)
    );
\in4x_M1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_M_SW,
      O => in4x_M1(9)
    );
\in4x_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_M1(0),
      Q => \in4x_M1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_M1(10),
      Q => \in4x_M1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_M1(11),
      Q => \in4x_M1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_M1(12),
      Q => \in4x_M1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_M1(13),
      Q => \in4x_M1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_M1(14),
      Q => \in4x_M1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_M1(15),
      Q => \in4x_M1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_M1(16),
      Q => \in4x_M1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_M1(17),
      Q => \in4x_M1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_M1(18),
      Q => \in4x_M1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_M1(19),
      Q => \in4x_M1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_M1(1),
      Q => \in4x_M1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_M1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_M1(20),
      Q => \in4x_M1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_M1(21),
      Q => \in4x_M1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_M1(22),
      Q => \in4x_M1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_M1(23),
      Q => \in4x_M1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_M1(24),
      Q => \in4x_M1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_M1(25),
      Q => \in4x_M1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_M1(26),
      Q => \in4x_M1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_M1(27),
      Q => \in4x_M1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_M1(28),
      Q => \in4x_M1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_M1(29),
      Q => \in4x_M1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_M1(2),
      Q => \in4x_M1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_M1(30),
      Q => \in4x_M1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_M1(31),
      Q => \in4x_M1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_M1(32),
      Q => \in4x_M1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_M1(33),
      Q => \in4x_M1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_M1(34),
      Q => \in4x_M1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_M1(35),
      Q => \in4x_M1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_M1(36),
      Q => \in4x_M1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_M1(37),
      Q => \in4x_M1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_M1(38),
      Q => \in4x_M1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_M1(39),
      Q => \in4x_M1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_M1(3),
      Q => \in4x_M1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_M1(40),
      Q => \in4x_M1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_M1(41),
      Q => \in4x_M1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_M1(42),
      Q => \in4x_M1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_M1(43),
      Q => \in4x_M1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_M1(44),
      Q => \in4x_M1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_M1(45),
      Q => \in4x_M1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_M1(46),
      Q => \in4x_M1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_M1(47),
      Q => \in4x_M1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_M1(48),
      Q => \in4x_M1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_M1(49),
      Q => \in4x_M1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_M1(4),
      Q => \in4x_M1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_M1(50),
      Q => \in4x_M1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_M1(51),
      Q => \in4x_M1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_M1(52),
      Q => \in4x_M1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_M1(53),
      Q => \in4x_M1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_M1(54),
      Q => \in4x_M1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_M1(55),
      Q => \in4x_M1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_M1(56),
      Q => \in4x_M1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_M1(57),
      Q => \in4x_M1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_M1(58),
      Q => \in4x_M1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_M1(59),
      Q => \in4x_M1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_M1(5),
      Q => \in4x_M1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_M1(60),
      Q => \in4x_M1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_M1(61),
      Q => \in4x_M1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_M1(62),
      Q => \in4x_M1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_M1(63),
      Q => \in4x_M1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_M1(64),
      Q => \in4x_M1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_M1(65),
      Q => \in4x_M1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_M1(66),
      Q => \in4x_M1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_M1(67),
      Q => \in4x_M1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_M1(68),
      Q => \in4x_M1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_M1(69),
      Q => \in4x_M1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_M1(6),
      Q => \in4x_M1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_M1(70),
      Q => \in4x_M1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_M1(71),
      Q => \in4x_M1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_M1(72),
      Q => \in4x_M1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_M1(73),
      Q => \in4x_M1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_M1(7),
      Q => \in4x_M1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_M1(8),
      Q => \in4x_M1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_M1(9),
      Q => \in4x_M1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_M2(0)
    );
\in4x_M2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_M2(10)
    );
\in4x_M2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      O => in4x_M2(11)
    );
\in4x_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M2(12)
    );
\in4x_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M2(13)
    );
\in4x_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M2(14)
    );
\in4x_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M2(15)
    );
\in4x_M2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M2(16)
    );
\in4x_M2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M2(17)
    );
\in4x_M2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M2(18)
    );
\in4x_M2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_M2(19)
    );
\in4x_M2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_M_SW,
      O => in4x_M2(1)
    );
\in4x_M2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(20)
    );
\in4x_M2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(21)
    );
\in4x_M2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(22)
    );
\in4x_M2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(23)
    );
\in4x_M2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(24)
    );
\in4x_M2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(25)
    );
\in4x_M2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(26)
    );
\in4x_M2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_M2(27)
    );
\in4x_M2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M2(28)
    );
\in4x_M2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M2(29)
    );
\in4x_M2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_M2(2)
    );
\in4x_M2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M2(30)
    );
\in4x_M2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M2(31)
    );
\in4x_M2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M2(32)
    );
\in4x_M2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M2(33)
    );
\in4x_M2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M2(34)
    );
\in4x_M2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(35)
    );
\in4x_M2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M2(36)
    );
\in4x_M2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M2(37)
    );
\in4x_M2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M2(38)
    );
\in4x_M2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M2(39)
    );
\in4x_M2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      O => in4x_M2(3)
    );
\in4x_M2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M2(40)
    );
\in4x_M2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M2(41)
    );
\in4x_M2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M2(42)
    );
\in4x_M2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_M2(43)
    );
\in4x_M2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(44)
    );
\in4x_M2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M2(45)
    );
\in4x_M2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M2(46)
    );
\in4x_M2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_M2(47)
    );
\in4x_M2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M2(48)
    );
\in4x_M2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M2(49)
    );
\in4x_M2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_M2(4)
    );
\in4x_M2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M2(50)
    );
\in4x_M2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_M2(51)
    );
\in4x_M2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(52)
    );
\in4x_M2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(53)
    );
\in4x_M2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(54)
    );
\in4x_M2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(55)
    );
\in4x_M2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(56)
    );
\in4x_M2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(57)
    );
\in4x_M2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(58)
    );
\in4x_M2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_M2(59)
    );
\in4x_M2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_M_SW,
      O => in4x_M2(5)
    );
\in4x_M2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_M2(60)
    );
\in4x_M2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M2(61)
    );
\in4x_M2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M2(62)
    );
\in4x_M2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_M2(63)
    );
\in4x_M2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_M2(64)
    );
\in4x_M2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M2(65)
    );
\in4x_M2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M2(66)
    );
\in4x_M2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(67)
    );
\in4x_M2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M2(68)
    );
\in4x_M2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M2(69)
    );
\in4x_M2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_M2(6)
    );
\in4x_M2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_M2(70)
    );
\in4x_M2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_M2(71)
    );
\in4x_M2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_M_SW,
      O => in4x_M2(72)
    );
\in4x_M2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_M2(73)
    );
\in4x_M2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_M_SW,
      I3 => main_state(1),
      O => in4x_M2(7)
    );
\in4x_M2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_M2(8)
    );
\in4x_M2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_M_SW,
      O => in4x_M2(9)
    );
\in4x_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_M2(0),
      Q => \in4x_M2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_M2(10),
      Q => \in4x_M2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_M2(11),
      Q => \in4x_M2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_M2(12),
      Q => \in4x_M2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_M2(13),
      Q => \in4x_M2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_M2(14),
      Q => \in4x_M2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_M2(15),
      Q => \in4x_M2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_M2(16),
      Q => \in4x_M2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_M2(17),
      Q => \in4x_M2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_M2(18),
      Q => \in4x_M2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_M2(19),
      Q => \in4x_M2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_M2(1),
      Q => \in4x_M2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_M2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_M2(20),
      Q => \in4x_M2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_M2(21),
      Q => \in4x_M2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_M2(22),
      Q => \in4x_M2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_M2(23),
      Q => \in4x_M2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_M2(24),
      Q => \in4x_M2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_M2(25),
      Q => \in4x_M2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_M2(26),
      Q => \in4x_M2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_M2(27),
      Q => \in4x_M2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_M2(28),
      Q => \in4x_M2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_M2(29),
      Q => \in4x_M2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_M2(2),
      Q => \in4x_M2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_M2(30),
      Q => \in4x_M2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_M2(31),
      Q => \in4x_M2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_M2(32),
      Q => \in4x_M2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_M2(33),
      Q => \in4x_M2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_M2(34),
      Q => \in4x_M2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_M2(35),
      Q => \in4x_M2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_M2(36),
      Q => \in4x_M2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_M2(37),
      Q => \in4x_M2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_M2(38),
      Q => \in4x_M2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_M2(39),
      Q => \in4x_M2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_M2(3),
      Q => \in4x_M2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_M2(40),
      Q => \in4x_M2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_M2(41),
      Q => \in4x_M2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_M2(42),
      Q => \in4x_M2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_M2(43),
      Q => \in4x_M2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_M2(44),
      Q => \in4x_M2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_M2(45),
      Q => \in4x_M2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_M2(46),
      Q => \in4x_M2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_M2(47),
      Q => \in4x_M2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_M2(48),
      Q => \in4x_M2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_M2(49),
      Q => \in4x_M2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_M2(4),
      Q => \in4x_M2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_M2(50),
      Q => \in4x_M2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_M2(51),
      Q => \in4x_M2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_M2(52),
      Q => \in4x_M2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_M2(53),
      Q => \in4x_M2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_M2(54),
      Q => \in4x_M2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_M2(55),
      Q => \in4x_M2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_M2(56),
      Q => \in4x_M2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_M2(57),
      Q => \in4x_M2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_M2(58),
      Q => \in4x_M2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_M2(59),
      Q => \in4x_M2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_M2(5),
      Q => \in4x_M2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_M2(60),
      Q => \in4x_M2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_M2(61),
      Q => \in4x_M2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_M2(62),
      Q => \in4x_M2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_M2(63),
      Q => \in4x_M2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_M2(64),
      Q => \in4x_M2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_M2(65),
      Q => \in4x_M2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_M2(66),
      Q => \in4x_M2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_M2(67),
      Q => \in4x_M2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_M2(68),
      Q => \in4x_M2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_M2(69),
      Q => \in4x_M2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_M2(6),
      Q => \in4x_M2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_M2(70),
      Q => \in4x_M2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_M2(71),
      Q => \in4x_M2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_M2(72),
      Q => \in4x_M2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_M2(73),
      Q => \in4x_M2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_M2(7),
      Q => \in4x_M2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_M2(8),
      Q => \in4x_M2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_M2(9),
      Q => \in4x_M2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_N1(0)
    );
\in4x_N1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_N1(10)
    );
\in4x_N1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      O => in4x_N1(11)
    );
\in4x_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N1(12)
    );
\in4x_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N1(13)
    );
\in4x_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N1(14)
    );
\in4x_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N1(15)
    );
\in4x_N1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N1(16)
    );
\in4x_N1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N1(17)
    );
\in4x_N1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_N_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N1(18)
    );
\in4x_N1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N1(19)
    );
\in4x_N1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_N_SW,
      O => in4x_N1(1)
    );
\in4x_N1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(20)
    );
\in4x_N1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(21)
    );
\in4x_N1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_N_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(22)
    );
\in4x_N1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(23)
    );
\in4x_N1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(24)
    );
\in4x_N1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(25)
    );
\in4x_N1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_N_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(26)
    );
\in4x_N1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N1(27)
    );
\in4x_N1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N1(28)
    );
\in4x_N1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N1(29)
    );
\in4x_N1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_N1(2)
    );
\in4x_N1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N1(30)
    );
\in4x_N1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N1(31)
    );
\in4x_N1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(32)
    );
\in4x_N1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(33)
    );
\in4x_N1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(34)
    );
\in4x_N1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_N1(35)
    );
\in4x_N1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N1(36)
    );
\in4x_N1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N1(37)
    );
\in4x_N1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N1(38)
    );
\in4x_N1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N1(39)
    );
\in4x_N1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      O => in4x_N1(3)
    );
\in4x_N1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N1(40)
    );
\in4x_N1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N1(41)
    );
\in4x_N1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N1(42)
    );
\in4x_N1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_N1(43)
    );
\in4x_N1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(44)
    );
\in4x_N1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N1(45)
    );
\in4x_N1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N1(46)
    );
\in4x_N1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N1(47)
    );
\in4x_N1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(48)
    );
\in4x_N1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(49)
    );
\in4x_N1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_N1(4)
    );
\in4x_N1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(50)
    );
\in4x_N1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(51)
    );
\in4x_N1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(52)
    );
\in4x_N1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(53)
    );
\in4x_N1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(54)
    );
\in4x_N1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(55)
    );
\in4x_N1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(56)
    );
\in4x_N1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(57)
    );
\in4x_N1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(58)
    );
\in4x_N1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(59)
    );
\in4x_N1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_N_SW,
      O => in4x_N1(5)
    );
\in4x_N1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N1(60)
    );
\in4x_N1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N1(61)
    );
\in4x_N1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N1(62)
    );
\in4x_N1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N1(63)
    );
\in4x_N1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(64)
    );
\in4x_N1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(65)
    );
\in4x_N1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(66)
    );
\in4x_N1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_N1(67)
    );
\in4x_N1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N1(68)
    );
\in4x_N1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N1(69)
    );
\in4x_N1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_N1(6)
    );
\in4x_N1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N1(70)
    );
\in4x_N1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N1(71)
    );
\in4x_N1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_N_SW,
      O => in4x_N1(72)
    );
\in4x_N1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_N1(73)
    );
\in4x_N1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_N_SW,
      I3 => main_state(1),
      O => in4x_N1(7)
    );
\in4x_N1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_N1(8)
    );
\in4x_N1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_N_SW,
      O => in4x_N1(9)
    );
\in4x_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_N1(0),
      Q => \in4x_N1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_N1(10),
      Q => \in4x_N1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_N1(11),
      Q => \in4x_N1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_N1(12),
      Q => \in4x_N1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_N1(13),
      Q => \in4x_N1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_N1(14),
      Q => \in4x_N1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_N1(15),
      Q => \in4x_N1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_N1(16),
      Q => \in4x_N1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_N1(17),
      Q => \in4x_N1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_N1(18),
      Q => \in4x_N1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_N1(19),
      Q => \in4x_N1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_N1(1),
      Q => \in4x_N1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_N1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_N1(20),
      Q => \in4x_N1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_N1(21),
      Q => \in4x_N1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_N1(22),
      Q => \in4x_N1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_N1(23),
      Q => \in4x_N1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_N1(24),
      Q => \in4x_N1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_N1(25),
      Q => \in4x_N1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_N1(26),
      Q => \in4x_N1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_N1(27),
      Q => \in4x_N1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_N1(28),
      Q => \in4x_N1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_N1(29),
      Q => \in4x_N1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_N1(2),
      Q => \in4x_N1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_N1(30),
      Q => \in4x_N1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_N1(31),
      Q => \in4x_N1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_N1(32),
      Q => \in4x_N1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_N1(33),
      Q => \in4x_N1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_N1(34),
      Q => \in4x_N1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_N1(35),
      Q => \in4x_N1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_N1(36),
      Q => \in4x_N1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_N1(37),
      Q => \in4x_N1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_N1(38),
      Q => \in4x_N1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_N1(39),
      Q => \in4x_N1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_N1(3),
      Q => \in4x_N1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_N1(40),
      Q => \in4x_N1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_N1(41),
      Q => \in4x_N1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_N1(42),
      Q => \in4x_N1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_N1(43),
      Q => \in4x_N1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_N1(44),
      Q => \in4x_N1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_N1(45),
      Q => \in4x_N1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_N1(46),
      Q => \in4x_N1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_N1(47),
      Q => \in4x_N1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_N1(48),
      Q => \in4x_N1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_N1(49),
      Q => \in4x_N1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_N1(4),
      Q => \in4x_N1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_N1(50),
      Q => \in4x_N1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_N1(51),
      Q => \in4x_N1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_N1(52),
      Q => \in4x_N1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_N1(53),
      Q => \in4x_N1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_N1(54),
      Q => \in4x_N1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_N1(55),
      Q => \in4x_N1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_N1(56),
      Q => \in4x_N1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_N1(57),
      Q => \in4x_N1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_N1(58),
      Q => \in4x_N1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_N1(59),
      Q => \in4x_N1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_N1(5),
      Q => \in4x_N1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_N1(60),
      Q => \in4x_N1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_N1(61),
      Q => \in4x_N1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_N1(62),
      Q => \in4x_N1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_N1(63),
      Q => \in4x_N1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_N1(64),
      Q => \in4x_N1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_N1(65),
      Q => \in4x_N1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_N1(66),
      Q => \in4x_N1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_N1(67),
      Q => \in4x_N1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_N1(68),
      Q => \in4x_N1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_N1(69),
      Q => \in4x_N1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_N1(6),
      Q => \in4x_N1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_N1(70),
      Q => \in4x_N1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_N1(71),
      Q => \in4x_N1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_N1(72),
      Q => \in4x_N1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_N1(73),
      Q => \in4x_N1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_N1(7),
      Q => \in4x_N1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_N1(8),
      Q => \in4x_N1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_N1(9),
      Q => \in4x_N1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_N2(0)
    );
\in4x_N2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_N2(10)
    );
\in4x_N2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      O => in4x_N2(11)
    );
\in4x_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N2(12)
    );
\in4x_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N2(13)
    );
\in4x_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N2(14)
    );
\in4x_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N2(15)
    );
\in4x_N2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N2(16)
    );
\in4x_N2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N2(17)
    );
\in4x_N2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_N_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N2(18)
    );
\in4x_N2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_N2(19)
    );
\in4x_N2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_N_SW,
      O => in4x_N2(1)
    );
\in4x_N2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(20)
    );
\in4x_N2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(21)
    );
\in4x_N2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_N_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(22)
    );
\in4x_N2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(23)
    );
\in4x_N2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(24)
    );
\in4x_N2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(25)
    );
\in4x_N2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_N_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(26)
    );
\in4x_N2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_N2(27)
    );
\in4x_N2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N2(28)
    );
\in4x_N2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N2(29)
    );
\in4x_N2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_N2(2)
    );
\in4x_N2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N2(30)
    );
\in4x_N2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N2(31)
    );
\in4x_N2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N2(32)
    );
\in4x_N2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N2(33)
    );
\in4x_N2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N2(34)
    );
\in4x_N2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_N2(35)
    );
\in4x_N2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N2(36)
    );
\in4x_N2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N2(37)
    );
\in4x_N2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N2(38)
    );
\in4x_N2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N2(39)
    );
\in4x_N2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      O => in4x_N2(3)
    );
\in4x_N2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N2(40)
    );
\in4x_N2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N2(41)
    );
\in4x_N2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N2(42)
    );
\in4x_N2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_N2(43)
    );
\in4x_N2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(44)
    );
\in4x_N2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N2(45)
    );
\in4x_N2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N2(46)
    );
\in4x_N2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_N2(47)
    );
\in4x_N2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(48)
    );
\in4x_N2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(49)
    );
\in4x_N2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_N2(4)
    );
\in4x_N2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(50)
    );
\in4x_N2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(51)
    );
\in4x_N2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(52)
    );
\in4x_N2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(53)
    );
\in4x_N2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(54)
    );
\in4x_N2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(55)
    );
\in4x_N2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(56)
    );
\in4x_N2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(57)
    );
\in4x_N2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(58)
    );
\in4x_N2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(59)
    );
\in4x_N2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_N_SW,
      O => in4x_N2(5)
    );
\in4x_N2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_N2(60)
    );
\in4x_N2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N2(61)
    );
\in4x_N2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N2(62)
    );
\in4x_N2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_N2(63)
    );
\in4x_N2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(64)
    );
\in4x_N2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N2(65)
    );
\in4x_N2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N2(66)
    );
\in4x_N2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_N2(67)
    );
\in4x_N2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N2(68)
    );
\in4x_N2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N2(69)
    );
\in4x_N2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_N2(6)
    );
\in4x_N2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_N2(70)
    );
\in4x_N2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_N2(71)
    );
\in4x_N2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_N_SW,
      O => in4x_N2(72)
    );
\in4x_N2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_N2(73)
    );
\in4x_N2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_N_SW,
      I3 => main_state(1),
      O => in4x_N2(7)
    );
\in4x_N2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_N2(8)
    );
\in4x_N2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_N_SW,
      O => in4x_N2(9)
    );
\in4x_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_N2(0),
      Q => \in4x_N2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_N2(10),
      Q => \in4x_N2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_N2(11),
      Q => \in4x_N2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_N2(12),
      Q => \in4x_N2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_N2(13),
      Q => \in4x_N2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_N2(14),
      Q => \in4x_N2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_N2(15),
      Q => \in4x_N2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_N2(16),
      Q => \in4x_N2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_N2(17),
      Q => \in4x_N2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_N2(18),
      Q => \in4x_N2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_N2(19),
      Q => \in4x_N2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_N2(1),
      Q => \in4x_N2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_N2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_N2(20),
      Q => \in4x_N2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_N2(21),
      Q => \in4x_N2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_N2(22),
      Q => \in4x_N2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_N2(23),
      Q => \in4x_N2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_N2(24),
      Q => \in4x_N2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_N2(25),
      Q => \in4x_N2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_N2(26),
      Q => \in4x_N2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_N2(27),
      Q => \in4x_N2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_N2(28),
      Q => \in4x_N2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_N2(29),
      Q => \in4x_N2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_N2(2),
      Q => \in4x_N2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_N2(30),
      Q => \in4x_N2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_N2(31),
      Q => \in4x_N2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_N2(32),
      Q => \in4x_N2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_N2(33),
      Q => \in4x_N2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_N2(34),
      Q => \in4x_N2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_N2(35),
      Q => \in4x_N2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_N2(36),
      Q => \in4x_N2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_N2(37),
      Q => \in4x_N2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_N2(38),
      Q => \in4x_N2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_N2(39),
      Q => \in4x_N2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_N2(3),
      Q => \in4x_N2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_N2(40),
      Q => \in4x_N2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_N2(41),
      Q => \in4x_N2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_N2(42),
      Q => \in4x_N2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_N2(43),
      Q => \in4x_N2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_N2(44),
      Q => \in4x_N2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_N2(45),
      Q => \in4x_N2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_N2(46),
      Q => \in4x_N2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_N2(47),
      Q => \in4x_N2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_N2(48),
      Q => \in4x_N2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_N2(49),
      Q => \in4x_N2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_N2(4),
      Q => \in4x_N2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_N2(50),
      Q => \in4x_N2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_N2(51),
      Q => \in4x_N2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_N2(52),
      Q => \in4x_N2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_N2(53),
      Q => \in4x_N2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_N2(54),
      Q => \in4x_N2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_N2(55),
      Q => \in4x_N2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_N2(56),
      Q => \in4x_N2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_N2(57),
      Q => \in4x_N2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_N2(58),
      Q => \in4x_N2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_N2(59),
      Q => \in4x_N2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_N2(5),
      Q => \in4x_N2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_N2(60),
      Q => \in4x_N2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_N2(61),
      Q => \in4x_N2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_N2(62),
      Q => \in4x_N2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_N2(63),
      Q => \in4x_N2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_N2(64),
      Q => \in4x_N2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_N2(65),
      Q => \in4x_N2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_N2(66),
      Q => \in4x_N2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_N2(67),
      Q => \in4x_N2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_N2(68),
      Q => \in4x_N2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_N2(69),
      Q => \in4x_N2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_N2(6),
      Q => \in4x_N2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_N2(70),
      Q => \in4x_N2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_N2(71),
      Q => \in4x_N2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_N2(72),
      Q => \in4x_N2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_N2(73),
      Q => \in4x_N2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_N2(7),
      Q => \in4x_N2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_N2(8),
      Q => \in4x_N2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_N2(9),
      Q => \in4x_N2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_O1(0)
    );
\in4x_O1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_O1(10)
    );
\in4x_O1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      O => in4x_O1(11)
    );
\in4x_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O1(12)
    );
\in4x_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O1(13)
    );
\in4x_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O1(14)
    );
\in4x_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O1(15)
    );
\in4x_O1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O1(16)
    );
\in4x_O1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O1(17)
    );
\in4x_O1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O1(18)
    );
\in4x_O1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O1(19)
    );
\in4x_O1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_O_SW,
      O => in4x_O1(1)
    );
\in4x_O1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(20)
    );
\in4x_O1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(21)
    );
\in4x_O1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(22)
    );
\in4x_O1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(23)
    );
\in4x_O1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(24)
    );
\in4x_O1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(25)
    );
\in4x_O1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(26)
    );
\in4x_O1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O1(27)
    );
\in4x_O1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O1(28)
    );
\in4x_O1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O1(29)
    );
\in4x_O1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_O1(2)
    );
\in4x_O1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O1(30)
    );
\in4x_O1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O1(31)
    );
\in4x_O1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O1(32)
    );
\in4x_O1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O1(33)
    );
\in4x_O1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O1(34)
    );
\in4x_O1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_O1(35)
    );
\in4x_O1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O1(36)
    );
\in4x_O1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O1(37)
    );
\in4x_O1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O1(38)
    );
\in4x_O1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O1(39)
    );
\in4x_O1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      O => in4x_O1(3)
    );
\in4x_O1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O1(40)
    );
\in4x_O1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O1(41)
    );
\in4x_O1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O1(42)
    );
\in4x_O1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_O1(43)
    );
\in4x_O1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(44)
    );
\in4x_O1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O1(45)
    );
\in4x_O1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O1(46)
    );
\in4x_O1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O1(47)
    );
\in4x_O1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O1(48)
    );
\in4x_O1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O1(49)
    );
\in4x_O1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_O1(4)
    );
\in4x_O1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O1(50)
    );
\in4x_O1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O1(51)
    );
\in4x_O1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(52)
    );
\in4x_O1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(53)
    );
\in4x_O1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(54)
    );
\in4x_O1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(55)
    );
\in4x_O1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(56)
    );
\in4x_O1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(57)
    );
\in4x_O1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(58)
    );
\in4x_O1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(59)
    );
\in4x_O1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_O_SW,
      O => in4x_O1(5)
    );
\in4x_O1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O1(60)
    );
\in4x_O1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O1(61)
    );
\in4x_O1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O1(62)
    );
\in4x_O1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O1(63)
    );
\in4x_O1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O1(64)
    );
\in4x_O1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O1(65)
    );
\in4x_O1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O1(66)
    );
\in4x_O1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O1(67)
    );
\in4x_O1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O1(68)
    );
\in4x_O1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O1(69)
    );
\in4x_O1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_O1(6)
    );
\in4x_O1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O1(70)
    );
\in4x_O1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O1(71)
    );
\in4x_O1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_O_SW,
      O => in4x_O1(72)
    );
\in4x_O1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_O1(73)
    );
\in4x_O1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O_SW,
      I3 => main_state(1),
      O => in4x_O1(7)
    );
\in4x_O1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_O1(8)
    );
\in4x_O1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_O_SW,
      O => in4x_O1(9)
    );
\in4x_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_O1(0),
      Q => \in4x_O1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_O1(10),
      Q => \in4x_O1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_O1(11),
      Q => \in4x_O1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_O1(12),
      Q => \in4x_O1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_O1(13),
      Q => \in4x_O1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_O1(14),
      Q => \in4x_O1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_O1(15),
      Q => \in4x_O1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_O1(16),
      Q => \in4x_O1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_O1(17),
      Q => \in4x_O1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_O1(18),
      Q => \in4x_O1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_O1(19),
      Q => \in4x_O1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_O1(1),
      Q => \in4x_O1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_O1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_O1(20),
      Q => \in4x_O1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_O1(21),
      Q => \in4x_O1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_O1(22),
      Q => \in4x_O1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_O1(23),
      Q => \in4x_O1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_O1(24),
      Q => \in4x_O1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_O1(25),
      Q => \in4x_O1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_O1(26),
      Q => \in4x_O1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_O1(27),
      Q => \in4x_O1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_O1(28),
      Q => \in4x_O1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_O1(29),
      Q => \in4x_O1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_O1(2),
      Q => \in4x_O1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_O1(30),
      Q => \in4x_O1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_O1(31),
      Q => \in4x_O1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_O1(32),
      Q => \in4x_O1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_O1(33),
      Q => \in4x_O1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_O1(34),
      Q => \in4x_O1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_O1(35),
      Q => \in4x_O1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_O1(36),
      Q => \in4x_O1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_O1(37),
      Q => \in4x_O1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_O1(38),
      Q => \in4x_O1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_O1(39),
      Q => \in4x_O1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_O1(3),
      Q => \in4x_O1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_O1(40),
      Q => \in4x_O1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_O1(41),
      Q => \in4x_O1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_O1(42),
      Q => \in4x_O1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_O1(43),
      Q => \in4x_O1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_O1(44),
      Q => \in4x_O1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_O1(45),
      Q => \in4x_O1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_O1(46),
      Q => \in4x_O1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_O1(47),
      Q => \in4x_O1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_O1(48),
      Q => \in4x_O1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_O1(49),
      Q => \in4x_O1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_O1(4),
      Q => \in4x_O1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_O1(50),
      Q => \in4x_O1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_O1(51),
      Q => \in4x_O1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_O1(52),
      Q => \in4x_O1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_O1(53),
      Q => \in4x_O1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_O1(54),
      Q => \in4x_O1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_O1(55),
      Q => \in4x_O1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_O1(56),
      Q => \in4x_O1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_O1(57),
      Q => \in4x_O1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_O1(58),
      Q => \in4x_O1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_O1(59),
      Q => \in4x_O1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_O1(5),
      Q => \in4x_O1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_O1(60),
      Q => \in4x_O1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_O1(61),
      Q => \in4x_O1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_O1(62),
      Q => \in4x_O1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_O1(63),
      Q => \in4x_O1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_O1(64),
      Q => \in4x_O1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_O1(65),
      Q => \in4x_O1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_O1(66),
      Q => \in4x_O1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_O1(67),
      Q => \in4x_O1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_O1(68),
      Q => \in4x_O1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_O1(69),
      Q => \in4x_O1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_O1(6),
      Q => \in4x_O1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_O1(70),
      Q => \in4x_O1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_O1(71),
      Q => \in4x_O1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_O1(72),
      Q => \in4x_O1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_O1(73),
      Q => \in4x_O1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_O1(7),
      Q => \in4x_O1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_O1(8),
      Q => \in4x_O1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_O1(9),
      Q => \in4x_O1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_O2(0)
    );
\in4x_O2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_O2(10)
    );
\in4x_O2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      O => in4x_O2(11)
    );
\in4x_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O2(12)
    );
\in4x_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O2(13)
    );
\in4x_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O2(14)
    );
\in4x_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O2(15)
    );
\in4x_O2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(16)
    );
\in4x_O2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(17)
    );
\in4x_O2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(18)
    );
\in4x_O2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(19)
    );
\in4x_O2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_O_SW,
      O => in4x_O2(1)
    );
\in4x_O2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(20)
    );
\in4x_O2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(21)
    );
\in4x_O2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(22)
    );
\in4x_O2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(23)
    );
\in4x_O2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(24)
    );
\in4x_O2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(25)
    );
\in4x_O2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(26)
    );
\in4x_O2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(27)
    );
\in4x_O2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_O2[27]_i_2_n_0\
    );
\in4x_O2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O2(28)
    );
\in4x_O2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O2(29)
    );
\in4x_O2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_O2(2)
    );
\in4x_O2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O2(30)
    );
\in4x_O2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O2(31)
    );
\in4x_O2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O2(32)
    );
\in4x_O2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O2(33)
    );
\in4x_O2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O2(34)
    );
\in4x_O2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_O2(35)
    );
\in4x_O2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O2(36)
    );
\in4x_O2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O2(37)
    );
\in4x_O2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O2(38)
    );
\in4x_O2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O2(39)
    );
\in4x_O2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      O => in4x_O2(3)
    );
\in4x_O2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O2(40)
    );
\in4x_O2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O2(41)
    );
\in4x_O2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O2(42)
    );
\in4x_O2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_O2(43)
    );
\in4x_O2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(44)
    );
\in4x_O2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O2(45)
    );
\in4x_O2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O2(46)
    );
\in4x_O2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_O2(47)
    );
\in4x_O2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O2(48)
    );
\in4x_O2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O2(49)
    );
\in4x_O2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_O2(4)
    );
\in4x_O2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O2(50)
    );
\in4x_O2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_O2(51)
    );
\in4x_O2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(52)
    );
\in4x_O2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(53)
    );
\in4x_O2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(54)
    );
\in4x_O2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(55)
    );
\in4x_O2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(56)
    );
\in4x_O2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(57)
    );
\in4x_O2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(58)
    );
\in4x_O2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O2(59)
    );
\in4x_O2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      O => in4x_O2(5)
    );
\in4x_O2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_O2(60)
    );
\in4x_O2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O2(61)
    );
\in4x_O2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O2(62)
    );
\in4x_O2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_O2(63)
    );
\in4x_O2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O2(64)
    );
\in4x_O2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O2(65)
    );
\in4x_O2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O2(66)
    );
\in4x_O2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_O2(67)
    );
\in4x_O2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O2(68)
    );
\in4x_O2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O2(69)
    );
\in4x_O2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_O2(6)
    );
\in4x_O2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_O2(70)
    );
\in4x_O2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_O2(71)
    );
\in4x_O2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_O_SW,
      O => in4x_O2(72)
    );
\in4x_O2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_O2(73)
    );
\in4x_O2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => main_state(1),
      O => in4x_O2(7)
    );
\in4x_O2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_O2(8)
    );
\in4x_O2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_O_SW,
      O => in4x_O2(9)
    );
\in4x_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_O2(0),
      Q => \in4x_O2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_O2(10),
      Q => \in4x_O2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_O2(11),
      Q => \in4x_O2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_O2(12),
      Q => \in4x_O2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_O2(13),
      Q => \in4x_O2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_O2(14),
      Q => \in4x_O2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_O2(15),
      Q => \in4x_O2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_O2(16),
      Q => \in4x_O2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_O2(17),
      Q => \in4x_O2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_O2(18),
      Q => \in4x_O2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_O2(19),
      Q => \in4x_O2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_O2(1),
      Q => \in4x_O2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_O2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_O2(20),
      Q => \in4x_O2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_O2(21),
      Q => \in4x_O2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_O2(22),
      Q => \in4x_O2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_O2(23),
      Q => \in4x_O2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_O2(24),
      Q => \in4x_O2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_O2(25),
      Q => \in4x_O2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_O2(26),
      Q => \in4x_O2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_O2(27),
      Q => \in4x_O2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_O2(28),
      Q => \in4x_O2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_O2(29),
      Q => \in4x_O2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_O2(2),
      Q => \in4x_O2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_O2(30),
      Q => \in4x_O2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_O2(31),
      Q => \in4x_O2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_O2(32),
      Q => \in4x_O2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_O2(33),
      Q => \in4x_O2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_O2(34),
      Q => \in4x_O2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_O2(35),
      Q => \in4x_O2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_O2(36),
      Q => \in4x_O2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_O2(37),
      Q => \in4x_O2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_O2(38),
      Q => \in4x_O2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_O2(39),
      Q => \in4x_O2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_O2(3),
      Q => \in4x_O2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_O2(40),
      Q => \in4x_O2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_O2(41),
      Q => \in4x_O2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_O2(42),
      Q => \in4x_O2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_O2(43),
      Q => \in4x_O2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_O2(44),
      Q => \in4x_O2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_O2(45),
      Q => \in4x_O2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_O2(46),
      Q => \in4x_O2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_O2(47),
      Q => \in4x_O2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_O2(48),
      Q => \in4x_O2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_O2(49),
      Q => \in4x_O2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_O2(4),
      Q => \in4x_O2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_O2(50),
      Q => \in4x_O2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_O2(51),
      Q => \in4x_O2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_O2(52),
      Q => \in4x_O2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_O2(53),
      Q => \in4x_O2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_O2(54),
      Q => \in4x_O2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_O2(55),
      Q => \in4x_O2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_O2(56),
      Q => \in4x_O2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_O2(57),
      Q => \in4x_O2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_O2(58),
      Q => \in4x_O2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_O2(59),
      Q => \in4x_O2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_O2(5),
      Q => \in4x_O2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_O2(60),
      Q => \in4x_O2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_O2(61),
      Q => \in4x_O2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_O2(62),
      Q => \in4x_O2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_O2(63),
      Q => \in4x_O2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_O2(64),
      Q => \in4x_O2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_O2(65),
      Q => \in4x_O2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_O2(66),
      Q => \in4x_O2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_O2(67),
      Q => \in4x_O2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_O2(68),
      Q => \in4x_O2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_O2(69),
      Q => \in4x_O2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_O2(6),
      Q => \in4x_O2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_O2(70),
      Q => \in4x_O2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_O2(71),
      Q => \in4x_O2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_O2(72),
      Q => \in4x_O2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_O2(73),
      Q => \in4x_O2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_O2(7),
      Q => \in4x_O2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_O2(8),
      Q => \in4x_O2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_O2(9),
      Q => \in4x_O2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_P1(0)
    );
\in4x_P1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_P1(10)
    );
\in4x_P1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      O => in4x_P1(11)
    );
\in4x_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P1(12)
    );
\in4x_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P1(13)
    );
\in4x_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P1(14)
    );
\in4x_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P1(15)
    );
\in4x_P1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(16)
    );
\in4x_P1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(17)
    );
\in4x_P1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(18)
    );
\in4x_P1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(19)
    );
\in4x_P1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_P_SW,
      O => in4x_P1(1)
    );
\in4x_P1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(20)
    );
\in4x_P1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(21)
    );
\in4x_P1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(22)
    );
\in4x_P1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(23)
    );
\in4x_P1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(24)
    );
\in4x_P1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(25)
    );
\in4x_P1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(26)
    );
\in4x_P1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(27)
    );
\in4x_P1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P1(28)
    );
\in4x_P1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P1(29)
    );
\in4x_P1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_P1(2)
    );
\in4x_P1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P1(30)
    );
\in4x_P1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P1(31)
    );
\in4x_P1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P1(32)
    );
\in4x_P1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P1(33)
    );
\in4x_P1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P1(34)
    );
\in4x_P1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_P1(35)
    );
\in4x_P1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P1(36)
    );
\in4x_P1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P1(37)
    );
\in4x_P1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P1(38)
    );
\in4x_P1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P1(39)
    );
\in4x_P1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      O => in4x_P1(3)
    );
\in4x_P1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P1(40)
    );
\in4x_P1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P1(41)
    );
\in4x_P1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P1(42)
    );
\in4x_P1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_P1(43)
    );
\in4x_P1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(44)
    );
\in4x_P1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P1(45)
    );
\in4x_P1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P1(46)
    );
\in4x_P1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P1(47)
    );
\in4x_P1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P1(48)
    );
\in4x_P1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P1(49)
    );
\in4x_P1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_P1(4)
    );
\in4x_P1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P1(50)
    );
\in4x_P1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P1(51)
    );
\in4x_P1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(52)
    );
\in4x_P1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(53)
    );
\in4x_P1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(54)
    );
\in4x_P1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(55)
    );
\in4x_P1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(56)
    );
\in4x_P1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(57)
    );
\in4x_P1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(58)
    );
\in4x_P1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P1(59)
    );
\in4x_P1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      O => in4x_P1(5)
    );
\in4x_P1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P1(60)
    );
\in4x_P1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P1(61)
    );
\in4x_P1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P1(62)
    );
\in4x_P1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P1(63)
    );
\in4x_P1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_P1(64)
    );
\in4x_P1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P1(65)
    );
\in4x_P1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P1(66)
    );
\in4x_P1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P1(67)
    );
\in4x_P1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P1(68)
    );
\in4x_P1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P1(69)
    );
\in4x_P1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_P1(6)
    );
\in4x_P1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P1(70)
    );
\in4x_P1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P1(71)
    );
\in4x_P1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO1_P_SW,
      O => in4x_P1(72)
    );
\in4x_P1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_P1(73)
    );
\in4x_P1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_P_SW,
      I3 => main_state(1),
      O => in4x_P1(7)
    );
\in4x_P1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_P1(8)
    );
\in4x_P1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO1_P_SW,
      O => in4x_P1(9)
    );
\in4x_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_P1(0),
      Q => \in4x_P1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_P1(10),
      Q => \in4x_P1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_P1(11),
      Q => \in4x_P1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_P1(12),
      Q => \in4x_P1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_P1(13),
      Q => \in4x_P1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_P1(14),
      Q => \in4x_P1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_P1(15),
      Q => \in4x_P1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_P1(16),
      Q => \in4x_P1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_P1(17),
      Q => \in4x_P1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_P1(18),
      Q => \in4x_P1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_P1(19),
      Q => \in4x_P1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_P1(1),
      Q => \in4x_P1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_P1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_P1(20),
      Q => \in4x_P1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_P1(21),
      Q => \in4x_P1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_P1(22),
      Q => \in4x_P1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_P1(23),
      Q => \in4x_P1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_P1(24),
      Q => \in4x_P1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_P1(25),
      Q => \in4x_P1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_P1(26),
      Q => \in4x_P1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_P1(27),
      Q => \in4x_P1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_P1(28),
      Q => \in4x_P1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_P1(29),
      Q => \in4x_P1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_P1(2),
      Q => \in4x_P1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_P1(30),
      Q => \in4x_P1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_P1(31),
      Q => \in4x_P1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_P1(32),
      Q => \in4x_P1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_P1(33),
      Q => \in4x_P1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_P1(34),
      Q => \in4x_P1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_P1(35),
      Q => \in4x_P1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_P1(36),
      Q => \in4x_P1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_P1(37),
      Q => \in4x_P1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_P1(38),
      Q => \in4x_P1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_P1(39),
      Q => \in4x_P1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_P1(3),
      Q => \in4x_P1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_P1(40),
      Q => \in4x_P1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_P1(41),
      Q => \in4x_P1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_P1(42),
      Q => \in4x_P1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_P1(43),
      Q => \in4x_P1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_P1(44),
      Q => \in4x_P1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_P1(45),
      Q => \in4x_P1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_P1(46),
      Q => \in4x_P1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_P1(47),
      Q => \in4x_P1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_P1(48),
      Q => \in4x_P1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_P1(49),
      Q => \in4x_P1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_P1(4),
      Q => \in4x_P1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_P1(50),
      Q => \in4x_P1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_P1(51),
      Q => \in4x_P1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_P1(52),
      Q => \in4x_P1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_P1(53),
      Q => \in4x_P1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_P1(54),
      Q => \in4x_P1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_P1(55),
      Q => \in4x_P1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_P1(56),
      Q => \in4x_P1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_P1(57),
      Q => \in4x_P1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_P1(58),
      Q => \in4x_P1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_P1(59),
      Q => \in4x_P1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_P1(5),
      Q => \in4x_P1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_P1(60),
      Q => \in4x_P1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_P1(61),
      Q => \in4x_P1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_P1(62),
      Q => \in4x_P1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_P1(63),
      Q => \in4x_P1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_P1(64),
      Q => \in4x_P1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_P1(65),
      Q => \in4x_P1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_P1(66),
      Q => \in4x_P1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_P1(67),
      Q => \in4x_P1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_P1(68),
      Q => \in4x_P1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_P1(69),
      Q => \in4x_P1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_P1(6),
      Q => \in4x_P1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_P1(70),
      Q => \in4x_P1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_P1(71),
      Q => \in4x_P1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_P1(72),
      Q => \in4x_P1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_P1(73),
      Q => \in4x_P1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_P1(7),
      Q => \in4x_P1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_P1(8),
      Q => \in4x_P1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_P1(9),
      Q => \in4x_P1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => in4x_P2(0)
    );
\in4x_P2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => main_state(1),
      O => in4x_P2(10)
    );
\in4x_P2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      O => in4x_P2(11)
    );
\in4x_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P2(12)
    );
\in4x_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P2(13)
    );
\in4x_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P2(14)
    );
\in4x_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P2(15)
    );
\in4x_P2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P2(16)
    );
\in4x_P2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P2(17)
    );
\in4x_P2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_P_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P2(18)
    );
\in4x_P2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P2(19)
    );
\in4x_P2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_P_SW,
      O => in4x_P2(1)
    );
\in4x_P2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(20)
    );
\in4x_P2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(21)
    );
\in4x_P2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(22)
    );
\in4x_P2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(23)
    );
\in4x_P2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(24)
    );
\in4x_P2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(25)
    );
\in4x_P2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(26)
    );
\in4x_P2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P2(27)
    );
\in4x_P2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P2(28)
    );
\in4x_P2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P2(29)
    );
\in4x_P2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => main_state(1),
      O => in4x_P2(2)
    );
\in4x_P2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P2(30)
    );
\in4x_P2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P2(31)
    );
\in4x_P2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(32)
    );
\in4x_P2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(33)
    );
\in4x_P2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(34)
    );
\in4x_P2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_P2(35)
    );
\in4x_P2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P2(36)
    );
\in4x_P2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P2(37)
    );
\in4x_P2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P2(38)
    );
\in4x_P2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P2(39)
    );
\in4x_P2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      O => in4x_P2(3)
    );
\in4x_P2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P2(40)
    );
\in4x_P2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P2(41)
    );
\in4x_P2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P2(42)
    );
\in4x_P2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_P2(43)
    );
\in4x_P2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(44)
    );
\in4x_P2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P2(45)
    );
\in4x_P2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P2(46)
    );
\in4x_P2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_P2(47)
    );
\in4x_P2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(48)
    );
\in4x_P2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(49)
    );
\in4x_P2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => in4x_P2(4)
    );
\in4x_P2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(50)
    );
\in4x_P2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(51)
    );
\in4x_P2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(52)
    );
\in4x_P2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(53)
    );
\in4x_P2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(54)
    );
\in4x_P2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(55)
    );
\in4x_P2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(56)
    );
\in4x_P2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(57)
    );
\in4x_P2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(58)
    );
\in4x_P2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_L1[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_P2(59)
    );
\in4x_P2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_P_SW,
      O => in4x_P2(5)
    );
\in4x_P2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_P2(60)
    );
\in4x_P2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P2(61)
    );
\in4x_P2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P2(62)
    );
\in4x_P2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_P2(63)
    );
\in4x_P2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_P2(64)
    );
\in4x_P2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(65)
    );
\in4x_P2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(66)
    );
\in4x_P2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_P2(67)
    );
\in4x_P2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P2(68)
    );
\in4x_P2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P2(69)
    );
\in4x_P2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => main_state(1),
      O => in4x_P2(6)
    );
\in4x_P2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => in4x_P2(70)
    );
\in4x_P2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => in4x_P2(71)
    );
\in4x_P2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => MISO2_P_SW,
      O => in4x_P2(72)
    );
\in4x_P2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_P2(73)
    );
\in4x_P2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_P_SW,
      I3 => main_state(1),
      O => in4x_P2(7)
    );
\in4x_P2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => in4x_P2(8)
    );
\in4x_P2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I3 => MISO2_P_SW,
      O => in4x_P2(9)
    );
\in4x_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[0]_i_2_n_0\,
      D => in4x_P2(0),
      Q => \in4x_P2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[10]_i_2_n_0\,
      D => in4x_P2(10),
      Q => \in4x_P2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[11]_i_1_n_0\,
      D => in4x_P2(11),
      Q => \in4x_P2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[12]_i_2_n_0\,
      D => in4x_P2(12),
      Q => \in4x_P2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[13]_i_2_n_0\,
      D => in4x_P2(13),
      Q => \in4x_P2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[14]_i_2_n_0\,
      D => in4x_P2(14),
      Q => \in4x_P2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[15]_i_2_n_0\,
      D => in4x_P2(15),
      Q => \in4x_P2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[16]_i_2_n_0\,
      D => in4x_P2(16),
      Q => \in4x_P2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[17]_i_2_n_0\,
      D => in4x_P2(17),
      Q => \in4x_P2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[18]_i_2_n_0\,
      D => in4x_P2(18),
      Q => \in4x_P2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[19]_i_2_n_0\,
      D => in4x_P2(19),
      Q => \in4x_P2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[1]_i_2_n_0\,
      D => in4x_P2(1),
      Q => \in4x_P2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_P2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[20]_i_2_n_0\,
      D => in4x_P2(20),
      Q => \in4x_P2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[21]_i_2_n_0\,
      D => in4x_P2(21),
      Q => \in4x_P2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[22]_i_2_n_0\,
      D => in4x_P2(22),
      Q => \in4x_P2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[23]_i_2_n_0\,
      D => in4x_P2(23),
      Q => \in4x_P2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[24]_i_2_n_0\,
      D => in4x_P2(24),
      Q => \in4x_P2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[25]_i_2_n_0\,
      D => in4x_P2(25),
      Q => \in4x_P2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[26]_i_2_n_0\,
      D => in4x_P2(26),
      Q => \in4x_P2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[27]_i_2_n_0\,
      D => in4x_P2(27),
      Q => \in4x_P2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[28]_i_2_n_0\,
      D => in4x_P2(28),
      Q => \in4x_P2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[29]_i_2_n_0\,
      D => in4x_P2(29),
      Q => \in4x_P2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[2]_i_2_n_0\,
      D => in4x_P2(2),
      Q => \in4x_P2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[30]_i_2_n_0\,
      D => in4x_P2(30),
      Q => \in4x_P2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[31]_i_2_n_0\,
      D => in4x_P2(31),
      Q => \in4x_P2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[32]_i_2_n_0\,
      D => in4x_P2(32),
      Q => \in4x_P2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[33]_i_2_n_0\,
      D => in4x_P2(33),
      Q => \in4x_P2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[34]_i_2_n_0\,
      D => in4x_P2(34),
      Q => \in4x_P2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[35]_i_2_n_0\,
      D => in4x_P2(35),
      Q => \in4x_P2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[36]_i_2_n_0\,
      D => in4x_P2(36),
      Q => \in4x_P2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[37]_i_2_n_0\,
      D => in4x_P2(37),
      Q => \in4x_P2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[38]_i_2_n_0\,
      D => in4x_P2(38),
      Q => \in4x_P2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[39]_i_2_n_0\,
      D => in4x_P2(39),
      Q => \in4x_P2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[3]_i_2_n_0\,
      D => in4x_P2(3),
      Q => \in4x_P2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[40]_i_2_n_0\,
      D => in4x_P2(40),
      Q => \in4x_P2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[41]_i_2_n_0\,
      D => in4x_P2(41),
      Q => \in4x_P2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[42]_i_2_n_0\,
      D => in4x_P2(42),
      Q => \in4x_P2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[43]_i_2_n_0\,
      D => in4x_P2(43),
      Q => \in4x_P2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[44]_i_1_n_0\,
      D => in4x_P2(44),
      Q => \in4x_P2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[45]_i_2_n_0\,
      D => in4x_P2(45),
      Q => \in4x_P2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[46]_i_2_n_0\,
      D => in4x_P2(46),
      Q => \in4x_P2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[47]_i_2_n_0\,
      D => in4x_P2(47),
      Q => \in4x_P2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[48]_i_2_n_0\,
      D => in4x_P2(48),
      Q => \in4x_P2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[49]_i_2_n_0\,
      D => in4x_P2(49),
      Q => \in4x_P2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[4]_i_2_n_0\,
      D => in4x_P2(4),
      Q => \in4x_P2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[50]_i_2_n_0\,
      D => in4x_P2(50),
      Q => \in4x_P2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[51]_i_2_n_0\,
      D => in4x_P2(51),
      Q => \in4x_P2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[52]_i_2_n_0\,
      D => in4x_P2(52),
      Q => \in4x_P2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[53]_i_2_n_0\,
      D => in4x_P2(53),
      Q => \in4x_P2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[54]_i_2_n_0\,
      D => in4x_P2(54),
      Q => \in4x_P2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[55]_i_2_n_0\,
      D => in4x_P2(55),
      Q => \in4x_P2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[56]_i_2_n_0\,
      D => in4x_P2(56),
      Q => \in4x_P2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[57]_i_2_n_0\,
      D => in4x_P2(57),
      Q => \in4x_P2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[58]_i_2_n_0\,
      D => in4x_P2(58),
      Q => \in4x_P2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[59]_i_2_n_0\,
      D => in4x_P2(59),
      Q => \in4x_P2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[5]_i_2_n_0\,
      D => in4x_P2(5),
      Q => \in4x_P2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[60]_i_2_n_0\,
      D => in4x_P2(60),
      Q => \in4x_P2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[61]_i_2_n_0\,
      D => in4x_P2(61),
      Q => \in4x_P2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[62]_i_2_n_0\,
      D => in4x_P2(62),
      Q => \in4x_P2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[63]_i_2_n_0\,
      D => in4x_P2(63),
      Q => \in4x_P2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[64]_i_2_n_0\,
      D => in4x_P2(64),
      Q => \in4x_P2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[65]_i_2_n_0\,
      D => in4x_P2(65),
      Q => \in4x_P2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[66]_i_2_n_0\,
      D => in4x_P2(66),
      Q => \in4x_P2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[67]_i_2_n_0\,
      D => in4x_P2(67),
      Q => \in4x_P2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[68]_i_2_n_0\,
      D => in4x_P2(68),
      Q => \in4x_P2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[69]_i_2_n_0\,
      D => in4x_P2(69),
      Q => \in4x_P2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[6]_i_2_n_0\,
      D => in4x_P2(6),
      Q => \in4x_P2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[70]_i_2_n_0\,
      D => in4x_P2(70),
      Q => \in4x_P2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[71]_i_1_n_0\,
      D => in4x_P2(71),
      Q => \in4x_P2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[72]_i_2_n_0\,
      D => in4x_P2(72),
      Q => \in4x_P2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[73]_i_2_n_0\,
      D => in4x_P2(73),
      Q => \in4x_P2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[7]_i_2_n_0\,
      D => in4x_P2(7),
      Q => \in4x_P2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[8]_i_2_n_0\,
      D => in4x_P2(8),
      Q => \in4x_P2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_F1[9]_i_2_n_0\,
      D => in4x_P2(9),
      Q => \in4x_P2_reg_n_0_[9]\,
      R => '0'
    );
init_mode_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0011"
    )
        port map (
      I0 => main_state(4),
      I1 => \in4x_F1[12]_i_3_n_0\,
      I2 => flag_lastchannel,
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => init_mode_reg_n_0,
      O => init_mode_i_1_n_0
    );
init_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => init_mode_i_1_n_0,
      Q => init_mode_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\maxis_data_reg[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M_AXIS_ARESETN,
      O => clear
    );
\maxis_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(0),
      Q => M_AXIS_tdata(0),
      R => clear
    );
\maxis_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(10),
      Q => M_AXIS_tdata(10),
      R => clear
    );
\maxis_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(11),
      Q => M_AXIS_tdata(11),
      R => clear
    );
\maxis_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(12),
      Q => M_AXIS_tdata(12),
      R => clear
    );
\maxis_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(13),
      Q => M_AXIS_tdata(13),
      R => clear
    );
\maxis_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(14),
      Q => M_AXIS_tdata(14),
      R => clear
    );
\maxis_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(15),
      Q => M_AXIS_tdata(15),
      R => clear
    );
\maxis_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(16),
      Q => M_AXIS_tdata(16),
      R => clear
    );
\maxis_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(17),
      Q => M_AXIS_tdata(17),
      R => clear
    );
\maxis_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(18),
      Q => M_AXIS_tdata(18),
      R => clear
    );
\maxis_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(19),
      Q => M_AXIS_tdata(19),
      R => clear
    );
\maxis_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(1),
      Q => M_AXIS_tdata(1),
      R => clear
    );
\maxis_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(20),
      Q => M_AXIS_tdata(20),
      R => clear
    );
\maxis_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(21),
      Q => M_AXIS_tdata(21),
      R => clear
    );
\maxis_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(22),
      Q => M_AXIS_tdata(22),
      R => clear
    );
\maxis_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(23),
      Q => M_AXIS_tdata(23),
      R => clear
    );
\maxis_data_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(24),
      Q => M_AXIS_tdata(24),
      R => clear
    );
\maxis_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(25),
      Q => M_AXIS_tdata(25),
      R => clear
    );
\maxis_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(26),
      Q => M_AXIS_tdata(26),
      R => clear
    );
\maxis_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(27),
      Q => M_AXIS_tdata(27),
      R => clear
    );
\maxis_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(28),
      Q => M_AXIS_tdata(28),
      R => clear
    );
\maxis_data_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(29),
      Q => M_AXIS_tdata(29),
      R => clear
    );
\maxis_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(2),
      Q => M_AXIS_tdata(2),
      R => clear
    );
\maxis_data_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(30),
      Q => M_AXIS_tdata(30),
      R => clear
    );
\maxis_data_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(31),
      Q => M_AXIS_tdata(31),
      R => clear
    );
\maxis_data_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(32),
      Q => M_AXIS_tdata(32),
      R => clear
    );
\maxis_data_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(33),
      Q => M_AXIS_tdata(33),
      R => clear
    );
\maxis_data_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(34),
      Q => M_AXIS_tdata(34),
      R => clear
    );
\maxis_data_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(35),
      Q => M_AXIS_tdata(35),
      R => clear
    );
\maxis_data_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(36),
      Q => M_AXIS_tdata(36),
      R => clear
    );
\maxis_data_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(37),
      Q => M_AXIS_tdata(37),
      R => clear
    );
\maxis_data_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(38),
      Q => M_AXIS_tdata(38),
      R => clear
    );
\maxis_data_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(39),
      Q => M_AXIS_tdata(39),
      R => clear
    );
\maxis_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(3),
      Q => M_AXIS_tdata(3),
      R => clear
    );
\maxis_data_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(40),
      Q => M_AXIS_tdata(40),
      R => clear
    );
\maxis_data_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(41),
      Q => M_AXIS_tdata(41),
      R => clear
    );
\maxis_data_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(42),
      Q => M_AXIS_tdata(42),
      R => clear
    );
\maxis_data_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(43),
      Q => M_AXIS_tdata(43),
      R => clear
    );
\maxis_data_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(44),
      Q => M_AXIS_tdata(44),
      R => clear
    );
\maxis_data_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(45),
      Q => M_AXIS_tdata(45),
      R => clear
    );
\maxis_data_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(46),
      Q => M_AXIS_tdata(46),
      R => clear
    );
\maxis_data_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(47),
      Q => M_AXIS_tdata(47),
      R => clear
    );
\maxis_data_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(48),
      Q => M_AXIS_tdata(48),
      R => clear
    );
\maxis_data_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(49),
      Q => M_AXIS_tdata(49),
      R => clear
    );
\maxis_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(4),
      Q => M_AXIS_tdata(4),
      R => clear
    );
\maxis_data_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(50),
      Q => M_AXIS_tdata(50),
      R => clear
    );
\maxis_data_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(51),
      Q => M_AXIS_tdata(51),
      R => clear
    );
\maxis_data_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(52),
      Q => M_AXIS_tdata(52),
      R => clear
    );
\maxis_data_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(53),
      Q => M_AXIS_tdata(53),
      R => clear
    );
\maxis_data_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(54),
      Q => M_AXIS_tdata(54),
      R => clear
    );
\maxis_data_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(55),
      Q => M_AXIS_tdata(55),
      R => clear
    );
\maxis_data_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(56),
      Q => M_AXIS_tdata(56),
      R => clear
    );
\maxis_data_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(57),
      Q => M_AXIS_tdata(57),
      R => clear
    );
\maxis_data_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(58),
      Q => M_AXIS_tdata(58),
      R => clear
    );
\maxis_data_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(59),
      Q => M_AXIS_tdata(59),
      R => clear
    );
\maxis_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(5),
      Q => M_AXIS_tdata(5),
      R => clear
    );
\maxis_data_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(60),
      Q => M_AXIS_tdata(60),
      R => clear
    );
\maxis_data_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(61),
      Q => M_AXIS_tdata(61),
      R => clear
    );
\maxis_data_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(62),
      Q => M_AXIS_tdata(62),
      R => clear
    );
\maxis_data_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(63),
      Q => M_AXIS_tdata(63),
      R => clear
    );
\maxis_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(6),
      Q => M_AXIS_tdata(6),
      R => clear
    );
\maxis_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(7),
      Q => M_AXIS_tdata(7),
      R => clear
    );
\maxis_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(8),
      Q => M_AXIS_tdata(8),
      R => clear
    );
\maxis_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(9),
      Q => M_AXIS_tdata(9),
      R => clear
    );
maxis_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => valid_fifo_out,
      Q => M_AXIS_tvalid,
      R => clear
    );
rd_en0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => M_AXIS_tready,
      I1 => empty,
      I2 => \^fifo_rstn\,
      O => \rd_en0__0\
    );
reg_risingEdge_impCheck_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => reg_risingEdge_impCheck,
      R => \^s00_axi_aresetn_0\
    );
\result_A1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(4),
      I2 => \in4x_F1[59]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(1),
      I5 => \channel[5]_i_3_n_0\,
      O => \result_A1[15]_i_1_n_0\
    );
\result_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(0),
      Q => \result_A1_reg_n_0_[0]\,
      R => '0'
    );
\result_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(10),
      Q => \result_A1_reg_n_0_[10]\,
      R => '0'
    );
\result_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(11),
      Q => \result_A1_reg_n_0_[11]\,
      R => '0'
    );
\result_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(12),
      Q => \result_A1_reg_n_0_[12]\,
      R => '0'
    );
\result_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(13),
      Q => \result_A1_reg_n_0_[13]\,
      R => '0'
    );
\result_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(14),
      Q => \result_A1_reg_n_0_[14]\,
      R => '0'
    );
\result_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(15),
      Q => \result_A1_reg_n_0_[15]\,
      R => '0'
    );
\result_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(1),
      Q => \result_A1_reg_n_0_[1]\,
      R => '0'
    );
\result_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(2),
      Q => \result_A1_reg_n_0_[2]\,
      R => '0'
    );
\result_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(3),
      Q => \result_A1_reg_n_0_[3]\,
      R => '0'
    );
\result_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(4),
      Q => \result_A1_reg_n_0_[4]\,
      R => '0'
    );
\result_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(5),
      Q => \result_A1_reg_n_0_[5]\,
      R => '0'
    );
\result_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(6),
      Q => \result_A1_reg_n_0_[6]\,
      R => '0'
    );
\result_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(7),
      Q => \result_A1_reg_n_0_[7]\,
      R => '0'
    );
\result_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(8),
      Q => \result_A1_reg_n_0_[8]\,
      R => '0'
    );
\result_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(9),
      Q => \result_A1_reg_n_0_[9]\,
      R => '0'
    );
\result_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(0),
      Q => result_A2(0),
      R => '0'
    );
\result_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(10),
      Q => result_A2(10),
      R => '0'
    );
\result_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(11),
      Q => result_A2(11),
      R => '0'
    );
\result_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(12),
      Q => result_A2(12),
      R => '0'
    );
\result_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(13),
      Q => result_A2(13),
      R => '0'
    );
\result_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(14),
      Q => result_A2(14),
      R => '0'
    );
\result_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(15),
      Q => result_A2(15),
      R => '0'
    );
\result_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(1),
      Q => result_A2(1),
      R => '0'
    );
\result_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(2),
      Q => result_A2(2),
      R => '0'
    );
\result_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(3),
      Q => result_A2(3),
      R => '0'
    );
\result_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(4),
      Q => result_A2(4),
      R => '0'
    );
\result_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(5),
      Q => result_A2(5),
      R => '0'
    );
\result_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(6),
      Q => result_A2(6),
      R => '0'
    );
\result_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(7),
      Q => result_A2(7),
      R => '0'
    );
\result_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(8),
      Q => result_A2(8),
      R => '0'
    );
\result_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(9),
      Q => result_A2(9),
      R => '0'
    );
\result_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(0),
      Q => result_B1(0),
      R => '0'
    );
\result_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(10),
      Q => result_B1(10),
      R => '0'
    );
\result_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(11),
      Q => result_B1(11),
      R => '0'
    );
\result_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(12),
      Q => result_B1(12),
      R => '0'
    );
\result_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(13),
      Q => result_B1(13),
      R => '0'
    );
\result_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(14),
      Q => result_B1(14),
      R => '0'
    );
\result_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(15),
      Q => result_B1(15),
      R => '0'
    );
\result_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(1),
      Q => result_B1(1),
      R => '0'
    );
\result_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(2),
      Q => result_B1(2),
      R => '0'
    );
\result_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(3),
      Q => result_B1(3),
      R => '0'
    );
\result_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(4),
      Q => result_B1(4),
      R => '0'
    );
\result_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(5),
      Q => result_B1(5),
      R => '0'
    );
\result_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(6),
      Q => result_B1(6),
      R => '0'
    );
\result_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(7),
      Q => result_B1(7),
      R => '0'
    );
\result_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(8),
      Q => result_B1(8),
      R => '0'
    );
\result_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(9),
      Q => result_B1(9),
      R => '0'
    );
\result_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(0),
      Q => result_B2(0),
      R => '0'
    );
\result_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(10),
      Q => result_B2(10),
      R => '0'
    );
\result_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(11),
      Q => result_B2(11),
      R => '0'
    );
\result_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(12),
      Q => result_B2(12),
      R => '0'
    );
\result_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(13),
      Q => result_B2(13),
      R => '0'
    );
\result_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(14),
      Q => result_B2(14),
      R => '0'
    );
\result_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(15),
      Q => result_B2(15),
      R => '0'
    );
\result_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(1),
      Q => result_B2(1),
      R => '0'
    );
\result_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(2),
      Q => result_B2(2),
      R => '0'
    );
\result_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(3),
      Q => result_B2(3),
      R => '0'
    );
\result_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(4),
      Q => result_B2(4),
      R => '0'
    );
\result_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(5),
      Q => result_B2(5),
      R => '0'
    );
\result_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(6),
      Q => result_B2(6),
      R => '0'
    );
\result_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(7),
      Q => result_B2(7),
      R => '0'
    );
\result_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(8),
      Q => result_B2(8),
      R => '0'
    );
\result_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(9),
      Q => result_B2(9),
      R => '0'
    );
\result_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(0),
      Q => result_C1(0),
      R => '0'
    );
\result_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(10),
      Q => result_C1(10),
      R => '0'
    );
\result_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(11),
      Q => result_C1(11),
      R => '0'
    );
\result_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(12),
      Q => result_C1(12),
      R => '0'
    );
\result_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(13),
      Q => result_C1(13),
      R => '0'
    );
\result_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(14),
      Q => result_C1(14),
      R => '0'
    );
\result_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(15),
      Q => result_C1(15),
      R => '0'
    );
\result_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(1),
      Q => result_C1(1),
      R => '0'
    );
\result_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(2),
      Q => result_C1(2),
      R => '0'
    );
\result_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(3),
      Q => result_C1(3),
      R => '0'
    );
\result_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(4),
      Q => result_C1(4),
      R => '0'
    );
\result_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(5),
      Q => result_C1(5),
      R => '0'
    );
\result_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(6),
      Q => result_C1(6),
      R => '0'
    );
\result_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(7),
      Q => result_C1(7),
      R => '0'
    );
\result_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(8),
      Q => result_C1(8),
      R => '0'
    );
\result_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(9),
      Q => result_C1(9),
      R => '0'
    );
\result_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(0),
      Q => result_C2(0),
      R => '0'
    );
\result_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(10),
      Q => result_C2(10),
      R => '0'
    );
\result_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(11),
      Q => result_C2(11),
      R => '0'
    );
\result_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(12),
      Q => result_C2(12),
      R => '0'
    );
\result_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(13),
      Q => result_C2(13),
      R => '0'
    );
\result_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(14),
      Q => result_C2(14),
      R => '0'
    );
\result_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(15),
      Q => result_C2(15),
      R => '0'
    );
\result_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(1),
      Q => result_C2(1),
      R => '0'
    );
\result_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(2),
      Q => result_C2(2),
      R => '0'
    );
\result_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(3),
      Q => result_C2(3),
      R => '0'
    );
\result_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(4),
      Q => result_C2(4),
      R => '0'
    );
\result_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(5),
      Q => result_C2(5),
      R => '0'
    );
\result_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(6),
      Q => result_C2(6),
      R => '0'
    );
\result_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(7),
      Q => result_C2(7),
      R => '0'
    );
\result_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(8),
      Q => result_C2(8),
      R => '0'
    );
\result_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(9),
      Q => result_C2(9),
      R => '0'
    );
\result_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(0),
      Q => result_D1(0),
      R => '0'
    );
\result_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(10),
      Q => result_D1(10),
      R => '0'
    );
\result_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(11),
      Q => result_D1(11),
      R => '0'
    );
\result_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(12),
      Q => result_D1(12),
      R => '0'
    );
\result_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(13),
      Q => result_D1(13),
      R => '0'
    );
\result_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(14),
      Q => result_D1(14),
      R => '0'
    );
\result_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(15),
      Q => result_D1(15),
      R => '0'
    );
\result_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(1),
      Q => result_D1(1),
      R => '0'
    );
\result_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(2),
      Q => result_D1(2),
      R => '0'
    );
\result_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(3),
      Q => result_D1(3),
      R => '0'
    );
\result_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(4),
      Q => result_D1(4),
      R => '0'
    );
\result_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(5),
      Q => result_D1(5),
      R => '0'
    );
\result_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(6),
      Q => result_D1(6),
      R => '0'
    );
\result_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(7),
      Q => result_D1(7),
      R => '0'
    );
\result_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(8),
      Q => result_D1(8),
      R => '0'
    );
\result_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(9),
      Q => result_D1(9),
      R => '0'
    );
\result_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(0),
      Q => result_D2(0),
      R => '0'
    );
\result_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(10),
      Q => result_D2(10),
      R => '0'
    );
\result_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(11),
      Q => result_D2(11),
      R => '0'
    );
\result_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(12),
      Q => result_D2(12),
      R => '0'
    );
\result_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(13),
      Q => result_D2(13),
      R => '0'
    );
\result_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(14),
      Q => result_D2(14),
      R => '0'
    );
\result_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(15),
      Q => result_D2(15),
      R => '0'
    );
\result_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(1),
      Q => result_D2(1),
      R => '0'
    );
\result_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(2),
      Q => result_D2(2),
      R => '0'
    );
\result_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(3),
      Q => result_D2(3),
      R => '0'
    );
\result_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(4),
      Q => result_D2(4),
      R => '0'
    );
\result_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(5),
      Q => result_D2(5),
      R => '0'
    );
\result_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(6),
      Q => result_D2(6),
      R => '0'
    );
\result_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(7),
      Q => result_D2(7),
      R => '0'
    );
\result_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(8),
      Q => result_D2(8),
      R => '0'
    );
\result_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(9),
      Q => result_D2(9),
      R => '0'
    );
\result_DDR_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(0),
      Q => result_DDR_A1(0),
      R => '0'
    );
\result_DDR_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(10),
      Q => result_DDR_A1(10),
      R => '0'
    );
\result_DDR_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(11),
      Q => result_DDR_A1(11),
      R => '0'
    );
\result_DDR_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(12),
      Q => result_DDR_A1(12),
      R => '0'
    );
\result_DDR_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(13),
      Q => result_DDR_A1(13),
      R => '0'
    );
\result_DDR_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(14),
      Q => result_DDR_A1(14),
      R => '0'
    );
\result_DDR_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(15),
      Q => result_DDR_A1(15),
      R => '0'
    );
\result_DDR_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(1),
      Q => result_DDR_A1(1),
      R => '0'
    );
\result_DDR_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(2),
      Q => result_DDR_A1(2),
      R => '0'
    );
\result_DDR_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(3),
      Q => result_DDR_A1(3),
      R => '0'
    );
\result_DDR_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(4),
      Q => result_DDR_A1(4),
      R => '0'
    );
\result_DDR_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(5),
      Q => result_DDR_A1(5),
      R => '0'
    );
\result_DDR_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(6),
      Q => result_DDR_A1(6),
      R => '0'
    );
\result_DDR_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(7),
      Q => result_DDR_A1(7),
      R => '0'
    );
\result_DDR_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(8),
      Q => result_DDR_A1(8),
      R => '0'
    );
\result_DDR_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(9),
      Q => result_DDR_A1(9),
      R => '0'
    );
\result_DDR_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(0),
      Q => result_DDR_A2(0),
      R => '0'
    );
\result_DDR_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(10),
      Q => result_DDR_A2(10),
      R => '0'
    );
\result_DDR_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(11),
      Q => result_DDR_A2(11),
      R => '0'
    );
\result_DDR_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(12),
      Q => result_DDR_A2(12),
      R => '0'
    );
\result_DDR_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(13),
      Q => result_DDR_A2(13),
      R => '0'
    );
\result_DDR_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(14),
      Q => result_DDR_A2(14),
      R => '0'
    );
\result_DDR_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(15),
      Q => result_DDR_A2(15),
      R => '0'
    );
\result_DDR_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(1),
      Q => result_DDR_A2(1),
      R => '0'
    );
\result_DDR_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(2),
      Q => result_DDR_A2(2),
      R => '0'
    );
\result_DDR_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(3),
      Q => result_DDR_A2(3),
      R => '0'
    );
\result_DDR_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(4),
      Q => result_DDR_A2(4),
      R => '0'
    );
\result_DDR_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(5),
      Q => result_DDR_A2(5),
      R => '0'
    );
\result_DDR_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(6),
      Q => result_DDR_A2(6),
      R => '0'
    );
\result_DDR_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(7),
      Q => result_DDR_A2(7),
      R => '0'
    );
\result_DDR_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(8),
      Q => result_DDR_A2(8),
      R => '0'
    );
\result_DDR_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(9),
      Q => result_DDR_A2(9),
      R => '0'
    );
\result_DDR_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(0),
      Q => result_DDR_B1(0),
      R => '0'
    );
\result_DDR_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(10),
      Q => result_DDR_B1(10),
      R => '0'
    );
\result_DDR_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(11),
      Q => result_DDR_B1(11),
      R => '0'
    );
\result_DDR_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(12),
      Q => result_DDR_B1(12),
      R => '0'
    );
\result_DDR_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(13),
      Q => result_DDR_B1(13),
      R => '0'
    );
\result_DDR_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(14),
      Q => result_DDR_B1(14),
      R => '0'
    );
\result_DDR_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(15),
      Q => result_DDR_B1(15),
      R => '0'
    );
\result_DDR_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(1),
      Q => result_DDR_B1(1),
      R => '0'
    );
\result_DDR_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(2),
      Q => result_DDR_B1(2),
      R => '0'
    );
\result_DDR_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(3),
      Q => result_DDR_B1(3),
      R => '0'
    );
\result_DDR_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(4),
      Q => result_DDR_B1(4),
      R => '0'
    );
\result_DDR_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(5),
      Q => result_DDR_B1(5),
      R => '0'
    );
\result_DDR_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(6),
      Q => result_DDR_B1(6),
      R => '0'
    );
\result_DDR_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(7),
      Q => result_DDR_B1(7),
      R => '0'
    );
\result_DDR_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(8),
      Q => result_DDR_B1(8),
      R => '0'
    );
\result_DDR_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(9),
      Q => result_DDR_B1(9),
      R => '0'
    );
\result_DDR_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(0),
      Q => result_DDR_B2(0),
      R => '0'
    );
\result_DDR_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(10),
      Q => result_DDR_B2(10),
      R => '0'
    );
\result_DDR_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(11),
      Q => result_DDR_B2(11),
      R => '0'
    );
\result_DDR_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(12),
      Q => result_DDR_B2(12),
      R => '0'
    );
\result_DDR_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(13),
      Q => result_DDR_B2(13),
      R => '0'
    );
\result_DDR_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(14),
      Q => result_DDR_B2(14),
      R => '0'
    );
\result_DDR_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(15),
      Q => result_DDR_B2(15),
      R => '0'
    );
\result_DDR_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(1),
      Q => result_DDR_B2(1),
      R => '0'
    );
\result_DDR_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(2),
      Q => result_DDR_B2(2),
      R => '0'
    );
\result_DDR_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(3),
      Q => result_DDR_B2(3),
      R => '0'
    );
\result_DDR_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(4),
      Q => result_DDR_B2(4),
      R => '0'
    );
\result_DDR_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(5),
      Q => result_DDR_B2(5),
      R => '0'
    );
\result_DDR_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(6),
      Q => result_DDR_B2(6),
      R => '0'
    );
\result_DDR_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(7),
      Q => result_DDR_B2(7),
      R => '0'
    );
\result_DDR_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(8),
      Q => result_DDR_B2(8),
      R => '0'
    );
\result_DDR_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(9),
      Q => result_DDR_B2(9),
      R => '0'
    );
\result_DDR_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(0),
      Q => result_DDR_C1(0),
      R => '0'
    );
\result_DDR_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(10),
      Q => result_DDR_C1(10),
      R => '0'
    );
\result_DDR_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(11),
      Q => result_DDR_C1(11),
      R => '0'
    );
\result_DDR_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(12),
      Q => result_DDR_C1(12),
      R => '0'
    );
\result_DDR_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(13),
      Q => result_DDR_C1(13),
      R => '0'
    );
\result_DDR_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(14),
      Q => result_DDR_C1(14),
      R => '0'
    );
\result_DDR_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(15),
      Q => result_DDR_C1(15),
      R => '0'
    );
\result_DDR_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(1),
      Q => result_DDR_C1(1),
      R => '0'
    );
\result_DDR_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(2),
      Q => result_DDR_C1(2),
      R => '0'
    );
\result_DDR_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(3),
      Q => result_DDR_C1(3),
      R => '0'
    );
\result_DDR_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(4),
      Q => result_DDR_C1(4),
      R => '0'
    );
\result_DDR_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(5),
      Q => result_DDR_C1(5),
      R => '0'
    );
\result_DDR_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(6),
      Q => result_DDR_C1(6),
      R => '0'
    );
\result_DDR_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(7),
      Q => result_DDR_C1(7),
      R => '0'
    );
\result_DDR_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(8),
      Q => result_DDR_C1(8),
      R => '0'
    );
\result_DDR_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(9),
      Q => result_DDR_C1(9),
      R => '0'
    );
\result_DDR_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(0),
      Q => result_DDR_C2(0),
      R => '0'
    );
\result_DDR_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(10),
      Q => result_DDR_C2(10),
      R => '0'
    );
\result_DDR_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(11),
      Q => result_DDR_C2(11),
      R => '0'
    );
\result_DDR_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(12),
      Q => result_DDR_C2(12),
      R => '0'
    );
\result_DDR_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(13),
      Q => result_DDR_C2(13),
      R => '0'
    );
\result_DDR_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(14),
      Q => result_DDR_C2(14),
      R => '0'
    );
\result_DDR_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(15),
      Q => result_DDR_C2(15),
      R => '0'
    );
\result_DDR_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(1),
      Q => result_DDR_C2(1),
      R => '0'
    );
\result_DDR_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(2),
      Q => result_DDR_C2(2),
      R => '0'
    );
\result_DDR_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(3),
      Q => result_DDR_C2(3),
      R => '0'
    );
\result_DDR_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(4),
      Q => result_DDR_C2(4),
      R => '0'
    );
\result_DDR_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(5),
      Q => result_DDR_C2(5),
      R => '0'
    );
\result_DDR_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(6),
      Q => result_DDR_C2(6),
      R => '0'
    );
\result_DDR_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(7),
      Q => result_DDR_C2(7),
      R => '0'
    );
\result_DDR_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(8),
      Q => result_DDR_C2(8),
      R => '0'
    );
\result_DDR_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(9),
      Q => result_DDR_C2(9),
      R => '0'
    );
\result_DDR_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(0),
      Q => result_DDR_D1(0),
      R => '0'
    );
\result_DDR_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(10),
      Q => result_DDR_D1(10),
      R => '0'
    );
\result_DDR_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(11),
      Q => result_DDR_D1(11),
      R => '0'
    );
\result_DDR_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(12),
      Q => result_DDR_D1(12),
      R => '0'
    );
\result_DDR_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(13),
      Q => result_DDR_D1(13),
      R => '0'
    );
\result_DDR_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(14),
      Q => result_DDR_D1(14),
      R => '0'
    );
\result_DDR_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(15),
      Q => result_DDR_D1(15),
      R => '0'
    );
\result_DDR_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(1),
      Q => result_DDR_D1(1),
      R => '0'
    );
\result_DDR_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(2),
      Q => result_DDR_D1(2),
      R => '0'
    );
\result_DDR_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(3),
      Q => result_DDR_D1(3),
      R => '0'
    );
\result_DDR_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(4),
      Q => result_DDR_D1(4),
      R => '0'
    );
\result_DDR_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(5),
      Q => result_DDR_D1(5),
      R => '0'
    );
\result_DDR_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(6),
      Q => result_DDR_D1(6),
      R => '0'
    );
\result_DDR_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(7),
      Q => result_DDR_D1(7),
      R => '0'
    );
\result_DDR_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(8),
      Q => result_DDR_D1(8),
      R => '0'
    );
\result_DDR_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(9),
      Q => result_DDR_D1(9),
      R => '0'
    );
\result_DDR_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(0),
      Q => result_DDR_D2(0),
      R => '0'
    );
\result_DDR_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(10),
      Q => result_DDR_D2(10),
      R => '0'
    );
\result_DDR_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(11),
      Q => result_DDR_D2(11),
      R => '0'
    );
\result_DDR_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(12),
      Q => result_DDR_D2(12),
      R => '0'
    );
\result_DDR_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(13),
      Q => result_DDR_D2(13),
      R => '0'
    );
\result_DDR_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(14),
      Q => result_DDR_D2(14),
      R => '0'
    );
\result_DDR_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(15),
      Q => result_DDR_D2(15),
      R => '0'
    );
\result_DDR_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(1),
      Q => result_DDR_D2(1),
      R => '0'
    );
\result_DDR_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(2),
      Q => result_DDR_D2(2),
      R => '0'
    );
\result_DDR_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(3),
      Q => result_DDR_D2(3),
      R => '0'
    );
\result_DDR_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(4),
      Q => result_DDR_D2(4),
      R => '0'
    );
\result_DDR_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(5),
      Q => result_DDR_D2(5),
      R => '0'
    );
\result_DDR_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(6),
      Q => result_DDR_D2(6),
      R => '0'
    );
\result_DDR_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(7),
      Q => result_DDR_D2(7),
      R => '0'
    );
\result_DDR_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(8),
      Q => result_DDR_D2(8),
      R => '0'
    );
\result_DDR_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(9),
      Q => result_DDR_D2(9),
      R => '0'
    );
\result_DDR_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(0),
      Q => result_DDR_E1(0),
      R => '0'
    );
\result_DDR_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(10),
      Q => result_DDR_E1(10),
      R => '0'
    );
\result_DDR_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(11),
      Q => result_DDR_E1(11),
      R => '0'
    );
\result_DDR_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(12),
      Q => result_DDR_E1(12),
      R => '0'
    );
\result_DDR_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(13),
      Q => result_DDR_E1(13),
      R => '0'
    );
\result_DDR_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(14),
      Q => result_DDR_E1(14),
      R => '0'
    );
\result_DDR_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(15),
      Q => result_DDR_E1(15),
      R => '0'
    );
\result_DDR_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(1),
      Q => result_DDR_E1(1),
      R => '0'
    );
\result_DDR_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(2),
      Q => result_DDR_E1(2),
      R => '0'
    );
\result_DDR_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(3),
      Q => result_DDR_E1(3),
      R => '0'
    );
\result_DDR_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(4),
      Q => result_DDR_E1(4),
      R => '0'
    );
\result_DDR_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(5),
      Q => result_DDR_E1(5),
      R => '0'
    );
\result_DDR_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(6),
      Q => result_DDR_E1(6),
      R => '0'
    );
\result_DDR_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(7),
      Q => result_DDR_E1(7),
      R => '0'
    );
\result_DDR_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(8),
      Q => result_DDR_E1(8),
      R => '0'
    );
\result_DDR_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(9),
      Q => result_DDR_E1(9),
      R => '0'
    );
\result_DDR_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(0),
      Q => result_DDR_E2(0),
      R => '0'
    );
\result_DDR_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(10),
      Q => result_DDR_E2(10),
      R => '0'
    );
\result_DDR_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(11),
      Q => result_DDR_E2(11),
      R => '0'
    );
\result_DDR_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(12),
      Q => result_DDR_E2(12),
      R => '0'
    );
\result_DDR_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(13),
      Q => result_DDR_E2(13),
      R => '0'
    );
\result_DDR_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(14),
      Q => result_DDR_E2(14),
      R => '0'
    );
\result_DDR_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(15),
      Q => result_DDR_E2(15),
      R => '0'
    );
\result_DDR_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(1),
      Q => result_DDR_E2(1),
      R => '0'
    );
\result_DDR_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(2),
      Q => result_DDR_E2(2),
      R => '0'
    );
\result_DDR_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(3),
      Q => result_DDR_E2(3),
      R => '0'
    );
\result_DDR_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(4),
      Q => result_DDR_E2(4),
      R => '0'
    );
\result_DDR_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(5),
      Q => result_DDR_E2(5),
      R => '0'
    );
\result_DDR_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(6),
      Q => result_DDR_E2(6),
      R => '0'
    );
\result_DDR_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(7),
      Q => result_DDR_E2(7),
      R => '0'
    );
\result_DDR_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(8),
      Q => result_DDR_E2(8),
      R => '0'
    );
\result_DDR_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(9),
      Q => result_DDR_E2(9),
      R => '0'
    );
\result_DDR_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(0),
      Q => result_DDR_F1(0),
      R => '0'
    );
\result_DDR_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(10),
      Q => result_DDR_F1(10),
      R => '0'
    );
\result_DDR_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(11),
      Q => result_DDR_F1(11),
      R => '0'
    );
\result_DDR_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(12),
      Q => result_DDR_F1(12),
      R => '0'
    );
\result_DDR_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(13),
      Q => result_DDR_F1(13),
      R => '0'
    );
\result_DDR_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(14),
      Q => result_DDR_F1(14),
      R => '0'
    );
\result_DDR_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(15),
      Q => result_DDR_F1(15),
      R => '0'
    );
\result_DDR_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(1),
      Q => result_DDR_F1(1),
      R => '0'
    );
\result_DDR_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(2),
      Q => result_DDR_F1(2),
      R => '0'
    );
\result_DDR_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(3),
      Q => result_DDR_F1(3),
      R => '0'
    );
\result_DDR_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(4),
      Q => result_DDR_F1(4),
      R => '0'
    );
\result_DDR_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(5),
      Q => result_DDR_F1(5),
      R => '0'
    );
\result_DDR_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(6),
      Q => result_DDR_F1(6),
      R => '0'
    );
\result_DDR_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(7),
      Q => result_DDR_F1(7),
      R => '0'
    );
\result_DDR_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(8),
      Q => result_DDR_F1(8),
      R => '0'
    );
\result_DDR_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(9),
      Q => result_DDR_F1(9),
      R => '0'
    );
\result_DDR_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(0),
      Q => result_DDR_F2(0),
      R => '0'
    );
\result_DDR_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(10),
      Q => result_DDR_F2(10),
      R => '0'
    );
\result_DDR_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(11),
      Q => result_DDR_F2(11),
      R => '0'
    );
\result_DDR_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(12),
      Q => result_DDR_F2(12),
      R => '0'
    );
\result_DDR_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(13),
      Q => result_DDR_F2(13),
      R => '0'
    );
\result_DDR_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(14),
      Q => result_DDR_F2(14),
      R => '0'
    );
\result_DDR_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(15),
      Q => result_DDR_F2(15),
      R => '0'
    );
\result_DDR_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(1),
      Q => result_DDR_F2(1),
      R => '0'
    );
\result_DDR_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(2),
      Q => result_DDR_F2(2),
      R => '0'
    );
\result_DDR_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(3),
      Q => result_DDR_F2(3),
      R => '0'
    );
\result_DDR_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(4),
      Q => result_DDR_F2(4),
      R => '0'
    );
\result_DDR_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(5),
      Q => result_DDR_F2(5),
      R => '0'
    );
\result_DDR_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(6),
      Q => result_DDR_F2(6),
      R => '0'
    );
\result_DDR_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(7),
      Q => result_DDR_F2(7),
      R => '0'
    );
\result_DDR_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(8),
      Q => result_DDR_F2(8),
      R => '0'
    );
\result_DDR_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(9),
      Q => result_DDR_F2(9),
      R => '0'
    );
\result_DDR_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(0),
      Q => result_DDR_G1(0),
      R => '0'
    );
\result_DDR_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(10),
      Q => result_DDR_G1(10),
      R => '0'
    );
\result_DDR_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(11),
      Q => result_DDR_G1(11),
      R => '0'
    );
\result_DDR_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(12),
      Q => result_DDR_G1(12),
      R => '0'
    );
\result_DDR_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(13),
      Q => result_DDR_G1(13),
      R => '0'
    );
\result_DDR_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(14),
      Q => result_DDR_G1(14),
      R => '0'
    );
\result_DDR_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(15),
      Q => result_DDR_G1(15),
      R => '0'
    );
\result_DDR_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(1),
      Q => result_DDR_G1(1),
      R => '0'
    );
\result_DDR_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(2),
      Q => result_DDR_G1(2),
      R => '0'
    );
\result_DDR_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(3),
      Q => result_DDR_G1(3),
      R => '0'
    );
\result_DDR_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(4),
      Q => result_DDR_G1(4),
      R => '0'
    );
\result_DDR_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(5),
      Q => result_DDR_G1(5),
      R => '0'
    );
\result_DDR_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(6),
      Q => result_DDR_G1(6),
      R => '0'
    );
\result_DDR_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(7),
      Q => result_DDR_G1(7),
      R => '0'
    );
\result_DDR_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(8),
      Q => result_DDR_G1(8),
      R => '0'
    );
\result_DDR_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(9),
      Q => result_DDR_G1(9),
      R => '0'
    );
\result_DDR_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(0),
      Q => result_DDR_G2(0),
      R => '0'
    );
\result_DDR_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(10),
      Q => result_DDR_G2(10),
      R => '0'
    );
\result_DDR_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(11),
      Q => result_DDR_G2(11),
      R => '0'
    );
\result_DDR_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(12),
      Q => result_DDR_G2(12),
      R => '0'
    );
\result_DDR_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(13),
      Q => result_DDR_G2(13),
      R => '0'
    );
\result_DDR_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(14),
      Q => result_DDR_G2(14),
      R => '0'
    );
\result_DDR_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(15),
      Q => result_DDR_G2(15),
      R => '0'
    );
\result_DDR_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(1),
      Q => result_DDR_G2(1),
      R => '0'
    );
\result_DDR_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(2),
      Q => result_DDR_G2(2),
      R => '0'
    );
\result_DDR_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(3),
      Q => result_DDR_G2(3),
      R => '0'
    );
\result_DDR_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(4),
      Q => result_DDR_G2(4),
      R => '0'
    );
\result_DDR_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(5),
      Q => result_DDR_G2(5),
      R => '0'
    );
\result_DDR_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(6),
      Q => result_DDR_G2(6),
      R => '0'
    );
\result_DDR_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(7),
      Q => result_DDR_G2(7),
      R => '0'
    );
\result_DDR_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(8),
      Q => result_DDR_G2(8),
      R => '0'
    );
\result_DDR_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(9),
      Q => result_DDR_G2(9),
      R => '0'
    );
\result_DDR_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(0),
      Q => result_DDR_H1(0),
      R => '0'
    );
\result_DDR_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(10),
      Q => result_DDR_H1(10),
      R => '0'
    );
\result_DDR_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(11),
      Q => result_DDR_H1(11),
      R => '0'
    );
\result_DDR_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(12),
      Q => result_DDR_H1(12),
      R => '0'
    );
\result_DDR_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(13),
      Q => result_DDR_H1(13),
      R => '0'
    );
\result_DDR_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(14),
      Q => result_DDR_H1(14),
      R => '0'
    );
\result_DDR_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(15),
      Q => result_DDR_H1(15),
      R => '0'
    );
\result_DDR_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(1),
      Q => result_DDR_H1(1),
      R => '0'
    );
\result_DDR_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(2),
      Q => result_DDR_H1(2),
      R => '0'
    );
\result_DDR_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(3),
      Q => result_DDR_H1(3),
      R => '0'
    );
\result_DDR_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(4),
      Q => result_DDR_H1(4),
      R => '0'
    );
\result_DDR_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(5),
      Q => result_DDR_H1(5),
      R => '0'
    );
\result_DDR_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(6),
      Q => result_DDR_H1(6),
      R => '0'
    );
\result_DDR_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(7),
      Q => result_DDR_H1(7),
      R => '0'
    );
\result_DDR_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(8),
      Q => result_DDR_H1(8),
      R => '0'
    );
\result_DDR_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(9),
      Q => result_DDR_H1(9),
      R => '0'
    );
\result_DDR_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(0),
      Q => result_DDR_H2(0),
      R => '0'
    );
\result_DDR_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(10),
      Q => result_DDR_H2(10),
      R => '0'
    );
\result_DDR_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(11),
      Q => result_DDR_H2(11),
      R => '0'
    );
\result_DDR_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(12),
      Q => result_DDR_H2(12),
      R => '0'
    );
\result_DDR_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(13),
      Q => result_DDR_H2(13),
      R => '0'
    );
\result_DDR_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(14),
      Q => result_DDR_H2(14),
      R => '0'
    );
\result_DDR_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(15),
      Q => result_DDR_H2(15),
      R => '0'
    );
\result_DDR_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(1),
      Q => result_DDR_H2(1),
      R => '0'
    );
\result_DDR_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(2),
      Q => result_DDR_H2(2),
      R => '0'
    );
\result_DDR_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(3),
      Q => result_DDR_H2(3),
      R => '0'
    );
\result_DDR_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(4),
      Q => result_DDR_H2(4),
      R => '0'
    );
\result_DDR_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(5),
      Q => result_DDR_H2(5),
      R => '0'
    );
\result_DDR_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(6),
      Q => result_DDR_H2(6),
      R => '0'
    );
\result_DDR_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(7),
      Q => result_DDR_H2(7),
      R => '0'
    );
\result_DDR_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(8),
      Q => result_DDR_H2(8),
      R => '0'
    );
\result_DDR_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(9),
      Q => result_DDR_H2(9),
      R => '0'
    );
\result_DDR_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(0),
      Q => result_DDR_I1(0),
      R => '0'
    );
\result_DDR_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(10),
      Q => result_DDR_I1(10),
      R => '0'
    );
\result_DDR_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(11),
      Q => result_DDR_I1(11),
      R => '0'
    );
\result_DDR_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(12),
      Q => result_DDR_I1(12),
      R => '0'
    );
\result_DDR_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(13),
      Q => result_DDR_I1(13),
      R => '0'
    );
\result_DDR_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(14),
      Q => result_DDR_I1(14),
      R => '0'
    );
\result_DDR_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(15),
      Q => result_DDR_I1(15),
      R => '0'
    );
\result_DDR_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(1),
      Q => result_DDR_I1(1),
      R => '0'
    );
\result_DDR_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(2),
      Q => result_DDR_I1(2),
      R => '0'
    );
\result_DDR_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(3),
      Q => result_DDR_I1(3),
      R => '0'
    );
\result_DDR_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(4),
      Q => result_DDR_I1(4),
      R => '0'
    );
\result_DDR_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(5),
      Q => result_DDR_I1(5),
      R => '0'
    );
\result_DDR_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(6),
      Q => result_DDR_I1(6),
      R => '0'
    );
\result_DDR_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(7),
      Q => result_DDR_I1(7),
      R => '0'
    );
\result_DDR_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(8),
      Q => result_DDR_I1(8),
      R => '0'
    );
\result_DDR_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(9),
      Q => result_DDR_I1(9),
      R => '0'
    );
\result_DDR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(0),
      Q => result_DDR_I2(0),
      R => '0'
    );
\result_DDR_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(10),
      Q => result_DDR_I2(10),
      R => '0'
    );
\result_DDR_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(11),
      Q => result_DDR_I2(11),
      R => '0'
    );
\result_DDR_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(12),
      Q => result_DDR_I2(12),
      R => '0'
    );
\result_DDR_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(13),
      Q => result_DDR_I2(13),
      R => '0'
    );
\result_DDR_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(14),
      Q => result_DDR_I2(14),
      R => '0'
    );
\result_DDR_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(15),
      Q => result_DDR_I2(15),
      R => '0'
    );
\result_DDR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(1),
      Q => result_DDR_I2(1),
      R => '0'
    );
\result_DDR_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(2),
      Q => result_DDR_I2(2),
      R => '0'
    );
\result_DDR_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(3),
      Q => result_DDR_I2(3),
      R => '0'
    );
\result_DDR_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(4),
      Q => result_DDR_I2(4),
      R => '0'
    );
\result_DDR_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(5),
      Q => result_DDR_I2(5),
      R => '0'
    );
\result_DDR_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(6),
      Q => result_DDR_I2(6),
      R => '0'
    );
\result_DDR_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(7),
      Q => result_DDR_I2(7),
      R => '0'
    );
\result_DDR_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(8),
      Q => result_DDR_I2(8),
      R => '0'
    );
\result_DDR_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(9),
      Q => result_DDR_I2(9),
      R => '0'
    );
\result_DDR_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(0),
      Q => result_DDR_J1(0),
      R => '0'
    );
\result_DDR_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(10),
      Q => result_DDR_J1(10),
      R => '0'
    );
\result_DDR_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(11),
      Q => result_DDR_J1(11),
      R => '0'
    );
\result_DDR_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(12),
      Q => result_DDR_J1(12),
      R => '0'
    );
\result_DDR_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(13),
      Q => result_DDR_J1(13),
      R => '0'
    );
\result_DDR_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(14),
      Q => result_DDR_J1(14),
      R => '0'
    );
\result_DDR_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(15),
      Q => result_DDR_J1(15),
      R => '0'
    );
\result_DDR_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(1),
      Q => result_DDR_J1(1),
      R => '0'
    );
\result_DDR_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(2),
      Q => result_DDR_J1(2),
      R => '0'
    );
\result_DDR_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(3),
      Q => result_DDR_J1(3),
      R => '0'
    );
\result_DDR_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(4),
      Q => result_DDR_J1(4),
      R => '0'
    );
\result_DDR_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(5),
      Q => result_DDR_J1(5),
      R => '0'
    );
\result_DDR_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(6),
      Q => result_DDR_J1(6),
      R => '0'
    );
\result_DDR_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(7),
      Q => result_DDR_J1(7),
      R => '0'
    );
\result_DDR_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(8),
      Q => result_DDR_J1(8),
      R => '0'
    );
\result_DDR_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(9),
      Q => result_DDR_J1(9),
      R => '0'
    );
\result_DDR_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(0),
      Q => result_DDR_J2(0),
      R => '0'
    );
\result_DDR_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(10),
      Q => result_DDR_J2(10),
      R => '0'
    );
\result_DDR_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(11),
      Q => result_DDR_J2(11),
      R => '0'
    );
\result_DDR_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(12),
      Q => result_DDR_J2(12),
      R => '0'
    );
\result_DDR_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(13),
      Q => result_DDR_J2(13),
      R => '0'
    );
\result_DDR_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(14),
      Q => result_DDR_J2(14),
      R => '0'
    );
\result_DDR_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(15),
      Q => result_DDR_J2(15),
      R => '0'
    );
\result_DDR_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(1),
      Q => result_DDR_J2(1),
      R => '0'
    );
\result_DDR_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(2),
      Q => result_DDR_J2(2),
      R => '0'
    );
\result_DDR_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(3),
      Q => result_DDR_J2(3),
      R => '0'
    );
\result_DDR_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(4),
      Q => result_DDR_J2(4),
      R => '0'
    );
\result_DDR_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(5),
      Q => result_DDR_J2(5),
      R => '0'
    );
\result_DDR_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(6),
      Q => result_DDR_J2(6),
      R => '0'
    );
\result_DDR_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(7),
      Q => result_DDR_J2(7),
      R => '0'
    );
\result_DDR_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(8),
      Q => result_DDR_J2(8),
      R => '0'
    );
\result_DDR_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(9),
      Q => result_DDR_J2(9),
      R => '0'
    );
\result_DDR_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(0),
      Q => result_DDR_K1(0),
      R => '0'
    );
\result_DDR_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(10),
      Q => result_DDR_K1(10),
      R => '0'
    );
\result_DDR_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(11),
      Q => result_DDR_K1(11),
      R => '0'
    );
\result_DDR_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(12),
      Q => result_DDR_K1(12),
      R => '0'
    );
\result_DDR_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(13),
      Q => result_DDR_K1(13),
      R => '0'
    );
\result_DDR_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(14),
      Q => result_DDR_K1(14),
      R => '0'
    );
\result_DDR_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(15),
      Q => result_DDR_K1(15),
      R => '0'
    );
\result_DDR_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(1),
      Q => result_DDR_K1(1),
      R => '0'
    );
\result_DDR_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(2),
      Q => result_DDR_K1(2),
      R => '0'
    );
\result_DDR_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(3),
      Q => result_DDR_K1(3),
      R => '0'
    );
\result_DDR_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(4),
      Q => result_DDR_K1(4),
      R => '0'
    );
\result_DDR_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(5),
      Q => result_DDR_K1(5),
      R => '0'
    );
\result_DDR_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(6),
      Q => result_DDR_K1(6),
      R => '0'
    );
\result_DDR_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(7),
      Q => result_DDR_K1(7),
      R => '0'
    );
\result_DDR_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(8),
      Q => result_DDR_K1(8),
      R => '0'
    );
\result_DDR_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(9),
      Q => result_DDR_K1(9),
      R => '0'
    );
\result_DDR_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(0),
      Q => result_DDR_K2(0),
      R => '0'
    );
\result_DDR_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(10),
      Q => result_DDR_K2(10),
      R => '0'
    );
\result_DDR_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(11),
      Q => result_DDR_K2(11),
      R => '0'
    );
\result_DDR_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(12),
      Q => result_DDR_K2(12),
      R => '0'
    );
\result_DDR_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(13),
      Q => result_DDR_K2(13),
      R => '0'
    );
\result_DDR_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(14),
      Q => result_DDR_K2(14),
      R => '0'
    );
\result_DDR_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(15),
      Q => result_DDR_K2(15),
      R => '0'
    );
\result_DDR_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(1),
      Q => result_DDR_K2(1),
      R => '0'
    );
\result_DDR_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(2),
      Q => result_DDR_K2(2),
      R => '0'
    );
\result_DDR_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(3),
      Q => result_DDR_K2(3),
      R => '0'
    );
\result_DDR_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(4),
      Q => result_DDR_K2(4),
      R => '0'
    );
\result_DDR_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(5),
      Q => result_DDR_K2(5),
      R => '0'
    );
\result_DDR_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(6),
      Q => result_DDR_K2(6),
      R => '0'
    );
\result_DDR_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(7),
      Q => result_DDR_K2(7),
      R => '0'
    );
\result_DDR_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(8),
      Q => result_DDR_K2(8),
      R => '0'
    );
\result_DDR_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(9),
      Q => result_DDR_K2(9),
      R => '0'
    );
\result_DDR_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(0),
      Q => result_DDR_L1(0),
      R => '0'
    );
\result_DDR_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(10),
      Q => result_DDR_L1(10),
      R => '0'
    );
\result_DDR_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(11),
      Q => result_DDR_L1(11),
      R => '0'
    );
\result_DDR_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(12),
      Q => result_DDR_L1(12),
      R => '0'
    );
\result_DDR_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(13),
      Q => result_DDR_L1(13),
      R => '0'
    );
\result_DDR_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(14),
      Q => result_DDR_L1(14),
      R => '0'
    );
\result_DDR_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(15),
      Q => result_DDR_L1(15),
      R => '0'
    );
\result_DDR_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(1),
      Q => result_DDR_L1(1),
      R => '0'
    );
\result_DDR_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(2),
      Q => result_DDR_L1(2),
      R => '0'
    );
\result_DDR_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(3),
      Q => result_DDR_L1(3),
      R => '0'
    );
\result_DDR_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(4),
      Q => result_DDR_L1(4),
      R => '0'
    );
\result_DDR_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(5),
      Q => result_DDR_L1(5),
      R => '0'
    );
\result_DDR_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(6),
      Q => result_DDR_L1(6),
      R => '0'
    );
\result_DDR_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(7),
      Q => result_DDR_L1(7),
      R => '0'
    );
\result_DDR_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(8),
      Q => result_DDR_L1(8),
      R => '0'
    );
\result_DDR_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(9),
      Q => result_DDR_L1(9),
      R => '0'
    );
\result_DDR_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(0),
      Q => result_DDR_L2(0),
      R => '0'
    );
\result_DDR_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(10),
      Q => result_DDR_L2(10),
      R => '0'
    );
\result_DDR_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(11),
      Q => result_DDR_L2(11),
      R => '0'
    );
\result_DDR_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(12),
      Q => result_DDR_L2(12),
      R => '0'
    );
\result_DDR_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(13),
      Q => result_DDR_L2(13),
      R => '0'
    );
\result_DDR_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(14),
      Q => result_DDR_L2(14),
      R => '0'
    );
\result_DDR_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(15),
      Q => result_DDR_L2(15),
      R => '0'
    );
\result_DDR_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(1),
      Q => result_DDR_L2(1),
      R => '0'
    );
\result_DDR_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(2),
      Q => result_DDR_L2(2),
      R => '0'
    );
\result_DDR_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(3),
      Q => result_DDR_L2(3),
      R => '0'
    );
\result_DDR_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(4),
      Q => result_DDR_L2(4),
      R => '0'
    );
\result_DDR_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(5),
      Q => result_DDR_L2(5),
      R => '0'
    );
\result_DDR_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(6),
      Q => result_DDR_L2(6),
      R => '0'
    );
\result_DDR_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(7),
      Q => result_DDR_L2(7),
      R => '0'
    );
\result_DDR_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(8),
      Q => result_DDR_L2(8),
      R => '0'
    );
\result_DDR_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(9),
      Q => result_DDR_L2(9),
      R => '0'
    );
\result_DDR_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(0),
      Q => result_DDR_M1(0),
      R => '0'
    );
\result_DDR_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(10),
      Q => result_DDR_M1(10),
      R => '0'
    );
\result_DDR_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(11),
      Q => result_DDR_M1(11),
      R => '0'
    );
\result_DDR_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(12),
      Q => result_DDR_M1(12),
      R => '0'
    );
\result_DDR_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(13),
      Q => result_DDR_M1(13),
      R => '0'
    );
\result_DDR_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(14),
      Q => result_DDR_M1(14),
      R => '0'
    );
\result_DDR_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(15),
      Q => result_DDR_M1(15),
      R => '0'
    );
\result_DDR_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(1),
      Q => result_DDR_M1(1),
      R => '0'
    );
\result_DDR_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(2),
      Q => result_DDR_M1(2),
      R => '0'
    );
\result_DDR_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(3),
      Q => result_DDR_M1(3),
      R => '0'
    );
\result_DDR_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(4),
      Q => result_DDR_M1(4),
      R => '0'
    );
\result_DDR_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(5),
      Q => result_DDR_M1(5),
      R => '0'
    );
\result_DDR_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(6),
      Q => result_DDR_M1(6),
      R => '0'
    );
\result_DDR_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(7),
      Q => result_DDR_M1(7),
      R => '0'
    );
\result_DDR_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(8),
      Q => result_DDR_M1(8),
      R => '0'
    );
\result_DDR_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(9),
      Q => result_DDR_M1(9),
      R => '0'
    );
\result_DDR_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(0),
      Q => result_DDR_M2(0),
      R => '0'
    );
\result_DDR_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(10),
      Q => result_DDR_M2(10),
      R => '0'
    );
\result_DDR_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(11),
      Q => result_DDR_M2(11),
      R => '0'
    );
\result_DDR_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(12),
      Q => result_DDR_M2(12),
      R => '0'
    );
\result_DDR_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(13),
      Q => result_DDR_M2(13),
      R => '0'
    );
\result_DDR_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(14),
      Q => result_DDR_M2(14),
      R => '0'
    );
\result_DDR_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(15),
      Q => result_DDR_M2(15),
      R => '0'
    );
\result_DDR_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(1),
      Q => result_DDR_M2(1),
      R => '0'
    );
\result_DDR_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(2),
      Q => result_DDR_M2(2),
      R => '0'
    );
\result_DDR_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(3),
      Q => result_DDR_M2(3),
      R => '0'
    );
\result_DDR_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(4),
      Q => result_DDR_M2(4),
      R => '0'
    );
\result_DDR_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(5),
      Q => result_DDR_M2(5),
      R => '0'
    );
\result_DDR_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(6),
      Q => result_DDR_M2(6),
      R => '0'
    );
\result_DDR_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(7),
      Q => result_DDR_M2(7),
      R => '0'
    );
\result_DDR_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(8),
      Q => result_DDR_M2(8),
      R => '0'
    );
\result_DDR_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(9),
      Q => result_DDR_M2(9),
      R => '0'
    );
\result_DDR_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(0),
      Q => result_DDR_N1(0),
      R => '0'
    );
\result_DDR_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(10),
      Q => result_DDR_N1(10),
      R => '0'
    );
\result_DDR_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(11),
      Q => result_DDR_N1(11),
      R => '0'
    );
\result_DDR_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(12),
      Q => result_DDR_N1(12),
      R => '0'
    );
\result_DDR_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(13),
      Q => result_DDR_N1(13),
      R => '0'
    );
\result_DDR_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(14),
      Q => result_DDR_N1(14),
      R => '0'
    );
\result_DDR_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(15),
      Q => result_DDR_N1(15),
      R => '0'
    );
\result_DDR_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(1),
      Q => result_DDR_N1(1),
      R => '0'
    );
\result_DDR_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(2),
      Q => result_DDR_N1(2),
      R => '0'
    );
\result_DDR_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(3),
      Q => result_DDR_N1(3),
      R => '0'
    );
\result_DDR_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(4),
      Q => result_DDR_N1(4),
      R => '0'
    );
\result_DDR_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(5),
      Q => result_DDR_N1(5),
      R => '0'
    );
\result_DDR_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(6),
      Q => result_DDR_N1(6),
      R => '0'
    );
\result_DDR_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(7),
      Q => result_DDR_N1(7),
      R => '0'
    );
\result_DDR_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(8),
      Q => result_DDR_N1(8),
      R => '0'
    );
\result_DDR_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(9),
      Q => result_DDR_N1(9),
      R => '0'
    );
\result_DDR_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(0),
      Q => result_DDR_N2(0),
      R => '0'
    );
\result_DDR_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(10),
      Q => result_DDR_N2(10),
      R => '0'
    );
\result_DDR_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(11),
      Q => result_DDR_N2(11),
      R => '0'
    );
\result_DDR_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(12),
      Q => result_DDR_N2(12),
      R => '0'
    );
\result_DDR_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(13),
      Q => result_DDR_N2(13),
      R => '0'
    );
\result_DDR_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(14),
      Q => result_DDR_N2(14),
      R => '0'
    );
\result_DDR_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(15),
      Q => result_DDR_N2(15),
      R => '0'
    );
\result_DDR_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(1),
      Q => result_DDR_N2(1),
      R => '0'
    );
\result_DDR_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(2),
      Q => result_DDR_N2(2),
      R => '0'
    );
\result_DDR_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(3),
      Q => result_DDR_N2(3),
      R => '0'
    );
\result_DDR_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(4),
      Q => result_DDR_N2(4),
      R => '0'
    );
\result_DDR_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(5),
      Q => result_DDR_N2(5),
      R => '0'
    );
\result_DDR_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(6),
      Q => result_DDR_N2(6),
      R => '0'
    );
\result_DDR_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(7),
      Q => result_DDR_N2(7),
      R => '0'
    );
\result_DDR_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(8),
      Q => result_DDR_N2(8),
      R => '0'
    );
\result_DDR_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(9),
      Q => result_DDR_N2(9),
      R => '0'
    );
\result_DDR_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(0),
      Q => result_DDR_O1(0),
      R => '0'
    );
\result_DDR_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(10),
      Q => result_DDR_O1(10),
      R => '0'
    );
\result_DDR_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(11),
      Q => result_DDR_O1(11),
      R => '0'
    );
\result_DDR_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(12),
      Q => result_DDR_O1(12),
      R => '0'
    );
\result_DDR_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(13),
      Q => result_DDR_O1(13),
      R => '0'
    );
\result_DDR_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(14),
      Q => result_DDR_O1(14),
      R => '0'
    );
\result_DDR_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(15),
      Q => result_DDR_O1(15),
      R => '0'
    );
\result_DDR_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(1),
      Q => result_DDR_O1(1),
      R => '0'
    );
\result_DDR_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(2),
      Q => result_DDR_O1(2),
      R => '0'
    );
\result_DDR_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(3),
      Q => result_DDR_O1(3),
      R => '0'
    );
\result_DDR_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(4),
      Q => result_DDR_O1(4),
      R => '0'
    );
\result_DDR_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(5),
      Q => result_DDR_O1(5),
      R => '0'
    );
\result_DDR_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(6),
      Q => result_DDR_O1(6),
      R => '0'
    );
\result_DDR_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(7),
      Q => result_DDR_O1(7),
      R => '0'
    );
\result_DDR_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(8),
      Q => result_DDR_O1(8),
      R => '0'
    );
\result_DDR_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(9),
      Q => result_DDR_O1(9),
      R => '0'
    );
\result_DDR_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(0),
      Q => result_DDR_O2(0),
      R => '0'
    );
\result_DDR_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(10),
      Q => result_DDR_O2(10),
      R => '0'
    );
\result_DDR_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(11),
      Q => result_DDR_O2(11),
      R => '0'
    );
\result_DDR_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(12),
      Q => result_DDR_O2(12),
      R => '0'
    );
\result_DDR_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(13),
      Q => result_DDR_O2(13),
      R => '0'
    );
\result_DDR_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(14),
      Q => result_DDR_O2(14),
      R => '0'
    );
\result_DDR_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(15),
      Q => result_DDR_O2(15),
      R => '0'
    );
\result_DDR_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(1),
      Q => result_DDR_O2(1),
      R => '0'
    );
\result_DDR_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(2),
      Q => result_DDR_O2(2),
      R => '0'
    );
\result_DDR_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(3),
      Q => result_DDR_O2(3),
      R => '0'
    );
\result_DDR_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(4),
      Q => result_DDR_O2(4),
      R => '0'
    );
\result_DDR_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(5),
      Q => result_DDR_O2(5),
      R => '0'
    );
\result_DDR_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(6),
      Q => result_DDR_O2(6),
      R => '0'
    );
\result_DDR_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(7),
      Q => result_DDR_O2(7),
      R => '0'
    );
\result_DDR_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(8),
      Q => result_DDR_O2(8),
      R => '0'
    );
\result_DDR_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(9),
      Q => result_DDR_O2(9),
      R => '0'
    );
\result_DDR_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(0),
      Q => result_DDR_P1(0),
      R => '0'
    );
\result_DDR_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(10),
      Q => result_DDR_P1(10),
      R => '0'
    );
\result_DDR_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(11),
      Q => result_DDR_P1(11),
      R => '0'
    );
\result_DDR_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(12),
      Q => result_DDR_P1(12),
      R => '0'
    );
\result_DDR_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(13),
      Q => result_DDR_P1(13),
      R => '0'
    );
\result_DDR_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(14),
      Q => result_DDR_P1(14),
      R => '0'
    );
\result_DDR_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(15),
      Q => result_DDR_P1(15),
      R => '0'
    );
\result_DDR_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(1),
      Q => result_DDR_P1(1),
      R => '0'
    );
\result_DDR_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(2),
      Q => result_DDR_P1(2),
      R => '0'
    );
\result_DDR_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(3),
      Q => result_DDR_P1(3),
      R => '0'
    );
\result_DDR_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(4),
      Q => result_DDR_P1(4),
      R => '0'
    );
\result_DDR_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(5),
      Q => result_DDR_P1(5),
      R => '0'
    );
\result_DDR_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(6),
      Q => result_DDR_P1(6),
      R => '0'
    );
\result_DDR_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(7),
      Q => result_DDR_P1(7),
      R => '0'
    );
\result_DDR_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(8),
      Q => result_DDR_P1(8),
      R => '0'
    );
\result_DDR_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(9),
      Q => result_DDR_P1(9),
      R => '0'
    );
\result_DDR_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(0),
      Q => result_DDR_P2(0),
      R => '0'
    );
\result_DDR_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(10),
      Q => result_DDR_P2(10),
      R => '0'
    );
\result_DDR_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(11),
      Q => result_DDR_P2(11),
      R => '0'
    );
\result_DDR_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(12),
      Q => result_DDR_P2(12),
      R => '0'
    );
\result_DDR_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(13),
      Q => result_DDR_P2(13),
      R => '0'
    );
\result_DDR_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(14),
      Q => result_DDR_P2(14),
      R => '0'
    );
\result_DDR_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(15),
      Q => result_DDR_P2(15),
      R => '0'
    );
\result_DDR_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(1),
      Q => result_DDR_P2(1),
      R => '0'
    );
\result_DDR_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(2),
      Q => result_DDR_P2(2),
      R => '0'
    );
\result_DDR_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(3),
      Q => result_DDR_P2(3),
      R => '0'
    );
\result_DDR_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(4),
      Q => result_DDR_P2(4),
      R => '0'
    );
\result_DDR_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(5),
      Q => result_DDR_P2(5),
      R => '0'
    );
\result_DDR_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(6),
      Q => result_DDR_P2(6),
      R => '0'
    );
\result_DDR_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(7),
      Q => result_DDR_P2(7),
      R => '0'
    );
\result_DDR_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(8),
      Q => result_DDR_P2(8),
      R => '0'
    );
\result_DDR_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(9),
      Q => result_DDR_P2(9),
      R => '0'
    );
\result_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(0),
      Q => result_E1(0),
      R => '0'
    );
\result_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(10),
      Q => result_E1(10),
      R => '0'
    );
\result_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(11),
      Q => result_E1(11),
      R => '0'
    );
\result_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(12),
      Q => result_E1(12),
      R => '0'
    );
\result_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(13),
      Q => result_E1(13),
      R => '0'
    );
\result_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(14),
      Q => result_E1(14),
      R => '0'
    );
\result_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(15),
      Q => result_E1(15),
      R => '0'
    );
\result_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(1),
      Q => result_E1(1),
      R => '0'
    );
\result_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(2),
      Q => result_E1(2),
      R => '0'
    );
\result_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(3),
      Q => result_E1(3),
      R => '0'
    );
\result_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(4),
      Q => result_E1(4),
      R => '0'
    );
\result_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(5),
      Q => result_E1(5),
      R => '0'
    );
\result_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(6),
      Q => result_E1(6),
      R => '0'
    );
\result_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(7),
      Q => result_E1(7),
      R => '0'
    );
\result_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(8),
      Q => result_E1(8),
      R => '0'
    );
\result_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(9),
      Q => result_E1(9),
      R => '0'
    );
\result_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(0),
      Q => result_E2(0),
      R => '0'
    );
\result_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(10),
      Q => result_E2(10),
      R => '0'
    );
\result_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(11),
      Q => result_E2(11),
      R => '0'
    );
\result_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(12),
      Q => result_E2(12),
      R => '0'
    );
\result_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(13),
      Q => result_E2(13),
      R => '0'
    );
\result_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(14),
      Q => result_E2(14),
      R => '0'
    );
\result_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(15),
      Q => result_E2(15),
      R => '0'
    );
\result_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(1),
      Q => result_E2(1),
      R => '0'
    );
\result_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(2),
      Q => result_E2(2),
      R => '0'
    );
\result_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(3),
      Q => result_E2(3),
      R => '0'
    );
\result_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(4),
      Q => result_E2(4),
      R => '0'
    );
\result_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(5),
      Q => result_E2(5),
      R => '0'
    );
\result_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(6),
      Q => result_E2(6),
      R => '0'
    );
\result_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(7),
      Q => result_E2(7),
      R => '0'
    );
\result_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(8),
      Q => result_E2(8),
      R => '0'
    );
\result_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(9),
      Q => result_E2(9),
      R => '0'
    );
\result_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(0),
      Q => result_F1(0),
      R => '0'
    );
\result_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(10),
      Q => result_F1(10),
      R => '0'
    );
\result_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(11),
      Q => result_F1(11),
      R => '0'
    );
\result_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(12),
      Q => result_F1(12),
      R => '0'
    );
\result_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(13),
      Q => result_F1(13),
      R => '0'
    );
\result_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(14),
      Q => result_F1(14),
      R => '0'
    );
\result_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(15),
      Q => result_F1(15),
      R => '0'
    );
\result_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(1),
      Q => result_F1(1),
      R => '0'
    );
\result_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(2),
      Q => result_F1(2),
      R => '0'
    );
\result_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(3),
      Q => result_F1(3),
      R => '0'
    );
\result_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(4),
      Q => result_F1(4),
      R => '0'
    );
\result_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(5),
      Q => result_F1(5),
      R => '0'
    );
\result_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(6),
      Q => result_F1(6),
      R => '0'
    );
\result_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(7),
      Q => result_F1(7),
      R => '0'
    );
\result_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(8),
      Q => result_F1(8),
      R => '0'
    );
\result_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(9),
      Q => result_F1(9),
      R => '0'
    );
\result_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(0),
      Q => result_F2(0),
      R => '0'
    );
\result_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(10),
      Q => result_F2(10),
      R => '0'
    );
\result_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(11),
      Q => result_F2(11),
      R => '0'
    );
\result_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(12),
      Q => result_F2(12),
      R => '0'
    );
\result_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(13),
      Q => result_F2(13),
      R => '0'
    );
\result_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(14),
      Q => result_F2(14),
      R => '0'
    );
\result_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(15),
      Q => result_F2(15),
      R => '0'
    );
\result_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(1),
      Q => result_F2(1),
      R => '0'
    );
\result_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(2),
      Q => result_F2(2),
      R => '0'
    );
\result_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(3),
      Q => result_F2(3),
      R => '0'
    );
\result_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(4),
      Q => result_F2(4),
      R => '0'
    );
\result_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(5),
      Q => result_F2(5),
      R => '0'
    );
\result_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(6),
      Q => result_F2(6),
      R => '0'
    );
\result_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(7),
      Q => result_F2(7),
      R => '0'
    );
\result_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(8),
      Q => result_F2(8),
      R => '0'
    );
\result_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(9),
      Q => result_F2(9),
      R => '0'
    );
\result_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(0),
      Q => result_G1(0),
      R => '0'
    );
\result_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(10),
      Q => result_G1(10),
      R => '0'
    );
\result_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(11),
      Q => result_G1(11),
      R => '0'
    );
\result_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(12),
      Q => result_G1(12),
      R => '0'
    );
\result_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(13),
      Q => result_G1(13),
      R => '0'
    );
\result_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(14),
      Q => result_G1(14),
      R => '0'
    );
\result_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(15),
      Q => result_G1(15),
      R => '0'
    );
\result_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(1),
      Q => result_G1(1),
      R => '0'
    );
\result_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(2),
      Q => result_G1(2),
      R => '0'
    );
\result_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(3),
      Q => result_G1(3),
      R => '0'
    );
\result_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(4),
      Q => result_G1(4),
      R => '0'
    );
\result_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(5),
      Q => result_G1(5),
      R => '0'
    );
\result_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(6),
      Q => result_G1(6),
      R => '0'
    );
\result_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(7),
      Q => result_G1(7),
      R => '0'
    );
\result_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(8),
      Q => result_G1(8),
      R => '0'
    );
\result_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(9),
      Q => result_G1(9),
      R => '0'
    );
\result_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(0),
      Q => result_G2(0),
      R => '0'
    );
\result_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(10),
      Q => result_G2(10),
      R => '0'
    );
\result_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(11),
      Q => result_G2(11),
      R => '0'
    );
\result_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(12),
      Q => result_G2(12),
      R => '0'
    );
\result_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(13),
      Q => result_G2(13),
      R => '0'
    );
\result_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(14),
      Q => result_G2(14),
      R => '0'
    );
\result_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(15),
      Q => result_G2(15),
      R => '0'
    );
\result_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(1),
      Q => result_G2(1),
      R => '0'
    );
\result_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(2),
      Q => result_G2(2),
      R => '0'
    );
\result_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(3),
      Q => result_G2(3),
      R => '0'
    );
\result_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(4),
      Q => result_G2(4),
      R => '0'
    );
\result_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(5),
      Q => result_G2(5),
      R => '0'
    );
\result_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(6),
      Q => result_G2(6),
      R => '0'
    );
\result_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(7),
      Q => result_G2(7),
      R => '0'
    );
\result_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(8),
      Q => result_G2(8),
      R => '0'
    );
\result_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(9),
      Q => result_G2(9),
      R => '0'
    );
\result_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(0),
      Q => result_H1(0),
      R => '0'
    );
\result_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(10),
      Q => result_H1(10),
      R => '0'
    );
\result_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(11),
      Q => result_H1(11),
      R => '0'
    );
\result_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(12),
      Q => result_H1(12),
      R => '0'
    );
\result_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(13),
      Q => result_H1(13),
      R => '0'
    );
\result_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(14),
      Q => result_H1(14),
      R => '0'
    );
\result_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(15),
      Q => result_H1(15),
      R => '0'
    );
\result_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(1),
      Q => result_H1(1),
      R => '0'
    );
\result_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(2),
      Q => result_H1(2),
      R => '0'
    );
\result_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(3),
      Q => result_H1(3),
      R => '0'
    );
\result_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(4),
      Q => result_H1(4),
      R => '0'
    );
\result_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(5),
      Q => result_H1(5),
      R => '0'
    );
\result_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(6),
      Q => result_H1(6),
      R => '0'
    );
\result_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(7),
      Q => result_H1(7),
      R => '0'
    );
\result_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(8),
      Q => result_H1(8),
      R => '0'
    );
\result_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(9),
      Q => result_H1(9),
      R => '0'
    );
\result_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(0),
      Q => result_H2(0),
      R => '0'
    );
\result_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(10),
      Q => result_H2(10),
      R => '0'
    );
\result_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(11),
      Q => result_H2(11),
      R => '0'
    );
\result_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(12),
      Q => result_H2(12),
      R => '0'
    );
\result_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(13),
      Q => result_H2(13),
      R => '0'
    );
\result_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(14),
      Q => result_H2(14),
      R => '0'
    );
\result_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(15),
      Q => result_H2(15),
      R => '0'
    );
\result_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(1),
      Q => result_H2(1),
      R => '0'
    );
\result_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(2),
      Q => result_H2(2),
      R => '0'
    );
\result_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(3),
      Q => result_H2(3),
      R => '0'
    );
\result_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(4),
      Q => result_H2(4),
      R => '0'
    );
\result_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(5),
      Q => result_H2(5),
      R => '0'
    );
\result_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(6),
      Q => result_H2(6),
      R => '0'
    );
\result_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(7),
      Q => result_H2(7),
      R => '0'
    );
\result_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(8),
      Q => result_H2(8),
      R => '0'
    );
\result_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(9),
      Q => result_H2(9),
      R => '0'
    );
\result_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(0),
      Q => result_I1(0),
      R => '0'
    );
\result_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(10),
      Q => result_I1(10),
      R => '0'
    );
\result_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(11),
      Q => result_I1(11),
      R => '0'
    );
\result_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(12),
      Q => result_I1(12),
      R => '0'
    );
\result_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(13),
      Q => result_I1(13),
      R => '0'
    );
\result_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(14),
      Q => result_I1(14),
      R => '0'
    );
\result_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(15),
      Q => result_I1(15),
      R => '0'
    );
\result_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(1),
      Q => result_I1(1),
      R => '0'
    );
\result_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(2),
      Q => result_I1(2),
      R => '0'
    );
\result_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(3),
      Q => result_I1(3),
      R => '0'
    );
\result_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(4),
      Q => result_I1(4),
      R => '0'
    );
\result_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(5),
      Q => result_I1(5),
      R => '0'
    );
\result_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(6),
      Q => result_I1(6),
      R => '0'
    );
\result_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(7),
      Q => result_I1(7),
      R => '0'
    );
\result_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(8),
      Q => result_I1(8),
      R => '0'
    );
\result_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(9),
      Q => result_I1(9),
      R => '0'
    );
\result_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(0),
      Q => result_I2(0),
      R => '0'
    );
\result_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(10),
      Q => result_I2(10),
      R => '0'
    );
\result_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(11),
      Q => result_I2(11),
      R => '0'
    );
\result_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(12),
      Q => result_I2(12),
      R => '0'
    );
\result_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(13),
      Q => result_I2(13),
      R => '0'
    );
\result_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(14),
      Q => result_I2(14),
      R => '0'
    );
\result_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(15),
      Q => result_I2(15),
      R => '0'
    );
\result_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(1),
      Q => result_I2(1),
      R => '0'
    );
\result_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(2),
      Q => result_I2(2),
      R => '0'
    );
\result_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(3),
      Q => result_I2(3),
      R => '0'
    );
\result_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(4),
      Q => result_I2(4),
      R => '0'
    );
\result_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(5),
      Q => result_I2(5),
      R => '0'
    );
\result_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(6),
      Q => result_I2(6),
      R => '0'
    );
\result_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(7),
      Q => result_I2(7),
      R => '0'
    );
\result_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(8),
      Q => result_I2(8),
      R => '0'
    );
\result_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(9),
      Q => result_I2(9),
      R => '0'
    );
\result_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(0),
      Q => result_J1(0),
      R => '0'
    );
\result_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(10),
      Q => result_J1(10),
      R => '0'
    );
\result_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(11),
      Q => result_J1(11),
      R => '0'
    );
\result_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(12),
      Q => result_J1(12),
      R => '0'
    );
\result_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(13),
      Q => result_J1(13),
      R => '0'
    );
\result_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(14),
      Q => result_J1(14),
      R => '0'
    );
\result_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(15),
      Q => result_J1(15),
      R => '0'
    );
\result_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(1),
      Q => result_J1(1),
      R => '0'
    );
\result_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(2),
      Q => result_J1(2),
      R => '0'
    );
\result_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(3),
      Q => result_J1(3),
      R => '0'
    );
\result_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(4),
      Q => result_J1(4),
      R => '0'
    );
\result_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(5),
      Q => result_J1(5),
      R => '0'
    );
\result_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(6),
      Q => result_J1(6),
      R => '0'
    );
\result_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(7),
      Q => result_J1(7),
      R => '0'
    );
\result_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(8),
      Q => result_J1(8),
      R => '0'
    );
\result_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(9),
      Q => result_J1(9),
      R => '0'
    );
\result_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(0),
      Q => result_J2(0),
      R => '0'
    );
\result_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(10),
      Q => result_J2(10),
      R => '0'
    );
\result_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(11),
      Q => result_J2(11),
      R => '0'
    );
\result_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(12),
      Q => result_J2(12),
      R => '0'
    );
\result_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(13),
      Q => result_J2(13),
      R => '0'
    );
\result_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(14),
      Q => result_J2(14),
      R => '0'
    );
\result_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(15),
      Q => result_J2(15),
      R => '0'
    );
\result_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(1),
      Q => result_J2(1),
      R => '0'
    );
\result_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(2),
      Q => result_J2(2),
      R => '0'
    );
\result_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(3),
      Q => result_J2(3),
      R => '0'
    );
\result_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(4),
      Q => result_J2(4),
      R => '0'
    );
\result_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(5),
      Q => result_J2(5),
      R => '0'
    );
\result_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(6),
      Q => result_J2(6),
      R => '0'
    );
\result_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(7),
      Q => result_J2(7),
      R => '0'
    );
\result_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(8),
      Q => result_J2(8),
      R => '0'
    );
\result_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(9),
      Q => result_J2(9),
      R => '0'
    );
\result_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(0),
      Q => result_K1(0),
      R => '0'
    );
\result_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(10),
      Q => result_K1(10),
      R => '0'
    );
\result_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(11),
      Q => result_K1(11),
      R => '0'
    );
\result_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(12),
      Q => result_K1(12),
      R => '0'
    );
\result_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(13),
      Q => result_K1(13),
      R => '0'
    );
\result_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(14),
      Q => result_K1(14),
      R => '0'
    );
\result_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(15),
      Q => result_K1(15),
      R => '0'
    );
\result_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(1),
      Q => result_K1(1),
      R => '0'
    );
\result_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(2),
      Q => result_K1(2),
      R => '0'
    );
\result_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(3),
      Q => result_K1(3),
      R => '0'
    );
\result_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(4),
      Q => result_K1(4),
      R => '0'
    );
\result_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(5),
      Q => result_K1(5),
      R => '0'
    );
\result_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(6),
      Q => result_K1(6),
      R => '0'
    );
\result_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(7),
      Q => result_K1(7),
      R => '0'
    );
\result_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(8),
      Q => result_K1(8),
      R => '0'
    );
\result_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(9),
      Q => result_K1(9),
      R => '0'
    );
\result_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(0),
      Q => result_K2(0),
      R => '0'
    );
\result_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(10),
      Q => result_K2(10),
      R => '0'
    );
\result_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(11),
      Q => result_K2(11),
      R => '0'
    );
\result_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(12),
      Q => result_K2(12),
      R => '0'
    );
\result_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(13),
      Q => result_K2(13),
      R => '0'
    );
\result_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(14),
      Q => result_K2(14),
      R => '0'
    );
\result_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(15),
      Q => result_K2(15),
      R => '0'
    );
\result_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(1),
      Q => result_K2(1),
      R => '0'
    );
\result_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(2),
      Q => result_K2(2),
      R => '0'
    );
\result_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(3),
      Q => result_K2(3),
      R => '0'
    );
\result_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(4),
      Q => result_K2(4),
      R => '0'
    );
\result_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(5),
      Q => result_K2(5),
      R => '0'
    );
\result_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(6),
      Q => result_K2(6),
      R => '0'
    );
\result_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(7),
      Q => result_K2(7),
      R => '0'
    );
\result_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(8),
      Q => result_K2(8),
      R => '0'
    );
\result_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(9),
      Q => result_K2(9),
      R => '0'
    );
\result_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(0),
      Q => result_L1(0),
      R => '0'
    );
\result_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(10),
      Q => result_L1(10),
      R => '0'
    );
\result_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(11),
      Q => result_L1(11),
      R => '0'
    );
\result_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(12),
      Q => result_L1(12),
      R => '0'
    );
\result_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(13),
      Q => result_L1(13),
      R => '0'
    );
\result_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(14),
      Q => result_L1(14),
      R => '0'
    );
\result_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(15),
      Q => result_L1(15),
      R => '0'
    );
\result_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(1),
      Q => result_L1(1),
      R => '0'
    );
\result_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(2),
      Q => result_L1(2),
      R => '0'
    );
\result_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(3),
      Q => result_L1(3),
      R => '0'
    );
\result_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(4),
      Q => result_L1(4),
      R => '0'
    );
\result_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(5),
      Q => result_L1(5),
      R => '0'
    );
\result_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(6),
      Q => result_L1(6),
      R => '0'
    );
\result_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(7),
      Q => result_L1(7),
      R => '0'
    );
\result_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(8),
      Q => result_L1(8),
      R => '0'
    );
\result_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(9),
      Q => result_L1(9),
      R => '0'
    );
\result_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(0),
      Q => result_L2(0),
      R => '0'
    );
\result_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(10),
      Q => result_L2(10),
      R => '0'
    );
\result_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(11),
      Q => result_L2(11),
      R => '0'
    );
\result_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(12),
      Q => result_L2(12),
      R => '0'
    );
\result_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(13),
      Q => result_L2(13),
      R => '0'
    );
\result_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(14),
      Q => result_L2(14),
      R => '0'
    );
\result_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(15),
      Q => result_L2(15),
      R => '0'
    );
\result_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(1),
      Q => result_L2(1),
      R => '0'
    );
\result_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(2),
      Q => result_L2(2),
      R => '0'
    );
\result_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(3),
      Q => result_L2(3),
      R => '0'
    );
\result_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(4),
      Q => result_L2(4),
      R => '0'
    );
\result_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(5),
      Q => result_L2(5),
      R => '0'
    );
\result_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(6),
      Q => result_L2(6),
      R => '0'
    );
\result_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(7),
      Q => result_L2(7),
      R => '0'
    );
\result_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(8),
      Q => result_L2(8),
      R => '0'
    );
\result_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(9),
      Q => result_L2(9),
      R => '0'
    );
\result_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(0),
      Q => result_M1(0),
      R => '0'
    );
\result_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(10),
      Q => result_M1(10),
      R => '0'
    );
\result_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(11),
      Q => result_M1(11),
      R => '0'
    );
\result_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(12),
      Q => result_M1(12),
      R => '0'
    );
\result_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(13),
      Q => result_M1(13),
      R => '0'
    );
\result_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(14),
      Q => result_M1(14),
      R => '0'
    );
\result_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(15),
      Q => result_M1(15),
      R => '0'
    );
\result_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(1),
      Q => result_M1(1),
      R => '0'
    );
\result_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(2),
      Q => result_M1(2),
      R => '0'
    );
\result_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(3),
      Q => result_M1(3),
      R => '0'
    );
\result_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(4),
      Q => result_M1(4),
      R => '0'
    );
\result_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(5),
      Q => result_M1(5),
      R => '0'
    );
\result_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(6),
      Q => result_M1(6),
      R => '0'
    );
\result_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(7),
      Q => result_M1(7),
      R => '0'
    );
\result_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(8),
      Q => result_M1(8),
      R => '0'
    );
\result_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(9),
      Q => result_M1(9),
      R => '0'
    );
\result_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(0),
      Q => result_M2(0),
      R => '0'
    );
\result_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(10),
      Q => result_M2(10),
      R => '0'
    );
\result_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(11),
      Q => result_M2(11),
      R => '0'
    );
\result_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(12),
      Q => result_M2(12),
      R => '0'
    );
\result_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(13),
      Q => result_M2(13),
      R => '0'
    );
\result_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(14),
      Q => result_M2(14),
      R => '0'
    );
\result_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(15),
      Q => result_M2(15),
      R => '0'
    );
\result_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(1),
      Q => result_M2(1),
      R => '0'
    );
\result_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(2),
      Q => result_M2(2),
      R => '0'
    );
\result_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(3),
      Q => result_M2(3),
      R => '0'
    );
\result_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(4),
      Q => result_M2(4),
      R => '0'
    );
\result_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(5),
      Q => result_M2(5),
      R => '0'
    );
\result_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(6),
      Q => result_M2(6),
      R => '0'
    );
\result_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(7),
      Q => result_M2(7),
      R => '0'
    );
\result_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(8),
      Q => result_M2(8),
      R => '0'
    );
\result_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(9),
      Q => result_M2(9),
      R => '0'
    );
\result_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(0),
      Q => result_N1(0),
      R => '0'
    );
\result_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(10),
      Q => result_N1(10),
      R => '0'
    );
\result_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(11),
      Q => result_N1(11),
      R => '0'
    );
\result_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(12),
      Q => result_N1(12),
      R => '0'
    );
\result_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(13),
      Q => result_N1(13),
      R => '0'
    );
\result_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(14),
      Q => result_N1(14),
      R => '0'
    );
\result_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(15),
      Q => result_N1(15),
      R => '0'
    );
\result_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(1),
      Q => result_N1(1),
      R => '0'
    );
\result_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(2),
      Q => result_N1(2),
      R => '0'
    );
\result_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(3),
      Q => result_N1(3),
      R => '0'
    );
\result_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(4),
      Q => result_N1(4),
      R => '0'
    );
\result_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(5),
      Q => result_N1(5),
      R => '0'
    );
\result_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(6),
      Q => result_N1(6),
      R => '0'
    );
\result_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(7),
      Q => result_N1(7),
      R => '0'
    );
\result_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(8),
      Q => result_N1(8),
      R => '0'
    );
\result_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(9),
      Q => result_N1(9),
      R => '0'
    );
\result_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(0),
      Q => result_N2(0),
      R => '0'
    );
\result_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(10),
      Q => result_N2(10),
      R => '0'
    );
\result_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(11),
      Q => result_N2(11),
      R => '0'
    );
\result_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(12),
      Q => result_N2(12),
      R => '0'
    );
\result_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(13),
      Q => result_N2(13),
      R => '0'
    );
\result_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(14),
      Q => result_N2(14),
      R => '0'
    );
\result_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(15),
      Q => result_N2(15),
      R => '0'
    );
\result_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(1),
      Q => result_N2(1),
      R => '0'
    );
\result_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(2),
      Q => result_N2(2),
      R => '0'
    );
\result_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(3),
      Q => result_N2(3),
      R => '0'
    );
\result_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(4),
      Q => result_N2(4),
      R => '0'
    );
\result_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(5),
      Q => result_N2(5),
      R => '0'
    );
\result_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(6),
      Q => result_N2(6),
      R => '0'
    );
\result_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(7),
      Q => result_N2(7),
      R => '0'
    );
\result_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(8),
      Q => result_N2(8),
      R => '0'
    );
\result_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(9),
      Q => result_N2(9),
      R => '0'
    );
\result_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(0),
      Q => result_O1(0),
      R => '0'
    );
\result_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(10),
      Q => result_O1(10),
      R => '0'
    );
\result_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(11),
      Q => result_O1(11),
      R => '0'
    );
\result_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(12),
      Q => result_O1(12),
      R => '0'
    );
\result_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(13),
      Q => result_O1(13),
      R => '0'
    );
\result_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(14),
      Q => result_O1(14),
      R => '0'
    );
\result_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(15),
      Q => result_O1(15),
      R => '0'
    );
\result_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(1),
      Q => result_O1(1),
      R => '0'
    );
\result_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(2),
      Q => result_O1(2),
      R => '0'
    );
\result_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(3),
      Q => result_O1(3),
      R => '0'
    );
\result_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(4),
      Q => result_O1(4),
      R => '0'
    );
\result_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(5),
      Q => result_O1(5),
      R => '0'
    );
\result_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(6),
      Q => result_O1(6),
      R => '0'
    );
\result_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(7),
      Q => result_O1(7),
      R => '0'
    );
\result_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(8),
      Q => result_O1(8),
      R => '0'
    );
\result_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(9),
      Q => result_O1(9),
      R => '0'
    );
\result_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(0),
      Q => result_O2(0),
      R => '0'
    );
\result_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(10),
      Q => result_O2(10),
      R => '0'
    );
\result_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(11),
      Q => result_O2(11),
      R => '0'
    );
\result_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(12),
      Q => result_O2(12),
      R => '0'
    );
\result_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(13),
      Q => result_O2(13),
      R => '0'
    );
\result_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(14),
      Q => result_O2(14),
      R => '0'
    );
\result_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(15),
      Q => result_O2(15),
      R => '0'
    );
\result_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(1),
      Q => result_O2(1),
      R => '0'
    );
\result_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(2),
      Q => result_O2(2),
      R => '0'
    );
\result_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(3),
      Q => result_O2(3),
      R => '0'
    );
\result_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(4),
      Q => result_O2(4),
      R => '0'
    );
\result_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(5),
      Q => result_O2(5),
      R => '0'
    );
\result_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(6),
      Q => result_O2(6),
      R => '0'
    );
\result_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(7),
      Q => result_O2(7),
      R => '0'
    );
\result_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(8),
      Q => result_O2(8),
      R => '0'
    );
\result_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(9),
      Q => result_O2(9),
      R => '0'
    );
\result_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(0),
      Q => result_P1(0),
      R => '0'
    );
\result_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(10),
      Q => result_P1(10),
      R => '0'
    );
\result_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(11),
      Q => result_P1(11),
      R => '0'
    );
\result_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(12),
      Q => result_P1(12),
      R => '0'
    );
\result_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(13),
      Q => result_P1(13),
      R => '0'
    );
\result_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(14),
      Q => result_P1(14),
      R => '0'
    );
\result_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(15),
      Q => result_P1(15),
      R => '0'
    );
\result_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(1),
      Q => result_P1(1),
      R => '0'
    );
\result_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(2),
      Q => result_P1(2),
      R => '0'
    );
\result_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(3),
      Q => result_P1(3),
      R => '0'
    );
\result_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(4),
      Q => result_P1(4),
      R => '0'
    );
\result_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(5),
      Q => result_P1(5),
      R => '0'
    );
\result_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(6),
      Q => result_P1(6),
      R => '0'
    );
\result_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(7),
      Q => result_P1(7),
      R => '0'
    );
\result_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(8),
      Q => result_P1(8),
      R => '0'
    );
\result_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(9),
      Q => result_P1(9),
      R => '0'
    );
\result_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(0),
      Q => result_P2(0),
      R => '0'
    );
\result_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(10),
      Q => result_P2(10),
      R => '0'
    );
\result_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(11),
      Q => result_P2(11),
      R => '0'
    );
\result_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(12),
      Q => result_P2(12),
      R => '0'
    );
\result_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(13),
      Q => result_P2(13),
      R => '0'
    );
\result_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(14),
      Q => result_P2(14),
      R => '0'
    );
\result_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(15),
      Q => result_P2(15),
      R => '0'
    );
\result_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(1),
      Q => result_P2(1),
      R => '0'
    );
\result_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(2),
      Q => result_P2(2),
      R => '0'
    );
\result_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(3),
      Q => result_P2(3),
      R => '0'
    );
\result_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(4),
      Q => result_P2(4),
      R => '0'
    );
\result_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(5),
      Q => result_P2(5),
      R => '0'
    );
\result_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(6),
      Q => result_P2(6),
      R => '0'
    );
\result_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(7),
      Q => result_P2(7),
      R => '0'
    );
\result_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(8),
      Q => result_P2(8),
      R => '0'
    );
\result_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(9),
      Q => result_P2(9),
      R => '0'
    );
\rhd_data_out[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(0),
      I1 => result_DDR_K2(0),
      I2 => main_state(1),
      I3 => result_K2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_K1(0),
      O => \rhd_data_out[0]_i_17_n_0\
    );
\rhd_data_out[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(0),
      I1 => result_DDR_L2(0),
      I2 => main_state(1),
      I3 => result_L2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_L1(0),
      O => \rhd_data_out[0]_i_18_n_0\
    );
\rhd_data_out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(0),
      I1 => result_DDR_M2(0),
      I2 => main_state(1),
      I3 => result_M2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_M1(0),
      O => \rhd_data_out[0]_i_19_n_0\
    );
\rhd_data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_4_n_0\,
      I1 => \rhd_data_out_reg[0]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[0]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[0]_i_7_n_0\,
      O => \rhd_data_out[0]_i_2_n_0\
    );
\rhd_data_out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(0),
      I1 => result_DDR_N2(0),
      I2 => main_state(1),
      I3 => result_N2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_N1(0),
      O => \rhd_data_out[0]_i_20_n_0\
    );
\rhd_data_out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(0),
      I1 => result_DDR_G2(0),
      I2 => main_state(1),
      I3 => result_G2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(0),
      O => \rhd_data_out[0]_i_21_n_0\
    );
\rhd_data_out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(0),
      I1 => result_DDR_H2(0),
      I2 => main_state(1),
      I3 => result_H2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(0),
      O => \rhd_data_out[0]_i_22_n_0\
    );
\rhd_data_out[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(0),
      I1 => result_DDR_I2(0),
      I2 => main_state(1),
      I3 => result_I2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(0),
      O => \rhd_data_out[0]_i_23_n_0\
    );
\rhd_data_out[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(0),
      I1 => result_DDR_J2(0),
      I2 => main_state(1),
      I3 => result_J2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(0),
      O => \rhd_data_out[0]_i_24_n_0\
    );
\rhd_data_out[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(0),
      I1 => result_DDR_C2(0),
      I2 => main_state(1),
      I3 => result_C2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(0),
      O => \rhd_data_out[0]_i_25_n_0\
    );
\rhd_data_out[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(0),
      I1 => result_DDR_D2(0),
      I2 => main_state(1),
      I3 => result_D2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(0),
      O => \rhd_data_out[0]_i_26_n_0\
    );
\rhd_data_out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(0),
      I1 => result_DDR_E2(0),
      I2 => main_state(1),
      I3 => result_E2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(0),
      O => \rhd_data_out[0]_i_27_n_0\
    );
\rhd_data_out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(0),
      I1 => result_DDR_F2(0),
      I2 => main_state(1),
      I3 => result_F2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(0),
      O => \rhd_data_out[0]_i_28_n_0\
    );
\rhd_data_out[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(0),
      I1 => result_DDR_A2(0),
      I2 => main_state(1),
      I3 => result_A2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(0),
      O => \rhd_data_out[0]_i_29_n_0\
    );
\rhd_data_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[0]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[0]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[0]_i_3_n_0\
    );
\rhd_data_out[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(0),
      I1 => result_DDR_B2(0),
      I2 => main_state(1),
      I3 => result_B2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(0),
      O => \rhd_data_out[0]_i_30_n_0\
    );
\rhd_data_out[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \rhd_data_out[7]_i_17_n_0\,
      I3 => \rhd_data_out[1]_i_17_n_0\,
      I4 => \in4x_F1[11]_i_2_n_0\,
      I5 => \result_A1_reg_n_0_[0]\,
      O => \rhd_data_out[0]_i_7_n_0\
    );
\rhd_data_out[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(0),
      I1 => main_state(1),
      I2 => result_P2(0),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(0),
      O => \rhd_data_out[0]_i_8_n_0\
    );
\rhd_data_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(0),
      I1 => result_DDR_O2(0),
      I2 => main_state(1),
      I3 => result_O2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(0),
      O => \rhd_data_out[0]_i_9_n_0\
    );
\rhd_data_out[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(10),
      I1 => result_DDR_B2(10),
      I2 => main_state(1),
      I3 => result_B2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(10),
      O => \rhd_data_out[10]_i_16_n_0\
    );
\rhd_data_out[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(10),
      I1 => result_DDR_A2(10),
      I2 => main_state(1),
      I3 => result_A2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(10),
      O => \rhd_data_out[10]_i_17_n_0\
    );
\rhd_data_out[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080BF8080"
    )
        port map (
      I0 => \result_A1_reg_n_0_[10]\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => main_state(1),
      I3 => \rhd_data_out[13]_i_32_n_0\,
      I4 => \rhd_data_out[11]_i_32_n_0\,
      I5 => \rhd_data_out[13]_i_34_n_0\,
      O => \rhd_data_out[10]_i_18_n_0\
    );
\rhd_data_out[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(10),
      I1 => result_DDR_K2(10),
      I2 => main_state(1),
      I3 => result_K2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(10),
      O => \rhd_data_out[10]_i_19_n_0\
    );
\rhd_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_4_n_0\,
      I1 => \rhd_data_out_reg[10]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[10]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[10]_i_7_n_0\,
      O => \rhd_data_out[10]_i_2_n_0\
    );
\rhd_data_out[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(10),
      I1 => result_DDR_L2(10),
      I2 => main_state(1),
      I3 => result_L2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(10),
      O => \rhd_data_out[10]_i_20_n_0\
    );
\rhd_data_out[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(10),
      I1 => result_DDR_M2(10),
      I2 => main_state(1),
      I3 => result_M2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(10),
      O => \rhd_data_out[10]_i_21_n_0\
    );
\rhd_data_out[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(10),
      I1 => result_DDR_N2(10),
      I2 => main_state(1),
      I3 => result_N2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(10),
      O => \rhd_data_out[10]_i_22_n_0\
    );
\rhd_data_out[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(10),
      I1 => result_DDR_G2(10),
      I2 => main_state(1),
      I3 => result_G2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(10),
      O => \rhd_data_out[10]_i_23_n_0\
    );
\rhd_data_out[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(10),
      I1 => result_DDR_H2(10),
      I2 => main_state(1),
      I3 => result_H2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(10),
      O => \rhd_data_out[10]_i_24_n_0\
    );
\rhd_data_out[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(10),
      I1 => result_DDR_I2(10),
      I2 => main_state(1),
      I3 => result_I2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(10),
      O => \rhd_data_out[10]_i_25_n_0\
    );
\rhd_data_out[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(10),
      I1 => result_DDR_J2(10),
      I2 => main_state(1),
      I3 => result_J2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(10),
      O => \rhd_data_out[10]_i_26_n_0\
    );
\rhd_data_out[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(10),
      I1 => result_DDR_C2(10),
      I2 => main_state(1),
      I3 => result_C2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(10),
      O => \rhd_data_out[10]_i_27_n_0\
    );
\rhd_data_out[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(10),
      I1 => result_DDR_D2(10),
      I2 => main_state(1),
      I3 => result_D2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(10),
      O => \rhd_data_out[10]_i_28_n_0\
    );
\rhd_data_out[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(10),
      I1 => result_DDR_E2(10),
      I2 => main_state(1),
      I3 => result_E2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(10),
      O => \rhd_data_out[10]_i_29_n_0\
    );
\rhd_data_out[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[10]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[10]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[10]_i_3_n_0\
    );
\rhd_data_out[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(10),
      I1 => result_DDR_F2(10),
      I2 => main_state(1),
      I3 => result_F2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(10),
      O => \rhd_data_out[10]_i_30_n_0\
    );
\rhd_data_out[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out[10]_i_16_n_0\,
      I1 => \rhd_data_out[10]_i_17_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \rhd_data_out[10]_i_18_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \rhd_data_out[11]_i_19_n_0\,
      O => \rhd_data_out[10]_i_7_n_0\
    );
\rhd_data_out[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(10),
      I1 => main_state(1),
      I2 => result_P2(10),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(10),
      O => \rhd_data_out[10]_i_8_n_0\
    );
\rhd_data_out[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(10),
      I1 => result_DDR_O2(10),
      I2 => main_state(1),
      I3 => result_O2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(10),
      O => \rhd_data_out[10]_i_9_n_0\
    );
\rhd_data_out[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(11),
      I1 => result_DDR_B2(11),
      I2 => main_state(1),
      I3 => result_B2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(11),
      O => \rhd_data_out[11]_i_16_n_0\
    );
\rhd_data_out[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(11),
      I1 => result_DDR_A2(11),
      I2 => main_state(1),
      I3 => result_A2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(11),
      O => \rhd_data_out[11]_i_17_n_0\
    );
\rhd_data_out[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080BF8080"
    )
        port map (
      I0 => \result_A1_reg_n_0_[11]\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => main_state(1),
      I3 => \rhd_data_out[13]_i_32_n_0\,
      I4 => \rhd_data_out[11]_i_32_n_0\,
      I5 => \rhd_data_out[13]_i_34_n_0\,
      O => \rhd_data_out[11]_i_18_n_0\
    );
\rhd_data_out[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => main_state(1),
      I1 => \^channel_reg[5]_0\(3),
      I2 => \rhd_data_out[11]_i_32_n_0\,
      I3 => \^channel_reg[5]_0\(5),
      I4 => \^channel_reg[5]_0\(4),
      I5 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \rhd_data_out[11]_i_19_n_0\
    );
\rhd_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_4_n_0\,
      I1 => \rhd_data_out_reg[11]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[11]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[11]_i_7_n_0\,
      O => \rhd_data_out[11]_i_2_n_0\
    );
\rhd_data_out[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(11),
      I1 => result_DDR_K2(11),
      I2 => main_state(1),
      I3 => result_K2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(11),
      O => \rhd_data_out[11]_i_20_n_0\
    );
\rhd_data_out[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(11),
      I1 => result_DDR_L2(11),
      I2 => main_state(1),
      I3 => result_L2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(11),
      O => \rhd_data_out[11]_i_21_n_0\
    );
\rhd_data_out[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(11),
      I1 => result_DDR_M2(11),
      I2 => main_state(1),
      I3 => result_M2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(11),
      O => \rhd_data_out[11]_i_22_n_0\
    );
\rhd_data_out[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(11),
      I1 => result_DDR_N2(11),
      I2 => main_state(1),
      I3 => result_N2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(11),
      O => \rhd_data_out[11]_i_23_n_0\
    );
\rhd_data_out[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(11),
      I1 => result_DDR_G2(11),
      I2 => main_state(1),
      I3 => result_G2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(11),
      O => \rhd_data_out[11]_i_24_n_0\
    );
\rhd_data_out[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(11),
      I1 => result_DDR_H2(11),
      I2 => main_state(1),
      I3 => result_H2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(11),
      O => \rhd_data_out[11]_i_25_n_0\
    );
\rhd_data_out[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(11),
      I1 => result_DDR_I2(11),
      I2 => main_state(1),
      I3 => result_I2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(11),
      O => \rhd_data_out[11]_i_26_n_0\
    );
\rhd_data_out[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(11),
      I1 => result_DDR_J2(11),
      I2 => main_state(1),
      I3 => result_J2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(11),
      O => \rhd_data_out[11]_i_27_n_0\
    );
\rhd_data_out[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(11),
      I1 => result_DDR_C2(11),
      I2 => main_state(1),
      I3 => result_C2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(11),
      O => \rhd_data_out[11]_i_28_n_0\
    );
\rhd_data_out[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(11),
      I1 => result_DDR_D2(11),
      I2 => main_state(1),
      I3 => result_D2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(11),
      O => \rhd_data_out[11]_i_29_n_0\
    );
\rhd_data_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[11]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[11]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[11]_i_3_n_0\
    );
\rhd_data_out[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(11),
      I1 => result_DDR_E2(11),
      I2 => main_state(1),
      I3 => result_E2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(11),
      O => \rhd_data_out[11]_i_30_n_0\
    );
\rhd_data_out[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(11),
      I1 => result_DDR_F2(11),
      I2 => main_state(1),
      I3 => result_F2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(11),
      O => \rhd_data_out[11]_i_31_n_0\
    );
\rhd_data_out[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \^channel_reg[5]_0\(0),
      I2 => \^channel_reg[5]_0\(1),
      I3 => \^channel_reg[5]_0\(2),
      O => \rhd_data_out[11]_i_32_n_0\
    );
\rhd_data_out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out[11]_i_16_n_0\,
      I1 => \rhd_data_out[11]_i_17_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_18_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \rhd_data_out[11]_i_19_n_0\,
      O => \rhd_data_out[11]_i_7_n_0\
    );
\rhd_data_out[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(11),
      I1 => main_state(1),
      I2 => result_P2(11),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(11),
      O => \rhd_data_out[11]_i_8_n_0\
    );
\rhd_data_out[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(11),
      I1 => result_DDR_O2(11),
      I2 => main_state(1),
      I3 => result_O2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(11),
      O => \rhd_data_out[11]_i_9_n_0\
    );
\rhd_data_out[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(12),
      I1 => result_DDR_B2(12),
      I2 => main_state(1),
      I3 => result_B2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(12),
      O => \rhd_data_out[12]_i_16_n_0\
    );
\rhd_data_out[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(12),
      I1 => result_DDR_A2(12),
      I2 => main_state(1),
      I3 => result_A2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(12),
      O => \rhd_data_out[12]_i_17_n_0\
    );
\rhd_data_out[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080BF8080"
    )
        port map (
      I0 => \result_A1_reg_n_0_[12]\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => main_state(1),
      I3 => \rhd_data_out[13]_i_32_n_0\,
      I4 => \rhd_data_out[13]_i_33_n_0\,
      I5 => \rhd_data_out[13]_i_34_n_0\,
      O => \rhd_data_out[12]_i_18_n_0\
    );
\rhd_data_out[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(12),
      I1 => result_DDR_K2(12),
      I2 => main_state(1),
      I3 => result_K2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(12),
      O => \rhd_data_out[12]_i_19_n_0\
    );
\rhd_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_4_n_0\,
      I1 => \rhd_data_out_reg[12]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[12]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[12]_i_7_n_0\,
      O => \rhd_data_out[12]_i_2_n_0\
    );
\rhd_data_out[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(12),
      I1 => result_DDR_L2(12),
      I2 => main_state(1),
      I3 => result_L2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(12),
      O => \rhd_data_out[12]_i_20_n_0\
    );
\rhd_data_out[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(12),
      I1 => result_DDR_M2(12),
      I2 => main_state(1),
      I3 => result_M2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(12),
      O => \rhd_data_out[12]_i_21_n_0\
    );
\rhd_data_out[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(12),
      I1 => result_DDR_N2(12),
      I2 => main_state(1),
      I3 => result_N2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(12),
      O => \rhd_data_out[12]_i_22_n_0\
    );
\rhd_data_out[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(12),
      I1 => result_DDR_G2(12),
      I2 => main_state(1),
      I3 => result_G2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(12),
      O => \rhd_data_out[12]_i_23_n_0\
    );
\rhd_data_out[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(12),
      I1 => result_DDR_H2(12),
      I2 => main_state(1),
      I3 => result_H2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(12),
      O => \rhd_data_out[12]_i_24_n_0\
    );
\rhd_data_out[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(12),
      I1 => result_DDR_I2(12),
      I2 => main_state(1),
      I3 => result_I2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(12),
      O => \rhd_data_out[12]_i_25_n_0\
    );
\rhd_data_out[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(12),
      I1 => result_DDR_J2(12),
      I2 => main_state(1),
      I3 => result_J2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(12),
      O => \rhd_data_out[12]_i_26_n_0\
    );
\rhd_data_out[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(12),
      I1 => result_DDR_C2(12),
      I2 => main_state(1),
      I3 => result_C2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(12),
      O => \rhd_data_out[12]_i_27_n_0\
    );
\rhd_data_out[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(12),
      I1 => result_DDR_D2(12),
      I2 => main_state(1),
      I3 => result_D2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(12),
      O => \rhd_data_out[12]_i_28_n_0\
    );
\rhd_data_out[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(12),
      I1 => result_DDR_E2(12),
      I2 => main_state(1),
      I3 => result_E2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(12),
      O => \rhd_data_out[12]_i_29_n_0\
    );
\rhd_data_out[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[12]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[12]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[12]_i_3_n_0\
    );
\rhd_data_out[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(12),
      I1 => result_DDR_F2(12),
      I2 => main_state(1),
      I3 => result_F2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(12),
      O => \rhd_data_out[12]_i_30_n_0\
    );
\rhd_data_out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out[12]_i_16_n_0\,
      I1 => \rhd_data_out[12]_i_17_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \rhd_data_out[12]_i_18_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \rhd_data_out[13]_i_19_n_0\,
      O => \rhd_data_out[12]_i_7_n_0\
    );
\rhd_data_out[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(12),
      I1 => main_state(1),
      I2 => result_P2(12),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(12),
      O => \rhd_data_out[12]_i_8_n_0\
    );
\rhd_data_out[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(12),
      I1 => result_DDR_O2(12),
      I2 => main_state(1),
      I3 => result_O2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(12),
      O => \rhd_data_out[12]_i_9_n_0\
    );
\rhd_data_out[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(13),
      I1 => result_DDR_B2(13),
      I2 => main_state(1),
      I3 => result_B2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(13),
      O => \rhd_data_out[13]_i_16_n_0\
    );
\rhd_data_out[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(13),
      I1 => result_DDR_A2(13),
      I2 => main_state(1),
      I3 => result_A2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(13),
      O => \rhd_data_out[13]_i_17_n_0\
    );
\rhd_data_out[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080BF8080"
    )
        port map (
      I0 => \result_A1_reg_n_0_[13]\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => main_state(1),
      I3 => \rhd_data_out[13]_i_32_n_0\,
      I4 => \rhd_data_out[13]_i_33_n_0\,
      I5 => \rhd_data_out[13]_i_34_n_0\,
      O => \rhd_data_out[13]_i_18_n_0\
    );
\rhd_data_out[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => main_state(1),
      I1 => \^channel_reg[5]_0\(3),
      I2 => \rhd_data_out[13]_i_33_n_0\,
      I3 => \^channel_reg[5]_0\(5),
      I4 => \^channel_reg[5]_0\(4),
      I5 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \rhd_data_out[13]_i_19_n_0\
    );
\rhd_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_4_n_0\,
      I1 => \rhd_data_out_reg[13]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[13]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[13]_i_7_n_0\,
      O => \rhd_data_out[13]_i_2_n_0\
    );
\rhd_data_out[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(13),
      I1 => result_DDR_K2(13),
      I2 => main_state(1),
      I3 => result_K2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(13),
      O => \rhd_data_out[13]_i_20_n_0\
    );
\rhd_data_out[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(13),
      I1 => result_DDR_L2(13),
      I2 => main_state(1),
      I3 => result_L2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(13),
      O => \rhd_data_out[13]_i_21_n_0\
    );
\rhd_data_out[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(13),
      I1 => result_DDR_M2(13),
      I2 => main_state(1),
      I3 => result_M2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(13),
      O => \rhd_data_out[13]_i_22_n_0\
    );
\rhd_data_out[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(13),
      I1 => result_DDR_N2(13),
      I2 => main_state(1),
      I3 => result_N2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(13),
      O => \rhd_data_out[13]_i_23_n_0\
    );
\rhd_data_out[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(13),
      I1 => result_DDR_G2(13),
      I2 => main_state(1),
      I3 => result_G2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(13),
      O => \rhd_data_out[13]_i_24_n_0\
    );
\rhd_data_out[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(13),
      I1 => result_DDR_H2(13),
      I2 => main_state(1),
      I3 => result_H2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(13),
      O => \rhd_data_out[13]_i_25_n_0\
    );
\rhd_data_out[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(13),
      I1 => result_DDR_I2(13),
      I2 => main_state(1),
      I3 => result_I2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(13),
      O => \rhd_data_out[13]_i_26_n_0\
    );
\rhd_data_out[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(13),
      I1 => result_DDR_J2(13),
      I2 => main_state(1),
      I3 => result_J2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(13),
      O => \rhd_data_out[13]_i_27_n_0\
    );
\rhd_data_out[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(13),
      I1 => result_DDR_C2(13),
      I2 => main_state(1),
      I3 => result_C2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(13),
      O => \rhd_data_out[13]_i_28_n_0\
    );
\rhd_data_out[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(13),
      I1 => result_DDR_D2(13),
      I2 => main_state(1),
      I3 => result_D2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(13),
      O => \rhd_data_out[13]_i_29_n_0\
    );
\rhd_data_out[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[13]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[13]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[13]_i_3_n_0\
    );
\rhd_data_out[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(13),
      I1 => result_DDR_E2(13),
      I2 => main_state(1),
      I3 => result_E2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(13),
      O => \rhd_data_out[13]_i_30_n_0\
    );
\rhd_data_out[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(13),
      I1 => result_DDR_F2(13),
      I2 => main_state(1),
      I3 => result_F2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(13),
      O => \rhd_data_out[13]_i_31_n_0\
    );
\rhd_data_out[13]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^channel_reg[5]_0\(5),
      I1 => \^channel_reg[5]_0\(4),
      I2 => \^channel_reg[5]_0\(3),
      O => \rhd_data_out[13]_i_32_n_0\
    );
\rhd_data_out[13]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \^channel_reg[5]_0\(0),
      I2 => \^channel_reg[5]_0\(1),
      I3 => \^channel_reg[5]_0\(2),
      O => \rhd_data_out[13]_i_33_n_0\
    );
\rhd_data_out[13]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^channel_reg[5]_0\(4),
      I1 => \^channel_reg[5]_0\(5),
      O => \rhd_data_out[13]_i_34_n_0\
    );
\rhd_data_out[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out[13]_i_16_n_0\,
      I1 => \rhd_data_out[13]_i_17_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \rhd_data_out[13]_i_18_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \rhd_data_out[13]_i_19_n_0\,
      O => \rhd_data_out[13]_i_7_n_0\
    );
\rhd_data_out[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(13),
      I1 => main_state(1),
      I2 => result_P2(13),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(13),
      O => \rhd_data_out[13]_i_8_n_0\
    );
\rhd_data_out[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(13),
      I1 => result_DDR_O2(13),
      I2 => main_state(1),
      I3 => result_O2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(13),
      O => \rhd_data_out[13]_i_9_n_0\
    );
\rhd_data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[14]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => \rhd_data_out_reg[14]_i_3_n_0\,
      O => rhd_data_out(14)
    );
\rhd_data_out[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[14]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \rhd_data_out[3]_i_17_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \rhd_data_out[14]_i_11_n_0\
    );
\rhd_data_out[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(14),
      I1 => result_DDR_E2(14),
      I2 => main_state(1),
      I3 => result_E2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(14),
      O => \rhd_data_out[14]_i_16_n_0\
    );
\rhd_data_out[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(14),
      I1 => result_DDR_F2(14),
      I2 => main_state(1),
      I3 => result_F2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(14),
      O => \rhd_data_out[14]_i_17_n_0\
    );
\rhd_data_out[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(14),
      I1 => result_DDR_C2(14),
      I2 => main_state(1),
      I3 => result_C2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(14),
      O => \rhd_data_out[14]_i_18_n_0\
    );
\rhd_data_out[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(14),
      I1 => result_DDR_D2(14),
      I2 => main_state(1),
      I3 => result_D2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(14),
      O => \rhd_data_out[14]_i_19_n_0\
    );
\rhd_data_out[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(14),
      I1 => result_DDR_A2(14),
      I2 => main_state(1),
      I3 => result_A2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(14),
      O => \rhd_data_out[14]_i_20_n_0\
    );
\rhd_data_out[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(14),
      I1 => result_DDR_B2(14),
      I2 => main_state(1),
      I3 => result_B2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(14),
      O => \rhd_data_out[14]_i_21_n_0\
    );
\rhd_data_out[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(14),
      I1 => result_DDR_M2(14),
      I2 => main_state(1),
      I3 => result_M2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(14),
      O => \rhd_data_out[14]_i_22_n_0\
    );
\rhd_data_out[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(14),
      I1 => result_DDR_N2(14),
      I2 => main_state(1),
      I3 => result_N2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(14),
      O => \rhd_data_out[14]_i_23_n_0\
    );
\rhd_data_out[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(14),
      I1 => result_DDR_K2(14),
      I2 => main_state(1),
      I3 => result_K2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(14),
      O => \rhd_data_out[14]_i_24_n_0\
    );
\rhd_data_out[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(14),
      I1 => result_DDR_L2(14),
      I2 => main_state(1),
      I3 => result_L2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(14),
      O => \rhd_data_out[14]_i_25_n_0\
    );
\rhd_data_out[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(14),
      I1 => result_DDR_I2(14),
      I2 => main_state(1),
      I3 => result_I2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(14),
      O => \rhd_data_out[14]_i_26_n_0\
    );
\rhd_data_out[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(14),
      I1 => result_DDR_J2(14),
      I2 => main_state(1),
      I3 => result_J2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_J1(14),
      O => \rhd_data_out[14]_i_27_n_0\
    );
\rhd_data_out[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(14),
      I1 => result_DDR_G2(14),
      I2 => main_state(1),
      I3 => result_G2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_G1(14),
      O => \rhd_data_out[14]_i_28_n_0\
    );
\rhd_data_out[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(14),
      I1 => result_DDR_H2(14),
      I2 => main_state(1),
      I3 => result_H2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_H1(14),
      O => \rhd_data_out[14]_i_29_n_0\
    );
\rhd_data_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(14),
      I1 => result_DDR_O2(14),
      I2 => main_state(1),
      I3 => result_O2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(14),
      O => \rhd_data_out[14]_i_4_n_0\
    );
\rhd_data_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(14),
      I1 => main_state(1),
      I2 => result_P2(14),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(14),
      O => \rhd_data_out[14]_i_5_n_0\
    );
\rhd_data_out[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_8_n_0\,
      I1 => \rhd_data_out_reg[14]_i_9_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[14]_i_10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[14]_i_11_n_0\,
      O => \rhd_data_out[14]_i_6_n_0\
    );
\rhd_data_out[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_12_n_0\,
      I1 => \rhd_data_out_reg[14]_i_13_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[14]_i_14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[14]_i_15_n_0\,
      O => \rhd_data_out[14]_i_7_n_0\
    );
\rhd_data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[15]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => \rhd_data_out_reg[15]_i_3_n_0\,
      O => rhd_data_out(15)
    );
\rhd_data_out[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[15]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => \rhd_data_out[3]_i_17_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \rhd_data_out[15]_i_11_n_0\
    );
\rhd_data_out[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(15),
      I1 => result_DDR_E2(15),
      I2 => main_state(1),
      I3 => result_E2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(15),
      O => \rhd_data_out[15]_i_16_n_0\
    );
\rhd_data_out[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(15),
      I1 => result_DDR_F2(15),
      I2 => main_state(1),
      I3 => result_F2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(15),
      O => \rhd_data_out[15]_i_17_n_0\
    );
\rhd_data_out[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(15),
      I1 => result_DDR_C2(15),
      I2 => main_state(1),
      I3 => result_C2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(15),
      O => \rhd_data_out[15]_i_18_n_0\
    );
\rhd_data_out[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(15),
      I1 => result_DDR_D2(15),
      I2 => main_state(1),
      I3 => result_D2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(15),
      O => \rhd_data_out[15]_i_19_n_0\
    );
\rhd_data_out[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(15),
      I1 => result_DDR_A2(15),
      I2 => main_state(1),
      I3 => result_A2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(15),
      O => \rhd_data_out[15]_i_20_n_0\
    );
\rhd_data_out[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(15),
      I1 => result_DDR_B2(15),
      I2 => main_state(1),
      I3 => result_B2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(15),
      O => \rhd_data_out[15]_i_21_n_0\
    );
\rhd_data_out[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(15),
      I1 => result_DDR_M2(15),
      I2 => main_state(1),
      I3 => result_M2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(15),
      O => \rhd_data_out[15]_i_22_n_0\
    );
\rhd_data_out[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(15),
      I1 => result_DDR_N2(15),
      I2 => main_state(1),
      I3 => result_N2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(15),
      O => \rhd_data_out[15]_i_23_n_0\
    );
\rhd_data_out[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(15),
      I1 => result_DDR_K2(15),
      I2 => main_state(1),
      I3 => result_K2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(15),
      O => \rhd_data_out[15]_i_24_n_0\
    );
\rhd_data_out[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(15),
      I1 => result_DDR_L2(15),
      I2 => main_state(1),
      I3 => result_L2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(15),
      O => \rhd_data_out[15]_i_25_n_0\
    );
\rhd_data_out[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(15),
      I1 => result_DDR_I2(15),
      I2 => main_state(1),
      I3 => result_I2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_I1(15),
      O => \rhd_data_out[15]_i_26_n_0\
    );
\rhd_data_out[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(15),
      I1 => result_DDR_J2(15),
      I2 => main_state(1),
      I3 => result_J2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_J1(15),
      O => \rhd_data_out[15]_i_27_n_0\
    );
\rhd_data_out[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(15),
      I1 => result_DDR_G2(15),
      I2 => main_state(1),
      I3 => result_G2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_G1(15),
      O => \rhd_data_out[15]_i_28_n_0\
    );
\rhd_data_out[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(15),
      I1 => result_DDR_H2(15),
      I2 => main_state(1),
      I3 => result_H2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_H1(15),
      O => \rhd_data_out[15]_i_29_n_0\
    );
\rhd_data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(15),
      I1 => result_DDR_O2(15),
      I2 => main_state(1),
      I3 => result_O2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(15),
      O => \rhd_data_out[15]_i_4_n_0\
    );
\rhd_data_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(15),
      I1 => main_state(1),
      I2 => result_P2(15),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(15),
      O => \rhd_data_out[15]_i_5_n_0\
    );
\rhd_data_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_8_n_0\,
      I1 => \rhd_data_out_reg[15]_i_9_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[15]_i_10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[15]_i_11_n_0\,
      O => \rhd_data_out[15]_i_6_n_0\
    );
\rhd_data_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_12_n_0\,
      I1 => \rhd_data_out_reg[15]_i_13_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[15]_i_14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[15]_i_15_n_0\,
      O => \rhd_data_out[15]_i_7_n_0\
    );
\rhd_data_out[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_32_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \^channel_reg[5]_0\(0),
      I3 => \^channel_reg[5]_0\(1),
      I4 => \^channel_reg[5]_0\(2),
      I5 => \rhd_data_out[13]_i_34_n_0\,
      O => \rhd_data_out[1]_i_17_n_0\
    );
\rhd_data_out[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(1),
      I1 => result_DDR_K2(1),
      I2 => main_state(1),
      I3 => result_K2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(1),
      O => \rhd_data_out[1]_i_18_n_0\
    );
\rhd_data_out[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(1),
      I1 => result_DDR_L2(1),
      I2 => main_state(1),
      I3 => result_L2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(1),
      O => \rhd_data_out[1]_i_19_n_0\
    );
\rhd_data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_4_n_0\,
      I1 => \rhd_data_out_reg[1]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[1]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[1]_i_7_n_0\,
      O => \rhd_data_out[1]_i_2_n_0\
    );
\rhd_data_out[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(1),
      I1 => result_DDR_M2(1),
      I2 => main_state(1),
      I3 => result_M2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(1),
      O => \rhd_data_out[1]_i_20_n_0\
    );
\rhd_data_out[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(1),
      I1 => result_DDR_N2(1),
      I2 => main_state(1),
      I3 => result_N2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_N1(1),
      O => \rhd_data_out[1]_i_21_n_0\
    );
\rhd_data_out[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(1),
      I1 => result_DDR_G2(1),
      I2 => main_state(1),
      I3 => result_G2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(1),
      O => \rhd_data_out[1]_i_22_n_0\
    );
\rhd_data_out[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(1),
      I1 => result_DDR_H2(1),
      I2 => main_state(1),
      I3 => result_H2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(1),
      O => \rhd_data_out[1]_i_23_n_0\
    );
\rhd_data_out[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(1),
      I1 => result_DDR_I2(1),
      I2 => main_state(1),
      I3 => result_I2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(1),
      O => \rhd_data_out[1]_i_24_n_0\
    );
\rhd_data_out[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(1),
      I1 => result_DDR_J2(1),
      I2 => main_state(1),
      I3 => result_J2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(1),
      O => \rhd_data_out[1]_i_25_n_0\
    );
\rhd_data_out[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(1),
      I1 => result_DDR_C2(1),
      I2 => main_state(1),
      I3 => result_C2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(1),
      O => \rhd_data_out[1]_i_26_n_0\
    );
\rhd_data_out[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(1),
      I1 => result_DDR_D2(1),
      I2 => main_state(1),
      I3 => result_D2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(1),
      O => \rhd_data_out[1]_i_27_n_0\
    );
\rhd_data_out[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(1),
      I1 => result_DDR_E2(1),
      I2 => main_state(1),
      I3 => result_E2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(1),
      O => \rhd_data_out[1]_i_28_n_0\
    );
\rhd_data_out[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(1),
      I1 => result_DDR_F2(1),
      I2 => main_state(1),
      I3 => result_F2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(1),
      O => \rhd_data_out[1]_i_29_n_0\
    );
\rhd_data_out[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[1]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[1]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[1]_i_3_n_0\
    );
\rhd_data_out[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(1),
      I1 => result_DDR_A2(1),
      I2 => main_state(1),
      I3 => result_A2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(1),
      O => \rhd_data_out[1]_i_30_n_0\
    );
\rhd_data_out[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(1),
      I1 => result_DDR_B2(1),
      I2 => main_state(1),
      I3 => result_B2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(1),
      O => \rhd_data_out[1]_i_31_n_0\
    );
\rhd_data_out[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \rhd_data_out[7]_i_17_n_0\,
      I3 => \rhd_data_out[1]_i_17_n_0\,
      I4 => \in4x_F1[11]_i_2_n_0\,
      I5 => \result_A1_reg_n_0_[1]\,
      O => \rhd_data_out[1]_i_7_n_0\
    );
\rhd_data_out[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(1),
      I1 => main_state(1),
      I2 => result_P2(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(1),
      O => \rhd_data_out[1]_i_8_n_0\
    );
\rhd_data_out[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(1),
      I1 => result_DDR_O2(1),
      I2 => main_state(1),
      I3 => result_O2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(1),
      O => \rhd_data_out[1]_i_9_n_0\
    );
\rhd_data_out[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(2),
      I1 => result_DDR_K2(2),
      I2 => main_state(1),
      I3 => result_K2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(2),
      O => \rhd_data_out[2]_i_17_n_0\
    );
\rhd_data_out[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(2),
      I1 => result_DDR_L2(2),
      I2 => main_state(1),
      I3 => result_L2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(2),
      O => \rhd_data_out[2]_i_18_n_0\
    );
\rhd_data_out[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(2),
      I1 => result_DDR_M2(2),
      I2 => main_state(1),
      I3 => result_M2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(2),
      O => \rhd_data_out[2]_i_19_n_0\
    );
\rhd_data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_4_n_0\,
      I1 => \rhd_data_out_reg[2]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[2]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[2]_i_7_n_0\,
      O => \rhd_data_out[2]_i_2_n_0\
    );
\rhd_data_out[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(2),
      I1 => result_DDR_N2(2),
      I2 => main_state(1),
      I3 => result_N2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(2),
      O => \rhd_data_out[2]_i_20_n_0\
    );
\rhd_data_out[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(2),
      I1 => result_DDR_G2(2),
      I2 => main_state(1),
      I3 => result_G2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(2),
      O => \rhd_data_out[2]_i_21_n_0\
    );
\rhd_data_out[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(2),
      I1 => result_DDR_H2(2),
      I2 => main_state(1),
      I3 => result_H2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(2),
      O => \rhd_data_out[2]_i_22_n_0\
    );
\rhd_data_out[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(2),
      I1 => result_DDR_I2(2),
      I2 => main_state(1),
      I3 => result_I2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(2),
      O => \rhd_data_out[2]_i_23_n_0\
    );
\rhd_data_out[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(2),
      I1 => result_DDR_J2(2),
      I2 => main_state(1),
      I3 => result_J2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(2),
      O => \rhd_data_out[2]_i_24_n_0\
    );
\rhd_data_out[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(2),
      I1 => result_DDR_C2(2),
      I2 => main_state(1),
      I3 => result_C2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(2),
      O => \rhd_data_out[2]_i_25_n_0\
    );
\rhd_data_out[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(2),
      I1 => result_DDR_D2(2),
      I2 => main_state(1),
      I3 => result_D2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(2),
      O => \rhd_data_out[2]_i_26_n_0\
    );
\rhd_data_out[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(2),
      I1 => result_DDR_E2(2),
      I2 => main_state(1),
      I3 => result_E2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(2),
      O => \rhd_data_out[2]_i_27_n_0\
    );
\rhd_data_out[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(2),
      I1 => result_DDR_F2(2),
      I2 => main_state(1),
      I3 => result_F2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(2),
      O => \rhd_data_out[2]_i_28_n_0\
    );
\rhd_data_out[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(2),
      I1 => result_DDR_A2(2),
      I2 => main_state(1),
      I3 => result_A2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(2),
      O => \rhd_data_out[2]_i_29_n_0\
    );
\rhd_data_out[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[2]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[2]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[2]_i_3_n_0\
    );
\rhd_data_out[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(2),
      I1 => result_DDR_B2(2),
      I2 => main_state(1),
      I3 => result_B2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(2),
      O => \rhd_data_out[2]_i_30_n_0\
    );
\rhd_data_out[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \rhd_data_out[7]_i_17_n_0\,
      I3 => \rhd_data_out[3]_i_17_n_0\,
      I4 => \in4x_F1[11]_i_2_n_0\,
      I5 => \result_A1_reg_n_0_[2]\,
      O => \rhd_data_out[2]_i_7_n_0\
    );
\rhd_data_out[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(2),
      I1 => main_state(1),
      I2 => result_P2(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(2),
      O => \rhd_data_out[2]_i_8_n_0\
    );
\rhd_data_out[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(2),
      I1 => result_DDR_O2(2),
      I2 => main_state(1),
      I3 => result_O2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(2),
      O => \rhd_data_out[2]_i_9_n_0\
    );
\rhd_data_out[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^channel_reg[5]_0\(3),
      I1 => \^channel_reg[5]_0\(0),
      I2 => \^channel_reg[5]_0\(1),
      I3 => \^channel_reg[5]_0\(2),
      I4 => \^channel_reg[5]_0\(5),
      I5 => \^channel_reg[5]_0\(4),
      O => \rhd_data_out[3]_i_17_n_0\
    );
\rhd_data_out[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(3),
      I1 => result_DDR_K2(3),
      I2 => main_state(1),
      I3 => result_K2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(3),
      O => \rhd_data_out[3]_i_18_n_0\
    );
\rhd_data_out[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(3),
      I1 => result_DDR_L2(3),
      I2 => main_state(1),
      I3 => result_L2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(3),
      O => \rhd_data_out[3]_i_19_n_0\
    );
\rhd_data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_4_n_0\,
      I1 => \rhd_data_out_reg[3]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[3]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[3]_i_7_n_0\,
      O => \rhd_data_out[3]_i_2_n_0\
    );
\rhd_data_out[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(3),
      I1 => result_DDR_M2(3),
      I2 => main_state(1),
      I3 => result_M2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(3),
      O => \rhd_data_out[3]_i_20_n_0\
    );
\rhd_data_out[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(3),
      I1 => result_DDR_N2(3),
      I2 => main_state(1),
      I3 => result_N2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(3),
      O => \rhd_data_out[3]_i_21_n_0\
    );
\rhd_data_out[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(3),
      I1 => result_DDR_G2(3),
      I2 => main_state(1),
      I3 => result_G2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(3),
      O => \rhd_data_out[3]_i_22_n_0\
    );
\rhd_data_out[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(3),
      I1 => result_DDR_H2(3),
      I2 => main_state(1),
      I3 => result_H2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(3),
      O => \rhd_data_out[3]_i_23_n_0\
    );
\rhd_data_out[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(3),
      I1 => result_DDR_I2(3),
      I2 => main_state(1),
      I3 => result_I2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(3),
      O => \rhd_data_out[3]_i_24_n_0\
    );
\rhd_data_out[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(3),
      I1 => result_DDR_J2(3),
      I2 => main_state(1),
      I3 => result_J2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(3),
      O => \rhd_data_out[3]_i_25_n_0\
    );
\rhd_data_out[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(3),
      I1 => result_DDR_C2(3),
      I2 => main_state(1),
      I3 => result_C2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(3),
      O => \rhd_data_out[3]_i_26_n_0\
    );
\rhd_data_out[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(3),
      I1 => result_DDR_D2(3),
      I2 => main_state(1),
      I3 => result_D2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(3),
      O => \rhd_data_out[3]_i_27_n_0\
    );
\rhd_data_out[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(3),
      I1 => result_DDR_E2(3),
      I2 => main_state(1),
      I3 => result_E2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(3),
      O => \rhd_data_out[3]_i_28_n_0\
    );
\rhd_data_out[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(3),
      I1 => result_DDR_F2(3),
      I2 => main_state(1),
      I3 => result_F2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(3),
      O => \rhd_data_out[3]_i_29_n_0\
    );
\rhd_data_out[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[3]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[3]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[3]_i_3_n_0\
    );
\rhd_data_out[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(3),
      I1 => result_DDR_A2(3),
      I2 => main_state(1),
      I3 => result_A2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(3),
      O => \rhd_data_out[3]_i_30_n_0\
    );
\rhd_data_out[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(3),
      I1 => result_DDR_B2(3),
      I2 => main_state(1),
      I3 => result_B2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(3),
      O => \rhd_data_out[3]_i_31_n_0\
    );
\rhd_data_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \rhd_data_out[7]_i_17_n_0\,
      I3 => \rhd_data_out[3]_i_17_n_0\,
      I4 => \in4x_F1[11]_i_2_n_0\,
      I5 => \result_A1_reg_n_0_[3]\,
      O => \rhd_data_out[3]_i_7_n_0\
    );
\rhd_data_out[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(3),
      I1 => main_state(1),
      I2 => result_P2(3),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(3),
      O => \rhd_data_out[3]_i_8_n_0\
    );
\rhd_data_out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(3),
      I1 => result_DDR_O2(3),
      I2 => main_state(1),
      I3 => result_O2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(3),
      O => \rhd_data_out[3]_i_9_n_0\
    );
\rhd_data_out[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(4),
      I1 => result_DDR_K2(4),
      I2 => main_state(1),
      I3 => result_K2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(4),
      O => \rhd_data_out[4]_i_17_n_0\
    );
\rhd_data_out[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(4),
      I1 => result_DDR_L2(4),
      I2 => main_state(1),
      I3 => result_L2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(4),
      O => \rhd_data_out[4]_i_18_n_0\
    );
\rhd_data_out[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(4),
      I1 => result_DDR_M2(4),
      I2 => main_state(1),
      I3 => result_M2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(4),
      O => \rhd_data_out[4]_i_19_n_0\
    );
\rhd_data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_4_n_0\,
      I1 => \rhd_data_out_reg[4]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[4]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[4]_i_7_n_0\,
      O => \rhd_data_out[4]_i_2_n_0\
    );
\rhd_data_out[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(4),
      I1 => result_DDR_N2(4),
      I2 => main_state(1),
      I3 => result_N2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(4),
      O => \rhd_data_out[4]_i_20_n_0\
    );
\rhd_data_out[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(4),
      I1 => result_DDR_G2(4),
      I2 => main_state(1),
      I3 => result_G2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(4),
      O => \rhd_data_out[4]_i_21_n_0\
    );
\rhd_data_out[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(4),
      I1 => result_DDR_H2(4),
      I2 => main_state(1),
      I3 => result_H2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(4),
      O => \rhd_data_out[4]_i_22_n_0\
    );
\rhd_data_out[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(4),
      I1 => result_DDR_I2(4),
      I2 => main_state(1),
      I3 => result_I2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(4),
      O => \rhd_data_out[4]_i_23_n_0\
    );
\rhd_data_out[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(4),
      I1 => result_DDR_J2(4),
      I2 => main_state(1),
      I3 => result_J2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(4),
      O => \rhd_data_out[4]_i_24_n_0\
    );
\rhd_data_out[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(4),
      I1 => result_DDR_C2(4),
      I2 => main_state(1),
      I3 => result_C2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(4),
      O => \rhd_data_out[4]_i_25_n_0\
    );
\rhd_data_out[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(4),
      I1 => result_DDR_D2(4),
      I2 => main_state(1),
      I3 => result_D2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(4),
      O => \rhd_data_out[4]_i_26_n_0\
    );
\rhd_data_out[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(4),
      I1 => result_DDR_E2(4),
      I2 => main_state(1),
      I3 => result_E2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(4),
      O => \rhd_data_out[4]_i_27_n_0\
    );
\rhd_data_out[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(4),
      I1 => result_DDR_F2(4),
      I2 => main_state(1),
      I3 => result_F2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(4),
      O => \rhd_data_out[4]_i_28_n_0\
    );
\rhd_data_out[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(4),
      I1 => result_DDR_A2(4),
      I2 => main_state(1),
      I3 => result_A2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(4),
      O => \rhd_data_out[4]_i_29_n_0\
    );
\rhd_data_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[4]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[4]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[4]_i_3_n_0\
    );
\rhd_data_out[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(4),
      I1 => result_DDR_B2(4),
      I2 => main_state(1),
      I3 => result_B2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(4),
      O => \rhd_data_out[4]_i_30_n_0\
    );
\rhd_data_out[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => main_state(0),
      I5 => \result_A1_reg_n_0_[4]\,
      O => \rhd_data_out[4]_i_7_n_0\
    );
\rhd_data_out[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(4),
      I1 => main_state(1),
      I2 => result_P2(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(4),
      O => \rhd_data_out[4]_i_8_n_0\
    );
\rhd_data_out[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(4),
      I1 => result_DDR_O2(4),
      I2 => main_state(1),
      I3 => result_O2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(4),
      O => \rhd_data_out[4]_i_9_n_0\
    );
\rhd_data_out[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(5),
      I1 => result_DDR_K2(5),
      I2 => main_state(1),
      I3 => result_K2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(5),
      O => \rhd_data_out[5]_i_17_n_0\
    );
\rhd_data_out[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(5),
      I1 => result_DDR_L2(5),
      I2 => main_state(1),
      I3 => result_L2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(5),
      O => \rhd_data_out[5]_i_18_n_0\
    );
\rhd_data_out[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(5),
      I1 => result_DDR_M2(5),
      I2 => main_state(1),
      I3 => result_M2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(5),
      O => \rhd_data_out[5]_i_19_n_0\
    );
\rhd_data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_4_n_0\,
      I1 => \rhd_data_out_reg[5]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[5]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[5]_i_7_n_0\,
      O => \rhd_data_out[5]_i_2_n_0\
    );
\rhd_data_out[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(5),
      I1 => result_DDR_N2(5),
      I2 => main_state(1),
      I3 => result_N2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(5),
      O => \rhd_data_out[5]_i_20_n_0\
    );
\rhd_data_out[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(5),
      I1 => result_DDR_G2(5),
      I2 => main_state(1),
      I3 => result_G2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(5),
      O => \rhd_data_out[5]_i_21_n_0\
    );
\rhd_data_out[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(5),
      I1 => result_DDR_H2(5),
      I2 => main_state(1),
      I3 => result_H2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(5),
      O => \rhd_data_out[5]_i_22_n_0\
    );
\rhd_data_out[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(5),
      I1 => result_DDR_I2(5),
      I2 => main_state(1),
      I3 => result_I2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(5),
      O => \rhd_data_out[5]_i_23_n_0\
    );
\rhd_data_out[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(5),
      I1 => result_DDR_J2(5),
      I2 => main_state(1),
      I3 => result_J2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(5),
      O => \rhd_data_out[5]_i_24_n_0\
    );
\rhd_data_out[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(5),
      I1 => result_DDR_C2(5),
      I2 => main_state(1),
      I3 => result_C2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(5),
      O => \rhd_data_out[5]_i_25_n_0\
    );
\rhd_data_out[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(5),
      I1 => result_DDR_D2(5),
      I2 => main_state(1),
      I3 => result_D2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(5),
      O => \rhd_data_out[5]_i_26_n_0\
    );
\rhd_data_out[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(5),
      I1 => result_DDR_E2(5),
      I2 => main_state(1),
      I3 => result_E2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(5),
      O => \rhd_data_out[5]_i_27_n_0\
    );
\rhd_data_out[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(5),
      I1 => result_DDR_F2(5),
      I2 => main_state(1),
      I3 => result_F2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(5),
      O => \rhd_data_out[5]_i_28_n_0\
    );
\rhd_data_out[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(5),
      I1 => result_DDR_A2(5),
      I2 => main_state(1),
      I3 => result_A2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(5),
      O => \rhd_data_out[5]_i_29_n_0\
    );
\rhd_data_out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[5]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[5]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[5]_i_3_n_0\
    );
\rhd_data_out[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(5),
      I1 => result_DDR_B2(5),
      I2 => main_state(1),
      I3 => result_B2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(5),
      O => \rhd_data_out[5]_i_30_n_0\
    );
\rhd_data_out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => \result_A1_reg_n_0_[5]\,
      O => \rhd_data_out[5]_i_7_n_0\
    );
\rhd_data_out[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(5),
      I1 => main_state(1),
      I2 => result_P2(5),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(5),
      O => \rhd_data_out[5]_i_8_n_0\
    );
\rhd_data_out[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(5),
      I1 => result_DDR_O2(5),
      I2 => main_state(1),
      I3 => result_O2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(5),
      O => \rhd_data_out[5]_i_9_n_0\
    );
\rhd_data_out[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(6),
      I1 => result_DDR_K2(6),
      I2 => main_state(1),
      I3 => result_K2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(6),
      O => \rhd_data_out[6]_i_17_n_0\
    );
\rhd_data_out[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(6),
      I1 => result_DDR_L2(6),
      I2 => main_state(1),
      I3 => result_L2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(6),
      O => \rhd_data_out[6]_i_18_n_0\
    );
\rhd_data_out[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(6),
      I1 => result_DDR_M2(6),
      I2 => main_state(1),
      I3 => result_M2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(6),
      O => \rhd_data_out[6]_i_19_n_0\
    );
\rhd_data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_4_n_0\,
      I1 => \rhd_data_out_reg[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[6]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[6]_i_7_n_0\,
      O => \rhd_data_out[6]_i_2_n_0\
    );
\rhd_data_out[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(6),
      I1 => result_DDR_N2(6),
      I2 => main_state(1),
      I3 => result_N2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(6),
      O => \rhd_data_out[6]_i_20_n_0\
    );
\rhd_data_out[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(6),
      I1 => result_DDR_G2(6),
      I2 => main_state(1),
      I3 => result_G2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(6),
      O => \rhd_data_out[6]_i_21_n_0\
    );
\rhd_data_out[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(6),
      I1 => result_DDR_H2(6),
      I2 => main_state(1),
      I3 => result_H2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(6),
      O => \rhd_data_out[6]_i_22_n_0\
    );
\rhd_data_out[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(6),
      I1 => result_DDR_I2(6),
      I2 => main_state(1),
      I3 => result_I2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(6),
      O => \rhd_data_out[6]_i_23_n_0\
    );
\rhd_data_out[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(6),
      I1 => result_DDR_J2(6),
      I2 => main_state(1),
      I3 => result_J2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(6),
      O => \rhd_data_out[6]_i_24_n_0\
    );
\rhd_data_out[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(6),
      I1 => result_DDR_C2(6),
      I2 => main_state(1),
      I3 => result_C2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(6),
      O => \rhd_data_out[6]_i_25_n_0\
    );
\rhd_data_out[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(6),
      I1 => result_DDR_D2(6),
      I2 => main_state(1),
      I3 => result_D2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(6),
      O => \rhd_data_out[6]_i_26_n_0\
    );
\rhd_data_out[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(6),
      I1 => result_DDR_E2(6),
      I2 => main_state(1),
      I3 => result_E2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(6),
      O => \rhd_data_out[6]_i_27_n_0\
    );
\rhd_data_out[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(6),
      I1 => result_DDR_F2(6),
      I2 => main_state(1),
      I3 => result_F2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(6),
      O => \rhd_data_out[6]_i_28_n_0\
    );
\rhd_data_out[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(6),
      I1 => result_DDR_A2(6),
      I2 => main_state(1),
      I3 => result_A2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(6),
      O => \rhd_data_out[6]_i_29_n_0\
    );
\rhd_data_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[6]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[6]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[6]_i_3_n_0\
    );
\rhd_data_out[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(6),
      I1 => result_DDR_B2(6),
      I2 => main_state(1),
      I3 => result_B2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(6),
      O => \rhd_data_out[6]_i_30_n_0\
    );
\rhd_data_out[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \rhd_data_out[7]_i_17_n_0\,
      I3 => \rhd_data_out[7]_i_18_n_0\,
      I4 => \in4x_F1[11]_i_2_n_0\,
      I5 => \result_A1_reg_n_0_[6]\,
      O => \rhd_data_out[6]_i_7_n_0\
    );
\rhd_data_out[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(6),
      I1 => main_state(1),
      I2 => result_P2(6),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(6),
      O => \rhd_data_out[6]_i_8_n_0\
    );
\rhd_data_out[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(6),
      I1 => result_DDR_O2(6),
      I2 => main_state(1),
      I3 => result_O2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(6),
      O => \rhd_data_out[6]_i_9_n_0\
    );
\rhd_data_out[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \rhd_data_out[7]_i_17_n_0\
    );
\rhd_data_out[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_32_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \^channel_reg[5]_0\(0),
      I3 => \^channel_reg[5]_0\(1),
      I4 => \^channel_reg[5]_0\(2),
      I5 => \rhd_data_out[13]_i_34_n_0\,
      O => \rhd_data_out[7]_i_18_n_0\
    );
\rhd_data_out[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(7),
      I1 => result_DDR_K2(7),
      I2 => main_state(1),
      I3 => result_K2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(7),
      O => \rhd_data_out[7]_i_19_n_0\
    );
\rhd_data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_4_n_0\,
      I1 => \rhd_data_out_reg[7]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[7]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[7]_i_7_n_0\,
      O => \rhd_data_out[7]_i_2_n_0\
    );
\rhd_data_out[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(7),
      I1 => result_DDR_L2(7),
      I2 => main_state(1),
      I3 => result_L2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(7),
      O => \rhd_data_out[7]_i_20_n_0\
    );
\rhd_data_out[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(7),
      I1 => result_DDR_M2(7),
      I2 => main_state(1),
      I3 => result_M2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(7),
      O => \rhd_data_out[7]_i_21_n_0\
    );
\rhd_data_out[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(7),
      I1 => result_DDR_N2(7),
      I2 => main_state(1),
      I3 => result_N2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(7),
      O => \rhd_data_out[7]_i_22_n_0\
    );
\rhd_data_out[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(7),
      I1 => result_DDR_G2(7),
      I2 => main_state(1),
      I3 => result_G2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(7),
      O => \rhd_data_out[7]_i_23_n_0\
    );
\rhd_data_out[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(7),
      I1 => result_DDR_H2(7),
      I2 => main_state(1),
      I3 => result_H2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(7),
      O => \rhd_data_out[7]_i_24_n_0\
    );
\rhd_data_out[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(7),
      I1 => result_DDR_I2(7),
      I2 => main_state(1),
      I3 => result_I2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(7),
      O => \rhd_data_out[7]_i_25_n_0\
    );
\rhd_data_out[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(7),
      I1 => result_DDR_J2(7),
      I2 => main_state(1),
      I3 => result_J2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(7),
      O => \rhd_data_out[7]_i_26_n_0\
    );
\rhd_data_out[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(7),
      I1 => result_DDR_C2(7),
      I2 => main_state(1),
      I3 => result_C2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(7),
      O => \rhd_data_out[7]_i_27_n_0\
    );
\rhd_data_out[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(7),
      I1 => result_DDR_D2(7),
      I2 => main_state(1),
      I3 => result_D2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(7),
      O => \rhd_data_out[7]_i_28_n_0\
    );
\rhd_data_out[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(7),
      I1 => result_DDR_E2(7),
      I2 => main_state(1),
      I3 => result_E2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(7),
      O => \rhd_data_out[7]_i_29_n_0\
    );
\rhd_data_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[7]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[7]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[7]_i_3_n_0\
    );
\rhd_data_out[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(7),
      I1 => result_DDR_F2(7),
      I2 => main_state(1),
      I3 => result_F2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(7),
      O => \rhd_data_out[7]_i_30_n_0\
    );
\rhd_data_out[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(7),
      I1 => result_DDR_A2(7),
      I2 => main_state(1),
      I3 => result_A2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(7),
      O => \rhd_data_out[7]_i_31_n_0\
    );
\rhd_data_out[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(7),
      I1 => result_DDR_B2(7),
      I2 => main_state(1),
      I3 => result_B2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(7),
      O => \rhd_data_out[7]_i_32_n_0\
    );
\rhd_data_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \rhd_data_out[7]_i_17_n_0\,
      I3 => \rhd_data_out[7]_i_18_n_0\,
      I4 => \in4x_F1[11]_i_2_n_0\,
      I5 => \result_A1_reg_n_0_[7]\,
      O => \rhd_data_out[7]_i_7_n_0\
    );
\rhd_data_out[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(7),
      I1 => main_state(1),
      I2 => result_P2(7),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(7),
      O => \rhd_data_out[7]_i_8_n_0\
    );
\rhd_data_out[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(7),
      I1 => result_DDR_O2(7),
      I2 => main_state(1),
      I3 => result_O2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(7),
      O => \rhd_data_out[7]_i_9_n_0\
    );
\rhd_data_out[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(8),
      I1 => result_DDR_K2(8),
      I2 => main_state(1),
      I3 => result_K2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(8),
      O => \rhd_data_out[8]_i_17_n_0\
    );
\rhd_data_out[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(8),
      I1 => result_DDR_L2(8),
      I2 => main_state(1),
      I3 => result_L2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(8),
      O => \rhd_data_out[8]_i_18_n_0\
    );
\rhd_data_out[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(8),
      I1 => result_DDR_M2(8),
      I2 => main_state(1),
      I3 => result_M2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(8),
      O => \rhd_data_out[8]_i_19_n_0\
    );
\rhd_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_4_n_0\,
      I1 => \rhd_data_out_reg[8]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[8]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[8]_i_7_n_0\,
      O => \rhd_data_out[8]_i_2_n_0\
    );
\rhd_data_out[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(8),
      I1 => result_DDR_N2(8),
      I2 => main_state(1),
      I3 => result_N2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(8),
      O => \rhd_data_out[8]_i_20_n_0\
    );
\rhd_data_out[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(8),
      I1 => result_DDR_G2(8),
      I2 => main_state(1),
      I3 => result_G2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(8),
      O => \rhd_data_out[8]_i_21_n_0\
    );
\rhd_data_out[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(8),
      I1 => result_DDR_H2(8),
      I2 => main_state(1),
      I3 => result_H2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(8),
      O => \rhd_data_out[8]_i_22_n_0\
    );
\rhd_data_out[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(8),
      I1 => result_DDR_I2(8),
      I2 => main_state(1),
      I3 => result_I2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(8),
      O => \rhd_data_out[8]_i_23_n_0\
    );
\rhd_data_out[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(8),
      I1 => result_DDR_J2(8),
      I2 => main_state(1),
      I3 => result_J2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(8),
      O => \rhd_data_out[8]_i_24_n_0\
    );
\rhd_data_out[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(8),
      I1 => result_DDR_C2(8),
      I2 => main_state(1),
      I3 => result_C2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(8),
      O => \rhd_data_out[8]_i_25_n_0\
    );
\rhd_data_out[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(8),
      I1 => result_DDR_D2(8),
      I2 => main_state(1),
      I3 => result_D2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(8),
      O => \rhd_data_out[8]_i_26_n_0\
    );
\rhd_data_out[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(8),
      I1 => result_DDR_E2(8),
      I2 => main_state(1),
      I3 => result_E2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(8),
      O => \rhd_data_out[8]_i_27_n_0\
    );
\rhd_data_out[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(8),
      I1 => result_DDR_F2(8),
      I2 => main_state(1),
      I3 => result_F2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(8),
      O => \rhd_data_out[8]_i_28_n_0\
    );
\rhd_data_out[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(8),
      I1 => result_DDR_A2(8),
      I2 => main_state(1),
      I3 => result_A2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(8),
      O => \rhd_data_out[8]_i_29_n_0\
    );
\rhd_data_out[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[8]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[8]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[8]_i_3_n_0\
    );
\rhd_data_out[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(8),
      I1 => result_DDR_B2(8),
      I2 => main_state(1),
      I3 => result_B2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(8),
      O => \rhd_data_out[8]_i_30_n_0\
    );
\rhd_data_out[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => \result_A1_reg_n_0_[8]\,
      O => \rhd_data_out[8]_i_7_n_0\
    );
\rhd_data_out[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(8),
      I1 => main_state(1),
      I2 => result_P2(8),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(8),
      O => \rhd_data_out[8]_i_8_n_0\
    );
\rhd_data_out[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(8),
      I1 => result_DDR_O2(8),
      I2 => main_state(1),
      I3 => result_O2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(8),
      O => \rhd_data_out[8]_i_9_n_0\
    );
\rhd_data_out[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(9),
      I1 => result_DDR_K2(9),
      I2 => main_state(1),
      I3 => result_K2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_K1(9),
      O => \rhd_data_out[9]_i_17_n_0\
    );
\rhd_data_out[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(9),
      I1 => result_DDR_L2(9),
      I2 => main_state(1),
      I3 => result_L2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_L1(9),
      O => \rhd_data_out[9]_i_18_n_0\
    );
\rhd_data_out[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(9),
      I1 => result_DDR_M2(9),
      I2 => main_state(1),
      I3 => result_M2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_M1(9),
      O => \rhd_data_out[9]_i_19_n_0\
    );
\rhd_data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_4_n_0\,
      I1 => \rhd_data_out_reg[9]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \rhd_data_out_reg[9]_i_6_n_0\,
      I4 => main_state(4),
      I5 => \rhd_data_out[9]_i_7_n_0\,
      O => \rhd_data_out[9]_i_2_n_0\
    );
\rhd_data_out[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(9),
      I1 => result_DDR_N2(9),
      I2 => main_state(1),
      I3 => result_N2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_N1(9),
      O => \rhd_data_out[9]_i_20_n_0\
    );
\rhd_data_out[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(9),
      I1 => result_DDR_G2(9),
      I2 => main_state(1),
      I3 => result_G2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_G1(9),
      O => \rhd_data_out[9]_i_21_n_0\
    );
\rhd_data_out[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(9),
      I1 => result_DDR_H2(9),
      I2 => main_state(1),
      I3 => result_H2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_H1(9),
      O => \rhd_data_out[9]_i_22_n_0\
    );
\rhd_data_out[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(9),
      I1 => result_DDR_I2(9),
      I2 => main_state(1),
      I3 => result_I2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_I1(9),
      O => \rhd_data_out[9]_i_23_n_0\
    );
\rhd_data_out[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(9),
      I1 => result_DDR_J2(9),
      I2 => main_state(1),
      I3 => result_J2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I5 => result_DDR_J1(9),
      O => \rhd_data_out[9]_i_24_n_0\
    );
\rhd_data_out[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(9),
      I1 => result_DDR_C2(9),
      I2 => main_state(1),
      I3 => result_C2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_C1(9),
      O => \rhd_data_out[9]_i_25_n_0\
    );
\rhd_data_out[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(9),
      I1 => result_DDR_D2(9),
      I2 => main_state(1),
      I3 => result_D2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_D1(9),
      O => \rhd_data_out[9]_i_26_n_0\
    );
\rhd_data_out[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(9),
      I1 => result_DDR_E2(9),
      I2 => main_state(1),
      I3 => result_E2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_E1(9),
      O => \rhd_data_out[9]_i_27_n_0\
    );
\rhd_data_out[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(9),
      I1 => result_DDR_F2(9),
      I2 => main_state(1),
      I3 => result_F2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_F1(9),
      O => \rhd_data_out[9]_i_28_n_0\
    );
\rhd_data_out[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(9),
      I1 => result_DDR_A2(9),
      I2 => main_state(1),
      I3 => result_A2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_A1(9),
      O => \rhd_data_out[9]_i_29_n_0\
    );
\rhd_data_out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out[9]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \rhd_data_out[9]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => \rhd_data_out[9]_i_3_n_0\
    );
\rhd_data_out[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(9),
      I1 => result_DDR_B2(9),
      I2 => main_state(1),
      I3 => result_B2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => result_DDR_B1(9),
      O => \rhd_data_out[9]_i_30_n_0\
    );
\rhd_data_out[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_16_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I5 => \result_A1_reg_n_0_[9]\,
      O => \rhd_data_out[9]_i_7_n_0\
    );
\rhd_data_out[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(9),
      I1 => main_state(1),
      I2 => result_P2(9),
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => result_DDR_P1(9),
      O => \rhd_data_out[9]_i_8_n_0\
    );
\rhd_data_out[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(9),
      I1 => result_DDR_O2(9),
      I2 => main_state(1),
      I3 => result_O2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I5 => result_DDR_O1(9),
      O => \rhd_data_out[9]_i_9_n_0\
    );
\rhd_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(0),
      Q => \rhd_data_out_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_2_n_0\,
      I1 => \rhd_data_out[0]_i_3_n_0\,
      O => rhd_data_out(0),
      S => main_state(6)
    );
\rhd_data_out_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_17_n_0\,
      I1 => \rhd_data_out[0]_i_18_n_0\,
      O => \rhd_data_out_reg[0]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_19_n_0\,
      I1 => \rhd_data_out[0]_i_20_n_0\,
      O => \rhd_data_out_reg[0]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_21_n_0\,
      I1 => \rhd_data_out[0]_i_22_n_0\,
      O => \rhd_data_out_reg[0]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_23_n_0\,
      I1 => \rhd_data_out[0]_i_24_n_0\,
      O => \rhd_data_out_reg[0]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_25_n_0\,
      I1 => \rhd_data_out[0]_i_26_n_0\,
      O => \rhd_data_out_reg[0]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_27_n_0\,
      I1 => \rhd_data_out[0]_i_28_n_0\,
      O => \rhd_data_out_reg[0]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_29_n_0\,
      I1 => \rhd_data_out[0]_i_30_n_0\,
      O => \rhd_data_out_reg[0]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[0]_i_10_n_0\,
      I1 => \rhd_data_out_reg[0]_i_11_n_0\,
      O => \rhd_data_out_reg[0]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[0]_i_12_n_0\,
      I1 => \rhd_data_out_reg[0]_i_13_n_0\,
      O => \rhd_data_out_reg[0]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[0]_i_14_n_0\,
      I1 => \rhd_data_out_reg[0]_i_15_n_0\,
      O => \rhd_data_out_reg[0]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(10),
      Q => \rhd_data_out_reg_n_0_[10]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_2_n_0\,
      I1 => \rhd_data_out[10]_i_3_n_0\,
      O => rhd_data_out(10),
      S => main_state(6)
    );
\rhd_data_out_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_19_n_0\,
      I1 => \rhd_data_out[10]_i_20_n_0\,
      O => \rhd_data_out_reg[10]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_21_n_0\,
      I1 => \rhd_data_out[10]_i_22_n_0\,
      O => \rhd_data_out_reg[10]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_23_n_0\,
      I1 => \rhd_data_out[10]_i_24_n_0\,
      O => \rhd_data_out_reg[10]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_25_n_0\,
      I1 => \rhd_data_out[10]_i_26_n_0\,
      O => \rhd_data_out_reg[10]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_27_n_0\,
      I1 => \rhd_data_out[10]_i_28_n_0\,
      O => \rhd_data_out_reg[10]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[10]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_29_n_0\,
      I1 => \rhd_data_out[10]_i_30_n_0\,
      O => \rhd_data_out_reg[10]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[10]_i_10_n_0\,
      I1 => \rhd_data_out_reg[10]_i_11_n_0\,
      O => \rhd_data_out_reg[10]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[10]_i_12_n_0\,
      I1 => \rhd_data_out_reg[10]_i_13_n_0\,
      O => \rhd_data_out_reg[10]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[10]_i_14_n_0\,
      I1 => \rhd_data_out_reg[10]_i_15_n_0\,
      O => \rhd_data_out_reg[10]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(11),
      Q => \rhd_data_out_reg_n_0_[11]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_2_n_0\,
      I1 => \rhd_data_out[11]_i_3_n_0\,
      O => rhd_data_out(11),
      S => main_state(6)
    );
\rhd_data_out_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_20_n_0\,
      I1 => \rhd_data_out[11]_i_21_n_0\,
      O => \rhd_data_out_reg[11]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_22_n_0\,
      I1 => \rhd_data_out[11]_i_23_n_0\,
      O => \rhd_data_out_reg[11]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_24_n_0\,
      I1 => \rhd_data_out[11]_i_25_n_0\,
      O => \rhd_data_out_reg[11]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_26_n_0\,
      I1 => \rhd_data_out[11]_i_27_n_0\,
      O => \rhd_data_out_reg[11]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_28_n_0\,
      I1 => \rhd_data_out[11]_i_29_n_0\,
      O => \rhd_data_out_reg[11]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[11]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_30_n_0\,
      I1 => \rhd_data_out[11]_i_31_n_0\,
      O => \rhd_data_out_reg[11]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[11]_i_10_n_0\,
      I1 => \rhd_data_out_reg[11]_i_11_n_0\,
      O => \rhd_data_out_reg[11]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[11]_i_12_n_0\,
      I1 => \rhd_data_out_reg[11]_i_13_n_0\,
      O => \rhd_data_out_reg[11]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[11]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[11]_i_14_n_0\,
      I1 => \rhd_data_out_reg[11]_i_15_n_0\,
      O => \rhd_data_out_reg[11]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(12),
      Q => \rhd_data_out_reg_n_0_[12]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_2_n_0\,
      I1 => \rhd_data_out[12]_i_3_n_0\,
      O => rhd_data_out(12),
      S => main_state(6)
    );
\rhd_data_out_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_19_n_0\,
      I1 => \rhd_data_out[12]_i_20_n_0\,
      O => \rhd_data_out_reg[12]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_21_n_0\,
      I1 => \rhd_data_out[12]_i_22_n_0\,
      O => \rhd_data_out_reg[12]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_23_n_0\,
      I1 => \rhd_data_out[12]_i_24_n_0\,
      O => \rhd_data_out_reg[12]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_25_n_0\,
      I1 => \rhd_data_out[12]_i_26_n_0\,
      O => \rhd_data_out_reg[12]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[12]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_27_n_0\,
      I1 => \rhd_data_out[12]_i_28_n_0\,
      O => \rhd_data_out_reg[12]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[12]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_29_n_0\,
      I1 => \rhd_data_out[12]_i_30_n_0\,
      O => \rhd_data_out_reg[12]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[12]_i_10_n_0\,
      I1 => \rhd_data_out_reg[12]_i_11_n_0\,
      O => \rhd_data_out_reg[12]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[12]_i_12_n_0\,
      I1 => \rhd_data_out_reg[12]_i_13_n_0\,
      O => \rhd_data_out_reg[12]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[12]_i_14_n_0\,
      I1 => \rhd_data_out_reg[12]_i_15_n_0\,
      O => \rhd_data_out_reg[12]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(13),
      Q => \rhd_data_out_reg_n_0_[13]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_2_n_0\,
      I1 => \rhd_data_out[13]_i_3_n_0\,
      O => rhd_data_out(13),
      S => main_state(6)
    );
\rhd_data_out_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_20_n_0\,
      I1 => \rhd_data_out[13]_i_21_n_0\,
      O => \rhd_data_out_reg[13]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_22_n_0\,
      I1 => \rhd_data_out[13]_i_23_n_0\,
      O => \rhd_data_out_reg[13]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_24_n_0\,
      I1 => \rhd_data_out[13]_i_25_n_0\,
      O => \rhd_data_out_reg[13]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_26_n_0\,
      I1 => \rhd_data_out[13]_i_27_n_0\,
      O => \rhd_data_out_reg[13]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[13]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_28_n_0\,
      I1 => \rhd_data_out[13]_i_29_n_0\,
      O => \rhd_data_out_reg[13]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[13]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_30_n_0\,
      I1 => \rhd_data_out[13]_i_31_n_0\,
      O => \rhd_data_out_reg[13]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[13]_i_10_n_0\,
      I1 => \rhd_data_out_reg[13]_i_11_n_0\,
      O => \rhd_data_out_reg[13]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[13]_i_12_n_0\,
      I1 => \rhd_data_out_reg[13]_i_13_n_0\,
      O => \rhd_data_out_reg[13]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[13]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[13]_i_14_n_0\,
      I1 => \rhd_data_out_reg[13]_i_15_n_0\,
      O => \rhd_data_out_reg[13]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(14),
      Q => \rhd_data_out_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_20_n_0\,
      I1 => \rhd_data_out[14]_i_21_n_0\,
      O => \rhd_data_out_reg[14]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_22_n_0\,
      I1 => \rhd_data_out[14]_i_23_n_0\,
      O => \rhd_data_out_reg[14]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_24_n_0\,
      I1 => \rhd_data_out[14]_i_25_n_0\,
      O => \rhd_data_out_reg[14]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[14]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_26_n_0\,
      I1 => \rhd_data_out[14]_i_27_n_0\,
      O => \rhd_data_out_reg[14]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[14]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_28_n_0\,
      I1 => \rhd_data_out[14]_i_29_n_0\,
      O => \rhd_data_out_reg[14]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_4_n_0\,
      I1 => \rhd_data_out[14]_i_5_n_0\,
      O => \rhd_data_out_reg[14]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_6_n_0\,
      I1 => \rhd_data_out[14]_i_7_n_0\,
      O => \rhd_data_out_reg[14]_i_3_n_0\,
      S => main_state(5)
    );
\rhd_data_out_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_16_n_0\,
      I1 => \rhd_data_out[14]_i_17_n_0\,
      O => \rhd_data_out_reg[14]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_18_n_0\,
      I1 => \rhd_data_out[14]_i_19_n_0\,
      O => \rhd_data_out_reg[14]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(15),
      Q => \rhd_data_out_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_20_n_0\,
      I1 => \rhd_data_out[15]_i_21_n_0\,
      O => \rhd_data_out_reg[15]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_22_n_0\,
      I1 => \rhd_data_out[15]_i_23_n_0\,
      O => \rhd_data_out_reg[15]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_24_n_0\,
      I1 => \rhd_data_out[15]_i_25_n_0\,
      O => \rhd_data_out_reg[15]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_26_n_0\,
      I1 => \rhd_data_out[15]_i_27_n_0\,
      O => \rhd_data_out_reg[15]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_28_n_0\,
      I1 => \rhd_data_out[15]_i_29_n_0\,
      O => \rhd_data_out_reg[15]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_4_n_0\,
      I1 => \rhd_data_out[15]_i_5_n_0\,
      O => \rhd_data_out_reg[15]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_6_n_0\,
      I1 => \rhd_data_out[15]_i_7_n_0\,
      O => \rhd_data_out_reg[15]_i_3_n_0\,
      S => main_state(5)
    );
\rhd_data_out_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_16_n_0\,
      I1 => \rhd_data_out[15]_i_17_n_0\,
      O => \rhd_data_out_reg[15]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_18_n_0\,
      I1 => \rhd_data_out[15]_i_19_n_0\,
      O => \rhd_data_out_reg[15]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(1),
      Q => \rhd_data_out_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_2_n_0\,
      I1 => \rhd_data_out[1]_i_3_n_0\,
      O => rhd_data_out(1),
      S => main_state(6)
    );
\rhd_data_out_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_18_n_0\,
      I1 => \rhd_data_out[1]_i_19_n_0\,
      O => \rhd_data_out_reg[1]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_20_n_0\,
      I1 => \rhd_data_out[1]_i_21_n_0\,
      O => \rhd_data_out_reg[1]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_22_n_0\,
      I1 => \rhd_data_out[1]_i_23_n_0\,
      O => \rhd_data_out_reg[1]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_24_n_0\,
      I1 => \rhd_data_out[1]_i_25_n_0\,
      O => \rhd_data_out_reg[1]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_26_n_0\,
      I1 => \rhd_data_out[1]_i_27_n_0\,
      O => \rhd_data_out_reg[1]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_28_n_0\,
      I1 => \rhd_data_out[1]_i_29_n_0\,
      O => \rhd_data_out_reg[1]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_30_n_0\,
      I1 => \rhd_data_out[1]_i_31_n_0\,
      O => \rhd_data_out_reg[1]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[1]_i_10_n_0\,
      I1 => \rhd_data_out_reg[1]_i_11_n_0\,
      O => \rhd_data_out_reg[1]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[1]_i_12_n_0\,
      I1 => \rhd_data_out_reg[1]_i_13_n_0\,
      O => \rhd_data_out_reg[1]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[1]_i_14_n_0\,
      I1 => \rhd_data_out_reg[1]_i_15_n_0\,
      O => \rhd_data_out_reg[1]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(2),
      Q => \rhd_data_out_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_2_n_0\,
      I1 => \rhd_data_out[2]_i_3_n_0\,
      O => rhd_data_out(2),
      S => main_state(6)
    );
\rhd_data_out_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_17_n_0\,
      I1 => \rhd_data_out[2]_i_18_n_0\,
      O => \rhd_data_out_reg[2]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_19_n_0\,
      I1 => \rhd_data_out[2]_i_20_n_0\,
      O => \rhd_data_out_reg[2]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_21_n_0\,
      I1 => \rhd_data_out[2]_i_22_n_0\,
      O => \rhd_data_out_reg[2]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_23_n_0\,
      I1 => \rhd_data_out[2]_i_24_n_0\,
      O => \rhd_data_out_reg[2]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_25_n_0\,
      I1 => \rhd_data_out[2]_i_26_n_0\,
      O => \rhd_data_out_reg[2]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_27_n_0\,
      I1 => \rhd_data_out[2]_i_28_n_0\,
      O => \rhd_data_out_reg[2]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_29_n_0\,
      I1 => \rhd_data_out[2]_i_30_n_0\,
      O => \rhd_data_out_reg[2]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[2]_i_10_n_0\,
      I1 => \rhd_data_out_reg[2]_i_11_n_0\,
      O => \rhd_data_out_reg[2]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[2]_i_12_n_0\,
      I1 => \rhd_data_out_reg[2]_i_13_n_0\,
      O => \rhd_data_out_reg[2]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[2]_i_14_n_0\,
      I1 => \rhd_data_out_reg[2]_i_15_n_0\,
      O => \rhd_data_out_reg[2]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(3),
      Q => \rhd_data_out_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_2_n_0\,
      I1 => \rhd_data_out[3]_i_3_n_0\,
      O => rhd_data_out(3),
      S => main_state(6)
    );
\rhd_data_out_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_18_n_0\,
      I1 => \rhd_data_out[3]_i_19_n_0\,
      O => \rhd_data_out_reg[3]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_20_n_0\,
      I1 => \rhd_data_out[3]_i_21_n_0\,
      O => \rhd_data_out_reg[3]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_22_n_0\,
      I1 => \rhd_data_out[3]_i_23_n_0\,
      O => \rhd_data_out_reg[3]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_24_n_0\,
      I1 => \rhd_data_out[3]_i_25_n_0\,
      O => \rhd_data_out_reg[3]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_26_n_0\,
      I1 => \rhd_data_out[3]_i_27_n_0\,
      O => \rhd_data_out_reg[3]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_28_n_0\,
      I1 => \rhd_data_out[3]_i_29_n_0\,
      O => \rhd_data_out_reg[3]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_30_n_0\,
      I1 => \rhd_data_out[3]_i_31_n_0\,
      O => \rhd_data_out_reg[3]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[3]_i_10_n_0\,
      I1 => \rhd_data_out_reg[3]_i_11_n_0\,
      O => \rhd_data_out_reg[3]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[3]_i_12_n_0\,
      I1 => \rhd_data_out_reg[3]_i_13_n_0\,
      O => \rhd_data_out_reg[3]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[3]_i_14_n_0\,
      I1 => \rhd_data_out_reg[3]_i_15_n_0\,
      O => \rhd_data_out_reg[3]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(4),
      Q => \rhd_data_out_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_2_n_0\,
      I1 => \rhd_data_out[4]_i_3_n_0\,
      O => rhd_data_out(4),
      S => main_state(6)
    );
\rhd_data_out_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_17_n_0\,
      I1 => \rhd_data_out[4]_i_18_n_0\,
      O => \rhd_data_out_reg[4]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_19_n_0\,
      I1 => \rhd_data_out[4]_i_20_n_0\,
      O => \rhd_data_out_reg[4]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_21_n_0\,
      I1 => \rhd_data_out[4]_i_22_n_0\,
      O => \rhd_data_out_reg[4]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_23_n_0\,
      I1 => \rhd_data_out[4]_i_24_n_0\,
      O => \rhd_data_out_reg[4]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_25_n_0\,
      I1 => \rhd_data_out[4]_i_26_n_0\,
      O => \rhd_data_out_reg[4]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_27_n_0\,
      I1 => \rhd_data_out[4]_i_28_n_0\,
      O => \rhd_data_out_reg[4]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[4]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_29_n_0\,
      I1 => \rhd_data_out[4]_i_30_n_0\,
      O => \rhd_data_out_reg[4]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[4]_i_10_n_0\,
      I1 => \rhd_data_out_reg[4]_i_11_n_0\,
      O => \rhd_data_out_reg[4]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[4]_i_12_n_0\,
      I1 => \rhd_data_out_reg[4]_i_13_n_0\,
      O => \rhd_data_out_reg[4]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[4]_i_14_n_0\,
      I1 => \rhd_data_out_reg[4]_i_15_n_0\,
      O => \rhd_data_out_reg[4]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(5),
      Q => \rhd_data_out_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_2_n_0\,
      I1 => \rhd_data_out[5]_i_3_n_0\,
      O => rhd_data_out(5),
      S => main_state(6)
    );
\rhd_data_out_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_17_n_0\,
      I1 => \rhd_data_out[5]_i_18_n_0\,
      O => \rhd_data_out_reg[5]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_19_n_0\,
      I1 => \rhd_data_out[5]_i_20_n_0\,
      O => \rhd_data_out_reg[5]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_21_n_0\,
      I1 => \rhd_data_out[5]_i_22_n_0\,
      O => \rhd_data_out_reg[5]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_23_n_0\,
      I1 => \rhd_data_out[5]_i_24_n_0\,
      O => \rhd_data_out_reg[5]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_25_n_0\,
      I1 => \rhd_data_out[5]_i_26_n_0\,
      O => \rhd_data_out_reg[5]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_27_n_0\,
      I1 => \rhd_data_out[5]_i_28_n_0\,
      O => \rhd_data_out_reg[5]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[5]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_29_n_0\,
      I1 => \rhd_data_out[5]_i_30_n_0\,
      O => \rhd_data_out_reg[5]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[5]_i_10_n_0\,
      I1 => \rhd_data_out_reg[5]_i_11_n_0\,
      O => \rhd_data_out_reg[5]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[5]_i_12_n_0\,
      I1 => \rhd_data_out_reg[5]_i_13_n_0\,
      O => \rhd_data_out_reg[5]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[5]_i_14_n_0\,
      I1 => \rhd_data_out_reg[5]_i_15_n_0\,
      O => \rhd_data_out_reg[5]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(6),
      Q => \rhd_data_out_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_2_n_0\,
      I1 => \rhd_data_out[6]_i_3_n_0\,
      O => rhd_data_out(6),
      S => main_state(6)
    );
\rhd_data_out_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_17_n_0\,
      I1 => \rhd_data_out[6]_i_18_n_0\,
      O => \rhd_data_out_reg[6]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_19_n_0\,
      I1 => \rhd_data_out[6]_i_20_n_0\,
      O => \rhd_data_out_reg[6]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_21_n_0\,
      I1 => \rhd_data_out[6]_i_22_n_0\,
      O => \rhd_data_out_reg[6]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_23_n_0\,
      I1 => \rhd_data_out[6]_i_24_n_0\,
      O => \rhd_data_out_reg[6]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_25_n_0\,
      I1 => \rhd_data_out[6]_i_26_n_0\,
      O => \rhd_data_out_reg[6]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_27_n_0\,
      I1 => \rhd_data_out[6]_i_28_n_0\,
      O => \rhd_data_out_reg[6]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_29_n_0\,
      I1 => \rhd_data_out[6]_i_30_n_0\,
      O => \rhd_data_out_reg[6]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[6]_i_10_n_0\,
      I1 => \rhd_data_out_reg[6]_i_11_n_0\,
      O => \rhd_data_out_reg[6]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[6]_i_12_n_0\,
      I1 => \rhd_data_out_reg[6]_i_13_n_0\,
      O => \rhd_data_out_reg[6]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[6]_i_14_n_0\,
      I1 => \rhd_data_out_reg[6]_i_15_n_0\,
      O => \rhd_data_out_reg[6]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(7),
      Q => \rhd_data_out_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_2_n_0\,
      I1 => \rhd_data_out[7]_i_3_n_0\,
      O => rhd_data_out(7),
      S => main_state(6)
    );
\rhd_data_out_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_19_n_0\,
      I1 => \rhd_data_out[7]_i_20_n_0\,
      O => \rhd_data_out_reg[7]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_21_n_0\,
      I1 => \rhd_data_out[7]_i_22_n_0\,
      O => \rhd_data_out_reg[7]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_23_n_0\,
      I1 => \rhd_data_out[7]_i_24_n_0\,
      O => \rhd_data_out_reg[7]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_25_n_0\,
      I1 => \rhd_data_out[7]_i_26_n_0\,
      O => \rhd_data_out_reg[7]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_27_n_0\,
      I1 => \rhd_data_out[7]_i_28_n_0\,
      O => \rhd_data_out_reg[7]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_29_n_0\,
      I1 => \rhd_data_out[7]_i_30_n_0\,
      O => \rhd_data_out_reg[7]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_31_n_0\,
      I1 => \rhd_data_out[7]_i_32_n_0\,
      O => \rhd_data_out_reg[7]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[7]_i_10_n_0\,
      I1 => \rhd_data_out_reg[7]_i_11_n_0\,
      O => \rhd_data_out_reg[7]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[7]_i_12_n_0\,
      I1 => \rhd_data_out_reg[7]_i_13_n_0\,
      O => \rhd_data_out_reg[7]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[7]_i_14_n_0\,
      I1 => \rhd_data_out_reg[7]_i_15_n_0\,
      O => \rhd_data_out_reg[7]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(8),
      Q => \rhd_data_out_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_2_n_0\,
      I1 => \rhd_data_out[8]_i_3_n_0\,
      O => rhd_data_out(8),
      S => main_state(6)
    );
\rhd_data_out_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_17_n_0\,
      I1 => \rhd_data_out[8]_i_18_n_0\,
      O => \rhd_data_out_reg[8]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_19_n_0\,
      I1 => \rhd_data_out[8]_i_20_n_0\,
      O => \rhd_data_out_reg[8]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_21_n_0\,
      I1 => \rhd_data_out[8]_i_22_n_0\,
      O => \rhd_data_out_reg[8]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_23_n_0\,
      I1 => \rhd_data_out[8]_i_24_n_0\,
      O => \rhd_data_out_reg[8]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_25_n_0\,
      I1 => \rhd_data_out[8]_i_26_n_0\,
      O => \rhd_data_out_reg[8]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[8]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_27_n_0\,
      I1 => \rhd_data_out[8]_i_28_n_0\,
      O => \rhd_data_out_reg[8]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[8]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_29_n_0\,
      I1 => \rhd_data_out[8]_i_30_n_0\,
      O => \rhd_data_out_reg[8]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[8]_i_10_n_0\,
      I1 => \rhd_data_out_reg[8]_i_11_n_0\,
      O => \rhd_data_out_reg[8]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[8]_i_12_n_0\,
      I1 => \rhd_data_out_reg[8]_i_13_n_0\,
      O => \rhd_data_out_reg[8]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[8]_i_14_n_0\,
      I1 => \rhd_data_out_reg[8]_i_15_n_0\,
      O => \rhd_data_out_reg[8]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(9),
      Q => \rhd_data_out_reg_n_0_[9]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_2_n_0\,
      I1 => \rhd_data_out[9]_i_3_n_0\,
      O => rhd_data_out(9),
      S => main_state(6)
    );
\rhd_data_out_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_17_n_0\,
      I1 => \rhd_data_out[9]_i_18_n_0\,
      O => \rhd_data_out_reg[9]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_19_n_0\,
      I1 => \rhd_data_out[9]_i_20_n_0\,
      O => \rhd_data_out_reg[9]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_21_n_0\,
      I1 => \rhd_data_out[9]_i_22_n_0\,
      O => \rhd_data_out_reg[9]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_23_n_0\,
      I1 => \rhd_data_out[9]_i_24_n_0\,
      O => \rhd_data_out_reg[9]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_25_n_0\,
      I1 => \rhd_data_out[9]_i_26_n_0\,
      O => \rhd_data_out_reg[9]_i_14_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[9]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_27_n_0\,
      I1 => \rhd_data_out[9]_i_28_n_0\,
      O => \rhd_data_out_reg[9]_i_15_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[9]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_29_n_0\,
      I1 => \rhd_data_out[9]_i_30_n_0\,
      O => \rhd_data_out_reg[9]_i_16_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__1_n_0\
    );
\rhd_data_out_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[9]_i_10_n_0\,
      I1 => \rhd_data_out_reg[9]_i_11_n_0\,
      O => \rhd_data_out_reg[9]_i_4_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[9]_i_12_n_0\,
      I1 => \rhd_data_out_reg[9]_i_13_n_0\,
      O => \rhd_data_out_reg[9]_i_5_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
\rhd_data_out_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rhd_data_out_reg[9]_i_14_n_0\,
      I1 => \rhd_data_out_reg[9]_i_15_n_0\,
      O => \rhd_data_out_reg[9]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[3]_rep__9_n_0\
    );
rhd_valid_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7776767666666666"
    )
        port map (
      I0 => rhd_valid_out_i_2_n_0,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I3 => main_state(1),
      I4 => main_state(0),
      I5 => rhd_valid_out_i_3_n_0,
      O => rhd_valid_out
    );
rhd_valid_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I3 => main_state(1),
      I4 => main_state(0),
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => rhd_valid_out_i_2_n_0
    );
rhd_valid_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^channel_reg[5]_0\(5),
      I1 => \^channel_reg[5]_0\(4),
      I2 => \^channel_reg[5]_0\(2),
      I3 => \^channel_reg[5]_0\(3),
      I4 => \^channel_reg[5]_0\(1),
      I5 => \^channel_reg[5]_0\(0),
      O => rhd_valid_out_i_3_n_0
    );
rhd_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_valid_out,
      Q => rhd_valid_out_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\timestamp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => \timestamp__0\(0),
      I2 => flag_lastBatch,
      O => timestamp(0)
    );
\timestamp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[10]_i_2_n_0\,
      I3 => \timestamp__0\(10),
      O => timestamp(10)
    );
\timestamp[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => \timestamp__0\(8),
      O => \timestamp[10]_i_2_n_0\
    );
\timestamp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(11),
      O => timestamp(11)
    );
\timestamp[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(11),
      I4 => \timestamp__0\(12),
      O => timestamp(12)
    );
\timestamp[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(11),
      I3 => \timestamp[13]_i_2_n_0\,
      I4 => \timestamp__0\(12),
      I5 => \timestamp__0\(13),
      O => timestamp(13)
    );
\timestamp[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => \timestamp__0\(9),
      O => \timestamp[13]_i_2_n_0\
    );
\timestamp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[15]_i_5_n_0\,
      I3 => \timestamp__0\(14),
      O => timestamp(14)
    );
\timestamp[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000101"
    )
        port map (
      I0 => main_state(4),
      I1 => \in4x_F1[12]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => \timestamp[15]_i_3_n_0\,
      I4 => \timestamp[15]_i_4_n_0\,
      O => \timestamp[15]_i_1_n_0\
    );
\timestamp[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[15]_i_5_n_0\,
      I3 => \timestamp__0\(14),
      I4 => \timestamp__0\(15),
      O => timestamp(15)
    );
\timestamp[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I3 => main_state(1),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \timestamp[15]_i_3_n_0\
    );
\timestamp[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^channel_reg[5]_0\(4),
      I1 => \^channel_reg[5]_0\(3),
      I2 => \^channel_reg[5]_0\(5),
      I3 => \^channel_reg[5]_0\(0),
      I4 => \^channel_reg[5]_0\(1),
      I5 => \^channel_reg[5]_0\(2),
      O => \timestamp[15]_i_4_n_0\
    );
\timestamp[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(12),
      O => \timestamp[15]_i_5_n_0\
    );
\timestamp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      O => timestamp(1)
    );
\timestamp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => \timestamp__0\(2),
      O => timestamp(2)
    );
\timestamp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => \timestamp__0\(3),
      O => timestamp(3)
    );
\timestamp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[4]_i_2_n_0\,
      I3 => \timestamp__0\(4),
      O => timestamp(4)
    );
\timestamp[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => \timestamp__0\(1),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(2),
      O => \timestamp[4]_i_2_n_0\
    );
\timestamp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[5]_i_2_n_0\,
      I3 => \timestamp__0\(5),
      O => timestamp(5)
    );
\timestamp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => \timestamp__0\(3),
      O => \timestamp[5]_i_2_n_0\
    );
\timestamp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      O => timestamp(6)
    );
\timestamp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => \timestamp__0\(7),
      O => timestamp(7)
    );
\timestamp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => \timestamp__0\(8),
      O => timestamp(8)
    );
\timestamp[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => \timestamp__0\(4),
      O => \timestamp[8]_i_2_n_0\
    );
\timestamp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => flag_lastBatch,
      I2 => \timestamp[9]_i_2_n_0\,
      I3 => \timestamp__0\(9),
      O => timestamp(9)
    );
\timestamp[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(8),
      I1 => \timestamp__0\(6),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(7),
      O => \timestamp[9]_i_2_n_0\
    );
\timestamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(0),
      Q => \timestamp__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(10),
      Q => \timestamp__0\(10),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(11),
      Q => \timestamp__0\(11),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(12),
      Q => \timestamp__0\(12),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(13),
      Q => \timestamp__0\(13),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(14),
      Q => \timestamp__0\(14),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(15),
      Q => \timestamp__0\(15),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(1),
      Q => \timestamp__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(2),
      Q => \timestamp__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(3),
      Q => \timestamp__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(4),
      Q => \timestamp__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(5),
      Q => \timestamp__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(6),
      Q => \timestamp__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(7),
      Q => \timestamp__0\(7),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(8),
      Q => \timestamp__0\(8),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(9),
      Q => \timestamp__0\(9),
      R => \^s00_axi_aresetn_0\
    );
\tlast_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[0]\,
      I1 => tlast_flag_bit,
      O => \tlast_cnt[0]_i_1_n_0\
    );
\tlast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[1]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => tlast_flag_bit,
      O => \tlast_cnt[1]_i_1_n_0\
    );
\tlast_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[1]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[2]_i_1_n_0\
    );
\tlast_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[3]\,
      I1 => \tlast_cnt_reg_n_0_[2]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => \tlast_cnt_reg_n_0_[1]\,
      I4 => tlast_flag_bit,
      O => \tlast_cnt[3]_i_1_n_0\
    );
\tlast_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tlast_flag_bit,
      I1 => valid_fifo_out,
      I2 => flag_lastchannel_250M,
      O => \tlast_cnt[4]_i_1_n_0\
    );
\tlast_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[3]\,
      I1 => \tlast_cnt_reg_n_0_[1]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => \tlast_cnt_reg_n_0_[2]\,
      I4 => tlast_flag_bit,
      O => \tlast_cnt[4]_i_2_n_0\
    );
\tlast_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[0]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[0]\,
      R => clear
    );
\tlast_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[1]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[1]\,
      R => clear
    );
\tlast_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[2]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[2]\,
      R => clear
    );
\tlast_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[3]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[3]\,
      R => clear
    );
\tlast_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[4]_i_2_n_0\,
      Q => tlast_flag_bit,
      R => clear
    );
xpm_cdc_1bit_inst_1: entity work.\rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => \^fifo_rstn\,
      src_clk => s00_axi_aclk,
      src_in(0) => SPI_running_reg_n_0
    );
xpm_cdc_1bit_inst_2: entity work.\rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastBatch_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => xpm_cdc_1bit_inst_2_i_2_n_0,
      I1 => xpm_cdc_1bit_inst_2_i_3_n_0,
      I2 => xpm_cdc_1bit_inst_2_i_4_n_0,
      I3 => xpm_cdc_1bit_inst_2_i_5_n_0,
      I4 => xpm_cdc_1bit_inst_2_i_6_n_0,
      I5 => xpm_cdc_1bit_inst_2_i_7_n_0,
      O => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(12),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(14),
      I3 => \timestamp__0\(14),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(13),
      I5 => \timestamp__0\(13),
      O => xpm_cdc_1bit_inst_2_i_2_n_0
    );
xpm_cdc_1bit_inst_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(3),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(5),
      I3 => \timestamp__0\(5),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(4),
      I5 => \timestamp__0\(4),
      O => xpm_cdc_1bit_inst_2_i_3_n_0
    );
xpm_cdc_1bit_inst_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(0),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(0),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(2),
      I3 => \timestamp__0\(2),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(1),
      I5 => \timestamp__0\(1),
      O => xpm_cdc_1bit_inst_2_i_4_n_0
    );
xpm_cdc_1bit_inst_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(9),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(11),
      I3 => \timestamp__0\(11),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(10),
      I5 => \timestamp__0\(10),
      O => xpm_cdc_1bit_inst_2_i_5_n_0
    );
xpm_cdc_1bit_inst_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(6),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(8),
      I3 => \timestamp__0\(8),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(7),
      I5 => \timestamp__0\(7),
      O => xpm_cdc_1bit_inst_2_i_6_n_0
    );
xpm_cdc_1bit_inst_2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xpm_cdc_1bit_inst_2_i_1_0(15),
      I1 => \timestamp__0\(15),
      O => xpm_cdc_1bit_inst_2_i_7_n_0
    );
xpm_cdc_5bit_inst_3: entity work.rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastchannel_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastchannel
    );
xpm_cdc_5bit_inst_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^channel_reg[5]_0\(4),
      I1 => \^channel_reg[5]_0\(2),
      I2 => \^channel_reg[5]_0\(3),
      I3 => \^channel_reg[5]_0\(0),
      I4 => \^channel_reg[5]_0\(1),
      I5 => \^channel_reg[5]_0\(5),
      O => flag_lastchannel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI is
  port (
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MOSI2 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI : entity is "rhd_S00_AXI";
end rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI is
  signal \^cs_b\ : STD_LOGIC;
  signal MISO1_A_SW : STD_LOGIC;
  signal MISO1_B_SW : STD_LOGIC;
  signal MISO1_C_SW : STD_LOGIC;
  signal MISO1_D_LOOP : STD_LOGIC;
  signal MISO1_D_SW : STD_LOGIC;
  signal MISO1_E_SW : STD_LOGIC;
  signal MISO1_F_LOOP : STD_LOGIC;
  signal MISO1_F_SW : STD_LOGIC;
  signal MISO1_G_SW : STD_LOGIC;
  signal MISO1_H_SW : STD_LOGIC;
  signal MISO1_I_LOOP : STD_LOGIC;
  signal MISO1_I_SW : STD_LOGIC;
  signal MISO1_J_LOOP : STD_LOGIC;
  signal MISO1_J_SW : STD_LOGIC;
  signal MISO1_K_LOOP : STD_LOGIC;
  signal MISO1_K_SW : STD_LOGIC;
  signal MISO1_L_SW : STD_LOGIC;
  signal MISO1_M_SW : STD_LOGIC;
  signal MISO1_N_SW : STD_LOGIC;
  signal MISO1_O_SW : STD_LOGIC;
  signal MISO1_P_SW : STD_LOGIC;
  signal MISO2_A_SW : STD_LOGIC;
  signal MISO2_B_SW : STD_LOGIC;
  signal MISO2_C_SW : STD_LOGIC;
  signal MISO2_D_SW : STD_LOGIC;
  signal MISO2_E_SW : STD_LOGIC;
  signal MISO2_F_SW : STD_LOGIC;
  signal MISO2_G_SW : STD_LOGIC;
  signal MISO2_H_LOOP : STD_LOGIC;
  signal MISO2_H_SW : STD_LOGIC;
  signal MISO2_I_LOOP : STD_LOGIC;
  signal MISO2_I_SW : STD_LOGIC;
  signal MISO2_J_LOOP : STD_LOGIC;
  signal MISO2_J_SW : STD_LOGIC;
  signal MISO2_K_SW : STD_LOGIC;
  signal MISO2_L_SW : STD_LOGIC;
  signal MISO2_M_SW : STD_LOGIC;
  signal MISO2_N_SW : STD_LOGIC;
  signal MISO2_O_SW : STD_LOGIC;
  signal MISO2_P_SW : STD_LOGIC;
  signal RHD_LOOPBACK_n_10 : STD_LOGIC;
  signal RHD_LOOPBACK_n_11 : STD_LOGIC;
  signal RHD_LOOPBACK_n_12 : STD_LOGIC;
  signal RHD_LOOPBACK_n_13 : STD_LOGIC;
  signal RHD_LOOPBACK_n_14 : STD_LOGIC;
  signal RHD_LOOPBACK_n_15 : STD_LOGIC;
  signal RHD_LOOPBACK_n_8 : STD_LOGIC;
  signal RHD_LOOPBACK_n_9 : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal channel : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal counter_32_630 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rhd_n_1 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair334";
begin
  CS_b <= \^cs_b\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
RHD_LOOPBACK: entity work.rhd_axi_tb_rhd_axi_0_0_rhd_headstage_slave_full_16_probes
     port map (
      CS_b => \^cs_b\,
      MISO1_A => MISO1_A,
      MISO1_A_SW => MISO1_A_SW,
      MISO1_B => MISO1_B,
      MISO1_B_SW => MISO1_B_SW,
      MISO1_C => MISO1_C,
      MISO1_C_SW => MISO1_C_SW,
      MISO1_D => MISO1_D,
      MISO1_D_0 => RHD_LOOPBACK_n_12,
      MISO1_D_LOOP => MISO1_D_LOOP,
      MISO1_D_SW => MISO1_D_SW,
      MISO1_E => MISO1_E,
      MISO1_E_SW => MISO1_E_SW,
      MISO1_F => MISO1_F,
      MISO1_F_0 => RHD_LOOPBACK_n_8,
      MISO1_F_LOOP => MISO1_F_LOOP,
      MISO1_F_SW => MISO1_F_SW,
      MISO1_G => MISO1_G,
      MISO1_G_SW => MISO1_G_SW,
      MISO1_H => MISO1_H,
      MISO1_H_SW => MISO1_H_SW,
      MISO1_I => MISO1_I,
      MISO1_I_0 => RHD_LOOPBACK_n_10,
      MISO1_I_LOOP => MISO1_I_LOOP,
      MISO1_I_SW => MISO1_I_SW,
      MISO1_J => MISO1_J,
      MISO1_J_0 => RHD_LOOPBACK_n_13,
      MISO1_J_LOOP => MISO1_J_LOOP,
      MISO1_J_SW => MISO1_J_SW,
      MISO1_K => MISO1_K,
      MISO1_K_0 => RHD_LOOPBACK_n_15,
      MISO1_K_LOOP => MISO1_K_LOOP,
      MISO1_K_SW => MISO1_K_SW,
      MISO1_L => MISO1_L,
      MISO1_L_SW => MISO1_L_SW,
      MISO1_M => MISO1_M,
      MISO1_M_SW => MISO1_M_SW,
      MISO1_N => MISO1_N,
      MISO1_N_SW => MISO1_N_SW,
      MISO1_O => MISO1_O,
      MISO1_O_SW => MISO1_O_SW,
      MISO1_P => MISO1_P,
      MISO1_P_SW => MISO1_P_SW,
      MISO2_A => MISO2_A,
      MISO2_A_SW => MISO2_A_SW,
      MISO2_B => MISO2_B,
      MISO2_B_SW => MISO2_B_SW,
      MISO2_C => MISO2_C,
      MISO2_C_SW => MISO2_C_SW,
      MISO2_D => MISO2_D,
      MISO2_D_SW => MISO2_D_SW,
      MISO2_E => MISO2_E,
      MISO2_E_SW => MISO2_E_SW,
      MISO2_F => MISO2_F,
      MISO2_F_SW => MISO2_F_SW,
      MISO2_G => MISO2_G,
      MISO2_G_SW => MISO2_G_SW,
      MISO2_H => MISO2_H,
      MISO2_H_0 => RHD_LOOPBACK_n_9,
      MISO2_H_LOOP => MISO2_H_LOOP,
      MISO2_H_SW => MISO2_H_SW,
      MISO2_I => MISO2_I,
      MISO2_I_0 => RHD_LOOPBACK_n_11,
      MISO2_I_LOOP => MISO2_I_LOOP,
      MISO2_I_SW => MISO2_I_SW,
      MISO2_J => MISO2_J,
      MISO2_J_0 => RHD_LOOPBACK_n_14,
      MISO2_J_LOOP => MISO2_J_LOOP,
      MISO2_J_SW => MISO2_J_SW,
      MISO2_K => MISO2_K,
      MISO2_K_SW => MISO2_K_SW,
      MISO2_L => MISO2_L,
      MISO2_L_SW => MISO2_L_SW,
      MISO2_M => MISO2_M,
      MISO2_M_SW => MISO2_M_SW,
      MISO2_N => MISO2_N,
      MISO2_N_SW => MISO2_N_SW,
      MISO2_O => MISO2_O,
      MISO2_O_SW => MISO2_O_SW,
      MISO2_P => MISO2_P,
      MISO2_P_SW => MISO2_P_SW,
      Q(5 downto 0) => channel(5 downto 0),
      counter_32_630(0) => counter_32_630(5),
      \in4x_K1_reg[3]\(0) => p_0_in,
      s00_axi_aclk => s00_axi_aclk
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => rhd_n_1
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => axi_araddr(2),
      R => rhd_n_1
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => axi_araddr(3),
      R => rhd_n_1
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => rhd_n_1
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => \p_0_in__0\(0),
      R => rhd_n_1
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => \p_0_in__0\(1),
      R => rhd_n_1
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => rhd_n_1
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => rhd_n_1
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => \slv_reg0_reg_n_0_[0]\,
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg3__0\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg3__0\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg3__0\(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => \slv_reg0_reg_n_0_[13]\,
      I2 => \slv_reg3__0\(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => \slv_reg0_reg_n_0_[14]\,
      I2 => \slv_reg3__0\(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => \slv_reg0_reg_n_0_[15]\,
      I2 => \slv_reg3__0\(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => \slv_reg0_reg_n_0_[16]\,
      I2 => \slv_reg3__0\(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => \slv_reg0_reg_n_0_[17]\,
      I2 => \slv_reg3__0\(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => \slv_reg0_reg_n_0_[18]\,
      I2 => \slv_reg3__0\(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => \slv_reg0_reg_n_0_[19]\,
      I2 => \slv_reg3__0\(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => \slv_reg0_reg_n_0_[1]\,
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => \slv_reg0_reg_n_0_[20]\,
      I2 => \slv_reg3__0\(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => \slv_reg0_reg_n_0_[21]\,
      I2 => \slv_reg3__0\(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => \slv_reg0_reg_n_0_[22]\,
      I2 => \slv_reg3__0\(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => \slv_reg0_reg_n_0_[23]\,
      I2 => \slv_reg3__0\(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => \slv_reg0_reg_n_0_[24]\,
      I2 => \slv_reg3__0\(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => \slv_reg0_reg_n_0_[25]\,
      I2 => \slv_reg3__0\(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => \slv_reg0_reg_n_0_[26]\,
      I2 => \slv_reg3__0\(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => \slv_reg0_reg_n_0_[27]\,
      I2 => \slv_reg3__0\(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => \slv_reg0_reg_n_0_[28]\,
      I2 => \slv_reg3__0\(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => \slv_reg0_reg_n_0_[29]\,
      I2 => \slv_reg3__0\(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => \slv_reg0_reg_n_0_[2]\,
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => \slv_reg0_reg_n_0_[30]\,
      I2 => \slv_reg3__0\(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => \slv_reg0_reg_n_0_[31]\,
      I2 => \slv_reg3__0\(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => \slv_reg0_reg_n_0_[3]\,
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => p_0_in,
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0_reg_n_0_[5]\,
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => rhd_n_1
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => rhd_n_1
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => rhd_n_1
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => rhd_n_1
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => rhd_n_1
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => rhd_n_1
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => rhd_n_1
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => rhd_n_1
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => rhd_n_1
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => rhd_n_1
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => rhd_n_1
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => rhd_n_1
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => rhd_n_1
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => rhd_n_1
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => rhd_n_1
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => rhd_n_1
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => rhd_n_1
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => rhd_n_1
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => rhd_n_1
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => rhd_n_1
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => rhd_n_1
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => rhd_n_1
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => rhd_n_1
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => rhd_n_1
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => rhd_n_1
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => rhd_n_1
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => rhd_n_1
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => rhd_n_1
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => rhd_n_1
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => rhd_n_1
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => rhd_n_1
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => rhd_n_1
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => rhd_n_1
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => rhd_n_1
    );
rhd: entity work.rhd_axi_tb_rhd_axi_0_0_rhd
     port map (
      CS_b => \^cs_b\,
      FIFO_rstn => FIFO_rstn,
      MISO1_A_SW => MISO1_A_SW,
      MISO1_B_SW => MISO1_B_SW,
      MISO1_C_SW => MISO1_C_SW,
      MISO1_D => MISO1_D,
      MISO1_D_LOOP => MISO1_D_LOOP,
      MISO1_D_SW => MISO1_D_SW,
      MISO1_E_SW => MISO1_E_SW,
      MISO1_F => MISO1_F,
      MISO1_F_LOOP => MISO1_F_LOOP,
      MISO1_F_SW => MISO1_F_SW,
      MISO1_G_SW => MISO1_G_SW,
      MISO1_H_SW => MISO1_H_SW,
      MISO1_I => MISO1_I,
      MISO1_I_LOOP => MISO1_I_LOOP,
      MISO1_I_SW => MISO1_I_SW,
      MISO1_J => MISO1_J,
      MISO1_J_LOOP => MISO1_J_LOOP,
      MISO1_J_SW => MISO1_J_SW,
      MISO1_K => MISO1_K,
      MISO1_K_LOOP => MISO1_K_LOOP,
      MISO1_K_SW => MISO1_K_SW,
      MISO1_L_SW => MISO1_L_SW,
      MISO1_M_SW => MISO1_M_SW,
      MISO1_N_SW => MISO1_N_SW,
      MISO1_O_SW => MISO1_O_SW,
      MISO1_P_SW => MISO1_P_SW,
      MISO2_A_SW => MISO2_A_SW,
      MISO2_B_SW => MISO2_B_SW,
      MISO2_C_SW => MISO2_C_SW,
      MISO2_D_SW => MISO2_D_SW,
      MISO2_E_SW => MISO2_E_SW,
      MISO2_F_SW => MISO2_F_SW,
      MISO2_G_SW => MISO2_G_SW,
      MISO2_H => MISO2_H,
      MISO2_H_LOOP => MISO2_H_LOOP,
      MISO2_H_SW => MISO2_H_SW,
      MISO2_I => MISO2_I,
      MISO2_I_LOOP => MISO2_I_LOOP,
      MISO2_I_SW => MISO2_I_SW,
      MISO2_J => MISO2_J,
      MISO2_J_LOOP => MISO2_J_LOOP,
      MISO2_J_SW => MISO2_J_SW,
      MISO2_K_SW => MISO2_K_SW,
      MISO2_L_SW => MISO2_L_SW,
      MISO2_M_SW => MISO2_M_SW,
      MISO2_N_SW => MISO2_N_SW,
      MISO2_O_SW => MISO2_O_SW,
      MISO2_P_SW => MISO2_P_SW,
      MOSI2 => MOSI2,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      Q(4) => p_0_in,
      Q(3) => \slv_reg0_reg_n_0_[3]\,
      Q(2) => \slv_reg0_reg_n_0_[2]\,
      Q(1) => \slv_reg0_reg_n_0_[1]\,
      Q(0) => \slv_reg0_reg_n_0_[0]\,
      SCLK => SCLK,
      \ZCheck_cmd_1_reg[4]_0\(9 downto 0) => slv_reg3(9 downto 0),
      \channel_reg[5]_0\(5 downto 0) => channel(5 downto 0),
      counter_32_630(0) => counter_32_630(5),
      \in4x_D1_reg[3]_0\ => RHD_LOOPBACK_n_12,
      \in4x_F1_reg[3]_0\ => RHD_LOOPBACK_n_8,
      \in4x_H2_reg[3]_0\ => RHD_LOOPBACK_n_9,
      \in4x_I1_reg[3]_0\ => RHD_LOOPBACK_n_10,
      \in4x_I2_reg[3]_0\ => RHD_LOOPBACK_n_11,
      \in4x_J1_reg[3]_0\ => RHD_LOOPBACK_n_13,
      \in4x_J2_reg[3]_0\ => RHD_LOOPBACK_n_14,
      \in4x_K1_reg[3]_0\ => RHD_LOOPBACK_n_15,
      \result_DDR_P2_reg[15]_0\(31 downto 0) => slv_reg1(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => rhd_n_1,
      xpm_cdc_1bit_inst_2_i_1_0(15 downto 0) => slv_reg2(15 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => slv_reg_wren
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg_n_0_[0]\,
      R => rhd_n_1
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => rhd_n_1
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => rhd_n_1
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => rhd_n_1
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => rhd_n_1
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => rhd_n_1
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => rhd_n_1
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => rhd_n_1
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => rhd_n_1
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => rhd_n_1
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => rhd_n_1
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => rhd_n_1
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => rhd_n_1
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => rhd_n_1
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => rhd_n_1
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => rhd_n_1
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => rhd_n_1
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => rhd_n_1
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => rhd_n_1
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => rhd_n_1
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => rhd_n_1
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => rhd_n_1
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => rhd_n_1
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => rhd_n_1
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => rhd_n_1
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => rhd_n_1
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => p_0_in,
      R => rhd_n_1
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => rhd_n_1
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => rhd_n_1
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => rhd_n_1
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => rhd_n_1
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => rhd_n_1
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(1),
      I3 => \p_0_in__0\(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(0),
      I3 => \p_0_in__0\(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => rhd_n_1
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => rhd_n_1
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => rhd_n_1
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => rhd_n_1
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => rhd_n_1
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => rhd_n_1
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => rhd_n_1
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => rhd_n_1
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => rhd_n_1
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => rhd_n_1
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => rhd_n_1
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => rhd_n_1
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => rhd_n_1
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => rhd_n_1
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => rhd_n_1
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => rhd_n_1
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => rhd_n_1
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => rhd_n_1
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => rhd_n_1
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => rhd_n_1
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => rhd_n_1
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => rhd_n_1
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => rhd_n_1
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => rhd_n_1
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => rhd_n_1
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => rhd_n_1
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => rhd_n_1
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => rhd_n_1
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => rhd_n_1
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => rhd_n_1
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => rhd_n_1
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => rhd_n_1
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(1),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(2),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(3),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(0),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => rhd_n_1
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => rhd_n_1
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => rhd_n_1
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => rhd_n_1
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => rhd_n_1
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => rhd_n_1
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => rhd_n_1
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => rhd_n_1
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => rhd_n_1
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => rhd_n_1
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => rhd_n_1
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => rhd_n_1
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => rhd_n_1
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => rhd_n_1
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => rhd_n_1
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => rhd_n_1
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => rhd_n_1
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => rhd_n_1
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => rhd_n_1
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => rhd_n_1
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => rhd_n_1
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => rhd_n_1
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => rhd_n_1
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => rhd_n_1
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => rhd_n_1
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => rhd_n_1
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => rhd_n_1
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => rhd_n_1
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => rhd_n_1
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => rhd_n_1
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => rhd_n_1
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => rhd_n_1
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(1),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(9)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(31)
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(0),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => rhd_n_1
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(10),
      Q => \slv_reg3__0\(10),
      R => rhd_n_1
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(11),
      Q => \slv_reg3__0\(11),
      R => rhd_n_1
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(12),
      Q => \slv_reg3__0\(12),
      R => rhd_n_1
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(13),
      Q => \slv_reg3__0\(13),
      R => rhd_n_1
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(14),
      Q => \slv_reg3__0\(14),
      R => rhd_n_1
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(15),
      Q => \slv_reg3__0\(15),
      R => rhd_n_1
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg3__0\(16),
      R => rhd_n_1
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg3__0\(17),
      R => rhd_n_1
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg3__0\(18),
      R => rhd_n_1
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg3__0\(19),
      R => rhd_n_1
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => rhd_n_1
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg3__0\(20),
      R => rhd_n_1
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg3__0\(21),
      R => rhd_n_1
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg3__0\(22),
      R => rhd_n_1
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg3__0\(23),
      R => rhd_n_1
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg3__0\(24),
      R => rhd_n_1
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg3__0\(25),
      R => rhd_n_1
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg3__0\(26),
      R => rhd_n_1
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg3__0\(27),
      R => rhd_n_1
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg3__0\(28),
      R => rhd_n_1
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg3__0\(29),
      R => rhd_n_1
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => rhd_n_1
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg3__0\(30),
      R => rhd_n_1
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg3__0\(31),
      R => rhd_n_1
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => rhd_n_1
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => rhd_n_1
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => rhd_n_1
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => rhd_n_1
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => rhd_n_1
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => rhd_n_1
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => rhd_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd_axi is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is "rhd_axi";
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 128;
end rhd_axi_tb_rhd_axi_0_0_rhd_axi;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \^mosi2\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
begin
  MOSI1 <= \^mosi2\;
  MOSI2 <= \^mosi2\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
rhd_S00_AXI: entity work.rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI2 => \^mosi2\,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rhd_axi_tb_rhd_axi_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rhd_axi_tb_rhd_axi_0_0 : entity is "rhd_axi_tb_rhd_axi_0_0,rhd_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of rhd_axi_tb_rhd_axi_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of rhd_axi_tb_rhd_axi_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of rhd_axi_tb_rhd_axi_0_0 : entity is "rhd_axi,Vivado 2023.1";
end rhd_axi_tb_rhd_axi_0_0;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s00_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s00_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of inst : label is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of inst : label is 16;
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of inst : label is 128;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of FIFO_rstn : signal is "xilinx.com:signal:reset:1.0 FIFO_rstn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of FIFO_rstn : signal is "XIL_INTERFACENAME FIFO_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXIS_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ACLK : signal is "XIL_INTERFACENAME M_AXIS_ACLK, ASSOCIATED_BUSIF M_AXIS, ASSOCIATED_RESET M_AXIS_ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk_out, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M_AXIS_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ARESETN : signal is "XIL_INTERFACENAME M_AXIS_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s00_axi BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s00_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s00_axi WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi WVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s00_axi WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.rhd_axi_tb_rhd_axi_0_0_rhd_axi
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => MOSI1,
      MOSI2 => MOSI2,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      irq1 => '0',
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4) => '0',
      s00_axi_araddr(3 downto 2) => s00_axi_araddr(3 downto 2),
      s00_axi_araddr(1 downto 0) => B"00",
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arprot(2 downto 0) => B"000",
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4) => '0',
      s00_axi_awaddr(3 downto 2) => s00_axi_awaddr(3 downto 2),
      s00_axi_awaddr(1 downto 0) => B"00",
      s00_axi_awprot(2 downto 0) => B"000",
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => NLW_inst_s00_axi_bresp_UNCONNECTED(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => NLW_inst_s00_axi_rresp_UNCONNECTED(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
