INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/mockup_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mockup_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:60]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:60]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:39]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:39]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:39]
