-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

-- DATE "12/07/2016 16:50:55"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE0_myfirstfpga IS
    PORT (
	DAC0_wr : OUT std_logic;
	clk_50MHz : IN std_logic;
	button1 : IN std_logic;
	ext_rxfl : IN std_logic;
	ext_data : IN std_logic_vector(7 DOWNTO 0);
	ADC_DOUT : IN std_logic;
	LogicIn : IN std_logic_vector(1 DOWNTO 0);
	DAC1_wr : OUT std_logic;
	DAC1_cs : OUT std_logic;
	DAC0_cs : OUT std_logic;
	ADC_DIN : OUT std_logic;
	ADC_CS_n : OUT std_logic;
	ADC_SCLK : OUT std_logic;
	ext_rdl : OUT std_logic;
	DAC0_output : OUT std_logic_vector(11 DOWNTO 0);
	DAC1_output : OUT std_logic_vector(11 DOWNTO 0);
	LED : OUT std_logic_vector(7 DOWNTO 0);
	LogicOut : OUT std_logic_vector(3 DOWNTO 0)
	);
END DE0_myfirstfpga;

-- Design Ports Information
-- DAC0_wr	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_wr	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_cs	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_cs	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ADC_DIN	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ADC_CS_n	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ADC_SCLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ext_rdl	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[11]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[10]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[9]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[7]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[6]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[5]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[4]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[2]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[11]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[10]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[9]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[8]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[3]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[0]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut[3]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut[2]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut[1]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut[0]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- button1	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- clk_50MHz	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_rxfl	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- LogicIn[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- LogicIn[1]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[7]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[5]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[3]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ADC_DOUT	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF DE0_myfirstfpga IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_DAC0_wr : std_logic;
SIGNAL ww_clk_50MHz : std_logic;
SIGNAL ww_button1 : std_logic;
SIGNAL ww_ext_rxfl : std_logic;
SIGNAL ww_ext_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ADC_DOUT : std_logic;
SIGNAL ww_LogicIn : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DAC1_wr : std_logic;
SIGNAL ww_DAC1_cs : std_logic;
SIGNAL ww_DAC0_cs : std_logic;
SIGNAL ww_ADC_DIN : std_logic;
SIGNAL ww_ADC_CS_n : std_logic;
SIGNAL ww_ADC_SCLK : std_logic;
SIGNAL ww_ext_rdl : std_logic;
SIGNAL ww_DAC0_output : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_DAC1_output : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LogicOut : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_pll_inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adc_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comm_pll_inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comm_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \button1~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_50MHz~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_50MHz~input_o\ : std_logic;
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \DAC0_inst|dac_state.RESET~feeder_combout\ : std_logic;
SIGNAL \button1~input_o\ : std_logic;
SIGNAL \button1~inputclkctrl_outclk\ : std_logic;
SIGNAL \DAC0_inst|dac_state.RESET~q\ : std_logic;
SIGNAL \DAC0_inst|dac_state.RUNNING~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_state.RUNNING~q\ : std_logic;
SIGNAL \DAC0_inst|Selector43~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector43~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_T~q\ : std_logic;
SIGNAL \DAC0_inst|Selector81~3_combout\ : std_logic;
SIGNAL \DAC0_inst|timing~q\ : std_logic;
SIGNAL \DAC0_inst|Selector45~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector44~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_V~q\ : std_logic;
SIGNAL \DAC0_inst|Selector45~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_dV_float~q\ : std_logic;
SIGNAL \DAC0_inst|Selector46~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_dV~q\ : std_logic;
SIGNAL \DAC0_inst|Selector47~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.DONE~q\ : std_logic;
SIGNAL \DAC0_inst|timing~0_combout\ : std_logic;
SIGNAL \clk_50MHz~inputclkctrl_outclk\ : std_logic;
SIGNAL \DAC0_inst|Add0~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector48~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector48~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.NONE~q\ : std_logic;
SIGNAL \DAC0_inst|read_addr~0_combout\ : std_logic;
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ext_data[5]~input_o\ : std_logic;
SIGNAL \comm_inst|comm_state.IDLE~feeder_combout\ : std_logic;
SIGNAL \comm_inst|comm_state.IDLE~q\ : std_logic;
SIGNAL \ext_rxfl~input_o\ : std_logic;
SIGNAL \comm_inst|comm_rdl~1_combout\ : std_logic;
SIGNAL \comm_inst|comm_state.RECEIVE~0_combout\ : std_logic;
SIGNAL \comm_inst|comm_state.RECEIVE~q\ : std_logic;
SIGNAL \ext_data[0]~input_o\ : std_logic;
SIGNAL \ext_data[1]~input_o\ : std_logic;
SIGNAL \ext_data[7]~input_o\ : std_logic;
SIGNAL \ext_data[4]~input_o\ : std_logic;
SIGNAL \ext_data[6]~input_o\ : std_logic;
SIGNAL \comm_inst|Selector59~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector62~0_combout\ : std_logic;
SIGNAL \ext_data[2]~input_o\ : std_logic;
SIGNAL \comm_inst|Selector60~0_combout\ : std_logic;
SIGNAL \ext_data[3]~input_o\ : std_logic;
SIGNAL \comm_inst|Selector7~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector60~1_combout\ : std_logic;
SIGNAL \comm_inst|command.BURST1~q\ : std_logic;
SIGNAL \comm_inst|Selector55~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector49~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector49~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector49~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector51~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector55~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~1_combout\ : std_logic;
SIGNAL \comm_inst|Add2~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~3_combout\ : std_logic;
SIGNAL \comm_inst|Add2~1\ : std_logic;
SIGNAL \comm_inst|Add2~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector55~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector55~3_combout\ : std_logic;
SIGNAL \comm_inst|Add2~3\ : std_logic;
SIGNAL \comm_inst|Add2~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector54~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector54~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector54~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~5\ : std_logic;
SIGNAL \comm_inst|Add2~6_combout\ : std_logic;
SIGNAL \comm_inst|Selector53~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector53~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector53~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~7\ : std_logic;
SIGNAL \comm_inst|Add2~8_combout\ : std_logic;
SIGNAL \comm_inst|Selector52~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector52~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector52~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~9\ : std_logic;
SIGNAL \comm_inst|Add2~10_combout\ : std_logic;
SIGNAL \comm_inst|Selector51~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector51~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~11\ : std_logic;
SIGNAL \comm_inst|Add2~12_combout\ : std_logic;
SIGNAL \comm_inst|Selector50~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector50~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector50~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~13\ : std_logic;
SIGNAL \comm_inst|Add2~14_combout\ : std_logic;
SIGNAL \comm_inst|LessThan1~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector61~0_combout\ : std_logic;
SIGNAL \comm_inst|command.BURST2~q\ : std_logic;
SIGNAL \comm_inst|Selector43~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector43~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector43~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector47~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector48~0_combout\ : std_logic;
SIGNAL \comm_inst|Add2~15\ : std_logic;
SIGNAL \comm_inst|Add2~16_combout\ : std_logic;
SIGNAL \comm_inst|Selector48~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector48~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~17\ : std_logic;
SIGNAL \comm_inst|Add2~18_combout\ : std_logic;
SIGNAL \comm_inst|Selector47~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector47~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~19\ : std_logic;
SIGNAL \comm_inst|Add2~20_combout\ : std_logic;
SIGNAL \comm_inst|Selector46~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector46~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector46~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~21\ : std_logic;
SIGNAL \comm_inst|Add2~22_combout\ : std_logic;
SIGNAL \comm_inst|Selector45~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector45~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector45~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~23\ : std_logic;
SIGNAL \comm_inst|Add2~24_combout\ : std_logic;
SIGNAL \comm_inst|Selector44~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector44~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector44~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~25\ : std_logic;
SIGNAL \comm_inst|Add2~26_combout\ : std_logic;
SIGNAL \comm_inst|Selector42~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector42~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector42~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~27\ : std_logic;
SIGNAL \comm_inst|Add2~28_combout\ : std_logic;
SIGNAL \comm_inst|Add2~29\ : std_logic;
SIGNAL \comm_inst|Add2~30_combout\ : std_logic;
SIGNAL \comm_inst|LessThan1~3_combout\ : std_logic;
SIGNAL \comm_inst|LessThan1~2_combout\ : std_logic;
SIGNAL \comm_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \comm_inst|LessThan1~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector62~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector62~2_combout\ : std_logic;
SIGNAL \comm_inst|command.WRITE1~q\ : std_logic;
SIGNAL \comm_inst|Selector63~1_combout\ : std_logic;
SIGNAL \comm_inst|command.WRITE2~q\ : std_logic;
SIGNAL \comm_inst|Selector41~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector41~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector41~2_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~4_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~3_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~1_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~0_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~2_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~5_combout\ : std_logic;
SIGNAL \comm_inst|Selector59~3_combout\ : std_logic;
SIGNAL \comm_inst|Selector59~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector66~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector66~1_combout\ : std_logic;
SIGNAL \comm_inst|command.CHANNEL1~q\ : std_logic;
SIGNAL \comm_inst|Selector59~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector59~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector59~5_combout\ : std_logic;
SIGNAL \comm_inst|command.NONE~q\ : std_logic;
SIGNAL \comm_inst|Selector7~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector64~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector64~1_combout\ : std_logic;
SIGNAL \comm_inst|command.SETADDR1~q\ : std_logic;
SIGNAL \comm_inst|Selector65~0_combout\ : std_logic;
SIGNAL \comm_inst|command.SETADDR2~q\ : std_logic;
SIGNAL \comm_inst|Selector26~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector28~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector29~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector32~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector33~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector34~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector36~0_combout\ : std_logic;
SIGNAL \comm_inst|chanx_wren~0_combout\ : std_logic;
SIGNAL \comm_inst|chanx_wren~q\ : std_logic;
SIGNAL \comm_inst|Add1~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector39~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector39~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~1\ : std_logic;
SIGNAL \comm_inst|Add1~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector38~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector38~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~3\ : std_logic;
SIGNAL \comm_inst|Add1~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector37~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector37~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~5\ : std_logic;
SIGNAL \comm_inst|Add1~6_combout\ : std_logic;
SIGNAL \comm_inst|Selector36~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~7\ : std_logic;
SIGNAL \comm_inst|Add1~8_combout\ : std_logic;
SIGNAL \comm_inst|Selector35~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector35~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~9\ : std_logic;
SIGNAL \comm_inst|Add1~10_combout\ : std_logic;
SIGNAL \comm_inst|Selector34~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~11\ : std_logic;
SIGNAL \comm_inst|Add1~12_combout\ : std_logic;
SIGNAL \comm_inst|Selector33~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~13\ : std_logic;
SIGNAL \comm_inst|Add1~14_combout\ : std_logic;
SIGNAL \comm_inst|Selector32~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~15\ : std_logic;
SIGNAL \comm_inst|Add1~16_combout\ : std_logic;
SIGNAL \comm_inst|Selector31~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector31~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~17\ : std_logic;
SIGNAL \comm_inst|Add1~18_combout\ : std_logic;
SIGNAL \comm_inst|Selector30~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector30~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~19\ : std_logic;
SIGNAL \comm_inst|Add1~20_combout\ : std_logic;
SIGNAL \comm_inst|Selector29~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~21\ : std_logic;
SIGNAL \comm_inst|Add1~22_combout\ : std_logic;
SIGNAL \comm_inst|Selector28~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~23\ : std_logic;
SIGNAL \comm_inst|Add1~24_combout\ : std_logic;
SIGNAL \comm_inst|Selector27~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector27~1_combout\ : std_logic;
SIGNAL \comm_inst|Add1~25\ : std_logic;
SIGNAL \comm_inst|Add1~26_combout\ : std_logic;
SIGNAL \comm_inst|Selector26~1_combout\ : std_logic;
SIGNAL \comm_inst|channel[3]~feeder_combout\ : std_logic;
SIGNAL \comm_inst|channel[7]~0_combout\ : std_logic;
SIGNAL \comm_inst|channel[6]~feeder_combout\ : std_logic;
SIGNAL \comm_inst|channel[7]~feeder_combout\ : std_logic;
SIGNAL \comm_inst|Equal0~0_combout\ : std_logic;
SIGNAL \comm_inst|Equal0~1_combout\ : std_logic;
SIGNAL \comm_inst|channel[0]~feeder_combout\ : std_logic;
SIGNAL \comm_inst|Equal0~2_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector63~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\ : std_logic;
SIGNAL \comm_inst|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\ : std_logic;
SIGNAL \comm_inst|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \comm_inst|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector19~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \comm_inst|Selector18~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~2_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\ : std_logic;
SIGNAL \comm_inst|Selector24~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\ : std_logic;
SIGNAL \comm_inst|Selector25~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~3_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector20~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\ : std_logic;
SIGNAL \comm_inst|Selector23~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector22~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~5_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~2_combout\ : std_logic;
SIGNAL \comm_inst|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~6_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector39~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal1~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector39~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector38~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector39~2_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~1\ : std_logic;
SIGNAL \DAC0_inst|Add0~3_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector38~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~4\ : std_logic;
SIGNAL \DAC0_inst|Add0~5_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector37~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~6\ : std_logic;
SIGNAL \DAC0_inst|Add0~7_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector36~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~8\ : std_logic;
SIGNAL \DAC0_inst|Add0~9_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector35~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~10\ : std_logic;
SIGNAL \DAC0_inst|Add0~11_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector34~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~12\ : std_logic;
SIGNAL \DAC0_inst|Add0~13_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector33~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~14\ : std_logic;
SIGNAL \DAC0_inst|Add0~15_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector32~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~16\ : std_logic;
SIGNAL \DAC0_inst|Add0~17_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector31~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~18\ : std_logic;
SIGNAL \DAC0_inst|Add0~19_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector30~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~20\ : std_logic;
SIGNAL \DAC0_inst|Add0~21_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector29~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~22\ : std_logic;
SIGNAL \DAC0_inst|Add0~23_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector28~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~24\ : std_logic;
SIGNAL \DAC0_inst|Add0~25_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector27~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add0~26\ : std_logic;
SIGNAL \DAC0_inst|Add0~27_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector26~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \comm_inst|Selector21~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[0]~8_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[7]~feeder_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan0~2_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan0~3_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan0~4_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read~9_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read~10_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read~11_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~1\ : std_logic;
SIGNAL \DAC0_inst|Add2~3\ : std_logic;
SIGNAL \DAC0_inst|Add2~5\ : std_logic;
SIGNAL \DAC0_inst|Add2~7\ : std_logic;
SIGNAL \DAC0_inst|Add2~9\ : std_logic;
SIGNAL \DAC0_inst|Add2~11\ : std_logic;
SIGNAL \DAC0_inst|Add2~13\ : std_logic;
SIGNAL \DAC0_inst|Add2~15\ : std_logic;
SIGNAL \DAC0_inst|Add2~17\ : std_logic;
SIGNAL \DAC0_inst|Add2~19\ : std_logic;
SIGNAL \DAC0_inst|Add2~21\ : std_logic;
SIGNAL \DAC0_inst|Add2~23\ : std_logic;
SIGNAL \DAC0_inst|Add2~24_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~22_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~20_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~18_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~16_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~14_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~12_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~10_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~8_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~6_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~4_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~1\ : std_logic;
SIGNAL \DAC0_inst|Add1~3\ : std_logic;
SIGNAL \DAC0_inst|Add1~7\ : std_logic;
SIGNAL \DAC0_inst|Add1~10\ : std_logic;
SIGNAL \DAC0_inst|Add1~13\ : std_logic;
SIGNAL \DAC0_inst|Add1~16\ : std_logic;
SIGNAL \DAC0_inst|Add1~19\ : std_logic;
SIGNAL \DAC0_inst|Add1~22\ : std_logic;
SIGNAL \DAC0_inst|Add1~25\ : std_logic;
SIGNAL \DAC0_inst|Add1~28\ : std_logic;
SIGNAL \DAC0_inst|Add1~30_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~21_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~15_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[0]~18_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[11]~7_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~0_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i~17_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[0]~19\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[1]~20_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~2_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i~16_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[1]~21\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[2]~22_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~5_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[2]~23\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[3]~24_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~2_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~4_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[3]~25\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[4]~26_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~6_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~8_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[4]~27\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[5]~28_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~9_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~11_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[5]~29\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[6]~30_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~12_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~14_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[6]~31\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[7]~32_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~17_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[7]~33\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[8]~34_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~18_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~20_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[8]~35\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[9]~36_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~23_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[9]~37\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[10]~38_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~24_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~26_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[10]~39\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[11]~41\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[12]~42_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~32_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[12]~43\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[13]~44_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~25\ : std_logic;
SIGNAL \DAC0_inst|Add2~26_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~31\ : std_logic;
SIGNAL \DAC0_inst|Add1~33_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~35_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[13]~45\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[14]~46_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[14]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~27\ : std_logic;
SIGNAL \DAC0_inst|Add2~28_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~34\ : std_logic;
SIGNAL \DAC0_inst|Add1~36_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~38_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[14]~47\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[15]~48_combout\ : std_logic;
SIGNAL \DAC0_inst|Add2~29\ : std_logic;
SIGNAL \DAC0_inst|Add2~30_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~37\ : std_logic;
SIGNAL \DAC0_inst|Add1~39_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~41_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~1_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector81~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector81~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector81~2_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i[11]~40_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~27_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~29_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~2_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~3_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~4_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_state~10_combout\ : std_logic;
SIGNAL \LogicIn[0]~input_o\ : std_logic;
SIGNAL \comm_inst|Selector58~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector57~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector57~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector40~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector40~1_combout\ : std_logic;
SIGNAL \comm_inst|run_wavex~q\ : std_logic;
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \logic_controller|run_state.RESET~feeder_combout\ : std_logic;
SIGNAL \logic_controller|run_state.RESET~q\ : std_logic;
SIGNAL \comm_inst|logic_wren~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~5\ : std_logic;
SIGNAL \logic_controller|Add0~6_combout\ : std_logic;
SIGNAL \logic_controller|Selector48~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~7\ : std_logic;
SIGNAL \logic_controller|Add0~8_combout\ : std_logic;
SIGNAL \logic_controller|Selector47~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~9\ : std_logic;
SIGNAL \logic_controller|Add0~10_combout\ : std_logic;
SIGNAL \logic_controller|Selector46~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~11\ : std_logic;
SIGNAL \logic_controller|Add0~12_combout\ : std_logic;
SIGNAL \logic_controller|Selector45~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~13\ : std_logic;
SIGNAL \logic_controller|Add0~14_combout\ : std_logic;
SIGNAL \logic_controller|Selector44~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~15\ : std_logic;
SIGNAL \logic_controller|Add0~16_combout\ : std_logic;
SIGNAL \logic_controller|Selector43~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~17\ : std_logic;
SIGNAL \logic_controller|Add0~18_combout\ : std_logic;
SIGNAL \logic_controller|Selector42~1_combout\ : std_logic;
SIGNAL \logic_controller|duration_read[8]~1_combout\ : std_logic;
SIGNAL \logic_controller|duration_read[0]~0_combout\ : std_logic;
SIGNAL \logic_controller|Add2~1\ : std_logic;
SIGNAL \logic_controller|Add2~3\ : std_logic;
SIGNAL \logic_controller|Add2~5\ : std_logic;
SIGNAL \logic_controller|Add2~7\ : std_logic;
SIGNAL \logic_controller|Add2~9\ : std_logic;
SIGNAL \logic_controller|Add2~11\ : std_logic;
SIGNAL \logic_controller|Add2~13\ : std_logic;
SIGNAL \logic_controller|Add2~15\ : std_logic;
SIGNAL \logic_controller|Add2~17\ : std_logic;
SIGNAL \logic_controller|Add2~19\ : std_logic;
SIGNAL \logic_controller|Add2~21\ : std_logic;
SIGNAL \logic_controller|Add2~23\ : std_logic;
SIGNAL \logic_controller|Add2~25\ : std_logic;
SIGNAL \logic_controller|Add2~27\ : std_logic;
SIGNAL \logic_controller|Add2~29\ : std_logic;
SIGNAL \logic_controller|Add2~31\ : std_logic;
SIGNAL \logic_controller|Add2~33\ : std_logic;
SIGNAL \logic_controller|Add2~35\ : std_logic;
SIGNAL \logic_controller|Add2~37\ : std_logic;
SIGNAL \logic_controller|Add2~39\ : std_logic;
SIGNAL \logic_controller|Add2~41\ : std_logic;
SIGNAL \logic_controller|Add2~43\ : std_logic;
SIGNAL \logic_controller|Add2~44_combout\ : std_logic;
SIGNAL \logic_controller|Add2~42_combout\ : std_logic;
SIGNAL \logic_controller|Add2~40_combout\ : std_logic;
SIGNAL \logic_controller|Add2~36_combout\ : std_logic;
SIGNAL \logic_controller|Add2~34_combout\ : std_logic;
SIGNAL \logic_controller|Add2~32_combout\ : std_logic;
SIGNAL \logic_controller|Add2~30_combout\ : std_logic;
SIGNAL \logic_controller|Add2~28_combout\ : std_logic;
SIGNAL \logic_controller|Add2~26_combout\ : std_logic;
SIGNAL \logic_controller|Add2~24_combout\ : std_logic;
SIGNAL \logic_controller|Add2~22_combout\ : std_logic;
SIGNAL \logic_controller|Add2~20_combout\ : std_logic;
SIGNAL \logic_controller|Add2~18_combout\ : std_logic;
SIGNAL \logic_controller|Add2~16_combout\ : std_logic;
SIGNAL \logic_controller|Add2~14_combout\ : std_logic;
SIGNAL \logic_controller|Add2~12_combout\ : std_logic;
SIGNAL \logic_controller|Add2~10_combout\ : std_logic;
SIGNAL \logic_controller|Add2~8_combout\ : std_logic;
SIGNAL \logic_controller|Add2~6_combout\ : std_logic;
SIGNAL \logic_controller|Add2~4_combout\ : std_logic;
SIGNAL \logic_controller|Add2~2_combout\ : std_logic;
SIGNAL \logic_controller|Add1~1\ : std_logic;
SIGNAL \logic_controller|Add1~3\ : std_logic;
SIGNAL \logic_controller|Add1~5\ : std_logic;
SIGNAL \logic_controller|Add1~7\ : std_logic;
SIGNAL \logic_controller|Add1~9\ : std_logic;
SIGNAL \logic_controller|Add1~11\ : std_logic;
SIGNAL \logic_controller|Add1~13\ : std_logic;
SIGNAL \logic_controller|Add1~15\ : std_logic;
SIGNAL \logic_controller|Add1~17\ : std_logic;
SIGNAL \logic_controller|Add1~19\ : std_logic;
SIGNAL \logic_controller|Add1~21\ : std_logic;
SIGNAL \logic_controller|Add1~23\ : std_logic;
SIGNAL \logic_controller|Add1~25\ : std_logic;
SIGNAL \logic_controller|Add1~27\ : std_logic;
SIGNAL \logic_controller|Add1~29\ : std_logic;
SIGNAL \logic_controller|Add1~31\ : std_logic;
SIGNAL \logic_controller|Add1~33\ : std_logic;
SIGNAL \logic_controller|Add1~35\ : std_logic;
SIGNAL \logic_controller|Add1~38\ : std_logic;
SIGNAL \logic_controller|Add1~41\ : std_logic;
SIGNAL \logic_controller|Add1~44\ : std_logic;
SIGNAL \logic_controller|Add1~46_combout\ : std_logic;
SIGNAL \logic_controller|Add2~45\ : std_logic;
SIGNAL \logic_controller|Add2~46_combout\ : std_logic;
SIGNAL \logic_controller|Add1~47\ : std_logic;
SIGNAL \logic_controller|Add1~48_combout\ : std_logic;
SIGNAL \logic_controller|Add1~67_combout\ : std_logic;
SIGNAL \logic_controller|Add1~43_combout\ : std_logic;
SIGNAL \logic_controller|Add1~40_combout\ : std_logic;
SIGNAL \logic_controller|Add1~34_combout\ : std_logic;
SIGNAL \logic_controller|Add1~32_combout\ : std_logic;
SIGNAL \logic_controller|Add1~30_combout\ : std_logic;
SIGNAL \logic_controller|Add1~28_combout\ : std_logic;
SIGNAL \logic_controller|Add1~26_combout\ : std_logic;
SIGNAL \logic_controller|Add1~24_combout\ : std_logic;
SIGNAL \logic_controller|Add1~22_combout\ : std_logic;
SIGNAL \logic_controller|Add1~20_combout\ : std_logic;
SIGNAL \logic_controller|Add1~16_combout\ : std_logic;
SIGNAL \logic_controller|Add1~14_combout\ : std_logic;
SIGNAL \logic_controller|Add1~12_combout\ : std_logic;
SIGNAL \logic_controller|Add1~10_combout\ : std_logic;
SIGNAL \logic_controller|Add1~6_combout\ : std_logic;
SIGNAL \logic_controller|Add1~4_combout\ : std_logic;
SIGNAL \logic_controller|Add1~2_combout\ : std_logic;
SIGNAL \logic_controller|Add1~0_combout\ : std_logic;
SIGNAL \logic_controller|Add2~0_combout\ : std_logic;
SIGNAL \logic_controller|duration[0]~24_combout\ : std_logic;
SIGNAL \logic_controller|ADC_active~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector35~0_combout\ : std_logic;
SIGNAL \logic_controller|duration[0]~25\ : std_logic;
SIGNAL \logic_controller|duration[1]~26_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~2_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~1_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~3_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~4_combout\ : std_logic;
SIGNAL \logic_controller|duration[19]~62_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~5_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~6_combout\ : std_logic;
SIGNAL \logic_controller|Selector32~7_combout\ : std_logic;
SIGNAL \logic_controller|Add1~58_combout\ : std_logic;
SIGNAL \logic_controller|duration[1]~27\ : std_logic;
SIGNAL \logic_controller|duration[2]~28_combout\ : std_logic;
SIGNAL \logic_controller|Add1~59_combout\ : std_logic;
SIGNAL \logic_controller|duration[2]~29\ : std_logic;
SIGNAL \logic_controller|duration[3]~30_combout\ : std_logic;
SIGNAL \logic_controller|Add1~61_combout\ : std_logic;
SIGNAL \logic_controller|duration[3]~31\ : std_logic;
SIGNAL \logic_controller|duration[4]~32_combout\ : std_logic;
SIGNAL \logic_controller|Add1~60_combout\ : std_logic;
SIGNAL \logic_controller|duration[4]~33\ : std_logic;
SIGNAL \logic_controller|duration[5]~34_combout\ : std_logic;
SIGNAL \logic_controller|Add1~8_combout\ : std_logic;
SIGNAL \logic_controller|Add1~66_combout\ : std_logic;
SIGNAL \logic_controller|duration[5]~35\ : std_logic;
SIGNAL \logic_controller|duration[6]~36_combout\ : std_logic;
SIGNAL \logic_controller|Add1~54_combout\ : std_logic;
SIGNAL \logic_controller|duration[6]~37\ : std_logic;
SIGNAL \logic_controller|duration[7]~38_combout\ : std_logic;
SIGNAL \logic_controller|Add1~55_combout\ : std_logic;
SIGNAL \logic_controller|duration[7]~39\ : std_logic;
SIGNAL \logic_controller|duration[8]~40_combout\ : std_logic;
SIGNAL \logic_controller|Add1~56_combout\ : std_logic;
SIGNAL \logic_controller|duration[8]~41\ : std_logic;
SIGNAL \logic_controller|duration[9]~42_combout\ : std_logic;
SIGNAL \logic_controller|Add1~57_combout\ : std_logic;
SIGNAL \logic_controller|duration[9]~43\ : std_logic;
SIGNAL \logic_controller|duration[10]~44_combout\ : std_logic;
SIGNAL \logic_controller|Add1~18_combout\ : std_logic;
SIGNAL \logic_controller|Add1~62_combout\ : std_logic;
SIGNAL \logic_controller|duration[10]~45\ : std_logic;
SIGNAL \logic_controller|duration[11]~46_combout\ : std_logic;
SIGNAL \logic_controller|Add1~52_combout\ : std_logic;
SIGNAL \logic_controller|duration[11]~47\ : std_logic;
SIGNAL \logic_controller|duration[12]~48_combout\ : std_logic;
SIGNAL \logic_controller|Add1~53_combout\ : std_logic;
SIGNAL \logic_controller|duration[12]~49\ : std_logic;
SIGNAL \logic_controller|duration[13]~50_combout\ : std_logic;
SIGNAL \logic_controller|Add1~64_combout\ : std_logic;
SIGNAL \logic_controller|duration[13]~51\ : std_logic;
SIGNAL \logic_controller|duration[14]~52_combout\ : std_logic;
SIGNAL \logic_controller|Add1~63_combout\ : std_logic;
SIGNAL \logic_controller|duration[14]~53\ : std_logic;
SIGNAL \logic_controller|duration[15]~54_combout\ : std_logic;
SIGNAL \logic_controller|Add1~50_combout\ : std_logic;
SIGNAL \logic_controller|duration[15]~55\ : std_logic;
SIGNAL \logic_controller|duration[16]~56_combout\ : std_logic;
SIGNAL \logic_controller|Add1~51_combout\ : std_logic;
SIGNAL \logic_controller|duration[16]~57\ : std_logic;
SIGNAL \logic_controller|duration[17]~58_combout\ : std_logic;
SIGNAL \logic_controller|Add1~65_combout\ : std_logic;
SIGNAL \logic_controller|duration[17]~59\ : std_logic;
SIGNAL \logic_controller|duration[18]~60_combout\ : std_logic;
SIGNAL \logic_controller|Add1~36_combout\ : std_logic;
SIGNAL \logic_controller|duration[18]~61\ : std_logic;
SIGNAL \logic_controller|duration[19]~63\ : std_logic;
SIGNAL \logic_controller|duration[20]~64_combout\ : std_logic;
SIGNAL \logic_controller|Add1~42_combout\ : std_logic;
SIGNAL \logic_controller|duration[20]~65\ : std_logic;
SIGNAL \logic_controller|duration[21]~66_combout\ : std_logic;
SIGNAL \logic_controller|Add1~45_combout\ : std_logic;
SIGNAL \logic_controller|duration[21]~67\ : std_logic;
SIGNAL \logic_controller|duration[22]~68_combout\ : std_logic;
SIGNAL \logic_controller|Add1~68_combout\ : std_logic;
SIGNAL \logic_controller|duration[22]~69\ : std_logic;
SIGNAL \logic_controller|duration[23]~70_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~1_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~2_combout\ : std_logic;
SIGNAL \logic_controller|timing~0_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~8_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~4_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~5_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~6_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~3_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~7_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~9_combout\ : std_logic;
SIGNAL \logic_controller|Selector59~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector59~1_combout\ : std_logic;
SIGNAL \logic_controller|timing~q\ : std_logic;
SIGNAL \logic_controller|Selector58~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector58~1_combout\ : std_logic;
SIGNAL \logic_controller|read_mode.NONE~q\ : std_logic;
SIGNAL \logic_controller|read_addr~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~1\ : std_logic;
SIGNAL \logic_controller|Add0~3\ : std_logic;
SIGNAL \logic_controller|Add0~4_combout\ : std_logic;
SIGNAL \logic_controller|Selector49~0_combout\ : std_logic;
SIGNAL \logic_controller|run_state.IDLE~0_combout\ : std_logic;
SIGNAL \logic_controller|run_state.IDLE~q\ : std_logic;
SIGNAL \logic_controller|Selector42~0_combout\ : std_logic;
SIGNAL \logic_controller|Add0~2_combout\ : std_logic;
SIGNAL \logic_controller|Selector50~0_combout\ : std_logic;
SIGNAL \logic_controller|Add2~38_combout\ : std_logic;
SIGNAL \logic_controller|Add1~37_combout\ : std_logic;
SIGNAL \logic_controller|Add1~39_combout\ : std_logic;
SIGNAL \logic_controller|LessThan2~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector40~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector40~1_combout\ : std_logic;
SIGNAL \logic_controller|Selector55~3_combout\ : std_logic;
SIGNAL \logic_controller|Selector55~2_combout\ : std_logic;
SIGNAL \logic_controller|read_mode.READ_1~q\ : std_logic;
SIGNAL \logic_controller|Selector54~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector54~1_combout\ : std_logic;
SIGNAL \LogicIn[1]~input_o\ : std_logic;
SIGNAL \logic_controller|Selector54~2_combout\ : std_logic;
SIGNAL \logic_controller|run_state.RUNNING~q\ : std_logic;
SIGNAL \logic_controller|Add0~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector51~0_combout\ : std_logic;
SIGNAL \logic_controller|Equal0~1_combout\ : std_logic;
SIGNAL \logic_controller|Equal0~2_combout\ : std_logic;
SIGNAL \logic_controller|Equal0~3_combout\ : std_logic;
SIGNAL \logic_controller|Equal0~0_combout\ : std_logic;
SIGNAL \logic_controller|Equal0~4_combout\ : std_logic;
SIGNAL \logic_controller|Selector56~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector56~1_combout\ : std_logic;
SIGNAL \logic_controller|read_mode.READ_2~q\ : std_logic;
SIGNAL \logic_controller|Selector57~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector57~1_combout\ : std_logic;
SIGNAL \logic_controller|read_mode.DONE~q\ : std_logic;
SIGNAL \logic_controller|logic_step~1_combout\ : std_logic;
SIGNAL \logic_controller|Selector41~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector41~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector41~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_state.IDLE~q\ : std_logic;
SIGNAL \DAC0_inst|wr_i~0_combout\ : std_logic;
SIGNAL \DAC0_inst|wr_i~q\ : std_logic;
SIGNAL \DAC1_inst|dac_state.RUNNING~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_state.RUNNING~q\ : std_logic;
SIGNAL \comm_inst|Equal1~0_combout\ : std_logic;
SIGNAL \logic_controller|logic_step_read[5]~feeder_combout\ : std_logic;
SIGNAL \logic_controller|logic_step~0_combout\ : std_logic;
SIGNAL \logic_controller|Selector40~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector41~0_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~0_combout\ : std_logic;
SIGNAL \DAC1_inst|timing~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector48~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector48~1_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.NONE~q\ : std_logic;
SIGNAL \DAC1_inst|read_addr~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~1\ : std_logic;
SIGNAL \DAC1_inst|Add0~3_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector38~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~4\ : std_logic;
SIGNAL \DAC1_inst|Add0~5_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector37~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~6\ : std_logic;
SIGNAL \DAC1_inst|Add0~7_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector36~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~8\ : std_logic;
SIGNAL \DAC1_inst|Add0~9_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector35~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~10\ : std_logic;
SIGNAL \DAC1_inst|Add0~11_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector34~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~12\ : std_logic;
SIGNAL \DAC1_inst|Add0~13_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector33~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~14\ : std_logic;
SIGNAL \DAC1_inst|Add0~15_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector32~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~16\ : std_logic;
SIGNAL \DAC1_inst|Add0~17_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector31~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~18\ : std_logic;
SIGNAL \DAC1_inst|Add0~19_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector30~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~20\ : std_logic;
SIGNAL \DAC1_inst|Add0~21_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector29~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~22\ : std_logic;
SIGNAL \DAC1_inst|Add0~23_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector28~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~24\ : std_logic;
SIGNAL \DAC1_inst|Add0~25_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector27~0_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector43~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector43~1_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_T~q\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read[0]~6_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan0~3_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan0~2_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan0~4_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read~8_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read~9_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read~7_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~1\ : std_logic;
SIGNAL \DAC1_inst|Add2~3\ : std_logic;
SIGNAL \DAC1_inst|Add2~5\ : std_logic;
SIGNAL \DAC1_inst|Add2~7\ : std_logic;
SIGNAL \DAC1_inst|Add2~9\ : std_logic;
SIGNAL \DAC1_inst|Add2~11\ : std_logic;
SIGNAL \DAC1_inst|Add2~13\ : std_logic;
SIGNAL \DAC1_inst|Add2~15\ : std_logic;
SIGNAL \DAC1_inst|Add2~17\ : std_logic;
SIGNAL \DAC1_inst|Add2~19\ : std_logic;
SIGNAL \DAC1_inst|Add2~21\ : std_logic;
SIGNAL \DAC1_inst|Add2~22_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~20_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~18_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~16_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~14_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~12_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~10_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~8_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~6_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~4_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~1\ : std_logic;
SIGNAL \DAC1_inst|Add1~3\ : std_logic;
SIGNAL \DAC1_inst|Add1~5\ : std_logic;
SIGNAL \DAC1_inst|Add1~7\ : std_logic;
SIGNAL \DAC1_inst|Add1~9\ : std_logic;
SIGNAL \DAC1_inst|Add1~11\ : std_logic;
SIGNAL \DAC1_inst|Add1~13\ : std_logic;
SIGNAL \DAC1_inst|Add1~15\ : std_logic;
SIGNAL \DAC1_inst|Add1~17\ : std_logic;
SIGNAL \DAC1_inst|Add1~18_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~16_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~14_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~10_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~8_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~4_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[3]~25\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[4]~26_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read[15]~5_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~39_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[4]~27\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[5]~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~6_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~40_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[5]~29\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[6]~30_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~41_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[6]~31\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[7]~32_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~36_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[7]~33\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[8]~34_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~12_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~34_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[8]~35\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[9]~36_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~35_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[9]~37\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[10]~38_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~32_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[10]~39\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[11]~40_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~33_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[11]~41\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[12]~42_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~23\ : std_logic;
SIGNAL \DAC1_inst|Add2~24_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~19\ : std_logic;
SIGNAL \DAC1_inst|Add1~20_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~31_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[12]~43\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[13]~44_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~25\ : std_logic;
SIGNAL \DAC1_inst|Add2~26_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~21\ : std_logic;
SIGNAL \DAC1_inst|Add1~22_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~24_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~1_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~2_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~3_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[13]~45\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[14]~46_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~27\ : std_logic;
SIGNAL \DAC1_inst|Add2~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~23\ : std_logic;
SIGNAL \DAC1_inst|Add1~25_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~27_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[14]~47\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[15]~48_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~29\ : std_logic;
SIGNAL \DAC1_inst|Add2~30_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~26\ : std_logic;
SIGNAL \DAC1_inst|Add1~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~30_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~4_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Add0~26\ : std_logic;
SIGNAL \DAC1_inst|Add0~27_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector26~0_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~5_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~4_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~3_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~7_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal1~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector39~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~8_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector38~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector39~1_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~9_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~6_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Add2~0_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[0]~18_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i~16_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[0]~19\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[1]~20_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i~17_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[1]~21\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[2]~22_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~38_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[2]~23\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i[3]~24_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~37_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~6_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~7_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~5_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector81~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector81~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector81~2_combout\ : std_logic;
SIGNAL \DAC1_inst|timing~q\ : std_logic;
SIGNAL \DAC1_inst|Selector45~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector44~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_V~q\ : std_logic;
SIGNAL \DAC1_inst|Selector45~1_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_dV_float~q\ : std_logic;
SIGNAL \DAC1_inst|Selector46~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_dV~q\ : std_logic;
SIGNAL \DAC1_inst|Selector47~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.DONE~q\ : std_logic;
SIGNAL \DAC1_inst|dac_state~10_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector41~1_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_state.IDLE~q\ : std_logic;
SIGNAL \DAC1_inst|wr_i~0_combout\ : std_logic;
SIGNAL \DAC1_inst|wr_i~q\ : std_logic;
SIGNAL \DAC1_inst|cs_i~0_combout\ : std_logic;
SIGNAL \DAC1_inst|cs_i~q\ : std_logic;
SIGNAL \DAC0_inst|cs_i~0_combout\ : std_logic;
SIGNAL \DAC0_inst|cs_i~q\ : std_logic;
SIGNAL \adc_pll_inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ADC_CTRL_inst|count[0]~3_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|go_en~feeder_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|go_en~q\ : std_logic;
SIGNAL \ADC_CTRL_inst|count[1]~2_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|count[2]~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|count[3]~1_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|data~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal0~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|ch_count[0]~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|data~1_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|data~q\ : std_logic;
SIGNAL \ADC_CTRL_inst|oSCLK~0_combout\ : std_logic;
SIGNAL \comm_inst|comm_rdl~2_combout\ : std_logic;
SIGNAL \comm_inst|comm_rdl~q\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_read[31]~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector49~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[31]~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector50~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector51~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~2_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector52~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~3_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector53~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~4_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector54~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~5_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector55~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~6_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector56~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~7_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector57~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~8_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector58~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~9_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector59~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~10_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector60~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~11_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector61~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~12_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector62~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~13_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector63~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~14_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector64~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~15_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_read[15]~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector65~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~16_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector66~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~17_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector67~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~18_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector68~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~19_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector69~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~20_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector70~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~21_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector71~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~22_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector72~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~23_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector73~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~24_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector74~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~25_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector75~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~26_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector76~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~27_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector77~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~28_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector78~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~29_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector79~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~30_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector80~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~31_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~31_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~1\ : std_logic;
SIGNAL \DAC0_inst|Add3~2_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~30_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~3\ : std_logic;
SIGNAL \DAC0_inst|Add3~4_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~29_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~5\ : std_logic;
SIGNAL \DAC0_inst|Add3~6_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~28_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~7\ : std_logic;
SIGNAL \DAC0_inst|Add3~8_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~27_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~9\ : std_logic;
SIGNAL \DAC0_inst|Add3~10_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~26_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~11\ : std_logic;
SIGNAL \DAC0_inst|Add3~12_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~25_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~13\ : std_logic;
SIGNAL \DAC0_inst|Add3~14_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~24_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~15\ : std_logic;
SIGNAL \DAC0_inst|Add3~16_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~23_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~17\ : std_logic;
SIGNAL \DAC0_inst|Add3~18_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~22_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~19\ : std_logic;
SIGNAL \DAC0_inst|Add3~20_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~21_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~21\ : std_logic;
SIGNAL \DAC0_inst|Add3~22_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~20_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~23\ : std_logic;
SIGNAL \DAC0_inst|Add3~24_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~19_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~25\ : std_logic;
SIGNAL \DAC0_inst|Add3~26_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~18_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~27\ : std_logic;
SIGNAL \DAC0_inst|Add3~28_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~17_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~29\ : std_logic;
SIGNAL \DAC0_inst|Add3~30_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~16_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~31\ : std_logic;
SIGNAL \DAC0_inst|Add3~32_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~15_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~33\ : std_logic;
SIGNAL \DAC0_inst|Add3~34_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~14_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~35\ : std_logic;
SIGNAL \DAC0_inst|Add3~36_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~13_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~37\ : std_logic;
SIGNAL \DAC0_inst|Add3~38_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~12_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~39\ : std_logic;
SIGNAL \DAC0_inst|Add3~40_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~11_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~41\ : std_logic;
SIGNAL \DAC0_inst|Add3~42_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~10_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~43\ : std_logic;
SIGNAL \DAC0_inst|Add3~44_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~9_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~45\ : std_logic;
SIGNAL \DAC0_inst|Add3~46_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~8_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~47\ : std_logic;
SIGNAL \DAC0_inst|Add3~48_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~7_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~49\ : std_logic;
SIGNAL \DAC0_inst|Add3~50_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~6_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~51\ : std_logic;
SIGNAL \DAC0_inst|Add3~52_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~5_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~53\ : std_logic;
SIGNAL \DAC0_inst|Add3~54_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~4_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~55\ : std_logic;
SIGNAL \DAC0_inst|Add3~56_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~3_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~57\ : std_logic;
SIGNAL \DAC0_inst|Add3~58_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~2_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~59\ : std_logic;
SIGNAL \DAC0_inst|Add3~60_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~61\ : std_logic;
SIGNAL \DAC0_inst|Add3~62_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector14~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector15~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector16~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector17~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector18~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector19~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector20~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector21~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector22~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector23~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector24~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Selector25~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[31]~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_read[31]~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector49~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector50~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector51~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector52~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~3_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector53~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~4_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector54~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~5_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector55~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~6_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector56~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~7_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector57~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~8_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector58~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~9_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector59~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~10_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector60~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~11_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector61~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~12_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector62~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~13_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector63~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~14_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector64~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~15_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_read[15]~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector65~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~16_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector66~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~17_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector67~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~18_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector68~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~19_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector69~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~20_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector70~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~21_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector71~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~22_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector72~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~23_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector73~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~24_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector74~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~25_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector75~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~26_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector76~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~27_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector77~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector78~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~29_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector79~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~30_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector80~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~31_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~31_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~1\ : std_logic;
SIGNAL \DAC1_inst|Add3~2_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~30_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~3\ : std_logic;
SIGNAL \DAC1_inst|Add3~4_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~29_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~5\ : std_logic;
SIGNAL \DAC1_inst|Add3~6_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~7\ : std_logic;
SIGNAL \DAC1_inst|Add3~8_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~27_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~9\ : std_logic;
SIGNAL \DAC1_inst|Add3~10_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~26_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~11\ : std_logic;
SIGNAL \DAC1_inst|Add3~12_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~25_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~13\ : std_logic;
SIGNAL \DAC1_inst|Add3~14_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~24_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~15\ : std_logic;
SIGNAL \DAC1_inst|Add3~16_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~23_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~17\ : std_logic;
SIGNAL \DAC1_inst|Add3~18_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~22_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~19\ : std_logic;
SIGNAL \DAC1_inst|Add3~20_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~21_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~21\ : std_logic;
SIGNAL \DAC1_inst|Add3~22_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~20_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~23\ : std_logic;
SIGNAL \DAC1_inst|Add3~24_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~19_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~25\ : std_logic;
SIGNAL \DAC1_inst|Add3~26_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~18_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~27\ : std_logic;
SIGNAL \DAC1_inst|Add3~28_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~17_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~29\ : std_logic;
SIGNAL \DAC1_inst|Add3~30_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~16_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~31\ : std_logic;
SIGNAL \DAC1_inst|Add3~32_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~15_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~33\ : std_logic;
SIGNAL \DAC1_inst|Add3~34_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~14_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~35\ : std_logic;
SIGNAL \DAC1_inst|Add3~36_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~13_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~37\ : std_logic;
SIGNAL \DAC1_inst|Add3~38_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~12_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~39\ : std_logic;
SIGNAL \DAC1_inst|Add3~40_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~11_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~41\ : std_logic;
SIGNAL \DAC1_inst|Add3~42_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~10_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~43\ : std_logic;
SIGNAL \DAC1_inst|Add3~44_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~9_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~45\ : std_logic;
SIGNAL \DAC1_inst|Add3~46_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~8_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~47\ : std_logic;
SIGNAL \DAC1_inst|Add3~48_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~7_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~49\ : std_logic;
SIGNAL \DAC1_inst|Add3~50_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~6_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~51\ : std_logic;
SIGNAL \DAC1_inst|Add3~52_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~5_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~53\ : std_logic;
SIGNAL \DAC1_inst|Add3~54_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~4_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~55\ : std_logic;
SIGNAL \DAC1_inst|Add3~56_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~3_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~57\ : std_logic;
SIGNAL \DAC1_inst|Add3~58_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~59\ : std_logic;
SIGNAL \DAC1_inst|Add3~60_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~61\ : std_logic;
SIGNAL \DAC1_inst|Add3~62_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector14~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector15~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector16~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector17~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector18~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector19~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector20~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector21~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector22~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector23~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector24~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Selector25~0_combout\ : std_logic;
SIGNAL \logic_controller|logic_step_read[3]~feeder_combout\ : std_logic;
SIGNAL \logic_controller|logic_step~2_combout\ : std_logic;
SIGNAL \logic_controller|Selector36~0_combout\ : std_logic;
SIGNAL \logic_controller|logic_step_read[2]~feeder_combout\ : std_logic;
SIGNAL \logic_controller|logic_step~3_combout\ : std_logic;
SIGNAL \logic_controller|Selector37~0_combout\ : std_logic;
SIGNAL \logic_controller|logic_step_read[1]~feeder_combout\ : std_logic;
SIGNAL \logic_controller|logic_step~4_combout\ : std_logic;
SIGNAL \logic_controller|Selector38~0_combout\ : std_logic;
SIGNAL \logic_controller|logic_step~5_combout\ : std_logic;
SIGNAL \logic_controller|Selector39~0_combout\ : std_logic;
SIGNAL \ADC_DOUT~input_o\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~11_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[10]~10_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[10]~11_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[11]~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~12_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[11]~11_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[11]~12_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~8_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[7]~7_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[7]~8_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~9_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[8]~8_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[8]~9_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~10_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[9]~9_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[9]~10_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~2_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[1]~1_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[1]~2_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~3_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[2]~2_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[2]~3_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~4_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[3]~3_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[3]~4_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~1_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[0]~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[0]~1_combout\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~6_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[5]~5_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[5]~6_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~7_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[6]~6_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[6]~7_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|Equal16~5_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|adc_data[4]~4_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|prv_adc_data[4]~5_combout\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|LessThan0~2_combout\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|LessThan0~3_combout\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|led[1]~0_combout\ : std_logic;
SIGNAL \ADC_CTRL_inst|ch_reading[0]~0_combout\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|led[0]~1_combout\ : std_logic;
SIGNAL \logic_controller|ADC_active~1_combout\ : std_logic;
SIGNAL \logic_controller|ADC_active~q\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|LOGIC1~q\ : std_logic;
SIGNAL \logic_controller|oLogic[1]~0_combout\ : std_logic;
SIGNAL \ADC_INTERLOCK_inst|LOGIC0~q\ : std_logic;
SIGNAL \logic_controller|oLogic[0]~1_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comm_inst|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DAC0_inst|time_dac_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \logic_controller|logic_step\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \logic_sequence|altsyncram_component|auto_generated|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \logic_controller|duration\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \DAC1_inst|time_dac_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DAC0_inst|dac_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|out_address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \logic_controller|DAC_trigger\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \logic_controller|Logic\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_INTERLOCK_inst|led\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ADC_CTRL_inst|ch_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ADC_CTRL_inst|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DAC0_inst|dac_out_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC0_inst|dac_out_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC0_inst|dac_dV_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC0_inst|dac_dV_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC1_inst|dac_out_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC1_inst|dac_out_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC1_inst|dac_dV_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC1_inst|dac_dV_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \logic_controller|logic_step_read\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \logic_controller|duration_read\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \ADC_CTRL_inst|prv_adc_data\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_CTRL_inst|prv_ch_read\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DAC0_inst|time_dac_read\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DAC1_inst|time_dac_read\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \comm_inst|channel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ADC_CTRL_inst|n_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|out_address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comm_inst|addr_comm\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \logic_controller|read_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ADC_CTRL_inst|adc_data\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ADC_CTRL_inst|ch_reading\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DAC0_inst|read_addr\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \comm_inst|run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DAC1_inst|read_addr\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \comm_inst|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \comm_inst|ALT_INV_comm_state.RECEIVE~q\ : std_logic;
SIGNAL \ADC_CTRL_inst|ALT_INV_prv_ch_read\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comm_inst|ALT_INV_comm_rdl~q\ : std_logic;
SIGNAL \ADC_CTRL_inst|ALT_INV_go_en~q\ : std_logic;
SIGNAL \DAC0_inst|ALT_INV_cs_i~q\ : std_logic;
SIGNAL \DAC1_inst|ALT_INV_cs_i~q\ : std_logic;
SIGNAL \DAC1_inst|ALT_INV_wr_i~q\ : std_logic;
SIGNAL \DAC0_inst|ALT_INV_wr_i~q\ : std_logic;

BEGIN

DAC0_wr <= ww_DAC0_wr;
ww_clk_50MHz <= clk_50MHz;
ww_button1 <= button1;
ww_ext_rxfl <= ext_rxfl;
ww_ext_data <= ext_data;
ww_ADC_DOUT <= ADC_DOUT;
ww_LogicIn <= LogicIn;
DAC1_wr <= ww_DAC1_wr;
DAC1_cs <= ww_DAC1_cs;
DAC0_cs <= ww_DAC0_cs;
ADC_DIN <= ww_ADC_DIN;
ADC_CS_n <= ww_ADC_CS_n;
ADC_SCLK <= ww_ADC_SCLK;
ext_rdl <= ww_ext_rdl;
DAC0_output <= ww_DAC0_output;
DAC1_output <= ww_DAC1_output;
LED <= ww_LED;
LogicOut <= ww_LogicOut;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\adc_pll_inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_50MHz~input_o\);

\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \adc_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(0);
\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \adc_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(1);
\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \adc_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(2);
\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \adc_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(3);
\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \adc_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(4);

\comm_pll_inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_50MHz~input_o\);

\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \comm_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(0);
\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \comm_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(1);
\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \comm_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(2);
\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \comm_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(3);
\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \comm_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\(4);

\logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\comm_inst|data_out\(9) & \comm_inst|data_out\(8) & \comm_inst|data_out\(7) & \comm_inst|data_out\(6) & \comm_inst|data_out\(5) & \comm_inst|data_out\(4) & 
\comm_inst|data_out\(3) & \comm_inst|data_out\(2) & \comm_inst|data_out\(1));

\logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & \comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4)
& \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\logic_controller|read_addr\(9) & \logic_controller|read_addr\(8) & \logic_controller|read_addr\(7) & \logic_controller|read_addr\(6) & 
\logic_controller|read_addr\(5) & \logic_controller|read_addr\(4) & \logic_controller|read_addr\(3) & \logic_controller|read_addr\(2) & \logic_controller|read_addr\(1) & \logic_controller|read_addr\(0));

\logic_sequence|altsyncram_component|auto_generated|q_b\(1) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\logic_sequence|altsyncram_component|auto_generated|q_b\(2) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\logic_sequence|altsyncram_component|auto_generated|q_b\(3) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\logic_sequence|altsyncram_component|auto_generated|q_b\(4) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);
\logic_sequence|altsyncram_component|auto_generated|q_b\(5) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(4);
\logic_sequence|altsyncram_component|auto_generated|q_b\(6) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(5);
\logic_sequence|altsyncram_component|auto_generated|q_b\(7) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(6);
\logic_sequence|altsyncram_component|auto_generated|q_b\(8) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(7);
\logic_sequence|altsyncram_component|auto_generated|q_b\(9) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(8);

\mem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \comm_inst|data_out\(15) & \comm_inst|data_out\(14) & \comm_inst|data_out\(13) & \comm_inst|data_out\(12) & \comm_inst|data_out\(11) & 
\comm_inst|data_out\(10) & \comm_inst|data_out\(0));

\logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & \comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4)
& \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\logic_controller|read_addr\(9) & \logic_controller|read_addr\(8) & \logic_controller|read_addr\(7) & \logic_controller|read_addr\(6) & 
\logic_controller|read_addr\(5) & \logic_controller|read_addr\(4) & \logic_controller|read_addr\(3) & \logic_controller|read_addr\(2) & \logic_controller|read_addr\(1) & \logic_controller|read_addr\(0));

\logic_sequence|altsyncram_component|auto_generated|q_b\(0) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\logic_sequence|altsyncram_component|auto_generated|q_b\(10) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\logic_sequence|altsyncram_component|auto_generated|q_b\(11) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\logic_sequence|altsyncram_component|auto_generated|q_b\(12) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\logic_sequence|altsyncram_component|auto_generated|q_b\(13) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\logic_sequence|altsyncram_component|auto_generated|q_b\(14) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\logic_sequence|altsyncram_component|auto_generated|q_b\(15) <= \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);

\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(0));

\button1~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \button1~input_o\);

\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(2));

\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(0));

\clk_50MHz~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_50MHz~input_o\);

\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk\(1));
\adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\comm_inst|ALT_INV_comm_state.RECEIVE~q\ <= NOT \comm_inst|comm_state.RECEIVE~q\;
\ADC_CTRL_inst|ALT_INV_prv_ch_read\(0) <= NOT \ADC_CTRL_inst|prv_ch_read\(0);
\comm_inst|ALT_INV_comm_rdl~q\ <= NOT \comm_inst|comm_rdl~q\;
\ADC_CTRL_inst|ALT_INV_go_en~q\ <= NOT \ADC_CTRL_inst|go_en~q\;
\DAC0_inst|ALT_INV_cs_i~q\ <= NOT \DAC0_inst|cs_i~q\;
\DAC1_inst|ALT_INV_cs_i~q\ <= NOT \DAC1_inst|cs_i~q\;
\DAC1_inst|ALT_INV_wr_i~q\ <= NOT \DAC1_inst|wr_i~q\;
\DAC0_inst|ALT_INV_wr_i~q\ <= NOT \DAC0_inst|wr_i~q\;

-- Location: IOOBUF_X16_Y34_N2
\DAC0_wr~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|ALT_INV_wr_i~q\,
	devoe => ww_devoe,
	o => ww_DAC0_wr);

-- Location: IOOBUF_X20_Y34_N9
\DAC1_wr~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|ALT_INV_wr_i~q\,
	devoe => ww_devoe,
	o => ww_DAC1_wr);

-- Location: IOOBUF_X34_Y34_N2
\DAC1_cs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|ALT_INV_cs_i~q\,
	devoe => ww_devoe,
	o => ww_DAC1_cs);

-- Location: IOOBUF_X5_Y34_N16
\DAC0_cs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|ALT_INV_cs_i~q\,
	devoe => ww_devoe,
	o => ww_DAC0_cs);

-- Location: IOOBUF_X34_Y34_N16
\ADC_DIN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_CTRL_inst|data~q\,
	devoe => ww_devoe,
	o => ww_ADC_DIN);

-- Location: IOOBUF_X34_Y34_N9
\ADC_CS_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_CTRL_inst|ALT_INV_go_en~q\,
	devoe => ww_devoe,
	o => ww_ADC_CS_n);

-- Location: IOOBUF_X45_Y34_N2
\ADC_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_CTRL_inst|oSCLK~0_combout\,
	devoe => ww_devoe,
	o => ww_ADC_SCLK);

-- Location: IOOBUF_X53_Y22_N2
\ext_rdl~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comm_inst|ALT_INV_comm_rdl~q\,
	devoe => ww_devoe,
	o => ww_ext_rdl);

-- Location: IOOBUF_X20_Y34_N23
\DAC0_output[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(11),
	devoe => ww_devoe,
	o => ww_DAC0_output(11));

-- Location: IOOBUF_X18_Y34_N2
\DAC0_output[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(10),
	devoe => ww_devoe,
	o => ww_DAC0_output(10));

-- Location: IOOBUF_X16_Y34_N9
\DAC0_output[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(9),
	devoe => ww_devoe,
	o => ww_DAC0_output(9));

-- Location: IOOBUF_X14_Y34_N23
\DAC0_output[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(8),
	devoe => ww_devoe,
	o => ww_DAC0_output(8));

-- Location: IOOBUF_X9_Y34_N23
\DAC0_output[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(7),
	devoe => ww_devoe,
	o => ww_DAC0_output(7));

-- Location: IOOBUF_X3_Y34_N2
\DAC0_output[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(6),
	devoe => ww_devoe,
	o => ww_DAC0_output(6));

-- Location: IOOBUF_X7_Y34_N9
\DAC0_output[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(5),
	devoe => ww_devoe,
	o => ww_DAC0_output(5));

-- Location: IOOBUF_X1_Y34_N9
\DAC0_output[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(4),
	devoe => ww_devoe,
	o => ww_DAC0_output(4));

-- Location: IOOBUF_X1_Y34_N2
\DAC0_output[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(3),
	devoe => ww_devoe,
	o => ww_DAC0_output(3));

-- Location: IOOBUF_X7_Y34_N16
\DAC0_output[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(2),
	devoe => ww_devoe,
	o => ww_DAC0_output(2));

-- Location: IOOBUF_X7_Y34_N2
\DAC0_output[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(1),
	devoe => ww_devoe,
	o => ww_DAC0_output(1));

-- Location: IOOBUF_X11_Y34_N2
\DAC0_output[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_out\(0),
	devoe => ww_devoe,
	o => ww_DAC0_output(0));

-- Location: IOOBUF_X20_Y34_N16
\DAC1_output[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(11),
	devoe => ww_devoe,
	o => ww_DAC1_output(11));

-- Location: IOOBUF_X29_Y34_N16
\DAC1_output[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(10),
	devoe => ww_devoe,
	o => ww_DAC1_output(10));

-- Location: IOOBUF_X31_Y34_N9
\DAC1_output[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(9),
	devoe => ww_devoe,
	o => ww_DAC1_output(9));

-- Location: IOOBUF_X45_Y34_N16
\DAC1_output[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(8),
	devoe => ww_devoe,
	o => ww_DAC1_output(8));

-- Location: IOOBUF_X40_Y34_N9
\DAC1_output[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(7),
	devoe => ww_devoe,
	o => ww_DAC1_output(7));

-- Location: IOOBUF_X51_Y34_N16
\DAC1_output[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(6),
	devoe => ww_devoe,
	o => ww_DAC1_output(6));

-- Location: IOOBUF_X43_Y34_N23
\DAC1_output[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(5),
	devoe => ww_devoe,
	o => ww_DAC1_output(5));

-- Location: IOOBUF_X51_Y34_N23
\DAC1_output[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(4),
	devoe => ww_devoe,
	o => ww_DAC1_output(4));

-- Location: IOOBUF_X43_Y34_N16
\DAC1_output[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(3),
	devoe => ww_devoe,
	o => ww_DAC1_output(3));

-- Location: IOOBUF_X38_Y34_N2
\DAC1_output[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(2),
	devoe => ww_devoe,
	o => ww_DAC1_output(2));

-- Location: IOOBUF_X45_Y34_N9
\DAC1_output[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(1),
	devoe => ww_devoe,
	o => ww_DAC1_output(1));

-- Location: IOOBUF_X31_Y34_N2
\DAC1_output[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_out\(0),
	devoe => ww_devoe,
	o => ww_DAC1_output(0));

-- Location: IOOBUF_X0_Y10_N23
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|DAC_trigger\(1),
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X0_Y28_N9
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|DAC_trigger\(0),
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X0_Y26_N16
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|Logic\(3),
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X0_Y25_N9
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|Logic\(2),
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X40_Y34_N2
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|Logic\(1),
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X49_Y34_N9
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|Logic\(0),
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X49_Y34_N2
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_INTERLOCK_inst|led\(1),
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X38_Y34_N16
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_INTERLOCK_inst|led\(0),
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X23_Y34_N23
\LogicOut[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|Logic\(3),
	devoe => ww_devoe,
	o => ww_LogicOut(3));

-- Location: IOOBUF_X14_Y34_N16
\LogicOut[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|Logic\(2),
	devoe => ww_devoe,
	o => ww_LogicOut(2));

-- Location: IOOBUF_X18_Y34_N23
\LogicOut[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|oLogic[1]~0_combout\,
	devoe => ww_devoe,
	o => ww_LogicOut(1));

-- Location: IOOBUF_X9_Y34_N9
\LogicOut[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \logic_controller|oLogic[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_LogicOut(0));

-- Location: IOIBUF_X27_Y0_N22
\clk_50MHz~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50MHz,
	o => \clk_50MHz~input_o\);

-- Location: PLL_4
\comm_pll_inst|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 60,
	c0_initial => 1,
	c0_low => 60,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 150,
	c1_initial => 1,
	c1_low => 150,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 1,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 10,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "c1",
	clk2_divide_by => 25,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \comm_pll_inst|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \comm_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G19
\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y18_N26
\DAC0_inst|dac_state.RESET~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_state.RESET~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DAC0_inst|dac_state.RESET~feeder_combout\);

-- Location: IOIBUF_X0_Y16_N8
\button1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button1,
	o => \button1~input_o\);

-- Location: CLKCTRL_G2
\button1~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \button1~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \button1~inputclkctrl_outclk\);

-- Location: FF_X18_Y18_N27
\DAC0_inst|dac_state.RESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|dac_state.RESET~feeder_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_state.RESET~q\);

-- Location: LCCOMB_X18_Y18_N2
\DAC0_inst|dac_state.RUNNING~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_state.RUNNING~0_combout\ = !\DAC0_inst|Selector41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|Selector41~1_combout\,
	combout => \DAC0_inst|dac_state.RUNNING~0_combout\);

-- Location: FF_X18_Y18_N3
\DAC0_inst|dac_state.RUNNING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|dac_state.RUNNING~0_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_state.RUNNING~q\);

-- Location: LCCOMB_X16_Y19_N4
\DAC0_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector43~0_combout\ = (\DAC0_inst|dac_state.RESET~q\) # (!\DAC0_inst|dac_read_mode.READ_T~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.READ_T~q\,
	datac => \DAC0_inst|dac_state.RESET~q\,
	combout => \DAC0_inst|Selector43~0_combout\);

-- Location: LCCOMB_X16_Y19_N14
\DAC0_inst|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector43~1_combout\ = ((\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|LessThan1~4_combout\) # (!\DAC0_inst|timing~0_combout\)))) # (!\DAC0_inst|Selector43~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|timing~0_combout\,
	datac => \DAC0_inst|Selector43~0_combout\,
	datad => \DAC0_inst|LessThan1~4_combout\,
	combout => \DAC0_inst|Selector43~1_combout\);

-- Location: FF_X16_Y19_N15
\DAC0_inst|dac_read_mode.READ_T\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector43~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_T~q\);

-- Location: LCCOMB_X16_Y19_N10
\DAC0_inst|Selector81~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector81~3_combout\ = (\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|timing~q\)))) # (!\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|timing~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector81~3_combout\);

-- Location: FF_X16_Y19_N11
\DAC0_inst|timing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector81~3_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|timing~q\);

-- Location: LCCOMB_X16_Y19_N20
\DAC0_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector45~0_combout\ = (!\DAC0_inst|timing~q\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|timing~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector45~0_combout\);

-- Location: LCCOMB_X16_Y19_N22
\DAC0_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector44~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (!\DAC0_inst|dac_read_mode.READ_T~q\ & ((\DAC0_inst|Selector45~0_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_read_mode.READ_V~q\) # 
-- ((!\DAC0_inst|dac_read_mode.READ_T~q\ & \DAC0_inst|Selector45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_read_mode.READ_T~q\,
	datac => \DAC0_inst|dac_read_mode.READ_V~q\,
	datad => \DAC0_inst|Selector45~0_combout\,
	combout => \DAC0_inst|Selector44~0_combout\);

-- Location: FF_X16_Y19_N23
\DAC0_inst|dac_read_mode.READ_V\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector44~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_V~q\);

-- Location: LCCOMB_X16_Y19_N24
\DAC0_inst|Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector45~1_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_read_mode.READ_V~q\ & ((\DAC0_inst|Selector45~0_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_read_mode.READ_dV_float~q\) # 
-- ((\DAC0_inst|dac_read_mode.READ_V~q\ & \DAC0_inst|Selector45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_read_mode.READ_V~q\,
	datac => \DAC0_inst|dac_read_mode.READ_dV_float~q\,
	datad => \DAC0_inst|Selector45~0_combout\,
	combout => \DAC0_inst|Selector45~1_combout\);

-- Location: FF_X16_Y19_N25
\DAC0_inst|dac_read_mode.READ_dV_float\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector45~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_dV_float~q\);

-- Location: LCCOMB_X16_Y19_N18
\DAC0_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector46~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_read_mode.READ_dV_float~q\ & ((\DAC0_inst|Selector45~0_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_read_mode.READ_dV~q\) # 
-- ((\DAC0_inst|dac_read_mode.READ_dV_float~q\ & \DAC0_inst|Selector45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_read_mode.READ_dV_float~q\,
	datac => \DAC0_inst|dac_read_mode.READ_dV~q\,
	datad => \DAC0_inst|Selector45~0_combout\,
	combout => \DAC0_inst|Selector46~0_combout\);

-- Location: FF_X16_Y19_N19
\DAC0_inst|dac_read_mode.READ_dV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector46~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_dV~q\);

-- Location: LCCOMB_X16_Y19_N0
\DAC0_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector47~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_read_mode.READ_dV~q\ & ((\DAC0_inst|Selector45~0_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\) # 
-- ((\DAC0_inst|dac_read_mode.READ_dV~q\ & \DAC0_inst|Selector45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_read_mode.READ_dV~q\,
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Selector45~0_combout\,
	combout => \DAC0_inst|Selector47~0_combout\);

-- Location: FF_X16_Y19_N1
\DAC0_inst|dac_read_mode.DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector47~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.DONE~q\);

-- Location: LCCOMB_X16_Y19_N12
\DAC0_inst|timing~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|timing~0_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\) # (\DAC0_inst|timing~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|timing~q\,
	combout => \DAC0_inst|timing~0_combout\);

-- Location: CLKCTRL_G15
\clk_50MHz~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_50MHz~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_50MHz~inputclkctrl_outclk\);

-- Location: LCCOMB_X15_Y20_N0
\DAC0_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~0_combout\ = \DAC0_inst|read_addr\(0) $ (VCC)
-- \DAC0_inst|Add0~1\ = CARRY(\DAC0_inst|read_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(0),
	datad => VCC,
	combout => \DAC0_inst|Add0~0_combout\,
	cout => \DAC0_inst|Add0~1\);

-- Location: LCCOMB_X16_Y19_N30
\DAC0_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector48~0_combout\ = ((!\DAC0_inst|timing~q\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_state.RUNNING~q\))) # (!\DAC0_inst|dac_state.RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|timing~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_state.RESET~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector48~0_combout\);

-- Location: LCCOMB_X16_Y19_N16
\DAC0_inst|Selector48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector48~1_combout\ = (\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((\DAC0_inst|Selector48~0_combout\ & \DAC0_inst|dac_read_mode.NONE~q\)))) # (!\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|Selector48~0_combout\ 
-- & (\DAC0_inst|dac_read_mode.NONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Selector48~0_combout\,
	datac => \DAC0_inst|dac_read_mode.NONE~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector48~1_combout\);

-- Location: FF_X16_Y19_N17
\DAC0_inst|dac_read_mode.NONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector48~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.NONE~q\);

-- Location: LCCOMB_X16_Y19_N2
\DAC0_inst|read_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr~0_combout\ = (!\DAC0_inst|dac_read_mode.NONE~q\ & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.NONE~q\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|read_addr~0_combout\);

-- Location: CLKCTRL_G18
\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X51_Y34_N1
\ext_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(5),
	o => \ext_data[5]~input_o\);

-- Location: LCCOMB_X40_Y26_N10
\comm_inst|comm_state.IDLE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|comm_state.IDLE~feeder_combout\ = \comm_inst|comm_rdl~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comm_inst|comm_rdl~1_combout\,
	combout => \comm_inst|comm_state.IDLE~feeder_combout\);

-- Location: FF_X40_Y26_N11
\comm_inst|comm_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|comm_state.IDLE~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|comm_state.IDLE~q\);

-- Location: IOIBUF_X53_Y17_N1
\ext_rxfl~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_rxfl,
	o => \ext_rxfl~input_o\);

-- Location: LCCOMB_X40_Y26_N28
\comm_inst|comm_rdl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|comm_rdl~1_combout\ = (\ext_rxfl~input_o\) # (!\comm_inst|comm_state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datad => \ext_rxfl~input_o\,
	combout => \comm_inst|comm_rdl~1_combout\);

-- Location: LCCOMB_X40_Y26_N22
\comm_inst|comm_state.RECEIVE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|comm_state.RECEIVE~0_combout\ = !\comm_inst|comm_rdl~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comm_inst|comm_rdl~1_combout\,
	combout => \comm_inst|comm_state.RECEIVE~0_combout\);

-- Location: FF_X40_Y26_N23
\comm_inst|comm_state.RECEIVE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|comm_state.RECEIVE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|comm_state.RECEIVE~q\);

-- Location: IOIBUF_X53_Y20_N15
\ext_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(0),
	o => \ext_data[0]~input_o\);

-- Location: IOIBUF_X53_Y26_N22
\ext_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(1),
	o => \ext_data[1]~input_o\);

-- Location: IOIBUF_X53_Y30_N1
\ext_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(7),
	o => \ext_data[7]~input_o\);

-- Location: IOIBUF_X53_Y24_N22
\ext_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(4),
	o => \ext_data[4]~input_o\);

-- Location: IOIBUF_X47_Y34_N22
\ext_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(6),
	o => \ext_data[6]~input_o\);

-- Location: LCCOMB_X39_Y27_N10
\comm_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~0_combout\ = (!\ext_data[7]~input_o\ & (!\ext_data[4]~input_o\ & (!\ext_data[5]~input_o\ & !\ext_data[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[7]~input_o\,
	datab => \ext_data[4]~input_o\,
	datac => \ext_data[5]~input_o\,
	datad => \ext_data[6]~input_o\,
	combout => \comm_inst|Selector59~0_combout\);

-- Location: LCCOMB_X36_Y26_N18
\comm_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector62~0_combout\ = (\comm_inst|Selector7~1_combout\ & (!\comm_inst|Mux2~5_combout\ & (\ext_data[0]~input_o\ $ (\ext_data[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[0]~input_o\,
	datab => \ext_data[1]~input_o\,
	datac => \comm_inst|Selector7~1_combout\,
	datad => \comm_inst|Mux2~5_combout\,
	combout => \comm_inst|Selector62~0_combout\);

-- Location: IOIBUF_X53_Y22_N8
\ext_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(2),
	o => \ext_data[2]~input_o\);

-- Location: LCCOMB_X38_Y27_N26
\comm_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector60~0_combout\ = (!\ext_data[1]~input_o\ & (\comm_inst|comm_state.RECEIVE~q\ & (!\ext_data[2]~input_o\ & !\ext_data[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[1]~input_o\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \ext_data[2]~input_o\,
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|Selector60~0_combout\);

-- Location: IOIBUF_X53_Y17_N8
\ext_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(3),
	o => \ext_data[3]~input_o\);

-- Location: LCCOMB_X39_Y27_N22
\comm_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector7~0_combout\ = (\comm_inst|Selector59~0_combout\ & (!\comm_inst|command.NONE~q\ & !\ext_data[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector59~0_combout\,
	datab => \comm_inst|command.NONE~q\,
	datad => \ext_data[3]~input_o\,
	combout => \comm_inst|Selector7~0_combout\);

-- Location: LCCOMB_X38_Y27_N16
\comm_inst|Selector60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector60~1_combout\ = (\comm_inst|Selector60~0_combout\ & ((\comm_inst|Selector7~0_combout\) # ((\comm_inst|command.BURST1~q\ & \comm_inst|comm_state.IDLE~q\)))) # (!\comm_inst|Selector60~0_combout\ & (((\comm_inst|command.BURST1~q\ & 
-- \comm_inst|comm_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector60~0_combout\,
	datab => \comm_inst|Selector7~0_combout\,
	datac => \comm_inst|command.BURST1~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector60~1_combout\);

-- Location: FF_X38_Y27_N17
\comm_inst|command.BURST1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector60~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.BURST1~q\);

-- Location: LCCOMB_X43_Y27_N2
\comm_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~0_combout\ = (!\comm_inst|command.BURST1~q\ & ((\ext_data[1]~input_o\) # ((!\comm_inst|Selector7~1_combout\) # (!\ext_data[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[1]~input_o\,
	datab => \comm_inst|command.BURST1~q\,
	datac => \ext_data[0]~input_o\,
	datad => \comm_inst|Selector7~1_combout\,
	combout => \comm_inst|Selector55~0_combout\);

-- Location: LCCOMB_X45_Y26_N22
\comm_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector49~0_combout\ = (\comm_inst|Selector55~0_combout\ & ((\comm_inst|count\(7)) # ((\ext_data[7]~input_o\ & \comm_inst|command.BURST1~q\)))) # (!\comm_inst|Selector55~0_combout\ & (\ext_data[7]~input_o\ & (\comm_inst|command.BURST1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector55~0_combout\,
	datab => \ext_data[7]~input_o\,
	datac => \comm_inst|command.BURST1~q\,
	datad => \comm_inst|count\(7),
	combout => \comm_inst|Selector49~0_combout\);

-- Location: LCCOMB_X45_Y26_N16
\comm_inst|Selector49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector49~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~14_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Selector49~0_combout\,
	datad => \comm_inst|Add2~14_combout\,
	combout => \comm_inst|Selector49~1_combout\);

-- Location: LCCOMB_X45_Y26_N2
\comm_inst|Selector49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector49~2_combout\ = (\comm_inst|Selector49~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(7),
	datad => \comm_inst|Selector49~1_combout\,
	combout => \comm_inst|Selector49~2_combout\);

-- Location: FF_X45_Y26_N3
\comm_inst|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(7));

-- Location: LCCOMB_X45_Y27_N28
\comm_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector51~0_combout\ = (\comm_inst|command.BURST1~q\ & ((\ext_data[5]~input_o\) # ((\comm_inst|Selector55~0_combout\ & \comm_inst|count\(5))))) # (!\comm_inst|command.BURST1~q\ & (\comm_inst|Selector55~0_combout\ & ((\comm_inst|count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector55~0_combout\,
	datac => \ext_data[5]~input_o\,
	datad => \comm_inst|count\(5),
	combout => \comm_inst|Selector51~0_combout\);

-- Location: LCCOMB_X45_Y27_N24
\comm_inst|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~1_combout\ = (\comm_inst|command.BURST1~q\ & ((\ext_data[1]~input_o\) # ((\comm_inst|Selector55~0_combout\ & \comm_inst|count\(1))))) # (!\comm_inst|command.BURST1~q\ & (\comm_inst|Selector55~0_combout\ & ((\comm_inst|count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector55~0_combout\,
	datac => \ext_data[1]~input_o\,
	datad => \comm_inst|count\(1),
	combout => \comm_inst|Selector55~1_combout\);

-- Location: LCCOMB_X43_Y27_N20
\comm_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~0_combout\ = (\comm_inst|count\(0)) # ((!\ext_data[1]~input_o\ & (\comm_inst|Selector7~1_combout\ & \ext_data[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[1]~input_o\,
	datab => \comm_inst|Selector7~1_combout\,
	datac => \ext_data[0]~input_o\,
	datad => \comm_inst|count\(0),
	combout => \comm_inst|Selector56~0_combout\);

-- Location: LCCOMB_X43_Y27_N30
\comm_inst|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~1_combout\ = (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|command.BURST1~q\ & (\ext_data[0]~input_o\)) # (!\comm_inst|command.BURST1~q\ & ((\comm_inst|Selector56~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|command.BURST1~q\,
	datac => \ext_data[0]~input_o\,
	datad => \comm_inst|Selector56~0_combout\,
	combout => \comm_inst|Selector56~1_combout\);

-- Location: LCCOMB_X44_Y27_N0
\comm_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~0_combout\ = \comm_inst|count\(0) $ (VCC)
-- \comm_inst|Add2~1\ = CARRY(\comm_inst|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(0),
	datad => VCC,
	combout => \comm_inst|Add2~0_combout\,
	cout => \comm_inst|Add2~1\);

-- Location: LCCOMB_X43_Y27_N24
\comm_inst|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~2_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|Selector56~1_combout\) # ((\comm_inst|command.WRITE2~q\ & \comm_inst|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Selector56~1_combout\,
	datad => \comm_inst|Add2~0_combout\,
	combout => \comm_inst|Selector56~2_combout\);

-- Location: LCCOMB_X43_Y27_N0
\comm_inst|Selector56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~3_combout\ = (\comm_inst|Selector56~2_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(0),
	datad => \comm_inst|Selector56~2_combout\,
	combout => \comm_inst|Selector56~3_combout\);

-- Location: FF_X43_Y27_N1
\comm_inst|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector56~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(0));

-- Location: LCCOMB_X44_Y27_N2
\comm_inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~2_combout\ = (\comm_inst|count\(1) & (\comm_inst|Add2~1\ & VCC)) # (!\comm_inst|count\(1) & (!\comm_inst|Add2~1\))
-- \comm_inst|Add2~3\ = CARRY((!\comm_inst|count\(1) & !\comm_inst|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(1),
	datad => VCC,
	cin => \comm_inst|Add2~1\,
	combout => \comm_inst|Add2~2_combout\,
	cout => \comm_inst|Add2~3\);

-- Location: LCCOMB_X45_Y27_N10
\comm_inst|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~2_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~2_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector55~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector55~1_combout\,
	datac => \comm_inst|command.WRITE2~q\,
	datad => \comm_inst|Add2~2_combout\,
	combout => \comm_inst|Selector55~2_combout\);

-- Location: LCCOMB_X45_Y27_N0
\comm_inst|Selector55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~3_combout\ = (\comm_inst|Selector55~2_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(1),
	datad => \comm_inst|Selector55~2_combout\,
	combout => \comm_inst|Selector55~3_combout\);

-- Location: FF_X45_Y27_N1
\comm_inst|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector55~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(1));

-- Location: LCCOMB_X44_Y27_N4
\comm_inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~4_combout\ = (\comm_inst|count\(2) & ((GND) # (!\comm_inst|Add2~3\))) # (!\comm_inst|count\(2) & (\comm_inst|Add2~3\ $ (GND)))
-- \comm_inst|Add2~5\ = CARRY((\comm_inst|count\(2)) # (!\comm_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(2),
	datad => VCC,
	cin => \comm_inst|Add2~3\,
	combout => \comm_inst|Add2~4_combout\,
	cout => \comm_inst|Add2~5\);

-- Location: LCCOMB_X45_Y27_N4
\comm_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector54~0_combout\ = (\comm_inst|command.BURST1~q\ & ((\ext_data[2]~input_o\) # ((\comm_inst|Selector55~0_combout\ & \comm_inst|count\(2))))) # (!\comm_inst|command.BURST1~q\ & (\comm_inst|Selector55~0_combout\ & ((\comm_inst|count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector55~0_combout\,
	datac => \ext_data[2]~input_o\,
	datad => \comm_inst|count\(2),
	combout => \comm_inst|Selector54~0_combout\);

-- Location: LCCOMB_X45_Y27_N6
\comm_inst|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector54~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~4_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector54~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Add2~4_combout\,
	datac => \comm_inst|Selector54~0_combout\,
	datad => \comm_inst|command.WRITE2~q\,
	combout => \comm_inst|Selector54~1_combout\);

-- Location: LCCOMB_X45_Y27_N2
\comm_inst|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector54~2_combout\ = (\comm_inst|Selector54~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(2),
	datad => \comm_inst|Selector54~1_combout\,
	combout => \comm_inst|Selector54~2_combout\);

-- Location: FF_X45_Y27_N3
\comm_inst|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector54~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(2));

-- Location: LCCOMB_X44_Y27_N6
\comm_inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~6_combout\ = (\comm_inst|count\(3) & (\comm_inst|Add2~5\ & VCC)) # (!\comm_inst|count\(3) & (!\comm_inst|Add2~5\))
-- \comm_inst|Add2~7\ = CARRY((!\comm_inst|count\(3) & !\comm_inst|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(3),
	datad => VCC,
	cin => \comm_inst|Add2~5\,
	combout => \comm_inst|Add2~6_combout\,
	cout => \comm_inst|Add2~7\);

-- Location: LCCOMB_X45_Y27_N16
\comm_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector53~0_combout\ = (\ext_data[3]~input_o\ & ((\comm_inst|command.BURST1~q\) # ((\comm_inst|Selector55~0_combout\ & \comm_inst|count\(3))))) # (!\ext_data[3]~input_o\ & (\comm_inst|Selector55~0_combout\ & ((\comm_inst|count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[3]~input_o\,
	datab => \comm_inst|Selector55~0_combout\,
	datac => \comm_inst|command.BURST1~q\,
	datad => \comm_inst|count\(3),
	combout => \comm_inst|Selector53~0_combout\);

-- Location: LCCOMB_X45_Y27_N26
\comm_inst|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector53~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~6_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector53~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|Add2~6_combout\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|Selector53~0_combout\,
	combout => \comm_inst|Selector53~1_combout\);

-- Location: LCCOMB_X45_Y27_N20
\comm_inst|Selector53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector53~2_combout\ = (\comm_inst|Selector53~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector53~1_combout\,
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(3),
	combout => \comm_inst|Selector53~2_combout\);

-- Location: FF_X45_Y27_N21
\comm_inst|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector53~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(3));

-- Location: LCCOMB_X44_Y27_N8
\comm_inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~8_combout\ = (\comm_inst|count\(4) & ((GND) # (!\comm_inst|Add2~7\))) # (!\comm_inst|count\(4) & (\comm_inst|Add2~7\ $ (GND)))
-- \comm_inst|Add2~9\ = CARRY((\comm_inst|count\(4)) # (!\comm_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(4),
	datad => VCC,
	cin => \comm_inst|Add2~7\,
	combout => \comm_inst|Add2~8_combout\,
	cout => \comm_inst|Add2~9\);

-- Location: LCCOMB_X44_Y26_N8
\comm_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector52~0_combout\ = (\comm_inst|Selector55~0_combout\ & ((\comm_inst|count\(4)) # ((\comm_inst|command.BURST1~q\ & \ext_data[4]~input_o\)))) # (!\comm_inst|Selector55~0_combout\ & (((\comm_inst|command.BURST1~q\ & \ext_data[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector55~0_combout\,
	datab => \comm_inst|count\(4),
	datac => \comm_inst|command.BURST1~q\,
	datad => \ext_data[4]~input_o\,
	combout => \comm_inst|Selector52~0_combout\);

-- Location: LCCOMB_X45_Y26_N24
\comm_inst|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector52~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~8_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector52~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|Add2~8_combout\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|Selector52~0_combout\,
	combout => \comm_inst|Selector52~1_combout\);

-- Location: LCCOMB_X44_Y26_N0
\comm_inst|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector52~2_combout\ = (\comm_inst|Selector52~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(4),
	datad => \comm_inst|Selector52~1_combout\,
	combout => \comm_inst|Selector52~2_combout\);

-- Location: FF_X44_Y26_N1
\comm_inst|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(4));

-- Location: LCCOMB_X44_Y27_N10
\comm_inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~10_combout\ = (\comm_inst|count\(5) & (\comm_inst|Add2~9\ & VCC)) # (!\comm_inst|count\(5) & (!\comm_inst|Add2~9\))
-- \comm_inst|Add2~11\ = CARRY((!\comm_inst|count\(5) & !\comm_inst|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(5),
	datad => VCC,
	cin => \comm_inst|Add2~9\,
	combout => \comm_inst|Add2~10_combout\,
	cout => \comm_inst|Add2~11\);

-- Location: LCCOMB_X45_Y27_N22
\comm_inst|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector51~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~10_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector51~0_combout\,
	datac => \comm_inst|command.WRITE2~q\,
	datad => \comm_inst|Add2~10_combout\,
	combout => \comm_inst|Selector51~1_combout\);

-- Location: LCCOMB_X45_Y27_N8
\comm_inst|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector51~2_combout\ = (\comm_inst|Selector51~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector51~1_combout\,
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(5),
	combout => \comm_inst|Selector51~2_combout\);

-- Location: FF_X45_Y27_N9
\comm_inst|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector51~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(5));

-- Location: LCCOMB_X44_Y27_N12
\comm_inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~12_combout\ = (\comm_inst|count\(6) & ((GND) # (!\comm_inst|Add2~11\))) # (!\comm_inst|count\(6) & (\comm_inst|Add2~11\ $ (GND)))
-- \comm_inst|Add2~13\ = CARRY((\comm_inst|count\(6)) # (!\comm_inst|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(6),
	datad => VCC,
	cin => \comm_inst|Add2~11\,
	combout => \comm_inst|Add2~12_combout\,
	cout => \comm_inst|Add2~13\);

-- Location: LCCOMB_X45_Y26_N10
\comm_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector50~0_combout\ = (\comm_inst|Selector55~0_combout\ & ((\comm_inst|count\(6)) # ((\ext_data[6]~input_o\ & \comm_inst|command.BURST1~q\)))) # (!\comm_inst|Selector55~0_combout\ & (\ext_data[6]~input_o\ & (\comm_inst|command.BURST1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector55~0_combout\,
	datab => \ext_data[6]~input_o\,
	datac => \comm_inst|command.BURST1~q\,
	datad => \comm_inst|count\(6),
	combout => \comm_inst|Selector50~0_combout\);

-- Location: LCCOMB_X45_Y26_N12
\comm_inst|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector50~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~12_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector50~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|Add2~12_combout\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|Selector50~0_combout\,
	combout => \comm_inst|Selector50~1_combout\);

-- Location: LCCOMB_X45_Y26_N0
\comm_inst|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector50~2_combout\ = (\comm_inst|Selector50~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(6),
	datad => \comm_inst|Selector50~1_combout\,
	combout => \comm_inst|Selector50~2_combout\);

-- Location: FF_X45_Y26_N1
\comm_inst|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(6));

-- Location: LCCOMB_X44_Y27_N14
\comm_inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~14_combout\ = (\comm_inst|count\(7) & (\comm_inst|Add2~13\ & VCC)) # (!\comm_inst|count\(7) & (!\comm_inst|Add2~13\))
-- \comm_inst|Add2~15\ = CARRY((!\comm_inst|count\(7) & !\comm_inst|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(7),
	datad => VCC,
	cin => \comm_inst|Add2~13\,
	combout => \comm_inst|Add2~14_combout\,
	cout => \comm_inst|Add2~15\);

-- Location: LCCOMB_X45_Y26_N20
\comm_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan1~1_combout\ = (\comm_inst|Add2~14_combout\) # ((\comm_inst|Add2~12_combout\) # ((\comm_inst|Add2~10_combout\) # (\comm_inst|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~14_combout\,
	datab => \comm_inst|Add2~12_combout\,
	datac => \comm_inst|Add2~10_combout\,
	datad => \comm_inst|Add2~8_combout\,
	combout => \comm_inst|LessThan1~1_combout\);

-- Location: LCCOMB_X38_Y27_N18
\comm_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector61~0_combout\ = (\comm_inst|comm_state.IDLE~q\ & ((\comm_inst|command.BURST2~q\) # ((\comm_inst|command.BURST1~q\ & \comm_inst|comm_state.RECEIVE~q\)))) # (!\comm_inst|comm_state.IDLE~q\ & (\comm_inst|command.BURST1~q\ & 
-- ((\comm_inst|comm_state.RECEIVE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|command.BURST1~q\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector61~0_combout\);

-- Location: FF_X38_Y27_N19
\comm_inst|command.BURST2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector61~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.BURST2~q\);

-- Location: LCCOMB_X44_Y26_N14
\comm_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector43~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[5]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|count\(13) & \comm_inst|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[5]~input_o\,
	datab => \comm_inst|command.BURST2~q\,
	datac => \comm_inst|count\(13),
	datad => \comm_inst|Selector55~0_combout\,
	combout => \comm_inst|Selector43~0_combout\);

-- Location: LCCOMB_X44_Y26_N24
\comm_inst|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector43~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~26_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector43~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Add2~26_combout\,
	datad => \comm_inst|Selector43~0_combout\,
	combout => \comm_inst|Selector43~1_combout\);

-- Location: LCCOMB_X44_Y26_N4
\comm_inst|Selector43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector43~2_combout\ = (\comm_inst|Selector43~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(13),
	datad => \comm_inst|Selector43~1_combout\,
	combout => \comm_inst|Selector43~2_combout\);

-- Location: FF_X44_Y26_N5
\comm_inst|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector43~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(13));

-- Location: LCCOMB_X43_Y27_N8
\comm_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector47~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[1]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|count\(9) & ((\comm_inst|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(9),
	datab => \comm_inst|command.BURST2~q\,
	datac => \ext_data[1]~input_o\,
	datad => \comm_inst|Selector55~0_combout\,
	combout => \comm_inst|Selector47~0_combout\);

-- Location: LCCOMB_X43_Y27_N4
\comm_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector48~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[0]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|count\(8) & ((\comm_inst|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(8),
	datab => \comm_inst|command.BURST2~q\,
	datac => \ext_data[0]~input_o\,
	datad => \comm_inst|Selector55~0_combout\,
	combout => \comm_inst|Selector48~0_combout\);

-- Location: LCCOMB_X44_Y27_N16
\comm_inst|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~16_combout\ = (\comm_inst|count\(8) & ((GND) # (!\comm_inst|Add2~15\))) # (!\comm_inst|count\(8) & (\comm_inst|Add2~15\ $ (GND)))
-- \comm_inst|Add2~17\ = CARRY((\comm_inst|count\(8)) # (!\comm_inst|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(8),
	datad => VCC,
	cin => \comm_inst|Add2~15\,
	combout => \comm_inst|Add2~16_combout\,
	cout => \comm_inst|Add2~17\);

-- Location: LCCOMB_X43_Y27_N22
\comm_inst|Selector48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector48~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~16_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Selector48~0_combout\,
	datad => \comm_inst|Add2~16_combout\,
	combout => \comm_inst|Selector48~1_combout\);

-- Location: LCCOMB_X43_Y27_N26
\comm_inst|Selector48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector48~2_combout\ = (\comm_inst|Selector48~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(8),
	datad => \comm_inst|Selector48~1_combout\,
	combout => \comm_inst|Selector48~2_combout\);

-- Location: FF_X43_Y27_N27
\comm_inst|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector48~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(8));

-- Location: LCCOMB_X44_Y27_N18
\comm_inst|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~18_combout\ = (\comm_inst|count\(9) & (\comm_inst|Add2~17\ & VCC)) # (!\comm_inst|count\(9) & (!\comm_inst|Add2~17\))
-- \comm_inst|Add2~19\ = CARRY((!\comm_inst|count\(9) & !\comm_inst|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(9),
	datad => VCC,
	cin => \comm_inst|Add2~17\,
	combout => \comm_inst|Add2~18_combout\,
	cout => \comm_inst|Add2~19\);

-- Location: LCCOMB_X43_Y27_N18
\comm_inst|Selector47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector47~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~18_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Selector47~0_combout\,
	datad => \comm_inst|Add2~18_combout\,
	combout => \comm_inst|Selector47~1_combout\);

-- Location: LCCOMB_X43_Y27_N12
\comm_inst|Selector47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector47~2_combout\ = (\comm_inst|Selector47~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(9),
	datad => \comm_inst|Selector47~1_combout\,
	combout => \comm_inst|Selector47~2_combout\);

-- Location: FF_X43_Y27_N13
\comm_inst|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(9));

-- Location: LCCOMB_X44_Y27_N20
\comm_inst|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~20_combout\ = (\comm_inst|count\(10) & ((GND) # (!\comm_inst|Add2~19\))) # (!\comm_inst|count\(10) & (\comm_inst|Add2~19\ $ (GND)))
-- \comm_inst|Add2~21\ = CARRY((\comm_inst|count\(10)) # (!\comm_inst|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(10),
	datad => VCC,
	cin => \comm_inst|Add2~19\,
	combout => \comm_inst|Add2~20_combout\,
	cout => \comm_inst|Add2~21\);

-- Location: LCCOMB_X43_Y27_N28
\comm_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector46~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[2]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|count\(10) & ((\comm_inst|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(10),
	datab => \comm_inst|command.BURST2~q\,
	datac => \ext_data[2]~input_o\,
	datad => \comm_inst|Selector55~0_combout\,
	combout => \comm_inst|Selector46~0_combout\);

-- Location: LCCOMB_X43_Y27_N14
\comm_inst|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector46~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~20_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector46~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Add2~20_combout\,
	datad => \comm_inst|Selector46~0_combout\,
	combout => \comm_inst|Selector46~1_combout\);

-- Location: LCCOMB_X43_Y27_N6
\comm_inst|Selector46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector46~2_combout\ = (\comm_inst|Selector46~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Selector46~1_combout\,
	datac => \comm_inst|count\(10),
	combout => \comm_inst|Selector46~2_combout\);

-- Location: FF_X43_Y27_N7
\comm_inst|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector46~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(10));

-- Location: LCCOMB_X44_Y27_N22
\comm_inst|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~22_combout\ = (\comm_inst|count\(11) & (\comm_inst|Add2~21\ & VCC)) # (!\comm_inst|count\(11) & (!\comm_inst|Add2~21\))
-- \comm_inst|Add2~23\ = CARRY((!\comm_inst|count\(11) & !\comm_inst|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(11),
	datad => VCC,
	cin => \comm_inst|Add2~21\,
	combout => \comm_inst|Add2~22_combout\,
	cout => \comm_inst|Add2~23\);

-- Location: LCCOMB_X43_Y26_N24
\comm_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector45~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[3]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|Selector55~0_combout\ & (\comm_inst|count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector55~0_combout\,
	datab => \comm_inst|command.BURST2~q\,
	datac => \comm_inst|count\(11),
	datad => \ext_data[3]~input_o\,
	combout => \comm_inst|Selector45~0_combout\);

-- Location: LCCOMB_X43_Y26_N2
\comm_inst|Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector45~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~22_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector45~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~22_combout\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|command.WRITE2~q\,
	datad => \comm_inst|Selector45~0_combout\,
	combout => \comm_inst|Selector45~1_combout\);

-- Location: LCCOMB_X41_Y26_N6
\comm_inst|Selector45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector45~2_combout\ = (\comm_inst|Selector45~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(11),
	datad => \comm_inst|Selector45~1_combout\,
	combout => \comm_inst|Selector45~2_combout\);

-- Location: FF_X41_Y26_N7
\comm_inst|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector45~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(11));

-- Location: LCCOMB_X44_Y27_N24
\comm_inst|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~24_combout\ = (\comm_inst|count\(12) & ((GND) # (!\comm_inst|Add2~23\))) # (!\comm_inst|count\(12) & (\comm_inst|Add2~23\ $ (GND)))
-- \comm_inst|Add2~25\ = CARRY((\comm_inst|count\(12)) # (!\comm_inst|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(12),
	datad => VCC,
	cin => \comm_inst|Add2~23\,
	combout => \comm_inst|Add2~24_combout\,
	cout => \comm_inst|Add2~25\);

-- Location: LCCOMB_X44_Y26_N18
\comm_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector44~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[4]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|Selector55~0_combout\ & \comm_inst|count\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[4]~input_o\,
	datab => \comm_inst|Selector55~0_combout\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|count\(12),
	combout => \comm_inst|Selector44~0_combout\);

-- Location: LCCOMB_X44_Y26_N28
\comm_inst|Selector44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector44~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~24_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector44~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Add2~24_combout\,
	datad => \comm_inst|Selector44~0_combout\,
	combout => \comm_inst|Selector44~1_combout\);

-- Location: LCCOMB_X44_Y26_N2
\comm_inst|Selector44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector44~2_combout\ = (\comm_inst|Selector44~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(12),
	datad => \comm_inst|Selector44~1_combout\,
	combout => \comm_inst|Selector44~2_combout\);

-- Location: FF_X44_Y26_N3
\comm_inst|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector44~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(12));

-- Location: LCCOMB_X44_Y27_N26
\comm_inst|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~26_combout\ = (\comm_inst|count\(13) & (\comm_inst|Add2~25\ & VCC)) # (!\comm_inst|count\(13) & (!\comm_inst|Add2~25\))
-- \comm_inst|Add2~27\ = CARRY((!\comm_inst|count\(13) & !\comm_inst|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(13),
	datad => VCC,
	cin => \comm_inst|Add2~25\,
	combout => \comm_inst|Add2~26_combout\,
	cout => \comm_inst|Add2~27\);

-- Location: LCCOMB_X44_Y26_N26
\comm_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector42~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[6]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|count\(14) & ((\comm_inst|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(14),
	datab => \comm_inst|command.BURST2~q\,
	datac => \ext_data[6]~input_o\,
	datad => \comm_inst|Selector55~0_combout\,
	combout => \comm_inst|Selector42~0_combout\);

-- Location: LCCOMB_X44_Y26_N12
\comm_inst|Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector42~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~28_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Selector42~0_combout\,
	datad => \comm_inst|Add2~28_combout\,
	combout => \comm_inst|Selector42~1_combout\);

-- Location: LCCOMB_X44_Y26_N6
\comm_inst|Selector42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector42~2_combout\ = (\comm_inst|Selector42~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(14),
	datad => \comm_inst|Selector42~1_combout\,
	combout => \comm_inst|Selector42~2_combout\);

-- Location: FF_X44_Y26_N7
\comm_inst|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector42~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(14));

-- Location: LCCOMB_X44_Y27_N28
\comm_inst|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~28_combout\ = (\comm_inst|count\(14) & ((GND) # (!\comm_inst|Add2~27\))) # (!\comm_inst|count\(14) & (\comm_inst|Add2~27\ $ (GND)))
-- \comm_inst|Add2~29\ = CARRY((\comm_inst|count\(14)) # (!\comm_inst|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(14),
	datad => VCC,
	cin => \comm_inst|Add2~27\,
	combout => \comm_inst|Add2~28_combout\,
	cout => \comm_inst|Add2~29\);

-- Location: LCCOMB_X44_Y27_N30
\comm_inst|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~30_combout\ = \comm_inst|count\(15) $ (!\comm_inst|Add2~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(15),
	cin => \comm_inst|Add2~29\,
	combout => \comm_inst|Add2~30_combout\);

-- Location: LCCOMB_X44_Y26_N16
\comm_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan1~3_combout\ = (\comm_inst|Add2~26_combout\) # ((\comm_inst|Add2~28_combout\) # ((\comm_inst|Add2~24_combout\) # (\comm_inst|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~26_combout\,
	datab => \comm_inst|Add2~28_combout\,
	datac => \comm_inst|Add2~24_combout\,
	datad => \comm_inst|Add2~30_combout\,
	combout => \comm_inst|LessThan1~3_combout\);

-- Location: LCCOMB_X43_Y27_N16
\comm_inst|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan1~2_combout\ = (\comm_inst|Add2~22_combout\) # ((\comm_inst|Add2~18_combout\) # ((\comm_inst|Add2~20_combout\) # (\comm_inst|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~22_combout\,
	datab => \comm_inst|Add2~18_combout\,
	datac => \comm_inst|Add2~20_combout\,
	datad => \comm_inst|Add2~16_combout\,
	combout => \comm_inst|LessThan1~2_combout\);

-- Location: LCCOMB_X45_Y27_N30
\comm_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan1~0_combout\ = (\comm_inst|Add2~0_combout\) # ((\comm_inst|Add2~6_combout\) # ((\comm_inst|Add2~4_combout\) # (\comm_inst|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~0_combout\,
	datab => \comm_inst|Add2~6_combout\,
	datac => \comm_inst|Add2~4_combout\,
	datad => \comm_inst|Add2~2_combout\,
	combout => \comm_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X44_Y26_N10
\comm_inst|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan1~4_combout\ = (\comm_inst|LessThan1~1_combout\) # ((\comm_inst|LessThan1~3_combout\) # ((\comm_inst|LessThan1~2_combout\) # (\comm_inst|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|LessThan1~1_combout\,
	datab => \comm_inst|LessThan1~3_combout\,
	datac => \comm_inst|LessThan1~2_combout\,
	datad => \comm_inst|LessThan1~0_combout\,
	combout => \comm_inst|LessThan1~4_combout\);

-- Location: LCCOMB_X36_Y26_N12
\comm_inst|Selector62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector62~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|Selector62~0_combout\) # ((\comm_inst|command.WRITE2~q\ & \comm_inst|LessThan1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Selector62~0_combout\,
	datad => \comm_inst|LessThan1~4_combout\,
	combout => \comm_inst|Selector62~1_combout\);

-- Location: LCCOMB_X36_Y26_N4
\comm_inst|Selector62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector62~2_combout\ = (\comm_inst|Selector62~1_combout\) # ((\comm_inst|command.WRITE1~q\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector62~1_combout\,
	datac => \comm_inst|command.WRITE1~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector62~2_combout\);

-- Location: FF_X36_Y26_N5
\comm_inst|command.WRITE1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector62~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.WRITE1~q\);

-- Location: LCCOMB_X36_Y26_N2
\comm_inst|Selector63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector63~1_combout\ = (\comm_inst|comm_state.IDLE~q\ & ((\comm_inst|command.WRITE2~q\) # ((\comm_inst|command.WRITE1~q\ & \comm_inst|comm_state.RECEIVE~q\)))) # (!\comm_inst|comm_state.IDLE~q\ & (\comm_inst|command.WRITE1~q\ & 
-- ((\comm_inst|comm_state.RECEIVE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|command.WRITE2~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector63~1_combout\);

-- Location: FF_X36_Y26_N3
\comm_inst|command.WRITE2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector63~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.WRITE2~q\);

-- Location: LCCOMB_X45_Y26_N26
\comm_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector41~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[7]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|Selector55~0_combout\ & \comm_inst|count\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST2~q\,
	datab => \ext_data[7]~input_o\,
	datac => \comm_inst|Selector55~0_combout\,
	datad => \comm_inst|count\(15),
	combout => \comm_inst|Selector41~0_combout\);

-- Location: LCCOMB_X45_Y26_N28
\comm_inst|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector41~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~30_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Selector41~0_combout\,
	datad => \comm_inst|Add2~30_combout\,
	combout => \comm_inst|Selector41~1_combout\);

-- Location: LCCOMB_X45_Y26_N6
\comm_inst|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector41~2_combout\ = (\comm_inst|Selector41~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(15),
	datad => \comm_inst|Selector41~1_combout\,
	combout => \comm_inst|Selector41~2_combout\);

-- Location: FF_X45_Y26_N7
\comm_inst|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector41~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(15));

-- Location: LCCOMB_X44_Y26_N20
\comm_inst|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~4_combout\ = (!\comm_inst|count\(14) & (!\comm_inst|count\(11) & (!\comm_inst|count\(13) & !\comm_inst|count\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(14),
	datab => \comm_inst|count\(11),
	datac => \comm_inst|count\(13),
	datad => \comm_inst|count\(12),
	combout => \comm_inst|Mux2~4_combout\);

-- Location: LCCOMB_X43_Y27_N10
\comm_inst|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~3_combout\ = (!\comm_inst|count\(9) & (!\comm_inst|count\(7) & (!\comm_inst|count\(8) & !\comm_inst|count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(9),
	datab => \comm_inst|count\(7),
	datac => \comm_inst|count\(8),
	datad => \comm_inst|count\(10),
	combout => \comm_inst|Mux2~3_combout\);

-- Location: LCCOMB_X45_Y27_N12
\comm_inst|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~1_combout\ = (!\comm_inst|count\(5) & (!\comm_inst|count\(6) & (!\comm_inst|count\(4) & !\comm_inst|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(5),
	datab => \comm_inst|count\(6),
	datac => \comm_inst|count\(4),
	datad => \comm_inst|count\(3),
	combout => \comm_inst|Mux2~1_combout\);

-- Location: LCCOMB_X45_Y27_N18
\comm_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~0_combout\ = (\ext_data[1]~input_o\ & !\comm_inst|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ext_data[1]~input_o\,
	datad => \comm_inst|count\(0),
	combout => \comm_inst|Mux2~0_combout\);

-- Location: LCCOMB_X45_Y27_N14
\comm_inst|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~2_combout\ = (\comm_inst|Mux2~1_combout\ & (!\comm_inst|count\(2) & (\comm_inst|Mux2~0_combout\ & !\comm_inst|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Mux2~1_combout\,
	datab => \comm_inst|count\(2),
	datac => \comm_inst|Mux2~0_combout\,
	datad => \comm_inst|count\(1),
	combout => \comm_inst|Mux2~2_combout\);

-- Location: LCCOMB_X44_Y26_N22
\comm_inst|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~5_combout\ = (!\comm_inst|count\(15) & (\comm_inst|Mux2~4_combout\ & (\comm_inst|Mux2~3_combout\ & \comm_inst|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(15),
	datab => \comm_inst|Mux2~4_combout\,
	datac => \comm_inst|Mux2~3_combout\,
	datad => \comm_inst|Mux2~2_combout\,
	combout => \comm_inst|Mux2~5_combout\);

-- Location: LCCOMB_X39_Y27_N2
\comm_inst|Selector59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~3_combout\ = (\ext_data[0]~input_o\ & (((\ext_data[2]~input_o\)))) # (!\ext_data[0]~input_o\ & ((\comm_inst|Mux2~5_combout\) # ((\ext_data[1]~input_o\ & \ext_data[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Mux2~5_combout\,
	datab => \ext_data[1]~input_o\,
	datac => \ext_data[2]~input_o\,
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|Selector59~3_combout\);

-- Location: LCCOMB_X39_Y27_N12
\comm_inst|Selector59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~4_combout\ = ((\comm_inst|Selector59~3_combout\) # (\ext_data[3]~input_o\)) # (!\comm_inst|Selector59~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector59~0_combout\,
	datab => \comm_inst|Selector59~3_combout\,
	datad => \ext_data[3]~input_o\,
	combout => \comm_inst|Selector59~4_combout\);

-- Location: LCCOMB_X38_Y27_N28
\comm_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector66~0_combout\ = (!\ext_data[1]~input_o\ & (\comm_inst|Selector7~0_combout\ & (\ext_data[2]~input_o\ & \comm_inst|comm_state.RECEIVE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[1]~input_o\,
	datab => \comm_inst|Selector7~0_combout\,
	datac => \ext_data[2]~input_o\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector66~0_combout\);

-- Location: LCCOMB_X38_Y27_N20
\comm_inst|Selector66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector66~1_combout\ = (\comm_inst|comm_state.IDLE~q\ & ((\comm_inst|command.CHANNEL1~q\) # ((\comm_inst|Selector66~0_combout\ & !\ext_data[0]~input_o\)))) # (!\comm_inst|comm_state.IDLE~q\ & (\comm_inst|Selector66~0_combout\ & 
-- ((!\ext_data[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Selector66~0_combout\,
	datac => \comm_inst|command.CHANNEL1~q\,
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|Selector66~1_combout\);

-- Location: FF_X38_Y27_N21
\comm_inst|command.CHANNEL1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector66~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.CHANNEL1~q\);

-- Location: LCCOMB_X38_Y27_N4
\comm_inst|Selector59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~1_combout\ = (\comm_inst|command.SETADDR2~q\) # ((\comm_inst|command.CHANNEL1~q\) # ((\comm_inst|command.BURST2~q\) # (!\comm_inst|comm_state.RECEIVE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR2~q\,
	datab => \comm_inst|command.CHANNEL1~q\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector59~1_combout\);

-- Location: LCCOMB_X39_Y27_N0
\comm_inst|Selector59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~2_combout\ = (\comm_inst|Selector59~1_combout\) # ((\comm_inst|command.WRITE2~q\ & !\comm_inst|LessThan1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Selector59~1_combout\,
	datad => \comm_inst|LessThan1~4_combout\,
	combout => \comm_inst|Selector59~2_combout\);

-- Location: LCCOMB_X39_Y27_N20
\comm_inst|Selector59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~5_combout\ = (\comm_inst|Selector59~2_combout\ & (((\comm_inst|command.NONE~q\ & \comm_inst|comm_state.IDLE~q\)))) # (!\comm_inst|Selector59~2_combout\ & (((\comm_inst|command.NONE~q\)) # (!\comm_inst|Selector59~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector59~4_combout\,
	datab => \comm_inst|Selector59~2_combout\,
	datac => \comm_inst|command.NONE~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector59~5_combout\);

-- Location: FF_X39_Y27_N21
\comm_inst|command.NONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector59~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.NONE~q\);

-- Location: LCCOMB_X39_Y27_N30
\comm_inst|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector7~1_combout\ = (\comm_inst|Selector59~0_combout\ & (!\comm_inst|command.NONE~q\ & (!\ext_data[2]~input_o\ & !\ext_data[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector59~0_combout\,
	datab => \comm_inst|command.NONE~q\,
	datac => \ext_data[2]~input_o\,
	datad => \ext_data[3]~input_o\,
	combout => \comm_inst|Selector7~1_combout\);

-- Location: LCCOMB_X36_Y26_N22
\comm_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector64~0_combout\ = (\ext_data[0]~input_o\ & (\ext_data[1]~input_o\ & (\comm_inst|Selector7~1_combout\ & \comm_inst|comm_state.RECEIVE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[0]~input_o\,
	datab => \ext_data[1]~input_o\,
	datac => \comm_inst|Selector7~1_combout\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector64~0_combout\);

-- Location: LCCOMB_X40_Y26_N24
\comm_inst|Selector64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector64~1_combout\ = (\comm_inst|Selector64~0_combout\) # ((\comm_inst|command.SETADDR1~q\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector64~0_combout\,
	datac => \comm_inst|command.SETADDR1~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector64~1_combout\);

-- Location: FF_X40_Y26_N25
\comm_inst|command.SETADDR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector64~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.SETADDR1~q\);

-- Location: LCCOMB_X38_Y26_N2
\comm_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector65~0_combout\ = (\comm_inst|comm_state.IDLE~q\ & ((\comm_inst|command.SETADDR2~q\) # ((\comm_inst|comm_state.RECEIVE~q\ & \comm_inst|command.SETADDR1~q\)))) # (!\comm_inst|comm_state.IDLE~q\ & (\comm_inst|comm_state.RECEIVE~q\ & 
-- ((\comm_inst|command.SETADDR1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|command.SETADDR2~q\,
	datad => \comm_inst|command.SETADDR1~q\,
	combout => \comm_inst|Selector65~0_combout\);

-- Location: FF_X38_Y26_N3
\comm_inst|command.SETADDR2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector65~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.SETADDR2~q\);

-- Location: LCCOMB_X38_Y26_N12
\comm_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector26~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & (\ext_data[5]~input_o\)) # (!\comm_inst|command.SETADDR2~q\ & ((\comm_inst|addr_comm\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[5]~input_o\,
	datab => \comm_inst|addr_comm\(13),
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|command.SETADDR2~q\,
	combout => \comm_inst|Selector26~0_combout\);

-- Location: LCCOMB_X36_Y26_N24
\comm_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector28~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & ((\ext_data[3]~input_o\))) # (!\comm_inst|command.SETADDR2~q\ & (\comm_inst|addr_comm\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|addr_comm\(11),
	datac => \comm_inst|command.SETADDR2~q\,
	datad => \ext_data[3]~input_o\,
	combout => \comm_inst|Selector28~0_combout\);

-- Location: LCCOMB_X38_Y27_N24
\comm_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector29~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & ((\ext_data[2]~input_o\))) # (!\comm_inst|command.SETADDR2~q\ & (\comm_inst|addr_comm\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR2~q\,
	datab => \comm_inst|addr_comm\(10),
	datac => \ext_data[2]~input_o\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector29~0_combout\);

-- Location: LCCOMB_X40_Y26_N12
\comm_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector32~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[7]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|addr_comm\(7),
	datac => \ext_data[7]~input_o\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector32~0_combout\);

-- Location: LCCOMB_X40_Y26_N2
\comm_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector33~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[6]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[6]~input_o\,
	datab => \comm_inst|command.SETADDR1~q\,
	datac => \comm_inst|addr_comm\(6),
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector33~0_combout\);

-- Location: LCCOMB_X38_Y26_N16
\comm_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector34~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[5]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[5]~input_o\,
	datab => \comm_inst|addr_comm\(5),
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|command.SETADDR1~q\,
	combout => \comm_inst|Selector34~0_combout\);

-- Location: LCCOMB_X38_Y26_N14
\comm_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector36~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[3]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(3),
	datab => \ext_data[3]~input_o\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|command.SETADDR1~q\,
	combout => \comm_inst|Selector36~0_combout\);

-- Location: LCCOMB_X38_Y26_N0
\comm_inst|chanx_wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|chanx_wren~0_combout\ = (\comm_inst|command.WRITE2~q\) # (\comm_inst|chanx_wren~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|chanx_wren~q\,
	combout => \comm_inst|chanx_wren~0_combout\);

-- Location: FF_X38_Y26_N1
\comm_inst|chanx_wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|chanx_wren~0_combout\,
	sclr => \comm_inst|ALT_INV_comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|chanx_wren~q\);

-- Location: LCCOMB_X39_Y26_N4
\comm_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~0_combout\ = (\comm_inst|addr_comm\(0) & (\comm_inst|chanx_wren~q\ $ (VCC))) # (!\comm_inst|addr_comm\(0) & (\comm_inst|chanx_wren~q\ & VCC))
-- \comm_inst|Add1~1\ = CARRY((\comm_inst|addr_comm\(0) & \comm_inst|chanx_wren~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(0),
	datab => \comm_inst|chanx_wren~q\,
	datad => VCC,
	combout => \comm_inst|Add1~0_combout\,
	cout => \comm_inst|Add1~1\);

-- Location: LCCOMB_X41_Y26_N2
\comm_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector39~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[0]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[0]~input_o\,
	datab => \comm_inst|command.SETADDR1~q\,
	datac => \comm_inst|addr_comm\(0),
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector39~0_combout\);

-- Location: LCCOMB_X41_Y26_N26
\comm_inst|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector39~1_combout\ = (\comm_inst|Selector39~0_combout\) # ((\comm_inst|Add1~0_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add1~0_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|Selector39~0_combout\,
	combout => \comm_inst|Selector39~1_combout\);

-- Location: FF_X41_Y26_N27
\comm_inst|addr_comm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector39~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(0));

-- Location: LCCOMB_X39_Y26_N6
\comm_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~2_combout\ = (\comm_inst|addr_comm\(1) & (!\comm_inst|Add1~1\)) # (!\comm_inst|addr_comm\(1) & ((\comm_inst|Add1~1\) # (GND)))
-- \comm_inst|Add1~3\ = CARRY((!\comm_inst|Add1~1\) # (!\comm_inst|addr_comm\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(1),
	datad => VCC,
	cin => \comm_inst|Add1~1\,
	combout => \comm_inst|Add1~2_combout\,
	cout => \comm_inst|Add1~3\);

-- Location: LCCOMB_X41_Y26_N20
\comm_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector38~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[1]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|addr_comm\(1),
	datac => \ext_data[1]~input_o\,
	datad => \comm_inst|command.SETADDR1~q\,
	combout => \comm_inst|Selector38~0_combout\);

-- Location: LCCOMB_X41_Y26_N4
\comm_inst|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector38~1_combout\ = (\comm_inst|Selector38~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|Add1~2_combout\,
	datad => \comm_inst|Selector38~0_combout\,
	combout => \comm_inst|Selector38~1_combout\);

-- Location: FF_X41_Y26_N5
\comm_inst|addr_comm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector38~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(1));

-- Location: LCCOMB_X39_Y26_N8
\comm_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~4_combout\ = (\comm_inst|addr_comm\(2) & (\comm_inst|Add1~3\ $ (GND))) # (!\comm_inst|addr_comm\(2) & (!\comm_inst|Add1~3\ & VCC))
-- \comm_inst|Add1~5\ = CARRY((\comm_inst|addr_comm\(2) & !\comm_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(2),
	datad => VCC,
	cin => \comm_inst|Add1~3\,
	combout => \comm_inst|Add1~4_combout\,
	cout => \comm_inst|Add1~5\);

-- Location: LCCOMB_X39_Y26_N2
\comm_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector37~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[2]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[2]~input_o\,
	datab => \comm_inst|addr_comm\(2),
	datac => \comm_inst|command.SETADDR1~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector37~0_combout\);

-- Location: LCCOMB_X39_Y26_N0
\comm_inst|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector37~1_combout\ = (\comm_inst|Selector37~0_combout\) # ((\comm_inst|Add1~4_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Add1~4_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|Selector37~0_combout\,
	combout => \comm_inst|Selector37~1_combout\);

-- Location: FF_X39_Y26_N1
\comm_inst|addr_comm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector37~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(2));

-- Location: LCCOMB_X39_Y26_N10
\comm_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~6_combout\ = (\comm_inst|addr_comm\(3) & (!\comm_inst|Add1~5\)) # (!\comm_inst|addr_comm\(3) & ((\comm_inst|Add1~5\) # (GND)))
-- \comm_inst|Add1~7\ = CARRY((!\comm_inst|Add1~5\) # (!\comm_inst|addr_comm\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(3),
	datad => VCC,
	cin => \comm_inst|Add1~5\,
	combout => \comm_inst|Add1~6_combout\,
	cout => \comm_inst|Add1~7\);

-- Location: LCCOMB_X38_Y26_N18
\comm_inst|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector36~1_combout\ = (\comm_inst|Selector36~0_combout\) # ((\comm_inst|Add1~6_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector36~0_combout\,
	datac => \comm_inst|Add1~6_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector36~1_combout\);

-- Location: FF_X38_Y26_N19
\comm_inst|addr_comm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector36~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(3));

-- Location: LCCOMB_X39_Y26_N12
\comm_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~8_combout\ = (\comm_inst|addr_comm\(4) & (\comm_inst|Add1~7\ $ (GND))) # (!\comm_inst|addr_comm\(4) & (!\comm_inst|Add1~7\ & VCC))
-- \comm_inst|Add1~9\ = CARRY((\comm_inst|addr_comm\(4) & !\comm_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(4),
	datad => VCC,
	cin => \comm_inst|Add1~7\,
	combout => \comm_inst|Add1~8_combout\,
	cout => \comm_inst|Add1~9\);

-- Location: LCCOMB_X41_Y26_N14
\comm_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector35~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[4]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(4),
	datab => \comm_inst|command.SETADDR1~q\,
	datac => \ext_data[4]~input_o\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector35~0_combout\);

-- Location: LCCOMB_X41_Y26_N30
\comm_inst|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector35~1_combout\ = (\comm_inst|Selector35~0_combout\) # ((\comm_inst|Add1~8_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add1~8_combout\,
	datab => \comm_inst|Selector35~0_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector35~1_combout\);

-- Location: FF_X41_Y26_N31
\comm_inst|addr_comm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector35~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(4));

-- Location: LCCOMB_X39_Y26_N14
\comm_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~10_combout\ = (\comm_inst|addr_comm\(5) & (!\comm_inst|Add1~9\)) # (!\comm_inst|addr_comm\(5) & ((\comm_inst|Add1~9\) # (GND)))
-- \comm_inst|Add1~11\ = CARRY((!\comm_inst|Add1~9\) # (!\comm_inst|addr_comm\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(5),
	datad => VCC,
	cin => \comm_inst|Add1~9\,
	combout => \comm_inst|Add1~10_combout\,
	cout => \comm_inst|Add1~11\);

-- Location: LCCOMB_X38_Y26_N28
\comm_inst|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector34~1_combout\ = (\comm_inst|Selector34~0_combout\) # ((\comm_inst|Add1~10_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector34~0_combout\,
	datac => \comm_inst|Add1~10_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector34~1_combout\);

-- Location: FF_X38_Y26_N29
\comm_inst|addr_comm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(5));

-- Location: LCCOMB_X39_Y26_N16
\comm_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~12_combout\ = (\comm_inst|addr_comm\(6) & (\comm_inst|Add1~11\ $ (GND))) # (!\comm_inst|addr_comm\(6) & (!\comm_inst|Add1~11\ & VCC))
-- \comm_inst|Add1~13\ = CARRY((\comm_inst|addr_comm\(6) & !\comm_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(6),
	datad => VCC,
	cin => \comm_inst|Add1~11\,
	combout => \comm_inst|Add1~12_combout\,
	cout => \comm_inst|Add1~13\);

-- Location: LCCOMB_X40_Y26_N30
\comm_inst|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector33~1_combout\ = (\comm_inst|Selector33~0_combout\) # ((\comm_inst|Add1~12_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector33~0_combout\,
	datac => \comm_inst|Add1~12_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector33~1_combout\);

-- Location: FF_X40_Y26_N31
\comm_inst|addr_comm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(6));

-- Location: LCCOMB_X39_Y26_N18
\comm_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~14_combout\ = (\comm_inst|addr_comm\(7) & (!\comm_inst|Add1~13\)) # (!\comm_inst|addr_comm\(7) & ((\comm_inst|Add1~13\) # (GND)))
-- \comm_inst|Add1~15\ = CARRY((!\comm_inst|Add1~13\) # (!\comm_inst|addr_comm\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(7),
	datad => VCC,
	cin => \comm_inst|Add1~13\,
	combout => \comm_inst|Add1~14_combout\,
	cout => \comm_inst|Add1~15\);

-- Location: LCCOMB_X40_Y26_N8
\comm_inst|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector32~1_combout\ = (\comm_inst|Selector32~0_combout\) # ((\comm_inst|Add1~14_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector32~0_combout\,
	datab => \comm_inst|Add1~14_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector32~1_combout\);

-- Location: FF_X40_Y26_N9
\comm_inst|addr_comm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(7));

-- Location: LCCOMB_X39_Y26_N20
\comm_inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~16_combout\ = (\comm_inst|addr_comm\(8) & (\comm_inst|Add1~15\ $ (GND))) # (!\comm_inst|addr_comm\(8) & (!\comm_inst|Add1~15\ & VCC))
-- \comm_inst|Add1~17\ = CARRY((\comm_inst|addr_comm\(8) & !\comm_inst|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(8),
	datad => VCC,
	cin => \comm_inst|Add1~15\,
	combout => \comm_inst|Add1~16_combout\,
	cout => \comm_inst|Add1~17\);

-- Location: LCCOMB_X41_Y26_N24
\comm_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector31~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & (\ext_data[0]~input_o\)) # (!\comm_inst|command.SETADDR2~q\ & ((\comm_inst|addr_comm\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[0]~input_o\,
	datab => \comm_inst|addr_comm\(8),
	datac => \comm_inst|command.SETADDR2~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector31~0_combout\);

-- Location: LCCOMB_X41_Y26_N16
\comm_inst|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector31~1_combout\ = (\comm_inst|Selector31~0_combout\) # ((\comm_inst|Add1~16_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Add1~16_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|Selector31~0_combout\,
	combout => \comm_inst|Selector31~1_combout\);

-- Location: FF_X41_Y26_N17
\comm_inst|addr_comm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(8));

-- Location: LCCOMB_X39_Y26_N22
\comm_inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~18_combout\ = (\comm_inst|addr_comm\(9) & (!\comm_inst|Add1~17\)) # (!\comm_inst|addr_comm\(9) & ((\comm_inst|Add1~17\) # (GND)))
-- \comm_inst|Add1~19\ = CARRY((!\comm_inst|Add1~17\) # (!\comm_inst|addr_comm\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(9),
	datad => VCC,
	cin => \comm_inst|Add1~17\,
	combout => \comm_inst|Add1~18_combout\,
	cout => \comm_inst|Add1~19\);

-- Location: LCCOMB_X41_Y26_N10
\comm_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector30~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & (\ext_data[1]~input_o\)) # (!\comm_inst|command.SETADDR2~q\ & ((\comm_inst|addr_comm\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[1]~input_o\,
	datab => \comm_inst|addr_comm\(9),
	datac => \comm_inst|command.SETADDR2~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector30~0_combout\);

-- Location: LCCOMB_X41_Y26_N18
\comm_inst|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector30~1_combout\ = (\comm_inst|Selector30~0_combout\) # ((\comm_inst|Add1~18_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Add1~18_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|Selector30~0_combout\,
	combout => \comm_inst|Selector30~1_combout\);

-- Location: FF_X41_Y26_N19
\comm_inst|addr_comm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(9));

-- Location: LCCOMB_X39_Y26_N24
\comm_inst|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~20_combout\ = (\comm_inst|addr_comm\(10) & (\comm_inst|Add1~19\ $ (GND))) # (!\comm_inst|addr_comm\(10) & (!\comm_inst|Add1~19\ & VCC))
-- \comm_inst|Add1~21\ = CARRY((\comm_inst|addr_comm\(10) & !\comm_inst|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(10),
	datad => VCC,
	cin => \comm_inst|Add1~19\,
	combout => \comm_inst|Add1~20_combout\,
	cout => \comm_inst|Add1~21\);

-- Location: LCCOMB_X38_Y27_N2
\comm_inst|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector29~1_combout\ = (\comm_inst|Selector29~0_combout\) # ((\comm_inst|Add1~20_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector29~0_combout\,
	datac => \comm_inst|Add1~20_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector29~1_combout\);

-- Location: FF_X38_Y27_N3
\comm_inst|addr_comm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(10));

-- Location: LCCOMB_X39_Y26_N26
\comm_inst|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~22_combout\ = (\comm_inst|addr_comm\(11) & (!\comm_inst|Add1~21\)) # (!\comm_inst|addr_comm\(11) & ((\comm_inst|Add1~21\) # (GND)))
-- \comm_inst|Add1~23\ = CARRY((!\comm_inst|Add1~21\) # (!\comm_inst|addr_comm\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(11),
	datad => VCC,
	cin => \comm_inst|Add1~21\,
	combout => \comm_inst|Add1~22_combout\,
	cout => \comm_inst|Add1~23\);

-- Location: LCCOMB_X36_Y26_N0
\comm_inst|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector28~1_combout\ = (\comm_inst|Selector28~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Selector28~0_combout\,
	datad => \comm_inst|Add1~22_combout\,
	combout => \comm_inst|Selector28~1_combout\);

-- Location: FF_X36_Y26_N1
\comm_inst|addr_comm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(11));

-- Location: LCCOMB_X39_Y26_N28
\comm_inst|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~24_combout\ = (\comm_inst|addr_comm\(12) & (\comm_inst|Add1~23\ $ (GND))) # (!\comm_inst|addr_comm\(12) & (!\comm_inst|Add1~23\ & VCC))
-- \comm_inst|Add1~25\ = CARRY((\comm_inst|addr_comm\(12) & !\comm_inst|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(12),
	datad => VCC,
	cin => \comm_inst|Add1~23\,
	combout => \comm_inst|Add1~24_combout\,
	cout => \comm_inst|Add1~25\);

-- Location: LCCOMB_X41_Y26_N12
\comm_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector27~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & ((\ext_data[4]~input_o\))) # (!\comm_inst|command.SETADDR2~q\ & (\comm_inst|addr_comm\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(12),
	datab => \comm_inst|command.SETADDR2~q\,
	datac => \ext_data[4]~input_o\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector27~0_combout\);

-- Location: LCCOMB_X41_Y26_N22
\comm_inst|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector27~1_combout\ = (\comm_inst|Selector27~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|Add1~24_combout\,
	datad => \comm_inst|Selector27~0_combout\,
	combout => \comm_inst|Selector27~1_combout\);

-- Location: FF_X41_Y26_N23
\comm_inst|addr_comm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(12));

-- Location: LCCOMB_X39_Y26_N30
\comm_inst|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add1~26_combout\ = \comm_inst|Add1~25\ $ (\comm_inst|addr_comm\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \comm_inst|addr_comm\(13),
	cin => \comm_inst|Add1~25\,
	combout => \comm_inst|Add1~26_combout\);

-- Location: LCCOMB_X38_Y26_N20
\comm_inst|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector26~1_combout\ = (\comm_inst|Selector26~0_combout\) # ((\comm_inst|Add1~26_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector26~0_combout\,
	datac => \comm_inst|Add1~26_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector26~1_combout\);

-- Location: FF_X38_Y26_N21
\comm_inst|addr_comm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(13));

-- Location: LCCOMB_X39_Y27_N16
\comm_inst|channel[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[3]~feeder_combout\ = \ext_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[3]~input_o\,
	combout => \comm_inst|channel[3]~feeder_combout\);

-- Location: LCCOMB_X38_Y27_N6
\comm_inst|channel[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[7]~0_combout\ = (\comm_inst|command.CHANNEL1~q\ & \comm_inst|comm_state.RECEIVE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.CHANNEL1~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|channel[7]~0_combout\);

-- Location: FF_X39_Y27_N17
\comm_inst|channel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|channel[3]~feeder_combout\,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(3));

-- Location: FF_X39_Y27_N19
\comm_inst|channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[2]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(2));

-- Location: LCCOMB_X39_Y27_N26
\comm_inst|channel[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[6]~feeder_combout\ = \ext_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[6]~input_o\,
	combout => \comm_inst|channel[6]~feeder_combout\);

-- Location: FF_X39_Y27_N27
\comm_inst|channel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|channel[6]~feeder_combout\,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(6));

-- Location: FF_X39_Y27_N5
\comm_inst|channel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[5]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(5));

-- Location: FF_X39_Y27_N7
\comm_inst|channel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[4]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(4));

-- Location: LCCOMB_X39_Y27_N24
\comm_inst|channel[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[7]~feeder_combout\ = \ext_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[7]~input_o\,
	combout => \comm_inst|channel[7]~feeder_combout\);

-- Location: FF_X39_Y27_N25
\comm_inst|channel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|channel[7]~feeder_combout\,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(7));

-- Location: LCCOMB_X39_Y27_N6
\comm_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Equal0~0_combout\ = (!\comm_inst|channel\(6) & (!\comm_inst|channel\(5) & (!\comm_inst|channel\(4) & !\comm_inst|channel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|channel\(6),
	datab => \comm_inst|channel\(5),
	datac => \comm_inst|channel\(4),
	datad => \comm_inst|channel\(7),
	combout => \comm_inst|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y27_N18
\comm_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Equal0~1_combout\ = (!\comm_inst|channel\(3) & (!\comm_inst|channel\(2) & \comm_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|channel\(3),
	datac => \comm_inst|channel\(2),
	datad => \comm_inst|Equal0~0_combout\,
	combout => \comm_inst|Equal0~1_combout\);

-- Location: FF_X39_Y27_N15
\comm_inst|channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[1]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(1));

-- Location: LCCOMB_X39_Y27_N28
\comm_inst|channel[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[0]~feeder_combout\ = \ext_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|channel[0]~feeder_combout\);

-- Location: FF_X39_Y27_N29
\comm_inst|channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|channel[0]~feeder_combout\,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(0));

-- Location: LCCOMB_X39_Y27_N14
\comm_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Equal0~2_combout\ = (\comm_inst|Equal0~1_combout\ & (!\comm_inst|channel\(1) & !\comm_inst|channel\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Equal0~1_combout\,
	datac => \comm_inst|channel\(1),
	datad => \comm_inst|channel\(0),
	combout => \comm_inst|Equal0~2_combout\);

-- Location: LCCOMB_X38_Y26_N22
\mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ = (\comm_inst|addr_comm\(13) & (\comm_inst|chanx_wren~q\ & \comm_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(13),
	datac => \comm_inst|chanx_wren~q\,
	datad => \comm_inst|Equal0~2_combout\,
	combout => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\);

-- Location: LCCOMB_X36_Y26_N14
\comm_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector63~0_combout\ = (\comm_inst|command.WRITE1~q\ & \comm_inst|comm_state.RECEIVE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|command.WRITE1~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector63~0_combout\);

-- Location: FF_X41_Y26_N29
\comm_inst|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[4]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(4));

-- Location: M9K_X22_Y27_N0
\mem0|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y26_N24
\mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ = (!\comm_inst|addr_comm\(13) & (\comm_inst|chanx_wren~q\ & \comm_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(13),
	datac => \comm_inst|chanx_wren~q\,
	datad => \comm_inst|Equal0~2_combout\,
	combout => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\);

-- Location: M9K_X22_Y28_N0
\mem0|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y20_N30
\mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\);

-- Location: LCCOMB_X38_Y26_N10
\comm_inst|data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|data_out[5]~feeder_combout\ = \ext_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ext_data[5]~input_o\,
	combout => \comm_inst|data_out[5]~feeder_combout\);

-- Location: FF_X38_Y26_N11
\comm_inst|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|data_out[5]~feeder_combout\,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(5));

-- Location: M9K_X33_Y30_N0
\mem0|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y31_N0
\mem0|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y20_N24
\mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\);

-- Location: LCCOMB_X38_Y26_N30
\comm_inst|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|data_out[2]~feeder_combout\ = \ext_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[2]~input_o\,
	combout => \comm_inst|data_out[2]~feeder_combout\);

-- Location: FF_X38_Y26_N31
\comm_inst|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|data_out[2]~feeder_combout\,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(2));

-- Location: M9K_X33_Y22_N0
\mem0|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y18_N0
\mem0|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N2
\mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: LCCOMB_X38_Y26_N8
\comm_inst|data_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|data_out[3]~feeder_combout\ = \ext_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ext_data[3]~input_o\,
	combout => \comm_inst|data_out[3]~feeder_combout\);

-- Location: FF_X38_Y26_N9
\comm_inst|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|data_out[3]~feeder_combout\,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(3));

-- Location: M9K_X22_Y17_N0
\mem0|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y27_N0
\mem0|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y20_N20
\mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\);

-- Location: LCCOMB_X20_Y20_N26
\DAC0_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~0_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\ & (\mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\ & 
-- (\mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ & \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\,
	combout => \DAC0_inst|Equal0~0_combout\);

-- Location: LCCOMB_X36_Y26_N28
\comm_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector19~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(14),
	combout => \comm_inst|Selector19~0_combout\);

-- Location: FF_X36_Y26_N29
\comm_inst|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector19~0_combout\,
	asdata => \ext_data[6]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(14));

-- Location: M9K_X22_Y30_N0
\mem0|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y31_N0
\mem0|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y26_N6
\comm_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector18~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(15),
	combout => \comm_inst|Selector18~0_combout\);

-- Location: FF_X36_Y26_N7
\comm_inst|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector18~0_combout\,
	asdata => \ext_data[7]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(15));

-- Location: M9K_X22_Y32_N0
\mem0|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y33_N0
\mem0|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N4
\mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\);

-- Location: LCCOMB_X21_Y20_N14
\DAC0_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~2_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\ & ((\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \DAC0_inst|Equal0~2_combout\);

-- Location: FF_X41_Y26_N9
\comm_inst|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[1]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(1));

-- Location: M9K_X33_Y18_N0
\mem0|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y28_N0
\mem0|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y26_N21
\comm_inst|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[7]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(7));

-- Location: M9K_X22_Y26_N0
\mem0|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y20_N0
\mem0|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N10
\mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\);

-- Location: LCCOMB_X36_Y26_N26
\comm_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector24~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(9),
	combout => \comm_inst|Selector24~0_combout\);

-- Location: FF_X36_Y26_N27
\comm_inst|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector24~0_combout\,
	asdata => \ext_data[1]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(9));

-- Location: M9K_X22_Y19_N0
\mem0|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y23_N0
\mem0|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N28
\mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\);

-- Location: LCCOMB_X36_Y26_N8
\comm_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector25~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(8),
	combout => \comm_inst|Selector25~0_combout\);

-- Location: FF_X36_Y26_N9
\comm_inst|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector25~0_combout\,
	asdata => \ext_data[0]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(8));

-- Location: M9K_X33_Y24_N0
\mem0|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y19_N0
\mem0|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y20_N8
\mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\);

-- Location: FF_X40_Y26_N27
\comm_inst|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[6]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(6));

-- Location: M9K_X22_Y24_N0
\mem0|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y20_N0
\mem0|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N0
\mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\);

-- Location: LCCOMB_X21_Y20_N6
\DAC0_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~3_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\ & (\mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\ & 
-- (\mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\ & \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\,
	combout => \DAC0_inst|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y20_N24
\DAC0_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~4_combout\ = (\DAC0_inst|Equal0~3_combout\ & ((\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \DAC0_inst|Equal0~3_combout\,
	combout => \DAC0_inst|Equal0~4_combout\);

-- Location: LCCOMB_X36_Y26_N10
\comm_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector20~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(13),
	combout => \comm_inst|Selector20~0_combout\);

-- Location: FF_X36_Y26_N11
\comm_inst|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector20~0_combout\,
	asdata => \ext_data[5]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(13));

-- Location: M9K_X33_Y33_N0
\mem0|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y32_N0
\mem0|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y21_N26
\mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\);

-- Location: LCCOMB_X36_Y26_N20
\comm_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector23~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(10),
	combout => \comm_inst|Selector23~0_combout\);

-- Location: FF_X36_Y26_N21
\comm_inst|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector23~0_combout\,
	asdata => \ext_data[2]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(10));

-- Location: M9K_X33_Y29_N0
\mem0|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y29_N0
\mem0|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y21_N20
\mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\);

-- Location: LCCOMB_X36_Y26_N30
\comm_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector22~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(11),
	combout => \comm_inst|Selector22~0_combout\);

-- Location: FF_X36_Y26_N31
\comm_inst|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector22~0_combout\,
	asdata => \ext_data[3]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(11));

-- Location: M9K_X33_Y21_N0
\mem0|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y21_N0
\mem0|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y21_N6
\mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\);

-- Location: LCCOMB_X21_Y21_N4
\DAC0_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~1_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\ & (\mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\ & 
-- (\mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\ & \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\,
	combout => \DAC0_inst|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y20_N16
\DAC0_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~5_combout\ = (\DAC0_inst|Equal0~0_combout\ & (\DAC0_inst|Equal0~2_combout\ & (\DAC0_inst|Equal0~4_combout\ & \DAC0_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Equal0~0_combout\,
	datab => \DAC0_inst|Equal0~2_combout\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|Equal0~1_combout\,
	combout => \DAC0_inst|Equal0~5_combout\);

-- Location: LCCOMB_X17_Y20_N14
\DAC0_inst|read_addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr~1_combout\ = (\DAC0_inst|read_addr~0_combout\) # ((\DAC0_inst|Equal0~5_combout\ & (\DAC0_inst|timing~0_combout\ & !\DAC0_inst|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr~0_combout\,
	datab => \DAC0_inst|Equal0~5_combout\,
	datac => \DAC0_inst|timing~0_combout\,
	datad => \DAC0_inst|LessThan1~4_combout\,
	combout => \DAC0_inst|read_addr~1_combout\);

-- Location: LCCOMB_X16_Y20_N16
\DAC0_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~2_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|read_addr~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|read_addr~1_combout\,
	combout => \DAC0_inst|Add0~2_combout\);

-- Location: LCCOMB_X41_Y26_N0
\comm_inst|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|data_out[0]~feeder_combout\ = \ext_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|data_out[0]~feeder_combout\);

-- Location: FF_X41_Y26_N1
\comm_inst|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|data_out[0]~feeder_combout\,
	ena => \comm_inst|Selector63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(0));

-- Location: M9K_X33_Y23_N0
\mem0|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y17_N0
\mem0|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y20_N22
\mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\);

-- Location: LCCOMB_X21_Y20_N8
\mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\);

-- Location: LCCOMB_X21_Y20_N30
\DAC0_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~6_combout\ = (\DAC0_inst|Equal0~3_combout\ & (\DAC0_inst|Equal0~2_combout\ & (\DAC0_inst|Equal0~0_combout\ & \DAC0_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Equal0~3_combout\,
	datab => \DAC0_inst|Equal0~2_combout\,
	datac => \DAC0_inst|Equal0~0_combout\,
	datad => \DAC0_inst|Equal0~1_combout\,
	combout => \DAC0_inst|Equal0~6_combout\);

-- Location: LCCOMB_X20_Y20_N10
\DAC0_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector39~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & (((!\DAC0_inst|Equal0~6_combout\) # (!\mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\,
	datac => \DAC0_inst|Equal0~6_combout\,
	datad => \DAC0_inst|dac_state.IDLE~q\,
	combout => \DAC0_inst|Selector39~0_combout\);

-- Location: LCCOMB_X20_Y20_N28
\DAC0_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal1~0_combout\ = (!\mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\ & ((\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \DAC0_inst|Equal1~0_combout\);

-- Location: LCCOMB_X20_Y20_N14
\DAC0_inst|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector39~1_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & (((!\DAC0_inst|Equal1~0_combout\) # (!\DAC0_inst|Equal0~6_combout\)) # (!\DAC0_inst|dac_read_mode.DONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|Equal0~6_combout\,
	datad => \DAC0_inst|Equal1~0_combout\,
	combout => \DAC0_inst|Selector39~1_combout\);

-- Location: LCCOMB_X16_Y20_N10
\DAC0_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector38~0_combout\ = (\DAC0_inst|Selector39~0_combout\) # ((!\DAC0_inst|read_addr~1_combout\ & \DAC0_inst|Selector39~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Selector39~0_combout\,
	datac => \DAC0_inst|read_addr~1_combout\,
	datad => \DAC0_inst|Selector39~1_combout\,
	combout => \DAC0_inst|Selector38~0_combout\);

-- Location: LCCOMB_X16_Y20_N24
\DAC0_inst|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector39~2_combout\ = (\DAC0_inst|Add0~0_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(0) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~0_combout\ & (((\DAC0_inst|read_addr\(0) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~0_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(0),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector39~2_combout\);

-- Location: FF_X16_Y20_N25
\DAC0_inst|read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector39~2_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(0));

-- Location: LCCOMB_X15_Y20_N2
\DAC0_inst|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~3_combout\ = (\DAC0_inst|read_addr\(1) & (!\DAC0_inst|Add0~1\)) # (!\DAC0_inst|read_addr\(1) & ((\DAC0_inst|Add0~1\) # (GND)))
-- \DAC0_inst|Add0~4\ = CARRY((!\DAC0_inst|Add0~1\) # (!\DAC0_inst|read_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(1),
	datad => VCC,
	cin => \DAC0_inst|Add0~1\,
	combout => \DAC0_inst|Add0~3_combout\,
	cout => \DAC0_inst|Add0~4\);

-- Location: LCCOMB_X16_Y20_N18
\DAC0_inst|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector38~1_combout\ = (\DAC0_inst|Add0~3_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(1) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~3_combout\ & (((\DAC0_inst|read_addr\(1) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~3_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(1),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector38~1_combout\);

-- Location: FF_X16_Y20_N19
\DAC0_inst|read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector38~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(1));

-- Location: LCCOMB_X15_Y20_N4
\DAC0_inst|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~5_combout\ = (\DAC0_inst|read_addr\(2) & (\DAC0_inst|Add0~4\ $ (GND))) # (!\DAC0_inst|read_addr\(2) & (!\DAC0_inst|Add0~4\ & VCC))
-- \DAC0_inst|Add0~6\ = CARRY((\DAC0_inst|read_addr\(2) & !\DAC0_inst|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(2),
	datad => VCC,
	cin => \DAC0_inst|Add0~4\,
	combout => \DAC0_inst|Add0~5_combout\,
	cout => \DAC0_inst|Add0~6\);

-- Location: LCCOMB_X16_Y20_N20
\DAC0_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector37~0_combout\ = (\DAC0_inst|Add0~5_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(2) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~5_combout\ & (((\DAC0_inst|read_addr\(2) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~5_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(2),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector37~0_combout\);

-- Location: FF_X16_Y20_N21
\DAC0_inst|read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector37~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(2));

-- Location: LCCOMB_X15_Y20_N6
\DAC0_inst|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~7_combout\ = (\DAC0_inst|read_addr\(3) & (!\DAC0_inst|Add0~6\)) # (!\DAC0_inst|read_addr\(3) & ((\DAC0_inst|Add0~6\) # (GND)))
-- \DAC0_inst|Add0~8\ = CARRY((!\DAC0_inst|Add0~6\) # (!\DAC0_inst|read_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(3),
	datad => VCC,
	cin => \DAC0_inst|Add0~6\,
	combout => \DAC0_inst|Add0~7_combout\,
	cout => \DAC0_inst|Add0~8\);

-- Location: LCCOMB_X15_Y20_N28
\DAC0_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector36~0_combout\ = (\DAC0_inst|Add0~7_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(3) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~7_combout\ & (((\DAC0_inst|read_addr\(3) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~7_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(3),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector36~0_combout\);

-- Location: FF_X15_Y20_N29
\DAC0_inst|read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector36~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(3));

-- Location: LCCOMB_X15_Y20_N8
\DAC0_inst|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~9_combout\ = (\DAC0_inst|read_addr\(4) & (\DAC0_inst|Add0~8\ $ (GND))) # (!\DAC0_inst|read_addr\(4) & (!\DAC0_inst|Add0~8\ & VCC))
-- \DAC0_inst|Add0~10\ = CARRY((\DAC0_inst|read_addr\(4) & !\DAC0_inst|Add0~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(4),
	datad => VCC,
	cin => \DAC0_inst|Add0~8\,
	combout => \DAC0_inst|Add0~9_combout\,
	cout => \DAC0_inst|Add0~10\);

-- Location: LCCOMB_X16_Y20_N6
\DAC0_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector35~0_combout\ = (\DAC0_inst|Add0~9_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(4) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~9_combout\ & (((\DAC0_inst|read_addr\(4) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~9_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(4),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector35~0_combout\);

-- Location: FF_X16_Y20_N7
\DAC0_inst|read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector35~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(4));

-- Location: LCCOMB_X15_Y20_N10
\DAC0_inst|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~11_combout\ = (\DAC0_inst|read_addr\(5) & (!\DAC0_inst|Add0~10\)) # (!\DAC0_inst|read_addr\(5) & ((\DAC0_inst|Add0~10\) # (GND)))
-- \DAC0_inst|Add0~12\ = CARRY((!\DAC0_inst|Add0~10\) # (!\DAC0_inst|read_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(5),
	datad => VCC,
	cin => \DAC0_inst|Add0~10\,
	combout => \DAC0_inst|Add0~11_combout\,
	cout => \DAC0_inst|Add0~12\);

-- Location: LCCOMB_X16_Y20_N8
\DAC0_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector34~0_combout\ = (\DAC0_inst|Add0~11_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(5) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~11_combout\ & (((\DAC0_inst|read_addr\(5) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~11_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(5),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector34~0_combout\);

-- Location: FF_X16_Y20_N9
\DAC0_inst|read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector34~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(5));

-- Location: LCCOMB_X15_Y20_N12
\DAC0_inst|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~13_combout\ = (\DAC0_inst|read_addr\(6) & (\DAC0_inst|Add0~12\ $ (GND))) # (!\DAC0_inst|read_addr\(6) & (!\DAC0_inst|Add0~12\ & VCC))
-- \DAC0_inst|Add0~14\ = CARRY((\DAC0_inst|read_addr\(6) & !\DAC0_inst|Add0~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(6),
	datad => VCC,
	cin => \DAC0_inst|Add0~12\,
	combout => \DAC0_inst|Add0~13_combout\,
	cout => \DAC0_inst|Add0~14\);

-- Location: LCCOMB_X16_Y20_N2
\DAC0_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector33~0_combout\ = (\DAC0_inst|Add0~13_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(6) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~13_combout\ & (((\DAC0_inst|read_addr\(6) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~13_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(6),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector33~0_combout\);

-- Location: FF_X16_Y20_N3
\DAC0_inst|read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector33~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(6));

-- Location: LCCOMB_X15_Y20_N14
\DAC0_inst|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~15_combout\ = (\DAC0_inst|read_addr\(7) & (!\DAC0_inst|Add0~14\)) # (!\DAC0_inst|read_addr\(7) & ((\DAC0_inst|Add0~14\) # (GND)))
-- \DAC0_inst|Add0~16\ = CARRY((!\DAC0_inst|Add0~14\) # (!\DAC0_inst|read_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(7),
	datad => VCC,
	cin => \DAC0_inst|Add0~14\,
	combout => \DAC0_inst|Add0~15_combout\,
	cout => \DAC0_inst|Add0~16\);

-- Location: LCCOMB_X16_Y20_N4
\DAC0_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector32~0_combout\ = (\DAC0_inst|Add0~15_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(7) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~15_combout\ & (((\DAC0_inst|read_addr\(7) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~15_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(7),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector32~0_combout\);

-- Location: FF_X16_Y20_N5
\DAC0_inst|read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector32~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(7));

-- Location: LCCOMB_X15_Y20_N16
\DAC0_inst|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~17_combout\ = (\DAC0_inst|read_addr\(8) & (\DAC0_inst|Add0~16\ $ (GND))) # (!\DAC0_inst|read_addr\(8) & (!\DAC0_inst|Add0~16\ & VCC))
-- \DAC0_inst|Add0~18\ = CARRY((\DAC0_inst|read_addr\(8) & !\DAC0_inst|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(8),
	datad => VCC,
	cin => \DAC0_inst|Add0~16\,
	combout => \DAC0_inst|Add0~17_combout\,
	cout => \DAC0_inst|Add0~18\);

-- Location: LCCOMB_X16_Y20_N14
\DAC0_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector31~0_combout\ = (\DAC0_inst|Add0~17_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(8) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~17_combout\ & (((\DAC0_inst|read_addr\(8) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~17_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(8),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector31~0_combout\);

-- Location: FF_X16_Y20_N15
\DAC0_inst|read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector31~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(8));

-- Location: LCCOMB_X15_Y20_N18
\DAC0_inst|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~19_combout\ = (\DAC0_inst|read_addr\(9) & (!\DAC0_inst|Add0~18\)) # (!\DAC0_inst|read_addr\(9) & ((\DAC0_inst|Add0~18\) # (GND)))
-- \DAC0_inst|Add0~20\ = CARRY((!\DAC0_inst|Add0~18\) # (!\DAC0_inst|read_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(9),
	datad => VCC,
	cin => \DAC0_inst|Add0~18\,
	combout => \DAC0_inst|Add0~19_combout\,
	cout => \DAC0_inst|Add0~20\);

-- Location: LCCOMB_X16_Y20_N0
\DAC0_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector30~0_combout\ = (\DAC0_inst|Add0~19_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(9) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~19_combout\ & (((\DAC0_inst|read_addr\(9) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~19_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(9),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector30~0_combout\);

-- Location: FF_X16_Y20_N1
\DAC0_inst|read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector30~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(9));

-- Location: LCCOMB_X15_Y20_N20
\DAC0_inst|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~21_combout\ = (\DAC0_inst|read_addr\(10) & (\DAC0_inst|Add0~20\ $ (GND))) # (!\DAC0_inst|read_addr\(10) & (!\DAC0_inst|Add0~20\ & VCC))
-- \DAC0_inst|Add0~22\ = CARRY((\DAC0_inst|read_addr\(10) & !\DAC0_inst|Add0~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(10),
	datad => VCC,
	cin => \DAC0_inst|Add0~20\,
	combout => \DAC0_inst|Add0~21_combout\,
	cout => \DAC0_inst|Add0~22\);

-- Location: LCCOMB_X15_Y20_N30
\DAC0_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector29~0_combout\ = (\DAC0_inst|Add0~21_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(10) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~21_combout\ & (((\DAC0_inst|read_addr\(10) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~21_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(10),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector29~0_combout\);

-- Location: FF_X15_Y20_N31
\DAC0_inst|read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector29~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(10));

-- Location: LCCOMB_X15_Y20_N22
\DAC0_inst|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~23_combout\ = (\DAC0_inst|read_addr\(11) & (!\DAC0_inst|Add0~22\)) # (!\DAC0_inst|read_addr\(11) & ((\DAC0_inst|Add0~22\) # (GND)))
-- \DAC0_inst|Add0~24\ = CARRY((!\DAC0_inst|Add0~22\) # (!\DAC0_inst|read_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(11),
	datad => VCC,
	cin => \DAC0_inst|Add0~22\,
	combout => \DAC0_inst|Add0~23_combout\,
	cout => \DAC0_inst|Add0~24\);

-- Location: LCCOMB_X16_Y20_N26
\DAC0_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector28~0_combout\ = (\DAC0_inst|Add0~23_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(11) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~23_combout\ & (((\DAC0_inst|read_addr\(11) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~23_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(11),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector28~0_combout\);

-- Location: FF_X16_Y20_N27
\DAC0_inst|read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector28~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(11));

-- Location: LCCOMB_X15_Y20_N24
\DAC0_inst|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~25_combout\ = (\DAC0_inst|read_addr\(12) & (\DAC0_inst|Add0~24\ $ (GND))) # (!\DAC0_inst|read_addr\(12) & (!\DAC0_inst|Add0~24\ & VCC))
-- \DAC0_inst|Add0~26\ = CARRY((\DAC0_inst|read_addr\(12) & !\DAC0_inst|Add0~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(12),
	datad => VCC,
	cin => \DAC0_inst|Add0~24\,
	combout => \DAC0_inst|Add0~25_combout\,
	cout => \DAC0_inst|Add0~26\);

-- Location: LCCOMB_X16_Y20_N28
\DAC0_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector27~0_combout\ = (\DAC0_inst|Add0~25_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(12) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~25_combout\ & (((\DAC0_inst|read_addr\(12) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~25_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(12),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector27~0_combout\);

-- Location: FF_X16_Y20_N29
\DAC0_inst|read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector27~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(12));

-- Location: LCCOMB_X15_Y20_N26
\DAC0_inst|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add0~27_combout\ = \DAC0_inst|read_addr\(13) $ (\DAC0_inst|Add0~26\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(13),
	cin => \DAC0_inst|Add0~26\,
	combout => \DAC0_inst|Add0~27_combout\);

-- Location: LCCOMB_X16_Y20_N12
\DAC0_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector26~0_combout\ = (\DAC0_inst|Add0~27_combout\ & ((\DAC0_inst|Add0~2_combout\) # ((\DAC0_inst|read_addr\(13) & \DAC0_inst|Selector38~0_combout\)))) # (!\DAC0_inst|Add0~27_combout\ & (((\DAC0_inst|read_addr\(13) & 
-- \DAC0_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add0~27_combout\,
	datab => \DAC0_inst|Add0~2_combout\,
	datac => \DAC0_inst|read_addr\(13),
	datad => \DAC0_inst|Selector38~0_combout\,
	combout => \DAC0_inst|Selector26~0_combout\);

-- Location: FF_X16_Y20_N13
\DAC0_inst|read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector26~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(13));

-- Location: LCCOMB_X16_Y20_N30
\mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = \DAC0_inst|read_addr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|read_addr\(13),
	combout => \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X16_Y20_N31
\mem0|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50MHz~inputclkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem0|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: FF_X21_Y20_N25
\mem0|altsyncram_component|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50MHz~inputclkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0));

-- Location: LCCOMB_X36_Y26_N16
\comm_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector21~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(12),
	combout => \comm_inst|Selector21~0_combout\);

-- Location: FF_X36_Y26_N17
\comm_inst|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector21~0_combout\,
	asdata => \ext_data[4]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(12));

-- Location: M9K_X22_Y22_N0
\mem0|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y25_N0
\mem0|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y21_N8
\mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\);

-- Location: LCCOMB_X18_Y19_N6
\DAC0_inst|time_dac_read[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[0]~8_combout\ = (!\DAC0_inst|dac_read_mode.READ_T~q\ & (\button1~input_o\ & \DAC0_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.READ_T~q\,
	datac => \button1~input_o\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|time_dac_read[0]~8_combout\);

-- Location: FF_X21_Y21_N9
\DAC0_inst|time_dac_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(12));

-- Location: FF_X20_Y19_N5
\DAC0_inst|time_dac_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(11));

-- Location: FF_X21_Y21_N21
\DAC0_inst|time_dac_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(10));

-- Location: FF_X20_Y19_N17
\DAC0_inst|time_dac_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(9));

-- Location: FF_X20_Y20_N23
\DAC0_inst|time_dac_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(8));

-- Location: LCCOMB_X21_Y19_N8
\DAC0_inst|time_dac_read[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[7]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\,
	combout => \DAC0_inst|time_dac_read[7]~feeder_combout\);

-- Location: FF_X21_Y19_N9
\DAC0_inst|time_dac_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read[7]~feeder_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(7));

-- Location: FF_X20_Y19_N15
\DAC0_inst|time_dac_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(6));

-- Location: FF_X20_Y20_N25
\DAC0_inst|time_dac_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(5));

-- Location: FF_X20_Y20_N31
\DAC0_inst|time_dac_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(4));

-- Location: FF_X20_Y20_N21
\DAC0_inst|time_dac_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(3));

-- Location: LCCOMB_X21_Y20_N22
\mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\);

-- Location: LCCOMB_X20_Y20_N16
\DAC0_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan0~0_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\) # ((\mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\) # 
-- ((\mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\) # (\mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	combout => \DAC0_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X21_Y20_N26
\DAC0_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan0~1_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\) # ((\mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\) # 
-- ((\mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\) # (\mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\,
	combout => \DAC0_inst|LessThan0~1_combout\);

-- Location: LCCOMB_X20_Y20_N6
\DAC0_inst|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan0~2_combout\ = (\DAC0_inst|LessThan0~0_combout\) # (\DAC0_inst|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|LessThan0~0_combout\,
	datad => \DAC0_inst|LessThan0~1_combout\,
	combout => \DAC0_inst|LessThan0~2_combout\);

-- Location: LCCOMB_X21_Y21_N30
\DAC0_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan0~3_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\) # ((\mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\) # 
-- ((\mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\) # (\mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\,
	combout => \DAC0_inst|LessThan0~3_combout\);

-- Location: LCCOMB_X21_Y20_N20
\DAC0_inst|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan0~4_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\) # ((\DAC0_inst|LessThan0~2_combout\) # ((\mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\) # 
-- (\DAC0_inst|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	datab => \DAC0_inst|LessThan0~2_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\,
	datad => \DAC0_inst|LessThan0~3_combout\,
	combout => \DAC0_inst|LessThan0~4_combout\);

-- Location: LCCOMB_X21_Y20_N18
\DAC0_inst|time_dac_read~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read~9_combout\ = ((\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))) # (!\DAC0_inst|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datab => \DAC0_inst|LessThan0~4_combout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \DAC0_inst|time_dac_read~9_combout\);

-- Location: FF_X21_Y20_N19
\DAC0_inst|time_dac_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read~9_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(2));

-- Location: LCCOMB_X21_Y20_N12
\DAC0_inst|time_dac_read~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read~10_combout\ = (\DAC0_inst|LessThan0~4_combout\ & ((\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datac => \DAC0_inst|LessThan0~4_combout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \DAC0_inst|time_dac_read~10_combout\);

-- Location: FF_X21_Y20_N13
\DAC0_inst|time_dac_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read~10_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(1));

-- Location: LCCOMB_X20_Y20_N4
\DAC0_inst|time_dac_read~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read~11_combout\ = (\DAC0_inst|LessThan0~4_combout\ & ((\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|LessThan0~4_combout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	combout => \DAC0_inst|time_dac_read~11_combout\);

-- Location: FF_X20_Y20_N5
\DAC0_inst|time_dac_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read~11_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(0));

-- Location: LCCOMB_X20_Y19_N0
\DAC0_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~0_combout\ = \DAC0_inst|time_dac_read\(0) $ (VCC)
-- \DAC0_inst|Add2~1\ = CARRY(\DAC0_inst|time_dac_read\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(0),
	datad => VCC,
	combout => \DAC0_inst|Add2~0_combout\,
	cout => \DAC0_inst|Add2~1\);

-- Location: LCCOMB_X20_Y19_N2
\DAC0_inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~2_combout\ = (\DAC0_inst|time_dac_read\(1) & (\DAC0_inst|Add2~1\ & VCC)) # (!\DAC0_inst|time_dac_read\(1) & (!\DAC0_inst|Add2~1\))
-- \DAC0_inst|Add2~3\ = CARRY((!\DAC0_inst|time_dac_read\(1) & !\DAC0_inst|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(1),
	datad => VCC,
	cin => \DAC0_inst|Add2~1\,
	combout => \DAC0_inst|Add2~2_combout\,
	cout => \DAC0_inst|Add2~3\);

-- Location: LCCOMB_X20_Y19_N4
\DAC0_inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~4_combout\ = (\DAC0_inst|time_dac_read\(2) & ((GND) # (!\DAC0_inst|Add2~3\))) # (!\DAC0_inst|time_dac_read\(2) & (\DAC0_inst|Add2~3\ $ (GND)))
-- \DAC0_inst|Add2~5\ = CARRY((\DAC0_inst|time_dac_read\(2)) # (!\DAC0_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(2),
	datad => VCC,
	cin => \DAC0_inst|Add2~3\,
	combout => \DAC0_inst|Add2~4_combout\,
	cout => \DAC0_inst|Add2~5\);

-- Location: LCCOMB_X20_Y19_N6
\DAC0_inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~6_combout\ = (\DAC0_inst|time_dac_read\(3) & (\DAC0_inst|Add2~5\ & VCC)) # (!\DAC0_inst|time_dac_read\(3) & (!\DAC0_inst|Add2~5\))
-- \DAC0_inst|Add2~7\ = CARRY((!\DAC0_inst|time_dac_read\(3) & !\DAC0_inst|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(3),
	datad => VCC,
	cin => \DAC0_inst|Add2~5\,
	combout => \DAC0_inst|Add2~6_combout\,
	cout => \DAC0_inst|Add2~7\);

-- Location: LCCOMB_X20_Y19_N8
\DAC0_inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~8_combout\ = (\DAC0_inst|time_dac_read\(4) & ((GND) # (!\DAC0_inst|Add2~7\))) # (!\DAC0_inst|time_dac_read\(4) & (\DAC0_inst|Add2~7\ $ (GND)))
-- \DAC0_inst|Add2~9\ = CARRY((\DAC0_inst|time_dac_read\(4)) # (!\DAC0_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(4),
	datad => VCC,
	cin => \DAC0_inst|Add2~7\,
	combout => \DAC0_inst|Add2~8_combout\,
	cout => \DAC0_inst|Add2~9\);

-- Location: LCCOMB_X20_Y19_N10
\DAC0_inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~10_combout\ = (\DAC0_inst|time_dac_read\(5) & (\DAC0_inst|Add2~9\ & VCC)) # (!\DAC0_inst|time_dac_read\(5) & (!\DAC0_inst|Add2~9\))
-- \DAC0_inst|Add2~11\ = CARRY((!\DAC0_inst|time_dac_read\(5) & !\DAC0_inst|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(5),
	datad => VCC,
	cin => \DAC0_inst|Add2~9\,
	combout => \DAC0_inst|Add2~10_combout\,
	cout => \DAC0_inst|Add2~11\);

-- Location: LCCOMB_X20_Y19_N12
\DAC0_inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~12_combout\ = (\DAC0_inst|time_dac_read\(6) & ((GND) # (!\DAC0_inst|Add2~11\))) # (!\DAC0_inst|time_dac_read\(6) & (\DAC0_inst|Add2~11\ $ (GND)))
-- \DAC0_inst|Add2~13\ = CARRY((\DAC0_inst|time_dac_read\(6)) # (!\DAC0_inst|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(6),
	datad => VCC,
	cin => \DAC0_inst|Add2~11\,
	combout => \DAC0_inst|Add2~12_combout\,
	cout => \DAC0_inst|Add2~13\);

-- Location: LCCOMB_X20_Y19_N14
\DAC0_inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~14_combout\ = (\DAC0_inst|time_dac_read\(7) & (\DAC0_inst|Add2~13\ & VCC)) # (!\DAC0_inst|time_dac_read\(7) & (!\DAC0_inst|Add2~13\))
-- \DAC0_inst|Add2~15\ = CARRY((!\DAC0_inst|time_dac_read\(7) & !\DAC0_inst|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(7),
	datad => VCC,
	cin => \DAC0_inst|Add2~13\,
	combout => \DAC0_inst|Add2~14_combout\,
	cout => \DAC0_inst|Add2~15\);

-- Location: LCCOMB_X20_Y19_N16
\DAC0_inst|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~16_combout\ = (\DAC0_inst|time_dac_read\(8) & ((GND) # (!\DAC0_inst|Add2~15\))) # (!\DAC0_inst|time_dac_read\(8) & (\DAC0_inst|Add2~15\ $ (GND)))
-- \DAC0_inst|Add2~17\ = CARRY((\DAC0_inst|time_dac_read\(8)) # (!\DAC0_inst|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(8),
	datad => VCC,
	cin => \DAC0_inst|Add2~15\,
	combout => \DAC0_inst|Add2~16_combout\,
	cout => \DAC0_inst|Add2~17\);

-- Location: LCCOMB_X20_Y19_N18
\DAC0_inst|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~18_combout\ = (\DAC0_inst|time_dac_read\(9) & (\DAC0_inst|Add2~17\ & VCC)) # (!\DAC0_inst|time_dac_read\(9) & (!\DAC0_inst|Add2~17\))
-- \DAC0_inst|Add2~19\ = CARRY((!\DAC0_inst|time_dac_read\(9) & !\DAC0_inst|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(9),
	datad => VCC,
	cin => \DAC0_inst|Add2~17\,
	combout => \DAC0_inst|Add2~18_combout\,
	cout => \DAC0_inst|Add2~19\);

-- Location: LCCOMB_X20_Y19_N20
\DAC0_inst|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~20_combout\ = (\DAC0_inst|time_dac_read\(10) & ((GND) # (!\DAC0_inst|Add2~19\))) # (!\DAC0_inst|time_dac_read\(10) & (\DAC0_inst|Add2~19\ $ (GND)))
-- \DAC0_inst|Add2~21\ = CARRY((\DAC0_inst|time_dac_read\(10)) # (!\DAC0_inst|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(10),
	datad => VCC,
	cin => \DAC0_inst|Add2~19\,
	combout => \DAC0_inst|Add2~20_combout\,
	cout => \DAC0_inst|Add2~21\);

-- Location: LCCOMB_X20_Y19_N22
\DAC0_inst|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~22_combout\ = (\DAC0_inst|time_dac_read\(11) & (\DAC0_inst|Add2~21\ & VCC)) # (!\DAC0_inst|time_dac_read\(11) & (!\DAC0_inst|Add2~21\))
-- \DAC0_inst|Add2~23\ = CARRY((!\DAC0_inst|time_dac_read\(11) & !\DAC0_inst|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(11),
	datad => VCC,
	cin => \DAC0_inst|Add2~21\,
	combout => \DAC0_inst|Add2~22_combout\,
	cout => \DAC0_inst|Add2~23\);

-- Location: LCCOMB_X20_Y19_N24
\DAC0_inst|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~24_combout\ = (\DAC0_inst|time_dac_read\(12) & ((GND) # (!\DAC0_inst|Add2~23\))) # (!\DAC0_inst|time_dac_read\(12) & (\DAC0_inst|Add2~23\ $ (GND)))
-- \DAC0_inst|Add2~25\ = CARRY((\DAC0_inst|time_dac_read\(12)) # (!\DAC0_inst|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(12),
	datad => VCC,
	cin => \DAC0_inst|Add2~23\,
	combout => \DAC0_inst|Add2~24_combout\,
	cout => \DAC0_inst|Add2~25\);

-- Location: LCCOMB_X19_Y19_N0
\DAC0_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~0_combout\ = (\DAC0_inst|Equal0~5_combout\ & (\DAC0_inst|Add2~4_combout\ $ (VCC))) # (!\DAC0_inst|Equal0~5_combout\ & (\DAC0_inst|Add2~4_combout\ & VCC))
-- \DAC0_inst|Add1~1\ = CARRY((\DAC0_inst|Equal0~5_combout\ & \DAC0_inst|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Equal0~5_combout\,
	datab => \DAC0_inst|Add2~4_combout\,
	datad => VCC,
	combout => \DAC0_inst|Add1~0_combout\,
	cout => \DAC0_inst|Add1~1\);

-- Location: LCCOMB_X19_Y19_N2
\DAC0_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~2_combout\ = (\DAC0_inst|Add2~6_combout\ & (!\DAC0_inst|Add1~1\)) # (!\DAC0_inst|Add2~6_combout\ & ((\DAC0_inst|Add1~1\) # (GND)))
-- \DAC0_inst|Add1~3\ = CARRY((!\DAC0_inst|Add1~1\) # (!\DAC0_inst|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add2~6_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~1\,
	combout => \DAC0_inst|Add1~2_combout\,
	cout => \DAC0_inst|Add1~3\);

-- Location: LCCOMB_X19_Y19_N4
\DAC0_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~6_combout\ = (\DAC0_inst|Add2~8_combout\ & (\DAC0_inst|Add1~3\ $ (GND))) # (!\DAC0_inst|Add2~8_combout\ & (!\DAC0_inst|Add1~3\ & VCC))
-- \DAC0_inst|Add1~7\ = CARRY((\DAC0_inst|Add2~8_combout\ & !\DAC0_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~8_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~3\,
	combout => \DAC0_inst|Add1~6_combout\,
	cout => \DAC0_inst|Add1~7\);

-- Location: LCCOMB_X19_Y19_N6
\DAC0_inst|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~9_combout\ = (\DAC0_inst|Add2~10_combout\ & (!\DAC0_inst|Add1~7\)) # (!\DAC0_inst|Add2~10_combout\ & ((\DAC0_inst|Add1~7\) # (GND)))
-- \DAC0_inst|Add1~10\ = CARRY((!\DAC0_inst|Add1~7\) # (!\DAC0_inst|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~10_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~7\,
	combout => \DAC0_inst|Add1~9_combout\,
	cout => \DAC0_inst|Add1~10\);

-- Location: LCCOMB_X19_Y19_N8
\DAC0_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~12_combout\ = (\DAC0_inst|Add2~12_combout\ & (\DAC0_inst|Add1~10\ $ (GND))) # (!\DAC0_inst|Add2~12_combout\ & (!\DAC0_inst|Add1~10\ & VCC))
-- \DAC0_inst|Add1~13\ = CARRY((\DAC0_inst|Add2~12_combout\ & !\DAC0_inst|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~12_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~10\,
	combout => \DAC0_inst|Add1~12_combout\,
	cout => \DAC0_inst|Add1~13\);

-- Location: LCCOMB_X19_Y19_N10
\DAC0_inst|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~15_combout\ = (\DAC0_inst|Add2~14_combout\ & (!\DAC0_inst|Add1~13\)) # (!\DAC0_inst|Add2~14_combout\ & ((\DAC0_inst|Add1~13\) # (GND)))
-- \DAC0_inst|Add1~16\ = CARRY((!\DAC0_inst|Add1~13\) # (!\DAC0_inst|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~14_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~13\,
	combout => \DAC0_inst|Add1~15_combout\,
	cout => \DAC0_inst|Add1~16\);

-- Location: LCCOMB_X19_Y19_N12
\DAC0_inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~18_combout\ = (\DAC0_inst|Add2~16_combout\ & (\DAC0_inst|Add1~16\ $ (GND))) # (!\DAC0_inst|Add2~16_combout\ & (!\DAC0_inst|Add1~16\ & VCC))
-- \DAC0_inst|Add1~19\ = CARRY((\DAC0_inst|Add2~16_combout\ & !\DAC0_inst|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~16_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~16\,
	combout => \DAC0_inst|Add1~18_combout\,
	cout => \DAC0_inst|Add1~19\);

-- Location: LCCOMB_X19_Y19_N14
\DAC0_inst|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~21_combout\ = (\DAC0_inst|Add2~18_combout\ & (!\DAC0_inst|Add1~19\)) # (!\DAC0_inst|Add2~18_combout\ & ((\DAC0_inst|Add1~19\) # (GND)))
-- \DAC0_inst|Add1~22\ = CARRY((!\DAC0_inst|Add1~19\) # (!\DAC0_inst|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~18_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~19\,
	combout => \DAC0_inst|Add1~21_combout\,
	cout => \DAC0_inst|Add1~22\);

-- Location: LCCOMB_X19_Y19_N16
\DAC0_inst|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~24_combout\ = (\DAC0_inst|Add2~20_combout\ & (\DAC0_inst|Add1~22\ $ (GND))) # (!\DAC0_inst|Add2~20_combout\ & (!\DAC0_inst|Add1~22\ & VCC))
-- \DAC0_inst|Add1~25\ = CARRY((\DAC0_inst|Add2~20_combout\ & !\DAC0_inst|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add2~20_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~22\,
	combout => \DAC0_inst|Add1~24_combout\,
	cout => \DAC0_inst|Add1~25\);

-- Location: LCCOMB_X19_Y19_N18
\DAC0_inst|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~27_combout\ = (\DAC0_inst|Add2~22_combout\ & (!\DAC0_inst|Add1~25\)) # (!\DAC0_inst|Add2~22_combout\ & ((\DAC0_inst|Add1~25\) # (GND)))
-- \DAC0_inst|Add1~28\ = CARRY((!\DAC0_inst|Add1~25\) # (!\DAC0_inst|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~22_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~25\,
	combout => \DAC0_inst|Add1~27_combout\,
	cout => \DAC0_inst|Add1~28\);

-- Location: LCCOMB_X19_Y19_N20
\DAC0_inst|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~30_combout\ = (\DAC0_inst|Add2~24_combout\ & (\DAC0_inst|Add1~28\ $ (GND))) # (!\DAC0_inst|Add2~24_combout\ & (!\DAC0_inst|Add1~28\ & VCC))
-- \DAC0_inst|Add1~31\ = CARRY((\DAC0_inst|Add2~24_combout\ & !\DAC0_inst|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add2~24_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~28\,
	combout => \DAC0_inst|Add1~30_combout\,
	cout => \DAC0_inst|Add1~31\);

-- Location: LCCOMB_X17_Y19_N0
\DAC0_inst|time_dac_i[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[0]~18_combout\ = (\DAC0_inst|time_dac_i~17_combout\ & (\DAC0_inst|Selector81~2_combout\ $ (VCC))) # (!\DAC0_inst|time_dac_i~17_combout\ & (\DAC0_inst|Selector81~2_combout\ & VCC))
-- \DAC0_inst|time_dac_i[0]~19\ = CARRY((\DAC0_inst|time_dac_i~17_combout\ & \DAC0_inst|Selector81~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i~17_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	combout => \DAC0_inst|time_dac_i[0]~18_combout\,
	cout => \DAC0_inst|time_dac_i[0]~19\);

-- Location: LCCOMB_X17_Y24_N28
\DAC0_inst|time_dac_read[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[11]~7_combout\ = (\button1~input_o\ & \DAC0_inst|dac_state.RUNNING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button1~input_o\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|time_dac_read[11]~7_combout\);

-- Location: FF_X17_Y19_N1
\DAC0_inst|time_dac_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[0]~18_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(0));

-- Location: LCCOMB_X17_Y20_N10
\DAC0_inst|time_dac_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i~17_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add2~0_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|time_dac_i\(0),
	datad => \DAC0_inst|Add2~0_combout\,
	combout => \DAC0_inst|time_dac_i~17_combout\);

-- Location: LCCOMB_X17_Y19_N2
\DAC0_inst|time_dac_i[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[1]~20_combout\ = (\DAC0_inst|time_dac_i~16_combout\ & ((\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|time_dac_i[0]~19\ & VCC)) # (!\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[0]~19\)))) # 
-- (!\DAC0_inst|time_dac_i~16_combout\ & ((\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[0]~19\)) # (!\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|time_dac_i[0]~19\) # (GND)))))
-- \DAC0_inst|time_dac_i[1]~21\ = CARRY((\DAC0_inst|time_dac_i~16_combout\ & (!\DAC0_inst|Selector81~2_combout\ & !\DAC0_inst|time_dac_i[0]~19\)) # (!\DAC0_inst|time_dac_i~16_combout\ & ((!\DAC0_inst|time_dac_i[0]~19\) # 
-- (!\DAC0_inst|Selector81~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i~16_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[0]~19\,
	combout => \DAC0_inst|time_dac_i[1]~20_combout\,
	cout => \DAC0_inst|time_dac_i[1]~21\);

-- Location: FF_X17_Y19_N3
\DAC0_inst|time_dac_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[1]~20_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(1));

-- Location: LCCOMB_X16_Y19_N28
\DAC0_inst|time_dac_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i~16_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add2~2_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i\(1),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Add2~2_combout\,
	combout => \DAC0_inst|time_dac_i~16_combout\);

-- Location: LCCOMB_X17_Y19_N4
\DAC0_inst|time_dac_i[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[2]~22_combout\ = ((\DAC0_inst|Add1~5_combout\ $ (\DAC0_inst|Selector81~2_combout\ $ (!\DAC0_inst|time_dac_i[1]~21\)))) # (GND)
-- \DAC0_inst|time_dac_i[2]~23\ = CARRY((\DAC0_inst|Add1~5_combout\ & ((\DAC0_inst|Selector81~2_combout\) # (!\DAC0_inst|time_dac_i[1]~21\))) # (!\DAC0_inst|Add1~5_combout\ & (\DAC0_inst|Selector81~2_combout\ & !\DAC0_inst|time_dac_i[1]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~5_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[1]~21\,
	combout => \DAC0_inst|time_dac_i[2]~22_combout\,
	cout => \DAC0_inst|time_dac_i[2]~23\);

-- Location: FF_X17_Y19_N5
\DAC0_inst|time_dac_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[2]~22_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(2));

-- Location: LCCOMB_X17_Y20_N8
\DAC0_inst|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~5_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~0_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i\(2),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Add1~0_combout\,
	combout => \DAC0_inst|Add1~5_combout\);

-- Location: LCCOMB_X17_Y19_N6
\DAC0_inst|time_dac_i[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[3]~24_combout\ = (\DAC0_inst|Add1~4_combout\ & ((\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|time_dac_i[2]~23\ & VCC)) # (!\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[2]~23\)))) # (!\DAC0_inst|Add1~4_combout\ & 
-- ((\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[2]~23\)) # (!\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|time_dac_i[2]~23\) # (GND)))))
-- \DAC0_inst|time_dac_i[3]~25\ = CARRY((\DAC0_inst|Add1~4_combout\ & (!\DAC0_inst|Selector81~2_combout\ & !\DAC0_inst|time_dac_i[2]~23\)) # (!\DAC0_inst|Add1~4_combout\ & ((!\DAC0_inst|time_dac_i[2]~23\) # (!\DAC0_inst|Selector81~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~4_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[2]~23\,
	combout => \DAC0_inst|time_dac_i[3]~24_combout\,
	cout => \DAC0_inst|time_dac_i[3]~25\);

-- Location: FF_X17_Y19_N7
\DAC0_inst|time_dac_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[3]~24_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(3));

-- Location: LCCOMB_X17_Y20_N30
\DAC0_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~4_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~2_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i\(3),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Add1~2_combout\,
	combout => \DAC0_inst|Add1~4_combout\);

-- Location: LCCOMB_X17_Y19_N8
\DAC0_inst|time_dac_i[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[4]~26_combout\ = ((\DAC0_inst|Add1~8_combout\ $ (\DAC0_inst|Selector81~2_combout\ $ (!\DAC0_inst|time_dac_i[3]~25\)))) # (GND)
-- \DAC0_inst|time_dac_i[4]~27\ = CARRY((\DAC0_inst|Add1~8_combout\ & ((\DAC0_inst|Selector81~2_combout\) # (!\DAC0_inst|time_dac_i[3]~25\))) # (!\DAC0_inst|Add1~8_combout\ & (\DAC0_inst|Selector81~2_combout\ & !\DAC0_inst|time_dac_i[3]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~8_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[3]~25\,
	combout => \DAC0_inst|time_dac_i[4]~26_combout\,
	cout => \DAC0_inst|time_dac_i[4]~27\);

-- Location: FF_X17_Y19_N9
\DAC0_inst|time_dac_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[4]~26_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(4));

-- Location: LCCOMB_X18_Y18_N8
\DAC0_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~8_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~6_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|time_dac_i\(4),
	datad => \DAC0_inst|Add1~6_combout\,
	combout => \DAC0_inst|Add1~8_combout\);

-- Location: LCCOMB_X17_Y19_N10
\DAC0_inst|time_dac_i[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[5]~28_combout\ = (\DAC0_inst|Add1~11_combout\ & ((\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|time_dac_i[4]~27\ & VCC)) # (!\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[4]~27\)))) # (!\DAC0_inst|Add1~11_combout\ & 
-- ((\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[4]~27\)) # (!\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|time_dac_i[4]~27\) # (GND)))))
-- \DAC0_inst|time_dac_i[5]~29\ = CARRY((\DAC0_inst|Add1~11_combout\ & (!\DAC0_inst|Selector81~2_combout\ & !\DAC0_inst|time_dac_i[4]~27\)) # (!\DAC0_inst|Add1~11_combout\ & ((!\DAC0_inst|time_dac_i[4]~27\) # (!\DAC0_inst|Selector81~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~11_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[4]~27\,
	combout => \DAC0_inst|time_dac_i[5]~28_combout\,
	cout => \DAC0_inst|time_dac_i[5]~29\);

-- Location: FF_X17_Y19_N11
\DAC0_inst|time_dac_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[5]~28_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(5));

-- Location: LCCOMB_X18_Y19_N20
\DAC0_inst|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~11_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~9_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|time_dac_i\(5),
	datad => \DAC0_inst|Add1~9_combout\,
	combout => \DAC0_inst|Add1~11_combout\);

-- Location: LCCOMB_X17_Y19_N12
\DAC0_inst|time_dac_i[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[6]~30_combout\ = ((\DAC0_inst|Add1~14_combout\ $ (\DAC0_inst|Selector81~2_combout\ $ (!\DAC0_inst|time_dac_i[5]~29\)))) # (GND)
-- \DAC0_inst|time_dac_i[6]~31\ = CARRY((\DAC0_inst|Add1~14_combout\ & ((\DAC0_inst|Selector81~2_combout\) # (!\DAC0_inst|time_dac_i[5]~29\))) # (!\DAC0_inst|Add1~14_combout\ & (\DAC0_inst|Selector81~2_combout\ & !\DAC0_inst|time_dac_i[5]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~14_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[5]~29\,
	combout => \DAC0_inst|time_dac_i[6]~30_combout\,
	cout => \DAC0_inst|time_dac_i[6]~31\);

-- Location: FF_X17_Y19_N13
\DAC0_inst|time_dac_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[6]~30_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(6));

-- Location: LCCOMB_X18_Y18_N18
\DAC0_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~14_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~12_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_i\(6),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Add1~12_combout\,
	combout => \DAC0_inst|Add1~14_combout\);

-- Location: LCCOMB_X17_Y19_N14
\DAC0_inst|time_dac_i[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[7]~32_combout\ = (\DAC0_inst|Add1~17_combout\ & ((\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|time_dac_i[6]~31\ & VCC)) # (!\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[6]~31\)))) # (!\DAC0_inst|Add1~17_combout\ & 
-- ((\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|time_dac_i[6]~31\)) # (!\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|time_dac_i[6]~31\) # (GND)))))
-- \DAC0_inst|time_dac_i[7]~33\ = CARRY((\DAC0_inst|Add1~17_combout\ & (!\DAC0_inst|Selector81~2_combout\ & !\DAC0_inst|time_dac_i[6]~31\)) # (!\DAC0_inst|Add1~17_combout\ & ((!\DAC0_inst|time_dac_i[6]~31\) # (!\DAC0_inst|Selector81~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~17_combout\,
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[6]~31\,
	combout => \DAC0_inst|time_dac_i[7]~32_combout\,
	cout => \DAC0_inst|time_dac_i[7]~33\);

-- Location: FF_X17_Y19_N15
\DAC0_inst|time_dac_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[7]~32_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(7));

-- Location: LCCOMB_X18_Y18_N28
\DAC0_inst|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~17_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|Add1~15_combout\)) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|time_dac_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|Add1~15_combout\,
	datad => \DAC0_inst|time_dac_i\(7),
	combout => \DAC0_inst|Add1~17_combout\);

-- Location: LCCOMB_X17_Y19_N16
\DAC0_inst|time_dac_i[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[8]~34_combout\ = ((\DAC0_inst|Selector81~2_combout\ $ (\DAC0_inst|Add1~20_combout\ $ (!\DAC0_inst|time_dac_i[7]~33\)))) # (GND)
-- \DAC0_inst|time_dac_i[8]~35\ = CARRY((\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|Add1~20_combout\) # (!\DAC0_inst|time_dac_i[7]~33\))) # (!\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|Add1~20_combout\ & !\DAC0_inst|time_dac_i[7]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Add1~20_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[7]~33\,
	combout => \DAC0_inst|time_dac_i[8]~34_combout\,
	cout => \DAC0_inst|time_dac_i[8]~35\);

-- Location: FF_X17_Y19_N17
\DAC0_inst|time_dac_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[8]~34_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(8));

-- Location: LCCOMB_X18_Y19_N14
\DAC0_inst|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~20_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~18_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i\(8),
	datab => \DAC0_inst|Add1~18_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~20_combout\);

-- Location: LCCOMB_X17_Y19_N18
\DAC0_inst|time_dac_i[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[9]~36_combout\ = (\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|Add1~23_combout\ & (\DAC0_inst|time_dac_i[8]~35\ & VCC)) # (!\DAC0_inst|Add1~23_combout\ & (!\DAC0_inst|time_dac_i[8]~35\)))) # (!\DAC0_inst|Selector81~2_combout\ & 
-- ((\DAC0_inst|Add1~23_combout\ & (!\DAC0_inst|time_dac_i[8]~35\)) # (!\DAC0_inst|Add1~23_combout\ & ((\DAC0_inst|time_dac_i[8]~35\) # (GND)))))
-- \DAC0_inst|time_dac_i[9]~37\ = CARRY((\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|Add1~23_combout\ & !\DAC0_inst|time_dac_i[8]~35\)) # (!\DAC0_inst|Selector81~2_combout\ & ((!\DAC0_inst|time_dac_i[8]~35\) # (!\DAC0_inst|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Add1~23_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[8]~35\,
	combout => \DAC0_inst|time_dac_i[9]~36_combout\,
	cout => \DAC0_inst|time_dac_i[9]~37\);

-- Location: FF_X17_Y19_N19
\DAC0_inst|time_dac_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[9]~36_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(9));

-- Location: LCCOMB_X18_Y19_N0
\DAC0_inst|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~23_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|Add1~21_combout\)) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|time_dac_i\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|Add1~21_combout\,
	datad => \DAC0_inst|time_dac_i\(9),
	combout => \DAC0_inst|Add1~23_combout\);

-- Location: LCCOMB_X17_Y19_N20
\DAC0_inst|time_dac_i[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[10]~38_combout\ = ((\DAC0_inst|Selector81~2_combout\ $ (\DAC0_inst|Add1~26_combout\ $ (!\DAC0_inst|time_dac_i[9]~37\)))) # (GND)
-- \DAC0_inst|time_dac_i[10]~39\ = CARRY((\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|Add1~26_combout\) # (!\DAC0_inst|time_dac_i[9]~37\))) # (!\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|Add1~26_combout\ & !\DAC0_inst|time_dac_i[9]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Add1~26_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[9]~37\,
	combout => \DAC0_inst|time_dac_i[10]~38_combout\,
	cout => \DAC0_inst|time_dac_i[10]~39\);

-- Location: FF_X17_Y19_N21
\DAC0_inst|time_dac_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[10]~38_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(10));

-- Location: LCCOMB_X19_Y19_N28
\DAC0_inst|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~26_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~24_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i\(10),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Add1~24_combout\,
	combout => \DAC0_inst|Add1~26_combout\);

-- Location: LCCOMB_X17_Y19_N22
\DAC0_inst|time_dac_i[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[11]~40_combout\ = (\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|Add1~29_combout\ & (\DAC0_inst|time_dac_i[10]~39\ & VCC)) # (!\DAC0_inst|Add1~29_combout\ & (!\DAC0_inst|time_dac_i[10]~39\)))) # (!\DAC0_inst|Selector81~2_combout\ & 
-- ((\DAC0_inst|Add1~29_combout\ & (!\DAC0_inst|time_dac_i[10]~39\)) # (!\DAC0_inst|Add1~29_combout\ & ((\DAC0_inst|time_dac_i[10]~39\) # (GND)))))
-- \DAC0_inst|time_dac_i[11]~41\ = CARRY((\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|Add1~29_combout\ & !\DAC0_inst|time_dac_i[10]~39\)) # (!\DAC0_inst|Selector81~2_combout\ & ((!\DAC0_inst|time_dac_i[10]~39\) # (!\DAC0_inst|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Add1~29_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[10]~39\,
	combout => \DAC0_inst|time_dac_i[11]~40_combout\,
	cout => \DAC0_inst|time_dac_i[11]~41\);

-- Location: LCCOMB_X17_Y19_N24
\DAC0_inst|time_dac_i[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[12]~42_combout\ = ((\DAC0_inst|Selector81~2_combout\ $ (\DAC0_inst|Add1~32_combout\ $ (!\DAC0_inst|time_dac_i[11]~41\)))) # (GND)
-- \DAC0_inst|time_dac_i[12]~43\ = CARRY((\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|Add1~32_combout\) # (!\DAC0_inst|time_dac_i[11]~41\))) # (!\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|Add1~32_combout\ & !\DAC0_inst|time_dac_i[11]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Add1~32_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[11]~41\,
	combout => \DAC0_inst|time_dac_i[12]~42_combout\,
	cout => \DAC0_inst|time_dac_i[12]~43\);

-- Location: FF_X17_Y19_N25
\DAC0_inst|time_dac_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[12]~42_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(12));

-- Location: LCCOMB_X18_Y19_N28
\DAC0_inst|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~32_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|Add1~30_combout\)) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|time_dac_i\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|Add1~30_combout\,
	datad => \DAC0_inst|time_dac_i\(12),
	combout => \DAC0_inst|Add1~32_combout\);

-- Location: LCCOMB_X17_Y19_N26
\DAC0_inst|time_dac_i[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[13]~44_combout\ = (\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|Add1~35_combout\ & (\DAC0_inst|time_dac_i[12]~43\ & VCC)) # (!\DAC0_inst|Add1~35_combout\ & (!\DAC0_inst|time_dac_i[12]~43\)))) # (!\DAC0_inst|Selector81~2_combout\ & 
-- ((\DAC0_inst|Add1~35_combout\ & (!\DAC0_inst|time_dac_i[12]~43\)) # (!\DAC0_inst|Add1~35_combout\ & ((\DAC0_inst|time_dac_i[12]~43\) # (GND)))))
-- \DAC0_inst|time_dac_i[13]~45\ = CARRY((\DAC0_inst|Selector81~2_combout\ & (!\DAC0_inst|Add1~35_combout\ & !\DAC0_inst|time_dac_i[12]~43\)) # (!\DAC0_inst|Selector81~2_combout\ & ((!\DAC0_inst|time_dac_i[12]~43\) # (!\DAC0_inst|Add1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Add1~35_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[12]~43\,
	combout => \DAC0_inst|time_dac_i[13]~44_combout\,
	cout => \DAC0_inst|time_dac_i[13]~45\);

-- Location: FF_X17_Y19_N27
\DAC0_inst|time_dac_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[13]~44_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(13));

-- Location: FF_X20_Y19_N1
\DAC0_inst|time_dac_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(13));

-- Location: LCCOMB_X20_Y19_N26
\DAC0_inst|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~26_combout\ = (\DAC0_inst|time_dac_read\(13) & (\DAC0_inst|Add2~25\ & VCC)) # (!\DAC0_inst|time_dac_read\(13) & (!\DAC0_inst|Add2~25\))
-- \DAC0_inst|Add2~27\ = CARRY((!\DAC0_inst|time_dac_read\(13) & !\DAC0_inst|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(13),
	datad => VCC,
	cin => \DAC0_inst|Add2~25\,
	combout => \DAC0_inst|Add2~26_combout\,
	cout => \DAC0_inst|Add2~27\);

-- Location: LCCOMB_X19_Y19_N22
\DAC0_inst|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~33_combout\ = (\DAC0_inst|Add2~26_combout\ & (!\DAC0_inst|Add1~31\)) # (!\DAC0_inst|Add2~26_combout\ & ((\DAC0_inst|Add1~31\) # (GND)))
-- \DAC0_inst|Add1~34\ = CARRY((!\DAC0_inst|Add1~31\) # (!\DAC0_inst|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~26_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~31\,
	combout => \DAC0_inst|Add1~33_combout\,
	cout => \DAC0_inst|Add1~34\);

-- Location: LCCOMB_X18_Y19_N30
\DAC0_inst|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~35_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~33_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|time_dac_i\(13),
	datad => \DAC0_inst|Add1~33_combout\,
	combout => \DAC0_inst|Add1~35_combout\);

-- Location: LCCOMB_X17_Y19_N28
\DAC0_inst|time_dac_i[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[14]~46_combout\ = ((\DAC0_inst|Selector81~2_combout\ $ (\DAC0_inst|Add1~38_combout\ $ (!\DAC0_inst|time_dac_i[13]~45\)))) # (GND)
-- \DAC0_inst|time_dac_i[14]~47\ = CARRY((\DAC0_inst|Selector81~2_combout\ & ((\DAC0_inst|Add1~38_combout\) # (!\DAC0_inst|time_dac_i[13]~45\))) # (!\DAC0_inst|Selector81~2_combout\ & (\DAC0_inst|Add1~38_combout\ & !\DAC0_inst|time_dac_i[13]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Selector81~2_combout\,
	datab => \DAC0_inst|Add1~38_combout\,
	datad => VCC,
	cin => \DAC0_inst|time_dac_i[13]~45\,
	combout => \DAC0_inst|time_dac_i[14]~46_combout\,
	cout => \DAC0_inst|time_dac_i[14]~47\);

-- Location: FF_X17_Y19_N29
\DAC0_inst|time_dac_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[14]~46_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(14));

-- Location: LCCOMB_X21_Y19_N2
\DAC0_inst|time_dac_read[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[14]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	combout => \DAC0_inst|time_dac_read[14]~feeder_combout\);

-- Location: FF_X21_Y19_N3
\DAC0_inst|time_dac_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read[14]~feeder_combout\,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(14));

-- Location: LCCOMB_X20_Y19_N28
\DAC0_inst|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~28_combout\ = (\DAC0_inst|time_dac_read\(14) & ((GND) # (!\DAC0_inst|Add2~27\))) # (!\DAC0_inst|time_dac_read\(14) & (\DAC0_inst|Add2~27\ $ (GND)))
-- \DAC0_inst|Add2~29\ = CARRY((\DAC0_inst|time_dac_read\(14)) # (!\DAC0_inst|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(14),
	datad => VCC,
	cin => \DAC0_inst|Add2~27\,
	combout => \DAC0_inst|Add2~28_combout\,
	cout => \DAC0_inst|Add2~29\);

-- Location: LCCOMB_X19_Y19_N24
\DAC0_inst|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~36_combout\ = (\DAC0_inst|Add2~28_combout\ & (\DAC0_inst|Add1~34\ $ (GND))) # (!\DAC0_inst|Add2~28_combout\ & (!\DAC0_inst|Add1~34\ & VCC))
-- \DAC0_inst|Add1~37\ = CARRY((\DAC0_inst|Add2~28_combout\ & !\DAC0_inst|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add2~28_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add1~34\,
	combout => \DAC0_inst|Add1~36_combout\,
	cout => \DAC0_inst|Add1~37\);

-- Location: LCCOMB_X18_Y19_N16
\DAC0_inst|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~38_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~36_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|time_dac_i\(14),
	datac => \DAC0_inst|Add1~36_combout\,
	combout => \DAC0_inst|Add1~38_combout\);

-- Location: LCCOMB_X17_Y19_N30
\DAC0_inst|time_dac_i[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i[15]~48_combout\ = \DAC0_inst|Selector81~2_combout\ $ (\DAC0_inst|time_dac_i[14]~47\ $ (\DAC0_inst|Add1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Selector81~2_combout\,
	datad => \DAC0_inst|Add1~41_combout\,
	cin => \DAC0_inst|time_dac_i[14]~47\,
	combout => \DAC0_inst|time_dac_i[15]~48_combout\);

-- Location: FF_X17_Y19_N31
\DAC0_inst|time_dac_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[15]~48_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(15));

-- Location: FF_X21_Y19_N5
\DAC0_inst|time_dac_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(15));

-- Location: LCCOMB_X20_Y19_N30
\DAC0_inst|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add2~30_combout\ = \DAC0_inst|Add2~29\ $ (!\DAC0_inst|time_dac_read\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|time_dac_read\(15),
	cin => \DAC0_inst|Add2~29\,
	combout => \DAC0_inst|Add2~30_combout\);

-- Location: LCCOMB_X19_Y19_N26
\DAC0_inst|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~39_combout\ = \DAC0_inst|Add2~30_combout\ $ (\DAC0_inst|Add1~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add2~30_combout\,
	cin => \DAC0_inst|Add1~37\,
	combout => \DAC0_inst|Add1~39_combout\);

-- Location: LCCOMB_X18_Y19_N18
\DAC0_inst|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~41_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~39_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|time_dac_i\(15),
	datad => \DAC0_inst|Add1~39_combout\,
	combout => \DAC0_inst|Add1~41_combout\);

-- Location: LCCOMB_X18_Y18_N6
\DAC0_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~1_combout\ = (\DAC0_inst|Add1~17_combout\) # ((\DAC0_inst|Add1~14_combout\) # ((\DAC0_inst|Add1~8_combout\) # (\DAC0_inst|Add1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~17_combout\,
	datab => \DAC0_inst|Add1~14_combout\,
	datac => \DAC0_inst|Add1~8_combout\,
	datad => \DAC0_inst|Add1~11_combout\,
	combout => \DAC0_inst|LessThan1~1_combout\);

-- Location: LCCOMB_X18_Y19_N2
\DAC0_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~0_combout\ = (\DAC0_inst|Add1~4_combout\) # ((\DAC0_inst|Add1~5_combout\ & ((\DAC0_inst|time_dac_i~17_combout\) # (\DAC0_inst|time_dac_i~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i~17_combout\,
	datab => \DAC0_inst|Add1~5_combout\,
	datac => \DAC0_inst|time_dac_i~16_combout\,
	datad => \DAC0_inst|Add1~4_combout\,
	combout => \DAC0_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X18_Y19_N8
\DAC0_inst|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector81~0_combout\ = (\DAC0_inst|Add1~35_combout\) # ((\DAC0_inst|LessThan1~1_combout\) # (\DAC0_inst|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~35_combout\,
	datac => \DAC0_inst|LessThan1~1_combout\,
	datad => \DAC0_inst|LessThan1~0_combout\,
	combout => \DAC0_inst|Selector81~0_combout\);

-- Location: LCCOMB_X18_Y19_N10
\DAC0_inst|Selector81~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector81~1_combout\ = (\DAC0_inst|Add1~38_combout\) # ((\DAC0_inst|LessThan1~2_combout\) # (\DAC0_inst|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~38_combout\,
	datac => \DAC0_inst|LessThan1~2_combout\,
	datad => \DAC0_inst|Add1~32_combout\,
	combout => \DAC0_inst|Selector81~1_combout\);

-- Location: LCCOMB_X18_Y19_N12
\DAC0_inst|Selector81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector81~2_combout\ = (\DAC0_inst|timing~0_combout\ & ((\DAC0_inst|Add1~41_combout\) # ((\DAC0_inst|Selector81~0_combout\) # (\DAC0_inst|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|timing~0_combout\,
	datab => \DAC0_inst|Add1~41_combout\,
	datac => \DAC0_inst|Selector81~0_combout\,
	datad => \DAC0_inst|Selector81~1_combout\,
	combout => \DAC0_inst|Selector81~2_combout\);

-- Location: FF_X17_Y19_N23
\DAC0_inst|time_dac_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i[11]~40_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(11));

-- Location: LCCOMB_X19_Y19_N30
\DAC0_inst|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~29_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~27_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i\(11),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Add1~27_combout\,
	combout => \DAC0_inst|Add1~29_combout\);

-- Location: LCCOMB_X18_Y19_N26
\DAC0_inst|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~2_combout\ = (\DAC0_inst|Add1~29_combout\) # ((\DAC0_inst|Add1~23_combout\) # ((\DAC0_inst|Add1~20_combout\) # (\DAC0_inst|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~29_combout\,
	datab => \DAC0_inst|Add1~23_combout\,
	datac => \DAC0_inst|Add1~20_combout\,
	datad => \DAC0_inst|Add1~26_combout\,
	combout => \DAC0_inst|LessThan1~2_combout\);

-- Location: LCCOMB_X18_Y19_N4
\DAC0_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~3_combout\ = (\DAC0_inst|Add1~38_combout\) # ((\DAC0_inst|Add1~32_combout\) # ((\DAC0_inst|Add1~35_combout\) # (\DAC0_inst|Add1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~38_combout\,
	datab => \DAC0_inst|Add1~32_combout\,
	datac => \DAC0_inst|Add1~35_combout\,
	datad => \DAC0_inst|Add1~41_combout\,
	combout => \DAC0_inst|LessThan1~3_combout\);

-- Location: LCCOMB_X18_Y19_N22
\DAC0_inst|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~4_combout\ = (\DAC0_inst|LessThan1~2_combout\) # ((\DAC0_inst|LessThan1~1_combout\) # ((\DAC0_inst|LessThan1~3_combout\) # (\DAC0_inst|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|LessThan1~2_combout\,
	datab => \DAC0_inst|LessThan1~1_combout\,
	datac => \DAC0_inst|LessThan1~3_combout\,
	datad => \DAC0_inst|LessThan1~0_combout\,
	combout => \DAC0_inst|LessThan1~4_combout\);

-- Location: LCCOMB_X17_Y20_N28
\DAC0_inst|dac_state~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_state~10_combout\ = (!\DAC0_inst|LessThan1~4_combout\ & (\DAC0_inst|Equal0~5_combout\ & ((\DAC0_inst|timing~q\) # (\DAC0_inst|dac_read_mode.DONE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|LessThan1~4_combout\,
	datab => \DAC0_inst|timing~q\,
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Equal0~5_combout\,
	combout => \DAC0_inst|dac_state~10_combout\);

-- Location: IOIBUF_X23_Y34_N15
\LogicIn[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicIn(0),
	o => \LogicIn[0]~input_o\);

-- Location: LCCOMB_X38_Y27_N22
\comm_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector58~0_combout\ = (\comm_inst|run_count\(0) & ((\comm_inst|comm_state.RECEIVE~q\) # ((\comm_inst|comm_state.IDLE~q\ & !\comm_inst|run_wavex~q\)))) # (!\comm_inst|run_count\(0) & (\comm_inst|comm_state.IDLE~q\ & (\comm_inst|run_wavex~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|run_wavex~q\,
	datac => \comm_inst|run_count\(0),
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector58~0_combout\);

-- Location: FF_X38_Y27_N23
\comm_inst|run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector58~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|run_count\(0));

-- Location: LCCOMB_X38_Y27_N30
\comm_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector57~0_combout\ = (\comm_inst|run_count\(0) & \comm_inst|run_wavex~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|run_count\(0),
	datac => \comm_inst|run_wavex~q\,
	combout => \comm_inst|Selector57~0_combout\);

-- Location: LCCOMB_X38_Y27_N0
\comm_inst|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector57~1_combout\ = (\comm_inst|run_count\(1) & ((\comm_inst|comm_state.RECEIVE~q\) # ((!\comm_inst|Selector57~0_combout\ & \comm_inst|comm_state.IDLE~q\)))) # (!\comm_inst|run_count\(1) & (\comm_inst|Selector57~0_combout\ & 
-- ((\comm_inst|comm_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector57~0_combout\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|run_count\(1),
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector57~1_combout\);

-- Location: FF_X38_Y27_N1
\comm_inst|run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector57~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|run_count\(1));

-- Location: LCCOMB_X38_Y27_N10
\comm_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector40~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\) # ((\comm_inst|comm_state.IDLE~q\ & ((!\comm_inst|run_count\(0)) # (!\comm_inst|run_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|run_count\(1),
	datac => \comm_inst|run_count\(0),
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector40~0_combout\);

-- Location: LCCOMB_X38_Y27_N8
\comm_inst|Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector40~1_combout\ = (\comm_inst|Selector40~0_combout\ & ((\comm_inst|run_wavex~q\) # ((\comm_inst|Selector66~0_combout\ & \ext_data[0]~input_o\)))) # (!\comm_inst|Selector40~0_combout\ & (\comm_inst|Selector66~0_combout\ & 
-- ((\ext_data[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector40~0_combout\,
	datab => \comm_inst|Selector66~0_combout\,
	datac => \comm_inst|run_wavex~q\,
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|Selector40~1_combout\);

-- Location: FF_X38_Y27_N9
\comm_inst|run_wavex\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector40~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|run_wavex~q\);

-- Location: CLKCTRL_G17
\comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y26_N6
\logic_controller|run_state.RESET~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|run_state.RESET~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \logic_controller|run_state.RESET~feeder_combout\);

-- Location: FF_X31_Y26_N7
\logic_controller|run_state.RESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|run_state.RESET~feeder_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|run_state.RESET~q\);

-- Location: LCCOMB_X39_Y27_N8
\comm_inst|logic_wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|logic_wren~0_combout\ = (\comm_inst|channel\(1) & (\comm_inst|Equal0~1_combout\ & (\comm_inst|chanx_wren~q\ & !\comm_inst|channel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|channel\(1),
	datab => \comm_inst|Equal0~1_combout\,
	datac => \comm_inst|chanx_wren~q\,
	datad => \comm_inst|channel\(0),
	combout => \comm_inst|logic_wren~0_combout\);

-- Location: LCCOMB_X34_Y26_N14
\logic_controller|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~4_combout\ = (\logic_controller|read_addr\(2) & (\logic_controller|Add0~3\ $ (GND))) # (!\logic_controller|read_addr\(2) & (!\logic_controller|Add0~3\ & VCC))
-- \logic_controller|Add0~5\ = CARRY((\logic_controller|read_addr\(2) & !\logic_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_addr\(2),
	datad => VCC,
	cin => \logic_controller|Add0~3\,
	combout => \logic_controller|Add0~4_combout\,
	cout => \logic_controller|Add0~5\);

-- Location: LCCOMB_X34_Y26_N16
\logic_controller|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~6_combout\ = (\logic_controller|read_addr\(3) & (!\logic_controller|Add0~5\)) # (!\logic_controller|read_addr\(3) & ((\logic_controller|Add0~5\) # (GND)))
-- \logic_controller|Add0~7\ = CARRY((!\logic_controller|Add0~5\) # (!\logic_controller|read_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_addr\(3),
	datad => VCC,
	cin => \logic_controller|Add0~5\,
	combout => \logic_controller|Add0~6_combout\,
	cout => \logic_controller|Add0~7\);

-- Location: LCCOMB_X34_Y26_N8
\logic_controller|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector48~0_combout\ = (\logic_controller|Selector42~0_combout\ & ((\logic_controller|read_addr\(3)) # ((\logic_controller|run_state.RUNNING~q\ & \logic_controller|Add0~6_combout\)))) # (!\logic_controller|Selector42~0_combout\ & 
-- (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector42~0_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|read_addr\(3),
	datad => \logic_controller|Add0~6_combout\,
	combout => \logic_controller|Selector48~0_combout\);

-- Location: FF_X34_Y26_N9
\logic_controller|read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector48~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(3));

-- Location: LCCOMB_X34_Y26_N18
\logic_controller|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~8_combout\ = (\logic_controller|read_addr\(4) & (\logic_controller|Add0~7\ $ (GND))) # (!\logic_controller|read_addr\(4) & (!\logic_controller|Add0~7\ & VCC))
-- \logic_controller|Add0~9\ = CARRY((\logic_controller|read_addr\(4) & !\logic_controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_addr\(4),
	datad => VCC,
	cin => \logic_controller|Add0~7\,
	combout => \logic_controller|Add0~8_combout\,
	cout => \logic_controller|Add0~9\);

-- Location: LCCOMB_X34_Y26_N2
\logic_controller|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector47~0_combout\ = (\logic_controller|Selector42~0_combout\ & ((\logic_controller|read_addr\(4)) # ((\logic_controller|run_state.RUNNING~q\ & \logic_controller|Add0~8_combout\)))) # (!\logic_controller|Selector42~0_combout\ & 
-- (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector42~0_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|read_addr\(4),
	datad => \logic_controller|Add0~8_combout\,
	combout => \logic_controller|Selector47~0_combout\);

-- Location: FF_X34_Y26_N3
\logic_controller|read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector47~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(4));

-- Location: LCCOMB_X34_Y26_N20
\logic_controller|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~10_combout\ = (\logic_controller|read_addr\(5) & (!\logic_controller|Add0~9\)) # (!\logic_controller|read_addr\(5) & ((\logic_controller|Add0~9\) # (GND)))
-- \logic_controller|Add0~11\ = CARRY((!\logic_controller|Add0~9\) # (!\logic_controller|read_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_addr\(5),
	datad => VCC,
	cin => \logic_controller|Add0~9\,
	combout => \logic_controller|Add0~10_combout\,
	cout => \logic_controller|Add0~11\);

-- Location: LCCOMB_X34_Y26_N4
\logic_controller|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector46~0_combout\ = (\logic_controller|Selector42~0_combout\ & ((\logic_controller|read_addr\(5)) # ((\logic_controller|run_state.RUNNING~q\ & \logic_controller|Add0~10_combout\)))) # (!\logic_controller|Selector42~0_combout\ & 
-- (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector42~0_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|read_addr\(5),
	datad => \logic_controller|Add0~10_combout\,
	combout => \logic_controller|Selector46~0_combout\);

-- Location: FF_X34_Y26_N5
\logic_controller|read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector46~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(5));

-- Location: LCCOMB_X34_Y26_N22
\logic_controller|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~12_combout\ = (\logic_controller|read_addr\(6) & (\logic_controller|Add0~11\ $ (GND))) # (!\logic_controller|read_addr\(6) & (!\logic_controller|Add0~11\ & VCC))
-- \logic_controller|Add0~13\ = CARRY((\logic_controller|read_addr\(6) & !\logic_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_addr\(6),
	datad => VCC,
	cin => \logic_controller|Add0~11\,
	combout => \logic_controller|Add0~12_combout\,
	cout => \logic_controller|Add0~13\);

-- Location: LCCOMB_X34_Y26_N30
\logic_controller|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector45~0_combout\ = (\logic_controller|Add0~12_combout\ & ((\logic_controller|run_state.RUNNING~q\) # ((\logic_controller|read_addr\(6) & \logic_controller|Selector42~0_combout\)))) # (!\logic_controller|Add0~12_combout\ & 
-- (((\logic_controller|read_addr\(6) & \logic_controller|Selector42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add0~12_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|read_addr\(6),
	datad => \logic_controller|Selector42~0_combout\,
	combout => \logic_controller|Selector45~0_combout\);

-- Location: FF_X34_Y26_N31
\logic_controller|read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector45~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(6));

-- Location: LCCOMB_X34_Y26_N24
\logic_controller|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~14_combout\ = (\logic_controller|read_addr\(7) & (!\logic_controller|Add0~13\)) # (!\logic_controller|read_addr\(7) & ((\logic_controller|Add0~13\) # (GND)))
-- \logic_controller|Add0~15\ = CARRY((!\logic_controller|Add0~13\) # (!\logic_controller|read_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_addr\(7),
	datad => VCC,
	cin => \logic_controller|Add0~13\,
	combout => \logic_controller|Add0~14_combout\,
	cout => \logic_controller|Add0~15\);

-- Location: LCCOMB_X32_Y26_N8
\logic_controller|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector44~0_combout\ = (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~14_combout\) # ((\logic_controller|Selector42~0_combout\ & \logic_controller|read_addr\(7))))) # (!\logic_controller|run_state.RUNNING~q\ & 
-- (\logic_controller|Selector42~0_combout\ & (\logic_controller|read_addr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RUNNING~q\,
	datab => \logic_controller|Selector42~0_combout\,
	datac => \logic_controller|read_addr\(7),
	datad => \logic_controller|Add0~14_combout\,
	combout => \logic_controller|Selector44~0_combout\);

-- Location: FF_X32_Y26_N9
\logic_controller|read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector44~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(7));

-- Location: LCCOMB_X34_Y26_N26
\logic_controller|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~16_combout\ = (\logic_controller|read_addr\(8) & (\logic_controller|Add0~15\ $ (GND))) # (!\logic_controller|read_addr\(8) & (!\logic_controller|Add0~15\ & VCC))
-- \logic_controller|Add0~17\ = CARRY((\logic_controller|read_addr\(8) & !\logic_controller|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_addr\(8),
	datad => VCC,
	cin => \logic_controller|Add0~15\,
	combout => \logic_controller|Add0~16_combout\,
	cout => \logic_controller|Add0~17\);

-- Location: LCCOMB_X34_Y26_N0
\logic_controller|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector43~0_combout\ = (\logic_controller|Add0~16_combout\ & ((\logic_controller|run_state.RUNNING~q\) # ((\logic_controller|read_addr\(8) & \logic_controller|Selector42~0_combout\)))) # (!\logic_controller|Add0~16_combout\ & 
-- (((\logic_controller|read_addr\(8) & \logic_controller|Selector42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add0~16_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|read_addr\(8),
	datad => \logic_controller|Selector42~0_combout\,
	combout => \logic_controller|Selector43~0_combout\);

-- Location: FF_X34_Y26_N1
\logic_controller|read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector43~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(8));

-- Location: LCCOMB_X34_Y26_N28
\logic_controller|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~18_combout\ = \logic_controller|Add0~17\ $ (\logic_controller|read_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \logic_controller|read_addr\(9),
	cin => \logic_controller|Add0~17\,
	combout => \logic_controller|Add0~18_combout\);

-- Location: LCCOMB_X34_Y26_N6
\logic_controller|Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector42~1_combout\ = (\logic_controller|Selector42~0_combout\ & ((\logic_controller|read_addr\(9)) # ((\logic_controller|run_state.RUNNING~q\ & \logic_controller|Add0~18_combout\)))) # (!\logic_controller|Selector42~0_combout\ & 
-- (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector42~0_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|read_addr\(9),
	datad => \logic_controller|Add0~18_combout\,
	combout => \logic_controller|Selector42~1_combout\);

-- Location: FF_X34_Y26_N7
\logic_controller|read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector42~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(9));

-- Location: M9K_X33_Y25_N0
\logic_sequence|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \comm_inst|logic_wren~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \logic_sequence|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y26_N18
\logic_controller|duration_read[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration_read[8]~1_combout\ = (\logic_controller|run_state.RUNNING~q\ & (\button1~input_o\ & \logic_controller|read_mode.READ_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \button1~input_o\,
	datad => \logic_controller|read_mode.READ_2~q\,
	combout => \logic_controller|duration_read[8]~1_combout\);

-- Location: FF_X29_Y24_N21
\logic_controller|duration_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(14),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(22));

-- Location: FF_X29_Y24_N19
\logic_controller|duration_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(13),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(21));

-- Location: FF_X29_Y24_N17
\logic_controller|duration_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(12),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(20));

-- Location: FF_X29_Y24_N13
\logic_controller|duration_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(10),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(18));

-- Location: M9K_X33_Y26_N0
\logic_sequence|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \comm_inst|logic_wren~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \logic_sequence|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: FF_X29_Y24_N11
\logic_controller|duration_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(9),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(17));

-- Location: FF_X29_Y24_N9
\logic_controller|duration_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(8),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(16));

-- Location: FF_X29_Y24_N7
\logic_controller|duration_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(7),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(15));

-- Location: FF_X29_Y24_N5
\logic_controller|duration_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(6),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(14));

-- Location: FF_X29_Y24_N3
\logic_controller|duration_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(5),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(13));

-- Location: FF_X29_Y24_N1
\logic_controller|duration_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(4),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(12));

-- Location: FF_X29_Y25_N31
\logic_controller|duration_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(3),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(11));

-- Location: FF_X29_Y25_N29
\logic_controller|duration_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(2),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(10));

-- Location: FF_X29_Y25_N27
\logic_controller|duration_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(1),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(9));

-- Location: FF_X29_Y25_N25
\logic_controller|duration_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(8));

-- Location: LCCOMB_X31_Y26_N2
\logic_controller|duration_read[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration_read[0]~0_combout\ = (!\logic_controller|read_mode.READ_1~q\ & (\button1~input_o\ & \logic_controller|run_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_mode.READ_1~q\,
	datab => \button1~input_o\,
	datad => \logic_controller|run_state.RUNNING~q\,
	combout => \logic_controller|duration_read[0]~0_combout\);

-- Location: FF_X29_Y25_N23
\logic_controller|duration_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(15),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(7));

-- Location: FF_X29_Y25_N21
\logic_controller|duration_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(14),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(6));

-- Location: FF_X29_Y25_N19
\logic_controller|duration_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(13),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(5));

-- Location: FF_X29_Y25_N17
\logic_controller|duration_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(12),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(4));

-- Location: FF_X29_Y25_N15
\logic_controller|duration_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(11),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(3));

-- Location: FF_X29_Y25_N13
\logic_controller|duration_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(10),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(2));

-- Location: FF_X29_Y25_N11
\logic_controller|duration_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(9),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(1));

-- Location: FF_X29_Y25_N9
\logic_controller|duration_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(8),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(0));

-- Location: LCCOMB_X29_Y25_N8
\logic_controller|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~0_combout\ = \logic_controller|duration_read\(0) $ (VCC)
-- \logic_controller|Add2~1\ = CARRY(\logic_controller|duration_read\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(0),
	datad => VCC,
	combout => \logic_controller|Add2~0_combout\,
	cout => \logic_controller|Add2~1\);

-- Location: LCCOMB_X29_Y25_N10
\logic_controller|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~2_combout\ = (\logic_controller|duration_read\(1) & (\logic_controller|Add2~1\ & VCC)) # (!\logic_controller|duration_read\(1) & (!\logic_controller|Add2~1\))
-- \logic_controller|Add2~3\ = CARRY((!\logic_controller|duration_read\(1) & !\logic_controller|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(1),
	datad => VCC,
	cin => \logic_controller|Add2~1\,
	combout => \logic_controller|Add2~2_combout\,
	cout => \logic_controller|Add2~3\);

-- Location: LCCOMB_X29_Y25_N12
\logic_controller|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~4_combout\ = (\logic_controller|duration_read\(2) & ((GND) # (!\logic_controller|Add2~3\))) # (!\logic_controller|duration_read\(2) & (\logic_controller|Add2~3\ $ (GND)))
-- \logic_controller|Add2~5\ = CARRY((\logic_controller|duration_read\(2)) # (!\logic_controller|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(2),
	datad => VCC,
	cin => \logic_controller|Add2~3\,
	combout => \logic_controller|Add2~4_combout\,
	cout => \logic_controller|Add2~5\);

-- Location: LCCOMB_X29_Y25_N14
\logic_controller|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~6_combout\ = (\logic_controller|duration_read\(3) & (\logic_controller|Add2~5\ & VCC)) # (!\logic_controller|duration_read\(3) & (!\logic_controller|Add2~5\))
-- \logic_controller|Add2~7\ = CARRY((!\logic_controller|duration_read\(3) & !\logic_controller|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(3),
	datad => VCC,
	cin => \logic_controller|Add2~5\,
	combout => \logic_controller|Add2~6_combout\,
	cout => \logic_controller|Add2~7\);

-- Location: LCCOMB_X29_Y25_N16
\logic_controller|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~8_combout\ = (\logic_controller|duration_read\(4) & ((GND) # (!\logic_controller|Add2~7\))) # (!\logic_controller|duration_read\(4) & (\logic_controller|Add2~7\ $ (GND)))
-- \logic_controller|Add2~9\ = CARRY((\logic_controller|duration_read\(4)) # (!\logic_controller|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(4),
	datad => VCC,
	cin => \logic_controller|Add2~7\,
	combout => \logic_controller|Add2~8_combout\,
	cout => \logic_controller|Add2~9\);

-- Location: LCCOMB_X29_Y25_N18
\logic_controller|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~10_combout\ = (\logic_controller|duration_read\(5) & (\logic_controller|Add2~9\ & VCC)) # (!\logic_controller|duration_read\(5) & (!\logic_controller|Add2~9\))
-- \logic_controller|Add2~11\ = CARRY((!\logic_controller|duration_read\(5) & !\logic_controller|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(5),
	datad => VCC,
	cin => \logic_controller|Add2~9\,
	combout => \logic_controller|Add2~10_combout\,
	cout => \logic_controller|Add2~11\);

-- Location: LCCOMB_X29_Y25_N20
\logic_controller|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~12_combout\ = (\logic_controller|duration_read\(6) & ((GND) # (!\logic_controller|Add2~11\))) # (!\logic_controller|duration_read\(6) & (\logic_controller|Add2~11\ $ (GND)))
-- \logic_controller|Add2~13\ = CARRY((\logic_controller|duration_read\(6)) # (!\logic_controller|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(6),
	datad => VCC,
	cin => \logic_controller|Add2~11\,
	combout => \logic_controller|Add2~12_combout\,
	cout => \logic_controller|Add2~13\);

-- Location: LCCOMB_X29_Y25_N22
\logic_controller|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~14_combout\ = (\logic_controller|duration_read\(7) & (\logic_controller|Add2~13\ & VCC)) # (!\logic_controller|duration_read\(7) & (!\logic_controller|Add2~13\))
-- \logic_controller|Add2~15\ = CARRY((!\logic_controller|duration_read\(7) & !\logic_controller|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(7),
	datad => VCC,
	cin => \logic_controller|Add2~13\,
	combout => \logic_controller|Add2~14_combout\,
	cout => \logic_controller|Add2~15\);

-- Location: LCCOMB_X29_Y25_N24
\logic_controller|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~16_combout\ = (\logic_controller|duration_read\(8) & ((GND) # (!\logic_controller|Add2~15\))) # (!\logic_controller|duration_read\(8) & (\logic_controller|Add2~15\ $ (GND)))
-- \logic_controller|Add2~17\ = CARRY((\logic_controller|duration_read\(8)) # (!\logic_controller|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(8),
	datad => VCC,
	cin => \logic_controller|Add2~15\,
	combout => \logic_controller|Add2~16_combout\,
	cout => \logic_controller|Add2~17\);

-- Location: LCCOMB_X29_Y25_N26
\logic_controller|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~18_combout\ = (\logic_controller|duration_read\(9) & (\logic_controller|Add2~17\ & VCC)) # (!\logic_controller|duration_read\(9) & (!\logic_controller|Add2~17\))
-- \logic_controller|Add2~19\ = CARRY((!\logic_controller|duration_read\(9) & !\logic_controller|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(9),
	datad => VCC,
	cin => \logic_controller|Add2~17\,
	combout => \logic_controller|Add2~18_combout\,
	cout => \logic_controller|Add2~19\);

-- Location: LCCOMB_X29_Y25_N28
\logic_controller|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~20_combout\ = (\logic_controller|duration_read\(10) & ((GND) # (!\logic_controller|Add2~19\))) # (!\logic_controller|duration_read\(10) & (\logic_controller|Add2~19\ $ (GND)))
-- \logic_controller|Add2~21\ = CARRY((\logic_controller|duration_read\(10)) # (!\logic_controller|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(10),
	datad => VCC,
	cin => \logic_controller|Add2~19\,
	combout => \logic_controller|Add2~20_combout\,
	cout => \logic_controller|Add2~21\);

-- Location: LCCOMB_X29_Y25_N30
\logic_controller|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~22_combout\ = (\logic_controller|duration_read\(11) & (\logic_controller|Add2~21\ & VCC)) # (!\logic_controller|duration_read\(11) & (!\logic_controller|Add2~21\))
-- \logic_controller|Add2~23\ = CARRY((!\logic_controller|duration_read\(11) & !\logic_controller|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(11),
	datad => VCC,
	cin => \logic_controller|Add2~21\,
	combout => \logic_controller|Add2~22_combout\,
	cout => \logic_controller|Add2~23\);

-- Location: LCCOMB_X29_Y24_N0
\logic_controller|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~24_combout\ = (\logic_controller|duration_read\(12) & ((GND) # (!\logic_controller|Add2~23\))) # (!\logic_controller|duration_read\(12) & (\logic_controller|Add2~23\ $ (GND)))
-- \logic_controller|Add2~25\ = CARRY((\logic_controller|duration_read\(12)) # (!\logic_controller|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(12),
	datad => VCC,
	cin => \logic_controller|Add2~23\,
	combout => \logic_controller|Add2~24_combout\,
	cout => \logic_controller|Add2~25\);

-- Location: LCCOMB_X29_Y24_N2
\logic_controller|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~26_combout\ = (\logic_controller|duration_read\(13) & (\logic_controller|Add2~25\ & VCC)) # (!\logic_controller|duration_read\(13) & (!\logic_controller|Add2~25\))
-- \logic_controller|Add2~27\ = CARRY((!\logic_controller|duration_read\(13) & !\logic_controller|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(13),
	datad => VCC,
	cin => \logic_controller|Add2~25\,
	combout => \logic_controller|Add2~26_combout\,
	cout => \logic_controller|Add2~27\);

-- Location: LCCOMB_X29_Y24_N4
\logic_controller|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~28_combout\ = (\logic_controller|duration_read\(14) & ((GND) # (!\logic_controller|Add2~27\))) # (!\logic_controller|duration_read\(14) & (\logic_controller|Add2~27\ $ (GND)))
-- \logic_controller|Add2~29\ = CARRY((\logic_controller|duration_read\(14)) # (!\logic_controller|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(14),
	datad => VCC,
	cin => \logic_controller|Add2~27\,
	combout => \logic_controller|Add2~28_combout\,
	cout => \logic_controller|Add2~29\);

-- Location: LCCOMB_X29_Y24_N6
\logic_controller|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~30_combout\ = (\logic_controller|duration_read\(15) & (\logic_controller|Add2~29\ & VCC)) # (!\logic_controller|duration_read\(15) & (!\logic_controller|Add2~29\))
-- \logic_controller|Add2~31\ = CARRY((!\logic_controller|duration_read\(15) & !\logic_controller|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(15),
	datad => VCC,
	cin => \logic_controller|Add2~29\,
	combout => \logic_controller|Add2~30_combout\,
	cout => \logic_controller|Add2~31\);

-- Location: LCCOMB_X29_Y24_N8
\logic_controller|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~32_combout\ = (\logic_controller|duration_read\(16) & ((GND) # (!\logic_controller|Add2~31\))) # (!\logic_controller|duration_read\(16) & (\logic_controller|Add2~31\ $ (GND)))
-- \logic_controller|Add2~33\ = CARRY((\logic_controller|duration_read\(16)) # (!\logic_controller|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(16),
	datad => VCC,
	cin => \logic_controller|Add2~31\,
	combout => \logic_controller|Add2~32_combout\,
	cout => \logic_controller|Add2~33\);

-- Location: LCCOMB_X29_Y24_N10
\logic_controller|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~34_combout\ = (\logic_controller|duration_read\(17) & (\logic_controller|Add2~33\ & VCC)) # (!\logic_controller|duration_read\(17) & (!\logic_controller|Add2~33\))
-- \logic_controller|Add2~35\ = CARRY((!\logic_controller|duration_read\(17) & !\logic_controller|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(17),
	datad => VCC,
	cin => \logic_controller|Add2~33\,
	combout => \logic_controller|Add2~34_combout\,
	cout => \logic_controller|Add2~35\);

-- Location: LCCOMB_X29_Y24_N12
\logic_controller|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~36_combout\ = (\logic_controller|duration_read\(18) & ((GND) # (!\logic_controller|Add2~35\))) # (!\logic_controller|duration_read\(18) & (\logic_controller|Add2~35\ $ (GND)))
-- \logic_controller|Add2~37\ = CARRY((\logic_controller|duration_read\(18)) # (!\logic_controller|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(18),
	datad => VCC,
	cin => \logic_controller|Add2~35\,
	combout => \logic_controller|Add2~36_combout\,
	cout => \logic_controller|Add2~37\);

-- Location: LCCOMB_X29_Y24_N14
\logic_controller|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~38_combout\ = (\logic_controller|duration_read\(19) & (\logic_controller|Add2~37\ & VCC)) # (!\logic_controller|duration_read\(19) & (!\logic_controller|Add2~37\))
-- \logic_controller|Add2~39\ = CARRY((!\logic_controller|duration_read\(19) & !\logic_controller|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(19),
	datad => VCC,
	cin => \logic_controller|Add2~37\,
	combout => \logic_controller|Add2~38_combout\,
	cout => \logic_controller|Add2~39\);

-- Location: LCCOMB_X29_Y24_N16
\logic_controller|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~40_combout\ = (\logic_controller|duration_read\(20) & ((GND) # (!\logic_controller|Add2~39\))) # (!\logic_controller|duration_read\(20) & (\logic_controller|Add2~39\ $ (GND)))
-- \logic_controller|Add2~41\ = CARRY((\logic_controller|duration_read\(20)) # (!\logic_controller|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(20),
	datad => VCC,
	cin => \logic_controller|Add2~39\,
	combout => \logic_controller|Add2~40_combout\,
	cout => \logic_controller|Add2~41\);

-- Location: LCCOMB_X29_Y24_N18
\logic_controller|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~42_combout\ = (\logic_controller|duration_read\(21) & (\logic_controller|Add2~41\ & VCC)) # (!\logic_controller|duration_read\(21) & (!\logic_controller|Add2~41\))
-- \logic_controller|Add2~43\ = CARRY((!\logic_controller|duration_read\(21) & !\logic_controller|Add2~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(21),
	datad => VCC,
	cin => \logic_controller|Add2~41\,
	combout => \logic_controller|Add2~42_combout\,
	cout => \logic_controller|Add2~43\);

-- Location: LCCOMB_X29_Y24_N20
\logic_controller|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~44_combout\ = (\logic_controller|duration_read\(22) & ((GND) # (!\logic_controller|Add2~43\))) # (!\logic_controller|duration_read\(22) & (\logic_controller|Add2~43\ $ (GND)))
-- \logic_controller|Add2~45\ = CARRY((\logic_controller|duration_read\(22)) # (!\logic_controller|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration_read\(22),
	datad => VCC,
	cin => \logic_controller|Add2~43\,
	combout => \logic_controller|Add2~44_combout\,
	cout => \logic_controller|Add2~45\);

-- Location: LCCOMB_X30_Y25_N10
\logic_controller|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~0_combout\ = (\logic_controller|Add2~2_combout\ & (\logic_controller|Equal0~4_combout\ $ (VCC))) # (!\logic_controller|Add2~2_combout\ & (\logic_controller|Equal0~4_combout\ & VCC))
-- \logic_controller|Add1~1\ = CARRY((\logic_controller|Add2~2_combout\ & \logic_controller|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~2_combout\,
	datab => \logic_controller|Equal0~4_combout\,
	datad => VCC,
	combout => \logic_controller|Add1~0_combout\,
	cout => \logic_controller|Add1~1\);

-- Location: LCCOMB_X30_Y25_N12
\logic_controller|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~2_combout\ = (\logic_controller|Add2~4_combout\ & (!\logic_controller|Add1~1\)) # (!\logic_controller|Add2~4_combout\ & ((\logic_controller|Add1~1\) # (GND)))
-- \logic_controller|Add1~3\ = CARRY((!\logic_controller|Add1~1\) # (!\logic_controller|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~4_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~1\,
	combout => \logic_controller|Add1~2_combout\,
	cout => \logic_controller|Add1~3\);

-- Location: LCCOMB_X30_Y25_N14
\logic_controller|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~4_combout\ = (\logic_controller|Add2~6_combout\ & (\logic_controller|Add1~3\ $ (GND))) # (!\logic_controller|Add2~6_combout\ & (!\logic_controller|Add1~3\ & VCC))
-- \logic_controller|Add1~5\ = CARRY((\logic_controller|Add2~6_combout\ & !\logic_controller|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~6_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~3\,
	combout => \logic_controller|Add1~4_combout\,
	cout => \logic_controller|Add1~5\);

-- Location: LCCOMB_X30_Y25_N16
\logic_controller|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~6_combout\ = (\logic_controller|Add2~8_combout\ & (!\logic_controller|Add1~5\)) # (!\logic_controller|Add2~8_combout\ & ((\logic_controller|Add1~5\) # (GND)))
-- \logic_controller|Add1~7\ = CARRY((!\logic_controller|Add1~5\) # (!\logic_controller|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~8_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~5\,
	combout => \logic_controller|Add1~6_combout\,
	cout => \logic_controller|Add1~7\);

-- Location: LCCOMB_X30_Y25_N18
\logic_controller|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~8_combout\ = (\logic_controller|Add2~10_combout\ & (\logic_controller|Add1~7\ $ (GND))) # (!\logic_controller|Add2~10_combout\ & (!\logic_controller|Add1~7\ & VCC))
-- \logic_controller|Add1~9\ = CARRY((\logic_controller|Add2~10_combout\ & !\logic_controller|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~10_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~7\,
	combout => \logic_controller|Add1~8_combout\,
	cout => \logic_controller|Add1~9\);

-- Location: LCCOMB_X30_Y25_N20
\logic_controller|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~10_combout\ = (\logic_controller|Add2~12_combout\ & (!\logic_controller|Add1~9\)) # (!\logic_controller|Add2~12_combout\ & ((\logic_controller|Add1~9\) # (GND)))
-- \logic_controller|Add1~11\ = CARRY((!\logic_controller|Add1~9\) # (!\logic_controller|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~12_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~9\,
	combout => \logic_controller|Add1~10_combout\,
	cout => \logic_controller|Add1~11\);

-- Location: LCCOMB_X30_Y25_N22
\logic_controller|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~12_combout\ = (\logic_controller|Add2~14_combout\ & (\logic_controller|Add1~11\ $ (GND))) # (!\logic_controller|Add2~14_combout\ & (!\logic_controller|Add1~11\ & VCC))
-- \logic_controller|Add1~13\ = CARRY((\logic_controller|Add2~14_combout\ & !\logic_controller|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~14_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~11\,
	combout => \logic_controller|Add1~12_combout\,
	cout => \logic_controller|Add1~13\);

-- Location: LCCOMB_X30_Y25_N24
\logic_controller|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~14_combout\ = (\logic_controller|Add2~16_combout\ & (!\logic_controller|Add1~13\)) # (!\logic_controller|Add2~16_combout\ & ((\logic_controller|Add1~13\) # (GND)))
-- \logic_controller|Add1~15\ = CARRY((!\logic_controller|Add1~13\) # (!\logic_controller|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~16_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~13\,
	combout => \logic_controller|Add1~14_combout\,
	cout => \logic_controller|Add1~15\);

-- Location: LCCOMB_X30_Y25_N26
\logic_controller|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~16_combout\ = (\logic_controller|Add2~18_combout\ & (\logic_controller|Add1~15\ $ (GND))) # (!\logic_controller|Add2~18_combout\ & (!\logic_controller|Add1~15\ & VCC))
-- \logic_controller|Add1~17\ = CARRY((\logic_controller|Add2~18_combout\ & !\logic_controller|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~18_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~15\,
	combout => \logic_controller|Add1~16_combout\,
	cout => \logic_controller|Add1~17\);

-- Location: LCCOMB_X30_Y25_N28
\logic_controller|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~18_combout\ = (\logic_controller|Add2~20_combout\ & (!\logic_controller|Add1~17\)) # (!\logic_controller|Add2~20_combout\ & ((\logic_controller|Add1~17\) # (GND)))
-- \logic_controller|Add1~19\ = CARRY((!\logic_controller|Add1~17\) # (!\logic_controller|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~20_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~17\,
	combout => \logic_controller|Add1~18_combout\,
	cout => \logic_controller|Add1~19\);

-- Location: LCCOMB_X30_Y25_N30
\logic_controller|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~20_combout\ = (\logic_controller|Add2~22_combout\ & (\logic_controller|Add1~19\ $ (GND))) # (!\logic_controller|Add2~22_combout\ & (!\logic_controller|Add1~19\ & VCC))
-- \logic_controller|Add1~21\ = CARRY((\logic_controller|Add2~22_combout\ & !\logic_controller|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~22_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~19\,
	combout => \logic_controller|Add1~20_combout\,
	cout => \logic_controller|Add1~21\);

-- Location: LCCOMB_X30_Y24_N0
\logic_controller|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~22_combout\ = (\logic_controller|Add2~24_combout\ & (!\logic_controller|Add1~21\)) # (!\logic_controller|Add2~24_combout\ & ((\logic_controller|Add1~21\) # (GND)))
-- \logic_controller|Add1~23\ = CARRY((!\logic_controller|Add1~21\) # (!\logic_controller|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~24_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~21\,
	combout => \logic_controller|Add1~22_combout\,
	cout => \logic_controller|Add1~23\);

-- Location: LCCOMB_X30_Y24_N2
\logic_controller|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~24_combout\ = (\logic_controller|Add2~26_combout\ & (\logic_controller|Add1~23\ $ (GND))) # (!\logic_controller|Add2~26_combout\ & (!\logic_controller|Add1~23\ & VCC))
-- \logic_controller|Add1~25\ = CARRY((\logic_controller|Add2~26_combout\ & !\logic_controller|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~26_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~23\,
	combout => \logic_controller|Add1~24_combout\,
	cout => \logic_controller|Add1~25\);

-- Location: LCCOMB_X30_Y24_N4
\logic_controller|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~26_combout\ = (\logic_controller|Add2~28_combout\ & (!\logic_controller|Add1~25\)) # (!\logic_controller|Add2~28_combout\ & ((\logic_controller|Add1~25\) # (GND)))
-- \logic_controller|Add1~27\ = CARRY((!\logic_controller|Add1~25\) # (!\logic_controller|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~28_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~25\,
	combout => \logic_controller|Add1~26_combout\,
	cout => \logic_controller|Add1~27\);

-- Location: LCCOMB_X30_Y24_N6
\logic_controller|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~28_combout\ = (\logic_controller|Add2~30_combout\ & (\logic_controller|Add1~27\ $ (GND))) # (!\logic_controller|Add2~30_combout\ & (!\logic_controller|Add1~27\ & VCC))
-- \logic_controller|Add1~29\ = CARRY((\logic_controller|Add2~30_combout\ & !\logic_controller|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~30_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~27\,
	combout => \logic_controller|Add1~28_combout\,
	cout => \logic_controller|Add1~29\);

-- Location: LCCOMB_X30_Y24_N8
\logic_controller|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~30_combout\ = (\logic_controller|Add2~32_combout\ & (!\logic_controller|Add1~29\)) # (!\logic_controller|Add2~32_combout\ & ((\logic_controller|Add1~29\) # (GND)))
-- \logic_controller|Add1~31\ = CARRY((!\logic_controller|Add1~29\) # (!\logic_controller|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~32_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~29\,
	combout => \logic_controller|Add1~30_combout\,
	cout => \logic_controller|Add1~31\);

-- Location: LCCOMB_X30_Y24_N10
\logic_controller|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~32_combout\ = (\logic_controller|Add2~34_combout\ & (\logic_controller|Add1~31\ $ (GND))) # (!\logic_controller|Add2~34_combout\ & (!\logic_controller|Add1~31\ & VCC))
-- \logic_controller|Add1~33\ = CARRY((\logic_controller|Add2~34_combout\ & !\logic_controller|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~34_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~31\,
	combout => \logic_controller|Add1~32_combout\,
	cout => \logic_controller|Add1~33\);

-- Location: LCCOMB_X30_Y24_N12
\logic_controller|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~34_combout\ = (\logic_controller|Add2~36_combout\ & (!\logic_controller|Add1~33\)) # (!\logic_controller|Add2~36_combout\ & ((\logic_controller|Add1~33\) # (GND)))
-- \logic_controller|Add1~35\ = CARRY((!\logic_controller|Add1~33\) # (!\logic_controller|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~36_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~33\,
	combout => \logic_controller|Add1~34_combout\,
	cout => \logic_controller|Add1~35\);

-- Location: LCCOMB_X30_Y24_N14
\logic_controller|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~37_combout\ = (\logic_controller|Add2~38_combout\ & (\logic_controller|Add1~35\ $ (GND))) # (!\logic_controller|Add2~38_combout\ & (!\logic_controller|Add1~35\ & VCC))
-- \logic_controller|Add1~38\ = CARRY((\logic_controller|Add2~38_combout\ & !\logic_controller|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~38_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~35\,
	combout => \logic_controller|Add1~37_combout\,
	cout => \logic_controller|Add1~38\);

-- Location: LCCOMB_X30_Y24_N16
\logic_controller|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~40_combout\ = (\logic_controller|Add2~40_combout\ & (!\logic_controller|Add1~38\)) # (!\logic_controller|Add2~40_combout\ & ((\logic_controller|Add1~38\) # (GND)))
-- \logic_controller|Add1~41\ = CARRY((!\logic_controller|Add1~38\) # (!\logic_controller|Add2~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add2~40_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~38\,
	combout => \logic_controller|Add1~40_combout\,
	cout => \logic_controller|Add1~41\);

-- Location: LCCOMB_X30_Y24_N18
\logic_controller|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~43_combout\ = (\logic_controller|Add2~42_combout\ & (\logic_controller|Add1~41\ $ (GND))) # (!\logic_controller|Add2~42_combout\ & (!\logic_controller|Add1~41\ & VCC))
-- \logic_controller|Add1~44\ = CARRY((\logic_controller|Add2~42_combout\ & !\logic_controller|Add1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~42_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~41\,
	combout => \logic_controller|Add1~43_combout\,
	cout => \logic_controller|Add1~44\);

-- Location: LCCOMB_X30_Y24_N20
\logic_controller|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~46_combout\ = (\logic_controller|Add2~44_combout\ & (!\logic_controller|Add1~44\)) # (!\logic_controller|Add2~44_combout\ & ((\logic_controller|Add1~44\) # (GND)))
-- \logic_controller|Add1~47\ = CARRY((!\logic_controller|Add1~44\) # (!\logic_controller|Add2~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add2~44_combout\,
	datad => VCC,
	cin => \logic_controller|Add1~44\,
	combout => \logic_controller|Add1~46_combout\,
	cout => \logic_controller|Add1~47\);

-- Location: FF_X29_Y24_N23
\logic_controller|duration_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(15),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(23));

-- Location: LCCOMB_X29_Y24_N22
\logic_controller|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add2~46_combout\ = \logic_controller|duration_read\(23) $ (!\logic_controller|Add2~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration_read\(23),
	cin => \logic_controller|Add2~45\,
	combout => \logic_controller|Add2~46_combout\);

-- Location: LCCOMB_X30_Y24_N22
\logic_controller|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~48_combout\ = \logic_controller|Add1~47\ $ (!\logic_controller|Add2~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \logic_controller|Add2~46_combout\,
	cin => \logic_controller|Add1~47\,
	combout => \logic_controller|Add1~48_combout\);

-- Location: LCCOMB_X31_Y24_N4
\logic_controller|Add1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~67_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~48_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add1~48_combout\,
	datac => \logic_controller|duration\(23),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~67_combout\);

-- Location: LCCOMB_X32_Y25_N8
\logic_controller|duration[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[0]~24_combout\ = (\logic_controller|Selector59~0_combout\ & (\logic_controller|Selector35~0_combout\ $ (VCC))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Selector35~0_combout\ & VCC))
-- \logic_controller|duration[0]~25\ = CARRY((\logic_controller|Selector59~0_combout\ & \logic_controller|Selector35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Selector35~0_combout\,
	datad => VCC,
	combout => \logic_controller|duration[0]~24_combout\,
	cout => \logic_controller|duration[0]~25\);

-- Location: LCCOMB_X31_Y26_N14
\logic_controller|ADC_active~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|ADC_active~0_combout\ = (\button1~input_o\ & \logic_controller|run_state.RUNNING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \button1~input_o\,
	datad => \logic_controller|run_state.RUNNING~q\,
	combout => \logic_controller|ADC_active~0_combout\);

-- Location: FF_X32_Y25_N9
\logic_controller|duration[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[0]~24_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(0));

-- Location: LCCOMB_X32_Y25_N2
\logic_controller|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector35~0_combout\ = (\logic_controller|read_mode.DONE~q\ & (((\logic_controller|Add2~0_combout\)))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|Selector32~7_combout\ & ((\logic_controller|duration\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector32~7_combout\,
	datab => \logic_controller|Add2~0_combout\,
	datac => \logic_controller|duration\(0),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Selector35~0_combout\);

-- Location: LCCOMB_X32_Y25_N10
\logic_controller|duration[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[1]~26_combout\ = (\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~58_combout\ & (\logic_controller|duration[0]~25\ & VCC)) # (!\logic_controller|Add1~58_combout\ & (!\logic_controller|duration[0]~25\)))) # 
-- (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~58_combout\ & (!\logic_controller|duration[0]~25\)) # (!\logic_controller|Add1~58_combout\ & ((\logic_controller|duration[0]~25\) # (GND)))))
-- \logic_controller|duration[1]~27\ = CARRY((\logic_controller|Selector59~0_combout\ & (!\logic_controller|Add1~58_combout\ & !\logic_controller|duration[0]~25\)) # (!\logic_controller|Selector59~0_combout\ & ((!\logic_controller|duration[0]~25\) # 
-- (!\logic_controller|Add1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~58_combout\,
	datad => VCC,
	cin => \logic_controller|duration[0]~25\,
	combout => \logic_controller|duration[1]~26_combout\,
	cout => \logic_controller|duration[1]~27\);

-- Location: FF_X32_Y25_N11
\logic_controller|duration[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[1]~26_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(1));

-- Location: LCCOMB_X31_Y25_N30
\logic_controller|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~0_combout\ = ((\logic_controller|duration\(2)) # ((\logic_controller|duration\(1)) # (\logic_controller|duration\(3)))) # (!\logic_controller|read_mode.READ_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_mode.READ_2~q\,
	datab => \logic_controller|duration\(2),
	datac => \logic_controller|duration\(1),
	datad => \logic_controller|duration\(3),
	combout => \logic_controller|Selector32~0_combout\);

-- Location: LCCOMB_X30_Y25_N6
\logic_controller|Selector32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~2_combout\ = (\logic_controller|duration\(9)) # ((\logic_controller|duration\(11)) # ((\logic_controller|duration\(10)) # (\logic_controller|duration\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(9),
	datab => \logic_controller|duration\(11),
	datac => \logic_controller|duration\(10),
	datad => \logic_controller|duration\(8),
	combout => \logic_controller|Selector32~2_combout\);

-- Location: LCCOMB_X32_Y25_N0
\logic_controller|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~1_combout\ = (\logic_controller|duration\(5)) # ((\logic_controller|duration\(6)) # ((\logic_controller|duration\(7)) # (\logic_controller|duration\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(5),
	datab => \logic_controller|duration\(6),
	datac => \logic_controller|duration\(7),
	datad => \logic_controller|duration\(4),
	combout => \logic_controller|Selector32~1_combout\);

-- Location: LCCOMB_X32_Y24_N26
\logic_controller|Selector32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~3_combout\ = (\logic_controller|duration\(15)) # ((\logic_controller|duration\(13)) # ((\logic_controller|duration\(14)) # (\logic_controller|duration\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(15),
	datab => \logic_controller|duration\(13),
	datac => \logic_controller|duration\(14),
	datad => \logic_controller|duration\(12),
	combout => \logic_controller|Selector32~3_combout\);

-- Location: LCCOMB_X31_Y25_N8
\logic_controller|Selector32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~4_combout\ = (\logic_controller|Selector32~0_combout\) # ((\logic_controller|Selector32~2_combout\) # ((\logic_controller|Selector32~1_combout\) # (\logic_controller|Selector32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector32~0_combout\,
	datab => \logic_controller|Selector32~2_combout\,
	datac => \logic_controller|Selector32~1_combout\,
	datad => \logic_controller|Selector32~3_combout\,
	combout => \logic_controller|Selector32~4_combout\);

-- Location: LCCOMB_X32_Y24_N14
\logic_controller|duration[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[19]~62_combout\ = (\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~39_combout\ & (\logic_controller|duration[18]~61\ & VCC)) # (!\logic_controller|Add1~39_combout\ & (!\logic_controller|duration[18]~61\)))) # 
-- (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~39_combout\ & (!\logic_controller|duration[18]~61\)) # (!\logic_controller|Add1~39_combout\ & ((\logic_controller|duration[18]~61\) # (GND)))))
-- \logic_controller|duration[19]~63\ = CARRY((\logic_controller|Selector59~0_combout\ & (!\logic_controller|Add1~39_combout\ & !\logic_controller|duration[18]~61\)) # (!\logic_controller|Selector59~0_combout\ & ((!\logic_controller|duration[18]~61\) # 
-- (!\logic_controller|Add1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~39_combout\,
	datad => VCC,
	cin => \logic_controller|duration[18]~61\,
	combout => \logic_controller|duration[19]~62_combout\,
	cout => \logic_controller|duration[19]~63\);

-- Location: FF_X32_Y24_N15
\logic_controller|duration[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[19]~62_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(19));

-- Location: LCCOMB_X31_Y24_N8
\logic_controller|Selector32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~5_combout\ = (\logic_controller|duration\(17)) # ((\logic_controller|duration\(18)) # ((\logic_controller|duration\(16)) # (\logic_controller|duration\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(17),
	datab => \logic_controller|duration\(18),
	datac => \logic_controller|duration\(16),
	datad => \logic_controller|duration\(19),
	combout => \logic_controller|Selector32~5_combout\);

-- Location: LCCOMB_X31_Y24_N10
\logic_controller|Selector32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~6_combout\ = (\logic_controller|duration\(23)) # ((\logic_controller|duration\(21)) # ((\logic_controller|duration\(22)) # (\logic_controller|duration\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(23),
	datab => \logic_controller|duration\(21),
	datac => \logic_controller|duration\(22),
	datad => \logic_controller|duration\(20),
	combout => \logic_controller|Selector32~6_combout\);

-- Location: LCCOMB_X31_Y24_N20
\logic_controller|Selector32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector32~7_combout\ = (\logic_controller|Selector32~4_combout\) # ((\logic_controller|Selector32~5_combout\) # (\logic_controller|Selector32~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector32~4_combout\,
	datab => \logic_controller|Selector32~5_combout\,
	datad => \logic_controller|Selector32~6_combout\,
	combout => \logic_controller|Selector32~7_combout\);

-- Location: LCCOMB_X31_Y25_N18
\logic_controller|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~58_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~0_combout\)) # (!\logic_controller|read_mode.DONE~q\ & (((\logic_controller|duration\(1)) # (!\logic_controller|Selector32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~0_combout\,
	datab => \logic_controller|Selector32~7_combout\,
	datac => \logic_controller|duration\(1),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~58_combout\);

-- Location: LCCOMB_X32_Y25_N12
\logic_controller|duration[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[2]~28_combout\ = ((\logic_controller|Selector59~0_combout\ $ (\logic_controller|Add1~59_combout\ $ (!\logic_controller|duration[1]~27\)))) # (GND)
-- \logic_controller|duration[2]~29\ = CARRY((\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~59_combout\) # (!\logic_controller|duration[1]~27\))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Add1~59_combout\ & 
-- !\logic_controller|duration[1]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~59_combout\,
	datad => VCC,
	cin => \logic_controller|duration[1]~27\,
	combout => \logic_controller|duration[2]~28_combout\,
	cout => \logic_controller|duration[2]~29\);

-- Location: FF_X32_Y25_N13
\logic_controller|duration[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[2]~28_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(2));

-- Location: LCCOMB_X31_Y25_N12
\logic_controller|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~59_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~2_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~2_combout\,
	datab => \logic_controller|duration\(2),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~59_combout\);

-- Location: LCCOMB_X32_Y25_N14
\logic_controller|duration[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[3]~30_combout\ = (\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~61_combout\ & (\logic_controller|duration[2]~29\ & VCC)) # (!\logic_controller|Add1~61_combout\ & (!\logic_controller|duration[2]~29\)))) # 
-- (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~61_combout\ & (!\logic_controller|duration[2]~29\)) # (!\logic_controller|Add1~61_combout\ & ((\logic_controller|duration[2]~29\) # (GND)))))
-- \logic_controller|duration[3]~31\ = CARRY((\logic_controller|Selector59~0_combout\ & (!\logic_controller|Add1~61_combout\ & !\logic_controller|duration[2]~29\)) # (!\logic_controller|Selector59~0_combout\ & ((!\logic_controller|duration[2]~29\) # 
-- (!\logic_controller|Add1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~61_combout\,
	datad => VCC,
	cin => \logic_controller|duration[2]~29\,
	combout => \logic_controller|duration[3]~30_combout\,
	cout => \logic_controller|duration[3]~31\);

-- Location: FF_X32_Y25_N15
\logic_controller|duration[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[3]~30_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(3));

-- Location: LCCOMB_X31_Y25_N16
\logic_controller|Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~61_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~4_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~4_combout\,
	datac => \logic_controller|duration\(3),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~61_combout\);

-- Location: LCCOMB_X32_Y25_N16
\logic_controller|duration[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[4]~32_combout\ = ((\logic_controller|Selector59~0_combout\ $ (\logic_controller|Add1~60_combout\ $ (!\logic_controller|duration[3]~31\)))) # (GND)
-- \logic_controller|duration[4]~33\ = CARRY((\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~60_combout\) # (!\logic_controller|duration[3]~31\))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Add1~60_combout\ & 
-- !\logic_controller|duration[3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~60_combout\,
	datad => VCC,
	cin => \logic_controller|duration[3]~31\,
	combout => \logic_controller|duration[4]~32_combout\,
	cout => \logic_controller|duration[4]~33\);

-- Location: FF_X32_Y25_N17
\logic_controller|duration[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[4]~32_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(4));

-- Location: LCCOMB_X31_Y25_N6
\logic_controller|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~60_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~6_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|Add1~6_combout\,
	datad => \logic_controller|duration\(4),
	combout => \logic_controller|Add1~60_combout\);

-- Location: LCCOMB_X32_Y25_N18
\logic_controller|duration[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[5]~34_combout\ = (\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~66_combout\ & (\logic_controller|duration[4]~33\ & VCC)) # (!\logic_controller|Add1~66_combout\ & (!\logic_controller|duration[4]~33\)))) # 
-- (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~66_combout\ & (!\logic_controller|duration[4]~33\)) # (!\logic_controller|Add1~66_combout\ & ((\logic_controller|duration[4]~33\) # (GND)))))
-- \logic_controller|duration[5]~35\ = CARRY((\logic_controller|Selector59~0_combout\ & (!\logic_controller|Add1~66_combout\ & !\logic_controller|duration[4]~33\)) # (!\logic_controller|Selector59~0_combout\ & ((!\logic_controller|duration[4]~33\) # 
-- (!\logic_controller|Add1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~66_combout\,
	datad => VCC,
	cin => \logic_controller|duration[4]~33\,
	combout => \logic_controller|duration[5]~34_combout\,
	cout => \logic_controller|duration[5]~35\);

-- Location: FF_X32_Y25_N19
\logic_controller|duration[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[5]~34_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(5));

-- Location: LCCOMB_X31_Y25_N4
\logic_controller|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~66_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|Add1~8_combout\))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|duration\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(5),
	datab => \logic_controller|Add1~8_combout\,
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~66_combout\);

-- Location: LCCOMB_X32_Y25_N20
\logic_controller|duration[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[6]~36_combout\ = ((\logic_controller|Add1~54_combout\ $ (\logic_controller|Selector59~0_combout\ $ (!\logic_controller|duration[5]~35\)))) # (GND)
-- \logic_controller|duration[6]~37\ = CARRY((\logic_controller|Add1~54_combout\ & ((\logic_controller|Selector59~0_combout\) # (!\logic_controller|duration[5]~35\))) # (!\logic_controller|Add1~54_combout\ & (\logic_controller|Selector59~0_combout\ & 
-- !\logic_controller|duration[5]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~54_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[5]~35\,
	combout => \logic_controller|duration[6]~36_combout\,
	cout => \logic_controller|duration[6]~37\);

-- Location: FF_X32_Y25_N21
\logic_controller|duration[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[6]~36_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(6));

-- Location: LCCOMB_X31_Y25_N0
\logic_controller|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~54_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~10_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add1~10_combout\,
	datac => \logic_controller|duration\(6),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~54_combout\);

-- Location: LCCOMB_X32_Y25_N22
\logic_controller|duration[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[7]~38_combout\ = (\logic_controller|Add1~55_combout\ & ((\logic_controller|Selector59~0_combout\ & (\logic_controller|duration[6]~37\ & VCC)) # (!\logic_controller|Selector59~0_combout\ & (!\logic_controller|duration[6]~37\)))) 
-- # (!\logic_controller|Add1~55_combout\ & ((\logic_controller|Selector59~0_combout\ & (!\logic_controller|duration[6]~37\)) # (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|duration[6]~37\) # (GND)))))
-- \logic_controller|duration[7]~39\ = CARRY((\logic_controller|Add1~55_combout\ & (!\logic_controller|Selector59~0_combout\ & !\logic_controller|duration[6]~37\)) # (!\logic_controller|Add1~55_combout\ & ((!\logic_controller|duration[6]~37\) # 
-- (!\logic_controller|Selector59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~55_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[6]~37\,
	combout => \logic_controller|duration[7]~38_combout\,
	cout => \logic_controller|duration[7]~39\);

-- Location: FF_X32_Y25_N23
\logic_controller|duration[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[7]~38_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(7));

-- Location: LCCOMB_X31_Y25_N10
\logic_controller|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~55_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~12_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add1~12_combout\,
	datac => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|duration\(7),
	combout => \logic_controller|Add1~55_combout\);

-- Location: LCCOMB_X32_Y25_N24
\logic_controller|duration[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[8]~40_combout\ = ((\logic_controller|Add1~56_combout\ $ (\logic_controller|Selector59~0_combout\ $ (!\logic_controller|duration[7]~39\)))) # (GND)
-- \logic_controller|duration[8]~41\ = CARRY((\logic_controller|Add1~56_combout\ & ((\logic_controller|Selector59~0_combout\) # (!\logic_controller|duration[7]~39\))) # (!\logic_controller|Add1~56_combout\ & (\logic_controller|Selector59~0_combout\ & 
-- !\logic_controller|duration[7]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~56_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[7]~39\,
	combout => \logic_controller|duration[8]~40_combout\,
	cout => \logic_controller|duration[8]~41\);

-- Location: FF_X32_Y25_N25
\logic_controller|duration[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[8]~40_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(8));

-- Location: LCCOMB_X30_Y25_N2
\logic_controller|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~56_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~14_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add1~14_combout\,
	datac => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|duration\(8),
	combout => \logic_controller|Add1~56_combout\);

-- Location: LCCOMB_X32_Y25_N26
\logic_controller|duration[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[9]~42_combout\ = (\logic_controller|Add1~57_combout\ & ((\logic_controller|Selector59~0_combout\ & (\logic_controller|duration[8]~41\ & VCC)) # (!\logic_controller|Selector59~0_combout\ & (!\logic_controller|duration[8]~41\)))) 
-- # (!\logic_controller|Add1~57_combout\ & ((\logic_controller|Selector59~0_combout\ & (!\logic_controller|duration[8]~41\)) # (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|duration[8]~41\) # (GND)))))
-- \logic_controller|duration[9]~43\ = CARRY((\logic_controller|Add1~57_combout\ & (!\logic_controller|Selector59~0_combout\ & !\logic_controller|duration[8]~41\)) # (!\logic_controller|Add1~57_combout\ & ((!\logic_controller|duration[8]~41\) # 
-- (!\logic_controller|Selector59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~57_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[8]~41\,
	combout => \logic_controller|duration[9]~42_combout\,
	cout => \logic_controller|duration[9]~43\);

-- Location: FF_X32_Y25_N27
\logic_controller|duration[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[9]~42_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(9));

-- Location: LCCOMB_X30_Y25_N4
\logic_controller|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~57_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~16_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~16_combout\,
	datac => \logic_controller|duration\(9),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~57_combout\);

-- Location: LCCOMB_X32_Y25_N28
\logic_controller|duration[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[10]~44_combout\ = ((\logic_controller|Add1~62_combout\ $ (\logic_controller|Selector59~0_combout\ $ (!\logic_controller|duration[9]~43\)))) # (GND)
-- \logic_controller|duration[10]~45\ = CARRY((\logic_controller|Add1~62_combout\ & ((\logic_controller|Selector59~0_combout\) # (!\logic_controller|duration[9]~43\))) # (!\logic_controller|Add1~62_combout\ & (\logic_controller|Selector59~0_combout\ & 
-- !\logic_controller|duration[9]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~62_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[9]~43\,
	combout => \logic_controller|duration[10]~44_combout\,
	cout => \logic_controller|duration[10]~45\);

-- Location: FF_X32_Y25_N29
\logic_controller|duration[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[10]~44_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(10));

-- Location: LCCOMB_X30_Y25_N0
\logic_controller|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~62_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|Add1~18_combout\))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|duration\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(10),
	datab => \logic_controller|Add1~18_combout\,
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~62_combout\);

-- Location: LCCOMB_X32_Y25_N30
\logic_controller|duration[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[11]~46_combout\ = (\logic_controller|Add1~52_combout\ & ((\logic_controller|Selector59~0_combout\ & (\logic_controller|duration[10]~45\ & VCC)) # (!\logic_controller|Selector59~0_combout\ & 
-- (!\logic_controller|duration[10]~45\)))) # (!\logic_controller|Add1~52_combout\ & ((\logic_controller|Selector59~0_combout\ & (!\logic_controller|duration[10]~45\)) # (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|duration[10]~45\) # 
-- (GND)))))
-- \logic_controller|duration[11]~47\ = CARRY((\logic_controller|Add1~52_combout\ & (!\logic_controller|Selector59~0_combout\ & !\logic_controller|duration[10]~45\)) # (!\logic_controller|Add1~52_combout\ & ((!\logic_controller|duration[10]~45\) # 
-- (!\logic_controller|Selector59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~52_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[10]~45\,
	combout => \logic_controller|duration[11]~46_combout\,
	cout => \logic_controller|duration[11]~47\);

-- Location: FF_X32_Y25_N31
\logic_controller|duration[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[11]~46_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(11));

-- Location: LCCOMB_X30_Y25_N8
\logic_controller|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~52_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~20_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|Add1~20_combout\,
	datad => \logic_controller|duration\(11),
	combout => \logic_controller|Add1~52_combout\);

-- Location: LCCOMB_X32_Y24_N0
\logic_controller|duration[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[12]~48_combout\ = ((\logic_controller|Selector59~0_combout\ $ (\logic_controller|Add1~53_combout\ $ (!\logic_controller|duration[11]~47\)))) # (GND)
-- \logic_controller|duration[12]~49\ = CARRY((\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~53_combout\) # (!\logic_controller|duration[11]~47\))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Add1~53_combout\ & 
-- !\logic_controller|duration[11]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~53_combout\,
	datad => VCC,
	cin => \logic_controller|duration[11]~47\,
	combout => \logic_controller|duration[12]~48_combout\,
	cout => \logic_controller|duration[12]~49\);

-- Location: FF_X32_Y24_N1
\logic_controller|duration[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[12]~48_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(12));

-- Location: LCCOMB_X30_Y24_N26
\logic_controller|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~53_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~22_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add1~22_combout\,
	datac => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|duration\(12),
	combout => \logic_controller|Add1~53_combout\);

-- Location: LCCOMB_X32_Y24_N2
\logic_controller|duration[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[13]~50_combout\ = (\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~64_combout\ & (\logic_controller|duration[12]~49\ & VCC)) # (!\logic_controller|Add1~64_combout\ & (!\logic_controller|duration[12]~49\)))) # 
-- (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~64_combout\ & (!\logic_controller|duration[12]~49\)) # (!\logic_controller|Add1~64_combout\ & ((\logic_controller|duration[12]~49\) # (GND)))))
-- \logic_controller|duration[13]~51\ = CARRY((\logic_controller|Selector59~0_combout\ & (!\logic_controller|Add1~64_combout\ & !\logic_controller|duration[12]~49\)) # (!\logic_controller|Selector59~0_combout\ & ((!\logic_controller|duration[12]~49\) # 
-- (!\logic_controller|Add1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~64_combout\,
	datad => VCC,
	cin => \logic_controller|duration[12]~49\,
	combout => \logic_controller|duration[13]~50_combout\,
	cout => \logic_controller|duration[13]~51\);

-- Location: FF_X32_Y24_N3
\logic_controller|duration[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[13]~50_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(13));

-- Location: LCCOMB_X32_Y24_N30
\logic_controller|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~64_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~24_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|Add1~24_combout\,
	datad => \logic_controller|duration\(13),
	combout => \logic_controller|Add1~64_combout\);

-- Location: LCCOMB_X32_Y24_N4
\logic_controller|duration[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[14]~52_combout\ = ((\logic_controller|Selector59~0_combout\ $ (\logic_controller|Add1~63_combout\ $ (!\logic_controller|duration[13]~51\)))) # (GND)
-- \logic_controller|duration[14]~53\ = CARRY((\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~63_combout\) # (!\logic_controller|duration[13]~51\))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Add1~63_combout\ & 
-- !\logic_controller|duration[13]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~63_combout\,
	datad => VCC,
	cin => \logic_controller|duration[13]~51\,
	combout => \logic_controller|duration[14]~52_combout\,
	cout => \logic_controller|duration[14]~53\);

-- Location: FF_X32_Y24_N5
\logic_controller|duration[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[14]~52_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(14));

-- Location: LCCOMB_X32_Y24_N28
\logic_controller|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~63_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~26_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~26_combout\,
	datac => \logic_controller|duration\(14),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~63_combout\);

-- Location: LCCOMB_X32_Y24_N6
\logic_controller|duration[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[15]~54_combout\ = (\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~50_combout\ & (\logic_controller|duration[14]~53\ & VCC)) # (!\logic_controller|Add1~50_combout\ & (!\logic_controller|duration[14]~53\)))) # 
-- (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~50_combout\ & (!\logic_controller|duration[14]~53\)) # (!\logic_controller|Add1~50_combout\ & ((\logic_controller|duration[14]~53\) # (GND)))))
-- \logic_controller|duration[15]~55\ = CARRY((\logic_controller|Selector59~0_combout\ & (!\logic_controller|Add1~50_combout\ & !\logic_controller|duration[14]~53\)) # (!\logic_controller|Selector59~0_combout\ & ((!\logic_controller|duration[14]~53\) # 
-- (!\logic_controller|Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~50_combout\,
	datad => VCC,
	cin => \logic_controller|duration[14]~53\,
	combout => \logic_controller|duration[15]~54_combout\,
	cout => \logic_controller|duration[15]~55\);

-- Location: FF_X32_Y24_N7
\logic_controller|duration[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[15]~54_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(15));

-- Location: LCCOMB_X30_Y24_N24
\logic_controller|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~50_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~28_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~28_combout\,
	datac => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|duration\(15),
	combout => \logic_controller|Add1~50_combout\);

-- Location: LCCOMB_X32_Y24_N8
\logic_controller|duration[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[16]~56_combout\ = ((\logic_controller|Selector59~0_combout\ $ (\logic_controller|Add1~51_combout\ $ (!\logic_controller|duration[15]~55\)))) # (GND)
-- \logic_controller|duration[16]~57\ = CARRY((\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~51_combout\) # (!\logic_controller|duration[15]~55\))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Add1~51_combout\ & 
-- !\logic_controller|duration[15]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~51_combout\,
	datad => VCC,
	cin => \logic_controller|duration[15]~55\,
	combout => \logic_controller|duration[16]~56_combout\,
	cout => \logic_controller|duration[16]~57\);

-- Location: FF_X32_Y24_N9
\logic_controller|duration[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[16]~56_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(16));

-- Location: LCCOMB_X31_Y24_N6
\logic_controller|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~51_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~30_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~30_combout\,
	datac => \logic_controller|duration\(16),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~51_combout\);

-- Location: LCCOMB_X32_Y24_N10
\logic_controller|duration[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[17]~58_combout\ = (\logic_controller|Add1~65_combout\ & ((\logic_controller|Selector59~0_combout\ & (\logic_controller|duration[16]~57\ & VCC)) # (!\logic_controller|Selector59~0_combout\ & 
-- (!\logic_controller|duration[16]~57\)))) # (!\logic_controller|Add1~65_combout\ & ((\logic_controller|Selector59~0_combout\ & (!\logic_controller|duration[16]~57\)) # (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|duration[16]~57\) # 
-- (GND)))))
-- \logic_controller|duration[17]~59\ = CARRY((\logic_controller|Add1~65_combout\ & (!\logic_controller|Selector59~0_combout\ & !\logic_controller|duration[16]~57\)) # (!\logic_controller|Add1~65_combout\ & ((!\logic_controller|duration[16]~57\) # 
-- (!\logic_controller|Selector59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~65_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[16]~57\,
	combout => \logic_controller|duration[17]~58_combout\,
	cout => \logic_controller|duration[17]~59\);

-- Location: FF_X32_Y24_N11
\logic_controller|duration[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[17]~58_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(17));

-- Location: LCCOMB_X31_Y24_N26
\logic_controller|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~65_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~32_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~32_combout\,
	datac => \logic_controller|duration\(17),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~65_combout\);

-- Location: LCCOMB_X32_Y24_N12
\logic_controller|duration[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[18]~60_combout\ = ((\logic_controller|Add1~36_combout\ $ (\logic_controller|Selector59~0_combout\ $ (!\logic_controller|duration[17]~59\)))) # (GND)
-- \logic_controller|duration[18]~61\ = CARRY((\logic_controller|Add1~36_combout\ & ((\logic_controller|Selector59~0_combout\) # (!\logic_controller|duration[17]~59\))) # (!\logic_controller|Add1~36_combout\ & (\logic_controller|Selector59~0_combout\ & 
-- !\logic_controller|duration[17]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~36_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datad => VCC,
	cin => \logic_controller|duration[17]~59\,
	combout => \logic_controller|duration[18]~60_combout\,
	cout => \logic_controller|duration[18]~61\);

-- Location: FF_X32_Y24_N13
\logic_controller|duration[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[18]~60_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(18));

-- Location: LCCOMB_X31_Y24_N2
\logic_controller|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~36_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~34_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~34_combout\,
	datab => \logic_controller|duration\(18),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~36_combout\);

-- Location: LCCOMB_X32_Y24_N16
\logic_controller|duration[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[20]~64_combout\ = ((\logic_controller|Selector59~0_combout\ $ (\logic_controller|Add1~42_combout\ $ (!\logic_controller|duration[19]~63\)))) # (GND)
-- \logic_controller|duration[20]~65\ = CARRY((\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~42_combout\) # (!\logic_controller|duration[19]~63\))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Add1~42_combout\ & 
-- !\logic_controller|duration[19]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~42_combout\,
	datad => VCC,
	cin => \logic_controller|duration[19]~63\,
	combout => \logic_controller|duration[20]~64_combout\,
	cout => \logic_controller|duration[20]~65\);

-- Location: FF_X32_Y24_N17
\logic_controller|duration[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[20]~64_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(20));

-- Location: LCCOMB_X31_Y24_N22
\logic_controller|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~42_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~40_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|Add1~40_combout\,
	datad => \logic_controller|duration\(20),
	combout => \logic_controller|Add1~42_combout\);

-- Location: LCCOMB_X32_Y24_N18
\logic_controller|duration[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[21]~66_combout\ = (\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~45_combout\ & (\logic_controller|duration[20]~65\ & VCC)) # (!\logic_controller|Add1~45_combout\ & (!\logic_controller|duration[20]~65\)))) # 
-- (!\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~45_combout\ & (!\logic_controller|duration[20]~65\)) # (!\logic_controller|Add1~45_combout\ & ((\logic_controller|duration[20]~65\) # (GND)))))
-- \logic_controller|duration[21]~67\ = CARRY((\logic_controller|Selector59~0_combout\ & (!\logic_controller|Add1~45_combout\ & !\logic_controller|duration[20]~65\)) # (!\logic_controller|Selector59~0_combout\ & ((!\logic_controller|duration[20]~65\) # 
-- (!\logic_controller|Add1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~45_combout\,
	datad => VCC,
	cin => \logic_controller|duration[20]~65\,
	combout => \logic_controller|duration[21]~66_combout\,
	cout => \logic_controller|duration[21]~67\);

-- Location: FF_X32_Y24_N19
\logic_controller|duration[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[21]~66_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(21));

-- Location: LCCOMB_X31_Y24_N16
\logic_controller|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~45_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~43_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|Add1~43_combout\,
	datad => \logic_controller|duration\(21),
	combout => \logic_controller|Add1~45_combout\);

-- Location: LCCOMB_X32_Y24_N20
\logic_controller|duration[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[22]~68_combout\ = ((\logic_controller|Selector59~0_combout\ $ (\logic_controller|Add1~68_combout\ $ (!\logic_controller|duration[21]~67\)))) # (GND)
-- \logic_controller|duration[22]~69\ = CARRY((\logic_controller|Selector59~0_combout\ & ((\logic_controller|Add1~68_combout\) # (!\logic_controller|duration[21]~67\))) # (!\logic_controller|Selector59~0_combout\ & (\logic_controller|Add1~68_combout\ & 
-- !\logic_controller|duration[21]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector59~0_combout\,
	datab => \logic_controller|Add1~68_combout\,
	datad => VCC,
	cin => \logic_controller|duration[21]~67\,
	combout => \logic_controller|duration[22]~68_combout\,
	cout => \logic_controller|duration[22]~69\);

-- Location: FF_X32_Y24_N21
\logic_controller|duration[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[22]~68_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(22));

-- Location: LCCOMB_X31_Y24_N14
\logic_controller|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~68_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|Add1~46_combout\))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|duration\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|duration\(22),
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|Add1~46_combout\,
	combout => \logic_controller|Add1~68_combout\);

-- Location: LCCOMB_X32_Y24_N22
\logic_controller|duration[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|duration[23]~70_combout\ = \logic_controller|Add1~67_combout\ $ (\logic_controller|duration[22]~69\ $ (\logic_controller|Selector59~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Add1~67_combout\,
	datad => \logic_controller|Selector59~0_combout\,
	cin => \logic_controller|duration[22]~69\,
	combout => \logic_controller|duration[23]~70_combout\);

-- Location: FF_X32_Y24_N23
\logic_controller|duration[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|duration[23]~70_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration\(23));

-- Location: LCCOMB_X32_Y24_N24
\logic_controller|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~1_combout\ = (\logic_controller|duration\(23)) # (\logic_controller|duration\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|duration\(23),
	datad => \logic_controller|duration\(22),
	combout => \logic_controller|LessThan2~1_combout\);

-- Location: LCCOMB_X31_Y24_N28
\logic_controller|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~2_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|Add1~46_combout\) # ((\logic_controller|Add1~48_combout\)))) # (!\logic_controller|read_mode.DONE~q\ & (((\logic_controller|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~46_combout\,
	datab => \logic_controller|Add1~48_combout\,
	datac => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|LessThan2~1_combout\,
	combout => \logic_controller|LessThan2~2_combout\);

-- Location: LCCOMB_X31_Y25_N26
\logic_controller|timing~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|timing~0_combout\ = (\logic_controller|read_mode.DONE~q\) # (\logic_controller|timing~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|timing~q\,
	combout => \logic_controller|timing~0_combout\);

-- Location: LCCOMB_X31_Y24_N30
\logic_controller|LessThan2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~8_combout\ = (\logic_controller|Add1~63_combout\) # ((\logic_controller|Add1~64_combout\) # ((\logic_controller|Add1~32_combout\ & \logic_controller|read_mode.DONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~32_combout\,
	datab => \logic_controller|Add1~63_combout\,
	datac => \logic_controller|Add1~64_combout\,
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|LessThan2~8_combout\);

-- Location: LCCOMB_X31_Y25_N2
\logic_controller|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~4_combout\ = (\logic_controller|read_mode.DONE~q\ & (((\logic_controller|Add1~8_combout\)))) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(17)) # ((\logic_controller|duration\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_mode.DONE~q\,
	datab => \logic_controller|duration\(17),
	datac => \logic_controller|duration\(5),
	datad => \logic_controller|Add1~8_combout\,
	combout => \logic_controller|LessThan2~4_combout\);

-- Location: LCCOMB_X31_Y25_N28
\logic_controller|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~5_combout\ = (\logic_controller|Add1~60_combout\) # ((\logic_controller|LessThan2~4_combout\) # ((\logic_controller|Add1~62_combout\) # (\logic_controller|Add1~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~60_combout\,
	datab => \logic_controller|LessThan2~4_combout\,
	datac => \logic_controller|Add1~62_combout\,
	datad => \logic_controller|Add1~61_combout\,
	combout => \logic_controller|LessThan2~5_combout\);

-- Location: LCCOMB_X31_Y25_N14
\logic_controller|LessThan2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~6_combout\ = (\logic_controller|Add1~59_combout\) # ((\logic_controller|LessThan2~5_combout\) # ((\logic_controller|Add1~58_combout\ & \logic_controller|Selector35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~59_combout\,
	datab => \logic_controller|LessThan2~5_combout\,
	datac => \logic_controller|Add1~58_combout\,
	datad => \logic_controller|Selector35~0_combout\,
	combout => \logic_controller|LessThan2~6_combout\);

-- Location: LCCOMB_X31_Y25_N20
\logic_controller|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~3_combout\ = (\logic_controller|Add1~56_combout\) # ((\logic_controller|Add1~54_combout\) # ((\logic_controller|Add1~57_combout\) # (\logic_controller|Add1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~56_combout\,
	datab => \logic_controller|Add1~54_combout\,
	datac => \logic_controller|Add1~57_combout\,
	datad => \logic_controller|Add1~55_combout\,
	combout => \logic_controller|LessThan2~3_combout\);

-- Location: LCCOMB_X31_Y25_N24
\logic_controller|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~7_combout\ = (\logic_controller|Add1~52_combout\) # ((\logic_controller|LessThan2~6_combout\) # ((\logic_controller|Add1~53_combout\) # (\logic_controller|LessThan2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~52_combout\,
	datab => \logic_controller|LessThan2~6_combout\,
	datac => \logic_controller|Add1~53_combout\,
	datad => \logic_controller|LessThan2~3_combout\,
	combout => \logic_controller|LessThan2~7_combout\);

-- Location: LCCOMB_X31_Y24_N24
\logic_controller|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~9_combout\ = (\logic_controller|Add1~51_combout\) # ((\logic_controller|Add1~50_combout\) # ((\logic_controller|LessThan2~8_combout\) # (\logic_controller|LessThan2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~51_combout\,
	datab => \logic_controller|Add1~50_combout\,
	datac => \logic_controller|LessThan2~8_combout\,
	datad => \logic_controller|LessThan2~7_combout\,
	combout => \logic_controller|LessThan2~9_combout\);

-- Location: LCCOMB_X32_Y25_N6
\logic_controller|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector59~0_combout\ = (\logic_controller|timing~0_combout\ & ((\logic_controller|LessThan2~0_combout\) # ((\logic_controller|LessThan2~2_combout\) # (\logic_controller|LessThan2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|LessThan2~0_combout\,
	datab => \logic_controller|LessThan2~2_combout\,
	datac => \logic_controller|timing~0_combout\,
	datad => \logic_controller|LessThan2~9_combout\,
	combout => \logic_controller|Selector59~0_combout\);

-- Location: LCCOMB_X31_Y26_N20
\logic_controller|Selector59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector59~1_combout\ = (\logic_controller|run_state.RESET~q\ & (\logic_controller|Selector59~0_combout\ & ((\logic_controller|run_state.RUNNING~q\)))) # (!\logic_controller|run_state.RESET~q\ & ((\logic_controller|timing~q\) # 
-- ((\logic_controller|Selector59~0_combout\ & \logic_controller|run_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RESET~q\,
	datab => \logic_controller|Selector59~0_combout\,
	datac => \logic_controller|timing~q\,
	datad => \logic_controller|run_state.RUNNING~q\,
	combout => \logic_controller|Selector59~1_combout\);

-- Location: FF_X31_Y26_N21
\logic_controller|timing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector59~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|timing~q\);

-- Location: LCCOMB_X31_Y26_N22
\logic_controller|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector58~0_combout\ = ((\logic_controller|run_state.RUNNING~q\ & (!\logic_controller|read_mode.DONE~q\ & !\logic_controller|timing~q\))) # (!\logic_controller|run_state.RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RESET~q\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|timing~q\,
	combout => \logic_controller|Selector58~0_combout\);

-- Location: LCCOMB_X31_Y26_N18
\logic_controller|Selector58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector58~1_combout\ = (\logic_controller|Selector58~0_combout\ & ((\logic_controller|read_mode.NONE~q\) # ((\logic_controller|Selector59~0_combout\ & \logic_controller|run_state.RUNNING~q\)))) # 
-- (!\logic_controller|Selector58~0_combout\ & (\logic_controller|Selector59~0_combout\ & ((\logic_controller|run_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector58~0_combout\,
	datab => \logic_controller|Selector59~0_combout\,
	datac => \logic_controller|read_mode.NONE~q\,
	datad => \logic_controller|run_state.RUNNING~q\,
	combout => \logic_controller|Selector58~1_combout\);

-- Location: FF_X31_Y26_N19
\logic_controller|read_mode.NONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector58~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_mode.NONE~q\);

-- Location: LCCOMB_X31_Y26_N28
\logic_controller|read_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|read_addr~0_combout\ = (\logic_controller|read_mode.NONE~q\) # (\logic_controller|read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.NONE~q\,
	datac => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|read_addr~0_combout\);

-- Location: LCCOMB_X34_Y26_N10
\logic_controller|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~0_combout\ = (\logic_controller|read_addr\(0) & (\logic_controller|read_addr~0_combout\ $ (GND))) # (!\logic_controller|read_addr\(0) & (!\logic_controller|read_addr~0_combout\ & VCC))
-- \logic_controller|Add0~1\ = CARRY((\logic_controller|read_addr\(0) & !\logic_controller|read_addr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_addr\(0),
	datab => \logic_controller|read_addr~0_combout\,
	datad => VCC,
	combout => \logic_controller|Add0~0_combout\,
	cout => \logic_controller|Add0~1\);

-- Location: LCCOMB_X34_Y26_N12
\logic_controller|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add0~2_combout\ = (\logic_controller|read_addr\(1) & (!\logic_controller|Add0~1\)) # (!\logic_controller|read_addr\(1) & ((\logic_controller|Add0~1\) # (GND)))
-- \logic_controller|Add0~3\ = CARRY((!\logic_controller|Add0~1\) # (!\logic_controller|read_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_addr\(1),
	datad => VCC,
	cin => \logic_controller|Add0~1\,
	combout => \logic_controller|Add0~2_combout\,
	cout => \logic_controller|Add0~3\);

-- Location: LCCOMB_X32_Y26_N30
\logic_controller|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector49~0_combout\ = (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~4_combout\) # ((\logic_controller|Selector42~0_combout\ & \logic_controller|read_addr\(2))))) # (!\logic_controller|run_state.RUNNING~q\ & 
-- (\logic_controller|Selector42~0_combout\ & (\logic_controller|read_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RUNNING~q\,
	datab => \logic_controller|Selector42~0_combout\,
	datac => \logic_controller|read_addr\(2),
	datad => \logic_controller|Add0~4_combout\,
	combout => \logic_controller|Selector49~0_combout\);

-- Location: FF_X32_Y26_N31
\logic_controller|read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector49~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(2));

-- Location: LCCOMB_X32_Y26_N10
\logic_controller|run_state.IDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|run_state.IDLE~0_combout\ = !\logic_controller|Selector54~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \logic_controller|Selector54~2_combout\,
	combout => \logic_controller|run_state.IDLE~0_combout\);

-- Location: FF_X32_Y26_N11
\logic_controller|run_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|run_state.IDLE~0_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|run_state.IDLE~q\);

-- Location: LCCOMB_X32_Y26_N18
\logic_controller|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector42~0_combout\ = (\logic_controller|run_state.IDLE~q\ & ((!\logic_controller|Equal0~4_combout\) # (!\logic_sequence|altsyncram_component|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_sequence|altsyncram_component|auto_generated|q_b\(0),
	datac => \logic_controller|Equal0~4_combout\,
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector42~0_combout\);

-- Location: LCCOMB_X32_Y26_N20
\logic_controller|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector50~0_combout\ = (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~2_combout\) # ((\logic_controller|Selector42~0_combout\ & \logic_controller|read_addr\(1))))) # (!\logic_controller|run_state.RUNNING~q\ & 
-- (\logic_controller|Selector42~0_combout\ & (\logic_controller|read_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RUNNING~q\,
	datab => \logic_controller|Selector42~0_combout\,
	datac => \logic_controller|read_addr\(1),
	datad => \logic_controller|Add0~2_combout\,
	combout => \logic_controller|Selector50~0_combout\);

-- Location: FF_X32_Y26_N21
\logic_controller|read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector50~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(1));

-- Location: FF_X29_Y24_N15
\logic_controller|duration_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(11),
	sload => VCC,
	ena => \logic_controller|duration_read[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|duration_read\(19));

-- Location: LCCOMB_X31_Y24_N12
\logic_controller|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Add1~39_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|Add1~37_combout\)) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|duration\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~37_combout\,
	datac => \logic_controller|duration\(19),
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|Add1~39_combout\);

-- Location: LCCOMB_X31_Y24_N18
\logic_controller|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|LessThan2~0_combout\ = (\logic_controller|Add1~39_combout\) # ((\logic_controller|Add1~36_combout\) # ((\logic_controller|Add1~42_combout\) # (\logic_controller|Add1~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Add1~39_combout\,
	datab => \logic_controller|Add1~36_combout\,
	datac => \logic_controller|Add1~42_combout\,
	datad => \logic_controller|Add1~45_combout\,
	combout => \logic_controller|LessThan2~0_combout\);

-- Location: LCCOMB_X32_Y25_N4
\logic_controller|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector40~0_combout\ = (\logic_controller|LessThan2~0_combout\) # ((\logic_controller|LessThan2~2_combout\) # ((\logic_controller|LessThan2~9_combout\) # (!\logic_controller|timing~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|LessThan2~0_combout\,
	datab => \logic_controller|LessThan2~2_combout\,
	datac => \logic_controller|timing~0_combout\,
	datad => \logic_controller|LessThan2~9_combout\,
	combout => \logic_controller|Selector40~0_combout\);

-- Location: LCCOMB_X29_Y26_N14
\logic_controller|Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector40~1_combout\ = (\logic_controller|run_state.RUNNING~q\ & \logic_controller|Selector40~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|run_state.RUNNING~q\,
	datad => \logic_controller|Selector40~0_combout\,
	combout => \logic_controller|Selector40~1_combout\);

-- Location: LCCOMB_X31_Y26_N16
\logic_controller|Selector55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector55~3_combout\ = (!\logic_controller|read_mode.READ_1~q\ & (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|Equal0~4_combout\ & !\logic_controller|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_mode.READ_1~q\,
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|Equal0~4_combout\,
	datad => \logic_controller|timing~q\,
	combout => \logic_controller|Selector55~3_combout\);

-- Location: LCCOMB_X31_Y26_N8
\logic_controller|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector55~2_combout\ = (\logic_controller|Selector40~1_combout\ & (((\logic_controller|read_mode.READ_1~q\ & !\logic_controller|run_state.RESET~q\)) # (!\logic_controller|Selector55~3_combout\))) # 
-- (!\logic_controller|Selector40~1_combout\ & (((\logic_controller|read_mode.READ_1~q\ & !\logic_controller|run_state.RESET~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector40~1_combout\,
	datab => \logic_controller|Selector55~3_combout\,
	datac => \logic_controller|read_mode.READ_1~q\,
	datad => \logic_controller|run_state.RESET~q\,
	combout => \logic_controller|Selector55~2_combout\);

-- Location: FF_X31_Y26_N9
\logic_controller|read_mode.READ_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector55~2_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_mode.READ_1~q\);

-- Location: LCCOMB_X32_Y26_N6
\logic_controller|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector54~0_combout\ = (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|read_mode.READ_1~q\) # (!\logic_controller|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|Equal0~4_combout\,
	datac => \logic_controller|run_state.RUNNING~q\,
	datad => \logic_controller|read_mode.READ_1~q\,
	combout => \logic_controller|Selector54~0_combout\);

-- Location: LCCOMB_X32_Y26_N24
\logic_controller|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector54~1_combout\ = (\comm_inst|Equal0~1_combout\ & (\comm_inst|run_wavex~q\ & (\comm_inst|channel\(1) & !\comm_inst|channel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Equal0~1_combout\,
	datab => \comm_inst|run_wavex~q\,
	datac => \comm_inst|channel\(1),
	datad => \comm_inst|channel\(0),
	combout => \logic_controller|Selector54~1_combout\);

-- Location: IOIBUF_X16_Y34_N15
\LogicIn[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicIn(1),
	o => \LogicIn[1]~input_o\);

-- Location: LCCOMB_X32_Y26_N16
\logic_controller|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector54~2_combout\ = (\logic_controller|Selector54~0_combout\) # ((\logic_controller|run_state.IDLE~q\ & ((\logic_controller|Selector54~1_combout\) # (\LogicIn[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Selector54~0_combout\,
	datab => \logic_controller|Selector54~1_combout\,
	datac => \LogicIn[1]~input_o\,
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector54~2_combout\);

-- Location: FF_X32_Y26_N17
\logic_controller|run_state.RUNNING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector54~2_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|run_state.RUNNING~q\);

-- Location: LCCOMB_X32_Y26_N26
\logic_controller|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector51~0_combout\ = (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|Add0~0_combout\) # ((\logic_controller|Selector42~0_combout\ & \logic_controller|read_addr\(0))))) # (!\logic_controller|run_state.RUNNING~q\ & 
-- (\logic_controller|Selector42~0_combout\ & (\logic_controller|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RUNNING~q\,
	datab => \logic_controller|Selector42~0_combout\,
	datac => \logic_controller|read_addr\(0),
	datad => \logic_controller|Add0~0_combout\,
	combout => \logic_controller|Selector51~0_combout\);

-- Location: FF_X32_Y26_N27
\logic_controller|read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector51~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_addr\(0));

-- Location: LCCOMB_X29_Y24_N26
\logic_controller|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Equal0~1_combout\ = (\logic_sequence|altsyncram_component|auto_generated|q_b\(7) & (\logic_sequence|altsyncram_component|auto_generated|q_b\(5) & (\logic_sequence|altsyncram_component|auto_generated|q_b\(6) & 
-- \logic_sequence|altsyncram_component|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_sequence|altsyncram_component|auto_generated|q_b\(7),
	datab => \logic_sequence|altsyncram_component|auto_generated|q_b\(5),
	datac => \logic_sequence|altsyncram_component|auto_generated|q_b\(6),
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(8),
	combout => \logic_controller|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y25_N2
\logic_controller|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Equal0~2_combout\ = (\logic_sequence|altsyncram_component|auto_generated|q_b\(11) & (\logic_sequence|altsyncram_component|auto_generated|q_b\(12) & (\logic_sequence|altsyncram_component|auto_generated|q_b\(10) & 
-- \logic_sequence|altsyncram_component|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_sequence|altsyncram_component|auto_generated|q_b\(11),
	datab => \logic_sequence|altsyncram_component|auto_generated|q_b\(12),
	datac => \logic_sequence|altsyncram_component|auto_generated|q_b\(10),
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(9),
	combout => \logic_controller|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y25_N4
\logic_controller|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Equal0~3_combout\ = (\logic_sequence|altsyncram_component|auto_generated|q_b\(13) & (\logic_sequence|altsyncram_component|auto_generated|q_b\(15) & \logic_sequence|altsyncram_component|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_sequence|altsyncram_component|auto_generated|q_b\(13),
	datac => \logic_sequence|altsyncram_component|auto_generated|q_b\(15),
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(14),
	combout => \logic_controller|Equal0~3_combout\);

-- Location: LCCOMB_X29_Y25_N0
\logic_controller|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Equal0~0_combout\ = (\logic_sequence|altsyncram_component|auto_generated|q_b\(2) & (\logic_sequence|altsyncram_component|auto_generated|q_b\(1) & (\logic_sequence|altsyncram_component|auto_generated|q_b\(4) & 
-- \logic_sequence|altsyncram_component|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_sequence|altsyncram_component|auto_generated|q_b\(2),
	datab => \logic_sequence|altsyncram_component|auto_generated|q_b\(1),
	datac => \logic_sequence|altsyncram_component|auto_generated|q_b\(4),
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(3),
	combout => \logic_controller|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y25_N6
\logic_controller|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Equal0~4_combout\ = (\logic_controller|Equal0~1_combout\ & (\logic_controller|Equal0~2_combout\ & (\logic_controller|Equal0~3_combout\ & \logic_controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|Equal0~1_combout\,
	datab => \logic_controller|Equal0~2_combout\,
	datac => \logic_controller|Equal0~3_combout\,
	datad => \logic_controller|Equal0~0_combout\,
	combout => \logic_controller|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y26_N24
\logic_controller|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector56~0_combout\ = (!\logic_controller|read_mode.READ_1~q\ & (\logic_controller|run_state.RUNNING~q\ & !\logic_controller|timing~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_mode.READ_1~q\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datad => \logic_controller|timing~q\,
	combout => \logic_controller|Selector56~0_combout\);

-- Location: LCCOMB_X31_Y26_N10
\logic_controller|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector56~1_combout\ = (\logic_controller|run_state.RESET~q\ & (!\logic_controller|Equal0~4_combout\ & ((\logic_controller|Selector56~0_combout\)))) # (!\logic_controller|run_state.RESET~q\ & ((\logic_controller|read_mode.READ_2~q\) # 
-- ((!\logic_controller|Equal0~4_combout\ & \logic_controller|Selector56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RESET~q\,
	datab => \logic_controller|Equal0~4_combout\,
	datac => \logic_controller|read_mode.READ_2~q\,
	datad => \logic_controller|Selector56~0_combout\,
	combout => \logic_controller|Selector56~1_combout\);

-- Location: FF_X31_Y26_N11
\logic_controller|read_mode.READ_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector56~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_mode.READ_2~q\);

-- Location: LCCOMB_X31_Y26_N12
\logic_controller|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector57~0_combout\ = (\logic_controller|read_mode.READ_2~q\ & (\logic_controller|run_state.RUNNING~q\ & !\logic_controller|timing~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|read_mode.READ_2~q\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datad => \logic_controller|timing~q\,
	combout => \logic_controller|Selector57~0_combout\);

-- Location: LCCOMB_X31_Y26_N0
\logic_controller|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector57~1_combout\ = (\logic_controller|Selector57~0_combout\) # ((!\logic_controller|run_state.RESET~q\ & \logic_controller|read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RESET~q\,
	datac => \logic_controller|read_mode.DONE~q\,
	datad => \logic_controller|Selector57~0_combout\,
	combout => \logic_controller|Selector57~1_combout\);

-- Location: FF_X31_Y26_N1
\logic_controller|read_mode.DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector57~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|read_mode.DONE~q\);

-- Location: FF_X29_Y26_N17
\logic_controller|logic_step[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step~1_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step\(4));

-- Location: FF_X29_Y25_N1
\logic_controller|logic_step_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(4),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step_read\(4));

-- Location: LCCOMB_X29_Y26_N16
\logic_controller|logic_step~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step~1_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|logic_step_read\(4)))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|logic_step\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|logic_step\(4),
	datad => \logic_controller|logic_step_read\(4),
	combout => \logic_controller|logic_step~1_combout\);

-- Location: LCCOMB_X29_Y26_N26
\logic_controller|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector41~0_combout\ = (\logic_controller|logic_step~1_combout\ & ((\logic_controller|Selector40~1_combout\) # ((\logic_controller|DAC_trigger\(0) & \logic_controller|run_state.IDLE~q\)))) # (!\logic_controller|logic_step~1_combout\ & 
-- (((\logic_controller|DAC_trigger\(0) & \logic_controller|run_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|logic_step~1_combout\,
	datab => \logic_controller|Selector40~1_combout\,
	datac => \logic_controller|DAC_trigger\(0),
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector41~0_combout\);

-- Location: FF_X29_Y26_N27
\logic_controller|DAC_trigger[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector41~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|DAC_trigger\(0));

-- Location: LCCOMB_X18_Y18_N0
\DAC0_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector41~0_combout\ = (!\LogicIn[0]~input_o\ & (!\logic_controller|DAC_trigger\(0) & ((!\comm_inst|Equal0~2_combout\) # (!\comm_inst|run_wavex~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LogicIn[0]~input_o\,
	datab => \comm_inst|run_wavex~q\,
	datac => \comm_inst|Equal0~2_combout\,
	datad => \logic_controller|DAC_trigger\(0),
	combout => \DAC0_inst|Selector41~0_combout\);

-- Location: LCCOMB_X18_Y18_N16
\DAC0_inst|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector41~1_combout\ = (\DAC0_inst|dac_state~10_combout\ & ((\DAC0_inst|Selector41~0_combout\) # ((!\DAC0_inst|dac_state.IDLE~q\)))) # (!\DAC0_inst|dac_state~10_combout\ & (!\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|Selector41~0_combout\) 
-- # (!\DAC0_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~10_combout\,
	datab => \DAC0_inst|Selector41~0_combout\,
	datac => \DAC0_inst|dac_state.IDLE~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector41~1_combout\);

-- Location: FF_X18_Y18_N17
\DAC0_inst|dac_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector41~1_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_state.IDLE~q\);

-- Location: LCCOMB_X17_Y24_N0
\DAC0_inst|wr_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|wr_i~0_combout\ = !\DAC0_inst|dac_state.IDLE~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|dac_state.IDLE~q\,
	combout => \DAC0_inst|wr_i~0_combout\);

-- Location: FF_X17_Y24_N1
\DAC0_inst|wr_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|wr_i~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|wr_i~q\);

-- Location: LCCOMB_X29_Y16_N12
\DAC1_inst|dac_state.RUNNING~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_state.RUNNING~0_combout\ = !\DAC1_inst|Selector41~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|Selector41~1_combout\,
	combout => \DAC1_inst|dac_state.RUNNING~0_combout\);

-- Location: FF_X29_Y16_N13
\DAC1_inst|dac_state.RUNNING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|dac_state.RUNNING~0_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_state.RUNNING~q\);

-- Location: LCCOMB_X32_Y26_N28
\comm_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Equal1~0_combout\ = (\comm_inst|Equal0~1_combout\ & (!\comm_inst|channel\(1) & \comm_inst|channel\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Equal0~1_combout\,
	datac => \comm_inst|channel\(1),
	datad => \comm_inst|channel\(0),
	combout => \comm_inst|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y24_N24
\logic_controller|logic_step_read[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step_read[5]~feeder_combout\ = \logic_sequence|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(5),
	combout => \logic_controller|logic_step_read[5]~feeder_combout\);

-- Location: FF_X29_Y24_N25
\logic_controller|logic_step_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step_read[5]~feeder_combout\,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step_read\(5));

-- Location: FF_X29_Y26_N13
\logic_controller|logic_step[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step~0_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step\(5));

-- Location: LCCOMB_X29_Y26_N12
\logic_controller|logic_step~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step~0_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|logic_step_read\(5))) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|logic_step\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|logic_step_read\(5),
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|logic_step\(5),
	combout => \logic_controller|logic_step~0_combout\);

-- Location: LCCOMB_X29_Y26_N8
\logic_controller|Selector40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector40~2_combout\ = (\logic_controller|logic_step~0_combout\ & ((\logic_controller|Selector40~1_combout\) # ((\logic_controller|DAC_trigger\(1) & \logic_controller|run_state.IDLE~q\)))) # (!\logic_controller|logic_step~0_combout\ & 
-- (((\logic_controller|DAC_trigger\(1) & \logic_controller|run_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|logic_step~0_combout\,
	datab => \logic_controller|Selector40~1_combout\,
	datac => \logic_controller|DAC_trigger\(1),
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector40~2_combout\);

-- Location: FF_X29_Y26_N9
\logic_controller|DAC_trigger[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector40~2_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|DAC_trigger\(1));

-- Location: LCCOMB_X29_Y16_N14
\DAC1_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector41~0_combout\ = (!\LogicIn[0]~input_o\ & (!\logic_controller|DAC_trigger\(1) & ((!\comm_inst|Equal1~0_combout\) # (!\comm_inst|run_wavex~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LogicIn[0]~input_o\,
	datab => \comm_inst|run_wavex~q\,
	datac => \comm_inst|Equal1~0_combout\,
	datad => \logic_controller|DAC_trigger\(1),
	combout => \DAC1_inst|Selector41~0_combout\);

-- Location: LCCOMB_X38_Y26_N26
\mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ = (\comm_inst|chanx_wren~q\ & (\comm_inst|addr_comm\(13) & \comm_inst|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|chanx_wren~q\,
	datab => \comm_inst|addr_comm\(13),
	datad => \comm_inst|Equal1~0_combout\,
	combout => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\);

-- Location: LCCOMB_X27_Y15_N2
\DAC1_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~0_combout\ = \DAC1_inst|read_addr\(0) $ (VCC)
-- \DAC1_inst|Add0~1\ = CARRY(\DAC1_inst|read_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(0),
	datad => VCC,
	combout => \DAC1_inst|Add0~0_combout\,
	cout => \DAC1_inst|Add0~1\);

-- Location: LCCOMB_X24_Y17_N26
\DAC1_inst|timing~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|timing~0_combout\ = (\DAC1_inst|timing~q\) # (\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|timing~q\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|timing~0_combout\);

-- Location: LCCOMB_X26_Y16_N14
\DAC1_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector48~0_combout\ = ((\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|timing~q\))) # (!\DAC0_inst|dac_state.RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC0_inst|dac_state.RESET~q\,
	combout => \DAC1_inst|Selector48~0_combout\);

-- Location: LCCOMB_X29_Y18_N28
\DAC1_inst|Selector48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector48~1_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Selector81~1_combout\) # ((\DAC1_inst|Selector48~0_combout\ & \DAC1_inst|dac_read_mode.NONE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (\DAC1_inst|Selector48~0_combout\ & 
-- (\DAC1_inst|dac_read_mode.NONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Selector48~0_combout\,
	datac => \DAC1_inst|dac_read_mode.NONE~q\,
	datad => \DAC1_inst|Selector81~1_combout\,
	combout => \DAC1_inst|Selector48~1_combout\);

-- Location: FF_X29_Y18_N29
\DAC1_inst|dac_read_mode.NONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector48~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.NONE~q\);

-- Location: LCCOMB_X29_Y18_N30
\DAC1_inst|read_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr~0_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|dac_read_mode.NONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_read_mode.NONE~q\,
	combout => \DAC1_inst|read_addr~0_combout\);

-- Location: LCCOMB_X27_Y15_N4
\DAC1_inst|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~3_combout\ = (\DAC1_inst|read_addr\(1) & (!\DAC1_inst|Add0~1\)) # (!\DAC1_inst|read_addr\(1) & ((\DAC1_inst|Add0~1\) # (GND)))
-- \DAC1_inst|Add0~4\ = CARRY((!\DAC1_inst|Add0~1\) # (!\DAC1_inst|read_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(1),
	datad => VCC,
	cin => \DAC1_inst|Add0~1\,
	combout => \DAC1_inst|Add0~3_combout\,
	cout => \DAC1_inst|Add0~4\);

-- Location: LCCOMB_X28_Y15_N26
\DAC1_inst|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector38~1_combout\ = (\DAC1_inst|Add0~2_combout\ & ((\DAC1_inst|Add0~3_combout\) # ((\DAC1_inst|read_addr\(1) & \DAC1_inst|Selector38~0_combout\)))) # (!\DAC1_inst|Add0~2_combout\ & (((\DAC1_inst|read_addr\(1) & 
-- \DAC1_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~2_combout\,
	datab => \DAC1_inst|Add0~3_combout\,
	datac => \DAC1_inst|read_addr\(1),
	datad => \DAC1_inst|Selector38~0_combout\,
	combout => \DAC1_inst|Selector38~1_combout\);

-- Location: FF_X28_Y15_N27
\DAC1_inst|read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector38~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(1));

-- Location: LCCOMB_X27_Y15_N6
\DAC1_inst|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~5_combout\ = (\DAC1_inst|read_addr\(2) & (\DAC1_inst|Add0~4\ $ (GND))) # (!\DAC1_inst|read_addr\(2) & (!\DAC1_inst|Add0~4\ & VCC))
-- \DAC1_inst|Add0~6\ = CARRY((\DAC1_inst|read_addr\(2) & !\DAC1_inst|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(2),
	datad => VCC,
	cin => \DAC1_inst|Add0~4\,
	combout => \DAC1_inst|Add0~5_combout\,
	cout => \DAC1_inst|Add0~6\);

-- Location: LCCOMB_X28_Y15_N4
\DAC1_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector37~0_combout\ = (\DAC1_inst|Add0~2_combout\ & ((\DAC1_inst|Add0~5_combout\) # ((\DAC1_inst|read_addr\(2) & \DAC1_inst|Selector38~0_combout\)))) # (!\DAC1_inst|Add0~2_combout\ & (((\DAC1_inst|read_addr\(2) & 
-- \DAC1_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~2_combout\,
	datab => \DAC1_inst|Add0~5_combout\,
	datac => \DAC1_inst|read_addr\(2),
	datad => \DAC1_inst|Selector38~0_combout\,
	combout => \DAC1_inst|Selector37~0_combout\);

-- Location: FF_X28_Y15_N5
\DAC1_inst|read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector37~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(2));

-- Location: LCCOMB_X27_Y15_N8
\DAC1_inst|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~7_combout\ = (\DAC1_inst|read_addr\(3) & (!\DAC1_inst|Add0~6\)) # (!\DAC1_inst|read_addr\(3) & ((\DAC1_inst|Add0~6\) # (GND)))
-- \DAC1_inst|Add0~8\ = CARRY((!\DAC1_inst|Add0~6\) # (!\DAC1_inst|read_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(3),
	datad => VCC,
	cin => \DAC1_inst|Add0~6\,
	combout => \DAC1_inst|Add0~7_combout\,
	cout => \DAC1_inst|Add0~8\);

-- Location: LCCOMB_X28_Y15_N22
\DAC1_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector36~0_combout\ = (\DAC1_inst|Add0~7_combout\ & ((\DAC1_inst|Add0~2_combout\) # ((\DAC1_inst|Selector38~0_combout\ & \DAC1_inst|read_addr\(3))))) # (!\DAC1_inst|Add0~7_combout\ & (\DAC1_inst|Selector38~0_combout\ & 
-- (\DAC1_inst|read_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~7_combout\,
	datab => \DAC1_inst|Selector38~0_combout\,
	datac => \DAC1_inst|read_addr\(3),
	datad => \DAC1_inst|Add0~2_combout\,
	combout => \DAC1_inst|Selector36~0_combout\);

-- Location: FF_X28_Y15_N23
\DAC1_inst|read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector36~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(3));

-- Location: LCCOMB_X27_Y15_N10
\DAC1_inst|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~9_combout\ = (\DAC1_inst|read_addr\(4) & (\DAC1_inst|Add0~8\ $ (GND))) # (!\DAC1_inst|read_addr\(4) & (!\DAC1_inst|Add0~8\ & VCC))
-- \DAC1_inst|Add0~10\ = CARRY((\DAC1_inst|read_addr\(4) & !\DAC1_inst|Add0~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(4),
	datad => VCC,
	cin => \DAC1_inst|Add0~8\,
	combout => \DAC1_inst|Add0~9_combout\,
	cout => \DAC1_inst|Add0~10\);

-- Location: LCCOMB_X28_Y15_N16
\DAC1_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector35~0_combout\ = (\DAC1_inst|Add0~9_combout\ & ((\DAC1_inst|Add0~2_combout\) # ((\DAC1_inst|Selector38~0_combout\ & \DAC1_inst|read_addr\(4))))) # (!\DAC1_inst|Add0~9_combout\ & (\DAC1_inst|Selector38~0_combout\ & 
-- (\DAC1_inst|read_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~9_combout\,
	datab => \DAC1_inst|Selector38~0_combout\,
	datac => \DAC1_inst|read_addr\(4),
	datad => \DAC1_inst|Add0~2_combout\,
	combout => \DAC1_inst|Selector35~0_combout\);

-- Location: FF_X28_Y15_N17
\DAC1_inst|read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector35~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(4));

-- Location: LCCOMB_X27_Y15_N12
\DAC1_inst|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~11_combout\ = (\DAC1_inst|read_addr\(5) & (!\DAC1_inst|Add0~10\)) # (!\DAC1_inst|read_addr\(5) & ((\DAC1_inst|Add0~10\) # (GND)))
-- \DAC1_inst|Add0~12\ = CARRY((!\DAC1_inst|Add0~10\) # (!\DAC1_inst|read_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(5),
	datad => VCC,
	cin => \DAC1_inst|Add0~10\,
	combout => \DAC1_inst|Add0~11_combout\,
	cout => \DAC1_inst|Add0~12\);

-- Location: LCCOMB_X28_Y15_N18
\DAC1_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector34~0_combout\ = (\DAC1_inst|Add0~11_combout\ & ((\DAC1_inst|Add0~2_combout\) # ((\DAC1_inst|Selector38~0_combout\ & \DAC1_inst|read_addr\(5))))) # (!\DAC1_inst|Add0~11_combout\ & (\DAC1_inst|Selector38~0_combout\ & 
-- (\DAC1_inst|read_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~11_combout\,
	datab => \DAC1_inst|Selector38~0_combout\,
	datac => \DAC1_inst|read_addr\(5),
	datad => \DAC1_inst|Add0~2_combout\,
	combout => \DAC1_inst|Selector34~0_combout\);

-- Location: FF_X28_Y15_N19
\DAC1_inst|read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector34~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(5));

-- Location: LCCOMB_X27_Y15_N14
\DAC1_inst|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~13_combout\ = (\DAC1_inst|read_addr\(6) & (\DAC1_inst|Add0~12\ $ (GND))) # (!\DAC1_inst|read_addr\(6) & (!\DAC1_inst|Add0~12\ & VCC))
-- \DAC1_inst|Add0~14\ = CARRY((\DAC1_inst|read_addr\(6) & !\DAC1_inst|Add0~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(6),
	datad => VCC,
	cin => \DAC1_inst|Add0~12\,
	combout => \DAC1_inst|Add0~13_combout\,
	cout => \DAC1_inst|Add0~14\);

-- Location: LCCOMB_X28_Y15_N20
\DAC1_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector33~0_combout\ = (\DAC1_inst|Add0~13_combout\ & ((\DAC1_inst|Add0~2_combout\) # ((\DAC1_inst|Selector38~0_combout\ & \DAC1_inst|read_addr\(6))))) # (!\DAC1_inst|Add0~13_combout\ & (\DAC1_inst|Selector38~0_combout\ & 
-- (\DAC1_inst|read_addr\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~13_combout\,
	datab => \DAC1_inst|Selector38~0_combout\,
	datac => \DAC1_inst|read_addr\(6),
	datad => \DAC1_inst|Add0~2_combout\,
	combout => \DAC1_inst|Selector33~0_combout\);

-- Location: FF_X28_Y15_N21
\DAC1_inst|read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector33~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(6));

-- Location: LCCOMB_X27_Y15_N16
\DAC1_inst|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~15_combout\ = (\DAC1_inst|read_addr\(7) & (!\DAC1_inst|Add0~14\)) # (!\DAC1_inst|read_addr\(7) & ((\DAC1_inst|Add0~14\) # (GND)))
-- \DAC1_inst|Add0~16\ = CARRY((!\DAC1_inst|Add0~14\) # (!\DAC1_inst|read_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(7),
	datad => VCC,
	cin => \DAC1_inst|Add0~14\,
	combout => \DAC1_inst|Add0~15_combout\,
	cout => \DAC1_inst|Add0~16\);

-- Location: LCCOMB_X28_Y15_N30
\DAC1_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector32~0_combout\ = (\DAC1_inst|Add0~15_combout\ & ((\DAC1_inst|Add0~2_combout\) # ((\DAC1_inst|Selector38~0_combout\ & \DAC1_inst|read_addr\(7))))) # (!\DAC1_inst|Add0~15_combout\ & (\DAC1_inst|Selector38~0_combout\ & 
-- (\DAC1_inst|read_addr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~15_combout\,
	datab => \DAC1_inst|Selector38~0_combout\,
	datac => \DAC1_inst|read_addr\(7),
	datad => \DAC1_inst|Add0~2_combout\,
	combout => \DAC1_inst|Selector32~0_combout\);

-- Location: FF_X28_Y15_N31
\DAC1_inst|read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector32~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(7));

-- Location: LCCOMB_X27_Y15_N18
\DAC1_inst|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~17_combout\ = (\DAC1_inst|read_addr\(8) & (\DAC1_inst|Add0~16\ $ (GND))) # (!\DAC1_inst|read_addr\(8) & (!\DAC1_inst|Add0~16\ & VCC))
-- \DAC1_inst|Add0~18\ = CARRY((\DAC1_inst|read_addr\(8) & !\DAC1_inst|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(8),
	datad => VCC,
	cin => \DAC1_inst|Add0~16\,
	combout => \DAC1_inst|Add0~17_combout\,
	cout => \DAC1_inst|Add0~18\);

-- Location: LCCOMB_X28_Y15_N24
\DAC1_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector31~0_combout\ = (\DAC1_inst|Add0~2_combout\ & ((\DAC1_inst|Add0~17_combout\) # ((\DAC1_inst|read_addr\(8) & \DAC1_inst|Selector38~0_combout\)))) # (!\DAC1_inst|Add0~2_combout\ & (((\DAC1_inst|read_addr\(8) & 
-- \DAC1_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~2_combout\,
	datab => \DAC1_inst|Add0~17_combout\,
	datac => \DAC1_inst|read_addr\(8),
	datad => \DAC1_inst|Selector38~0_combout\,
	combout => \DAC1_inst|Selector31~0_combout\);

-- Location: FF_X28_Y15_N25
\DAC1_inst|read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector31~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(8));

-- Location: LCCOMB_X27_Y15_N20
\DAC1_inst|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~19_combout\ = (\DAC1_inst|read_addr\(9) & (!\DAC1_inst|Add0~18\)) # (!\DAC1_inst|read_addr\(9) & ((\DAC1_inst|Add0~18\) # (GND)))
-- \DAC1_inst|Add0~20\ = CARRY((!\DAC1_inst|Add0~18\) # (!\DAC1_inst|read_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(9),
	datad => VCC,
	cin => \DAC1_inst|Add0~18\,
	combout => \DAC1_inst|Add0~19_combout\,
	cout => \DAC1_inst|Add0~20\);

-- Location: LCCOMB_X28_Y15_N2
\DAC1_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector30~0_combout\ = (\DAC1_inst|Add0~2_combout\ & ((\DAC1_inst|Add0~19_combout\) # ((\DAC1_inst|read_addr\(9) & \DAC1_inst|Selector38~0_combout\)))) # (!\DAC1_inst|Add0~2_combout\ & (((\DAC1_inst|read_addr\(9) & 
-- \DAC1_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~2_combout\,
	datab => \DAC1_inst|Add0~19_combout\,
	datac => \DAC1_inst|read_addr\(9),
	datad => \DAC1_inst|Selector38~0_combout\,
	combout => \DAC1_inst|Selector30~0_combout\);

-- Location: FF_X28_Y15_N3
\DAC1_inst|read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector30~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(9));

-- Location: LCCOMB_X27_Y15_N22
\DAC1_inst|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~21_combout\ = (\DAC1_inst|read_addr\(10) & (\DAC1_inst|Add0~20\ $ (GND))) # (!\DAC1_inst|read_addr\(10) & (!\DAC1_inst|Add0~20\ & VCC))
-- \DAC1_inst|Add0~22\ = CARRY((\DAC1_inst|read_addr\(10) & !\DAC1_inst|Add0~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(10),
	datad => VCC,
	cin => \DAC1_inst|Add0~20\,
	combout => \DAC1_inst|Add0~21_combout\,
	cout => \DAC1_inst|Add0~22\);

-- Location: LCCOMB_X28_Y15_N12
\DAC1_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector29~0_combout\ = (\DAC1_inst|Add0~2_combout\ & ((\DAC1_inst|Add0~21_combout\) # ((\DAC1_inst|read_addr\(10) & \DAC1_inst|Selector38~0_combout\)))) # (!\DAC1_inst|Add0~2_combout\ & (((\DAC1_inst|read_addr\(10) & 
-- \DAC1_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~2_combout\,
	datab => \DAC1_inst|Add0~21_combout\,
	datac => \DAC1_inst|read_addr\(10),
	datad => \DAC1_inst|Selector38~0_combout\,
	combout => \DAC1_inst|Selector29~0_combout\);

-- Location: FF_X28_Y15_N13
\DAC1_inst|read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector29~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(10));

-- Location: LCCOMB_X27_Y15_N24
\DAC1_inst|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~23_combout\ = (\DAC1_inst|read_addr\(11) & (!\DAC1_inst|Add0~22\)) # (!\DAC1_inst|read_addr\(11) & ((\DAC1_inst|Add0~22\) # (GND)))
-- \DAC1_inst|Add0~24\ = CARRY((!\DAC1_inst|Add0~22\) # (!\DAC1_inst|read_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(11),
	datad => VCC,
	cin => \DAC1_inst|Add0~22\,
	combout => \DAC1_inst|Add0~23_combout\,
	cout => \DAC1_inst|Add0~24\);

-- Location: LCCOMB_X28_Y15_N14
\DAC1_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector28~0_combout\ = (\DAC1_inst|Add0~2_combout\ & ((\DAC1_inst|Add0~23_combout\) # ((\DAC1_inst|read_addr\(11) & \DAC1_inst|Selector38~0_combout\)))) # (!\DAC1_inst|Add0~2_combout\ & (((\DAC1_inst|read_addr\(11) & 
-- \DAC1_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~2_combout\,
	datab => \DAC1_inst|Add0~23_combout\,
	datac => \DAC1_inst|read_addr\(11),
	datad => \DAC1_inst|Selector38~0_combout\,
	combout => \DAC1_inst|Selector28~0_combout\);

-- Location: FF_X28_Y15_N15
\DAC1_inst|read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector28~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(11));

-- Location: LCCOMB_X27_Y15_N26
\DAC1_inst|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~25_combout\ = (\DAC1_inst|read_addr\(12) & (\DAC1_inst|Add0~24\ $ (GND))) # (!\DAC1_inst|read_addr\(12) & (!\DAC1_inst|Add0~24\ & VCC))
-- \DAC1_inst|Add0~26\ = CARRY((\DAC1_inst|read_addr\(12) & !\DAC1_inst|Add0~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(12),
	datad => VCC,
	cin => \DAC1_inst|Add0~24\,
	combout => \DAC1_inst|Add0~25_combout\,
	cout => \DAC1_inst|Add0~26\);

-- Location: LCCOMB_X28_Y15_N8
\DAC1_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector27~0_combout\ = (\DAC1_inst|Add0~25_combout\ & ((\DAC1_inst|Add0~2_combout\) # ((\DAC1_inst|Selector38~0_combout\ & \DAC1_inst|read_addr\(12))))) # (!\DAC1_inst|Add0~25_combout\ & (\DAC1_inst|Selector38~0_combout\ & 
-- (\DAC1_inst|read_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~25_combout\,
	datab => \DAC1_inst|Selector38~0_combout\,
	datac => \DAC1_inst|read_addr\(12),
	datad => \DAC1_inst|Add0~2_combout\,
	combout => \DAC1_inst|Selector27~0_combout\);

-- Location: FF_X28_Y15_N9
\DAC1_inst|read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector27~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(12));

-- Location: M9K_X22_Y4_N0
\mem1|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y26_N4
\mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ = (\comm_inst|chanx_wren~q\ & (!\comm_inst|addr_comm\(13) & \comm_inst|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|chanx_wren~q\,
	datab => \comm_inst|addr_comm\(13),
	datad => \comm_inst|Equal1~0_combout\,
	combout => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\);

-- Location: M9K_X33_Y4_N0
\mem1|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N4
\mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\);

-- Location: LCCOMB_X26_Y16_N20
\DAC1_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector43~0_combout\ = (\DAC0_inst|dac_state.RESET~q\) # (!\DAC1_inst|dac_read_mode.READ_T~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_state.RESET~q\,
	datad => \DAC1_inst|dac_read_mode.READ_T~q\,
	combout => \DAC1_inst|Selector43~0_combout\);

-- Location: LCCOMB_X26_Y16_N16
\DAC1_inst|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector43~1_combout\ = ((\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|LessThan1~4_combout\) # (!\DAC1_inst|timing~0_combout\)))) # (!\DAC1_inst|Selector43~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Selector43~0_combout\,
	datac => \DAC1_inst|timing~0_combout\,
	datad => \DAC1_inst|LessThan1~4_combout\,
	combout => \DAC1_inst|Selector43~1_combout\);

-- Location: FF_X26_Y16_N17
\DAC1_inst|dac_read_mode.READ_T\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector43~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_T~q\);

-- Location: LCCOMB_X26_Y16_N18
\DAC1_inst|time_dac_read[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read[0]~6_combout\ = (!\DAC1_inst|dac_read_mode.READ_T~q\ & (\button1~input_o\ & \DAC1_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.READ_T~q\,
	datac => \button1~input_o\,
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|time_dac_read[0]~6_combout\);

-- Location: FF_X27_Y18_N25
\DAC1_inst|time_dac_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(11));

-- Location: FF_X27_Y18_N21
\DAC1_inst|time_dac_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(10));

-- Location: M9K_X33_Y15_N0
\mem1|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y16_N0
\mem1|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N24
\mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\);

-- Location: FF_X27_Y16_N25
\DAC1_inst|time_dac_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(9));

-- Location: M9K_X22_Y2_N0
\mem1|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y13_N0
\mem1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N22
\mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\);

-- Location: FF_X27_Y18_N13
\DAC1_inst|time_dac_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(8));

-- Location: M9K_X22_Y14_N0
\mem1|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\mem1|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N20
\mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\);

-- Location: FF_X27_Y18_N23
\DAC1_inst|time_dac_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(7));

-- Location: M9K_X22_Y12_N0
\mem1|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y13_N0
\mem1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y13_N10
\mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\);

-- Location: FF_X27_Y16_N5
\DAC1_inst|time_dac_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(6));

-- Location: M9K_X33_Y2_N0
\mem1|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y12_N0
\mem1|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N0
\mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\);

-- Location: FF_X27_Y16_N1
\DAC1_inst|time_dac_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(5));

-- Location: M9K_X22_Y8_N0
\mem1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y9_N0
\mem1|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y13_N24
\mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\);

-- Location: FF_X27_Y18_N31
\DAC1_inst|time_dac_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(4));

-- Location: M9K_X22_Y15_N0
\mem1|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y16_N0
\mem1|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N30
\mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\);

-- Location: FF_X27_Y18_N17
\DAC1_inst|time_dac_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(3));

-- Location: M9K_X33_Y5_N0
\mem1|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y6_N0
\mem1|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y7_N0
\mem1|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N12
\mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\);

-- Location: M9K_X33_Y8_N0
\mem1|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y9_N0
\mem1|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N8
\mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\);

-- Location: M9K_X22_Y11_N0
\mem1|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y11_N0
\mem1|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N6
\mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\);

-- Location: LCCOMB_X27_Y14_N16
\DAC1_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan0~3_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\) # ((\mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\) # 
-- ((\mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\) # (\mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\,
	combout => \DAC1_inst|LessThan0~3_combout\);

-- Location: LCCOMB_X27_Y16_N14
\DAC1_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan0~1_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\) # ((\mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\) # 
-- ((\mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\) # (\mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\,
	combout => \DAC1_inst|LessThan0~1_combout\);

-- Location: M9K_X22_Y5_N0
\mem1|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y16_N8
\mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\);

-- Location: LCCOMB_X27_Y17_N20
\DAC1_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan0~0_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\) # ((\mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\) # 
-- ((\mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\) # (\mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\,
	combout => \DAC1_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X27_Y14_N30
\DAC1_inst|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan0~2_combout\ = (\DAC1_inst|LessThan0~1_combout\) # (\DAC1_inst|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|LessThan0~1_combout\,
	datac => \DAC1_inst|LessThan0~0_combout\,
	combout => \DAC1_inst|LessThan0~2_combout\);

-- Location: M9K_X22_Y1_N0
\mem1|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y3_N0
\mem1|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N20
\mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\);

-- Location: LCCOMB_X27_Y14_N2
\DAC1_inst|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan0~4_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\) # ((\DAC1_inst|LessThan0~3_combout\) # ((\DAC1_inst|LessThan0~2_combout\) # 
-- (\mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	datab => \DAC1_inst|LessThan0~3_combout\,
	datac => \DAC1_inst|LessThan0~2_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	combout => \DAC1_inst|LessThan0~4_combout\);

-- Location: LCCOMB_X29_Y18_N0
\DAC1_inst|time_dac_read~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read~8_combout\ = ((\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))) # (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))) # (!\DAC1_inst|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \DAC1_inst|LessThan0~4_combout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	combout => \DAC1_inst|time_dac_read~8_combout\);

-- Location: FF_X29_Y18_N1
\DAC1_inst|time_dac_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_read~8_combout\,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(2));

-- Location: M9K_X33_Y3_N0
\mem1|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N18
\DAC1_inst|time_dac_read~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read~9_combout\ = (\DAC1_inst|LessThan0~4_combout\ & ((\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \DAC1_inst|LessThan0~4_combout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \DAC1_inst|time_dac_read~9_combout\);

-- Location: FF_X27_Y14_N19
\DAC1_inst|time_dac_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_read~9_combout\,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(1));

-- Location: M9K_X22_Y7_N0
\mem1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y6_N0
\mem1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N10
\DAC1_inst|time_dac_read~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read~7_combout\ = (\DAC1_inst|LessThan0~4_combout\ & ((\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \DAC1_inst|LessThan0~4_combout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	combout => \DAC1_inst|time_dac_read~7_combout\);

-- Location: FF_X29_Y18_N11
\DAC1_inst|time_dac_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_read~7_combout\,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(0));

-- Location: LCCOMB_X27_Y18_N0
\DAC1_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~0_combout\ = \DAC1_inst|time_dac_read\(0) $ (VCC)
-- \DAC1_inst|Add2~1\ = CARRY(\DAC1_inst|time_dac_read\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(0),
	datad => VCC,
	combout => \DAC1_inst|Add2~0_combout\,
	cout => \DAC1_inst|Add2~1\);

-- Location: LCCOMB_X27_Y18_N2
\DAC1_inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~2_combout\ = (\DAC1_inst|time_dac_read\(1) & (\DAC1_inst|Add2~1\ & VCC)) # (!\DAC1_inst|time_dac_read\(1) & (!\DAC1_inst|Add2~1\))
-- \DAC1_inst|Add2~3\ = CARRY((!\DAC1_inst|time_dac_read\(1) & !\DAC1_inst|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(1),
	datad => VCC,
	cin => \DAC1_inst|Add2~1\,
	combout => \DAC1_inst|Add2~2_combout\,
	cout => \DAC1_inst|Add2~3\);

-- Location: LCCOMB_X27_Y18_N4
\DAC1_inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~4_combout\ = (\DAC1_inst|time_dac_read\(2) & ((GND) # (!\DAC1_inst|Add2~3\))) # (!\DAC1_inst|time_dac_read\(2) & (\DAC1_inst|Add2~3\ $ (GND)))
-- \DAC1_inst|Add2~5\ = CARRY((\DAC1_inst|time_dac_read\(2)) # (!\DAC1_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(2),
	datad => VCC,
	cin => \DAC1_inst|Add2~3\,
	combout => \DAC1_inst|Add2~4_combout\,
	cout => \DAC1_inst|Add2~5\);

-- Location: LCCOMB_X27_Y18_N6
\DAC1_inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~6_combout\ = (\DAC1_inst|time_dac_read\(3) & (\DAC1_inst|Add2~5\ & VCC)) # (!\DAC1_inst|time_dac_read\(3) & (!\DAC1_inst|Add2~5\))
-- \DAC1_inst|Add2~7\ = CARRY((!\DAC1_inst|time_dac_read\(3) & !\DAC1_inst|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(3),
	datad => VCC,
	cin => \DAC1_inst|Add2~5\,
	combout => \DAC1_inst|Add2~6_combout\,
	cout => \DAC1_inst|Add2~7\);

-- Location: LCCOMB_X27_Y18_N8
\DAC1_inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~8_combout\ = (\DAC1_inst|time_dac_read\(4) & ((GND) # (!\DAC1_inst|Add2~7\))) # (!\DAC1_inst|time_dac_read\(4) & (\DAC1_inst|Add2~7\ $ (GND)))
-- \DAC1_inst|Add2~9\ = CARRY((\DAC1_inst|time_dac_read\(4)) # (!\DAC1_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(4),
	datad => VCC,
	cin => \DAC1_inst|Add2~7\,
	combout => \DAC1_inst|Add2~8_combout\,
	cout => \DAC1_inst|Add2~9\);

-- Location: LCCOMB_X27_Y18_N10
\DAC1_inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~10_combout\ = (\DAC1_inst|time_dac_read\(5) & (\DAC1_inst|Add2~9\ & VCC)) # (!\DAC1_inst|time_dac_read\(5) & (!\DAC1_inst|Add2~9\))
-- \DAC1_inst|Add2~11\ = CARRY((!\DAC1_inst|time_dac_read\(5) & !\DAC1_inst|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(5),
	datad => VCC,
	cin => \DAC1_inst|Add2~9\,
	combout => \DAC1_inst|Add2~10_combout\,
	cout => \DAC1_inst|Add2~11\);

-- Location: LCCOMB_X27_Y18_N12
\DAC1_inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~12_combout\ = (\DAC1_inst|time_dac_read\(6) & ((GND) # (!\DAC1_inst|Add2~11\))) # (!\DAC1_inst|time_dac_read\(6) & (\DAC1_inst|Add2~11\ $ (GND)))
-- \DAC1_inst|Add2~13\ = CARRY((\DAC1_inst|time_dac_read\(6)) # (!\DAC1_inst|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(6),
	datad => VCC,
	cin => \DAC1_inst|Add2~11\,
	combout => \DAC1_inst|Add2~12_combout\,
	cout => \DAC1_inst|Add2~13\);

-- Location: LCCOMB_X27_Y18_N14
\DAC1_inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~14_combout\ = (\DAC1_inst|time_dac_read\(7) & (\DAC1_inst|Add2~13\ & VCC)) # (!\DAC1_inst|time_dac_read\(7) & (!\DAC1_inst|Add2~13\))
-- \DAC1_inst|Add2~15\ = CARRY((!\DAC1_inst|time_dac_read\(7) & !\DAC1_inst|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(7),
	datad => VCC,
	cin => \DAC1_inst|Add2~13\,
	combout => \DAC1_inst|Add2~14_combout\,
	cout => \DAC1_inst|Add2~15\);

-- Location: LCCOMB_X27_Y18_N16
\DAC1_inst|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~16_combout\ = (\DAC1_inst|time_dac_read\(8) & ((GND) # (!\DAC1_inst|Add2~15\))) # (!\DAC1_inst|time_dac_read\(8) & (\DAC1_inst|Add2~15\ $ (GND)))
-- \DAC1_inst|Add2~17\ = CARRY((\DAC1_inst|time_dac_read\(8)) # (!\DAC1_inst|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(8),
	datad => VCC,
	cin => \DAC1_inst|Add2~15\,
	combout => \DAC1_inst|Add2~16_combout\,
	cout => \DAC1_inst|Add2~17\);

-- Location: LCCOMB_X27_Y18_N18
\DAC1_inst|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~18_combout\ = (\DAC1_inst|time_dac_read\(9) & (\DAC1_inst|Add2~17\ & VCC)) # (!\DAC1_inst|time_dac_read\(9) & (!\DAC1_inst|Add2~17\))
-- \DAC1_inst|Add2~19\ = CARRY((!\DAC1_inst|time_dac_read\(9) & !\DAC1_inst|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(9),
	datad => VCC,
	cin => \DAC1_inst|Add2~17\,
	combout => \DAC1_inst|Add2~18_combout\,
	cout => \DAC1_inst|Add2~19\);

-- Location: LCCOMB_X27_Y18_N20
\DAC1_inst|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~20_combout\ = (\DAC1_inst|time_dac_read\(10) & ((GND) # (!\DAC1_inst|Add2~19\))) # (!\DAC1_inst|time_dac_read\(10) & (\DAC1_inst|Add2~19\ $ (GND)))
-- \DAC1_inst|Add2~21\ = CARRY((\DAC1_inst|time_dac_read\(10)) # (!\DAC1_inst|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(10),
	datad => VCC,
	cin => \DAC1_inst|Add2~19\,
	combout => \DAC1_inst|Add2~20_combout\,
	cout => \DAC1_inst|Add2~21\);

-- Location: LCCOMB_X27_Y18_N22
\DAC1_inst|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~22_combout\ = (\DAC1_inst|time_dac_read\(11) & (\DAC1_inst|Add2~21\ & VCC)) # (!\DAC1_inst|time_dac_read\(11) & (!\DAC1_inst|Add2~21\))
-- \DAC1_inst|Add2~23\ = CARRY((!\DAC1_inst|time_dac_read\(11) & !\DAC1_inst|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(11),
	datad => VCC,
	cin => \DAC1_inst|Add2~21\,
	combout => \DAC1_inst|Add2~22_combout\,
	cout => \DAC1_inst|Add2~23\);

-- Location: LCCOMB_X28_Y18_N0
\DAC1_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~0_combout\ = (\DAC1_inst|Equal0~6_combout\ & (\DAC1_inst|Add2~4_combout\ $ (VCC))) # (!\DAC1_inst|Equal0~6_combout\ & (\DAC1_inst|Add2~4_combout\ & VCC))
-- \DAC1_inst|Add1~1\ = CARRY((\DAC1_inst|Equal0~6_combout\ & \DAC1_inst|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~6_combout\,
	datab => \DAC1_inst|Add2~4_combout\,
	datad => VCC,
	combout => \DAC1_inst|Add1~0_combout\,
	cout => \DAC1_inst|Add1~1\);

-- Location: LCCOMB_X28_Y18_N2
\DAC1_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~2_combout\ = (\DAC1_inst|Add2~6_combout\ & (!\DAC1_inst|Add1~1\)) # (!\DAC1_inst|Add2~6_combout\ & ((\DAC1_inst|Add1~1\) # (GND)))
-- \DAC1_inst|Add1~3\ = CARRY((!\DAC1_inst|Add1~1\) # (!\DAC1_inst|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add2~6_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~1\,
	combout => \DAC1_inst|Add1~2_combout\,
	cout => \DAC1_inst|Add1~3\);

-- Location: LCCOMB_X28_Y18_N4
\DAC1_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~4_combout\ = (\DAC1_inst|Add2~8_combout\ & (\DAC1_inst|Add1~3\ $ (GND))) # (!\DAC1_inst|Add2~8_combout\ & (!\DAC1_inst|Add1~3\ & VCC))
-- \DAC1_inst|Add1~5\ = CARRY((\DAC1_inst|Add2~8_combout\ & !\DAC1_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add2~8_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~3\,
	combout => \DAC1_inst|Add1~4_combout\,
	cout => \DAC1_inst|Add1~5\);

-- Location: LCCOMB_X28_Y18_N6
\DAC1_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~6_combout\ = (\DAC1_inst|Add2~10_combout\ & (!\DAC1_inst|Add1~5\)) # (!\DAC1_inst|Add2~10_combout\ & ((\DAC1_inst|Add1~5\) # (GND)))
-- \DAC1_inst|Add1~7\ = CARRY((!\DAC1_inst|Add1~5\) # (!\DAC1_inst|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add2~10_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~5\,
	combout => \DAC1_inst|Add1~6_combout\,
	cout => \DAC1_inst|Add1~7\);

-- Location: LCCOMB_X28_Y18_N8
\DAC1_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~8_combout\ = (\DAC1_inst|Add2~12_combout\ & (\DAC1_inst|Add1~7\ $ (GND))) # (!\DAC1_inst|Add2~12_combout\ & (!\DAC1_inst|Add1~7\ & VCC))
-- \DAC1_inst|Add1~9\ = CARRY((\DAC1_inst|Add2~12_combout\ & !\DAC1_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add2~12_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~7\,
	combout => \DAC1_inst|Add1~8_combout\,
	cout => \DAC1_inst|Add1~9\);

-- Location: LCCOMB_X28_Y18_N10
\DAC1_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~10_combout\ = (\DAC1_inst|Add2~14_combout\ & (!\DAC1_inst|Add1~9\)) # (!\DAC1_inst|Add2~14_combout\ & ((\DAC1_inst|Add1~9\) # (GND)))
-- \DAC1_inst|Add1~11\ = CARRY((!\DAC1_inst|Add1~9\) # (!\DAC1_inst|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add2~14_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~9\,
	combout => \DAC1_inst|Add1~10_combout\,
	cout => \DAC1_inst|Add1~11\);

-- Location: LCCOMB_X28_Y18_N12
\DAC1_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~12_combout\ = (\DAC1_inst|Add2~16_combout\ & (\DAC1_inst|Add1~11\ $ (GND))) # (!\DAC1_inst|Add2~16_combout\ & (!\DAC1_inst|Add1~11\ & VCC))
-- \DAC1_inst|Add1~13\ = CARRY((\DAC1_inst|Add2~16_combout\ & !\DAC1_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add2~16_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~11\,
	combout => \DAC1_inst|Add1~12_combout\,
	cout => \DAC1_inst|Add1~13\);

-- Location: LCCOMB_X28_Y18_N14
\DAC1_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~14_combout\ = (\DAC1_inst|Add2~18_combout\ & (!\DAC1_inst|Add1~13\)) # (!\DAC1_inst|Add2~18_combout\ & ((\DAC1_inst|Add1~13\) # (GND)))
-- \DAC1_inst|Add1~15\ = CARRY((!\DAC1_inst|Add1~13\) # (!\DAC1_inst|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add2~18_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~13\,
	combout => \DAC1_inst|Add1~14_combout\,
	cout => \DAC1_inst|Add1~15\);

-- Location: LCCOMB_X28_Y18_N16
\DAC1_inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~16_combout\ = (\DAC1_inst|Add2~20_combout\ & (\DAC1_inst|Add1~15\ $ (GND))) # (!\DAC1_inst|Add2~20_combout\ & (!\DAC1_inst|Add1~15\ & VCC))
-- \DAC1_inst|Add1~17\ = CARRY((\DAC1_inst|Add2~20_combout\ & !\DAC1_inst|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add2~20_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~15\,
	combout => \DAC1_inst|Add1~16_combout\,
	cout => \DAC1_inst|Add1~17\);

-- Location: LCCOMB_X28_Y18_N18
\DAC1_inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~18_combout\ = (\DAC1_inst|Add2~22_combout\ & (!\DAC1_inst|Add1~17\)) # (!\DAC1_inst|Add2~22_combout\ & ((\DAC1_inst|Add1~17\) # (GND)))
-- \DAC1_inst|Add1~19\ = CARRY((!\DAC1_inst|Add1~17\) # (!\DAC1_inst|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add2~22_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~17\,
	combout => \DAC1_inst|Add1~18_combout\,
	cout => \DAC1_inst|Add1~19\);

-- Location: LCCOMB_X30_Y18_N6
\DAC1_inst|time_dac_i[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[3]~24_combout\ = (\DAC1_inst|Add1~37_combout\ & ((\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|time_dac_i[2]~23\ & VCC)) # (!\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[2]~23\)))) # (!\DAC1_inst|Add1~37_combout\ & 
-- ((\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[2]~23\)) # (!\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|time_dac_i[2]~23\) # (GND)))))
-- \DAC1_inst|time_dac_i[3]~25\ = CARRY((\DAC1_inst|Add1~37_combout\ & (!\DAC1_inst|Selector81~1_combout\ & !\DAC1_inst|time_dac_i[2]~23\)) # (!\DAC1_inst|Add1~37_combout\ & ((!\DAC1_inst|time_dac_i[2]~23\) # (!\DAC1_inst|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~37_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[2]~23\,
	combout => \DAC1_inst|time_dac_i[3]~24_combout\,
	cout => \DAC1_inst|time_dac_i[3]~25\);

-- Location: LCCOMB_X30_Y18_N8
\DAC1_inst|time_dac_i[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[4]~26_combout\ = ((\DAC1_inst|Add1~39_combout\ $ (\DAC1_inst|Selector81~1_combout\ $ (!\DAC1_inst|time_dac_i[3]~25\)))) # (GND)
-- \DAC1_inst|time_dac_i[4]~27\ = CARRY((\DAC1_inst|Add1~39_combout\ & ((\DAC1_inst|Selector81~1_combout\) # (!\DAC1_inst|time_dac_i[3]~25\))) # (!\DAC1_inst|Add1~39_combout\ & (\DAC1_inst|Selector81~1_combout\ & !\DAC1_inst|time_dac_i[3]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~39_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[3]~25\,
	combout => \DAC1_inst|time_dac_i[4]~26_combout\,
	cout => \DAC1_inst|time_dac_i[4]~27\);

-- Location: LCCOMB_X24_Y17_N0
\DAC1_inst|time_dac_read[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read[15]~5_combout\ = (\button1~input_o\ & \DAC1_inst|dac_state.RUNNING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button1~input_o\,
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|time_dac_read[15]~5_combout\);

-- Location: FF_X30_Y18_N9
\DAC1_inst|time_dac_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[4]~26_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(4));

-- Location: LCCOMB_X31_Y18_N2
\DAC1_inst|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~39_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~4_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~4_combout\,
	datad => \DAC1_inst|time_dac_i\(4),
	combout => \DAC1_inst|Add1~39_combout\);

-- Location: LCCOMB_X30_Y18_N10
\DAC1_inst|time_dac_i[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[5]~28_combout\ = (\DAC1_inst|Add1~40_combout\ & ((\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|time_dac_i[4]~27\ & VCC)) # (!\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[4]~27\)))) # (!\DAC1_inst|Add1~40_combout\ & 
-- ((\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[4]~27\)) # (!\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|time_dac_i[4]~27\) # (GND)))))
-- \DAC1_inst|time_dac_i[5]~29\ = CARRY((\DAC1_inst|Add1~40_combout\ & (!\DAC1_inst|Selector81~1_combout\ & !\DAC1_inst|time_dac_i[4]~27\)) # (!\DAC1_inst|Add1~40_combout\ & ((!\DAC1_inst|time_dac_i[4]~27\) # (!\DAC1_inst|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~40_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[4]~27\,
	combout => \DAC1_inst|time_dac_i[5]~28_combout\,
	cout => \DAC1_inst|time_dac_i[5]~29\);

-- Location: FF_X30_Y18_N11
\DAC1_inst|time_dac_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[5]~28_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(5));

-- Location: LCCOMB_X31_Y18_N20
\DAC1_inst|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~40_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~6_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_i\(5),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Add1~6_combout\,
	combout => \DAC1_inst|Add1~40_combout\);

-- Location: LCCOMB_X30_Y18_N12
\DAC1_inst|time_dac_i[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[6]~30_combout\ = ((\DAC1_inst|Add1~41_combout\ $ (\DAC1_inst|Selector81~1_combout\ $ (!\DAC1_inst|time_dac_i[5]~29\)))) # (GND)
-- \DAC1_inst|time_dac_i[6]~31\ = CARRY((\DAC1_inst|Add1~41_combout\ & ((\DAC1_inst|Selector81~1_combout\) # (!\DAC1_inst|time_dac_i[5]~29\))) # (!\DAC1_inst|Add1~41_combout\ & (\DAC1_inst|Selector81~1_combout\ & !\DAC1_inst|time_dac_i[5]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~41_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[5]~29\,
	combout => \DAC1_inst|time_dac_i[6]~30_combout\,
	cout => \DAC1_inst|time_dac_i[6]~31\);

-- Location: FF_X30_Y18_N13
\DAC1_inst|time_dac_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[6]~30_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(6));

-- Location: LCCOMB_X31_Y18_N22
\DAC1_inst|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~41_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~8_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~8_combout\,
	datad => \DAC1_inst|time_dac_i\(6),
	combout => \DAC1_inst|Add1~41_combout\);

-- Location: LCCOMB_X30_Y18_N14
\DAC1_inst|time_dac_i[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[7]~32_combout\ = (\DAC1_inst|Add1~36_combout\ & ((\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|time_dac_i[6]~31\ & VCC)) # (!\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[6]~31\)))) # (!\DAC1_inst|Add1~36_combout\ & 
-- ((\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[6]~31\)) # (!\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|time_dac_i[6]~31\) # (GND)))))
-- \DAC1_inst|time_dac_i[7]~33\ = CARRY((\DAC1_inst|Add1~36_combout\ & (!\DAC1_inst|Selector81~1_combout\ & !\DAC1_inst|time_dac_i[6]~31\)) # (!\DAC1_inst|Add1~36_combout\ & ((!\DAC1_inst|time_dac_i[6]~31\) # (!\DAC1_inst|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~36_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[6]~31\,
	combout => \DAC1_inst|time_dac_i[7]~32_combout\,
	cout => \DAC1_inst|time_dac_i[7]~33\);

-- Location: FF_X30_Y18_N15
\DAC1_inst|time_dac_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[7]~32_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(7));

-- Location: LCCOMB_X31_Y18_N0
\DAC1_inst|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~36_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~10_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~10_combout\,
	datad => \DAC1_inst|time_dac_i\(7),
	combout => \DAC1_inst|Add1~36_combout\);

-- Location: LCCOMB_X30_Y18_N16
\DAC1_inst|time_dac_i[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[8]~34_combout\ = ((\DAC1_inst|Selector81~1_combout\ $ (\DAC1_inst|Add1~34_combout\ $ (!\DAC1_inst|time_dac_i[7]~33\)))) # (GND)
-- \DAC1_inst|time_dac_i[8]~35\ = CARRY((\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|Add1~34_combout\) # (!\DAC1_inst|time_dac_i[7]~33\))) # (!\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|Add1~34_combout\ & !\DAC1_inst|time_dac_i[7]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector81~1_combout\,
	datab => \DAC1_inst|Add1~34_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[7]~33\,
	combout => \DAC1_inst|time_dac_i[8]~34_combout\,
	cout => \DAC1_inst|time_dac_i[8]~35\);

-- Location: FF_X30_Y18_N17
\DAC1_inst|time_dac_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[8]~34_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(8));

-- Location: LCCOMB_X31_Y18_N30
\DAC1_inst|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~34_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~12_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(8),
	datad => \DAC1_inst|Add1~12_combout\,
	combout => \DAC1_inst|Add1~34_combout\);

-- Location: LCCOMB_X30_Y18_N18
\DAC1_inst|time_dac_i[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[9]~36_combout\ = (\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|Add1~35_combout\ & (\DAC1_inst|time_dac_i[8]~35\ & VCC)) # (!\DAC1_inst|Add1~35_combout\ & (!\DAC1_inst|time_dac_i[8]~35\)))) # (!\DAC1_inst|Selector81~1_combout\ & 
-- ((\DAC1_inst|Add1~35_combout\ & (!\DAC1_inst|time_dac_i[8]~35\)) # (!\DAC1_inst|Add1~35_combout\ & ((\DAC1_inst|time_dac_i[8]~35\) # (GND)))))
-- \DAC1_inst|time_dac_i[9]~37\ = CARRY((\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|Add1~35_combout\ & !\DAC1_inst|time_dac_i[8]~35\)) # (!\DAC1_inst|Selector81~1_combout\ & ((!\DAC1_inst|time_dac_i[8]~35\) # (!\DAC1_inst|Add1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector81~1_combout\,
	datab => \DAC1_inst|Add1~35_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[8]~35\,
	combout => \DAC1_inst|time_dac_i[9]~36_combout\,
	cout => \DAC1_inst|time_dac_i[9]~37\);

-- Location: FF_X30_Y18_N19
\DAC1_inst|time_dac_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[9]~36_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(9));

-- Location: LCCOMB_X28_Y18_N30
\DAC1_inst|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~35_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~14_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~14_combout\,
	datad => \DAC1_inst|time_dac_i\(9),
	combout => \DAC1_inst|Add1~35_combout\);

-- Location: LCCOMB_X30_Y18_N20
\DAC1_inst|time_dac_i[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[10]~38_combout\ = ((\DAC1_inst|Selector81~1_combout\ $ (\DAC1_inst|Add1~32_combout\ $ (!\DAC1_inst|time_dac_i[9]~37\)))) # (GND)
-- \DAC1_inst|time_dac_i[10]~39\ = CARRY((\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|Add1~32_combout\) # (!\DAC1_inst|time_dac_i[9]~37\))) # (!\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|Add1~32_combout\ & !\DAC1_inst|time_dac_i[9]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector81~1_combout\,
	datab => \DAC1_inst|Add1~32_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[9]~37\,
	combout => \DAC1_inst|time_dac_i[10]~38_combout\,
	cout => \DAC1_inst|time_dac_i[10]~39\);

-- Location: FF_X30_Y18_N21
\DAC1_inst|time_dac_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[10]~38_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(10));

-- Location: LCCOMB_X31_Y18_N18
\DAC1_inst|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~32_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~16_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~16_combout\,
	datad => \DAC1_inst|time_dac_i\(10),
	combout => \DAC1_inst|Add1~32_combout\);

-- Location: LCCOMB_X30_Y18_N22
\DAC1_inst|time_dac_i[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[11]~40_combout\ = (\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|Add1~33_combout\ & (\DAC1_inst|time_dac_i[10]~39\ & VCC)) # (!\DAC1_inst|Add1~33_combout\ & (!\DAC1_inst|time_dac_i[10]~39\)))) # (!\DAC1_inst|Selector81~1_combout\ & 
-- ((\DAC1_inst|Add1~33_combout\ & (!\DAC1_inst|time_dac_i[10]~39\)) # (!\DAC1_inst|Add1~33_combout\ & ((\DAC1_inst|time_dac_i[10]~39\) # (GND)))))
-- \DAC1_inst|time_dac_i[11]~41\ = CARRY((\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|Add1~33_combout\ & !\DAC1_inst|time_dac_i[10]~39\)) # (!\DAC1_inst|Selector81~1_combout\ & ((!\DAC1_inst|time_dac_i[10]~39\) # (!\DAC1_inst|Add1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector81~1_combout\,
	datab => \DAC1_inst|Add1~33_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[10]~39\,
	combout => \DAC1_inst|time_dac_i[11]~40_combout\,
	cout => \DAC1_inst|time_dac_i[11]~41\);

-- Location: FF_X30_Y18_N23
\DAC1_inst|time_dac_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[11]~40_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(11));

-- Location: LCCOMB_X31_Y18_N12
\DAC1_inst|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~33_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~18_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~18_combout\,
	datad => \DAC1_inst|time_dac_i\(11),
	combout => \DAC1_inst|Add1~33_combout\);

-- Location: LCCOMB_X30_Y18_N24
\DAC1_inst|time_dac_i[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[12]~42_combout\ = ((\DAC1_inst|Selector81~1_combout\ $ (\DAC1_inst|Add1~31_combout\ $ (!\DAC1_inst|time_dac_i[11]~41\)))) # (GND)
-- \DAC1_inst|time_dac_i[12]~43\ = CARRY((\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|Add1~31_combout\) # (!\DAC1_inst|time_dac_i[11]~41\))) # (!\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|Add1~31_combout\ & !\DAC1_inst|time_dac_i[11]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector81~1_combout\,
	datab => \DAC1_inst|Add1~31_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[11]~41\,
	combout => \DAC1_inst|time_dac_i[12]~42_combout\,
	cout => \DAC1_inst|time_dac_i[12]~43\);

-- Location: FF_X30_Y18_N25
\DAC1_inst|time_dac_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[12]~42_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(12));

-- Location: FF_X27_Y18_N15
\DAC1_inst|time_dac_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(12));

-- Location: LCCOMB_X27_Y18_N24
\DAC1_inst|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~24_combout\ = (\DAC1_inst|time_dac_read\(12) & ((GND) # (!\DAC1_inst|Add2~23\))) # (!\DAC1_inst|time_dac_read\(12) & (\DAC1_inst|Add2~23\ $ (GND)))
-- \DAC1_inst|Add2~25\ = CARRY((\DAC1_inst|time_dac_read\(12)) # (!\DAC1_inst|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(12),
	datad => VCC,
	cin => \DAC1_inst|Add2~23\,
	combout => \DAC1_inst|Add2~24_combout\,
	cout => \DAC1_inst|Add2~25\);

-- Location: LCCOMB_X28_Y18_N20
\DAC1_inst|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~20_combout\ = (\DAC1_inst|Add2~24_combout\ & (\DAC1_inst|Add1~19\ $ (GND))) # (!\DAC1_inst|Add2~24_combout\ & (!\DAC1_inst|Add1~19\ & VCC))
-- \DAC1_inst|Add1~21\ = CARRY((\DAC1_inst|Add2~24_combout\ & !\DAC1_inst|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add2~24_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~19\,
	combout => \DAC1_inst|Add1~20_combout\,
	cout => \DAC1_inst|Add1~21\);

-- Location: LCCOMB_X31_Y18_N8
\DAC1_inst|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~31_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~20_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_i\(12),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Add1~20_combout\,
	combout => \DAC1_inst|Add1~31_combout\);

-- Location: LCCOMB_X30_Y18_N26
\DAC1_inst|time_dac_i[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[13]~44_combout\ = (\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|Add1~24_combout\ & (\DAC1_inst|time_dac_i[12]~43\ & VCC)) # (!\DAC1_inst|Add1~24_combout\ & (!\DAC1_inst|time_dac_i[12]~43\)))) # (!\DAC1_inst|Selector81~1_combout\ & 
-- ((\DAC1_inst|Add1~24_combout\ & (!\DAC1_inst|time_dac_i[12]~43\)) # (!\DAC1_inst|Add1~24_combout\ & ((\DAC1_inst|time_dac_i[12]~43\) # (GND)))))
-- \DAC1_inst|time_dac_i[13]~45\ = CARRY((\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|Add1~24_combout\ & !\DAC1_inst|time_dac_i[12]~43\)) # (!\DAC1_inst|Selector81~1_combout\ & ((!\DAC1_inst|time_dac_i[12]~43\) # (!\DAC1_inst|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector81~1_combout\,
	datab => \DAC1_inst|Add1~24_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[12]~43\,
	combout => \DAC1_inst|time_dac_i[13]~44_combout\,
	cout => \DAC1_inst|time_dac_i[13]~45\);

-- Location: FF_X30_Y18_N27
\DAC1_inst|time_dac_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[13]~44_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(13));

-- Location: FF_X27_Y14_N9
\DAC1_inst|time_dac_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(13));

-- Location: LCCOMB_X27_Y18_N26
\DAC1_inst|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~26_combout\ = (\DAC1_inst|time_dac_read\(13) & (\DAC1_inst|Add2~25\ & VCC)) # (!\DAC1_inst|time_dac_read\(13) & (!\DAC1_inst|Add2~25\))
-- \DAC1_inst|Add2~27\ = CARRY((!\DAC1_inst|time_dac_read\(13) & !\DAC1_inst|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(13),
	datad => VCC,
	cin => \DAC1_inst|Add2~25\,
	combout => \DAC1_inst|Add2~26_combout\,
	cout => \DAC1_inst|Add2~27\);

-- Location: LCCOMB_X28_Y18_N22
\DAC1_inst|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~22_combout\ = (\DAC1_inst|Add2~26_combout\ & (!\DAC1_inst|Add1~21\)) # (!\DAC1_inst|Add2~26_combout\ & ((\DAC1_inst|Add1~21\) # (GND)))
-- \DAC1_inst|Add1~23\ = CARRY((!\DAC1_inst|Add1~21\) # (!\DAC1_inst|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add2~26_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~21\,
	combout => \DAC1_inst|Add1~22_combout\,
	cout => \DAC1_inst|Add1~23\);

-- Location: LCCOMB_X29_Y18_N4
\DAC1_inst|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~24_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~22_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_i\(13),
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Add1~22_combout\,
	combout => \DAC1_inst|Add1~24_combout\);

-- Location: LCCOMB_X31_Y18_N16
\DAC1_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~1_combout\ = (\DAC1_inst|Add1~41_combout\) # ((\DAC1_inst|Add1~40_combout\) # ((\DAC1_inst|LessThan1~0_combout\) # (\DAC1_inst|Add1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~41_combout\,
	datab => \DAC1_inst|Add1~40_combout\,
	datac => \DAC1_inst|LessThan1~0_combout\,
	datad => \DAC1_inst|Add1~39_combout\,
	combout => \DAC1_inst|LessThan1~1_combout\);

-- Location: LCCOMB_X31_Y18_N26
\DAC1_inst|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~2_combout\ = (\DAC1_inst|Add1~34_combout\) # ((\DAC1_inst|Add1~36_combout\) # ((\DAC1_inst|Add1~35_combout\) # (\DAC1_inst|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~34_combout\,
	datab => \DAC1_inst|Add1~36_combout\,
	datac => \DAC1_inst|Add1~35_combout\,
	datad => \DAC1_inst|LessThan1~1_combout\,
	combout => \DAC1_inst|LessThan1~2_combout\);

-- Location: LCCOMB_X31_Y18_N28
\DAC1_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~3_combout\ = (\DAC1_inst|Add1~33_combout\) # ((\DAC1_inst|Add1~31_combout\) # ((\DAC1_inst|LessThan1~2_combout\) # (\DAC1_inst|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~33_combout\,
	datab => \DAC1_inst|Add1~31_combout\,
	datac => \DAC1_inst|LessThan1~2_combout\,
	datad => \DAC1_inst|Add1~32_combout\,
	combout => \DAC1_inst|LessThan1~3_combout\);

-- Location: LCCOMB_X30_Y18_N28
\DAC1_inst|time_dac_i[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[14]~46_combout\ = ((\DAC1_inst|Selector81~1_combout\ $ (\DAC1_inst|Add1~27_combout\ $ (!\DAC1_inst|time_dac_i[13]~45\)))) # (GND)
-- \DAC1_inst|time_dac_i[14]~47\ = CARRY((\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|Add1~27_combout\) # (!\DAC1_inst|time_dac_i[13]~45\))) # (!\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|Add1~27_combout\ & !\DAC1_inst|time_dac_i[13]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector81~1_combout\,
	datab => \DAC1_inst|Add1~27_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[13]~45\,
	combout => \DAC1_inst|time_dac_i[14]~46_combout\,
	cout => \DAC1_inst|time_dac_i[14]~47\);

-- Location: FF_X30_Y18_N29
\DAC1_inst|time_dac_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[14]~46_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(14));

-- Location: FF_X27_Y18_N11
\DAC1_inst|time_dac_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(14));

-- Location: LCCOMB_X27_Y18_N28
\DAC1_inst|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~28_combout\ = (\DAC1_inst|time_dac_read\(14) & ((GND) # (!\DAC1_inst|Add2~27\))) # (!\DAC1_inst|time_dac_read\(14) & (\DAC1_inst|Add2~27\ $ (GND)))
-- \DAC1_inst|Add2~29\ = CARRY((\DAC1_inst|time_dac_read\(14)) # (!\DAC1_inst|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(14),
	datad => VCC,
	cin => \DAC1_inst|Add2~27\,
	combout => \DAC1_inst|Add2~28_combout\,
	cout => \DAC1_inst|Add2~29\);

-- Location: LCCOMB_X28_Y18_N24
\DAC1_inst|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~25_combout\ = (\DAC1_inst|Add2~28_combout\ & (\DAC1_inst|Add1~23\ $ (GND))) # (!\DAC1_inst|Add2~28_combout\ & (!\DAC1_inst|Add1~23\ & VCC))
-- \DAC1_inst|Add1~26\ = CARRY((\DAC1_inst|Add2~28_combout\ & !\DAC1_inst|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add2~28_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add1~23\,
	combout => \DAC1_inst|Add1~25_combout\,
	cout => \DAC1_inst|Add1~26\);

-- Location: LCCOMB_X28_Y18_N28
\DAC1_inst|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~27_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~25_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_i\(14),
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Add1~25_combout\,
	combout => \DAC1_inst|Add1~27_combout\);

-- Location: LCCOMB_X30_Y18_N30
\DAC1_inst|time_dac_i[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[15]~48_combout\ = \DAC1_inst|Add1~30_combout\ $ (\DAC1_inst|time_dac_i[14]~47\ $ (\DAC1_inst|Selector81~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~30_combout\,
	datad => \DAC1_inst|Selector81~1_combout\,
	cin => \DAC1_inst|time_dac_i[14]~47\,
	combout => \DAC1_inst|time_dac_i[15]~48_combout\);

-- Location: FF_X30_Y18_N31
\DAC1_inst|time_dac_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[15]~48_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(15));

-- Location: FF_X27_Y18_N19
\DAC1_inst|time_dac_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(15));

-- Location: LCCOMB_X27_Y18_N30
\DAC1_inst|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add2~30_combout\ = \DAC1_inst|Add2~29\ $ (!\DAC1_inst|time_dac_read\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC1_inst|time_dac_read\(15),
	cin => \DAC1_inst|Add2~29\,
	combout => \DAC1_inst|Add2~30_combout\);

-- Location: LCCOMB_X28_Y18_N26
\DAC1_inst|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~28_combout\ = \DAC1_inst|Add1~26\ $ (\DAC1_inst|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC1_inst|Add2~30_combout\,
	cin => \DAC1_inst|Add1~26\,
	combout => \DAC1_inst|Add1~28_combout\);

-- Location: LCCOMB_X30_Y16_N2
\DAC1_inst|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~30_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~28_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_i\(15),
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Add1~28_combout\,
	combout => \DAC1_inst|Add1~30_combout\);

-- Location: LCCOMB_X31_Y18_N14
\DAC1_inst|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~4_combout\ = (\DAC1_inst|Add1~24_combout\) # ((\DAC1_inst|LessThan1~3_combout\) # ((\DAC1_inst|Add1~27_combout\) # (\DAC1_inst|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~24_combout\,
	datab => \DAC1_inst|LessThan1~3_combout\,
	datac => \DAC1_inst|Add1~27_combout\,
	datad => \DAC1_inst|Add1~30_combout\,
	combout => \DAC1_inst|LessThan1~4_combout\);

-- Location: LCCOMB_X29_Y18_N24
\DAC1_inst|read_addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr~1_combout\ = (\DAC1_inst|read_addr~0_combout\) # ((\DAC1_inst|timing~0_combout\ & (\DAC1_inst|Equal0~6_combout\ & !\DAC1_inst|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|timing~0_combout\,
	datab => \DAC1_inst|Equal0~6_combout\,
	datac => \DAC1_inst|read_addr~0_combout\,
	datad => \DAC1_inst|LessThan1~4_combout\,
	combout => \DAC1_inst|read_addr~1_combout\);

-- Location: LCCOMB_X28_Y15_N10
\DAC1_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~2_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & \DAC1_inst|read_addr~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_state.RUNNING~q\,
	datad => \DAC1_inst|read_addr~1_combout\,
	combout => \DAC1_inst|Add0~2_combout\);

-- Location: LCCOMB_X27_Y15_N28
\DAC1_inst|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add0~27_combout\ = \DAC1_inst|Add0~26\ $ (\DAC1_inst|read_addr\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC1_inst|read_addr\(13),
	cin => \DAC1_inst|Add0~26\,
	combout => \DAC1_inst|Add0~27_combout\);

-- Location: LCCOMB_X28_Y15_N6
\DAC1_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector26~0_combout\ = (\DAC1_inst|Add0~2_combout\ & ((\DAC1_inst|Add0~27_combout\) # ((\DAC1_inst|read_addr\(13) & \DAC1_inst|Selector38~0_combout\)))) # (!\DAC1_inst|Add0~2_combout\ & (((\DAC1_inst|read_addr\(13) & 
-- \DAC1_inst|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~2_combout\,
	datab => \DAC1_inst|Add0~27_combout\,
	datac => \DAC1_inst|read_addr\(13),
	datad => \DAC1_inst|Selector38~0_combout\,
	combout => \DAC1_inst|Selector26~0_combout\);

-- Location: FF_X28_Y15_N7
\DAC1_inst|read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector26~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(13));

-- Location: LCCOMB_X27_Y15_N0
\mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = \DAC1_inst|read_addr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(13),
	combout => \mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X27_Y15_N1
\mem1|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50MHz~inputclkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem1|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X27_Y14_N0
\mem1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|address_reg_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\);

-- Location: FF_X27_Y14_N1
\mem1|altsyncram_component|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50MHz~inputclkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0));

-- Location: M9K_X22_Y10_N0
\mem1|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y10_N0
\mem1|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N26
\mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\);

-- Location: LCCOMB_X27_Y14_N10
\DAC1_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~2_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\ & (\mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\ & 
-- (\mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\ & \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\,
	combout => \DAC1_inst|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y14_N14
\DAC1_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~5_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ & ((\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	combout => \DAC1_inst|Equal0~5_combout\);

-- Location: LCCOMB_X27_Y16_N26
\DAC1_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~4_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\ & (\mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\ & 
-- (\mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\ & \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\,
	combout => \DAC1_inst|Equal0~4_combout\);

-- Location: LCCOMB_X27_Y16_N10
\DAC1_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~3_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\ & (\mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ & 
-- (\mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\ & \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\,
	combout => \DAC1_inst|Equal0~3_combout\);

-- Location: LCCOMB_X27_Y14_N28
\DAC1_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~7_combout\ = (\DAC1_inst|Equal0~2_combout\ & (\DAC1_inst|Equal0~5_combout\ & (\DAC1_inst|Equal0~4_combout\ & \DAC1_inst|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~2_combout\,
	datab => \DAC1_inst|Equal0~5_combout\,
	datac => \DAC1_inst|Equal0~4_combout\,
	datad => \DAC1_inst|Equal0~3_combout\,
	combout => \DAC1_inst|Equal0~7_combout\);

-- Location: LCCOMB_X25_Y16_N26
\mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\);

-- Location: LCCOMB_X29_Y18_N26
\DAC1_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal1~0_combout\ = (!\mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\ & ((\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\,
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \DAC1_inst|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\DAC1_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector39~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & (((!\DAC1_inst|dac_read_mode.DONE~q\) # (!\DAC1_inst|Equal1~0_combout\)) # (!\DAC1_inst|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Equal0~7_combout\,
	datac => \DAC1_inst|Equal1~0_combout\,
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|Selector39~0_combout\);

-- Location: LCCOMB_X29_Y18_N22
\DAC1_inst|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~8_combout\ = (\DAC1_inst|Equal0~6_combout\ & ((\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \DAC1_inst|Equal0~6_combout\,
	combout => \DAC1_inst|Equal0~8_combout\);

-- Location: LCCOMB_X28_Y15_N28
\DAC1_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector38~0_combout\ = (\DAC1_inst|Selector39~0_combout\ & (((\DAC1_inst|dac_state.IDLE~q\ & !\DAC1_inst|Equal0~8_combout\)) # (!\DAC1_inst|read_addr~1_combout\))) # (!\DAC1_inst|Selector39~0_combout\ & (\DAC1_inst|dac_state.IDLE~q\ & 
-- (!\DAC1_inst|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector39~0_combout\,
	datab => \DAC1_inst|dac_state.IDLE~q\,
	datac => \DAC1_inst|Equal0~8_combout\,
	datad => \DAC1_inst|read_addr~1_combout\,
	combout => \DAC1_inst|Selector38~0_combout\);

-- Location: LCCOMB_X28_Y15_N0
\DAC1_inst|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector39~1_combout\ = (\DAC1_inst|Add0~0_combout\ & ((\DAC1_inst|Add0~2_combout\) # ((\DAC1_inst|Selector38~0_combout\ & \DAC1_inst|read_addr\(0))))) # (!\DAC1_inst|Add0~0_combout\ & (\DAC1_inst|Selector38~0_combout\ & 
-- (\DAC1_inst|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add0~0_combout\,
	datab => \DAC1_inst|Selector38~0_combout\,
	datac => \DAC1_inst|read_addr\(0),
	datad => \DAC1_inst|Add0~2_combout\,
	combout => \DAC1_inst|Selector39~1_combout\);

-- Location: FF_X28_Y15_N1
\DAC1_inst|read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector39~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(0));

-- Location: M9K_X33_Y1_N0
\mem1|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \clk_50MHz~inputclkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N22
\DAC1_inst|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~9_combout\ = (\DAC1_inst|Equal0~5_combout\ & ((\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \DAC1_inst|Equal0~5_combout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \DAC1_inst|Equal0~9_combout\);

-- Location: LCCOMB_X27_Y14_N24
\DAC1_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~6_combout\ = (\DAC1_inst|Equal0~9_combout\ & (\DAC1_inst|Equal0~3_combout\ & (\DAC1_inst|Equal0~4_combout\ & \DAC1_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~9_combout\,
	datab => \DAC1_inst|Equal0~3_combout\,
	datac => \DAC1_inst|Equal0~4_combout\,
	datad => \DAC1_inst|Equal0~2_combout\,
	combout => \DAC1_inst|Equal0~6_combout\);

-- Location: LCCOMB_X30_Y18_N0
\DAC1_inst|time_dac_i[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[0]~18_combout\ = (\DAC1_inst|time_dac_i~16_combout\ & (\DAC1_inst|Selector81~1_combout\ $ (VCC))) # (!\DAC1_inst|time_dac_i~16_combout\ & (\DAC1_inst|Selector81~1_combout\ & VCC))
-- \DAC1_inst|time_dac_i[0]~19\ = CARRY((\DAC1_inst|time_dac_i~16_combout\ & \DAC1_inst|Selector81~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_i~16_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	combout => \DAC1_inst|time_dac_i[0]~18_combout\,
	cout => \DAC1_inst|time_dac_i[0]~19\);

-- Location: FF_X30_Y18_N1
\DAC1_inst|time_dac_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[0]~18_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(0));

-- Location: LCCOMB_X29_Y18_N2
\DAC1_inst|time_dac_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i~16_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add2~0_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Add2~0_combout\,
	datac => \DAC1_inst|time_dac_i\(0),
	combout => \DAC1_inst|time_dac_i~16_combout\);

-- Location: LCCOMB_X30_Y18_N2
\DAC1_inst|time_dac_i[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[1]~20_combout\ = (\DAC1_inst|time_dac_i~17_combout\ & ((\DAC1_inst|Selector81~1_combout\ & (\DAC1_inst|time_dac_i[0]~19\ & VCC)) # (!\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[0]~19\)))) # 
-- (!\DAC1_inst|time_dac_i~17_combout\ & ((\DAC1_inst|Selector81~1_combout\ & (!\DAC1_inst|time_dac_i[0]~19\)) # (!\DAC1_inst|Selector81~1_combout\ & ((\DAC1_inst|time_dac_i[0]~19\) # (GND)))))
-- \DAC1_inst|time_dac_i[1]~21\ = CARRY((\DAC1_inst|time_dac_i~17_combout\ & (!\DAC1_inst|Selector81~1_combout\ & !\DAC1_inst|time_dac_i[0]~19\)) # (!\DAC1_inst|time_dac_i~17_combout\ & ((!\DAC1_inst|time_dac_i[0]~19\) # 
-- (!\DAC1_inst|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_i~17_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[0]~19\,
	combout => \DAC1_inst|time_dac_i[1]~20_combout\,
	cout => \DAC1_inst|time_dac_i[1]~21\);

-- Location: FF_X30_Y18_N3
\DAC1_inst|time_dac_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[1]~20_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(1));

-- Location: LCCOMB_X29_Y18_N12
\DAC1_inst|time_dac_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i~17_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add2~2_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add2~2_combout\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|time_dac_i\(1),
	combout => \DAC1_inst|time_dac_i~17_combout\);

-- Location: LCCOMB_X30_Y18_N4
\DAC1_inst|time_dac_i[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i[2]~22_combout\ = ((\DAC1_inst|Add1~38_combout\ $ (\DAC1_inst|Selector81~1_combout\ $ (!\DAC1_inst|time_dac_i[1]~21\)))) # (GND)
-- \DAC1_inst|time_dac_i[2]~23\ = CARRY((\DAC1_inst|Add1~38_combout\ & ((\DAC1_inst|Selector81~1_combout\) # (!\DAC1_inst|time_dac_i[1]~21\))) # (!\DAC1_inst|Add1~38_combout\ & (\DAC1_inst|Selector81~1_combout\ & !\DAC1_inst|time_dac_i[1]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~38_combout\,
	datab => \DAC1_inst|Selector81~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|time_dac_i[1]~21\,
	combout => \DAC1_inst|time_dac_i[2]~22_combout\,
	cout => \DAC1_inst|time_dac_i[2]~23\);

-- Location: FF_X30_Y18_N5
\DAC1_inst|time_dac_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[2]~22_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(2));

-- Location: LCCOMB_X29_Y18_N16
\DAC1_inst|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~38_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~0_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~0_combout\,
	datad => \DAC1_inst|time_dac_i\(2),
	combout => \DAC1_inst|Add1~38_combout\);

-- Location: FF_X30_Y18_N7
\DAC1_inst|time_dac_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i[3]~24_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(3));

-- Location: LCCOMB_X29_Y18_N6
\DAC1_inst|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~37_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~2_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_i\(3),
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Add1~2_combout\,
	combout => \DAC1_inst|Add1~37_combout\);

-- Location: LCCOMB_X29_Y18_N14
\DAC1_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~0_combout\ = (\DAC1_inst|Add1~37_combout\) # ((\DAC1_inst|Add1~38_combout\ & ((\DAC1_inst|time_dac_i~16_combout\) # (\DAC1_inst|time_dac_i~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~37_combout\,
	datab => \DAC1_inst|time_dac_i~16_combout\,
	datac => \DAC1_inst|time_dac_i~17_combout\,
	datad => \DAC1_inst|Add1~38_combout\,
	combout => \DAC1_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X31_Y18_N10
\DAC1_inst|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~6_combout\ = (\DAC1_inst|Add1~33_combout\) # ((\DAC1_inst|Add1~35_combout\) # ((\DAC1_inst|Add1~34_combout\) # (\DAC1_inst|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~33_combout\,
	datab => \DAC1_inst|Add1~35_combout\,
	datac => \DAC1_inst|Add1~34_combout\,
	datad => \DAC1_inst|Add1~32_combout\,
	combout => \DAC1_inst|LessThan1~6_combout\);

-- Location: LCCOMB_X31_Y18_N4
\DAC1_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~7_combout\ = (\DAC1_inst|Add1~24_combout\) # ((\DAC1_inst|Add1~31_combout\) # ((\DAC1_inst|Add1~27_combout\) # (\DAC1_inst|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~24_combout\,
	datab => \DAC1_inst|Add1~31_combout\,
	datac => \DAC1_inst|Add1~27_combout\,
	datad => \DAC1_inst|Add1~30_combout\,
	combout => \DAC1_inst|LessThan1~7_combout\);

-- Location: LCCOMB_X31_Y18_N24
\DAC1_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~5_combout\ = (\DAC1_inst|Add1~39_combout\) # ((\DAC1_inst|Add1~40_combout\) # ((\DAC1_inst|Add1~41_combout\) # (\DAC1_inst|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~39_combout\,
	datab => \DAC1_inst|Add1~40_combout\,
	datac => \DAC1_inst|Add1~41_combout\,
	datad => \DAC1_inst|Add1~36_combout\,
	combout => \DAC1_inst|LessThan1~5_combout\);

-- Location: LCCOMB_X31_Y18_N6
\DAC1_inst|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector81~0_combout\ = (\DAC1_inst|LessThan1~6_combout\) # ((\DAC1_inst|LessThan1~7_combout\) # (\DAC1_inst|LessThan1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|LessThan1~6_combout\,
	datac => \DAC1_inst|LessThan1~7_combout\,
	datad => \DAC1_inst|LessThan1~5_combout\,
	combout => \DAC1_inst|Selector81~0_combout\);

-- Location: LCCOMB_X29_Y18_N18
\DAC1_inst|Selector81~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector81~1_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|LessThan1~0_combout\) # ((\DAC1_inst|Selector81~0_combout\)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|timing~q\ & ((\DAC1_inst|LessThan1~0_combout\) # 
-- (\DAC1_inst|Selector81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|LessThan1~0_combout\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC1_inst|Selector81~0_combout\,
	combout => \DAC1_inst|Selector81~1_combout\);

-- Location: LCCOMB_X26_Y16_N2
\DAC1_inst|Selector81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector81~2_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Selector81~1_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|timing~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC1_inst|Selector81~1_combout\,
	combout => \DAC1_inst|Selector81~2_combout\);

-- Location: FF_X26_Y16_N3
\DAC1_inst|timing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector81~2_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|timing~q\);

-- Location: LCCOMB_X26_Y16_N10
\DAC1_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector45~0_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & (!\DAC1_inst|timing~q\ & \DAC1_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector45~0_combout\);

-- Location: LCCOMB_X26_Y16_N28
\DAC1_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector44~0_combout\ = (\DAC1_inst|Selector45~0_combout\ & (((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_read_mode.READ_V~q\)) # (!\DAC1_inst|dac_read_mode.READ_T~q\))) # (!\DAC1_inst|Selector45~0_combout\ & 
-- (!\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_read_mode.READ_V~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector45~0_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_read_mode.READ_V~q\,
	datad => \DAC1_inst|dac_read_mode.READ_T~q\,
	combout => \DAC1_inst|Selector44~0_combout\);

-- Location: FF_X26_Y16_N29
\DAC1_inst|dac_read_mode.READ_V\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector44~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_V~q\);

-- Location: LCCOMB_X26_Y16_N30
\DAC1_inst|Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector45~1_combout\ = (\DAC1_inst|Selector45~0_combout\ & ((\DAC1_inst|dac_read_mode.READ_V~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_read_mode.READ_dV_float~q\)))) # (!\DAC1_inst|Selector45~0_combout\ & 
-- (!\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_read_mode.READ_dV_float~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector45~0_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_read_mode.READ_dV_float~q\,
	datad => \DAC1_inst|dac_read_mode.READ_V~q\,
	combout => \DAC1_inst|Selector45~1_combout\);

-- Location: FF_X26_Y16_N31
\DAC1_inst|dac_read_mode.READ_dV_float\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector45~1_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_dV_float~q\);

-- Location: LCCOMB_X26_Y16_N8
\DAC1_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector46~0_combout\ = (\DAC1_inst|Selector45~0_combout\ & ((\DAC1_inst|dac_read_mode.READ_dV_float~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_read_mode.READ_dV~q\)))) # (!\DAC1_inst|Selector45~0_combout\ & 
-- (!\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_read_mode.READ_dV~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector45~0_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_read_mode.READ_dV~q\,
	datad => \DAC1_inst|dac_read_mode.READ_dV_float~q\,
	combout => \DAC1_inst|Selector46~0_combout\);

-- Location: FF_X26_Y16_N9
\DAC1_inst|dac_read_mode.READ_dV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector46~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_dV~q\);

-- Location: LCCOMB_X26_Y16_N0
\DAC1_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector47~0_combout\ = (\DAC1_inst|Selector45~0_combout\ & ((\DAC1_inst|dac_read_mode.READ_dV~q\) # ((\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC0_inst|dac_state.RESET~q\)))) # (!\DAC1_inst|Selector45~0_combout\ & 
-- (((\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC0_inst|dac_state.RESET~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Selector45~0_combout\,
	datab => \DAC1_inst|dac_read_mode.READ_dV~q\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_state.RESET~q\,
	combout => \DAC1_inst|Selector47~0_combout\);

-- Location: FF_X26_Y16_N1
\DAC1_inst|dac_read_mode.DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector47~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.DONE~q\);

-- Location: LCCOMB_X29_Y18_N8
\DAC1_inst|dac_state~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_state~10_combout\ = (\DAC1_inst|Equal0~6_combout\ & (!\DAC1_inst|LessThan1~4_combout\ & ((\DAC1_inst|dac_read_mode.DONE~q\) # (\DAC1_inst|timing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Equal0~6_combout\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC1_inst|LessThan1~4_combout\,
	combout => \DAC1_inst|dac_state~10_combout\);

-- Location: LCCOMB_X29_Y16_N18
\DAC1_inst|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector41~1_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & (\DAC1_inst|dac_state~10_combout\ & ((\DAC1_inst|Selector41~0_combout\) # (!\DAC1_inst|dac_state.IDLE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Selector41~0_combout\) # 
-- ((!\DAC1_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Selector41~0_combout\,
	datac => \DAC1_inst|dac_state.IDLE~q\,
	datad => \DAC1_inst|dac_state~10_combout\,
	combout => \DAC1_inst|Selector41~1_combout\);

-- Location: FF_X29_Y16_N19
\DAC1_inst|dac_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector41~1_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_state.IDLE~q\);

-- Location: LCCOMB_X29_Y16_N0
\DAC1_inst|wr_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|wr_i~0_combout\ = !\DAC1_inst|dac_state.IDLE~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DAC1_inst|dac_state.IDLE~q\,
	combout => \DAC1_inst|wr_i~0_combout\);

-- Location: FF_X29_Y16_N1
\DAC1_inst|wr_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|wr_i~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|wr_i~q\);

-- Location: LCCOMB_X26_Y17_N0
\DAC1_inst|cs_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|cs_i~0_combout\ = (\DAC1_inst|cs_i~q\) # ((!\DAC1_inst|dac_state.RUNNING~q\ & \button1~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \button1~input_o\,
	datac => \DAC1_inst|cs_i~q\,
	combout => \DAC1_inst|cs_i~0_combout\);

-- Location: FF_X26_Y17_N1
\DAC1_inst|cs_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|cs_i~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|cs_i~q\);

-- Location: LCCOMB_X17_Y24_N2
\DAC0_inst|cs_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|cs_i~0_combout\ = (\DAC0_inst|cs_i~q\) # ((\button1~input_o\ & !\DAC0_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button1~input_o\,
	datac => \DAC0_inst|cs_i~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|cs_i~0_combout\);

-- Location: FF_X17_Y24_N3
\DAC0_inst|cs_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|cs_i~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|cs_i~q\);

-- Location: PLL_1
\adc_pll_inst|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 63,
	c0_initial => 1,
	c0_low => 62,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 125,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 8,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 8,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "no compensation",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 312,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \adc_pll_inst|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \adc_pll_inst|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X37_Y31_N6
\ADC_CTRL_inst|count[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|count[0]~3_combout\ = !\ADC_CTRL_inst|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_CTRL_inst|count\(0),
	combout => \ADC_CTRL_inst|count[0]~3_combout\);

-- Location: LCCOMB_X37_Y31_N0
\ADC_CTRL_inst|go_en~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|go_en~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ADC_CTRL_inst|go_en~feeder_combout\);

-- Location: FF_X37_Y31_N1
\ADC_CTRL_inst|go_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|go_en~feeder_combout\,
	clrn => \button1~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|go_en~q\);

-- Location: FF_X37_Y31_N7
\ADC_CTRL_inst|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|count[0]~3_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|count\(0));

-- Location: LCCOMB_X37_Y31_N4
\ADC_CTRL_inst|count[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|count[1]~2_combout\ = \ADC_CTRL_inst|count\(1) $ (\ADC_CTRL_inst|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_CTRL_inst|count\(1),
	datad => \ADC_CTRL_inst|count\(0),
	combout => \ADC_CTRL_inst|count[1]~2_combout\);

-- Location: FF_X37_Y31_N5
\ADC_CTRL_inst|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|count[1]~2_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|count\(1));

-- Location: LCCOMB_X37_Y31_N10
\ADC_CTRL_inst|count[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|count[2]~0_combout\ = \ADC_CTRL_inst|count\(2) $ (((\ADC_CTRL_inst|count\(1) & \ADC_CTRL_inst|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_CTRL_inst|count\(1),
	datac => \ADC_CTRL_inst|count\(2),
	datad => \ADC_CTRL_inst|count\(0),
	combout => \ADC_CTRL_inst|count[2]~0_combout\);

-- Location: FF_X37_Y31_N11
\ADC_CTRL_inst|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|count[2]~0_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|count\(2));

-- Location: LCCOMB_X36_Y31_N26
\ADC_CTRL_inst|count[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|count[3]~1_combout\ = \ADC_CTRL_inst|count\(3) $ (((\ADC_CTRL_inst|count\(1) & (\ADC_CTRL_inst|count\(2) & \ADC_CTRL_inst|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|count\(1),
	datab => \ADC_CTRL_inst|count\(2),
	datac => \ADC_CTRL_inst|count\(3),
	datad => \ADC_CTRL_inst|count\(0),
	combout => \ADC_CTRL_inst|count[3]~1_combout\);

-- Location: FF_X36_Y31_N27
\ADC_CTRL_inst|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|count[3]~1_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|count\(3));

-- Location: LCCOMB_X36_Y31_N6
\ADC_CTRL_inst|data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|data~0_combout\ = (!\ADC_CTRL_inst|count\(1) & (\ADC_CTRL_inst|count\(2) & (!\ADC_CTRL_inst|count\(3) & !\ADC_CTRL_inst|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|count\(1),
	datab => \ADC_CTRL_inst|count\(2),
	datac => \ADC_CTRL_inst|count\(3),
	datad => \ADC_CTRL_inst|count\(0),
	combout => \ADC_CTRL_inst|data~0_combout\);

-- Location: LCCOMB_X36_Y31_N18
\ADC_CTRL_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal0~0_combout\ = (!\ADC_CTRL_inst|count\(1) & (!\ADC_CTRL_inst|count\(2) & (!\ADC_CTRL_inst|count\(3) & \ADC_CTRL_inst|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|count\(1),
	datab => \ADC_CTRL_inst|count\(2),
	datac => \ADC_CTRL_inst|count\(3),
	datad => \ADC_CTRL_inst|count\(0),
	combout => \ADC_CTRL_inst|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y31_N12
\ADC_CTRL_inst|ch_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|ch_count[0]~0_combout\ = \ADC_CTRL_inst|ch_count\(0) $ (\ADC_CTRL_inst|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_CTRL_inst|ch_count\(0),
	datad => \ADC_CTRL_inst|Equal0~0_combout\,
	combout => \ADC_CTRL_inst|ch_count[0]~0_combout\);

-- Location: FF_X40_Y31_N13
\ADC_CTRL_inst|ch_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|ch_count[0]~0_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|ch_count\(0));

-- Location: LCCOMB_X40_Y31_N0
\ADC_CTRL_inst|data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|data~1_combout\ = (\ADC_CTRL_inst|data~0_combout\ & \ADC_CTRL_inst|ch_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_CTRL_inst|data~0_combout\,
	datad => \ADC_CTRL_inst|ch_count\(0),
	combout => \ADC_CTRL_inst|data~1_combout\);

-- Location: FF_X40_Y31_N1
\ADC_CTRL_inst|data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|data~1_combout\,
	ena => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|data~q\);

-- Location: LCCOMB_X40_Y31_N2
\ADC_CTRL_inst|oSCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|oSCLK~0_combout\ = (GLOBAL(\adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\)) # (!\ADC_CTRL_inst|go_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	datad => \ADC_CTRL_inst|go_en~q\,
	combout => \ADC_CTRL_inst|oSCLK~0_combout\);

-- Location: LCCOMB_X40_Y26_N0
\comm_inst|comm_rdl~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|comm_rdl~2_combout\ = !\comm_inst|comm_rdl~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comm_inst|comm_rdl~1_combout\,
	combout => \comm_inst|comm_rdl~2_combout\);

-- Location: FF_X40_Y26_N1
\comm_inst|comm_rdl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|comm_rdl~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|comm_rdl~q\);

-- Location: LCCOMB_X16_Y19_N6
\DAC0_inst|dac_dV_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_read[31]~0_combout\ = (\button1~input_o\ & (\DAC0_inst|dac_read_mode.READ_dV~q\ & \DAC0_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button1~input_o\,
	datab => \DAC0_inst|dac_read_mode.READ_dV~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|dac_dV_read[31]~0_combout\);

-- Location: FF_X17_Y20_N27
\DAC0_inst|dac_dV_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(31));

-- Location: LCCOMB_X20_Y21_N24
\DAC0_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector49~0_combout\ = (\DAC0_inst|dac_dV_i~0_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(31))))) # (!\DAC0_inst|dac_dV_i~0_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~0_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(31),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector49~0_combout\);

-- Location: FF_X20_Y21_N25
\DAC0_inst|dac_dV_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector49~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(31));

-- Location: LCCOMB_X17_Y20_N26
\DAC0_inst|dac_dV_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~0_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(31))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(31),
	datad => \DAC0_inst|dac_dV_i\(31),
	combout => \DAC0_inst|dac_dV_i~0_combout\);

-- Location: FF_X18_Y20_N31
\DAC0_inst|dac_out_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~62_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(31));

-- Location: LCCOMB_X16_Y19_N8
\DAC0_inst|dac_out_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[31]~0_combout\ = (\button1~input_o\ & (\DAC0_inst|dac_read_mode.READ_V~q\ & \DAC0_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button1~input_o\,
	datac => \DAC0_inst|dac_read_mode.READ_V~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|dac_out_read[31]~0_combout\);

-- Location: FF_X17_Y20_N25
\DAC0_inst|dac_out_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(31));

-- Location: LCCOMB_X17_Y20_N24
\DAC0_inst|dac_out_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~0_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(31)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(31),
	datac => \DAC0_inst|dac_out_read\(31),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~0_combout\);

-- Location: FF_X17_Y20_N23
\DAC0_inst|dac_dV_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(30));

-- Location: LCCOMB_X20_Y21_N18
\DAC0_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector50~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~1_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(30))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(30),
	datad => \DAC0_inst|dac_dV_i~1_combout\,
	combout => \DAC0_inst|Selector50~0_combout\);

-- Location: FF_X20_Y21_N19
\DAC0_inst|dac_dV_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector50~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(30));

-- Location: LCCOMB_X17_Y20_N22
\DAC0_inst|dac_dV_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~1_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(30))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(30),
	datad => \DAC0_inst|dac_dV_i\(30),
	combout => \DAC0_inst|dac_dV_i~1_combout\);

-- Location: FF_X17_Y20_N21
\DAC0_inst|dac_out_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(30));

-- Location: FF_X17_Y20_N17
\DAC0_inst|dac_out_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(29));

-- Location: LCCOMB_X17_Y21_N14
\DAC0_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector51~0_combout\ = (\DAC0_inst|dac_dV_i~2_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((\DAC0_inst|dac_dV_i\(29) & !\DAC0_inst|dac_state.RESET~q\)))) # (!\DAC0_inst|dac_dV_i~2_combout\ & (((\DAC0_inst|dac_dV_i\(29) & 
-- !\DAC0_inst|dac_state.RESET~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~2_combout\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(29),
	datad => \DAC0_inst|dac_state.RESET~q\,
	combout => \DAC0_inst|Selector51~0_combout\);

-- Location: FF_X20_Y21_N5
\DAC0_inst|dac_dV_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \DAC0_inst|Selector51~0_combout\,
	sload => VCC,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(29));

-- Location: FF_X17_Y20_N3
\DAC0_inst|dac_dV_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(29));

-- Location: LCCOMB_X17_Y20_N2
\DAC0_inst|dac_dV_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~2_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(29)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(29),
	datac => \DAC0_inst|dac_dV_read\(29),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~2_combout\);

-- Location: FF_X17_Y20_N7
\DAC0_inst|dac_dV_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(28));

-- Location: LCCOMB_X20_Y21_N22
\DAC0_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector52~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~3_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(28))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(28),
	datad => \DAC0_inst|dac_dV_i~3_combout\,
	combout => \DAC0_inst|Selector52~0_combout\);

-- Location: FF_X20_Y21_N23
\DAC0_inst|dac_dV_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector52~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(28));

-- Location: LCCOMB_X17_Y20_N6
\DAC0_inst|dac_dV_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~3_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(28))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(28),
	datad => \DAC0_inst|dac_dV_i\(28),
	combout => \DAC0_inst|dac_dV_i~3_combout\);

-- Location: FF_X17_Y20_N1
\DAC0_inst|dac_out_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(27));

-- Location: FF_X17_Y20_N19
\DAC0_inst|dac_dV_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(27));

-- Location: LCCOMB_X18_Y18_N4
\DAC0_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector53~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_dV_i~4_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(27)) # ((\DAC0_inst|dac_dV_i~4_combout\ & 
-- \DAC0_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_dV_i~4_combout\,
	datac => \DAC0_inst|dac_dV_i\(27),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector53~0_combout\);

-- Location: FF_X18_Y18_N5
\DAC0_inst|dac_dV_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector53~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(27));

-- Location: LCCOMB_X17_Y20_N18
\DAC0_inst|dac_dV_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~4_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(27))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(27),
	datad => \DAC0_inst|dac_dV_i\(27),
	combout => \DAC0_inst|dac_dV_i~4_combout\);

-- Location: FF_X17_Y21_N25
\DAC0_inst|dac_dV_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(26));

-- Location: LCCOMB_X20_Y21_N0
\DAC0_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector54~0_combout\ = (\DAC0_inst|dac_dV_i~5_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(26))))) # (!\DAC0_inst|dac_dV_i~5_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~5_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(26),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector54~0_combout\);

-- Location: FF_X20_Y21_N1
\DAC0_inst|dac_dV_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector54~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(26));

-- Location: LCCOMB_X17_Y21_N24
\DAC0_inst|dac_dV_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~5_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(26))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(26),
	datad => \DAC0_inst|dac_dV_i\(26),
	combout => \DAC0_inst|dac_dV_i~5_combout\);

-- Location: FF_X17_Y20_N5
\DAC0_inst|dac_out_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(26));

-- Location: FF_X19_Y20_N3
\DAC0_inst|dac_dV_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(25));

-- Location: LCCOMB_X19_Y21_N24
\DAC0_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector55~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~6_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(25)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(25),
	datad => \DAC0_inst|dac_dV_i~6_combout\,
	combout => \DAC0_inst|Selector55~0_combout\);

-- Location: FF_X19_Y21_N25
\DAC0_inst|dac_dV_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector55~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(25));

-- Location: LCCOMB_X19_Y20_N2
\DAC0_inst|dac_dV_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~6_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(25))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(25),
	datad => \DAC0_inst|dac_dV_i\(25),
	combout => \DAC0_inst|dac_dV_i~6_combout\);

-- Location: FF_X19_Y20_N17
\DAC0_inst|dac_out_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(25));

-- Location: FF_X19_Y20_N23
\DAC0_inst|dac_dV_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(24));

-- Location: LCCOMB_X19_Y21_N2
\DAC0_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector56~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~7_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(24)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(24),
	datad => \DAC0_inst|dac_dV_i~7_combout\,
	combout => \DAC0_inst|Selector56~0_combout\);

-- Location: FF_X19_Y21_N3
\DAC0_inst|dac_dV_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector56~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(24));

-- Location: LCCOMB_X19_Y20_N22
\DAC0_inst|dac_dV_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~7_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(24))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(24),
	datad => \DAC0_inst|dac_dV_i\(24),
	combout => \DAC0_inst|dac_dV_i~7_combout\);

-- Location: FF_X19_Y20_N9
\DAC0_inst|dac_out_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(23));

-- Location: FF_X19_Y20_N11
\DAC0_inst|dac_dV_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(23));

-- Location: LCCOMB_X19_Y21_N4
\DAC0_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector57~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~8_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(23)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(23),
	datad => \DAC0_inst|dac_dV_i~8_combout\,
	combout => \DAC0_inst|Selector57~0_combout\);

-- Location: FF_X19_Y21_N5
\DAC0_inst|dac_dV_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector57~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(23));

-- Location: LCCOMB_X19_Y20_N10
\DAC0_inst|dac_dV_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~8_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(23))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(23),
	datad => \DAC0_inst|dac_dV_i\(23),
	combout => \DAC0_inst|dac_dV_i~8_combout\);

-- Location: LCCOMB_X19_Y21_N30
\DAC0_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector58~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~9_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(22)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(22),
	datad => \DAC0_inst|dac_dV_i~9_combout\,
	combout => \DAC0_inst|Selector58~0_combout\);

-- Location: FF_X19_Y21_N31
\DAC0_inst|dac_dV_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector58~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(22));

-- Location: FF_X19_Y20_N31
\DAC0_inst|dac_dV_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(22));

-- Location: LCCOMB_X19_Y20_N30
\DAC0_inst|dac_dV_i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~9_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(22)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(22),
	datac => \DAC0_inst|dac_dV_read\(22),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~9_combout\);

-- Location: FF_X19_Y20_N13
\DAC0_inst|dac_out_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(22));

-- Location: FF_X19_Y20_N25
\DAC0_inst|dac_out_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(21));

-- Location: FF_X19_Y20_N27
\DAC0_inst|dac_dV_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(21));

-- Location: LCCOMB_X18_Y18_N30
\DAC0_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector59~0_combout\ = (\DAC0_inst|dac_dV_i~10_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((\DAC0_inst|dac_dV_i\(21) & !\DAC0_inst|dac_state.RESET~q\)))) # (!\DAC0_inst|dac_dV_i~10_combout\ & (((\DAC0_inst|dac_dV_i\(21) & 
-- !\DAC0_inst|dac_state.RESET~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~10_combout\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(21),
	datad => \DAC0_inst|dac_state.RESET~q\,
	combout => \DAC0_inst|Selector59~0_combout\);

-- Location: FF_X18_Y18_N31
\DAC0_inst|dac_dV_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector59~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(21));

-- Location: LCCOMB_X19_Y20_N26
\DAC0_inst|dac_dV_i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~10_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(21))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(21),
	datad => \DAC0_inst|dac_dV_i\(21),
	combout => \DAC0_inst|dac_dV_i~10_combout\);

-- Location: FF_X19_Y20_N15
\DAC0_inst|dac_dV_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(20));

-- Location: LCCOMB_X19_Y21_N16
\DAC0_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector60~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~11_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(20)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(20),
	datad => \DAC0_inst|dac_dV_i~11_combout\,
	combout => \DAC0_inst|Selector60~0_combout\);

-- Location: FF_X19_Y21_N17
\DAC0_inst|dac_dV_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector60~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(20));

-- Location: LCCOMB_X19_Y20_N14
\DAC0_inst|dac_dV_i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~11_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(20))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(20),
	datad => \DAC0_inst|dac_dV_i\(20),
	combout => \DAC0_inst|dac_dV_i~11_combout\);

-- Location: FF_X19_Y20_N29
\DAC0_inst|dac_out_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(20));

-- Location: FF_X19_Y20_N19
\DAC0_inst|dac_dV_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(19));

-- Location: LCCOMB_X18_Y18_N24
\DAC0_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector61~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~12_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(19)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(19),
	datad => \DAC0_inst|dac_dV_i~12_combout\,
	combout => \DAC0_inst|Selector61~0_combout\);

-- Location: FF_X18_Y18_N25
\DAC0_inst|dac_dV_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector61~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(19));

-- Location: LCCOMB_X19_Y20_N18
\DAC0_inst|dac_dV_i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~12_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(19))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(19),
	datad => \DAC0_inst|dac_dV_i\(19),
	combout => \DAC0_inst|dac_dV_i~12_combout\);

-- Location: LCCOMB_X19_Y21_N10
\DAC0_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector62~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~13_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(18)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(18),
	datad => \DAC0_inst|dac_dV_i~13_combout\,
	combout => \DAC0_inst|Selector62~0_combout\);

-- Location: FF_X19_Y21_N11
\DAC0_inst|dac_dV_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector62~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(18));

-- Location: FF_X19_Y20_N7
\DAC0_inst|dac_dV_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(18));

-- Location: LCCOMB_X19_Y20_N6
\DAC0_inst|dac_dV_i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~13_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(18)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(18),
	datac => \DAC0_inst|dac_dV_read\(18),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~13_combout\);

-- Location: FF_X17_Y21_N11
\DAC0_inst|dac_out_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(17));

-- Location: LCCOMB_X20_Y21_N26
\DAC0_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector63~0_combout\ = (\DAC0_inst|dac_dV_i~14_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(17))))) # (!\DAC0_inst|dac_dV_i~14_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~14_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(17),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector63~0_combout\);

-- Location: FF_X20_Y21_N27
\DAC0_inst|dac_dV_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector63~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(17));

-- Location: FF_X18_Y19_N25
\DAC0_inst|dac_dV_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(17));

-- Location: LCCOMB_X18_Y19_N24
\DAC0_inst|dac_dV_i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~14_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(17)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(17),
	datac => \DAC0_inst|dac_dV_read\(17),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~14_combout\);

-- Location: FF_X17_Y21_N5
\DAC0_inst|dac_out_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(16));

-- Location: FF_X17_Y21_N23
\DAC0_inst|dac_dV_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(16));

-- Location: LCCOMB_X19_Y21_N28
\DAC0_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector64~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~15_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(16)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(16),
	datad => \DAC0_inst|dac_dV_i~15_combout\,
	combout => \DAC0_inst|Selector64~0_combout\);

-- Location: FF_X19_Y21_N29
\DAC0_inst|dac_dV_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector64~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(16));

-- Location: LCCOMB_X17_Y21_N22
\DAC0_inst|dac_dV_i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~15_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(16))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(16),
	datad => \DAC0_inst|dac_dV_i\(16),
	combout => \DAC0_inst|dac_dV_i~15_combout\);

-- Location: LCCOMB_X16_Y19_N26
\DAC0_inst|dac_dV_read[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_read[15]~1_combout\ = (\button1~input_o\ & (\DAC0_inst|dac_read_mode.READ_dV_float~q\ & \DAC0_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button1~input_o\,
	datab => \DAC0_inst|dac_read_mode.READ_dV_float~q\,
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|dac_dV_read[15]~1_combout\);

-- Location: FF_X21_Y21_N1
\DAC0_inst|dac_dV_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(15));

-- Location: LCCOMB_X20_Y21_N12
\DAC0_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector65~0_combout\ = (\DAC0_inst|dac_dV_i~16_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(15))))) # (!\DAC0_inst|dac_dV_i~16_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~16_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(15),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector65~0_combout\);

-- Location: FF_X20_Y21_N13
\DAC0_inst|dac_dV_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector65~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(15));

-- Location: LCCOMB_X21_Y21_N0
\DAC0_inst|dac_dV_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~16_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(15))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(15),
	datad => \DAC0_inst|dac_dV_i\(15),
	combout => \DAC0_inst|dac_dV_i~16_combout\);

-- Location: FF_X21_Y21_N13
\DAC0_inst|dac_dV_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(14));

-- Location: LCCOMB_X19_Y21_N14
\DAC0_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector66~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~17_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(14)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(14),
	datad => \DAC0_inst|dac_dV_i~17_combout\,
	combout => \DAC0_inst|Selector66~0_combout\);

-- Location: FF_X19_Y21_N15
\DAC0_inst|dac_dV_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector66~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(14));

-- Location: LCCOMB_X21_Y21_N12
\DAC0_inst|dac_dV_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~17_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(14))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(14),
	datad => \DAC0_inst|dac_dV_i\(14),
	combout => \DAC0_inst|dac_dV_i~17_combout\);

-- Location: FF_X21_Y21_N25
\DAC0_inst|dac_dV_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(13));

-- Location: LCCOMB_X20_Y21_N14
\DAC0_inst|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector67~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~18_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(13))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(13),
	datad => \DAC0_inst|dac_dV_i~18_combout\,
	combout => \DAC0_inst|Selector67~0_combout\);

-- Location: FF_X20_Y21_N15
\DAC0_inst|dac_dV_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector67~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(13));

-- Location: LCCOMB_X21_Y21_N24
\DAC0_inst|dac_dV_i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~18_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(13))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(13),
	datad => \DAC0_inst|dac_dV_i\(13),
	combout => \DAC0_inst|dac_dV_i~18_combout\);

-- Location: FF_X21_Y21_N3
\DAC0_inst|dac_dV_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(12));

-- Location: LCCOMB_X20_Y21_N8
\DAC0_inst|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector68~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~19_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(12))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(12),
	datad => \DAC0_inst|dac_dV_i~19_combout\,
	combout => \DAC0_inst|Selector68~0_combout\);

-- Location: FF_X20_Y21_N9
\DAC0_inst|dac_dV_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector68~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(12));

-- Location: LCCOMB_X21_Y21_N2
\DAC0_inst|dac_dV_i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~19_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(12))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(12),
	datad => \DAC0_inst|dac_dV_i\(12),
	combout => \DAC0_inst|dac_dV_i~19_combout\);

-- Location: FF_X21_Y21_N29
\DAC0_inst|dac_dV_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(11));

-- Location: LCCOMB_X20_Y21_N2
\DAC0_inst|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector69~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~20_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(11))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(11),
	datad => \DAC0_inst|dac_dV_i~20_combout\,
	combout => \DAC0_inst|Selector69~0_combout\);

-- Location: FF_X20_Y21_N3
\DAC0_inst|dac_dV_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector69~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(11));

-- Location: LCCOMB_X21_Y21_N28
\DAC0_inst|dac_dV_i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~20_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(11))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(11),
	datad => \DAC0_inst|dac_dV_i\(11),
	combout => \DAC0_inst|dac_dV_i~20_combout\);

-- Location: FF_X21_Y21_N17
\DAC0_inst|dac_dV_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(10));

-- Location: LCCOMB_X20_Y21_N20
\DAC0_inst|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector70~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~21_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(10))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(10),
	datad => \DAC0_inst|dac_dV_i~21_combout\,
	combout => \DAC0_inst|Selector70~0_combout\);

-- Location: FF_X20_Y21_N21
\DAC0_inst|dac_dV_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector70~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(10));

-- Location: LCCOMB_X21_Y21_N16
\DAC0_inst|dac_dV_i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~21_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(10))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(10),
	datad => \DAC0_inst|dac_dV_i\(10),
	combout => \DAC0_inst|dac_dV_i~21_combout\);

-- Location: FF_X19_Y21_N9
\DAC0_inst|dac_dV_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(9));

-- Location: LCCOMB_X19_Y21_N18
\DAC0_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector71~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_dV_i~22_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(9)) # ((\DAC0_inst|dac_dV_i~22_combout\ & 
-- \DAC0_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_dV_i~22_combout\,
	datac => \DAC0_inst|dac_dV_i\(9),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector71~0_combout\);

-- Location: FF_X19_Y21_N19
\DAC0_inst|dac_dV_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector71~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(9));

-- Location: LCCOMB_X19_Y21_N8
\DAC0_inst|dac_dV_i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~22_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(9))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(9),
	datad => \DAC0_inst|dac_dV_i\(9),
	combout => \DAC0_inst|dac_dV_i~22_combout\);

-- Location: LCCOMB_X19_Y21_N22
\DAC0_inst|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector72~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~23_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(8)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(8),
	datad => \DAC0_inst|dac_dV_i~23_combout\,
	combout => \DAC0_inst|Selector72~0_combout\);

-- Location: FF_X19_Y21_N23
\DAC0_inst|dac_dV_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector72~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(8));

-- Location: FF_X19_Y21_N21
\DAC0_inst|dac_dV_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(8));

-- Location: LCCOMB_X19_Y21_N20
\DAC0_inst|dac_dV_i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~23_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(8)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(8),
	datac => \DAC0_inst|dac_dV_read\(8),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~23_combout\);

-- Location: LCCOMB_X19_Y21_N0
\DAC0_inst|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector73~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~24_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(7)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(7),
	datad => \DAC0_inst|dac_dV_i~24_combout\,
	combout => \DAC0_inst|Selector73~0_combout\);

-- Location: FF_X19_Y21_N1
\DAC0_inst|dac_dV_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector73~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(7));

-- Location: FF_X20_Y21_N7
\DAC0_inst|dac_dV_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(7));

-- Location: LCCOMB_X20_Y21_N6
\DAC0_inst|dac_dV_i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~24_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(7)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(7),
	datac => \DAC0_inst|dac_dV_read\(7),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~24_combout\);

-- Location: FF_X19_Y21_N27
\DAC0_inst|dac_dV_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(6));

-- Location: LCCOMB_X19_Y21_N12
\DAC0_inst|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector74~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~25_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(6)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(6),
	datad => \DAC0_inst|dac_dV_i~25_combout\,
	combout => \DAC0_inst|Selector74~0_combout\);

-- Location: FF_X19_Y21_N13
\DAC0_inst|dac_dV_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector74~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(6));

-- Location: LCCOMB_X19_Y21_N26
\DAC0_inst|dac_dV_i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~25_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(6))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(6),
	datad => \DAC0_inst|dac_dV_i\(6),
	combout => \DAC0_inst|dac_dV_i~25_combout\);

-- Location: FF_X20_Y20_N1
\DAC0_inst|dac_dV_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(5));

-- Location: LCCOMB_X19_Y21_N6
\DAC0_inst|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector75~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~26_combout\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(5)) # ((\DAC0_inst|dac_state.RUNNING~q\ & 
-- \DAC0_inst|dac_dV_i~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_dV_i\(5),
	datad => \DAC0_inst|dac_dV_i~26_combout\,
	combout => \DAC0_inst|Selector75~0_combout\);

-- Location: FF_X19_Y21_N7
\DAC0_inst|dac_dV_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector75~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(5));

-- Location: LCCOMB_X20_Y20_N0
\DAC0_inst|dac_dV_i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~26_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(5))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(5),
	datad => \DAC0_inst|dac_dV_i\(5),
	combout => \DAC0_inst|dac_dV_i~26_combout\);

-- Location: FF_X20_Y20_N19
\DAC0_inst|dac_dV_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(4));

-- Location: LCCOMB_X20_Y21_N16
\DAC0_inst|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector76~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_dV_i~27_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(4)) # ((\DAC0_inst|dac_dV_i~27_combout\ & 
-- \DAC0_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_dV_i~27_combout\,
	datac => \DAC0_inst|dac_dV_i\(4),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector76~0_combout\);

-- Location: FF_X20_Y21_N17
\DAC0_inst|dac_dV_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector76~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(4));

-- Location: LCCOMB_X20_Y21_N4
\DAC0_inst|dac_dV_i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~27_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(4))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(4),
	datad => \DAC0_inst|dac_dV_i\(4),
	combout => \DAC0_inst|dac_dV_i~27_combout\);

-- Location: FF_X20_Y20_N13
\DAC0_inst|dac_dV_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(3));

-- Location: LCCOMB_X20_Y21_N10
\DAC0_inst|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector77~0_combout\ = (\DAC0_inst|dac_dV_i~28_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(3))))) # (!\DAC0_inst|dac_dV_i~28_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~28_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(3),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector77~0_combout\);

-- Location: FF_X20_Y21_N11
\DAC0_inst|dac_dV_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector77~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(3));

-- Location: LCCOMB_X20_Y20_N12
\DAC0_inst|dac_dV_i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~28_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(3))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(3),
	datad => \DAC0_inst|dac_dV_i\(3),
	combout => \DAC0_inst|dac_dV_i~28_combout\);

-- Location: FF_X20_Y20_N7
\DAC0_inst|dac_dV_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(2));

-- Location: LCCOMB_X20_Y21_N28
\DAC0_inst|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector78~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~29_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(2))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(2),
	datad => \DAC0_inst|dac_dV_i~29_combout\,
	combout => \DAC0_inst|Selector78~0_combout\);

-- Location: FF_X20_Y21_N29
\DAC0_inst|dac_dV_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector78~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(2));

-- Location: LCCOMB_X20_Y20_N18
\DAC0_inst|dac_dV_i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~29_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(2))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_read\(2),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_dV_i\(2),
	combout => \DAC0_inst|dac_dV_i~29_combout\);

-- Location: LCCOMB_X18_Y18_N20
\DAC0_inst|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector79~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC0_inst|dac_dV_i~30_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC0_inst|dac_dV_i\(1)) # ((\DAC0_inst|dac_dV_i~30_combout\ & 
-- \DAC0_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC0_inst|dac_dV_i~30_combout\,
	datac => \DAC0_inst|dac_dV_i\(1),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector79~0_combout\);

-- Location: FF_X18_Y18_N21
\DAC0_inst|dac_dV_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector79~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(1));

-- Location: FF_X20_Y20_N9
\DAC0_inst|dac_dV_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(1));

-- Location: LCCOMB_X18_Y18_N22
\DAC0_inst|dac_dV_i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~30_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(1)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(1),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_dV_read\(1),
	combout => \DAC0_inst|dac_dV_i~30_combout\);

-- Location: LCCOMB_X20_Y21_N30
\DAC0_inst|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector80~0_combout\ = (\DAC0_inst|dac_state.RUNNING~q\ & ((\DAC0_inst|dac_dV_i~31_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC0_inst|dac_dV_i\(0))))) # (!\DAC0_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC0_inst|dac_dV_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC0_inst|dac_dV_i\(0),
	datad => \DAC0_inst|dac_dV_i~31_combout\,
	combout => \DAC0_inst|Selector80~0_combout\);

-- Location: FF_X20_Y21_N31
\DAC0_inst|dac_dV_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector80~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(0));

-- Location: FF_X20_Y20_N3
\DAC0_inst|dac_dV_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(0));

-- Location: LCCOMB_X20_Y20_N2
\DAC0_inst|dac_dV_i~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~31_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(0)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(0),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(0),
	combout => \DAC0_inst|dac_dV_i~31_combout\);

-- Location: LCCOMB_X18_Y21_N0
\DAC0_inst|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~0_combout\ = (\DAC0_inst|dac_dV_i~31_combout\ & (\DAC0_inst|dac_out_i~31_combout\ $ (VCC))) # (!\DAC0_inst|dac_dV_i~31_combout\ & (\DAC0_inst|dac_out_i~31_combout\ & VCC))
-- \DAC0_inst|Add3~1\ = CARRY((\DAC0_inst|dac_dV_i~31_combout\ & \DAC0_inst|dac_out_i~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~31_combout\,
	datab => \DAC0_inst|dac_out_i~31_combout\,
	datad => VCC,
	combout => \DAC0_inst|Add3~0_combout\,
	cout => \DAC0_inst|Add3~1\);

-- Location: FF_X18_Y21_N1
\DAC0_inst|dac_out_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~0_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(0));

-- Location: LCCOMB_X17_Y21_N28
\DAC0_inst|dac_out_i~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~31_combout\ = (\DAC0_inst|dac_out_i\(0) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_out_i\(0),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~31_combout\);

-- Location: LCCOMB_X18_Y21_N2
\DAC0_inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~2_combout\ = (\DAC0_inst|dac_out_i~30_combout\ & ((\DAC0_inst|dac_dV_i~30_combout\ & (\DAC0_inst|Add3~1\ & VCC)) # (!\DAC0_inst|dac_dV_i~30_combout\ & (!\DAC0_inst|Add3~1\)))) # (!\DAC0_inst|dac_out_i~30_combout\ & 
-- ((\DAC0_inst|dac_dV_i~30_combout\ & (!\DAC0_inst|Add3~1\)) # (!\DAC0_inst|dac_dV_i~30_combout\ & ((\DAC0_inst|Add3~1\) # (GND)))))
-- \DAC0_inst|Add3~3\ = CARRY((\DAC0_inst|dac_out_i~30_combout\ & (!\DAC0_inst|dac_dV_i~30_combout\ & !\DAC0_inst|Add3~1\)) # (!\DAC0_inst|dac_out_i~30_combout\ & ((!\DAC0_inst|Add3~1\) # (!\DAC0_inst|dac_dV_i~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~30_combout\,
	datab => \DAC0_inst|dac_dV_i~30_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~1\,
	combout => \DAC0_inst|Add3~2_combout\,
	cout => \DAC0_inst|Add3~3\);

-- Location: FF_X18_Y21_N3
\DAC0_inst|dac_out_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~2_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(1));

-- Location: LCCOMB_X17_Y21_N2
\DAC0_inst|dac_out_i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~30_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(1),
	combout => \DAC0_inst|dac_out_i~30_combout\);

-- Location: LCCOMB_X18_Y21_N4
\DAC0_inst|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~4_combout\ = ((\DAC0_inst|dac_out_i~29_combout\ $ (\DAC0_inst|dac_dV_i~29_combout\ $ (!\DAC0_inst|Add3~3\)))) # (GND)
-- \DAC0_inst|Add3~5\ = CARRY((\DAC0_inst|dac_out_i~29_combout\ & ((\DAC0_inst|dac_dV_i~29_combout\) # (!\DAC0_inst|Add3~3\))) # (!\DAC0_inst|dac_out_i~29_combout\ & (\DAC0_inst|dac_dV_i~29_combout\ & !\DAC0_inst|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~29_combout\,
	datab => \DAC0_inst|dac_dV_i~29_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~3\,
	combout => \DAC0_inst|Add3~4_combout\,
	cout => \DAC0_inst|Add3~5\);

-- Location: FF_X18_Y21_N5
\DAC0_inst|dac_out_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~4_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(2));

-- Location: LCCOMB_X17_Y21_N0
\DAC0_inst|dac_out_i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~29_combout\ = (\DAC0_inst|dac_out_i\(2) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(2),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~29_combout\);

-- Location: LCCOMB_X18_Y21_N6
\DAC0_inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~6_combout\ = (\DAC0_inst|dac_dV_i~28_combout\ & ((\DAC0_inst|dac_out_i~28_combout\ & (\DAC0_inst|Add3~5\ & VCC)) # (!\DAC0_inst|dac_out_i~28_combout\ & (!\DAC0_inst|Add3~5\)))) # (!\DAC0_inst|dac_dV_i~28_combout\ & 
-- ((\DAC0_inst|dac_out_i~28_combout\ & (!\DAC0_inst|Add3~5\)) # (!\DAC0_inst|dac_out_i~28_combout\ & ((\DAC0_inst|Add3~5\) # (GND)))))
-- \DAC0_inst|Add3~7\ = CARRY((\DAC0_inst|dac_dV_i~28_combout\ & (!\DAC0_inst|dac_out_i~28_combout\ & !\DAC0_inst|Add3~5\)) # (!\DAC0_inst|dac_dV_i~28_combout\ & ((!\DAC0_inst|Add3~5\) # (!\DAC0_inst|dac_out_i~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~28_combout\,
	datab => \DAC0_inst|dac_out_i~28_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~5\,
	combout => \DAC0_inst|Add3~6_combout\,
	cout => \DAC0_inst|Add3~7\);

-- Location: FF_X18_Y21_N7
\DAC0_inst|dac_out_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~6_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(3));

-- Location: LCCOMB_X17_Y21_N6
\DAC0_inst|dac_out_i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~28_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(3),
	combout => \DAC0_inst|dac_out_i~28_combout\);

-- Location: LCCOMB_X18_Y21_N8
\DAC0_inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~8_combout\ = ((\DAC0_inst|dac_dV_i~27_combout\ $ (\DAC0_inst|dac_out_i~27_combout\ $ (!\DAC0_inst|Add3~7\)))) # (GND)
-- \DAC0_inst|Add3~9\ = CARRY((\DAC0_inst|dac_dV_i~27_combout\ & ((\DAC0_inst|dac_out_i~27_combout\) # (!\DAC0_inst|Add3~7\))) # (!\DAC0_inst|dac_dV_i~27_combout\ & (\DAC0_inst|dac_out_i~27_combout\ & !\DAC0_inst|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~27_combout\,
	datab => \DAC0_inst|dac_out_i~27_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~7\,
	combout => \DAC0_inst|Add3~8_combout\,
	cout => \DAC0_inst|Add3~9\);

-- Location: FF_X18_Y21_N9
\DAC0_inst|dac_out_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~8_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(4));

-- Location: LCCOMB_X17_Y21_N20
\DAC0_inst|dac_out_i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~27_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(4),
	combout => \DAC0_inst|dac_out_i~27_combout\);

-- Location: LCCOMB_X18_Y21_N10
\DAC0_inst|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~10_combout\ = (\DAC0_inst|dac_out_i~26_combout\ & ((\DAC0_inst|dac_dV_i~26_combout\ & (\DAC0_inst|Add3~9\ & VCC)) # (!\DAC0_inst|dac_dV_i~26_combout\ & (!\DAC0_inst|Add3~9\)))) # (!\DAC0_inst|dac_out_i~26_combout\ & 
-- ((\DAC0_inst|dac_dV_i~26_combout\ & (!\DAC0_inst|Add3~9\)) # (!\DAC0_inst|dac_dV_i~26_combout\ & ((\DAC0_inst|Add3~9\) # (GND)))))
-- \DAC0_inst|Add3~11\ = CARRY((\DAC0_inst|dac_out_i~26_combout\ & (!\DAC0_inst|dac_dV_i~26_combout\ & !\DAC0_inst|Add3~9\)) # (!\DAC0_inst|dac_out_i~26_combout\ & ((!\DAC0_inst|Add3~9\) # (!\DAC0_inst|dac_dV_i~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~26_combout\,
	datab => \DAC0_inst|dac_dV_i~26_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~9\,
	combout => \DAC0_inst|Add3~10_combout\,
	cout => \DAC0_inst|Add3~11\);

-- Location: FF_X18_Y21_N11
\DAC0_inst|dac_out_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~10_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(5));

-- Location: LCCOMB_X17_Y21_N26
\DAC0_inst|dac_out_i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~26_combout\ = (\DAC0_inst|dac_out_i\(5) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_out_i\(5),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~26_combout\);

-- Location: LCCOMB_X18_Y21_N12
\DAC0_inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~12_combout\ = ((\DAC0_inst|dac_out_i~25_combout\ $ (\DAC0_inst|dac_dV_i~25_combout\ $ (!\DAC0_inst|Add3~11\)))) # (GND)
-- \DAC0_inst|Add3~13\ = CARRY((\DAC0_inst|dac_out_i~25_combout\ & ((\DAC0_inst|dac_dV_i~25_combout\) # (!\DAC0_inst|Add3~11\))) # (!\DAC0_inst|dac_out_i~25_combout\ & (\DAC0_inst|dac_dV_i~25_combout\ & !\DAC0_inst|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~25_combout\,
	datab => \DAC0_inst|dac_dV_i~25_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~11\,
	combout => \DAC0_inst|Add3~12_combout\,
	cout => \DAC0_inst|Add3~13\);

-- Location: FF_X18_Y21_N13
\DAC0_inst|dac_out_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~12_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(6));

-- Location: LCCOMB_X17_Y21_N8
\DAC0_inst|dac_out_i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~25_combout\ = (\DAC0_inst|dac_out_i\(6) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_out_i\(6),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~25_combout\);

-- Location: LCCOMB_X18_Y21_N14
\DAC0_inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~14_combout\ = (\DAC0_inst|dac_out_i~24_combout\ & ((\DAC0_inst|dac_dV_i~24_combout\ & (\DAC0_inst|Add3~13\ & VCC)) # (!\DAC0_inst|dac_dV_i~24_combout\ & (!\DAC0_inst|Add3~13\)))) # (!\DAC0_inst|dac_out_i~24_combout\ & 
-- ((\DAC0_inst|dac_dV_i~24_combout\ & (!\DAC0_inst|Add3~13\)) # (!\DAC0_inst|dac_dV_i~24_combout\ & ((\DAC0_inst|Add3~13\) # (GND)))))
-- \DAC0_inst|Add3~15\ = CARRY((\DAC0_inst|dac_out_i~24_combout\ & (!\DAC0_inst|dac_dV_i~24_combout\ & !\DAC0_inst|Add3~13\)) # (!\DAC0_inst|dac_out_i~24_combout\ & ((!\DAC0_inst|Add3~13\) # (!\DAC0_inst|dac_dV_i~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~24_combout\,
	datab => \DAC0_inst|dac_dV_i~24_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~13\,
	combout => \DAC0_inst|Add3~14_combout\,
	cout => \DAC0_inst|Add3~15\);

-- Location: FF_X18_Y21_N15
\DAC0_inst|dac_out_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~14_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(7));

-- Location: LCCOMB_X21_Y21_N10
\DAC0_inst|dac_out_i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~24_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(7),
	combout => \DAC0_inst|dac_out_i~24_combout\);

-- Location: LCCOMB_X18_Y21_N16
\DAC0_inst|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~16_combout\ = ((\DAC0_inst|dac_dV_i~23_combout\ $ (\DAC0_inst|dac_out_i~23_combout\ $ (!\DAC0_inst|Add3~15\)))) # (GND)
-- \DAC0_inst|Add3~17\ = CARRY((\DAC0_inst|dac_dV_i~23_combout\ & ((\DAC0_inst|dac_out_i~23_combout\) # (!\DAC0_inst|Add3~15\))) # (!\DAC0_inst|dac_dV_i~23_combout\ & (\DAC0_inst|dac_out_i~23_combout\ & !\DAC0_inst|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~23_combout\,
	datab => \DAC0_inst|dac_out_i~23_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~15\,
	combout => \DAC0_inst|Add3~16_combout\,
	cout => \DAC0_inst|Add3~17\);

-- Location: FF_X18_Y21_N17
\DAC0_inst|dac_out_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~16_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(8));

-- Location: LCCOMB_X17_Y21_N30
\DAC0_inst|dac_out_i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~23_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(8),
	combout => \DAC0_inst|dac_out_i~23_combout\);

-- Location: LCCOMB_X18_Y21_N18
\DAC0_inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~18_combout\ = (\DAC0_inst|dac_out_i~22_combout\ & ((\DAC0_inst|dac_dV_i~22_combout\ & (\DAC0_inst|Add3~17\ & VCC)) # (!\DAC0_inst|dac_dV_i~22_combout\ & (!\DAC0_inst|Add3~17\)))) # (!\DAC0_inst|dac_out_i~22_combout\ & 
-- ((\DAC0_inst|dac_dV_i~22_combout\ & (!\DAC0_inst|Add3~17\)) # (!\DAC0_inst|dac_dV_i~22_combout\ & ((\DAC0_inst|Add3~17\) # (GND)))))
-- \DAC0_inst|Add3~19\ = CARRY((\DAC0_inst|dac_out_i~22_combout\ & (!\DAC0_inst|dac_dV_i~22_combout\ & !\DAC0_inst|Add3~17\)) # (!\DAC0_inst|dac_out_i~22_combout\ & ((!\DAC0_inst|Add3~17\) # (!\DAC0_inst|dac_dV_i~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~22_combout\,
	datab => \DAC0_inst|dac_dV_i~22_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~17\,
	combout => \DAC0_inst|Add3~18_combout\,
	cout => \DAC0_inst|Add3~19\);

-- Location: FF_X18_Y21_N19
\DAC0_inst|dac_out_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~18_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(9));

-- Location: LCCOMB_X17_Y21_N12
\DAC0_inst|dac_out_i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~22_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(9),
	combout => \DAC0_inst|dac_out_i~22_combout\);

-- Location: LCCOMB_X18_Y21_N20
\DAC0_inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~20_combout\ = ((\DAC0_inst|dac_dV_i~21_combout\ $ (\DAC0_inst|dac_out_i~21_combout\ $ (!\DAC0_inst|Add3~19\)))) # (GND)
-- \DAC0_inst|Add3~21\ = CARRY((\DAC0_inst|dac_dV_i~21_combout\ & ((\DAC0_inst|dac_out_i~21_combout\) # (!\DAC0_inst|Add3~19\))) # (!\DAC0_inst|dac_dV_i~21_combout\ & (\DAC0_inst|dac_out_i~21_combout\ & !\DAC0_inst|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~21_combout\,
	datab => \DAC0_inst|dac_out_i~21_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~19\,
	combout => \DAC0_inst|Add3~20_combout\,
	cout => \DAC0_inst|Add3~21\);

-- Location: FF_X18_Y21_N21
\DAC0_inst|dac_out_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~20_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(10));

-- Location: LCCOMB_X21_Y21_N22
\DAC0_inst|dac_out_i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~21_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(10),
	combout => \DAC0_inst|dac_out_i~21_combout\);

-- Location: LCCOMB_X18_Y21_N22
\DAC0_inst|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~22_combout\ = (\DAC0_inst|dac_dV_i~20_combout\ & ((\DAC0_inst|dac_out_i~20_combout\ & (\DAC0_inst|Add3~21\ & VCC)) # (!\DAC0_inst|dac_out_i~20_combout\ & (!\DAC0_inst|Add3~21\)))) # (!\DAC0_inst|dac_dV_i~20_combout\ & 
-- ((\DAC0_inst|dac_out_i~20_combout\ & (!\DAC0_inst|Add3~21\)) # (!\DAC0_inst|dac_out_i~20_combout\ & ((\DAC0_inst|Add3~21\) # (GND)))))
-- \DAC0_inst|Add3~23\ = CARRY((\DAC0_inst|dac_dV_i~20_combout\ & (!\DAC0_inst|dac_out_i~20_combout\ & !\DAC0_inst|Add3~21\)) # (!\DAC0_inst|dac_dV_i~20_combout\ & ((!\DAC0_inst|Add3~21\) # (!\DAC0_inst|dac_out_i~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~20_combout\,
	datab => \DAC0_inst|dac_out_i~20_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~21\,
	combout => \DAC0_inst|Add3~22_combout\,
	cout => \DAC0_inst|Add3~23\);

-- Location: FF_X18_Y21_N23
\DAC0_inst|dac_out_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~22_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(11));

-- Location: LCCOMB_X18_Y18_N10
\DAC0_inst|dac_out_i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~20_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(11),
	combout => \DAC0_inst|dac_out_i~20_combout\);

-- Location: LCCOMB_X18_Y21_N24
\DAC0_inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~24_combout\ = ((\DAC0_inst|dac_dV_i~19_combout\ $ (\DAC0_inst|dac_out_i~19_combout\ $ (!\DAC0_inst|Add3~23\)))) # (GND)
-- \DAC0_inst|Add3~25\ = CARRY((\DAC0_inst|dac_dV_i~19_combout\ & ((\DAC0_inst|dac_out_i~19_combout\) # (!\DAC0_inst|Add3~23\))) # (!\DAC0_inst|dac_dV_i~19_combout\ & (\DAC0_inst|dac_out_i~19_combout\ & !\DAC0_inst|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~19_combout\,
	datab => \DAC0_inst|dac_out_i~19_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~23\,
	combout => \DAC0_inst|Add3~24_combout\,
	cout => \DAC0_inst|Add3~25\);

-- Location: FF_X18_Y21_N25
\DAC0_inst|dac_out_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~24_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(12));

-- Location: LCCOMB_X17_Y21_N18
\DAC0_inst|dac_out_i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~19_combout\ = (\DAC0_inst|dac_out_i\(12) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(12),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~19_combout\);

-- Location: LCCOMB_X18_Y21_N26
\DAC0_inst|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~26_combout\ = (\DAC0_inst|dac_dV_i~18_combout\ & ((\DAC0_inst|dac_out_i~18_combout\ & (\DAC0_inst|Add3~25\ & VCC)) # (!\DAC0_inst|dac_out_i~18_combout\ & (!\DAC0_inst|Add3~25\)))) # (!\DAC0_inst|dac_dV_i~18_combout\ & 
-- ((\DAC0_inst|dac_out_i~18_combout\ & (!\DAC0_inst|Add3~25\)) # (!\DAC0_inst|dac_out_i~18_combout\ & ((\DAC0_inst|Add3~25\) # (GND)))))
-- \DAC0_inst|Add3~27\ = CARRY((\DAC0_inst|dac_dV_i~18_combout\ & (!\DAC0_inst|dac_out_i~18_combout\ & !\DAC0_inst|Add3~25\)) # (!\DAC0_inst|dac_dV_i~18_combout\ & ((!\DAC0_inst|Add3~25\) # (!\DAC0_inst|dac_out_i~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~18_combout\,
	datab => \DAC0_inst|dac_out_i~18_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~25\,
	combout => \DAC0_inst|Add3~26_combout\,
	cout => \DAC0_inst|Add3~27\);

-- Location: FF_X18_Y21_N27
\DAC0_inst|dac_out_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~26_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(13));

-- Location: LCCOMB_X21_Y21_N14
\DAC0_inst|dac_out_i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~18_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(13),
	combout => \DAC0_inst|dac_out_i~18_combout\);

-- Location: LCCOMB_X18_Y21_N28
\DAC0_inst|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~28_combout\ = ((\DAC0_inst|dac_out_i~17_combout\ $ (\DAC0_inst|dac_dV_i~17_combout\ $ (!\DAC0_inst|Add3~27\)))) # (GND)
-- \DAC0_inst|Add3~29\ = CARRY((\DAC0_inst|dac_out_i~17_combout\ & ((\DAC0_inst|dac_dV_i~17_combout\) # (!\DAC0_inst|Add3~27\))) # (!\DAC0_inst|dac_out_i~17_combout\ & (\DAC0_inst|dac_dV_i~17_combout\ & !\DAC0_inst|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~17_combout\,
	datab => \DAC0_inst|dac_dV_i~17_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~27\,
	combout => \DAC0_inst|Add3~28_combout\,
	cout => \DAC0_inst|Add3~29\);

-- Location: FF_X18_Y21_N29
\DAC0_inst|dac_out_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~28_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(14));

-- Location: LCCOMB_X21_Y21_N18
\DAC0_inst|dac_out_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~17_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(14),
	combout => \DAC0_inst|dac_out_i~17_combout\);

-- Location: LCCOMB_X18_Y21_N30
\DAC0_inst|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~30_combout\ = (\DAC0_inst|dac_out_i~16_combout\ & ((\DAC0_inst|dac_dV_i~16_combout\ & (\DAC0_inst|Add3~29\ & VCC)) # (!\DAC0_inst|dac_dV_i~16_combout\ & (!\DAC0_inst|Add3~29\)))) # (!\DAC0_inst|dac_out_i~16_combout\ & 
-- ((\DAC0_inst|dac_dV_i~16_combout\ & (!\DAC0_inst|Add3~29\)) # (!\DAC0_inst|dac_dV_i~16_combout\ & ((\DAC0_inst|Add3~29\) # (GND)))))
-- \DAC0_inst|Add3~31\ = CARRY((\DAC0_inst|dac_out_i~16_combout\ & (!\DAC0_inst|dac_dV_i~16_combout\ & !\DAC0_inst|Add3~29\)) # (!\DAC0_inst|dac_out_i~16_combout\ & ((!\DAC0_inst|Add3~29\) # (!\DAC0_inst|dac_dV_i~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~16_combout\,
	datab => \DAC0_inst|dac_dV_i~16_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~29\,
	combout => \DAC0_inst|Add3~30_combout\,
	cout => \DAC0_inst|Add3~31\);

-- Location: FF_X18_Y21_N31
\DAC0_inst|dac_out_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~30_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(15));

-- Location: LCCOMB_X17_Y21_N16
\DAC0_inst|dac_out_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~16_combout\ = (\DAC0_inst|dac_out_i\(15) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_out_i\(15),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~16_combout\);

-- Location: LCCOMB_X18_Y20_N0
\DAC0_inst|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~32_combout\ = ((\DAC0_inst|dac_out_i~15_combout\ $ (\DAC0_inst|dac_dV_i~15_combout\ $ (!\DAC0_inst|Add3~31\)))) # (GND)
-- \DAC0_inst|Add3~33\ = CARRY((\DAC0_inst|dac_out_i~15_combout\ & ((\DAC0_inst|dac_dV_i~15_combout\) # (!\DAC0_inst|Add3~31\))) # (!\DAC0_inst|dac_out_i~15_combout\ & (\DAC0_inst|dac_dV_i~15_combout\ & !\DAC0_inst|Add3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~15_combout\,
	datab => \DAC0_inst|dac_dV_i~15_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~31\,
	combout => \DAC0_inst|Add3~32_combout\,
	cout => \DAC0_inst|Add3~33\);

-- Location: FF_X18_Y20_N1
\DAC0_inst|dac_out_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~32_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(16));

-- Location: LCCOMB_X17_Y21_N4
\DAC0_inst|dac_out_i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~15_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(16))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(16),
	datad => \DAC0_inst|dac_out_i\(16),
	combout => \DAC0_inst|dac_out_i~15_combout\);

-- Location: LCCOMB_X18_Y20_N2
\DAC0_inst|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~34_combout\ = (\DAC0_inst|dac_out_i~14_combout\ & ((\DAC0_inst|dac_dV_i~14_combout\ & (\DAC0_inst|Add3~33\ & VCC)) # (!\DAC0_inst|dac_dV_i~14_combout\ & (!\DAC0_inst|Add3~33\)))) # (!\DAC0_inst|dac_out_i~14_combout\ & 
-- ((\DAC0_inst|dac_dV_i~14_combout\ & (!\DAC0_inst|Add3~33\)) # (!\DAC0_inst|dac_dV_i~14_combout\ & ((\DAC0_inst|Add3~33\) # (GND)))))
-- \DAC0_inst|Add3~35\ = CARRY((\DAC0_inst|dac_out_i~14_combout\ & (!\DAC0_inst|dac_dV_i~14_combout\ & !\DAC0_inst|Add3~33\)) # (!\DAC0_inst|dac_out_i~14_combout\ & ((!\DAC0_inst|Add3~33\) # (!\DAC0_inst|dac_dV_i~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~14_combout\,
	datab => \DAC0_inst|dac_dV_i~14_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~33\,
	combout => \DAC0_inst|Add3~34_combout\,
	cout => \DAC0_inst|Add3~35\);

-- Location: FF_X18_Y20_N3
\DAC0_inst|dac_out_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~34_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(17));

-- Location: LCCOMB_X17_Y21_N10
\DAC0_inst|dac_out_i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~14_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(17))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(17),
	datad => \DAC0_inst|dac_out_i\(17),
	combout => \DAC0_inst|dac_out_i~14_combout\);

-- Location: LCCOMB_X18_Y20_N4
\DAC0_inst|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~36_combout\ = ((\DAC0_inst|dac_dV_i~13_combout\ $ (\DAC0_inst|dac_out_i~13_combout\ $ (!\DAC0_inst|Add3~35\)))) # (GND)
-- \DAC0_inst|Add3~37\ = CARRY((\DAC0_inst|dac_dV_i~13_combout\ & ((\DAC0_inst|dac_out_i~13_combout\) # (!\DAC0_inst|Add3~35\))) # (!\DAC0_inst|dac_dV_i~13_combout\ & (\DAC0_inst|dac_out_i~13_combout\ & !\DAC0_inst|Add3~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~13_combout\,
	datab => \DAC0_inst|dac_out_i~13_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~35\,
	combout => \DAC0_inst|Add3~36_combout\,
	cout => \DAC0_inst|Add3~37\);

-- Location: FF_X18_Y20_N5
\DAC0_inst|dac_out_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~36_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(18));

-- Location: FF_X19_Y20_N21
\DAC0_inst|dac_out_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(18));

-- Location: LCCOMB_X19_Y20_N20
\DAC0_inst|dac_out_i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~13_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(18)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(18),
	datac => \DAC0_inst|dac_out_read\(18),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~13_combout\);

-- Location: LCCOMB_X18_Y20_N6
\DAC0_inst|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~38_combout\ = (\DAC0_inst|dac_dV_i~12_combout\ & ((\DAC0_inst|dac_out_i~12_combout\ & (\DAC0_inst|Add3~37\ & VCC)) # (!\DAC0_inst|dac_out_i~12_combout\ & (!\DAC0_inst|Add3~37\)))) # (!\DAC0_inst|dac_dV_i~12_combout\ & 
-- ((\DAC0_inst|dac_out_i~12_combout\ & (!\DAC0_inst|Add3~37\)) # (!\DAC0_inst|dac_out_i~12_combout\ & ((\DAC0_inst|Add3~37\) # (GND)))))
-- \DAC0_inst|Add3~39\ = CARRY((\DAC0_inst|dac_dV_i~12_combout\ & (!\DAC0_inst|dac_out_i~12_combout\ & !\DAC0_inst|Add3~37\)) # (!\DAC0_inst|dac_dV_i~12_combout\ & ((!\DAC0_inst|Add3~37\) # (!\DAC0_inst|dac_out_i~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~12_combout\,
	datab => \DAC0_inst|dac_out_i~12_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~37\,
	combout => \DAC0_inst|Add3~38_combout\,
	cout => \DAC0_inst|Add3~39\);

-- Location: FF_X18_Y20_N7
\DAC0_inst|dac_out_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~38_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(19));

-- Location: FF_X19_Y20_N1
\DAC0_inst|dac_out_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(19));

-- Location: LCCOMB_X19_Y20_N0
\DAC0_inst|dac_out_i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~12_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(19)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(19),
	datac => \DAC0_inst|dac_out_read\(19),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~12_combout\);

-- Location: LCCOMB_X18_Y20_N8
\DAC0_inst|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~40_combout\ = ((\DAC0_inst|dac_dV_i~11_combout\ $ (\DAC0_inst|dac_out_i~11_combout\ $ (!\DAC0_inst|Add3~39\)))) # (GND)
-- \DAC0_inst|Add3~41\ = CARRY((\DAC0_inst|dac_dV_i~11_combout\ & ((\DAC0_inst|dac_out_i~11_combout\) # (!\DAC0_inst|Add3~39\))) # (!\DAC0_inst|dac_dV_i~11_combout\ & (\DAC0_inst|dac_out_i~11_combout\ & !\DAC0_inst|Add3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~11_combout\,
	datab => \DAC0_inst|dac_out_i~11_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~39\,
	combout => \DAC0_inst|Add3~40_combout\,
	cout => \DAC0_inst|Add3~41\);

-- Location: FF_X18_Y20_N9
\DAC0_inst|dac_out_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~40_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(20));

-- Location: LCCOMB_X19_Y20_N28
\DAC0_inst|dac_out_i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~11_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(20))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(20),
	datad => \DAC0_inst|dac_out_i\(20),
	combout => \DAC0_inst|dac_out_i~11_combout\);

-- Location: LCCOMB_X18_Y20_N10
\DAC0_inst|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~42_combout\ = (\DAC0_inst|dac_out_i~10_combout\ & ((\DAC0_inst|dac_dV_i~10_combout\ & (\DAC0_inst|Add3~41\ & VCC)) # (!\DAC0_inst|dac_dV_i~10_combout\ & (!\DAC0_inst|Add3~41\)))) # (!\DAC0_inst|dac_out_i~10_combout\ & 
-- ((\DAC0_inst|dac_dV_i~10_combout\ & (!\DAC0_inst|Add3~41\)) # (!\DAC0_inst|dac_dV_i~10_combout\ & ((\DAC0_inst|Add3~41\) # (GND)))))
-- \DAC0_inst|Add3~43\ = CARRY((\DAC0_inst|dac_out_i~10_combout\ & (!\DAC0_inst|dac_dV_i~10_combout\ & !\DAC0_inst|Add3~41\)) # (!\DAC0_inst|dac_out_i~10_combout\ & ((!\DAC0_inst|Add3~41\) # (!\DAC0_inst|dac_dV_i~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~10_combout\,
	datab => \DAC0_inst|dac_dV_i~10_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~41\,
	combout => \DAC0_inst|Add3~42_combout\,
	cout => \DAC0_inst|Add3~43\);

-- Location: FF_X18_Y20_N11
\DAC0_inst|dac_out_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~42_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(21));

-- Location: LCCOMB_X19_Y20_N24
\DAC0_inst|dac_out_i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~10_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(21))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(21),
	datad => \DAC0_inst|dac_out_i\(21),
	combout => \DAC0_inst|dac_out_i~10_combout\);

-- Location: LCCOMB_X18_Y20_N12
\DAC0_inst|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~44_combout\ = ((\DAC0_inst|dac_dV_i~9_combout\ $ (\DAC0_inst|dac_out_i~9_combout\ $ (!\DAC0_inst|Add3~43\)))) # (GND)
-- \DAC0_inst|Add3~45\ = CARRY((\DAC0_inst|dac_dV_i~9_combout\ & ((\DAC0_inst|dac_out_i~9_combout\) # (!\DAC0_inst|Add3~43\))) # (!\DAC0_inst|dac_dV_i~9_combout\ & (\DAC0_inst|dac_out_i~9_combout\ & !\DAC0_inst|Add3~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~9_combout\,
	datab => \DAC0_inst|dac_out_i~9_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~43\,
	combout => \DAC0_inst|Add3~44_combout\,
	cout => \DAC0_inst|Add3~45\);

-- Location: FF_X18_Y20_N13
\DAC0_inst|dac_out_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~44_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(22));

-- Location: LCCOMB_X19_Y20_N12
\DAC0_inst|dac_out_i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~9_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(22))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(22),
	datad => \DAC0_inst|dac_out_i\(22),
	combout => \DAC0_inst|dac_out_i~9_combout\);

-- Location: LCCOMB_X18_Y20_N14
\DAC0_inst|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~46_combout\ = (\DAC0_inst|dac_out_i~8_combout\ & ((\DAC0_inst|dac_dV_i~8_combout\ & (\DAC0_inst|Add3~45\ & VCC)) # (!\DAC0_inst|dac_dV_i~8_combout\ & (!\DAC0_inst|Add3~45\)))) # (!\DAC0_inst|dac_out_i~8_combout\ & 
-- ((\DAC0_inst|dac_dV_i~8_combout\ & (!\DAC0_inst|Add3~45\)) # (!\DAC0_inst|dac_dV_i~8_combout\ & ((\DAC0_inst|Add3~45\) # (GND)))))
-- \DAC0_inst|Add3~47\ = CARRY((\DAC0_inst|dac_out_i~8_combout\ & (!\DAC0_inst|dac_dV_i~8_combout\ & !\DAC0_inst|Add3~45\)) # (!\DAC0_inst|dac_out_i~8_combout\ & ((!\DAC0_inst|Add3~45\) # (!\DAC0_inst|dac_dV_i~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~8_combout\,
	datab => \DAC0_inst|dac_dV_i~8_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~45\,
	combout => \DAC0_inst|Add3~46_combout\,
	cout => \DAC0_inst|Add3~47\);

-- Location: FF_X18_Y20_N15
\DAC0_inst|dac_out_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~46_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(23));

-- Location: LCCOMB_X19_Y20_N8
\DAC0_inst|dac_out_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~8_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(23))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(23),
	datad => \DAC0_inst|dac_out_i\(23),
	combout => \DAC0_inst|dac_out_i~8_combout\);

-- Location: LCCOMB_X18_Y20_N16
\DAC0_inst|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~48_combout\ = ((\DAC0_inst|dac_out_i~7_combout\ $ (\DAC0_inst|dac_dV_i~7_combout\ $ (!\DAC0_inst|Add3~47\)))) # (GND)
-- \DAC0_inst|Add3~49\ = CARRY((\DAC0_inst|dac_out_i~7_combout\ & ((\DAC0_inst|dac_dV_i~7_combout\) # (!\DAC0_inst|Add3~47\))) # (!\DAC0_inst|dac_out_i~7_combout\ & (\DAC0_inst|dac_dV_i~7_combout\ & !\DAC0_inst|Add3~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~7_combout\,
	datab => \DAC0_inst|dac_dV_i~7_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~47\,
	combout => \DAC0_inst|Add3~48_combout\,
	cout => \DAC0_inst|Add3~49\);

-- Location: FF_X18_Y20_N17
\DAC0_inst|dac_out_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~48_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(24));

-- Location: FF_X19_Y20_N5
\DAC0_inst|dac_out_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(24));

-- Location: LCCOMB_X19_Y20_N4
\DAC0_inst|dac_out_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~7_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(24)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(24),
	datac => \DAC0_inst|dac_out_read\(24),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~7_combout\);

-- Location: LCCOMB_X18_Y20_N18
\DAC0_inst|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~50_combout\ = (\DAC0_inst|dac_dV_i~6_combout\ & ((\DAC0_inst|dac_out_i~6_combout\ & (\DAC0_inst|Add3~49\ & VCC)) # (!\DAC0_inst|dac_out_i~6_combout\ & (!\DAC0_inst|Add3~49\)))) # (!\DAC0_inst|dac_dV_i~6_combout\ & 
-- ((\DAC0_inst|dac_out_i~6_combout\ & (!\DAC0_inst|Add3~49\)) # (!\DAC0_inst|dac_out_i~6_combout\ & ((\DAC0_inst|Add3~49\) # (GND)))))
-- \DAC0_inst|Add3~51\ = CARRY((\DAC0_inst|dac_dV_i~6_combout\ & (!\DAC0_inst|dac_out_i~6_combout\ & !\DAC0_inst|Add3~49\)) # (!\DAC0_inst|dac_dV_i~6_combout\ & ((!\DAC0_inst|Add3~49\) # (!\DAC0_inst|dac_out_i~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~6_combout\,
	datab => \DAC0_inst|dac_out_i~6_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~49\,
	combout => \DAC0_inst|Add3~50_combout\,
	cout => \DAC0_inst|Add3~51\);

-- Location: FF_X18_Y20_N19
\DAC0_inst|dac_out_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~50_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(25));

-- Location: LCCOMB_X19_Y20_N16
\DAC0_inst|dac_out_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~6_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(25))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(25),
	datad => \DAC0_inst|dac_out_i\(25),
	combout => \DAC0_inst|dac_out_i~6_combout\);

-- Location: LCCOMB_X18_Y20_N20
\DAC0_inst|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~52_combout\ = ((\DAC0_inst|dac_dV_i~5_combout\ $ (\DAC0_inst|dac_out_i~5_combout\ $ (!\DAC0_inst|Add3~51\)))) # (GND)
-- \DAC0_inst|Add3~53\ = CARRY((\DAC0_inst|dac_dV_i~5_combout\ & ((\DAC0_inst|dac_out_i~5_combout\) # (!\DAC0_inst|Add3~51\))) # (!\DAC0_inst|dac_dV_i~5_combout\ & (\DAC0_inst|dac_out_i~5_combout\ & !\DAC0_inst|Add3~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~5_combout\,
	datab => \DAC0_inst|dac_out_i~5_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~51\,
	combout => \DAC0_inst|Add3~52_combout\,
	cout => \DAC0_inst|Add3~53\);

-- Location: FF_X18_Y20_N21
\DAC0_inst|dac_out_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~52_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(26));

-- Location: LCCOMB_X17_Y20_N4
\DAC0_inst|dac_out_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~5_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(26))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(26),
	datad => \DAC0_inst|dac_out_i\(26),
	combout => \DAC0_inst|dac_out_i~5_combout\);

-- Location: LCCOMB_X18_Y20_N22
\DAC0_inst|Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~54_combout\ = (\DAC0_inst|dac_out_i~4_combout\ & ((\DAC0_inst|dac_dV_i~4_combout\ & (\DAC0_inst|Add3~53\ & VCC)) # (!\DAC0_inst|dac_dV_i~4_combout\ & (!\DAC0_inst|Add3~53\)))) # (!\DAC0_inst|dac_out_i~4_combout\ & 
-- ((\DAC0_inst|dac_dV_i~4_combout\ & (!\DAC0_inst|Add3~53\)) # (!\DAC0_inst|dac_dV_i~4_combout\ & ((\DAC0_inst|Add3~53\) # (GND)))))
-- \DAC0_inst|Add3~55\ = CARRY((\DAC0_inst|dac_out_i~4_combout\ & (!\DAC0_inst|dac_dV_i~4_combout\ & !\DAC0_inst|Add3~53\)) # (!\DAC0_inst|dac_out_i~4_combout\ & ((!\DAC0_inst|Add3~53\) # (!\DAC0_inst|dac_dV_i~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~4_combout\,
	datab => \DAC0_inst|dac_dV_i~4_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~53\,
	combout => \DAC0_inst|Add3~54_combout\,
	cout => \DAC0_inst|Add3~55\);

-- Location: FF_X18_Y20_N23
\DAC0_inst|dac_out_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~54_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(27));

-- Location: LCCOMB_X17_Y20_N0
\DAC0_inst|dac_out_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~4_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(27))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(27),
	datad => \DAC0_inst|dac_out_i\(27),
	combout => \DAC0_inst|dac_out_i~4_combout\);

-- Location: LCCOMB_X18_Y20_N24
\DAC0_inst|Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~56_combout\ = ((\DAC0_inst|dac_out_i~3_combout\ $ (\DAC0_inst|dac_dV_i~3_combout\ $ (!\DAC0_inst|Add3~55\)))) # (GND)
-- \DAC0_inst|Add3~57\ = CARRY((\DAC0_inst|dac_out_i~3_combout\ & ((\DAC0_inst|dac_dV_i~3_combout\) # (!\DAC0_inst|Add3~55\))) # (!\DAC0_inst|dac_out_i~3_combout\ & (\DAC0_inst|dac_dV_i~3_combout\ & !\DAC0_inst|Add3~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~3_combout\,
	datab => \DAC0_inst|dac_dV_i~3_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~55\,
	combout => \DAC0_inst|Add3~56_combout\,
	cout => \DAC0_inst|Add3~57\);

-- Location: FF_X18_Y20_N25
\DAC0_inst|dac_out_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~56_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(28));

-- Location: FF_X17_Y20_N13
\DAC0_inst|dac_out_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(28));

-- Location: LCCOMB_X17_Y20_N12
\DAC0_inst|dac_out_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~3_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(28)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(28),
	datac => \DAC0_inst|dac_out_read\(28),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~3_combout\);

-- Location: LCCOMB_X18_Y20_N26
\DAC0_inst|Add3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~58_combout\ = (\DAC0_inst|dac_out_i~2_combout\ & ((\DAC0_inst|dac_dV_i~2_combout\ & (\DAC0_inst|Add3~57\ & VCC)) # (!\DAC0_inst|dac_dV_i~2_combout\ & (!\DAC0_inst|Add3~57\)))) # (!\DAC0_inst|dac_out_i~2_combout\ & 
-- ((\DAC0_inst|dac_dV_i~2_combout\ & (!\DAC0_inst|Add3~57\)) # (!\DAC0_inst|dac_dV_i~2_combout\ & ((\DAC0_inst|Add3~57\) # (GND)))))
-- \DAC0_inst|Add3~59\ = CARRY((\DAC0_inst|dac_out_i~2_combout\ & (!\DAC0_inst|dac_dV_i~2_combout\ & !\DAC0_inst|Add3~57\)) # (!\DAC0_inst|dac_out_i~2_combout\ & ((!\DAC0_inst|Add3~57\) # (!\DAC0_inst|dac_dV_i~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~2_combout\,
	datab => \DAC0_inst|dac_dV_i~2_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~57\,
	combout => \DAC0_inst|Add3~58_combout\,
	cout => \DAC0_inst|Add3~59\);

-- Location: FF_X18_Y20_N27
\DAC0_inst|dac_out_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~58_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(29));

-- Location: LCCOMB_X17_Y20_N16
\DAC0_inst|dac_out_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~2_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(29))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(29),
	datad => \DAC0_inst|dac_out_i\(29),
	combout => \DAC0_inst|dac_out_i~2_combout\);

-- Location: LCCOMB_X18_Y20_N28
\DAC0_inst|Add3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~60_combout\ = ((\DAC0_inst|dac_dV_i~1_combout\ $ (\DAC0_inst|dac_out_i~1_combout\ $ (!\DAC0_inst|Add3~59\)))) # (GND)
-- \DAC0_inst|Add3~61\ = CARRY((\DAC0_inst|dac_dV_i~1_combout\ & ((\DAC0_inst|dac_out_i~1_combout\) # (!\DAC0_inst|Add3~59\))) # (!\DAC0_inst|dac_dV_i~1_combout\ & (\DAC0_inst|dac_out_i~1_combout\ & !\DAC0_inst|Add3~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~1_combout\,
	datab => \DAC0_inst|dac_out_i~1_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~59\,
	combout => \DAC0_inst|Add3~60_combout\,
	cout => \DAC0_inst|Add3~61\);

-- Location: FF_X18_Y20_N29
\DAC0_inst|dac_out_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Add3~60_combout\,
	ena => \DAC0_inst|time_dac_read[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(30));

-- Location: LCCOMB_X17_Y20_N20
\DAC0_inst|dac_out_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~1_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(30))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(30),
	datad => \DAC0_inst|dac_out_i\(30),
	combout => \DAC0_inst|dac_out_i~1_combout\);

-- Location: LCCOMB_X18_Y20_N30
\DAC0_inst|Add3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~62_combout\ = \DAC0_inst|dac_dV_i~0_combout\ $ (\DAC0_inst|Add3~61\ $ (\DAC0_inst|dac_out_i~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~0_combout\,
	datad => \DAC0_inst|dac_out_i~0_combout\,
	cin => \DAC0_inst|Add3~61\,
	combout => \DAC0_inst|Add3~62_combout\);

-- Location: LCCOMB_X17_Y24_N12
\DAC0_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector14~0_combout\ = (\DAC0_inst|Add3~62_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((\DAC0_inst|dac_out\(11) & \DAC0_inst|dac_state.IDLE~q\)))) # (!\DAC0_inst|Add3~62_combout\ & (((\DAC0_inst|dac_out\(11) & 
-- \DAC0_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add3~62_combout\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(11),
	datad => \DAC0_inst|dac_state.IDLE~q\,
	combout => \DAC0_inst|Selector14~0_combout\);

-- Location: FF_X17_Y24_N13
\DAC0_inst|dac_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector14~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(11));

-- Location: LCCOMB_X17_Y24_N6
\DAC0_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector15~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(10)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~60_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(10),
	datad => \DAC0_inst|Add3~60_combout\,
	combout => \DAC0_inst|Selector15~0_combout\);

-- Location: FF_X17_Y24_N7
\DAC0_inst|dac_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector15~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(10));

-- Location: LCCOMB_X17_Y24_N8
\DAC0_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector16~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(9)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~58_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(9),
	datad => \DAC0_inst|Add3~58_combout\,
	combout => \DAC0_inst|Selector16~0_combout\);

-- Location: FF_X17_Y24_N9
\DAC0_inst|dac_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector16~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(9));

-- Location: LCCOMB_X17_Y24_N26
\DAC0_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector17~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(8)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~56_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(8),
	datad => \DAC0_inst|Add3~56_combout\,
	combout => \DAC0_inst|Selector17~0_combout\);

-- Location: FF_X17_Y24_N27
\DAC0_inst|dac_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector17~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(8));

-- Location: LCCOMB_X17_Y24_N4
\DAC0_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector18~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(7)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~54_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(7),
	datad => \DAC0_inst|Add3~54_combout\,
	combout => \DAC0_inst|Selector18~0_combout\);

-- Location: FF_X17_Y24_N5
\DAC0_inst|dac_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector18~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(7));

-- Location: LCCOMB_X17_Y24_N22
\DAC0_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector19~0_combout\ = (\DAC0_inst|Add3~52_combout\ & ((\DAC0_inst|dac_state.RUNNING~q\) # ((\DAC0_inst|dac_out\(6) & \DAC0_inst|dac_state.IDLE~q\)))) # (!\DAC0_inst|Add3~52_combout\ & (((\DAC0_inst|dac_out\(6) & 
-- \DAC0_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add3~52_combout\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(6),
	datad => \DAC0_inst|dac_state.IDLE~q\,
	combout => \DAC0_inst|Selector19~0_combout\);

-- Location: FF_X17_Y24_N23
\DAC0_inst|dac_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector19~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(6));

-- Location: LCCOMB_X17_Y24_N16
\DAC0_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector20~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(5)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~50_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(5),
	datad => \DAC0_inst|Add3~50_combout\,
	combout => \DAC0_inst|Selector20~0_combout\);

-- Location: FF_X17_Y24_N17
\DAC0_inst|dac_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector20~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(5));

-- Location: LCCOMB_X17_Y24_N10
\DAC0_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector21~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(4)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~48_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(4),
	datad => \DAC0_inst|Add3~48_combout\,
	combout => \DAC0_inst|Selector21~0_combout\);

-- Location: FF_X17_Y24_N11
\DAC0_inst|dac_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector21~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(4));

-- Location: LCCOMB_X17_Y24_N20
\DAC0_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector22~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(3)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~46_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(3),
	datad => \DAC0_inst|Add3~46_combout\,
	combout => \DAC0_inst|Selector22~0_combout\);

-- Location: FF_X17_Y24_N21
\DAC0_inst|dac_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector22~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(3));

-- Location: LCCOMB_X17_Y24_N14
\DAC0_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector23~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(2)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~44_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(2),
	datad => \DAC0_inst|Add3~44_combout\,
	combout => \DAC0_inst|Selector23~0_combout\);

-- Location: FF_X17_Y24_N15
\DAC0_inst|dac_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector23~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(2));

-- Location: LCCOMB_X17_Y24_N24
\DAC0_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector24~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(1)) # ((\DAC0_inst|Add3~42_combout\ & \DAC0_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|Add3~42_combout\ & 
-- ((\DAC0_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|Add3~42_combout\,
	datac => \DAC0_inst|dac_out\(1),
	datad => \DAC0_inst|dac_state.RUNNING~q\,
	combout => \DAC0_inst|Selector24~0_combout\);

-- Location: FF_X17_Y24_N25
\DAC0_inst|dac_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector24~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(1));

-- Location: LCCOMB_X17_Y24_N18
\DAC0_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Selector25~0_combout\ = (\DAC0_inst|dac_state.IDLE~q\ & ((\DAC0_inst|dac_out\(0)) # ((\DAC0_inst|dac_state.RUNNING~q\ & \DAC0_inst|Add3~40_combout\)))) # (!\DAC0_inst|dac_state.IDLE~q\ & (\DAC0_inst|dac_state.RUNNING~q\ & 
-- ((\DAC0_inst|Add3~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.IDLE~q\,
	datab => \DAC0_inst|dac_state.RUNNING~q\,
	datac => \DAC0_inst|dac_out\(0),
	datad => \DAC0_inst|Add3~40_combout\,
	combout => \DAC0_inst|Selector25~0_combout\);

-- Location: FF_X17_Y24_N19
\DAC0_inst|dac_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC0_inst|Selector25~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out\(0));

-- Location: LCCOMB_X26_Y16_N22
\DAC1_inst|dac_out_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[31]~0_combout\ = (\DAC1_inst|dac_read_mode.READ_V~q\ & (\button1~input_o\ & \DAC1_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.READ_V~q\,
	datac => \button1~input_o\,
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|dac_out_read[31]~0_combout\);

-- Location: FF_X29_Y17_N25
\DAC1_inst|dac_out_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(31));

-- Location: FF_X28_Y16_N31
\DAC1_inst|dac_out_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~62_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(31));

-- Location: LCCOMB_X29_Y17_N24
\DAC1_inst|dac_out_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~0_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(31))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(31),
	datad => \DAC1_inst|dac_out_i\(31),
	combout => \DAC1_inst|dac_out_i~0_combout\);

-- Location: LCCOMB_X26_Y16_N4
\DAC1_inst|dac_dV_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_read[31]~0_combout\ = (\DAC1_inst|dac_read_mode.READ_dV~q\ & (\button1~input_o\ & \DAC1_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.READ_dV~q\,
	datac => \button1~input_o\,
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|dac_dV_read[31]~0_combout\);

-- Location: FF_X26_Y16_N27
\DAC1_inst|dac_dV_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(31));

-- Location: LCCOMB_X26_Y16_N12
\DAC1_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector49~0_combout\ = (\DAC1_inst|dac_dV_i~0_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(31))))) # (!\DAC1_inst|dac_dV_i~0_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~0_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(31),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector49~0_combout\);

-- Location: FF_X26_Y16_N13
\DAC1_inst|dac_dV_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector49~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(31));

-- Location: LCCOMB_X26_Y16_N26
\DAC1_inst|dac_dV_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~0_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(31))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(31),
	datad => \DAC1_inst|dac_dV_i\(31),
	combout => \DAC1_inst|dac_dV_i~0_combout\);

-- Location: FF_X26_Y16_N7
\DAC1_inst|dac_dV_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(30));

-- Location: LCCOMB_X26_Y16_N24
\DAC1_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector50~0_combout\ = (\DAC1_inst|dac_dV_i~1_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(30))))) # (!\DAC1_inst|dac_dV_i~1_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~1_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(30),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector50~0_combout\);

-- Location: FF_X26_Y16_N25
\DAC1_inst|dac_dV_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector50~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(30));

-- Location: LCCOMB_X26_Y16_N6
\DAC1_inst|dac_dV_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~1_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(30))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(30),
	datad => \DAC1_inst|dac_dV_i\(30),
	combout => \DAC1_inst|dac_dV_i~1_combout\);

-- Location: FF_X27_Y16_N9
\DAC1_inst|dac_out_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(29));

-- Location: FF_X25_Y17_N25
\DAC1_inst|dac_dV_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(29));

-- Location: LCCOMB_X26_Y17_N26
\DAC1_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector51~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~2_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(29))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(29),
	datad => \DAC1_inst|dac_dV_i~2_combout\,
	combout => \DAC1_inst|Selector51~0_combout\);

-- Location: FF_X26_Y17_N27
\DAC1_inst|dac_dV_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector51~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(29));

-- Location: LCCOMB_X25_Y17_N24
\DAC1_inst|dac_dV_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~2_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(29))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(29),
	datad => \DAC1_inst|dac_dV_i\(29),
	combout => \DAC1_inst|dac_dV_i~2_combout\);

-- Location: FF_X25_Y17_N11
\DAC1_inst|dac_dV_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(28));

-- Location: LCCOMB_X26_Y17_N4
\DAC1_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector52~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~3_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(28))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(28),
	datad => \DAC1_inst|dac_dV_i~3_combout\,
	combout => \DAC1_inst|Selector52~0_combout\);

-- Location: FF_X26_Y17_N5
\DAC1_inst|dac_dV_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector52~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(28));

-- Location: LCCOMB_X25_Y17_N10
\DAC1_inst|dac_dV_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~3_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(28))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(28),
	datad => \DAC1_inst|dac_dV_i\(28),
	combout => \DAC1_inst|dac_dV_i~3_combout\);

-- Location: FF_X24_Y16_N17
\DAC1_inst|dac_out_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(28));

-- Location: FF_X25_Y17_N13
\DAC1_inst|dac_dV_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(27));

-- Location: LCCOMB_X25_Y16_N24
\DAC1_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector53~0_combout\ = (\DAC1_inst|dac_dV_i~4_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(27))))) # (!\DAC1_inst|dac_dV_i~4_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~4_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(27),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector53~0_combout\);

-- Location: FF_X25_Y16_N25
\DAC1_inst|dac_dV_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector53~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(27));

-- Location: LCCOMB_X25_Y17_N12
\DAC1_inst|dac_dV_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~4_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(27))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(27),
	datad => \DAC1_inst|dac_dV_i\(27),
	combout => \DAC1_inst|dac_dV_i~4_combout\);

-- Location: FF_X25_Y17_N23
\DAC1_inst|dac_dV_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(26));

-- Location: LCCOMB_X24_Y17_N24
\DAC1_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector54~0_combout\ = (\DAC1_inst|dac_dV_i~5_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(26))))) # (!\DAC1_inst|dac_dV_i~5_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~5_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(26),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector54~0_combout\);

-- Location: FF_X24_Y17_N25
\DAC1_inst|dac_dV_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector54~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(26));

-- Location: LCCOMB_X25_Y17_N22
\DAC1_inst|dac_dV_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~5_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(26))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(26),
	datad => \DAC1_inst|dac_dV_i\(26),
	combout => \DAC1_inst|dac_dV_i~5_combout\);

-- Location: FF_X25_Y17_N9
\DAC1_inst|dac_dV_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(25));

-- Location: LCCOMB_X24_Y17_N2
\DAC1_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector55~0_combout\ = (\DAC1_inst|dac_dV_i~6_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(25))))) # (!\DAC1_inst|dac_dV_i~6_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~6_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(25),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector55~0_combout\);

-- Location: FF_X24_Y17_N3
\DAC1_inst|dac_dV_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector55~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(25));

-- Location: LCCOMB_X25_Y17_N8
\DAC1_inst|dac_dV_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~6_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(25))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(25),
	datad => \DAC1_inst|dac_dV_i\(25),
	combout => \DAC1_inst|dac_dV_i~6_combout\);

-- Location: FF_X27_Y16_N19
\DAC1_inst|dac_out_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(25));

-- Location: FF_X25_Y17_N19
\DAC1_inst|dac_dV_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(24));

-- Location: LCCOMB_X25_Y17_N28
\DAC1_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector56~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~7_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(24))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(24),
	datad => \DAC1_inst|dac_dV_i~7_combout\,
	combout => \DAC1_inst|Selector56~0_combout\);

-- Location: FF_X25_Y17_N29
\DAC1_inst|dac_dV_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector56~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(24));

-- Location: LCCOMB_X25_Y17_N18
\DAC1_inst|dac_dV_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~7_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(24))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(24),
	datad => \DAC1_inst|dac_dV_i\(24),
	combout => \DAC1_inst|dac_dV_i~7_combout\);

-- Location: FF_X27_Y16_N29
\DAC1_inst|dac_out_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(24));

-- Location: FF_X25_Y17_N31
\DAC1_inst|dac_dV_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(23));

-- Location: LCCOMB_X26_Y17_N6
\DAC1_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector57~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~8_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(23))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(23),
	datad => \DAC1_inst|dac_dV_i~8_combout\,
	combout => \DAC1_inst|Selector57~0_combout\);

-- Location: FF_X26_Y17_N7
\DAC1_inst|dac_dV_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector57~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(23));

-- Location: LCCOMB_X25_Y17_N30
\DAC1_inst|dac_dV_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~8_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(23))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(23),
	datad => \DAC1_inst|dac_dV_i\(23),
	combout => \DAC1_inst|dac_dV_i~8_combout\);

-- Location: LCCOMB_X25_Y17_N26
\DAC1_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector58~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~9_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(22))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(22),
	datad => \DAC1_inst|dac_dV_i~9_combout\,
	combout => \DAC1_inst|Selector58~0_combout\);

-- Location: FF_X25_Y17_N27
\DAC1_inst|dac_dV_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector58~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(22));

-- Location: FF_X25_Y17_N1
\DAC1_inst|dac_dV_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(22));

-- Location: LCCOMB_X25_Y17_N0
\DAC1_inst|dac_dV_i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~9_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(22)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i\(22),
	datac => \DAC1_inst|dac_dV_read\(22),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_dV_i~9_combout\);

-- Location: FF_X25_Y17_N5
\DAC1_inst|dac_dV_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(21));

-- Location: LCCOMB_X26_Y17_N16
\DAC1_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector59~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~10_combout\) # ((\DAC1_inst|dac_dV_i\(21) & !\DAC0_inst|dac_state.RESET~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (((\DAC1_inst|dac_dV_i\(21) & 
-- !\DAC0_inst|dac_state.RESET~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|dac_dV_i~10_combout\,
	datac => \DAC1_inst|dac_dV_i\(21),
	datad => \DAC0_inst|dac_state.RESET~q\,
	combout => \DAC1_inst|Selector59~0_combout\);

-- Location: FF_X26_Y17_N17
\DAC1_inst|dac_dV_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector59~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(21));

-- Location: LCCOMB_X25_Y17_N4
\DAC1_inst|dac_dV_i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~10_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(21))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(21),
	datad => \DAC1_inst|dac_dV_i\(21),
	combout => \DAC1_inst|dac_dV_i~10_combout\);

-- Location: FF_X25_Y17_N7
\DAC1_inst|dac_dV_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(20));

-- Location: LCCOMB_X24_Y17_N12
\DAC1_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector60~0_combout\ = (\DAC1_inst|dac_dV_i~11_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(20))))) # (!\DAC1_inst|dac_dV_i~11_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~11_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(20),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector60~0_combout\);

-- Location: FF_X24_Y17_N13
\DAC1_inst|dac_dV_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector60~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(20));

-- Location: LCCOMB_X25_Y17_N6
\DAC1_inst|dac_dV_i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~11_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(20))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(20),
	datad => \DAC1_inst|dac_dV_i\(20),
	combout => \DAC1_inst|dac_dV_i~11_combout\);

-- Location: FF_X25_Y17_N17
\DAC1_inst|dac_dV_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(19));

-- Location: LCCOMB_X26_Y17_N18
\DAC1_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector61~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~12_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(19))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(19),
	datad => \DAC1_inst|dac_dV_i~12_combout\,
	combout => \DAC1_inst|Selector61~0_combout\);

-- Location: FF_X26_Y17_N19
\DAC1_inst|dac_dV_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector61~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(19));

-- Location: LCCOMB_X25_Y17_N16
\DAC1_inst|dac_dV_i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~12_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(19))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(19),
	datad => \DAC1_inst|dac_dV_i\(19),
	combout => \DAC1_inst|dac_dV_i~12_combout\);

-- Location: FF_X25_Y17_N3
\DAC1_inst|dac_dV_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(18));

-- Location: LCCOMB_X24_Y17_N14
\DAC1_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector62~0_combout\ = (\DAC1_inst|dac_dV_i~13_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(18))))) # (!\DAC1_inst|dac_dV_i~13_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~13_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(18),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector62~0_combout\);

-- Location: FF_X24_Y17_N15
\DAC1_inst|dac_dV_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector62~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(18));

-- Location: LCCOMB_X25_Y17_N2
\DAC1_inst|dac_dV_i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~13_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(18))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(18),
	datad => \DAC1_inst|dac_dV_i\(18),
	combout => \DAC1_inst|dac_dV_i~13_combout\);

-- Location: FF_X30_Y16_N9
\DAC1_inst|dac_out_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(18));

-- Location: FF_X27_Y16_N13
\DAC1_inst|dac_out_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(17));

-- Location: FF_X25_Y17_N21
\DAC1_inst|dac_dV_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(17));

-- Location: LCCOMB_X25_Y16_N2
\DAC1_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector63~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_dV_i~14_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC1_inst|dac_dV_i\(17)) # ((\DAC1_inst|dac_dV_i~14_combout\ & 
-- \DAC1_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC1_inst|dac_dV_i~14_combout\,
	datac => \DAC1_inst|dac_dV_i\(17),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector63~0_combout\);

-- Location: FF_X25_Y16_N3
\DAC1_inst|dac_dV_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector63~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(17));

-- Location: LCCOMB_X25_Y17_N20
\DAC1_inst|dac_dV_i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~14_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(17))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(17),
	datad => \DAC1_inst|dac_dV_i\(17),
	combout => \DAC1_inst|dac_dV_i~14_combout\);

-- Location: LCCOMB_X25_Y16_N4
\mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\);

-- Location: FF_X25_Y17_N15
\DAC1_inst|dac_dV_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(16));

-- Location: LCCOMB_X26_Y17_N28
\DAC1_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector64~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~15_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(16))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(16),
	datad => \DAC1_inst|dac_dV_i~15_combout\,
	combout => \DAC1_inst|Selector64~0_combout\);

-- Location: FF_X26_Y17_N29
\DAC1_inst|dac_dV_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector64~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(16));

-- Location: LCCOMB_X25_Y17_N14
\DAC1_inst|dac_dV_i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~15_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(16))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(16),
	datad => \DAC1_inst|dac_dV_i\(16),
	combout => \DAC1_inst|dac_dV_i~15_combout\);

-- Location: FF_X29_Y17_N29
\DAC1_inst|dac_out_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(16));

-- Location: LCCOMB_X25_Y16_N14
\DAC1_inst|dac_dV_read[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_read[15]~1_combout\ = (\button1~input_o\ & (\DAC1_inst|dac_read_mode.READ_dV_float~q\ & \DAC1_inst|dac_state.RUNNING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \button1~input_o\,
	datac => \DAC1_inst|dac_read_mode.READ_dV_float~q\,
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|dac_dV_read[15]~1_combout\);

-- Location: FF_X25_Y16_N29
\DAC1_inst|dac_dV_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(15));

-- Location: LCCOMB_X25_Y16_N30
\DAC1_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector65~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_dV_i~16_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC1_inst|dac_dV_i\(15)) # ((\DAC1_inst|dac_dV_i~16_combout\ & 
-- \DAC1_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC1_inst|dac_dV_i~16_combout\,
	datac => \DAC1_inst|dac_dV_i\(15),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector65~0_combout\);

-- Location: FF_X25_Y16_N31
\DAC1_inst|dac_dV_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector65~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(15));

-- Location: LCCOMB_X25_Y16_N28
\DAC1_inst|dac_dV_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~16_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(15))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(15),
	datad => \DAC1_inst|dac_dV_i\(15),
	combout => \DAC1_inst|dac_dV_i~16_combout\);

-- Location: FF_X27_Y17_N9
\DAC1_inst|dac_dV_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(14));

-- Location: LCCOMB_X26_Y17_N22
\DAC1_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector66~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~17_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(14))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(14),
	datad => \DAC1_inst|dac_dV_i~17_combout\,
	combout => \DAC1_inst|Selector66~0_combout\);

-- Location: FF_X26_Y17_N23
\DAC1_inst|dac_dV_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector66~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(14));

-- Location: LCCOMB_X27_Y17_N8
\DAC1_inst|dac_dV_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~17_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(14))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(14),
	datad => \DAC1_inst|dac_dV_i\(14),
	combout => \DAC1_inst|dac_dV_i~17_combout\);

-- Location: FF_X27_Y17_N3
\DAC1_inst|dac_dV_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(13));

-- Location: LCCOMB_X26_Y17_N8
\DAC1_inst|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector67~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~18_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(13))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(13),
	datad => \DAC1_inst|dac_dV_i~18_combout\,
	combout => \DAC1_inst|Selector67~0_combout\);

-- Location: FF_X26_Y17_N9
\DAC1_inst|dac_dV_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector67~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(13));

-- Location: LCCOMB_X27_Y17_N2
\DAC1_inst|dac_dV_i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~18_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(13))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(13),
	datad => \DAC1_inst|dac_dV_i\(13),
	combout => \DAC1_inst|dac_dV_i~18_combout\);

-- Location: FF_X24_Y17_N29
\DAC1_inst|dac_dV_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(12));

-- Location: LCCOMB_X24_Y17_N6
\DAC1_inst|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector68~0_combout\ = (\DAC1_inst|dac_dV_i~19_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(12))))) # (!\DAC1_inst|dac_dV_i~19_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~19_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(12),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector68~0_combout\);

-- Location: FF_X24_Y17_N7
\DAC1_inst|dac_dV_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector68~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(12));

-- Location: LCCOMB_X24_Y17_N28
\DAC1_inst|dac_dV_i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~19_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(12))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(12),
	datad => \DAC1_inst|dac_dV_i\(12),
	combout => \DAC1_inst|dac_dV_i~19_combout\);

-- Location: FF_X27_Y17_N13
\DAC1_inst|dac_dV_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(11));

-- Location: LCCOMB_X26_Y17_N2
\DAC1_inst|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector69~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~20_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(11))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(11),
	datad => \DAC1_inst|dac_dV_i~20_combout\,
	combout => \DAC1_inst|Selector69~0_combout\);

-- Location: FF_X26_Y17_N3
\DAC1_inst|dac_dV_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector69~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(11));

-- Location: LCCOMB_X27_Y17_N12
\DAC1_inst|dac_dV_i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~20_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(11))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(11),
	datad => \DAC1_inst|dac_dV_i\(11),
	combout => \DAC1_inst|dac_dV_i~20_combout\);

-- Location: FF_X27_Y17_N23
\DAC1_inst|dac_dV_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(10));

-- Location: LCCOMB_X26_Y17_N12
\DAC1_inst|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector70~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~21_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(10))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(10),
	datad => \DAC1_inst|dac_dV_i~21_combout\,
	combout => \DAC1_inst|Selector70~0_combout\);

-- Location: FF_X26_Y17_N13
\DAC1_inst|dac_dV_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector70~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(10));

-- Location: LCCOMB_X27_Y17_N22
\DAC1_inst|dac_dV_i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~21_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(10))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(10),
	datad => \DAC1_inst|dac_dV_i\(10),
	combout => \DAC1_inst|dac_dV_i~21_combout\);

-- Location: FF_X27_Y17_N17
\DAC1_inst|dac_dV_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(9));

-- Location: LCCOMB_X26_Y17_N30
\DAC1_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector71~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~22_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(9))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(9),
	datad => \DAC1_inst|dac_dV_i~22_combout\,
	combout => \DAC1_inst|Selector71~0_combout\);

-- Location: FF_X26_Y17_N31
\DAC1_inst|dac_dV_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector71~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(9));

-- Location: LCCOMB_X27_Y17_N16
\DAC1_inst|dac_dV_i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~22_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(9))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(9),
	datad => \DAC1_inst|dac_dV_i\(9),
	combout => \DAC1_inst|dac_dV_i~22_combout\);

-- Location: FF_X27_Y17_N19
\DAC1_inst|dac_dV_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(8));

-- Location: LCCOMB_X26_Y17_N24
\DAC1_inst|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector72~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~23_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(8))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(8),
	datad => \DAC1_inst|dac_dV_i~23_combout\,
	combout => \DAC1_inst|Selector72~0_combout\);

-- Location: FF_X26_Y17_N25
\DAC1_inst|dac_dV_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector72~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(8));

-- Location: LCCOMB_X27_Y17_N18
\DAC1_inst|dac_dV_i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~23_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(8))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(8),
	datad => \DAC1_inst|dac_dV_i\(8),
	combout => \DAC1_inst|dac_dV_i~23_combout\);

-- Location: FF_X27_Y17_N29
\DAC1_inst|dac_dV_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(7));

-- Location: LCCOMB_X26_Y17_N10
\DAC1_inst|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector73~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~24_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(7))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(7),
	datad => \DAC1_inst|dac_dV_i~24_combout\,
	combout => \DAC1_inst|Selector73~0_combout\);

-- Location: FF_X26_Y17_N11
\DAC1_inst|dac_dV_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector73~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(7));

-- Location: LCCOMB_X27_Y17_N28
\DAC1_inst|dac_dV_i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~24_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(7))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(7),
	datad => \DAC1_inst|dac_dV_i\(7),
	combout => \DAC1_inst|dac_dV_i~24_combout\);

-- Location: FF_X25_Y16_N17
\DAC1_inst|dac_dV_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(6));

-- Location: LCCOMB_X25_Y16_N10
\DAC1_inst|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector74~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_dV_i~25_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC1_inst|dac_dV_i\(6)) # ((\DAC1_inst|dac_dV_i~25_combout\ & 
-- \DAC1_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC1_inst|dac_dV_i~25_combout\,
	datac => \DAC1_inst|dac_dV_i\(6),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector74~0_combout\);

-- Location: FF_X25_Y16_N11
\DAC1_inst|dac_dV_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector74~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(6));

-- Location: LCCOMB_X25_Y16_N16
\DAC1_inst|dac_dV_i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~25_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(6))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(6),
	datad => \DAC1_inst|dac_dV_i\(6),
	combout => \DAC1_inst|dac_dV_i~25_combout\);

-- Location: FF_X27_Y17_N7
\DAC1_inst|dac_dV_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(5));

-- Location: LCCOMB_X26_Y17_N20
\DAC1_inst|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector75~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~26_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(5))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(5),
	datad => \DAC1_inst|dac_dV_i~26_combout\,
	combout => \DAC1_inst|Selector75~0_combout\);

-- Location: FF_X26_Y17_N21
\DAC1_inst|dac_dV_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector75~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(5));

-- Location: LCCOMB_X27_Y17_N6
\DAC1_inst|dac_dV_i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~26_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(5))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(5),
	datad => \DAC1_inst|dac_dV_i\(5),
	combout => \DAC1_inst|dac_dV_i~26_combout\);

-- Location: FF_X27_Y17_N25
\DAC1_inst|dac_dV_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(4));

-- Location: LCCOMB_X26_Y17_N14
\DAC1_inst|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector76~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|dac_dV_i~27_combout\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(4))))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(4),
	datad => \DAC1_inst|dac_dV_i~27_combout\,
	combout => \DAC1_inst|Selector76~0_combout\);

-- Location: FF_X26_Y17_N15
\DAC1_inst|dac_dV_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector76~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(4));

-- Location: LCCOMB_X27_Y17_N24
\DAC1_inst|dac_dV_i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~27_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(4))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(4),
	datad => \DAC1_inst|dac_dV_i\(4),
	combout => \DAC1_inst|dac_dV_i~27_combout\);

-- Location: FF_X27_Y17_N11
\DAC1_inst|dac_dV_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(3));

-- Location: LCCOMB_X24_Y17_N8
\DAC1_inst|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector77~0_combout\ = (\DAC1_inst|dac_dV_i~28_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((!\DAC0_inst|dac_state.RESET~q\ & \DAC1_inst|dac_dV_i\(3))))) # (!\DAC1_inst|dac_dV_i~28_combout\ & (!\DAC0_inst|dac_state.RESET~q\ & 
-- (\DAC1_inst|dac_dV_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~28_combout\,
	datab => \DAC0_inst|dac_state.RESET~q\,
	datac => \DAC1_inst|dac_dV_i\(3),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector77~0_combout\);

-- Location: FF_X24_Y17_N9
\DAC1_inst|dac_dV_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector77~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(3));

-- Location: LCCOMB_X27_Y17_N10
\DAC1_inst|dac_dV_i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~28_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(3))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(3),
	datad => \DAC1_inst|dac_dV_i\(3),
	combout => \DAC1_inst|dac_dV_i~28_combout\);

-- Location: FF_X25_Y16_N21
\DAC1_inst|dac_dV_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(2));

-- Location: LCCOMB_X25_Y16_N6
\DAC1_inst|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector78~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_dV_i~29_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC1_inst|dac_dV_i\(2)) # ((\DAC1_inst|dac_dV_i~29_combout\ & 
-- \DAC1_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC1_inst|dac_dV_i~29_combout\,
	datac => \DAC1_inst|dac_dV_i\(2),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector78~0_combout\);

-- Location: FF_X25_Y16_N7
\DAC1_inst|dac_dV_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector78~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(2));

-- Location: LCCOMB_X25_Y16_N20
\DAC1_inst|dac_dV_i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~29_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(2))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(2),
	datad => \DAC1_inst|dac_dV_i\(2),
	combout => \DAC1_inst|dac_dV_i~29_combout\);

-- Location: FF_X25_Y16_N1
\DAC1_inst|dac_dV_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(1));

-- Location: LCCOMB_X25_Y16_N18
\DAC1_inst|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector79~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_dV_i~30_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC1_inst|dac_dV_i\(1)) # ((\DAC1_inst|dac_dV_i~30_combout\ & 
-- \DAC1_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC1_inst|dac_dV_i~30_combout\,
	datac => \DAC1_inst|dac_dV_i\(1),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector79~0_combout\);

-- Location: FF_X25_Y16_N19
\DAC1_inst|dac_dV_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector79~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(1));

-- Location: LCCOMB_X25_Y16_N0
\DAC1_inst|dac_dV_i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~30_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(1))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(1),
	datad => \DAC1_inst|dac_dV_i\(1),
	combout => \DAC1_inst|dac_dV_i~30_combout\);

-- Location: FF_X25_Y16_N13
\DAC1_inst|dac_dV_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(0));

-- Location: LCCOMB_X25_Y16_N22
\DAC1_inst|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector80~0_combout\ = (\DAC0_inst|dac_state.RESET~q\ & (\DAC1_inst|dac_dV_i~31_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\)))) # (!\DAC0_inst|dac_state.RESET~q\ & ((\DAC1_inst|dac_dV_i\(0)) # ((\DAC1_inst|dac_dV_i~31_combout\ & 
-- \DAC1_inst|dac_state.RUNNING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state.RESET~q\,
	datab => \DAC1_inst|dac_dV_i~31_combout\,
	datac => \DAC1_inst|dac_dV_i\(0),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector80~0_combout\);

-- Location: FF_X25_Y16_N23
\DAC1_inst|dac_dV_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector80~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(0));

-- Location: LCCOMB_X25_Y16_N12
\DAC1_inst|dac_dV_i~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~31_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(0))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(0),
	datad => \DAC1_inst|dac_dV_i\(0),
	combout => \DAC1_inst|dac_dV_i~31_combout\);

-- Location: LCCOMB_X28_Y17_N0
\DAC1_inst|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~0_combout\ = (\DAC1_inst|dac_out_i~31_combout\ & (\DAC1_inst|dac_dV_i~31_combout\ $ (VCC))) # (!\DAC1_inst|dac_out_i~31_combout\ & (\DAC1_inst|dac_dV_i~31_combout\ & VCC))
-- \DAC1_inst|Add3~1\ = CARRY((\DAC1_inst|dac_out_i~31_combout\ & \DAC1_inst|dac_dV_i~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~31_combout\,
	datab => \DAC1_inst|dac_dV_i~31_combout\,
	datad => VCC,
	combout => \DAC1_inst|Add3~0_combout\,
	cout => \DAC1_inst|Add3~1\);

-- Location: FF_X28_Y17_N1
\DAC1_inst|dac_out_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~0_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(0));

-- Location: LCCOMB_X24_Y17_N30
\DAC1_inst|dac_out_i~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~31_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_i\(0),
	combout => \DAC1_inst|dac_out_i~31_combout\);

-- Location: LCCOMB_X28_Y17_N2
\DAC1_inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~2_combout\ = (\DAC1_inst|dac_dV_i~30_combout\ & ((\DAC1_inst|dac_out_i~30_combout\ & (\DAC1_inst|Add3~1\ & VCC)) # (!\DAC1_inst|dac_out_i~30_combout\ & (!\DAC1_inst|Add3~1\)))) # (!\DAC1_inst|dac_dV_i~30_combout\ & 
-- ((\DAC1_inst|dac_out_i~30_combout\ & (!\DAC1_inst|Add3~1\)) # (!\DAC1_inst|dac_out_i~30_combout\ & ((\DAC1_inst|Add3~1\) # (GND)))))
-- \DAC1_inst|Add3~3\ = CARRY((\DAC1_inst|dac_dV_i~30_combout\ & (!\DAC1_inst|dac_out_i~30_combout\ & !\DAC1_inst|Add3~1\)) # (!\DAC1_inst|dac_dV_i~30_combout\ & ((!\DAC1_inst|Add3~1\) # (!\DAC1_inst|dac_out_i~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~30_combout\,
	datab => \DAC1_inst|dac_out_i~30_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~1\,
	combout => \DAC1_inst|Add3~2_combout\,
	cout => \DAC1_inst|Add3~3\);

-- Location: FF_X28_Y17_N3
\DAC1_inst|dac_out_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~2_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(1));

-- Location: LCCOMB_X24_Y17_N20
\DAC1_inst|dac_out_i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~30_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(1),
	combout => \DAC1_inst|dac_out_i~30_combout\);

-- Location: LCCOMB_X28_Y17_N4
\DAC1_inst|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~4_combout\ = ((\DAC1_inst|dac_dV_i~29_combout\ $ (\DAC1_inst|dac_out_i~29_combout\ $ (!\DAC1_inst|Add3~3\)))) # (GND)
-- \DAC1_inst|Add3~5\ = CARRY((\DAC1_inst|dac_dV_i~29_combout\ & ((\DAC1_inst|dac_out_i~29_combout\) # (!\DAC1_inst|Add3~3\))) # (!\DAC1_inst|dac_dV_i~29_combout\ & (\DAC1_inst|dac_out_i~29_combout\ & !\DAC1_inst|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~29_combout\,
	datab => \DAC1_inst|dac_out_i~29_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~3\,
	combout => \DAC1_inst|Add3~4_combout\,
	cout => \DAC1_inst|Add3~5\);

-- Location: FF_X28_Y17_N5
\DAC1_inst|dac_out_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~4_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(2));

-- Location: LCCOMB_X24_Y17_N18
\DAC1_inst|dac_out_i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~29_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(2),
	combout => \DAC1_inst|dac_out_i~29_combout\);

-- Location: LCCOMB_X28_Y17_N6
\DAC1_inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~6_combout\ = (\DAC1_inst|dac_out_i~28_combout\ & ((\DAC1_inst|dac_dV_i~28_combout\ & (\DAC1_inst|Add3~5\ & VCC)) # (!\DAC1_inst|dac_dV_i~28_combout\ & (!\DAC1_inst|Add3~5\)))) # (!\DAC1_inst|dac_out_i~28_combout\ & 
-- ((\DAC1_inst|dac_dV_i~28_combout\ & (!\DAC1_inst|Add3~5\)) # (!\DAC1_inst|dac_dV_i~28_combout\ & ((\DAC1_inst|Add3~5\) # (GND)))))
-- \DAC1_inst|Add3~7\ = CARRY((\DAC1_inst|dac_out_i~28_combout\ & (!\DAC1_inst|dac_dV_i~28_combout\ & !\DAC1_inst|Add3~5\)) # (!\DAC1_inst|dac_out_i~28_combout\ & ((!\DAC1_inst|Add3~5\) # (!\DAC1_inst|dac_dV_i~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~28_combout\,
	datab => \DAC1_inst|dac_dV_i~28_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~5\,
	combout => \DAC1_inst|Add3~6_combout\,
	cout => \DAC1_inst|Add3~7\);

-- Location: FF_X28_Y17_N7
\DAC1_inst|dac_out_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~6_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(3));

-- Location: LCCOMB_X29_Y17_N2
\DAC1_inst|dac_out_i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~28_combout\ = (\DAC1_inst|dac_out_i\(3) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_out_i\(3),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~28_combout\);

-- Location: LCCOMB_X28_Y17_N8
\DAC1_inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~8_combout\ = ((\DAC1_inst|dac_dV_i~27_combout\ $ (\DAC1_inst|dac_out_i~27_combout\ $ (!\DAC1_inst|Add3~7\)))) # (GND)
-- \DAC1_inst|Add3~9\ = CARRY((\DAC1_inst|dac_dV_i~27_combout\ & ((\DAC1_inst|dac_out_i~27_combout\) # (!\DAC1_inst|Add3~7\))) # (!\DAC1_inst|dac_dV_i~27_combout\ & (\DAC1_inst|dac_out_i~27_combout\ & !\DAC1_inst|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~27_combout\,
	datab => \DAC1_inst|dac_out_i~27_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~7\,
	combout => \DAC1_inst|Add3~8_combout\,
	cout => \DAC1_inst|Add3~9\);

-- Location: FF_X28_Y17_N9
\DAC1_inst|dac_out_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~8_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(4));

-- Location: LCCOMB_X29_Y17_N0
\DAC1_inst|dac_out_i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~27_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(4),
	combout => \DAC1_inst|dac_out_i~27_combout\);

-- Location: LCCOMB_X28_Y17_N10
\DAC1_inst|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~10_combout\ = (\DAC1_inst|dac_out_i~26_combout\ & ((\DAC1_inst|dac_dV_i~26_combout\ & (\DAC1_inst|Add3~9\ & VCC)) # (!\DAC1_inst|dac_dV_i~26_combout\ & (!\DAC1_inst|Add3~9\)))) # (!\DAC1_inst|dac_out_i~26_combout\ & 
-- ((\DAC1_inst|dac_dV_i~26_combout\ & (!\DAC1_inst|Add3~9\)) # (!\DAC1_inst|dac_dV_i~26_combout\ & ((\DAC1_inst|Add3~9\) # (GND)))))
-- \DAC1_inst|Add3~11\ = CARRY((\DAC1_inst|dac_out_i~26_combout\ & (!\DAC1_inst|dac_dV_i~26_combout\ & !\DAC1_inst|Add3~9\)) # (!\DAC1_inst|dac_out_i~26_combout\ & ((!\DAC1_inst|Add3~9\) # (!\DAC1_inst|dac_dV_i~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~26_combout\,
	datab => \DAC1_inst|dac_dV_i~26_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~9\,
	combout => \DAC1_inst|Add3~10_combout\,
	cout => \DAC1_inst|Add3~11\);

-- Location: FF_X28_Y17_N11
\DAC1_inst|dac_out_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~10_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(5));

-- Location: LCCOMB_X29_Y17_N6
\DAC1_inst|dac_out_i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~26_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(5),
	combout => \DAC1_inst|dac_out_i~26_combout\);

-- Location: LCCOMB_X28_Y17_N12
\DAC1_inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~12_combout\ = ((\DAC1_inst|dac_out_i~25_combout\ $ (\DAC1_inst|dac_dV_i~25_combout\ $ (!\DAC1_inst|Add3~11\)))) # (GND)
-- \DAC1_inst|Add3~13\ = CARRY((\DAC1_inst|dac_out_i~25_combout\ & ((\DAC1_inst|dac_dV_i~25_combout\) # (!\DAC1_inst|Add3~11\))) # (!\DAC1_inst|dac_out_i~25_combout\ & (\DAC1_inst|dac_dV_i~25_combout\ & !\DAC1_inst|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~25_combout\,
	datab => \DAC1_inst|dac_dV_i~25_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~11\,
	combout => \DAC1_inst|Add3~12_combout\,
	cout => \DAC1_inst|Add3~13\);

-- Location: FF_X28_Y17_N13
\DAC1_inst|dac_out_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~12_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(6));

-- Location: LCCOMB_X29_Y17_N20
\DAC1_inst|dac_out_i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~25_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(6),
	combout => \DAC1_inst|dac_out_i~25_combout\);

-- Location: LCCOMB_X28_Y17_N14
\DAC1_inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~14_combout\ = (\DAC1_inst|dac_dV_i~24_combout\ & ((\DAC1_inst|dac_out_i~24_combout\ & (\DAC1_inst|Add3~13\ & VCC)) # (!\DAC1_inst|dac_out_i~24_combout\ & (!\DAC1_inst|Add3~13\)))) # (!\DAC1_inst|dac_dV_i~24_combout\ & 
-- ((\DAC1_inst|dac_out_i~24_combout\ & (!\DAC1_inst|Add3~13\)) # (!\DAC1_inst|dac_out_i~24_combout\ & ((\DAC1_inst|Add3~13\) # (GND)))))
-- \DAC1_inst|Add3~15\ = CARRY((\DAC1_inst|dac_dV_i~24_combout\ & (!\DAC1_inst|dac_out_i~24_combout\ & !\DAC1_inst|Add3~13\)) # (!\DAC1_inst|dac_dV_i~24_combout\ & ((!\DAC1_inst|Add3~13\) # (!\DAC1_inst|dac_out_i~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~24_combout\,
	datab => \DAC1_inst|dac_out_i~24_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~13\,
	combout => \DAC1_inst|Add3~14_combout\,
	cout => \DAC1_inst|Add3~15\);

-- Location: FF_X28_Y17_N15
\DAC1_inst|dac_out_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~14_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(7));

-- Location: LCCOMB_X29_Y17_N26
\DAC1_inst|dac_out_i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~24_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(7),
	combout => \DAC1_inst|dac_out_i~24_combout\);

-- Location: LCCOMB_X28_Y17_N16
\DAC1_inst|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~16_combout\ = ((\DAC1_inst|dac_dV_i~23_combout\ $ (\DAC1_inst|dac_out_i~23_combout\ $ (!\DAC1_inst|Add3~15\)))) # (GND)
-- \DAC1_inst|Add3~17\ = CARRY((\DAC1_inst|dac_dV_i~23_combout\ & ((\DAC1_inst|dac_out_i~23_combout\) # (!\DAC1_inst|Add3~15\))) # (!\DAC1_inst|dac_dV_i~23_combout\ & (\DAC1_inst|dac_out_i~23_combout\ & !\DAC1_inst|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~23_combout\,
	datab => \DAC1_inst|dac_out_i~23_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~15\,
	combout => \DAC1_inst|Add3~16_combout\,
	cout => \DAC1_inst|Add3~17\);

-- Location: FF_X28_Y17_N17
\DAC1_inst|dac_out_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~16_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(8));

-- Location: LCCOMB_X29_Y17_N16
\DAC1_inst|dac_out_i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~23_combout\ = (\DAC1_inst|dac_out_i\(8) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_out_i\(8),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~23_combout\);

-- Location: LCCOMB_X28_Y17_N18
\DAC1_inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~18_combout\ = (\DAC1_inst|dac_dV_i~22_combout\ & ((\DAC1_inst|dac_out_i~22_combout\ & (\DAC1_inst|Add3~17\ & VCC)) # (!\DAC1_inst|dac_out_i~22_combout\ & (!\DAC1_inst|Add3~17\)))) # (!\DAC1_inst|dac_dV_i~22_combout\ & 
-- ((\DAC1_inst|dac_out_i~22_combout\ & (!\DAC1_inst|Add3~17\)) # (!\DAC1_inst|dac_out_i~22_combout\ & ((\DAC1_inst|Add3~17\) # (GND)))))
-- \DAC1_inst|Add3~19\ = CARRY((\DAC1_inst|dac_dV_i~22_combout\ & (!\DAC1_inst|dac_out_i~22_combout\ & !\DAC1_inst|Add3~17\)) # (!\DAC1_inst|dac_dV_i~22_combout\ & ((!\DAC1_inst|Add3~17\) # (!\DAC1_inst|dac_out_i~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~22_combout\,
	datab => \DAC1_inst|dac_out_i~22_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~17\,
	combout => \DAC1_inst|Add3~18_combout\,
	cout => \DAC1_inst|Add3~19\);

-- Location: FF_X28_Y17_N19
\DAC1_inst|dac_out_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~18_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(9));

-- Location: LCCOMB_X29_Y17_N22
\DAC1_inst|dac_out_i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~22_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(9),
	combout => \DAC1_inst|dac_out_i~22_combout\);

-- Location: LCCOMB_X28_Y17_N20
\DAC1_inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~20_combout\ = ((\DAC1_inst|dac_out_i~21_combout\ $ (\DAC1_inst|dac_dV_i~21_combout\ $ (!\DAC1_inst|Add3~19\)))) # (GND)
-- \DAC1_inst|Add3~21\ = CARRY((\DAC1_inst|dac_out_i~21_combout\ & ((\DAC1_inst|dac_dV_i~21_combout\) # (!\DAC1_inst|Add3~19\))) # (!\DAC1_inst|dac_out_i~21_combout\ & (\DAC1_inst|dac_dV_i~21_combout\ & !\DAC1_inst|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~21_combout\,
	datab => \DAC1_inst|dac_dV_i~21_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~19\,
	combout => \DAC1_inst|Add3~20_combout\,
	cout => \DAC1_inst|Add3~21\);

-- Location: FF_X28_Y17_N21
\DAC1_inst|dac_out_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~20_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(10));

-- Location: LCCOMB_X29_Y17_N4
\DAC1_inst|dac_out_i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~21_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(10),
	combout => \DAC1_inst|dac_out_i~21_combout\);

-- Location: LCCOMB_X28_Y17_N22
\DAC1_inst|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~22_combout\ = (\DAC1_inst|dac_dV_i~20_combout\ & ((\DAC1_inst|dac_out_i~20_combout\ & (\DAC1_inst|Add3~21\ & VCC)) # (!\DAC1_inst|dac_out_i~20_combout\ & (!\DAC1_inst|Add3~21\)))) # (!\DAC1_inst|dac_dV_i~20_combout\ & 
-- ((\DAC1_inst|dac_out_i~20_combout\ & (!\DAC1_inst|Add3~21\)) # (!\DAC1_inst|dac_out_i~20_combout\ & ((\DAC1_inst|Add3~21\) # (GND)))))
-- \DAC1_inst|Add3~23\ = CARRY((\DAC1_inst|dac_dV_i~20_combout\ & (!\DAC1_inst|dac_out_i~20_combout\ & !\DAC1_inst|Add3~21\)) # (!\DAC1_inst|dac_dV_i~20_combout\ & ((!\DAC1_inst|Add3~21\) # (!\DAC1_inst|dac_out_i~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~20_combout\,
	datab => \DAC1_inst|dac_out_i~20_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~21\,
	combout => \DAC1_inst|Add3~22_combout\,
	cout => \DAC1_inst|Add3~23\);

-- Location: FF_X28_Y17_N23
\DAC1_inst|dac_out_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~22_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(11));

-- Location: LCCOMB_X29_Y17_N10
\DAC1_inst|dac_out_i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~20_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(11),
	combout => \DAC1_inst|dac_out_i~20_combout\);

-- Location: LCCOMB_X28_Y17_N24
\DAC1_inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~24_combout\ = ((\DAC1_inst|dac_out_i~19_combout\ $ (\DAC1_inst|dac_dV_i~19_combout\ $ (!\DAC1_inst|Add3~23\)))) # (GND)
-- \DAC1_inst|Add3~25\ = CARRY((\DAC1_inst|dac_out_i~19_combout\ & ((\DAC1_inst|dac_dV_i~19_combout\) # (!\DAC1_inst|Add3~23\))) # (!\DAC1_inst|dac_out_i~19_combout\ & (\DAC1_inst|dac_dV_i~19_combout\ & !\DAC1_inst|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~19_combout\,
	datab => \DAC1_inst|dac_dV_i~19_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~23\,
	combout => \DAC1_inst|Add3~24_combout\,
	cout => \DAC1_inst|Add3~25\);

-- Location: FF_X28_Y17_N25
\DAC1_inst|dac_out_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~24_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(12));

-- Location: LCCOMB_X24_Y17_N10
\DAC1_inst|dac_out_i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~19_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_i\(12),
	combout => \DAC1_inst|dac_out_i~19_combout\);

-- Location: LCCOMB_X28_Y17_N26
\DAC1_inst|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~26_combout\ = (\DAC1_inst|dac_dV_i~18_combout\ & ((\DAC1_inst|dac_out_i~18_combout\ & (\DAC1_inst|Add3~25\ & VCC)) # (!\DAC1_inst|dac_out_i~18_combout\ & (!\DAC1_inst|Add3~25\)))) # (!\DAC1_inst|dac_dV_i~18_combout\ & 
-- ((\DAC1_inst|dac_out_i~18_combout\ & (!\DAC1_inst|Add3~25\)) # (!\DAC1_inst|dac_out_i~18_combout\ & ((\DAC1_inst|Add3~25\) # (GND)))))
-- \DAC1_inst|Add3~27\ = CARRY((\DAC1_inst|dac_dV_i~18_combout\ & (!\DAC1_inst|dac_out_i~18_combout\ & !\DAC1_inst|Add3~25\)) # (!\DAC1_inst|dac_dV_i~18_combout\ & ((!\DAC1_inst|Add3~25\) # (!\DAC1_inst|dac_out_i~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~18_combout\,
	datab => \DAC1_inst|dac_out_i~18_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~25\,
	combout => \DAC1_inst|Add3~26_combout\,
	cout => \DAC1_inst|Add3~27\);

-- Location: FF_X28_Y17_N27
\DAC1_inst|dac_out_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~26_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(13));

-- Location: LCCOMB_X29_Y17_N8
\DAC1_inst|dac_out_i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~18_combout\ = (\DAC1_inst|dac_out_i\(13) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_out_i\(13),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~18_combout\);

-- Location: LCCOMB_X28_Y17_N28
\DAC1_inst|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~28_combout\ = ((\DAC1_inst|dac_out_i~17_combout\ $ (\DAC1_inst|dac_dV_i~17_combout\ $ (!\DAC1_inst|Add3~27\)))) # (GND)
-- \DAC1_inst|Add3~29\ = CARRY((\DAC1_inst|dac_out_i~17_combout\ & ((\DAC1_inst|dac_dV_i~17_combout\) # (!\DAC1_inst|Add3~27\))) # (!\DAC1_inst|dac_out_i~17_combout\ & (\DAC1_inst|dac_dV_i~17_combout\ & !\DAC1_inst|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~17_combout\,
	datab => \DAC1_inst|dac_dV_i~17_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~27\,
	combout => \DAC1_inst|Add3~28_combout\,
	cout => \DAC1_inst|Add3~29\);

-- Location: FF_X28_Y17_N29
\DAC1_inst|dac_out_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~28_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(14));

-- Location: LCCOMB_X29_Y17_N30
\DAC1_inst|dac_out_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~17_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(14),
	combout => \DAC1_inst|dac_out_i~17_combout\);

-- Location: LCCOMB_X28_Y17_N30
\DAC1_inst|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~30_combout\ = (\DAC1_inst|dac_dV_i~16_combout\ & ((\DAC1_inst|dac_out_i~16_combout\ & (\DAC1_inst|Add3~29\ & VCC)) # (!\DAC1_inst|dac_out_i~16_combout\ & (!\DAC1_inst|Add3~29\)))) # (!\DAC1_inst|dac_dV_i~16_combout\ & 
-- ((\DAC1_inst|dac_out_i~16_combout\ & (!\DAC1_inst|Add3~29\)) # (!\DAC1_inst|dac_out_i~16_combout\ & ((\DAC1_inst|Add3~29\) # (GND)))))
-- \DAC1_inst|Add3~31\ = CARRY((\DAC1_inst|dac_dV_i~16_combout\ & (!\DAC1_inst|dac_out_i~16_combout\ & !\DAC1_inst|Add3~29\)) # (!\DAC1_inst|dac_dV_i~16_combout\ & ((!\DAC1_inst|Add3~29\) # (!\DAC1_inst|dac_out_i~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~16_combout\,
	datab => \DAC1_inst|dac_out_i~16_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~29\,
	combout => \DAC1_inst|Add3~30_combout\,
	cout => \DAC1_inst|Add3~31\);

-- Location: FF_X28_Y17_N31
\DAC1_inst|dac_out_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~30_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(15));

-- Location: LCCOMB_X24_Y17_N16
\DAC1_inst|dac_out_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~16_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(15),
	combout => \DAC1_inst|dac_out_i~16_combout\);

-- Location: LCCOMB_X28_Y16_N0
\DAC1_inst|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~32_combout\ = ((\DAC1_inst|dac_dV_i~15_combout\ $ (\DAC1_inst|dac_out_i~15_combout\ $ (!\DAC1_inst|Add3~31\)))) # (GND)
-- \DAC1_inst|Add3~33\ = CARRY((\DAC1_inst|dac_dV_i~15_combout\ & ((\DAC1_inst|dac_out_i~15_combout\) # (!\DAC1_inst|Add3~31\))) # (!\DAC1_inst|dac_dV_i~15_combout\ & (\DAC1_inst|dac_out_i~15_combout\ & !\DAC1_inst|Add3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~15_combout\,
	datab => \DAC1_inst|dac_out_i~15_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~31\,
	combout => \DAC1_inst|Add3~32_combout\,
	cout => \DAC1_inst|Add3~33\);

-- Location: FF_X28_Y16_N1
\DAC1_inst|dac_out_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~32_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(16));

-- Location: LCCOMB_X29_Y17_N28
\DAC1_inst|dac_out_i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~15_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(16))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(16),
	datad => \DAC1_inst|dac_out_i\(16),
	combout => \DAC1_inst|dac_out_i~15_combout\);

-- Location: LCCOMB_X28_Y16_N2
\DAC1_inst|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~34_combout\ = (\DAC1_inst|dac_out_i~14_combout\ & ((\DAC1_inst|dac_dV_i~14_combout\ & (\DAC1_inst|Add3~33\ & VCC)) # (!\DAC1_inst|dac_dV_i~14_combout\ & (!\DAC1_inst|Add3~33\)))) # (!\DAC1_inst|dac_out_i~14_combout\ & 
-- ((\DAC1_inst|dac_dV_i~14_combout\ & (!\DAC1_inst|Add3~33\)) # (!\DAC1_inst|dac_dV_i~14_combout\ & ((\DAC1_inst|Add3~33\) # (GND)))))
-- \DAC1_inst|Add3~35\ = CARRY((\DAC1_inst|dac_out_i~14_combout\ & (!\DAC1_inst|dac_dV_i~14_combout\ & !\DAC1_inst|Add3~33\)) # (!\DAC1_inst|dac_out_i~14_combout\ & ((!\DAC1_inst|Add3~33\) # (!\DAC1_inst|dac_dV_i~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~14_combout\,
	datab => \DAC1_inst|dac_dV_i~14_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~33\,
	combout => \DAC1_inst|Add3~34_combout\,
	cout => \DAC1_inst|Add3~35\);

-- Location: FF_X28_Y16_N3
\DAC1_inst|dac_out_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~34_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(17));

-- Location: LCCOMB_X27_Y16_N12
\DAC1_inst|dac_out_i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~14_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(17))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(17),
	datad => \DAC1_inst|dac_out_i\(17),
	combout => \DAC1_inst|dac_out_i~14_combout\);

-- Location: LCCOMB_X28_Y16_N4
\DAC1_inst|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~36_combout\ = ((\DAC1_inst|dac_dV_i~13_combout\ $ (\DAC1_inst|dac_out_i~13_combout\ $ (!\DAC1_inst|Add3~35\)))) # (GND)
-- \DAC1_inst|Add3~37\ = CARRY((\DAC1_inst|dac_dV_i~13_combout\ & ((\DAC1_inst|dac_out_i~13_combout\) # (!\DAC1_inst|Add3~35\))) # (!\DAC1_inst|dac_dV_i~13_combout\ & (\DAC1_inst|dac_out_i~13_combout\ & !\DAC1_inst|Add3~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~13_combout\,
	datab => \DAC1_inst|dac_out_i~13_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~35\,
	combout => \DAC1_inst|Add3~36_combout\,
	cout => \DAC1_inst|Add3~37\);

-- Location: FF_X28_Y16_N5
\DAC1_inst|dac_out_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~36_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(18));

-- Location: LCCOMB_X30_Y16_N8
\DAC1_inst|dac_out_i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~13_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(18))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(18),
	datad => \DAC1_inst|dac_out_i\(18),
	combout => \DAC1_inst|dac_out_i~13_combout\);

-- Location: LCCOMB_X28_Y16_N6
\DAC1_inst|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~38_combout\ = (\DAC1_inst|dac_dV_i~12_combout\ & ((\DAC1_inst|dac_out_i~12_combout\ & (\DAC1_inst|Add3~37\ & VCC)) # (!\DAC1_inst|dac_out_i~12_combout\ & (!\DAC1_inst|Add3~37\)))) # (!\DAC1_inst|dac_dV_i~12_combout\ & 
-- ((\DAC1_inst|dac_out_i~12_combout\ & (!\DAC1_inst|Add3~37\)) # (!\DAC1_inst|dac_out_i~12_combout\ & ((\DAC1_inst|Add3~37\) # (GND)))))
-- \DAC1_inst|Add3~39\ = CARRY((\DAC1_inst|dac_dV_i~12_combout\ & (!\DAC1_inst|dac_out_i~12_combout\ & !\DAC1_inst|Add3~37\)) # (!\DAC1_inst|dac_dV_i~12_combout\ & ((!\DAC1_inst|Add3~37\) # (!\DAC1_inst|dac_out_i~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~12_combout\,
	datab => \DAC1_inst|dac_out_i~12_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~37\,
	combout => \DAC1_inst|Add3~38_combout\,
	cout => \DAC1_inst|Add3~39\);

-- Location: FF_X28_Y16_N7
\DAC1_inst|dac_out_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~38_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(19));

-- Location: FF_X29_Y17_N19
\DAC1_inst|dac_out_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(19));

-- Location: LCCOMB_X29_Y17_N18
\DAC1_inst|dac_out_i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~12_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(19)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i\(19),
	datac => \DAC1_inst|dac_out_read\(19),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~12_combout\);

-- Location: LCCOMB_X28_Y16_N8
\DAC1_inst|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~40_combout\ = ((\DAC1_inst|dac_out_i~11_combout\ $ (\DAC1_inst|dac_dV_i~11_combout\ $ (!\DAC1_inst|Add3~39\)))) # (GND)
-- \DAC1_inst|Add3~41\ = CARRY((\DAC1_inst|dac_out_i~11_combout\ & ((\DAC1_inst|dac_dV_i~11_combout\) # (!\DAC1_inst|Add3~39\))) # (!\DAC1_inst|dac_out_i~11_combout\ & (\DAC1_inst|dac_dV_i~11_combout\ & !\DAC1_inst|Add3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~11_combout\,
	datab => \DAC1_inst|dac_dV_i~11_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~39\,
	combout => \DAC1_inst|Add3~40_combout\,
	cout => \DAC1_inst|Add3~41\);

-- Location: FF_X28_Y16_N9
\DAC1_inst|dac_out_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~40_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(20));

-- Location: FF_X27_Y17_N15
\DAC1_inst|dac_out_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(20));

-- Location: LCCOMB_X27_Y17_N14
\DAC1_inst|dac_out_i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~11_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(20)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(20),
	datac => \DAC1_inst|dac_out_read\(20),
	combout => \DAC1_inst|dac_out_i~11_combout\);

-- Location: LCCOMB_X28_Y16_N10
\DAC1_inst|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~42_combout\ = (\DAC1_inst|dac_out_i~10_combout\ & ((\DAC1_inst|dac_dV_i~10_combout\ & (\DAC1_inst|Add3~41\ & VCC)) # (!\DAC1_inst|dac_dV_i~10_combout\ & (!\DAC1_inst|Add3~41\)))) # (!\DAC1_inst|dac_out_i~10_combout\ & 
-- ((\DAC1_inst|dac_dV_i~10_combout\ & (!\DAC1_inst|Add3~41\)) # (!\DAC1_inst|dac_dV_i~10_combout\ & ((\DAC1_inst|Add3~41\) # (GND)))))
-- \DAC1_inst|Add3~43\ = CARRY((\DAC1_inst|dac_out_i~10_combout\ & (!\DAC1_inst|dac_dV_i~10_combout\ & !\DAC1_inst|Add3~41\)) # (!\DAC1_inst|dac_out_i~10_combout\ & ((!\DAC1_inst|Add3~41\) # (!\DAC1_inst|dac_dV_i~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~10_combout\,
	datab => \DAC1_inst|dac_dV_i~10_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~41\,
	combout => \DAC1_inst|Add3~42_combout\,
	cout => \DAC1_inst|Add3~43\);

-- Location: FF_X28_Y16_N11
\DAC1_inst|dac_out_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~42_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(21));

-- Location: FF_X27_Y16_N3
\DAC1_inst|dac_out_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(21));

-- Location: LCCOMB_X27_Y16_N2
\DAC1_inst|dac_out_i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~10_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(21)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(21),
	datac => \DAC1_inst|dac_out_read\(21),
	combout => \DAC1_inst|dac_out_i~10_combout\);

-- Location: LCCOMB_X28_Y16_N12
\DAC1_inst|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~44_combout\ = ((\DAC1_inst|dac_out_i~9_combout\ $ (\DAC1_inst|dac_dV_i~9_combout\ $ (!\DAC1_inst|Add3~43\)))) # (GND)
-- \DAC1_inst|Add3~45\ = CARRY((\DAC1_inst|dac_out_i~9_combout\ & ((\DAC1_inst|dac_dV_i~9_combout\) # (!\DAC1_inst|Add3~43\))) # (!\DAC1_inst|dac_out_i~9_combout\ & (\DAC1_inst|dac_dV_i~9_combout\ & !\DAC1_inst|Add3~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~9_combout\,
	datab => \DAC1_inst|dac_dV_i~9_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~43\,
	combout => \DAC1_inst|Add3~44_combout\,
	cout => \DAC1_inst|Add3~45\);

-- Location: FF_X28_Y16_N13
\DAC1_inst|dac_out_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~44_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(22));

-- Location: FF_X27_Y16_N17
\DAC1_inst|dac_out_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(22));

-- Location: LCCOMB_X27_Y16_N16
\DAC1_inst|dac_out_i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~9_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(22)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(22),
	datac => \DAC1_inst|dac_out_read\(22),
	combout => \DAC1_inst|dac_out_i~9_combout\);

-- Location: LCCOMB_X28_Y16_N14
\DAC1_inst|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~46_combout\ = (\DAC1_inst|dac_dV_i~8_combout\ & ((\DAC1_inst|dac_out_i~8_combout\ & (\DAC1_inst|Add3~45\ & VCC)) # (!\DAC1_inst|dac_out_i~8_combout\ & (!\DAC1_inst|Add3~45\)))) # (!\DAC1_inst|dac_dV_i~8_combout\ & 
-- ((\DAC1_inst|dac_out_i~8_combout\ & (!\DAC1_inst|Add3~45\)) # (!\DAC1_inst|dac_out_i~8_combout\ & ((\DAC1_inst|Add3~45\) # (GND)))))
-- \DAC1_inst|Add3~47\ = CARRY((\DAC1_inst|dac_dV_i~8_combout\ & (!\DAC1_inst|dac_out_i~8_combout\ & !\DAC1_inst|Add3~45\)) # (!\DAC1_inst|dac_dV_i~8_combout\ & ((!\DAC1_inst|Add3~45\) # (!\DAC1_inst|dac_out_i~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~8_combout\,
	datab => \DAC1_inst|dac_out_i~8_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~45\,
	combout => \DAC1_inst|Add3~46_combout\,
	cout => \DAC1_inst|Add3~47\);

-- Location: FF_X28_Y16_N15
\DAC1_inst|dac_out_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~46_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(23));

-- Location: FF_X27_Y16_N7
\DAC1_inst|dac_out_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(23));

-- Location: LCCOMB_X27_Y16_N6
\DAC1_inst|dac_out_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~8_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(23)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(23),
	datac => \DAC1_inst|dac_out_read\(23),
	combout => \DAC1_inst|dac_out_i~8_combout\);

-- Location: LCCOMB_X28_Y16_N16
\DAC1_inst|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~48_combout\ = ((\DAC1_inst|dac_dV_i~7_combout\ $ (\DAC1_inst|dac_out_i~7_combout\ $ (!\DAC1_inst|Add3~47\)))) # (GND)
-- \DAC1_inst|Add3~49\ = CARRY((\DAC1_inst|dac_dV_i~7_combout\ & ((\DAC1_inst|dac_out_i~7_combout\) # (!\DAC1_inst|Add3~47\))) # (!\DAC1_inst|dac_dV_i~7_combout\ & (\DAC1_inst|dac_out_i~7_combout\ & !\DAC1_inst|Add3~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~7_combout\,
	datab => \DAC1_inst|dac_out_i~7_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~47\,
	combout => \DAC1_inst|Add3~48_combout\,
	cout => \DAC1_inst|Add3~49\);

-- Location: FF_X28_Y16_N17
\DAC1_inst|dac_out_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~48_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(24));

-- Location: LCCOMB_X27_Y16_N28
\DAC1_inst|dac_out_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~7_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(24))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(24),
	datad => \DAC1_inst|dac_out_i\(24),
	combout => \DAC1_inst|dac_out_i~7_combout\);

-- Location: LCCOMB_X28_Y16_N18
\DAC1_inst|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~50_combout\ = (\DAC1_inst|dac_dV_i~6_combout\ & ((\DAC1_inst|dac_out_i~6_combout\ & (\DAC1_inst|Add3~49\ & VCC)) # (!\DAC1_inst|dac_out_i~6_combout\ & (!\DAC1_inst|Add3~49\)))) # (!\DAC1_inst|dac_dV_i~6_combout\ & 
-- ((\DAC1_inst|dac_out_i~6_combout\ & (!\DAC1_inst|Add3~49\)) # (!\DAC1_inst|dac_out_i~6_combout\ & ((\DAC1_inst|Add3~49\) # (GND)))))
-- \DAC1_inst|Add3~51\ = CARRY((\DAC1_inst|dac_dV_i~6_combout\ & (!\DAC1_inst|dac_out_i~6_combout\ & !\DAC1_inst|Add3~49\)) # (!\DAC1_inst|dac_dV_i~6_combout\ & ((!\DAC1_inst|Add3~49\) # (!\DAC1_inst|dac_out_i~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~6_combout\,
	datab => \DAC1_inst|dac_out_i~6_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~49\,
	combout => \DAC1_inst|Add3~50_combout\,
	cout => \DAC1_inst|Add3~51\);

-- Location: FF_X28_Y16_N19
\DAC1_inst|dac_out_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~50_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(25));

-- Location: LCCOMB_X27_Y16_N18
\DAC1_inst|dac_out_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~6_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(25))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(25),
	datad => \DAC1_inst|dac_out_i\(25),
	combout => \DAC1_inst|dac_out_i~6_combout\);

-- Location: LCCOMB_X28_Y16_N20
\DAC1_inst|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~52_combout\ = ((\DAC1_inst|dac_out_i~5_combout\ $ (\DAC1_inst|dac_dV_i~5_combout\ $ (!\DAC1_inst|Add3~51\)))) # (GND)
-- \DAC1_inst|Add3~53\ = CARRY((\DAC1_inst|dac_out_i~5_combout\ & ((\DAC1_inst|dac_dV_i~5_combout\) # (!\DAC1_inst|Add3~51\))) # (!\DAC1_inst|dac_out_i~5_combout\ & (\DAC1_inst|dac_dV_i~5_combout\ & !\DAC1_inst|Add3~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~5_combout\,
	datab => \DAC1_inst|dac_dV_i~5_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~51\,
	combout => \DAC1_inst|Add3~52_combout\,
	cout => \DAC1_inst|Add3~53\);

-- Location: FF_X28_Y16_N21
\DAC1_inst|dac_out_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~52_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(26));

-- Location: FF_X27_Y17_N5
\DAC1_inst|dac_out_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(26));

-- Location: LCCOMB_X27_Y17_N4
\DAC1_inst|dac_out_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~5_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(26)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(26),
	datac => \DAC1_inst|dac_out_read\(26),
	combout => \DAC1_inst|dac_out_i~5_combout\);

-- Location: LCCOMB_X28_Y16_N22
\DAC1_inst|Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~54_combout\ = (\DAC1_inst|dac_dV_i~4_combout\ & ((\DAC1_inst|dac_out_i~4_combout\ & (\DAC1_inst|Add3~53\ & VCC)) # (!\DAC1_inst|dac_out_i~4_combout\ & (!\DAC1_inst|Add3~53\)))) # (!\DAC1_inst|dac_dV_i~4_combout\ & 
-- ((\DAC1_inst|dac_out_i~4_combout\ & (!\DAC1_inst|Add3~53\)) # (!\DAC1_inst|dac_out_i~4_combout\ & ((\DAC1_inst|Add3~53\) # (GND)))))
-- \DAC1_inst|Add3~55\ = CARRY((\DAC1_inst|dac_dV_i~4_combout\ & (!\DAC1_inst|dac_out_i~4_combout\ & !\DAC1_inst|Add3~53\)) # (!\DAC1_inst|dac_dV_i~4_combout\ & ((!\DAC1_inst|Add3~53\) # (!\DAC1_inst|dac_out_i~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~4_combout\,
	datab => \DAC1_inst|dac_out_i~4_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~53\,
	combout => \DAC1_inst|Add3~54_combout\,
	cout => \DAC1_inst|Add3~55\);

-- Location: FF_X28_Y16_N23
\DAC1_inst|dac_out_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~54_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(27));

-- Location: FF_X27_Y17_N27
\DAC1_inst|dac_out_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(27));

-- Location: LCCOMB_X27_Y17_N26
\DAC1_inst|dac_out_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~4_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(27)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(27),
	datac => \DAC1_inst|dac_out_read\(27),
	combout => \DAC1_inst|dac_out_i~4_combout\);

-- Location: LCCOMB_X28_Y16_N24
\DAC1_inst|Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~56_combout\ = ((\DAC1_inst|dac_dV_i~3_combout\ $ (\DAC1_inst|dac_out_i~3_combout\ $ (!\DAC1_inst|Add3~55\)))) # (GND)
-- \DAC1_inst|Add3~57\ = CARRY((\DAC1_inst|dac_dV_i~3_combout\ & ((\DAC1_inst|dac_out_i~3_combout\) # (!\DAC1_inst|Add3~55\))) # (!\DAC1_inst|dac_dV_i~3_combout\ & (\DAC1_inst|dac_out_i~3_combout\ & !\DAC1_inst|Add3~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~3_combout\,
	datab => \DAC1_inst|dac_out_i~3_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~55\,
	combout => \DAC1_inst|Add3~56_combout\,
	cout => \DAC1_inst|Add3~57\);

-- Location: FF_X28_Y16_N25
\DAC1_inst|dac_out_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~56_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(28));

-- Location: LCCOMB_X24_Y16_N16
\DAC1_inst|dac_out_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~3_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(28))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(28),
	datad => \DAC1_inst|dac_out_i\(28),
	combout => \DAC1_inst|dac_out_i~3_combout\);

-- Location: LCCOMB_X28_Y16_N26
\DAC1_inst|Add3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~58_combout\ = (\DAC1_inst|dac_out_i~2_combout\ & ((\DAC1_inst|dac_dV_i~2_combout\ & (\DAC1_inst|Add3~57\ & VCC)) # (!\DAC1_inst|dac_dV_i~2_combout\ & (!\DAC1_inst|Add3~57\)))) # (!\DAC1_inst|dac_out_i~2_combout\ & 
-- ((\DAC1_inst|dac_dV_i~2_combout\ & (!\DAC1_inst|Add3~57\)) # (!\DAC1_inst|dac_dV_i~2_combout\ & ((\DAC1_inst|Add3~57\) # (GND)))))
-- \DAC1_inst|Add3~59\ = CARRY((\DAC1_inst|dac_out_i~2_combout\ & (!\DAC1_inst|dac_dV_i~2_combout\ & !\DAC1_inst|Add3~57\)) # (!\DAC1_inst|dac_out_i~2_combout\ & ((!\DAC1_inst|Add3~57\) # (!\DAC1_inst|dac_dV_i~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~2_combout\,
	datab => \DAC1_inst|dac_dV_i~2_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~57\,
	combout => \DAC1_inst|Add3~58_combout\,
	cout => \DAC1_inst|Add3~59\);

-- Location: FF_X28_Y16_N27
\DAC1_inst|dac_out_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~58_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(29));

-- Location: LCCOMB_X27_Y16_N8
\DAC1_inst|dac_out_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~2_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(29))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(29),
	datad => \DAC1_inst|dac_out_i\(29),
	combout => \DAC1_inst|dac_out_i~2_combout\);

-- Location: LCCOMB_X28_Y16_N28
\DAC1_inst|Add3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~60_combout\ = ((\DAC1_inst|dac_out_i~1_combout\ $ (\DAC1_inst|dac_dV_i~1_combout\ $ (!\DAC1_inst|Add3~59\)))) # (GND)
-- \DAC1_inst|Add3~61\ = CARRY((\DAC1_inst|dac_out_i~1_combout\ & ((\DAC1_inst|dac_dV_i~1_combout\) # (!\DAC1_inst|Add3~59\))) # (!\DAC1_inst|dac_out_i~1_combout\ & (\DAC1_inst|dac_dV_i~1_combout\ & !\DAC1_inst|Add3~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~1_combout\,
	datab => \DAC1_inst|dac_dV_i~1_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~59\,
	combout => \DAC1_inst|Add3~60_combout\,
	cout => \DAC1_inst|Add3~61\);

-- Location: FF_X28_Y16_N29
\DAC1_inst|dac_out_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Add3~60_combout\,
	ena => \DAC1_inst|time_dac_read[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(30));

-- Location: FF_X27_Y17_N1
\DAC1_inst|dac_out_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(30));

-- Location: LCCOMB_X27_Y17_N0
\DAC1_inst|dac_out_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~1_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(30)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(30),
	datac => \DAC1_inst|dac_out_read\(30),
	combout => \DAC1_inst|dac_out_i~1_combout\);

-- Location: LCCOMB_X28_Y16_N30
\DAC1_inst|Add3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~62_combout\ = \DAC1_inst|dac_out_i~0_combout\ $ (\DAC1_inst|dac_dV_i~0_combout\ $ (\DAC1_inst|Add3~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~0_combout\,
	datab => \DAC1_inst|dac_dV_i~0_combout\,
	cin => \DAC1_inst|Add3~61\,
	combout => \DAC1_inst|Add3~62_combout\);

-- Location: LCCOMB_X29_Y16_N10
\DAC1_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector14~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Add3~62_combout\) # ((\DAC1_inst|dac_out\(11) & \DAC1_inst|dac_state.IDLE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (((\DAC1_inst|dac_out\(11) & 
-- \DAC1_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Add3~62_combout\,
	datac => \DAC1_inst|dac_out\(11),
	datad => \DAC1_inst|dac_state.IDLE~q\,
	combout => \DAC1_inst|Selector14~0_combout\);

-- Location: FF_X29_Y16_N11
\DAC1_inst|dac_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector14~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(11));

-- Location: LCCOMB_X29_Y16_N20
\DAC1_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector15~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Add3~60_combout\) # ((\DAC1_inst|dac_out\(10) & \DAC1_inst|dac_state.IDLE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (((\DAC1_inst|dac_out\(10) & 
-- \DAC1_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Add3~60_combout\,
	datac => \DAC1_inst|dac_out\(10),
	datad => \DAC1_inst|dac_state.IDLE~q\,
	combout => \DAC1_inst|Selector15~0_combout\);

-- Location: FF_X29_Y16_N21
\DAC1_inst|dac_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector15~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(10));

-- Location: LCCOMB_X29_Y16_N22
\DAC1_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector16~0_combout\ = (\DAC1_inst|Add3~58_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((\DAC1_inst|dac_state.IDLE~q\ & \DAC1_inst|dac_out\(9))))) # (!\DAC1_inst|Add3~58_combout\ & (\DAC1_inst|dac_state.IDLE~q\ & (\DAC1_inst|dac_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~58_combout\,
	datab => \DAC1_inst|dac_state.IDLE~q\,
	datac => \DAC1_inst|dac_out\(9),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector16~0_combout\);

-- Location: FF_X29_Y16_N23
\DAC1_inst|dac_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector16~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(9));

-- Location: LCCOMB_X29_Y16_N16
\DAC1_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector17~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Add3~56_combout\) # ((\DAC1_inst|dac_out\(8) & \DAC1_inst|dac_state.IDLE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (((\DAC1_inst|dac_out\(8) & 
-- \DAC1_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Add3~56_combout\,
	datac => \DAC1_inst|dac_out\(8),
	datad => \DAC1_inst|dac_state.IDLE~q\,
	combout => \DAC1_inst|Selector17~0_combout\);

-- Location: FF_X29_Y16_N17
\DAC1_inst|dac_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector17~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(8));

-- Location: LCCOMB_X29_Y16_N26
\DAC1_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector18~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Add3~54_combout\) # ((\DAC1_inst|dac_out\(7) & \DAC1_inst|dac_state.IDLE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (((\DAC1_inst|dac_out\(7) & 
-- \DAC1_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Add3~54_combout\,
	datac => \DAC1_inst|dac_out\(7),
	datad => \DAC1_inst|dac_state.IDLE~q\,
	combout => \DAC1_inst|Selector18~0_combout\);

-- Location: FF_X29_Y16_N27
\DAC1_inst|dac_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector18~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(7));

-- Location: LCCOMB_X29_Y16_N28
\DAC1_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector19~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Add3~52_combout\) # ((\DAC1_inst|dac_out\(6) & \DAC1_inst|dac_state.IDLE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (((\DAC1_inst|dac_out\(6) & 
-- \DAC1_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Add3~52_combout\,
	datac => \DAC1_inst|dac_out\(6),
	datad => \DAC1_inst|dac_state.IDLE~q\,
	combout => \DAC1_inst|Selector19~0_combout\);

-- Location: FF_X29_Y16_N29
\DAC1_inst|dac_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector19~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(6));

-- Location: LCCOMB_X29_Y16_N30
\DAC1_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector20~0_combout\ = (\DAC1_inst|dac_state.RUNNING~q\ & ((\DAC1_inst|Add3~50_combout\) # ((\DAC1_inst|dac_out\(5) & \DAC1_inst|dac_state.IDLE~q\)))) # (!\DAC1_inst|dac_state.RUNNING~q\ & (((\DAC1_inst|dac_out\(5) & 
-- \DAC1_inst|dac_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state.RUNNING~q\,
	datab => \DAC1_inst|Add3~50_combout\,
	datac => \DAC1_inst|dac_out\(5),
	datad => \DAC1_inst|dac_state.IDLE~q\,
	combout => \DAC1_inst|Selector20~0_combout\);

-- Location: FF_X29_Y16_N31
\DAC1_inst|dac_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector20~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(5));

-- Location: LCCOMB_X29_Y16_N24
\DAC1_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector21~0_combout\ = (\DAC1_inst|Add3~48_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((\DAC1_inst|dac_state.IDLE~q\ & \DAC1_inst|dac_out\(4))))) # (!\DAC1_inst|Add3~48_combout\ & (\DAC1_inst|dac_state.IDLE~q\ & (\DAC1_inst|dac_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~48_combout\,
	datab => \DAC1_inst|dac_state.IDLE~q\,
	datac => \DAC1_inst|dac_out\(4),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector21~0_combout\);

-- Location: FF_X29_Y16_N25
\DAC1_inst|dac_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector21~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(4));

-- Location: LCCOMB_X29_Y16_N2
\DAC1_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector22~0_combout\ = (\DAC1_inst|Add3~46_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((\DAC1_inst|dac_state.IDLE~q\ & \DAC1_inst|dac_out\(3))))) # (!\DAC1_inst|Add3~46_combout\ & (\DAC1_inst|dac_state.IDLE~q\ & (\DAC1_inst|dac_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~46_combout\,
	datab => \DAC1_inst|dac_state.IDLE~q\,
	datac => \DAC1_inst|dac_out\(3),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector22~0_combout\);

-- Location: FF_X29_Y16_N3
\DAC1_inst|dac_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector22~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(3));

-- Location: LCCOMB_X29_Y16_N4
\DAC1_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector23~0_combout\ = (\DAC1_inst|Add3~44_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((\DAC1_inst|dac_state.IDLE~q\ & \DAC1_inst|dac_out\(2))))) # (!\DAC1_inst|Add3~44_combout\ & (\DAC1_inst|dac_state.IDLE~q\ & (\DAC1_inst|dac_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~44_combout\,
	datab => \DAC1_inst|dac_state.IDLE~q\,
	datac => \DAC1_inst|dac_out\(2),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector23~0_combout\);

-- Location: FF_X29_Y16_N5
\DAC1_inst|dac_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector23~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(2));

-- Location: LCCOMB_X29_Y16_N6
\DAC1_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector24~0_combout\ = (\DAC1_inst|Add3~42_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((\DAC1_inst|dac_state.IDLE~q\ & \DAC1_inst|dac_out\(1))))) # (!\DAC1_inst|Add3~42_combout\ & (\DAC1_inst|dac_state.IDLE~q\ & (\DAC1_inst|dac_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~42_combout\,
	datab => \DAC1_inst|dac_state.IDLE~q\,
	datac => \DAC1_inst|dac_out\(1),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector24~0_combout\);

-- Location: FF_X29_Y16_N7
\DAC1_inst|dac_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector24~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(1));

-- Location: LCCOMB_X29_Y16_N8
\DAC1_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Selector25~0_combout\ = (\DAC1_inst|Add3~40_combout\ & ((\DAC1_inst|dac_state.RUNNING~q\) # ((\DAC1_inst|dac_state.IDLE~q\ & \DAC1_inst|dac_out\(0))))) # (!\DAC1_inst|Add3~40_combout\ & (\DAC1_inst|dac_state.IDLE~q\ & (\DAC1_inst|dac_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~40_combout\,
	datab => \DAC1_inst|dac_state.IDLE~q\,
	datac => \DAC1_inst|dac_out\(0),
	datad => \DAC1_inst|dac_state.RUNNING~q\,
	combout => \DAC1_inst|Selector25~0_combout\);

-- Location: FF_X29_Y16_N9
\DAC1_inst|dac_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \DAC1_inst|Selector25~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out\(0));

-- Location: FF_X29_Y26_N11
\logic_controller|logic_step[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step~2_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step\(3));

-- Location: LCCOMB_X30_Y26_N16
\logic_controller|logic_step_read[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step_read[3]~feeder_combout\ = \logic_sequence|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(3),
	combout => \logic_controller|logic_step_read[3]~feeder_combout\);

-- Location: FF_X30_Y26_N17
\logic_controller|logic_step_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step_read[3]~feeder_combout\,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step_read\(3));

-- Location: LCCOMB_X29_Y26_N10
\logic_controller|logic_step~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step~2_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|logic_step_read\(3)))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|logic_step\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|logic_step\(3),
	datad => \logic_controller|logic_step_read\(3),
	combout => \logic_controller|logic_step~2_combout\);

-- Location: LCCOMB_X29_Y26_N20
\logic_controller|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector36~0_combout\ = (\logic_controller|logic_step~2_combout\ & ((\logic_controller|run_state.RUNNING~q\) # ((\logic_controller|Logic\(3) & \logic_controller|run_state.IDLE~q\)))) # (!\logic_controller|logic_step~2_combout\ & 
-- (((\logic_controller|Logic\(3) & \logic_controller|run_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|logic_step~2_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|Logic\(3),
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector36~0_combout\);

-- Location: FF_X29_Y26_N21
\logic_controller|Logic[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector36~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|Logic\(3));

-- Location: FF_X29_Y26_N29
\logic_controller|logic_step[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step~3_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step\(2));

-- Location: LCCOMB_X30_Y26_N18
\logic_controller|logic_step_read[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step_read[2]~feeder_combout\ = \logic_sequence|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(2),
	combout => \logic_controller|logic_step_read[2]~feeder_combout\);

-- Location: FF_X30_Y26_N19
\logic_controller|logic_step_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step_read[2]~feeder_combout\,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step_read\(2));

-- Location: LCCOMB_X29_Y26_N28
\logic_controller|logic_step~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step~3_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|logic_step_read\(2)))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|logic_step\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|logic_step\(2),
	datad => \logic_controller|logic_step_read\(2),
	combout => \logic_controller|logic_step~3_combout\);

-- Location: LCCOMB_X29_Y26_N30
\logic_controller|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector37~0_combout\ = (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|logic_step~3_combout\) # ((\logic_controller|Logic\(2) & \logic_controller|run_state.IDLE~q\)))) # (!\logic_controller|run_state.RUNNING~q\ & 
-- (((\logic_controller|Logic\(2) & \logic_controller|run_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RUNNING~q\,
	datab => \logic_controller|logic_step~3_combout\,
	datac => \logic_controller|Logic\(2),
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector37~0_combout\);

-- Location: FF_X29_Y26_N31
\logic_controller|Logic[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector37~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|Logic\(2));

-- Location: LCCOMB_X30_Y26_N4
\logic_controller|logic_step_read[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step_read[1]~feeder_combout\ = \logic_sequence|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \logic_sequence|altsyncram_component|auto_generated|q_b\(1),
	combout => \logic_controller|logic_step_read[1]~feeder_combout\);

-- Location: FF_X30_Y26_N5
\logic_controller|logic_step_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step_read[1]~feeder_combout\,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step_read\(1));

-- Location: FF_X29_Y26_N23
\logic_controller|logic_step[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step~4_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step\(1));

-- Location: LCCOMB_X29_Y26_N22
\logic_controller|logic_step~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step~4_combout\ = (\logic_controller|read_mode.DONE~q\ & (\logic_controller|logic_step_read\(1))) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|logic_step\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|logic_step_read\(1),
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|logic_step\(1),
	combout => \logic_controller|logic_step~4_combout\);

-- Location: LCCOMB_X29_Y26_N24
\logic_controller|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector38~0_combout\ = (\logic_controller|logic_step~4_combout\ & ((\logic_controller|run_state.RUNNING~q\) # ((\logic_controller|Logic\(1) & \logic_controller|run_state.IDLE~q\)))) # (!\logic_controller|logic_step~4_combout\ & 
-- (((\logic_controller|Logic\(1) & \logic_controller|run_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|logic_step~4_combout\,
	datab => \logic_controller|run_state.RUNNING~q\,
	datac => \logic_controller|Logic\(1),
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector38~0_combout\);

-- Location: FF_X29_Y26_N25
\logic_controller|Logic[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector38~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|Logic\(1));

-- Location: FF_X29_Y26_N1
\logic_controller|logic_step[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|logic_step~5_combout\,
	ena => \logic_controller|ADC_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step\(0));

-- Location: FF_X30_Y26_N23
\logic_controller|logic_step_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step_read\(0));

-- Location: LCCOMB_X29_Y26_N0
\logic_controller|logic_step~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|logic_step~5_combout\ = (\logic_controller|read_mode.DONE~q\ & ((\logic_controller|logic_step_read\(0)))) # (!\logic_controller|read_mode.DONE~q\ & (\logic_controller|logic_step\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \logic_controller|read_mode.DONE~q\,
	datac => \logic_controller|logic_step\(0),
	datad => \logic_controller|logic_step_read\(0),
	combout => \logic_controller|logic_step~5_combout\);

-- Location: LCCOMB_X29_Y26_N2
\logic_controller|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|Selector39~0_combout\ = (\logic_controller|run_state.RUNNING~q\ & ((\logic_controller|logic_step~5_combout\) # ((\logic_controller|Logic\(0) & \logic_controller|run_state.IDLE~q\)))) # (!\logic_controller|run_state.RUNNING~q\ & 
-- (((\logic_controller|Logic\(0) & \logic_controller|run_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|run_state.RUNNING~q\,
	datab => \logic_controller|logic_step~5_combout\,
	datac => \logic_controller|Logic\(0),
	datad => \logic_controller|run_state.IDLE~q\,
	combout => \logic_controller|Selector39~0_combout\);

-- Location: FF_X29_Y26_N3
\logic_controller|Logic[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|Selector39~0_combout\,
	ena => \button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|Logic\(0));

-- Location: IOIBUF_X25_Y34_N1
\ADC_DOUT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADC_DOUT,
	o => \ADC_DOUT~input_o\);

-- Location: FF_X36_Y31_N13
\ADC_CTRL_inst|n_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|count\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|n_count\(1));

-- Location: FF_X36_Y31_N3
\ADC_CTRL_inst|n_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|count\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|n_count\(2));

-- Location: FF_X36_Y31_N23
\ADC_CTRL_inst|n_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|count\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|n_count\(3));

-- Location: FF_X36_Y31_N25
\ADC_CTRL_inst|n_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|count\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|n_count\(0));

-- Location: LCCOMB_X36_Y31_N30
\ADC_CTRL_inst|Equal16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~11_combout\ = (!\ADC_CTRL_inst|n_count\(1) & (\ADC_CTRL_inst|n_count\(2) & (!\ADC_CTRL_inst|n_count\(3) & \ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~11_combout\);

-- Location: LCCOMB_X37_Y31_N20
\ADC_CTRL_inst|adc_data[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[10]~10_combout\ = (\ADC_CTRL_inst|Equal16~11_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~11_combout\ & ((\ADC_CTRL_inst|adc_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(10),
	datad => \ADC_CTRL_inst|Equal16~11_combout\,
	combout => \ADC_CTRL_inst|adc_data[10]~10_combout\);

-- Location: FF_X37_Y31_N21
\ADC_CTRL_inst|adc_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[10]~10_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(10));

-- Location: LCCOMB_X38_Y31_N28
\ADC_CTRL_inst|prv_adc_data[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[10]~11_combout\ = !\ADC_CTRL_inst|adc_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(10),
	combout => \ADC_CTRL_inst|prv_adc_data[10]~11_combout\);

-- Location: LCCOMB_X36_Y31_N24
\ADC_CTRL_inst|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~0_combout\ = (!\ADC_CTRL_inst|n_count\(3) & (!\ADC_CTRL_inst|n_count\(2) & (!\ADC_CTRL_inst|n_count\(0) & !\ADC_CTRL_inst|n_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(3),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(0),
	datad => \ADC_CTRL_inst|n_count\(1),
	combout => \ADC_CTRL_inst|Equal16~0_combout\);

-- Location: LCCOMB_X38_Y31_N10
\ADC_CTRL_inst|prv_adc_data[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[11]~0_combout\ = (\ADC_CTRL_inst|Equal16~0_combout\ & \ADC_CTRL_inst|go_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|Equal16~0_combout\,
	datac => \ADC_CTRL_inst|go_en~q\,
	combout => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\);

-- Location: FF_X38_Y31_N29
\ADC_CTRL_inst|prv_adc_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[10]~11_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(10));

-- Location: LCCOMB_X36_Y31_N22
\ADC_CTRL_inst|Equal16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~12_combout\ = (!\ADC_CTRL_inst|n_count\(1) & (\ADC_CTRL_inst|n_count\(2) & (!\ADC_CTRL_inst|n_count\(3) & !\ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~12_combout\);

-- Location: LCCOMB_X37_Y31_N22
\ADC_CTRL_inst|adc_data[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[11]~11_combout\ = (\ADC_CTRL_inst|Equal16~12_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~12_combout\ & ((\ADC_CTRL_inst|adc_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(11),
	datad => \ADC_CTRL_inst|Equal16~12_combout\,
	combout => \ADC_CTRL_inst|adc_data[11]~11_combout\);

-- Location: FF_X37_Y31_N23
\ADC_CTRL_inst|adc_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[11]~11_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(11));

-- Location: LCCOMB_X38_Y31_N14
\ADC_CTRL_inst|prv_adc_data[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[11]~12_combout\ = !\ADC_CTRL_inst|adc_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(11),
	combout => \ADC_CTRL_inst|prv_adc_data[11]~12_combout\);

-- Location: FF_X38_Y31_N15
\ADC_CTRL_inst|prv_adc_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[11]~12_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(11));

-- Location: LCCOMB_X36_Y31_N2
\ADC_CTRL_inst|Equal16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~8_combout\ = (\ADC_CTRL_inst|n_count\(3) & (!\ADC_CTRL_inst|n_count\(0) & (!\ADC_CTRL_inst|n_count\(2) & !\ADC_CTRL_inst|n_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(3),
	datab => \ADC_CTRL_inst|n_count\(0),
	datac => \ADC_CTRL_inst|n_count\(2),
	datad => \ADC_CTRL_inst|n_count\(1),
	combout => \ADC_CTRL_inst|Equal16~8_combout\);

-- Location: LCCOMB_X37_Y31_N30
\ADC_CTRL_inst|adc_data[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[7]~7_combout\ = (\ADC_CTRL_inst|Equal16~8_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~8_combout\ & ((\ADC_CTRL_inst|adc_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(7),
	datad => \ADC_CTRL_inst|Equal16~8_combout\,
	combout => \ADC_CTRL_inst|adc_data[7]~7_combout\);

-- Location: FF_X37_Y31_N31
\ADC_CTRL_inst|adc_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[7]~7_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(7));

-- Location: LCCOMB_X38_Y31_N22
\ADC_CTRL_inst|prv_adc_data[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[7]~8_combout\ = !\ADC_CTRL_inst|adc_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(7),
	combout => \ADC_CTRL_inst|prv_adc_data[7]~8_combout\);

-- Location: FF_X38_Y31_N23
\ADC_CTRL_inst|prv_adc_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[7]~8_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(7));

-- Location: LCCOMB_X36_Y31_N12
\ADC_CTRL_inst|Equal16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~9_combout\ = (!\ADC_CTRL_inst|n_count\(3) & (\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(1) & \ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(3),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(1),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~9_combout\);

-- Location: LCCOMB_X37_Y31_N16
\ADC_CTRL_inst|adc_data[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[8]~8_combout\ = (\ADC_CTRL_inst|Equal16~9_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~9_combout\ & ((\ADC_CTRL_inst|adc_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(8),
	datad => \ADC_CTRL_inst|Equal16~9_combout\,
	combout => \ADC_CTRL_inst|adc_data[8]~8_combout\);

-- Location: FF_X37_Y31_N17
\ADC_CTRL_inst|adc_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[8]~8_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(8));

-- Location: LCCOMB_X38_Y31_N0
\ADC_CTRL_inst|prv_adc_data[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[8]~9_combout\ = !\ADC_CTRL_inst|adc_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_CTRL_inst|adc_data\(8),
	combout => \ADC_CTRL_inst|prv_adc_data[8]~9_combout\);

-- Location: FF_X38_Y31_N1
\ADC_CTRL_inst|prv_adc_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[8]~9_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(8));

-- Location: LCCOMB_X36_Y31_N20
\ADC_CTRL_inst|Equal16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~10_combout\ = (\ADC_CTRL_inst|n_count\(1) & (\ADC_CTRL_inst|n_count\(2) & (!\ADC_CTRL_inst|n_count\(3) & !\ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~10_combout\);

-- Location: LCCOMB_X37_Y31_N26
\ADC_CTRL_inst|adc_data[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[9]~9_combout\ = (\ADC_CTRL_inst|Equal16~10_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~10_combout\ & ((\ADC_CTRL_inst|adc_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(9),
	datad => \ADC_CTRL_inst|Equal16~10_combout\,
	combout => \ADC_CTRL_inst|adc_data[9]~9_combout\);

-- Location: FF_X37_Y31_N27
\ADC_CTRL_inst|adc_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[9]~9_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(9));

-- Location: LCCOMB_X37_Y32_N8
\ADC_CTRL_inst|prv_adc_data[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[9]~10_combout\ = !\ADC_CTRL_inst|adc_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(9),
	combout => \ADC_CTRL_inst|prv_adc_data[9]~10_combout\);

-- Location: FF_X38_Y31_N3
\ADC_CTRL_inst|prv_adc_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|prv_adc_data[9]~10_combout\,
	sload => VCC,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(9));

-- Location: LCCOMB_X36_Y31_N8
\ADC_CTRL_inst|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~2_combout\ = (\ADC_CTRL_inst|n_count\(1) & (\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(3) & !\ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~2_combout\);

-- Location: LCCOMB_X37_Y31_N2
\ADC_CTRL_inst|adc_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[1]~1_combout\ = (\ADC_CTRL_inst|Equal16~2_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~2_combout\ & ((\ADC_CTRL_inst|adc_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(1),
	datad => \ADC_CTRL_inst|Equal16~2_combout\,
	combout => \ADC_CTRL_inst|adc_data[1]~1_combout\);

-- Location: FF_X37_Y31_N3
\ADC_CTRL_inst|adc_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[1]~1_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(1));

-- Location: LCCOMB_X38_Y31_N26
\ADC_CTRL_inst|prv_adc_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[1]~2_combout\ = !\ADC_CTRL_inst|adc_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(1),
	combout => \ADC_CTRL_inst|prv_adc_data[1]~2_combout\);

-- Location: FF_X38_Y31_N27
\ADC_CTRL_inst|prv_adc_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[1]~2_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(1));

-- Location: LCCOMB_X36_Y31_N28
\ADC_CTRL_inst|Equal16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~3_combout\ = (!\ADC_CTRL_inst|n_count\(1) & (\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(3) & \ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~3_combout\);

-- Location: LCCOMB_X37_Y31_N12
\ADC_CTRL_inst|adc_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[2]~2_combout\ = (\ADC_CTRL_inst|Equal16~3_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~3_combout\ & ((\ADC_CTRL_inst|adc_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(2),
	datad => \ADC_CTRL_inst|Equal16~3_combout\,
	combout => \ADC_CTRL_inst|adc_data[2]~2_combout\);

-- Location: FF_X37_Y31_N13
\ADC_CTRL_inst|adc_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[2]~2_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(2));

-- Location: LCCOMB_X38_Y31_N20
\ADC_CTRL_inst|prv_adc_data[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[2]~3_combout\ = !\ADC_CTRL_inst|adc_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(2),
	combout => \ADC_CTRL_inst|prv_adc_data[2]~3_combout\);

-- Location: FF_X38_Y31_N21
\ADC_CTRL_inst|prv_adc_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[2]~3_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(2));

-- Location: LCCOMB_X36_Y31_N10
\ADC_CTRL_inst|Equal16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~4_combout\ = (!\ADC_CTRL_inst|n_count\(1) & (\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(3) & !\ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~4_combout\);

-- Location: LCCOMB_X37_Y31_N14
\ADC_CTRL_inst|adc_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[3]~3_combout\ = (\ADC_CTRL_inst|Equal16~4_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~4_combout\ & ((\ADC_CTRL_inst|adc_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(3),
	datad => \ADC_CTRL_inst|Equal16~4_combout\,
	combout => \ADC_CTRL_inst|adc_data[3]~3_combout\);

-- Location: FF_X37_Y31_N15
\ADC_CTRL_inst|adc_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[3]~3_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(3));

-- Location: LCCOMB_X38_Y31_N4
\ADC_CTRL_inst|prv_adc_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[3]~4_combout\ = !\ADC_CTRL_inst|adc_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(3),
	combout => \ADC_CTRL_inst|prv_adc_data[3]~4_combout\);

-- Location: FF_X38_Y31_N7
\ADC_CTRL_inst|prv_adc_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|prv_adc_data[3]~4_combout\,
	sload => VCC,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(3));

-- Location: LCCOMB_X36_Y31_N14
\ADC_CTRL_inst|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~1_combout\ = (\ADC_CTRL_inst|n_count\(1) & (\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(3) & \ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~1_combout\);

-- Location: LCCOMB_X37_Y31_N8
\ADC_CTRL_inst|adc_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[0]~0_combout\ = (\ADC_CTRL_inst|Equal16~1_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~1_combout\ & ((\ADC_CTRL_inst|adc_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(0),
	datad => \ADC_CTRL_inst|Equal16~1_combout\,
	combout => \ADC_CTRL_inst|adc_data[0]~0_combout\);

-- Location: FF_X37_Y31_N9
\ADC_CTRL_inst|adc_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[0]~0_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(0));

-- Location: LCCOMB_X38_Y31_N24
\ADC_CTRL_inst|prv_adc_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[0]~1_combout\ = !\ADC_CTRL_inst|adc_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(0),
	combout => \ADC_CTRL_inst|prv_adc_data[0]~1_combout\);

-- Location: FF_X38_Y31_N25
\ADC_CTRL_inst|prv_adc_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[0]~1_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(0));

-- Location: LCCOMB_X38_Y31_N6
\ADC_INTERLOCK_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_INTERLOCK_inst|LessThan0~0_combout\ = (!\ADC_CTRL_inst|prv_adc_data\(3) & (((!\ADC_CTRL_inst|prv_adc_data\(1) & !\ADC_CTRL_inst|prv_adc_data\(0))) # (!\ADC_CTRL_inst|prv_adc_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|prv_adc_data\(1),
	datab => \ADC_CTRL_inst|prv_adc_data\(2),
	datac => \ADC_CTRL_inst|prv_adc_data\(3),
	datad => \ADC_CTRL_inst|prv_adc_data\(0),
	combout => \ADC_INTERLOCK_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X36_Y31_N16
\ADC_CTRL_inst|Equal16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~6_combout\ = (\ADC_CTRL_inst|n_count\(1) & (!\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(3) & !\ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~6_combout\);

-- Location: LCCOMB_X37_Y31_N18
\ADC_CTRL_inst|adc_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[5]~5_combout\ = (\ADC_CTRL_inst|Equal16~6_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~6_combout\ & ((\ADC_CTRL_inst|adc_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datab => \ADC_CTRL_inst|Equal16~6_combout\,
	datac => \ADC_CTRL_inst|adc_data\(5),
	combout => \ADC_CTRL_inst|adc_data[5]~5_combout\);

-- Location: FF_X37_Y31_N19
\ADC_CTRL_inst|adc_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[5]~5_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(5));

-- Location: LCCOMB_X38_Y31_N18
\ADC_CTRL_inst|prv_adc_data[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[5]~6_combout\ = !\ADC_CTRL_inst|adc_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(5),
	combout => \ADC_CTRL_inst|prv_adc_data[5]~6_combout\);

-- Location: FF_X38_Y31_N19
\ADC_CTRL_inst|prv_adc_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[5]~6_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(5));

-- Location: LCCOMB_X36_Y31_N4
\ADC_CTRL_inst|Equal16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~7_combout\ = (!\ADC_CTRL_inst|n_count\(1) & (!\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(3) & \ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~7_combout\);

-- Location: LCCOMB_X37_Y31_N28
\ADC_CTRL_inst|adc_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[6]~6_combout\ = (\ADC_CTRL_inst|Equal16~7_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~7_combout\ & ((\ADC_CTRL_inst|adc_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datab => \ADC_CTRL_inst|Equal16~7_combout\,
	datac => \ADC_CTRL_inst|adc_data\(6),
	combout => \ADC_CTRL_inst|adc_data[6]~6_combout\);

-- Location: FF_X37_Y31_N29
\ADC_CTRL_inst|adc_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[6]~6_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(6));

-- Location: LCCOMB_X38_Y31_N30
\ADC_CTRL_inst|prv_adc_data[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[6]~7_combout\ = !\ADC_CTRL_inst|adc_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(6),
	combout => \ADC_CTRL_inst|prv_adc_data[6]~7_combout\);

-- Location: FF_X38_Y31_N13
\ADC_CTRL_inst|prv_adc_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|prv_adc_data[6]~7_combout\,
	sload => VCC,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(6));

-- Location: LCCOMB_X36_Y31_N0
\ADC_CTRL_inst|Equal16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|Equal16~5_combout\ = (\ADC_CTRL_inst|n_count\(1) & (!\ADC_CTRL_inst|n_count\(2) & (\ADC_CTRL_inst|n_count\(3) & \ADC_CTRL_inst|n_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|n_count\(1),
	datab => \ADC_CTRL_inst|n_count\(2),
	datac => \ADC_CTRL_inst|n_count\(3),
	datad => \ADC_CTRL_inst|n_count\(0),
	combout => \ADC_CTRL_inst|Equal16~5_combout\);

-- Location: LCCOMB_X37_Y31_N24
\ADC_CTRL_inst|adc_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|adc_data[4]~4_combout\ = (\ADC_CTRL_inst|Equal16~5_combout\ & (!\ADC_DOUT~input_o\)) # (!\ADC_CTRL_inst|Equal16~5_combout\ & ((\ADC_CTRL_inst|adc_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_DOUT~input_o\,
	datac => \ADC_CTRL_inst|adc_data\(4),
	datad => \ADC_CTRL_inst|Equal16~5_combout\,
	combout => \ADC_CTRL_inst|adc_data[4]~4_combout\);

-- Location: FF_X37_Y31_N25
\ADC_CTRL_inst|adc_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|adc_data[4]~4_combout\,
	clrn => \ADC_CTRL_inst|go_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|adc_data\(4));

-- Location: LCCOMB_X38_Y31_N8
\ADC_CTRL_inst|prv_adc_data[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|prv_adc_data[4]~5_combout\ = !\ADC_CTRL_inst|adc_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_CTRL_inst|adc_data\(4),
	combout => \ADC_CTRL_inst|prv_adc_data[4]~5_combout\);

-- Location: FF_X38_Y31_N9
\ADC_CTRL_inst|prv_adc_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|prv_adc_data[4]~5_combout\,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_adc_data\(4));

-- Location: LCCOMB_X38_Y31_N12
\ADC_INTERLOCK_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_INTERLOCK_inst|LessThan0~1_combout\ = ((!\ADC_CTRL_inst|prv_adc_data\(5) & ((\ADC_INTERLOCK_inst|LessThan0~0_combout\) # (!\ADC_CTRL_inst|prv_adc_data\(4))))) # (!\ADC_CTRL_inst|prv_adc_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_INTERLOCK_inst|LessThan0~0_combout\,
	datab => \ADC_CTRL_inst|prv_adc_data\(5),
	datac => \ADC_CTRL_inst|prv_adc_data\(6),
	datad => \ADC_CTRL_inst|prv_adc_data\(4),
	combout => \ADC_INTERLOCK_inst|LessThan0~1_combout\);

-- Location: LCCOMB_X38_Y31_N2
\ADC_INTERLOCK_inst|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_INTERLOCK_inst|LessThan0~2_combout\ = (!\ADC_CTRL_inst|prv_adc_data\(9) & (((!\ADC_CTRL_inst|prv_adc_data\(7) & \ADC_INTERLOCK_inst|LessThan0~1_combout\)) # (!\ADC_CTRL_inst|prv_adc_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|prv_adc_data\(7),
	datab => \ADC_CTRL_inst|prv_adc_data\(8),
	datac => \ADC_CTRL_inst|prv_adc_data\(9),
	datad => \ADC_INTERLOCK_inst|LessThan0~1_combout\,
	combout => \ADC_INTERLOCK_inst|LessThan0~2_combout\);

-- Location: LCCOMB_X38_Y31_N16
\ADC_INTERLOCK_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_INTERLOCK_inst|LessThan0~3_combout\ = (!\ADC_CTRL_inst|prv_adc_data\(11) & ((\ADC_INTERLOCK_inst|LessThan0~2_combout\) # (!\ADC_CTRL_inst|prv_adc_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|prv_adc_data\(10),
	datab => \ADC_CTRL_inst|prv_adc_data\(11),
	datad => \ADC_INTERLOCK_inst|LessThan0~2_combout\,
	combout => \ADC_INTERLOCK_inst|LessThan0~3_combout\);

-- Location: LCCOMB_X39_Y31_N0
\ADC_INTERLOCK_inst|led[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_INTERLOCK_inst|led[1]~0_combout\ = !\ADC_INTERLOCK_inst|LessThan0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_INTERLOCK_inst|LessThan0~3_combout\,
	combout => \ADC_INTERLOCK_inst|led[1]~0_combout\);

-- Location: LCCOMB_X40_Y31_N6
\ADC_CTRL_inst|ch_reading[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_CTRL_inst|ch_reading[0]~0_combout\ = (\ADC_CTRL_inst|go_en~q\ & ((\ADC_CTRL_inst|Equal0~0_combout\ & ((\ADC_CTRL_inst|ch_count\(0)))) # (!\ADC_CTRL_inst|Equal0~0_combout\ & (\ADC_CTRL_inst|ch_reading\(0))))) # (!\ADC_CTRL_inst|go_en~q\ & 
-- (((\ADC_CTRL_inst|ch_reading\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_CTRL_inst|go_en~q\,
	datab => \ADC_CTRL_inst|Equal0~0_combout\,
	datac => \ADC_CTRL_inst|ch_reading\(0),
	datad => \ADC_CTRL_inst|ch_count\(0),
	combout => \ADC_CTRL_inst|ch_reading[0]~0_combout\);

-- Location: FF_X40_Y31_N7
\ADC_CTRL_inst|ch_reading[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_CTRL_inst|ch_reading[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|ch_reading\(0));

-- Location: FF_X38_Y31_N17
\ADC_CTRL_inst|prv_ch_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_CTRL_inst|ch_reading\(0),
	sload => VCC,
	ena => \ADC_CTRL_inst|prv_adc_data[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_CTRL_inst|prv_ch_read\(0));

-- Location: FF_X39_Y31_N1
\ADC_INTERLOCK_inst|led[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ADC_INTERLOCK_inst|led[1]~0_combout\,
	ena => \ADC_CTRL_inst|prv_ch_read\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_INTERLOCK_inst|led\(1));

-- Location: LCCOMB_X39_Y31_N2
\ADC_INTERLOCK_inst|led[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_INTERLOCK_inst|led[0]~1_combout\ = !\ADC_INTERLOCK_inst|LessThan0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_INTERLOCK_inst|LessThan0~3_combout\,
	combout => \ADC_INTERLOCK_inst|led[0]~1_combout\);

-- Location: FF_X39_Y31_N3
\ADC_INTERLOCK_inst|led[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ADC_INTERLOCK_inst|led[0]~1_combout\,
	ena => \ADC_CTRL_inst|ALT_INV_prv_ch_read\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_INTERLOCK_inst|led\(0));

-- Location: FF_X31_Y24_N3
\logic_controller|logic_step_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \logic_sequence|altsyncram_component|auto_generated|q_b\(6),
	sload => VCC,
	ena => \logic_controller|duration_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|logic_step_read\(6));

-- Location: LCCOMB_X31_Y24_N0
\logic_controller|ADC_active~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|ADC_active~1_combout\ = (\logic_controller|ADC_active~0_combout\ & ((\logic_controller|read_mode.DONE~q\ & (\logic_controller|logic_step_read\(6))) # (!\logic_controller|read_mode.DONE~q\ & ((\logic_controller|ADC_active~q\))))) # 
-- (!\logic_controller|ADC_active~0_combout\ & (((\logic_controller|ADC_active~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|ADC_active~0_combout\,
	datab => \logic_controller|logic_step_read\(6),
	datac => \logic_controller|ADC_active~q\,
	datad => \logic_controller|read_mode.DONE~q\,
	combout => \logic_controller|ADC_active~1_combout\);

-- Location: FF_X31_Y24_N1
\logic_controller|ADC_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \logic_controller|ADC_active~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \logic_controller|ADC_active~q\);

-- Location: FF_X39_Y31_N21
\ADC_INTERLOCK_inst|LOGIC1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ADC_INTERLOCK_inst|LessThan0~3_combout\,
	sload => VCC,
	ena => \ADC_CTRL_inst|prv_ch_read\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_INTERLOCK_inst|LOGIC1~q\);

-- Location: LCCOMB_X39_Y31_N20
\logic_controller|oLogic[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|oLogic[1]~0_combout\ = (\logic_controller|Logic\(1)) # ((\logic_controller|ADC_active~q\ & \ADC_INTERLOCK_inst|LOGIC1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|ADC_active~q\,
	datac => \ADC_INTERLOCK_inst|LOGIC1~q\,
	datad => \logic_controller|Logic\(1),
	combout => \logic_controller|oLogic[1]~0_combout\);

-- Location: FF_X39_Y31_N31
\ADC_INTERLOCK_inst|LOGIC0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ADC_INTERLOCK_inst|LessThan0~3_combout\,
	sload => VCC,
	ena => \ADC_CTRL_inst|ALT_INV_prv_ch_read\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_INTERLOCK_inst|LOGIC0~q\);

-- Location: LCCOMB_X39_Y31_N30
\logic_controller|oLogic[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic_controller|oLogic[0]~1_combout\ = (\logic_controller|Logic\(0)) # ((\logic_controller|ADC_active~q\ & \ADC_INTERLOCK_inst|LOGIC0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic_controller|ADC_active~q\,
	datab => \logic_controller|Logic\(0),
	datac => \ADC_INTERLOCK_inst|LOGIC0~q\,
	combout => \logic_controller|oLogic[0]~1_combout\);
END structure;


