use crate::prelude::VLENB_USIZE;
use crate::rv64::test_utils::{Env, TestInterpreterState, initialize_state};
use crate::v::vector_config::VectorConfig;
use crate::v::vector_registers::{VectorRegisters, VectorRegistersExt};
use crate::v::zvexx::muldiv::zvexx_muldiv_helpers::{mulh_ss, mulhsu_su, mulhu_uu};
use crate::{
    ExecutableInstruction, ExecutableInstructionOperands, ExecutionError, ExecutionResult,
    RegisterFile, Rs1Rs2OperandValues, Rs1Rs2Operands,
};
use ab_riscv_primitives::prelude::*;
use core::assert_matches;

// With TEST_VLEN=256, VLENB=32:
//   E8/M1  -> VLMAX=32, 1 reg
//   E16/M1 -> VLMAX=16, 1 reg
//   E32/M1 -> VLMAX=8,  1 reg
//   E64/M1 -> VLMAX=4,  1 reg
//   E8/M2  -> VLMAX=64, 2 regs
//   E16/M2 -> VLMAX=32, 2 regs
//   E32/M2 -> VLMAX=16, 2 regs (vd for widening E16 uses 2 regs)
//   E8/M4  -> VLMAX=128, 4 regs (vd for widening E32 uses 4 regs - but VLMAX=8 at E32/M1)
const TEST_VLENB: usize = VLENB_USIZE::<{ <Env as VectorLengths>::VLEN }>;
const {
    assert!(TEST_VLENB == 32);
}

fn encode_vtype(vsew: Vsew, vlmul: Vlmul) -> u64 {
    u64::from(vlmul.to_bits()) | (u64::from(vsew.to_bits()) << 3u8)
}

fn setup(
    vl: Vl,
    vsew: Vsew,
    vlmul: Vlmul,
) -> TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>> {
    let mut state = initialize_state([]);
    state.env.init_vector_csrs();
    let vtype = Vtype::from_raw::<Reg<u64>>(encode_vtype(vsew, vlmul)).unwrap();
    state
        .env
        .set_vector_config(Some(VectorConfig::new(vtype, vl).unwrap()));
    state.env.set_vstart(Vstart::ZERO);
    state
}

fn exec(
    state: &mut TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>>,
    instr: ZveXxMulDivInstruction<Reg<u64>>,
) -> Result<(), ExecutionError<u64>> {
    let Rs1Rs2Operands { rs1, rs2 } = instr.get_rs1_rs2_operands();
    let rs1rs2_values = Rs1Rs2OperandValues {
        rs1_value: state.regs.read(rs1),
        rs2_value: state.regs.read(rs2),
    };

    match instr.execute(
        rs1rs2_values,
        &mut state.regs,
        &mut state.env,
        &mut state.memory,
        &mut state.instruction_fetcher,
    ) {
        ExecutionResult::Continue { rd, value } => {
            state.regs.write(rd, value);
        }
        ExecutionResult::ContinueNoWrite => {}
        ExecutionResult::Err(error) => {
            return Err(error);
        }
        result => {
            panic!("Unexpected result: {result:?}");
        }
    }

    Ok(())
}

/// Assert that `instr` raises an illegal instruction exception with the non-zero `vstart` in
/// `state` without modifying any vector state
fn assert_rejects_nonzero_vstart(
    state: &mut TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>>,
    instr: ZveXxMulDivInstruction<Reg<u64>>,
) {
    let vstart = state.env.vstart();
    assert_ne!(vstart, Vstart::ZERO);
    let vregs = *state.env.read_vregs().as_bytes();
    let result = exec(state, instr);
    assert_matches!(
        result,
        Err(ExecutionError::IllegalInstruction { .. }),
        "{instr}: {result:?}"
    );
    assert_eq!(state.env.vstart(), vstart, "{instr}");
    assert_eq!(*state.env.read_vregs().as_bytes(), vregs, "{instr}");
}

fn read_elem(
    state: &TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>>,
    base_reg: VReg,
    elem_i: usize,
    sew: Vsew,
) -> u64 {
    let vregs = state.env.read_vregs();
    let vlenb = vregs.get(VReg::V0).len();
    let width = usize::from(sew.bytes_width());
    let offset = usize::from(base_reg.to_bits()) * vlenb + elem_i * width;
    let mut bytes = [0; 8];
    bytes[..width].copy_from_slice(&vregs.as_bytes().as_flattened()[offset..offset + width]);
    u64::from_le_bytes(bytes)
}

// Wide elements are 2*SEW bytes; a register holds VLENB/wide_bytes of them, matching
// `write_wide_element_u64` in the implementation
fn read_wide_elem(
    state: &TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>>,
    base_reg: VReg,
    elem_i: usize,
    sew: Vsew,
) -> u64 {
    let wide_bytes = usize::from(sew.bytes_width()) * 2;
    let elems_per_reg = TEST_VLENB / wide_bytes;
    let reg_off = elem_i / elems_per_reg;
    let byte_off = (elem_i % elems_per_reg) * wide_bytes;
    let reg = state
        .env
        .read_vregs()
        .get(VReg::from_bits(base_reg.to_bits() + reg_off as u8).unwrap());
    let mut buf = [0u8; 8];
    buf[..wide_bytes].copy_from_slice(&reg[byte_off..byte_off + wide_bytes]);
    u64::from_le_bytes(buf)
}

fn write_elem(
    state: &mut TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>>,
    base_reg: VReg,
    elem_i: usize,
    sew: Vsew,
    value: u64,
) {
    let vregs = state.env.write_vregs();
    let vlenb = vregs.get(VReg::V0).len();
    let width = usize::from(sew.bytes_width());
    let offset = usize::from(base_reg.to_bits()) * vlenb + elem_i * width;
    vregs.as_bytes_mut().as_flattened_mut()[offset..offset + width]
        .copy_from_slice(&value.to_le_bytes()[..width]);
}

fn write_wide_elem(
    state: &mut TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>>,
    base_reg: VReg,
    elem_i: usize,
    sew: Vsew,
    value: u64,
) {
    let wide_bytes = usize::from(sew.bytes_width()) * 2;
    let elems_per_reg = TEST_VLENB / wide_bytes;
    let reg_off = elem_i / elems_per_reg;
    let byte_off = (elem_i % elems_per_reg) * wide_bytes;
    let reg = state
        .env
        .write_vregs()
        .get_mut(VReg::from_bits(base_reg.to_bits() + reg_off as u8).unwrap());
    let buf = value.to_le_bytes();
    reg[byte_off..byte_off + wide_bytes].copy_from_slice(&buf[..wide_bytes]);
}

fn set_mask_bit(
    state: &mut TestInterpreterState<ZveXxMulDivInstruction<Reg<u64>>>,
    elem_i: u16,
    val: bool,
) {
    let reg = state.env.write_vregs().get_mut(VReg::V0);
    let byte = &mut reg[usize::from(elem_i / u8::BITS as u16)];
    if val {
        *byte |= 1 << (elem_i % u8::BITS as u16);
    } else {
        *byte &= !(1 << (elem_i % u8::BITS as u16));
    }
}

// vmul

#[test]
fn vmul_vv_e32_m1_basic() {
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E32, Vlmul::M1);
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E32, (i + 1) as u64);
        write_elem(&mut state, VReg::V4, i, Vsew::E32, 3);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        assert_eq!(
            read_elem(&state, VReg::V8, i, Vsew::E32),
            (i + 1) as u64 * 3,
            "elem {i}"
        );
    }
    assert_eq!(state.env.vs_dirty_count(), 1);
    assert_eq!(state.env.vstart(), Vstart::ZERO);
}

#[test]
fn vmul_vv_e8_wraps() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::M1);
    // 200 * 2 = 400, truncated to 8 bits = 144
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 200);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 2);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8), 400u64 & 0xFF);
}

#[test]
fn vmul_vx_e64_m1() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E64, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E64, 7);
    write_elem(&mut state, VReg::V2, 1, Vsew::E64, u64::MAX);
    state.regs.write(Reg::A0, 3u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E64), 21);
    // u64::MAX * 3 wraps to u64::MAX - 2
    assert_eq!(
        read_elem(&state, VReg::V8, 1, Vsew::E64),
        u64::MAX.wrapping_mul(3)
    );
}

#[test]
fn vmul_masked_skips_inactive() {
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E32, Vlmul::M1);
    // mask: only elements 0 and 2 active (bits 0 and 2 set)
    state.env.write_vregs().get_mut(VReg::V0)[0] = 0b0000_0101;
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E32, 5);
        write_elem(&mut state, VReg::V4, i, Vsew::E32, 10);
        // vd pre-filled with sentinel
        write_elem(&mut state, VReg::V8, i, Vsew::E32, 0xDEAD);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: false,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // Active elements written
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 50);
    assert_eq!(read_elem(&state, VReg::V8, 2, Vsew::E32), 50);
    // Inactive elements undisturbed
    assert_eq!(read_elem(&state, VReg::V8, 1, Vsew::E32), 0xDEAD);
    assert_eq!(read_elem(&state, VReg::V8, 3, Vsew::E32), 0xDEAD);
}

// vmulh (signed×signed high half)

#[test]
fn vmulh_vv_e8_positive() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    // 10 * 10 = 100; high 8 bits of 16-bit product = 0
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 10);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 10);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8), 0);
}

#[test]
fn vmulh_vv_e16_large() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E16, Vlmul::M1);
    // -32768 * -32768 = 2^30; high 16 bits = 2^30 >> 16 = 2^14 = 16384
    // as i16: -32768 stored as 0x8000
    write_elem(&mut state, VReg::V2, 0, Vsew::E16, 0x8000);
    write_elem(&mut state, VReg::V4, 0, Vsew::E16, 0x8000);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // (-32768) * (-32768) = 1073741824 = 0x40000000
    // high 16 bits = 0x4000 = 16384
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E16), 0x4000);
}

#[test]
fn vmulh_vv_e16_signed_negative_result() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E16, Vlmul::M1);
    // 32767 * (-1) = -32767; as i32 = 0xFFFF8001; high 16 bits = 0xFFFF = -1 as i16
    write_elem(&mut state, VReg::V2, 0, Vsew::E16, 32767);
    // -1 as i16 = 0xFFFF
    write_elem(&mut state, VReg::V4, 0, Vsew::E16, 0xFFFF);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 32767 * -1 = -32767 = 0xFFFF8001 as i32; high 16 = 0xFFFF
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E16), 0xFFFF);
}

#[test]
fn vmulh_vx_e32() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E32, Vlmul::M1);
    // 0x7FFFFFFF * 2 = 0xFFFFFFFE; high 32 bits of 64-bit product = 0
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 0x7FFF_FFFF);
    state.regs.write(Reg::A0, 2u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 0);
}

#[test]
fn vmulh_illegal_for_sew64() {
    // Zve64x excludes the high-half multiplies at SEW=64; the test interpreter does not implement
    // the full "V" extension, so this stays illegal here
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

// vmulhu (unsigned×unsigned high half)

#[test]
fn vmulhu_vv_e8() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    // 200 * 200 = 40000; high 8 bits = 40000 >> 8 = 156
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 200);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 200);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8), 40000 >> 8u8);
}

#[test]
fn vmulhu_vx_e16() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E16, Vlmul::M1);
    // 0xFFFF * 0xFFFF = 0xFFFE0001; high 16 bits = 0xFFFE
    write_elem(&mut state, VReg::V2, 0, Vsew::E16, 0xFFFF);
    state.regs.write(Reg::A0, 0xFFFFu64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhuVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E16), 0xFFFE);
}

#[test]
fn vmulhu_illegal_for_sew64() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

// vmulhsu (signed×unsigned high half)

#[test]
fn vmulhsu_vv_e8_positive_result() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    // vs2=3 (signed), vs1=100 (unsigned): 3*100=300; high 8 bits = 300>>8 = 1
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 3);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 100);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhsuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8), 1);
}

#[test]
fn vmulhsu_vv_e8_negative_signed() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    // vs2=-1 (0xFF signed=-1), vs1=200 (unsigned): -1*200=-200; high 8 = -200>>8 = -1 = 0xFF
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 0xFF);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 200);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhsuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8), 0xFF);
}

#[test]
fn vmulhsu_illegal_for_sew64() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VmulhsuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

// High-half multiply helpers at SEW=64.
//
// These are only reachable through instruction execution once the full "V" extension is
// implemented, but the arithmetic must already be correct so that enabling V requires no further
// changes here.

#[test]
fn mulh_ss_sew64() {
    // i64::MIN * i64::MIN = 2^126; high 64 bits = 2^62
    assert_eq!(
        mulh_ss(
            i64::MIN.cast_unsigned(),
            i64::MIN.cast_unsigned(),
            Vsew::E64
        ),
        1u64 << 62u8
    );
    // -1 * 1 = -1; high 64 bits = all-ones
    assert_eq!(mulh_ss((-1i64).cast_unsigned(), 1, Vsew::E64), u64::MAX);
    // i64::MAX * 2 = 2^64 - 2; high 64 bits = 0
    assert_eq!(mulh_ss(i64::MAX.cast_unsigned(), 2, Vsew::E64), 0);
    // i64::MAX * i64::MAX = 2^126 - 2^64 + 1; high 64 bits = 2^62 - 1
    assert_eq!(
        mulh_ss(
            i64::MAX.cast_unsigned(),
            i64::MAX.cast_unsigned(),
            Vsew::E64
        ),
        (1u64 << 62u8) - 1
    );
}

#[test]
fn mulhu_uu_sew64() {
    // (2^64 - 1)^2 = 2^128 - 2^65 + 1; high 64 bits = 2^64 - 2
    assert_eq!(mulhu_uu(u64::MAX, u64::MAX, Vsew::E64), u64::MAX - 1);
    // 2^63 * 2 = 2^64; high 64 bits = 1
    assert_eq!(mulhu_uu(1u64 << 63u8, 2, Vsew::E64), 1);
    assert_eq!(mulhu_uu(u64::MAX, 0, Vsew::E64), 0);
}

#[test]
fn mulhsu_su_sew64() {
    // -1 (signed) * (2^64 - 1) (unsigned) = -(2^64 - 1); high 64 bits = all-ones
    assert_eq!(
        mulhsu_su((-1i64).cast_unsigned(), u64::MAX, Vsew::E64),
        u64::MAX
    );
    // 1 (signed) * (2^64 - 1) (unsigned) fits in the low half; high 64 bits = 0
    assert_eq!(mulhsu_su(1, u64::MAX, Vsew::E64), 0);
    // i64::MIN (signed) * 2 (unsigned) = -2^64; high 64 bits = -1
    assert_eq!(mulhsu_su(i64::MIN.cast_unsigned(), 2, Vsew::E64), u64::MAX);
    // 2 (signed) * 2^63 (unsigned) = 2^64; high 64 bits = 1
    assert_eq!(mulhsu_su(2, 1u64 << 63u8, Vsew::E64), 1);
}

// vdivu

#[test]
fn vdivu_vv_e32_basic() {
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E32, Vlmul::M1);
    let dividends = [100u64, 255, 1024, 0xFFFF_FFFF];
    let divisors = [5u64, 3, 64, 2];
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E32, dividends[i]);
        write_elem(&mut state, VReg::V4, i, Vsew::E32, divisors[i]);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        assert_eq!(
            read_elem(&state, VReg::V8, i, Vsew::E32),
            dividends[i] / divisors[i],
            "elem {i}"
        );
    }
}

#[test]
fn vdivu_vv_e32_div_by_zero_returns_all_ones() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 42);
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 0);
    write_elem(&mut state, VReg::V2, 1, Vsew::E32, 0);
    write_elem(&mut state, VReg::V4, 1, Vsew::E32, 0);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // Spec §12.11: division by zero yields all-ones (0xFFFF_FFFF for E32)
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 0xFFFF_FFFF);
    assert_eq!(read_elem(&state, VReg::V8, 1, Vsew::E32), 0xFFFF_FFFF);
}

#[test]
fn vdivu_vx_e8_div_by_zero() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 99);
    state.regs.write(Reg::A0, 0u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivuVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8), 0xFF);
}

#[test]
fn vdivu_vv_e64_basic() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E64, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E64, 1_000_000_000_000u64);
    write_elem(&mut state, VReg::V4, 0, Vsew::E64, 1_000_000u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E64), 1_000_000u64);
}

// vdiv (signed)

#[test]
fn vdiv_vv_e32_basic() {
    let mut state = setup(Vl::new(3).unwrap(), Vsew::E32, Vlmul::M1);
    // -10 / 3 = -3 (truncation toward zero)
    // as u32: -10 = 0xFFFF_FFF6, -3 = 0xFFFF_FFFD
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 0xFFFF_FFF6);
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 3);
    // 100 / -7 = -14
    write_elem(&mut state, VReg::V2, 1, Vsew::E32, 100);
    // -7
    write_elem(&mut state, VReg::V4, 1, Vsew::E32, 0xFFFF_FFF9);
    // 0 / 5 = 0
    write_elem(&mut state, VReg::V2, 2, Vsew::E32, 0);
    write_elem(&mut state, VReg::V4, 2, Vsew::E32, 5);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // -3
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 0xFFFF_FFFD);
    // -14
    assert_eq!(read_elem(&state, VReg::V8, 1, Vsew::E32), 0xFFFF_FFF2);
    assert_eq!(read_elem(&state, VReg::V8, 2, Vsew::E32), 0);
}

#[test]
fn vdiv_vv_e32_div_by_zero_returns_neg1() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E32, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 42);
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 0);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // Spec §12.11: signed division by zero yields all-ones (= -1 signed = MAX unsigned)
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 0xFFFF_FFFF);
}

#[test]
fn vdiv_vv_e16_signed_overflow_returns_min() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E16, Vlmul::M1);
    // MIN / -1 = MIN (overflow case per spec §12.11)
    // i16::MIN
    write_elem(&mut state, VReg::V2, 0, Vsew::E16, 0x8000);
    // -1
    write_elem(&mut state, VReg::V4, 0, Vsew::E16, 0xFFFF);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E16), 0x8000);
}

#[test]
fn vdiv_vx_e64_neg() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    // -1000 / 7 = -142
    write_elem(
        &mut state,
        VReg::V2,
        0,
        Vsew::E64,
        (-1000i64).cast_unsigned(),
    );
    state.regs.write(Reg::A0, 7u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(
        read_elem(&state, VReg::V8, 0, Vsew::E64).cast_signed(),
        -142i64
    );
}

// vremu

#[test]
fn vremu_vv_e32_basic() {
    let mut state = setup(Vl::new(3).unwrap(), Vsew::E32, Vlmul::M1);
    let cases = [(17u64, 5u64, 2u64), (100, 11, 1), (0, 7, 0)];
    for (i, (a, b, _)) in cases.iter().enumerate() {
        write_elem(&mut state, VReg::V2, i, Vsew::E32, *a);
        write_elem(&mut state, VReg::V4, i, Vsew::E32, *b);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for (i, (_, _, expected)) in cases.iter().enumerate() {
        assert_eq!(
            read_elem(&state, VReg::V8, i, Vsew::E32),
            *expected,
            "elem {i}"
        );
    }
}

#[test]
fn vremu_vv_e8_div_by_zero_returns_dividend() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 77);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 0);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // Spec §12.11: unsigned remainder by zero = dividend
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8), 77);
}

#[test]
fn vremu_vx_e16() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E16, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E16, 1000);
    // 65535
    write_elem(&mut state, VReg::V2, 1, Vsew::E16, 0xFFFF);
    state.regs.write(Reg::A0, 7u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremuVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E16), 1000 % 7);
    assert_eq!(read_elem(&state, VReg::V8, 1, Vsew::E16), 65535 % 7);
}

// vrem (signed)

#[test]
fn vrem_vv_e32_basic() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M1);
    // -13 % 5 = -3 (Rust truncation semantics, same as RISC-V)
    write_elem(
        &mut state,
        VReg::V2,
        0,
        Vsew::E32,
        u64::from((-13i32).cast_unsigned()),
    );
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 5);
    // 13 % -5 = 3
    write_elem(&mut state, VReg::V2, 1, Vsew::E32, 13);
    write_elem(
        &mut state,
        VReg::V4,
        1,
        Vsew::E32,
        u64::from((-5i32).cast_unsigned()),
    );
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32) as i32, -3i32);
    assert_eq!(read_elem(&state, VReg::V8, 1, Vsew::E32) as i32, 3i32);
}

#[test]
fn vrem_vv_e16_div_by_zero_returns_dividend() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E16, Vlmul::M1);
    // some negative value
    write_elem(&mut state, VReg::V2, 0, Vsew::E16, 0x8042);
    write_elem(&mut state, VReg::V4, 0, Vsew::E16, 0);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // Spec §12.11: signed remainder by zero = dividend
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E16), 0x8042);
}

#[test]
fn vrem_vv_e32_signed_overflow_returns_zero() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E32, Vlmul::M1);
    // MIN % -1 = 0 per spec §12.11
    // i32::MIN
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 0x8000_0000);
    // -1
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 0xFFFF_FFFF);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 0);
}

#[test]
fn vrem_vx_e8() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    // -127 % 7: -127 = 0x81 as i8, result = -127 % 7 = -1
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 0x81);
    state.regs.write(Reg::A0, 7u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // -127 % 7 = -1 (truncation toward zero)
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E8) as i8, -1i8);
}

// vwmulu

#[test]
fn vwmulu_vv_e8_to_e16() {
    // SEW=E8, LMUL=M1 -> vd is E16 with 2*group_regs=2 regs (V8 and V9)
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M1);
    let vals_a = [200u64, 255, 1, 128];
    let vals_b = [200u64, 255, 255, 3];
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E8, vals_a[i]);
        write_elem(&mut state, VReg::V4, i, Vsew::E8, vals_b[i]);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        assert_eq!(
            read_wide_elem(&state, VReg::V8, i, Vsew::E8),
            vals_a[i] * vals_b[i],
            "elem {i}"
        );
    }
    assert_eq!(state.env.vs_dirty_count(), 1);
}

#[test]
fn vwmulu_vv_e8_spans_two_dest_regs() {
    // VLENB=32 gives 16 E16 elements per register, so vl=20 forces the wide writes to cross from
    // V8 into V9. This exercises the `reg_off` path of `write_wide_element_u64`
    let mut state = setup(Vl::new(20).unwrap(), Vsew::E8, Vlmul::M1);
    for i in 0..20usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E8, (i + 1) as u64);
        write_elem(&mut state, VReg::V4, i, Vsew::E8, 200);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..20usize {
        assert_eq!(
            read_wide_elem(&state, VReg::V8, i, Vsew::E8),
            (i + 1) as u64 * 200,
            "elem {i}"
        );
    }
}

#[test]
fn vwmulu_vx_e16_to_e32() {
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E16, Vlmul::M1);
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E16, (i + 1) as u64 * 1000);
    }
    state.regs.write(Reg::A0, 7u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        assert_eq!(
            read_wide_elem(&state, VReg::V8, i, Vsew::E16),
            (i + 1) as u64 * 7000,
            "elem {i}"
        );
    }
}

#[test]
fn vwmulu_e32_to_e64_full_width() {
    // SEW=E32 widens to a 64-bit destination element, the widest the register file can hold
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 0xFFFF_FFFF);
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 0xFFFF_FFFF);
    write_elem(&mut state, VReg::V2, 1, Vsew::E32, 0x1234_5678);
    write_elem(&mut state, VReg::V4, 1, Vsew::E32, 2);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 0, Vsew::E32),
        0xFFFF_FFFFu64 * 0xFFFF_FFFFu64
    );
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 1, Vsew::E32),
        0x1234_5678u64 * 2
    );
}

#[test]
fn vwmulu_illegal_for_sew64() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vwmulu_overlap_rejected() {
    // vd=V4 (occupies V4+V5), vs2=V4 - overlap -> illegal
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E16, Vlmul::M1);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V4,
            vs2: VReg::V4,
            vs1: VReg::V2,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vwmulu_m8_is_illegal() {
    // LMUL=M8 would require EMUL=16 for vd, which is out of range
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M8);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V0,
            vs2: VReg::V0,
            vs1: VReg::V8,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vwmulu_mf2_e8_correct_result() {
    // LMUL=Mf2, SEW=E8: VLMAX = VLEN/2 / 8 = 256/2/8 = 16 elements
    // EMUL = 2 * (1/2) = 1, so vd occupies 1 register (same as vs2/vs1)
    // With VLENB=32: 16 E8 elements fit in half a register, so VLMAX=16
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::Mf2);
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E8, (i + 1) as u64 * 10);
        write_elem(&mut state, VReg::V4, i, Vsew::E8, 3);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        assert_eq!(
            read_wide_elem(&state, VReg::V8, i, Vsew::E8),
            (i + 1) as u64 * 30,
            "elem {i}"
        );
    }
    assert_eq!(state.env.vs_dirty_count(), 1);
}

#[test]
fn vwmulu_mf2_no_false_overlap_rejection() {
    // With Mf2, vd has dest_group_regs=1, vs2 has group_regs=1.
    // V8 and V2 do not overlap - this must succeed.
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::Mf2);
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 5);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 6);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_wide_elem(&state, VReg::V8, 0, Vsew::E8), 30u64);
}

#[test]
fn vwmulu_mf2_overlap_still_rejected() {
    // With Mf2, dest_group_regs=1, src_group_regs=1.
    // vd=V2 and vs2=V2 overlap: both occupy register index 2.
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::Mf2);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V2,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vwmulu_m1_overlap_uses_2_dest_regs() {
    // With M1, dest_group_regs=2: vd=V4 occupies V4+V5.
    // vs2=V4: overlaps with vd -> illegal.
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M1);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V4,
            vs2: VReg::V4,
            vs1: VReg::V2,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vwmulu_m1_vs2_in_upper_dest_reg_is_legal() {
    // With M1, vd=V4 occupies V4+V5 (source EMUL=1). vs2=V5 occupies exactly the
    // highest-numbered register of the destination group, which the RISC-V "V" spec §5.2
    // permits for widening instructions. With vl=4 the wide results land entirely in V4, so the
    // V5 source is not clobbered before it is read.
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M1);
    for i in 0..4usize {
        write_elem(&mut state, VReg::V5, i, Vsew::E8, (i + 1) as u64);
        write_elem(&mut state, VReg::V2, i, Vsew::E8, 2);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V4,
            vs2: VReg::V5,
            vs1: VReg::V2,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        assert_eq!(
            read_wide_elem(&state, VReg::V4, i, Vsew::E8),
            (i + 1) as u64 * 2,
            "elem {i}"
        );
    }
}

#[test]
fn vwmulu_m1_vs1_in_upper_dest_reg_is_legal() {
    // Same legal top-overlap as above, but for vs1 (the second source operand). This mirrors the
    // `vwmul.vv v10, v7, v11` case: vd=V10 occupies V10+V11 and vs1=V11 is the highest-numbered
    // register of the destination group.
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M1);
    for i in 0..4usize {
        write_elem(&mut state, VReg::V7, i, Vsew::E8, (i + 1) as u64);
        write_elem(&mut state, VReg::V11, i, Vsew::E8, 3);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V10,
            vs2: VReg::V7,
            vs1: VReg::V11,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        assert_eq!(
            read_wide_elem(&state, VReg::V10, i, Vsew::E8),
            (i + 1) as u64 * 3,
            "elem {i}"
        );
    }
}

#[test]
fn vwmulu_m1_vs2_in_lower_dest_reg_is_illegal() {
    // With M1, vd=V4 occupies V4+V5. vs2=V4 overlaps the *lowest*-numbered register of the
    // destination group, which is not the permitted highest-numbered overlap -> illegal.
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M1);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V4,
            vs2: VReg::V4,
            vs1: VReg::V2,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vwmulu_m2_lower_half_overlap_is_illegal() {
    // With M2, vd=V8 occupies V8..V12 (4 regs) and a source occupies 2 regs. The only legal
    // overlap is the top half (V10+V11). vs1=V8 occupies the lowest-numbered half of the
    // destination group, which is not the permitted highest-numbered overlap -> illegal.
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M2);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V8,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vwmulu_m2_top_half_overlap_is_legal() {
    // With M2, vd=V8 occupies V8..V12. vs1=V10 occupies exactly the top half (V10+V11) of the
    // destination group -> legal per spec §5.2.
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M2);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V10,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
}

// vwmul (signed widening)

#[test]
fn vwmul_vv_e8_signed() {
    let mut state = setup(Vl::new(3).unwrap(), Vsew::E8, Vlmul::M1);
    // -1 * -1 = 1
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 0xFF);
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 0xFF);
    // -128 * 2 = -256 = 0xFF00 as u16
    write_elem(&mut state, VReg::V2, 1, Vsew::E8, 0x80);
    write_elem(&mut state, VReg::V4, 1, Vsew::E8, 2);
    // 127 * 127 = 16129
    write_elem(&mut state, VReg::V2, 2, Vsew::E8, 127);
    write_elem(&mut state, VReg::V4, 2, Vsew::E8, 127);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_wide_elem(&state, VReg::V8, 0, Vsew::E8), 1u64);
    // -256 as u16
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 1, Vsew::E8),
        u64::from((-256i16).cast_unsigned())
    );
    assert_eq!(read_wide_elem(&state, VReg::V8, 2, Vsew::E8), 16129u64);
}

#[test]
fn vwmul_vx_e16_signed() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E16, Vlmul::M1);
    // -100 * 3 = -300 as i32 = 0xFFFF_FECC as u32
    write_elem(
        &mut state,
        VReg::V2,
        0,
        Vsew::E16,
        u64::from((-100i16).cast_unsigned()),
    );
    state.regs.write(Reg::A0, 3u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmulVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 0, Vsew::E16) as i32,
        -300i32
    );
}

#[test]
fn vwmul_e32_signed_min_squared() {
    // i32::MIN * i32::MIN = 2^62, the largest magnitude a 64-bit destination element must hold
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E32, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 0x8000_0000);
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 0x8000_0000);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_wide_elem(&state, VReg::V8, 0, Vsew::E32), 1u64 << 62u8);
}

// vwmulsu

#[test]
fn vwmulsu_vv_e8_signed_unsigned() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::M1);
    // -1 (signed) * 200 (unsigned) = -200; as u16 = 0xFF38
    // -1 signed
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 0xFF);
    // 200 unsigned
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 200);
    // 2 (signed) * 200 (unsigned) = 400
    write_elem(&mut state, VReg::V2, 1, Vsew::E8, 2);
    write_elem(&mut state, VReg::V4, 1, Vsew::E8, 200);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmulsuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 0, Vsew::E8) as i16,
        -200i16
    );
    assert_eq!(read_wide_elem(&state, VReg::V8, 1, Vsew::E8), 400u64);
}

// vmacc

#[test]
fn vmacc_vv_e32_basic() {
    // vmacc: vd[i] = vd[i] + vs1[i] * vs2[i]
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E32, Vlmul::M1);
    for i in 0..4usize {
        // accumulator
        write_elem(&mut state, VReg::V8, i, Vsew::E32, 100);
        // vs1
        write_elem(&mut state, VReg::V2, i, Vsew::E32, 3);
        // vs2
        write_elem(&mut state, VReg::V4, i, Vsew::E32, 7);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmaccVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        // 100 + 3 * 7 = 121
        assert_eq!(read_elem(&state, VReg::V8, i, Vsew::E32), 121, "elem {i}");
    }
    assert_eq!(state.env.vs_dirty_count(), 1);
    assert_eq!(state.env.vstart(), Vstart::ZERO);
}

#[test]
fn vmacc_vx_e64_basic() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E64, Vlmul::M1);
    write_elem(&mut state, VReg::V8, 0, Vsew::E64, 1000);
    write_elem(&mut state, VReg::V4, 0, Vsew::E64, 50);
    write_elem(&mut state, VReg::V8, 1, Vsew::E64, u64::MAX);
    write_elem(&mut state, VReg::V4, 1, Vsew::E64, 1);
    state.regs.write(Reg::A0, 2u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmaccVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 1000 + 2*50 = 1100
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E64), 1100);
    // u64::MAX + 2*1 wraps
    assert_eq!(
        read_elem(&state, VReg::V8, 1, Vsew::E64),
        u64::MAX.wrapping_add(2)
    );
}

// vnmsac

#[test]
fn vnmsac_vv_e32() {
    // vnmsac: vd[i] = vd[i] - vs1[i] * vs2[i]
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M1);
    // acc
    write_elem(&mut state, VReg::V8, 0, Vsew::E32, 200);
    // vs1
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 5);
    // vs2
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 7);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VnmsacVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 200 - 5*7 = 200 - 35 = 165
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 165);
}

#[test]
fn vnmsac_vx_e8_wraps() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E8, Vlmul::M1);
    // acc
    write_elem(&mut state, VReg::V8, 0, Vsew::E8, 0);
    // vs2
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 5);
    state.regs.write(Reg::A0, 3u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VnmsacVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 0 - 3*5 = -15 wraps to 241 as u8
    assert_eq!(
        read_elem(&state, VReg::V8, 0, Vsew::E8),
        u64::from(0u8.wrapping_sub(15))
    );
}

// vmadd

#[test]
fn vmadd_vv_e32() {
    // vmadd: vd[i] = vs1[i] * vd[i] + vs2[i]
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M1);
    // vd (multiplicand)
    write_elem(&mut state, VReg::V8, 0, Vsew::E32, 4);
    // vs1 (multiplier)
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 5);
    // vs2 (addend)
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 10);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmaddVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 5 * 4 + 10 = 30
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 30);
}

#[test]
fn vmadd_vx_e16() {
    // vmadd: vd[i] = rs1 * vd[i] + vs2[i]
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E16, Vlmul::M1);
    // vd
    write_elem(&mut state, VReg::V8, 0, Vsew::E16, 6);
    // vs2
    write_elem(&mut state, VReg::V4, 0, Vsew::E16, 20);
    state.regs.write(Reg::A0, 3u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmaddVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 3 * 6 + 20 = 38
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E16), 38);
}

// vnmsub

#[test]
fn vnmsub_vv_e32() {
    // vnmsub: vd[i] = -(vs1[i] * vd[i]) + vs2[i]  =  vs2[i] - vs1[i]*vd[i]
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M1);
    // vd (multiplicand)
    write_elem(&mut state, VReg::V8, 0, Vsew::E32, 4);
    // vs1 (multiplier)
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 3);
    // vs2 (minuend)
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 100);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VnmsubVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 100 - 3*4 = 88
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 88);
}

#[test]
fn vnmsub_vx_e64_wraps() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    write_elem(&mut state, VReg::V8, 0, Vsew::E64, 2);
    write_elem(&mut state, VReg::V4, 0, Vsew::E64, 0);
    state.regs.write(Reg::A0, u64::MAX);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VnmsubVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 0 - u64::MAX * 2 = 0 - (u64::MAX.wrapping_mul(2)) = 0 - 0xFFFFFFFFFFFFFFFE = 2
    assert_eq!(
        read_elem(&state, VReg::V8, 0, Vsew::E64),
        0u64.wrapping_sub(u64::MAX.wrapping_mul(2))
    );
}

// vwmaccu

#[test]
fn vwmaccu_vv_e8_basic() {
    // vwmaccu: vd[i] = vd[i] + zext(vs1[i]) * zext(vs2[i]), vd is 2*SEW wide
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::M1);
    // acc in vd at 2*SEW (E16)
    write_wide_elem(&mut state, VReg::V8, 0, Vsew::E8, 1000);
    write_wide_elem(&mut state, VReg::V8, 1, Vsew::E8, 0);
    // vs1
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 200);
    // vs2
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 200);
    write_elem(&mut state, VReg::V2, 1, Vsew::E8, 255);
    write_elem(&mut state, VReg::V4, 1, Vsew::E8, 255);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccuVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 1000 + 200*200 = 1000 + 40000 = 41000
    assert_eq!(read_wide_elem(&state, VReg::V8, 0, Vsew::E8), 41000u64);
    // 0 + 255*255 = 65025
    assert_eq!(read_wide_elem(&state, VReg::V8, 1, Vsew::E8), 65025u64);
}

#[test]
fn vwmaccu_vx_e16() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E16, Vlmul::M1);
    write_wide_elem(&mut state, VReg::V8, 0, Vsew::E16, 500);
    write_wide_elem(&mut state, VReg::V8, 1, Vsew::E16, 0);
    // vs2
    write_elem(&mut state, VReg::V4, 0, Vsew::E16, 1000);
    write_elem(&mut state, VReg::V4, 1, Vsew::E16, 0xFFFF);
    state.regs.write(Reg::A0, 3u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccuVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 500 + 3*1000 = 3500
    assert_eq!(read_wide_elem(&state, VReg::V8, 0, Vsew::E16), 3_500);
    // 0 + 3*65535 = 196605
    assert_eq!(read_wide_elem(&state, VReg::V8, 1, Vsew::E16), 196_605);
}

#[test]
fn vwmaccu_e32_full_width_accumulator() {
    // SEW=E32 accumulates into 64-bit destination elements; check that a full-width accumulator
    // survives the read-modify-write round trip
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E32, Vlmul::M1);
    write_wide_elem(&mut state, VReg::V8, 0, Vsew::E32, u64::MAX - 10);
    write_elem(&mut state, VReg::V2, 0, Vsew::E32, 4);
    write_elem(&mut state, VReg::V4, 0, Vsew::E32, 3);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccuVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // (u64::MAX - 10) + 12 wraps to 1
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 0, Vsew::E32),
        (u64::MAX - 10).wrapping_add(12)
    );
}

// vwmacc (signed widening multiply-add)

#[test]
fn vwmacc_vv_e8_signed() {
    // vwmacc: vd[i] = vd[i] + sext(vs1[i]) * sext(vs2[i])
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::M1);
    write_wide_elem(&mut state, VReg::V8, 0, Vsew::E8, 0);
    write_wide_elem(&mut state, VReg::V8, 1, Vsew::E8, 0);
    // -1 signed
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 0xFF);
    // -1 signed
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 0xFF);
    // -128 signed
    write_elem(&mut state, VReg::V2, 1, Vsew::E8, 0x80);
    // 2
    write_elem(&mut state, VReg::V4, 1, Vsew::E8, 0x02);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 0 + (-1)*(-1) = 1; as u16 = 1
    assert_eq!(read_wide_elem(&state, VReg::V8, 0, Vsew::E8), 1u64);
    // 0 + (-128) * 2 = -256; as u16 = 0xFF00
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 1, Vsew::E8) as i16,
        -256i16
    );
}

#[test]
fn vwmacc_mf2_e16_basic() {
    // LMUL=Mf2, SEW=E16: VLMAX = 256/2/16 = 8 elements
    // EMUL_dest = 1, so vd is 1 register wide at E32 (2*SEW)
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E16, Vlmul::Mf2);
    for i in 0..4usize {
        // acc in vd at E32 width
        write_wide_elem(&mut state, VReg::V8, i, Vsew::E16, 100);
        write_elem(&mut state, VReg::V2, i, Vsew::E16, (i + 1) as u64);
        write_elem(&mut state, VReg::V4, i, Vsew::E16, 10);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        // 100 + (i+1) * 10
        assert_eq!(
            read_wide_elem(&state, VReg::V8, i, Vsew::E16),
            100 + (i + 1) as u64 * 10,
            "elem {i}"
        );
    }
}

// vwmaccsu

#[test]
fn vwmaccsu_vv_e8() {
    // vwmaccsu: vd[i] = vd[i] + sext(vs1[i]) * zext(vs2[i])
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::M1);
    write_wide_elem(&mut state, VReg::V8, 0, Vsew::E8, 0);
    write_wide_elem(&mut state, VReg::V8, 1, Vsew::E8, 0);
    // vs1=-1 signed
    write_elem(&mut state, VReg::V2, 0, Vsew::E8, 0xFF);
    // vs2=200 unsigned
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 200);
    // vs1=2
    write_elem(&mut state, VReg::V2, 1, Vsew::E8, 2);
    // vs2=200
    write_elem(&mut state, VReg::V4, 1, Vsew::E8, 200);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccsuVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 0 + (-1) * 200 = -200 as u16 = 0xFF38
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 0, Vsew::E8) as i16,
        -200i16
    );
    // 0 + 2 * 200 = 400
    assert_eq!(read_wide_elem(&state, VReg::V8, 1, Vsew::E8), 400u64);
}

// vwmaccus.vx: vd[i] = vd[i] + zext(rs1) * sext(vs2[i])
// rs1 is UNSIGNED, vs2 is SIGNED.

#[test]
fn vwmaccus_vx_e8() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::M1);
    write_wide_elem(&mut state, VReg::V8, 0, Vsew::E8, 0);
    write_wide_elem(&mut state, VReg::V8, 1, Vsew::E8, 0);
    // vs2=-1 (signed)
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 0xFF);
    // vs2=50 (signed positive)
    write_elem(&mut state, VReg::V4, 1, Vsew::E8, 50);
    // rs1=255 (unsigned)
    state.regs.write(Reg::A0, 255u64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccusVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 0 + zext(255) * sext(-1) = 255 * (-1) = -255 as i16
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 0, Vsew::E8) as i16,
        -255i16
    );
    // 0 + zext(255) * sext(50) = 255 * 50 = 12750
    assert_eq!(read_wide_elem(&state, VReg::V8, 1, Vsew::E8), 12750u64);
}

// vwmaccsu.vx: vd[i] = vd[i] + sext(rs1) * zext(vs2[i])
// rs1 is SIGNED, vs2 is UNSIGNED.

#[test]
fn vwmaccsu_vx_e8() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E8, Vlmul::M1);
    write_wide_elem(&mut state, VReg::V8, 0, Vsew::E8, 0);
    write_wide_elem(&mut state, VReg::V8, 1, Vsew::E8, 0);
    // vs2=200 (unsigned)
    write_elem(&mut state, VReg::V4, 0, Vsew::E8, 200);
    // vs2=50 (unsigned)
    write_elem(&mut state, VReg::V4, 1, Vsew::E8, 50);
    // rs1=0xFF stored in register; sign-extends from SEW (8 bits) to -1 signed
    state.regs.write(Reg::A0, 0xFFu64);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VwmaccsuVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // 0 + sext(0xFF=-1) * zext(200) = -1 * 200 = -200 as i16
    assert_eq!(
        read_wide_elem(&state, VReg::V8, 0, Vsew::E8) as i16,
        -200i16
    );
    // 0 + sext(0xFF=-1) * zext(50) = -1 * 50 = -50 as i16
    assert_eq!(read_wide_elem(&state, VReg::V8, 1, Vsew::E8) as i16, -50i16);
}

// common error paths

#[test]
fn vector_instructions_not_allowed() {
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M1);
    state.env.set_vector_allowed(false);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vtype_not_configured_is_illegal() {
    let mut state = initialize_state::<ZveXxMulDivInstruction<Reg<u64>>, _>([]);
    state.env.init_vector_csrs();
    // vtype left in illegal state (vill=1, no set_vtype called)
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vd_unaligned_is_illegal() {
    // M2 requires vd to be a multiple of 2; V3 is misaligned
    let mut state = setup(Vl::new(2).unwrap(), Vsew::E32, Vlmul::M2);
    let result = exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V3,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
    assert_matches!(result, Err(ExecutionError::IllegalInstruction { .. }));
}

#[test]
fn vmul_nonzero_vstart_is_illegal() {
    let mut state = setup(Vl::new(4).unwrap(), Vsew::E32, Vlmul::M1);
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i, Vsew::E32, 5);
        write_elem(&mut state, VReg::V4, i, Vsew::E32, 7);
        write_elem(&mut state, VReg::V8, i, Vsew::E32, 0xDEAD);
    }
    state.env.set_vstart(Vstart::from(2));
    assert_rejects_nonzero_vstart(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    );
}

#[test]
fn vl_zero_writes_nothing() {
    let mut state = setup(Vl::new(0).unwrap(), Vsew::E32, Vlmul::M1);
    write_elem(&mut state, VReg::V8, 0, Vsew::E32, 0xCAFE);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // Nothing written; vd undisturbed
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E32), 0xCAFE);
    // mark_vs_dirty still called
    assert_eq!(state.env.vs_dirty_count(), 1);
}

#[test]
fn widening_mul_illegal_for_sew64() {
    // Widening at SEW=64 would need a 128-bit EEW, which exceeds ELEN for every implementation
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    for instr in [
        ZveXxMulDivInstruction::VwmuluVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmulsuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    ] {
        let result = exec(&mut state, instr);
        assert_matches!(
            result,
            Err(ExecutionError::IllegalInstruction { .. }),
            "expected illegal for {instr:?}"
        );
    }
}

#[test]
fn widening_muladd_illegal_for_sew64() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    for instr in [
        ZveXxMulDivInstruction::VwmaccuVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmaccVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmaccsuVv {
            vd: VReg::V8,
            vs1: VReg::V2,
            vs2: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    ] {
        let result = exec(&mut state, instr);
        assert_matches!(
            result,
            Err(ExecutionError::IllegalInstruction { .. }),
            "expected illegal for {instr:?}"
        );
    }
}

#[test]
fn widening_vx_illegal_for_sew64() {
    // The `.vx` forms take the same widening path as the `.vv` forms; the EEW>ELEN check must not
    // be conditional on the implemented extension for any of them
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    state.regs.write(Reg::A0, 3u64);
    for instr in [
        ZveXxMulDivInstruction::VwmuluVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmulsuVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmulVx {
            vd: VReg::V8,
            vs2: VReg::V2,
            rs1: Reg::A0,
            vm: true,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmaccuVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmaccVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmaccsuVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
        ZveXxMulDivInstruction::VwmaccusVx {
            vd: VReg::V8,
            rs1: Reg::A0,
            vs2: VReg::V4,
            vm: true,
            rs2: Reg::Zero,
        },
    ] {
        let result = exec(&mut state, instr);
        assert_matches!(
            result,
            Err(ExecutionError::IllegalInstruction { .. }),
            "expected illegal for {instr:?}"
        );
    }
}

#[test]
fn vdivu_e64_div_by_zero() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E64, 12345);
    write_elem(&mut state, VReg::V4, 0, Vsew::E64, 0);
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivuVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E64), u64::MAX);
}

#[test]
fn vdiv_e64_signed_overflow() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E64, i64::MIN.cast_unsigned());
    write_elem(&mut state, VReg::V4, 0, Vsew::E64, (-1i64).cast_unsigned());
    exec(
        &mut state,
        ZveXxMulDivInstruction::VdivVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    // Spec §12.11: MIN / -1 = MIN
    assert_eq!(
        read_elem(&state, VReg::V8, 0, Vsew::E64),
        i64::MIN.cast_unsigned()
    );
}

#[test]
fn vrem_e64_signed_overflow_returns_zero() {
    let mut state = setup(Vl::new(1).unwrap(), Vsew::E64, Vlmul::M1);
    write_elem(&mut state, VReg::V2, 0, Vsew::E64, i64::MIN.cast_unsigned());
    write_elem(&mut state, VReg::V4, 0, Vsew::E64, (-1i64).cast_unsigned());
    exec(
        &mut state,
        ZveXxMulDivInstruction::VremVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: true,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    assert_eq!(read_elem(&state, VReg::V8, 0, Vsew::E64), 0);
}

#[test]
fn set_mask_bit_helper_works() {
    let mut state = setup(Vl::new(8).unwrap(), Vsew::E8, Vlmul::M1);
    // Verify the mask helper used in other tests is correct
    for i in 0..8 {
        set_mask_bit(&mut state, i, i % 2 == 0);
    }
    for i in 0..4usize {
        write_elem(&mut state, VReg::V2, i * 2, Vsew::E8, 10);
        write_elem(&mut state, VReg::V4, i * 2, Vsew::E8, 5);
        write_elem(&mut state, VReg::V2, i * 2 + 1, Vsew::E8, 99);
        write_elem(&mut state, VReg::V4, i * 2 + 1, Vsew::E8, 99);
        write_elem(&mut state, VReg::V8, i * 2, Vsew::E8, 0xAA);
        write_elem(&mut state, VReg::V8, i * 2 + 1, Vsew::E8, 0xBB);
    }
    exec(
        &mut state,
        ZveXxMulDivInstruction::VmulVv {
            vd: VReg::V8,
            vs2: VReg::V2,
            vs1: VReg::V4,
            vm: false,
            rs1: Reg::Zero,
            rs2: Reg::Zero,
        },
    )
    .unwrap();
    for i in 0..4usize {
        // Even elements (active): 10 * 5 = 50
        assert_eq!(
            read_elem(&state, VReg::V8, i * 2, Vsew::E8),
            50,
            "active elem {}",
            i * 2
        );
        // Odd elements (inactive): undisturbed
        assert_eq!(
            read_elem(&state, VReg::V8, i * 2 + 1, Vsew::E8),
            0xBB,
            "inactive elem {}",
            i * 2 + 1
        );
    }
}

#[test]
fn vwmacc_vd_must_not_overlap_sources() {
    // e8/m1: `vd` is a 2-register 16-bit group v8..v9 that is also read, so a source in its
    // highest-numbered part is not allowed, unlike for other widening instructions
    for vs2 in [VReg::V9, VReg::V4] {
        for instr in [
            ZveXxMulDivInstruction::VwmaccVv {
                vd: VReg::V8,
                vs1: VReg::V2,
                vs2,
                vm: true,
                rs1: Reg::Zero,
                rs2: Reg::Zero,
            },
            ZveXxMulDivInstruction::VwmaccVx {
                vd: VReg::V8,
                rs1: Reg::A0,
                vs2,
                vm: true,
                rs2: Reg::Zero,
            },
        ] {
            let mut state = setup(Vl::new(4).unwrap(), Vsew::E8, Vlmul::M1);
            let result = exec(&mut state, instr);
            if vs2 == VReg::V9 {
                assert_matches!(
                    result,
                    Err(ExecutionError::IllegalInstruction { .. }),
                    "{instr}"
                );
            } else {
                assert!(result.is_ok(), "{instr}");
            }
        }
    }
}
