#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 29 09:45:18 2019
# Process ID: 8484
# Current directory: C:/Users/周半仙/Desktop/计组/Computer_composition/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10412 C:\Users\周半仙\Desktop\计组\Computer_composition\CPU\CPU.xpr
# Log file: C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/vivado.log
# Journal file: C:/Users/周半仙/Desktop/计组/Computer_composition/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Vagary993/CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 744.992 ; gain = 91.781
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/AND32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol t01, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2458] undeclared symbol t1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:43]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:45]
INFO: [VRFC 10-2458] undeclared symbol t12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:46]
INFO: [VRFC 10-2458] undeclared symbol t21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:49]
INFO: [VRFC 10-2458] undeclared symbol t22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:50]
INFO: [VRFC 10-2458] undeclared symbol t23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:51]
INFO: [VRFC 10-2458] undeclared symbol t31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:54]
INFO: [VRFC 10-2458] undeclared symbol t32, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:55]
INFO: [VRFC 10-2458] undeclared symbol t33, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:56]
INFO: [VRFC 10-2458] undeclared symbol t34, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:57]
INFO: [VRFC 10-2458] undeclared symbol t3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:60]
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:61]
INFO: [VRFC 10-2458] undeclared symbol t0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2458] undeclared symbol s_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:26]
INFO: [VRFC 10-2458] undeclared symbol and_1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:27]
INFO: [VRFC 10-2458] undeclared symbol and_2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X1
INFO: [VRFC 10-2458] undeclared symbol d31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:28]
INFO: [VRFC 10-2458] undeclared symbol d30, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:29]
INFO: [VRFC 10-2458] undeclared symbol d29, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:30]
INFO: [VRFC 10-2458] undeclared symbol d28, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:31]
INFO: [VRFC 10-2458] undeclared symbol d27, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:32]
INFO: [VRFC 10-2458] undeclared symbol d26, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:33]
INFO: [VRFC 10-2458] undeclared symbol d25, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:34]
INFO: [VRFC 10-2458] undeclared symbol d24, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:35]
INFO: [VRFC 10-2458] undeclared symbol d23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:36]
INFO: [VRFC 10-2458] undeclared symbol d22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:37]
INFO: [VRFC 10-2458] undeclared symbol d21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:38]
INFO: [VRFC 10-2458] undeclared symbol d20, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:39]
INFO: [VRFC 10-2458] undeclared symbol d19, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:40]
INFO: [VRFC 10-2458] undeclared symbol d18, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:41]
INFO: [VRFC 10-2458] undeclared symbol d17, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:42]
INFO: [VRFC 10-2458] undeclared symbol d16, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:43]
INFO: [VRFC 10-2458] undeclared symbol d15, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:44]
INFO: [VRFC 10-2458] undeclared symbol d14, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:45]
INFO: [VRFC 10-2458] undeclared symbol d13, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:46]
INFO: [VRFC 10-2458] undeclared symbol d12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:47]
INFO: [VRFC 10-2458] undeclared symbol d11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:48]
INFO: [VRFC 10-2458] undeclared symbol d10, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:49]
INFO: [VRFC 10-2458] undeclared symbol d9, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:50]
INFO: [VRFC 10-2458] undeclared symbol d8, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:51]
INFO: [VRFC 10-2458] undeclared symbol d7, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:52]
INFO: [VRFC 10-2458] undeclared symbol d6, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:53]
INFO: [VRFC 10-2458] undeclared symbol d5, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:54]
INFO: [VRFC 10-2458] undeclared symbol d4, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:55]
INFO: [VRFC 10-2458] undeclared symbol d3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:56]
INFO: [VRFC 10-2458] undeclared symbol d2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:57]
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:58]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isZero
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 793.035 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INSTMEM
Compiling module xil_defaultlib.CONUNIT
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.DEC5T32E
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.D_FFEC
Compiling module xil_defaultlib.D_FFEC32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.MUX32X1
Compiling module xil_defaultlib.MUX32X32
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EXT16T32
Compiling module xil_defaultlib.SHIFTER32_L2
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.ADDSUB_32
Compiling module xil_defaultlib.AND32
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.isZero
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX4X32
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 29 09:47:09 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.555 ; gain = 17.789
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 29 09:47:09 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 793.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 838.664 ; gain = 45.629
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/cpu1/alu/Aluc}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 856.410 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 20:44:29 2019...
