ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB333:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32h7xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32h7xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32h7xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32h7xx_hal_msp.c ****   *
  18:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h7xx_hal_msp.c ****   */
  20:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h7xx_hal_msp.c **** 
  22:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h7xx_hal_msp.c **** 
  43:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_hal_msp.c **** 
  48:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_hal_msp.c **** 
  53:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h7xx_hal_msp.c **** 
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h7xx_hal_msp.c **** 
  62:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32h7xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32h7xx_hal_msp.c ****   */
  66:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 67 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 72 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 72 3 view .LVU2
  39              		.loc 1 72 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 72 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** 
  78:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 79 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE333:
  65              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_ADC_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_ADC_MspInit:
  73              	.LVL0:
  74              	.LFB334:
  80:Core/Src/stm32h7xx_hal_msp.c **** 
  81:Core/Src/stm32h7xx_hal_msp.c **** /**
  82:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32h7xx_hal_msp.c **** */
  87:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 88 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 40
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 88 1 is_stmt 0 view .LVU9
  80 0000 10B5     		push	{r4, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 4, -8
  84              		.cfi_offset 14, -4
  85 0002 8AB0     		sub	sp, sp, #40
  86              	.LCFI3:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 4


  87              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  88              		.loc 1 89 3 is_stmt 1 view .LVU10
  89              		.loc 1 89 20 is_stmt 0 view .LVU11
  90 0004 0023     		movs	r3, #0
  91 0006 0593     		str	r3, [sp, #20]
  92 0008 0693     		str	r3, [sp, #24]
  93 000a 0793     		str	r3, [sp, #28]
  94 000c 0893     		str	r3, [sp, #32]
  95 000e 0993     		str	r3, [sp, #36]
  90:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  96              		.loc 1 90 3 is_stmt 1 view .LVU12
  97              		.loc 1 90 10 is_stmt 0 view .LVU13
  98 0010 0368     		ldr	r3, [r0]
  99              		.loc 1 90 5 view .LVU14
 100 0012 274A     		ldr	r2, .L11
 101 0014 9342     		cmp	r3, r2
 102 0016 04D0     		beq	.L9
  91:Core/Src/stm32h7xx_hal_msp.c ****   {
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32h7xx_hal_msp.c **** 
  94:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
  97:Core/Src/stm32h7xx_hal_msp.c **** 
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 100:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ADC1_INP7
 102:Core/Src/stm32h7xx_hal_msp.c ****     PF12     ------> ADC1_INP6
 103:Core/Src/stm32h7xx_hal_msp.c ****     */
 104:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 105:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32h7xx_hal_msp.c **** 
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 113:Core/Src/stm32h7xx_hal_msp.c **** 
 114:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 117:Core/Src/stm32h7xx_hal_msp.c ****   }
 118:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 103              		.loc 1 118 8 is_stmt 1 view .LVU15
 104              		.loc 1 118 10 is_stmt 0 view .LVU16
 105 0018 264A     		ldr	r2, .L11+4
 106 001a 9342     		cmp	r3, r2
 107 001c 39D0     		beq	.L10
 108              	.LVL1:
 109              	.L5:
 119:Core/Src/stm32h7xx_hal_msp.c ****   {
 120:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 121:Core/Src/stm32h7xx_hal_msp.c **** 
 122:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 5


 123:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 124:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 125:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 126:Core/Src/stm32h7xx_hal_msp.c **** 
 127:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 128:Core/Src/stm32h7xx_hal_msp.c ****   }
 129:Core/Src/stm32h7xx_hal_msp.c **** 
 130:Core/Src/stm32h7xx_hal_msp.c **** }
 110              		.loc 1 130 1 view .LVU17
 111 001e 0AB0     		add	sp, sp, #40
 112              	.LCFI4:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 8
 115              		@ sp needed
 116 0020 10BD     		pop	{r4, pc}
 117              	.LVL2:
 118              	.L9:
 119              	.LCFI5:
 120              		.cfi_restore_state
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 121              		.loc 1 96 5 is_stmt 1 view .LVU18
 122              	.LBB3:
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 123              		.loc 1 96 5 view .LVU19
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 124              		.loc 1 96 5 view .LVU20
 125 0022 254B     		ldr	r3, .L11+8
 126 0024 D3F8D820 		ldr	r2, [r3, #216]
 127 0028 42F02002 		orr	r2, r2, #32
 128 002c C3F8D820 		str	r2, [r3, #216]
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 129              		.loc 1 96 5 view .LVU21
 130 0030 D3F8D820 		ldr	r2, [r3, #216]
 131 0034 02F02002 		and	r2, r2, #32
 132 0038 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 133              		.loc 1 96 5 view .LVU22
 134 003a 019A     		ldr	r2, [sp, #4]
 135              	.LBE3:
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 136              		.loc 1 96 5 view .LVU23
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 137              		.loc 1 98 5 view .LVU24
 138              	.LBB4:
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 139              		.loc 1 98 5 view .LVU25
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 140              		.loc 1 98 5 view .LVU26
 141 003c D3F8E020 		ldr	r2, [r3, #224]
 142 0040 42F00102 		orr	r2, r2, #1
 143 0044 C3F8E020 		str	r2, [r3, #224]
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 144              		.loc 1 98 5 view .LVU27
 145 0048 D3F8E020 		ldr	r2, [r3, #224]
 146 004c 02F00102 		and	r2, r2, #1
 147 0050 0292     		str	r2, [sp, #8]
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 6


 148              		.loc 1 98 5 view .LVU28
 149 0052 029A     		ldr	r2, [sp, #8]
 150              	.LBE4:
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 151              		.loc 1 98 5 view .LVU29
  99:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 152              		.loc 1 99 5 view .LVU30
 153              	.LBB5:
  99:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154              		.loc 1 99 5 view .LVU31
  99:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 99 5 view .LVU32
 156 0054 D3F8E020 		ldr	r2, [r3, #224]
 157 0058 42F02002 		orr	r2, r2, #32
 158 005c C3F8E020 		str	r2, [r3, #224]
  99:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 99 5 view .LVU33
 160 0060 D3F8E030 		ldr	r3, [r3, #224]
 161 0064 03F02003 		and	r3, r3, #32
 162 0068 0393     		str	r3, [sp, #12]
  99:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 99 5 view .LVU34
 164 006a 039B     		ldr	r3, [sp, #12]
 165              	.LBE5:
  99:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 99 5 view .LVU35
 104:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 167              		.loc 1 104 5 view .LVU36
 104:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 168              		.loc 1 104 25 is_stmt 0 view .LVU37
 169 006c 8023     		movs	r3, #128
 170 006e 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 105 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 105 26 is_stmt 0 view .LVU39
 173 0070 0324     		movs	r4, #3
 174 0072 0694     		str	r4, [sp, #24]
 106:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175              		.loc 1 106 5 is_stmt 1 view .LVU40
 107:Core/Src/stm32h7xx_hal_msp.c **** 
 176              		.loc 1 107 5 view .LVU41
 177 0074 05A9     		add	r1, sp, #20
 178 0076 1148     		ldr	r0, .L11+12
 179              	.LVL3:
 107:Core/Src/stm32h7xx_hal_msp.c **** 
 180              		.loc 1 107 5 is_stmt 0 view .LVU42
 181 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL4:
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 183              		.loc 1 109 5 is_stmt 1 view .LVU43
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 184              		.loc 1 109 25 is_stmt 0 view .LVU44
 185 007c 4FF48053 		mov	r3, #4096
 186 0080 0593     		str	r3, [sp, #20]
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 110 5 is_stmt 1 view .LVU45
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 7


 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 110 26 is_stmt 0 view .LVU46
 189 0082 0694     		str	r4, [sp, #24]
 111:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 190              		.loc 1 111 5 is_stmt 1 view .LVU47
 111:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 191              		.loc 1 111 26 is_stmt 0 view .LVU48
 192 0084 0023     		movs	r3, #0
 193 0086 0793     		str	r3, [sp, #28]
 112:Core/Src/stm32h7xx_hal_msp.c **** 
 194              		.loc 1 112 5 is_stmt 1 view .LVU49
 195 0088 05A9     		add	r1, sp, #20
 196 008a 0D48     		ldr	r0, .L11+16
 197 008c FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL5:
 199 0090 C5E7     		b	.L5
 200              	.LVL6:
 201              	.L10:
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 202              		.loc 1 124 5 view .LVU50
 203              	.LBB6:
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 204              		.loc 1 124 5 view .LVU51
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 205              		.loc 1 124 5 view .LVU52
 206 0092 094B     		ldr	r3, .L11+8
 207 0094 D3F8E020 		ldr	r2, [r3, #224]
 208 0098 42F08072 		orr	r2, r2, #16777216
 209 009c C3F8E020 		str	r2, [r3, #224]
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 210              		.loc 1 124 5 view .LVU53
 211 00a0 D3F8E030 		ldr	r3, [r3, #224]
 212 00a4 03F08073 		and	r3, r3, #16777216
 213 00a8 0493     		str	r3, [sp, #16]
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 214              		.loc 1 124 5 view .LVU54
 215 00aa 049B     		ldr	r3, [sp, #16]
 216              	.LBE6:
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 217              		.loc 1 124 5 view .LVU55
 218              		.loc 1 130 1 is_stmt 0 view .LVU56
 219 00ac B7E7     		b	.L5
 220              	.L12:
 221 00ae 00BF     		.align	2
 222              	.L11:
 223 00b0 00200240 		.word	1073881088
 224 00b4 00600258 		.word	1476550656
 225 00b8 00440258 		.word	1476543488
 226 00bc 00000258 		.word	1476526080
 227 00c0 00140258 		.word	1476531200
 228              		.cfi_endproc
 229              	.LFE334:
 231              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 232              		.align	1
 233              		.global	HAL_ADC_MspDeInit
 234              		.syntax unified
 235              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 8


 236              		.thumb_func
 238              	HAL_ADC_MspDeInit:
 239              	.LVL7:
 240              	.LFB335:
 131:Core/Src/stm32h7xx_hal_msp.c **** 
 132:Core/Src/stm32h7xx_hal_msp.c **** /**
 133:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 134:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 135:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 136:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32h7xx_hal_msp.c **** */
 138:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 139:Core/Src/stm32h7xx_hal_msp.c **** {
 241              		.loc 1 139 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		.loc 1 139 1 is_stmt 0 view .LVU58
 246 0000 08B5     		push	{r3, lr}
 247              	.LCFI6:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 3, -8
 250              		.cfi_offset 14, -4
 140:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 251              		.loc 1 140 3 is_stmt 1 view .LVU59
 252              		.loc 1 140 10 is_stmt 0 view .LVU60
 253 0002 0368     		ldr	r3, [r0]
 254              		.loc 1 140 5 view .LVU61
 255 0004 104A     		ldr	r2, .L19
 256 0006 9342     		cmp	r3, r2
 257 0008 03D0     		beq	.L17
 141:Core/Src/stm32h7xx_hal_msp.c ****   {
 142:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 144:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 145:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ADC1_INP7
 150:Core/Src/stm32h7xx_hal_msp.c ****     PF12     ------> ADC1_INP6
 151:Core/Src/stm32h7xx_hal_msp.c ****     */
 152:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 153:Core/Src/stm32h7xx_hal_msp.c **** 
 154:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_12);
 155:Core/Src/stm32h7xx_hal_msp.c **** 
 156:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 157:Core/Src/stm32h7xx_hal_msp.c **** 
 158:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 159:Core/Src/stm32h7xx_hal_msp.c ****   }
 160:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 258              		.loc 1 160 8 is_stmt 1 view .LVU62
 259              		.loc 1 160 10 is_stmt 0 view .LVU63
 260 000a 104A     		ldr	r2, .L19+4
 261 000c 9342     		cmp	r3, r2
 262 000e 11D0     		beq	.L18
 263              	.LVL8:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 9


 264              	.L13:
 161:Core/Src/stm32h7xx_hal_msp.c ****   {
 162:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 163:Core/Src/stm32h7xx_hal_msp.c **** 
 164:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 165:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 166:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 167:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 168:Core/Src/stm32h7xx_hal_msp.c **** 
 169:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 170:Core/Src/stm32h7xx_hal_msp.c ****   }
 171:Core/Src/stm32h7xx_hal_msp.c **** 
 172:Core/Src/stm32h7xx_hal_msp.c **** }
 265              		.loc 1 172 1 view .LVU64
 266 0010 08BD     		pop	{r3, pc}
 267              	.LVL9:
 268              	.L17:
 146:Core/Src/stm32h7xx_hal_msp.c **** 
 269              		.loc 1 146 5 is_stmt 1 view .LVU65
 270 0012 0F4A     		ldr	r2, .L19+8
 271 0014 D2F8D830 		ldr	r3, [r2, #216]
 272 0018 23F02003 		bic	r3, r3, #32
 273 001c C2F8D830 		str	r3, [r2, #216]
 152:Core/Src/stm32h7xx_hal_msp.c **** 
 274              		.loc 1 152 5 view .LVU66
 275 0020 8021     		movs	r1, #128
 276 0022 0C48     		ldr	r0, .L19+12
 277              	.LVL10:
 152:Core/Src/stm32h7xx_hal_msp.c **** 
 278              		.loc 1 152 5 is_stmt 0 view .LVU67
 279 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 280              	.LVL11:
 154:Core/Src/stm32h7xx_hal_msp.c **** 
 281              		.loc 1 154 5 is_stmt 1 view .LVU68
 282 0028 4FF48051 		mov	r1, #4096
 283 002c 0A48     		ldr	r0, .L19+16
 284 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 285              	.LVL12:
 286 0032 EDE7     		b	.L13
 287              	.LVL13:
 288              	.L18:
 166:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 289              		.loc 1 166 5 view .LVU69
 290 0034 A2F5E052 		sub	r2, r2, #7168
 291 0038 D2F8E030 		ldr	r3, [r2, #224]
 292 003c 23F08073 		bic	r3, r3, #16777216
 293 0040 C2F8E030 		str	r3, [r2, #224]
 294              		.loc 1 172 1 is_stmt 0 view .LVU70
 295 0044 E4E7     		b	.L13
 296              	.L20:
 297 0046 00BF     		.align	2
 298              	.L19:
 299 0048 00200240 		.word	1073881088
 300 004c 00600258 		.word	1476550656
 301 0050 00440258 		.word	1476543488
 302 0054 00000258 		.word	1476526080
 303 0058 00140258 		.word	1476531200
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 10


 304              		.cfi_endproc
 305              	.LFE335:
 307              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 308              		.align	1
 309              		.global	HAL_FDCAN_MspInit
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	HAL_FDCAN_MspInit:
 315              	.LVL14:
 316              	.LFB336:
 173:Core/Src/stm32h7xx_hal_msp.c **** 
 174:Core/Src/stm32h7xx_hal_msp.c **** static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;
 175:Core/Src/stm32h7xx_hal_msp.c **** 
 176:Core/Src/stm32h7xx_hal_msp.c **** /**
 177:Core/Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP Initialization
 178:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 179:Core/Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 180:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 181:Core/Src/stm32h7xx_hal_msp.c **** */
 182:Core/Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
 183:Core/Src/stm32h7xx_hal_msp.c **** {
 317              		.loc 1 183 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 40
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		.loc 1 183 1 is_stmt 0 view .LVU72
 322 0000 00B5     		push	{lr}
 323              	.LCFI7:
 324              		.cfi_def_cfa_offset 4
 325              		.cfi_offset 14, -4
 326 0002 8BB0     		sub	sp, sp, #44
 327              	.LCFI8:
 328              		.cfi_def_cfa_offset 48
 184:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 329              		.loc 1 184 3 is_stmt 1 view .LVU73
 330              		.loc 1 184 20 is_stmt 0 view .LVU74
 331 0004 0023     		movs	r3, #0
 332 0006 0593     		str	r3, [sp, #20]
 333 0008 0693     		str	r3, [sp, #24]
 334 000a 0793     		str	r3, [sp, #28]
 335 000c 0893     		str	r3, [sp, #32]
 336 000e 0993     		str	r3, [sp, #36]
 185:Core/Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 337              		.loc 1 185 3 is_stmt 1 view .LVU75
 338              		.loc 1 185 12 is_stmt 0 view .LVU76
 339 0010 0368     		ldr	r3, [r0]
 340              		.loc 1 185 5 view .LVU77
 341 0012 354A     		ldr	r2, .L31
 342 0014 9342     		cmp	r3, r2
 343 0016 05D0     		beq	.L27
 186:Core/Src/stm32h7xx_hal_msp.c ****   {
 187:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
 188:Core/Src/stm32h7xx_hal_msp.c **** 
 189:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 0 */
 190:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 191:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED++;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 11


 192:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 193:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 194:Core/Src/stm32h7xx_hal_msp.c ****     }
 195:Core/Src/stm32h7xx_hal_msp.c **** 
 196:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 197:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 198:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 199:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 200:Core/Src/stm32h7xx_hal_msp.c ****     */
 201:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 202:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 203:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 204:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 206:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207:Core/Src/stm32h7xx_hal_msp.c **** 
 208:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 209:Core/Src/stm32h7xx_hal_msp.c **** 
 210:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 211:Core/Src/stm32h7xx_hal_msp.c ****   }
 212:Core/Src/stm32h7xx_hal_msp.c ****   else if(hfdcan->Instance==FDCAN2)
 344              		.loc 1 212 8 is_stmt 1 view .LVU78
 345              		.loc 1 212 10 is_stmt 0 view .LVU79
 346 0018 344A     		ldr	r2, .L31+4
 347 001a 9342     		cmp	r3, r2
 348 001c 33D0     		beq	.L28
 349              	.LVL15:
 350              	.L21:
 213:Core/Src/stm32h7xx_hal_msp.c ****   {
 214:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspInit 0 */
 215:Core/Src/stm32h7xx_hal_msp.c **** 
 216:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspInit 0 */
 217:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 218:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED++;
 219:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 220:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 221:Core/Src/stm32h7xx_hal_msp.c ****     }
 222:Core/Src/stm32h7xx_hal_msp.c **** 
 223:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 224:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 225:Core/Src/stm32h7xx_hal_msp.c ****     PB12     ------> FDCAN2_RX
 226:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> FDCAN2_TX
 227:Core/Src/stm32h7xx_hal_msp.c ****     */
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 231:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 232:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 233:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 234:Core/Src/stm32h7xx_hal_msp.c **** 
 235:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspInit 1 */
 236:Core/Src/stm32h7xx_hal_msp.c **** 
 237:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspInit 1 */
 238:Core/Src/stm32h7xx_hal_msp.c ****   }
 239:Core/Src/stm32h7xx_hal_msp.c **** 
 240:Core/Src/stm32h7xx_hal_msp.c **** }
 351              		.loc 1 240 1 view .LVU80
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 12


 352 001e 0BB0     		add	sp, sp, #44
 353              	.LCFI9:
 354              		.cfi_remember_state
 355              		.cfi_def_cfa_offset 4
 356              		@ sp needed
 357 0020 5DF804FB 		ldr	pc, [sp], #4
 358              	.LVL16:
 359              	.L27:
 360              	.LCFI10:
 361              		.cfi_restore_state
 191:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 362              		.loc 1 191 5 is_stmt 1 view .LVU81
 191:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 363              		.loc 1 191 30 is_stmt 0 view .LVU82
 364 0024 324A     		ldr	r2, .L31+8
 365 0026 1368     		ldr	r3, [r2]
 366 0028 0133     		adds	r3, r3, #1
 367 002a 1360     		str	r3, [r2]
 192:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 368              		.loc 1 192 5 is_stmt 1 view .LVU83
 192:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 369              		.loc 1 192 7 is_stmt 0 view .LVU84
 370 002c 012B     		cmp	r3, #1
 371 002e 1CD0     		beq	.L29
 372              	.L23:
 193:Core/Src/stm32h7xx_hal_msp.c ****     }
 373              		.loc 1 193 7 is_stmt 1 discriminator 1 view .LVU85
 196:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 374              		.loc 1 196 5 discriminator 1 view .LVU86
 375              	.LBB7:
 196:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 376              		.loc 1 196 5 discriminator 1 view .LVU87
 196:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 377              		.loc 1 196 5 discriminator 1 view .LVU88
 378 0030 304B     		ldr	r3, .L31+12
 379 0032 D3F8E020 		ldr	r2, [r3, #224]
 380 0036 42F00102 		orr	r2, r2, #1
 381 003a C3F8E020 		str	r2, [r3, #224]
 196:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 382              		.loc 1 196 5 discriminator 1 view .LVU89
 383 003e D3F8E030 		ldr	r3, [r3, #224]
 384 0042 03F00103 		and	r3, r3, #1
 385 0046 0293     		str	r3, [sp, #8]
 196:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 386              		.loc 1 196 5 discriminator 1 view .LVU90
 387 0048 029B     		ldr	r3, [sp, #8]
 388              	.LBE7:
 196:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 389              		.loc 1 196 5 discriminator 1 view .LVU91
 201:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 390              		.loc 1 201 5 discriminator 1 view .LVU92
 201:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391              		.loc 1 201 25 is_stmt 0 discriminator 1 view .LVU93
 392 004a 4FF4C053 		mov	r3, #6144
 393 004e 0593     		str	r3, [sp, #20]
 202:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 394              		.loc 1 202 5 is_stmt 1 discriminator 1 view .LVU94
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 13


 202:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 395              		.loc 1 202 26 is_stmt 0 discriminator 1 view .LVU95
 396 0050 0223     		movs	r3, #2
 397 0052 0693     		str	r3, [sp, #24]
 203:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 398              		.loc 1 203 5 is_stmt 1 discriminator 1 view .LVU96
 203:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 399              		.loc 1 203 26 is_stmt 0 discriminator 1 view .LVU97
 400 0054 0123     		movs	r3, #1
 401 0056 0793     		str	r3, [sp, #28]
 204:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 402              		.loc 1 204 5 is_stmt 1 discriminator 1 view .LVU98
 204:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 403              		.loc 1 204 27 is_stmt 0 discriminator 1 view .LVU99
 404 0058 0323     		movs	r3, #3
 405 005a 0893     		str	r3, [sp, #32]
 205:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 406              		.loc 1 205 5 is_stmt 1 discriminator 1 view .LVU100
 205:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 407              		.loc 1 205 31 is_stmt 0 discriminator 1 view .LVU101
 408 005c 0923     		movs	r3, #9
 409 005e 0993     		str	r3, [sp, #36]
 206:Core/Src/stm32h7xx_hal_msp.c **** 
 410              		.loc 1 206 5 is_stmt 1 discriminator 1 view .LVU102
 411 0060 05A9     		add	r1, sp, #20
 412 0062 2548     		ldr	r0, .L31+16
 413              	.LVL17:
 206:Core/Src/stm32h7xx_hal_msp.c **** 
 414              		.loc 1 206 5 is_stmt 0 discriminator 1 view .LVU103
 415 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 416              	.LVL18:
 417 0068 D9E7     		b	.L21
 418              	.LVL19:
 419              	.L29:
 193:Core/Src/stm32h7xx_hal_msp.c ****     }
 420              		.loc 1 193 7 is_stmt 1 view .LVU104
 421              	.LBB8:
 193:Core/Src/stm32h7xx_hal_msp.c ****     }
 422              		.loc 1 193 7 view .LVU105
 193:Core/Src/stm32h7xx_hal_msp.c ****     }
 423              		.loc 1 193 7 view .LVU106
 424 006a 224B     		ldr	r3, .L31+12
 425 006c D3F8EC20 		ldr	r2, [r3, #236]
 426 0070 42F48072 		orr	r2, r2, #256
 427 0074 C3F8EC20 		str	r2, [r3, #236]
 193:Core/Src/stm32h7xx_hal_msp.c ****     }
 428              		.loc 1 193 7 view .LVU107
 429 0078 D3F8EC30 		ldr	r3, [r3, #236]
 430 007c 03F48073 		and	r3, r3, #256
 431 0080 0193     		str	r3, [sp, #4]
 193:Core/Src/stm32h7xx_hal_msp.c ****     }
 432              		.loc 1 193 7 view .LVU108
 433 0082 019B     		ldr	r3, [sp, #4]
 434 0084 D4E7     		b	.L23
 435              	.L28:
 436              	.LBE8:
 218:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 14


 437              		.loc 1 218 5 view .LVU109
 218:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 438              		.loc 1 218 30 is_stmt 0 view .LVU110
 439 0086 1A4A     		ldr	r2, .L31+8
 440 0088 1368     		ldr	r3, [r2]
 441 008a 0133     		adds	r3, r3, #1
 442 008c 1360     		str	r3, [r2]
 219:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 443              		.loc 1 219 5 is_stmt 1 view .LVU111
 219:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 444              		.loc 1 219 7 is_stmt 0 view .LVU112
 445 008e 012B     		cmp	r3, #1
 446 0090 1CD0     		beq	.L30
 447              	.L25:
 220:Core/Src/stm32h7xx_hal_msp.c ****     }
 448              		.loc 1 220 7 is_stmt 1 discriminator 1 view .LVU113
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 449              		.loc 1 223 5 discriminator 1 view .LVU114
 450              	.LBB9:
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 451              		.loc 1 223 5 discriminator 1 view .LVU115
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 452              		.loc 1 223 5 discriminator 1 view .LVU116
 453 0092 184B     		ldr	r3, .L31+12
 454 0094 D3F8E020 		ldr	r2, [r3, #224]
 455 0098 42F00202 		orr	r2, r2, #2
 456 009c C3F8E020 		str	r2, [r3, #224]
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 457              		.loc 1 223 5 discriminator 1 view .LVU117
 458 00a0 D3F8E030 		ldr	r3, [r3, #224]
 459 00a4 03F00203 		and	r3, r3, #2
 460 00a8 0493     		str	r3, [sp, #16]
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 461              		.loc 1 223 5 discriminator 1 view .LVU118
 462 00aa 049B     		ldr	r3, [sp, #16]
 463              	.LBE9:
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 464              		.loc 1 223 5 discriminator 1 view .LVU119
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 465              		.loc 1 228 5 discriminator 1 view .LVU120
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466              		.loc 1 228 25 is_stmt 0 discriminator 1 view .LVU121
 467 00ac 4FF44053 		mov	r3, #12288
 468 00b0 0593     		str	r3, [sp, #20]
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 469              		.loc 1 229 5 is_stmt 1 discriminator 1 view .LVU122
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 470              		.loc 1 229 26 is_stmt 0 discriminator 1 view .LVU123
 471 00b2 0223     		movs	r3, #2
 472 00b4 0693     		str	r3, [sp, #24]
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 473              		.loc 1 230 5 is_stmt 1 discriminator 1 view .LVU124
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 474              		.loc 1 230 26 is_stmt 0 discriminator 1 view .LVU125
 475 00b6 0123     		movs	r3, #1
 476 00b8 0793     		str	r3, [sp, #28]
 231:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 15


 477              		.loc 1 231 5 is_stmt 1 discriminator 1 view .LVU126
 231:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 478              		.loc 1 231 27 is_stmt 0 discriminator 1 view .LVU127
 479 00ba 0323     		movs	r3, #3
 480 00bc 0893     		str	r3, [sp, #32]
 232:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 481              		.loc 1 232 5 is_stmt 1 discriminator 1 view .LVU128
 232:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 482              		.loc 1 232 31 is_stmt 0 discriminator 1 view .LVU129
 483 00be 0923     		movs	r3, #9
 484 00c0 0993     		str	r3, [sp, #36]
 233:Core/Src/stm32h7xx_hal_msp.c **** 
 485              		.loc 1 233 5 is_stmt 1 discriminator 1 view .LVU130
 486 00c2 05A9     		add	r1, sp, #20
 487 00c4 0D48     		ldr	r0, .L31+20
 488              	.LVL20:
 233:Core/Src/stm32h7xx_hal_msp.c **** 
 489              		.loc 1 233 5 is_stmt 0 discriminator 1 view .LVU131
 490 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 491              	.LVL21:
 492              		.loc 1 240 1 discriminator 1 view .LVU132
 493 00ca A8E7     		b	.L21
 494              	.LVL22:
 495              	.L30:
 220:Core/Src/stm32h7xx_hal_msp.c ****     }
 496              		.loc 1 220 7 is_stmt 1 view .LVU133
 497              	.LBB10:
 220:Core/Src/stm32h7xx_hal_msp.c ****     }
 498              		.loc 1 220 7 view .LVU134
 220:Core/Src/stm32h7xx_hal_msp.c ****     }
 499              		.loc 1 220 7 view .LVU135
 500 00cc 094B     		ldr	r3, .L31+12
 501 00ce D3F8EC20 		ldr	r2, [r3, #236]
 502 00d2 42F48072 		orr	r2, r2, #256
 503 00d6 C3F8EC20 		str	r2, [r3, #236]
 220:Core/Src/stm32h7xx_hal_msp.c ****     }
 504              		.loc 1 220 7 view .LVU136
 505 00da D3F8EC30 		ldr	r3, [r3, #236]
 506 00de 03F48073 		and	r3, r3, #256
 507 00e2 0393     		str	r3, [sp, #12]
 220:Core/Src/stm32h7xx_hal_msp.c ****     }
 508              		.loc 1 220 7 view .LVU137
 509 00e4 039B     		ldr	r3, [sp, #12]
 510 00e6 D4E7     		b	.L25
 511              	.L32:
 512              		.align	2
 513              	.L31:
 514 00e8 00A00040 		.word	1073782784
 515 00ec 00A40040 		.word	1073783808
 516 00f0 00000000 		.word	.LANCHOR0
 517 00f4 00440258 		.word	1476543488
 518 00f8 00000258 		.word	1476526080
 519 00fc 00040258 		.word	1476527104
 520              	.LBE10:
 521              		.cfi_endproc
 522              	.LFE336:
 524              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 16


 525              		.align	1
 526              		.global	HAL_FDCAN_MspDeInit
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 531              	HAL_FDCAN_MspDeInit:
 532              	.LVL23:
 533              	.LFB337:
 241:Core/Src/stm32h7xx_hal_msp.c **** 
 242:Core/Src/stm32h7xx_hal_msp.c **** /**
 243:Core/Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 244:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 245:Core/Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 246:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 247:Core/Src/stm32h7xx_hal_msp.c **** */
 248:Core/Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 249:Core/Src/stm32h7xx_hal_msp.c **** {
 534              		.loc 1 249 1 view -0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 0
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538              		.loc 1 249 1 is_stmt 0 view .LVU139
 539 0000 08B5     		push	{r3, lr}
 540              	.LCFI11:
 541              		.cfi_def_cfa_offset 8
 542              		.cfi_offset 3, -8
 543              		.cfi_offset 14, -4
 250:Core/Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 544              		.loc 1 250 3 is_stmt 1 view .LVU140
 545              		.loc 1 250 12 is_stmt 0 view .LVU141
 546 0002 0368     		ldr	r3, [r0]
 547              		.loc 1 250 5 view .LVU142
 548 0004 154A     		ldr	r2, .L41
 549 0006 9342     		cmp	r3, r2
 550 0008 03D0     		beq	.L39
 251:Core/Src/stm32h7xx_hal_msp.c ****   {
 252:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 254:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 255:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 256:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED--;
 257:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 258:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 259:Core/Src/stm32h7xx_hal_msp.c ****     }
 260:Core/Src/stm32h7xx_hal_msp.c **** 
 261:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 262:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 263:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 264:Core/Src/stm32h7xx_hal_msp.c ****     */
 265:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 266:Core/Src/stm32h7xx_hal_msp.c **** 
 267:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 268:Core/Src/stm32h7xx_hal_msp.c **** 
 269:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 270:Core/Src/stm32h7xx_hal_msp.c ****   }
 271:Core/Src/stm32h7xx_hal_msp.c ****   else if(hfdcan->Instance==FDCAN2)
 551              		.loc 1 271 8 is_stmt 1 view .LVU143
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 17


 552              		.loc 1 271 10 is_stmt 0 view .LVU144
 553 000a 154A     		ldr	r2, .L41+4
 554 000c 9342     		cmp	r3, r2
 555 000e 12D0     		beq	.L40
 556              	.LVL24:
 557              	.L33:
 272:Core/Src/stm32h7xx_hal_msp.c ****   {
 273:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 0 */
 274:Core/Src/stm32h7xx_hal_msp.c **** 
 275:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspDeInit 0 */
 276:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 277:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED--;
 278:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 279:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 280:Core/Src/stm32h7xx_hal_msp.c ****     }
 281:Core/Src/stm32h7xx_hal_msp.c **** 
 282:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 283:Core/Src/stm32h7xx_hal_msp.c ****     PB12     ------> FDCAN2_RX
 284:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> FDCAN2_TX
 285:Core/Src/stm32h7xx_hal_msp.c ****     */
 286:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 287:Core/Src/stm32h7xx_hal_msp.c **** 
 288:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 1 */
 289:Core/Src/stm32h7xx_hal_msp.c **** 
 290:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspDeInit 1 */
 291:Core/Src/stm32h7xx_hal_msp.c ****   }
 292:Core/Src/stm32h7xx_hal_msp.c **** 
 293:Core/Src/stm32h7xx_hal_msp.c **** }
 558              		.loc 1 293 1 view .LVU145
 559 0010 08BD     		pop	{r3, pc}
 560              	.LVL25:
 561              	.L39:
 256:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 562              		.loc 1 256 5 is_stmt 1 view .LVU146
 256:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 563              		.loc 1 256 30 is_stmt 0 view .LVU147
 564 0012 144A     		ldr	r2, .L41+8
 565 0014 1368     		ldr	r3, [r2]
 566 0016 013B     		subs	r3, r3, #1
 567 0018 1360     		str	r3, [r2]
 257:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 568              		.loc 1 257 5 is_stmt 1 view .LVU148
 257:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 569              		.loc 1 257 7 is_stmt 0 view .LVU149
 570 001a 33B9     		cbnz	r3, .L35
 258:Core/Src/stm32h7xx_hal_msp.c ****     }
 571              		.loc 1 258 7 is_stmt 1 view .LVU150
 572 001c 124A     		ldr	r2, .L41+12
 573 001e D2F8EC30 		ldr	r3, [r2, #236]
 574 0022 23F48073 		bic	r3, r3, #256
 575 0026 C2F8EC30 		str	r3, [r2, #236]
 576              	.L35:
 265:Core/Src/stm32h7xx_hal_msp.c **** 
 577              		.loc 1 265 5 view .LVU151
 578 002a 4FF4C051 		mov	r1, #6144
 579 002e 0F48     		ldr	r0, .L41+16
 580              	.LVL26:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 18


 265:Core/Src/stm32h7xx_hal_msp.c **** 
 581              		.loc 1 265 5 is_stmt 0 view .LVU152
 582 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 583              	.LVL27:
 584 0034 ECE7     		b	.L33
 585              	.LVL28:
 586              	.L40:
 277:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 587              		.loc 1 277 5 is_stmt 1 view .LVU153
 277:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 588              		.loc 1 277 30 is_stmt 0 view .LVU154
 589 0036 0B4A     		ldr	r2, .L41+8
 590 0038 1368     		ldr	r3, [r2]
 591 003a 013B     		subs	r3, r3, #1
 592 003c 1360     		str	r3, [r2]
 278:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 593              		.loc 1 278 5 is_stmt 1 view .LVU155
 278:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 594              		.loc 1 278 7 is_stmt 0 view .LVU156
 595 003e 33B9     		cbnz	r3, .L37
 279:Core/Src/stm32h7xx_hal_msp.c ****     }
 596              		.loc 1 279 7 is_stmt 1 view .LVU157
 597 0040 094A     		ldr	r2, .L41+12
 598 0042 D2F8EC30 		ldr	r3, [r2, #236]
 599 0046 23F48073 		bic	r3, r3, #256
 600 004a C2F8EC30 		str	r3, [r2, #236]
 601              	.L37:
 286:Core/Src/stm32h7xx_hal_msp.c **** 
 602              		.loc 1 286 5 view .LVU158
 603 004e 4FF44051 		mov	r1, #12288
 604 0052 0748     		ldr	r0, .L41+20
 605              	.LVL29:
 286:Core/Src/stm32h7xx_hal_msp.c **** 
 606              		.loc 1 286 5 is_stmt 0 view .LVU159
 607 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 608              	.LVL30:
 609              		.loc 1 293 1 view .LVU160
 610 0058 DAE7     		b	.L33
 611              	.L42:
 612 005a 00BF     		.align	2
 613              	.L41:
 614 005c 00A00040 		.word	1073782784
 615 0060 00A40040 		.word	1073783808
 616 0064 00000000 		.word	.LANCHOR0
 617 0068 00440258 		.word	1476543488
 618 006c 00000258 		.word	1476526080
 619 0070 00040258 		.word	1476527104
 620              		.cfi_endproc
 621              	.LFE337:
 623              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 624              		.align	1
 625              		.global	HAL_I2C_MspInit
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 630              	HAL_I2C_MspInit:
 631              	.LVL31:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 19


 632              	.LFB338:
 294:Core/Src/stm32h7xx_hal_msp.c **** 
 295:Core/Src/stm32h7xx_hal_msp.c **** /**
 296:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP Initialization
 297:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 298:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 299:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 300:Core/Src/stm32h7xx_hal_msp.c **** */
 301:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 302:Core/Src/stm32h7xx_hal_msp.c **** {
 633              		.loc 1 302 1 is_stmt 1 view -0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 224
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		.loc 1 302 1 is_stmt 0 view .LVU162
 638 0000 10B5     		push	{r4, lr}
 639              	.LCFI12:
 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 4, -8
 642              		.cfi_offset 14, -4
 643 0002 B8B0     		sub	sp, sp, #224
 644              	.LCFI13:
 645              		.cfi_def_cfa_offset 232
 646 0004 0446     		mov	r4, r0
 303:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 647              		.loc 1 303 3 is_stmt 1 view .LVU163
 648              		.loc 1 303 20 is_stmt 0 view .LVU164
 649 0006 0021     		movs	r1, #0
 650 0008 3391     		str	r1, [sp, #204]
 651 000a 3491     		str	r1, [sp, #208]
 652 000c 3591     		str	r1, [sp, #212]
 653 000e 3691     		str	r1, [sp, #216]
 654 0010 3791     		str	r1, [sp, #220]
 304:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 655              		.loc 1 304 3 is_stmt 1 view .LVU165
 656              		.loc 1 304 28 is_stmt 0 view .LVU166
 657 0012 BC22     		movs	r2, #188
 658 0014 04A8     		add	r0, sp, #16
 659              	.LVL32:
 660              		.loc 1 304 28 view .LVU167
 661 0016 FFF7FEFF 		bl	memset
 662              	.LVL33:
 305:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 663              		.loc 1 305 3 is_stmt 1 view .LVU168
 664              		.loc 1 305 10 is_stmt 0 view .LVU169
 665 001a 2368     		ldr	r3, [r4]
 666              		.loc 1 305 5 view .LVU170
 667 001c 364A     		ldr	r2, .L53
 668 001e 9342     		cmp	r3, r2
 669 0020 04D0     		beq	.L49
 306:Core/Src/stm32h7xx_hal_msp.c ****   {
 307:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 308:Core/Src/stm32h7xx_hal_msp.c **** 
 309:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 310:Core/Src/stm32h7xx_hal_msp.c **** 
 311:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 312:Core/Src/stm32h7xx_hal_msp.c ****   */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 20


 313:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 314:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 315:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 316:Core/Src/stm32h7xx_hal_msp.c ****     {
 317:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 318:Core/Src/stm32h7xx_hal_msp.c ****     }
 319:Core/Src/stm32h7xx_hal_msp.c **** 
 320:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 321:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 322:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 323:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 324:Core/Src/stm32h7xx_hal_msp.c ****     */
 325:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 326:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 327:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 328:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 329:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 330:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 332:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 334:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 335:Core/Src/stm32h7xx_hal_msp.c **** 
 336:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 337:Core/Src/stm32h7xx_hal_msp.c ****   }
 338:Core/Src/stm32h7xx_hal_msp.c ****   else if(hi2c->Instance==I2C4)
 670              		.loc 1 338 8 is_stmt 1 view .LVU171
 671              		.loc 1 338 10 is_stmt 0 view .LVU172
 672 0022 364A     		ldr	r2, .L53+4
 673 0024 9342     		cmp	r3, r2
 674 0026 33D0     		beq	.L50
 675              	.LVL34:
 676              	.L43:
 339:Core/Src/stm32h7xx_hal_msp.c ****   {
 340:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 0 */
 341:Core/Src/stm32h7xx_hal_msp.c **** 
 342:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspInit 0 */
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 344:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 345:Core/Src/stm32h7xx_hal_msp.c ****   */
 346:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 347:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 348:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 349:Core/Src/stm32h7xx_hal_msp.c ****     {
 350:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 351:Core/Src/stm32h7xx_hal_msp.c ****     }
 352:Core/Src/stm32h7xx_hal_msp.c **** 
 353:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 354:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 355:Core/Src/stm32h7xx_hal_msp.c ****     PD12     ------> I2C4_SCL
 356:Core/Src/stm32h7xx_hal_msp.c ****     PD13     ------> I2C4_SDA
 357:Core/Src/stm32h7xx_hal_msp.c ****     */
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 21


 363:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 364:Core/Src/stm32h7xx_hal_msp.c **** 
 365:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 366:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C4_CLK_ENABLE();
 367:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 368:Core/Src/stm32h7xx_hal_msp.c **** 
 369:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspInit 1 */
 370:Core/Src/stm32h7xx_hal_msp.c ****   }
 371:Core/Src/stm32h7xx_hal_msp.c **** 
 372:Core/Src/stm32h7xx_hal_msp.c **** }
 677              		.loc 1 372 1 view .LVU173
 678 0028 38B0     		add	sp, sp, #224
 679              	.LCFI14:
 680              		.cfi_remember_state
 681              		.cfi_def_cfa_offset 8
 682              		@ sp needed
 683 002a 10BD     		pop	{r4, pc}
 684              	.LVL35:
 685              	.L49:
 686              	.LCFI15:
 687              		.cfi_restore_state
 313:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 688              		.loc 1 313 5 is_stmt 1 view .LVU174
 313:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 689              		.loc 1 313 46 is_stmt 0 view .LVU175
 690 002c 0823     		movs	r3, #8
 691 002e 0493     		str	r3, [sp, #16]
 314:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 692              		.loc 1 314 5 is_stmt 1 view .LVU176
 315:Core/Src/stm32h7xx_hal_msp.c ****     {
 693              		.loc 1 315 5 view .LVU177
 315:Core/Src/stm32h7xx_hal_msp.c ****     {
 694              		.loc 1 315 9 is_stmt 0 view .LVU178
 695 0030 04A8     		add	r0, sp, #16
 696 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 697              	.LVL36:
 315:Core/Src/stm32h7xx_hal_msp.c ****     {
 698              		.loc 1 315 8 view .LVU179
 699 0036 40BB     		cbnz	r0, .L51
 700              	.L45:
 320:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 701              		.loc 1 320 5 is_stmt 1 view .LVU180
 702              	.LBB11:
 320:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 703              		.loc 1 320 5 view .LVU181
 320:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 704              		.loc 1 320 5 view .LVU182
 705 0038 314C     		ldr	r4, .L53+8
 706              	.LVL37:
 320:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 707              		.loc 1 320 5 is_stmt 0 view .LVU183
 708 003a D4F8E030 		ldr	r3, [r4, #224]
 709 003e 43F00203 		orr	r3, r3, #2
 710 0042 C4F8E030 		str	r3, [r4, #224]
 320:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 711              		.loc 1 320 5 is_stmt 1 view .LVU184
 712 0046 D4F8E030 		ldr	r3, [r4, #224]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 22


 713 004a 03F00203 		and	r3, r3, #2
 714 004e 0093     		str	r3, [sp]
 320:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 715              		.loc 1 320 5 view .LVU185
 716 0050 009B     		ldr	r3, [sp]
 717              	.LBE11:
 320:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 718              		.loc 1 320 5 view .LVU186
 325:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 719              		.loc 1 325 5 view .LVU187
 325:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 720              		.loc 1 325 25 is_stmt 0 view .LVU188
 721 0052 4FF44073 		mov	r3, #768
 722 0056 3393     		str	r3, [sp, #204]
 326:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 723              		.loc 1 326 5 is_stmt 1 view .LVU189
 326:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 724              		.loc 1 326 26 is_stmt 0 view .LVU190
 725 0058 1223     		movs	r3, #18
 726 005a 3493     		str	r3, [sp, #208]
 327:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 727              		.loc 1 327 5 is_stmt 1 view .LVU191
 327:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 728              		.loc 1 327 26 is_stmt 0 view .LVU192
 729 005c 0123     		movs	r3, #1
 730 005e 3593     		str	r3, [sp, #212]
 328:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 731              		.loc 1 328 5 is_stmt 1 view .LVU193
 328:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 732              		.loc 1 328 27 is_stmt 0 view .LVU194
 733 0060 0023     		movs	r3, #0
 734 0062 3693     		str	r3, [sp, #216]
 329:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 735              		.loc 1 329 5 is_stmt 1 view .LVU195
 329:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 736              		.loc 1 329 31 is_stmt 0 view .LVU196
 737 0064 0423     		movs	r3, #4
 738 0066 3793     		str	r3, [sp, #220]
 330:Core/Src/stm32h7xx_hal_msp.c **** 
 739              		.loc 1 330 5 is_stmt 1 view .LVU197
 740 0068 33A9     		add	r1, sp, #204
 741 006a 2648     		ldr	r0, .L53+12
 742 006c FFF7FEFF 		bl	HAL_GPIO_Init
 743              	.LVL38:
 333:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 744              		.loc 1 333 5 view .LVU198
 745              	.LBB12:
 333:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 746              		.loc 1 333 5 view .LVU199
 333:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 747              		.loc 1 333 5 view .LVU200
 748 0070 D4F8E830 		ldr	r3, [r4, #232]
 749 0074 43F40013 		orr	r3, r3, #2097152
 750 0078 C4F8E830 		str	r3, [r4, #232]
 333:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 751              		.loc 1 333 5 view .LVU201
 752 007c D4F8E830 		ldr	r3, [r4, #232]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 23


 753 0080 03F40013 		and	r3, r3, #2097152
 754 0084 0193     		str	r3, [sp, #4]
 333:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 755              		.loc 1 333 5 view .LVU202
 756 0086 019B     		ldr	r3, [sp, #4]
 757              	.LBE12:
 333:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 758              		.loc 1 333 5 view .LVU203
 759 0088 CEE7     		b	.L43
 760              	.LVL39:
 761              	.L51:
 317:Core/Src/stm32h7xx_hal_msp.c ****     }
 762              		.loc 1 317 7 view .LVU204
 763 008a FFF7FEFF 		bl	Error_Handler
 764              	.LVL40:
 765 008e D3E7     		b	.L45
 766              	.L50:
 346:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 767              		.loc 1 346 5 view .LVU205
 346:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 768              		.loc 1 346 46 is_stmt 0 view .LVU206
 769 0090 1023     		movs	r3, #16
 770 0092 0493     		str	r3, [sp, #16]
 347:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 771              		.loc 1 347 5 is_stmt 1 view .LVU207
 348:Core/Src/stm32h7xx_hal_msp.c ****     {
 772              		.loc 1 348 5 view .LVU208
 348:Core/Src/stm32h7xx_hal_msp.c ****     {
 773              		.loc 1 348 9 is_stmt 0 view .LVU209
 774 0094 0DEB0300 		add	r0, sp, r3
 775 0098 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 776              	.LVL41:
 348:Core/Src/stm32h7xx_hal_msp.c ****     {
 777              		.loc 1 348 8 view .LVU210
 778 009c 40BB     		cbnz	r0, .L52
 779              	.L47:
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 780              		.loc 1 353 5 is_stmt 1 view .LVU211
 781              	.LBB13:
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 782              		.loc 1 353 5 view .LVU212
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 783              		.loc 1 353 5 view .LVU213
 784 009e 184C     		ldr	r4, .L53+8
 785              	.LVL42:
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 786              		.loc 1 353 5 is_stmt 0 view .LVU214
 787 00a0 D4F8E030 		ldr	r3, [r4, #224]
 788 00a4 43F00803 		orr	r3, r3, #8
 789 00a8 C4F8E030 		str	r3, [r4, #224]
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 790              		.loc 1 353 5 is_stmt 1 view .LVU215
 791 00ac D4F8E030 		ldr	r3, [r4, #224]
 792 00b0 03F00803 		and	r3, r3, #8
 793 00b4 0293     		str	r3, [sp, #8]
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 794              		.loc 1 353 5 view .LVU216
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 24


 795 00b6 029B     		ldr	r3, [sp, #8]
 796              	.LBE13:
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 797              		.loc 1 353 5 view .LVU217
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 798              		.loc 1 358 5 view .LVU218
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 799              		.loc 1 358 25 is_stmt 0 view .LVU219
 800 00b8 4FF44053 		mov	r3, #12288
 801 00bc 3393     		str	r3, [sp, #204]
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 802              		.loc 1 359 5 is_stmt 1 view .LVU220
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 803              		.loc 1 359 26 is_stmt 0 view .LVU221
 804 00be 1223     		movs	r3, #18
 805 00c0 3493     		str	r3, [sp, #208]
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 806              		.loc 1 360 5 is_stmt 1 view .LVU222
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 807              		.loc 1 360 26 is_stmt 0 view .LVU223
 808 00c2 0123     		movs	r3, #1
 809 00c4 3593     		str	r3, [sp, #212]
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 810              		.loc 1 361 5 is_stmt 1 view .LVU224
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 811              		.loc 1 361 27 is_stmt 0 view .LVU225
 812 00c6 0023     		movs	r3, #0
 813 00c8 3693     		str	r3, [sp, #216]
 362:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 814              		.loc 1 362 5 is_stmt 1 view .LVU226
 362:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 815              		.loc 1 362 31 is_stmt 0 view .LVU227
 816 00ca 0423     		movs	r3, #4
 817 00cc 3793     		str	r3, [sp, #220]
 363:Core/Src/stm32h7xx_hal_msp.c **** 
 818              		.loc 1 363 5 is_stmt 1 view .LVU228
 819 00ce 33A9     		add	r1, sp, #204
 820 00d0 0D48     		ldr	r0, .L53+16
 821 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 822              	.LVL43:
 366:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 823              		.loc 1 366 5 view .LVU229
 824              	.LBB14:
 366:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 825              		.loc 1 366 5 view .LVU230
 366:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 826              		.loc 1 366 5 view .LVU231
 827 00d6 D4F8F430 		ldr	r3, [r4, #244]
 828 00da 43F08003 		orr	r3, r3, #128
 829 00de C4F8F430 		str	r3, [r4, #244]
 366:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 830              		.loc 1 366 5 view .LVU232
 831 00e2 D4F8F430 		ldr	r3, [r4, #244]
 832 00e6 03F08003 		and	r3, r3, #128
 833 00ea 0393     		str	r3, [sp, #12]
 366:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 834              		.loc 1 366 5 view .LVU233
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 25


 835 00ec 039B     		ldr	r3, [sp, #12]
 836              	.LBE14:
 366:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 837              		.loc 1 366 5 view .LVU234
 838              		.loc 1 372 1 is_stmt 0 view .LVU235
 839 00ee 9BE7     		b	.L43
 840              	.LVL44:
 841              	.L52:
 350:Core/Src/stm32h7xx_hal_msp.c ****     }
 842              		.loc 1 350 7 is_stmt 1 view .LVU236
 843 00f0 FFF7FEFF 		bl	Error_Handler
 844              	.LVL45:
 845 00f4 D3E7     		b	.L47
 846              	.L54:
 847 00f6 00BF     		.align	2
 848              	.L53:
 849 00f8 00540040 		.word	1073763328
 850 00fc 001C0058 		.word	1476402176
 851 0100 00440258 		.word	1476543488
 852 0104 00040258 		.word	1476527104
 853 0108 000C0258 		.word	1476529152
 854              		.cfi_endproc
 855              	.LFE338:
 857              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 858              		.align	1
 859              		.global	HAL_I2C_MspDeInit
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 864              	HAL_I2C_MspDeInit:
 865              	.LVL46:
 866              	.LFB339:
 373:Core/Src/stm32h7xx_hal_msp.c **** 
 374:Core/Src/stm32h7xx_hal_msp.c **** /**
 375:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 376:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 377:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 378:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 379:Core/Src/stm32h7xx_hal_msp.c **** */
 380:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 381:Core/Src/stm32h7xx_hal_msp.c **** {
 867              		.loc 1 381 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871              		.loc 1 381 1 is_stmt 0 view .LVU238
 872 0000 10B5     		push	{r4, lr}
 873              	.LCFI16:
 874              		.cfi_def_cfa_offset 8
 875              		.cfi_offset 4, -8
 876              		.cfi_offset 14, -4
 382:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 877              		.loc 1 382 3 is_stmt 1 view .LVU239
 878              		.loc 1 382 10 is_stmt 0 view .LVU240
 879 0002 0368     		ldr	r3, [r0]
 880              		.loc 1 382 5 view .LVU241
 881 0004 164A     		ldr	r2, .L61
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 26


 882 0006 9342     		cmp	r3, r2
 883 0008 03D0     		beq	.L59
 383:Core/Src/stm32h7xx_hal_msp.c ****   {
 384:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 385:Core/Src/stm32h7xx_hal_msp.c **** 
 386:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 387:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 388:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 389:Core/Src/stm32h7xx_hal_msp.c **** 
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 391:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 392:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 393:Core/Src/stm32h7xx_hal_msp.c ****     */
 394:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 395:Core/Src/stm32h7xx_hal_msp.c **** 
 396:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 397:Core/Src/stm32h7xx_hal_msp.c **** 
 398:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 399:Core/Src/stm32h7xx_hal_msp.c **** 
 400:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 401:Core/Src/stm32h7xx_hal_msp.c ****   }
 402:Core/Src/stm32h7xx_hal_msp.c ****   else if(hi2c->Instance==I2C4)
 884              		.loc 1 402 8 is_stmt 1 view .LVU242
 885              		.loc 1 402 10 is_stmt 0 view .LVU243
 886 000a 164A     		ldr	r2, .L61+4
 887 000c 9342     		cmp	r3, r2
 888 000e 13D0     		beq	.L60
 889              	.LVL47:
 890              	.L55:
 403:Core/Src/stm32h7xx_hal_msp.c ****   {
 404:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspDeInit 0 */
 405:Core/Src/stm32h7xx_hal_msp.c **** 
 406:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspDeInit 0 */
 407:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 408:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C4_CLK_DISABLE();
 409:Core/Src/stm32h7xx_hal_msp.c **** 
 410:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 411:Core/Src/stm32h7xx_hal_msp.c ****     PD12     ------> I2C4_SCL
 412:Core/Src/stm32h7xx_hal_msp.c ****     PD13     ------> I2C4_SDA
 413:Core/Src/stm32h7xx_hal_msp.c ****     */
 414:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12);
 415:Core/Src/stm32h7xx_hal_msp.c **** 
 416:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_13);
 417:Core/Src/stm32h7xx_hal_msp.c **** 
 418:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspDeInit 1 */
 419:Core/Src/stm32h7xx_hal_msp.c **** 
 420:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspDeInit 1 */
 421:Core/Src/stm32h7xx_hal_msp.c ****   }
 422:Core/Src/stm32h7xx_hal_msp.c **** 
 423:Core/Src/stm32h7xx_hal_msp.c **** }
 891              		.loc 1 423 1 view .LVU244
 892 0010 10BD     		pop	{r4, pc}
 893              	.LVL48:
 894              	.L59:
 388:Core/Src/stm32h7xx_hal_msp.c **** 
 895              		.loc 1 388 5 is_stmt 1 view .LVU245
 896 0012 154A     		ldr	r2, .L61+8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 27


 897 0014 D2F8E830 		ldr	r3, [r2, #232]
 898 0018 23F40013 		bic	r3, r3, #2097152
 899 001c C2F8E830 		str	r3, [r2, #232]
 394:Core/Src/stm32h7xx_hal_msp.c **** 
 900              		.loc 1 394 5 view .LVU246
 901 0020 124C     		ldr	r4, .L61+12
 902 0022 4FF48071 		mov	r1, #256
 903 0026 2046     		mov	r0, r4
 904              	.LVL49:
 394:Core/Src/stm32h7xx_hal_msp.c **** 
 905              		.loc 1 394 5 is_stmt 0 view .LVU247
 906 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 907              	.LVL50:
 396:Core/Src/stm32h7xx_hal_msp.c **** 
 908              		.loc 1 396 5 is_stmt 1 view .LVU248
 909 002c 4FF40071 		mov	r1, #512
 910 0030 2046     		mov	r0, r4
 911 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 912              	.LVL51:
 913 0036 EBE7     		b	.L55
 914              	.LVL52:
 915              	.L60:
 408:Core/Src/stm32h7xx_hal_msp.c **** 
 916              		.loc 1 408 5 view .LVU249
 917 0038 02F50A32 		add	r2, r2, #141312
 918 003c D2F8F430 		ldr	r3, [r2, #244]
 919 0040 23F08003 		bic	r3, r3, #128
 920 0044 C2F8F430 		str	r3, [r2, #244]
 414:Core/Src/stm32h7xx_hal_msp.c **** 
 921              		.loc 1 414 5 view .LVU250
 922 0048 094C     		ldr	r4, .L61+16
 923 004a 4FF48051 		mov	r1, #4096
 924 004e 2046     		mov	r0, r4
 925              	.LVL53:
 414:Core/Src/stm32h7xx_hal_msp.c **** 
 926              		.loc 1 414 5 is_stmt 0 view .LVU251
 927 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 928              	.LVL54:
 416:Core/Src/stm32h7xx_hal_msp.c **** 
 929              		.loc 1 416 5 is_stmt 1 view .LVU252
 930 0054 4FF40051 		mov	r1, #8192
 931 0058 2046     		mov	r0, r4
 932 005a FFF7FEFF 		bl	HAL_GPIO_DeInit
 933              	.LVL55:
 934              		.loc 1 423 1 is_stmt 0 view .LVU253
 935 005e D7E7     		b	.L55
 936              	.L62:
 937              		.align	2
 938              	.L61:
 939 0060 00540040 		.word	1073763328
 940 0064 001C0058 		.word	1476402176
 941 0068 00440258 		.word	1476543488
 942 006c 00040258 		.word	1476527104
 943 0070 000C0258 		.word	1476529152
 944              		.cfi_endproc
 945              	.LFE339:
 947              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 28


 948              		.align	1
 949              		.global	HAL_SPI_MspInit
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 954              	HAL_SPI_MspInit:
 955              	.LVL56:
 956              	.LFB340:
 424:Core/Src/stm32h7xx_hal_msp.c **** 
 425:Core/Src/stm32h7xx_hal_msp.c **** /**
 426:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP Initialization
 427:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 428:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 429:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 430:Core/Src/stm32h7xx_hal_msp.c **** */
 431:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 432:Core/Src/stm32h7xx_hal_msp.c **** {
 957              		.loc 1 432 1 is_stmt 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 216
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961              		.loc 1 432 1 is_stmt 0 view .LVU255
 962 0000 10B5     		push	{r4, lr}
 963              	.LCFI17:
 964              		.cfi_def_cfa_offset 8
 965              		.cfi_offset 4, -8
 966              		.cfi_offset 14, -4
 967 0002 B6B0     		sub	sp, sp, #216
 968              	.LCFI18:
 969              		.cfi_def_cfa_offset 224
 970 0004 0446     		mov	r4, r0
 433:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 971              		.loc 1 433 3 is_stmt 1 view .LVU256
 972              		.loc 1 433 20 is_stmt 0 view .LVU257
 973 0006 0021     		movs	r1, #0
 974 0008 3191     		str	r1, [sp, #196]
 975 000a 3291     		str	r1, [sp, #200]
 976 000c 3391     		str	r1, [sp, #204]
 977 000e 3491     		str	r1, [sp, #208]
 978 0010 3591     		str	r1, [sp, #212]
 434:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 979              		.loc 1 434 3 is_stmt 1 view .LVU258
 980              		.loc 1 434 28 is_stmt 0 view .LVU259
 981 0012 BC22     		movs	r2, #188
 982 0014 02A8     		add	r0, sp, #8
 983              	.LVL57:
 984              		.loc 1 434 28 view .LVU260
 985 0016 FFF7FEFF 		bl	memset
 986              	.LVL58:
 435:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI5)
 987              		.loc 1 435 3 is_stmt 1 view .LVU261
 988              		.loc 1 435 10 is_stmt 0 view .LVU262
 989 001a 2268     		ldr	r2, [r4]
 990              		.loc 1 435 5 view .LVU263
 991 001c 1B4B     		ldr	r3, .L69
 992 001e 9A42     		cmp	r2, r3
 993 0020 01D0     		beq	.L67
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 29


 994              	.L63:
 436:Core/Src/stm32h7xx_hal_msp.c ****   {
 437:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 0 */
 438:Core/Src/stm32h7xx_hal_msp.c **** 
 439:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 0 */
 440:Core/Src/stm32h7xx_hal_msp.c **** 
 441:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 442:Core/Src/stm32h7xx_hal_msp.c ****   */
 443:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 444:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 445:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 446:Core/Src/stm32h7xx_hal_msp.c ****     {
 447:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 448:Core/Src/stm32h7xx_hal_msp.c ****     }
 449:Core/Src/stm32h7xx_hal_msp.c **** 
 450:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 451:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_ENABLE();
 452:Core/Src/stm32h7xx_hal_msp.c **** 
 453:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 454:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 455:Core/Src/stm32h7xx_hal_msp.c ****     PF6     ------> SPI5_NSS
 456:Core/Src/stm32h7xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 457:Core/Src/stm32h7xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 458:Core/Src/stm32h7xx_hal_msp.c ****     PF9     ------> SPI5_MOSI
 459:Core/Src/stm32h7xx_hal_msp.c ****     */
 460:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 461:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 462:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 463:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 464:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 465:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 467:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 1 */
 468:Core/Src/stm32h7xx_hal_msp.c **** 
 469:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 1 */
 470:Core/Src/stm32h7xx_hal_msp.c ****   }
 471:Core/Src/stm32h7xx_hal_msp.c **** 
 472:Core/Src/stm32h7xx_hal_msp.c **** }
 995              		.loc 1 472 1 view .LVU264
 996 0022 36B0     		add	sp, sp, #216
 997              	.LCFI19:
 998              		.cfi_remember_state
 999              		.cfi_def_cfa_offset 8
 1000              		@ sp needed
 1001 0024 10BD     		pop	{r4, pc}
 1002              	.LVL59:
 1003              	.L67:
 1004              	.LCFI20:
 1005              		.cfi_restore_state
 443:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 1006              		.loc 1 443 5 is_stmt 1 view .LVU265
 443:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 1007              		.loc 1 443 46 is_stmt 0 view .LVU266
 1008 0026 4FF40053 		mov	r3, #8192
 1009 002a 0293     		str	r3, [sp, #8]
 444:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1010              		.loc 1 444 5 is_stmt 1 view .LVU267
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 30


 445:Core/Src/stm32h7xx_hal_msp.c ****     {
 1011              		.loc 1 445 5 view .LVU268
 445:Core/Src/stm32h7xx_hal_msp.c ****     {
 1012              		.loc 1 445 9 is_stmt 0 view .LVU269
 1013 002c 02A8     		add	r0, sp, #8
 1014 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1015              	.LVL60:
 445:Core/Src/stm32h7xx_hal_msp.c ****     {
 1016              		.loc 1 445 8 view .LVU270
 1017 0032 38BB     		cbnz	r0, .L68
 1018              	.L65:
 451:Core/Src/stm32h7xx_hal_msp.c **** 
 1019              		.loc 1 451 5 is_stmt 1 view .LVU271
 1020              	.LBB15:
 451:Core/Src/stm32h7xx_hal_msp.c **** 
 1021              		.loc 1 451 5 view .LVU272
 451:Core/Src/stm32h7xx_hal_msp.c **** 
 1022              		.loc 1 451 5 view .LVU273
 1023 0034 164B     		ldr	r3, .L69+4
 1024 0036 D3F8F020 		ldr	r2, [r3, #240]
 1025 003a 42F48012 		orr	r2, r2, #1048576
 1026 003e C3F8F020 		str	r2, [r3, #240]
 451:Core/Src/stm32h7xx_hal_msp.c **** 
 1027              		.loc 1 451 5 view .LVU274
 1028 0042 D3F8F020 		ldr	r2, [r3, #240]
 1029 0046 02F48012 		and	r2, r2, #1048576
 1030 004a 0092     		str	r2, [sp]
 451:Core/Src/stm32h7xx_hal_msp.c **** 
 1031              		.loc 1 451 5 view .LVU275
 1032 004c 009A     		ldr	r2, [sp]
 1033              	.LBE15:
 451:Core/Src/stm32h7xx_hal_msp.c **** 
 1034              		.loc 1 451 5 view .LVU276
 453:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1035              		.loc 1 453 5 view .LVU277
 1036              	.LBB16:
 453:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1037              		.loc 1 453 5 view .LVU278
 453:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1038              		.loc 1 453 5 view .LVU279
 1039 004e D3F8E020 		ldr	r2, [r3, #224]
 1040 0052 42F02002 		orr	r2, r2, #32
 1041 0056 C3F8E020 		str	r2, [r3, #224]
 453:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1042              		.loc 1 453 5 view .LVU280
 1043 005a D3F8E030 		ldr	r3, [r3, #224]
 1044 005e 03F02003 		and	r3, r3, #32
 1045 0062 0193     		str	r3, [sp, #4]
 453:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1046              		.loc 1 453 5 view .LVU281
 1047 0064 019B     		ldr	r3, [sp, #4]
 1048              	.LBE16:
 453:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1049              		.loc 1 453 5 view .LVU282
 460:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1050              		.loc 1 460 5 view .LVU283
 460:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 31


 1051              		.loc 1 460 25 is_stmt 0 view .LVU284
 1052 0066 4FF47073 		mov	r3, #960
 1053 006a 3193     		str	r3, [sp, #196]
 461:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1054              		.loc 1 461 5 is_stmt 1 view .LVU285
 461:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1055              		.loc 1 461 26 is_stmt 0 view .LVU286
 1056 006c 0223     		movs	r3, #2
 1057 006e 3293     		str	r3, [sp, #200]
 462:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1058              		.loc 1 462 5 is_stmt 1 view .LVU287
 462:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1059              		.loc 1 462 26 is_stmt 0 view .LVU288
 1060 0070 0023     		movs	r3, #0
 1061 0072 3393     		str	r3, [sp, #204]
 463:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 1062              		.loc 1 463 5 is_stmt 1 view .LVU289
 463:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 1063              		.loc 1 463 27 is_stmt 0 view .LVU290
 1064 0074 3493     		str	r3, [sp, #208]
 464:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1065              		.loc 1 464 5 is_stmt 1 view .LVU291
 464:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1066              		.loc 1 464 31 is_stmt 0 view .LVU292
 1067 0076 0523     		movs	r3, #5
 1068 0078 3593     		str	r3, [sp, #212]
 465:Core/Src/stm32h7xx_hal_msp.c **** 
 1069              		.loc 1 465 5 is_stmt 1 view .LVU293
 1070 007a 31A9     		add	r1, sp, #196
 1071 007c 0548     		ldr	r0, .L69+8
 1072 007e FFF7FEFF 		bl	HAL_GPIO_Init
 1073              	.LVL61:
 1074              		.loc 1 472 1 is_stmt 0 view .LVU294
 1075 0082 CEE7     		b	.L63
 1076              	.L68:
 447:Core/Src/stm32h7xx_hal_msp.c ****     }
 1077              		.loc 1 447 7 is_stmt 1 view .LVU295
 1078 0084 FFF7FEFF 		bl	Error_Handler
 1079              	.LVL62:
 1080 0088 D4E7     		b	.L65
 1081              	.L70:
 1082 008a 00BF     		.align	2
 1083              	.L69:
 1084 008c 00500140 		.word	1073827840
 1085 0090 00440258 		.word	1476543488
 1086 0094 00140258 		.word	1476531200
 1087              		.cfi_endproc
 1088              	.LFE340:
 1090              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1091              		.align	1
 1092              		.global	HAL_SPI_MspDeInit
 1093              		.syntax unified
 1094              		.thumb
 1095              		.thumb_func
 1097              	HAL_SPI_MspDeInit:
 1098              	.LVL63:
 1099              	.LFB341:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 32


 473:Core/Src/stm32h7xx_hal_msp.c **** 
 474:Core/Src/stm32h7xx_hal_msp.c **** /**
 475:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 476:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 477:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 478:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 479:Core/Src/stm32h7xx_hal_msp.c **** */
 480:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 481:Core/Src/stm32h7xx_hal_msp.c **** {
 1100              		.loc 1 481 1 view -0
 1101              		.cfi_startproc
 1102              		@ args = 0, pretend = 0, frame = 0
 1103              		@ frame_needed = 0, uses_anonymous_args = 0
 1104              		.loc 1 481 1 is_stmt 0 view .LVU297
 1105 0000 08B5     		push	{r3, lr}
 1106              	.LCFI21:
 1107              		.cfi_def_cfa_offset 8
 1108              		.cfi_offset 3, -8
 1109              		.cfi_offset 14, -4
 482:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI5)
 1110              		.loc 1 482 3 is_stmt 1 view .LVU298
 1111              		.loc 1 482 10 is_stmt 0 view .LVU299
 1112 0002 0268     		ldr	r2, [r0]
 1113              		.loc 1 482 5 view .LVU300
 1114 0004 084B     		ldr	r3, .L75
 1115 0006 9A42     		cmp	r2, r3
 1116 0008 00D0     		beq	.L74
 1117              	.LVL64:
 1118              	.L71:
 483:Core/Src/stm32h7xx_hal_msp.c ****   {
 484:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 0 */
 485:Core/Src/stm32h7xx_hal_msp.c **** 
 486:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 0 */
 487:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 488:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_DISABLE();
 489:Core/Src/stm32h7xx_hal_msp.c **** 
 490:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 491:Core/Src/stm32h7xx_hal_msp.c ****     PF6     ------> SPI5_NSS
 492:Core/Src/stm32h7xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 493:Core/Src/stm32h7xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 494:Core/Src/stm32h7xx_hal_msp.c ****     PF9     ------> SPI5_MOSI
 495:Core/Src/stm32h7xx_hal_msp.c ****     */
 496:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 497:Core/Src/stm32h7xx_hal_msp.c **** 
 498:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 1 */
 499:Core/Src/stm32h7xx_hal_msp.c **** 
 500:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 1 */
 501:Core/Src/stm32h7xx_hal_msp.c ****   }
 502:Core/Src/stm32h7xx_hal_msp.c **** 
 503:Core/Src/stm32h7xx_hal_msp.c **** }
 1119              		.loc 1 503 1 view .LVU301
 1120 000a 08BD     		pop	{r3, pc}
 1121              	.LVL65:
 1122              	.L74:
 488:Core/Src/stm32h7xx_hal_msp.c **** 
 1123              		.loc 1 488 5 is_stmt 1 view .LVU302
 1124 000c 074A     		ldr	r2, .L75+4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 33


 1125 000e D2F8F030 		ldr	r3, [r2, #240]
 1126 0012 23F48013 		bic	r3, r3, #1048576
 1127 0016 C2F8F030 		str	r3, [r2, #240]
 496:Core/Src/stm32h7xx_hal_msp.c **** 
 1128              		.loc 1 496 5 view .LVU303
 1129 001a 4FF47071 		mov	r1, #960
 1130 001e 0448     		ldr	r0, .L75+8
 1131              	.LVL66:
 496:Core/Src/stm32h7xx_hal_msp.c **** 
 1132              		.loc 1 496 5 is_stmt 0 view .LVU304
 1133 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1134              	.LVL67:
 1135              		.loc 1 503 1 view .LVU305
 1136 0024 F1E7     		b	.L71
 1137              	.L76:
 1138 0026 00BF     		.align	2
 1139              	.L75:
 1140 0028 00500140 		.word	1073827840
 1141 002c 00440258 		.word	1476543488
 1142 0030 00140258 		.word	1476531200
 1143              		.cfi_endproc
 1144              	.LFE341:
 1146              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1147              		.align	1
 1148              		.global	HAL_TIM_Base_MspInit
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1153              	HAL_TIM_Base_MspInit:
 1154              	.LVL68:
 1155              	.LFB342:
 504:Core/Src/stm32h7xx_hal_msp.c **** 
 505:Core/Src/stm32h7xx_hal_msp.c **** /**
 506:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 507:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 508:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 509:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 510:Core/Src/stm32h7xx_hal_msp.c **** */
 511:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 512:Core/Src/stm32h7xx_hal_msp.c **** {
 1156              		.loc 1 512 1 is_stmt 1 view -0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 16
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 1160              		.loc 1 512 1 is_stmt 0 view .LVU307
 1161 0000 00B5     		push	{lr}
 1162              	.LCFI22:
 1163              		.cfi_def_cfa_offset 4
 1164              		.cfi_offset 14, -4
 1165 0002 85B0     		sub	sp, sp, #20
 1166              	.LCFI23:
 1167              		.cfi_def_cfa_offset 24
 513:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 1168              		.loc 1 513 3 is_stmt 1 view .LVU308
 1169              		.loc 1 513 15 is_stmt 0 view .LVU309
 1170 0004 0368     		ldr	r3, [r0]
 1171              		.loc 1 513 5 view .LVU310
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 34


 1172 0006 2F4A     		ldr	r2, .L87
 1173 0008 9342     		cmp	r3, r2
 1174 000a 0BD0     		beq	.L83
 514:Core/Src/stm32h7xx_hal_msp.c ****   {
 515:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 516:Core/Src/stm32h7xx_hal_msp.c **** 
 517:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 518:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 519:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 520:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 521:Core/Src/stm32h7xx_hal_msp.c **** 
 522:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 523:Core/Src/stm32h7xx_hal_msp.c ****   }
 524:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 1175              		.loc 1 524 8 is_stmt 1 view .LVU311
 1176              		.loc 1 524 10 is_stmt 0 view .LVU312
 1177 000c 2E4A     		ldr	r2, .L87+4
 1178 000e 9342     		cmp	r3, r2
 1179 0010 16D0     		beq	.L84
 525:Core/Src/stm32h7xx_hal_msp.c ****   {
 526:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 527:Core/Src/stm32h7xx_hal_msp.c **** 
 528:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 529:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 530:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 531:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 532:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM15_IRQn, 14, 0);
 533:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 534:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 535:Core/Src/stm32h7xx_hal_msp.c **** 
 536:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 537:Core/Src/stm32h7xx_hal_msp.c ****   }
 538:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 1180              		.loc 1 538 8 is_stmt 1 view .LVU313
 1181              		.loc 1 538 10 is_stmt 0 view .LVU314
 1182 0012 2E4A     		ldr	r2, .L87+8
 1183 0014 9342     		cmp	r3, r2
 1184 0016 29D0     		beq	.L85
 539:Core/Src/stm32h7xx_hal_msp.c ****   {
 540:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 541:Core/Src/stm32h7xx_hal_msp.c **** 
 542:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 543:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 544:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 545:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 546:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 12, 0);
 547:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 548:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 550:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 551:Core/Src/stm32h7xx_hal_msp.c ****   }
 552:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 1185              		.loc 1 552 8 is_stmt 1 view .LVU315
 1186              		.loc 1 552 10 is_stmt 0 view .LVU316
 1187 0018 2D4A     		ldr	r2, .L87+12
 1188 001a 9342     		cmp	r3, r2
 1189 001c 3CD0     		beq	.L86
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 35


 1190              	.LVL69:
 1191              	.L77:
 553:Core/Src/stm32h7xx_hal_msp.c ****   {
 554:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 555:Core/Src/stm32h7xx_hal_msp.c **** 
 556:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 557:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 558:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 559:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 560:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 13, 0);
 561:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 562:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 563:Core/Src/stm32h7xx_hal_msp.c **** 
 564:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 565:Core/Src/stm32h7xx_hal_msp.c ****   }
 566:Core/Src/stm32h7xx_hal_msp.c **** 
 567:Core/Src/stm32h7xx_hal_msp.c **** }
 1192              		.loc 1 567 1 view .LVU317
 1193 001e 05B0     		add	sp, sp, #20
 1194              	.LCFI24:
 1195              		.cfi_remember_state
 1196              		.cfi_def_cfa_offset 4
 1197              		@ sp needed
 1198 0020 5DF804FB 		ldr	pc, [sp], #4
 1199              	.LVL70:
 1200              	.L83:
 1201              	.LCFI25:
 1202              		.cfi_restore_state
 519:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1203              		.loc 1 519 5 is_stmt 1 view .LVU318
 1204              	.LBB17:
 519:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1205              		.loc 1 519 5 view .LVU319
 519:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1206              		.loc 1 519 5 view .LVU320
 1207 0024 2B4B     		ldr	r3, .L87+16
 1208 0026 D3F8E820 		ldr	r2, [r3, #232]
 1209 002a 42F00802 		orr	r2, r2, #8
 1210 002e C3F8E820 		str	r2, [r3, #232]
 519:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1211              		.loc 1 519 5 view .LVU321
 1212 0032 D3F8E830 		ldr	r3, [r3, #232]
 1213 0036 03F00803 		and	r3, r3, #8
 1214 003a 0093     		str	r3, [sp]
 519:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1215              		.loc 1 519 5 view .LVU322
 1216 003c 009B     		ldr	r3, [sp]
 1217              	.LBE17:
 519:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1218              		.loc 1 519 5 view .LVU323
 1219 003e EEE7     		b	.L77
 1220              	.L84:
 530:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 1221              		.loc 1 530 5 view .LVU324
 1222              	.LBB18:
 530:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 1223              		.loc 1 530 5 view .LVU325
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 36


 530:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 1224              		.loc 1 530 5 view .LVU326
 1225 0040 244B     		ldr	r3, .L87+16
 1226 0042 D3F8F020 		ldr	r2, [r3, #240]
 1227 0046 42F48032 		orr	r2, r2, #65536
 1228 004a C3F8F020 		str	r2, [r3, #240]
 530:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 1229              		.loc 1 530 5 view .LVU327
 1230 004e D3F8F030 		ldr	r3, [r3, #240]
 1231 0052 03F48033 		and	r3, r3, #65536
 1232 0056 0193     		str	r3, [sp, #4]
 530:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 1233              		.loc 1 530 5 view .LVU328
 1234 0058 019B     		ldr	r3, [sp, #4]
 1235              	.LBE18:
 530:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 1236              		.loc 1 530 5 view .LVU329
 532:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 1237              		.loc 1 532 5 view .LVU330
 1238 005a 0022     		movs	r2, #0
 1239 005c 0E21     		movs	r1, #14
 1240 005e 7420     		movs	r0, #116
 1241              	.LVL71:
 532:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 1242              		.loc 1 532 5 is_stmt 0 view .LVU331
 1243 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1244              	.LVL72:
 533:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 1245              		.loc 1 533 5 is_stmt 1 view .LVU332
 1246 0064 7420     		movs	r0, #116
 1247 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1248              	.LVL73:
 1249 006a D8E7     		b	.L77
 1250              	.LVL74:
 1251              	.L85:
 544:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 1252              		.loc 1 544 5 view .LVU333
 1253              	.LBB19:
 544:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 1254              		.loc 1 544 5 view .LVU334
 544:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 1255              		.loc 1 544 5 view .LVU335
 1256 006c 194B     		ldr	r3, .L87+16
 1257 006e D3F8F020 		ldr	r2, [r3, #240]
 1258 0072 42F40032 		orr	r2, r2, #131072
 1259 0076 C3F8F020 		str	r2, [r3, #240]
 544:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 1260              		.loc 1 544 5 view .LVU336
 1261 007a D3F8F030 		ldr	r3, [r3, #240]
 1262 007e 03F40033 		and	r3, r3, #131072
 1263 0082 0293     		str	r3, [sp, #8]
 544:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 1264              		.loc 1 544 5 view .LVU337
 1265 0084 029B     		ldr	r3, [sp, #8]
 1266              	.LBE19:
 544:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 1267              		.loc 1 544 5 view .LVU338
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 37


 546:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 1268              		.loc 1 546 5 view .LVU339
 1269 0086 0022     		movs	r2, #0
 1270 0088 0C21     		movs	r1, #12
 1271 008a 7520     		movs	r0, #117
 1272              	.LVL75:
 546:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 1273              		.loc 1 546 5 is_stmt 0 view .LVU340
 1274 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1275              	.LVL76:
 547:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1276              		.loc 1 547 5 is_stmt 1 view .LVU341
 1277 0090 7520     		movs	r0, #117
 1278 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1279              	.LVL77:
 1280 0096 C2E7     		b	.L77
 1281              	.LVL78:
 1282              	.L86:
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 1283              		.loc 1 558 5 view .LVU342
 1284              	.LBB20:
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 1285              		.loc 1 558 5 view .LVU343
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 1286              		.loc 1 558 5 view .LVU344
 1287 0098 0E4B     		ldr	r3, .L87+16
 1288 009a D3F8F020 		ldr	r2, [r3, #240]
 1289 009e 42F48022 		orr	r2, r2, #262144
 1290 00a2 C3F8F020 		str	r2, [r3, #240]
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 1291              		.loc 1 558 5 view .LVU345
 1292 00a6 D3F8F030 		ldr	r3, [r3, #240]
 1293 00aa 03F48023 		and	r3, r3, #262144
 1294 00ae 0393     		str	r3, [sp, #12]
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 1295              		.loc 1 558 5 view .LVU346
 1296 00b0 039B     		ldr	r3, [sp, #12]
 1297              	.LBE20:
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 1298              		.loc 1 558 5 view .LVU347
 560:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 1299              		.loc 1 560 5 view .LVU348
 1300 00b2 0022     		movs	r2, #0
 1301 00b4 0D21     		movs	r1, #13
 1302 00b6 7620     		movs	r0, #118
 1303              	.LVL79:
 560:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 1304              		.loc 1 560 5 is_stmt 0 view .LVU349
 1305 00b8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1306              	.LVL80:
 561:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 1307              		.loc 1 561 5 is_stmt 1 view .LVU350
 1308 00bc 7620     		movs	r0, #118
 1309 00be FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1310              	.LVL81:
 1311              		.loc 1 567 1 is_stmt 0 view .LVU351
 1312 00c2 ACE7     		b	.L77
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 38


 1313              	.L88:
 1314              		.align	2
 1315              	.L87:
 1316 00c4 000C0040 		.word	1073744896
 1317 00c8 00400140 		.word	1073823744
 1318 00cc 00440140 		.word	1073824768
 1319 00d0 00480140 		.word	1073825792
 1320 00d4 00440258 		.word	1476543488
 1321              		.cfi_endproc
 1322              	.LFE342:
 1324              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1325              		.align	1
 1326              		.global	HAL_TIM_MspPostInit
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1331              	HAL_TIM_MspPostInit:
 1332              	.LVL82:
 1333              	.LFB343:
 568:Core/Src/stm32h7xx_hal_msp.c **** 
 569:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 570:Core/Src/stm32h7xx_hal_msp.c **** {
 1334              		.loc 1 570 1 is_stmt 1 view -0
 1335              		.cfi_startproc
 1336              		@ args = 0, pretend = 0, frame = 24
 1337              		@ frame_needed = 0, uses_anonymous_args = 0
 1338              		.loc 1 570 1 is_stmt 0 view .LVU353
 1339 0000 00B5     		push	{lr}
 1340              	.LCFI26:
 1341              		.cfi_def_cfa_offset 4
 1342              		.cfi_offset 14, -4
 1343 0002 87B0     		sub	sp, sp, #28
 1344              	.LCFI27:
 1345              		.cfi_def_cfa_offset 32
 571:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1346              		.loc 1 571 3 is_stmt 1 view .LVU354
 1347              		.loc 1 571 20 is_stmt 0 view .LVU355
 1348 0004 0023     		movs	r3, #0
 1349 0006 0193     		str	r3, [sp, #4]
 1350 0008 0293     		str	r3, [sp, #8]
 1351 000a 0393     		str	r3, [sp, #12]
 1352 000c 0493     		str	r3, [sp, #16]
 1353 000e 0593     		str	r3, [sp, #20]
 572:Core/Src/stm32h7xx_hal_msp.c ****   if(htim->Instance==TIM5)
 1354              		.loc 1 572 3 is_stmt 1 view .LVU356
 1355              		.loc 1 572 10 is_stmt 0 view .LVU357
 1356 0010 0268     		ldr	r2, [r0]
 1357              		.loc 1 572 5 view .LVU358
 1358 0012 0E4B     		ldr	r3, .L93
 1359 0014 9A42     		cmp	r2, r3
 1360 0016 02D0     		beq	.L92
 1361              	.LVL83:
 1362              	.L89:
 573:Core/Src/stm32h7xx_hal_msp.c ****   {
 574:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 576:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 39


 577:Core/Src/stm32h7xx_hal_msp.c **** 
 578:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 579:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 580:Core/Src/stm32h7xx_hal_msp.c ****     PA3     ------> TIM5_CH4
 581:Core/Src/stm32h7xx_hal_msp.c ****     */
 582:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 583:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 584:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 585:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 586:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 587:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 588:Core/Src/stm32h7xx_hal_msp.c **** 
 589:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 590:Core/Src/stm32h7xx_hal_msp.c **** 
 591:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 592:Core/Src/stm32h7xx_hal_msp.c ****   }
 593:Core/Src/stm32h7xx_hal_msp.c **** 
 594:Core/Src/stm32h7xx_hal_msp.c **** }
 1363              		.loc 1 594 1 view .LVU359
 1364 0018 07B0     		add	sp, sp, #28
 1365              	.LCFI28:
 1366              		.cfi_remember_state
 1367              		.cfi_def_cfa_offset 4
 1368              		@ sp needed
 1369 001a 5DF804FB 		ldr	pc, [sp], #4
 1370              	.LVL84:
 1371              	.L92:
 1372              	.LCFI29:
 1373              		.cfi_restore_state
 578:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1374              		.loc 1 578 5 is_stmt 1 view .LVU360
 1375              	.LBB21:
 578:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1376              		.loc 1 578 5 view .LVU361
 578:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1377              		.loc 1 578 5 view .LVU362
 1378 001e 0C4B     		ldr	r3, .L93+4
 1379 0020 D3F8E020 		ldr	r2, [r3, #224]
 1380 0024 42F00102 		orr	r2, r2, #1
 1381 0028 C3F8E020 		str	r2, [r3, #224]
 578:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1382              		.loc 1 578 5 view .LVU363
 1383 002c D3F8E030 		ldr	r3, [r3, #224]
 1384 0030 03F00103 		and	r3, r3, #1
 1385 0034 0093     		str	r3, [sp]
 578:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1386              		.loc 1 578 5 view .LVU364
 1387 0036 009B     		ldr	r3, [sp]
 1388              	.LBE21:
 578:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1389              		.loc 1 578 5 view .LVU365
 582:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1390              		.loc 1 582 5 view .LVU366
 582:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1391              		.loc 1 582 25 is_stmt 0 view .LVU367
 1392 0038 0823     		movs	r3, #8
 1393 003a 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 40


 583:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1394              		.loc 1 583 5 is_stmt 1 view .LVU368
 583:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1395              		.loc 1 583 26 is_stmt 0 view .LVU369
 1396 003c 0223     		movs	r3, #2
 1397 003e 0293     		str	r3, [sp, #8]
 584:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1398              		.loc 1 584 5 is_stmt 1 view .LVU370
 585:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 1399              		.loc 1 585 5 view .LVU371
 586:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1400              		.loc 1 586 5 view .LVU372
 586:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1401              		.loc 1 586 31 is_stmt 0 view .LVU373
 1402 0040 0593     		str	r3, [sp, #20]
 587:Core/Src/stm32h7xx_hal_msp.c **** 
 1403              		.loc 1 587 5 is_stmt 1 view .LVU374
 1404 0042 01A9     		add	r1, sp, #4
 1405 0044 0348     		ldr	r0, .L93+8
 1406              	.LVL85:
 587:Core/Src/stm32h7xx_hal_msp.c **** 
 1407              		.loc 1 587 5 is_stmt 0 view .LVU375
 1408 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 1409              	.LVL86:
 1410              		.loc 1 594 1 view .LVU376
 1411 004a E5E7     		b	.L89
 1412              	.L94:
 1413              		.align	2
 1414              	.L93:
 1415 004c 000C0040 		.word	1073744896
 1416 0050 00440258 		.word	1476543488
 1417 0054 00000258 		.word	1476526080
 1418              		.cfi_endproc
 1419              	.LFE343:
 1421              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1422              		.align	1
 1423              		.global	HAL_TIM_Base_MspDeInit
 1424              		.syntax unified
 1425              		.thumb
 1426              		.thumb_func
 1428              	HAL_TIM_Base_MspDeInit:
 1429              	.LVL87:
 1430              	.LFB344:
 595:Core/Src/stm32h7xx_hal_msp.c **** /**
 596:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 597:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 598:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 599:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 600:Core/Src/stm32h7xx_hal_msp.c **** */
 601:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 602:Core/Src/stm32h7xx_hal_msp.c **** {
 1431              		.loc 1 602 1 is_stmt 1 view -0
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 0
 1434              		@ frame_needed = 0, uses_anonymous_args = 0
 1435              		.loc 1 602 1 is_stmt 0 view .LVU378
 1436 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 41


 1437              	.LCFI30:
 1438              		.cfi_def_cfa_offset 8
 1439              		.cfi_offset 3, -8
 1440              		.cfi_offset 14, -4
 603:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 1441              		.loc 1 603 3 is_stmt 1 view .LVU379
 1442              		.loc 1 603 15 is_stmt 0 view .LVU380
 1443 0002 0368     		ldr	r3, [r0]
 1444              		.loc 1 603 5 view .LVU381
 1445 0004 1A4A     		ldr	r2, .L105
 1446 0006 9342     		cmp	r3, r2
 1447 0008 09D0     		beq	.L101
 604:Core/Src/stm32h7xx_hal_msp.c ****   {
 605:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 606:Core/Src/stm32h7xx_hal_msp.c **** 
 607:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 608:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 609:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 610:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 611:Core/Src/stm32h7xx_hal_msp.c **** 
 612:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 613:Core/Src/stm32h7xx_hal_msp.c ****   }
 614:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 1448              		.loc 1 614 8 is_stmt 1 view .LVU382
 1449              		.loc 1 614 10 is_stmt 0 view .LVU383
 1450 000a 1A4A     		ldr	r2, .L105+4
 1451 000c 9342     		cmp	r3, r2
 1452 000e 0ED0     		beq	.L102
 615:Core/Src/stm32h7xx_hal_msp.c ****   {
 616:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 617:Core/Src/stm32h7xx_hal_msp.c **** 
 618:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 619:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 620:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 621:Core/Src/stm32h7xx_hal_msp.c **** 
 622:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 623:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM15_IRQn);
 624:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 626:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 627:Core/Src/stm32h7xx_hal_msp.c ****   }
 628:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 1453              		.loc 1 628 8 is_stmt 1 view .LVU384
 1454              		.loc 1 628 10 is_stmt 0 view .LVU385
 1455 0010 194A     		ldr	r2, .L105+8
 1456 0012 9342     		cmp	r3, r2
 1457 0014 16D0     		beq	.L103
 629:Core/Src/stm32h7xx_hal_msp.c ****   {
 630:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 631:Core/Src/stm32h7xx_hal_msp.c **** 
 632:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 633:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 634:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 635:Core/Src/stm32h7xx_hal_msp.c **** 
 636:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 637:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 638:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 42


 639:Core/Src/stm32h7xx_hal_msp.c **** 
 640:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 641:Core/Src/stm32h7xx_hal_msp.c ****   }
 642:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 1458              		.loc 1 642 8 is_stmt 1 view .LVU386
 1459              		.loc 1 642 10 is_stmt 0 view .LVU387
 1460 0016 194A     		ldr	r2, .L105+12
 1461 0018 9342     		cmp	r3, r2
 1462 001a 1ED0     		beq	.L104
 1463              	.LVL88:
 1464              	.L95:
 643:Core/Src/stm32h7xx_hal_msp.c ****   {
 644:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 645:Core/Src/stm32h7xx_hal_msp.c **** 
 646:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 647:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 648:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 649:Core/Src/stm32h7xx_hal_msp.c **** 
 650:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 651:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 652:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 653:Core/Src/stm32h7xx_hal_msp.c **** 
 654:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 655:Core/Src/stm32h7xx_hal_msp.c ****   }
 656:Core/Src/stm32h7xx_hal_msp.c **** 
 657:Core/Src/stm32h7xx_hal_msp.c **** }
 1465              		.loc 1 657 1 view .LVU388
 1466 001c 08BD     		pop	{r3, pc}
 1467              	.LVL89:
 1468              	.L101:
 609:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1469              		.loc 1 609 5 is_stmt 1 view .LVU389
 1470 001e 184A     		ldr	r2, .L105+16
 1471 0020 D2F8E830 		ldr	r3, [r2, #232]
 1472 0024 23F00803 		bic	r3, r3, #8
 1473 0028 C2F8E830 		str	r3, [r2, #232]
 1474 002c F6E7     		b	.L95
 1475              	.L102:
 620:Core/Src/stm32h7xx_hal_msp.c **** 
 1476              		.loc 1 620 5 view .LVU390
 1477 002e 144A     		ldr	r2, .L105+16
 1478 0030 D2F8F030 		ldr	r3, [r2, #240]
 1479 0034 23F48033 		bic	r3, r3, #65536
 1480 0038 C2F8F030 		str	r3, [r2, #240]
 623:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 1481              		.loc 1 623 5 view .LVU391
 1482 003c 7420     		movs	r0, #116
 1483              	.LVL90:
 623:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 1484              		.loc 1 623 5 is_stmt 0 view .LVU392
 1485 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1486              	.LVL91:
 1487 0042 EBE7     		b	.L95
 1488              	.LVL92:
 1489              	.L103:
 634:Core/Src/stm32h7xx_hal_msp.c **** 
 1490              		.loc 1 634 5 is_stmt 1 view .LVU393
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 43


 1491 0044 0E4A     		ldr	r2, .L105+16
 1492 0046 D2F8F030 		ldr	r3, [r2, #240]
 1493 004a 23F40033 		bic	r3, r3, #131072
 1494 004e C2F8F030 		str	r3, [r2, #240]
 637:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 1495              		.loc 1 637 5 view .LVU394
 1496 0052 7520     		movs	r0, #117
 1497              	.LVL93:
 637:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 1498              		.loc 1 637 5 is_stmt 0 view .LVU395
 1499 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1500              	.LVL94:
 1501 0058 E0E7     		b	.L95
 1502              	.LVL95:
 1503              	.L104:
 648:Core/Src/stm32h7xx_hal_msp.c **** 
 1504              		.loc 1 648 5 is_stmt 1 view .LVU396
 1505 005a 094A     		ldr	r2, .L105+16
 1506 005c D2F8F030 		ldr	r3, [r2, #240]
 1507 0060 23F48023 		bic	r3, r3, #262144
 1508 0064 C2F8F030 		str	r3, [r2, #240]
 651:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 1509              		.loc 1 651 5 view .LVU397
 1510 0068 7620     		movs	r0, #118
 1511              	.LVL96:
 651:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 1512              		.loc 1 651 5 is_stmt 0 view .LVU398
 1513 006a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1514              	.LVL97:
 1515              		.loc 1 657 1 view .LVU399
 1516 006e D5E7     		b	.L95
 1517              	.L106:
 1518              		.align	2
 1519              	.L105:
 1520 0070 000C0040 		.word	1073744896
 1521 0074 00400140 		.word	1073823744
 1522 0078 00440140 		.word	1073824768
 1523 007c 00480140 		.word	1073825792
 1524 0080 00440258 		.word	1476543488
 1525              		.cfi_endproc
 1526              	.LFE344:
 1528              		.section	.bss.HAL_RCC_FDCAN_CLK_ENABLED,"aw",%nobits
 1529              		.align	2
 1530              		.set	.LANCHOR0,. + 0
 1533              	HAL_RCC_FDCAN_CLK_ENABLED:
 1534 0000 00000000 		.space	4
 1535              		.text
 1536              	.Letext0:
 1537              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1538              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1539              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1540              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1541              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1542              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 1543              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1544              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1545              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 44


 1546              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 1547              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 1548              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 1549              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1550              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1551              		.file 16 "Core/Inc/main.h"
 1552              		.file 17 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:61     .text.HAL_MspInit:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:66     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:72     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:223    .text.HAL_ADC_MspInit:000000b0 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:232    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:238    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:299    .text.HAL_ADC_MspDeInit:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:308    .text.HAL_FDCAN_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:314    .text.HAL_FDCAN_MspInit:00000000 HAL_FDCAN_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:514    .text.HAL_FDCAN_MspInit:000000e8 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:525    .text.HAL_FDCAN_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:531    .text.HAL_FDCAN_MspDeInit:00000000 HAL_FDCAN_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:614    .text.HAL_FDCAN_MspDeInit:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:624    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:630    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:849    .text.HAL_I2C_MspInit:000000f8 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:858    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:864    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:939    .text.HAL_I2C_MspDeInit:00000060 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:948    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:954    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1084   .text.HAL_SPI_MspInit:0000008c $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1091   .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1097   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1140   .text.HAL_SPI_MspDeInit:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1147   .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1153   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1316   .text.HAL_TIM_Base_MspInit:000000c4 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1325   .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1331   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1415   .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1422   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1428   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1520   .text.HAL_TIM_Base_MspDeInit:00000070 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1529   .bss.HAL_RCC_FDCAN_CLK_ENABLED:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccMjYu25.s:1533   .bss.HAL_RCC_FDCAN_CLK_ENABLED:00000000 HAL_RCC_FDCAN_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
