[13:24:00.491] <TB3>     INFO: *** Welcome to pxar ***
[13:24:00.491] <TB3>     INFO: *** Today: 2016/10/20
[13:24:00.498] <TB3>     INFO: *** Version: 47bc-dirty
[13:24:00.498] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:00.499] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:00.499] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//defaultMaskFile.dat
[13:24:00.499] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters_C15.dat
[13:24:00.575] <TB3>     INFO:         clk: 4
[13:24:00.575] <TB3>     INFO:         ctr: 4
[13:24:00.575] <TB3>     INFO:         sda: 19
[13:24:00.575] <TB3>     INFO:         tin: 9
[13:24:00.575] <TB3>     INFO:         level: 15
[13:24:00.575] <TB3>     INFO:         triggerdelay: 0
[13:24:00.576] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:24:00.576] <TB3>     INFO: Log level: DEBUG
[13:24:00.584] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:24:00.594] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:24:00.597] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:24:00.600] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:24:02.161] <TB3>     INFO: DUT info: 
[13:24:02.161] <TB3>     INFO: The DUT currently contains the following objects:
[13:24:02.162] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:24:02.162] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:24:02.162] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:24:02.162] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:24:02.162] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.162] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:24:02.163] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:24:02.164] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:24:02.165] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:24:02.168] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31313920
[13:24:02.168] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xc38480
[13:24:02.168] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xbae770
[13:24:02.168] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1d95d94010
[13:24:02.168] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1d9bfff510
[13:24:02.168] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31379456 fPxarMemory = 0x7f1d95d94010
[13:24:02.169] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381.9mA
[13:24:02.170] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:24:02.170] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[13:24:02.170] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:24:02.570] <TB3>     INFO: enter 'restricted' command line mode
[13:24:02.570] <TB3>     INFO: enter test to run
[13:24:02.570] <TB3>     INFO:   test: FPIXTest no parameter change
[13:24:02.570] <TB3>     INFO:   running: fpixtest
[13:24:02.570] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:24:02.575] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:24:02.575] <TB3>     INFO: ######################################################################
[13:24:02.575] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:24:02.575] <TB3>     INFO: ######################################################################
[13:24:02.579] <TB3>     INFO: ######################################################################
[13:24:02.579] <TB3>     INFO: PixTestPretest::doTest()
[13:24:02.579] <TB3>     INFO: ######################################################################
[13:24:02.582] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:02.582] <TB3>     INFO:    PixTestPretest::programROC() 
[13:24:02.582] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:20.599] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:24:20.599] <TB3>     INFO: IA differences per ROC:  16.9 18.5 17.7 19.3 18.5 17.7 19.3 19.3 18.5 19.3 18.5 20.9 16.9 20.9 18.5 19.3
[13:24:20.667] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:20.667] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:24:20.667] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:21.920] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:24:22.422] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:24:22.924] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:24:23.426] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:24:23.927] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:24:24.429] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:24:24.931] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:24:25.432] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:24:25.934] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:24:26.436] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:24:26.937] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:24:27.439] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:24:27.941] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:24:28.442] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:24:28.944] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:24:29.446] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:24:29.699] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 2.4 2.4 1.6 1.6 1.6 1.6 1.6 2.4 1.6 2.4 2.4 1.6 
[13:24:29.699] <TB3>     INFO: Test took 9034 ms.
[13:24:29.699] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:24:29.727] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:29.727] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:24:29.727] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:29.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[13:24:29.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.6187 mA
[13:24:30.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  92 Ia 24.8188 mA
[13:24:30.133] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  88 Ia 24.0187 mA
[13:24:30.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[13:24:30.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.4188 mA
[13:24:30.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.8188 mA
[13:24:30.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  84 Ia 24.8188 mA
[13:24:30.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  80 Ia 23.2188 mA
[13:24:30.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  85 Ia 24.8188 mA
[13:24:30.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  81 Ia 24.0187 mA
[13:24:30.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.0187 mA
[13:24:31.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.2188 mA
[13:24:31.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 25.6188 mA
[13:24:31.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  74 Ia 22.4188 mA
[13:24:31.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  84 Ia 25.6188 mA
[13:24:31.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  75 Ia 23.2188 mA
[13:24:31.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 24.8188 mA
[13:24:31.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  76 Ia 23.2188 mA
[13:24:31.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 24.8188 mA
[13:24:31.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  77 Ia 23.2188 mA
[13:24:31.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  82 Ia 24.8188 mA
[13:24:32.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.2188 mA
[13:24:32.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  83 Ia 24.8188 mA
[13:24:32.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.2188 mA
[13:24:32.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  83 Ia 24.8188 mA
[13:24:32.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 23.2188 mA
[13:24:32.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  84 Ia 24.8188 mA
[13:24:32.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  80 Ia 24.0187 mA
[13:24:32.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.0187 mA
[13:24:32.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.0187 mA
[13:24:32.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.0187 mA
[13:24:33.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.0187 mA
[13:24:33.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.2188 mA
[13:24:33.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 24.8188 mA
[13:24:33.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  79 Ia 23.2188 mA
[13:24:33.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  84 Ia 24.8188 mA
[13:24:33.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  80 Ia 24.8188 mA
[13:24:33.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  76 Ia 23.2188 mA
[13:24:33.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  81 Ia 24.0187 mA
[13:24:33.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.8188 mA
[13:24:33.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  74 Ia 24.0187 mA
[13:24:34.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 20.8187 mA
[13:24:34.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  97 Ia 25.6188 mA
[13:24:34.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  88 Ia 23.2188 mA
[13:24:34.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  93 Ia 24.0187 mA
[13:24:34.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 25.6188 mA
[13:24:34.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  69 Ia 24.0187 mA
[13:24:34.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.2188 mA
[13:24:34.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 24.8188 mA
[13:24:34.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  79 Ia 24.0187 mA
[13:24:34.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.0187 mA
[13:24:35.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  88
[13:24:35.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:24:35.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[13:24:35.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:24:35.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  83
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  74
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  93
[13:24:35.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  69
[13:24:35.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  79
[13:24:35.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:24:36.838] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[13:24:36.838] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  20.1  20.9  19.3  19.3  20.1  19.3  20.1  20.1  20.1  20.1  19.3  19.3  19.3
[13:24:36.871] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:36.871] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:24:36.871] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:37.007] <TB3>     INFO: Expecting 231680 events.
[13:24:45.184] <TB3>     INFO: 231680 events read in total (7460ms).
[13:24:45.336] <TB3>     INFO: Test took 8462ms.
[13:24:45.537] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 84 and Delta(CalDel) = 65
[13:24:45.540] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 65
[13:24:45.544] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:24:45.547] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 74 and Delta(CalDel) = 63
[13:24:45.551] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 110 and Delta(CalDel) = 61
[13:24:45.554] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 83 and Delta(CalDel) = 59
[13:24:45.557] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 72 and Delta(CalDel) = 58
[13:24:45.561] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:24:45.564] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 65
[13:24:45.568] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:24:45.572] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:24:45.575] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 93 and Delta(CalDel) = 68
[13:24:45.579] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:24:45.582] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 85 and Delta(CalDel) = 64
[13:24:45.586] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:24:45.589] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:24:45.630] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:24:45.668] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:45.668] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:24:45.668] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:45.803] <TB3>     INFO: Expecting 231680 events.
[13:24:54.052] <TB3>     INFO: 231680 events read in total (7534ms).
[13:24:54.057] <TB3>     INFO: Test took 8385ms.
[13:24:54.080] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32
[13:24:54.393] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[13:24:54.396] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[13:24:54.400] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[13:24:54.404] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[13:24:54.408] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[13:24:54.412] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[13:24:54.416] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:24:54.420] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 33
[13:24:54.424] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:24:54.428] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31.5
[13:24:54.432] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 173 +/- 34
[13:24:54.435] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[13:24:54.439] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32
[13:24:54.443] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:24:54.447] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[13:24:54.485] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:24:54.485] <TB3>     INFO: CalDel:      149   153   138   154   121   119   125   143   150   127   139   173   140   141   144   125
[13:24:54.485] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:24:54.489] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C0.dat
[13:24:54.489] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C1.dat
[13:24:54.489] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C2.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C3.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C4.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C5.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C6.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C7.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C8.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C9.dat
[13:24:54.490] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C10.dat
[13:24:54.491] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C11.dat
[13:24:54.491] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C12.dat
[13:24:54.491] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C13.dat
[13:24:54.491] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C14.dat
[13:24:54.491] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:54.491] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:54.491] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:54.491] <TB3>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:24:54.491] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:24:54.576] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:24:54.576] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:24:54.576] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:24:54.576] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:24:54.578] <TB3>     INFO: ######################################################################
[13:24:54.578] <TB3>     INFO: PixTestTiming::doTest()
[13:24:54.578] <TB3>     INFO: ######################################################################
[13:24:54.579] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:54.579] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:24:54.579] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:54.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:24:56.476] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:24:58.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:25:01.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:25:03.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:25:05.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:25:07.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:25:10.113] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:25:12.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:25:14.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:25:16.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:25:19.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:25:21.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:25:23.753] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:25:26.026] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:28.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:25:30.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:25:32.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:25:33.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:25:35.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:25:36.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:25:38.169] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:25:39.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:25:41.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:25:42.728] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:25:44.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:25:45.774] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:25:47.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:25:48.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:25:50.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:25:51.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:25:53.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:25:54.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:25:56.433] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:25:57.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:25:59.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:26:00.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:26:02.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:26:04.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:26:05.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:26:07.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:26:09.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:26:10.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:26:12.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:26:13.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:26:15.430] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:26:16.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:26:18.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:26:19.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:26:22.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:26:24.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:26:26.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:26:29.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:26:31.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:26:33.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:26:35.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:26:38.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:26:40.449] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:26:42.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:26:44.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:26:47.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:26:49.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:26:51.814] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:26:54.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:26:56.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:26:58.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:00.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:03.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:05.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:07.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:27:09.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:27:12.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:27:14.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:27:16.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:27:19.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:27:21.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:27:23.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:27:25.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:27:28.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:27:30.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:27:32.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:27:34.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:27:35.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:27:37.291] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:27:38.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:27:40.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:27:41.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:27:43.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:27:44.890] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:27:46.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:27:58.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:28:11.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:28:13.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:28:25.003] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:28:38.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:40.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:42.966] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:44.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:46.007] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:47.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:28:49.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:28:50.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:28:52.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:28:53.610] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:28:55.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:28:57.404] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:28:58.924] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:29:00.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:29:01.964] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:29:03.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:29:04.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:29:06.524] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:29:08.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:29:10.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:29:12.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:29:14.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:29:17.137] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:29:19.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:29:21.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:29:23.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:29:26.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:28.503] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:30.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:33.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:35.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:37.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:39.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:42.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:29:44.805] <TB3>     INFO: TBM Phase Settings: 236
[13:29:44.805] <TB3>     INFO: 400MHz Phase: 3
[13:29:44.805] <TB3>     INFO: 160MHz Phase: 7
[13:29:44.805] <TB3>     INFO: Functional Phase Area: 4
[13:29:44.808] <TB3>     INFO: Test took 290230 ms.
[13:29:44.808] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:29:44.808] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:44.808] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:29:44.808] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:44.808] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:29:45.950] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:29:49.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:29:52.750] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:29:56.150] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:29:59.550] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:30:02.949] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:30:06.349] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:30:09.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:30:11.269] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:30:12.790] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:30:14.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:30:15.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:30:17.348] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:30:18.868] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:30:20.387] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:30:21.908] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:30:23.428] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:30:24.948] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:30:27.222] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:30:29.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:30:31.768] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:30:34.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:30:36.316] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:30:37.836] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:30:39.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:30:40.876] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:30:43.150] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:30:45.423] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:30:47.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:30:49.970] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:30:52.244] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:30:53.764] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:30:55.284] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:30:56.804] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:30:59.077] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:31:01.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:31:03.624] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:31:05.897] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:31:08.171] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:31:09.691] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:31:11.211] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:31:12.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:31:15.006] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:31:17.279] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:31:19.552] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:31:21.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:31:24.099] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:31:25.619] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:31:27.141] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:31:28.661] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:31:30.935] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:31:33.208] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:31:35.481] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:31:37.755] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:31:40.028] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:31:41.551] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:31:43.071] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:31:44.592] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:31:46.111] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:31:47.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:31:49.152] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:31:50.673] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:31:52.193] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:31:54.096] <TB3>     INFO: ROC Delay Settings: 228
[13:31:54.096] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:31:54.096] <TB3>     INFO: ROC Port 0 Delay: 4
[13:31:54.096] <TB3>     INFO: ROC Port 1 Delay: 4
[13:31:54.096] <TB3>     INFO: Functional ROC Area: 5
[13:31:54.100] <TB3>     INFO: Test took 129292 ms.
[13:31:54.100] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:31:54.100] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:54.100] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:31:54.100] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:55.240] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40c8 40c8 40c8 40c9 40c8 40c9 40c8 40c9 e062 c000 a101 8040 40c8 40c9 40c8 40c8 40c8 40c9 40c8 40c8 e062 c000 
[13:31:55.240] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40c8 40c8 40c8 40c8 40c8 40c9 40c8 40c8 e022 c000 a102 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:31:55.240] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:31:55.240] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:32:09.551] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:09.552] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:32:23.755] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:23.755] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:32:37.881] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:37.881] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:32:52.049] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:52.049] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:33:06.200] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:06.200] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:33:20.288] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:20.288] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:33:34.362] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:34.362] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:33:48.447] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:48.447] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:34:02.544] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:02.544] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:34:16.649] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:17.029] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:17.042] <TB3>     INFO: Decoding statistics:
[13:34:17.042] <TB3>     INFO:   General information:
[13:34:17.042] <TB3>     INFO: 	 16bit words read:         240000000
[13:34:17.042] <TB3>     INFO: 	 valid events total:       20000000
[13:34:17.042] <TB3>     INFO: 	 empty events:             20000000
[13:34:17.042] <TB3>     INFO: 	 valid events with pixels: 0
[13:34:17.042] <TB3>     INFO: 	 valid pixel hits:         0
[13:34:17.042] <TB3>     INFO:   Event errors: 	           0
[13:34:17.042] <TB3>     INFO: 	 start marker:             0
[13:34:17.042] <TB3>     INFO: 	 stop marker:              0
[13:34:17.042] <TB3>     INFO: 	 overflow:                 0
[13:34:17.042] <TB3>     INFO: 	 invalid 5bit words:       0
[13:34:17.042] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:34:17.042] <TB3>     INFO:   TBM errors: 		           0
[13:34:17.042] <TB3>     INFO: 	 flawed TBM headers:       0
[13:34:17.042] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:34:17.042] <TB3>     INFO: 	 event ID mismatches:      0
[13:34:17.042] <TB3>     INFO:   ROC errors: 		           0
[13:34:17.042] <TB3>     INFO: 	 missing ROC header(s):    0
[13:34:17.042] <TB3>     INFO: 	 misplaced readback start: 0
[13:34:17.042] <TB3>     INFO:   Pixel decoding errors:	   0
[13:34:17.042] <TB3>     INFO: 	 pixel data incomplete:    0
[13:34:17.042] <TB3>     INFO: 	 pixel address:            0
[13:34:17.042] <TB3>     INFO: 	 pulse height fill bit:    0
[13:34:17.042] <TB3>     INFO: 	 buffer corruption:        0
[13:34:17.042] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.042] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:34:17.042] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.042] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.042] <TB3>     INFO:    Read back bit status: 1
[13:34:17.042] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.042] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.042] <TB3>     INFO:    Timings are good!
[13:34:17.042] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.043] <TB3>     INFO: Test took 142943 ms.
[13:34:17.043] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:34:17.043] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:34:17.043] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:17.043] <TB3>     INFO: PixTestTiming::doTest took 562467 ms.
[13:34:17.043] <TB3>     INFO: PixTestTiming::doTest() done
[13:34:17.043] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:34:17.043] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:34:17.043] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:34:17.043] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:34:17.043] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:34:17.044] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:34:17.044] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:34:17.396] <TB3>     INFO: ######################################################################
[13:34:17.396] <TB3>     INFO: PixTestAlive::doTest()
[13:34:17.396] <TB3>     INFO: ######################################################################
[13:34:17.399] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.399] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:17.399] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:17.401] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:17.745] <TB3>     INFO: Expecting 41600 events.
[13:34:21.816] <TB3>     INFO: 41600 events read in total (3356ms).
[13:34:21.816] <TB3>     INFO: Test took 4415ms.
[13:34:21.824] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:21.824] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:34:21.824] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:34:22.199] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:34:22.199] <TB3>     INFO: number of dead pixels (per ROC):     0    0    2    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:34:22.199] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    2    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:34:22.202] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:22.202] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:22.202] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:22.204] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:22.549] <TB3>     INFO: Expecting 41600 events.
[13:34:25.509] <TB3>     INFO: 41600 events read in total (2245ms).
[13:34:25.509] <TB3>     INFO: Test took 3305ms.
[13:34:25.509] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:25.509] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:34:25.509] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:34:25.509] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:34:25.915] <TB3>     INFO: PixTestAlive::maskTest() done
[13:34:25.915] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:25.919] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:25.919] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:25.919] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:25.920] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:26.267] <TB3>     INFO: Expecting 41600 events.
[13:34:30.313] <TB3>     INFO: 41600 events read in total (3331ms).
[13:34:30.314] <TB3>     INFO: Test took 4394ms.
[13:34:30.321] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:30.321] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:34:30.322] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:34:30.694] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:34:30.695] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:30.695] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:34:30.695] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:34:30.702] <TB3>     INFO: ######################################################################
[13:34:30.703] <TB3>     INFO: PixTestTrim::doTest()
[13:34:30.703] <TB3>     INFO: ######################################################################
[13:34:30.705] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:30.705] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:34:30.705] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:30.783] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:34:30.783] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:34:30.796] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:30.796] <TB3>     INFO:     run 1 of 1
[13:34:30.796] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:31.138] <TB3>     INFO: Expecting 5025280 events.
[13:35:16.426] <TB3>     INFO: 1427880 events read in total (44573ms).
[13:36:00.747] <TB3>     INFO: 2840944 events read in total (88894ms).
[13:36:45.094] <TB3>     INFO: 4264096 events read in total (133241ms).
[13:37:08.895] <TB3>     INFO: 5025280 events read in total (157042ms).
[13:37:08.931] <TB3>     INFO: Test took 158135ms.
[13:37:08.984] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:09.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:10.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:11.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:12.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:14.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:15.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:17.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:18.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:19.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:21.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:22.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:23.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:25.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:26.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:27.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:29.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:30.373] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234209280
[13:37:30.377] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0545 minThrLimit = 85.0277 minThrNLimit = 107.999 -> result = 85.0545 -> 85
[13:37:30.377] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.514 minThrLimit = 91.5056 minThrNLimit = 108.303 -> result = 91.514 -> 91
[13:37:30.377] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6288 minThrLimit = 92.5432 minThrNLimit = 106.442 -> result = 92.6288 -> 92
[13:37:30.378] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9009 minThrLimit = 90.7975 minThrNLimit = 110.32 -> result = 90.9009 -> 90
[13:37:30.378] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.637 minThrLimit = 103.602 minThrNLimit = 132.957 -> result = 103.637 -> 103
[13:37:30.379] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.677 minThrLimit = 94.6624 minThrNLimit = 117.264 -> result = 94.677 -> 94
[13:37:30.379] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3895 minThrLimit = 90.3836 minThrNLimit = 111.916 -> result = 90.3895 -> 90
[13:37:30.379] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.448 minThrLimit = 91.4321 minThrNLimit = 113.884 -> result = 91.448 -> 91
[13:37:30.380] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9524 minThrLimit = 98.9397 minThrNLimit = 119.518 -> result = 98.9524 -> 98
[13:37:30.380] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.384 minThrLimit = 102.377 minThrNLimit = 124.401 -> result = 102.384 -> 102
[13:37:30.381] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.577 minThrLimit = 103.537 minThrNLimit = 127.587 -> result = 103.577 -> 103
[13:37:30.381] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5667 minThrLimit = 96.5167 minThrNLimit = 117.39 -> result = 96.5667 -> 96
[13:37:30.381] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9876 minThrLimit = 87.9468 minThrNLimit = 106.411 -> result = 87.9876 -> 87
[13:37:30.382] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3316 minThrLimit = 97.3238 minThrNLimit = 116.513 -> result = 97.3316 -> 97
[13:37:30.382] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3828 minThrLimit = 90.38 minThrNLimit = 106.625 -> result = 90.3828 -> 90
[13:37:30.383] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4168 minThrLimit = 90.3926 minThrNLimit = 109.296 -> result = 90.4168 -> 90
[13:37:30.383] <TB3>     INFO: ROC 0 VthrComp = 85
[13:37:30.383] <TB3>     INFO: ROC 1 VthrComp = 91
[13:37:30.383] <TB3>     INFO: ROC 2 VthrComp = 92
[13:37:30.383] <TB3>     INFO: ROC 3 VthrComp = 90
[13:37:30.383] <TB3>     INFO: ROC 4 VthrComp = 103
[13:37:30.384] <TB3>     INFO: ROC 5 VthrComp = 94
[13:37:30.385] <TB3>     INFO: ROC 6 VthrComp = 90
[13:37:30.385] <TB3>     INFO: ROC 7 VthrComp = 91
[13:37:30.385] <TB3>     INFO: ROC 8 VthrComp = 98
[13:37:30.385] <TB3>     INFO: ROC 9 VthrComp = 102
[13:37:30.385] <TB3>     INFO: ROC 10 VthrComp = 103
[13:37:30.385] <TB3>     INFO: ROC 11 VthrComp = 96
[13:37:30.385] <TB3>     INFO: ROC 12 VthrComp = 87
[13:37:30.385] <TB3>     INFO: ROC 13 VthrComp = 97
[13:37:30.385] <TB3>     INFO: ROC 14 VthrComp = 90
[13:37:30.385] <TB3>     INFO: ROC 15 VthrComp = 90
[13:37:30.385] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:37:30.385] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:37:30.397] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:30.397] <TB3>     INFO:     run 1 of 1
[13:37:30.397] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:30.743] <TB3>     INFO: Expecting 5025280 events.
[13:38:06.518] <TB3>     INFO: 891472 events read in total (35061ms).
[13:38:40.607] <TB3>     INFO: 1780536 events read in total (69151ms).
[13:39:16.193] <TB3>     INFO: 2669000 events read in total (104736ms).
[13:39:51.578] <TB3>     INFO: 3547168 events read in total (140121ms).
[13:40:26.886] <TB3>     INFO: 4419808 events read in total (175429ms).
[13:40:51.573] <TB3>     INFO: 5025280 events read in total (200116ms).
[13:40:51.647] <TB3>     INFO: Test took 201250ms.
[13:40:51.823] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:52.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:53.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:55.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:56.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:58.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:00.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:01.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:03.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:04.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:06.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:07.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:09.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:11.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:12.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:14.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:15.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:17.543] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255365120
[13:41:17.546] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58 for pixel 3/0 mean/min/max = 45.011/32.0011/58.021
[13:41:17.546] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.3474 for pixel 16/0 mean/min/max = 46.9561/33.3742/60.5379
[13:41:17.547] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.71 for pixel 21/22 mean/min/max = 47.2214/33.7314/60.7115
[13:41:17.547] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3759 for pixel 19/0 mean/min/max = 45.8857/34.346/57.4253
[13:41:17.547] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.1289 for pixel 14/8 mean/min/max = 46.536/31.9221/61.1499
[13:41:17.548] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.9221 for pixel 51/1 mean/min/max = 44.8853/33.8158/55.9548
[13:41:17.548] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.9452 for pixel 0/76 mean/min/max = 46.4828/32.8595/60.1061
[13:41:17.548] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.9505 for pixel 2/14 mean/min/max = 47.1208/32.2471/61.9945
[13:41:17.549] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.7386 for pixel 6/0 mean/min/max = 44.7293/32.5941/56.8645
[13:41:17.549] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.9101 for pixel 23/19 mean/min/max = 45.2299/32.2009/58.259
[13:41:17.549] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.0142 for pixel 20/0 mean/min/max = 46.452/32.8423/60.0617
[13:41:17.549] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.9421 for pixel 0/1 mean/min/max = 46.7039/32.4373/60.9706
[13:41:17.550] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.4031 for pixel 8/53 mean/min/max = 46.2046/31.8124/60.5968
[13:41:17.550] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.9689 for pixel 30/79 mean/min/max = 44.6359/32.0479/57.2238
[13:41:17.550] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.0506 for pixel 2/5 mean/min/max = 47.4707/33.8313/61.1101
[13:41:17.551] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.1853 for pixel 10/7 mean/min/max = 46.5467/33.8633/59.2301
[13:41:17.551] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:17.682] <TB3>     INFO: Expecting 411648 events.
[13:41:25.134] <TB3>     INFO: 411648 events read in total (6737ms).
[13:41:25.142] <TB3>     INFO: Expecting 411648 events.
[13:41:32.694] <TB3>     INFO: 411648 events read in total (6889ms).
[13:41:32.702] <TB3>     INFO: Expecting 411648 events.
[13:41:40.261] <TB3>     INFO: 411648 events read in total (6892ms).
[13:41:40.271] <TB3>     INFO: Expecting 411648 events.
[13:41:47.913] <TB3>     INFO: 411648 events read in total (6977ms).
[13:41:47.926] <TB3>     INFO: Expecting 411648 events.
[13:41:55.660] <TB3>     INFO: 411648 events read in total (7075ms).
[13:41:55.676] <TB3>     INFO: Expecting 411648 events.
[13:42:03.240] <TB3>     INFO: 411648 events read in total (6910ms).
[13:42:03.258] <TB3>     INFO: Expecting 411648 events.
[13:42:10.774] <TB3>     INFO: 411648 events read in total (6862ms).
[13:42:10.794] <TB3>     INFO: Expecting 411648 events.
[13:42:18.193] <TB3>     INFO: 411648 events read in total (6743ms).
[13:42:18.215] <TB3>     INFO: Expecting 411648 events.
[13:42:25.589] <TB3>     INFO: 411648 events read in total (6722ms).
[13:42:25.614] <TB3>     INFO: Expecting 411648 events.
[13:42:33.034] <TB3>     INFO: 411648 events read in total (6768ms).
[13:42:33.060] <TB3>     INFO: Expecting 411648 events.
[13:42:40.703] <TB3>     INFO: 411648 events read in total (6994ms).
[13:42:40.733] <TB3>     INFO: Expecting 411648 events.
[13:42:48.371] <TB3>     INFO: 411648 events read in total (6993ms).
[13:42:48.403] <TB3>     INFO: Expecting 411648 events.
[13:42:56.047] <TB3>     INFO: 411648 events read in total (7003ms).
[13:42:56.081] <TB3>     INFO: Expecting 411648 events.
[13:43:03.697] <TB3>     INFO: 411648 events read in total (6976ms).
[13:43:03.734] <TB3>     INFO: Expecting 411648 events.
[13:43:11.347] <TB3>     INFO: 411648 events read in total (6972ms).
[13:43:11.385] <TB3>     INFO: Expecting 411648 events.
[13:43:18.994] <TB3>     INFO: 411648 events read in total (6972ms).
[13:43:19.033] <TB3>     INFO: Test took 121482ms.
[13:43:19.532] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2234 < 35 for itrim+1 = 110; old thr = 34.9917 ... break
[13:43:19.560] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2363 < 35 for itrim+1 = 96; old thr = 34.8699 ... break
[13:43:19.583] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6564 < 35 for itrim+1 = 105; old thr = 34.9482 ... break
[13:43:19.615] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0032 < 35 for itrim = 100; old thr = 33.8779 ... break
[13:43:19.656] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2037 < 35 for itrim = 120; old thr = 34.3413 ... break
[13:43:19.688] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 93; old thr = 34.2227 ... break
[13:43:19.716] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.086 < 35 for itrim = 96; old thr = 34.5078 ... break
[13:43:19.749] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6105 < 35 for itrim = 113; old thr = 33.6989 ... break
[13:43:19.751] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 160.992 < 35 for itrim+1 = 159; old thr = 99 ... break
[13:43:19.788] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8957 < 35 for itrim+1 = 107; old thr = 34.5427 ... break
[13:43:19.815] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4885 < 35 for itrim = 97; old thr = 33.9557 ... break
[13:43:19.845] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5691 < 35 for itrim = 106; old thr = 34.078 ... break
[13:43:19.871] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0211 < 35 for itrim = 100; old thr = 34.5415 ... break
[13:43:19.894] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2167 < 35 for itrim = 88; old thr = 33.865 ... break
[13:43:19.921] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2292 < 35 for itrim+1 = 102; old thr = 34.9318 ... break
[13:43:19.949] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3973 < 35 for itrim = 95; old thr = 34.3763 ... break
[13:43:20.027] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:43:20.038] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:20.038] <TB3>     INFO:     run 1 of 1
[13:43:20.038] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:20.390] <TB3>     INFO: Expecting 5025280 events.
[13:43:56.116] <TB3>     INFO: 870056 events read in total (35011ms).
[13:44:31.108] <TB3>     INFO: 1737648 events read in total (70003ms).
[13:45:06.361] <TB3>     INFO: 2605544 events read in total (105256ms).
[13:45:41.438] <TB3>     INFO: 3465576 events read in total (140333ms).
[13:46:16.482] <TB3>     INFO: 4321304 events read in total (175377ms).
[13:46:45.423] <TB3>     INFO: 5025280 events read in total (204318ms).
[13:46:45.503] <TB3>     INFO: Test took 205465ms.
[13:46:45.686] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:46.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:47.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:49.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:50.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:52.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:53.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:55.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:56.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:58.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:59.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:01.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:03.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:04.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:06.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:07.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:09.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:10.856] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266629120
[13:47:10.858] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.248110 .. 255.000000
[13:47:10.933] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:47:10.943] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:10.944] <TB3>     INFO:     run 1 of 1
[13:47:10.944] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:11.289] <TB3>     INFO: Expecting 8453120 events.
[13:47:45.877] <TB3>     INFO: 823488 events read in total (33874ms).
[13:48:18.076] <TB3>     INFO: 1647080 events read in total (66073ms).
[13:48:50.641] <TB3>     INFO: 2470584 events read in total (98638ms).
[13:49:24.378] <TB3>     INFO: 3294328 events read in total (132375ms).
[13:49:57.783] <TB3>     INFO: 4118016 events read in total (165780ms).
[13:50:31.800] <TB3>     INFO: 4940784 events read in total (199797ms).
[13:51:04.234] <TB3>     INFO: 5762560 events read in total (232231ms).
[13:51:37.923] <TB3>     INFO: 6583064 events read in total (265920ms).
[13:52:11.183] <TB3>     INFO: 7402976 events read in total (299180ms).
[13:52:45.093] <TB3>     INFO: 8222552 events read in total (333090ms).
[13:52:54.629] <TB3>     INFO: 8453120 events read in total (342626ms).
[13:52:54.763] <TB3>     INFO: Test took 343819ms.
[13:52:55.094] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:55.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:57.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:59.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:01.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:03.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:05.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:06.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:08.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:10.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:12.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:14.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:16.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:18.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:19.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:21.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:23.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:25.489] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331116544
[13:53:25.569] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.467352 .. 50.192094
[13:53:25.644] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:53:25.654] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:25.654] <TB3>     INFO:     run 1 of 1
[13:53:25.654] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:25.997] <TB3>     INFO: Expecting 1896960 events.
[13:54:06.211] <TB3>     INFO: 1122488 events read in total (39499ms).
[13:54:33.197] <TB3>     INFO: 1896960 events read in total (66486ms).
[13:54:33.222] <TB3>     INFO: Test took 67569ms.
[13:54:33.267] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:33.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:34.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:35.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:36.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:37.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:38.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:39.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:40.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:41.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:42.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:43.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:44.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:45.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:46.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:47.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:48.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:49.578] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344367104
[13:54:49.659] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.014874 .. 50.192094
[13:54:49.734] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:54:49.744] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:49.744] <TB3>     INFO:     run 1 of 1
[13:54:49.744] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:50.088] <TB3>     INFO: Expecting 1664000 events.
[13:55:29.598] <TB3>     INFO: 1064144 events read in total (38796ms).
[13:55:51.578] <TB3>     INFO: 1664000 events read in total (60776ms).
[13:55:51.598] <TB3>     INFO: Test took 61854ms.
[13:55:51.641] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:51.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:52.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:53.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:54.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:55.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:56.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:57.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:58.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:59.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:00.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:01.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:02.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:03.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:04.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:05.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:06.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:07.898] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353366016
[13:56:07.978] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.306460 .. 50.192094
[13:56:08.053] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:56:08.063] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:08.063] <TB3>     INFO:     run 1 of 1
[13:56:08.063] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:08.409] <TB3>     INFO: Expecting 1597440 events.
[13:56:47.877] <TB3>     INFO: 1050576 events read in total (38753ms).
[13:57:08.138] <TB3>     INFO: 1597440 events read in total (59014ms).
[13:57:08.156] <TB3>     INFO: Test took 60093ms.
[13:57:08.195] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:08.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:09.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:10.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:11.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:12.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:13.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:14.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:15.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:16.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:17.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:18.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:19.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:20.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:21.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:22.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:23.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:24.362] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358969344
[13:57:24.447] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:57:24.447] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:57:24.457] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:24.457] <TB3>     INFO:     run 1 of 1
[13:57:24.457] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:24.799] <TB3>     INFO: Expecting 1364480 events.
[13:58:03.860] <TB3>     INFO: 1075080 events read in total (38346ms).
[13:58:14.927] <TB3>     INFO: 1364480 events read in total (49414ms).
[13:58:14.942] <TB3>     INFO: Test took 50485ms.
[13:58:14.976] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:15.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:16.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:17.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:18.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:18.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:19.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:20.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:21.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:22.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:23.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:24.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:25.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:26.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:27.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:28.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:29.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:30.576] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358973440
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C0.dat
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C1.dat
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C2.dat
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C3.dat
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C4.dat
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C5.dat
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C6.dat
[13:58:30.616] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C7.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C8.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C9.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C10.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C11.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C12.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C13.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C14.dat
[13:58:30.617] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C15.dat
[13:58:30.617] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C0.dat
[13:58:30.625] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C1.dat
[13:58:30.632] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C2.dat
[13:58:30.639] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C3.dat
[13:58:30.646] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C4.dat
[13:58:30.653] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C5.dat
[13:58:30.660] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C6.dat
[13:58:30.666] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C7.dat
[13:58:30.673] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C8.dat
[13:58:30.680] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C9.dat
[13:58:30.686] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C10.dat
[13:58:30.693] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C11.dat
[13:58:30.700] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C12.dat
[13:58:30.706] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C13.dat
[13:58:30.713] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C14.dat
[13:58:30.720] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C15.dat
[13:58:30.727] <TB3>     INFO: PixTestTrim::trimTest() done
[13:58:30.727] <TB3>     INFO: vtrim:     110  96 105 100 120  93  96 113 159 107  97 106 100  88 102  95 
[13:58:30.727] <TB3>     INFO: vthrcomp:   85  91  92  90 103  94  90  91  98 102 103  96  87  97  90  90 
[13:58:30.727] <TB3>     INFO: vcal mean:  34.96  35.00  34.95  34.95  34.96  34.96  34.96  34.94  34.85  34.95  35.02  34.97  34.94  34.96  35.01  34.97 
[13:58:30.727] <TB3>     INFO: vcal RMS:    0.82   0.86   1.17   0.82   0.86   0.78   0.81   1.01   1.34   0.87   0.85   0.87   0.91   0.87   0.87   0.84 
[13:58:30.727] <TB3>     INFO: bits mean:   9.56   8.84   9.08   9.35   9.33   9.21   8.89   9.40  11.89   9.50   9.36   8.86   9.71   9.84   8.94   9.07 
[13:58:30.727] <TB3>     INFO: bits RMS:    2.77   2.73   2.60   2.42   2.69   2.68   2.78   2.58   1.56   2.75   2.62   2.90   2.59   2.59   2.57   2.60 
[13:58:30.737] <TB3>     INFO:    ----------------------------------------------------------------------
[13:58:30.737] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:58:30.737] <TB3>     INFO:    ----------------------------------------------------------------------
[13:58:30.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:58:30.740] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:58:30.751] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:30.751] <TB3>     INFO:     run 1 of 1
[13:58:30.751] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:31.095] <TB3>     INFO: Expecting 4160000 events.
[13:59:16.556] <TB3>     INFO: 1167240 events read in total (44746ms).
[14:00:02.509] <TB3>     INFO: 2319790 events read in total (90699ms).
[14:00:47.135] <TB3>     INFO: 3458165 events read in total (135326ms).
[14:01:15.245] <TB3>     INFO: 4160000 events read in total (163436ms).
[14:01:15.302] <TB3>     INFO: Test took 164551ms.
[14:01:15.419] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:15.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:17.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:19.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:21.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:23.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:24.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:26.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:28.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:30.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:32.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:34.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:36.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:38.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:40.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:41.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:43.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:45.699] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372518912
[14:01:45.700] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:01:45.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:01:45.774] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:01:45.784] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:45.784] <TB3>     INFO:     run 1 of 1
[14:01:45.784] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:46.127] <TB3>     INFO: Expecting 3473600 events.
[14:02:34.919] <TB3>     INFO: 1233990 events read in total (48077ms).
[14:03:21.357] <TB3>     INFO: 2444915 events read in total (94516ms).
[14:04:00.159] <TB3>     INFO: 3473600 events read in total (133317ms).
[14:04:00.203] <TB3>     INFO: Test took 134419ms.
[14:04:00.286] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:00.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:02.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:03.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:05.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:07.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:08.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:10.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:12.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:13.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:15.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:17.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:18.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:20.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:22.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:23.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:25.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:27.285] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372977664
[14:04:27.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:04:27.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:04:27.361] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:04:27.371] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:27.371] <TB3>     INFO:     run 1 of 1
[14:04:27.371] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:27.714] <TB3>     INFO: Expecting 3244800 events.
[14:05:18.093] <TB3>     INFO: 1290910 events read in total (49664ms).
[14:06:07.157] <TB3>     INFO: 2549865 events read in total (98728ms).
[14:06:33.358] <TB3>     INFO: 3244800 events read in total (124929ms).
[14:06:33.391] <TB3>     INFO: Test took 126020ms.
[14:06:33.461] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:33.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:35.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:36.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:38.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:40.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:41.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:43.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:44.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:46.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:47.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:49.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:51.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:52.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:54.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:55.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:57.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:59.135] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 373223424
[14:06:59.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:06:59.209] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:06:59.209] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:06:59.220] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:59.220] <TB3>     INFO:     run 1 of 1
[14:06:59.220] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:59.563] <TB3>     INFO: Expecting 3244800 events.
[14:07:49.473] <TB3>     INFO: 1291410 events read in total (49196ms).
[14:08:37.547] <TB3>     INFO: 2549520 events read in total (97270ms).
[14:09:04.608] <TB3>     INFO: 3244800 events read in total (124332ms).
[14:09:04.642] <TB3>     INFO: Test took 125423ms.
[14:09:04.716] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:04.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:06.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:08.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:09.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:11.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:13.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:14.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:16.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:18.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:19.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:21.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:22.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:24.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:26.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:27.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:29.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:30.801] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318812160
[14:09:30.802] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:09:30.875] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:09:30.876] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:09:30.886] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:30.886] <TB3>     INFO:     run 1 of 1
[14:09:30.886] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:31.229] <TB3>     INFO: Expecting 3244800 events.
[14:10:21.437] <TB3>     INFO: 1291325 events read in total (49493ms).
[14:11:08.514] <TB3>     INFO: 2548530 events read in total (96571ms).
[14:11:35.577] <TB3>     INFO: 3244800 events read in total (123633ms).
[14:11:35.612] <TB3>     INFO: Test took 124726ms.
[14:11:35.683] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:35.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:37.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:39.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:40.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:42.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:43.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:45.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:47.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:48.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:50.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:51.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:53.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:54.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:56.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:58.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:59.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:01.341] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342089728
[14:12:01.341] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.46689, thr difference RMS: 1.45676
[14:12:01.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.3204, thr difference RMS: 1.55135
[14:12:01.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.4543, thr difference RMS: 1.33557
[14:12:01.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.63504, thr difference RMS: 1.48093
[14:12:01.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.80803, thr difference RMS: 1.25848
[14:12:01.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.27183, thr difference RMS: 1.62217
[14:12:01.343] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.10225, thr difference RMS: 1.56151
[14:12:01.343] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.33241, thr difference RMS: 1.63814
[14:12:01.343] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.40136, thr difference RMS: 1.79498
[14:12:01.343] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.6272, thr difference RMS: 1.40765
[14:12:01.343] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.4996, thr difference RMS: 1.20718
[14:12:01.344] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.68292, thr difference RMS: 1.55965
[14:12:01.344] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.68858, thr difference RMS: 1.68986
[14:12:01.344] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.7672, thr difference RMS: 1.41112
[14:12:01.344] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.87908, thr difference RMS: 1.66809
[14:12:01.344] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.36863, thr difference RMS: 1.70442
[14:12:01.345] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.28999, thr difference RMS: 1.43479
[14:12:01.345] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.3233, thr difference RMS: 1.48738
[14:12:01.345] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.3288, thr difference RMS: 1.33611
[14:12:01.345] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.59293, thr difference RMS: 1.49981
[14:12:01.345] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.82045, thr difference RMS: 1.25213
[14:12:01.345] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.29426, thr difference RMS: 1.59763
[14:12:01.346] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.04979, thr difference RMS: 1.57295
[14:12:01.346] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.35009, thr difference RMS: 1.64358
[14:12:01.346] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.44271, thr difference RMS: 1.75956
[14:12:01.346] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.57211, thr difference RMS: 1.42087
[14:12:01.346] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.6541, thr difference RMS: 1.17254
[14:12:01.347] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.58175, thr difference RMS: 1.54682
[14:12:01.347] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.84991, thr difference RMS: 1.64834
[14:12:01.347] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.8456, thr difference RMS: 1.39244
[14:12:01.347] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.85909, thr difference RMS: 1.61722
[14:12:01.347] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.33102, thr difference RMS: 1.69401
[14:12:01.348] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.15479, thr difference RMS: 1.45589
[14:12:01.348] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.3135, thr difference RMS: 1.46817
[14:12:01.348] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.3078, thr difference RMS: 1.30905
[14:12:01.348] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.65166, thr difference RMS: 1.49686
[14:12:01.348] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.89939, thr difference RMS: 1.25327
[14:12:01.348] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.38521, thr difference RMS: 1.59724
[14:12:01.349] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.16375, thr difference RMS: 1.55176
[14:12:01.349] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.41641, thr difference RMS: 1.60268
[14:12:01.349] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.50752, thr difference RMS: 1.77875
[14:12:01.349] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.54184, thr difference RMS: 1.40766
[14:12:01.349] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.798, thr difference RMS: 1.17833
[14:12:01.350] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.54934, thr difference RMS: 1.52236
[14:12:01.350] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0019, thr difference RMS: 1.6199
[14:12:01.350] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.0648, thr difference RMS: 1.4014
[14:12:01.350] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.81613, thr difference RMS: 1.59266
[14:12:01.350] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.47945, thr difference RMS: 1.6575
[14:12:01.351] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.07952, thr difference RMS: 1.44844
[14:12:01.351] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.2971, thr difference RMS: 1.49172
[14:12:01.351] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.4406, thr difference RMS: 1.32219
[14:12:01.351] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.61644, thr difference RMS: 1.48976
[14:12:01.351] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.93769, thr difference RMS: 1.24916
[14:12:01.351] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.51789, thr difference RMS: 1.61687
[14:12:01.352] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.23, thr difference RMS: 1.52971
[14:12:01.352] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.59688, thr difference RMS: 1.56966
[14:12:01.352] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.65613, thr difference RMS: 1.76101
[14:12:01.352] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.58726, thr difference RMS: 1.39107
[14:12:01.352] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.9497, thr difference RMS: 1.16571
[14:12:01.353] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.5199, thr difference RMS: 1.53753
[14:12:01.353] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.1856, thr difference RMS: 1.60189
[14:12:01.353] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.2253, thr difference RMS: 1.39678
[14:12:01.353] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.85253, thr difference RMS: 1.5936
[14:12:01.353] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.6634, thr difference RMS: 1.64888
[14:12:01.455] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:12:01.458] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2250 seconds
[14:12:01.458] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:12:02.178] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:12:02.178] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:12:02.181] <TB3>     INFO: ######################################################################
[14:12:02.181] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:12:02.181] <TB3>     INFO: ######################################################################
[14:12:02.181] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:02.181] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:12:02.181] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:02.181] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:12:02.191] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:12:02.191] <TB3>     INFO:     run 1 of 1
[14:12:02.191] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:02.538] <TB3>     INFO: Expecting 59072000 events.
[14:12:31.393] <TB3>     INFO: 1073000 events read in total (28140ms).
[14:12:59.437] <TB3>     INFO: 2141800 events read in total (56184ms).
[14:13:27.496] <TB3>     INFO: 3210000 events read in total (84243ms).
[14:13:55.623] <TB3>     INFO: 4281800 events read in total (112370ms).
[14:14:23.726] <TB3>     INFO: 5350400 events read in total (140473ms).
[14:14:51.796] <TB3>     INFO: 6420600 events read in total (168543ms).
[14:15:19.819] <TB3>     INFO: 7491800 events read in total (196566ms).
[14:15:47.817] <TB3>     INFO: 8559800 events read in total (224564ms).
[14:16:15.885] <TB3>     INFO: 9629000 events read in total (252632ms).
[14:16:44.013] <TB3>     INFO: 10701000 events read in total (280760ms).
[14:17:12.183] <TB3>     INFO: 11770000 events read in total (308930ms).
[14:17:40.228] <TB3>     INFO: 12840200 events read in total (336975ms).
[14:18:08.353] <TB3>     INFO: 13909400 events read in total (365100ms).
[14:18:36.477] <TB3>     INFO: 14978000 events read in total (393224ms).
[14:19:04.601] <TB3>     INFO: 16047600 events read in total (421348ms).
[14:19:32.661] <TB3>     INFO: 17119600 events read in total (449408ms).
[14:20:00.839] <TB3>     INFO: 18187600 events read in total (477586ms).
[14:20:28.929] <TB3>     INFO: 19255200 events read in total (505676ms).
[14:20:57.145] <TB3>     INFO: 20327800 events read in total (533892ms).
[14:21:25.234] <TB3>     INFO: 21396800 events read in total (561981ms).
[14:21:53.328] <TB3>     INFO: 22467000 events read in total (590075ms).
[14:22:21.417] <TB3>     INFO: 23537200 events read in total (618164ms).
[14:22:49.659] <TB3>     INFO: 24605200 events read in total (646406ms).
[14:23:17.893] <TB3>     INFO: 25674000 events read in total (674640ms).
[14:23:46.198] <TB3>     INFO: 26747000 events read in total (702945ms).
[14:24:14.375] <TB3>     INFO: 27815000 events read in total (731122ms).
[14:24:42.635] <TB3>     INFO: 28884200 events read in total (759382ms).
[14:25:10.875] <TB3>     INFO: 29955400 events read in total (787622ms).
[14:25:39.119] <TB3>     INFO: 31023800 events read in total (815866ms).
[14:26:07.199] <TB3>     INFO: 32093000 events read in total (843946ms).
[14:26:35.453] <TB3>     INFO: 33165200 events read in total (872200ms).
[14:27:03.673] <TB3>     INFO: 34233000 events read in total (900420ms).
[14:27:31.911] <TB3>     INFO: 35301200 events read in total (928659ms).
[14:28:00.117] <TB3>     INFO: 36373200 events read in total (956864ms).
[14:28:28.344] <TB3>     INFO: 37442200 events read in total (985091ms).
[14:28:56.637] <TB3>     INFO: 38510200 events read in total (1013384ms).
[14:29:24.789] <TB3>     INFO: 39581400 events read in total (1041536ms).
[14:29:52.916] <TB3>     INFO: 40650000 events read in total (1069663ms).
[14:30:21.115] <TB3>     INFO: 41718800 events read in total (1097862ms).
[14:30:49.325] <TB3>     INFO: 42791200 events read in total (1126072ms).
[14:31:17.550] <TB3>     INFO: 43859400 events read in total (1154297ms).
[14:31:45.736] <TB3>     INFO: 44926600 events read in total (1182483ms).
[14:32:13.543] <TB3>     INFO: 45994200 events read in total (1210290ms).
[14:33:25.180] <TB3>     INFO: 47066000 events read in total (1281934ms).
[14:33:53.097] <TB3>     INFO: 48133800 events read in total (1309844ms).
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a031 8000 4388 6d9 2aa4 4389 6d9 2a84 4388 6d9 2a88 4388 6d9 2aa3 4389 6d9 2a6d 4388 6d9 2aa7 4389 6d9 2aa9 4388 6d9 2a67 e022 c000 
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02b 80b1 4188 6d9 2aa4 4188 6d9 2a84 4188 6d9 2a87 4188 6d9 2aa4 4188 6d9 2a6c 4188 6d9 2aa7 4188 6d9 2aa9 4188 6d9 2a67 e022 c000 
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02c 80c0 4188 6d9 2aa4 4188 6d9 2a84 4188 6d9 2a87 4188 6d9 2aa4 4188 6d9 2a6d 4188 6d9 2aa7 4188 6d9 2aa9 4189 6d9 2a66 e022 c000 
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02d 8000 4188 6d9 2aa4 4188 6d9 2a84 4189 6d9 2a88 4189 6d9 2aa4 4188 6d9 2a6d 4188 6d9 2aa9 4188 6d9 2aaa 4189 6d9 2a67 e022 c000 
[14:34:20.438] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a02e 8040 4188 6d9 2aa4 4188 6d9 2a85 4188 6d9 2a87 4189 6d9 2aa4 4188 6d9 2a6d 4189 6d9 2aa9 4188 6d9 2aa9 4389 6d9 28cb 55f 2110 7f 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02f 80b1 4388 6d9 2aa4 4388 6d9 2a84 4388 6d9 2a88 4388 6d9 2aa4 4388 6d9 2a6d 4389 6d9 2aa8 4388 6d9 2aa9 4388 6d9 2a66 e022 c000 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a030 80c0 4388 6d9 2aa4 4388 6d9 2a85 4388 6d9 2a88 4388 6d9 2aa5 4388 6d9 2a6d 4389 6d9 2aa8 4388 6d9 2aa9 4388 6d9 2a66 e022 c000 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a131 8000 4388 6d9 2a89 4388 6d9 2a86 4388 6d9 2a6c 4389 6d9 2a6d 4388 6d9 2a83 4388 6d9 2a65 4388 6d9 2a86 4388 6d9 2a6a e022 c000 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12b 80b1 4189 6d9 2a89 4189 6d9 2a85 4189 6d9 2a6d 4188 6d9 2a6c 4189 6d9 2a82 4189 6d9 2a65 4189 6d9 2a85 4189 6d9 2a6c e022 c000 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12c 80c0 4188 6d9 2a89 4188 6d9 2a85 4188 6d9 2a6d 4188 6d9 2a6c 4189 6d9 2a83 4189 6d9 2a65 4189 6d9 2a85 4188 6d9 2a6c e022 c000 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12d 8000 4188 6d9 2a89 4188 6d9 2a85 4189 6d9 2a6c 4188 6d9 2a6c 4188 6d9 2a82 4188 6d9 2a64 4188 6d9 2a85 4188 6d9 2a6c e022 c000 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a12e 8040 4188 6d9 2a88 4189 6d9 2a85 4188 6d9 2a6c 4188 6d9 2a6c 4188 6d9 2a84 4189 6d9 2a65 4188 6d9 3a85 4388 6d9 2aa6 97e 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12f 80b1 4388 6d9 2a88 4388 6d9 2a84 4388 6d9 2a6d 4388 6d9 2a6c 4388 6d9 2a84 4388 6d9 2a65 4388 6d9 2a85 4388 6d9 2a6c e022 c000 
[14:34:20.471] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a130 80c0 4388 6d9 2a88 4388 6d9 2a84 4388 6d9 2a6b 4388 6d9 2a6c 4388 6d9 2a82 4388 6d9 2a64 4388 6d9 2a86 4388 6d9 2a6c e022 c000 
[14:34:22.209] <TB3>     INFO: 49201800 events read in total (1338956ms).
[14:34:51.035] <TB3>     INFO: 50272600 events read in total (1367782ms).
[14:35:19.647] <TB3>     INFO: 51342600 events read in total (1396395ms).
[14:35:48.321] <TB3>     INFO: 52409600 events read in total (1425068ms).
[14:36:16.851] <TB3>     INFO: 53476800 events read in total (1453598ms).
[14:36:45.500] <TB3>     INFO: 54545600 events read in total (1482247ms).
[14:37:14.215] <TB3>     INFO: 55616600 events read in total (1510962ms).
[14:37:42.989] <TB3>     INFO: 56684800 events read in total (1539736ms).
[14:38:11.354] <TB3>     INFO: 57753000 events read in total (1568101ms).
[14:38:40.152] <TB3>     INFO: 58823800 events read in total (1596899ms).
[14:38:47.026] <TB3>     INFO: 59072000 events read in total (1603773ms).
[14:38:50.975] <TB3>     INFO: Test took 1608784ms.
[14:38:51.301] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:57.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:57.818] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:59.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:59.260] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:00.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:00.432] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:01.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:01.608] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:02.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:02.781] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:03.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:03.942] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:05.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:05.098] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:06.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:06.262] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:07.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:07.420] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:08.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:08.770] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:09.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:09.943] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:11.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:11.114] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:12.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:12.297] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:13.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:13.478] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:14.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:14.658] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:15.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:15.833] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:17.153] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312823808
[14:39:17.180] <TB3>     INFO: PixTestScurves::scurves() done 
[14:39:17.180] <TB3>     INFO: Vcal mean:  35.11  35.11  35.08  35.06  35.10  35.02  35.09  35.04  35.02  34.98  35.09  35.06  35.09  35.06  35.15  35.13 
[14:39:17.180] <TB3>     INFO: Vcal RMS:    0.70   0.73   1.08   0.69   0.71   0.65   0.69   0.93   1.27   0.74   0.73   0.75   0.79   0.74   0.75   0.70 
[14:39:17.181] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:39:17.269] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:39:17.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:39:17.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:39:17.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:39:17.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:39:17.270] <TB3>     INFO: ######################################################################
[14:39:17.270] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:39:17.270] <TB3>     INFO: ######################################################################
[14:39:17.387] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:39:17.730] <TB3>     INFO: Expecting 41600 events.
[14:39:21.903] <TB3>     INFO: 41600 events read in total (3394ms).
[14:39:21.904] <TB3>     INFO: Test took 4517ms.
[14:39:21.912] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:21.912] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:39:21.912] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:39:21.916] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 23, 74] has eff 0/10
[14:39:21.916] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 23, 74]
[14:39:21.916] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 24, 74] has eff 0/10
[14:39:21.916] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 24, 74]
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 11, 0] has eff 0/10
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 11, 0]
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 34, 39] has eff 0/10
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 34, 39]
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 44, 57] has eff 0/10
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 44, 57]
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 49, 59] has eff 0/10
[14:39:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 49, 59]
[14:39:21.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[14:39:21.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:39:21.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:39:21.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:39:22.261] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:39:22.606] <TB3>     INFO: Expecting 41600 events.
[14:39:26.762] <TB3>     INFO: 41600 events read in total (3441ms).
[14:39:26.762] <TB3>     INFO: Test took 4501ms.
[14:39:26.770] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:26.770] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:39:26.770] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.895
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.559
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 176
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.462
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.973
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.185
[14:39:26.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.146
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.024
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 195
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.539
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.829
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 186
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.249
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.069
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:39:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.741
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 165
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.421
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.598
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.102
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.038
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:39:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:39:26.849] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:39:27.197] <TB3>     INFO: Expecting 41600 events.
[14:39:31.366] <TB3>     INFO: 41600 events read in total (3454ms).
[14:39:31.366] <TB3>     INFO: Test took 4517ms.
[14:39:31.375] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:31.375] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:39:31.375] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:39:31.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:39:31.380] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 15minph_roc = 11
[14:39:31.380] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.6741
[14:39:31.380] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 86
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5628
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 76
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.285
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 76
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7927
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 89
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8286
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 72
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.3744
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 88
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.5411
[14:39:31.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 92
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3144
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 63
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8482
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 79
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1524
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 73
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3594
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 69
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.121
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 65
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0292
[14:39:31.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[14:39:31.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8522
[14:39:31.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 65
[14:39:31.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5114
[14:39:31.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 78
[14:39:31.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2314
[14:39:31.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 66
[14:39:31.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 0 0
[14:39:31.787] <TB3>     INFO: Expecting 2560 events.
[14:39:32.746] <TB3>     INFO: 2560 events read in total (244ms).
[14:39:32.747] <TB3>     INFO: Test took 1363ms.
[14:39:32.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:32.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 1 1
[14:39:33.254] <TB3>     INFO: Expecting 2560 events.
[14:39:34.211] <TB3>     INFO: 2560 events read in total (242ms).
[14:39:34.211] <TB3>     INFO: Test took 1464ms.
[14:39:34.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:34.212] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 2 2
[14:39:34.719] <TB3>     INFO: Expecting 2560 events.
[14:39:35.677] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:35.677] <TB3>     INFO: Test took 1465ms.
[14:39:35.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:35.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 3 3
[14:39:36.185] <TB3>     INFO: Expecting 2560 events.
[14:39:37.140] <TB3>     INFO: 2560 events read in total (241ms).
[14:39:37.140] <TB3>     INFO: Test took 1463ms.
[14:39:37.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:37.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 4 4
[14:39:37.648] <TB3>     INFO: Expecting 2560 events.
[14:39:38.604] <TB3>     INFO: 2560 events read in total (242ms).
[14:39:38.604] <TB3>     INFO: Test took 1464ms.
[14:39:38.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:38.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 5 5
[14:39:39.112] <TB3>     INFO: Expecting 2560 events.
[14:39:40.068] <TB3>     INFO: 2560 events read in total (241ms).
[14:39:40.068] <TB3>     INFO: Test took 1463ms.
[14:39:40.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:40.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:39:40.576] <TB3>     INFO: Expecting 2560 events.
[14:39:41.531] <TB3>     INFO: 2560 events read in total (240ms).
[14:39:41.531] <TB3>     INFO: Test took 1463ms.
[14:39:41.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:41.532] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[14:39:42.039] <TB3>     INFO: Expecting 2560 events.
[14:39:42.995] <TB3>     INFO: 2560 events read in total (241ms).
[14:39:42.995] <TB3>     INFO: Test took 1463ms.
[14:39:42.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:42.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 8 8
[14:39:43.503] <TB3>     INFO: Expecting 2560 events.
[14:39:44.460] <TB3>     INFO: 2560 events read in total (242ms).
[14:39:44.461] <TB3>     INFO: Test took 1465ms.
[14:39:44.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:44.461] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[14:39:44.968] <TB3>     INFO: Expecting 2560 events.
[14:39:45.923] <TB3>     INFO: 2560 events read in total (240ms).
[14:39:45.924] <TB3>     INFO: Test took 1463ms.
[14:39:45.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:45.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 10 10
[14:39:46.431] <TB3>     INFO: Expecting 2560 events.
[14:39:47.390] <TB3>     INFO: 2560 events read in total (244ms).
[14:39:47.390] <TB3>     INFO: Test took 1466ms.
[14:39:47.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:47.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:39:47.898] <TB3>     INFO: Expecting 2560 events.
[14:39:48.855] <TB3>     INFO: 2560 events read in total (242ms).
[14:39:48.855] <TB3>     INFO: Test took 1464ms.
[14:39:48.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:48.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[14:39:49.363] <TB3>     INFO: Expecting 2560 events.
[14:39:50.320] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:50.320] <TB3>     INFO: Test took 1465ms.
[14:39:50.321] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:50.321] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 13 13
[14:39:50.828] <TB3>     INFO: Expecting 2560 events.
[14:39:51.783] <TB3>     INFO: 2560 events read in total (240ms).
[14:39:51.783] <TB3>     INFO: Test took 1462ms.
[14:39:51.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:51.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 14 14
[14:39:52.291] <TB3>     INFO: Expecting 2560 events.
[14:39:53.250] <TB3>     INFO: 2560 events read in total (244ms).
[14:39:53.251] <TB3>     INFO: Test took 1468ms.
[14:39:53.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:53.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 15 15
[14:39:53.758] <TB3>     INFO: Expecting 2560 events.
[14:39:54.717] <TB3>     INFO: 2560 events read in total (244ms).
[14:39:54.717] <TB3>     INFO: Test took 1466ms.
[14:39:54.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:54.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:39:54.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:39:54.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:39:54.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:39:54.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:39:54.720] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:55.226] <TB3>     INFO: Expecting 655360 events.
[14:40:08.012] <TB3>     INFO: 655360 events read in total (12071ms).
[14:40:08.024] <TB3>     INFO: Expecting 655360 events.
[14:40:20.026] <TB3>     INFO: 655360 events read in total (11443ms).
[14:40:20.041] <TB3>     INFO: Expecting 655360 events.
[14:40:31.704] <TB3>     INFO: 655360 events read in total (11133ms).
[14:40:31.731] <TB3>     INFO: Expecting 655360 events.
[14:40:43.348] <TB3>     INFO: 655360 events read in total (11090ms).
[14:40:43.372] <TB3>     INFO: Expecting 655360 events.
[14:40:54.960] <TB3>     INFO: 655360 events read in total (11062ms).
[14:40:54.988] <TB3>     INFO: Expecting 655360 events.
[14:41:06.610] <TB3>     INFO: 655360 events read in total (11075ms).
[14:41:06.641] <TB3>     INFO: Expecting 655360 events.
[14:41:18.285] <TB3>     INFO: 655360 events read in total (11099ms).
[14:41:18.321] <TB3>     INFO: Expecting 655360 events.
[14:41:30.006] <TB3>     INFO: 655360 events read in total (11148ms).
[14:41:30.047] <TB3>     INFO: Expecting 655360 events.
[14:41:41.744] <TB3>     INFO: 655360 events read in total (11169ms).
[14:41:41.789] <TB3>     INFO: Expecting 655360 events.
[14:41:53.558] <TB3>     INFO: 655360 events read in total (11243ms).
[14:41:53.608] <TB3>     INFO: Expecting 655360 events.
[14:42:05.264] <TB3>     INFO: 655360 events read in total (11130ms).
[14:42:05.317] <TB3>     INFO: Expecting 655360 events.
[14:42:17.033] <TB3>     INFO: 655360 events read in total (11189ms).
[14:42:17.089] <TB3>     INFO: Expecting 655360 events.
[14:42:28.773] <TB3>     INFO: 655360 events read in total (11157ms).
[14:42:28.834] <TB3>     INFO: Expecting 655360 events.
[14:42:40.514] <TB3>     INFO: 655360 events read in total (11153ms).
[14:42:40.587] <TB3>     INFO: Expecting 655360 events.
[14:42:52.256] <TB3>     INFO: 655360 events read in total (11142ms).
[14:42:52.325] <TB3>     INFO: Expecting 655360 events.
[14:43:04.058] <TB3>     INFO: 655360 events read in total (11206ms).
[14:43:04.132] <TB3>     INFO: Test took 189412ms.
[14:43:04.231] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:04.534] <TB3>     INFO: Expecting 655360 events.
[14:43:16.317] <TB3>     INFO: 655360 events read in total (11068ms).
[14:43:16.328] <TB3>     INFO: Expecting 655360 events.
[14:43:27.005] <TB3>     INFO: 655360 events read in total (11115ms).
[14:43:28.021] <TB3>     INFO: Expecting 655360 events.
[14:43:39.653] <TB3>     INFO: 655360 events read in total (11076ms).
[14:43:39.672] <TB3>     INFO: Expecting 655360 events.
[14:43:51.347] <TB3>     INFO: 655360 events read in total (11124ms).
[14:43:51.372] <TB3>     INFO: Expecting 655360 events.
[14:44:02.990] <TB3>     INFO: 655360 events read in total (11069ms).
[14:44:03.019] <TB3>     INFO: Expecting 655360 events.
[14:44:14.286] <TB3>     INFO: 655360 events read in total (10720ms).
[14:44:14.318] <TB3>     INFO: Expecting 655360 events.
[14:44:25.580] <TB3>     INFO: 655360 events read in total (10718ms).
[14:44:25.616] <TB3>     INFO: Expecting 655360 events.
[14:44:36.898] <TB3>     INFO: 655360 events read in total (10742ms).
[14:44:36.939] <TB3>     INFO: Expecting 655360 events.
[14:44:48.560] <TB3>     INFO: 655360 events read in total (11085ms).
[14:44:48.605] <TB3>     INFO: Expecting 655360 events.
[14:45:00.284] <TB3>     INFO: 655360 events read in total (11150ms).
[14:45:00.334] <TB3>     INFO: Expecting 655360 events.
[14:45:12.079] <TB3>     INFO: 655360 events read in total (11218ms).
[14:45:12.132] <TB3>     INFO: Expecting 655360 events.
[14:45:23.719] <TB3>     INFO: 655360 events read in total (11060ms).
[14:45:23.775] <TB3>     INFO: Expecting 655360 events.
[14:45:35.364] <TB3>     INFO: 655360 events read in total (11062ms).
[14:45:35.425] <TB3>     INFO: Expecting 655360 events.
[14:45:47.078] <TB3>     INFO: 655360 events read in total (11127ms).
[14:45:47.145] <TB3>     INFO: Expecting 655360 events.
[14:45:58.842] <TB3>     INFO: 655360 events read in total (11171ms).
[14:45:58.911] <TB3>     INFO: Expecting 655360 events.
[14:46:10.544] <TB3>     INFO: 655360 events read in total (11106ms).
[14:46:10.617] <TB3>     INFO: Test took 186387ms.
[14:46:10.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:46:10.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:46:10.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:46:10.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:46:10.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:46:10.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:46:10.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:46:10.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:46:10.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:46:10.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:46:10.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:46:10.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:46:10.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:46:10.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:46:10.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:46:10.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:10.805] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:46:10.805] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.811] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.818] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.824] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.831] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.838] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.845] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.851] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.858] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.865] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.872] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:10.879] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:46:10.886] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:46:10.893] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:46:10.899] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:46:10.906] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:46:10.913] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.920] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.927] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:10.934] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:46:10.941] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.947] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.954] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.961] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:10.968] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:46:10.975] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:46:10.982] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:46:10.989] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:10.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:46:11.024] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C0.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C1.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C2.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C3.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C4.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C5.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C6.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C7.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C8.dat
[14:46:11.025] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C9.dat
[14:46:11.026] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C10.dat
[14:46:11.026] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C11.dat
[14:46:11.026] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C12.dat
[14:46:11.026] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C13.dat
[14:46:11.026] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C14.dat
[14:46:11.026] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C15.dat
[14:46:11.373] <TB3>     INFO: Expecting 41600 events.
[14:46:15.220] <TB3>     INFO: 41600 events read in total (3132ms).
[14:46:15.221] <TB3>     INFO: Test took 4190ms.
[14:46:15.871] <TB3>     INFO: Expecting 41600 events.
[14:46:19.718] <TB3>     INFO: 41600 events read in total (3132ms).
[14:46:19.719] <TB3>     INFO: Test took 4195ms.
[14:46:20.368] <TB3>     INFO: Expecting 41600 events.
[14:46:24.202] <TB3>     INFO: 41600 events read in total (3120ms).
[14:46:24.203] <TB3>     INFO: Test took 4181ms.
[14:46:24.508] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:24.641] <TB3>     INFO: Expecting 2560 events.
[14:46:25.600] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:25.601] <TB3>     INFO: Test took 1093ms.
[14:46:25.602] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:26.109] <TB3>     INFO: Expecting 2560 events.
[14:46:27.066] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:27.066] <TB3>     INFO: Test took 1464ms.
[14:46:27.068] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:27.574] <TB3>     INFO: Expecting 2560 events.
[14:46:28.532] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:28.533] <TB3>     INFO: Test took 1465ms.
[14:46:28.535] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:29.041] <TB3>     INFO: Expecting 2560 events.
[14:46:29.000] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:29.000] <TB3>     INFO: Test took 1465ms.
[14:46:29.002] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:30.509] <TB3>     INFO: Expecting 2560 events.
[14:46:31.466] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:31.467] <TB3>     INFO: Test took 1465ms.
[14:46:31.469] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:31.975] <TB3>     INFO: Expecting 2560 events.
[14:46:32.934] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:32.935] <TB3>     INFO: Test took 1466ms.
[14:46:32.937] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:33.446] <TB3>     INFO: Expecting 2560 events.
[14:46:34.405] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:34.405] <TB3>     INFO: Test took 1468ms.
[14:46:34.408] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:34.914] <TB3>     INFO: Expecting 2560 events.
[14:46:35.873] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:35.873] <TB3>     INFO: Test took 1465ms.
[14:46:35.875] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:36.381] <TB3>     INFO: Expecting 2560 events.
[14:46:37.339] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:37.340] <TB3>     INFO: Test took 1465ms.
[14:46:37.342] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:37.847] <TB3>     INFO: Expecting 2560 events.
[14:46:38.805] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:38.806] <TB3>     INFO: Test took 1464ms.
[14:46:38.808] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:39.313] <TB3>     INFO: Expecting 2560 events.
[14:46:40.276] <TB3>     INFO: 2560 events read in total (248ms).
[14:46:40.276] <TB3>     INFO: Test took 1468ms.
[14:46:40.278] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:40.784] <TB3>     INFO: Expecting 2560 events.
[14:46:41.743] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:41.744] <TB3>     INFO: Test took 1466ms.
[14:46:41.746] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:42.256] <TB3>     INFO: Expecting 2560 events.
[14:46:43.214] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:43.215] <TB3>     INFO: Test took 1470ms.
[14:46:43.217] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:43.723] <TB3>     INFO: Expecting 2560 events.
[14:46:44.681] <TB3>     INFO: 2560 events read in total (241ms).
[14:46:44.681] <TB3>     INFO: Test took 1464ms.
[14:46:44.684] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:45.190] <TB3>     INFO: Expecting 2560 events.
[14:46:46.152] <TB3>     INFO: 2560 events read in total (247ms).
[14:46:46.152] <TB3>     INFO: Test took 1468ms.
[14:46:46.157] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:46.662] <TB3>     INFO: Expecting 2560 events.
[14:46:47.619] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:47.619] <TB3>     INFO: Test took 1462ms.
[14:46:47.621] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:48.128] <TB3>     INFO: Expecting 2560 events.
[14:46:49.096] <TB3>     INFO: 2560 events read in total (254ms).
[14:46:49.097] <TB3>     INFO: Test took 1476ms.
[14:46:49.099] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:49.605] <TB3>     INFO: Expecting 2560 events.
[14:46:50.562] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:50.563] <TB3>     INFO: Test took 1464ms.
[14:46:50.565] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:51.071] <TB3>     INFO: Expecting 2560 events.
[14:46:52.027] <TB3>     INFO: 2560 events read in total (241ms).
[14:46:52.028] <TB3>     INFO: Test took 1463ms.
[14:46:52.030] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:52.548] <TB3>     INFO: Expecting 2560 events.
[14:46:53.505] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:53.505] <TB3>     INFO: Test took 1475ms.
[14:46:53.507] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:54.018] <TB3>     INFO: Expecting 2560 events.
[14:46:54.983] <TB3>     INFO: 2560 events read in total (250ms).
[14:46:54.984] <TB3>     INFO: Test took 1477ms.
[14:46:54.986] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:55.497] <TB3>     INFO: Expecting 2560 events.
[14:46:56.462] <TB3>     INFO: 2560 events read in total (248ms).
[14:46:56.463] <TB3>     INFO: Test took 1477ms.
[14:46:56.465] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:56.971] <TB3>     INFO: Expecting 2560 events.
[14:46:57.928] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:57.928] <TB3>     INFO: Test took 1463ms.
[14:46:57.931] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:58.443] <TB3>     INFO: Expecting 2560 events.
[14:46:59.400] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:59.401] <TB3>     INFO: Test took 1470ms.
[14:46:59.403] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:59.909] <TB3>     INFO: Expecting 2560 events.
[14:47:00.866] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:00.866] <TB3>     INFO: Test took 1463ms.
[14:47:00.868] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:01.374] <TB3>     INFO: Expecting 2560 events.
[14:47:02.332] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:02.332] <TB3>     INFO: Test took 1464ms.
[14:47:02.334] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:02.840] <TB3>     INFO: Expecting 2560 events.
[14:47:03.798] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:03.798] <TB3>     INFO: Test took 1464ms.
[14:47:03.800] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:04.306] <TB3>     INFO: Expecting 2560 events.
[14:47:05.278] <TB3>     INFO: 2560 events read in total (257ms).
[14:47:05.278] <TB3>     INFO: Test took 1478ms.
[14:47:05.281] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:05.790] <TB3>     INFO: Expecting 2560 events.
[14:47:06.747] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:06.748] <TB3>     INFO: Test took 1468ms.
[14:47:06.750] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:07.258] <TB3>     INFO: Expecting 2560 events.
[14:47:08.214] <TB3>     INFO: 2560 events read in total (241ms).
[14:47:08.215] <TB3>     INFO: Test took 1465ms.
[14:47:08.217] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:08.723] <TB3>     INFO: Expecting 2560 events.
[14:47:09.681] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:09.682] <TB3>     INFO: Test took 1465ms.
[14:47:09.684] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:10.190] <TB3>     INFO: Expecting 2560 events.
[14:47:11.147] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:11.148] <TB3>     INFO: Test took 1464ms.
[14:47:12.170] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:47:12.170] <TB3>     INFO: PH scale (per ROC):    79  66  64  77  69  81  78  80  76  79  69  63  68  63  72  76
[14:47:12.170] <TB3>     INFO: PH offset (per ROC):  163 178 178 163 180 159 160 180 173 176 182 191 179 191 176 181
[14:47:12.368] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:47:12.371] <TB3>     INFO: ######################################################################
[14:47:12.371] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:47:12.371] <TB3>     INFO: ######################################################################
[14:47:12.371] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:47:12.429] <TB3>     INFO: scanning low vcal = 10
[14:47:12.773] <TB3>     INFO: Expecting 41600 events.
[14:47:16.481] <TB3>     INFO: 41600 events read in total (2994ms).
[14:47:16.482] <TB3>     INFO: Test took 4052ms.
[14:47:16.484] <TB3>     INFO: scanning low vcal = 20
[14:47:16.990] <TB3>     INFO: Expecting 41600 events.
[14:47:20.695] <TB3>     INFO: 41600 events read in total (2990ms).
[14:47:20.696] <TB3>     INFO: Test took 4212ms.
[14:47:20.697] <TB3>     INFO: scanning low vcal = 30
[14:47:21.204] <TB3>     INFO: Expecting 41600 events.
[14:47:24.923] <TB3>     INFO: 41600 events read in total (3004ms).
[14:47:24.924] <TB3>     INFO: Test took 4227ms.
[14:47:24.926] <TB3>     INFO: scanning low vcal = 40
[14:47:25.428] <TB3>     INFO: Expecting 41600 events.
[14:47:29.639] <TB3>     INFO: 41600 events read in total (3496ms).
[14:47:29.640] <TB3>     INFO: Test took 4714ms.
[14:47:29.643] <TB3>     INFO: scanning low vcal = 50
[14:47:30.064] <TB3>     INFO: Expecting 41600 events.
[14:47:34.294] <TB3>     INFO: 41600 events read in total (3515ms).
[14:47:34.294] <TB3>     INFO: Test took 4651ms.
[14:47:34.298] <TB3>     INFO: scanning low vcal = 60
[14:47:34.718] <TB3>     INFO: Expecting 41600 events.
[14:47:38.948] <TB3>     INFO: 41600 events read in total (3515ms).
[14:47:38.948] <TB3>     INFO: Test took 4650ms.
[14:47:38.951] <TB3>     INFO: scanning low vcal = 70
[14:47:39.374] <TB3>     INFO: Expecting 41600 events.
[14:47:43.603] <TB3>     INFO: 41600 events read in total (3514ms).
[14:47:43.604] <TB3>     INFO: Test took 4653ms.
[14:47:43.607] <TB3>     INFO: scanning low vcal = 80
[14:47:44.028] <TB3>     INFO: Expecting 41600 events.
[14:47:48.262] <TB3>     INFO: 41600 events read in total (3519ms).
[14:47:48.263] <TB3>     INFO: Test took 4656ms.
[14:47:48.266] <TB3>     INFO: scanning low vcal = 90
[14:47:48.688] <TB3>     INFO: Expecting 41600 events.
[14:47:52.916] <TB3>     INFO: 41600 events read in total (3513ms).
[14:47:52.917] <TB3>     INFO: Test took 4651ms.
[14:47:52.920] <TB3>     INFO: scanning low vcal = 100
[14:47:53.342] <TB3>     INFO: Expecting 41600 events.
[14:47:57.702] <TB3>     INFO: 41600 events read in total (3645ms).
[14:47:57.703] <TB3>     INFO: Test took 4783ms.
[14:47:57.706] <TB3>     INFO: scanning low vcal = 110
[14:47:58.127] <TB3>     INFO: Expecting 41600 events.
[14:48:02.355] <TB3>     INFO: 41600 events read in total (3513ms).
[14:48:02.355] <TB3>     INFO: Test took 4649ms.
[14:48:02.358] <TB3>     INFO: scanning low vcal = 120
[14:48:02.780] <TB3>     INFO: Expecting 41600 events.
[14:48:07.012] <TB3>     INFO: 41600 events read in total (3517ms).
[14:48:07.013] <TB3>     INFO: Test took 4654ms.
[14:48:07.016] <TB3>     INFO: scanning low vcal = 130
[14:48:07.437] <TB3>     INFO: Expecting 41600 events.
[14:48:11.664] <TB3>     INFO: 41600 events read in total (3512ms).
[14:48:11.664] <TB3>     INFO: Test took 4648ms.
[14:48:11.667] <TB3>     INFO: scanning low vcal = 140
[14:48:12.089] <TB3>     INFO: Expecting 41600 events.
[14:48:16.318] <TB3>     INFO: 41600 events read in total (3514ms).
[14:48:16.319] <TB3>     INFO: Test took 4652ms.
[14:48:16.321] <TB3>     INFO: scanning low vcal = 150
[14:48:16.744] <TB3>     INFO: Expecting 41600 events.
[14:48:20.973] <TB3>     INFO: 41600 events read in total (3514ms).
[14:48:20.973] <TB3>     INFO: Test took 4651ms.
[14:48:20.976] <TB3>     INFO: scanning low vcal = 160
[14:48:21.398] <TB3>     INFO: Expecting 41600 events.
[14:48:25.638] <TB3>     INFO: 41600 events read in total (3525ms).
[14:48:25.639] <TB3>     INFO: Test took 4663ms.
[14:48:25.642] <TB3>     INFO: scanning low vcal = 170
[14:48:26.064] <TB3>     INFO: Expecting 41600 events.
[14:48:30.292] <TB3>     INFO: 41600 events read in total (3513ms).
[14:48:30.293] <TB3>     INFO: Test took 4651ms.
[14:48:30.297] <TB3>     INFO: scanning low vcal = 180
[14:48:30.718] <TB3>     INFO: Expecting 41600 events.
[14:48:34.947] <TB3>     INFO: 41600 events read in total (3514ms).
[14:48:34.948] <TB3>     INFO: Test took 4651ms.
[14:48:34.951] <TB3>     INFO: scanning low vcal = 190
[14:48:35.373] <TB3>     INFO: Expecting 41600 events.
[14:48:39.599] <TB3>     INFO: 41600 events read in total (3511ms).
[14:48:39.600] <TB3>     INFO: Test took 4649ms.
[14:48:39.603] <TB3>     INFO: scanning low vcal = 200
[14:48:40.025] <TB3>     INFO: Expecting 41600 events.
[14:48:44.259] <TB3>     INFO: 41600 events read in total (3519ms).
[14:48:44.259] <TB3>     INFO: Test took 4656ms.
[14:48:44.262] <TB3>     INFO: scanning low vcal = 210
[14:48:44.686] <TB3>     INFO: Expecting 41600 events.
[14:48:48.913] <TB3>     INFO: 41600 events read in total (3512ms).
[14:48:48.914] <TB3>     INFO: Test took 4652ms.
[14:48:48.917] <TB3>     INFO: scanning low vcal = 220
[14:48:49.340] <TB3>     INFO: Expecting 41600 events.
[14:48:53.569] <TB3>     INFO: 41600 events read in total (3514ms).
[14:48:53.569] <TB3>     INFO: Test took 4652ms.
[14:48:53.572] <TB3>     INFO: scanning low vcal = 230
[14:48:53.994] <TB3>     INFO: Expecting 41600 events.
[14:48:58.224] <TB3>     INFO: 41600 events read in total (3515ms).
[14:48:58.225] <TB3>     INFO: Test took 4653ms.
[14:48:58.228] <TB3>     INFO: scanning low vcal = 240
[14:48:58.650] <TB3>     INFO: Expecting 41600 events.
[14:49:02.880] <TB3>     INFO: 41600 events read in total (3515ms).
[14:49:02.881] <TB3>     INFO: Test took 4653ms.
[14:49:02.884] <TB3>     INFO: scanning low vcal = 250
[14:49:03.306] <TB3>     INFO: Expecting 41600 events.
[14:49:07.533] <TB3>     INFO: 41600 events read in total (3512ms).
[14:49:07.533] <TB3>     INFO: Test took 4649ms.
[14:49:07.537] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:49:07.959] <TB3>     INFO: Expecting 41600 events.
[14:49:12.187] <TB3>     INFO: 41600 events read in total (3513ms).
[14:49:12.188] <TB3>     INFO: Test took 4651ms.
[14:49:12.191] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:49:12.612] <TB3>     INFO: Expecting 41600 events.
[14:49:16.839] <TB3>     INFO: 41600 events read in total (3512ms).
[14:49:16.839] <TB3>     INFO: Test took 4648ms.
[14:49:16.842] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:49:17.265] <TB3>     INFO: Expecting 41600 events.
[14:49:21.493] <TB3>     INFO: 41600 events read in total (3513ms).
[14:49:21.494] <TB3>     INFO: Test took 4652ms.
[14:49:21.497] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:49:21.919] <TB3>     INFO: Expecting 41600 events.
[14:49:26.148] <TB3>     INFO: 41600 events read in total (3514ms).
[14:49:26.149] <TB3>     INFO: Test took 4652ms.
[14:49:26.151] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:49:26.574] <TB3>     INFO: Expecting 41600 events.
[14:49:30.801] <TB3>     INFO: 41600 events read in total (3512ms).
[14:49:30.802] <TB3>     INFO: Test took 4651ms.
[14:49:31.331] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:49:31.334] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:49:31.334] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:49:31.334] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:49:31.334] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:49:31.335] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:49:31.335] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:49:31.335] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:49:31.335] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:49:31.335] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:49:31.335] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:49:31.336] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:49:31.336] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:49:31.336] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:49:31.336] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:49:31.336] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:49:31.336] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:50:07.846] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:50:07.846] <TB3>     INFO: non-linearity mean:  0.951 0.954 0.961 0.949 0.951 0.956 0.951 0.954 0.956 0.964 0.952 0.958 0.951 0.956 0.960 0.954
[14:50:07.846] <TB3>     INFO: non-linearity RMS:   0.007 0.007 0.007 0.006 0.006 0.006 0.006 0.006 0.005 0.004 0.007 0.007 0.008 0.007 0.005 0.006
[14:50:07.846] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:50:07.868] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:50:07.890] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:50:07.912] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:50:07.934] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:50:07.980] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:50:07.002] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:50:08.024] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:50:08.046] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:50:08.068] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:50:08.090] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:50:08.112] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:50:08.134] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:50:08.156] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:50:08.178] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:50:08.200] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-20_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:50:08.222] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 175 seconds
[14:50:08.222] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:50:08.229] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:50:08.229] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:50:08.249] <TB3>     INFO: ######################################################################
[14:50:08.249] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:50:08.249] <TB3>     INFO: ######################################################################
[14:50:08.252] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:50:08.261] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:08.261] <TB3>     INFO:     run 1 of 1
[14:50:08.262] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:08.603] <TB3>     INFO: Expecting 3120000 events.
[14:50:57.798] <TB3>     INFO: 1322810 events read in total (48480ms).
[14:51:46.419] <TB3>     INFO: 2644165 events read in total (97101ms).
[14:52:04.091] <TB3>     INFO: 3120000 events read in total (114774ms).
[14:52:04.127] <TB3>     INFO: Test took 115866ms.
[14:52:04.194] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:04.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:05.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:06.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:08.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:09.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:11.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:12.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:13.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:15.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:16.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:18.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:19.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:21.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:22.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:23.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:25.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:26.534] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328327168
[14:52:26.653] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:52:26.654] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.414, RMS = 0.978812
[14:52:26.654] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:26.665] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:52:26.665] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7087, RMS = 1.53146
[14:52:26.665] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:26.667] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:52:26.667] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2541, RMS = 1.1111
[14:52:26.667] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:52:26.667] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:52:26.667] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5442, RMS = 1.49343
[14:52:26.667] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:52:26.668] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:52:26.668] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5457, RMS = 0.929621
[14:52:26.668] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:26.668] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:52:26.668] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5365, RMS = 1.17303
[14:52:26.668] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:52:26.669] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:52:26.669] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9, RMS = 1.12732
[14:52:26.669] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:52:26.669] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:52:26.669] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.484, RMS = 1.42709
[14:52:26.669] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:52:26.670] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:52:26.670] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.4877, RMS = 1.17555
[14:52:26.670] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[14:52:26.670] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:52:26.670] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.9547, RMS = 1.24611
[14:52:26.670] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:52:26.671] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:52:26.671] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5692, RMS = 1.23536
[14:52:26.671] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:52:26.671] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:52:26.671] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7927, RMS = 1.33876
[14:52:26.671] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:52:26.672] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:52:26.672] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9036, RMS = 0.905591
[14:52:26.672] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:26.672] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:52:26.672] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4145, RMS = 1.13885
[14:52:26.672] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:26.673] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:52:26.673] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1403, RMS = 1.21377
[14:52:26.673] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:52:26.674] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:52:26.674] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0778, RMS = 1.11717
[14:52:26.674] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:52:26.675] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:52:26.675] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5796, RMS = 1.88765
[14:52:26.675] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:52:26.675] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:52:26.675] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4709, RMS = 1.78757
[14:52:26.675] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:52:26.676] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:52:26.676] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5681, RMS = 2.29011
[14:52:26.676] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:52:26.676] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:52:26.676] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2353, RMS = 2.05424
[14:52:26.676] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:52:26.677] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:52:26.677] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.3231, RMS = 1.20547
[14:52:26.677] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:52:26.677] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:52:26.677] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.5248, RMS = 1.31373
[14:52:26.677] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:52:26.678] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:52:26.678] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9953, RMS = 1.61335
[14:52:26.678] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:52:26.678] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:52:26.678] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2535, RMS = 1.93089
[14:52:26.678] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:52:26.679] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:52:26.679] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1561, RMS = 1.44332
[14:52:26.679] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:26.679] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:52:26.679] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4336, RMS = 1.55976
[14:52:26.679] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:52:26.680] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:52:26.680] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7288, RMS = 1.31651
[14:52:26.680] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:52:26.680] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:52:26.680] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9012, RMS = 1.03189
[14:52:26.680] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:52:26.681] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:52:26.681] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.929, RMS = 1.06538
[14:52:26.681] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:26.681] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:52:26.681] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8566, RMS = 1.50911
[14:52:26.681] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:26.682] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:52:26.682] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3941, RMS = 1.10649
[14:52:26.682] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:26.682] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:52:26.682] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7768, RMS = 1.22379
[14:52:26.682] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:52:26.685] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 138 seconds
[14:52:26.685] <TB3>     INFO: number of dead bumps (per ROC):     0    0    2    0    1    0    1    1    0    0    1    0    1    0    3    3
[14:52:26.685] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:52:27.132] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:52:27.132] <TB3>     INFO: enter test to run
[14:52:27.137] <TB3>     INFO:   test:  no parameter change
[14:52:27.138] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[14:52:27.138] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[14:52:27.138] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[14:52:27.138] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:52:28.434] <TB3>    QUIET: Connection to board 24 closed.
[14:52:28.464] <TB3>     INFO: pXar: this is the end, my friend
[14:52:28.464] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
