library ieee;
use ieee.std_logic_1164.all;

	entity example_or is
		port (
			input_1 : in std_logic;
			input_2 : in std_logic;
			or_result : out std_logic;
		);
	end example_or;
	
	architecture rt1 of example_or is 
		signal or_gate : std_logic;
	begin
		and_gate <= input_1 and input_2;
		and_result <= or_gate;
	end rt1