INFO: [VRFC 10-163] Analyzing VHDL file "D:/GIT/fpga_temelli_gomulu_sistem_tasarimi/fpga_temelli_gomulu_sistem_tasarimi/fpga_temelli_gomulu_sistem_tasarimi.srcs/sim_1/new/tb_num_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_num_comp'
