/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_2z;
  reg [7:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  reg [11:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [32:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_13z[3] & celloutsig_1_8z[2]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[4] ^ celloutsig_0_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_4z[3] ^ celloutsig_1_16z);
  assign celloutsig_0_13z = ~(celloutsig_0_4z[5] ^ celloutsig_0_10z[1]);
  assign celloutsig_0_5z = in_data[82:77] & in_data[11:6];
  assign celloutsig_1_13z = celloutsig_1_9z[9:6] / { 1'h1, celloutsig_1_3z[7:5] };
  assign celloutsig_0_6z = celloutsig_0_2z[3:1] / { 1'h1, celloutsig_0_2z[3:2] };
  assign celloutsig_0_14z = { in_data[92:91], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_11z } / { 1'h1, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_22z[4:3], celloutsig_0_21z, celloutsig_0_2z } / { 1'h1, celloutsig_0_16z };
  assign celloutsig_1_16z = celloutsig_1_12z[8:3] == in_data[150:145];
  assign celloutsig_0_21z = { in_data[28:21], celloutsig_0_18z } == { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_9z = { in_data[60:57], celloutsig_0_8z, celloutsig_0_0z } === { celloutsig_0_4z[9:5], celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_7z[11:5], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z } > { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z } <= in_data[56:35];
  assign celloutsig_0_18z = ! celloutsig_0_14z[9:4];
  assign celloutsig_0_0z = in_data[84] & ~(in_data[22]);
  assign celloutsig_0_1z = in_data[24] & ~(celloutsig_0_0z);
  assign celloutsig_1_8z = { celloutsig_1_2z[13:10], celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[4:1] };
  assign celloutsig_1_12z = { celloutsig_1_0z[25:5], celloutsig_1_4z, celloutsig_1_7z } % { 1'h1, celloutsig_1_6z[11:1], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_22z = { celloutsig_0_14z[11:7], celloutsig_0_6z, celloutsig_0_18z } % { 1'h1, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[154:129] % { 1'h1, in_data[189:165] };
  assign celloutsig_1_1z = ~ celloutsig_1_0z[3:1];
  assign celloutsig_1_5z = ~^ celloutsig_1_2z[5:1];
  assign celloutsig_1_7z = ~^ celloutsig_1_6z[15:1];
  assign celloutsig_0_17z = ~^ { celloutsig_0_15z[6:3], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_2z[12:2] << in_data[114:104];
  assign celloutsig_1_9z = celloutsig_1_0z[25:14] << celloutsig_1_6z[12:1];
  assign celloutsig_0_2z = { in_data[42:39], celloutsig_0_0z } << { in_data[14:12], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[15:5], celloutsig_1_1z } << in_data[128:115];
  assign celloutsig_1_6z = { celloutsig_1_2z[12:11], celloutsig_1_2z } >> celloutsig_1_0z[21:6];
  assign celloutsig_1_3z = { in_data[146:142], celloutsig_1_1z, celloutsig_1_1z } - { in_data[135:128], celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_9z[3:1] - { in_data[106:105], celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_4z[4:3], celloutsig_0_1z } - celloutsig_0_7z[10:8];
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_3z } - celloutsig_0_7z[8:2];
  assign celloutsig_0_15z = celloutsig_0_7z[11:5] - celloutsig_0_7z[11:5];
  assign celloutsig_0_16z = { celloutsig_0_4z[6:5], celloutsig_0_2z } - celloutsig_0_4z[6:0];
  assign celloutsig_0_7z = { celloutsig_0_4z[7:0], celloutsig_0_2z } ^ { celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z[3:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_30z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_30z = in_data[36:29];
  assign { out_data[128], out_data[96], out_data[39:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
