Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 7ebfc70872e84f13a31d7179acf04d96 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sha_shake_wrapper_behav xil_defaultlib.tb_sha_shake_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'addra' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper_test.v:64]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'addrb' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper_test.v:67]
WARNING: [VRFC 10-5021] port 'ena' is not connected on this instance [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper_test.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
