// Seed: 35725868
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output tri id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge -1) begin : LABEL_0
    release id_4;
  end
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout tri1 id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_8;
  assign id_8 = id_5 ^ id_4;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_9,
      id_6
  );
endmodule
