;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @42, #200
	SUB @0, @2
	SPL @42, #200
	SLT 270, 60
	ADD 210, 60
	SUB #42, @200
	ADD #270, <1
	SUB @121, 106
	SUB #42, @200
	SUB 12, @10
	SUB @121, 106
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SPL -207, @-120
	CMP #20, @100
	SUB @0, @2
	CMP #20, @100
	SUB 12, @10
	SPL <121, 103
	SUB @-127, 100
	ADD @124, 103
	SUB @121, 106
	ADD 270, 60
	MOV -7, <-20
	DJN -1, @-20
	SPL @12, #200
	MOV -7, <-20
	DJN -4, @-23
	SUB @124, 102
	SUB @124, 102
	SUB @124, 102
	SUB 12, @10
	SUB 12, @10
	MOV -4, -120
	SUB @121, 106
	SPL <124, 106
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, 90
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	CMP -207, <-120
