; RUN: %llvm_mc -mcpu=gfx1250 %s -o %t.o && %ld_lld -shared %t.o -o %t.hsaco \
; RUN:   && %raise_cli %t.hsaco --target-isa=gfx942 --emit-ir=v_pk_add_f32_lit_kernel 2>/dev/null | %FileCheck %s
;
; Lift test for VOP3P `v_pk_add_f32` with an inline 32-bit literal
; source.  Before the supporting handler change in
; transpiler/handle_valu_vop3p.cpp, this shape was rejected with
; `non-register source 1 (immediate in VOP3P not supported)`,
; bouncing the swiglu tensilelite kernel out to
; `unsupportedOpcode [VALU]` despite the SemOp + register/register
; lowering being present.
;
; Invariants pinned below:
;
;   1. A `<2 x float> fadd` (the FAdd of two packed lanes) appears,
;      against a `splat (float 1.000000e+00)` operand.  The literal
;      `1.0` (encoded as 0x3F800000 in the inline asm) is broadcast
;      to both lanes by the VOP3P literal path; LLVM's IRBuilder
;      then constant-folds the two `insertelement` ops into a single
;      `splat` constant — that's the surface form we pin here.
;   2. NO `non-register source` diagnostic and NO `unsupportedOpcode`
;      refusal: the test exits 0.  (FileCheck would report empty
;      stdin if either fired.)

; CHECK-LABEL: define amdgpu_kernel void @v_pk_add_f32_lit_kernel(

; The packed add of the register source against the broadcast 1.0
; literal.  The handler emits `B.CreateFAdd(s0, s1, "pk_add")`.
; CHECK: %pk_add = fadd {{(reassoc |nnan |ninf |nsz |arcp |contract |afn |fast )*}}<2 x float> %{{[0-9a-zA-Z_.]+}}, splat (float 1.000000e+00)

; Negative pin: the previous refusal path must not appear.
; CHECK-NOT: unsupportedOpcode

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	v_pk_add_f32_lit_kernel
	.p2align	8
	.type	v_pk_add_f32_lit_kernel,@function
v_pk_add_f32_lit_kernel:
	s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1
	s_load_b64 s[0:1], s[0:1], 0x0
	s_wait_kmcnt 0x0
	v_mov_b64_e32 v[2:3], s[0:1]
	;;#ASMSTART
	v_pk_add_f32 v[2:3], v[2:3], 1.0
	
	;;#ASMEND
	global_store_b64 v0, v[2:3], s[0:1] scale_offset
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel v_pk_add_f32_lit_kernel
		.amdhsa_kernarg_size 8
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_wavefront_size32 1
		.amdhsa_next_free_vgpr 4
		.amdhsa_next_free_sgpr 2
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_inst_pref_size 1
	.end_amdhsa_kernel
	.text
	.p2alignl 7, 3214868480
	.fill 96, 4, 3214868480
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args:
      - { .address_space:  global, .offset:         0, .size:           8, .value_kind:     global_buffer }
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 8
    .max_flat_workgroup_size: 1024
    .name:           v_pk_add_f32_lit_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     2
    .symbol:         v_pk_add_f32_lit_kernel.kd
    .vgpr_count:     4
    .wavefront_size: 32
amdhsa.version: [1, 2]
...

	.end_amdgpu_metadata
