$date
	Mon Sep 19 02:18:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decomposedfulladder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # CIn $end
$var reg 1 $ x1 $end
$var reg 1 % y1 $end
$scope module dfa $end
$var wire 1 # CIn $end
$var wire 1 " Cout $end
$var wire 1 $ x1 $end
$var wire 1 % y1 $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$var wire 1 ! Sum $end
$scope module stage0 $end
$var wire 1 ( cout $end
$var wire 1 & sum $end
$var wire 1 $ x1 $end
$var wire 1 % y1 $end
$upscope $end
$scope module stage1 $end
$var wire 1 ' cout $end
$var wire 1 ! sum $end
$var wire 1 & x1 $end
$var wire 1 # y1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1#
#40
1&
0#
1%
#60
1"
0!
1'
1#
#80
0"
1!
0'
0#
0%
1$
#100
1"
0!
1'
1#
#120
0'
0&
1(
0#
1%
#140
1!
1#
#160
