{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13122, "design__instance__area": 139999, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 160, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 4, "power__internal__total": 0.014989254996180534, "power__switching__total": 0.006123623810708523, "power__leakage__total": 1.6008003456136066e-07, "power__total": 0.021113038063049316, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.30892686505538514, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2883555420503089, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3545996929789161, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.2432842884896846, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.3546, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.12788, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 130, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 160, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.34234102632794056, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.30978129271930155, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.21468072371888308, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.296279675845954, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -63.154127270864116, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.296279675845954, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.963741, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.507452, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 160, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2924593705545975, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27845007643330627, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13414025825342596, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.12146017868596, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.13414, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.453182, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 151, "design__max_fanout_violation__count": 160, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": -0.28783434783665823, "clock__skew__worst_setup": 0.2754631323233782, "timing__hold__ws": 0.12879209174794518, "timing__setup__ws": -2.7051899264133055, "timing__hold__tns": 0, "timing__setup__tns": -77.39100246369598, "timing__hold__wns": 0, "timing__setup__wns": -2.7051899264133055, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.128792, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 156, "timing__setup_r2r__ws": 2.203157, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13122, "design__instance__area__stdcell": 139999, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.744681, "design__instance__utilization__stdcell": 0.744681, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 7562, "design__instance__count__class:tap_cell": 2656, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 363650, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3361, "design__instance__count__class:clock_buffer": 177, "design__instance__count__class:clock_inverter": 120, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2378, "antenna__violating__nets": 15, "antenna__violating__pins": 17, "route__antenna_violation__count": 15, "antenna_diodes_count": 143, "design__instance__count__class:antenna_cell": 143, "route__net": 10226, "route__net__special": 2, "route__drc_errors__iter:1": 8173, "route__wirelength__iter:1": 439865, "route__drc_errors__iter:2": 3831, "route__wirelength__iter:2": 435257, "route__drc_errors__iter:3": 3581, "route__wirelength__iter:3": 434660, "route__drc_errors__iter:4": 501, "route__wirelength__iter:4": 433933, "route__drc_errors__iter:5": 44, "route__wirelength__iter:5": 433871, "route__drc_errors__iter:6": 5, "route__wirelength__iter:6": 433844, "route__drc_errors__iter:7": 2, "route__wirelength__iter:7": 433822, "route__drc_errors__iter:8": 1, "route__wirelength__iter:8": 433823, "route__drc_errors__iter:9": 1, "route__wirelength__iter:9": 433823, "route__drc_errors__iter:10": 1, "route__wirelength__iter:10": 433818, "route__drc_errors__iter:11": 0, "route__wirelength__iter:11": 433827, "route__drc_errors": 0, "route__wirelength": 433827, "route__vias": 83505, "route__vias__singlecut": 83505, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1193.96, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 149, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 149, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 149, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 7, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 160, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3018196611399393, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2842776927655312, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3463498474942099, "timing__setup__ws__corner:min_tt_025C_1v80": 2.5157348027949644, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.34635, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.270238, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 149, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 98, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 160, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3304143441262928, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.301450845040728, "timing__hold__ws__corner:min_ss_100C_1v60": 0.3016516011248336, "timing__setup__ws__corner:min_ss_100C_1v60": -1.8061073148267293, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -46.62034090731203, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.8061073148267293, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.948234, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.786742, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 149, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 160, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28783434783665823, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2754631323233782, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12879209174794518, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.305574685315602, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.128792, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.551165, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 149, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 18, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 160, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.31309830614378564, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2932242032178927, "timing__hold__ws__corner:max_tt_025C_1v80": 0.36566917195900744, "timing__setup__ws__corner:max_tt_025C_1v80": 2.016846302607503, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.365669, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.970235, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 149, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 151, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 160, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 8, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3488171794583422, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.31646439142734606, "timing__hold__ws__corner:max_ss_100C_1v60": 0.15262458395778755, "timing__setup__ws__corner:max_ss_100C_1v60": -2.7051899264133055, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -77.39100246369598, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.7051899264133055, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.984308, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.203157, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 149, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 160, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2952253247652239, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.28150024774627497, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14066281870756936, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.9656092865273656, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.140663, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.349763, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 149, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 149, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79894, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79972, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.00105566, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.0010881, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000282078, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.0010881, "design_powergrid__voltage__worst": 0.0010881, "design_powergrid__voltage__worst__net:VPWR": 1.79894, "design_powergrid__drop__worst": 0.0010881, "design_powergrid__drop__worst__net:VPWR": 0.00105566, "design_powergrid__voltage__worst__net:VGND": 0.0010881, "design_powergrid__drop__worst__net:VGND": 0.0010881, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000283, "ir__drop__worst": 0.00106, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}