
Thesis_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000758c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  080076a0  080076a0  000176a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079a0  080079a0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080079a0  080079a0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080079a0  080079a0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079a0  080079a0  000179a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079a4  080079a4  000179a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080079a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  200001dc  08007b84  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08007b84  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008bbc  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001aac  00000000  00000000  00028dc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000838  00000000  00000000  0002a870  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000750  00000000  00000000  0002b0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017984  00000000  00000000  0002b7f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007bb9  00000000  00000000  0004317c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00087429  00000000  00000000  0004ad35  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d215e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d6c  00000000  00000000  000d21dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007684 	.word	0x08007684

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007684 	.word	0x08007684

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr
 8000d84:	0000      	movs	r0, r0
	...

08000d88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d8e:	f000 fb9b 	bl	80014c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d92:	f000 f8e3 	bl	8000f5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d96:	f000 f9d3 	bl	8001140 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d9a:	f000 f9b3 	bl	8001104 <MX_DMA_Init>
  MX_ADC1_Init();
 8000d9e:	f000 f939 	bl	8001014 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000da2:	f000 f985 	bl	80010b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &dataRcv, 1);
 8000da6:	2201      	movs	r2, #1
 8000da8:	4941      	ldr	r1, [pc, #260]	; (8000eb0 <main+0x128>)
 8000daa:	4842      	ldr	r0, [pc, #264]	; (8000eb4 <main+0x12c>)
 8000dac:	f002 fba3 	bl	80034f6 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(flag)
 8000db0:	4b41      	ldr	r3, [pc, #260]	; (8000eb8 <main+0x130>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d0fb      	beq.n	8000db0 <main+0x28>
	  		{
	  				x1 = (float)ADC_Value[0]/4095.0*3.3;
 8000db8:	4b40      	ldr	r3, [pc, #256]	; (8000ebc <main+0x134>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff89 	bl	8000cd4 <__aeabi_ui2f>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fb2f 	bl	8000428 <__aeabi_f2d>
 8000dca:	a335      	add	r3, pc, #212	; (adr r3, 8000ea0 <main+0x118>)
 8000dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dd0:	f7ff fcac 	bl	800072c <__aeabi_ddiv>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	460c      	mov	r4, r1
 8000dd8:	4618      	mov	r0, r3
 8000dda:	4621      	mov	r1, r4
 8000ddc:	a332      	add	r3, pc, #200	; (adr r3, 8000ea8 <main+0x120>)
 8000dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000de2:	f7ff fb79 	bl	80004d8 <__aeabi_dmul>
 8000de6:	4603      	mov	r3, r0
 8000de8:	460c      	mov	r4, r1
 8000dea:	4618      	mov	r0, r3
 8000dec:	4621      	mov	r1, r4
 8000dee:	f7ff fe6b 	bl	8000ac8 <__aeabi_d2f>
 8000df2:	4602      	mov	r2, r0
 8000df4:	4b32      	ldr	r3, [pc, #200]	; (8000ec0 <main+0x138>)
 8000df6:	601a      	str	r2, [r3, #0]
	  				x2 = (float)ADC_Value[1]/4095.0*3.3;
 8000df8:	4b30      	ldr	r3, [pc, #192]	; (8000ebc <main+0x134>)
 8000dfa:	885b      	ldrh	r3, [r3, #2]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ff69 	bl	8000cd4 <__aeabi_ui2f>
 8000e02:	4603      	mov	r3, r0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fb0f 	bl	8000428 <__aeabi_f2d>
 8000e0a:	a325      	add	r3, pc, #148	; (adr r3, 8000ea0 <main+0x118>)
 8000e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e10:	f7ff fc8c 	bl	800072c <__aeabi_ddiv>
 8000e14:	4603      	mov	r3, r0
 8000e16:	460c      	mov	r4, r1
 8000e18:	4618      	mov	r0, r3
 8000e1a:	4621      	mov	r1, r4
 8000e1c:	a322      	add	r3, pc, #136	; (adr r3, 8000ea8 <main+0x120>)
 8000e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e22:	f7ff fb59 	bl	80004d8 <__aeabi_dmul>
 8000e26:	4603      	mov	r3, r0
 8000e28:	460c      	mov	r4, r1
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	4621      	mov	r1, r4
 8000e2e:	f7ff fe4b 	bl	8000ac8 <__aeabi_d2f>
 8000e32:	4602      	mov	r2, r0
 8000e34:	4b23      	ldr	r3, [pc, #140]	; (8000ec4 <main+0x13c>)
 8000e36:	601a      	str	r2, [r3, #0]
	  				sprintf(buffer, "Gia tri thu %d: %0.3f, %0.3f\n",count, x1, x2);
 8000e38:	4b23      	ldr	r3, [pc, #140]	; (8000ec8 <main+0x140>)
 8000e3a:	681e      	ldr	r6, [r3, #0]
 8000e3c:	4b20      	ldr	r3, [pc, #128]	; (8000ec0 <main+0x138>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff faf1 	bl	8000428 <__aeabi_f2d>
 8000e46:	4604      	mov	r4, r0
 8000e48:	460d      	mov	r5, r1
 8000e4a:	4b1e      	ldr	r3, [pc, #120]	; (8000ec4 <main+0x13c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff faea 	bl	8000428 <__aeabi_f2d>
 8000e54:	4602      	mov	r2, r0
 8000e56:	460b      	mov	r3, r1
 8000e58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000e5c:	e9cd 4500 	strd	r4, r5, [sp]
 8000e60:	4632      	mov	r2, r6
 8000e62:	491a      	ldr	r1, [pc, #104]	; (8000ecc <main+0x144>)
 8000e64:	481a      	ldr	r0, [pc, #104]	; (8000ed0 <main+0x148>)
 8000e66:	f003 fd03 	bl	8004870 <siprintf>
	  				length = strlen(buffer);
 8000e6a:	4819      	ldr	r0, [pc, #100]	; (8000ed0 <main+0x148>)
 8000e6c:	f7ff f970 	bl	8000150 <strlen>
 8000e70:	4603      	mov	r3, r0
 8000e72:	461a      	mov	r2, r3
 8000e74:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <main+0x14c>)
 8000e76:	601a      	str	r2, [r3, #0]
	  				HAL_UART_Transmit(&huart1, buffer, length, 1000);
 8000e78:	4b16      	ldr	r3, [pc, #88]	; (8000ed4 <main+0x14c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	b29a      	uxth	r2, r3
 8000e7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e82:	4913      	ldr	r1, [pc, #76]	; (8000ed0 <main+0x148>)
 8000e84:	480b      	ldr	r0, [pc, #44]	; (8000eb4 <main+0x12c>)
 8000e86:	f002 faa4 	bl	80033d2 <HAL_UART_Transmit>
	  				count++;
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <main+0x140>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	4a0d      	ldr	r2, [pc, #52]	; (8000ec8 <main+0x140>)
 8000e92:	6013      	str	r3, [r2, #0]
	  				HAL_Delay(500);
 8000e94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e98:	f000 fb78 	bl	800158c <HAL_Delay>
	  if(flag)
 8000e9c:	e788      	b.n	8000db0 <main+0x28>
 8000e9e:	bf00      	nop
 8000ea0:	00000000 	.word	0x00000000
 8000ea4:	40affe00 	.word	0x40affe00
 8000ea8:	66666666 	.word	0x66666666
 8000eac:	400a6666 	.word	0x400a6666
 8000eb0:	2000021c 	.word	0x2000021c
 8000eb4:	20000250 	.word	0x20000250
 8000eb8:	20000208 	.word	0x20000208
 8000ebc:	2000020c 	.word	0x2000020c
 8000ec0:	20000200 	.word	0x20000200
 8000ec4:	20000204 	.word	0x20000204
 8000ec8:	200001f8 	.word	0x200001f8
 8000ecc:	080076a0 	.word	0x080076a0
 8000ed0:	20000290 	.word	0x20000290
 8000ed4:	200001fc 	.word	0x200001fc

08000ed8 <HAL_UART_RxCpltCallback>:
  }
  /* USER CODE END 3 */
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
			if(huart->Instance == huart1.Instance)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	4b17      	ldr	r3, [pc, #92]	; (8000f44 <HAL_UART_RxCpltCallback+0x6c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d126      	bne.n	8000f3a <HAL_UART_RxCpltCallback+0x62>
				{
						if(dataRcv == 'r')
 8000eec:	4b16      	ldr	r3, [pc, #88]	; (8000f48 <HAL_UART_RxCpltCallback+0x70>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b72      	cmp	r3, #114	; 0x72
 8000ef2:	d108      	bne.n	8000f06 <HAL_UART_RxCpltCallback+0x2e>
							{
									HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_Value, 2);
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	4915      	ldr	r1, [pc, #84]	; (8000f4c <HAL_UART_RxCpltCallback+0x74>)
 8000ef8:	4815      	ldr	r0, [pc, #84]	; (8000f50 <HAL_UART_RxCpltCallback+0x78>)
 8000efa:	f000 fc41 	bl	8001780 <HAL_ADC_Start_DMA>
									flag = 1;
 8000efe:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <HAL_UART_RxCpltCallback+0x7c>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	e014      	b.n	8000f30 <HAL_UART_RxCpltCallback+0x58>
							}
						else if(dataRcv == 's')
 8000f06:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <HAL_UART_RxCpltCallback+0x70>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b73      	cmp	r3, #115	; 0x73
 8000f0c:	d106      	bne.n	8000f1c <HAL_UART_RxCpltCallback+0x44>
							{
									HAL_ADC_Stop_DMA(&hadc1);
 8000f0e:	4810      	ldr	r0, [pc, #64]	; (8000f50 <HAL_UART_RxCpltCallback+0x78>)
 8000f10:	f000 fd14 	bl	800193c <HAL_ADC_Stop_DMA>
									flag = 0;
 8000f14:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <HAL_UART_RxCpltCallback+0x7c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e009      	b.n	8000f30 <HAL_UART_RxCpltCallback+0x58>
							}
						else if(dataRcv == 'c')
 8000f1c:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <HAL_UART_RxCpltCallback+0x70>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b63      	cmp	r3, #99	; 0x63
 8000f22:	d105      	bne.n	8000f30 <HAL_UART_RxCpltCallback+0x58>
							{
									flag = 0;
 8000f24:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <HAL_UART_RxCpltCallback+0x7c>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
									count = 0;
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	; (8000f58 <HAL_UART_RxCpltCallback+0x80>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
							}
						HAL_UART_Receive_IT(&huart1, &dataRcv, 1);
 8000f30:	2201      	movs	r2, #1
 8000f32:	4905      	ldr	r1, [pc, #20]	; (8000f48 <HAL_UART_RxCpltCallback+0x70>)
 8000f34:	4803      	ldr	r0, [pc, #12]	; (8000f44 <HAL_UART_RxCpltCallback+0x6c>)
 8000f36:	f002 fade 	bl	80034f6 <HAL_UART_Receive_IT>
				}
	}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000250 	.word	0x20000250
 8000f48:	2000021c 	.word	0x2000021c
 8000f4c:	2000020c 	.word	0x2000020c
 8000f50:	20000220 	.word	0x20000220
 8000f54:	20000208 	.word	0x20000208
 8000f58:	200001f8 	.word	0x200001f8

08000f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b094      	sub	sp, #80	; 0x50
 8000f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f66:	2228      	movs	r2, #40	; 0x28
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f002 fe44 	bl	8003bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f94:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f96:	2300      	movs	r3, #0
 8000f98:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fa2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fa6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8000fa8:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8000fac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 fcee 	bl	8002994 <HAL_RCC_OscConfig>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000fbe:	f000 f8e1 	bl	8001184 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc2:	230f      	movs	r3, #15
 8000fc4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fd2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2102      	movs	r1, #2
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f001 ff58 	bl	8002e94 <HAL_RCC_ClockConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000fea:	f000 f8cb 	bl	8001184 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000ff2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ff6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f002 f8e6 	bl	80031cc <HAL_RCCEx_PeriphCLKConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001006:	f000 f8bd 	bl	8001184 <Error_Handler>
  }
}
 800100a:	bf00      	nop
 800100c:	3750      	adds	r7, #80	; 0x50
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001024:	4b20      	ldr	r3, [pc, #128]	; (80010a8 <MX_ADC1_Init+0x94>)
 8001026:	4a21      	ldr	r2, [pc, #132]	; (80010ac <MX_ADC1_Init+0x98>)
 8001028:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800102a:	4b1f      	ldr	r3, [pc, #124]	; (80010a8 <MX_ADC1_Init+0x94>)
 800102c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001030:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001032:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <MX_ADC1_Init+0x94>)
 8001034:	2201      	movs	r2, #1
 8001036:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001038:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <MX_ADC1_Init+0x94>)
 800103a:	2200      	movs	r2, #0
 800103c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800103e:	4b1a      	ldr	r3, [pc, #104]	; (80010a8 <MX_ADC1_Init+0x94>)
 8001040:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001044:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001046:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <MX_ADC1_Init+0x94>)
 8001048:	2200      	movs	r2, #0
 800104a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800104c:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <MX_ADC1_Init+0x94>)
 800104e:	2202      	movs	r2, #2
 8001050:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001052:	4815      	ldr	r0, [pc, #84]	; (80010a8 <MX_ADC1_Init+0x94>)
 8001054:	f000 fabc 	bl	80015d0 <HAL_ADC_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800105e:	f000 f891 	bl	8001184 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001066:	2301      	movs	r3, #1
 8001068:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800106a:	2306      	movs	r3, #6
 800106c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	4619      	mov	r1, r3
 8001072:	480d      	ldr	r0, [pc, #52]	; (80010a8 <MX_ADC1_Init+0x94>)
 8001074:	f000 fd94 	bl	8001ba0 <HAL_ADC_ConfigChannel>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800107e:	f000 f881 	bl	8001184 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001082:	2302      	movs	r3, #2
 8001084:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001086:	2302      	movs	r3, #2
 8001088:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	4619      	mov	r1, r3
 800108e:	4806      	ldr	r0, [pc, #24]	; (80010a8 <MX_ADC1_Init+0x94>)
 8001090:	f000 fd86 	bl	8001ba0 <HAL_ADC_ConfigChannel>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800109a:	f000 f873 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000220 	.word	0x20000220
 80010ac:	40012400 	.word	0x40012400

080010b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010b4:	4b11      	ldr	r3, [pc, #68]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010b6:	4a12      	ldr	r2, [pc, #72]	; (8001100 <MX_USART1_UART_Init+0x50>)
 80010b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b0b      	ldr	r3, [pc, #44]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b09      	ldr	r3, [pc, #36]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b08      	ldr	r3, [pc, #32]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e0:	4b06      	ldr	r3, [pc, #24]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010e6:	4805      	ldr	r0, [pc, #20]	; (80010fc <MX_USART1_UART_Init+0x4c>)
 80010e8:	f002 f926 	bl	8003338 <HAL_UART_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010f2:	f000 f847 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000250 	.word	0x20000250
 8001100:	40013800 	.word	0x40013800

08001104 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800110a:	4b0c      	ldr	r3, [pc, #48]	; (800113c <MX_DMA_Init+0x38>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	4a0b      	ldr	r2, [pc, #44]	; (800113c <MX_DMA_Init+0x38>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6153      	str	r3, [r2, #20]
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <MX_DMA_Init+0x38>)
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001122:	2200      	movs	r2, #0
 8001124:	2100      	movs	r1, #0
 8001126:	200b      	movs	r0, #11
 8001128:	f001 f805 	bl	8002136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800112c:	200b      	movs	r0, #11
 800112e:	f001 f81e 	bl	800216e <HAL_NVIC_EnableIRQ>

}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40021000 	.word	0x40021000

08001140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001146:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <MX_GPIO_Init+0x40>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	4a0d      	ldr	r2, [pc, #52]	; (8001180 <MX_GPIO_Init+0x40>)
 800114c:	f043 0320 	orr.w	r3, r3, #32
 8001150:	6193      	str	r3, [r2, #24]
 8001152:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <MX_GPIO_Init+0x40>)
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	f003 0320 	and.w	r3, r3, #32
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115e:	4b08      	ldr	r3, [pc, #32]	; (8001180 <MX_GPIO_Init+0x40>)
 8001160:	699b      	ldr	r3, [r3, #24]
 8001162:	4a07      	ldr	r2, [pc, #28]	; (8001180 <MX_GPIO_Init+0x40>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	6193      	str	r3, [r2, #24]
 800116a:	4b05      	ldr	r3, [pc, #20]	; (8001180 <MX_GPIO_Init+0x40>)
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	f003 0304 	and.w	r3, r3, #4
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]

}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr
 8001180:	40021000 	.word	0x40021000

08001184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001188:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800118a:	e7fe      	b.n	800118a <Error_Handler+0x6>

0800118c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001192:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <HAL_MspInit+0x5c>)
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	4a14      	ldr	r2, [pc, #80]	; (80011e8 <HAL_MspInit+0x5c>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6193      	str	r3, [r2, #24]
 800119e:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <HAL_MspInit+0x5c>)
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <HAL_MspInit+0x5c>)
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	4a0e      	ldr	r2, [pc, #56]	; (80011e8 <HAL_MspInit+0x5c>)
 80011b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b4:	61d3      	str	r3, [r2, #28]
 80011b6:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <HAL_MspInit+0x5c>)
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011c2:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <HAL_MspInit+0x60>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	4a04      	ldr	r2, [pc, #16]	; (80011ec <HAL_MspInit+0x60>)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr
 80011e8:	40021000 	.word	0x40021000
 80011ec:	40010000 	.word	0x40010000

080011f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a2c      	ldr	r2, [pc, #176]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d151      	bne.n	80012b4 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001210:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <HAL_ADC_MspInit+0xd0>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	4a2a      	ldr	r2, [pc, #168]	; (80012c0 <HAL_ADC_MspInit+0xd0>)
 8001216:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800121a:	6193      	str	r3, [r2, #24]
 800121c:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <HAL_ADC_MspInit+0xd0>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001228:	4b25      	ldr	r3, [pc, #148]	; (80012c0 <HAL_ADC_MspInit+0xd0>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	4a24      	ldr	r2, [pc, #144]	; (80012c0 <HAL_ADC_MspInit+0xd0>)
 800122e:	f043 0304 	orr.w	r3, r3, #4
 8001232:	6193      	str	r3, [r2, #24]
 8001234:	4b22      	ldr	r3, [pc, #136]	; (80012c0 <HAL_ADC_MspInit+0xd0>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001240:	2305      	movs	r3, #5
 8001242:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001244:	2303      	movs	r3, #3
 8001246:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	4619      	mov	r1, r3
 800124e:	481d      	ldr	r0, [pc, #116]	; (80012c4 <HAL_ADC_MspInit+0xd4>)
 8001250:	f001 fa46 	bl	80026e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001254:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001256:	4a1d      	ldr	r2, [pc, #116]	; (80012cc <HAL_ADC_MspInit+0xdc>)
 8001258:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800125a:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001260:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001268:	2280      	movs	r2, #128	; 0x80
 800126a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800126c:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 800126e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001272:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001276:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800127a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 800127e:	2220      	movs	r2, #32
 8001280:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001282:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001284:	2200      	movs	r2, #0
 8001286:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001288:	480f      	ldr	r0, [pc, #60]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 800128a:	f000 ff8b 	bl	80021a4 <HAL_DMA_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001294:	f7ff ff76 	bl	8001184 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a0b      	ldr	r2, [pc, #44]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 800129c:	621a      	str	r2, [r3, #32]
 800129e:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <HAL_ADC_MspInit+0xd8>)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	2012      	movs	r0, #18
 80012aa:	f000 ff44 	bl	8002136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80012ae:	2012      	movs	r0, #18
 80012b0:	f000 ff5d 	bl	800216e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012b4:	bf00      	nop
 80012b6:	3720      	adds	r7, #32
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40012400 	.word	0x40012400
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010800 	.word	0x40010800
 80012c8:	200002f4 	.word	0x200002f4
 80012cc:	40020008 	.word	0x40020008

080012d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a20      	ldr	r2, [pc, #128]	; (800136c <HAL_UART_MspInit+0x9c>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d139      	bne.n	8001364 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012f0:	4b1f      	ldr	r3, [pc, #124]	; (8001370 <HAL_UART_MspInit+0xa0>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	4a1e      	ldr	r2, [pc, #120]	; (8001370 <HAL_UART_MspInit+0xa0>)
 80012f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012fa:	6193      	str	r3, [r2, #24]
 80012fc:	4b1c      	ldr	r3, [pc, #112]	; (8001370 <HAL_UART_MspInit+0xa0>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001308:	4b19      	ldr	r3, [pc, #100]	; (8001370 <HAL_UART_MspInit+0xa0>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	4a18      	ldr	r2, [pc, #96]	; (8001370 <HAL_UART_MspInit+0xa0>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	6193      	str	r3, [r2, #24]
 8001314:	4b16      	ldr	r3, [pc, #88]	; (8001370 <HAL_UART_MspInit+0xa0>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001320:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001324:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001326:	2302      	movs	r3, #2
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	4619      	mov	r1, r3
 8001334:	480f      	ldr	r0, [pc, #60]	; (8001374 <HAL_UART_MspInit+0xa4>)
 8001336:	f001 f9d3 	bl	80026e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800133a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800133e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001348:	f107 0310 	add.w	r3, r7, #16
 800134c:	4619      	mov	r1, r3
 800134e:	4809      	ldr	r0, [pc, #36]	; (8001374 <HAL_UART_MspInit+0xa4>)
 8001350:	f001 f9c6 	bl	80026e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001354:	2200      	movs	r2, #0
 8001356:	2100      	movs	r1, #0
 8001358:	2025      	movs	r0, #37	; 0x25
 800135a:	f000 feec 	bl	8002136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800135e:	2025      	movs	r0, #37	; 0x25
 8001360:	f000 ff05 	bl	800216e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001364:	bf00      	nop
 8001366:	3720      	adds	r7, #32
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40013800 	.word	0x40013800
 8001370:	40021000 	.word	0x40021000
 8001374:	40010800 	.word	0x40010800

08001378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800137c:	e7fe      	b.n	800137c <NMI_Handler+0x4>

0800137e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001382:	e7fe      	b.n	8001382 <HardFault_Handler+0x4>

08001384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001388:	e7fe      	b.n	8001388 <MemManage_Handler+0x4>

0800138a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138e:	e7fe      	b.n	800138e <BusFault_Handler+0x4>

08001390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001394:	e7fe      	b.n	8001394 <UsageFault_Handler+0x4>

08001396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr

080013a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr

080013ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr

080013ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013be:	f000 f8c9 	bl	8001554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80013cc:	4802      	ldr	r0, [pc, #8]	; (80013d8 <DMA1_Channel1_IRQHandler+0x10>)
 80013ce:	f001 f853 	bl	8002478 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200002f4 	.word	0x200002f4

080013dc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <ADC1_2_IRQHandler+0x10>)
 80013e2:	f000 faf6 	bl	80019d2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000220 	.word	0x20000220

080013f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013f4:	4802      	ldr	r0, [pc, #8]	; (8001400 <USART1_IRQHandler+0x10>)
 80013f6:	f002 f8d3 	bl	80035a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000250 	.word	0x20000250

08001404 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800140c:	4a14      	ldr	r2, [pc, #80]	; (8001460 <_sbrk+0x5c>)
 800140e:	4b15      	ldr	r3, [pc, #84]	; (8001464 <_sbrk+0x60>)
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001418:	4b13      	ldr	r3, [pc, #76]	; (8001468 <_sbrk+0x64>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d102      	bne.n	8001426 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001420:	4b11      	ldr	r3, [pc, #68]	; (8001468 <_sbrk+0x64>)
 8001422:	4a12      	ldr	r2, [pc, #72]	; (800146c <_sbrk+0x68>)
 8001424:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <_sbrk+0x64>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4413      	add	r3, r2
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	429a      	cmp	r2, r3
 8001432:	d207      	bcs.n	8001444 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001434:	f002 fbb6 	bl	8003ba4 <__errno>
 8001438:	4602      	mov	r2, r0
 800143a:	230c      	movs	r3, #12
 800143c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800143e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001442:	e009      	b.n	8001458 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <_sbrk+0x64>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800144a:	4b07      	ldr	r3, [pc, #28]	; (8001468 <_sbrk+0x64>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4413      	add	r3, r2
 8001452:	4a05      	ldr	r2, [pc, #20]	; (8001468 <_sbrk+0x64>)
 8001454:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001456:	68fb      	ldr	r3, [r7, #12]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20005000 	.word	0x20005000
 8001464:	00000400 	.word	0x00000400
 8001468:	20000210 	.word	0x20000210
 800146c:	20000340 	.word	0x20000340

08001470 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr

0800147c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800147c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800147e:	e003      	b.n	8001488 <LoopCopyDataInit>

08001480 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001480:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001482:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001484:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001486:	3104      	adds	r1, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001488:	480a      	ldr	r0, [pc, #40]	; (80014b4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800148a:	4b0b      	ldr	r3, [pc, #44]	; (80014b8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800148c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800148e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001490:	d3f6      	bcc.n	8001480 <CopyDataInit>
  ldr r2, =_sbss
 8001492:	4a0a      	ldr	r2, [pc, #40]	; (80014bc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001494:	e002      	b.n	800149c <LoopFillZerobss>

08001496 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001498:	f842 3b04 	str.w	r3, [r2], #4

0800149c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800149c:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800149e:	429a      	cmp	r2, r3
  bcc FillZerobss
 80014a0:	d3f9      	bcc.n	8001496 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014a2:	f7ff ffe5 	bl	8001470 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014a6:	f002 fb83 	bl	8003bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014aa:	f7ff fc6d 	bl	8000d88 <main>
  bx lr
 80014ae:	4770      	bx	lr
  ldr r3, =_sidata
 80014b0:	080079a8 	.word	0x080079a8
  ldr r0, =_sdata
 80014b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80014b8:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80014bc:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 80014c0:	20000340 	.word	0x20000340

080014c4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014c4:	e7fe      	b.n	80014c4 <CAN1_RX1_IRQHandler>
	...

080014c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <HAL_Init+0x28>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a07      	ldr	r2, [pc, #28]	; (80014f0 <HAL_Init+0x28>)
 80014d2:	f043 0310 	orr.w	r3, r3, #16
 80014d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014d8:	2003      	movs	r0, #3
 80014da:	f000 fe21 	bl	8002120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014de:	2000      	movs	r0, #0
 80014e0:	f000 f808 	bl	80014f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014e4:	f7ff fe52 	bl	800118c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40022000 	.word	0x40022000

080014f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014fc:	4b12      	ldr	r3, [pc, #72]	; (8001548 <HAL_InitTick+0x54>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <HAL_InitTick+0x58>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	4619      	mov	r1, r3
 8001506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800150a:	fbb3 f3f1 	udiv	r3, r3, r1
 800150e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001512:	4618      	mov	r0, r3
 8001514:	f000 fe39 	bl	800218a <HAL_SYSTICK_Config>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e00e      	b.n	8001540 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b0f      	cmp	r3, #15
 8001526:	d80a      	bhi.n	800153e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001528:	2200      	movs	r2, #0
 800152a:	6879      	ldr	r1, [r7, #4]
 800152c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001530:	f000 fe01 	bl	8002136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001534:	4a06      	ldr	r2, [pc, #24]	; (8001550 <HAL_InitTick+0x5c>)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800153a:	2300      	movs	r3, #0
 800153c:	e000      	b.n	8001540 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
}
 8001540:	4618      	mov	r0, r3
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000000 	.word	0x20000000
 800154c:	20000008 	.word	0x20000008
 8001550:	20000004 	.word	0x20000004

08001554 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001558:	4b05      	ldr	r3, [pc, #20]	; (8001570 <HAL_IncTick+0x1c>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	461a      	mov	r2, r3
 800155e:	4b05      	ldr	r3, [pc, #20]	; (8001574 <HAL_IncTick+0x20>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4413      	add	r3, r2
 8001564:	4a03      	ldr	r2, [pc, #12]	; (8001574 <HAL_IncTick+0x20>)
 8001566:	6013      	str	r3, [r2, #0]
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	20000008 	.word	0x20000008
 8001574:	20000338 	.word	0x20000338

08001578 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return uwTick;
 800157c:	4b02      	ldr	r3, [pc, #8]	; (8001588 <HAL_GetTick+0x10>)
 800157e:	681b      	ldr	r3, [r3, #0]
}
 8001580:	4618      	mov	r0, r3
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	20000338 	.word	0x20000338

0800158c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001594:	f7ff fff0 	bl	8001578 <HAL_GetTick>
 8001598:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015a4:	d005      	beq.n	80015b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <HAL_Delay+0x40>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	461a      	mov	r2, r3
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	4413      	add	r3, r2
 80015b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015b2:	bf00      	nop
 80015b4:	f7ff ffe0 	bl	8001578 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d8f7      	bhi.n	80015b4 <HAL_Delay+0x28>
  {
  }
}
 80015c4:	bf00      	nop
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000008 	.word	0x20000008

080015d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d8:	2300      	movs	r3, #0
 80015da:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015dc:	2300      	movs	r3, #0
 80015de:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e0be      	b.n	8001770 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d109      	bne.n	8001614 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff fdee 	bl	80011f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f000 fc0d 	bl	8001e34 <ADC_ConversionStop_Disable>
 800161a:	4603      	mov	r3, r0
 800161c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001622:	f003 0310 	and.w	r3, r3, #16
 8001626:	2b00      	cmp	r3, #0
 8001628:	f040 8099 	bne.w	800175e <HAL_ADC_Init+0x18e>
 800162c:	7dfb      	ldrb	r3, [r7, #23]
 800162e:	2b00      	cmp	r3, #0
 8001630:	f040 8095 	bne.w	800175e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001638:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800163c:	f023 0302 	bic.w	r3, r3, #2
 8001640:	f043 0202 	orr.w	r2, r3, #2
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001650:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	7b1b      	ldrb	r3, [r3, #12]
 8001656:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001658:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	4313      	orrs	r3, r2
 800165e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001668:	d003      	beq.n	8001672 <HAL_ADC_Init+0xa2>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d102      	bne.n	8001678 <HAL_ADC_Init+0xa8>
 8001672:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001676:	e000      	b.n	800167a <HAL_ADC_Init+0xaa>
 8001678:	2300      	movs	r3, #0
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4313      	orrs	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7d1b      	ldrb	r3, [r3, #20]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d119      	bne.n	80016bc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7b1b      	ldrb	r3, [r3, #12]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d109      	bne.n	80016a4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	3b01      	subs	r3, #1
 8001696:	035a      	lsls	r2, r3, #13
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	4313      	orrs	r3, r2
 800169c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	e00b      	b.n	80016bc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a8:	f043 0220 	orr.w	r2, r3, #32
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b4:	f043 0201 	orr.w	r2, r3, #1
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	430a      	orrs	r2, r1
 80016ce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	4b28      	ldr	r3, [pc, #160]	; (8001778 <HAL_ADC_Init+0x1a8>)
 80016d8:	4013      	ands	r3, r2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	68b9      	ldr	r1, [r7, #8]
 80016e0:	430b      	orrs	r3, r1
 80016e2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016ec:	d003      	beq.n	80016f6 <HAL_ADC_Init+0x126>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d104      	bne.n	8001700 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	051b      	lsls	r3, r3, #20
 80016fe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001706:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	430a      	orrs	r2, r1
 8001712:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	4b18      	ldr	r3, [pc, #96]	; (800177c <HAL_ADC_Init+0x1ac>)
 800171c:	4013      	ands	r3, r2
 800171e:	68ba      	ldr	r2, [r7, #8]
 8001720:	429a      	cmp	r2, r3
 8001722:	d10b      	bne.n	800173c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2200      	movs	r2, #0
 8001728:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172e:	f023 0303 	bic.w	r3, r3, #3
 8001732:	f043 0201 	orr.w	r2, r3, #1
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800173a:	e018      	b.n	800176e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001740:	f023 0312 	bic.w	r3, r3, #18
 8001744:	f043 0210 	orr.w	r2, r3, #16
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001750:	f043 0201 	orr.w	r2, r3, #1
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800175c:	e007      	b.n	800176e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001762:	f043 0210 	orr.w	r2, r3, #16
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800176e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	ffe1f7fd 	.word	0xffe1f7fd
 800177c:	ff1f0efe 	.word	0xff1f0efe

08001780 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a64      	ldr	r2, [pc, #400]	; (8001928 <HAL_ADC_Start_DMA+0x1a8>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d004      	beq.n	80017a4 <HAL_ADC_Start_DMA+0x24>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a63      	ldr	r2, [pc, #396]	; (800192c <HAL_ADC_Start_DMA+0x1ac>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d106      	bne.n	80017b2 <HAL_ADC_Start_DMA+0x32>
 80017a4:	4b60      	ldr	r3, [pc, #384]	; (8001928 <HAL_ADC_Start_DMA+0x1a8>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f040 80b3 	bne.w	8001918 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d101      	bne.n	80017c0 <HAL_ADC_Start_DMA+0x40>
 80017bc:	2302      	movs	r3, #2
 80017be:	e0ae      	b.n	800191e <HAL_ADC_Start_DMA+0x19e>
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2201      	movs	r2, #1
 80017c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80017c8:	68f8      	ldr	r0, [r7, #12]
 80017ca:	f000 fae1 	bl	8001d90 <ADC_Enable>
 80017ce:	4603      	mov	r3, r0
 80017d0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80017d2:	7dfb      	ldrb	r3, [r7, #23]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	f040 809a 	bne.w	800190e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80017e2:	f023 0301 	bic.w	r3, r3, #1
 80017e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a4e      	ldr	r2, [pc, #312]	; (800192c <HAL_ADC_Start_DMA+0x1ac>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d105      	bne.n	8001804 <HAL_ADC_Start_DMA+0x84>
 80017f8:	4b4b      	ldr	r3, [pc, #300]	; (8001928 <HAL_ADC_Start_DMA+0x1a8>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d115      	bne.n	8001830 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001808:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800181a:	2b00      	cmp	r3, #0
 800181c:	d026      	beq.n	800186c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001822:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001826:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800182e:	e01d      	b.n	800186c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001834:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a39      	ldr	r2, [pc, #228]	; (8001928 <HAL_ADC_Start_DMA+0x1a8>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d004      	beq.n	8001850 <HAL_ADC_Start_DMA+0xd0>
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a38      	ldr	r2, [pc, #224]	; (800192c <HAL_ADC_Start_DMA+0x1ac>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d10d      	bne.n	800186c <HAL_ADC_Start_DMA+0xec>
 8001850:	4b35      	ldr	r3, [pc, #212]	; (8001928 <HAL_ADC_Start_DMA+0x1a8>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001858:	2b00      	cmp	r3, #0
 800185a:	d007      	beq.n	800186c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001860:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001864:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001870:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d006      	beq.n	8001886 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800187c:	f023 0206 	bic.w	r2, r3, #6
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	62da      	str	r2, [r3, #44]	; 0x2c
 8001884:	e002      	b.n	800188c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2200      	movs	r2, #0
 800188a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	6a1b      	ldr	r3, [r3, #32]
 8001898:	4a25      	ldr	r2, [pc, #148]	; (8001930 <HAL_ADC_Start_DMA+0x1b0>)
 800189a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	4a24      	ldr	r2, [pc, #144]	; (8001934 <HAL_ADC_Start_DMA+0x1b4>)
 80018a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	4a23      	ldr	r2, [pc, #140]	; (8001938 <HAL_ADC_Start_DMA+0x1b8>)
 80018aa:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f06f 0202 	mvn.w	r2, #2
 80018b4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018c4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6a18      	ldr	r0, [r3, #32]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	334c      	adds	r3, #76	; 0x4c
 80018d0:	4619      	mov	r1, r3
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f000 fcbf 	bl	8002258 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80018e4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80018e8:	d108      	bne.n	80018fc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80018f8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80018fa:	e00f      	b.n	800191c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800190a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800190c:	e006      	b.n	800191c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001916:	e001      	b.n	800191c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800191c:	7dfb      	ldrb	r3, [r7, #23]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40012400 	.word	0x40012400
 800192c:	40012800 	.word	0x40012800
 8001930:	08001ea9 	.word	0x08001ea9
 8001934:	08001f25 	.word	0x08001f25
 8001938:	08001f41 	.word	0x08001f41

0800193c <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800194e:	2b01      	cmp	r3, #1
 8001950:	d101      	bne.n	8001956 <HAL_ADC_Stop_DMA+0x1a>
 8001952:	2302      	movs	r3, #2
 8001954:	e039      	b.n	80019ca <HAL_ADC_Stop_DMA+0x8e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2201      	movs	r2, #1
 800195a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 fa68 	bl	8001e34 <ADC_ConversionStop_Disable>
 8001964:	4603      	mov	r3, r0
 8001966:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d128      	bne.n	80019c0 <HAL_ADC_Stop_DMA+0x84>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800197c:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001986:	2b02      	cmp	r3, #2
 8001988:	d11a      	bne.n	80019c0 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a1b      	ldr	r3, [r3, #32]
 800198e:	4618      	mov	r0, r3
 8001990:	f000 fcc1 	bl	8002316 <HAL_DMA_Abort>
 8001994:	4603      	mov	r3, r0
 8001996:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d10a      	bne.n	80019b4 <HAL_ADC_Stop_DMA+0x78>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019a6:	f023 0301 	bic.w	r3, r3, #1
 80019aa:	f043 0201 	orr.w	r2, r3, #1
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	629a      	str	r2, [r3, #40]	; 0x28
 80019b2:	e005      	b.n	80019c0 <HAL_ADC_Stop_DMA+0x84>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f003 0320 	and.w	r3, r3, #32
 80019e4:	2b20      	cmp	r3, #32
 80019e6:	d140      	bne.n	8001a6a <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d139      	bne.n	8001a6a <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fa:	f003 0310 	and.w	r3, r3, #16
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d105      	bne.n	8001a0e <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a06:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001a18:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001a1c:	d11d      	bne.n	8001a5a <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d119      	bne.n	8001a5a <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	685a      	ldr	r2, [r3, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 0220 	bic.w	r2, r2, #32
 8001a34:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d105      	bne.n	8001a5a <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a52:	f043 0201 	orr.w	r2, r3, #1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f000 f87c 	bl	8001b58 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f06f 0212 	mvn.w	r2, #18
 8001a68:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a74:	2b80      	cmp	r3, #128	; 0x80
 8001a76:	d14f      	bne.n	8001b18 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0304 	and.w	r3, r3, #4
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	d148      	bne.n	8001b18 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8a:	f003 0310 	and.w	r3, r3, #16
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d105      	bne.n	8001a9e <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a96:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001aa8:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001aac:	d012      	beq.n	8001ad4 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d125      	bne.n	8001b08 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001ac6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001aca:	d11d      	bne.n	8001b08 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d119      	bne.n	8001b08 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	685a      	ldr	r2, [r3, #4]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ae2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d105      	bne.n	8001b08 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b00:	f043 0201 	orr.w	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 fa33 	bl	8001f74 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f06f 020c 	mvn.w	r2, #12
 8001b16:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b22:	2b40      	cmp	r3, #64	; 0x40
 8001b24:	d114      	bne.n	8001b50 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d10d      	bne.n	8001b50 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f81b 	bl	8001b7c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f06f 0201 	mvn.w	r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001b50:	bf00      	nop
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b083      	sub	sp, #12
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr

08001b8e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001baa:	2300      	movs	r3, #0
 8001bac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d101      	bne.n	8001bc0 <HAL_ADC_ConfigChannel+0x20>
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	e0dc      	b.n	8001d7a <HAL_ADC_ConfigChannel+0x1da>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b06      	cmp	r3, #6
 8001bce:	d81c      	bhi.n	8001c0a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685a      	ldr	r2, [r3, #4]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	3b05      	subs	r3, #5
 8001be2:	221f      	movs	r2, #31
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	4019      	ands	r1, r3
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	6818      	ldr	r0, [r3, #0]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685a      	ldr	r2, [r3, #4]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	3b05      	subs	r3, #5
 8001bfc:	fa00 f203 	lsl.w	r2, r0, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	430a      	orrs	r2, r1
 8001c06:	635a      	str	r2, [r3, #52]	; 0x34
 8001c08:	e03c      	b.n	8001c84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b0c      	cmp	r3, #12
 8001c10:	d81c      	bhi.n	8001c4c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	3b23      	subs	r3, #35	; 0x23
 8001c24:	221f      	movs	r2, #31
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	4019      	ands	r1, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	6818      	ldr	r0, [r3, #0]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	4613      	mov	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	4413      	add	r3, r2
 8001c3c:	3b23      	subs	r3, #35	; 0x23
 8001c3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	631a      	str	r2, [r3, #48]	; 0x30
 8001c4a:	e01b      	b.n	8001c84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	3b41      	subs	r3, #65	; 0x41
 8001c5e:	221f      	movs	r2, #31
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	43db      	mvns	r3, r3
 8001c66:	4019      	ands	r1, r3
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	6818      	ldr	r0, [r3, #0]
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	4613      	mov	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	3b41      	subs	r3, #65	; 0x41
 8001c78:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b09      	cmp	r3, #9
 8001c8a:	d91c      	bls.n	8001cc6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68d9      	ldr	r1, [r3, #12]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	4613      	mov	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	4413      	add	r3, r2
 8001c9c:	3b1e      	subs	r3, #30
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	4019      	ands	r1, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	6898      	ldr	r0, [r3, #8]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	4413      	add	r3, r2
 8001cb6:	3b1e      	subs	r3, #30
 8001cb8:	fa00 f203 	lsl.w	r2, r0, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	60da      	str	r2, [r3, #12]
 8001cc4:	e019      	b.n	8001cfa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6919      	ldr	r1, [r3, #16]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	4413      	add	r3, r2
 8001cd6:	2207      	movs	r2, #7
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	4019      	ands	r1, r3
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	6898      	ldr	r0, [r3, #8]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	fa00 f203 	lsl.w	r2, r0, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b10      	cmp	r3, #16
 8001d00:	d003      	beq.n	8001d0a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d06:	2b11      	cmp	r3, #17
 8001d08:	d132      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a1d      	ldr	r2, [pc, #116]	; (8001d84 <HAL_ADC_ConfigChannel+0x1e4>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d125      	bne.n	8001d60 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d126      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001d30:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2b10      	cmp	r3, #16
 8001d38:	d11a      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <HAL_ADC_ConfigChannel+0x1e8>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a13      	ldr	r2, [pc, #76]	; (8001d8c <HAL_ADC_ConfigChannel+0x1ec>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	0c9a      	lsrs	r2, r3, #18
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d50:	e002      	b.n	8001d58 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f9      	bne.n	8001d52 <HAL_ADC_ConfigChannel+0x1b2>
 8001d5e:	e007      	b.n	8001d70 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d64:	f043 0220 	orr.w	r2, r3, #32
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr
 8001d84:	40012400 	.word	0x40012400
 8001d88:	20000000 	.word	0x20000000
 8001d8c:	431bde83 	.word	0x431bde83

08001d90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d039      	beq.n	8001e22 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f042 0201 	orr.w	r2, r2, #1
 8001dbc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dbe:	4b1b      	ldr	r3, [pc, #108]	; (8001e2c <ADC_Enable+0x9c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a1b      	ldr	r2, [pc, #108]	; (8001e30 <ADC_Enable+0xa0>)
 8001dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc8:	0c9b      	lsrs	r3, r3, #18
 8001dca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001dcc:	e002      	b.n	8001dd4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f9      	bne.n	8001dce <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001dda:	f7ff fbcd 	bl	8001578 <HAL_GetTick>
 8001dde:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001de0:	e018      	b.n	8001e14 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001de2:	f7ff fbc9 	bl	8001578 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d911      	bls.n	8001e14 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df4:	f043 0210 	orr.w	r2, r3, #16
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e00:	f043 0201 	orr.w	r2, r3, #1
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e007      	b.n	8001e24 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d1df      	bne.n	8001de2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20000000 	.word	0x20000000
 8001e30:	431bde83 	.word	0x431bde83

08001e34 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d127      	bne.n	8001e9e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 0201 	bic.w	r2, r2, #1
 8001e5c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e5e:	f7ff fb8b 	bl	8001578 <HAL_GetTick>
 8001e62:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e64:	e014      	b.n	8001e90 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e66:	f7ff fb87 	bl	8001578 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d90d      	bls.n	8001e90 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e78:	f043 0210 	orr.w	r2, r3, #16
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e007      	b.n	8001ea0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d0e3      	beq.n	8001e66 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e9e:	2300      	movs	r3, #0
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d127      	bne.n	8001f12 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001ed8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001edc:	d115      	bne.n	8001f0a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d111      	bne.n	8001f0a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d105      	bne.n	8001f0a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f02:	f043 0201 	orr.w	r2, r3, #1
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f0a:	68f8      	ldr	r0, [r7, #12]
 8001f0c:	f7ff fe24 	bl	8001b58 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001f10:	e004      	b.n	8001f1c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	4798      	blx	r3
}
 8001f1c:	bf00      	nop
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f30:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f32:	68f8      	ldr	r0, [r7, #12]
 8001f34:	f7ff fe19 	bl	8001b6a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f38:	bf00      	nop
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5e:	f043 0204 	orr.w	r2, r3, #4
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f7ff fe11 	bl	8001b8e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
	...

08001f88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fba:	4a04      	ldr	r2, [pc, #16]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	60d3      	str	r3, [r2, #12]
}
 8001fc0:	bf00      	nop
 8001fc2:	3714      	adds	r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fd4:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	0a1b      	lsrs	r3, r3, #8
 8001fda:	f003 0307 	and.w	r3, r3, #7
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	db0b      	blt.n	8002016 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	f003 021f 	and.w	r2, r3, #31
 8002004:	4906      	ldr	r1, [pc, #24]	; (8002020 <__NVIC_EnableIRQ+0x34>)
 8002006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200a:	095b      	lsrs	r3, r3, #5
 800200c:	2001      	movs	r0, #1
 800200e:	fa00 f202 	lsl.w	r2, r0, r2
 8002012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr
 8002020:	e000e100 	.word	0xe000e100

08002024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	6039      	str	r1, [r7, #0]
 800202e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002034:	2b00      	cmp	r3, #0
 8002036:	db0a      	blt.n	800204e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	b2da      	uxtb	r2, r3
 800203c:	490c      	ldr	r1, [pc, #48]	; (8002070 <__NVIC_SetPriority+0x4c>)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	0112      	lsls	r2, r2, #4
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	440b      	add	r3, r1
 8002048:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800204c:	e00a      	b.n	8002064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	b2da      	uxtb	r2, r3
 8002052:	4908      	ldr	r1, [pc, #32]	; (8002074 <__NVIC_SetPriority+0x50>)
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	3b04      	subs	r3, #4
 800205c:	0112      	lsls	r2, r2, #4
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	440b      	add	r3, r1
 8002062:	761a      	strb	r2, [r3, #24]
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000e100 	.word	0xe000e100
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002078:	b480      	push	{r7}
 800207a:	b089      	sub	sp, #36	; 0x24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	f1c3 0307 	rsb	r3, r3, #7
 8002092:	2b04      	cmp	r3, #4
 8002094:	bf28      	it	cs
 8002096:	2304      	movcs	r3, #4
 8002098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	3304      	adds	r3, #4
 800209e:	2b06      	cmp	r3, #6
 80020a0:	d902      	bls.n	80020a8 <NVIC_EncodePriority+0x30>
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	3b03      	subs	r3, #3
 80020a6:	e000      	b.n	80020aa <NVIC_EncodePriority+0x32>
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43da      	mvns	r2, r3
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	401a      	ands	r2, r3
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ca:	43d9      	mvns	r1, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d0:	4313      	orrs	r3, r2
         );
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3724      	adds	r7, #36	; 0x24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3b01      	subs	r3, #1
 80020e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020ec:	d301      	bcc.n	80020f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ee:	2301      	movs	r3, #1
 80020f0:	e00f      	b.n	8002112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020f2:	4a0a      	ldr	r2, [pc, #40]	; (800211c <SysTick_Config+0x40>)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020fa:	210f      	movs	r1, #15
 80020fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002100:	f7ff ff90 	bl	8002024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002104:	4b05      	ldr	r3, [pc, #20]	; (800211c <SysTick_Config+0x40>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800210a:	4b04      	ldr	r3, [pc, #16]	; (800211c <SysTick_Config+0x40>)
 800210c:	2207      	movs	r2, #7
 800210e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	e000e010 	.word	0xe000e010

08002120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff ff2d 	bl	8001f88 <__NVIC_SetPriorityGrouping>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002136:	b580      	push	{r7, lr}
 8002138:	b086      	sub	sp, #24
 800213a:	af00      	add	r7, sp, #0
 800213c:	4603      	mov	r3, r0
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	607a      	str	r2, [r7, #4]
 8002142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002148:	f7ff ff42 	bl	8001fd0 <__NVIC_GetPriorityGrouping>
 800214c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	68b9      	ldr	r1, [r7, #8]
 8002152:	6978      	ldr	r0, [r7, #20]
 8002154:	f7ff ff90 	bl	8002078 <NVIC_EncodePriority>
 8002158:	4602      	mov	r2, r0
 800215a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800215e:	4611      	mov	r1, r2
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff5f 	bl	8002024 <__NVIC_SetPriority>
}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	4603      	mov	r3, r0
 8002176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff ff35 	bl	8001fec <__NVIC_EnableIRQ>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7ff ffa2 	bl	80020dc <SysTick_Config>
 8002198:	4603      	mov	r3, r0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
	...

080021a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e043      	b.n	8002242 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	4b22      	ldr	r3, [pc, #136]	; (800224c <HAL_DMA_Init+0xa8>)
 80021c2:	4413      	add	r3, r2
 80021c4:	4a22      	ldr	r2, [pc, #136]	; (8002250 <HAL_DMA_Init+0xac>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	091b      	lsrs	r3, r3, #4
 80021cc:	009a      	lsls	r2, r3, #2
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a1f      	ldr	r2, [pc, #124]	; (8002254 <HAL_DMA_Init+0xb0>)
 80021d6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2202      	movs	r2, #2
 80021dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80021ee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80021f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80021fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002208:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002214:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	4313      	orrs	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr
 800224c:	bffdfff8 	.word	0xbffdfff8
 8002250:	cccccccd 	.word	0xcccccccd
 8002254:	40020000 	.word	0x40020000

08002258 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
 8002264:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002266:	2300      	movs	r3, #0
 8002268:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d101      	bne.n	8002278 <HAL_DMA_Start_IT+0x20>
 8002274:	2302      	movs	r3, #2
 8002276:	e04a      	b.n	800230e <HAL_DMA_Start_IT+0xb6>
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002286:	2b01      	cmp	r3, #1
 8002288:	d13a      	bne.n	8002300 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2202      	movs	r2, #2
 800228e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2200      	movs	r2, #0
 8002296:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0201 	bic.w	r2, r2, #1
 80022a6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	68b9      	ldr	r1, [r7, #8]
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 f9e8 	bl	8002684 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d008      	beq.n	80022ce <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f042 020e 	orr.w	r2, r2, #14
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	e00f      	b.n	80022ee <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0204 	bic.w	r2, r2, #4
 80022dc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f042 020a 	orr.w	r2, r2, #10
 80022ec:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f042 0201 	orr.w	r2, r2, #1
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	e005      	b.n	800230c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002308:	2302      	movs	r3, #2
 800230a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800230c:	7dfb      	ldrb	r3, [r7, #23]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002328:	2b02      	cmp	r3, #2
 800232a:	d008      	beq.n	800233e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2204      	movs	r2, #4
 8002330:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e020      	b.n	8002380 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 020e 	bic.w	r2, r2, #14
 800234c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f022 0201 	bic.w	r2, r2, #1
 800235c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002366:	2101      	movs	r1, #1
 8002368:	fa01 f202 	lsl.w	r2, r1, r2
 800236c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800237e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
	...

0800238c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002394:	2300      	movs	r3, #0
 8002396:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d005      	beq.n	80023ae <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2204      	movs	r2, #4
 80023a6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	73fb      	strb	r3, [r7, #15]
 80023ac:	e051      	b.n	8002452 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 020e 	bic.w	r2, r2, #14
 80023bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0201 	bic.w	r2, r2, #1
 80023cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a22      	ldr	r2, [pc, #136]	; (800245c <HAL_DMA_Abort_IT+0xd0>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d029      	beq.n	800242c <HAL_DMA_Abort_IT+0xa0>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a20      	ldr	r2, [pc, #128]	; (8002460 <HAL_DMA_Abort_IT+0xd4>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d022      	beq.n	8002428 <HAL_DMA_Abort_IT+0x9c>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a1f      	ldr	r2, [pc, #124]	; (8002464 <HAL_DMA_Abort_IT+0xd8>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d01a      	beq.n	8002422 <HAL_DMA_Abort_IT+0x96>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a1d      	ldr	r2, [pc, #116]	; (8002468 <HAL_DMA_Abort_IT+0xdc>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d012      	beq.n	800241c <HAL_DMA_Abort_IT+0x90>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a1c      	ldr	r2, [pc, #112]	; (800246c <HAL_DMA_Abort_IT+0xe0>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d00a      	beq.n	8002416 <HAL_DMA_Abort_IT+0x8a>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a1a      	ldr	r2, [pc, #104]	; (8002470 <HAL_DMA_Abort_IT+0xe4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d102      	bne.n	8002410 <HAL_DMA_Abort_IT+0x84>
 800240a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800240e:	e00e      	b.n	800242e <HAL_DMA_Abort_IT+0xa2>
 8002410:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002414:	e00b      	b.n	800242e <HAL_DMA_Abort_IT+0xa2>
 8002416:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800241a:	e008      	b.n	800242e <HAL_DMA_Abort_IT+0xa2>
 800241c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002420:	e005      	b.n	800242e <HAL_DMA_Abort_IT+0xa2>
 8002422:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002426:	e002      	b.n	800242e <HAL_DMA_Abort_IT+0xa2>
 8002428:	2310      	movs	r3, #16
 800242a:	e000      	b.n	800242e <HAL_DMA_Abort_IT+0xa2>
 800242c:	2301      	movs	r3, #1
 800242e:	4a11      	ldr	r2, [pc, #68]	; (8002474 <HAL_DMA_Abort_IT+0xe8>)
 8002430:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	4798      	blx	r3
    } 
  }
  return status;
 8002452:	7bfb      	ldrb	r3, [r7, #15]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40020008 	.word	0x40020008
 8002460:	4002001c 	.word	0x4002001c
 8002464:	40020030 	.word	0x40020030
 8002468:	40020044 	.word	0x40020044
 800246c:	40020058 	.word	0x40020058
 8002470:	4002006c 	.word	0x4002006c
 8002474:	40020000 	.word	0x40020000

08002478 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002494:	2204      	movs	r2, #4
 8002496:	409a      	lsls	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4013      	ands	r3, r2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d04f      	beq.n	8002540 <HAL_DMA_IRQHandler+0xc8>
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	f003 0304 	and.w	r3, r3, #4
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d04a      	beq.n	8002540 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0320 	and.w	r3, r3, #32
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d107      	bne.n	80024c8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 0204 	bic.w	r2, r2, #4
 80024c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a66      	ldr	r2, [pc, #408]	; (8002668 <HAL_DMA_IRQHandler+0x1f0>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d029      	beq.n	8002526 <HAL_DMA_IRQHandler+0xae>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a65      	ldr	r2, [pc, #404]	; (800266c <HAL_DMA_IRQHandler+0x1f4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d022      	beq.n	8002522 <HAL_DMA_IRQHandler+0xaa>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a63      	ldr	r2, [pc, #396]	; (8002670 <HAL_DMA_IRQHandler+0x1f8>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d01a      	beq.n	800251c <HAL_DMA_IRQHandler+0xa4>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a62      	ldr	r2, [pc, #392]	; (8002674 <HAL_DMA_IRQHandler+0x1fc>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d012      	beq.n	8002516 <HAL_DMA_IRQHandler+0x9e>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a60      	ldr	r2, [pc, #384]	; (8002678 <HAL_DMA_IRQHandler+0x200>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00a      	beq.n	8002510 <HAL_DMA_IRQHandler+0x98>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a5f      	ldr	r2, [pc, #380]	; (800267c <HAL_DMA_IRQHandler+0x204>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d102      	bne.n	800250a <HAL_DMA_IRQHandler+0x92>
 8002504:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002508:	e00e      	b.n	8002528 <HAL_DMA_IRQHandler+0xb0>
 800250a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800250e:	e00b      	b.n	8002528 <HAL_DMA_IRQHandler+0xb0>
 8002510:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002514:	e008      	b.n	8002528 <HAL_DMA_IRQHandler+0xb0>
 8002516:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800251a:	e005      	b.n	8002528 <HAL_DMA_IRQHandler+0xb0>
 800251c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002520:	e002      	b.n	8002528 <HAL_DMA_IRQHandler+0xb0>
 8002522:	2340      	movs	r3, #64	; 0x40
 8002524:	e000      	b.n	8002528 <HAL_DMA_IRQHandler+0xb0>
 8002526:	2304      	movs	r3, #4
 8002528:	4a55      	ldr	r2, [pc, #340]	; (8002680 <HAL_DMA_IRQHandler+0x208>)
 800252a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	2b00      	cmp	r3, #0
 8002532:	f000 8094 	beq.w	800265e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800253e:	e08e      	b.n	800265e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	2202      	movs	r2, #2
 8002546:	409a      	lsls	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4013      	ands	r3, r2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d056      	beq.n	80025fe <HAL_DMA_IRQHandler+0x186>
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d051      	beq.n	80025fe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0320 	and.w	r3, r3, #32
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10b      	bne.n	8002580 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 020a 	bic.w	r2, r2, #10
 8002576:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a38      	ldr	r2, [pc, #224]	; (8002668 <HAL_DMA_IRQHandler+0x1f0>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d029      	beq.n	80025de <HAL_DMA_IRQHandler+0x166>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a37      	ldr	r2, [pc, #220]	; (800266c <HAL_DMA_IRQHandler+0x1f4>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d022      	beq.n	80025da <HAL_DMA_IRQHandler+0x162>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a35      	ldr	r2, [pc, #212]	; (8002670 <HAL_DMA_IRQHandler+0x1f8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d01a      	beq.n	80025d4 <HAL_DMA_IRQHandler+0x15c>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a34      	ldr	r2, [pc, #208]	; (8002674 <HAL_DMA_IRQHandler+0x1fc>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d012      	beq.n	80025ce <HAL_DMA_IRQHandler+0x156>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a32      	ldr	r2, [pc, #200]	; (8002678 <HAL_DMA_IRQHandler+0x200>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d00a      	beq.n	80025c8 <HAL_DMA_IRQHandler+0x150>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a31      	ldr	r2, [pc, #196]	; (800267c <HAL_DMA_IRQHandler+0x204>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d102      	bne.n	80025c2 <HAL_DMA_IRQHandler+0x14a>
 80025bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80025c0:	e00e      	b.n	80025e0 <HAL_DMA_IRQHandler+0x168>
 80025c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025c6:	e00b      	b.n	80025e0 <HAL_DMA_IRQHandler+0x168>
 80025c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025cc:	e008      	b.n	80025e0 <HAL_DMA_IRQHandler+0x168>
 80025ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025d2:	e005      	b.n	80025e0 <HAL_DMA_IRQHandler+0x168>
 80025d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025d8:	e002      	b.n	80025e0 <HAL_DMA_IRQHandler+0x168>
 80025da:	2320      	movs	r3, #32
 80025dc:	e000      	b.n	80025e0 <HAL_DMA_IRQHandler+0x168>
 80025de:	2302      	movs	r3, #2
 80025e0:	4a27      	ldr	r2, [pc, #156]	; (8002680 <HAL_DMA_IRQHandler+0x208>)
 80025e2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d034      	beq.n	800265e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025fc:	e02f      	b.n	800265e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	2208      	movs	r2, #8
 8002604:	409a      	lsls	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4013      	ands	r3, r2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d028      	beq.n	8002660 <HAL_DMA_IRQHandler+0x1e8>
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	f003 0308 	and.w	r3, r3, #8
 8002614:	2b00      	cmp	r3, #0
 8002616:	d023      	beq.n	8002660 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 020e 	bic.w	r2, r2, #14
 8002626:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002630:	2101      	movs	r1, #1
 8002632:	fa01 f202 	lsl.w	r2, r1, r2
 8002636:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	2b00      	cmp	r3, #0
 8002654:	d004      	beq.n	8002660 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	4798      	blx	r3
    }
  }
  return;
 800265e:	bf00      	nop
 8002660:	bf00      	nop
}
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40020008 	.word	0x40020008
 800266c:	4002001c 	.word	0x4002001c
 8002670:	40020030 	.word	0x40020030
 8002674:	40020044 	.word	0x40020044
 8002678:	40020058 	.word	0x40020058
 800267c:	4002006c 	.word	0x4002006c
 8002680:	40020000 	.word	0x40020000

08002684 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
 8002690:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800269a:	2101      	movs	r1, #1
 800269c:	fa01 f202 	lsl.w	r2, r1, r2
 80026a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b10      	cmp	r3, #16
 80026b0:	d108      	bne.n	80026c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80026c2:	e007      	b.n	80026d4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	60da      	str	r2, [r3, #12]
}
 80026d4:	bf00      	nop
 80026d6:	3714      	adds	r7, #20
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc80      	pop	{r7}
 80026dc:	4770      	bx	lr
	...

080026e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b08b      	sub	sp, #44	; 0x2c
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026ea:	2300      	movs	r3, #0
 80026ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026ee:	2300      	movs	r3, #0
 80026f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026f2:	e127      	b.n	8002944 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026f4:	2201      	movs	r2, #1
 80026f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	69fa      	ldr	r2, [r7, #28]
 8002704:	4013      	ands	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	429a      	cmp	r2, r3
 800270e:	f040 8116 	bne.w	800293e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b12      	cmp	r3, #18
 8002718:	d034      	beq.n	8002784 <HAL_GPIO_Init+0xa4>
 800271a:	2b12      	cmp	r3, #18
 800271c:	d80d      	bhi.n	800273a <HAL_GPIO_Init+0x5a>
 800271e:	2b02      	cmp	r3, #2
 8002720:	d02b      	beq.n	800277a <HAL_GPIO_Init+0x9a>
 8002722:	2b02      	cmp	r3, #2
 8002724:	d804      	bhi.n	8002730 <HAL_GPIO_Init+0x50>
 8002726:	2b00      	cmp	r3, #0
 8002728:	d031      	beq.n	800278e <HAL_GPIO_Init+0xae>
 800272a:	2b01      	cmp	r3, #1
 800272c:	d01c      	beq.n	8002768 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800272e:	e048      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002730:	2b03      	cmp	r3, #3
 8002732:	d043      	beq.n	80027bc <HAL_GPIO_Init+0xdc>
 8002734:	2b11      	cmp	r3, #17
 8002736:	d01b      	beq.n	8002770 <HAL_GPIO_Init+0x90>
          break;
 8002738:	e043      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800273a:	4a89      	ldr	r2, [pc, #548]	; (8002960 <HAL_GPIO_Init+0x280>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d026      	beq.n	800278e <HAL_GPIO_Init+0xae>
 8002740:	4a87      	ldr	r2, [pc, #540]	; (8002960 <HAL_GPIO_Init+0x280>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d806      	bhi.n	8002754 <HAL_GPIO_Init+0x74>
 8002746:	4a87      	ldr	r2, [pc, #540]	; (8002964 <HAL_GPIO_Init+0x284>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d020      	beq.n	800278e <HAL_GPIO_Init+0xae>
 800274c:	4a86      	ldr	r2, [pc, #536]	; (8002968 <HAL_GPIO_Init+0x288>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d01d      	beq.n	800278e <HAL_GPIO_Init+0xae>
          break;
 8002752:	e036      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002754:	4a85      	ldr	r2, [pc, #532]	; (800296c <HAL_GPIO_Init+0x28c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d019      	beq.n	800278e <HAL_GPIO_Init+0xae>
 800275a:	4a85      	ldr	r2, [pc, #532]	; (8002970 <HAL_GPIO_Init+0x290>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d016      	beq.n	800278e <HAL_GPIO_Init+0xae>
 8002760:	4a84      	ldr	r2, [pc, #528]	; (8002974 <HAL_GPIO_Init+0x294>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d013      	beq.n	800278e <HAL_GPIO_Init+0xae>
          break;
 8002766:	e02c      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	623b      	str	r3, [r7, #32]
          break;
 800276e:	e028      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	3304      	adds	r3, #4
 8002776:	623b      	str	r3, [r7, #32]
          break;
 8002778:	e023      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	3308      	adds	r3, #8
 8002780:	623b      	str	r3, [r7, #32]
          break;
 8002782:	e01e      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	330c      	adds	r3, #12
 800278a:	623b      	str	r3, [r7, #32]
          break;
 800278c:	e019      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d102      	bne.n	800279c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002796:	2304      	movs	r3, #4
 8002798:	623b      	str	r3, [r7, #32]
          break;
 800279a:	e012      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d105      	bne.n	80027b0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027a4:	2308      	movs	r3, #8
 80027a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69fa      	ldr	r2, [r7, #28]
 80027ac:	611a      	str	r2, [r3, #16]
          break;
 80027ae:	e008      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027b0:	2308      	movs	r3, #8
 80027b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69fa      	ldr	r2, [r7, #28]
 80027b8:	615a      	str	r2, [r3, #20]
          break;
 80027ba:	e002      	b.n	80027c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027bc:	2300      	movs	r3, #0
 80027be:	623b      	str	r3, [r7, #32]
          break;
 80027c0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	2bff      	cmp	r3, #255	; 0xff
 80027c6:	d801      	bhi.n	80027cc <HAL_GPIO_Init+0xec>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	e001      	b.n	80027d0 <HAL_GPIO_Init+0xf0>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3304      	adds	r3, #4
 80027d0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	2bff      	cmp	r3, #255	; 0xff
 80027d6:	d802      	bhi.n	80027de <HAL_GPIO_Init+0xfe>
 80027d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	e002      	b.n	80027e4 <HAL_GPIO_Init+0x104>
 80027de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e0:	3b08      	subs	r3, #8
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	210f      	movs	r1, #15
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	fa01 f303 	lsl.w	r3, r1, r3
 80027f2:	43db      	mvns	r3, r3
 80027f4:	401a      	ands	r2, r3
 80027f6:	6a39      	ldr	r1, [r7, #32]
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	fa01 f303 	lsl.w	r3, r1, r3
 80027fe:	431a      	orrs	r2, r3
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 8096 	beq.w	800293e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002812:	4b59      	ldr	r3, [pc, #356]	; (8002978 <HAL_GPIO_Init+0x298>)
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	4a58      	ldr	r2, [pc, #352]	; (8002978 <HAL_GPIO_Init+0x298>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6193      	str	r3, [r2, #24]
 800281e:	4b56      	ldr	r3, [pc, #344]	; (8002978 <HAL_GPIO_Init+0x298>)
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	60bb      	str	r3, [r7, #8]
 8002828:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800282a:	4a54      	ldr	r2, [pc, #336]	; (800297c <HAL_GPIO_Init+0x29c>)
 800282c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282e:	089b      	lsrs	r3, r3, #2
 8002830:	3302      	adds	r3, #2
 8002832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002836:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283a:	f003 0303 	and.w	r3, r3, #3
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	220f      	movs	r2, #15
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43db      	mvns	r3, r3
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	4013      	ands	r3, r2
 800284c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a4b      	ldr	r2, [pc, #300]	; (8002980 <HAL_GPIO_Init+0x2a0>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d013      	beq.n	800287e <HAL_GPIO_Init+0x19e>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a4a      	ldr	r2, [pc, #296]	; (8002984 <HAL_GPIO_Init+0x2a4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d00d      	beq.n	800287a <HAL_GPIO_Init+0x19a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a49      	ldr	r2, [pc, #292]	; (8002988 <HAL_GPIO_Init+0x2a8>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d007      	beq.n	8002876 <HAL_GPIO_Init+0x196>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a48      	ldr	r2, [pc, #288]	; (800298c <HAL_GPIO_Init+0x2ac>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d101      	bne.n	8002872 <HAL_GPIO_Init+0x192>
 800286e:	2303      	movs	r3, #3
 8002870:	e006      	b.n	8002880 <HAL_GPIO_Init+0x1a0>
 8002872:	2304      	movs	r3, #4
 8002874:	e004      	b.n	8002880 <HAL_GPIO_Init+0x1a0>
 8002876:	2302      	movs	r3, #2
 8002878:	e002      	b.n	8002880 <HAL_GPIO_Init+0x1a0>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <HAL_GPIO_Init+0x1a0>
 800287e:	2300      	movs	r3, #0
 8002880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002882:	f002 0203 	and.w	r2, r2, #3
 8002886:	0092      	lsls	r2, r2, #2
 8002888:	4093      	lsls	r3, r2
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002890:	493a      	ldr	r1, [pc, #232]	; (800297c <HAL_GPIO_Init+0x29c>)
 8002892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002894:	089b      	lsrs	r3, r3, #2
 8002896:	3302      	adds	r3, #2
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d006      	beq.n	80028b8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028aa:	4b39      	ldr	r3, [pc, #228]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	4938      	ldr	r1, [pc, #224]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	600b      	str	r3, [r1, #0]
 80028b6:	e006      	b.n	80028c6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028b8:	4b35      	ldr	r3, [pc, #212]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	43db      	mvns	r3, r3
 80028c0:	4933      	ldr	r1, [pc, #204]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d006      	beq.n	80028e0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028d2:	4b2f      	ldr	r3, [pc, #188]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	492e      	ldr	r1, [pc, #184]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
 80028de:	e006      	b.n	80028ee <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028e0:	4b2b      	ldr	r3, [pc, #172]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	43db      	mvns	r3, r3
 80028e8:	4929      	ldr	r1, [pc, #164]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d006      	beq.n	8002908 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028fa:	4b25      	ldr	r3, [pc, #148]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	4924      	ldr	r1, [pc, #144]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	4313      	orrs	r3, r2
 8002904:	608b      	str	r3, [r1, #8]
 8002906:	e006      	b.n	8002916 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002908:	4b21      	ldr	r3, [pc, #132]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	43db      	mvns	r3, r3
 8002910:	491f      	ldr	r1, [pc, #124]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 8002912:	4013      	ands	r3, r2
 8002914:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d006      	beq.n	8002930 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002922:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	491a      	ldr	r1, [pc, #104]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	4313      	orrs	r3, r2
 800292c:	60cb      	str	r3, [r1, #12]
 800292e:	e006      	b.n	800293e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002930:	4b17      	ldr	r3, [pc, #92]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	43db      	mvns	r3, r3
 8002938:	4915      	ldr	r1, [pc, #84]	; (8002990 <HAL_GPIO_Init+0x2b0>)
 800293a:	4013      	ands	r3, r2
 800293c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	3301      	adds	r3, #1
 8002942:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	fa22 f303 	lsr.w	r3, r2, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	f47f aed0 	bne.w	80026f4 <HAL_GPIO_Init+0x14>
  }
}
 8002954:	bf00      	nop
 8002956:	372c      	adds	r7, #44	; 0x2c
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	10210000 	.word	0x10210000
 8002964:	10110000 	.word	0x10110000
 8002968:	10120000 	.word	0x10120000
 800296c:	10310000 	.word	0x10310000
 8002970:	10320000 	.word	0x10320000
 8002974:	10220000 	.word	0x10220000
 8002978:	40021000 	.word	0x40021000
 800297c:	40010000 	.word	0x40010000
 8002980:	40010800 	.word	0x40010800
 8002984:	40010c00 	.word	0x40010c00
 8002988:	40011000 	.word	0x40011000
 800298c:	40011400 	.word	0x40011400
 8002990:	40010400 	.word	0x40010400

08002994 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e26c      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 8087 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029b4:	4b92      	ldr	r3, [pc, #584]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 030c 	and.w	r3, r3, #12
 80029bc:	2b04      	cmp	r3, #4
 80029be:	d00c      	beq.n	80029da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029c0:	4b8f      	ldr	r3, [pc, #572]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 030c 	and.w	r3, r3, #12
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d112      	bne.n	80029f2 <HAL_RCC_OscConfig+0x5e>
 80029cc:	4b8c      	ldr	r3, [pc, #560]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029d8:	d10b      	bne.n	80029f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029da:	4b89      	ldr	r3, [pc, #548]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d06c      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x12c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d168      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e246      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029fa:	d106      	bne.n	8002a0a <HAL_RCC_OscConfig+0x76>
 80029fc:	4b80      	ldr	r3, [pc, #512]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a7f      	ldr	r2, [pc, #508]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a06:	6013      	str	r3, [r2, #0]
 8002a08:	e02e      	b.n	8002a68 <HAL_RCC_OscConfig+0xd4>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10c      	bne.n	8002a2c <HAL_RCC_OscConfig+0x98>
 8002a12:	4b7b      	ldr	r3, [pc, #492]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a7a      	ldr	r2, [pc, #488]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	4b78      	ldr	r3, [pc, #480]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a77      	ldr	r2, [pc, #476]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e01d      	b.n	8002a68 <HAL_RCC_OscConfig+0xd4>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a34:	d10c      	bne.n	8002a50 <HAL_RCC_OscConfig+0xbc>
 8002a36:	4b72      	ldr	r3, [pc, #456]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a71      	ldr	r2, [pc, #452]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a40:	6013      	str	r3, [r2, #0]
 8002a42:	4b6f      	ldr	r3, [pc, #444]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a6e      	ldr	r2, [pc, #440]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	e00b      	b.n	8002a68 <HAL_RCC_OscConfig+0xd4>
 8002a50:	4b6b      	ldr	r3, [pc, #428]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a6a      	ldr	r2, [pc, #424]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	4b68      	ldr	r3, [pc, #416]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a67      	ldr	r2, [pc, #412]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d013      	beq.n	8002a98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a70:	f7fe fd82 	bl	8001578 <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a78:	f7fe fd7e 	bl	8001578 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b64      	cmp	r3, #100	; 0x64
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e1fa      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8a:	4b5d      	ldr	r3, [pc, #372]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0xe4>
 8002a96:	e014      	b.n	8002ac2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a98:	f7fe fd6e 	bl	8001578 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa0:	f7fe fd6a 	bl	8001578 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b64      	cmp	r3, #100	; 0x64
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e1e6      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab2:	4b53      	ldr	r3, [pc, #332]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x10c>
 8002abe:	e000      	b.n	8002ac2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d063      	beq.n	8002b96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ace:	4b4c      	ldr	r3, [pc, #304]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f003 030c 	and.w	r3, r3, #12
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00b      	beq.n	8002af2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ada:	4b49      	ldr	r3, [pc, #292]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b08      	cmp	r3, #8
 8002ae4:	d11c      	bne.n	8002b20 <HAL_RCC_OscConfig+0x18c>
 8002ae6:	4b46      	ldr	r3, [pc, #280]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d116      	bne.n	8002b20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002af2:	4b43      	ldr	r3, [pc, #268]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d005      	beq.n	8002b0a <HAL_RCC_OscConfig+0x176>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d001      	beq.n	8002b0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e1ba      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b0a:	4b3d      	ldr	r3, [pc, #244]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	4939      	ldr	r1, [pc, #228]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1e:	e03a      	b.n	8002b96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d020      	beq.n	8002b6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b28:	4b36      	ldr	r3, [pc, #216]	; (8002c04 <HAL_RCC_OscConfig+0x270>)
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2e:	f7fe fd23 	bl	8001578 <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b36:	f7fe fd1f 	bl	8001578 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e19b      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b48:	4b2d      	ldr	r3, [pc, #180]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0f0      	beq.n	8002b36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b54:	4b2a      	ldr	r3, [pc, #168]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4927      	ldr	r1, [pc, #156]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	600b      	str	r3, [r1, #0]
 8002b68:	e015      	b.n	8002b96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b6a:	4b26      	ldr	r3, [pc, #152]	; (8002c04 <HAL_RCC_OscConfig+0x270>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7fe fd02 	bl	8001578 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b78:	f7fe fcfe 	bl	8001578 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e17a      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b8a:	4b1d      	ldr	r3, [pc, #116]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d03a      	beq.n	8002c18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d019      	beq.n	8002bde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002baa:	4b17      	ldr	r3, [pc, #92]	; (8002c08 <HAL_RCC_OscConfig+0x274>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb0:	f7fe fce2 	bl	8001578 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb8:	f7fe fcde 	bl	8001578 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e15a      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bca:	4b0d      	ldr	r3, [pc, #52]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0f0      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	f000 fada 	bl	8003190 <RCC_Delay>
 8002bdc:	e01c      	b.n	8002c18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bde:	4b0a      	ldr	r3, [pc, #40]	; (8002c08 <HAL_RCC_OscConfig+0x274>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be4:	f7fe fcc8 	bl	8001578 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bea:	e00f      	b.n	8002c0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bec:	f7fe fcc4 	bl	8001578 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d908      	bls.n	8002c0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e140      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000
 8002c04:	42420000 	.word	0x42420000
 8002c08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0c:	4b9e      	ldr	r3, [pc, #632]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1e9      	bne.n	8002bec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f000 80a6 	beq.w	8002d72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c2a:	4b97      	ldr	r3, [pc, #604]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10d      	bne.n	8002c52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	4b94      	ldr	r3, [pc, #592]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	4a93      	ldr	r2, [pc, #588]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c40:	61d3      	str	r3, [r2, #28]
 8002c42:	4b91      	ldr	r3, [pc, #580]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c52:	4b8e      	ldr	r3, [pc, #568]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d118      	bne.n	8002c90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c5e:	4b8b      	ldr	r3, [pc, #556]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a8a      	ldr	r2, [pc, #552]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c6a:	f7fe fc85 	bl	8001578 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c72:	f7fe fc81 	bl	8001578 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b64      	cmp	r3, #100	; 0x64
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e0fd      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c84:	4b81      	ldr	r3, [pc, #516]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d106      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x312>
 8002c98:	4b7b      	ldr	r3, [pc, #492]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	4a7a      	ldr	r2, [pc, #488]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6213      	str	r3, [r2, #32]
 8002ca4:	e02d      	b.n	8002d02 <HAL_RCC_OscConfig+0x36e>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10c      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x334>
 8002cae:	4b76      	ldr	r3, [pc, #472]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	4a75      	ldr	r2, [pc, #468]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cb4:	f023 0301 	bic.w	r3, r3, #1
 8002cb8:	6213      	str	r3, [r2, #32]
 8002cba:	4b73      	ldr	r3, [pc, #460]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	4a72      	ldr	r2, [pc, #456]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cc0:	f023 0304 	bic.w	r3, r3, #4
 8002cc4:	6213      	str	r3, [r2, #32]
 8002cc6:	e01c      	b.n	8002d02 <HAL_RCC_OscConfig+0x36e>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	2b05      	cmp	r3, #5
 8002cce:	d10c      	bne.n	8002cea <HAL_RCC_OscConfig+0x356>
 8002cd0:	4b6d      	ldr	r3, [pc, #436]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	4a6c      	ldr	r2, [pc, #432]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	6213      	str	r3, [r2, #32]
 8002cdc:	4b6a      	ldr	r3, [pc, #424]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4a69      	ldr	r2, [pc, #420]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	e00b      	b.n	8002d02 <HAL_RCC_OscConfig+0x36e>
 8002cea:	4b67      	ldr	r3, [pc, #412]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cec:	6a1b      	ldr	r3, [r3, #32]
 8002cee:	4a66      	ldr	r2, [pc, #408]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	6213      	str	r3, [r2, #32]
 8002cf6:	4b64      	ldr	r3, [pc, #400]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cf8:	6a1b      	ldr	r3, [r3, #32]
 8002cfa:	4a63      	ldr	r2, [pc, #396]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cfc:	f023 0304 	bic.w	r3, r3, #4
 8002d00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d015      	beq.n	8002d36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0a:	f7fe fc35 	bl	8001578 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d10:	e00a      	b.n	8002d28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d12:	f7fe fc31 	bl	8001578 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e0ab      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d28:	4b57      	ldr	r3, [pc, #348]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0ee      	beq.n	8002d12 <HAL_RCC_OscConfig+0x37e>
 8002d34:	e014      	b.n	8002d60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d36:	f7fe fc1f 	bl	8001578 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3c:	e00a      	b.n	8002d54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d3e:	f7fe fc1b 	bl	8001578 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e095      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d54:	4b4c      	ldr	r3, [pc, #304]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1ee      	bne.n	8002d3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d105      	bne.n	8002d72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d66:	4b48      	ldr	r3, [pc, #288]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	4a47      	ldr	r2, [pc, #284]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 8081 	beq.w	8002e7e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d7c:	4b42      	ldr	r3, [pc, #264]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 030c 	and.w	r3, r3, #12
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d061      	beq.n	8002e4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d146      	bne.n	8002e1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d90:	4b3f      	ldr	r3, [pc, #252]	; (8002e90 <HAL_RCC_OscConfig+0x4fc>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d96:	f7fe fbef 	bl	8001578 <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9e:	f7fe fbeb 	bl	8001578 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e067      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002db0:	4b35      	ldr	r3, [pc, #212]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1f0      	bne.n	8002d9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc4:	d108      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002dc6:	4b30      	ldr	r3, [pc, #192]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	492d      	ldr	r1, [pc, #180]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dd8:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a19      	ldr	r1, [r3, #32]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de8:	430b      	orrs	r3, r1
 8002dea:	4927      	ldr	r1, [pc, #156]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df0:	4b27      	ldr	r3, [pc, #156]	; (8002e90 <HAL_RCC_OscConfig+0x4fc>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df6:	f7fe fbbf 	bl	8001578 <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dfe:	f7fe fbbb 	bl	8001578 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e037      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e10:	4b1d      	ldr	r3, [pc, #116]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCC_OscConfig+0x46a>
 8002e1c:	e02f      	b.n	8002e7e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <HAL_RCC_OscConfig+0x4fc>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e24:	f7fe fba8 	bl	8001578 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2c:	f7fe fba4 	bl	8001578 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e020      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e3e:	4b12      	ldr	r3, [pc, #72]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f0      	bne.n	8002e2c <HAL_RCC_OscConfig+0x498>
 8002e4a:	e018      	b.n	8002e7e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69db      	ldr	r3, [r3, #28]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e013      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e58:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d106      	bne.n	8002e7a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d001      	beq.n	8002e7e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3718      	adds	r7, #24
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	40007000 	.word	0x40007000
 8002e90:	42420060 	.word	0x42420060

08002e94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d101      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e0d0      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ea8:	4b6a      	ldr	r3, [pc, #424]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d910      	bls.n	8002ed8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb6:	4b67      	ldr	r3, [pc, #412]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 0207 	bic.w	r2, r3, #7
 8002ebe:	4965      	ldr	r1, [pc, #404]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec6:	4b63      	ldr	r3, [pc, #396]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e0b8      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d020      	beq.n	8002f26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef0:	4b59      	ldr	r3, [pc, #356]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	4a58      	ldr	r2, [pc, #352]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002efa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d005      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f08:	4b53      	ldr	r3, [pc, #332]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	4a52      	ldr	r2, [pc, #328]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f14:	4b50      	ldr	r3, [pc, #320]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	494d      	ldr	r1, [pc, #308]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d040      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d107      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3a:	4b47      	ldr	r3, [pc, #284]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d115      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e07f      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d107      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f52:	4b41      	ldr	r3, [pc, #260]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d109      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e073      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f62:	4b3d      	ldr	r3, [pc, #244]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e06b      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f72:	4b39      	ldr	r3, [pc, #228]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f023 0203 	bic.w	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4936      	ldr	r1, [pc, #216]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f84:	f7fe faf8 	bl	8001578 <HAL_GetTick>
 8002f88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f8a:	e00a      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f8c:	f7fe faf4 	bl	8001578 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e053      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa2:	4b2d      	ldr	r3, [pc, #180]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f003 020c 	and.w	r2, r3, #12
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d1eb      	bne.n	8002f8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fb4:	4b27      	ldr	r3, [pc, #156]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d210      	bcs.n	8002fe4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc2:	4b24      	ldr	r3, [pc, #144]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f023 0207 	bic.w	r2, r3, #7
 8002fca:	4922      	ldr	r1, [pc, #136]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd2:	4b20      	ldr	r3, [pc, #128]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d001      	beq.n	8002fe4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e032      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff0:	4b19      	ldr	r3, [pc, #100]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	4916      	ldr	r1, [pc, #88]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800300e:	4b12      	ldr	r3, [pc, #72]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	490e      	ldr	r1, [pc, #56]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 800301e:	4313      	orrs	r3, r2
 8003020:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003022:	f000 f821 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8003026:	4601      	mov	r1, r0
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	4a0a      	ldr	r2, [pc, #40]	; (800305c <HAL_RCC_ClockConfig+0x1c8>)
 8003034:	5cd3      	ldrb	r3, [r2, r3]
 8003036:	fa21 f303 	lsr.w	r3, r1, r3
 800303a:	4a09      	ldr	r2, [pc, #36]	; (8003060 <HAL_RCC_ClockConfig+0x1cc>)
 800303c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800303e:	4b09      	ldr	r3, [pc, #36]	; (8003064 <HAL_RCC_ClockConfig+0x1d0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7fe fa56 	bl	80014f4 <HAL_InitTick>

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40022000 	.word	0x40022000
 8003058:	40021000 	.word	0x40021000
 800305c:	080076d4 	.word	0x080076d4
 8003060:	20000000 	.word	0x20000000
 8003064:	20000004 	.word	0x20000004

08003068 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003068:	b490      	push	{r4, r7}
 800306a:	b08a      	sub	sp, #40	; 0x28
 800306c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800306e:	4b2a      	ldr	r3, [pc, #168]	; (8003118 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003070:	1d3c      	adds	r4, r7, #4
 8003072:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003074:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003078:	4b28      	ldr	r3, [pc, #160]	; (800311c <HAL_RCC_GetSysClockFreq+0xb4>)
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
 8003082:	2300      	movs	r3, #0
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	2300      	movs	r3, #0
 8003088:	627b      	str	r3, [r7, #36]	; 0x24
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800308e:	2300      	movs	r3, #0
 8003090:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003092:	4b23      	ldr	r3, [pc, #140]	; (8003120 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f003 030c 	and.w	r3, r3, #12
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d002      	beq.n	80030a8 <HAL_RCC_GetSysClockFreq+0x40>
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d003      	beq.n	80030ae <HAL_RCC_GetSysClockFreq+0x46>
 80030a6:	e02d      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030a8:	4b1e      	ldr	r3, [pc, #120]	; (8003124 <HAL_RCC_GetSysClockFreq+0xbc>)
 80030aa:	623b      	str	r3, [r7, #32]
      break;
 80030ac:	e02d      	b.n	800310a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	0c9b      	lsrs	r3, r3, #18
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030ba:	4413      	add	r3, r2
 80030bc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80030c0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d013      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030cc:	4b14      	ldr	r3, [pc, #80]	; (8003120 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	0c5b      	lsrs	r3, r3, #17
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030da:	4413      	add	r3, r2
 80030dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80030e0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	4a0f      	ldr	r2, [pc, #60]	; (8003124 <HAL_RCC_GetSysClockFreq+0xbc>)
 80030e6:	fb02 f203 	mul.w	r2, r2, r3
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	627b      	str	r3, [r7, #36]	; 0x24
 80030f2:	e004      	b.n	80030fe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	4a0c      	ldr	r2, [pc, #48]	; (8003128 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030f8:	fb02 f303 	mul.w	r3, r2, r3
 80030fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80030fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003100:	623b      	str	r3, [r7, #32]
      break;
 8003102:	e002      	b.n	800310a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003104:	4b07      	ldr	r3, [pc, #28]	; (8003124 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003106:	623b      	str	r3, [r7, #32]
      break;
 8003108:	bf00      	nop
    }
  }
  return sysclockfreq;
 800310a:	6a3b      	ldr	r3, [r7, #32]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3728      	adds	r7, #40	; 0x28
 8003110:	46bd      	mov	sp, r7
 8003112:	bc90      	pop	{r4, r7}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	080076c0 	.word	0x080076c0
 800311c:	080076d0 	.word	0x080076d0
 8003120:	40021000 	.word	0x40021000
 8003124:	007a1200 	.word	0x007a1200
 8003128:	003d0900 	.word	0x003d0900

0800312c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003130:	4b02      	ldr	r3, [pc, #8]	; (800313c <HAL_RCC_GetHCLKFreq+0x10>)
 8003132:	681b      	ldr	r3, [r3, #0]
}
 8003134:	4618      	mov	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	20000000 	.word	0x20000000

08003140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003144:	f7ff fff2 	bl	800312c <HAL_RCC_GetHCLKFreq>
 8003148:	4601      	mov	r1, r0
 800314a:	4b05      	ldr	r3, [pc, #20]	; (8003160 <HAL_RCC_GetPCLK1Freq+0x20>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	0a1b      	lsrs	r3, r3, #8
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	4a03      	ldr	r2, [pc, #12]	; (8003164 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003156:	5cd3      	ldrb	r3, [r2, r3]
 8003158:	fa21 f303 	lsr.w	r3, r1, r3
}
 800315c:	4618      	mov	r0, r3
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40021000 	.word	0x40021000
 8003164:	080076e4 	.word	0x080076e4

08003168 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800316c:	f7ff ffde 	bl	800312c <HAL_RCC_GetHCLKFreq>
 8003170:	4601      	mov	r1, r0
 8003172:	4b05      	ldr	r3, [pc, #20]	; (8003188 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	0adb      	lsrs	r3, r3, #11
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	4a03      	ldr	r2, [pc, #12]	; (800318c <HAL_RCC_GetPCLK2Freq+0x24>)
 800317e:	5cd3      	ldrb	r3, [r2, r3]
 8003180:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003184:	4618      	mov	r0, r3
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40021000 	.word	0x40021000
 800318c:	080076e4 	.word	0x080076e4

08003190 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003198:	4b0a      	ldr	r3, [pc, #40]	; (80031c4 <RCC_Delay+0x34>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a0a      	ldr	r2, [pc, #40]	; (80031c8 <RCC_Delay+0x38>)
 800319e:	fba2 2303 	umull	r2, r3, r2, r3
 80031a2:	0a5b      	lsrs	r3, r3, #9
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	fb02 f303 	mul.w	r3, r2, r3
 80031aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031ac:	bf00      	nop
  }
  while (Delay --);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	1e5a      	subs	r2, r3, #1
 80031b2:	60fa      	str	r2, [r7, #12]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1f9      	bne.n	80031ac <RCC_Delay+0x1c>
}
 80031b8:	bf00      	nop
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	20000000 	.word	0x20000000
 80031c8:	10624dd3 	.word	0x10624dd3

080031cc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d07d      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80031e8:	2300      	movs	r3, #0
 80031ea:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ec:	4b4f      	ldr	r3, [pc, #316]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d10d      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f8:	4b4c      	ldr	r3, [pc, #304]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	4a4b      	ldr	r2, [pc, #300]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003202:	61d3      	str	r3, [r2, #28]
 8003204:	4b49      	ldr	r3, [pc, #292]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003206:	69db      	ldr	r3, [r3, #28]
 8003208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003210:	2301      	movs	r3, #1
 8003212:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003214:	4b46      	ldr	r3, [pc, #280]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321c:	2b00      	cmp	r3, #0
 800321e:	d118      	bne.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003220:	4b43      	ldr	r3, [pc, #268]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a42      	ldr	r2, [pc, #264]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003226:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800322a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322c:	f7fe f9a4 	bl	8001578 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003232:	e008      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003234:	f7fe f9a0 	bl	8001578 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b64      	cmp	r3, #100	; 0x64
 8003240:	d901      	bls.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e06d      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003246:	4b3a      	ldr	r3, [pc, #232]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0f0      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003252:	4b36      	ldr	r3, [pc, #216]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800325a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d02e      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	429a      	cmp	r2, r3
 800326e:	d027      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003270:	4b2e      	ldr	r3, [pc, #184]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003278:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800327a:	4b2e      	ldr	r3, [pc, #184]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800327c:	2201      	movs	r2, #1
 800327e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003280:	4b2c      	ldr	r3, [pc, #176]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003286:	4a29      	ldr	r2, [pc, #164]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d014      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003296:	f7fe f96f 	bl	8001578 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800329c:	e00a      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800329e:	f7fe f96b 	bl	8001578 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e036      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b4:	4b1d      	ldr	r3, [pc, #116]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0ee      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032c0:	4b1a      	ldr	r3, [pc, #104]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	4917      	ldr	r1, [pc, #92]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032d2:	7dfb      	ldrb	r3, [r7, #23]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d105      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d8:	4b14      	ldr	r3, [pc, #80]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	4a13      	ldr	r2, [pc, #76]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d008      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032f0:	4b0e      	ldr	r3, [pc, #56]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	490b      	ldr	r1, [pc, #44]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0310 	and.w	r3, r3, #16
 800330a:	2b00      	cmp	r3, #0
 800330c:	d008      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800330e:	4b07      	ldr	r3, [pc, #28]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	4904      	ldr	r1, [pc, #16]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800331c:	4313      	orrs	r3, r2
 800331e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3718      	adds	r7, #24
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	40021000 	.word	0x40021000
 8003330:	40007000 	.word	0x40007000
 8003334:	42420440 	.word	0x42420440

08003338 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e03f      	b.n	80033ca <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d106      	bne.n	8003364 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7fd ffb6 	bl	80012d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2224      	movs	r2, #36	; 0x24
 8003368:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68da      	ldr	r2, [r3, #12]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800337a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 fb83 	bl	8003a88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	691a      	ldr	r2, [r3, #16]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003390:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	695a      	ldr	r2, [r3, #20]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2220      	movs	r2, #32
 80033bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2220      	movs	r2, #32
 80033c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b08a      	sub	sp, #40	; 0x28
 80033d6:	af02      	add	r7, sp, #8
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	603b      	str	r3, [r7, #0]
 80033de:	4613      	mov	r3, r2
 80033e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b20      	cmp	r3, #32
 80033f0:	d17c      	bne.n	80034ec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <HAL_UART_Transmit+0x2c>
 80033f8:	88fb      	ldrh	r3, [r7, #6]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e075      	b.n	80034ee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003408:	2b01      	cmp	r3, #1
 800340a:	d101      	bne.n	8003410 <HAL_UART_Transmit+0x3e>
 800340c:	2302      	movs	r3, #2
 800340e:	e06e      	b.n	80034ee <HAL_UART_Transmit+0x11c>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2221      	movs	r2, #33	; 0x21
 8003422:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003426:	f7fe f8a7 	bl	8001578 <HAL_GetTick>
 800342a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	88fa      	ldrh	r2, [r7, #6]
 8003430:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	88fa      	ldrh	r2, [r7, #6]
 8003436:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003440:	d108      	bne.n	8003454 <HAL_UART_Transmit+0x82>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d104      	bne.n	8003454 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800344a:	2300      	movs	r3, #0
 800344c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	61bb      	str	r3, [r7, #24]
 8003452:	e003      	b.n	800345c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003458:	2300      	movs	r3, #0
 800345a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003464:	e02a      	b.n	80034bc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2200      	movs	r2, #0
 800346e:	2180      	movs	r1, #128	; 0x80
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 f9a7 	bl	80037c4 <UART_WaitOnFlagUntilTimeout>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e036      	b.n	80034ee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10b      	bne.n	800349e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003494:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	3302      	adds	r3, #2
 800349a:	61bb      	str	r3, [r7, #24]
 800349c:	e007      	b.n	80034ae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	781a      	ldrb	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	3301      	adds	r3, #1
 80034ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1cf      	bne.n	8003466 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	2200      	movs	r2, #0
 80034ce:	2140      	movs	r1, #64	; 0x40
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 f977 	bl	80037c4 <UART_WaitOnFlagUntilTimeout>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e006      	b.n	80034ee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80034e8:	2300      	movs	r3, #0
 80034ea:	e000      	b.n	80034ee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80034ec:	2302      	movs	r3, #2
  }
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3720      	adds	r7, #32
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b085      	sub	sp, #20
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	60f8      	str	r0, [r7, #12]
 80034fe:	60b9      	str	r1, [r7, #8]
 8003500:	4613      	mov	r3, r2
 8003502:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b20      	cmp	r3, #32
 800350e:	d140      	bne.n	8003592 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d002      	beq.n	800351c <HAL_UART_Receive_IT+0x26>
 8003516:	88fb      	ldrh	r3, [r7, #6]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e039      	b.n	8003594 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003526:	2b01      	cmp	r3, #1
 8003528:	d101      	bne.n	800352e <HAL_UART_Receive_IT+0x38>
 800352a:	2302      	movs	r3, #2
 800352c:	e032      	b.n	8003594 <HAL_UART_Receive_IT+0x9e>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	88fa      	ldrh	r2, [r7, #6]
 8003540:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	88fa      	ldrh	r2, [r7, #6]
 8003546:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2200      	movs	r2, #0
 800354c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2222      	movs	r2, #34	; 0x22
 8003552:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68da      	ldr	r2, [r3, #12]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800356c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	695a      	ldr	r2, [r3, #20]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f042 0201 	orr.w	r2, r2, #1
 800357c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68da      	ldr	r2, [r3, #12]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f042 0220 	orr.w	r2, r2, #32
 800358c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800358e:	2300      	movs	r3, #0
 8003590:	e000      	b.n	8003594 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003592:	2302      	movs	r3, #2
  }
}
 8003594:	4618      	mov	r0, r3
 8003596:	3714      	adds	r7, #20
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr
	...

080035a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b088      	sub	sp, #32
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80035c4:	2300      	movs	r3, #0
 80035c6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10d      	bne.n	80035f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <HAL_UART_IRQHandler+0x52>
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f9cc 	bl	8003988 <UART_Receive_IT>
      return;
 80035f0:	e0d1      	b.n	8003796 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80b0 	beq.w	800375a <HAL_UART_IRQHandler+0x1ba>
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b00      	cmp	r3, #0
 8003602:	d105      	bne.n	8003610 <HAL_UART_IRQHandler+0x70>
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 80a5 	beq.w	800375a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00a      	beq.n	8003630 <HAL_UART_IRQHandler+0x90>
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003620:	2b00      	cmp	r3, #0
 8003622:	d005      	beq.n	8003630 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003628:	f043 0201 	orr.w	r2, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_UART_IRQHandler+0xb0>
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003648:	f043 0202 	orr.w	r2, r3, #2
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <HAL_UART_IRQHandler+0xd0>
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d005      	beq.n	8003670 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003668:	f043 0204 	orr.w	r2, r3, #4
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00f      	beq.n	800369a <HAL_UART_IRQHandler+0xfa>
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	f003 0320 	and.w	r3, r3, #32
 8003680:	2b00      	cmp	r3, #0
 8003682:	d104      	bne.n	800368e <HAL_UART_IRQHandler+0xee>
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d005      	beq.n	800369a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003692:	f043 0208 	orr.w	r2, r3, #8
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d078      	beq.n	8003794 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	f003 0320 	and.w	r3, r3, #32
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d007      	beq.n	80036bc <HAL_UART_IRQHandler+0x11c>
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f966 	bl	8003988 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	bf14      	ite	ne
 80036ca:	2301      	movne	r3, #1
 80036cc:	2300      	moveq	r3, #0
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d6:	f003 0308 	and.w	r3, r3, #8
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d102      	bne.n	80036e4 <HAL_UART_IRQHandler+0x144>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d031      	beq.n	8003748 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 f8b7 	bl	8003858 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d023      	beq.n	8003740 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695a      	ldr	r2, [r3, #20]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003706:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800370c:	2b00      	cmp	r3, #0
 800370e:	d013      	beq.n	8003738 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003714:	4a21      	ldr	r2, [pc, #132]	; (800379c <HAL_UART_IRQHandler+0x1fc>)
 8003716:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800371c:	4618      	mov	r0, r3
 800371e:	f7fe fe35 	bl	800238c <HAL_DMA_Abort_IT>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d016      	beq.n	8003756 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800372c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003732:	4610      	mov	r0, r2
 8003734:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003736:	e00e      	b.n	8003756 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f000 f83a 	bl	80037b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800373e:	e00a      	b.n	8003756 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 f836 	bl	80037b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003746:	e006      	b.n	8003756 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 f832 	bl	80037b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003754:	e01e      	b.n	8003794 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003756:	bf00      	nop
    return;
 8003758:	e01c      	b.n	8003794 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003760:	2b00      	cmp	r3, #0
 8003762:	d008      	beq.n	8003776 <HAL_UART_IRQHandler+0x1d6>
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f8a3 	bl	80038ba <UART_Transmit_IT>
    return;
 8003774:	e00f      	b.n	8003796 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00a      	beq.n	8003796 <HAL_UART_IRQHandler+0x1f6>
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003786:	2b00      	cmp	r3, #0
 8003788:	d005      	beq.n	8003796 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f8e4 	bl	8003958 <UART_EndTransmit_IT>
    return;
 8003790:	bf00      	nop
 8003792:	e000      	b.n	8003796 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003794:	bf00      	nop
  }
}
 8003796:	3720      	adds	r7, #32
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	08003893 	.word	0x08003893

080037a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bc80      	pop	{r7}
 80037b0:	4770      	bx	lr

080037b2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b083      	sub	sp, #12
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	603b      	str	r3, [r7, #0]
 80037d0:	4613      	mov	r3, r2
 80037d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037d4:	e02c      	b.n	8003830 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037dc:	d028      	beq.n	8003830 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d007      	beq.n	80037f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80037e4:	f7fd fec8 	bl	8001578 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d21d      	bcs.n	8003830 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003802:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695a      	ldr	r2, [r3, #20]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0201 	bic.w	r2, r2, #1
 8003812:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2220      	movs	r2, #32
 8003818:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2220      	movs	r2, #32
 8003820:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e00f      	b.n	8003850 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	4013      	ands	r3, r2
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	429a      	cmp	r2, r3
 800383e:	bf0c      	ite	eq
 8003840:	2301      	moveq	r3, #1
 8003842:	2300      	movne	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	461a      	mov	r2, r3
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	429a      	cmp	r2, r3
 800384c:	d0c3      	beq.n	80037d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3710      	adds	r7, #16
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800386e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	695a      	ldr	r2, [r3, #20]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0201 	bic.w	r2, r2, #1
 800387e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2220      	movs	r2, #32
 8003884:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	bc80      	pop	{r7}
 8003890:	4770      	bx	lr

08003892 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003892:	b580      	push	{r7, lr}
 8003894:	b084      	sub	sp, #16
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f7ff ff80 	bl	80037b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038b2:	bf00      	nop
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b085      	sub	sp, #20
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b21      	cmp	r3, #33	; 0x21
 80038cc:	d13e      	bne.n	800394c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038d6:	d114      	bne.n	8003902 <UART_Transmit_IT+0x48>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d110      	bne.n	8003902 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	881b      	ldrh	r3, [r3, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a1b      	ldr	r3, [r3, #32]
 80038fa:	1c9a      	adds	r2, r3, #2
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	621a      	str	r2, [r3, #32]
 8003900:	e008      	b.n	8003914 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	1c59      	adds	r1, r3, #1
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6211      	str	r1, [r2, #32]
 800390c:	781a      	ldrb	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29b      	uxth	r3, r3
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	4619      	mov	r1, r3
 8003922:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10f      	bne.n	8003948 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68da      	ldr	r2, [r3, #12]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003936:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68da      	ldr	r2, [r3, #12]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003946:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003948:	2300      	movs	r3, #0
 800394a:	e000      	b.n	800394e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800394c:	2302      	movs	r3, #2
  }
}
 800394e:	4618      	mov	r0, r3
 8003950:	3714      	adds	r7, #20
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr

08003958 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800396e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2220      	movs	r2, #32
 8003974:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f7ff ff11 	bl	80037a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3708      	adds	r7, #8
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b22      	cmp	r3, #34	; 0x22
 800399a:	d170      	bne.n	8003a7e <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a4:	d117      	bne.n	80039d6 <UART_Receive_IT+0x4e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d113      	bne.n	80039d6 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	b29b      	uxth	r3, r3
 80039c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ce:	1c9a      	adds	r2, r3, #2
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28
 80039d4:	e026      	b.n	8003a24 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039da:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80039dc:	2300      	movs	r3, #0
 80039de:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039e8:	d007      	beq.n	80039fa <UART_Receive_IT+0x72>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10a      	bne.n	8003a08 <UART_Receive_IT+0x80>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	e008      	b.n	8003a1a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1e:	1c5a      	adds	r2, r3, #1
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	4619      	mov	r1, r3
 8003a32:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d120      	bne.n	8003a7a <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0220 	bic.w	r2, r2, #32
 8003a46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68da      	ldr	r2, [r3, #12]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0201 	bic.w	r2, r2, #1
 8003a66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f7fd fa31 	bl	8000ed8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e002      	b.n	8003a80 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	e000      	b.n	8003a80 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8003a7e:	2302      	movs	r3, #2
  }
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	689a      	ldr	r2, [r3, #8]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003ac2:	f023 030c 	bic.w	r3, r3, #12
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6812      	ldr	r2, [r2, #0]
 8003aca:	68b9      	ldr	r1, [r7, #8]
 8003acc:	430b      	orrs	r3, r1
 8003ace:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699a      	ldr	r2, [r3, #24]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a2c      	ldr	r2, [pc, #176]	; (8003b9c <UART_SetConfig+0x114>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d103      	bne.n	8003af8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003af0:	f7ff fb3a 	bl	8003168 <HAL_RCC_GetPCLK2Freq>
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	e002      	b.n	8003afe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003af8:	f7ff fb22 	bl	8003140 <HAL_RCC_GetPCLK1Freq>
 8003afc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	4613      	mov	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	009a      	lsls	r2, r3, #2
 8003b08:	441a      	add	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b14:	4a22      	ldr	r2, [pc, #136]	; (8003ba0 <UART_SetConfig+0x118>)
 8003b16:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	0119      	lsls	r1, r3, #4
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	4613      	mov	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	4413      	add	r3, r2
 8003b26:	009a      	lsls	r2, r3, #2
 8003b28:	441a      	add	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b34:	4b1a      	ldr	r3, [pc, #104]	; (8003ba0 <UART_SetConfig+0x118>)
 8003b36:	fba3 0302 	umull	r0, r3, r3, r2
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	2064      	movs	r0, #100	; 0x64
 8003b3e:	fb00 f303 	mul.w	r3, r0, r3
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	3332      	adds	r3, #50	; 0x32
 8003b48:	4a15      	ldr	r2, [pc, #84]	; (8003ba0 <UART_SetConfig+0x118>)
 8003b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4e:	095b      	lsrs	r3, r3, #5
 8003b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b54:	4419      	add	r1, r3
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	4413      	add	r3, r2
 8003b5e:	009a      	lsls	r2, r3, #2
 8003b60:	441a      	add	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ba0 <UART_SetConfig+0x118>)
 8003b6e:	fba3 0302 	umull	r0, r3, r3, r2
 8003b72:	095b      	lsrs	r3, r3, #5
 8003b74:	2064      	movs	r0, #100	; 0x64
 8003b76:	fb00 f303 	mul.w	r3, r0, r3
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	011b      	lsls	r3, r3, #4
 8003b7e:	3332      	adds	r3, #50	; 0x32
 8003b80:	4a07      	ldr	r2, [pc, #28]	; (8003ba0 <UART_SetConfig+0x118>)
 8003b82:	fba2 2303 	umull	r2, r3, r2, r3
 8003b86:	095b      	lsrs	r3, r3, #5
 8003b88:	f003 020f 	and.w	r2, r3, #15
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	440a      	add	r2, r1
 8003b92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b94:	bf00      	nop
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40013800 	.word	0x40013800
 8003ba0:	51eb851f 	.word	0x51eb851f

08003ba4 <__errno>:
 8003ba4:	4b01      	ldr	r3, [pc, #4]	; (8003bac <__errno+0x8>)
 8003ba6:	6818      	ldr	r0, [r3, #0]
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	2000000c 	.word	0x2000000c

08003bb0 <__libc_init_array>:
 8003bb0:	b570      	push	{r4, r5, r6, lr}
 8003bb2:	2500      	movs	r5, #0
 8003bb4:	4e0c      	ldr	r6, [pc, #48]	; (8003be8 <__libc_init_array+0x38>)
 8003bb6:	4c0d      	ldr	r4, [pc, #52]	; (8003bec <__libc_init_array+0x3c>)
 8003bb8:	1ba4      	subs	r4, r4, r6
 8003bba:	10a4      	asrs	r4, r4, #2
 8003bbc:	42a5      	cmp	r5, r4
 8003bbe:	d109      	bne.n	8003bd4 <__libc_init_array+0x24>
 8003bc0:	f003 fd60 	bl	8007684 <_init>
 8003bc4:	2500      	movs	r5, #0
 8003bc6:	4e0a      	ldr	r6, [pc, #40]	; (8003bf0 <__libc_init_array+0x40>)
 8003bc8:	4c0a      	ldr	r4, [pc, #40]	; (8003bf4 <__libc_init_array+0x44>)
 8003bca:	1ba4      	subs	r4, r4, r6
 8003bcc:	10a4      	asrs	r4, r4, #2
 8003bce:	42a5      	cmp	r5, r4
 8003bd0:	d105      	bne.n	8003bde <__libc_init_array+0x2e>
 8003bd2:	bd70      	pop	{r4, r5, r6, pc}
 8003bd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003bd8:	4798      	blx	r3
 8003bda:	3501      	adds	r5, #1
 8003bdc:	e7ee      	b.n	8003bbc <__libc_init_array+0xc>
 8003bde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003be2:	4798      	blx	r3
 8003be4:	3501      	adds	r5, #1
 8003be6:	e7f2      	b.n	8003bce <__libc_init_array+0x1e>
 8003be8:	080079a0 	.word	0x080079a0
 8003bec:	080079a0 	.word	0x080079a0
 8003bf0:	080079a0 	.word	0x080079a0
 8003bf4:	080079a4 	.word	0x080079a4

08003bf8 <memset>:
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4402      	add	r2, r0
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d100      	bne.n	8003c02 <memset+0xa>
 8003c00:	4770      	bx	lr
 8003c02:	f803 1b01 	strb.w	r1, [r3], #1
 8003c06:	e7f9      	b.n	8003bfc <memset+0x4>

08003c08 <__cvt>:
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c0e:	461e      	mov	r6, r3
 8003c10:	bfbb      	ittet	lt
 8003c12:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003c16:	461e      	movlt	r6, r3
 8003c18:	2300      	movge	r3, #0
 8003c1a:	232d      	movlt	r3, #45	; 0x2d
 8003c1c:	b088      	sub	sp, #32
 8003c1e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003c20:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8003c24:	f027 0720 	bic.w	r7, r7, #32
 8003c28:	2f46      	cmp	r7, #70	; 0x46
 8003c2a:	4614      	mov	r4, r2
 8003c2c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003c2e:	700b      	strb	r3, [r1, #0]
 8003c30:	d004      	beq.n	8003c3c <__cvt+0x34>
 8003c32:	2f45      	cmp	r7, #69	; 0x45
 8003c34:	d100      	bne.n	8003c38 <__cvt+0x30>
 8003c36:	3501      	adds	r5, #1
 8003c38:	2302      	movs	r3, #2
 8003c3a:	e000      	b.n	8003c3e <__cvt+0x36>
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	aa07      	add	r2, sp, #28
 8003c40:	9204      	str	r2, [sp, #16]
 8003c42:	aa06      	add	r2, sp, #24
 8003c44:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003c48:	e9cd 3500 	strd	r3, r5, [sp]
 8003c4c:	4622      	mov	r2, r4
 8003c4e:	4633      	mov	r3, r6
 8003c50:	f001 fd7e 	bl	8005750 <_dtoa_r>
 8003c54:	2f47      	cmp	r7, #71	; 0x47
 8003c56:	4680      	mov	r8, r0
 8003c58:	d102      	bne.n	8003c60 <__cvt+0x58>
 8003c5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003c5c:	07db      	lsls	r3, r3, #31
 8003c5e:	d526      	bpl.n	8003cae <__cvt+0xa6>
 8003c60:	2f46      	cmp	r7, #70	; 0x46
 8003c62:	eb08 0905 	add.w	r9, r8, r5
 8003c66:	d111      	bne.n	8003c8c <__cvt+0x84>
 8003c68:	f898 3000 	ldrb.w	r3, [r8]
 8003c6c:	2b30      	cmp	r3, #48	; 0x30
 8003c6e:	d10a      	bne.n	8003c86 <__cvt+0x7e>
 8003c70:	2200      	movs	r2, #0
 8003c72:	2300      	movs	r3, #0
 8003c74:	4620      	mov	r0, r4
 8003c76:	4631      	mov	r1, r6
 8003c78:	f7fc fe96 	bl	80009a8 <__aeabi_dcmpeq>
 8003c7c:	b918      	cbnz	r0, 8003c86 <__cvt+0x7e>
 8003c7e:	f1c5 0501 	rsb	r5, r5, #1
 8003c82:	f8ca 5000 	str.w	r5, [sl]
 8003c86:	f8da 3000 	ldr.w	r3, [sl]
 8003c8a:	4499      	add	r9, r3
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	2300      	movs	r3, #0
 8003c90:	4620      	mov	r0, r4
 8003c92:	4631      	mov	r1, r6
 8003c94:	f7fc fe88 	bl	80009a8 <__aeabi_dcmpeq>
 8003c98:	b938      	cbnz	r0, 8003caa <__cvt+0xa2>
 8003c9a:	2230      	movs	r2, #48	; 0x30
 8003c9c:	9b07      	ldr	r3, [sp, #28]
 8003c9e:	454b      	cmp	r3, r9
 8003ca0:	d205      	bcs.n	8003cae <__cvt+0xa6>
 8003ca2:	1c59      	adds	r1, r3, #1
 8003ca4:	9107      	str	r1, [sp, #28]
 8003ca6:	701a      	strb	r2, [r3, #0]
 8003ca8:	e7f8      	b.n	8003c9c <__cvt+0x94>
 8003caa:	f8cd 901c 	str.w	r9, [sp, #28]
 8003cae:	4640      	mov	r0, r8
 8003cb0:	9b07      	ldr	r3, [sp, #28]
 8003cb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003cb4:	eba3 0308 	sub.w	r3, r3, r8
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	b008      	add	sp, #32
 8003cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003cc0 <__exponent>:
 8003cc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cc2:	2900      	cmp	r1, #0
 8003cc4:	bfb4      	ite	lt
 8003cc6:	232d      	movlt	r3, #45	; 0x2d
 8003cc8:	232b      	movge	r3, #43	; 0x2b
 8003cca:	4604      	mov	r4, r0
 8003ccc:	bfb8      	it	lt
 8003cce:	4249      	neglt	r1, r1
 8003cd0:	2909      	cmp	r1, #9
 8003cd2:	f804 2b02 	strb.w	r2, [r4], #2
 8003cd6:	7043      	strb	r3, [r0, #1]
 8003cd8:	dd21      	ble.n	8003d1e <__exponent+0x5e>
 8003cda:	f10d 0307 	add.w	r3, sp, #7
 8003cde:	461f      	mov	r7, r3
 8003ce0:	260a      	movs	r6, #10
 8003ce2:	fb91 f5f6 	sdiv	r5, r1, r6
 8003ce6:	fb06 1115 	mls	r1, r6, r5, r1
 8003cea:	2d09      	cmp	r5, #9
 8003cec:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8003cf0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003cf4:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8003cf8:	4629      	mov	r1, r5
 8003cfa:	dc09      	bgt.n	8003d10 <__exponent+0x50>
 8003cfc:	3130      	adds	r1, #48	; 0x30
 8003cfe:	3b02      	subs	r3, #2
 8003d00:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003d04:	42bb      	cmp	r3, r7
 8003d06:	4622      	mov	r2, r4
 8003d08:	d304      	bcc.n	8003d14 <__exponent+0x54>
 8003d0a:	1a10      	subs	r0, r2, r0
 8003d0c:	b003      	add	sp, #12
 8003d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d10:	4613      	mov	r3, r2
 8003d12:	e7e6      	b.n	8003ce2 <__exponent+0x22>
 8003d14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d18:	f804 2b01 	strb.w	r2, [r4], #1
 8003d1c:	e7f2      	b.n	8003d04 <__exponent+0x44>
 8003d1e:	2330      	movs	r3, #48	; 0x30
 8003d20:	4419      	add	r1, r3
 8003d22:	7083      	strb	r3, [r0, #2]
 8003d24:	1d02      	adds	r2, r0, #4
 8003d26:	70c1      	strb	r1, [r0, #3]
 8003d28:	e7ef      	b.n	8003d0a <__exponent+0x4a>
	...

08003d2c <_printf_float>:
 8003d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d30:	b091      	sub	sp, #68	; 0x44
 8003d32:	460c      	mov	r4, r1
 8003d34:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8003d36:	4693      	mov	fp, r2
 8003d38:	461e      	mov	r6, r3
 8003d3a:	4605      	mov	r5, r0
 8003d3c:	f002 fdea 	bl	8006914 <_localeconv_r>
 8003d40:	6803      	ldr	r3, [r0, #0]
 8003d42:	4618      	mov	r0, r3
 8003d44:	9309      	str	r3, [sp, #36]	; 0x24
 8003d46:	f7fc fa03 	bl	8000150 <strlen>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	930e      	str	r3, [sp, #56]	; 0x38
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	900a      	str	r0, [sp, #40]	; 0x28
 8003d52:	3307      	adds	r3, #7
 8003d54:	f023 0307 	bic.w	r3, r3, #7
 8003d58:	f103 0208 	add.w	r2, r3, #8
 8003d5c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8003d60:	f8d4 a000 	ldr.w	sl, [r4]
 8003d64:	603a      	str	r2, [r7, #0]
 8003d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003d6e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8003d72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003d76:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d7c:	4ba6      	ldr	r3, [pc, #664]	; (8004018 <_printf_float+0x2ec>)
 8003d7e:	4638      	mov	r0, r7
 8003d80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d82:	f7fc fe43 	bl	8000a0c <__aeabi_dcmpun>
 8003d86:	bb68      	cbnz	r0, 8003de4 <_printf_float+0xb8>
 8003d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d8c:	4ba2      	ldr	r3, [pc, #648]	; (8004018 <_printf_float+0x2ec>)
 8003d8e:	4638      	mov	r0, r7
 8003d90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d92:	f7fc fe1d 	bl	80009d0 <__aeabi_dcmple>
 8003d96:	bb28      	cbnz	r0, 8003de4 <_printf_float+0xb8>
 8003d98:	2200      	movs	r2, #0
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	4638      	mov	r0, r7
 8003d9e:	4649      	mov	r1, r9
 8003da0:	f7fc fe0c 	bl	80009bc <__aeabi_dcmplt>
 8003da4:	b110      	cbz	r0, 8003dac <_printf_float+0x80>
 8003da6:	232d      	movs	r3, #45	; 0x2d
 8003da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dac:	4f9b      	ldr	r7, [pc, #620]	; (800401c <_printf_float+0x2f0>)
 8003dae:	4b9c      	ldr	r3, [pc, #624]	; (8004020 <_printf_float+0x2f4>)
 8003db0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003db4:	bf98      	it	ls
 8003db6:	461f      	movls	r7, r3
 8003db8:	2303      	movs	r3, #3
 8003dba:	f04f 0900 	mov.w	r9, #0
 8003dbe:	6123      	str	r3, [r4, #16]
 8003dc0:	f02a 0304 	bic.w	r3, sl, #4
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	9600      	str	r6, [sp, #0]
 8003dc8:	465b      	mov	r3, fp
 8003dca:	aa0f      	add	r2, sp, #60	; 0x3c
 8003dcc:	4621      	mov	r1, r4
 8003dce:	4628      	mov	r0, r5
 8003dd0:	f000 f9e2 	bl	8004198 <_printf_common>
 8003dd4:	3001      	adds	r0, #1
 8003dd6:	f040 8090 	bne.w	8003efa <_printf_float+0x1ce>
 8003dda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003dde:	b011      	add	sp, #68	; 0x44
 8003de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003de4:	463a      	mov	r2, r7
 8003de6:	464b      	mov	r3, r9
 8003de8:	4638      	mov	r0, r7
 8003dea:	4649      	mov	r1, r9
 8003dec:	f7fc fe0e 	bl	8000a0c <__aeabi_dcmpun>
 8003df0:	b110      	cbz	r0, 8003df8 <_printf_float+0xcc>
 8003df2:	4f8c      	ldr	r7, [pc, #560]	; (8004024 <_printf_float+0x2f8>)
 8003df4:	4b8c      	ldr	r3, [pc, #560]	; (8004028 <_printf_float+0x2fc>)
 8003df6:	e7db      	b.n	8003db0 <_printf_float+0x84>
 8003df8:	6863      	ldr	r3, [r4, #4]
 8003dfa:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8003dfe:	1c59      	adds	r1, r3, #1
 8003e00:	a80d      	add	r0, sp, #52	; 0x34
 8003e02:	a90e      	add	r1, sp, #56	; 0x38
 8003e04:	d140      	bne.n	8003e88 <_printf_float+0x15c>
 8003e06:	2306      	movs	r3, #6
 8003e08:	6063      	str	r3, [r4, #4]
 8003e0a:	f04f 0c00 	mov.w	ip, #0
 8003e0e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8003e12:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8003e16:	6863      	ldr	r3, [r4, #4]
 8003e18:	6022      	str	r2, [r4, #0]
 8003e1a:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003e1e:	9300      	str	r3, [sp, #0]
 8003e20:	463a      	mov	r2, r7
 8003e22:	464b      	mov	r3, r9
 8003e24:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003e28:	4628      	mov	r0, r5
 8003e2a:	f7ff feed 	bl	8003c08 <__cvt>
 8003e2e:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8003e32:	2b47      	cmp	r3, #71	; 0x47
 8003e34:	4607      	mov	r7, r0
 8003e36:	d109      	bne.n	8003e4c <_printf_float+0x120>
 8003e38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e3a:	1cd8      	adds	r0, r3, #3
 8003e3c:	db02      	blt.n	8003e44 <_printf_float+0x118>
 8003e3e:	6862      	ldr	r2, [r4, #4]
 8003e40:	4293      	cmp	r3, r2
 8003e42:	dd47      	ble.n	8003ed4 <_printf_float+0x1a8>
 8003e44:	f1a8 0802 	sub.w	r8, r8, #2
 8003e48:	fa5f f888 	uxtb.w	r8, r8
 8003e4c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003e50:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e52:	d824      	bhi.n	8003e9e <_printf_float+0x172>
 8003e54:	3901      	subs	r1, #1
 8003e56:	4642      	mov	r2, r8
 8003e58:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e5c:	910d      	str	r1, [sp, #52]	; 0x34
 8003e5e:	f7ff ff2f 	bl	8003cc0 <__exponent>
 8003e62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e64:	4681      	mov	r9, r0
 8003e66:	1813      	adds	r3, r2, r0
 8003e68:	2a01      	cmp	r2, #1
 8003e6a:	6123      	str	r3, [r4, #16]
 8003e6c:	dc02      	bgt.n	8003e74 <_printf_float+0x148>
 8003e6e:	6822      	ldr	r2, [r4, #0]
 8003e70:	07d1      	lsls	r1, r2, #31
 8003e72:	d501      	bpl.n	8003e78 <_printf_float+0x14c>
 8003e74:	3301      	adds	r3, #1
 8003e76:	6123      	str	r3, [r4, #16]
 8003e78:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0a2      	beq.n	8003dc6 <_printf_float+0x9a>
 8003e80:	232d      	movs	r3, #45	; 0x2d
 8003e82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e86:	e79e      	b.n	8003dc6 <_printf_float+0x9a>
 8003e88:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003e8c:	f000 816e 	beq.w	800416c <_printf_float+0x440>
 8003e90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003e94:	d1b9      	bne.n	8003e0a <_printf_float+0xde>
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1b7      	bne.n	8003e0a <_printf_float+0xde>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e7b4      	b.n	8003e08 <_printf_float+0xdc>
 8003e9e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003ea2:	d119      	bne.n	8003ed8 <_printf_float+0x1ac>
 8003ea4:	2900      	cmp	r1, #0
 8003ea6:	6863      	ldr	r3, [r4, #4]
 8003ea8:	dd0c      	ble.n	8003ec4 <_printf_float+0x198>
 8003eaa:	6121      	str	r1, [r4, #16]
 8003eac:	b913      	cbnz	r3, 8003eb4 <_printf_float+0x188>
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	07d2      	lsls	r2, r2, #31
 8003eb2:	d502      	bpl.n	8003eba <_printf_float+0x18e>
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	440b      	add	r3, r1
 8003eb8:	6123      	str	r3, [r4, #16]
 8003eba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ebc:	f04f 0900 	mov.w	r9, #0
 8003ec0:	65a3      	str	r3, [r4, #88]	; 0x58
 8003ec2:	e7d9      	b.n	8003e78 <_printf_float+0x14c>
 8003ec4:	b913      	cbnz	r3, 8003ecc <_printf_float+0x1a0>
 8003ec6:	6822      	ldr	r2, [r4, #0]
 8003ec8:	07d0      	lsls	r0, r2, #31
 8003eca:	d501      	bpl.n	8003ed0 <_printf_float+0x1a4>
 8003ecc:	3302      	adds	r3, #2
 8003ece:	e7f3      	b.n	8003eb8 <_printf_float+0x18c>
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e7f1      	b.n	8003eb8 <_printf_float+0x18c>
 8003ed4:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003ed8:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003edc:	4293      	cmp	r3, r2
 8003ede:	db05      	blt.n	8003eec <_printf_float+0x1c0>
 8003ee0:	6822      	ldr	r2, [r4, #0]
 8003ee2:	6123      	str	r3, [r4, #16]
 8003ee4:	07d1      	lsls	r1, r2, #31
 8003ee6:	d5e8      	bpl.n	8003eba <_printf_float+0x18e>
 8003ee8:	3301      	adds	r3, #1
 8003eea:	e7e5      	b.n	8003eb8 <_printf_float+0x18c>
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	bfcc      	ite	gt
 8003ef0:	2301      	movgt	r3, #1
 8003ef2:	f1c3 0302 	rsble	r3, r3, #2
 8003ef6:	4413      	add	r3, r2
 8003ef8:	e7de      	b.n	8003eb8 <_printf_float+0x18c>
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	055a      	lsls	r2, r3, #21
 8003efe:	d407      	bmi.n	8003f10 <_printf_float+0x1e4>
 8003f00:	6923      	ldr	r3, [r4, #16]
 8003f02:	463a      	mov	r2, r7
 8003f04:	4659      	mov	r1, fp
 8003f06:	4628      	mov	r0, r5
 8003f08:	47b0      	blx	r6
 8003f0a:	3001      	adds	r0, #1
 8003f0c:	d129      	bne.n	8003f62 <_printf_float+0x236>
 8003f0e:	e764      	b.n	8003dda <_printf_float+0xae>
 8003f10:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003f14:	f240 80d7 	bls.w	80040c6 <_printf_float+0x39a>
 8003f18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2300      	movs	r3, #0
 8003f20:	f7fc fd42 	bl	80009a8 <__aeabi_dcmpeq>
 8003f24:	b388      	cbz	r0, 8003f8a <_printf_float+0x25e>
 8003f26:	2301      	movs	r3, #1
 8003f28:	4a40      	ldr	r2, [pc, #256]	; (800402c <_printf_float+0x300>)
 8003f2a:	4659      	mov	r1, fp
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	47b0      	blx	r6
 8003f30:	3001      	adds	r0, #1
 8003f32:	f43f af52 	beq.w	8003dda <_printf_float+0xae>
 8003f36:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	db02      	blt.n	8003f44 <_printf_float+0x218>
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	07d8      	lsls	r0, r3, #31
 8003f42:	d50e      	bpl.n	8003f62 <_printf_float+0x236>
 8003f44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f48:	4659      	mov	r1, fp
 8003f4a:	4628      	mov	r0, r5
 8003f4c:	47b0      	blx	r6
 8003f4e:	3001      	adds	r0, #1
 8003f50:	f43f af43 	beq.w	8003dda <_printf_float+0xae>
 8003f54:	2700      	movs	r7, #0
 8003f56:	f104 081a 	add.w	r8, r4, #26
 8003f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	42bb      	cmp	r3, r7
 8003f60:	dc09      	bgt.n	8003f76 <_printf_float+0x24a>
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	079f      	lsls	r7, r3, #30
 8003f66:	f100 80fd 	bmi.w	8004164 <_printf_float+0x438>
 8003f6a:	68e0      	ldr	r0, [r4, #12]
 8003f6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003f6e:	4298      	cmp	r0, r3
 8003f70:	bfb8      	it	lt
 8003f72:	4618      	movlt	r0, r3
 8003f74:	e733      	b.n	8003dde <_printf_float+0xb2>
 8003f76:	2301      	movs	r3, #1
 8003f78:	4642      	mov	r2, r8
 8003f7a:	4659      	mov	r1, fp
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	47b0      	blx	r6
 8003f80:	3001      	adds	r0, #1
 8003f82:	f43f af2a 	beq.w	8003dda <_printf_float+0xae>
 8003f86:	3701      	adds	r7, #1
 8003f88:	e7e7      	b.n	8003f5a <_printf_float+0x22e>
 8003f8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	dc2b      	bgt.n	8003fe8 <_printf_float+0x2bc>
 8003f90:	2301      	movs	r3, #1
 8003f92:	4a26      	ldr	r2, [pc, #152]	; (800402c <_printf_float+0x300>)
 8003f94:	4659      	mov	r1, fp
 8003f96:	4628      	mov	r0, r5
 8003f98:	47b0      	blx	r6
 8003f9a:	3001      	adds	r0, #1
 8003f9c:	f43f af1d 	beq.w	8003dda <_printf_float+0xae>
 8003fa0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fa2:	b923      	cbnz	r3, 8003fae <_printf_float+0x282>
 8003fa4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fa6:	b913      	cbnz	r3, 8003fae <_printf_float+0x282>
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	07d9      	lsls	r1, r3, #31
 8003fac:	d5d9      	bpl.n	8003f62 <_printf_float+0x236>
 8003fae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fb2:	4659      	mov	r1, fp
 8003fb4:	4628      	mov	r0, r5
 8003fb6:	47b0      	blx	r6
 8003fb8:	3001      	adds	r0, #1
 8003fba:	f43f af0e 	beq.w	8003dda <_printf_float+0xae>
 8003fbe:	f04f 0800 	mov.w	r8, #0
 8003fc2:	f104 091a 	add.w	r9, r4, #26
 8003fc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fc8:	425b      	negs	r3, r3
 8003fca:	4543      	cmp	r3, r8
 8003fcc:	dc01      	bgt.n	8003fd2 <_printf_float+0x2a6>
 8003fce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fd0:	e797      	b.n	8003f02 <_printf_float+0x1d6>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	464a      	mov	r2, r9
 8003fd6:	4659      	mov	r1, fp
 8003fd8:	4628      	mov	r0, r5
 8003fda:	47b0      	blx	r6
 8003fdc:	3001      	adds	r0, #1
 8003fde:	f43f aefc 	beq.w	8003dda <_printf_float+0xae>
 8003fe2:	f108 0801 	add.w	r8, r8, #1
 8003fe6:	e7ee      	b.n	8003fc6 <_printf_float+0x29a>
 8003fe8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fec:	429a      	cmp	r2, r3
 8003fee:	bfa8      	it	ge
 8003ff0:	461a      	movge	r2, r3
 8003ff2:	2a00      	cmp	r2, #0
 8003ff4:	4690      	mov	r8, r2
 8003ff6:	dd07      	ble.n	8004008 <_printf_float+0x2dc>
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	4659      	mov	r1, fp
 8003ffc:	463a      	mov	r2, r7
 8003ffe:	4628      	mov	r0, r5
 8004000:	47b0      	blx	r6
 8004002:	3001      	adds	r0, #1
 8004004:	f43f aee9 	beq.w	8003dda <_printf_float+0xae>
 8004008:	f104 031a 	add.w	r3, r4, #26
 800400c:	f04f 0a00 	mov.w	sl, #0
 8004010:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8004014:	930b      	str	r3, [sp, #44]	; 0x2c
 8004016:	e015      	b.n	8004044 <_printf_float+0x318>
 8004018:	7fefffff 	.word	0x7fefffff
 800401c:	080076f0 	.word	0x080076f0
 8004020:	080076ec 	.word	0x080076ec
 8004024:	080076f8 	.word	0x080076f8
 8004028:	080076f4 	.word	0x080076f4
 800402c:	080076fc 	.word	0x080076fc
 8004030:	2301      	movs	r3, #1
 8004032:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004034:	4659      	mov	r1, fp
 8004036:	4628      	mov	r0, r5
 8004038:	47b0      	blx	r6
 800403a:	3001      	adds	r0, #1
 800403c:	f43f aecd 	beq.w	8003dda <_printf_float+0xae>
 8004040:	f10a 0a01 	add.w	sl, sl, #1
 8004044:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004048:	eba9 0308 	sub.w	r3, r9, r8
 800404c:	4553      	cmp	r3, sl
 800404e:	dcef      	bgt.n	8004030 <_printf_float+0x304>
 8004050:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004054:	429a      	cmp	r2, r3
 8004056:	444f      	add	r7, r9
 8004058:	db14      	blt.n	8004084 <_printf_float+0x358>
 800405a:	6823      	ldr	r3, [r4, #0]
 800405c:	07da      	lsls	r2, r3, #31
 800405e:	d411      	bmi.n	8004084 <_printf_float+0x358>
 8004060:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004062:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004064:	eba3 0209 	sub.w	r2, r3, r9
 8004068:	eba3 0901 	sub.w	r9, r3, r1
 800406c:	4591      	cmp	r9, r2
 800406e:	bfa8      	it	ge
 8004070:	4691      	movge	r9, r2
 8004072:	f1b9 0f00 	cmp.w	r9, #0
 8004076:	dc0d      	bgt.n	8004094 <_printf_float+0x368>
 8004078:	2700      	movs	r7, #0
 800407a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800407e:	f104 081a 	add.w	r8, r4, #26
 8004082:	e018      	b.n	80040b6 <_printf_float+0x38a>
 8004084:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004088:	4659      	mov	r1, fp
 800408a:	4628      	mov	r0, r5
 800408c:	47b0      	blx	r6
 800408e:	3001      	adds	r0, #1
 8004090:	d1e6      	bne.n	8004060 <_printf_float+0x334>
 8004092:	e6a2      	b.n	8003dda <_printf_float+0xae>
 8004094:	464b      	mov	r3, r9
 8004096:	463a      	mov	r2, r7
 8004098:	4659      	mov	r1, fp
 800409a:	4628      	mov	r0, r5
 800409c:	47b0      	blx	r6
 800409e:	3001      	adds	r0, #1
 80040a0:	d1ea      	bne.n	8004078 <_printf_float+0x34c>
 80040a2:	e69a      	b.n	8003dda <_printf_float+0xae>
 80040a4:	2301      	movs	r3, #1
 80040a6:	4642      	mov	r2, r8
 80040a8:	4659      	mov	r1, fp
 80040aa:	4628      	mov	r0, r5
 80040ac:	47b0      	blx	r6
 80040ae:	3001      	adds	r0, #1
 80040b0:	f43f ae93 	beq.w	8003dda <_printf_float+0xae>
 80040b4:	3701      	adds	r7, #1
 80040b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80040ba:	1a9b      	subs	r3, r3, r2
 80040bc:	eba3 0309 	sub.w	r3, r3, r9
 80040c0:	42bb      	cmp	r3, r7
 80040c2:	dcef      	bgt.n	80040a4 <_printf_float+0x378>
 80040c4:	e74d      	b.n	8003f62 <_printf_float+0x236>
 80040c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040c8:	2a01      	cmp	r2, #1
 80040ca:	dc01      	bgt.n	80040d0 <_printf_float+0x3a4>
 80040cc:	07db      	lsls	r3, r3, #31
 80040ce:	d538      	bpl.n	8004142 <_printf_float+0x416>
 80040d0:	2301      	movs	r3, #1
 80040d2:	463a      	mov	r2, r7
 80040d4:	4659      	mov	r1, fp
 80040d6:	4628      	mov	r0, r5
 80040d8:	47b0      	blx	r6
 80040da:	3001      	adds	r0, #1
 80040dc:	f43f ae7d 	beq.w	8003dda <_printf_float+0xae>
 80040e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80040e4:	4659      	mov	r1, fp
 80040e6:	4628      	mov	r0, r5
 80040e8:	47b0      	blx	r6
 80040ea:	3001      	adds	r0, #1
 80040ec:	f107 0701 	add.w	r7, r7, #1
 80040f0:	f43f ae73 	beq.w	8003dda <_printf_float+0xae>
 80040f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80040f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040fa:	2200      	movs	r2, #0
 80040fc:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8004100:	2300      	movs	r3, #0
 8004102:	f7fc fc51 	bl	80009a8 <__aeabi_dcmpeq>
 8004106:	b9c0      	cbnz	r0, 800413a <_printf_float+0x40e>
 8004108:	4643      	mov	r3, r8
 800410a:	463a      	mov	r2, r7
 800410c:	4659      	mov	r1, fp
 800410e:	4628      	mov	r0, r5
 8004110:	47b0      	blx	r6
 8004112:	3001      	adds	r0, #1
 8004114:	d10d      	bne.n	8004132 <_printf_float+0x406>
 8004116:	e660      	b.n	8003dda <_printf_float+0xae>
 8004118:	2301      	movs	r3, #1
 800411a:	4642      	mov	r2, r8
 800411c:	4659      	mov	r1, fp
 800411e:	4628      	mov	r0, r5
 8004120:	47b0      	blx	r6
 8004122:	3001      	adds	r0, #1
 8004124:	f43f ae59 	beq.w	8003dda <_printf_float+0xae>
 8004128:	3701      	adds	r7, #1
 800412a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800412c:	3b01      	subs	r3, #1
 800412e:	42bb      	cmp	r3, r7
 8004130:	dcf2      	bgt.n	8004118 <_printf_float+0x3ec>
 8004132:	464b      	mov	r3, r9
 8004134:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004138:	e6e4      	b.n	8003f04 <_printf_float+0x1d8>
 800413a:	2700      	movs	r7, #0
 800413c:	f104 081a 	add.w	r8, r4, #26
 8004140:	e7f3      	b.n	800412a <_printf_float+0x3fe>
 8004142:	2301      	movs	r3, #1
 8004144:	e7e1      	b.n	800410a <_printf_float+0x3de>
 8004146:	2301      	movs	r3, #1
 8004148:	4642      	mov	r2, r8
 800414a:	4659      	mov	r1, fp
 800414c:	4628      	mov	r0, r5
 800414e:	47b0      	blx	r6
 8004150:	3001      	adds	r0, #1
 8004152:	f43f ae42 	beq.w	8003dda <_printf_float+0xae>
 8004156:	3701      	adds	r7, #1
 8004158:	68e3      	ldr	r3, [r4, #12]
 800415a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800415c:	1a9b      	subs	r3, r3, r2
 800415e:	42bb      	cmp	r3, r7
 8004160:	dcf1      	bgt.n	8004146 <_printf_float+0x41a>
 8004162:	e702      	b.n	8003f6a <_printf_float+0x23e>
 8004164:	2700      	movs	r7, #0
 8004166:	f104 0819 	add.w	r8, r4, #25
 800416a:	e7f5      	b.n	8004158 <_printf_float+0x42c>
 800416c:	2b00      	cmp	r3, #0
 800416e:	f43f ae94 	beq.w	8003e9a <_printf_float+0x16e>
 8004172:	f04f 0c00 	mov.w	ip, #0
 8004176:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800417a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800417e:	6022      	str	r2, [r4, #0]
 8004180:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004184:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	463a      	mov	r2, r7
 800418c:	464b      	mov	r3, r9
 800418e:	4628      	mov	r0, r5
 8004190:	f7ff fd3a 	bl	8003c08 <__cvt>
 8004194:	4607      	mov	r7, r0
 8004196:	e64f      	b.n	8003e38 <_printf_float+0x10c>

08004198 <_printf_common>:
 8004198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800419c:	4691      	mov	r9, r2
 800419e:	461f      	mov	r7, r3
 80041a0:	688a      	ldr	r2, [r1, #8]
 80041a2:	690b      	ldr	r3, [r1, #16]
 80041a4:	4606      	mov	r6, r0
 80041a6:	4293      	cmp	r3, r2
 80041a8:	bfb8      	it	lt
 80041aa:	4613      	movlt	r3, r2
 80041ac:	f8c9 3000 	str.w	r3, [r9]
 80041b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80041b4:	460c      	mov	r4, r1
 80041b6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80041ba:	b112      	cbz	r2, 80041c2 <_printf_common+0x2a>
 80041bc:	3301      	adds	r3, #1
 80041be:	f8c9 3000 	str.w	r3, [r9]
 80041c2:	6823      	ldr	r3, [r4, #0]
 80041c4:	0699      	lsls	r1, r3, #26
 80041c6:	bf42      	ittt	mi
 80041c8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80041cc:	3302      	addmi	r3, #2
 80041ce:	f8c9 3000 	strmi.w	r3, [r9]
 80041d2:	6825      	ldr	r5, [r4, #0]
 80041d4:	f015 0506 	ands.w	r5, r5, #6
 80041d8:	d107      	bne.n	80041ea <_printf_common+0x52>
 80041da:	f104 0a19 	add.w	sl, r4, #25
 80041de:	68e3      	ldr	r3, [r4, #12]
 80041e0:	f8d9 2000 	ldr.w	r2, [r9]
 80041e4:	1a9b      	subs	r3, r3, r2
 80041e6:	42ab      	cmp	r3, r5
 80041e8:	dc29      	bgt.n	800423e <_printf_common+0xa6>
 80041ea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80041ee:	6822      	ldr	r2, [r4, #0]
 80041f0:	3300      	adds	r3, #0
 80041f2:	bf18      	it	ne
 80041f4:	2301      	movne	r3, #1
 80041f6:	0692      	lsls	r2, r2, #26
 80041f8:	d42e      	bmi.n	8004258 <_printf_common+0xc0>
 80041fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041fe:	4639      	mov	r1, r7
 8004200:	4630      	mov	r0, r6
 8004202:	47c0      	blx	r8
 8004204:	3001      	adds	r0, #1
 8004206:	d021      	beq.n	800424c <_printf_common+0xb4>
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	68e5      	ldr	r5, [r4, #12]
 800420c:	f003 0306 	and.w	r3, r3, #6
 8004210:	2b04      	cmp	r3, #4
 8004212:	bf18      	it	ne
 8004214:	2500      	movne	r5, #0
 8004216:	f8d9 2000 	ldr.w	r2, [r9]
 800421a:	f04f 0900 	mov.w	r9, #0
 800421e:	bf08      	it	eq
 8004220:	1aad      	subeq	r5, r5, r2
 8004222:	68a3      	ldr	r3, [r4, #8]
 8004224:	6922      	ldr	r2, [r4, #16]
 8004226:	bf08      	it	eq
 8004228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800422c:	4293      	cmp	r3, r2
 800422e:	bfc4      	itt	gt
 8004230:	1a9b      	subgt	r3, r3, r2
 8004232:	18ed      	addgt	r5, r5, r3
 8004234:	341a      	adds	r4, #26
 8004236:	454d      	cmp	r5, r9
 8004238:	d11a      	bne.n	8004270 <_printf_common+0xd8>
 800423a:	2000      	movs	r0, #0
 800423c:	e008      	b.n	8004250 <_printf_common+0xb8>
 800423e:	2301      	movs	r3, #1
 8004240:	4652      	mov	r2, sl
 8004242:	4639      	mov	r1, r7
 8004244:	4630      	mov	r0, r6
 8004246:	47c0      	blx	r8
 8004248:	3001      	adds	r0, #1
 800424a:	d103      	bne.n	8004254 <_printf_common+0xbc>
 800424c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004254:	3501      	adds	r5, #1
 8004256:	e7c2      	b.n	80041de <_printf_common+0x46>
 8004258:	2030      	movs	r0, #48	; 0x30
 800425a:	18e1      	adds	r1, r4, r3
 800425c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004260:	1c5a      	adds	r2, r3, #1
 8004262:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004266:	4422      	add	r2, r4
 8004268:	3302      	adds	r3, #2
 800426a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800426e:	e7c4      	b.n	80041fa <_printf_common+0x62>
 8004270:	2301      	movs	r3, #1
 8004272:	4622      	mov	r2, r4
 8004274:	4639      	mov	r1, r7
 8004276:	4630      	mov	r0, r6
 8004278:	47c0      	blx	r8
 800427a:	3001      	adds	r0, #1
 800427c:	d0e6      	beq.n	800424c <_printf_common+0xb4>
 800427e:	f109 0901 	add.w	r9, r9, #1
 8004282:	e7d8      	b.n	8004236 <_printf_common+0x9e>

08004284 <_printf_i>:
 8004284:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004288:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800428c:	460c      	mov	r4, r1
 800428e:	7e09      	ldrb	r1, [r1, #24]
 8004290:	b085      	sub	sp, #20
 8004292:	296e      	cmp	r1, #110	; 0x6e
 8004294:	4617      	mov	r7, r2
 8004296:	4606      	mov	r6, r0
 8004298:	4698      	mov	r8, r3
 800429a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800429c:	f000 80b3 	beq.w	8004406 <_printf_i+0x182>
 80042a0:	d822      	bhi.n	80042e8 <_printf_i+0x64>
 80042a2:	2963      	cmp	r1, #99	; 0x63
 80042a4:	d036      	beq.n	8004314 <_printf_i+0x90>
 80042a6:	d80a      	bhi.n	80042be <_printf_i+0x3a>
 80042a8:	2900      	cmp	r1, #0
 80042aa:	f000 80b9 	beq.w	8004420 <_printf_i+0x19c>
 80042ae:	2958      	cmp	r1, #88	; 0x58
 80042b0:	f000 8083 	beq.w	80043ba <_printf_i+0x136>
 80042b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042b8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80042bc:	e032      	b.n	8004324 <_printf_i+0xa0>
 80042be:	2964      	cmp	r1, #100	; 0x64
 80042c0:	d001      	beq.n	80042c6 <_printf_i+0x42>
 80042c2:	2969      	cmp	r1, #105	; 0x69
 80042c4:	d1f6      	bne.n	80042b4 <_printf_i+0x30>
 80042c6:	6820      	ldr	r0, [r4, #0]
 80042c8:	6813      	ldr	r3, [r2, #0]
 80042ca:	0605      	lsls	r5, r0, #24
 80042cc:	f103 0104 	add.w	r1, r3, #4
 80042d0:	d52a      	bpl.n	8004328 <_printf_i+0xa4>
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6011      	str	r1, [r2, #0]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	da03      	bge.n	80042e2 <_printf_i+0x5e>
 80042da:	222d      	movs	r2, #45	; 0x2d
 80042dc:	425b      	negs	r3, r3
 80042de:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80042e2:	486f      	ldr	r0, [pc, #444]	; (80044a0 <_printf_i+0x21c>)
 80042e4:	220a      	movs	r2, #10
 80042e6:	e039      	b.n	800435c <_printf_i+0xd8>
 80042e8:	2973      	cmp	r1, #115	; 0x73
 80042ea:	f000 809d 	beq.w	8004428 <_printf_i+0x1a4>
 80042ee:	d808      	bhi.n	8004302 <_printf_i+0x7e>
 80042f0:	296f      	cmp	r1, #111	; 0x6f
 80042f2:	d020      	beq.n	8004336 <_printf_i+0xb2>
 80042f4:	2970      	cmp	r1, #112	; 0x70
 80042f6:	d1dd      	bne.n	80042b4 <_printf_i+0x30>
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	f043 0320 	orr.w	r3, r3, #32
 80042fe:	6023      	str	r3, [r4, #0]
 8004300:	e003      	b.n	800430a <_printf_i+0x86>
 8004302:	2975      	cmp	r1, #117	; 0x75
 8004304:	d017      	beq.n	8004336 <_printf_i+0xb2>
 8004306:	2978      	cmp	r1, #120	; 0x78
 8004308:	d1d4      	bne.n	80042b4 <_printf_i+0x30>
 800430a:	2378      	movs	r3, #120	; 0x78
 800430c:	4865      	ldr	r0, [pc, #404]	; (80044a4 <_printf_i+0x220>)
 800430e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004312:	e055      	b.n	80043c0 <_printf_i+0x13c>
 8004314:	6813      	ldr	r3, [r2, #0]
 8004316:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800431a:	1d19      	adds	r1, r3, #4
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6011      	str	r1, [r2, #0]
 8004320:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004324:	2301      	movs	r3, #1
 8004326:	e08c      	b.n	8004442 <_printf_i+0x1be>
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800432e:	6011      	str	r1, [r2, #0]
 8004330:	bf18      	it	ne
 8004332:	b21b      	sxthne	r3, r3
 8004334:	e7cf      	b.n	80042d6 <_printf_i+0x52>
 8004336:	6813      	ldr	r3, [r2, #0]
 8004338:	6825      	ldr	r5, [r4, #0]
 800433a:	1d18      	adds	r0, r3, #4
 800433c:	6010      	str	r0, [r2, #0]
 800433e:	0628      	lsls	r0, r5, #24
 8004340:	d501      	bpl.n	8004346 <_printf_i+0xc2>
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	e002      	b.n	800434c <_printf_i+0xc8>
 8004346:	0668      	lsls	r0, r5, #25
 8004348:	d5fb      	bpl.n	8004342 <_printf_i+0xbe>
 800434a:	881b      	ldrh	r3, [r3, #0]
 800434c:	296f      	cmp	r1, #111	; 0x6f
 800434e:	bf14      	ite	ne
 8004350:	220a      	movne	r2, #10
 8004352:	2208      	moveq	r2, #8
 8004354:	4852      	ldr	r0, [pc, #328]	; (80044a0 <_printf_i+0x21c>)
 8004356:	2100      	movs	r1, #0
 8004358:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800435c:	6865      	ldr	r5, [r4, #4]
 800435e:	2d00      	cmp	r5, #0
 8004360:	60a5      	str	r5, [r4, #8]
 8004362:	f2c0 8095 	blt.w	8004490 <_printf_i+0x20c>
 8004366:	6821      	ldr	r1, [r4, #0]
 8004368:	f021 0104 	bic.w	r1, r1, #4
 800436c:	6021      	str	r1, [r4, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d13d      	bne.n	80043ee <_printf_i+0x16a>
 8004372:	2d00      	cmp	r5, #0
 8004374:	f040 808e 	bne.w	8004494 <_printf_i+0x210>
 8004378:	4665      	mov	r5, ip
 800437a:	2a08      	cmp	r2, #8
 800437c:	d10b      	bne.n	8004396 <_printf_i+0x112>
 800437e:	6823      	ldr	r3, [r4, #0]
 8004380:	07db      	lsls	r3, r3, #31
 8004382:	d508      	bpl.n	8004396 <_printf_i+0x112>
 8004384:	6923      	ldr	r3, [r4, #16]
 8004386:	6862      	ldr	r2, [r4, #4]
 8004388:	429a      	cmp	r2, r3
 800438a:	bfde      	ittt	le
 800438c:	2330      	movle	r3, #48	; 0x30
 800438e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004392:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004396:	ebac 0305 	sub.w	r3, ip, r5
 800439a:	6123      	str	r3, [r4, #16]
 800439c:	f8cd 8000 	str.w	r8, [sp]
 80043a0:	463b      	mov	r3, r7
 80043a2:	aa03      	add	r2, sp, #12
 80043a4:	4621      	mov	r1, r4
 80043a6:	4630      	mov	r0, r6
 80043a8:	f7ff fef6 	bl	8004198 <_printf_common>
 80043ac:	3001      	adds	r0, #1
 80043ae:	d14d      	bne.n	800444c <_printf_i+0x1c8>
 80043b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043b4:	b005      	add	sp, #20
 80043b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80043ba:	4839      	ldr	r0, [pc, #228]	; (80044a0 <_printf_i+0x21c>)
 80043bc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80043c0:	6813      	ldr	r3, [r2, #0]
 80043c2:	6821      	ldr	r1, [r4, #0]
 80043c4:	1d1d      	adds	r5, r3, #4
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	6015      	str	r5, [r2, #0]
 80043ca:	060a      	lsls	r2, r1, #24
 80043cc:	d50b      	bpl.n	80043e6 <_printf_i+0x162>
 80043ce:	07ca      	lsls	r2, r1, #31
 80043d0:	bf44      	itt	mi
 80043d2:	f041 0120 	orrmi.w	r1, r1, #32
 80043d6:	6021      	strmi	r1, [r4, #0]
 80043d8:	b91b      	cbnz	r3, 80043e2 <_printf_i+0x15e>
 80043da:	6822      	ldr	r2, [r4, #0]
 80043dc:	f022 0220 	bic.w	r2, r2, #32
 80043e0:	6022      	str	r2, [r4, #0]
 80043e2:	2210      	movs	r2, #16
 80043e4:	e7b7      	b.n	8004356 <_printf_i+0xd2>
 80043e6:	064d      	lsls	r5, r1, #25
 80043e8:	bf48      	it	mi
 80043ea:	b29b      	uxthmi	r3, r3
 80043ec:	e7ef      	b.n	80043ce <_printf_i+0x14a>
 80043ee:	4665      	mov	r5, ip
 80043f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80043f4:	fb02 3311 	mls	r3, r2, r1, r3
 80043f8:	5cc3      	ldrb	r3, [r0, r3]
 80043fa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80043fe:	460b      	mov	r3, r1
 8004400:	2900      	cmp	r1, #0
 8004402:	d1f5      	bne.n	80043f0 <_printf_i+0x16c>
 8004404:	e7b9      	b.n	800437a <_printf_i+0xf6>
 8004406:	6813      	ldr	r3, [r2, #0]
 8004408:	6825      	ldr	r5, [r4, #0]
 800440a:	1d18      	adds	r0, r3, #4
 800440c:	6961      	ldr	r1, [r4, #20]
 800440e:	6010      	str	r0, [r2, #0]
 8004410:	0628      	lsls	r0, r5, #24
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	d501      	bpl.n	800441a <_printf_i+0x196>
 8004416:	6019      	str	r1, [r3, #0]
 8004418:	e002      	b.n	8004420 <_printf_i+0x19c>
 800441a:	066a      	lsls	r2, r5, #25
 800441c:	d5fb      	bpl.n	8004416 <_printf_i+0x192>
 800441e:	8019      	strh	r1, [r3, #0]
 8004420:	2300      	movs	r3, #0
 8004422:	4665      	mov	r5, ip
 8004424:	6123      	str	r3, [r4, #16]
 8004426:	e7b9      	b.n	800439c <_printf_i+0x118>
 8004428:	6813      	ldr	r3, [r2, #0]
 800442a:	1d19      	adds	r1, r3, #4
 800442c:	6011      	str	r1, [r2, #0]
 800442e:	681d      	ldr	r5, [r3, #0]
 8004430:	6862      	ldr	r2, [r4, #4]
 8004432:	2100      	movs	r1, #0
 8004434:	4628      	mov	r0, r5
 8004436:	f002 fa95 	bl	8006964 <memchr>
 800443a:	b108      	cbz	r0, 8004440 <_printf_i+0x1bc>
 800443c:	1b40      	subs	r0, r0, r5
 800443e:	6060      	str	r0, [r4, #4]
 8004440:	6863      	ldr	r3, [r4, #4]
 8004442:	6123      	str	r3, [r4, #16]
 8004444:	2300      	movs	r3, #0
 8004446:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800444a:	e7a7      	b.n	800439c <_printf_i+0x118>
 800444c:	6923      	ldr	r3, [r4, #16]
 800444e:	462a      	mov	r2, r5
 8004450:	4639      	mov	r1, r7
 8004452:	4630      	mov	r0, r6
 8004454:	47c0      	blx	r8
 8004456:	3001      	adds	r0, #1
 8004458:	d0aa      	beq.n	80043b0 <_printf_i+0x12c>
 800445a:	6823      	ldr	r3, [r4, #0]
 800445c:	079b      	lsls	r3, r3, #30
 800445e:	d413      	bmi.n	8004488 <_printf_i+0x204>
 8004460:	68e0      	ldr	r0, [r4, #12]
 8004462:	9b03      	ldr	r3, [sp, #12]
 8004464:	4298      	cmp	r0, r3
 8004466:	bfb8      	it	lt
 8004468:	4618      	movlt	r0, r3
 800446a:	e7a3      	b.n	80043b4 <_printf_i+0x130>
 800446c:	2301      	movs	r3, #1
 800446e:	464a      	mov	r2, r9
 8004470:	4639      	mov	r1, r7
 8004472:	4630      	mov	r0, r6
 8004474:	47c0      	blx	r8
 8004476:	3001      	adds	r0, #1
 8004478:	d09a      	beq.n	80043b0 <_printf_i+0x12c>
 800447a:	3501      	adds	r5, #1
 800447c:	68e3      	ldr	r3, [r4, #12]
 800447e:	9a03      	ldr	r2, [sp, #12]
 8004480:	1a9b      	subs	r3, r3, r2
 8004482:	42ab      	cmp	r3, r5
 8004484:	dcf2      	bgt.n	800446c <_printf_i+0x1e8>
 8004486:	e7eb      	b.n	8004460 <_printf_i+0x1dc>
 8004488:	2500      	movs	r5, #0
 800448a:	f104 0919 	add.w	r9, r4, #25
 800448e:	e7f5      	b.n	800447c <_printf_i+0x1f8>
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1ac      	bne.n	80043ee <_printf_i+0x16a>
 8004494:	7803      	ldrb	r3, [r0, #0]
 8004496:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800449a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800449e:	e76c      	b.n	800437a <_printf_i+0xf6>
 80044a0:	080076fe 	.word	0x080076fe
 80044a4:	0800770f 	.word	0x0800770f

080044a8 <_scanf_float>:
 80044a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044ac:	469a      	mov	sl, r3
 80044ae:	688b      	ldr	r3, [r1, #8]
 80044b0:	4616      	mov	r6, r2
 80044b2:	1e5a      	subs	r2, r3, #1
 80044b4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80044b8:	bf88      	it	hi
 80044ba:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80044be:	b087      	sub	sp, #28
 80044c0:	bf85      	ittet	hi
 80044c2:	189b      	addhi	r3, r3, r2
 80044c4:	9301      	strhi	r3, [sp, #4]
 80044c6:	2300      	movls	r3, #0
 80044c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80044cc:	4688      	mov	r8, r1
 80044ce:	f04f 0b00 	mov.w	fp, #0
 80044d2:	bf8c      	ite	hi
 80044d4:	608b      	strhi	r3, [r1, #8]
 80044d6:	9301      	strls	r3, [sp, #4]
 80044d8:	680b      	ldr	r3, [r1, #0]
 80044da:	4607      	mov	r7, r0
 80044dc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80044e0:	f848 3b1c 	str.w	r3, [r8], #28
 80044e4:	460c      	mov	r4, r1
 80044e6:	4645      	mov	r5, r8
 80044e8:	465a      	mov	r2, fp
 80044ea:	46d9      	mov	r9, fp
 80044ec:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80044f0:	f8cd b008 	str.w	fp, [sp, #8]
 80044f4:	68a1      	ldr	r1, [r4, #8]
 80044f6:	b181      	cbz	r1, 800451a <_scanf_float+0x72>
 80044f8:	6833      	ldr	r3, [r6, #0]
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	2b49      	cmp	r3, #73	; 0x49
 80044fe:	d071      	beq.n	80045e4 <_scanf_float+0x13c>
 8004500:	d84d      	bhi.n	800459e <_scanf_float+0xf6>
 8004502:	2b39      	cmp	r3, #57	; 0x39
 8004504:	d840      	bhi.n	8004588 <_scanf_float+0xe0>
 8004506:	2b31      	cmp	r3, #49	; 0x31
 8004508:	f080 8088 	bcs.w	800461c <_scanf_float+0x174>
 800450c:	2b2d      	cmp	r3, #45	; 0x2d
 800450e:	f000 8090 	beq.w	8004632 <_scanf_float+0x18a>
 8004512:	d815      	bhi.n	8004540 <_scanf_float+0x98>
 8004514:	2b2b      	cmp	r3, #43	; 0x2b
 8004516:	f000 808c 	beq.w	8004632 <_scanf_float+0x18a>
 800451a:	f1b9 0f00 	cmp.w	r9, #0
 800451e:	d003      	beq.n	8004528 <_scanf_float+0x80>
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004526:	6023      	str	r3, [r4, #0]
 8004528:	3a01      	subs	r2, #1
 800452a:	2a01      	cmp	r2, #1
 800452c:	f200 80ea 	bhi.w	8004704 <_scanf_float+0x25c>
 8004530:	4545      	cmp	r5, r8
 8004532:	f200 80dc 	bhi.w	80046ee <_scanf_float+0x246>
 8004536:	2601      	movs	r6, #1
 8004538:	4630      	mov	r0, r6
 800453a:	b007      	add	sp, #28
 800453c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004540:	2b2e      	cmp	r3, #46	; 0x2e
 8004542:	f000 809f 	beq.w	8004684 <_scanf_float+0x1dc>
 8004546:	2b30      	cmp	r3, #48	; 0x30
 8004548:	d1e7      	bne.n	800451a <_scanf_float+0x72>
 800454a:	6820      	ldr	r0, [r4, #0]
 800454c:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004550:	d064      	beq.n	800461c <_scanf_float+0x174>
 8004552:	9b01      	ldr	r3, [sp, #4]
 8004554:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004558:	6020      	str	r0, [r4, #0]
 800455a:	f109 0901 	add.w	r9, r9, #1
 800455e:	b11b      	cbz	r3, 8004568 <_scanf_float+0xc0>
 8004560:	3b01      	subs	r3, #1
 8004562:	3101      	adds	r1, #1
 8004564:	9301      	str	r3, [sp, #4]
 8004566:	60a1      	str	r1, [r4, #8]
 8004568:	68a3      	ldr	r3, [r4, #8]
 800456a:	3b01      	subs	r3, #1
 800456c:	60a3      	str	r3, [r4, #8]
 800456e:	6923      	ldr	r3, [r4, #16]
 8004570:	3301      	adds	r3, #1
 8004572:	6123      	str	r3, [r4, #16]
 8004574:	6873      	ldr	r3, [r6, #4]
 8004576:	3b01      	subs	r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	6073      	str	r3, [r6, #4]
 800457c:	f340 80ac 	ble.w	80046d8 <_scanf_float+0x230>
 8004580:	6833      	ldr	r3, [r6, #0]
 8004582:	3301      	adds	r3, #1
 8004584:	6033      	str	r3, [r6, #0]
 8004586:	e7b5      	b.n	80044f4 <_scanf_float+0x4c>
 8004588:	2b45      	cmp	r3, #69	; 0x45
 800458a:	f000 8085 	beq.w	8004698 <_scanf_float+0x1f0>
 800458e:	2b46      	cmp	r3, #70	; 0x46
 8004590:	d06a      	beq.n	8004668 <_scanf_float+0x1c0>
 8004592:	2b41      	cmp	r3, #65	; 0x41
 8004594:	d1c1      	bne.n	800451a <_scanf_float+0x72>
 8004596:	2a01      	cmp	r2, #1
 8004598:	d1bf      	bne.n	800451a <_scanf_float+0x72>
 800459a:	2202      	movs	r2, #2
 800459c:	e046      	b.n	800462c <_scanf_float+0x184>
 800459e:	2b65      	cmp	r3, #101	; 0x65
 80045a0:	d07a      	beq.n	8004698 <_scanf_float+0x1f0>
 80045a2:	d818      	bhi.n	80045d6 <_scanf_float+0x12e>
 80045a4:	2b54      	cmp	r3, #84	; 0x54
 80045a6:	d066      	beq.n	8004676 <_scanf_float+0x1ce>
 80045a8:	d811      	bhi.n	80045ce <_scanf_float+0x126>
 80045aa:	2b4e      	cmp	r3, #78	; 0x4e
 80045ac:	d1b5      	bne.n	800451a <_scanf_float+0x72>
 80045ae:	2a00      	cmp	r2, #0
 80045b0:	d146      	bne.n	8004640 <_scanf_float+0x198>
 80045b2:	f1b9 0f00 	cmp.w	r9, #0
 80045b6:	d145      	bne.n	8004644 <_scanf_float+0x19c>
 80045b8:	6821      	ldr	r1, [r4, #0]
 80045ba:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80045be:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80045c2:	d13f      	bne.n	8004644 <_scanf_float+0x19c>
 80045c4:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80045c8:	6021      	str	r1, [r4, #0]
 80045ca:	2201      	movs	r2, #1
 80045cc:	e02e      	b.n	800462c <_scanf_float+0x184>
 80045ce:	2b59      	cmp	r3, #89	; 0x59
 80045d0:	d01e      	beq.n	8004610 <_scanf_float+0x168>
 80045d2:	2b61      	cmp	r3, #97	; 0x61
 80045d4:	e7de      	b.n	8004594 <_scanf_float+0xec>
 80045d6:	2b6e      	cmp	r3, #110	; 0x6e
 80045d8:	d0e9      	beq.n	80045ae <_scanf_float+0x106>
 80045da:	d815      	bhi.n	8004608 <_scanf_float+0x160>
 80045dc:	2b66      	cmp	r3, #102	; 0x66
 80045de:	d043      	beq.n	8004668 <_scanf_float+0x1c0>
 80045e0:	2b69      	cmp	r3, #105	; 0x69
 80045e2:	d19a      	bne.n	800451a <_scanf_float+0x72>
 80045e4:	f1bb 0f00 	cmp.w	fp, #0
 80045e8:	d138      	bne.n	800465c <_scanf_float+0x1b4>
 80045ea:	f1b9 0f00 	cmp.w	r9, #0
 80045ee:	d197      	bne.n	8004520 <_scanf_float+0x78>
 80045f0:	6821      	ldr	r1, [r4, #0]
 80045f2:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80045f6:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80045fa:	d195      	bne.n	8004528 <_scanf_float+0x80>
 80045fc:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004600:	6021      	str	r1, [r4, #0]
 8004602:	f04f 0b01 	mov.w	fp, #1
 8004606:	e011      	b.n	800462c <_scanf_float+0x184>
 8004608:	2b74      	cmp	r3, #116	; 0x74
 800460a:	d034      	beq.n	8004676 <_scanf_float+0x1ce>
 800460c:	2b79      	cmp	r3, #121	; 0x79
 800460e:	d184      	bne.n	800451a <_scanf_float+0x72>
 8004610:	f1bb 0f07 	cmp.w	fp, #7
 8004614:	d181      	bne.n	800451a <_scanf_float+0x72>
 8004616:	f04f 0b08 	mov.w	fp, #8
 800461a:	e007      	b.n	800462c <_scanf_float+0x184>
 800461c:	eb12 0f0b 	cmn.w	r2, fp
 8004620:	f47f af7b 	bne.w	800451a <_scanf_float+0x72>
 8004624:	6821      	ldr	r1, [r4, #0]
 8004626:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800462a:	6021      	str	r1, [r4, #0]
 800462c:	702b      	strb	r3, [r5, #0]
 800462e:	3501      	adds	r5, #1
 8004630:	e79a      	b.n	8004568 <_scanf_float+0xc0>
 8004632:	6821      	ldr	r1, [r4, #0]
 8004634:	0608      	lsls	r0, r1, #24
 8004636:	f57f af70 	bpl.w	800451a <_scanf_float+0x72>
 800463a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800463e:	e7f4      	b.n	800462a <_scanf_float+0x182>
 8004640:	2a02      	cmp	r2, #2
 8004642:	d047      	beq.n	80046d4 <_scanf_float+0x22c>
 8004644:	f1bb 0f01 	cmp.w	fp, #1
 8004648:	d003      	beq.n	8004652 <_scanf_float+0x1aa>
 800464a:	f1bb 0f04 	cmp.w	fp, #4
 800464e:	f47f af64 	bne.w	800451a <_scanf_float+0x72>
 8004652:	f10b 0b01 	add.w	fp, fp, #1
 8004656:	fa5f fb8b 	uxtb.w	fp, fp
 800465a:	e7e7      	b.n	800462c <_scanf_float+0x184>
 800465c:	f1bb 0f03 	cmp.w	fp, #3
 8004660:	d0f7      	beq.n	8004652 <_scanf_float+0x1aa>
 8004662:	f1bb 0f05 	cmp.w	fp, #5
 8004666:	e7f2      	b.n	800464e <_scanf_float+0x1a6>
 8004668:	f1bb 0f02 	cmp.w	fp, #2
 800466c:	f47f af55 	bne.w	800451a <_scanf_float+0x72>
 8004670:	f04f 0b03 	mov.w	fp, #3
 8004674:	e7da      	b.n	800462c <_scanf_float+0x184>
 8004676:	f1bb 0f06 	cmp.w	fp, #6
 800467a:	f47f af4e 	bne.w	800451a <_scanf_float+0x72>
 800467e:	f04f 0b07 	mov.w	fp, #7
 8004682:	e7d3      	b.n	800462c <_scanf_float+0x184>
 8004684:	6821      	ldr	r1, [r4, #0]
 8004686:	0588      	lsls	r0, r1, #22
 8004688:	f57f af47 	bpl.w	800451a <_scanf_float+0x72>
 800468c:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004690:	6021      	str	r1, [r4, #0]
 8004692:	f8cd 9008 	str.w	r9, [sp, #8]
 8004696:	e7c9      	b.n	800462c <_scanf_float+0x184>
 8004698:	6821      	ldr	r1, [r4, #0]
 800469a:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800469e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80046a2:	d006      	beq.n	80046b2 <_scanf_float+0x20a>
 80046a4:	0548      	lsls	r0, r1, #21
 80046a6:	f57f af38 	bpl.w	800451a <_scanf_float+0x72>
 80046aa:	f1b9 0f00 	cmp.w	r9, #0
 80046ae:	f43f af3b 	beq.w	8004528 <_scanf_float+0x80>
 80046b2:	0588      	lsls	r0, r1, #22
 80046b4:	bf58      	it	pl
 80046b6:	9802      	ldrpl	r0, [sp, #8]
 80046b8:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80046bc:	bf58      	it	pl
 80046be:	eba9 0000 	subpl.w	r0, r9, r0
 80046c2:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80046c6:	bf58      	it	pl
 80046c8:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80046cc:	6021      	str	r1, [r4, #0]
 80046ce:	f04f 0900 	mov.w	r9, #0
 80046d2:	e7ab      	b.n	800462c <_scanf_float+0x184>
 80046d4:	2203      	movs	r2, #3
 80046d6:	e7a9      	b.n	800462c <_scanf_float+0x184>
 80046d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80046dc:	4631      	mov	r1, r6
 80046de:	4638      	mov	r0, r7
 80046e0:	9205      	str	r2, [sp, #20]
 80046e2:	4798      	blx	r3
 80046e4:	9a05      	ldr	r2, [sp, #20]
 80046e6:	2800      	cmp	r0, #0
 80046e8:	f43f af04 	beq.w	80044f4 <_scanf_float+0x4c>
 80046ec:	e715      	b.n	800451a <_scanf_float+0x72>
 80046ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046f2:	4632      	mov	r2, r6
 80046f4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80046f8:	4638      	mov	r0, r7
 80046fa:	4798      	blx	r3
 80046fc:	6923      	ldr	r3, [r4, #16]
 80046fe:	3b01      	subs	r3, #1
 8004700:	6123      	str	r3, [r4, #16]
 8004702:	e715      	b.n	8004530 <_scanf_float+0x88>
 8004704:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8004708:	2b06      	cmp	r3, #6
 800470a:	d80a      	bhi.n	8004722 <_scanf_float+0x27a>
 800470c:	f1bb 0f02 	cmp.w	fp, #2
 8004710:	d967      	bls.n	80047e2 <_scanf_float+0x33a>
 8004712:	f1ab 0b03 	sub.w	fp, fp, #3
 8004716:	fa5f fb8b 	uxtb.w	fp, fp
 800471a:	eba5 0b0b 	sub.w	fp, r5, fp
 800471e:	455d      	cmp	r5, fp
 8004720:	d14a      	bne.n	80047b8 <_scanf_float+0x310>
 8004722:	6823      	ldr	r3, [r4, #0]
 8004724:	05da      	lsls	r2, r3, #23
 8004726:	d51f      	bpl.n	8004768 <_scanf_float+0x2c0>
 8004728:	055b      	lsls	r3, r3, #21
 800472a:	d467      	bmi.n	80047fc <_scanf_float+0x354>
 800472c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004730:	6923      	ldr	r3, [r4, #16]
 8004732:	2965      	cmp	r1, #101	; 0x65
 8004734:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004738:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 800473c:	6123      	str	r3, [r4, #16]
 800473e:	d00d      	beq.n	800475c <_scanf_float+0x2b4>
 8004740:	2945      	cmp	r1, #69	; 0x45
 8004742:	d00b      	beq.n	800475c <_scanf_float+0x2b4>
 8004744:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004748:	4632      	mov	r2, r6
 800474a:	4638      	mov	r0, r7
 800474c:	4798      	blx	r3
 800474e:	6923      	ldr	r3, [r4, #16]
 8004750:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8004754:	3b01      	subs	r3, #1
 8004756:	f1a5 0b02 	sub.w	fp, r5, #2
 800475a:	6123      	str	r3, [r4, #16]
 800475c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004760:	4632      	mov	r2, r6
 8004762:	4638      	mov	r0, r7
 8004764:	4798      	blx	r3
 8004766:	465d      	mov	r5, fp
 8004768:	6826      	ldr	r6, [r4, #0]
 800476a:	f016 0610 	ands.w	r6, r6, #16
 800476e:	d176      	bne.n	800485e <_scanf_float+0x3b6>
 8004770:	702e      	strb	r6, [r5, #0]
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004778:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800477c:	d141      	bne.n	8004802 <_scanf_float+0x35a>
 800477e:	9b02      	ldr	r3, [sp, #8]
 8004780:	eba9 0303 	sub.w	r3, r9, r3
 8004784:	425a      	negs	r2, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d148      	bne.n	800481c <_scanf_float+0x374>
 800478a:	4641      	mov	r1, r8
 800478c:	2200      	movs	r2, #0
 800478e:	4638      	mov	r0, r7
 8004790:	f000 feb2 	bl	80054f8 <_strtod_r>
 8004794:	6825      	ldr	r5, [r4, #0]
 8004796:	4680      	mov	r8, r0
 8004798:	f015 0f02 	tst.w	r5, #2
 800479c:	4689      	mov	r9, r1
 800479e:	f8da 3000 	ldr.w	r3, [sl]
 80047a2:	d046      	beq.n	8004832 <_scanf_float+0x38a>
 80047a4:	1d1a      	adds	r2, r3, #4
 80047a6:	f8ca 2000 	str.w	r2, [sl]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	e9c3 8900 	strd	r8, r9, [r3]
 80047b0:	68e3      	ldr	r3, [r4, #12]
 80047b2:	3301      	adds	r3, #1
 80047b4:	60e3      	str	r3, [r4, #12]
 80047b6:	e6bf      	b.n	8004538 <_scanf_float+0x90>
 80047b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047bc:	4632      	mov	r2, r6
 80047be:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80047c2:	4638      	mov	r0, r7
 80047c4:	4798      	blx	r3
 80047c6:	6923      	ldr	r3, [r4, #16]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	6123      	str	r3, [r4, #16]
 80047cc:	e7a7      	b.n	800471e <_scanf_float+0x276>
 80047ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047d2:	4632      	mov	r2, r6
 80047d4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80047d8:	4638      	mov	r0, r7
 80047da:	4798      	blx	r3
 80047dc:	6923      	ldr	r3, [r4, #16]
 80047de:	3b01      	subs	r3, #1
 80047e0:	6123      	str	r3, [r4, #16]
 80047e2:	4545      	cmp	r5, r8
 80047e4:	d8f3      	bhi.n	80047ce <_scanf_float+0x326>
 80047e6:	e6a6      	b.n	8004536 <_scanf_float+0x8e>
 80047e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047ec:	4632      	mov	r2, r6
 80047ee:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80047f2:	4638      	mov	r0, r7
 80047f4:	4798      	blx	r3
 80047f6:	6923      	ldr	r3, [r4, #16]
 80047f8:	3b01      	subs	r3, #1
 80047fa:	6123      	str	r3, [r4, #16]
 80047fc:	4545      	cmp	r5, r8
 80047fe:	d8f3      	bhi.n	80047e8 <_scanf_float+0x340>
 8004800:	e699      	b.n	8004536 <_scanf_float+0x8e>
 8004802:	9b03      	ldr	r3, [sp, #12]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0c0      	beq.n	800478a <_scanf_float+0x2e2>
 8004808:	9904      	ldr	r1, [sp, #16]
 800480a:	230a      	movs	r3, #10
 800480c:	4632      	mov	r2, r6
 800480e:	3101      	adds	r1, #1
 8004810:	4638      	mov	r0, r7
 8004812:	f000 fefd 	bl	8005610 <_strtol_r>
 8004816:	9b03      	ldr	r3, [sp, #12]
 8004818:	9d04      	ldr	r5, [sp, #16]
 800481a:	1ac2      	subs	r2, r0, r3
 800481c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004820:	429d      	cmp	r5, r3
 8004822:	bf28      	it	cs
 8004824:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8004828:	490e      	ldr	r1, [pc, #56]	; (8004864 <_scanf_float+0x3bc>)
 800482a:	4628      	mov	r0, r5
 800482c:	f000 f820 	bl	8004870 <siprintf>
 8004830:	e7ab      	b.n	800478a <_scanf_float+0x2e2>
 8004832:	1d1f      	adds	r7, r3, #4
 8004834:	f015 0504 	ands.w	r5, r5, #4
 8004838:	f8ca 7000 	str.w	r7, [sl]
 800483c:	d1b5      	bne.n	80047aa <_scanf_float+0x302>
 800483e:	681f      	ldr	r7, [r3, #0]
 8004840:	4602      	mov	r2, r0
 8004842:	460b      	mov	r3, r1
 8004844:	f7fc f8e2 	bl	8000a0c <__aeabi_dcmpun>
 8004848:	b120      	cbz	r0, 8004854 <_scanf_float+0x3ac>
 800484a:	4628      	mov	r0, r5
 800484c:	f000 f80c 	bl	8004868 <nanf>
 8004850:	6038      	str	r0, [r7, #0]
 8004852:	e7ad      	b.n	80047b0 <_scanf_float+0x308>
 8004854:	4640      	mov	r0, r8
 8004856:	4649      	mov	r1, r9
 8004858:	f7fc f936 	bl	8000ac8 <__aeabi_d2f>
 800485c:	e7f8      	b.n	8004850 <_scanf_float+0x3a8>
 800485e:	2600      	movs	r6, #0
 8004860:	e66a      	b.n	8004538 <_scanf_float+0x90>
 8004862:	bf00      	nop
 8004864:	08007720 	.word	0x08007720

08004868 <nanf>:
 8004868:	4800      	ldr	r0, [pc, #0]	; (800486c <nanf+0x4>)
 800486a:	4770      	bx	lr
 800486c:	7fc00000 	.word	0x7fc00000

08004870 <siprintf>:
 8004870:	b40e      	push	{r1, r2, r3}
 8004872:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004876:	b500      	push	{lr}
 8004878:	b09c      	sub	sp, #112	; 0x70
 800487a:	ab1d      	add	r3, sp, #116	; 0x74
 800487c:	9002      	str	r0, [sp, #8]
 800487e:	9006      	str	r0, [sp, #24]
 8004880:	9107      	str	r1, [sp, #28]
 8004882:	9104      	str	r1, [sp, #16]
 8004884:	4808      	ldr	r0, [pc, #32]	; (80048a8 <siprintf+0x38>)
 8004886:	4909      	ldr	r1, [pc, #36]	; (80048ac <siprintf+0x3c>)
 8004888:	f853 2b04 	ldr.w	r2, [r3], #4
 800488c:	9105      	str	r1, [sp, #20]
 800488e:	6800      	ldr	r0, [r0, #0]
 8004890:	a902      	add	r1, sp, #8
 8004892:	9301      	str	r3, [sp, #4]
 8004894:	f002 fd86 	bl	80073a4 <_svfiprintf_r>
 8004898:	2200      	movs	r2, #0
 800489a:	9b02      	ldr	r3, [sp, #8]
 800489c:	701a      	strb	r2, [r3, #0]
 800489e:	b01c      	add	sp, #112	; 0x70
 80048a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80048a4:	b003      	add	sp, #12
 80048a6:	4770      	bx	lr
 80048a8:	2000000c 	.word	0x2000000c
 80048ac:	ffff0208 	.word	0xffff0208

080048b0 <sulp>:
 80048b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048b4:	460f      	mov	r7, r1
 80048b6:	4690      	mov	r8, r2
 80048b8:	f002 fb38 	bl	8006f2c <__ulp>
 80048bc:	4604      	mov	r4, r0
 80048be:	460d      	mov	r5, r1
 80048c0:	f1b8 0f00 	cmp.w	r8, #0
 80048c4:	d011      	beq.n	80048ea <sulp+0x3a>
 80048c6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80048ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	dd0b      	ble.n	80048ea <sulp+0x3a>
 80048d2:	2400      	movs	r4, #0
 80048d4:	051b      	lsls	r3, r3, #20
 80048d6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80048da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80048de:	4622      	mov	r2, r4
 80048e0:	462b      	mov	r3, r5
 80048e2:	f7fb fdf9 	bl	80004d8 <__aeabi_dmul>
 80048e6:	4604      	mov	r4, r0
 80048e8:	460d      	mov	r5, r1
 80048ea:	4620      	mov	r0, r4
 80048ec:	4629      	mov	r1, r5
 80048ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048f2:	0000      	movs	r0, r0
 80048f4:	0000      	movs	r0, r0
	...

080048f8 <_strtod_l>:
 80048f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048fc:	461f      	mov	r7, r3
 80048fe:	2300      	movs	r3, #0
 8004900:	b0a1      	sub	sp, #132	; 0x84
 8004902:	4683      	mov	fp, r0
 8004904:	4638      	mov	r0, r7
 8004906:	460e      	mov	r6, r1
 8004908:	9217      	str	r2, [sp, #92]	; 0x5c
 800490a:	931c      	str	r3, [sp, #112]	; 0x70
 800490c:	f001 ffff 	bl	800690e <__localeconv_l>
 8004910:	4680      	mov	r8, r0
 8004912:	6800      	ldr	r0, [r0, #0]
 8004914:	f7fb fc1c 	bl	8000150 <strlen>
 8004918:	f04f 0900 	mov.w	r9, #0
 800491c:	4604      	mov	r4, r0
 800491e:	f04f 0a00 	mov.w	sl, #0
 8004922:	961b      	str	r6, [sp, #108]	; 0x6c
 8004924:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004926:	781a      	ldrb	r2, [r3, #0]
 8004928:	2a0d      	cmp	r2, #13
 800492a:	d832      	bhi.n	8004992 <_strtod_l+0x9a>
 800492c:	2a09      	cmp	r2, #9
 800492e:	d236      	bcs.n	800499e <_strtod_l+0xa6>
 8004930:	2a00      	cmp	r2, #0
 8004932:	d03e      	beq.n	80049b2 <_strtod_l+0xba>
 8004934:	2300      	movs	r3, #0
 8004936:	930d      	str	r3, [sp, #52]	; 0x34
 8004938:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800493a:	782b      	ldrb	r3, [r5, #0]
 800493c:	2b30      	cmp	r3, #48	; 0x30
 800493e:	f040 80ac 	bne.w	8004a9a <_strtod_l+0x1a2>
 8004942:	786b      	ldrb	r3, [r5, #1]
 8004944:	2b58      	cmp	r3, #88	; 0x58
 8004946:	d001      	beq.n	800494c <_strtod_l+0x54>
 8004948:	2b78      	cmp	r3, #120	; 0x78
 800494a:	d167      	bne.n	8004a1c <_strtod_l+0x124>
 800494c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800494e:	9702      	str	r7, [sp, #8]
 8004950:	9301      	str	r3, [sp, #4]
 8004952:	ab1c      	add	r3, sp, #112	; 0x70
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	4a89      	ldr	r2, [pc, #548]	; (8004b7c <_strtod_l+0x284>)
 8004958:	ab1d      	add	r3, sp, #116	; 0x74
 800495a:	a91b      	add	r1, sp, #108	; 0x6c
 800495c:	4658      	mov	r0, fp
 800495e:	f001 fcfb 	bl	8006358 <__gethex>
 8004962:	f010 0407 	ands.w	r4, r0, #7
 8004966:	4606      	mov	r6, r0
 8004968:	d005      	beq.n	8004976 <_strtod_l+0x7e>
 800496a:	2c06      	cmp	r4, #6
 800496c:	d12b      	bne.n	80049c6 <_strtod_l+0xce>
 800496e:	2300      	movs	r3, #0
 8004970:	3501      	adds	r5, #1
 8004972:	951b      	str	r5, [sp, #108]	; 0x6c
 8004974:	930d      	str	r3, [sp, #52]	; 0x34
 8004976:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004978:	2b00      	cmp	r3, #0
 800497a:	f040 85a6 	bne.w	80054ca <_strtod_l+0xbd2>
 800497e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004980:	b1e3      	cbz	r3, 80049bc <_strtod_l+0xc4>
 8004982:	464a      	mov	r2, r9
 8004984:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8004988:	4610      	mov	r0, r2
 800498a:	4619      	mov	r1, r3
 800498c:	b021      	add	sp, #132	; 0x84
 800498e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004992:	2a2b      	cmp	r2, #43	; 0x2b
 8004994:	d015      	beq.n	80049c2 <_strtod_l+0xca>
 8004996:	2a2d      	cmp	r2, #45	; 0x2d
 8004998:	d004      	beq.n	80049a4 <_strtod_l+0xac>
 800499a:	2a20      	cmp	r2, #32
 800499c:	d1ca      	bne.n	8004934 <_strtod_l+0x3c>
 800499e:	3301      	adds	r3, #1
 80049a0:	931b      	str	r3, [sp, #108]	; 0x6c
 80049a2:	e7bf      	b.n	8004924 <_strtod_l+0x2c>
 80049a4:	2201      	movs	r2, #1
 80049a6:	920d      	str	r2, [sp, #52]	; 0x34
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	921b      	str	r2, [sp, #108]	; 0x6c
 80049ac:	785b      	ldrb	r3, [r3, #1]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1c2      	bne.n	8004938 <_strtod_l+0x40>
 80049b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80049b4:	961b      	str	r6, [sp, #108]	; 0x6c
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f040 8585 	bne.w	80054c6 <_strtod_l+0xbce>
 80049bc:	464a      	mov	r2, r9
 80049be:	4653      	mov	r3, sl
 80049c0:	e7e2      	b.n	8004988 <_strtod_l+0x90>
 80049c2:	2200      	movs	r2, #0
 80049c4:	e7ef      	b.n	80049a6 <_strtod_l+0xae>
 80049c6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80049c8:	b13a      	cbz	r2, 80049da <_strtod_l+0xe2>
 80049ca:	2135      	movs	r1, #53	; 0x35
 80049cc:	a81e      	add	r0, sp, #120	; 0x78
 80049ce:	f002 fba0 	bl	8007112 <__copybits>
 80049d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80049d4:	4658      	mov	r0, fp
 80049d6:	f002 f812 	bl	80069fe <_Bfree>
 80049da:	3c01      	subs	r4, #1
 80049dc:	2c04      	cmp	r4, #4
 80049de:	d806      	bhi.n	80049ee <_strtod_l+0xf6>
 80049e0:	e8df f004 	tbb	[pc, r4]
 80049e4:	1714030a 	.word	0x1714030a
 80049e8:	0a          	.byte	0x0a
 80049e9:	00          	.byte	0x00
 80049ea:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 80049ee:	0731      	lsls	r1, r6, #28
 80049f0:	d5c1      	bpl.n	8004976 <_strtod_l+0x7e>
 80049f2:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 80049f6:	e7be      	b.n	8004976 <_strtod_l+0x7e>
 80049f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80049fa:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 80049fe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004a02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004a06:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8004a0a:	e7f0      	b.n	80049ee <_strtod_l+0xf6>
 8004a0c:	f8df a170 	ldr.w	sl, [pc, #368]	; 8004b80 <_strtod_l+0x288>
 8004a10:	e7ed      	b.n	80049ee <_strtod_l+0xf6>
 8004a12:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8004a16:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004a1a:	e7e8      	b.n	80049ee <_strtod_l+0xf6>
 8004a1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a1e:	1c5a      	adds	r2, r3, #1
 8004a20:	921b      	str	r2, [sp, #108]	; 0x6c
 8004a22:	785b      	ldrb	r3, [r3, #1]
 8004a24:	2b30      	cmp	r3, #48	; 0x30
 8004a26:	d0f9      	beq.n	8004a1c <_strtod_l+0x124>
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d0a4      	beq.n	8004976 <_strtod_l+0x7e>
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	2500      	movs	r5, #0
 8004a30:	220a      	movs	r2, #10
 8004a32:	9307      	str	r3, [sp, #28]
 8004a34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a36:	9506      	str	r5, [sp, #24]
 8004a38:	9308      	str	r3, [sp, #32]
 8004a3a:	9504      	str	r5, [sp, #16]
 8004a3c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004a3e:	7807      	ldrb	r7, [r0, #0]
 8004a40:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8004a44:	b2d9      	uxtb	r1, r3
 8004a46:	2909      	cmp	r1, #9
 8004a48:	d929      	bls.n	8004a9e <_strtod_l+0x1a6>
 8004a4a:	4622      	mov	r2, r4
 8004a4c:	f8d8 1000 	ldr.w	r1, [r8]
 8004a50:	f002 fdb0 	bl	80075b4 <strncmp>
 8004a54:	2800      	cmp	r0, #0
 8004a56:	d031      	beq.n	8004abc <_strtod_l+0x1c4>
 8004a58:	2000      	movs	r0, #0
 8004a5a:	463b      	mov	r3, r7
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	9c04      	ldr	r4, [sp, #16]
 8004a60:	9005      	str	r0, [sp, #20]
 8004a62:	2b65      	cmp	r3, #101	; 0x65
 8004a64:	d001      	beq.n	8004a6a <_strtod_l+0x172>
 8004a66:	2b45      	cmp	r3, #69	; 0x45
 8004a68:	d114      	bne.n	8004a94 <_strtod_l+0x19c>
 8004a6a:	b924      	cbnz	r4, 8004a76 <_strtod_l+0x17e>
 8004a6c:	b910      	cbnz	r0, 8004a74 <_strtod_l+0x17c>
 8004a6e:	9b07      	ldr	r3, [sp, #28]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d09e      	beq.n	80049b2 <_strtod_l+0xba>
 8004a74:	2400      	movs	r4, #0
 8004a76:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004a78:	1c73      	adds	r3, r6, #1
 8004a7a:	931b      	str	r3, [sp, #108]	; 0x6c
 8004a7c:	7873      	ldrb	r3, [r6, #1]
 8004a7e:	2b2b      	cmp	r3, #43	; 0x2b
 8004a80:	d078      	beq.n	8004b74 <_strtod_l+0x27c>
 8004a82:	2b2d      	cmp	r3, #45	; 0x2d
 8004a84:	d070      	beq.n	8004b68 <_strtod_l+0x270>
 8004a86:	f04f 0c00 	mov.w	ip, #0
 8004a8a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8004a8e:	2f09      	cmp	r7, #9
 8004a90:	d97c      	bls.n	8004b8c <_strtod_l+0x294>
 8004a92:	961b      	str	r6, [sp, #108]	; 0x6c
 8004a94:	f04f 0e00 	mov.w	lr, #0
 8004a98:	e09a      	b.n	8004bd0 <_strtod_l+0x2d8>
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e7c7      	b.n	8004a2e <_strtod_l+0x136>
 8004a9e:	9904      	ldr	r1, [sp, #16]
 8004aa0:	3001      	adds	r0, #1
 8004aa2:	2908      	cmp	r1, #8
 8004aa4:	bfd7      	itett	le
 8004aa6:	9906      	ldrle	r1, [sp, #24]
 8004aa8:	fb02 3505 	mlagt	r5, r2, r5, r3
 8004aac:	fb02 3301 	mlale	r3, r2, r1, r3
 8004ab0:	9306      	strle	r3, [sp, #24]
 8004ab2:	9b04      	ldr	r3, [sp, #16]
 8004ab4:	901b      	str	r0, [sp, #108]	; 0x6c
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	9304      	str	r3, [sp, #16]
 8004aba:	e7bf      	b.n	8004a3c <_strtod_l+0x144>
 8004abc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004abe:	191a      	adds	r2, r3, r4
 8004ac0:	921b      	str	r2, [sp, #108]	; 0x6c
 8004ac2:	9a04      	ldr	r2, [sp, #16]
 8004ac4:	5d1b      	ldrb	r3, [r3, r4]
 8004ac6:	2a00      	cmp	r2, #0
 8004ac8:	d037      	beq.n	8004b3a <_strtod_l+0x242>
 8004aca:	4602      	mov	r2, r0
 8004acc:	9c04      	ldr	r4, [sp, #16]
 8004ace:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004ad2:	2909      	cmp	r1, #9
 8004ad4:	d913      	bls.n	8004afe <_strtod_l+0x206>
 8004ad6:	2101      	movs	r1, #1
 8004ad8:	9105      	str	r1, [sp, #20]
 8004ada:	e7c2      	b.n	8004a62 <_strtod_l+0x16a>
 8004adc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ade:	3001      	adds	r0, #1
 8004ae0:	1c5a      	adds	r2, r3, #1
 8004ae2:	921b      	str	r2, [sp, #108]	; 0x6c
 8004ae4:	785b      	ldrb	r3, [r3, #1]
 8004ae6:	2b30      	cmp	r3, #48	; 0x30
 8004ae8:	d0f8      	beq.n	8004adc <_strtod_l+0x1e4>
 8004aea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004aee:	2a08      	cmp	r2, #8
 8004af0:	f200 84f0 	bhi.w	80054d4 <_strtod_l+0xbdc>
 8004af4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004af6:	9208      	str	r2, [sp, #32]
 8004af8:	4602      	mov	r2, r0
 8004afa:	2000      	movs	r0, #0
 8004afc:	4604      	mov	r4, r0
 8004afe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8004b02:	f100 0101 	add.w	r1, r0, #1
 8004b06:	d012      	beq.n	8004b2e <_strtod_l+0x236>
 8004b08:	440a      	add	r2, r1
 8004b0a:	270a      	movs	r7, #10
 8004b0c:	4621      	mov	r1, r4
 8004b0e:	eb00 0c04 	add.w	ip, r0, r4
 8004b12:	458c      	cmp	ip, r1
 8004b14:	d113      	bne.n	8004b3e <_strtod_l+0x246>
 8004b16:	1821      	adds	r1, r4, r0
 8004b18:	2908      	cmp	r1, #8
 8004b1a:	f104 0401 	add.w	r4, r4, #1
 8004b1e:	4404      	add	r4, r0
 8004b20:	dc19      	bgt.n	8004b56 <_strtod_l+0x25e>
 8004b22:	210a      	movs	r1, #10
 8004b24:	9b06      	ldr	r3, [sp, #24]
 8004b26:	fb01 e303 	mla	r3, r1, r3, lr
 8004b2a:	9306      	str	r3, [sp, #24]
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004b30:	1c58      	adds	r0, r3, #1
 8004b32:	901b      	str	r0, [sp, #108]	; 0x6c
 8004b34:	785b      	ldrb	r3, [r3, #1]
 8004b36:	4608      	mov	r0, r1
 8004b38:	e7c9      	b.n	8004ace <_strtod_l+0x1d6>
 8004b3a:	9804      	ldr	r0, [sp, #16]
 8004b3c:	e7d3      	b.n	8004ae6 <_strtod_l+0x1ee>
 8004b3e:	2908      	cmp	r1, #8
 8004b40:	f101 0101 	add.w	r1, r1, #1
 8004b44:	dc03      	bgt.n	8004b4e <_strtod_l+0x256>
 8004b46:	9b06      	ldr	r3, [sp, #24]
 8004b48:	437b      	muls	r3, r7
 8004b4a:	9306      	str	r3, [sp, #24]
 8004b4c:	e7e1      	b.n	8004b12 <_strtod_l+0x21a>
 8004b4e:	2910      	cmp	r1, #16
 8004b50:	bfd8      	it	le
 8004b52:	437d      	mulle	r5, r7
 8004b54:	e7dd      	b.n	8004b12 <_strtod_l+0x21a>
 8004b56:	2c10      	cmp	r4, #16
 8004b58:	bfdc      	itt	le
 8004b5a:	210a      	movle	r1, #10
 8004b5c:	fb01 e505 	mlale	r5, r1, r5, lr
 8004b60:	e7e4      	b.n	8004b2c <_strtod_l+0x234>
 8004b62:	2301      	movs	r3, #1
 8004b64:	9305      	str	r3, [sp, #20]
 8004b66:	e781      	b.n	8004a6c <_strtod_l+0x174>
 8004b68:	f04f 0c01 	mov.w	ip, #1
 8004b6c:	1cb3      	adds	r3, r6, #2
 8004b6e:	931b      	str	r3, [sp, #108]	; 0x6c
 8004b70:	78b3      	ldrb	r3, [r6, #2]
 8004b72:	e78a      	b.n	8004a8a <_strtod_l+0x192>
 8004b74:	f04f 0c00 	mov.w	ip, #0
 8004b78:	e7f8      	b.n	8004b6c <_strtod_l+0x274>
 8004b7a:	bf00      	nop
 8004b7c:	08007728 	.word	0x08007728
 8004b80:	7ff00000 	.word	0x7ff00000
 8004b84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004b86:	1c5f      	adds	r7, r3, #1
 8004b88:	971b      	str	r7, [sp, #108]	; 0x6c
 8004b8a:	785b      	ldrb	r3, [r3, #1]
 8004b8c:	2b30      	cmp	r3, #48	; 0x30
 8004b8e:	d0f9      	beq.n	8004b84 <_strtod_l+0x28c>
 8004b90:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8004b94:	2f08      	cmp	r7, #8
 8004b96:	f63f af7d 	bhi.w	8004a94 <_strtod_l+0x19c>
 8004b9a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004b9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ba0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ba2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ba4:	1c5f      	adds	r7, r3, #1
 8004ba6:	971b      	str	r7, [sp, #108]	; 0x6c
 8004ba8:	785b      	ldrb	r3, [r3, #1]
 8004baa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8004bae:	f1b8 0f09 	cmp.w	r8, #9
 8004bb2:	d937      	bls.n	8004c24 <_strtod_l+0x32c>
 8004bb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bb6:	1a7f      	subs	r7, r7, r1
 8004bb8:	2f08      	cmp	r7, #8
 8004bba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8004bbe:	dc37      	bgt.n	8004c30 <_strtod_l+0x338>
 8004bc0:	45be      	cmp	lr, r7
 8004bc2:	bfa8      	it	ge
 8004bc4:	46be      	movge	lr, r7
 8004bc6:	f1bc 0f00 	cmp.w	ip, #0
 8004bca:	d001      	beq.n	8004bd0 <_strtod_l+0x2d8>
 8004bcc:	f1ce 0e00 	rsb	lr, lr, #0
 8004bd0:	2c00      	cmp	r4, #0
 8004bd2:	d151      	bne.n	8004c78 <_strtod_l+0x380>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	f47f aece 	bne.w	8004976 <_strtod_l+0x7e>
 8004bda:	9a07      	ldr	r2, [sp, #28]
 8004bdc:	2a00      	cmp	r2, #0
 8004bde:	f47f aeca 	bne.w	8004976 <_strtod_l+0x7e>
 8004be2:	9a05      	ldr	r2, [sp, #20]
 8004be4:	2a00      	cmp	r2, #0
 8004be6:	f47f aee4 	bne.w	80049b2 <_strtod_l+0xba>
 8004bea:	2b4e      	cmp	r3, #78	; 0x4e
 8004bec:	d027      	beq.n	8004c3e <_strtod_l+0x346>
 8004bee:	dc21      	bgt.n	8004c34 <_strtod_l+0x33c>
 8004bf0:	2b49      	cmp	r3, #73	; 0x49
 8004bf2:	f47f aede 	bne.w	80049b2 <_strtod_l+0xba>
 8004bf6:	49a4      	ldr	r1, [pc, #656]	; (8004e88 <_strtod_l+0x590>)
 8004bf8:	a81b      	add	r0, sp, #108	; 0x6c
 8004bfa:	f001 fde1 	bl	80067c0 <__match>
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	f43f aed7 	beq.w	80049b2 <_strtod_l+0xba>
 8004c04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c06:	49a1      	ldr	r1, [pc, #644]	; (8004e8c <_strtod_l+0x594>)
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	a81b      	add	r0, sp, #108	; 0x6c
 8004c0c:	931b      	str	r3, [sp, #108]	; 0x6c
 8004c0e:	f001 fdd7 	bl	80067c0 <__match>
 8004c12:	b910      	cbnz	r0, 8004c1a <_strtod_l+0x322>
 8004c14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c16:	3301      	adds	r3, #1
 8004c18:	931b      	str	r3, [sp, #108]	; 0x6c
 8004c1a:	f8df a284 	ldr.w	sl, [pc, #644]	; 8004ea0 <_strtod_l+0x5a8>
 8004c1e:	f04f 0900 	mov.w	r9, #0
 8004c22:	e6a8      	b.n	8004976 <_strtod_l+0x7e>
 8004c24:	210a      	movs	r1, #10
 8004c26:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004c2a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004c2e:	e7b8      	b.n	8004ba2 <_strtod_l+0x2aa>
 8004c30:	46be      	mov	lr, r7
 8004c32:	e7c8      	b.n	8004bc6 <_strtod_l+0x2ce>
 8004c34:	2b69      	cmp	r3, #105	; 0x69
 8004c36:	d0de      	beq.n	8004bf6 <_strtod_l+0x2fe>
 8004c38:	2b6e      	cmp	r3, #110	; 0x6e
 8004c3a:	f47f aeba 	bne.w	80049b2 <_strtod_l+0xba>
 8004c3e:	4994      	ldr	r1, [pc, #592]	; (8004e90 <_strtod_l+0x598>)
 8004c40:	a81b      	add	r0, sp, #108	; 0x6c
 8004c42:	f001 fdbd 	bl	80067c0 <__match>
 8004c46:	2800      	cmp	r0, #0
 8004c48:	f43f aeb3 	beq.w	80049b2 <_strtod_l+0xba>
 8004c4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b28      	cmp	r3, #40	; 0x28
 8004c52:	d10e      	bne.n	8004c72 <_strtod_l+0x37a>
 8004c54:	aa1e      	add	r2, sp, #120	; 0x78
 8004c56:	498f      	ldr	r1, [pc, #572]	; (8004e94 <_strtod_l+0x59c>)
 8004c58:	a81b      	add	r0, sp, #108	; 0x6c
 8004c5a:	f001 fdc5 	bl	80067e8 <__hexnan>
 8004c5e:	2805      	cmp	r0, #5
 8004c60:	d107      	bne.n	8004c72 <_strtod_l+0x37a>
 8004c62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004c64:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8004c68:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8004c6c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8004c70:	e681      	b.n	8004976 <_strtod_l+0x7e>
 8004c72:	f8df a234 	ldr.w	sl, [pc, #564]	; 8004ea8 <_strtod_l+0x5b0>
 8004c76:	e7d2      	b.n	8004c1e <_strtod_l+0x326>
 8004c78:	ebae 0302 	sub.w	r3, lr, r2
 8004c7c:	9307      	str	r3, [sp, #28]
 8004c7e:	9b04      	ldr	r3, [sp, #16]
 8004c80:	9806      	ldr	r0, [sp, #24]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	bf08      	it	eq
 8004c86:	4623      	moveq	r3, r4
 8004c88:	2c10      	cmp	r4, #16
 8004c8a:	9304      	str	r3, [sp, #16]
 8004c8c:	46a0      	mov	r8, r4
 8004c8e:	bfa8      	it	ge
 8004c90:	f04f 0810 	movge.w	r8, #16
 8004c94:	f7fb fba6 	bl	80003e4 <__aeabi_ui2d>
 8004c98:	2c09      	cmp	r4, #9
 8004c9a:	4681      	mov	r9, r0
 8004c9c:	468a      	mov	sl, r1
 8004c9e:	dc13      	bgt.n	8004cc8 <_strtod_l+0x3d0>
 8004ca0:	9b07      	ldr	r3, [sp, #28]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f43f ae67 	beq.w	8004976 <_strtod_l+0x7e>
 8004ca8:	9b07      	ldr	r3, [sp, #28]
 8004caa:	dd7e      	ble.n	8004daa <_strtod_l+0x4b2>
 8004cac:	2b16      	cmp	r3, #22
 8004cae:	dc65      	bgt.n	8004d7c <_strtod_l+0x484>
 8004cb0:	4a79      	ldr	r2, [pc, #484]	; (8004e98 <_strtod_l+0x5a0>)
 8004cb2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8004cb6:	464a      	mov	r2, r9
 8004cb8:	e9de 0100 	ldrd	r0, r1, [lr]
 8004cbc:	4653      	mov	r3, sl
 8004cbe:	f7fb fc0b 	bl	80004d8 <__aeabi_dmul>
 8004cc2:	4681      	mov	r9, r0
 8004cc4:	468a      	mov	sl, r1
 8004cc6:	e656      	b.n	8004976 <_strtod_l+0x7e>
 8004cc8:	4b73      	ldr	r3, [pc, #460]	; (8004e98 <_strtod_l+0x5a0>)
 8004cca:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004cce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004cd2:	f7fb fc01 	bl	80004d8 <__aeabi_dmul>
 8004cd6:	4606      	mov	r6, r0
 8004cd8:	4628      	mov	r0, r5
 8004cda:	460f      	mov	r7, r1
 8004cdc:	f7fb fb82 	bl	80003e4 <__aeabi_ui2d>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	4639      	mov	r1, r7
 8004ce8:	f7fb fa40 	bl	800016c <__adddf3>
 8004cec:	2c0f      	cmp	r4, #15
 8004cee:	4681      	mov	r9, r0
 8004cf0:	468a      	mov	sl, r1
 8004cf2:	ddd5      	ble.n	8004ca0 <_strtod_l+0x3a8>
 8004cf4:	9b07      	ldr	r3, [sp, #28]
 8004cf6:	eba4 0808 	sub.w	r8, r4, r8
 8004cfa:	4498      	add	r8, r3
 8004cfc:	f1b8 0f00 	cmp.w	r8, #0
 8004d00:	f340 809a 	ble.w	8004e38 <_strtod_l+0x540>
 8004d04:	f018 030f 	ands.w	r3, r8, #15
 8004d08:	d00a      	beq.n	8004d20 <_strtod_l+0x428>
 8004d0a:	4963      	ldr	r1, [pc, #396]	; (8004e98 <_strtod_l+0x5a0>)
 8004d0c:	464a      	mov	r2, r9
 8004d0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004d12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d16:	4653      	mov	r3, sl
 8004d18:	f7fb fbde 	bl	80004d8 <__aeabi_dmul>
 8004d1c:	4681      	mov	r9, r0
 8004d1e:	468a      	mov	sl, r1
 8004d20:	f038 080f 	bics.w	r8, r8, #15
 8004d24:	d077      	beq.n	8004e16 <_strtod_l+0x51e>
 8004d26:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004d2a:	dd4b      	ble.n	8004dc4 <_strtod_l+0x4cc>
 8004d2c:	f04f 0800 	mov.w	r8, #0
 8004d30:	f8cd 8010 	str.w	r8, [sp, #16]
 8004d34:	f8cd 8020 	str.w	r8, [sp, #32]
 8004d38:	f8cd 8018 	str.w	r8, [sp, #24]
 8004d3c:	2322      	movs	r3, #34	; 0x22
 8004d3e:	f04f 0900 	mov.w	r9, #0
 8004d42:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8004ea0 <_strtod_l+0x5a8>
 8004d46:	f8cb 3000 	str.w	r3, [fp]
 8004d4a:	9b08      	ldr	r3, [sp, #32]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f43f ae12 	beq.w	8004976 <_strtod_l+0x7e>
 8004d52:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d54:	4658      	mov	r0, fp
 8004d56:	f001 fe52 	bl	80069fe <_Bfree>
 8004d5a:	9906      	ldr	r1, [sp, #24]
 8004d5c:	4658      	mov	r0, fp
 8004d5e:	f001 fe4e 	bl	80069fe <_Bfree>
 8004d62:	9904      	ldr	r1, [sp, #16]
 8004d64:	4658      	mov	r0, fp
 8004d66:	f001 fe4a 	bl	80069fe <_Bfree>
 8004d6a:	9908      	ldr	r1, [sp, #32]
 8004d6c:	4658      	mov	r0, fp
 8004d6e:	f001 fe46 	bl	80069fe <_Bfree>
 8004d72:	4641      	mov	r1, r8
 8004d74:	4658      	mov	r0, fp
 8004d76:	f001 fe42 	bl	80069fe <_Bfree>
 8004d7a:	e5fc      	b.n	8004976 <_strtod_l+0x7e>
 8004d7c:	9a07      	ldr	r2, [sp, #28]
 8004d7e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004d82:	4293      	cmp	r3, r2
 8004d84:	dbb6      	blt.n	8004cf4 <_strtod_l+0x3fc>
 8004d86:	4d44      	ldr	r5, [pc, #272]	; (8004e98 <_strtod_l+0x5a0>)
 8004d88:	f1c4 040f 	rsb	r4, r4, #15
 8004d8c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004d90:	464a      	mov	r2, r9
 8004d92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d96:	4653      	mov	r3, sl
 8004d98:	f7fb fb9e 	bl	80004d8 <__aeabi_dmul>
 8004d9c:	9b07      	ldr	r3, [sp, #28]
 8004d9e:	1b1c      	subs	r4, r3, r4
 8004da0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004da4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004da8:	e789      	b.n	8004cbe <_strtod_l+0x3c6>
 8004daa:	f113 0f16 	cmn.w	r3, #22
 8004dae:	dba1      	blt.n	8004cf4 <_strtod_l+0x3fc>
 8004db0:	4a39      	ldr	r2, [pc, #228]	; (8004e98 <_strtod_l+0x5a0>)
 8004db2:	4648      	mov	r0, r9
 8004db4:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8004db8:	e9d2 2300 	ldrd	r2, r3, [r2]
 8004dbc:	4651      	mov	r1, sl
 8004dbe:	f7fb fcb5 	bl	800072c <__aeabi_ddiv>
 8004dc2:	e77e      	b.n	8004cc2 <_strtod_l+0x3ca>
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	4648      	mov	r0, r9
 8004dc8:	4651      	mov	r1, sl
 8004dca:	461d      	mov	r5, r3
 8004dcc:	4e33      	ldr	r6, [pc, #204]	; (8004e9c <_strtod_l+0x5a4>)
 8004dce:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004dd2:	f1b8 0f01 	cmp.w	r8, #1
 8004dd6:	dc21      	bgt.n	8004e1c <_strtod_l+0x524>
 8004dd8:	b10b      	cbz	r3, 8004dde <_strtod_l+0x4e6>
 8004dda:	4681      	mov	r9, r0
 8004ddc:	468a      	mov	sl, r1
 8004dde:	4b2f      	ldr	r3, [pc, #188]	; (8004e9c <_strtod_l+0x5a4>)
 8004de0:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8004de4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004de8:	464a      	mov	r2, r9
 8004dea:	e9d5 0100 	ldrd	r0, r1, [r5]
 8004dee:	4653      	mov	r3, sl
 8004df0:	f7fb fb72 	bl	80004d8 <__aeabi_dmul>
 8004df4:	4b2a      	ldr	r3, [pc, #168]	; (8004ea0 <_strtod_l+0x5a8>)
 8004df6:	460a      	mov	r2, r1
 8004df8:	400b      	ands	r3, r1
 8004dfa:	492a      	ldr	r1, [pc, #168]	; (8004ea4 <_strtod_l+0x5ac>)
 8004dfc:	4681      	mov	r9, r0
 8004dfe:	428b      	cmp	r3, r1
 8004e00:	d894      	bhi.n	8004d2c <_strtod_l+0x434>
 8004e02:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004e06:	428b      	cmp	r3, r1
 8004e08:	bf86      	itte	hi
 8004e0a:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 8004e0e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8004eac <_strtod_l+0x5b4>
 8004e12:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8004e16:	2300      	movs	r3, #0
 8004e18:	9305      	str	r3, [sp, #20]
 8004e1a:	e07b      	b.n	8004f14 <_strtod_l+0x61c>
 8004e1c:	f018 0f01 	tst.w	r8, #1
 8004e20:	d006      	beq.n	8004e30 <_strtod_l+0x538>
 8004e22:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8004e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2a:	f7fb fb55 	bl	80004d8 <__aeabi_dmul>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	3501      	adds	r5, #1
 8004e32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004e36:	e7cc      	b.n	8004dd2 <_strtod_l+0x4da>
 8004e38:	d0ed      	beq.n	8004e16 <_strtod_l+0x51e>
 8004e3a:	f1c8 0800 	rsb	r8, r8, #0
 8004e3e:	f018 020f 	ands.w	r2, r8, #15
 8004e42:	d00a      	beq.n	8004e5a <_strtod_l+0x562>
 8004e44:	4b14      	ldr	r3, [pc, #80]	; (8004e98 <_strtod_l+0x5a0>)
 8004e46:	4648      	mov	r0, r9
 8004e48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e4c:	4651      	mov	r1, sl
 8004e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e52:	f7fb fc6b 	bl	800072c <__aeabi_ddiv>
 8004e56:	4681      	mov	r9, r0
 8004e58:	468a      	mov	sl, r1
 8004e5a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8004e5e:	d0da      	beq.n	8004e16 <_strtod_l+0x51e>
 8004e60:	f1b8 0f1f 	cmp.w	r8, #31
 8004e64:	dd24      	ble.n	8004eb0 <_strtod_l+0x5b8>
 8004e66:	f04f 0800 	mov.w	r8, #0
 8004e6a:	f8cd 8010 	str.w	r8, [sp, #16]
 8004e6e:	f8cd 8020 	str.w	r8, [sp, #32]
 8004e72:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e76:	2322      	movs	r3, #34	; 0x22
 8004e78:	f04f 0900 	mov.w	r9, #0
 8004e7c:	f04f 0a00 	mov.w	sl, #0
 8004e80:	f8cb 3000 	str.w	r3, [fp]
 8004e84:	e761      	b.n	8004d4a <_strtod_l+0x452>
 8004e86:	bf00      	nop
 8004e88:	080076f1 	.word	0x080076f1
 8004e8c:	0800777b 	.word	0x0800777b
 8004e90:	080076f9 	.word	0x080076f9
 8004e94:	0800773c 	.word	0x0800773c
 8004e98:	080077b8 	.word	0x080077b8
 8004e9c:	08007790 	.word	0x08007790
 8004ea0:	7ff00000 	.word	0x7ff00000
 8004ea4:	7ca00000 	.word	0x7ca00000
 8004ea8:	fff80000 	.word	0xfff80000
 8004eac:	7fefffff 	.word	0x7fefffff
 8004eb0:	f018 0310 	ands.w	r3, r8, #16
 8004eb4:	bf18      	it	ne
 8004eb6:	236a      	movne	r3, #106	; 0x6a
 8004eb8:	4648      	mov	r0, r9
 8004eba:	9305      	str	r3, [sp, #20]
 8004ebc:	4651      	mov	r1, sl
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	4da1      	ldr	r5, [pc, #644]	; (8005148 <_strtod_l+0x850>)
 8004ec2:	f1b8 0f00 	cmp.w	r8, #0
 8004ec6:	f300 8113 	bgt.w	80050f0 <_strtod_l+0x7f8>
 8004eca:	b10b      	cbz	r3, 8004ed0 <_strtod_l+0x5d8>
 8004ecc:	4681      	mov	r9, r0
 8004ece:	468a      	mov	sl, r1
 8004ed0:	9b05      	ldr	r3, [sp, #20]
 8004ed2:	b1bb      	cbz	r3, 8004f04 <_strtod_l+0x60c>
 8004ed4:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8004ed8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	4651      	mov	r1, sl
 8004ee0:	dd10      	ble.n	8004f04 <_strtod_l+0x60c>
 8004ee2:	2b1f      	cmp	r3, #31
 8004ee4:	f340 8110 	ble.w	8005108 <_strtod_l+0x810>
 8004ee8:	2b34      	cmp	r3, #52	; 0x34
 8004eea:	bfd8      	it	le
 8004eec:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8004ef0:	f04f 0900 	mov.w	r9, #0
 8004ef4:	bfcf      	iteee	gt
 8004ef6:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 8004efa:	3b20      	suble	r3, #32
 8004efc:	fa02 f303 	lslle.w	r3, r2, r3
 8004f00:	ea03 0a01 	andle.w	sl, r3, r1
 8004f04:	2200      	movs	r2, #0
 8004f06:	2300      	movs	r3, #0
 8004f08:	4648      	mov	r0, r9
 8004f0a:	4651      	mov	r1, sl
 8004f0c:	f7fb fd4c 	bl	80009a8 <__aeabi_dcmpeq>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d1a8      	bne.n	8004e66 <_strtod_l+0x56e>
 8004f14:	9b06      	ldr	r3, [sp, #24]
 8004f16:	9a04      	ldr	r2, [sp, #16]
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	9908      	ldr	r1, [sp, #32]
 8004f1c:	4623      	mov	r3, r4
 8004f1e:	4658      	mov	r0, fp
 8004f20:	f001 fdbf 	bl	8006aa2 <__s2b>
 8004f24:	9008      	str	r0, [sp, #32]
 8004f26:	2800      	cmp	r0, #0
 8004f28:	f43f af00 	beq.w	8004d2c <_strtod_l+0x434>
 8004f2c:	9a07      	ldr	r2, [sp, #28]
 8004f2e:	9b07      	ldr	r3, [sp, #28]
 8004f30:	2a00      	cmp	r2, #0
 8004f32:	f1c3 0300 	rsb	r3, r3, #0
 8004f36:	bfa8      	it	ge
 8004f38:	2300      	movge	r3, #0
 8004f3a:	f04f 0800 	mov.w	r8, #0
 8004f3e:	930e      	str	r3, [sp, #56]	; 0x38
 8004f40:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004f44:	9316      	str	r3, [sp, #88]	; 0x58
 8004f46:	f8cd 8010 	str.w	r8, [sp, #16]
 8004f4a:	9b08      	ldr	r3, [sp, #32]
 8004f4c:	4658      	mov	r0, fp
 8004f4e:	6859      	ldr	r1, [r3, #4]
 8004f50:	f001 fd21 	bl	8006996 <_Balloc>
 8004f54:	9006      	str	r0, [sp, #24]
 8004f56:	2800      	cmp	r0, #0
 8004f58:	f43f aef0 	beq.w	8004d3c <_strtod_l+0x444>
 8004f5c:	9b08      	ldr	r3, [sp, #32]
 8004f5e:	300c      	adds	r0, #12
 8004f60:	691a      	ldr	r2, [r3, #16]
 8004f62:	f103 010c 	add.w	r1, r3, #12
 8004f66:	3202      	adds	r2, #2
 8004f68:	0092      	lsls	r2, r2, #2
 8004f6a:	f001 fd09 	bl	8006980 <memcpy>
 8004f6e:	ab1e      	add	r3, sp, #120	; 0x78
 8004f70:	9301      	str	r3, [sp, #4]
 8004f72:	ab1d      	add	r3, sp, #116	; 0x74
 8004f74:	9300      	str	r3, [sp, #0]
 8004f76:	464a      	mov	r2, r9
 8004f78:	4653      	mov	r3, sl
 8004f7a:	4658      	mov	r0, fp
 8004f7c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8004f80:	f002 f84a 	bl	8007018 <__d2b>
 8004f84:	901c      	str	r0, [sp, #112]	; 0x70
 8004f86:	2800      	cmp	r0, #0
 8004f88:	f43f aed8 	beq.w	8004d3c <_strtod_l+0x444>
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	4658      	mov	r0, fp
 8004f90:	f001 fe13 	bl	8006bba <__i2b>
 8004f94:	9004      	str	r0, [sp, #16]
 8004f96:	4603      	mov	r3, r0
 8004f98:	2800      	cmp	r0, #0
 8004f9a:	f43f aecf 	beq.w	8004d3c <_strtod_l+0x444>
 8004f9e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004fa0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004fa2:	2d00      	cmp	r5, #0
 8004fa4:	bfab      	itete	ge
 8004fa6:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004fa8:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004faa:	18ee      	addge	r6, r5, r3
 8004fac:	1b5c      	sublt	r4, r3, r5
 8004fae:	9b05      	ldr	r3, [sp, #20]
 8004fb0:	bfa8      	it	ge
 8004fb2:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8004fb4:	eba5 0503 	sub.w	r5, r5, r3
 8004fb8:	4415      	add	r5, r2
 8004fba:	4b64      	ldr	r3, [pc, #400]	; (800514c <_strtod_l+0x854>)
 8004fbc:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8004fc0:	bfb8      	it	lt
 8004fc2:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004fc4:	429d      	cmp	r5, r3
 8004fc6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004fca:	f280 80af 	bge.w	800512c <_strtod_l+0x834>
 8004fce:	1b5b      	subs	r3, r3, r5
 8004fd0:	2b1f      	cmp	r3, #31
 8004fd2:	eba2 0203 	sub.w	r2, r2, r3
 8004fd6:	f04f 0701 	mov.w	r7, #1
 8004fda:	f300 809c 	bgt.w	8005116 <_strtod_l+0x81e>
 8004fde:	2500      	movs	r5, #0
 8004fe0:	fa07 f303 	lsl.w	r3, r7, r3
 8004fe4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004fe6:	18b7      	adds	r7, r6, r2
 8004fe8:	9b05      	ldr	r3, [sp, #20]
 8004fea:	42be      	cmp	r6, r7
 8004fec:	4414      	add	r4, r2
 8004fee:	441c      	add	r4, r3
 8004ff0:	4633      	mov	r3, r6
 8004ff2:	bfa8      	it	ge
 8004ff4:	463b      	movge	r3, r7
 8004ff6:	42a3      	cmp	r3, r4
 8004ff8:	bfa8      	it	ge
 8004ffa:	4623      	movge	r3, r4
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	bfc2      	ittt	gt
 8005000:	1aff      	subgt	r7, r7, r3
 8005002:	1ae4      	subgt	r4, r4, r3
 8005004:	1af6      	subgt	r6, r6, r3
 8005006:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005008:	b1bb      	cbz	r3, 800503a <_strtod_l+0x742>
 800500a:	461a      	mov	r2, r3
 800500c:	9904      	ldr	r1, [sp, #16]
 800500e:	4658      	mov	r0, fp
 8005010:	f001 fe72 	bl	8006cf8 <__pow5mult>
 8005014:	9004      	str	r0, [sp, #16]
 8005016:	2800      	cmp	r0, #0
 8005018:	f43f ae90 	beq.w	8004d3c <_strtod_l+0x444>
 800501c:	4601      	mov	r1, r0
 800501e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005020:	4658      	mov	r0, fp
 8005022:	f001 fdd3 	bl	8006bcc <__multiply>
 8005026:	9009      	str	r0, [sp, #36]	; 0x24
 8005028:	2800      	cmp	r0, #0
 800502a:	f43f ae87 	beq.w	8004d3c <_strtod_l+0x444>
 800502e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005030:	4658      	mov	r0, fp
 8005032:	f001 fce4 	bl	80069fe <_Bfree>
 8005036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005038:	931c      	str	r3, [sp, #112]	; 0x70
 800503a:	2f00      	cmp	r7, #0
 800503c:	dc7a      	bgt.n	8005134 <_strtod_l+0x83c>
 800503e:	9b07      	ldr	r3, [sp, #28]
 8005040:	2b00      	cmp	r3, #0
 8005042:	dd08      	ble.n	8005056 <_strtod_l+0x75e>
 8005044:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005046:	9906      	ldr	r1, [sp, #24]
 8005048:	4658      	mov	r0, fp
 800504a:	f001 fe55 	bl	8006cf8 <__pow5mult>
 800504e:	9006      	str	r0, [sp, #24]
 8005050:	2800      	cmp	r0, #0
 8005052:	f43f ae73 	beq.w	8004d3c <_strtod_l+0x444>
 8005056:	2c00      	cmp	r4, #0
 8005058:	dd08      	ble.n	800506c <_strtod_l+0x774>
 800505a:	4622      	mov	r2, r4
 800505c:	9906      	ldr	r1, [sp, #24]
 800505e:	4658      	mov	r0, fp
 8005060:	f001 fe98 	bl	8006d94 <__lshift>
 8005064:	9006      	str	r0, [sp, #24]
 8005066:	2800      	cmp	r0, #0
 8005068:	f43f ae68 	beq.w	8004d3c <_strtod_l+0x444>
 800506c:	2e00      	cmp	r6, #0
 800506e:	dd08      	ble.n	8005082 <_strtod_l+0x78a>
 8005070:	4632      	mov	r2, r6
 8005072:	9904      	ldr	r1, [sp, #16]
 8005074:	4658      	mov	r0, fp
 8005076:	f001 fe8d 	bl	8006d94 <__lshift>
 800507a:	9004      	str	r0, [sp, #16]
 800507c:	2800      	cmp	r0, #0
 800507e:	f43f ae5d 	beq.w	8004d3c <_strtod_l+0x444>
 8005082:	9a06      	ldr	r2, [sp, #24]
 8005084:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005086:	4658      	mov	r0, fp
 8005088:	f001 fef2 	bl	8006e70 <__mdiff>
 800508c:	4680      	mov	r8, r0
 800508e:	2800      	cmp	r0, #0
 8005090:	f43f ae54 	beq.w	8004d3c <_strtod_l+0x444>
 8005094:	2400      	movs	r4, #0
 8005096:	68c3      	ldr	r3, [r0, #12]
 8005098:	9904      	ldr	r1, [sp, #16]
 800509a:	60c4      	str	r4, [r0, #12]
 800509c:	930c      	str	r3, [sp, #48]	; 0x30
 800509e:	f001 fecd 	bl	8006e3c <__mcmp>
 80050a2:	42a0      	cmp	r0, r4
 80050a4:	da54      	bge.n	8005150 <_strtod_l+0x858>
 80050a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050a8:	b9f3      	cbnz	r3, 80050e8 <_strtod_l+0x7f0>
 80050aa:	f1b9 0f00 	cmp.w	r9, #0
 80050ae:	d11b      	bne.n	80050e8 <_strtod_l+0x7f0>
 80050b0:	f3ca 0313 	ubfx	r3, sl, #0, #20
 80050b4:	b9c3      	cbnz	r3, 80050e8 <_strtod_l+0x7f0>
 80050b6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80050ba:	0d1b      	lsrs	r3, r3, #20
 80050bc:	051b      	lsls	r3, r3, #20
 80050be:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80050c2:	d911      	bls.n	80050e8 <_strtod_l+0x7f0>
 80050c4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80050c8:	b91b      	cbnz	r3, 80050d2 <_strtod_l+0x7da>
 80050ca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	dd0a      	ble.n	80050e8 <_strtod_l+0x7f0>
 80050d2:	4641      	mov	r1, r8
 80050d4:	2201      	movs	r2, #1
 80050d6:	4658      	mov	r0, fp
 80050d8:	f001 fe5c 	bl	8006d94 <__lshift>
 80050dc:	9904      	ldr	r1, [sp, #16]
 80050de:	4680      	mov	r8, r0
 80050e0:	f001 feac 	bl	8006e3c <__mcmp>
 80050e4:	2800      	cmp	r0, #0
 80050e6:	dc68      	bgt.n	80051ba <_strtod_l+0x8c2>
 80050e8:	9b05      	ldr	r3, [sp, #20]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d172      	bne.n	80051d4 <_strtod_l+0x8dc>
 80050ee:	e630      	b.n	8004d52 <_strtod_l+0x45a>
 80050f0:	f018 0f01 	tst.w	r8, #1
 80050f4:	d004      	beq.n	8005100 <_strtod_l+0x808>
 80050f6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050fa:	f7fb f9ed 	bl	80004d8 <__aeabi_dmul>
 80050fe:	2301      	movs	r3, #1
 8005100:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005104:	3508      	adds	r5, #8
 8005106:	e6dc      	b.n	8004ec2 <_strtod_l+0x5ca>
 8005108:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	ea03 0909 	and.w	r9, r3, r9
 8005114:	e6f6      	b.n	8004f04 <_strtod_l+0x60c>
 8005116:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800511a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800511e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005122:	35e2      	adds	r5, #226	; 0xe2
 8005124:	fa07 f505 	lsl.w	r5, r7, r5
 8005128:	970f      	str	r7, [sp, #60]	; 0x3c
 800512a:	e75c      	b.n	8004fe6 <_strtod_l+0x6ee>
 800512c:	2301      	movs	r3, #1
 800512e:	2500      	movs	r5, #0
 8005130:	930f      	str	r3, [sp, #60]	; 0x3c
 8005132:	e758      	b.n	8004fe6 <_strtod_l+0x6ee>
 8005134:	463a      	mov	r2, r7
 8005136:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005138:	4658      	mov	r0, fp
 800513a:	f001 fe2b 	bl	8006d94 <__lshift>
 800513e:	901c      	str	r0, [sp, #112]	; 0x70
 8005140:	2800      	cmp	r0, #0
 8005142:	f47f af7c 	bne.w	800503e <_strtod_l+0x746>
 8005146:	e5f9      	b.n	8004d3c <_strtod_l+0x444>
 8005148:	08007750 	.word	0x08007750
 800514c:	fffffc02 	.word	0xfffffc02
 8005150:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005154:	f040 8089 	bne.w	800526a <_strtod_l+0x972>
 8005158:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800515a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800515e:	b342      	cbz	r2, 80051b2 <_strtod_l+0x8ba>
 8005160:	4aaf      	ldr	r2, [pc, #700]	; (8005420 <_strtod_l+0xb28>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d156      	bne.n	8005214 <_strtod_l+0x91c>
 8005166:	9b05      	ldr	r3, [sp, #20]
 8005168:	4648      	mov	r0, r9
 800516a:	b1eb      	cbz	r3, 80051a8 <_strtod_l+0x8b0>
 800516c:	4653      	mov	r3, sl
 800516e:	4aad      	ldr	r2, [pc, #692]	; (8005424 <_strtod_l+0xb2c>)
 8005170:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005174:	401a      	ands	r2, r3
 8005176:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800517a:	d818      	bhi.n	80051ae <_strtod_l+0x8b6>
 800517c:	0d12      	lsrs	r2, r2, #20
 800517e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005182:	fa01 f303 	lsl.w	r3, r1, r3
 8005186:	4298      	cmp	r0, r3
 8005188:	d144      	bne.n	8005214 <_strtod_l+0x91c>
 800518a:	4ba7      	ldr	r3, [pc, #668]	; (8005428 <_strtod_l+0xb30>)
 800518c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800518e:	429a      	cmp	r2, r3
 8005190:	d102      	bne.n	8005198 <_strtod_l+0x8a0>
 8005192:	3001      	adds	r0, #1
 8005194:	f43f add2 	beq.w	8004d3c <_strtod_l+0x444>
 8005198:	4ba2      	ldr	r3, [pc, #648]	; (8005424 <_strtod_l+0xb2c>)
 800519a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800519c:	f04f 0900 	mov.w	r9, #0
 80051a0:	401a      	ands	r2, r3
 80051a2:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 80051a6:	e79f      	b.n	80050e8 <_strtod_l+0x7f0>
 80051a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051ac:	e7eb      	b.n	8005186 <_strtod_l+0x88e>
 80051ae:	460b      	mov	r3, r1
 80051b0:	e7e9      	b.n	8005186 <_strtod_l+0x88e>
 80051b2:	bb7b      	cbnz	r3, 8005214 <_strtod_l+0x91c>
 80051b4:	f1b9 0f00 	cmp.w	r9, #0
 80051b8:	d12c      	bne.n	8005214 <_strtod_l+0x91c>
 80051ba:	9905      	ldr	r1, [sp, #20]
 80051bc:	4653      	mov	r3, sl
 80051be:	4a99      	ldr	r2, [pc, #612]	; (8005424 <_strtod_l+0xb2c>)
 80051c0:	b1f1      	cbz	r1, 8005200 <_strtod_l+0x908>
 80051c2:	ea02 010a 	and.w	r1, r2, sl
 80051c6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80051ca:	dc19      	bgt.n	8005200 <_strtod_l+0x908>
 80051cc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80051d0:	f77f ae51 	ble.w	8004e76 <_strtod_l+0x57e>
 80051d4:	2300      	movs	r3, #0
 80051d6:	4a95      	ldr	r2, [pc, #596]	; (800542c <_strtod_l+0xb34>)
 80051d8:	4648      	mov	r0, r9
 80051da:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80051de:	4651      	mov	r1, sl
 80051e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80051e4:	f7fb f978 	bl	80004d8 <__aeabi_dmul>
 80051e8:	4681      	mov	r9, r0
 80051ea:	468a      	mov	sl, r1
 80051ec:	2900      	cmp	r1, #0
 80051ee:	f47f adb0 	bne.w	8004d52 <_strtod_l+0x45a>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	f47f adad 	bne.w	8004d52 <_strtod_l+0x45a>
 80051f8:	2322      	movs	r3, #34	; 0x22
 80051fa:	f8cb 3000 	str.w	r3, [fp]
 80051fe:	e5a8      	b.n	8004d52 <_strtod_l+0x45a>
 8005200:	4013      	ands	r3, r2
 8005202:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005206:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 800520a:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800520e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8005212:	e769      	b.n	80050e8 <_strtod_l+0x7f0>
 8005214:	b19d      	cbz	r5, 800523e <_strtod_l+0x946>
 8005216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005218:	421d      	tst	r5, r3
 800521a:	f43f af65 	beq.w	80050e8 <_strtod_l+0x7f0>
 800521e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005220:	9a05      	ldr	r2, [sp, #20]
 8005222:	4648      	mov	r0, r9
 8005224:	4651      	mov	r1, sl
 8005226:	b173      	cbz	r3, 8005246 <_strtod_l+0x94e>
 8005228:	f7ff fb42 	bl	80048b0 <sulp>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005234:	f7fa ff9a 	bl	800016c <__adddf3>
 8005238:	4681      	mov	r9, r0
 800523a:	468a      	mov	sl, r1
 800523c:	e754      	b.n	80050e8 <_strtod_l+0x7f0>
 800523e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005240:	ea13 0f09 	tst.w	r3, r9
 8005244:	e7e9      	b.n	800521a <_strtod_l+0x922>
 8005246:	f7ff fb33 	bl	80048b0 <sulp>
 800524a:	4602      	mov	r2, r0
 800524c:	460b      	mov	r3, r1
 800524e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005252:	f7fa ff89 	bl	8000168 <__aeabi_dsub>
 8005256:	2200      	movs	r2, #0
 8005258:	2300      	movs	r3, #0
 800525a:	4681      	mov	r9, r0
 800525c:	468a      	mov	sl, r1
 800525e:	f7fb fba3 	bl	80009a8 <__aeabi_dcmpeq>
 8005262:	2800      	cmp	r0, #0
 8005264:	f47f ae07 	bne.w	8004e76 <_strtod_l+0x57e>
 8005268:	e73e      	b.n	80050e8 <_strtod_l+0x7f0>
 800526a:	9904      	ldr	r1, [sp, #16]
 800526c:	4640      	mov	r0, r8
 800526e:	f001 ff22 	bl	80070b6 <__ratio>
 8005272:	2200      	movs	r2, #0
 8005274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005278:	4606      	mov	r6, r0
 800527a:	460f      	mov	r7, r1
 800527c:	f7fb fba8 	bl	80009d0 <__aeabi_dcmple>
 8005280:	2800      	cmp	r0, #0
 8005282:	d075      	beq.n	8005370 <_strtod_l+0xa78>
 8005284:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005286:	2b00      	cmp	r3, #0
 8005288:	d047      	beq.n	800531a <_strtod_l+0xa22>
 800528a:	2600      	movs	r6, #0
 800528c:	4f68      	ldr	r7, [pc, #416]	; (8005430 <_strtod_l+0xb38>)
 800528e:	4d68      	ldr	r5, [pc, #416]	; (8005430 <_strtod_l+0xb38>)
 8005290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005292:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005296:	0d1b      	lsrs	r3, r3, #20
 8005298:	051b      	lsls	r3, r3, #20
 800529a:	930f      	str	r3, [sp, #60]	; 0x3c
 800529c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800529e:	4b65      	ldr	r3, [pc, #404]	; (8005434 <_strtod_l+0xb3c>)
 80052a0:	429a      	cmp	r2, r3
 80052a2:	f040 80cf 	bne.w	8005444 <_strtod_l+0xb4c>
 80052a6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80052aa:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80052ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052b0:	4648      	mov	r0, r9
 80052b2:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 80052b6:	4651      	mov	r1, sl
 80052b8:	f001 fe38 	bl	8006f2c <__ulp>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4630      	mov	r0, r6
 80052c2:	4639      	mov	r1, r7
 80052c4:	f7fb f908 	bl	80004d8 <__aeabi_dmul>
 80052c8:	464a      	mov	r2, r9
 80052ca:	4653      	mov	r3, sl
 80052cc:	f7fa ff4e 	bl	800016c <__adddf3>
 80052d0:	460b      	mov	r3, r1
 80052d2:	4954      	ldr	r1, [pc, #336]	; (8005424 <_strtod_l+0xb2c>)
 80052d4:	4a58      	ldr	r2, [pc, #352]	; (8005438 <_strtod_l+0xb40>)
 80052d6:	4019      	ands	r1, r3
 80052d8:	4291      	cmp	r1, r2
 80052da:	4681      	mov	r9, r0
 80052dc:	d95e      	bls.n	800539c <_strtod_l+0xaa4>
 80052de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052e0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d103      	bne.n	80052f0 <_strtod_l+0x9f8>
 80052e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ea:	3301      	adds	r3, #1
 80052ec:	f43f ad26 	beq.w	8004d3c <_strtod_l+0x444>
 80052f0:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80052f4:	f8df a130 	ldr.w	sl, [pc, #304]	; 8005428 <_strtod_l+0xb30>
 80052f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80052fa:	4658      	mov	r0, fp
 80052fc:	f001 fb7f 	bl	80069fe <_Bfree>
 8005300:	9906      	ldr	r1, [sp, #24]
 8005302:	4658      	mov	r0, fp
 8005304:	f001 fb7b 	bl	80069fe <_Bfree>
 8005308:	9904      	ldr	r1, [sp, #16]
 800530a:	4658      	mov	r0, fp
 800530c:	f001 fb77 	bl	80069fe <_Bfree>
 8005310:	4641      	mov	r1, r8
 8005312:	4658      	mov	r0, fp
 8005314:	f001 fb73 	bl	80069fe <_Bfree>
 8005318:	e617      	b.n	8004f4a <_strtod_l+0x652>
 800531a:	f1b9 0f00 	cmp.w	r9, #0
 800531e:	d119      	bne.n	8005354 <_strtod_l+0xa5c>
 8005320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005322:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005326:	b9e3      	cbnz	r3, 8005362 <_strtod_l+0xa6a>
 8005328:	2200      	movs	r2, #0
 800532a:	4b41      	ldr	r3, [pc, #260]	; (8005430 <_strtod_l+0xb38>)
 800532c:	4630      	mov	r0, r6
 800532e:	4639      	mov	r1, r7
 8005330:	f7fb fb44 	bl	80009bc <__aeabi_dcmplt>
 8005334:	b9c8      	cbnz	r0, 800536a <_strtod_l+0xa72>
 8005336:	2200      	movs	r2, #0
 8005338:	4b40      	ldr	r3, [pc, #256]	; (800543c <_strtod_l+0xb44>)
 800533a:	4630      	mov	r0, r6
 800533c:	4639      	mov	r1, r7
 800533e:	f7fb f8cb 	bl	80004d8 <__aeabi_dmul>
 8005342:	4604      	mov	r4, r0
 8005344:	460d      	mov	r5, r1
 8005346:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800534a:	9418      	str	r4, [sp, #96]	; 0x60
 800534c:	9319      	str	r3, [sp, #100]	; 0x64
 800534e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8005352:	e79d      	b.n	8005290 <_strtod_l+0x998>
 8005354:	f1b9 0f01 	cmp.w	r9, #1
 8005358:	d103      	bne.n	8005362 <_strtod_l+0xa6a>
 800535a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800535c:	2b00      	cmp	r3, #0
 800535e:	f43f ad8a 	beq.w	8004e76 <_strtod_l+0x57e>
 8005362:	2600      	movs	r6, #0
 8005364:	4f36      	ldr	r7, [pc, #216]	; (8005440 <_strtod_l+0xb48>)
 8005366:	2400      	movs	r4, #0
 8005368:	e791      	b.n	800528e <_strtod_l+0x996>
 800536a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800536c:	4d33      	ldr	r5, [pc, #204]	; (800543c <_strtod_l+0xb44>)
 800536e:	e7ea      	b.n	8005346 <_strtod_l+0xa4e>
 8005370:	4b32      	ldr	r3, [pc, #200]	; (800543c <_strtod_l+0xb44>)
 8005372:	2200      	movs	r2, #0
 8005374:	4630      	mov	r0, r6
 8005376:	4639      	mov	r1, r7
 8005378:	f7fb f8ae 	bl	80004d8 <__aeabi_dmul>
 800537c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800537e:	4604      	mov	r4, r0
 8005380:	460d      	mov	r5, r1
 8005382:	b933      	cbnz	r3, 8005392 <_strtod_l+0xa9a>
 8005384:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005388:	9010      	str	r0, [sp, #64]	; 0x40
 800538a:	9311      	str	r3, [sp, #68]	; 0x44
 800538c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005390:	e77e      	b.n	8005290 <_strtod_l+0x998>
 8005392:	4602      	mov	r2, r0
 8005394:	460b      	mov	r3, r1
 8005396:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800539a:	e7f7      	b.n	800538c <_strtod_l+0xa94>
 800539c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 80053a0:	9b05      	ldr	r3, [sp, #20]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1a8      	bne.n	80052f8 <_strtod_l+0xa00>
 80053a6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80053aa:	0d1b      	lsrs	r3, r3, #20
 80053ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053ae:	051b      	lsls	r3, r3, #20
 80053b0:	429a      	cmp	r2, r3
 80053b2:	4656      	mov	r6, sl
 80053b4:	d1a0      	bne.n	80052f8 <_strtod_l+0xa00>
 80053b6:	4629      	mov	r1, r5
 80053b8:	4620      	mov	r0, r4
 80053ba:	f7fb fb3d 	bl	8000a38 <__aeabi_d2iz>
 80053be:	f7fb f821 	bl	8000404 <__aeabi_i2d>
 80053c2:	460b      	mov	r3, r1
 80053c4:	4602      	mov	r2, r0
 80053c6:	4629      	mov	r1, r5
 80053c8:	4620      	mov	r0, r4
 80053ca:	f7fa fecd 	bl	8000168 <__aeabi_dsub>
 80053ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053d0:	4604      	mov	r4, r0
 80053d2:	460d      	mov	r5, r1
 80053d4:	b933      	cbnz	r3, 80053e4 <_strtod_l+0xaec>
 80053d6:	f1b9 0f00 	cmp.w	r9, #0
 80053da:	d103      	bne.n	80053e4 <_strtod_l+0xaec>
 80053dc:	f3ca 0613 	ubfx	r6, sl, #0, #20
 80053e0:	2e00      	cmp	r6, #0
 80053e2:	d06a      	beq.n	80054ba <_strtod_l+0xbc2>
 80053e4:	a30a      	add	r3, pc, #40	; (adr r3, 8005410 <_strtod_l+0xb18>)
 80053e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ea:	4620      	mov	r0, r4
 80053ec:	4629      	mov	r1, r5
 80053ee:	f7fb fae5 	bl	80009bc <__aeabi_dcmplt>
 80053f2:	2800      	cmp	r0, #0
 80053f4:	f47f acad 	bne.w	8004d52 <_strtod_l+0x45a>
 80053f8:	a307      	add	r3, pc, #28	; (adr r3, 8005418 <_strtod_l+0xb20>)
 80053fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fe:	4620      	mov	r0, r4
 8005400:	4629      	mov	r1, r5
 8005402:	f7fb faf9 	bl	80009f8 <__aeabi_dcmpgt>
 8005406:	2800      	cmp	r0, #0
 8005408:	f43f af76 	beq.w	80052f8 <_strtod_l+0xa00>
 800540c:	e4a1      	b.n	8004d52 <_strtod_l+0x45a>
 800540e:	bf00      	nop
 8005410:	94a03595 	.word	0x94a03595
 8005414:	3fdfffff 	.word	0x3fdfffff
 8005418:	35afe535 	.word	0x35afe535
 800541c:	3fe00000 	.word	0x3fe00000
 8005420:	000fffff 	.word	0x000fffff
 8005424:	7ff00000 	.word	0x7ff00000
 8005428:	7fefffff 	.word	0x7fefffff
 800542c:	39500000 	.word	0x39500000
 8005430:	3ff00000 	.word	0x3ff00000
 8005434:	7fe00000 	.word	0x7fe00000
 8005438:	7c9fffff 	.word	0x7c9fffff
 800543c:	3fe00000 	.word	0x3fe00000
 8005440:	bff00000 	.word	0xbff00000
 8005444:	9b05      	ldr	r3, [sp, #20]
 8005446:	b313      	cbz	r3, 800548e <_strtod_l+0xb96>
 8005448:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800544a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800544e:	d81e      	bhi.n	800548e <_strtod_l+0xb96>
 8005450:	a325      	add	r3, pc, #148	; (adr r3, 80054e8 <_strtod_l+0xbf0>)
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	4620      	mov	r0, r4
 8005458:	4629      	mov	r1, r5
 800545a:	f7fb fab9 	bl	80009d0 <__aeabi_dcmple>
 800545e:	b190      	cbz	r0, 8005486 <_strtod_l+0xb8e>
 8005460:	4629      	mov	r1, r5
 8005462:	4620      	mov	r0, r4
 8005464:	f7fb fb10 	bl	8000a88 <__aeabi_d2uiz>
 8005468:	2800      	cmp	r0, #0
 800546a:	bf08      	it	eq
 800546c:	2001      	moveq	r0, #1
 800546e:	f7fa ffb9 	bl	80003e4 <__aeabi_ui2d>
 8005472:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005474:	4604      	mov	r4, r0
 8005476:	460d      	mov	r5, r1
 8005478:	b9d3      	cbnz	r3, 80054b0 <_strtod_l+0xbb8>
 800547a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800547e:	9012      	str	r0, [sp, #72]	; 0x48
 8005480:	9313      	str	r3, [sp, #76]	; 0x4c
 8005482:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005486:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005488:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800548c:	1a9f      	subs	r7, r3, r2
 800548e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005492:	f001 fd4b 	bl	8006f2c <__ulp>
 8005496:	4602      	mov	r2, r0
 8005498:	460b      	mov	r3, r1
 800549a:	4630      	mov	r0, r6
 800549c:	4639      	mov	r1, r7
 800549e:	f7fb f81b 	bl	80004d8 <__aeabi_dmul>
 80054a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80054a6:	f7fa fe61 	bl	800016c <__adddf3>
 80054aa:	4681      	mov	r9, r0
 80054ac:	468a      	mov	sl, r1
 80054ae:	e777      	b.n	80053a0 <_strtod_l+0xaa8>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80054b8:	e7e3      	b.n	8005482 <_strtod_l+0xb8a>
 80054ba:	a30d      	add	r3, pc, #52	; (adr r3, 80054f0 <_strtod_l+0xbf8>)
 80054bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c0:	f7fb fa7c 	bl	80009bc <__aeabi_dcmplt>
 80054c4:	e79f      	b.n	8005406 <_strtod_l+0xb0e>
 80054c6:	2300      	movs	r3, #0
 80054c8:	930d      	str	r3, [sp, #52]	; 0x34
 80054ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80054cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80054ce:	6013      	str	r3, [r2, #0]
 80054d0:	f7ff ba55 	b.w	800497e <_strtod_l+0x86>
 80054d4:	2b65      	cmp	r3, #101	; 0x65
 80054d6:	f04f 0200 	mov.w	r2, #0
 80054da:	f43f ab42 	beq.w	8004b62 <_strtod_l+0x26a>
 80054de:	2101      	movs	r1, #1
 80054e0:	4614      	mov	r4, r2
 80054e2:	9105      	str	r1, [sp, #20]
 80054e4:	f7ff babf 	b.w	8004a66 <_strtod_l+0x16e>
 80054e8:	ffc00000 	.word	0xffc00000
 80054ec:	41dfffff 	.word	0x41dfffff
 80054f0:	94a03595 	.word	0x94a03595
 80054f4:	3fcfffff 	.word	0x3fcfffff

080054f8 <_strtod_r>:
 80054f8:	4b05      	ldr	r3, [pc, #20]	; (8005510 <_strtod_r+0x18>)
 80054fa:	b410      	push	{r4}
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4c05      	ldr	r4, [pc, #20]	; (8005514 <_strtod_r+0x1c>)
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	2b00      	cmp	r3, #0
 8005504:	bf08      	it	eq
 8005506:	4623      	moveq	r3, r4
 8005508:	bc10      	pop	{r4}
 800550a:	f7ff b9f5 	b.w	80048f8 <_strtod_l>
 800550e:	bf00      	nop
 8005510:	2000000c 	.word	0x2000000c
 8005514:	20000070 	.word	0x20000070

08005518 <_strtol_l.isra.0>:
 8005518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800551c:	4680      	mov	r8, r0
 800551e:	4689      	mov	r9, r1
 8005520:	4692      	mov	sl, r2
 8005522:	461e      	mov	r6, r3
 8005524:	460f      	mov	r7, r1
 8005526:	463d      	mov	r5, r7
 8005528:	9808      	ldr	r0, [sp, #32]
 800552a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800552e:	f001 f9eb 	bl	8006908 <__locale_ctype_ptr_l>
 8005532:	4420      	add	r0, r4
 8005534:	7843      	ldrb	r3, [r0, #1]
 8005536:	f013 0308 	ands.w	r3, r3, #8
 800553a:	d132      	bne.n	80055a2 <_strtol_l.isra.0+0x8a>
 800553c:	2c2d      	cmp	r4, #45	; 0x2d
 800553e:	d132      	bne.n	80055a6 <_strtol_l.isra.0+0x8e>
 8005540:	2201      	movs	r2, #1
 8005542:	787c      	ldrb	r4, [r7, #1]
 8005544:	1cbd      	adds	r5, r7, #2
 8005546:	2e00      	cmp	r6, #0
 8005548:	d05d      	beq.n	8005606 <_strtol_l.isra.0+0xee>
 800554a:	2e10      	cmp	r6, #16
 800554c:	d109      	bne.n	8005562 <_strtol_l.isra.0+0x4a>
 800554e:	2c30      	cmp	r4, #48	; 0x30
 8005550:	d107      	bne.n	8005562 <_strtol_l.isra.0+0x4a>
 8005552:	782b      	ldrb	r3, [r5, #0]
 8005554:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005558:	2b58      	cmp	r3, #88	; 0x58
 800555a:	d14f      	bne.n	80055fc <_strtol_l.isra.0+0xe4>
 800555c:	2610      	movs	r6, #16
 800555e:	786c      	ldrb	r4, [r5, #1]
 8005560:	3502      	adds	r5, #2
 8005562:	2a00      	cmp	r2, #0
 8005564:	bf14      	ite	ne
 8005566:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800556a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800556e:	2700      	movs	r7, #0
 8005570:	fbb1 fcf6 	udiv	ip, r1, r6
 8005574:	4638      	mov	r0, r7
 8005576:	fb06 1e1c 	mls	lr, r6, ip, r1
 800557a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800557e:	2b09      	cmp	r3, #9
 8005580:	d817      	bhi.n	80055b2 <_strtol_l.isra.0+0x9a>
 8005582:	461c      	mov	r4, r3
 8005584:	42a6      	cmp	r6, r4
 8005586:	dd23      	ble.n	80055d0 <_strtol_l.isra.0+0xb8>
 8005588:	1c7b      	adds	r3, r7, #1
 800558a:	d007      	beq.n	800559c <_strtol_l.isra.0+0x84>
 800558c:	4584      	cmp	ip, r0
 800558e:	d31c      	bcc.n	80055ca <_strtol_l.isra.0+0xb2>
 8005590:	d101      	bne.n	8005596 <_strtol_l.isra.0+0x7e>
 8005592:	45a6      	cmp	lr, r4
 8005594:	db19      	blt.n	80055ca <_strtol_l.isra.0+0xb2>
 8005596:	2701      	movs	r7, #1
 8005598:	fb00 4006 	mla	r0, r0, r6, r4
 800559c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80055a0:	e7eb      	b.n	800557a <_strtol_l.isra.0+0x62>
 80055a2:	462f      	mov	r7, r5
 80055a4:	e7bf      	b.n	8005526 <_strtol_l.isra.0+0xe>
 80055a6:	2c2b      	cmp	r4, #43	; 0x2b
 80055a8:	bf04      	itt	eq
 80055aa:	1cbd      	addeq	r5, r7, #2
 80055ac:	787c      	ldrbeq	r4, [r7, #1]
 80055ae:	461a      	mov	r2, r3
 80055b0:	e7c9      	b.n	8005546 <_strtol_l.isra.0+0x2e>
 80055b2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80055b6:	2b19      	cmp	r3, #25
 80055b8:	d801      	bhi.n	80055be <_strtol_l.isra.0+0xa6>
 80055ba:	3c37      	subs	r4, #55	; 0x37
 80055bc:	e7e2      	b.n	8005584 <_strtol_l.isra.0+0x6c>
 80055be:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80055c2:	2b19      	cmp	r3, #25
 80055c4:	d804      	bhi.n	80055d0 <_strtol_l.isra.0+0xb8>
 80055c6:	3c57      	subs	r4, #87	; 0x57
 80055c8:	e7dc      	b.n	8005584 <_strtol_l.isra.0+0x6c>
 80055ca:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80055ce:	e7e5      	b.n	800559c <_strtol_l.isra.0+0x84>
 80055d0:	1c7b      	adds	r3, r7, #1
 80055d2:	d108      	bne.n	80055e6 <_strtol_l.isra.0+0xce>
 80055d4:	2322      	movs	r3, #34	; 0x22
 80055d6:	4608      	mov	r0, r1
 80055d8:	f8c8 3000 	str.w	r3, [r8]
 80055dc:	f1ba 0f00 	cmp.w	sl, #0
 80055e0:	d107      	bne.n	80055f2 <_strtol_l.isra.0+0xda>
 80055e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055e6:	b102      	cbz	r2, 80055ea <_strtol_l.isra.0+0xd2>
 80055e8:	4240      	negs	r0, r0
 80055ea:	f1ba 0f00 	cmp.w	sl, #0
 80055ee:	d0f8      	beq.n	80055e2 <_strtol_l.isra.0+0xca>
 80055f0:	b10f      	cbz	r7, 80055f6 <_strtol_l.isra.0+0xde>
 80055f2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80055f6:	f8ca 9000 	str.w	r9, [sl]
 80055fa:	e7f2      	b.n	80055e2 <_strtol_l.isra.0+0xca>
 80055fc:	2430      	movs	r4, #48	; 0x30
 80055fe:	2e00      	cmp	r6, #0
 8005600:	d1af      	bne.n	8005562 <_strtol_l.isra.0+0x4a>
 8005602:	2608      	movs	r6, #8
 8005604:	e7ad      	b.n	8005562 <_strtol_l.isra.0+0x4a>
 8005606:	2c30      	cmp	r4, #48	; 0x30
 8005608:	d0a3      	beq.n	8005552 <_strtol_l.isra.0+0x3a>
 800560a:	260a      	movs	r6, #10
 800560c:	e7a9      	b.n	8005562 <_strtol_l.isra.0+0x4a>
	...

08005610 <_strtol_r>:
 8005610:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005612:	4c06      	ldr	r4, [pc, #24]	; (800562c <_strtol_r+0x1c>)
 8005614:	4d06      	ldr	r5, [pc, #24]	; (8005630 <_strtol_r+0x20>)
 8005616:	6824      	ldr	r4, [r4, #0]
 8005618:	6a24      	ldr	r4, [r4, #32]
 800561a:	2c00      	cmp	r4, #0
 800561c:	bf08      	it	eq
 800561e:	462c      	moveq	r4, r5
 8005620:	9400      	str	r4, [sp, #0]
 8005622:	f7ff ff79 	bl	8005518 <_strtol_l.isra.0>
 8005626:	b003      	add	sp, #12
 8005628:	bd30      	pop	{r4, r5, pc}
 800562a:	bf00      	nop
 800562c:	2000000c 	.word	0x2000000c
 8005630:	20000070 	.word	0x20000070

08005634 <quorem>:
 8005634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005638:	6903      	ldr	r3, [r0, #16]
 800563a:	690c      	ldr	r4, [r1, #16]
 800563c:	4680      	mov	r8, r0
 800563e:	42a3      	cmp	r3, r4
 8005640:	f2c0 8084 	blt.w	800574c <quorem+0x118>
 8005644:	3c01      	subs	r4, #1
 8005646:	f101 0714 	add.w	r7, r1, #20
 800564a:	f100 0614 	add.w	r6, r0, #20
 800564e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005652:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005656:	3501      	adds	r5, #1
 8005658:	fbb0 f5f5 	udiv	r5, r0, r5
 800565c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005660:	eb06 030c 	add.w	r3, r6, ip
 8005664:	eb07 090c 	add.w	r9, r7, ip
 8005668:	9301      	str	r3, [sp, #4]
 800566a:	b39d      	cbz	r5, 80056d4 <quorem+0xa0>
 800566c:	f04f 0a00 	mov.w	sl, #0
 8005670:	4638      	mov	r0, r7
 8005672:	46b6      	mov	lr, r6
 8005674:	46d3      	mov	fp, sl
 8005676:	f850 2b04 	ldr.w	r2, [r0], #4
 800567a:	b293      	uxth	r3, r2
 800567c:	fb05 a303 	mla	r3, r5, r3, sl
 8005680:	0c12      	lsrs	r2, r2, #16
 8005682:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005686:	fb05 a202 	mla	r2, r5, r2, sl
 800568a:	b29b      	uxth	r3, r3
 800568c:	ebab 0303 	sub.w	r3, fp, r3
 8005690:	f8de b000 	ldr.w	fp, [lr]
 8005694:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005698:	fa1f fb8b 	uxth.w	fp, fp
 800569c:	445b      	add	r3, fp
 800569e:	fa1f fb82 	uxth.w	fp, r2
 80056a2:	f8de 2000 	ldr.w	r2, [lr]
 80056a6:	4581      	cmp	r9, r0
 80056a8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80056ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056b6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80056ba:	f84e 3b04 	str.w	r3, [lr], #4
 80056be:	d2da      	bcs.n	8005676 <quorem+0x42>
 80056c0:	f856 300c 	ldr.w	r3, [r6, ip]
 80056c4:	b933      	cbnz	r3, 80056d4 <quorem+0xa0>
 80056c6:	9b01      	ldr	r3, [sp, #4]
 80056c8:	3b04      	subs	r3, #4
 80056ca:	429e      	cmp	r6, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	d331      	bcc.n	8005734 <quorem+0x100>
 80056d0:	f8c8 4010 	str.w	r4, [r8, #16]
 80056d4:	4640      	mov	r0, r8
 80056d6:	f001 fbb1 	bl	8006e3c <__mcmp>
 80056da:	2800      	cmp	r0, #0
 80056dc:	db26      	blt.n	800572c <quorem+0xf8>
 80056de:	4630      	mov	r0, r6
 80056e0:	f04f 0c00 	mov.w	ip, #0
 80056e4:	3501      	adds	r5, #1
 80056e6:	f857 1b04 	ldr.w	r1, [r7], #4
 80056ea:	f8d0 e000 	ldr.w	lr, [r0]
 80056ee:	b28b      	uxth	r3, r1
 80056f0:	ebac 0303 	sub.w	r3, ip, r3
 80056f4:	fa1f f28e 	uxth.w	r2, lr
 80056f8:	4413      	add	r3, r2
 80056fa:	0c0a      	lsrs	r2, r1, #16
 80056fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005700:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005704:	b29b      	uxth	r3, r3
 8005706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800570a:	45b9      	cmp	r9, r7
 800570c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005710:	f840 3b04 	str.w	r3, [r0], #4
 8005714:	d2e7      	bcs.n	80056e6 <quorem+0xb2>
 8005716:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800571a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800571e:	b92a      	cbnz	r2, 800572c <quorem+0xf8>
 8005720:	3b04      	subs	r3, #4
 8005722:	429e      	cmp	r6, r3
 8005724:	461a      	mov	r2, r3
 8005726:	d30b      	bcc.n	8005740 <quorem+0x10c>
 8005728:	f8c8 4010 	str.w	r4, [r8, #16]
 800572c:	4628      	mov	r0, r5
 800572e:	b003      	add	sp, #12
 8005730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005734:	6812      	ldr	r2, [r2, #0]
 8005736:	3b04      	subs	r3, #4
 8005738:	2a00      	cmp	r2, #0
 800573a:	d1c9      	bne.n	80056d0 <quorem+0x9c>
 800573c:	3c01      	subs	r4, #1
 800573e:	e7c4      	b.n	80056ca <quorem+0x96>
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	3b04      	subs	r3, #4
 8005744:	2a00      	cmp	r2, #0
 8005746:	d1ef      	bne.n	8005728 <quorem+0xf4>
 8005748:	3c01      	subs	r4, #1
 800574a:	e7ea      	b.n	8005722 <quorem+0xee>
 800574c:	2000      	movs	r0, #0
 800574e:	e7ee      	b.n	800572e <quorem+0xfa>

08005750 <_dtoa_r>:
 8005750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005754:	4616      	mov	r6, r2
 8005756:	461f      	mov	r7, r3
 8005758:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800575a:	b095      	sub	sp, #84	; 0x54
 800575c:	4604      	mov	r4, r0
 800575e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005762:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005766:	b93d      	cbnz	r5, 8005778 <_dtoa_r+0x28>
 8005768:	2010      	movs	r0, #16
 800576a:	f001 f8e1 	bl	8006930 <malloc>
 800576e:	6260      	str	r0, [r4, #36]	; 0x24
 8005770:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005774:	6005      	str	r5, [r0, #0]
 8005776:	60c5      	str	r5, [r0, #12]
 8005778:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800577a:	6819      	ldr	r1, [r3, #0]
 800577c:	b151      	cbz	r1, 8005794 <_dtoa_r+0x44>
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	2301      	movs	r3, #1
 8005782:	4093      	lsls	r3, r2
 8005784:	604a      	str	r2, [r1, #4]
 8005786:	608b      	str	r3, [r1, #8]
 8005788:	4620      	mov	r0, r4
 800578a:	f001 f938 	bl	80069fe <_Bfree>
 800578e:	2200      	movs	r2, #0
 8005790:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	1e3b      	subs	r3, r7, #0
 8005796:	bfaf      	iteee	ge
 8005798:	2300      	movge	r3, #0
 800579a:	2201      	movlt	r2, #1
 800579c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80057a0:	9303      	strlt	r3, [sp, #12]
 80057a2:	bfac      	ite	ge
 80057a4:	f8c8 3000 	strge.w	r3, [r8]
 80057a8:	f8c8 2000 	strlt.w	r2, [r8]
 80057ac:	4bae      	ldr	r3, [pc, #696]	; (8005a68 <_dtoa_r+0x318>)
 80057ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80057b2:	ea33 0308 	bics.w	r3, r3, r8
 80057b6:	d11b      	bne.n	80057f0 <_dtoa_r+0xa0>
 80057b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80057bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	9b02      	ldr	r3, [sp, #8]
 80057c2:	b923      	cbnz	r3, 80057ce <_dtoa_r+0x7e>
 80057c4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80057c8:	2800      	cmp	r0, #0
 80057ca:	f000 8545 	beq.w	8006258 <_dtoa_r+0xb08>
 80057ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057d0:	b953      	cbnz	r3, 80057e8 <_dtoa_r+0x98>
 80057d2:	4ba6      	ldr	r3, [pc, #664]	; (8005a6c <_dtoa_r+0x31c>)
 80057d4:	e021      	b.n	800581a <_dtoa_r+0xca>
 80057d6:	4ba6      	ldr	r3, [pc, #664]	; (8005a70 <_dtoa_r+0x320>)
 80057d8:	9306      	str	r3, [sp, #24]
 80057da:	3308      	adds	r3, #8
 80057dc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	9806      	ldr	r0, [sp, #24]
 80057e2:	b015      	add	sp, #84	; 0x54
 80057e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e8:	4ba0      	ldr	r3, [pc, #640]	; (8005a6c <_dtoa_r+0x31c>)
 80057ea:	9306      	str	r3, [sp, #24]
 80057ec:	3303      	adds	r3, #3
 80057ee:	e7f5      	b.n	80057dc <_dtoa_r+0x8c>
 80057f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80057f4:	2200      	movs	r2, #0
 80057f6:	2300      	movs	r3, #0
 80057f8:	4630      	mov	r0, r6
 80057fa:	4639      	mov	r1, r7
 80057fc:	f7fb f8d4 	bl	80009a8 <__aeabi_dcmpeq>
 8005800:	4682      	mov	sl, r0
 8005802:	b160      	cbz	r0, 800581e <_dtoa_r+0xce>
 8005804:	2301      	movs	r3, #1
 8005806:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005808:	6013      	str	r3, [r2, #0]
 800580a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 8520 	beq.w	8006252 <_dtoa_r+0xb02>
 8005812:	4b98      	ldr	r3, [pc, #608]	; (8005a74 <_dtoa_r+0x324>)
 8005814:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005816:	6013      	str	r3, [r2, #0]
 8005818:	3b01      	subs	r3, #1
 800581a:	9306      	str	r3, [sp, #24]
 800581c:	e7e0      	b.n	80057e0 <_dtoa_r+0x90>
 800581e:	ab12      	add	r3, sp, #72	; 0x48
 8005820:	9301      	str	r3, [sp, #4]
 8005822:	ab13      	add	r3, sp, #76	; 0x4c
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	4632      	mov	r2, r6
 8005828:	463b      	mov	r3, r7
 800582a:	4620      	mov	r0, r4
 800582c:	f001 fbf4 	bl	8007018 <__d2b>
 8005830:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005834:	4683      	mov	fp, r0
 8005836:	2d00      	cmp	r5, #0
 8005838:	d07d      	beq.n	8005936 <_dtoa_r+0x1e6>
 800583a:	46b0      	mov	r8, r6
 800583c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005840:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005844:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005848:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800584c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005850:	2200      	movs	r2, #0
 8005852:	4b89      	ldr	r3, [pc, #548]	; (8005a78 <_dtoa_r+0x328>)
 8005854:	4640      	mov	r0, r8
 8005856:	4649      	mov	r1, r9
 8005858:	f7fa fc86 	bl	8000168 <__aeabi_dsub>
 800585c:	a37c      	add	r3, pc, #496	; (adr r3, 8005a50 <_dtoa_r+0x300>)
 800585e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005862:	f7fa fe39 	bl	80004d8 <__aeabi_dmul>
 8005866:	a37c      	add	r3, pc, #496	; (adr r3, 8005a58 <_dtoa_r+0x308>)
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	f7fa fc7e 	bl	800016c <__adddf3>
 8005870:	4606      	mov	r6, r0
 8005872:	4628      	mov	r0, r5
 8005874:	460f      	mov	r7, r1
 8005876:	f7fa fdc5 	bl	8000404 <__aeabi_i2d>
 800587a:	a379      	add	r3, pc, #484	; (adr r3, 8005a60 <_dtoa_r+0x310>)
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	f7fa fe2a 	bl	80004d8 <__aeabi_dmul>
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	4630      	mov	r0, r6
 800588a:	4639      	mov	r1, r7
 800588c:	f7fa fc6e 	bl	800016c <__adddf3>
 8005890:	4606      	mov	r6, r0
 8005892:	460f      	mov	r7, r1
 8005894:	f7fb f8d0 	bl	8000a38 <__aeabi_d2iz>
 8005898:	2200      	movs	r2, #0
 800589a:	4682      	mov	sl, r0
 800589c:	2300      	movs	r3, #0
 800589e:	4630      	mov	r0, r6
 80058a0:	4639      	mov	r1, r7
 80058a2:	f7fb f88b 	bl	80009bc <__aeabi_dcmplt>
 80058a6:	b148      	cbz	r0, 80058bc <_dtoa_r+0x16c>
 80058a8:	4650      	mov	r0, sl
 80058aa:	f7fa fdab 	bl	8000404 <__aeabi_i2d>
 80058ae:	4632      	mov	r2, r6
 80058b0:	463b      	mov	r3, r7
 80058b2:	f7fb f879 	bl	80009a8 <__aeabi_dcmpeq>
 80058b6:	b908      	cbnz	r0, 80058bc <_dtoa_r+0x16c>
 80058b8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80058bc:	f1ba 0f16 	cmp.w	sl, #22
 80058c0:	d85a      	bhi.n	8005978 <_dtoa_r+0x228>
 80058c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058c6:	496d      	ldr	r1, [pc, #436]	; (8005a7c <_dtoa_r+0x32c>)
 80058c8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80058cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058d0:	f7fb f892 	bl	80009f8 <__aeabi_dcmpgt>
 80058d4:	2800      	cmp	r0, #0
 80058d6:	d051      	beq.n	800597c <_dtoa_r+0x22c>
 80058d8:	2300      	movs	r3, #0
 80058da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80058de:	930d      	str	r3, [sp, #52]	; 0x34
 80058e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80058e2:	1b5d      	subs	r5, r3, r5
 80058e4:	1e6b      	subs	r3, r5, #1
 80058e6:	9307      	str	r3, [sp, #28]
 80058e8:	bf43      	ittte	mi
 80058ea:	2300      	movmi	r3, #0
 80058ec:	f1c5 0901 	rsbmi	r9, r5, #1
 80058f0:	9307      	strmi	r3, [sp, #28]
 80058f2:	f04f 0900 	movpl.w	r9, #0
 80058f6:	f1ba 0f00 	cmp.w	sl, #0
 80058fa:	db41      	blt.n	8005980 <_dtoa_r+0x230>
 80058fc:	9b07      	ldr	r3, [sp, #28]
 80058fe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005902:	4453      	add	r3, sl
 8005904:	9307      	str	r3, [sp, #28]
 8005906:	2300      	movs	r3, #0
 8005908:	9308      	str	r3, [sp, #32]
 800590a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800590c:	2b09      	cmp	r3, #9
 800590e:	f200 808f 	bhi.w	8005a30 <_dtoa_r+0x2e0>
 8005912:	2b05      	cmp	r3, #5
 8005914:	bfc4      	itt	gt
 8005916:	3b04      	subgt	r3, #4
 8005918:	931e      	strgt	r3, [sp, #120]	; 0x78
 800591a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800591c:	bfc8      	it	gt
 800591e:	2500      	movgt	r5, #0
 8005920:	f1a3 0302 	sub.w	r3, r3, #2
 8005924:	bfd8      	it	le
 8005926:	2501      	movle	r5, #1
 8005928:	2b03      	cmp	r3, #3
 800592a:	f200 808d 	bhi.w	8005a48 <_dtoa_r+0x2f8>
 800592e:	e8df f003 	tbb	[pc, r3]
 8005932:	7d7b      	.short	0x7d7b
 8005934:	6f2f      	.short	0x6f2f
 8005936:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800593a:	441d      	add	r5, r3
 800593c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005940:	2820      	cmp	r0, #32
 8005942:	dd13      	ble.n	800596c <_dtoa_r+0x21c>
 8005944:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005948:	9b02      	ldr	r3, [sp, #8]
 800594a:	fa08 f800 	lsl.w	r8, r8, r0
 800594e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005952:	fa23 f000 	lsr.w	r0, r3, r0
 8005956:	ea48 0000 	orr.w	r0, r8, r0
 800595a:	f7fa fd43 	bl	80003e4 <__aeabi_ui2d>
 800595e:	2301      	movs	r3, #1
 8005960:	4680      	mov	r8, r0
 8005962:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005966:	3d01      	subs	r5, #1
 8005968:	9310      	str	r3, [sp, #64]	; 0x40
 800596a:	e771      	b.n	8005850 <_dtoa_r+0x100>
 800596c:	9b02      	ldr	r3, [sp, #8]
 800596e:	f1c0 0020 	rsb	r0, r0, #32
 8005972:	fa03 f000 	lsl.w	r0, r3, r0
 8005976:	e7f0      	b.n	800595a <_dtoa_r+0x20a>
 8005978:	2301      	movs	r3, #1
 800597a:	e7b0      	b.n	80058de <_dtoa_r+0x18e>
 800597c:	900d      	str	r0, [sp, #52]	; 0x34
 800597e:	e7af      	b.n	80058e0 <_dtoa_r+0x190>
 8005980:	f1ca 0300 	rsb	r3, sl, #0
 8005984:	9308      	str	r3, [sp, #32]
 8005986:	2300      	movs	r3, #0
 8005988:	eba9 090a 	sub.w	r9, r9, sl
 800598c:	930c      	str	r3, [sp, #48]	; 0x30
 800598e:	e7bc      	b.n	800590a <_dtoa_r+0x1ba>
 8005990:	2301      	movs	r3, #1
 8005992:	9309      	str	r3, [sp, #36]	; 0x24
 8005994:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005996:	2b00      	cmp	r3, #0
 8005998:	dd74      	ble.n	8005a84 <_dtoa_r+0x334>
 800599a:	4698      	mov	r8, r3
 800599c:	9304      	str	r3, [sp, #16]
 800599e:	2200      	movs	r2, #0
 80059a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80059a2:	6072      	str	r2, [r6, #4]
 80059a4:	2204      	movs	r2, #4
 80059a6:	f102 0014 	add.w	r0, r2, #20
 80059aa:	4298      	cmp	r0, r3
 80059ac:	6871      	ldr	r1, [r6, #4]
 80059ae:	d96e      	bls.n	8005a8e <_dtoa_r+0x33e>
 80059b0:	4620      	mov	r0, r4
 80059b2:	f000 fff0 	bl	8006996 <_Balloc>
 80059b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059b8:	6030      	str	r0, [r6, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f1b8 0f0e 	cmp.w	r8, #14
 80059c0:	9306      	str	r3, [sp, #24]
 80059c2:	f200 80ed 	bhi.w	8005ba0 <_dtoa_r+0x450>
 80059c6:	2d00      	cmp	r5, #0
 80059c8:	f000 80ea 	beq.w	8005ba0 <_dtoa_r+0x450>
 80059cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059d0:	f1ba 0f00 	cmp.w	sl, #0
 80059d4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80059d8:	dd77      	ble.n	8005aca <_dtoa_r+0x37a>
 80059da:	4a28      	ldr	r2, [pc, #160]	; (8005a7c <_dtoa_r+0x32c>)
 80059dc:	f00a 030f 	and.w	r3, sl, #15
 80059e0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80059e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80059e8:	06f0      	lsls	r0, r6, #27
 80059ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80059f2:	d568      	bpl.n	8005ac6 <_dtoa_r+0x376>
 80059f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80059f8:	4b21      	ldr	r3, [pc, #132]	; (8005a80 <_dtoa_r+0x330>)
 80059fa:	2503      	movs	r5, #3
 80059fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a00:	f7fa fe94 	bl	800072c <__aeabi_ddiv>
 8005a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a08:	f006 060f 	and.w	r6, r6, #15
 8005a0c:	4f1c      	ldr	r7, [pc, #112]	; (8005a80 <_dtoa_r+0x330>)
 8005a0e:	e04f      	b.n	8005ab0 <_dtoa_r+0x360>
 8005a10:	2301      	movs	r3, #1
 8005a12:	9309      	str	r3, [sp, #36]	; 0x24
 8005a14:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a16:	4453      	add	r3, sl
 8005a18:	f103 0801 	add.w	r8, r3, #1
 8005a1c:	9304      	str	r3, [sp, #16]
 8005a1e:	4643      	mov	r3, r8
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	bfb8      	it	lt
 8005a24:	2301      	movlt	r3, #1
 8005a26:	e7ba      	b.n	800599e <_dtoa_r+0x24e>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	e7b2      	b.n	8005992 <_dtoa_r+0x242>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	e7f0      	b.n	8005a12 <_dtoa_r+0x2c2>
 8005a30:	2501      	movs	r5, #1
 8005a32:	2300      	movs	r3, #0
 8005a34:	9509      	str	r5, [sp, #36]	; 0x24
 8005a36:	931e      	str	r3, [sp, #120]	; 0x78
 8005a38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	9304      	str	r3, [sp, #16]
 8005a40:	4698      	mov	r8, r3
 8005a42:	2312      	movs	r3, #18
 8005a44:	921f      	str	r2, [sp, #124]	; 0x7c
 8005a46:	e7aa      	b.n	800599e <_dtoa_r+0x24e>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a4c:	e7f4      	b.n	8005a38 <_dtoa_r+0x2e8>
 8005a4e:	bf00      	nop
 8005a50:	636f4361 	.word	0x636f4361
 8005a54:	3fd287a7 	.word	0x3fd287a7
 8005a58:	8b60c8b3 	.word	0x8b60c8b3
 8005a5c:	3fc68a28 	.word	0x3fc68a28
 8005a60:	509f79fb 	.word	0x509f79fb
 8005a64:	3fd34413 	.word	0x3fd34413
 8005a68:	7ff00000 	.word	0x7ff00000
 8005a6c:	08007781 	.word	0x08007781
 8005a70:	08007778 	.word	0x08007778
 8005a74:	080076fd 	.word	0x080076fd
 8005a78:	3ff80000 	.word	0x3ff80000
 8005a7c:	080077b8 	.word	0x080077b8
 8005a80:	08007790 	.word	0x08007790
 8005a84:	2301      	movs	r3, #1
 8005a86:	9304      	str	r3, [sp, #16]
 8005a88:	4698      	mov	r8, r3
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	e7da      	b.n	8005a44 <_dtoa_r+0x2f4>
 8005a8e:	3101      	adds	r1, #1
 8005a90:	6071      	str	r1, [r6, #4]
 8005a92:	0052      	lsls	r2, r2, #1
 8005a94:	e787      	b.n	80059a6 <_dtoa_r+0x256>
 8005a96:	07f1      	lsls	r1, r6, #31
 8005a98:	d508      	bpl.n	8005aac <_dtoa_r+0x35c>
 8005a9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aa2:	f7fa fd19 	bl	80004d8 <__aeabi_dmul>
 8005aa6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005aaa:	3501      	adds	r5, #1
 8005aac:	1076      	asrs	r6, r6, #1
 8005aae:	3708      	adds	r7, #8
 8005ab0:	2e00      	cmp	r6, #0
 8005ab2:	d1f0      	bne.n	8005a96 <_dtoa_r+0x346>
 8005ab4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ab8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005abc:	f7fa fe36 	bl	800072c <__aeabi_ddiv>
 8005ac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ac4:	e01b      	b.n	8005afe <_dtoa_r+0x3ae>
 8005ac6:	2502      	movs	r5, #2
 8005ac8:	e7a0      	b.n	8005a0c <_dtoa_r+0x2bc>
 8005aca:	f000 80a4 	beq.w	8005c16 <_dtoa_r+0x4c6>
 8005ace:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005ad2:	f1ca 0600 	rsb	r6, sl, #0
 8005ad6:	4ba0      	ldr	r3, [pc, #640]	; (8005d58 <_dtoa_r+0x608>)
 8005ad8:	f006 020f 	and.w	r2, r6, #15
 8005adc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae4:	f7fa fcf8 	bl	80004d8 <__aeabi_dmul>
 8005ae8:	2502      	movs	r5, #2
 8005aea:	2300      	movs	r3, #0
 8005aec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005af0:	4f9a      	ldr	r7, [pc, #616]	; (8005d5c <_dtoa_r+0x60c>)
 8005af2:	1136      	asrs	r6, r6, #4
 8005af4:	2e00      	cmp	r6, #0
 8005af6:	f040 8083 	bne.w	8005c00 <_dtoa_r+0x4b0>
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1e0      	bne.n	8005ac0 <_dtoa_r+0x370>
 8005afe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	f000 808a 	beq.w	8005c1a <_dtoa_r+0x4ca>
 8005b06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b0a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005b0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b12:	2200      	movs	r2, #0
 8005b14:	4b92      	ldr	r3, [pc, #584]	; (8005d60 <_dtoa_r+0x610>)
 8005b16:	f7fa ff51 	bl	80009bc <__aeabi_dcmplt>
 8005b1a:	2800      	cmp	r0, #0
 8005b1c:	d07d      	beq.n	8005c1a <_dtoa_r+0x4ca>
 8005b1e:	f1b8 0f00 	cmp.w	r8, #0
 8005b22:	d07a      	beq.n	8005c1a <_dtoa_r+0x4ca>
 8005b24:	9b04      	ldr	r3, [sp, #16]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	dd36      	ble.n	8005b98 <_dtoa_r+0x448>
 8005b2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b2e:	2200      	movs	r2, #0
 8005b30:	4b8c      	ldr	r3, [pc, #560]	; (8005d64 <_dtoa_r+0x614>)
 8005b32:	f7fa fcd1 	bl	80004d8 <__aeabi_dmul>
 8005b36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b3a:	9e04      	ldr	r6, [sp, #16]
 8005b3c:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8005b40:	3501      	adds	r5, #1
 8005b42:	4628      	mov	r0, r5
 8005b44:	f7fa fc5e 	bl	8000404 <__aeabi_i2d>
 8005b48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b4c:	f7fa fcc4 	bl	80004d8 <__aeabi_dmul>
 8005b50:	2200      	movs	r2, #0
 8005b52:	4b85      	ldr	r3, [pc, #532]	; (8005d68 <_dtoa_r+0x618>)
 8005b54:	f7fa fb0a 	bl	800016c <__adddf3>
 8005b58:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005b5c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b60:	950b      	str	r5, [sp, #44]	; 0x2c
 8005b62:	2e00      	cmp	r6, #0
 8005b64:	d15c      	bne.n	8005c20 <_dtoa_r+0x4d0>
 8005b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	4b7f      	ldr	r3, [pc, #508]	; (8005d6c <_dtoa_r+0x61c>)
 8005b6e:	f7fa fafb 	bl	8000168 <__aeabi_dsub>
 8005b72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b74:	462b      	mov	r3, r5
 8005b76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b7a:	f7fa ff3d 	bl	80009f8 <__aeabi_dcmpgt>
 8005b7e:	2800      	cmp	r0, #0
 8005b80:	f040 8281 	bne.w	8006086 <_dtoa_r+0x936>
 8005b84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b8a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005b8e:	f7fa ff15 	bl	80009bc <__aeabi_dcmplt>
 8005b92:	2800      	cmp	r0, #0
 8005b94:	f040 8275 	bne.w	8006082 <_dtoa_r+0x932>
 8005b98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005b9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ba0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	f2c0 814b 	blt.w	8005e3e <_dtoa_r+0x6ee>
 8005ba8:	f1ba 0f0e 	cmp.w	sl, #14
 8005bac:	f300 8147 	bgt.w	8005e3e <_dtoa_r+0x6ee>
 8005bb0:	4b69      	ldr	r3, [pc, #420]	; (8005d58 <_dtoa_r+0x608>)
 8005bb2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005bbe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f280 80d7 	bge.w	8005d74 <_dtoa_r+0x624>
 8005bc6:	f1b8 0f00 	cmp.w	r8, #0
 8005bca:	f300 80d3 	bgt.w	8005d74 <_dtoa_r+0x624>
 8005bce:	f040 8257 	bne.w	8006080 <_dtoa_r+0x930>
 8005bd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	4b64      	ldr	r3, [pc, #400]	; (8005d6c <_dtoa_r+0x61c>)
 8005bda:	f7fa fc7d 	bl	80004d8 <__aeabi_dmul>
 8005bde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005be2:	f7fa feff 	bl	80009e4 <__aeabi_dcmpge>
 8005be6:	4646      	mov	r6, r8
 8005be8:	4647      	mov	r7, r8
 8005bea:	2800      	cmp	r0, #0
 8005bec:	f040 822d 	bne.w	800604a <_dtoa_r+0x8fa>
 8005bf0:	9b06      	ldr	r3, [sp, #24]
 8005bf2:	9a06      	ldr	r2, [sp, #24]
 8005bf4:	1c5d      	adds	r5, r3, #1
 8005bf6:	2331      	movs	r3, #49	; 0x31
 8005bf8:	f10a 0a01 	add.w	sl, sl, #1
 8005bfc:	7013      	strb	r3, [r2, #0]
 8005bfe:	e228      	b.n	8006052 <_dtoa_r+0x902>
 8005c00:	07f2      	lsls	r2, r6, #31
 8005c02:	d505      	bpl.n	8005c10 <_dtoa_r+0x4c0>
 8005c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c08:	f7fa fc66 	bl	80004d8 <__aeabi_dmul>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	3501      	adds	r5, #1
 8005c10:	1076      	asrs	r6, r6, #1
 8005c12:	3708      	adds	r7, #8
 8005c14:	e76e      	b.n	8005af4 <_dtoa_r+0x3a4>
 8005c16:	2502      	movs	r5, #2
 8005c18:	e771      	b.n	8005afe <_dtoa_r+0x3ae>
 8005c1a:	4657      	mov	r7, sl
 8005c1c:	4646      	mov	r6, r8
 8005c1e:	e790      	b.n	8005b42 <_dtoa_r+0x3f2>
 8005c20:	4b4d      	ldr	r3, [pc, #308]	; (8005d58 <_dtoa_r+0x608>)
 8005c22:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005c26:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d048      	beq.n	8005cc2 <_dtoa_r+0x572>
 8005c30:	4602      	mov	r2, r0
 8005c32:	460b      	mov	r3, r1
 8005c34:	2000      	movs	r0, #0
 8005c36:	494e      	ldr	r1, [pc, #312]	; (8005d70 <_dtoa_r+0x620>)
 8005c38:	f7fa fd78 	bl	800072c <__aeabi_ddiv>
 8005c3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005c40:	f7fa fa92 	bl	8000168 <__aeabi_dsub>
 8005c44:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005c48:	9d06      	ldr	r5, [sp, #24]
 8005c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c4e:	f7fa fef3 	bl	8000a38 <__aeabi_d2iz>
 8005c52:	9011      	str	r0, [sp, #68]	; 0x44
 8005c54:	f7fa fbd6 	bl	8000404 <__aeabi_i2d>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c60:	f7fa fa82 	bl	8000168 <__aeabi_dsub>
 8005c64:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c6a:	3330      	adds	r3, #48	; 0x30
 8005c6c:	f805 3b01 	strb.w	r3, [r5], #1
 8005c70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005c74:	f7fa fea2 	bl	80009bc <__aeabi_dcmplt>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d163      	bne.n	8005d44 <_dtoa_r+0x5f4>
 8005c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c80:	2000      	movs	r0, #0
 8005c82:	4937      	ldr	r1, [pc, #220]	; (8005d60 <_dtoa_r+0x610>)
 8005c84:	f7fa fa70 	bl	8000168 <__aeabi_dsub>
 8005c88:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005c8c:	f7fa fe96 	bl	80009bc <__aeabi_dcmplt>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	f040 80b5 	bne.w	8005e00 <_dtoa_r+0x6b0>
 8005c96:	9b06      	ldr	r3, [sp, #24]
 8005c98:	1aeb      	subs	r3, r5, r3
 8005c9a:	429e      	cmp	r6, r3
 8005c9c:	f77f af7c 	ble.w	8005b98 <_dtoa_r+0x448>
 8005ca0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	4b2f      	ldr	r3, [pc, #188]	; (8005d64 <_dtoa_r+0x614>)
 8005ca8:	f7fa fc16 	bl	80004d8 <__aeabi_dmul>
 8005cac:	2200      	movs	r2, #0
 8005cae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005cb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cb6:	4b2b      	ldr	r3, [pc, #172]	; (8005d64 <_dtoa_r+0x614>)
 8005cb8:	f7fa fc0e 	bl	80004d8 <__aeabi_dmul>
 8005cbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cc0:	e7c3      	b.n	8005c4a <_dtoa_r+0x4fa>
 8005cc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005cc6:	f7fa fc07 	bl	80004d8 <__aeabi_dmul>
 8005cca:	9b06      	ldr	r3, [sp, #24]
 8005ccc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005cd0:	199d      	adds	r5, r3, r6
 8005cd2:	461e      	mov	r6, r3
 8005cd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cd8:	f7fa feae 	bl	8000a38 <__aeabi_d2iz>
 8005cdc:	9011      	str	r0, [sp, #68]	; 0x44
 8005cde:	f7fa fb91 	bl	8000404 <__aeabi_i2d>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cea:	f7fa fa3d 	bl	8000168 <__aeabi_dsub>
 8005cee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005cf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cf4:	3330      	adds	r3, #48	; 0x30
 8005cf6:	f806 3b01 	strb.w	r3, [r6], #1
 8005cfa:	42ae      	cmp	r6, r5
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	d124      	bne.n	8005d4c <_dtoa_r+0x5fc>
 8005d02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d06:	4b1a      	ldr	r3, [pc, #104]	; (8005d70 <_dtoa_r+0x620>)
 8005d08:	f7fa fa30 	bl	800016c <__adddf3>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d14:	f7fa fe70 	bl	80009f8 <__aeabi_dcmpgt>
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	d171      	bne.n	8005e00 <_dtoa_r+0x6b0>
 8005d1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d20:	2000      	movs	r0, #0
 8005d22:	4913      	ldr	r1, [pc, #76]	; (8005d70 <_dtoa_r+0x620>)
 8005d24:	f7fa fa20 	bl	8000168 <__aeabi_dsub>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d30:	f7fa fe44 	bl	80009bc <__aeabi_dcmplt>
 8005d34:	2800      	cmp	r0, #0
 8005d36:	f43f af2f 	beq.w	8005b98 <_dtoa_r+0x448>
 8005d3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d3e:	1e6a      	subs	r2, r5, #1
 8005d40:	2b30      	cmp	r3, #48	; 0x30
 8005d42:	d001      	beq.n	8005d48 <_dtoa_r+0x5f8>
 8005d44:	46ba      	mov	sl, r7
 8005d46:	e04a      	b.n	8005dde <_dtoa_r+0x68e>
 8005d48:	4615      	mov	r5, r2
 8005d4a:	e7f6      	b.n	8005d3a <_dtoa_r+0x5ea>
 8005d4c:	4b05      	ldr	r3, [pc, #20]	; (8005d64 <_dtoa_r+0x614>)
 8005d4e:	f7fa fbc3 	bl	80004d8 <__aeabi_dmul>
 8005d52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d56:	e7bd      	b.n	8005cd4 <_dtoa_r+0x584>
 8005d58:	080077b8 	.word	0x080077b8
 8005d5c:	08007790 	.word	0x08007790
 8005d60:	3ff00000 	.word	0x3ff00000
 8005d64:	40240000 	.word	0x40240000
 8005d68:	401c0000 	.word	0x401c0000
 8005d6c:	40140000 	.word	0x40140000
 8005d70:	3fe00000 	.word	0x3fe00000
 8005d74:	9d06      	ldr	r5, [sp, #24]
 8005d76:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005d7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d7e:	4630      	mov	r0, r6
 8005d80:	4639      	mov	r1, r7
 8005d82:	f7fa fcd3 	bl	800072c <__aeabi_ddiv>
 8005d86:	f7fa fe57 	bl	8000a38 <__aeabi_d2iz>
 8005d8a:	4681      	mov	r9, r0
 8005d8c:	f7fa fb3a 	bl	8000404 <__aeabi_i2d>
 8005d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d94:	f7fa fba0 	bl	80004d8 <__aeabi_dmul>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	4639      	mov	r1, r7
 8005da0:	f7fa f9e2 	bl	8000168 <__aeabi_dsub>
 8005da4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005da8:	f805 6b01 	strb.w	r6, [r5], #1
 8005dac:	9e06      	ldr	r6, [sp, #24]
 8005dae:	4602      	mov	r2, r0
 8005db0:	1bae      	subs	r6, r5, r6
 8005db2:	45b0      	cmp	r8, r6
 8005db4:	460b      	mov	r3, r1
 8005db6:	d135      	bne.n	8005e24 <_dtoa_r+0x6d4>
 8005db8:	f7fa f9d8 	bl	800016c <__adddf3>
 8005dbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dc0:	4606      	mov	r6, r0
 8005dc2:	460f      	mov	r7, r1
 8005dc4:	f7fa fe18 	bl	80009f8 <__aeabi_dcmpgt>
 8005dc8:	b9c8      	cbnz	r0, 8005dfe <_dtoa_r+0x6ae>
 8005dca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dce:	4630      	mov	r0, r6
 8005dd0:	4639      	mov	r1, r7
 8005dd2:	f7fa fde9 	bl	80009a8 <__aeabi_dcmpeq>
 8005dd6:	b110      	cbz	r0, 8005dde <_dtoa_r+0x68e>
 8005dd8:	f019 0f01 	tst.w	r9, #1
 8005ddc:	d10f      	bne.n	8005dfe <_dtoa_r+0x6ae>
 8005dde:	4659      	mov	r1, fp
 8005de0:	4620      	mov	r0, r4
 8005de2:	f000 fe0c 	bl	80069fe <_Bfree>
 8005de6:	2300      	movs	r3, #0
 8005de8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005dea:	702b      	strb	r3, [r5, #0]
 8005dec:	f10a 0301 	add.w	r3, sl, #1
 8005df0:	6013      	str	r3, [r2, #0]
 8005df2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f43f acf3 	beq.w	80057e0 <_dtoa_r+0x90>
 8005dfa:	601d      	str	r5, [r3, #0]
 8005dfc:	e4f0      	b.n	80057e0 <_dtoa_r+0x90>
 8005dfe:	4657      	mov	r7, sl
 8005e00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e04:	1e6b      	subs	r3, r5, #1
 8005e06:	2a39      	cmp	r2, #57	; 0x39
 8005e08:	d106      	bne.n	8005e18 <_dtoa_r+0x6c8>
 8005e0a:	9a06      	ldr	r2, [sp, #24]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d107      	bne.n	8005e20 <_dtoa_r+0x6d0>
 8005e10:	2330      	movs	r3, #48	; 0x30
 8005e12:	7013      	strb	r3, [r2, #0]
 8005e14:	4613      	mov	r3, r2
 8005e16:	3701      	adds	r7, #1
 8005e18:	781a      	ldrb	r2, [r3, #0]
 8005e1a:	3201      	adds	r2, #1
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	e791      	b.n	8005d44 <_dtoa_r+0x5f4>
 8005e20:	461d      	mov	r5, r3
 8005e22:	e7ed      	b.n	8005e00 <_dtoa_r+0x6b0>
 8005e24:	2200      	movs	r2, #0
 8005e26:	4b99      	ldr	r3, [pc, #612]	; (800608c <_dtoa_r+0x93c>)
 8005e28:	f7fa fb56 	bl	80004d8 <__aeabi_dmul>
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	2300      	movs	r3, #0
 8005e30:	4606      	mov	r6, r0
 8005e32:	460f      	mov	r7, r1
 8005e34:	f7fa fdb8 	bl	80009a8 <__aeabi_dcmpeq>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d09e      	beq.n	8005d7a <_dtoa_r+0x62a>
 8005e3c:	e7cf      	b.n	8005dde <_dtoa_r+0x68e>
 8005e3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e40:	2a00      	cmp	r2, #0
 8005e42:	f000 8088 	beq.w	8005f56 <_dtoa_r+0x806>
 8005e46:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005e48:	2a01      	cmp	r2, #1
 8005e4a:	dc6d      	bgt.n	8005f28 <_dtoa_r+0x7d8>
 8005e4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e4e:	2a00      	cmp	r2, #0
 8005e50:	d066      	beq.n	8005f20 <_dtoa_r+0x7d0>
 8005e52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e56:	464d      	mov	r5, r9
 8005e58:	9e08      	ldr	r6, [sp, #32]
 8005e5a:	9a07      	ldr	r2, [sp, #28]
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	441a      	add	r2, r3
 8005e60:	4620      	mov	r0, r4
 8005e62:	4499      	add	r9, r3
 8005e64:	9207      	str	r2, [sp, #28]
 8005e66:	f000 fea8 	bl	8006bba <__i2b>
 8005e6a:	4607      	mov	r7, r0
 8005e6c:	2d00      	cmp	r5, #0
 8005e6e:	dd0b      	ble.n	8005e88 <_dtoa_r+0x738>
 8005e70:	9b07      	ldr	r3, [sp, #28]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	dd08      	ble.n	8005e88 <_dtoa_r+0x738>
 8005e76:	42ab      	cmp	r3, r5
 8005e78:	bfa8      	it	ge
 8005e7a:	462b      	movge	r3, r5
 8005e7c:	9a07      	ldr	r2, [sp, #28]
 8005e7e:	eba9 0903 	sub.w	r9, r9, r3
 8005e82:	1aed      	subs	r5, r5, r3
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	9307      	str	r3, [sp, #28]
 8005e88:	9b08      	ldr	r3, [sp, #32]
 8005e8a:	b1eb      	cbz	r3, 8005ec8 <_dtoa_r+0x778>
 8005e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d065      	beq.n	8005f5e <_dtoa_r+0x80e>
 8005e92:	b18e      	cbz	r6, 8005eb8 <_dtoa_r+0x768>
 8005e94:	4639      	mov	r1, r7
 8005e96:	4632      	mov	r2, r6
 8005e98:	4620      	mov	r0, r4
 8005e9a:	f000 ff2d 	bl	8006cf8 <__pow5mult>
 8005e9e:	465a      	mov	r2, fp
 8005ea0:	4601      	mov	r1, r0
 8005ea2:	4607      	mov	r7, r0
 8005ea4:	4620      	mov	r0, r4
 8005ea6:	f000 fe91 	bl	8006bcc <__multiply>
 8005eaa:	4659      	mov	r1, fp
 8005eac:	900a      	str	r0, [sp, #40]	; 0x28
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f000 fda5 	bl	80069fe <_Bfree>
 8005eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb6:	469b      	mov	fp, r3
 8005eb8:	9b08      	ldr	r3, [sp, #32]
 8005eba:	1b9a      	subs	r2, r3, r6
 8005ebc:	d004      	beq.n	8005ec8 <_dtoa_r+0x778>
 8005ebe:	4659      	mov	r1, fp
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	f000 ff19 	bl	8006cf8 <__pow5mult>
 8005ec6:	4683      	mov	fp, r0
 8005ec8:	2101      	movs	r1, #1
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f000 fe75 	bl	8006bba <__i2b>
 8005ed0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ed2:	4606      	mov	r6, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 81c6 	beq.w	8006266 <_dtoa_r+0xb16>
 8005eda:	461a      	mov	r2, r3
 8005edc:	4601      	mov	r1, r0
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f000 ff0a 	bl	8006cf8 <__pow5mult>
 8005ee4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005ee6:	4606      	mov	r6, r0
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	dc3e      	bgt.n	8005f6a <_dtoa_r+0x81a>
 8005eec:	9b02      	ldr	r3, [sp, #8]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d137      	bne.n	8005f62 <_dtoa_r+0x812>
 8005ef2:	9b03      	ldr	r3, [sp, #12]
 8005ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d134      	bne.n	8005f66 <_dtoa_r+0x816>
 8005efc:	9b03      	ldr	r3, [sp, #12]
 8005efe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f02:	0d1b      	lsrs	r3, r3, #20
 8005f04:	051b      	lsls	r3, r3, #20
 8005f06:	b12b      	cbz	r3, 8005f14 <_dtoa_r+0x7c4>
 8005f08:	9b07      	ldr	r3, [sp, #28]
 8005f0a:	f109 0901 	add.w	r9, r9, #1
 8005f0e:	3301      	adds	r3, #1
 8005f10:	9307      	str	r3, [sp, #28]
 8005f12:	2301      	movs	r3, #1
 8005f14:	9308      	str	r3, [sp, #32]
 8005f16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d128      	bne.n	8005f6e <_dtoa_r+0x81e>
 8005f1c:	2001      	movs	r0, #1
 8005f1e:	e02e      	b.n	8005f7e <_dtoa_r+0x82e>
 8005f20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f22:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005f26:	e796      	b.n	8005e56 <_dtoa_r+0x706>
 8005f28:	9b08      	ldr	r3, [sp, #32]
 8005f2a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8005f2e:	42b3      	cmp	r3, r6
 8005f30:	bfb7      	itett	lt
 8005f32:	9b08      	ldrlt	r3, [sp, #32]
 8005f34:	1b9e      	subge	r6, r3, r6
 8005f36:	1af2      	sublt	r2, r6, r3
 8005f38:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005f3a:	bfbf      	itttt	lt
 8005f3c:	9608      	strlt	r6, [sp, #32]
 8005f3e:	189b      	addlt	r3, r3, r2
 8005f40:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005f42:	2600      	movlt	r6, #0
 8005f44:	f1b8 0f00 	cmp.w	r8, #0
 8005f48:	bfb9      	ittee	lt
 8005f4a:	eba9 0508 	sublt.w	r5, r9, r8
 8005f4e:	2300      	movlt	r3, #0
 8005f50:	464d      	movge	r5, r9
 8005f52:	4643      	movge	r3, r8
 8005f54:	e781      	b.n	8005e5a <_dtoa_r+0x70a>
 8005f56:	9e08      	ldr	r6, [sp, #32]
 8005f58:	464d      	mov	r5, r9
 8005f5a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005f5c:	e786      	b.n	8005e6c <_dtoa_r+0x71c>
 8005f5e:	9a08      	ldr	r2, [sp, #32]
 8005f60:	e7ad      	b.n	8005ebe <_dtoa_r+0x76e>
 8005f62:	2300      	movs	r3, #0
 8005f64:	e7d6      	b.n	8005f14 <_dtoa_r+0x7c4>
 8005f66:	9b02      	ldr	r3, [sp, #8]
 8005f68:	e7d4      	b.n	8005f14 <_dtoa_r+0x7c4>
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	9308      	str	r3, [sp, #32]
 8005f6e:	6933      	ldr	r3, [r6, #16]
 8005f70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005f74:	6918      	ldr	r0, [r3, #16]
 8005f76:	f000 fdd2 	bl	8006b1e <__hi0bits>
 8005f7a:	f1c0 0020 	rsb	r0, r0, #32
 8005f7e:	9b07      	ldr	r3, [sp, #28]
 8005f80:	4418      	add	r0, r3
 8005f82:	f010 001f 	ands.w	r0, r0, #31
 8005f86:	d047      	beq.n	8006018 <_dtoa_r+0x8c8>
 8005f88:	f1c0 0320 	rsb	r3, r0, #32
 8005f8c:	2b04      	cmp	r3, #4
 8005f8e:	dd3b      	ble.n	8006008 <_dtoa_r+0x8b8>
 8005f90:	9b07      	ldr	r3, [sp, #28]
 8005f92:	f1c0 001c 	rsb	r0, r0, #28
 8005f96:	4481      	add	r9, r0
 8005f98:	4405      	add	r5, r0
 8005f9a:	4403      	add	r3, r0
 8005f9c:	9307      	str	r3, [sp, #28]
 8005f9e:	f1b9 0f00 	cmp.w	r9, #0
 8005fa2:	dd05      	ble.n	8005fb0 <_dtoa_r+0x860>
 8005fa4:	4659      	mov	r1, fp
 8005fa6:	464a      	mov	r2, r9
 8005fa8:	4620      	mov	r0, r4
 8005faa:	f000 fef3 	bl	8006d94 <__lshift>
 8005fae:	4683      	mov	fp, r0
 8005fb0:	9b07      	ldr	r3, [sp, #28]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	dd05      	ble.n	8005fc2 <_dtoa_r+0x872>
 8005fb6:	4631      	mov	r1, r6
 8005fb8:	461a      	mov	r2, r3
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 feea 	bl	8006d94 <__lshift>
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fc4:	b353      	cbz	r3, 800601c <_dtoa_r+0x8cc>
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	4658      	mov	r0, fp
 8005fca:	f000 ff37 	bl	8006e3c <__mcmp>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	da24      	bge.n	800601c <_dtoa_r+0x8cc>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	220a      	movs	r2, #10
 8005fd8:	4620      	mov	r0, r4
 8005fda:	f000 fd27 	bl	8006a2c <__multadd>
 8005fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fe0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005fe4:	4683      	mov	fp, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f000 8144 	beq.w	8006274 <_dtoa_r+0xb24>
 8005fec:	2300      	movs	r3, #0
 8005fee:	4639      	mov	r1, r7
 8005ff0:	220a      	movs	r2, #10
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	f000 fd1a 	bl	8006a2c <__multadd>
 8005ff8:	9b04      	ldr	r3, [sp, #16]
 8005ffa:	4607      	mov	r7, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	dc4d      	bgt.n	800609c <_dtoa_r+0x94c>
 8006000:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006002:	2b02      	cmp	r3, #2
 8006004:	dd4a      	ble.n	800609c <_dtoa_r+0x94c>
 8006006:	e011      	b.n	800602c <_dtoa_r+0x8dc>
 8006008:	d0c9      	beq.n	8005f9e <_dtoa_r+0x84e>
 800600a:	9a07      	ldr	r2, [sp, #28]
 800600c:	331c      	adds	r3, #28
 800600e:	441a      	add	r2, r3
 8006010:	4499      	add	r9, r3
 8006012:	441d      	add	r5, r3
 8006014:	4613      	mov	r3, r2
 8006016:	e7c1      	b.n	8005f9c <_dtoa_r+0x84c>
 8006018:	4603      	mov	r3, r0
 800601a:	e7f6      	b.n	800600a <_dtoa_r+0x8ba>
 800601c:	f1b8 0f00 	cmp.w	r8, #0
 8006020:	dc36      	bgt.n	8006090 <_dtoa_r+0x940>
 8006022:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006024:	2b02      	cmp	r3, #2
 8006026:	dd33      	ble.n	8006090 <_dtoa_r+0x940>
 8006028:	f8cd 8010 	str.w	r8, [sp, #16]
 800602c:	9b04      	ldr	r3, [sp, #16]
 800602e:	b963      	cbnz	r3, 800604a <_dtoa_r+0x8fa>
 8006030:	4631      	mov	r1, r6
 8006032:	2205      	movs	r2, #5
 8006034:	4620      	mov	r0, r4
 8006036:	f000 fcf9 	bl	8006a2c <__multadd>
 800603a:	4601      	mov	r1, r0
 800603c:	4606      	mov	r6, r0
 800603e:	4658      	mov	r0, fp
 8006040:	f000 fefc 	bl	8006e3c <__mcmp>
 8006044:	2800      	cmp	r0, #0
 8006046:	f73f add3 	bgt.w	8005bf0 <_dtoa_r+0x4a0>
 800604a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800604c:	9d06      	ldr	r5, [sp, #24]
 800604e:	ea6f 0a03 	mvn.w	sl, r3
 8006052:	f04f 0900 	mov.w	r9, #0
 8006056:	4631      	mov	r1, r6
 8006058:	4620      	mov	r0, r4
 800605a:	f000 fcd0 	bl	80069fe <_Bfree>
 800605e:	2f00      	cmp	r7, #0
 8006060:	f43f aebd 	beq.w	8005dde <_dtoa_r+0x68e>
 8006064:	f1b9 0f00 	cmp.w	r9, #0
 8006068:	d005      	beq.n	8006076 <_dtoa_r+0x926>
 800606a:	45b9      	cmp	r9, r7
 800606c:	d003      	beq.n	8006076 <_dtoa_r+0x926>
 800606e:	4649      	mov	r1, r9
 8006070:	4620      	mov	r0, r4
 8006072:	f000 fcc4 	bl	80069fe <_Bfree>
 8006076:	4639      	mov	r1, r7
 8006078:	4620      	mov	r0, r4
 800607a:	f000 fcc0 	bl	80069fe <_Bfree>
 800607e:	e6ae      	b.n	8005dde <_dtoa_r+0x68e>
 8006080:	2600      	movs	r6, #0
 8006082:	4637      	mov	r7, r6
 8006084:	e7e1      	b.n	800604a <_dtoa_r+0x8fa>
 8006086:	46ba      	mov	sl, r7
 8006088:	4637      	mov	r7, r6
 800608a:	e5b1      	b.n	8005bf0 <_dtoa_r+0x4a0>
 800608c:	40240000 	.word	0x40240000
 8006090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006092:	f8cd 8010 	str.w	r8, [sp, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	f000 80f3 	beq.w	8006282 <_dtoa_r+0xb32>
 800609c:	2d00      	cmp	r5, #0
 800609e:	dd05      	ble.n	80060ac <_dtoa_r+0x95c>
 80060a0:	4639      	mov	r1, r7
 80060a2:	462a      	mov	r2, r5
 80060a4:	4620      	mov	r0, r4
 80060a6:	f000 fe75 	bl	8006d94 <__lshift>
 80060aa:	4607      	mov	r7, r0
 80060ac:	9b08      	ldr	r3, [sp, #32]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d04c      	beq.n	800614c <_dtoa_r+0x9fc>
 80060b2:	6879      	ldr	r1, [r7, #4]
 80060b4:	4620      	mov	r0, r4
 80060b6:	f000 fc6e 	bl	8006996 <_Balloc>
 80060ba:	4605      	mov	r5, r0
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	f107 010c 	add.w	r1, r7, #12
 80060c2:	3202      	adds	r2, #2
 80060c4:	0092      	lsls	r2, r2, #2
 80060c6:	300c      	adds	r0, #12
 80060c8:	f000 fc5a 	bl	8006980 <memcpy>
 80060cc:	2201      	movs	r2, #1
 80060ce:	4629      	mov	r1, r5
 80060d0:	4620      	mov	r0, r4
 80060d2:	f000 fe5f 	bl	8006d94 <__lshift>
 80060d6:	46b9      	mov	r9, r7
 80060d8:	4607      	mov	r7, r0
 80060da:	9b06      	ldr	r3, [sp, #24]
 80060dc:	9307      	str	r3, [sp, #28]
 80060de:	9b02      	ldr	r3, [sp, #8]
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	9308      	str	r3, [sp, #32]
 80060e6:	4631      	mov	r1, r6
 80060e8:	4658      	mov	r0, fp
 80060ea:	f7ff faa3 	bl	8005634 <quorem>
 80060ee:	4649      	mov	r1, r9
 80060f0:	4605      	mov	r5, r0
 80060f2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80060f6:	4658      	mov	r0, fp
 80060f8:	f000 fea0 	bl	8006e3c <__mcmp>
 80060fc:	463a      	mov	r2, r7
 80060fe:	9002      	str	r0, [sp, #8]
 8006100:	4631      	mov	r1, r6
 8006102:	4620      	mov	r0, r4
 8006104:	f000 feb4 	bl	8006e70 <__mdiff>
 8006108:	68c3      	ldr	r3, [r0, #12]
 800610a:	4602      	mov	r2, r0
 800610c:	bb03      	cbnz	r3, 8006150 <_dtoa_r+0xa00>
 800610e:	4601      	mov	r1, r0
 8006110:	9009      	str	r0, [sp, #36]	; 0x24
 8006112:	4658      	mov	r0, fp
 8006114:	f000 fe92 	bl	8006e3c <__mcmp>
 8006118:	4603      	mov	r3, r0
 800611a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800611c:	4611      	mov	r1, r2
 800611e:	4620      	mov	r0, r4
 8006120:	9309      	str	r3, [sp, #36]	; 0x24
 8006122:	f000 fc6c 	bl	80069fe <_Bfree>
 8006126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006128:	b9a3      	cbnz	r3, 8006154 <_dtoa_r+0xa04>
 800612a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800612c:	b992      	cbnz	r2, 8006154 <_dtoa_r+0xa04>
 800612e:	9a08      	ldr	r2, [sp, #32]
 8006130:	b982      	cbnz	r2, 8006154 <_dtoa_r+0xa04>
 8006132:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006136:	d029      	beq.n	800618c <_dtoa_r+0xa3c>
 8006138:	9b02      	ldr	r3, [sp, #8]
 800613a:	2b00      	cmp	r3, #0
 800613c:	dd01      	ble.n	8006142 <_dtoa_r+0x9f2>
 800613e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006142:	9b07      	ldr	r3, [sp, #28]
 8006144:	1c5d      	adds	r5, r3, #1
 8006146:	f883 8000 	strb.w	r8, [r3]
 800614a:	e784      	b.n	8006056 <_dtoa_r+0x906>
 800614c:	4638      	mov	r0, r7
 800614e:	e7c2      	b.n	80060d6 <_dtoa_r+0x986>
 8006150:	2301      	movs	r3, #1
 8006152:	e7e3      	b.n	800611c <_dtoa_r+0x9cc>
 8006154:	9a02      	ldr	r2, [sp, #8]
 8006156:	2a00      	cmp	r2, #0
 8006158:	db04      	blt.n	8006164 <_dtoa_r+0xa14>
 800615a:	d123      	bne.n	80061a4 <_dtoa_r+0xa54>
 800615c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800615e:	bb0a      	cbnz	r2, 80061a4 <_dtoa_r+0xa54>
 8006160:	9a08      	ldr	r2, [sp, #32]
 8006162:	b9fa      	cbnz	r2, 80061a4 <_dtoa_r+0xa54>
 8006164:	2b00      	cmp	r3, #0
 8006166:	ddec      	ble.n	8006142 <_dtoa_r+0x9f2>
 8006168:	4659      	mov	r1, fp
 800616a:	2201      	movs	r2, #1
 800616c:	4620      	mov	r0, r4
 800616e:	f000 fe11 	bl	8006d94 <__lshift>
 8006172:	4631      	mov	r1, r6
 8006174:	4683      	mov	fp, r0
 8006176:	f000 fe61 	bl	8006e3c <__mcmp>
 800617a:	2800      	cmp	r0, #0
 800617c:	dc03      	bgt.n	8006186 <_dtoa_r+0xa36>
 800617e:	d1e0      	bne.n	8006142 <_dtoa_r+0x9f2>
 8006180:	f018 0f01 	tst.w	r8, #1
 8006184:	d0dd      	beq.n	8006142 <_dtoa_r+0x9f2>
 8006186:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800618a:	d1d8      	bne.n	800613e <_dtoa_r+0x9ee>
 800618c:	9b07      	ldr	r3, [sp, #28]
 800618e:	9a07      	ldr	r2, [sp, #28]
 8006190:	1c5d      	adds	r5, r3, #1
 8006192:	2339      	movs	r3, #57	; 0x39
 8006194:	7013      	strb	r3, [r2, #0]
 8006196:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800619a:	1e6a      	subs	r2, r5, #1
 800619c:	2b39      	cmp	r3, #57	; 0x39
 800619e:	d04d      	beq.n	800623c <_dtoa_r+0xaec>
 80061a0:	3301      	adds	r3, #1
 80061a2:	e052      	b.n	800624a <_dtoa_r+0xafa>
 80061a4:	9a07      	ldr	r2, [sp, #28]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f102 0501 	add.w	r5, r2, #1
 80061ac:	dd06      	ble.n	80061bc <_dtoa_r+0xa6c>
 80061ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80061b2:	d0eb      	beq.n	800618c <_dtoa_r+0xa3c>
 80061b4:	f108 0801 	add.w	r8, r8, #1
 80061b8:	9b07      	ldr	r3, [sp, #28]
 80061ba:	e7c4      	b.n	8006146 <_dtoa_r+0x9f6>
 80061bc:	9b06      	ldr	r3, [sp, #24]
 80061be:	9a04      	ldr	r2, [sp, #16]
 80061c0:	1aeb      	subs	r3, r5, r3
 80061c2:	4293      	cmp	r3, r2
 80061c4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80061c8:	d021      	beq.n	800620e <_dtoa_r+0xabe>
 80061ca:	4659      	mov	r1, fp
 80061cc:	2300      	movs	r3, #0
 80061ce:	220a      	movs	r2, #10
 80061d0:	4620      	mov	r0, r4
 80061d2:	f000 fc2b 	bl	8006a2c <__multadd>
 80061d6:	45b9      	cmp	r9, r7
 80061d8:	4683      	mov	fp, r0
 80061da:	f04f 0300 	mov.w	r3, #0
 80061de:	f04f 020a 	mov.w	r2, #10
 80061e2:	4649      	mov	r1, r9
 80061e4:	4620      	mov	r0, r4
 80061e6:	d105      	bne.n	80061f4 <_dtoa_r+0xaa4>
 80061e8:	f000 fc20 	bl	8006a2c <__multadd>
 80061ec:	4681      	mov	r9, r0
 80061ee:	4607      	mov	r7, r0
 80061f0:	9507      	str	r5, [sp, #28]
 80061f2:	e778      	b.n	80060e6 <_dtoa_r+0x996>
 80061f4:	f000 fc1a 	bl	8006a2c <__multadd>
 80061f8:	4639      	mov	r1, r7
 80061fa:	4681      	mov	r9, r0
 80061fc:	2300      	movs	r3, #0
 80061fe:	220a      	movs	r2, #10
 8006200:	4620      	mov	r0, r4
 8006202:	f000 fc13 	bl	8006a2c <__multadd>
 8006206:	4607      	mov	r7, r0
 8006208:	e7f2      	b.n	80061f0 <_dtoa_r+0xaa0>
 800620a:	f04f 0900 	mov.w	r9, #0
 800620e:	4659      	mov	r1, fp
 8006210:	2201      	movs	r2, #1
 8006212:	4620      	mov	r0, r4
 8006214:	f000 fdbe 	bl	8006d94 <__lshift>
 8006218:	4631      	mov	r1, r6
 800621a:	4683      	mov	fp, r0
 800621c:	f000 fe0e 	bl	8006e3c <__mcmp>
 8006220:	2800      	cmp	r0, #0
 8006222:	dcb8      	bgt.n	8006196 <_dtoa_r+0xa46>
 8006224:	d102      	bne.n	800622c <_dtoa_r+0xadc>
 8006226:	f018 0f01 	tst.w	r8, #1
 800622a:	d1b4      	bne.n	8006196 <_dtoa_r+0xa46>
 800622c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006230:	1e6a      	subs	r2, r5, #1
 8006232:	2b30      	cmp	r3, #48	; 0x30
 8006234:	f47f af0f 	bne.w	8006056 <_dtoa_r+0x906>
 8006238:	4615      	mov	r5, r2
 800623a:	e7f7      	b.n	800622c <_dtoa_r+0xadc>
 800623c:	9b06      	ldr	r3, [sp, #24]
 800623e:	4293      	cmp	r3, r2
 8006240:	d105      	bne.n	800624e <_dtoa_r+0xafe>
 8006242:	2331      	movs	r3, #49	; 0x31
 8006244:	9a06      	ldr	r2, [sp, #24]
 8006246:	f10a 0a01 	add.w	sl, sl, #1
 800624a:	7013      	strb	r3, [r2, #0]
 800624c:	e703      	b.n	8006056 <_dtoa_r+0x906>
 800624e:	4615      	mov	r5, r2
 8006250:	e7a1      	b.n	8006196 <_dtoa_r+0xa46>
 8006252:	4b17      	ldr	r3, [pc, #92]	; (80062b0 <_dtoa_r+0xb60>)
 8006254:	f7ff bae1 	b.w	800581a <_dtoa_r+0xca>
 8006258:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800625a:	2b00      	cmp	r3, #0
 800625c:	f47f aabb 	bne.w	80057d6 <_dtoa_r+0x86>
 8006260:	4b14      	ldr	r3, [pc, #80]	; (80062b4 <_dtoa_r+0xb64>)
 8006262:	f7ff bada 	b.w	800581a <_dtoa_r+0xca>
 8006266:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006268:	2b01      	cmp	r3, #1
 800626a:	f77f ae3f 	ble.w	8005eec <_dtoa_r+0x79c>
 800626e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006270:	9308      	str	r3, [sp, #32]
 8006272:	e653      	b.n	8005f1c <_dtoa_r+0x7cc>
 8006274:	9b04      	ldr	r3, [sp, #16]
 8006276:	2b00      	cmp	r3, #0
 8006278:	dc03      	bgt.n	8006282 <_dtoa_r+0xb32>
 800627a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800627c:	2b02      	cmp	r3, #2
 800627e:	f73f aed5 	bgt.w	800602c <_dtoa_r+0x8dc>
 8006282:	9d06      	ldr	r5, [sp, #24]
 8006284:	4631      	mov	r1, r6
 8006286:	4658      	mov	r0, fp
 8006288:	f7ff f9d4 	bl	8005634 <quorem>
 800628c:	9b06      	ldr	r3, [sp, #24]
 800628e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006292:	f805 8b01 	strb.w	r8, [r5], #1
 8006296:	9a04      	ldr	r2, [sp, #16]
 8006298:	1aeb      	subs	r3, r5, r3
 800629a:	429a      	cmp	r2, r3
 800629c:	ddb5      	ble.n	800620a <_dtoa_r+0xaba>
 800629e:	4659      	mov	r1, fp
 80062a0:	2300      	movs	r3, #0
 80062a2:	220a      	movs	r2, #10
 80062a4:	4620      	mov	r0, r4
 80062a6:	f000 fbc1 	bl	8006a2c <__multadd>
 80062aa:	4683      	mov	fp, r0
 80062ac:	e7ea      	b.n	8006284 <_dtoa_r+0xb34>
 80062ae:	bf00      	nop
 80062b0:	080076fc 	.word	0x080076fc
 80062b4:	08007778 	.word	0x08007778

080062b8 <rshift>:
 80062b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ba:	6906      	ldr	r6, [r0, #16]
 80062bc:	114b      	asrs	r3, r1, #5
 80062be:	429e      	cmp	r6, r3
 80062c0:	f100 0414 	add.w	r4, r0, #20
 80062c4:	dd31      	ble.n	800632a <rshift+0x72>
 80062c6:	f011 011f 	ands.w	r1, r1, #31
 80062ca:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80062ce:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80062d2:	d108      	bne.n	80062e6 <rshift+0x2e>
 80062d4:	4621      	mov	r1, r4
 80062d6:	42b2      	cmp	r2, r6
 80062d8:	460b      	mov	r3, r1
 80062da:	d211      	bcs.n	8006300 <rshift+0x48>
 80062dc:	f852 3b04 	ldr.w	r3, [r2], #4
 80062e0:	f841 3b04 	str.w	r3, [r1], #4
 80062e4:	e7f7      	b.n	80062d6 <rshift+0x1e>
 80062e6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80062ea:	4623      	mov	r3, r4
 80062ec:	f1c1 0c20 	rsb	ip, r1, #32
 80062f0:	40cd      	lsrs	r5, r1
 80062f2:	3204      	adds	r2, #4
 80062f4:	42b2      	cmp	r2, r6
 80062f6:	4617      	mov	r7, r2
 80062f8:	d30d      	bcc.n	8006316 <rshift+0x5e>
 80062fa:	601d      	str	r5, [r3, #0]
 80062fc:	b105      	cbz	r5, 8006300 <rshift+0x48>
 80062fe:	3304      	adds	r3, #4
 8006300:	42a3      	cmp	r3, r4
 8006302:	eba3 0204 	sub.w	r2, r3, r4
 8006306:	bf08      	it	eq
 8006308:	2300      	moveq	r3, #0
 800630a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800630e:	6102      	str	r2, [r0, #16]
 8006310:	bf08      	it	eq
 8006312:	6143      	streq	r3, [r0, #20]
 8006314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006316:	683f      	ldr	r7, [r7, #0]
 8006318:	fa07 f70c 	lsl.w	r7, r7, ip
 800631c:	433d      	orrs	r5, r7
 800631e:	f843 5b04 	str.w	r5, [r3], #4
 8006322:	f852 5b04 	ldr.w	r5, [r2], #4
 8006326:	40cd      	lsrs	r5, r1
 8006328:	e7e4      	b.n	80062f4 <rshift+0x3c>
 800632a:	4623      	mov	r3, r4
 800632c:	e7e8      	b.n	8006300 <rshift+0x48>

0800632e <__hexdig_fun>:
 800632e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006332:	2b09      	cmp	r3, #9
 8006334:	d802      	bhi.n	800633c <__hexdig_fun+0xe>
 8006336:	3820      	subs	r0, #32
 8006338:	b2c0      	uxtb	r0, r0
 800633a:	4770      	bx	lr
 800633c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006340:	2b05      	cmp	r3, #5
 8006342:	d801      	bhi.n	8006348 <__hexdig_fun+0x1a>
 8006344:	3847      	subs	r0, #71	; 0x47
 8006346:	e7f7      	b.n	8006338 <__hexdig_fun+0xa>
 8006348:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800634c:	2b05      	cmp	r3, #5
 800634e:	d801      	bhi.n	8006354 <__hexdig_fun+0x26>
 8006350:	3827      	subs	r0, #39	; 0x27
 8006352:	e7f1      	b.n	8006338 <__hexdig_fun+0xa>
 8006354:	2000      	movs	r0, #0
 8006356:	4770      	bx	lr

08006358 <__gethex>:
 8006358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800635c:	b08b      	sub	sp, #44	; 0x2c
 800635e:	9002      	str	r0, [sp, #8]
 8006360:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006362:	468a      	mov	sl, r1
 8006364:	4690      	mov	r8, r2
 8006366:	9306      	str	r3, [sp, #24]
 8006368:	f000 fad1 	bl	800690e <__localeconv_l>
 800636c:	6803      	ldr	r3, [r0, #0]
 800636e:	f04f 0b00 	mov.w	fp, #0
 8006372:	4618      	mov	r0, r3
 8006374:	9303      	str	r3, [sp, #12]
 8006376:	f7f9 feeb 	bl	8000150 <strlen>
 800637a:	9b03      	ldr	r3, [sp, #12]
 800637c:	9001      	str	r0, [sp, #4]
 800637e:	4403      	add	r3, r0
 8006380:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006384:	9307      	str	r3, [sp, #28]
 8006386:	f8da 3000 	ldr.w	r3, [sl]
 800638a:	3302      	adds	r3, #2
 800638c:	461f      	mov	r7, r3
 800638e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006392:	2830      	cmp	r0, #48	; 0x30
 8006394:	d06c      	beq.n	8006470 <__gethex+0x118>
 8006396:	f7ff ffca 	bl	800632e <__hexdig_fun>
 800639a:	4604      	mov	r4, r0
 800639c:	2800      	cmp	r0, #0
 800639e:	d16a      	bne.n	8006476 <__gethex+0x11e>
 80063a0:	9a01      	ldr	r2, [sp, #4]
 80063a2:	9903      	ldr	r1, [sp, #12]
 80063a4:	4638      	mov	r0, r7
 80063a6:	f001 f905 	bl	80075b4 <strncmp>
 80063aa:	2800      	cmp	r0, #0
 80063ac:	d166      	bne.n	800647c <__gethex+0x124>
 80063ae:	9b01      	ldr	r3, [sp, #4]
 80063b0:	5cf8      	ldrb	r0, [r7, r3]
 80063b2:	18fe      	adds	r6, r7, r3
 80063b4:	f7ff ffbb 	bl	800632e <__hexdig_fun>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	d062      	beq.n	8006482 <__gethex+0x12a>
 80063bc:	4633      	mov	r3, r6
 80063be:	7818      	ldrb	r0, [r3, #0]
 80063c0:	461f      	mov	r7, r3
 80063c2:	2830      	cmp	r0, #48	; 0x30
 80063c4:	f103 0301 	add.w	r3, r3, #1
 80063c8:	d0f9      	beq.n	80063be <__gethex+0x66>
 80063ca:	f7ff ffb0 	bl	800632e <__hexdig_fun>
 80063ce:	fab0 f580 	clz	r5, r0
 80063d2:	4634      	mov	r4, r6
 80063d4:	f04f 0b01 	mov.w	fp, #1
 80063d8:	096d      	lsrs	r5, r5, #5
 80063da:	463a      	mov	r2, r7
 80063dc:	4616      	mov	r6, r2
 80063de:	7830      	ldrb	r0, [r6, #0]
 80063e0:	3201      	adds	r2, #1
 80063e2:	f7ff ffa4 	bl	800632e <__hexdig_fun>
 80063e6:	2800      	cmp	r0, #0
 80063e8:	d1f8      	bne.n	80063dc <__gethex+0x84>
 80063ea:	9a01      	ldr	r2, [sp, #4]
 80063ec:	9903      	ldr	r1, [sp, #12]
 80063ee:	4630      	mov	r0, r6
 80063f0:	f001 f8e0 	bl	80075b4 <strncmp>
 80063f4:	b950      	cbnz	r0, 800640c <__gethex+0xb4>
 80063f6:	b954      	cbnz	r4, 800640e <__gethex+0xb6>
 80063f8:	9b01      	ldr	r3, [sp, #4]
 80063fa:	18f4      	adds	r4, r6, r3
 80063fc:	4622      	mov	r2, r4
 80063fe:	4616      	mov	r6, r2
 8006400:	7830      	ldrb	r0, [r6, #0]
 8006402:	3201      	adds	r2, #1
 8006404:	f7ff ff93 	bl	800632e <__hexdig_fun>
 8006408:	2800      	cmp	r0, #0
 800640a:	d1f8      	bne.n	80063fe <__gethex+0xa6>
 800640c:	b10c      	cbz	r4, 8006412 <__gethex+0xba>
 800640e:	1ba4      	subs	r4, r4, r6
 8006410:	00a4      	lsls	r4, r4, #2
 8006412:	7833      	ldrb	r3, [r6, #0]
 8006414:	2b50      	cmp	r3, #80	; 0x50
 8006416:	d001      	beq.n	800641c <__gethex+0xc4>
 8006418:	2b70      	cmp	r3, #112	; 0x70
 800641a:	d140      	bne.n	800649e <__gethex+0x146>
 800641c:	7873      	ldrb	r3, [r6, #1]
 800641e:	2b2b      	cmp	r3, #43	; 0x2b
 8006420:	d031      	beq.n	8006486 <__gethex+0x12e>
 8006422:	2b2d      	cmp	r3, #45	; 0x2d
 8006424:	d033      	beq.n	800648e <__gethex+0x136>
 8006426:	f04f 0900 	mov.w	r9, #0
 800642a:	1c71      	adds	r1, r6, #1
 800642c:	7808      	ldrb	r0, [r1, #0]
 800642e:	f7ff ff7e 	bl	800632e <__hexdig_fun>
 8006432:	1e43      	subs	r3, r0, #1
 8006434:	b2db      	uxtb	r3, r3
 8006436:	2b18      	cmp	r3, #24
 8006438:	d831      	bhi.n	800649e <__gethex+0x146>
 800643a:	f1a0 0210 	sub.w	r2, r0, #16
 800643e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006442:	f7ff ff74 	bl	800632e <__hexdig_fun>
 8006446:	1e43      	subs	r3, r0, #1
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b18      	cmp	r3, #24
 800644c:	d922      	bls.n	8006494 <__gethex+0x13c>
 800644e:	f1b9 0f00 	cmp.w	r9, #0
 8006452:	d000      	beq.n	8006456 <__gethex+0xfe>
 8006454:	4252      	negs	r2, r2
 8006456:	4414      	add	r4, r2
 8006458:	f8ca 1000 	str.w	r1, [sl]
 800645c:	b30d      	cbz	r5, 80064a2 <__gethex+0x14a>
 800645e:	f1bb 0f00 	cmp.w	fp, #0
 8006462:	bf0c      	ite	eq
 8006464:	2706      	moveq	r7, #6
 8006466:	2700      	movne	r7, #0
 8006468:	4638      	mov	r0, r7
 800646a:	b00b      	add	sp, #44	; 0x2c
 800646c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006470:	f10b 0b01 	add.w	fp, fp, #1
 8006474:	e78a      	b.n	800638c <__gethex+0x34>
 8006476:	2500      	movs	r5, #0
 8006478:	462c      	mov	r4, r5
 800647a:	e7ae      	b.n	80063da <__gethex+0x82>
 800647c:	463e      	mov	r6, r7
 800647e:	2501      	movs	r5, #1
 8006480:	e7c7      	b.n	8006412 <__gethex+0xba>
 8006482:	4604      	mov	r4, r0
 8006484:	e7fb      	b.n	800647e <__gethex+0x126>
 8006486:	f04f 0900 	mov.w	r9, #0
 800648a:	1cb1      	adds	r1, r6, #2
 800648c:	e7ce      	b.n	800642c <__gethex+0xd4>
 800648e:	f04f 0901 	mov.w	r9, #1
 8006492:	e7fa      	b.n	800648a <__gethex+0x132>
 8006494:	230a      	movs	r3, #10
 8006496:	fb03 0202 	mla	r2, r3, r2, r0
 800649a:	3a10      	subs	r2, #16
 800649c:	e7cf      	b.n	800643e <__gethex+0xe6>
 800649e:	4631      	mov	r1, r6
 80064a0:	e7da      	b.n	8006458 <__gethex+0x100>
 80064a2:	4629      	mov	r1, r5
 80064a4:	1bf3      	subs	r3, r6, r7
 80064a6:	3b01      	subs	r3, #1
 80064a8:	2b07      	cmp	r3, #7
 80064aa:	dc49      	bgt.n	8006540 <__gethex+0x1e8>
 80064ac:	9802      	ldr	r0, [sp, #8]
 80064ae:	f000 fa72 	bl	8006996 <_Balloc>
 80064b2:	f04f 0b00 	mov.w	fp, #0
 80064b6:	4605      	mov	r5, r0
 80064b8:	46da      	mov	sl, fp
 80064ba:	9b01      	ldr	r3, [sp, #4]
 80064bc:	f100 0914 	add.w	r9, r0, #20
 80064c0:	f1c3 0301 	rsb	r3, r3, #1
 80064c4:	f8cd 9010 	str.w	r9, [sp, #16]
 80064c8:	9308      	str	r3, [sp, #32]
 80064ca:	42b7      	cmp	r7, r6
 80064cc:	d33b      	bcc.n	8006546 <__gethex+0x1ee>
 80064ce:	9804      	ldr	r0, [sp, #16]
 80064d0:	f840 ab04 	str.w	sl, [r0], #4
 80064d4:	eba0 0009 	sub.w	r0, r0, r9
 80064d8:	1080      	asrs	r0, r0, #2
 80064da:	6128      	str	r0, [r5, #16]
 80064dc:	0147      	lsls	r7, r0, #5
 80064de:	4650      	mov	r0, sl
 80064e0:	f000 fb1d 	bl	8006b1e <__hi0bits>
 80064e4:	f8d8 6000 	ldr.w	r6, [r8]
 80064e8:	1a3f      	subs	r7, r7, r0
 80064ea:	42b7      	cmp	r7, r6
 80064ec:	dd64      	ble.n	80065b8 <__gethex+0x260>
 80064ee:	1bbf      	subs	r7, r7, r6
 80064f0:	4639      	mov	r1, r7
 80064f2:	4628      	mov	r0, r5
 80064f4:	f000 fe27 	bl	8007146 <__any_on>
 80064f8:	4682      	mov	sl, r0
 80064fa:	b178      	cbz	r0, 800651c <__gethex+0x1c4>
 80064fc:	f04f 0a01 	mov.w	sl, #1
 8006500:	1e7b      	subs	r3, r7, #1
 8006502:	1159      	asrs	r1, r3, #5
 8006504:	f003 021f 	and.w	r2, r3, #31
 8006508:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800650c:	fa0a f202 	lsl.w	r2, sl, r2
 8006510:	420a      	tst	r2, r1
 8006512:	d003      	beq.n	800651c <__gethex+0x1c4>
 8006514:	4553      	cmp	r3, sl
 8006516:	dc46      	bgt.n	80065a6 <__gethex+0x24e>
 8006518:	f04f 0a02 	mov.w	sl, #2
 800651c:	4639      	mov	r1, r7
 800651e:	4628      	mov	r0, r5
 8006520:	f7ff feca 	bl	80062b8 <rshift>
 8006524:	443c      	add	r4, r7
 8006526:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800652a:	42a3      	cmp	r3, r4
 800652c:	da52      	bge.n	80065d4 <__gethex+0x27c>
 800652e:	4629      	mov	r1, r5
 8006530:	9802      	ldr	r0, [sp, #8]
 8006532:	f000 fa64 	bl	80069fe <_Bfree>
 8006536:	2300      	movs	r3, #0
 8006538:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800653a:	27a3      	movs	r7, #163	; 0xa3
 800653c:	6013      	str	r3, [r2, #0]
 800653e:	e793      	b.n	8006468 <__gethex+0x110>
 8006540:	3101      	adds	r1, #1
 8006542:	105b      	asrs	r3, r3, #1
 8006544:	e7b0      	b.n	80064a8 <__gethex+0x150>
 8006546:	1e73      	subs	r3, r6, #1
 8006548:	9305      	str	r3, [sp, #20]
 800654a:	9a07      	ldr	r2, [sp, #28]
 800654c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006550:	4293      	cmp	r3, r2
 8006552:	d018      	beq.n	8006586 <__gethex+0x22e>
 8006554:	f1bb 0f20 	cmp.w	fp, #32
 8006558:	d107      	bne.n	800656a <__gethex+0x212>
 800655a:	9b04      	ldr	r3, [sp, #16]
 800655c:	f8c3 a000 	str.w	sl, [r3]
 8006560:	f04f 0a00 	mov.w	sl, #0
 8006564:	46d3      	mov	fp, sl
 8006566:	3304      	adds	r3, #4
 8006568:	9304      	str	r3, [sp, #16]
 800656a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800656e:	f7ff fede 	bl	800632e <__hexdig_fun>
 8006572:	f000 000f 	and.w	r0, r0, #15
 8006576:	fa00 f00b 	lsl.w	r0, r0, fp
 800657a:	ea4a 0a00 	orr.w	sl, sl, r0
 800657e:	f10b 0b04 	add.w	fp, fp, #4
 8006582:	9b05      	ldr	r3, [sp, #20]
 8006584:	e00d      	b.n	80065a2 <__gethex+0x24a>
 8006586:	9b05      	ldr	r3, [sp, #20]
 8006588:	9a08      	ldr	r2, [sp, #32]
 800658a:	4413      	add	r3, r2
 800658c:	42bb      	cmp	r3, r7
 800658e:	d3e1      	bcc.n	8006554 <__gethex+0x1fc>
 8006590:	4618      	mov	r0, r3
 8006592:	9a01      	ldr	r2, [sp, #4]
 8006594:	9903      	ldr	r1, [sp, #12]
 8006596:	9309      	str	r3, [sp, #36]	; 0x24
 8006598:	f001 f80c 	bl	80075b4 <strncmp>
 800659c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800659e:	2800      	cmp	r0, #0
 80065a0:	d1d8      	bne.n	8006554 <__gethex+0x1fc>
 80065a2:	461e      	mov	r6, r3
 80065a4:	e791      	b.n	80064ca <__gethex+0x172>
 80065a6:	1eb9      	subs	r1, r7, #2
 80065a8:	4628      	mov	r0, r5
 80065aa:	f000 fdcc 	bl	8007146 <__any_on>
 80065ae:	2800      	cmp	r0, #0
 80065b0:	d0b2      	beq.n	8006518 <__gethex+0x1c0>
 80065b2:	f04f 0a03 	mov.w	sl, #3
 80065b6:	e7b1      	b.n	800651c <__gethex+0x1c4>
 80065b8:	da09      	bge.n	80065ce <__gethex+0x276>
 80065ba:	1bf7      	subs	r7, r6, r7
 80065bc:	4629      	mov	r1, r5
 80065be:	463a      	mov	r2, r7
 80065c0:	9802      	ldr	r0, [sp, #8]
 80065c2:	f000 fbe7 	bl	8006d94 <__lshift>
 80065c6:	4605      	mov	r5, r0
 80065c8:	1be4      	subs	r4, r4, r7
 80065ca:	f100 0914 	add.w	r9, r0, #20
 80065ce:	f04f 0a00 	mov.w	sl, #0
 80065d2:	e7a8      	b.n	8006526 <__gethex+0x1ce>
 80065d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80065d8:	42a0      	cmp	r0, r4
 80065da:	dd6b      	ble.n	80066b4 <__gethex+0x35c>
 80065dc:	1b04      	subs	r4, r0, r4
 80065de:	42a6      	cmp	r6, r4
 80065e0:	dc2e      	bgt.n	8006640 <__gethex+0x2e8>
 80065e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d022      	beq.n	8006630 <__gethex+0x2d8>
 80065ea:	2b03      	cmp	r3, #3
 80065ec:	d024      	beq.n	8006638 <__gethex+0x2e0>
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d115      	bne.n	800661e <__gethex+0x2c6>
 80065f2:	42a6      	cmp	r6, r4
 80065f4:	d113      	bne.n	800661e <__gethex+0x2c6>
 80065f6:	2e01      	cmp	r6, #1
 80065f8:	dc0b      	bgt.n	8006612 <__gethex+0x2ba>
 80065fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80065fe:	9a06      	ldr	r2, [sp, #24]
 8006600:	2762      	movs	r7, #98	; 0x62
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	2301      	movs	r3, #1
 8006606:	612b      	str	r3, [r5, #16]
 8006608:	f8c9 3000 	str.w	r3, [r9]
 800660c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800660e:	601d      	str	r5, [r3, #0]
 8006610:	e72a      	b.n	8006468 <__gethex+0x110>
 8006612:	1e71      	subs	r1, r6, #1
 8006614:	4628      	mov	r0, r5
 8006616:	f000 fd96 	bl	8007146 <__any_on>
 800661a:	2800      	cmp	r0, #0
 800661c:	d1ed      	bne.n	80065fa <__gethex+0x2a2>
 800661e:	4629      	mov	r1, r5
 8006620:	9802      	ldr	r0, [sp, #8]
 8006622:	f000 f9ec 	bl	80069fe <_Bfree>
 8006626:	2300      	movs	r3, #0
 8006628:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800662a:	2750      	movs	r7, #80	; 0x50
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	e71b      	b.n	8006468 <__gethex+0x110>
 8006630:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0e1      	beq.n	80065fa <__gethex+0x2a2>
 8006636:	e7f2      	b.n	800661e <__gethex+0x2c6>
 8006638:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1dd      	bne.n	80065fa <__gethex+0x2a2>
 800663e:	e7ee      	b.n	800661e <__gethex+0x2c6>
 8006640:	1e67      	subs	r7, r4, #1
 8006642:	f1ba 0f00 	cmp.w	sl, #0
 8006646:	d132      	bne.n	80066ae <__gethex+0x356>
 8006648:	b127      	cbz	r7, 8006654 <__gethex+0x2fc>
 800664a:	4639      	mov	r1, r7
 800664c:	4628      	mov	r0, r5
 800664e:	f000 fd7a 	bl	8007146 <__any_on>
 8006652:	4682      	mov	sl, r0
 8006654:	2301      	movs	r3, #1
 8006656:	117a      	asrs	r2, r7, #5
 8006658:	f007 071f 	and.w	r7, r7, #31
 800665c:	fa03 f707 	lsl.w	r7, r3, r7
 8006660:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006664:	4621      	mov	r1, r4
 8006666:	421f      	tst	r7, r3
 8006668:	f04f 0702 	mov.w	r7, #2
 800666c:	4628      	mov	r0, r5
 800666e:	bf18      	it	ne
 8006670:	f04a 0a02 	orrne.w	sl, sl, #2
 8006674:	1b36      	subs	r6, r6, r4
 8006676:	f7ff fe1f 	bl	80062b8 <rshift>
 800667a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800667e:	f1ba 0f00 	cmp.w	sl, #0
 8006682:	d048      	beq.n	8006716 <__gethex+0x3be>
 8006684:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006688:	2b02      	cmp	r3, #2
 800668a:	d015      	beq.n	80066b8 <__gethex+0x360>
 800668c:	2b03      	cmp	r3, #3
 800668e:	d017      	beq.n	80066c0 <__gethex+0x368>
 8006690:	2b01      	cmp	r3, #1
 8006692:	d109      	bne.n	80066a8 <__gethex+0x350>
 8006694:	f01a 0f02 	tst.w	sl, #2
 8006698:	d006      	beq.n	80066a8 <__gethex+0x350>
 800669a:	f8d9 3000 	ldr.w	r3, [r9]
 800669e:	ea4a 0a03 	orr.w	sl, sl, r3
 80066a2:	f01a 0f01 	tst.w	sl, #1
 80066a6:	d10e      	bne.n	80066c6 <__gethex+0x36e>
 80066a8:	f047 0710 	orr.w	r7, r7, #16
 80066ac:	e033      	b.n	8006716 <__gethex+0x3be>
 80066ae:	f04f 0a01 	mov.w	sl, #1
 80066b2:	e7cf      	b.n	8006654 <__gethex+0x2fc>
 80066b4:	2701      	movs	r7, #1
 80066b6:	e7e2      	b.n	800667e <__gethex+0x326>
 80066b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066ba:	f1c3 0301 	rsb	r3, r3, #1
 80066be:	9315      	str	r3, [sp, #84]	; 0x54
 80066c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d0f0      	beq.n	80066a8 <__gethex+0x350>
 80066c6:	f04f 0c00 	mov.w	ip, #0
 80066ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80066ce:	f105 0314 	add.w	r3, r5, #20
 80066d2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80066d6:	eb03 010a 	add.w	r1, r3, sl
 80066da:	4618      	mov	r0, r3
 80066dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80066e0:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80066e4:	d01c      	beq.n	8006720 <__gethex+0x3c8>
 80066e6:	3201      	adds	r2, #1
 80066e8:	6002      	str	r2, [r0, #0]
 80066ea:	2f02      	cmp	r7, #2
 80066ec:	f105 0314 	add.w	r3, r5, #20
 80066f0:	d138      	bne.n	8006764 <__gethex+0x40c>
 80066f2:	f8d8 2000 	ldr.w	r2, [r8]
 80066f6:	3a01      	subs	r2, #1
 80066f8:	42b2      	cmp	r2, r6
 80066fa:	d10a      	bne.n	8006712 <__gethex+0x3ba>
 80066fc:	2201      	movs	r2, #1
 80066fe:	1171      	asrs	r1, r6, #5
 8006700:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006704:	f006 061f 	and.w	r6, r6, #31
 8006708:	fa02 f606 	lsl.w	r6, r2, r6
 800670c:	421e      	tst	r6, r3
 800670e:	bf18      	it	ne
 8006710:	4617      	movne	r7, r2
 8006712:	f047 0720 	orr.w	r7, r7, #32
 8006716:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006718:	601d      	str	r5, [r3, #0]
 800671a:	9b06      	ldr	r3, [sp, #24]
 800671c:	601c      	str	r4, [r3, #0]
 800671e:	e6a3      	b.n	8006468 <__gethex+0x110>
 8006720:	4299      	cmp	r1, r3
 8006722:	f843 cc04 	str.w	ip, [r3, #-4]
 8006726:	d8d8      	bhi.n	80066da <__gethex+0x382>
 8006728:	68ab      	ldr	r3, [r5, #8]
 800672a:	4599      	cmp	r9, r3
 800672c:	db12      	blt.n	8006754 <__gethex+0x3fc>
 800672e:	6869      	ldr	r1, [r5, #4]
 8006730:	9802      	ldr	r0, [sp, #8]
 8006732:	3101      	adds	r1, #1
 8006734:	f000 f92f 	bl	8006996 <_Balloc>
 8006738:	4683      	mov	fp, r0
 800673a:	692a      	ldr	r2, [r5, #16]
 800673c:	f105 010c 	add.w	r1, r5, #12
 8006740:	3202      	adds	r2, #2
 8006742:	0092      	lsls	r2, r2, #2
 8006744:	300c      	adds	r0, #12
 8006746:	f000 f91b 	bl	8006980 <memcpy>
 800674a:	4629      	mov	r1, r5
 800674c:	9802      	ldr	r0, [sp, #8]
 800674e:	f000 f956 	bl	80069fe <_Bfree>
 8006752:	465d      	mov	r5, fp
 8006754:	692b      	ldr	r3, [r5, #16]
 8006756:	1c5a      	adds	r2, r3, #1
 8006758:	612a      	str	r2, [r5, #16]
 800675a:	2201      	movs	r2, #1
 800675c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006760:	615a      	str	r2, [r3, #20]
 8006762:	e7c2      	b.n	80066ea <__gethex+0x392>
 8006764:	692a      	ldr	r2, [r5, #16]
 8006766:	454a      	cmp	r2, r9
 8006768:	dd0b      	ble.n	8006782 <__gethex+0x42a>
 800676a:	2101      	movs	r1, #1
 800676c:	4628      	mov	r0, r5
 800676e:	f7ff fda3 	bl	80062b8 <rshift>
 8006772:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006776:	3401      	adds	r4, #1
 8006778:	42a3      	cmp	r3, r4
 800677a:	f6ff aed8 	blt.w	800652e <__gethex+0x1d6>
 800677e:	2701      	movs	r7, #1
 8006780:	e7c7      	b.n	8006712 <__gethex+0x3ba>
 8006782:	f016 061f 	ands.w	r6, r6, #31
 8006786:	d0fa      	beq.n	800677e <__gethex+0x426>
 8006788:	449a      	add	sl, r3
 800678a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800678e:	f000 f9c6 	bl	8006b1e <__hi0bits>
 8006792:	f1c6 0620 	rsb	r6, r6, #32
 8006796:	42b0      	cmp	r0, r6
 8006798:	dbe7      	blt.n	800676a <__gethex+0x412>
 800679a:	e7f0      	b.n	800677e <__gethex+0x426>

0800679c <L_shift>:
 800679c:	f1c2 0208 	rsb	r2, r2, #8
 80067a0:	0092      	lsls	r2, r2, #2
 80067a2:	b570      	push	{r4, r5, r6, lr}
 80067a4:	f1c2 0620 	rsb	r6, r2, #32
 80067a8:	6843      	ldr	r3, [r0, #4]
 80067aa:	6804      	ldr	r4, [r0, #0]
 80067ac:	fa03 f506 	lsl.w	r5, r3, r6
 80067b0:	432c      	orrs	r4, r5
 80067b2:	40d3      	lsrs	r3, r2
 80067b4:	6004      	str	r4, [r0, #0]
 80067b6:	f840 3f04 	str.w	r3, [r0, #4]!
 80067ba:	4288      	cmp	r0, r1
 80067bc:	d3f4      	bcc.n	80067a8 <L_shift+0xc>
 80067be:	bd70      	pop	{r4, r5, r6, pc}

080067c0 <__match>:
 80067c0:	b530      	push	{r4, r5, lr}
 80067c2:	6803      	ldr	r3, [r0, #0]
 80067c4:	3301      	adds	r3, #1
 80067c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067ca:	b914      	cbnz	r4, 80067d2 <__match+0x12>
 80067cc:	6003      	str	r3, [r0, #0]
 80067ce:	2001      	movs	r0, #1
 80067d0:	bd30      	pop	{r4, r5, pc}
 80067d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067d6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80067da:	2d19      	cmp	r5, #25
 80067dc:	bf98      	it	ls
 80067de:	3220      	addls	r2, #32
 80067e0:	42a2      	cmp	r2, r4
 80067e2:	d0f0      	beq.n	80067c6 <__match+0x6>
 80067e4:	2000      	movs	r0, #0
 80067e6:	e7f3      	b.n	80067d0 <__match+0x10>

080067e8 <__hexnan>:
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	2500      	movs	r5, #0
 80067ee:	680b      	ldr	r3, [r1, #0]
 80067f0:	4682      	mov	sl, r0
 80067f2:	115f      	asrs	r7, r3, #5
 80067f4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80067f8:	f013 031f 	ands.w	r3, r3, #31
 80067fc:	bf18      	it	ne
 80067fe:	3704      	addne	r7, #4
 8006800:	1f3e      	subs	r6, r7, #4
 8006802:	4690      	mov	r8, r2
 8006804:	46b1      	mov	r9, r6
 8006806:	4634      	mov	r4, r6
 8006808:	46ab      	mov	fp, r5
 800680a:	b087      	sub	sp, #28
 800680c:	6801      	ldr	r1, [r0, #0]
 800680e:	9301      	str	r3, [sp, #4]
 8006810:	f847 5c04 	str.w	r5, [r7, #-4]
 8006814:	9502      	str	r5, [sp, #8]
 8006816:	784a      	ldrb	r2, [r1, #1]
 8006818:	1c4b      	adds	r3, r1, #1
 800681a:	9303      	str	r3, [sp, #12]
 800681c:	b342      	cbz	r2, 8006870 <__hexnan+0x88>
 800681e:	4610      	mov	r0, r2
 8006820:	9105      	str	r1, [sp, #20]
 8006822:	9204      	str	r2, [sp, #16]
 8006824:	f7ff fd83 	bl	800632e <__hexdig_fun>
 8006828:	2800      	cmp	r0, #0
 800682a:	d143      	bne.n	80068b4 <__hexnan+0xcc>
 800682c:	9a04      	ldr	r2, [sp, #16]
 800682e:	9905      	ldr	r1, [sp, #20]
 8006830:	2a20      	cmp	r2, #32
 8006832:	d818      	bhi.n	8006866 <__hexnan+0x7e>
 8006834:	9b02      	ldr	r3, [sp, #8]
 8006836:	459b      	cmp	fp, r3
 8006838:	dd13      	ble.n	8006862 <__hexnan+0x7a>
 800683a:	454c      	cmp	r4, r9
 800683c:	d206      	bcs.n	800684c <__hexnan+0x64>
 800683e:	2d07      	cmp	r5, #7
 8006840:	dc04      	bgt.n	800684c <__hexnan+0x64>
 8006842:	462a      	mov	r2, r5
 8006844:	4649      	mov	r1, r9
 8006846:	4620      	mov	r0, r4
 8006848:	f7ff ffa8 	bl	800679c <L_shift>
 800684c:	4544      	cmp	r4, r8
 800684e:	d944      	bls.n	80068da <__hexnan+0xf2>
 8006850:	2300      	movs	r3, #0
 8006852:	f1a4 0904 	sub.w	r9, r4, #4
 8006856:	f844 3c04 	str.w	r3, [r4, #-4]
 800685a:	461d      	mov	r5, r3
 800685c:	464c      	mov	r4, r9
 800685e:	f8cd b008 	str.w	fp, [sp, #8]
 8006862:	9903      	ldr	r1, [sp, #12]
 8006864:	e7d7      	b.n	8006816 <__hexnan+0x2e>
 8006866:	2a29      	cmp	r2, #41	; 0x29
 8006868:	d14a      	bne.n	8006900 <__hexnan+0x118>
 800686a:	3102      	adds	r1, #2
 800686c:	f8ca 1000 	str.w	r1, [sl]
 8006870:	f1bb 0f00 	cmp.w	fp, #0
 8006874:	d044      	beq.n	8006900 <__hexnan+0x118>
 8006876:	454c      	cmp	r4, r9
 8006878:	d206      	bcs.n	8006888 <__hexnan+0xa0>
 800687a:	2d07      	cmp	r5, #7
 800687c:	dc04      	bgt.n	8006888 <__hexnan+0xa0>
 800687e:	462a      	mov	r2, r5
 8006880:	4649      	mov	r1, r9
 8006882:	4620      	mov	r0, r4
 8006884:	f7ff ff8a 	bl	800679c <L_shift>
 8006888:	4544      	cmp	r4, r8
 800688a:	d928      	bls.n	80068de <__hexnan+0xf6>
 800688c:	4643      	mov	r3, r8
 800688e:	f854 2b04 	ldr.w	r2, [r4], #4
 8006892:	42a6      	cmp	r6, r4
 8006894:	f843 2b04 	str.w	r2, [r3], #4
 8006898:	d2f9      	bcs.n	800688e <__hexnan+0xa6>
 800689a:	2200      	movs	r2, #0
 800689c:	f843 2b04 	str.w	r2, [r3], #4
 80068a0:	429e      	cmp	r6, r3
 80068a2:	d2fb      	bcs.n	800689c <__hexnan+0xb4>
 80068a4:	6833      	ldr	r3, [r6, #0]
 80068a6:	b91b      	cbnz	r3, 80068b0 <__hexnan+0xc8>
 80068a8:	4546      	cmp	r6, r8
 80068aa:	d127      	bne.n	80068fc <__hexnan+0x114>
 80068ac:	2301      	movs	r3, #1
 80068ae:	6033      	str	r3, [r6, #0]
 80068b0:	2005      	movs	r0, #5
 80068b2:	e026      	b.n	8006902 <__hexnan+0x11a>
 80068b4:	3501      	adds	r5, #1
 80068b6:	2d08      	cmp	r5, #8
 80068b8:	f10b 0b01 	add.w	fp, fp, #1
 80068bc:	dd06      	ble.n	80068cc <__hexnan+0xe4>
 80068be:	4544      	cmp	r4, r8
 80068c0:	d9cf      	bls.n	8006862 <__hexnan+0x7a>
 80068c2:	2300      	movs	r3, #0
 80068c4:	2501      	movs	r5, #1
 80068c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80068ca:	3c04      	subs	r4, #4
 80068cc:	6822      	ldr	r2, [r4, #0]
 80068ce:	f000 000f 	and.w	r0, r0, #15
 80068d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80068d6:	6020      	str	r0, [r4, #0]
 80068d8:	e7c3      	b.n	8006862 <__hexnan+0x7a>
 80068da:	2508      	movs	r5, #8
 80068dc:	e7c1      	b.n	8006862 <__hexnan+0x7a>
 80068de:	9b01      	ldr	r3, [sp, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0df      	beq.n	80068a4 <__hexnan+0xbc>
 80068e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068e8:	f1c3 0320 	rsb	r3, r3, #32
 80068ec:	fa22 f303 	lsr.w	r3, r2, r3
 80068f0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80068f4:	401a      	ands	r2, r3
 80068f6:	f847 2c04 	str.w	r2, [r7, #-4]
 80068fa:	e7d3      	b.n	80068a4 <__hexnan+0xbc>
 80068fc:	3e04      	subs	r6, #4
 80068fe:	e7d1      	b.n	80068a4 <__hexnan+0xbc>
 8006900:	2004      	movs	r0, #4
 8006902:	b007      	add	sp, #28
 8006904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006908 <__locale_ctype_ptr_l>:
 8006908:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800690c:	4770      	bx	lr

0800690e <__localeconv_l>:
 800690e:	30f0      	adds	r0, #240	; 0xf0
 8006910:	4770      	bx	lr
	...

08006914 <_localeconv_r>:
 8006914:	4b04      	ldr	r3, [pc, #16]	; (8006928 <_localeconv_r+0x14>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	6a18      	ldr	r0, [r3, #32]
 800691a:	4b04      	ldr	r3, [pc, #16]	; (800692c <_localeconv_r+0x18>)
 800691c:	2800      	cmp	r0, #0
 800691e:	bf08      	it	eq
 8006920:	4618      	moveq	r0, r3
 8006922:	30f0      	adds	r0, #240	; 0xf0
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	2000000c 	.word	0x2000000c
 800692c:	20000070 	.word	0x20000070

08006930 <malloc>:
 8006930:	4b02      	ldr	r3, [pc, #8]	; (800693c <malloc+0xc>)
 8006932:	4601      	mov	r1, r0
 8006934:	6818      	ldr	r0, [r3, #0]
 8006936:	f000 bc81 	b.w	800723c <_malloc_r>
 800693a:	bf00      	nop
 800693c:	2000000c 	.word	0x2000000c

08006940 <__ascii_mbtowc>:
 8006940:	b082      	sub	sp, #8
 8006942:	b901      	cbnz	r1, 8006946 <__ascii_mbtowc+0x6>
 8006944:	a901      	add	r1, sp, #4
 8006946:	b142      	cbz	r2, 800695a <__ascii_mbtowc+0x1a>
 8006948:	b14b      	cbz	r3, 800695e <__ascii_mbtowc+0x1e>
 800694a:	7813      	ldrb	r3, [r2, #0]
 800694c:	600b      	str	r3, [r1, #0]
 800694e:	7812      	ldrb	r2, [r2, #0]
 8006950:	1c10      	adds	r0, r2, #0
 8006952:	bf18      	it	ne
 8006954:	2001      	movne	r0, #1
 8006956:	b002      	add	sp, #8
 8006958:	4770      	bx	lr
 800695a:	4610      	mov	r0, r2
 800695c:	e7fb      	b.n	8006956 <__ascii_mbtowc+0x16>
 800695e:	f06f 0001 	mvn.w	r0, #1
 8006962:	e7f8      	b.n	8006956 <__ascii_mbtowc+0x16>

08006964 <memchr>:
 8006964:	b510      	push	{r4, lr}
 8006966:	b2c9      	uxtb	r1, r1
 8006968:	4402      	add	r2, r0
 800696a:	4290      	cmp	r0, r2
 800696c:	4603      	mov	r3, r0
 800696e:	d101      	bne.n	8006974 <memchr+0x10>
 8006970:	2300      	movs	r3, #0
 8006972:	e003      	b.n	800697c <memchr+0x18>
 8006974:	781c      	ldrb	r4, [r3, #0]
 8006976:	3001      	adds	r0, #1
 8006978:	428c      	cmp	r4, r1
 800697a:	d1f6      	bne.n	800696a <memchr+0x6>
 800697c:	4618      	mov	r0, r3
 800697e:	bd10      	pop	{r4, pc}

08006980 <memcpy>:
 8006980:	b510      	push	{r4, lr}
 8006982:	1e43      	subs	r3, r0, #1
 8006984:	440a      	add	r2, r1
 8006986:	4291      	cmp	r1, r2
 8006988:	d100      	bne.n	800698c <memcpy+0xc>
 800698a:	bd10      	pop	{r4, pc}
 800698c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006990:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006994:	e7f7      	b.n	8006986 <memcpy+0x6>

08006996 <_Balloc>:
 8006996:	b570      	push	{r4, r5, r6, lr}
 8006998:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800699a:	4604      	mov	r4, r0
 800699c:	460e      	mov	r6, r1
 800699e:	b93d      	cbnz	r5, 80069b0 <_Balloc+0x1a>
 80069a0:	2010      	movs	r0, #16
 80069a2:	f7ff ffc5 	bl	8006930 <malloc>
 80069a6:	6260      	str	r0, [r4, #36]	; 0x24
 80069a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80069ac:	6005      	str	r5, [r0, #0]
 80069ae:	60c5      	str	r5, [r0, #12]
 80069b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80069b2:	68eb      	ldr	r3, [r5, #12]
 80069b4:	b183      	cbz	r3, 80069d8 <_Balloc+0x42>
 80069b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80069be:	b9b8      	cbnz	r0, 80069f0 <_Balloc+0x5a>
 80069c0:	2101      	movs	r1, #1
 80069c2:	fa01 f506 	lsl.w	r5, r1, r6
 80069c6:	1d6a      	adds	r2, r5, #5
 80069c8:	0092      	lsls	r2, r2, #2
 80069ca:	4620      	mov	r0, r4
 80069cc:	f000 fbdc 	bl	8007188 <_calloc_r>
 80069d0:	b160      	cbz	r0, 80069ec <_Balloc+0x56>
 80069d2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80069d6:	e00e      	b.n	80069f6 <_Balloc+0x60>
 80069d8:	2221      	movs	r2, #33	; 0x21
 80069da:	2104      	movs	r1, #4
 80069dc:	4620      	mov	r0, r4
 80069de:	f000 fbd3 	bl	8007188 <_calloc_r>
 80069e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069e4:	60e8      	str	r0, [r5, #12]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1e4      	bne.n	80069b6 <_Balloc+0x20>
 80069ec:	2000      	movs	r0, #0
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	6802      	ldr	r2, [r0, #0]
 80069f2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80069f6:	2300      	movs	r3, #0
 80069f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80069fc:	e7f7      	b.n	80069ee <_Balloc+0x58>

080069fe <_Bfree>:
 80069fe:	b570      	push	{r4, r5, r6, lr}
 8006a00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006a02:	4606      	mov	r6, r0
 8006a04:	460d      	mov	r5, r1
 8006a06:	b93c      	cbnz	r4, 8006a18 <_Bfree+0x1a>
 8006a08:	2010      	movs	r0, #16
 8006a0a:	f7ff ff91 	bl	8006930 <malloc>
 8006a0e:	6270      	str	r0, [r6, #36]	; 0x24
 8006a10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a14:	6004      	str	r4, [r0, #0]
 8006a16:	60c4      	str	r4, [r0, #12]
 8006a18:	b13d      	cbz	r5, 8006a2a <_Bfree+0x2c>
 8006a1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006a1c:	686a      	ldr	r2, [r5, #4]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a24:	6029      	str	r1, [r5, #0]
 8006a26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006a2a:	bd70      	pop	{r4, r5, r6, pc}

08006a2c <__multadd>:
 8006a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a30:	461f      	mov	r7, r3
 8006a32:	4606      	mov	r6, r0
 8006a34:	460c      	mov	r4, r1
 8006a36:	2300      	movs	r3, #0
 8006a38:	690d      	ldr	r5, [r1, #16]
 8006a3a:	f101 0c14 	add.w	ip, r1, #20
 8006a3e:	f8dc 0000 	ldr.w	r0, [ip]
 8006a42:	3301      	adds	r3, #1
 8006a44:	b281      	uxth	r1, r0
 8006a46:	fb02 7101 	mla	r1, r2, r1, r7
 8006a4a:	0c00      	lsrs	r0, r0, #16
 8006a4c:	0c0f      	lsrs	r7, r1, #16
 8006a4e:	fb02 7000 	mla	r0, r2, r0, r7
 8006a52:	b289      	uxth	r1, r1
 8006a54:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006a58:	429d      	cmp	r5, r3
 8006a5a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006a5e:	f84c 1b04 	str.w	r1, [ip], #4
 8006a62:	dcec      	bgt.n	8006a3e <__multadd+0x12>
 8006a64:	b1d7      	cbz	r7, 8006a9c <__multadd+0x70>
 8006a66:	68a3      	ldr	r3, [r4, #8]
 8006a68:	42ab      	cmp	r3, r5
 8006a6a:	dc12      	bgt.n	8006a92 <__multadd+0x66>
 8006a6c:	6861      	ldr	r1, [r4, #4]
 8006a6e:	4630      	mov	r0, r6
 8006a70:	3101      	adds	r1, #1
 8006a72:	f7ff ff90 	bl	8006996 <_Balloc>
 8006a76:	4680      	mov	r8, r0
 8006a78:	6922      	ldr	r2, [r4, #16]
 8006a7a:	f104 010c 	add.w	r1, r4, #12
 8006a7e:	3202      	adds	r2, #2
 8006a80:	0092      	lsls	r2, r2, #2
 8006a82:	300c      	adds	r0, #12
 8006a84:	f7ff ff7c 	bl	8006980 <memcpy>
 8006a88:	4621      	mov	r1, r4
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	f7ff ffb7 	bl	80069fe <_Bfree>
 8006a90:	4644      	mov	r4, r8
 8006a92:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a96:	3501      	adds	r5, #1
 8006a98:	615f      	str	r7, [r3, #20]
 8006a9a:	6125      	str	r5, [r4, #16]
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006aa2 <__s2b>:
 8006aa2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aa6:	4615      	mov	r5, r2
 8006aa8:	2209      	movs	r2, #9
 8006aaa:	461f      	mov	r7, r3
 8006aac:	3308      	adds	r3, #8
 8006aae:	460c      	mov	r4, r1
 8006ab0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ab4:	4606      	mov	r6, r0
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	2100      	movs	r1, #0
 8006aba:	429a      	cmp	r2, r3
 8006abc:	db20      	blt.n	8006b00 <__s2b+0x5e>
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f7ff ff69 	bl	8006996 <_Balloc>
 8006ac4:	9b08      	ldr	r3, [sp, #32]
 8006ac6:	2d09      	cmp	r5, #9
 8006ac8:	6143      	str	r3, [r0, #20]
 8006aca:	f04f 0301 	mov.w	r3, #1
 8006ace:	6103      	str	r3, [r0, #16]
 8006ad0:	dd19      	ble.n	8006b06 <__s2b+0x64>
 8006ad2:	f104 0809 	add.w	r8, r4, #9
 8006ad6:	46c1      	mov	r9, r8
 8006ad8:	442c      	add	r4, r5
 8006ada:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006ade:	4601      	mov	r1, r0
 8006ae0:	3b30      	subs	r3, #48	; 0x30
 8006ae2:	220a      	movs	r2, #10
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f7ff ffa1 	bl	8006a2c <__multadd>
 8006aea:	45a1      	cmp	r9, r4
 8006aec:	d1f5      	bne.n	8006ada <__s2b+0x38>
 8006aee:	eb08 0405 	add.w	r4, r8, r5
 8006af2:	3c08      	subs	r4, #8
 8006af4:	1b2d      	subs	r5, r5, r4
 8006af6:	1963      	adds	r3, r4, r5
 8006af8:	42bb      	cmp	r3, r7
 8006afa:	db07      	blt.n	8006b0c <__s2b+0x6a>
 8006afc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b00:	0052      	lsls	r2, r2, #1
 8006b02:	3101      	adds	r1, #1
 8006b04:	e7d9      	b.n	8006aba <__s2b+0x18>
 8006b06:	340a      	adds	r4, #10
 8006b08:	2509      	movs	r5, #9
 8006b0a:	e7f3      	b.n	8006af4 <__s2b+0x52>
 8006b0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b10:	4601      	mov	r1, r0
 8006b12:	3b30      	subs	r3, #48	; 0x30
 8006b14:	220a      	movs	r2, #10
 8006b16:	4630      	mov	r0, r6
 8006b18:	f7ff ff88 	bl	8006a2c <__multadd>
 8006b1c:	e7eb      	b.n	8006af6 <__s2b+0x54>

08006b1e <__hi0bits>:
 8006b1e:	0c02      	lsrs	r2, r0, #16
 8006b20:	0412      	lsls	r2, r2, #16
 8006b22:	4603      	mov	r3, r0
 8006b24:	b9b2      	cbnz	r2, 8006b54 <__hi0bits+0x36>
 8006b26:	0403      	lsls	r3, r0, #16
 8006b28:	2010      	movs	r0, #16
 8006b2a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006b2e:	bf04      	itt	eq
 8006b30:	021b      	lsleq	r3, r3, #8
 8006b32:	3008      	addeq	r0, #8
 8006b34:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006b38:	bf04      	itt	eq
 8006b3a:	011b      	lsleq	r3, r3, #4
 8006b3c:	3004      	addeq	r0, #4
 8006b3e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006b42:	bf04      	itt	eq
 8006b44:	009b      	lsleq	r3, r3, #2
 8006b46:	3002      	addeq	r0, #2
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	db06      	blt.n	8006b5a <__hi0bits+0x3c>
 8006b4c:	005b      	lsls	r3, r3, #1
 8006b4e:	d503      	bpl.n	8006b58 <__hi0bits+0x3a>
 8006b50:	3001      	adds	r0, #1
 8006b52:	4770      	bx	lr
 8006b54:	2000      	movs	r0, #0
 8006b56:	e7e8      	b.n	8006b2a <__hi0bits+0xc>
 8006b58:	2020      	movs	r0, #32
 8006b5a:	4770      	bx	lr

08006b5c <__lo0bits>:
 8006b5c:	6803      	ldr	r3, [r0, #0]
 8006b5e:	4601      	mov	r1, r0
 8006b60:	f013 0207 	ands.w	r2, r3, #7
 8006b64:	d00b      	beq.n	8006b7e <__lo0bits+0x22>
 8006b66:	07da      	lsls	r2, r3, #31
 8006b68:	d423      	bmi.n	8006bb2 <__lo0bits+0x56>
 8006b6a:	0798      	lsls	r0, r3, #30
 8006b6c:	bf49      	itett	mi
 8006b6e:	085b      	lsrmi	r3, r3, #1
 8006b70:	089b      	lsrpl	r3, r3, #2
 8006b72:	2001      	movmi	r0, #1
 8006b74:	600b      	strmi	r3, [r1, #0]
 8006b76:	bf5c      	itt	pl
 8006b78:	600b      	strpl	r3, [r1, #0]
 8006b7a:	2002      	movpl	r0, #2
 8006b7c:	4770      	bx	lr
 8006b7e:	b298      	uxth	r0, r3
 8006b80:	b9a8      	cbnz	r0, 8006bae <__lo0bits+0x52>
 8006b82:	2010      	movs	r0, #16
 8006b84:	0c1b      	lsrs	r3, r3, #16
 8006b86:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006b8a:	bf04      	itt	eq
 8006b8c:	0a1b      	lsreq	r3, r3, #8
 8006b8e:	3008      	addeq	r0, #8
 8006b90:	071a      	lsls	r2, r3, #28
 8006b92:	bf04      	itt	eq
 8006b94:	091b      	lsreq	r3, r3, #4
 8006b96:	3004      	addeq	r0, #4
 8006b98:	079a      	lsls	r2, r3, #30
 8006b9a:	bf04      	itt	eq
 8006b9c:	089b      	lsreq	r3, r3, #2
 8006b9e:	3002      	addeq	r0, #2
 8006ba0:	07da      	lsls	r2, r3, #31
 8006ba2:	d402      	bmi.n	8006baa <__lo0bits+0x4e>
 8006ba4:	085b      	lsrs	r3, r3, #1
 8006ba6:	d006      	beq.n	8006bb6 <__lo0bits+0x5a>
 8006ba8:	3001      	adds	r0, #1
 8006baa:	600b      	str	r3, [r1, #0]
 8006bac:	4770      	bx	lr
 8006bae:	4610      	mov	r0, r2
 8006bb0:	e7e9      	b.n	8006b86 <__lo0bits+0x2a>
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	4770      	bx	lr
 8006bb6:	2020      	movs	r0, #32
 8006bb8:	4770      	bx	lr

08006bba <__i2b>:
 8006bba:	b510      	push	{r4, lr}
 8006bbc:	460c      	mov	r4, r1
 8006bbe:	2101      	movs	r1, #1
 8006bc0:	f7ff fee9 	bl	8006996 <_Balloc>
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	6144      	str	r4, [r0, #20]
 8006bc8:	6102      	str	r2, [r0, #16]
 8006bca:	bd10      	pop	{r4, pc}

08006bcc <__multiply>:
 8006bcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	4614      	mov	r4, r2
 8006bd2:	690a      	ldr	r2, [r1, #16]
 8006bd4:	6923      	ldr	r3, [r4, #16]
 8006bd6:	4688      	mov	r8, r1
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	bfbe      	ittt	lt
 8006bdc:	460b      	movlt	r3, r1
 8006bde:	46a0      	movlt	r8, r4
 8006be0:	461c      	movlt	r4, r3
 8006be2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006be6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006bea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bee:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006bf2:	eb07 0609 	add.w	r6, r7, r9
 8006bf6:	42b3      	cmp	r3, r6
 8006bf8:	bfb8      	it	lt
 8006bfa:	3101      	addlt	r1, #1
 8006bfc:	f7ff fecb 	bl	8006996 <_Balloc>
 8006c00:	f100 0514 	add.w	r5, r0, #20
 8006c04:	462b      	mov	r3, r5
 8006c06:	2200      	movs	r2, #0
 8006c08:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006c0c:	4573      	cmp	r3, lr
 8006c0e:	d316      	bcc.n	8006c3e <__multiply+0x72>
 8006c10:	f104 0214 	add.w	r2, r4, #20
 8006c14:	f108 0114 	add.w	r1, r8, #20
 8006c18:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006c1c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	9b00      	ldr	r3, [sp, #0]
 8006c24:	9201      	str	r2, [sp, #4]
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d80c      	bhi.n	8006c44 <__multiply+0x78>
 8006c2a:	2e00      	cmp	r6, #0
 8006c2c:	dd03      	ble.n	8006c36 <__multiply+0x6a>
 8006c2e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d05d      	beq.n	8006cf2 <__multiply+0x126>
 8006c36:	6106      	str	r6, [r0, #16]
 8006c38:	b003      	add	sp, #12
 8006c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c3e:	f843 2b04 	str.w	r2, [r3], #4
 8006c42:	e7e3      	b.n	8006c0c <__multiply+0x40>
 8006c44:	f8b2 b000 	ldrh.w	fp, [r2]
 8006c48:	f1bb 0f00 	cmp.w	fp, #0
 8006c4c:	d023      	beq.n	8006c96 <__multiply+0xca>
 8006c4e:	4689      	mov	r9, r1
 8006c50:	46ac      	mov	ip, r5
 8006c52:	f04f 0800 	mov.w	r8, #0
 8006c56:	f859 4b04 	ldr.w	r4, [r9], #4
 8006c5a:	f8dc a000 	ldr.w	sl, [ip]
 8006c5e:	b2a3      	uxth	r3, r4
 8006c60:	fa1f fa8a 	uxth.w	sl, sl
 8006c64:	fb0b a303 	mla	r3, fp, r3, sl
 8006c68:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006c6c:	f8dc 4000 	ldr.w	r4, [ip]
 8006c70:	4443      	add	r3, r8
 8006c72:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006c76:	fb0b 840a 	mla	r4, fp, sl, r8
 8006c7a:	46e2      	mov	sl, ip
 8006c7c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006c86:	454f      	cmp	r7, r9
 8006c88:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006c8c:	f84a 3b04 	str.w	r3, [sl], #4
 8006c90:	d82b      	bhi.n	8006cea <__multiply+0x11e>
 8006c92:	f8cc 8004 	str.w	r8, [ip, #4]
 8006c96:	9b01      	ldr	r3, [sp, #4]
 8006c98:	3204      	adds	r2, #4
 8006c9a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006c9e:	f1ba 0f00 	cmp.w	sl, #0
 8006ca2:	d020      	beq.n	8006ce6 <__multiply+0x11a>
 8006ca4:	4689      	mov	r9, r1
 8006ca6:	46a8      	mov	r8, r5
 8006ca8:	f04f 0b00 	mov.w	fp, #0
 8006cac:	682b      	ldr	r3, [r5, #0]
 8006cae:	f8b9 c000 	ldrh.w	ip, [r9]
 8006cb2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	fb0a 440c 	mla	r4, sl, ip, r4
 8006cbc:	46c4      	mov	ip, r8
 8006cbe:	445c      	add	r4, fp
 8006cc0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006cc4:	f84c 3b04 	str.w	r3, [ip], #4
 8006cc8:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ccc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006cd0:	0c1b      	lsrs	r3, r3, #16
 8006cd2:	fb0a b303 	mla	r3, sl, r3, fp
 8006cd6:	454f      	cmp	r7, r9
 8006cd8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006cdc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006ce0:	d805      	bhi.n	8006cee <__multiply+0x122>
 8006ce2:	f8c8 3004 	str.w	r3, [r8, #4]
 8006ce6:	3504      	adds	r5, #4
 8006ce8:	e79b      	b.n	8006c22 <__multiply+0x56>
 8006cea:	46d4      	mov	ip, sl
 8006cec:	e7b3      	b.n	8006c56 <__multiply+0x8a>
 8006cee:	46e0      	mov	r8, ip
 8006cf0:	e7dd      	b.n	8006cae <__multiply+0xe2>
 8006cf2:	3e01      	subs	r6, #1
 8006cf4:	e799      	b.n	8006c2a <__multiply+0x5e>
	...

08006cf8 <__pow5mult>:
 8006cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cfc:	4615      	mov	r5, r2
 8006cfe:	f012 0203 	ands.w	r2, r2, #3
 8006d02:	4606      	mov	r6, r0
 8006d04:	460f      	mov	r7, r1
 8006d06:	d007      	beq.n	8006d18 <__pow5mult+0x20>
 8006d08:	4c21      	ldr	r4, [pc, #132]	; (8006d90 <__pow5mult+0x98>)
 8006d0a:	3a01      	subs	r2, #1
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d12:	f7ff fe8b 	bl	8006a2c <__multadd>
 8006d16:	4607      	mov	r7, r0
 8006d18:	10ad      	asrs	r5, r5, #2
 8006d1a:	d035      	beq.n	8006d88 <__pow5mult+0x90>
 8006d1c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d1e:	b93c      	cbnz	r4, 8006d30 <__pow5mult+0x38>
 8006d20:	2010      	movs	r0, #16
 8006d22:	f7ff fe05 	bl	8006930 <malloc>
 8006d26:	6270      	str	r0, [r6, #36]	; 0x24
 8006d28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d2c:	6004      	str	r4, [r0, #0]
 8006d2e:	60c4      	str	r4, [r0, #12]
 8006d30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d38:	b94c      	cbnz	r4, 8006d4e <__pow5mult+0x56>
 8006d3a:	f240 2171 	movw	r1, #625	; 0x271
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f7ff ff3b 	bl	8006bba <__i2b>
 8006d44:	2300      	movs	r3, #0
 8006d46:	4604      	mov	r4, r0
 8006d48:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d4c:	6003      	str	r3, [r0, #0]
 8006d4e:	f04f 0800 	mov.w	r8, #0
 8006d52:	07eb      	lsls	r3, r5, #31
 8006d54:	d50a      	bpl.n	8006d6c <__pow5mult+0x74>
 8006d56:	4639      	mov	r1, r7
 8006d58:	4622      	mov	r2, r4
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7ff ff36 	bl	8006bcc <__multiply>
 8006d60:	4681      	mov	r9, r0
 8006d62:	4639      	mov	r1, r7
 8006d64:	4630      	mov	r0, r6
 8006d66:	f7ff fe4a 	bl	80069fe <_Bfree>
 8006d6a:	464f      	mov	r7, r9
 8006d6c:	106d      	asrs	r5, r5, #1
 8006d6e:	d00b      	beq.n	8006d88 <__pow5mult+0x90>
 8006d70:	6820      	ldr	r0, [r4, #0]
 8006d72:	b938      	cbnz	r0, 8006d84 <__pow5mult+0x8c>
 8006d74:	4622      	mov	r2, r4
 8006d76:	4621      	mov	r1, r4
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f7ff ff27 	bl	8006bcc <__multiply>
 8006d7e:	6020      	str	r0, [r4, #0]
 8006d80:	f8c0 8000 	str.w	r8, [r0]
 8006d84:	4604      	mov	r4, r0
 8006d86:	e7e4      	b.n	8006d52 <__pow5mult+0x5a>
 8006d88:	4638      	mov	r0, r7
 8006d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d8e:	bf00      	nop
 8006d90:	08007880 	.word	0x08007880

08006d94 <__lshift>:
 8006d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d98:	460c      	mov	r4, r1
 8006d9a:	4607      	mov	r7, r0
 8006d9c:	4616      	mov	r6, r2
 8006d9e:	6923      	ldr	r3, [r4, #16]
 8006da0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006da4:	eb0a 0903 	add.w	r9, sl, r3
 8006da8:	6849      	ldr	r1, [r1, #4]
 8006daa:	68a3      	ldr	r3, [r4, #8]
 8006dac:	f109 0501 	add.w	r5, r9, #1
 8006db0:	42ab      	cmp	r3, r5
 8006db2:	db32      	blt.n	8006e1a <__lshift+0x86>
 8006db4:	4638      	mov	r0, r7
 8006db6:	f7ff fdee 	bl	8006996 <_Balloc>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	4680      	mov	r8, r0
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	f100 0114 	add.w	r1, r0, #20
 8006dc4:	4553      	cmp	r3, sl
 8006dc6:	db2b      	blt.n	8006e20 <__lshift+0x8c>
 8006dc8:	6920      	ldr	r0, [r4, #16]
 8006dca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006dce:	f104 0314 	add.w	r3, r4, #20
 8006dd2:	f016 021f 	ands.w	r2, r6, #31
 8006dd6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006dda:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006dde:	d025      	beq.n	8006e2c <__lshift+0x98>
 8006de0:	2000      	movs	r0, #0
 8006de2:	f1c2 0e20 	rsb	lr, r2, #32
 8006de6:	468a      	mov	sl, r1
 8006de8:	681e      	ldr	r6, [r3, #0]
 8006dea:	4096      	lsls	r6, r2
 8006dec:	4330      	orrs	r0, r6
 8006dee:	f84a 0b04 	str.w	r0, [sl], #4
 8006df2:	f853 0b04 	ldr.w	r0, [r3], #4
 8006df6:	459c      	cmp	ip, r3
 8006df8:	fa20 f00e 	lsr.w	r0, r0, lr
 8006dfc:	d814      	bhi.n	8006e28 <__lshift+0x94>
 8006dfe:	6048      	str	r0, [r1, #4]
 8006e00:	b108      	cbz	r0, 8006e06 <__lshift+0x72>
 8006e02:	f109 0502 	add.w	r5, r9, #2
 8006e06:	3d01      	subs	r5, #1
 8006e08:	4638      	mov	r0, r7
 8006e0a:	f8c8 5010 	str.w	r5, [r8, #16]
 8006e0e:	4621      	mov	r1, r4
 8006e10:	f7ff fdf5 	bl	80069fe <_Bfree>
 8006e14:	4640      	mov	r0, r8
 8006e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e1a:	3101      	adds	r1, #1
 8006e1c:	005b      	lsls	r3, r3, #1
 8006e1e:	e7c7      	b.n	8006db0 <__lshift+0x1c>
 8006e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006e24:	3301      	adds	r3, #1
 8006e26:	e7cd      	b.n	8006dc4 <__lshift+0x30>
 8006e28:	4651      	mov	r1, sl
 8006e2a:	e7dc      	b.n	8006de6 <__lshift+0x52>
 8006e2c:	3904      	subs	r1, #4
 8006e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e32:	459c      	cmp	ip, r3
 8006e34:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e38:	d8f9      	bhi.n	8006e2e <__lshift+0x9a>
 8006e3a:	e7e4      	b.n	8006e06 <__lshift+0x72>

08006e3c <__mcmp>:
 8006e3c:	6903      	ldr	r3, [r0, #16]
 8006e3e:	690a      	ldr	r2, [r1, #16]
 8006e40:	b530      	push	{r4, r5, lr}
 8006e42:	1a9b      	subs	r3, r3, r2
 8006e44:	d10c      	bne.n	8006e60 <__mcmp+0x24>
 8006e46:	0092      	lsls	r2, r2, #2
 8006e48:	3014      	adds	r0, #20
 8006e4a:	3114      	adds	r1, #20
 8006e4c:	1884      	adds	r4, r0, r2
 8006e4e:	4411      	add	r1, r2
 8006e50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e58:	4295      	cmp	r5, r2
 8006e5a:	d003      	beq.n	8006e64 <__mcmp+0x28>
 8006e5c:	d305      	bcc.n	8006e6a <__mcmp+0x2e>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4618      	mov	r0, r3
 8006e62:	bd30      	pop	{r4, r5, pc}
 8006e64:	42a0      	cmp	r0, r4
 8006e66:	d3f3      	bcc.n	8006e50 <__mcmp+0x14>
 8006e68:	e7fa      	b.n	8006e60 <__mcmp+0x24>
 8006e6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e6e:	e7f7      	b.n	8006e60 <__mcmp+0x24>

08006e70 <__mdiff>:
 8006e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	460d      	mov	r5, r1
 8006e76:	4607      	mov	r7, r0
 8006e78:	4611      	mov	r1, r2
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	4614      	mov	r4, r2
 8006e7e:	f7ff ffdd 	bl	8006e3c <__mcmp>
 8006e82:	1e06      	subs	r6, r0, #0
 8006e84:	d108      	bne.n	8006e98 <__mdiff+0x28>
 8006e86:	4631      	mov	r1, r6
 8006e88:	4638      	mov	r0, r7
 8006e8a:	f7ff fd84 	bl	8006996 <_Balloc>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e98:	bfa4      	itt	ge
 8006e9a:	4623      	movge	r3, r4
 8006e9c:	462c      	movge	r4, r5
 8006e9e:	4638      	mov	r0, r7
 8006ea0:	6861      	ldr	r1, [r4, #4]
 8006ea2:	bfa6      	itte	ge
 8006ea4:	461d      	movge	r5, r3
 8006ea6:	2600      	movge	r6, #0
 8006ea8:	2601      	movlt	r6, #1
 8006eaa:	f7ff fd74 	bl	8006996 <_Balloc>
 8006eae:	f04f 0e00 	mov.w	lr, #0
 8006eb2:	60c6      	str	r6, [r0, #12]
 8006eb4:	692b      	ldr	r3, [r5, #16]
 8006eb6:	6926      	ldr	r6, [r4, #16]
 8006eb8:	f104 0214 	add.w	r2, r4, #20
 8006ebc:	f105 0914 	add.w	r9, r5, #20
 8006ec0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006ec4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006ec8:	f100 0114 	add.w	r1, r0, #20
 8006ecc:	f852 ab04 	ldr.w	sl, [r2], #4
 8006ed0:	f859 5b04 	ldr.w	r5, [r9], #4
 8006ed4:	fa1f f38a 	uxth.w	r3, sl
 8006ed8:	4473      	add	r3, lr
 8006eda:	b2ac      	uxth	r4, r5
 8006edc:	1b1b      	subs	r3, r3, r4
 8006ede:	0c2c      	lsrs	r4, r5, #16
 8006ee0:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006ee4:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8006eee:	45c8      	cmp	r8, r9
 8006ef0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006ef4:	4694      	mov	ip, r2
 8006ef6:	f841 4b04 	str.w	r4, [r1], #4
 8006efa:	d8e7      	bhi.n	8006ecc <__mdiff+0x5c>
 8006efc:	45bc      	cmp	ip, r7
 8006efe:	d304      	bcc.n	8006f0a <__mdiff+0x9a>
 8006f00:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006f04:	b183      	cbz	r3, 8006f28 <__mdiff+0xb8>
 8006f06:	6106      	str	r6, [r0, #16]
 8006f08:	e7c4      	b.n	8006e94 <__mdiff+0x24>
 8006f0a:	f85c 4b04 	ldr.w	r4, [ip], #4
 8006f0e:	b2a2      	uxth	r2, r4
 8006f10:	4472      	add	r2, lr
 8006f12:	1413      	asrs	r3, r2, #16
 8006f14:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006f18:	b292      	uxth	r2, r2
 8006f1a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f1e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006f22:	f841 2b04 	str.w	r2, [r1], #4
 8006f26:	e7e9      	b.n	8006efc <__mdiff+0x8c>
 8006f28:	3e01      	subs	r6, #1
 8006f2a:	e7e9      	b.n	8006f00 <__mdiff+0x90>

08006f2c <__ulp>:
 8006f2c:	4b10      	ldr	r3, [pc, #64]	; (8006f70 <__ulp+0x44>)
 8006f2e:	400b      	ands	r3, r1
 8006f30:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	dd02      	ble.n	8006f3e <__ulp+0x12>
 8006f38:	2000      	movs	r0, #0
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	4770      	bx	lr
 8006f3e:	425b      	negs	r3, r3
 8006f40:	151b      	asrs	r3, r3, #20
 8006f42:	2b13      	cmp	r3, #19
 8006f44:	f04f 0000 	mov.w	r0, #0
 8006f48:	f04f 0100 	mov.w	r1, #0
 8006f4c:	dc04      	bgt.n	8006f58 <__ulp+0x2c>
 8006f4e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006f52:	fa42 f103 	asr.w	r1, r2, r3
 8006f56:	4770      	bx	lr
 8006f58:	2201      	movs	r2, #1
 8006f5a:	3b14      	subs	r3, #20
 8006f5c:	2b1e      	cmp	r3, #30
 8006f5e:	bfce      	itee	gt
 8006f60:	4613      	movgt	r3, r2
 8006f62:	f1c3 031f 	rsble	r3, r3, #31
 8006f66:	fa02 f303 	lslle.w	r3, r2, r3
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	7ff00000 	.word	0x7ff00000

08006f74 <__b2d>:
 8006f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f78:	6907      	ldr	r7, [r0, #16]
 8006f7a:	f100 0914 	add.w	r9, r0, #20
 8006f7e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8006f82:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8006f86:	f1a7 0804 	sub.w	r8, r7, #4
 8006f8a:	4630      	mov	r0, r6
 8006f8c:	f7ff fdc7 	bl	8006b1e <__hi0bits>
 8006f90:	f1c0 0320 	rsb	r3, r0, #32
 8006f94:	280a      	cmp	r0, #10
 8006f96:	600b      	str	r3, [r1, #0]
 8006f98:	491e      	ldr	r1, [pc, #120]	; (8007014 <__b2d+0xa0>)
 8006f9a:	dc17      	bgt.n	8006fcc <__b2d+0x58>
 8006f9c:	45c1      	cmp	r9, r8
 8006f9e:	bf28      	it	cs
 8006fa0:	2200      	movcs	r2, #0
 8006fa2:	f1c0 0c0b 	rsb	ip, r0, #11
 8006fa6:	fa26 f30c 	lsr.w	r3, r6, ip
 8006faa:	bf38      	it	cc
 8006fac:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006fb0:	ea43 0501 	orr.w	r5, r3, r1
 8006fb4:	f100 0315 	add.w	r3, r0, #21
 8006fb8:	fa06 f303 	lsl.w	r3, r6, r3
 8006fbc:	fa22 f20c 	lsr.w	r2, r2, ip
 8006fc0:	ea43 0402 	orr.w	r4, r3, r2
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fcc:	45c1      	cmp	r9, r8
 8006fce:	bf3a      	itte	cc
 8006fd0:	f1a7 0808 	subcc.w	r8, r7, #8
 8006fd4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006fd8:	2200      	movcs	r2, #0
 8006fda:	f1b0 030b 	subs.w	r3, r0, #11
 8006fde:	d015      	beq.n	800700c <__b2d+0x98>
 8006fe0:	409e      	lsls	r6, r3
 8006fe2:	f1c3 0720 	rsb	r7, r3, #32
 8006fe6:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8006fea:	fa22 f107 	lsr.w	r1, r2, r7
 8006fee:	45c8      	cmp	r8, r9
 8006ff0:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8006ff4:	ea46 0501 	orr.w	r5, r6, r1
 8006ff8:	bf94      	ite	ls
 8006ffa:	2100      	movls	r1, #0
 8006ffc:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007000:	fa02 f003 	lsl.w	r0, r2, r3
 8007004:	40f9      	lsrs	r1, r7
 8007006:	ea40 0401 	orr.w	r4, r0, r1
 800700a:	e7db      	b.n	8006fc4 <__b2d+0x50>
 800700c:	ea46 0501 	orr.w	r5, r6, r1
 8007010:	4614      	mov	r4, r2
 8007012:	e7d7      	b.n	8006fc4 <__b2d+0x50>
 8007014:	3ff00000 	.word	0x3ff00000

08007018 <__d2b>:
 8007018:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800701c:	461c      	mov	r4, r3
 800701e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007022:	2101      	movs	r1, #1
 8007024:	4690      	mov	r8, r2
 8007026:	f7ff fcb6 	bl	8006996 <_Balloc>
 800702a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800702e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007032:	4607      	mov	r7, r0
 8007034:	bb34      	cbnz	r4, 8007084 <__d2b+0x6c>
 8007036:	9201      	str	r2, [sp, #4]
 8007038:	f1b8 0200 	subs.w	r2, r8, #0
 800703c:	d027      	beq.n	800708e <__d2b+0x76>
 800703e:	a802      	add	r0, sp, #8
 8007040:	f840 2d08 	str.w	r2, [r0, #-8]!
 8007044:	f7ff fd8a 	bl	8006b5c <__lo0bits>
 8007048:	9900      	ldr	r1, [sp, #0]
 800704a:	b1f0      	cbz	r0, 800708a <__d2b+0x72>
 800704c:	9a01      	ldr	r2, [sp, #4]
 800704e:	f1c0 0320 	rsb	r3, r0, #32
 8007052:	fa02 f303 	lsl.w	r3, r2, r3
 8007056:	430b      	orrs	r3, r1
 8007058:	40c2      	lsrs	r2, r0
 800705a:	617b      	str	r3, [r7, #20]
 800705c:	9201      	str	r2, [sp, #4]
 800705e:	9b01      	ldr	r3, [sp, #4]
 8007060:	2b00      	cmp	r3, #0
 8007062:	bf14      	ite	ne
 8007064:	2102      	movne	r1, #2
 8007066:	2101      	moveq	r1, #1
 8007068:	61bb      	str	r3, [r7, #24]
 800706a:	6139      	str	r1, [r7, #16]
 800706c:	b1c4      	cbz	r4, 80070a0 <__d2b+0x88>
 800706e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007072:	4404      	add	r4, r0
 8007074:	6034      	str	r4, [r6, #0]
 8007076:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800707a:	6028      	str	r0, [r5, #0]
 800707c:	4638      	mov	r0, r7
 800707e:	b002      	add	sp, #8
 8007080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007084:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007088:	e7d5      	b.n	8007036 <__d2b+0x1e>
 800708a:	6179      	str	r1, [r7, #20]
 800708c:	e7e7      	b.n	800705e <__d2b+0x46>
 800708e:	a801      	add	r0, sp, #4
 8007090:	f7ff fd64 	bl	8006b5c <__lo0bits>
 8007094:	2101      	movs	r1, #1
 8007096:	9b01      	ldr	r3, [sp, #4]
 8007098:	6139      	str	r1, [r7, #16]
 800709a:	617b      	str	r3, [r7, #20]
 800709c:	3020      	adds	r0, #32
 800709e:	e7e5      	b.n	800706c <__d2b+0x54>
 80070a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80070a4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80070a8:	6030      	str	r0, [r6, #0]
 80070aa:	6918      	ldr	r0, [r3, #16]
 80070ac:	f7ff fd37 	bl	8006b1e <__hi0bits>
 80070b0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80070b4:	e7e1      	b.n	800707a <__d2b+0x62>

080070b6 <__ratio>:
 80070b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ba:	4688      	mov	r8, r1
 80070bc:	4669      	mov	r1, sp
 80070be:	4681      	mov	r9, r0
 80070c0:	f7ff ff58 	bl	8006f74 <__b2d>
 80070c4:	468b      	mov	fp, r1
 80070c6:	4606      	mov	r6, r0
 80070c8:	460f      	mov	r7, r1
 80070ca:	4640      	mov	r0, r8
 80070cc:	a901      	add	r1, sp, #4
 80070ce:	f7ff ff51 	bl	8006f74 <__b2d>
 80070d2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80070d6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80070da:	460d      	mov	r5, r1
 80070dc:	eba3 0c02 	sub.w	ip, r3, r2
 80070e0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80070e4:	1a9b      	subs	r3, r3, r2
 80070e6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	bfd5      	itete	le
 80070ee:	460a      	movle	r2, r1
 80070f0:	463a      	movgt	r2, r7
 80070f2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80070f6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80070fa:	bfd8      	it	le
 80070fc:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8007100:	462b      	mov	r3, r5
 8007102:	4602      	mov	r2, r0
 8007104:	4659      	mov	r1, fp
 8007106:	4630      	mov	r0, r6
 8007108:	f7f9 fb10 	bl	800072c <__aeabi_ddiv>
 800710c:	b003      	add	sp, #12
 800710e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007112 <__copybits>:
 8007112:	3901      	subs	r1, #1
 8007114:	b510      	push	{r4, lr}
 8007116:	1149      	asrs	r1, r1, #5
 8007118:	6914      	ldr	r4, [r2, #16]
 800711a:	3101      	adds	r1, #1
 800711c:	f102 0314 	add.w	r3, r2, #20
 8007120:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007124:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007128:	42a3      	cmp	r3, r4
 800712a:	4602      	mov	r2, r0
 800712c:	d303      	bcc.n	8007136 <__copybits+0x24>
 800712e:	2300      	movs	r3, #0
 8007130:	428a      	cmp	r2, r1
 8007132:	d305      	bcc.n	8007140 <__copybits+0x2e>
 8007134:	bd10      	pop	{r4, pc}
 8007136:	f853 2b04 	ldr.w	r2, [r3], #4
 800713a:	f840 2b04 	str.w	r2, [r0], #4
 800713e:	e7f3      	b.n	8007128 <__copybits+0x16>
 8007140:	f842 3b04 	str.w	r3, [r2], #4
 8007144:	e7f4      	b.n	8007130 <__copybits+0x1e>

08007146 <__any_on>:
 8007146:	f100 0214 	add.w	r2, r0, #20
 800714a:	6900      	ldr	r0, [r0, #16]
 800714c:	114b      	asrs	r3, r1, #5
 800714e:	4298      	cmp	r0, r3
 8007150:	b510      	push	{r4, lr}
 8007152:	db11      	blt.n	8007178 <__any_on+0x32>
 8007154:	dd0a      	ble.n	800716c <__any_on+0x26>
 8007156:	f011 011f 	ands.w	r1, r1, #31
 800715a:	d007      	beq.n	800716c <__any_on+0x26>
 800715c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007160:	fa24 f001 	lsr.w	r0, r4, r1
 8007164:	fa00 f101 	lsl.w	r1, r0, r1
 8007168:	428c      	cmp	r4, r1
 800716a:	d10b      	bne.n	8007184 <__any_on+0x3e>
 800716c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007170:	4293      	cmp	r3, r2
 8007172:	d803      	bhi.n	800717c <__any_on+0x36>
 8007174:	2000      	movs	r0, #0
 8007176:	bd10      	pop	{r4, pc}
 8007178:	4603      	mov	r3, r0
 800717a:	e7f7      	b.n	800716c <__any_on+0x26>
 800717c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007180:	2900      	cmp	r1, #0
 8007182:	d0f5      	beq.n	8007170 <__any_on+0x2a>
 8007184:	2001      	movs	r0, #1
 8007186:	e7f6      	b.n	8007176 <__any_on+0x30>

08007188 <_calloc_r>:
 8007188:	b538      	push	{r3, r4, r5, lr}
 800718a:	fb02 f401 	mul.w	r4, r2, r1
 800718e:	4621      	mov	r1, r4
 8007190:	f000 f854 	bl	800723c <_malloc_r>
 8007194:	4605      	mov	r5, r0
 8007196:	b118      	cbz	r0, 80071a0 <_calloc_r+0x18>
 8007198:	4622      	mov	r2, r4
 800719a:	2100      	movs	r1, #0
 800719c:	f7fc fd2c 	bl	8003bf8 <memset>
 80071a0:	4628      	mov	r0, r5
 80071a2:	bd38      	pop	{r3, r4, r5, pc}

080071a4 <_free_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4605      	mov	r5, r0
 80071a8:	2900      	cmp	r1, #0
 80071aa:	d043      	beq.n	8007234 <_free_r+0x90>
 80071ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071b0:	1f0c      	subs	r4, r1, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	bfb8      	it	lt
 80071b6:	18e4      	addlt	r4, r4, r3
 80071b8:	f000 fa34 	bl	8007624 <__malloc_lock>
 80071bc:	4a1e      	ldr	r2, [pc, #120]	; (8007238 <_free_r+0x94>)
 80071be:	6813      	ldr	r3, [r2, #0]
 80071c0:	4610      	mov	r0, r2
 80071c2:	b933      	cbnz	r3, 80071d2 <_free_r+0x2e>
 80071c4:	6063      	str	r3, [r4, #4]
 80071c6:	6014      	str	r4, [r2, #0]
 80071c8:	4628      	mov	r0, r5
 80071ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071ce:	f000 ba2a 	b.w	8007626 <__malloc_unlock>
 80071d2:	42a3      	cmp	r3, r4
 80071d4:	d90b      	bls.n	80071ee <_free_r+0x4a>
 80071d6:	6821      	ldr	r1, [r4, #0]
 80071d8:	1862      	adds	r2, r4, r1
 80071da:	4293      	cmp	r3, r2
 80071dc:	bf01      	itttt	eq
 80071de:	681a      	ldreq	r2, [r3, #0]
 80071e0:	685b      	ldreq	r3, [r3, #4]
 80071e2:	1852      	addeq	r2, r2, r1
 80071e4:	6022      	streq	r2, [r4, #0]
 80071e6:	6063      	str	r3, [r4, #4]
 80071e8:	6004      	str	r4, [r0, #0]
 80071ea:	e7ed      	b.n	80071c8 <_free_r+0x24>
 80071ec:	4613      	mov	r3, r2
 80071ee:	685a      	ldr	r2, [r3, #4]
 80071f0:	b10a      	cbz	r2, 80071f6 <_free_r+0x52>
 80071f2:	42a2      	cmp	r2, r4
 80071f4:	d9fa      	bls.n	80071ec <_free_r+0x48>
 80071f6:	6819      	ldr	r1, [r3, #0]
 80071f8:	1858      	adds	r0, r3, r1
 80071fa:	42a0      	cmp	r0, r4
 80071fc:	d10b      	bne.n	8007216 <_free_r+0x72>
 80071fe:	6820      	ldr	r0, [r4, #0]
 8007200:	4401      	add	r1, r0
 8007202:	1858      	adds	r0, r3, r1
 8007204:	4282      	cmp	r2, r0
 8007206:	6019      	str	r1, [r3, #0]
 8007208:	d1de      	bne.n	80071c8 <_free_r+0x24>
 800720a:	6810      	ldr	r0, [r2, #0]
 800720c:	6852      	ldr	r2, [r2, #4]
 800720e:	4401      	add	r1, r0
 8007210:	6019      	str	r1, [r3, #0]
 8007212:	605a      	str	r2, [r3, #4]
 8007214:	e7d8      	b.n	80071c8 <_free_r+0x24>
 8007216:	d902      	bls.n	800721e <_free_r+0x7a>
 8007218:	230c      	movs	r3, #12
 800721a:	602b      	str	r3, [r5, #0]
 800721c:	e7d4      	b.n	80071c8 <_free_r+0x24>
 800721e:	6820      	ldr	r0, [r4, #0]
 8007220:	1821      	adds	r1, r4, r0
 8007222:	428a      	cmp	r2, r1
 8007224:	bf01      	itttt	eq
 8007226:	6811      	ldreq	r1, [r2, #0]
 8007228:	6852      	ldreq	r2, [r2, #4]
 800722a:	1809      	addeq	r1, r1, r0
 800722c:	6021      	streq	r1, [r4, #0]
 800722e:	6062      	str	r2, [r4, #4]
 8007230:	605c      	str	r4, [r3, #4]
 8007232:	e7c9      	b.n	80071c8 <_free_r+0x24>
 8007234:	bd38      	pop	{r3, r4, r5, pc}
 8007236:	bf00      	nop
 8007238:	20000214 	.word	0x20000214

0800723c <_malloc_r>:
 800723c:	b570      	push	{r4, r5, r6, lr}
 800723e:	1ccd      	adds	r5, r1, #3
 8007240:	f025 0503 	bic.w	r5, r5, #3
 8007244:	3508      	adds	r5, #8
 8007246:	2d0c      	cmp	r5, #12
 8007248:	bf38      	it	cc
 800724a:	250c      	movcc	r5, #12
 800724c:	2d00      	cmp	r5, #0
 800724e:	4606      	mov	r6, r0
 8007250:	db01      	blt.n	8007256 <_malloc_r+0x1a>
 8007252:	42a9      	cmp	r1, r5
 8007254:	d903      	bls.n	800725e <_malloc_r+0x22>
 8007256:	230c      	movs	r3, #12
 8007258:	6033      	str	r3, [r6, #0]
 800725a:	2000      	movs	r0, #0
 800725c:	bd70      	pop	{r4, r5, r6, pc}
 800725e:	f000 f9e1 	bl	8007624 <__malloc_lock>
 8007262:	4a21      	ldr	r2, [pc, #132]	; (80072e8 <_malloc_r+0xac>)
 8007264:	6814      	ldr	r4, [r2, #0]
 8007266:	4621      	mov	r1, r4
 8007268:	b991      	cbnz	r1, 8007290 <_malloc_r+0x54>
 800726a:	4c20      	ldr	r4, [pc, #128]	; (80072ec <_malloc_r+0xb0>)
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	b91b      	cbnz	r3, 8007278 <_malloc_r+0x3c>
 8007270:	4630      	mov	r0, r6
 8007272:	f000 f98f 	bl	8007594 <_sbrk_r>
 8007276:	6020      	str	r0, [r4, #0]
 8007278:	4629      	mov	r1, r5
 800727a:	4630      	mov	r0, r6
 800727c:	f000 f98a 	bl	8007594 <_sbrk_r>
 8007280:	1c43      	adds	r3, r0, #1
 8007282:	d124      	bne.n	80072ce <_malloc_r+0x92>
 8007284:	230c      	movs	r3, #12
 8007286:	4630      	mov	r0, r6
 8007288:	6033      	str	r3, [r6, #0]
 800728a:	f000 f9cc 	bl	8007626 <__malloc_unlock>
 800728e:	e7e4      	b.n	800725a <_malloc_r+0x1e>
 8007290:	680b      	ldr	r3, [r1, #0]
 8007292:	1b5b      	subs	r3, r3, r5
 8007294:	d418      	bmi.n	80072c8 <_malloc_r+0x8c>
 8007296:	2b0b      	cmp	r3, #11
 8007298:	d90f      	bls.n	80072ba <_malloc_r+0x7e>
 800729a:	600b      	str	r3, [r1, #0]
 800729c:	18cc      	adds	r4, r1, r3
 800729e:	50cd      	str	r5, [r1, r3]
 80072a0:	4630      	mov	r0, r6
 80072a2:	f000 f9c0 	bl	8007626 <__malloc_unlock>
 80072a6:	f104 000b 	add.w	r0, r4, #11
 80072aa:	1d23      	adds	r3, r4, #4
 80072ac:	f020 0007 	bic.w	r0, r0, #7
 80072b0:	1ac3      	subs	r3, r0, r3
 80072b2:	d0d3      	beq.n	800725c <_malloc_r+0x20>
 80072b4:	425a      	negs	r2, r3
 80072b6:	50e2      	str	r2, [r4, r3]
 80072b8:	e7d0      	b.n	800725c <_malloc_r+0x20>
 80072ba:	684b      	ldr	r3, [r1, #4]
 80072bc:	428c      	cmp	r4, r1
 80072be:	bf16      	itet	ne
 80072c0:	6063      	strne	r3, [r4, #4]
 80072c2:	6013      	streq	r3, [r2, #0]
 80072c4:	460c      	movne	r4, r1
 80072c6:	e7eb      	b.n	80072a0 <_malloc_r+0x64>
 80072c8:	460c      	mov	r4, r1
 80072ca:	6849      	ldr	r1, [r1, #4]
 80072cc:	e7cc      	b.n	8007268 <_malloc_r+0x2c>
 80072ce:	1cc4      	adds	r4, r0, #3
 80072d0:	f024 0403 	bic.w	r4, r4, #3
 80072d4:	42a0      	cmp	r0, r4
 80072d6:	d005      	beq.n	80072e4 <_malloc_r+0xa8>
 80072d8:	1a21      	subs	r1, r4, r0
 80072da:	4630      	mov	r0, r6
 80072dc:	f000 f95a 	bl	8007594 <_sbrk_r>
 80072e0:	3001      	adds	r0, #1
 80072e2:	d0cf      	beq.n	8007284 <_malloc_r+0x48>
 80072e4:	6025      	str	r5, [r4, #0]
 80072e6:	e7db      	b.n	80072a0 <_malloc_r+0x64>
 80072e8:	20000214 	.word	0x20000214
 80072ec:	20000218 	.word	0x20000218

080072f0 <__ssputs_r>:
 80072f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072f4:	688e      	ldr	r6, [r1, #8]
 80072f6:	4682      	mov	sl, r0
 80072f8:	429e      	cmp	r6, r3
 80072fa:	460c      	mov	r4, r1
 80072fc:	4690      	mov	r8, r2
 80072fe:	4699      	mov	r9, r3
 8007300:	d837      	bhi.n	8007372 <__ssputs_r+0x82>
 8007302:	898a      	ldrh	r2, [r1, #12]
 8007304:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007308:	d031      	beq.n	800736e <__ssputs_r+0x7e>
 800730a:	2302      	movs	r3, #2
 800730c:	6825      	ldr	r5, [r4, #0]
 800730e:	6909      	ldr	r1, [r1, #16]
 8007310:	1a6f      	subs	r7, r5, r1
 8007312:	6965      	ldr	r5, [r4, #20]
 8007314:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007318:	fb95 f5f3 	sdiv	r5, r5, r3
 800731c:	f109 0301 	add.w	r3, r9, #1
 8007320:	443b      	add	r3, r7
 8007322:	429d      	cmp	r5, r3
 8007324:	bf38      	it	cc
 8007326:	461d      	movcc	r5, r3
 8007328:	0553      	lsls	r3, r2, #21
 800732a:	d530      	bpl.n	800738e <__ssputs_r+0x9e>
 800732c:	4629      	mov	r1, r5
 800732e:	f7ff ff85 	bl	800723c <_malloc_r>
 8007332:	4606      	mov	r6, r0
 8007334:	b950      	cbnz	r0, 800734c <__ssputs_r+0x5c>
 8007336:	230c      	movs	r3, #12
 8007338:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800733c:	f8ca 3000 	str.w	r3, [sl]
 8007340:	89a3      	ldrh	r3, [r4, #12]
 8007342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007346:	81a3      	strh	r3, [r4, #12]
 8007348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734c:	463a      	mov	r2, r7
 800734e:	6921      	ldr	r1, [r4, #16]
 8007350:	f7ff fb16 	bl	8006980 <memcpy>
 8007354:	89a3      	ldrh	r3, [r4, #12]
 8007356:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800735a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800735e:	81a3      	strh	r3, [r4, #12]
 8007360:	6126      	str	r6, [r4, #16]
 8007362:	443e      	add	r6, r7
 8007364:	6026      	str	r6, [r4, #0]
 8007366:	464e      	mov	r6, r9
 8007368:	6165      	str	r5, [r4, #20]
 800736a:	1bed      	subs	r5, r5, r7
 800736c:	60a5      	str	r5, [r4, #8]
 800736e:	454e      	cmp	r6, r9
 8007370:	d900      	bls.n	8007374 <__ssputs_r+0x84>
 8007372:	464e      	mov	r6, r9
 8007374:	4632      	mov	r2, r6
 8007376:	4641      	mov	r1, r8
 8007378:	6820      	ldr	r0, [r4, #0]
 800737a:	f000 f93a 	bl	80075f2 <memmove>
 800737e:	68a3      	ldr	r3, [r4, #8]
 8007380:	2000      	movs	r0, #0
 8007382:	1b9b      	subs	r3, r3, r6
 8007384:	60a3      	str	r3, [r4, #8]
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	441e      	add	r6, r3
 800738a:	6026      	str	r6, [r4, #0]
 800738c:	e7dc      	b.n	8007348 <__ssputs_r+0x58>
 800738e:	462a      	mov	r2, r5
 8007390:	f000 f94a 	bl	8007628 <_realloc_r>
 8007394:	4606      	mov	r6, r0
 8007396:	2800      	cmp	r0, #0
 8007398:	d1e2      	bne.n	8007360 <__ssputs_r+0x70>
 800739a:	6921      	ldr	r1, [r4, #16]
 800739c:	4650      	mov	r0, sl
 800739e:	f7ff ff01 	bl	80071a4 <_free_r>
 80073a2:	e7c8      	b.n	8007336 <__ssputs_r+0x46>

080073a4 <_svfiprintf_r>:
 80073a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a8:	461d      	mov	r5, r3
 80073aa:	898b      	ldrh	r3, [r1, #12]
 80073ac:	b09d      	sub	sp, #116	; 0x74
 80073ae:	061f      	lsls	r7, r3, #24
 80073b0:	4680      	mov	r8, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	4616      	mov	r6, r2
 80073b6:	d50f      	bpl.n	80073d8 <_svfiprintf_r+0x34>
 80073b8:	690b      	ldr	r3, [r1, #16]
 80073ba:	b96b      	cbnz	r3, 80073d8 <_svfiprintf_r+0x34>
 80073bc:	2140      	movs	r1, #64	; 0x40
 80073be:	f7ff ff3d 	bl	800723c <_malloc_r>
 80073c2:	6020      	str	r0, [r4, #0]
 80073c4:	6120      	str	r0, [r4, #16]
 80073c6:	b928      	cbnz	r0, 80073d4 <_svfiprintf_r+0x30>
 80073c8:	230c      	movs	r3, #12
 80073ca:	f8c8 3000 	str.w	r3, [r8]
 80073ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073d2:	e0c8      	b.n	8007566 <_svfiprintf_r+0x1c2>
 80073d4:	2340      	movs	r3, #64	; 0x40
 80073d6:	6163      	str	r3, [r4, #20]
 80073d8:	2300      	movs	r3, #0
 80073da:	9309      	str	r3, [sp, #36]	; 0x24
 80073dc:	2320      	movs	r3, #32
 80073de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073e2:	2330      	movs	r3, #48	; 0x30
 80073e4:	f04f 0b01 	mov.w	fp, #1
 80073e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073ec:	9503      	str	r5, [sp, #12]
 80073ee:	4637      	mov	r7, r6
 80073f0:	463d      	mov	r5, r7
 80073f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80073f6:	b10b      	cbz	r3, 80073fc <_svfiprintf_r+0x58>
 80073f8:	2b25      	cmp	r3, #37	; 0x25
 80073fa:	d13e      	bne.n	800747a <_svfiprintf_r+0xd6>
 80073fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8007400:	d00b      	beq.n	800741a <_svfiprintf_r+0x76>
 8007402:	4653      	mov	r3, sl
 8007404:	4632      	mov	r2, r6
 8007406:	4621      	mov	r1, r4
 8007408:	4640      	mov	r0, r8
 800740a:	f7ff ff71 	bl	80072f0 <__ssputs_r>
 800740e:	3001      	adds	r0, #1
 8007410:	f000 80a4 	beq.w	800755c <_svfiprintf_r+0x1b8>
 8007414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007416:	4453      	add	r3, sl
 8007418:	9309      	str	r3, [sp, #36]	; 0x24
 800741a:	783b      	ldrb	r3, [r7, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 809d 	beq.w	800755c <_svfiprintf_r+0x1b8>
 8007422:	2300      	movs	r3, #0
 8007424:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800742c:	9304      	str	r3, [sp, #16]
 800742e:	9307      	str	r3, [sp, #28]
 8007430:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007434:	931a      	str	r3, [sp, #104]	; 0x68
 8007436:	462f      	mov	r7, r5
 8007438:	2205      	movs	r2, #5
 800743a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800743e:	4850      	ldr	r0, [pc, #320]	; (8007580 <_svfiprintf_r+0x1dc>)
 8007440:	f7ff fa90 	bl	8006964 <memchr>
 8007444:	9b04      	ldr	r3, [sp, #16]
 8007446:	b9d0      	cbnz	r0, 800747e <_svfiprintf_r+0xda>
 8007448:	06d9      	lsls	r1, r3, #27
 800744a:	bf44      	itt	mi
 800744c:	2220      	movmi	r2, #32
 800744e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007452:	071a      	lsls	r2, r3, #28
 8007454:	bf44      	itt	mi
 8007456:	222b      	movmi	r2, #43	; 0x2b
 8007458:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800745c:	782a      	ldrb	r2, [r5, #0]
 800745e:	2a2a      	cmp	r2, #42	; 0x2a
 8007460:	d015      	beq.n	800748e <_svfiprintf_r+0xea>
 8007462:	462f      	mov	r7, r5
 8007464:	2000      	movs	r0, #0
 8007466:	250a      	movs	r5, #10
 8007468:	9a07      	ldr	r2, [sp, #28]
 800746a:	4639      	mov	r1, r7
 800746c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007470:	3b30      	subs	r3, #48	; 0x30
 8007472:	2b09      	cmp	r3, #9
 8007474:	d94d      	bls.n	8007512 <_svfiprintf_r+0x16e>
 8007476:	b1b8      	cbz	r0, 80074a8 <_svfiprintf_r+0x104>
 8007478:	e00f      	b.n	800749a <_svfiprintf_r+0xf6>
 800747a:	462f      	mov	r7, r5
 800747c:	e7b8      	b.n	80073f0 <_svfiprintf_r+0x4c>
 800747e:	4a40      	ldr	r2, [pc, #256]	; (8007580 <_svfiprintf_r+0x1dc>)
 8007480:	463d      	mov	r5, r7
 8007482:	1a80      	subs	r0, r0, r2
 8007484:	fa0b f000 	lsl.w	r0, fp, r0
 8007488:	4318      	orrs	r0, r3
 800748a:	9004      	str	r0, [sp, #16]
 800748c:	e7d3      	b.n	8007436 <_svfiprintf_r+0x92>
 800748e:	9a03      	ldr	r2, [sp, #12]
 8007490:	1d11      	adds	r1, r2, #4
 8007492:	6812      	ldr	r2, [r2, #0]
 8007494:	9103      	str	r1, [sp, #12]
 8007496:	2a00      	cmp	r2, #0
 8007498:	db01      	blt.n	800749e <_svfiprintf_r+0xfa>
 800749a:	9207      	str	r2, [sp, #28]
 800749c:	e004      	b.n	80074a8 <_svfiprintf_r+0x104>
 800749e:	4252      	negs	r2, r2
 80074a0:	f043 0302 	orr.w	r3, r3, #2
 80074a4:	9207      	str	r2, [sp, #28]
 80074a6:	9304      	str	r3, [sp, #16]
 80074a8:	783b      	ldrb	r3, [r7, #0]
 80074aa:	2b2e      	cmp	r3, #46	; 0x2e
 80074ac:	d10c      	bne.n	80074c8 <_svfiprintf_r+0x124>
 80074ae:	787b      	ldrb	r3, [r7, #1]
 80074b0:	2b2a      	cmp	r3, #42	; 0x2a
 80074b2:	d133      	bne.n	800751c <_svfiprintf_r+0x178>
 80074b4:	9b03      	ldr	r3, [sp, #12]
 80074b6:	3702      	adds	r7, #2
 80074b8:	1d1a      	adds	r2, r3, #4
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	9203      	str	r2, [sp, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	bfb8      	it	lt
 80074c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80074c6:	9305      	str	r3, [sp, #20]
 80074c8:	4d2e      	ldr	r5, [pc, #184]	; (8007584 <_svfiprintf_r+0x1e0>)
 80074ca:	2203      	movs	r2, #3
 80074cc:	7839      	ldrb	r1, [r7, #0]
 80074ce:	4628      	mov	r0, r5
 80074d0:	f7ff fa48 	bl	8006964 <memchr>
 80074d4:	b138      	cbz	r0, 80074e6 <_svfiprintf_r+0x142>
 80074d6:	2340      	movs	r3, #64	; 0x40
 80074d8:	1b40      	subs	r0, r0, r5
 80074da:	fa03 f000 	lsl.w	r0, r3, r0
 80074de:	9b04      	ldr	r3, [sp, #16]
 80074e0:	3701      	adds	r7, #1
 80074e2:	4303      	orrs	r3, r0
 80074e4:	9304      	str	r3, [sp, #16]
 80074e6:	7839      	ldrb	r1, [r7, #0]
 80074e8:	2206      	movs	r2, #6
 80074ea:	4827      	ldr	r0, [pc, #156]	; (8007588 <_svfiprintf_r+0x1e4>)
 80074ec:	1c7e      	adds	r6, r7, #1
 80074ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074f2:	f7ff fa37 	bl	8006964 <memchr>
 80074f6:	2800      	cmp	r0, #0
 80074f8:	d038      	beq.n	800756c <_svfiprintf_r+0x1c8>
 80074fa:	4b24      	ldr	r3, [pc, #144]	; (800758c <_svfiprintf_r+0x1e8>)
 80074fc:	bb13      	cbnz	r3, 8007544 <_svfiprintf_r+0x1a0>
 80074fe:	9b03      	ldr	r3, [sp, #12]
 8007500:	3307      	adds	r3, #7
 8007502:	f023 0307 	bic.w	r3, r3, #7
 8007506:	3308      	adds	r3, #8
 8007508:	9303      	str	r3, [sp, #12]
 800750a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800750c:	444b      	add	r3, r9
 800750e:	9309      	str	r3, [sp, #36]	; 0x24
 8007510:	e76d      	b.n	80073ee <_svfiprintf_r+0x4a>
 8007512:	fb05 3202 	mla	r2, r5, r2, r3
 8007516:	2001      	movs	r0, #1
 8007518:	460f      	mov	r7, r1
 800751a:	e7a6      	b.n	800746a <_svfiprintf_r+0xc6>
 800751c:	2300      	movs	r3, #0
 800751e:	250a      	movs	r5, #10
 8007520:	4619      	mov	r1, r3
 8007522:	3701      	adds	r7, #1
 8007524:	9305      	str	r3, [sp, #20]
 8007526:	4638      	mov	r0, r7
 8007528:	f810 2b01 	ldrb.w	r2, [r0], #1
 800752c:	3a30      	subs	r2, #48	; 0x30
 800752e:	2a09      	cmp	r2, #9
 8007530:	d903      	bls.n	800753a <_svfiprintf_r+0x196>
 8007532:	2b00      	cmp	r3, #0
 8007534:	d0c8      	beq.n	80074c8 <_svfiprintf_r+0x124>
 8007536:	9105      	str	r1, [sp, #20]
 8007538:	e7c6      	b.n	80074c8 <_svfiprintf_r+0x124>
 800753a:	fb05 2101 	mla	r1, r5, r1, r2
 800753e:	2301      	movs	r3, #1
 8007540:	4607      	mov	r7, r0
 8007542:	e7f0      	b.n	8007526 <_svfiprintf_r+0x182>
 8007544:	ab03      	add	r3, sp, #12
 8007546:	9300      	str	r3, [sp, #0]
 8007548:	4622      	mov	r2, r4
 800754a:	4b11      	ldr	r3, [pc, #68]	; (8007590 <_svfiprintf_r+0x1ec>)
 800754c:	a904      	add	r1, sp, #16
 800754e:	4640      	mov	r0, r8
 8007550:	f7fc fbec 	bl	8003d2c <_printf_float>
 8007554:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007558:	4681      	mov	r9, r0
 800755a:	d1d6      	bne.n	800750a <_svfiprintf_r+0x166>
 800755c:	89a3      	ldrh	r3, [r4, #12]
 800755e:	065b      	lsls	r3, r3, #25
 8007560:	f53f af35 	bmi.w	80073ce <_svfiprintf_r+0x2a>
 8007564:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007566:	b01d      	add	sp, #116	; 0x74
 8007568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800756c:	ab03      	add	r3, sp, #12
 800756e:	9300      	str	r3, [sp, #0]
 8007570:	4622      	mov	r2, r4
 8007572:	4b07      	ldr	r3, [pc, #28]	; (8007590 <_svfiprintf_r+0x1ec>)
 8007574:	a904      	add	r1, sp, #16
 8007576:	4640      	mov	r0, r8
 8007578:	f7fc fe84 	bl	8004284 <_printf_i>
 800757c:	e7ea      	b.n	8007554 <_svfiprintf_r+0x1b0>
 800757e:	bf00      	nop
 8007580:	0800788c 	.word	0x0800788c
 8007584:	08007892 	.word	0x08007892
 8007588:	08007896 	.word	0x08007896
 800758c:	08003d2d 	.word	0x08003d2d
 8007590:	080072f1 	.word	0x080072f1

08007594 <_sbrk_r>:
 8007594:	b538      	push	{r3, r4, r5, lr}
 8007596:	2300      	movs	r3, #0
 8007598:	4c05      	ldr	r4, [pc, #20]	; (80075b0 <_sbrk_r+0x1c>)
 800759a:	4605      	mov	r5, r0
 800759c:	4608      	mov	r0, r1
 800759e:	6023      	str	r3, [r4, #0]
 80075a0:	f7f9 ff30 	bl	8001404 <_sbrk>
 80075a4:	1c43      	adds	r3, r0, #1
 80075a6:	d102      	bne.n	80075ae <_sbrk_r+0x1a>
 80075a8:	6823      	ldr	r3, [r4, #0]
 80075aa:	b103      	cbz	r3, 80075ae <_sbrk_r+0x1a>
 80075ac:	602b      	str	r3, [r5, #0]
 80075ae:	bd38      	pop	{r3, r4, r5, pc}
 80075b0:	2000033c 	.word	0x2000033c

080075b4 <strncmp>:
 80075b4:	b510      	push	{r4, lr}
 80075b6:	b16a      	cbz	r2, 80075d4 <strncmp+0x20>
 80075b8:	3901      	subs	r1, #1
 80075ba:	1884      	adds	r4, r0, r2
 80075bc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80075c0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d103      	bne.n	80075d0 <strncmp+0x1c>
 80075c8:	42a0      	cmp	r0, r4
 80075ca:	d001      	beq.n	80075d0 <strncmp+0x1c>
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1f5      	bne.n	80075bc <strncmp+0x8>
 80075d0:	1a98      	subs	r0, r3, r2
 80075d2:	bd10      	pop	{r4, pc}
 80075d4:	4610      	mov	r0, r2
 80075d6:	e7fc      	b.n	80075d2 <strncmp+0x1e>

080075d8 <__ascii_wctomb>:
 80075d8:	b149      	cbz	r1, 80075ee <__ascii_wctomb+0x16>
 80075da:	2aff      	cmp	r2, #255	; 0xff
 80075dc:	bf8b      	itete	hi
 80075de:	238a      	movhi	r3, #138	; 0x8a
 80075e0:	700a      	strbls	r2, [r1, #0]
 80075e2:	6003      	strhi	r3, [r0, #0]
 80075e4:	2001      	movls	r0, #1
 80075e6:	bf88      	it	hi
 80075e8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80075ec:	4770      	bx	lr
 80075ee:	4608      	mov	r0, r1
 80075f0:	4770      	bx	lr

080075f2 <memmove>:
 80075f2:	4288      	cmp	r0, r1
 80075f4:	b510      	push	{r4, lr}
 80075f6:	eb01 0302 	add.w	r3, r1, r2
 80075fa:	d807      	bhi.n	800760c <memmove+0x1a>
 80075fc:	1e42      	subs	r2, r0, #1
 80075fe:	4299      	cmp	r1, r3
 8007600:	d00a      	beq.n	8007618 <memmove+0x26>
 8007602:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007606:	f802 4f01 	strb.w	r4, [r2, #1]!
 800760a:	e7f8      	b.n	80075fe <memmove+0xc>
 800760c:	4283      	cmp	r3, r0
 800760e:	d9f5      	bls.n	80075fc <memmove+0xa>
 8007610:	1881      	adds	r1, r0, r2
 8007612:	1ad2      	subs	r2, r2, r3
 8007614:	42d3      	cmn	r3, r2
 8007616:	d100      	bne.n	800761a <memmove+0x28>
 8007618:	bd10      	pop	{r4, pc}
 800761a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800761e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007622:	e7f7      	b.n	8007614 <memmove+0x22>

08007624 <__malloc_lock>:
 8007624:	4770      	bx	lr

08007626 <__malloc_unlock>:
 8007626:	4770      	bx	lr

08007628 <_realloc_r>:
 8007628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762a:	4607      	mov	r7, r0
 800762c:	4614      	mov	r4, r2
 800762e:	460e      	mov	r6, r1
 8007630:	b921      	cbnz	r1, 800763c <_realloc_r+0x14>
 8007632:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007636:	4611      	mov	r1, r2
 8007638:	f7ff be00 	b.w	800723c <_malloc_r>
 800763c:	b922      	cbnz	r2, 8007648 <_realloc_r+0x20>
 800763e:	f7ff fdb1 	bl	80071a4 <_free_r>
 8007642:	4625      	mov	r5, r4
 8007644:	4628      	mov	r0, r5
 8007646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007648:	f000 f814 	bl	8007674 <_malloc_usable_size_r>
 800764c:	42a0      	cmp	r0, r4
 800764e:	d20f      	bcs.n	8007670 <_realloc_r+0x48>
 8007650:	4621      	mov	r1, r4
 8007652:	4638      	mov	r0, r7
 8007654:	f7ff fdf2 	bl	800723c <_malloc_r>
 8007658:	4605      	mov	r5, r0
 800765a:	2800      	cmp	r0, #0
 800765c:	d0f2      	beq.n	8007644 <_realloc_r+0x1c>
 800765e:	4631      	mov	r1, r6
 8007660:	4622      	mov	r2, r4
 8007662:	f7ff f98d 	bl	8006980 <memcpy>
 8007666:	4631      	mov	r1, r6
 8007668:	4638      	mov	r0, r7
 800766a:	f7ff fd9b 	bl	80071a4 <_free_r>
 800766e:	e7e9      	b.n	8007644 <_realloc_r+0x1c>
 8007670:	4635      	mov	r5, r6
 8007672:	e7e7      	b.n	8007644 <_realloc_r+0x1c>

08007674 <_malloc_usable_size_r>:
 8007674:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007678:	1f18      	subs	r0, r3, #4
 800767a:	2b00      	cmp	r3, #0
 800767c:	bfbc      	itt	lt
 800767e:	580b      	ldrlt	r3, [r1, r0]
 8007680:	18c0      	addlt	r0, r0, r3
 8007682:	4770      	bx	lr

08007684 <_init>:
 8007684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007686:	bf00      	nop
 8007688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800768a:	bc08      	pop	{r3}
 800768c:	469e      	mov	lr, r3
 800768e:	4770      	bx	lr

08007690 <_fini>:
 8007690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007692:	bf00      	nop
 8007694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007696:	bc08      	pop	{r3}
 8007698:	469e      	mov	lr, r3
 800769a:	4770      	bx	lr
