Nothing to build in platform 'Lab05hw'

00:30:23 **** Incremental Build of configuration Debug for project Lab05sw ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
 
make --no-print-directory main-build
Building file: ../src/lab5.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/lab5.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/sw/Lab05hw/standalone_domain/bspinclude/include -MMD -MP -MF"src/lab5.d" -MT"src/lab5.o" -o "src/lab5.o" "../src/lab5.c"
Finished building: ../src/lab5.c
 
Building target: Lab05sw.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L/home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/sw/Lab05hw/standalone_domain/bsplib/lib -o "Lab05sw.elf"  ./src/lab5.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: Lab05sw.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size Lab05sw.elf  |tee "Lab05sw.elf.size"
   text	   data	    bss	    dec	    hex	filename
  32004	   1584	  23288	  56876	   de2c	Lab05sw.elf
Finished building: Lab05sw.elf.size
 
00:30:24 **** Incremental Build of configuration Debug for project Lab05sw_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/Lab05hw.xpfm -domains standalone_domain -bifpath /home/skillet/git/ECE530/Lab05/Lab05sw_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/Lab05hw.xpfm --sys_config Lab05hw --bif /home/skillet/git/ECE530/Lab05/Lab05sw_system/Debug/system.bif --bitstream /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit --elf /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
Running /tools/Xilinx/Vitis/2019.2/bin/bootgen  -image /home/skillet/git/ECE530/Lab05/Lab05sw_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
