{
	"name" : "Lecture 1",
	"snippet" : "The Language, Concept and Model",
	"next" : "2",
	"topic" : [
		{
			"id": 1,
            "name": "Introduction to Verilog",
			"scene": [
				{
					"seq": 1,
          "type":"youtube",
          "src": "XQMnT9baoi8"
				},
				{
            "seq": 2,
            "type":"youtube",
            "src": "ZgSCNS851Rg"
        },
				{
					"seq": 3,
            "type":"youtube",
            "src": "ASj81daun5Q"
				}
			]
		},
		{
			"id": 2,
            "name": "Understanding Data Types",
			"scene": [
				{
            "seq": 1,
            "type":"youtube",
            "src": "JxPj3GAYYZ0"
        }
			]
		},
		{
			"id": 3,
            "name": "Procedural Assigment",
			"scene": [
				{
					"seq": 1,
          "type":"youtube",
          "src": "X6a9odk6b_c"
				},
				{
            "seq": 2,
            "type":"youtube",
            "src": "ZgSCNS851Rg"
        }
			]
		},
		{
			"id": 4,
            "name": "Modelling Combinational Circuit",
			"scene": [
				{
					"seq": 1,
            "type":"youtube",
            "src": "XQMnT9baoi8"
				},
				{
            "seq": 2,
            "type":"youtube",
            "src": "ZgSCNS851Rg"
        }
			]
		},
		{
			"id": 5,
            "name": "Modelling Sequential Circuit",
			"scene": [
				{
					"seq": 1,
          "type":"youtube",
          "src": "XQMnT9baoi8"
				},
				{
            "seq": 2,
            "type":"youtube",
            "src": "ZgSCNS851Rg"
        }
			]
		}
	]
}
