<stg><name>conv_fprop1_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i11 0, i11 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i11 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="11">
<![CDATA[
memset.loop:1 %p_cast13 = zext i11 %p_load

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop:3 %c1_conv_layer_map_common_addr = getelementptr i64 %c1_conv_layer_map_common, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="c1_conv_layer_map_common_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
memset.loop:4 %store_ln0 = store i64 0, i10 %c1_conv_layer_map_common_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop:5 %empty_16 = add i11 %p_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="11">
<![CDATA[
memset.loop:6 %p_cast20 = zext i11 %empty_16

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop:7 %exitcond = icmp_eq  i32 %p_cast20, i32 %size_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:8 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop:9 %store_ln0 = store i11 %empty_16, i11 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:10 %br_ln0 = br i1 %exitcond, void %memset.loop, void %VITIS_LOOP_118_2.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
VITIS_LOOP_118_2.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="c1_conv_layer_map_common" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c1_conv_layer_map_common"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="28" name="size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="StgValue_29" to="empty" fromId="29" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="33" from="c1_conv_layer_map_common" to="specinterface_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="35" from="empty_1" to="specinterface_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="37" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="40" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="44" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="45" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="46" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="54" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i32" to="size_read" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="size" to="size_read" fromId="28" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="empty" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="62" from="empty" to="p_load" fromId="4" toId="9">
</dataflow>
<dataflow id="63" from="p_load" to="p_cast13" fromId="9" toId="10">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_41" to="specpipeline_ln0" fromId="41" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="70" from="empty_0" to="specpipeline_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="71" from="c1_conv_layer_map_common" to="c1_conv_layer_map_common_addr" fromId="27" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_72" to="c1_conv_layer_map_common_addr" fromId="72" toId="12">
</dataflow>
<dataflow id="74" from="p_cast13" to="c1_conv_layer_map_common_addr" fromId="10" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_72" to="store_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="76" from="c1_conv_layer_map_common_addr" to="store_ln0" fromId="12" toId="13">
</dataflow>
<dataflow id="77" from="p_load" to="empty_16" fromId="9" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty_16" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="empty_16" to="p_cast20" fromId="14" toId="15">
</dataflow>
<dataflow id="81" from="p_cast20" to="exitcond" fromId="15" toId="16">
</dataflow>
<dataflow id="82" from="size_read" to="exitcond" fromId="6" toId="16">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="83" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_85" to="empty_17" fromId="85" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_87" to="empty_17" fromId="87" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_72" to="empty_17" fromId="72" toId="17">
</dataflow>
<dataflow id="90" from="empty_16" to="store_ln0" fromId="14" toId="18">
</dataflow>
<dataflow id="91" from="empty" to="store_ln0" fromId="4" toId="18">
</dataflow>
<dataflow id="92" from="exitcond" to="br_ln0" fromId="16" toId="19">
</dataflow>
<dataflow id="93" from="exitcond" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
