library verilog;
use verilog.vl_types.all;
entity ShiftReg is
    port(
        clk             : in     vl_logic;
        si              : in     vl_logic;
        sload           : in     vl_logic;
        d               : in     vl_logic_vector(9 downto 0);
        so              : out    vl_logic
    );
end ShiftReg;
