<?xml version="1.0"?>
<dblpperson name="Debjyoti Bhattacharjee" pid="160/7918" n="35">
<person key="homepages/160/7918" mdate="2015-04-08">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
</person>
<r><article key="journals/tc/BhattacharjeeTE20" mdate="2020-05-04">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author orcid="0000-0002-9628-3847" pid="73/1708">Arvind Easwaran</author>
<author orcid="0000-0002-8818-6983" pid="99/4535">Anupam Chattopadhyay</author>
<title>Crossbar-Constrained Technology Mapping for ReRAM Based In-Memory Computing.</title>
<pages>734-748</pages>
<year>2020</year>
<volume>69</volume>
<journal>IEEE Trans. Computers</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TC.2020.2964671</ee>
<url>db/journals/tc/tc69.html#BhattacharjeeTE20</url>
</article>
</r>
<r><article key="journals/tcad/HurRABEPK20" mdate="2020-10-06">
<author orcid="0000-0002-8995-7655" pid="185/8767">Rotem Ben Hur</author>
<author orcid="0000-0002-0341-284X" pid="02/4298">Ronny Ronen</author>
<author orcid="0000-0001-8515-2828" pid="209/3087">Ameer Haj Ali</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author orcid="0000-0003-1033-6168" pid="275/4784">Adi Eliahu</author>
<author pid="275/5071">Natan Peled</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<title>SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput.</title>
<pages>2434-2447</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCAD.2019.2931188</ee>
<url>db/journals/tcad/tcad39.html#HurRABEPK20</url>
</article>
</r>
<r><inproceedings key="conf/iccad/BhattacharjeeCD20" mdate="2021-01-18">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.</title>
<pages>150:1-150:9</pages>
<year>2020</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3400302.3415681</ee>
<ee>https://ieeexplore.ieee.org/document/9256720</ee>
<crossref>conf/iccad/2020</crossref>
<url>db/conf/iccad/iccad2020.html#BhattacharjeeCD20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/DuttaTBC20" mdate="2020-06-08">
<author pid="220/3291">Srijit Dutta</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Efficient Quantum Circuits for Square-Root and Inverse Square-Root.</title>
<pages>55-60</pages>
<year>2020</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID49098.2020.00027</ee>
<crossref>conf/vlsid/2020</crossref>
<url>db/conf/vlsid/vlsid2020.html#DuttaTBC20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2009-00881" mdate="2020-09-16">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.</title>
<year>2020</year>
<volume>abs/2009.00881</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2009.00881</ee>
<url>db/journals/corr/corr2009.html#abs-2009-00881</url>
</article>
</r>
<r><inproceedings key="conf/date/TenaceRBCC19" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars.</title>
<pages>372-377</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714939</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#TenaceRBCC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/BhattacharjeeAA19" mdate="2020-12-29">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author orcid="0000-0002-6597-2770" pid="234/1490">Abdullah Ash-Saki</author>
<author pid="142/7359">Mahabubul Alam</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="91/2072">Swaroop Ghosh</author>
<title>MUQUT: Multi-Constraint Quantum Circuit Mapping on NISQ Computers: Invited Paper.</title>
<pages>1-7</pages>
<year>2019</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD45719.2019.8942132</ee>
<crossref>conf/iccad/2019</crossref>
<url>db/conf/iccad/iccad2019.html#BhattacharjeeAA19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/BhattacharjeeSD19" mdate="2020-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Reversible Pebble Games for Reducing Qubits in Hierarchical Quantum Circuit Synthesis.</title>
<pages>102-107</pages>
<year>2019</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2019.00026</ee>
<crossref>conf/ismvl/2019</crossref>
<url>db/conf/ismvl/ismvl2019.html#BhattacharjeeSD19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/BhattacharjeeCL19" mdate="2020-05-19">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="265/2709">Ricardo Jack Liwongan</author>
<title>Accelerating Binary-Matrix Multiplication on FPGA.</title>
<pages>254-259</pages>
<year>2019</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC46988.2019.1570544215</ee>
<crossref>conf/socc/2019</crossref>
<url>db/conf/socc/socc2019.html#BhattacharjeeCL19</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1904-06920" mdate="2019-10-22">
<author pid="177/5734">Laxmidhar Biswal</author>
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>New techniques for fault-tolerant decomposition of Multi-Controlled Toffoli gate.</title>
<year>2019</year>
<volume>abs/1904.06920</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1904.06920</ee>
<url>db/journals/corr/corr1904.html#abs-1904-06920</url>
</article>
</r>
<r><article key="journals/jetc/BhattacharjeeSL18" mdate="2020-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="143/7486">Anne Siemon</author>
<author pid="122/4173">Eike Linn</author>
<author orcid="0000-0002-4258-2673" pid="119/4093">Stephan Menzel</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays.</title>
<pages>30:1-30:14</pages>
<year>2018</year>
<volume>14</volume>
<journal>ACM J. Emerg. Technol. Comput. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1145/3183352</ee>
<url>db/journals/jetc/jetc14.html#BhattacharjeeSL18</url>
</article>
</r>
<r><inproceedings key="conf/apccas/BhattacharjeeDC18" mdate="2020-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="192/7994">Arko Dutt</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>MAMI: Majority and Multi-Input Logic on Memristive Crossbar Array.</title>
<pages>435-438</pages>
<year>2018</year>
<booktitle>APCCAS</booktitle>
<ee>https://doi.org/10.1109/APCCAS.2018.8605573</ee>
<crossref>conf/apccas/2018</crossref>
<url>db/conf/apccas/apccas2018.html#BhattacharjeeDC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/BhattacharjeeAC18" mdate="2020-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Technology-aware logic synthesis for ReRAM based in-memory computing.</title>
<pages>1435-1440</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342237</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#BhattacharjeeAC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/SurhonneBC18" mdate="2020-06-15">
<author pid="201/8216">Anmol Prakash Surhonne</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Synthesis of Multi-valued Literal Using Lukasiewicz Logic.</title>
<pages>204-209</pages>
<year>2018</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2018.00043</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2018.00043</ee>
<crossref>conf/ismvl/2018</crossref>
<url>db/conf/ismvl/ismvl2018.html#SurhonneBC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/BhattacharjeeC18" mdate="2020-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Synthesis, Technology Mapping and Optimization for Emerging Technologies.</title>
<pages>369-374</pages>
<year>2018</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2018.00074</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2018.00074</ee>
<crossref>conf/isvlsi/2018</crossref>
<url>db/conf/isvlsi/isvlsi2018.html#BhattacharjeeC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MandalBTC18" mdate="2020-06-15">
<author pid="126/2520">Swagata Mandal</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>ReRAM-based In-Memory Computation of Galois Field arithmetic.</title>
<pages>1-6</pages>
<year>2018</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2018.8644772</ee>
<crossref>conf/vlsi/2018soc</crossref>
<url>db/conf/vlsi/vlsisoc2018.html#MandalBTC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MandalTBC18" mdate="2020-06-15">
<author pid="126/2520">Swagata Mandal</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code.</title>
<pages>128-146</pages>
<year>2018</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-030-23425-6_7</ee>
<crossref>conf/vlsi/2018socs</crossref>
<url>db/conf/vlsi/vlsisoc2018s.html#MandalTBC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/VatwaniDBC18" mdate="2020-06-15">
<author pid="177/6048">Tarun Vatwani</author>
<author pid="192/7994">Arko Dutt</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Floating Point Multiplication Mapping on ReRAM Based In-memory Computing Architecture.</title>
<pages>439-444</pages>
<year>2018</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2018.104</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2018.104</ee>
<crossref>conf/vlsid/2018</crossref>
<url>db/conf/vlsid/vlsid2018.html#VatwaniDBC18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1805-02342" mdate="2018-08-13">
<author pid="220/3291">Srijit Dutta</author>
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Quantum Circuits for Toom-Cook Multiplication.</title>
<year>2018</year>
<volume>abs/1805.02342</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1805.02342</ee>
<url>db/journals/corr/corr1805.html#abs-1805-02342</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1809-08195" mdate="2018-10-05">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="73/1708">Arvind Easwaran</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Crossbar-Constrained Technology Mapping for ReRAM based In-Memory Computing.</title>
<year>2018</year>
<volume>abs/1809.08195</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1809.08195</ee>
<url>db/journals/corr/corr1809.html#abs-1809-08195</url>
</article>
</r>
<r><article key="journals/mj/BhattacharjeeSL17" mdate="2020-02-22">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="143/7486">Anne Siemon</author>
<author pid="122/4173">Eike Linn</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Efficient complementary resistive switch-based crossbar array Booth multiplier.</title>
<pages>78-85</pages>
<year>2017</year>
<volume>64</volume>
<journal>Microelectron. J.</journal>
<ee>https://doi.org/10.1016/j.mejo.2017.04.010</ee>
<url>db/journals/mj/mj64.html#BhattacharjeeSL17</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/BhattacharjeeEC17" mdate="2018-11-02">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author orcid="0000-0002-9628-3847" pid="73/1708">Arvind Easwaran</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Area-constrained technology mapping for in-memory computing using ReRAM devices.</title>
<pages>69-74</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858298</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#BhattacharjeeEC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/BhattacharjeeDC17" mdate="2018-11-02">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="41/8325">Rajeswari Devadoss</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>ReVAMP: ReRAM based VLIW architecture for in-memory computing.</title>
<pages>782-787</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927095</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130568</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#BhattacharjeeDC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/BhattacharjeePC17" mdate="2018-11-02">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>SHA-3 implementation using ReRAM based in-memory computing architecture.</title>
<pages>325-330</pages>
<year>2017</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2017.7918336</ee>
<crossref>conf/isqed/2017</crossref>
<url>db/conf/isqed/isqed2017.html#BhattacharjeePC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/BhattacharjeeC17" mdate="2017-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Efficient Binary Basic Linear Algebra Operations on ReRAM Crossbar Arrays.</title>
<pages>277-282</pages>
<year>2017</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2017.10</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2017.10</ee>
<crossref>conf/vlsid/2017</crossref>
<url>db/conf/vlsid/vlsid2017.html#BhattacharjeeC17</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/BhattacharjeeC17" mdate="2021-01-23">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Depth-Optimal Quantum Circuit Placement for Arbitrary Topologies.</title>
<year>2017</year>
<volume>abs/1703.08540</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1703.08540</ee>
<url>db/journals/corr/corr1703.html#BhattacharjeeC17</url>
</article>
</r>
<r><inproceedings key="conf/date/BhattacharjeeCB16" mdate="2017-04-30">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="151/5196">Soumi Chattopadhyay</author>
<author pid="43/1989">Ansuman Banerjee</author>
<title>EAST: Efficient Assertion Simulation techniques.</title>
<pages>1363-1368</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459521/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#BhattacharjeeCB16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fire/BhattacharjeeB16" mdate="2019-05-28">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="136/5747">Paheli Bhattacharya</author>
<title>Ensemble Classifier based approach for Code-Mixed Cross-Script Question Classification.</title>
<pages>119-121</pages>
<year>2016</year>
<booktitle>FIRE (Working Notes)</booktitle>
<ee type="oa">http://ceur-ws.org/Vol-1737/T3-6.pdf</ee>
<crossref>conf/fire/2016w</crossref>
<url>db/conf/fire/fire2016w.html#BhattacharjeeB16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/BhattacharjeeC16" mdate="2018-11-06">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Delay-optimal technology mapping for in-memory computing using ReRAM devices.</title>
<pages>119</pages>
<year>2016</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/2966986.2967020</ee>
<crossref>conf/iccad/2016</crossref>
<url>db/conf/iccad/iccad2016.html#BhattacharjeeC16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/BhattacharjeeSL16" mdate="2020-03-27">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="143/7486">Anne Siemon</author>
<author pid="122/4173">Eike Linn</author>
<author pid="119/4093">Stephan Menzel</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Efficient implementation of multiplexer and priority multiplexer using 1S1R ReRAM crossbar arrays.</title>
<pages>1-4</pages>
<year>2016</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2016.7870133</ee>
<crossref>conf/mwscas/2016</crossref>
<url>db/conf/mwscas/mwscas2016.html#BhattacharjeeSL16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/secrypt/BhattacharjeeC16" mdate="2017-05-21">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Hardware Accelerator for Stream Cipher Spritz.</title>
<pages>215-222</pages>
<year>2016</year>
<booktitle>SECRYPT</booktitle>
<ee>https://doi.org/10.5220/0005951302150222</ee>
<crossref>conf/secrypt/2016</crossref>
<url>db/conf/secrypt/secrypt2016.html#BhattacharjeeC16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/BhattacharjeeMC16" mdate="2017-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2016.7753568</ee>
<crossref>conf/vlsi/2016soc</crossref>
<url>db/conf/vlsi/vlsisoc2016.html#BhattacharjeeMC16</url>
</inproceedings>
</r>
<r><article key="journals/ijig/BhattacharjeeBG15" mdate="2021-03-24">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="43/10734">Ashish Bakshi</author>
<author orcid="0000-0002-4431-1404" pid="72/2253">Kuntal Ghosh</author>
<title>Comparison Between an HVS Inspired Linear Filter and the Bilateral Filter in Performing &#34;Vision at a Glance&#34; through Smoothing with Edge Preservation.</title>
<year>2015</year>
<volume>15</volume>
<journal>Int. J. Image Graph.</journal>
<number>4</number>
<ee>https://doi.org/10.1142/S0219467815500151</ee>
<url>db/journals/ijig/ijig15.html#BhattacharjeeBG15</url>
<pages>1550015:1-1550015:15</pages>
</article>
</r>
<r><inproceedings key="conf/vlsid/BhattacharjeeBC15" mdate="2017-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="43/1989">Ansuman Banerjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>EvoDeb: Debugging Evolving Hardware Designs.</title>
<pages>481-486</pages>
<year>2015</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.87</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.87</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#BhattacharjeeBC15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cisc/BhattacharjeeC14" mdate="2017-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption.</title>
<pages>385-402</pages>
<year>2014</year>
<booktitle>Inscrypt</booktitle>
<ee>https://doi.org/10.1007/978-3-319-16745-9_21</ee>
<crossref>conf/cisc/2014</crossref>
<url>db/conf/cisc/inscrypt2014.html#BhattacharjeeC14</url>
</inproceedings>
</r>
<coauthors n="37" nc="2">
<co c="0"><na f="a/Alam:Mahabubul" pid="142/7359">Mahabubul Alam</na></co>
<co c="0"><na f="a/Ali:Ameer_Haj" pid="209/3087">Ameer Haj Ali</na></co>
<co c="0"><na f="a/Amar=ugrave=:Luca_G=" pid="129/7719">Luca G. Amar&#249;</na></co>
<co c="0"><na f="a/Ash=Saki:Abdullah" pid="234/1490">Abdullah Ash-Saki</na></co>
<co c="1"><na f="b/Bakshi:Ashish" pid="43/10734">Ashish Bakshi</na></co>
<co c="0"><na f="b/Banerjee:Ansuman" pid="43/1989">Ansuman Banerjee</na></co>
<co c="-1"><na f="b/Bhattacharya:Paheli" pid="136/5747">Paheli Bhattacharya</na></co>
<co c="0"><na f="b/Biswal:Laxmidhar" pid="177/5734">Laxmidhar Biswal</na></co>
<co c="0"><na f="c/Calimera:Andrea" pid="36/291">Andrea Calimera</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chattopadhyay:Soumi" pid="151/5196">Soumi Chattopadhyay</na></co>
<co c="0"><na f="d/Devadoss:Rajeswari" pid="41/8325">Rajeswari Devadoss</na></co>
<co c="0"><na f="d/Dutt:Arko" pid="192/7994">Arko Dutt</na></co>
<co c="0"><na f="d/Dutta:Srijit" pid="220/3291">Srijit Dutta</na></co>
<co c="0"><na f="e/Easwaran:Arvind" pid="73/1708">Arvind Easwaran</na></co>
<co c="0"><na f="e/Eliahu:Adi" pid="275/4784">Adi Eliahu</na></co>
<co c="1"><na f="g/Ghosh:Kuntal" pid="72/2253">Kuntal Ghosh</na></co>
<co c="0"><na f="g/Ghosh:Swaroop" pid="91/2072">Swaroop Ghosh</na></co>
<co c="0"><na f="h/Hur:Rotem_Ben" pid="185/8767">Rotem Ben Hur</na></co>
<co c="0"><na f="k/Kvatinsky:Shahar" pid="92/10504">Shahar Kvatinsky</na></co>
<co c="0"><na f="l/Linn:Eike" pid="122/4173">Eike Linn</na></co>
<co c="0"><na f="l/Liwongan:Ricardo_Jack" pid="265/2709">Ricardo Jack Liwongan</na></co>
<co c="0"><na f="m/Mandal:Swagata" pid="126/2520">Swagata Mandal</na></co>
<co c="0"><na f="m/Menzel:Stephan" pid="119/4093">Stephan Menzel</na></co>
<co c="0"><na f="m/Merchant:Farhad" pid="141/0649">Farhad Merchant</na></co>
<co c="0"><na f="m/Micheli:Giovanni_De" pid="d/GDeMicheli">Giovanni De Micheli</na></co>
<co c="0"><na f="p/Peled:Natan" pid="275/5071">Natan Peled</na></co>
<co c="0"><na f="p/Pudi:Vikramkumar" pid="168/6457">Vikramkumar Pudi</na></co>
<co c="0"><na f="r/Rahaman_0001:Hafizur" pid="23/2194-1">Hafizur Rahaman 0001</na></co>
<co c="0"><na f="r/Rizzo:Roberto_Giorgio" pid="162/9992">Roberto Giorgio Rizzo</na></co>
<co c="0"><na f="r/Ronen:Ronny" pid="02/4298">Ronny Ronen</na></co>
<co c="0"><na f="s/Siemon:Anne" pid="143/7486">Anne Siemon</na></co>
<co c="0"><na f="s/Soeken:Mathias" pid="20/3466">Mathias Soeken</na></co>
<co c="0"><na f="s/Surhonne:Anmol_Prakash" pid="201/8216">Anmol Prakash Surhonne</na></co>
<co c="0"><na f="t/Tavva:Yaswanth" pid="227/2482">Yaswanth Tavva</na></co>
<co c="0"><na f="t/Tenace:Valerio" pid="09/11301">Valerio Tenace</na></co>
<co c="0"><na f="v/Vatwani:Tarun" pid="177/6048">Tarun Vatwani</na></co>
</coauthors>
</dblpperson>

