
FRA262_Studio3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cacc  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800cca4  0800cca4  0001cca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd50  0800cd50  000202cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd50  0800cd50  0001cd50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd58  0800cd58  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd58  0800cd58  0001cd58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd5c  0800cd5c  0001cd5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0800cd60  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000122c  200002d0  0800d02c  000202d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200014fc  0800d02c  000214fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000201ab  00000000  00000000  0002033f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f30  00000000  00000000  000404ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017b8  00000000  00000000  00044420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001296  00000000  00000000  00045bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a168  00000000  00000000  00046e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e319  00000000  00000000  00070fd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011528a  00000000  00000000  0008f2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006ae8  00000000  00000000  001a457c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001ab064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200002d0 	.word	0x200002d0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800cc8c 	.word	0x0800cc8c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200002d4 	.word	0x200002d4
 8000214:	0800cc8c 	.word	0x0800cc8c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_frsub>:
 8000ba4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba8:	e002      	b.n	8000bb0 <__addsf3>
 8000baa:	bf00      	nop

08000bac <__aeabi_fsub>:
 8000bac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb0 <__addsf3>:
 8000bb0:	0042      	lsls	r2, r0, #1
 8000bb2:	bf1f      	itttt	ne
 8000bb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb8:	ea92 0f03 	teqne	r2, r3
 8000bbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc4:	d06a      	beq.n	8000c9c <__addsf3+0xec>
 8000bc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bce:	bfc1      	itttt	gt
 8000bd0:	18d2      	addgt	r2, r2, r3
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	4048      	eorgt	r0, r1
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	bfb8      	it	lt
 8000bda:	425b      	neglt	r3, r3
 8000bdc:	2b19      	cmp	r3, #25
 8000bde:	bf88      	it	hi
 8000be0:	4770      	bxhi	lr
 8000be2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bee:	bf18      	it	ne
 8000bf0:	4240      	negne	r0, r0
 8000bf2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bfa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfe:	bf18      	it	ne
 8000c00:	4249      	negne	r1, r1
 8000c02:	ea92 0f03 	teq	r2, r3
 8000c06:	d03f      	beq.n	8000c88 <__addsf3+0xd8>
 8000c08:	f1a2 0201 	sub.w	r2, r2, #1
 8000c0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c10:	eb10 000c 	adds.w	r0, r0, ip
 8000c14:	f1c3 0320 	rsb	r3, r3, #32
 8000c18:	fa01 f103 	lsl.w	r1, r1, r3
 8000c1c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c20:	d502      	bpl.n	8000c28 <__addsf3+0x78>
 8000c22:	4249      	negs	r1, r1
 8000c24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c28:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c2c:	d313      	bcc.n	8000c56 <__addsf3+0xa6>
 8000c2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c32:	d306      	bcc.n	8000c42 <__addsf3+0x92>
 8000c34:	0840      	lsrs	r0, r0, #1
 8000c36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3a:	f102 0201 	add.w	r2, r2, #1
 8000c3e:	2afe      	cmp	r2, #254	; 0xfe
 8000c40:	d251      	bcs.n	8000ce6 <__addsf3+0x136>
 8000c42:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4a:	bf08      	it	eq
 8000c4c:	f020 0001 	biceq.w	r0, r0, #1
 8000c50:	ea40 0003 	orr.w	r0, r0, r3
 8000c54:	4770      	bx	lr
 8000c56:	0049      	lsls	r1, r1, #1
 8000c58:	eb40 0000 	adc.w	r0, r0, r0
 8000c5c:	3a01      	subs	r2, #1
 8000c5e:	bf28      	it	cs
 8000c60:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c64:	d2ed      	bcs.n	8000c42 <__addsf3+0x92>
 8000c66:	fab0 fc80 	clz	ip, r0
 8000c6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c76:	bfaa      	itet	ge
 8000c78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c7c:	4252      	neglt	r2, r2
 8000c7e:	4318      	orrge	r0, r3
 8000c80:	bfbc      	itt	lt
 8000c82:	40d0      	lsrlt	r0, r2
 8000c84:	4318      	orrlt	r0, r3
 8000c86:	4770      	bx	lr
 8000c88:	f092 0f00 	teq	r2, #0
 8000c8c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c90:	bf06      	itte	eq
 8000c92:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c96:	3201      	addeq	r2, #1
 8000c98:	3b01      	subne	r3, #1
 8000c9a:	e7b5      	b.n	8000c08 <__addsf3+0x58>
 8000c9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca4:	bf18      	it	ne
 8000ca6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000caa:	d021      	beq.n	8000cf0 <__addsf3+0x140>
 8000cac:	ea92 0f03 	teq	r2, r3
 8000cb0:	d004      	beq.n	8000cbc <__addsf3+0x10c>
 8000cb2:	f092 0f00 	teq	r2, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	4608      	moveq	r0, r1
 8000cba:	4770      	bx	lr
 8000cbc:	ea90 0f01 	teq	r0, r1
 8000cc0:	bf1c      	itt	ne
 8000cc2:	2000      	movne	r0, #0
 8000cc4:	4770      	bxne	lr
 8000cc6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cca:	d104      	bne.n	8000cd6 <__addsf3+0x126>
 8000ccc:	0040      	lsls	r0, r0, #1
 8000cce:	bf28      	it	cs
 8000cd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cda:	bf3c      	itt	cc
 8000cdc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce0:	4770      	bxcc	lr
 8000ce2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cee:	4770      	bx	lr
 8000cf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf4:	bf16      	itet	ne
 8000cf6:	4608      	movne	r0, r1
 8000cf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cfc:	4601      	movne	r1, r0
 8000cfe:	0242      	lsls	r2, r0, #9
 8000d00:	bf06      	itte	eq
 8000d02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d06:	ea90 0f01 	teqeq	r0, r1
 8000d0a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_ui2f>:
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	e004      	b.n	8000d20 <__aeabi_i2f+0x8>
 8000d16:	bf00      	nop

08000d18 <__aeabi_i2f>:
 8000d18:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d1c:	bf48      	it	mi
 8000d1e:	4240      	negmi	r0, r0
 8000d20:	ea5f 0c00 	movs.w	ip, r0
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	f04f 0000 	mov.w	r0, #0
 8000d32:	e01c      	b.n	8000d6e <__aeabi_l2f+0x2a>

08000d34 <__aeabi_ul2f>:
 8000d34:	ea50 0201 	orrs.w	r2, r0, r1
 8000d38:	bf08      	it	eq
 8000d3a:	4770      	bxeq	lr
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e00a      	b.n	8000d58 <__aeabi_l2f+0x14>
 8000d42:	bf00      	nop

08000d44 <__aeabi_l2f>:
 8000d44:	ea50 0201 	orrs.w	r2, r0, r1
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d50:	d502      	bpl.n	8000d58 <__aeabi_l2f+0x14>
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	ea5f 0c01 	movs.w	ip, r1
 8000d5c:	bf02      	ittt	eq
 8000d5e:	4684      	moveq	ip, r0
 8000d60:	4601      	moveq	r1, r0
 8000d62:	2000      	moveq	r0, #0
 8000d64:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d68:	bf08      	it	eq
 8000d6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d72:	fabc f28c 	clz	r2, ip
 8000d76:	3a08      	subs	r2, #8
 8000d78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d7c:	db10      	blt.n	8000da0 <__aeabi_l2f+0x5c>
 8000d7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d82:	4463      	add	r3, ip
 8000d84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d88:	f1c2 0220 	rsb	r2, r2, #32
 8000d8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d90:	fa20 f202 	lsr.w	r2, r0, r2
 8000d94:	eb43 0002 	adc.w	r0, r3, r2
 8000d98:	bf08      	it	eq
 8000d9a:	f020 0001 	biceq.w	r0, r0, #1
 8000d9e:	4770      	bx	lr
 8000da0:	f102 0220 	add.w	r2, r2, #32
 8000da4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da8:	f1c2 0220 	rsb	r2, r2, #32
 8000dac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db0:	fa21 f202 	lsr.w	r2, r1, r2
 8000db4:	eb43 0002 	adc.w	r0, r3, r2
 8000db8:	bf08      	it	eq
 8000dba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_uldivmod>:
 8000dc0:	b953      	cbnz	r3, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc2:	b94a      	cbnz	r2, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc4:	2900      	cmp	r1, #0
 8000dc6:	bf08      	it	eq
 8000dc8:	2800      	cmpeq	r0, #0
 8000dca:	bf1c      	itt	ne
 8000dcc:	f04f 31ff 	movne.w	r1, #4294967295
 8000dd0:	f04f 30ff 	movne.w	r0, #4294967295
 8000dd4:	f000 b970 	b.w	80010b8 <__aeabi_idiv0>
 8000dd8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ddc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000de0:	f000 f806 	bl	8000df0 <__udivmoddi4>
 8000de4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000de8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dec:	b004      	add	sp, #16
 8000dee:	4770      	bx	lr

08000df0 <__udivmoddi4>:
 8000df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df4:	9e08      	ldr	r6, [sp, #32]
 8000df6:	460d      	mov	r5, r1
 8000df8:	4604      	mov	r4, r0
 8000dfa:	460f      	mov	r7, r1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d14a      	bne.n	8000e96 <__udivmoddi4+0xa6>
 8000e00:	428a      	cmp	r2, r1
 8000e02:	4694      	mov	ip, r2
 8000e04:	d965      	bls.n	8000ed2 <__udivmoddi4+0xe2>
 8000e06:	fab2 f382 	clz	r3, r2
 8000e0a:	b143      	cbz	r3, 8000e1e <__udivmoddi4+0x2e>
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	f1c3 0220 	rsb	r2, r3, #32
 8000e14:	409f      	lsls	r7, r3
 8000e16:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	409c      	lsls	r4, r3
 8000e1e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e22:	fa1f f58c 	uxth.w	r5, ip
 8000e26:	fbb7 f1fe 	udiv	r1, r7, lr
 8000e2a:	0c22      	lsrs	r2, r4, #16
 8000e2c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000e30:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000e34:	fb01 f005 	mul.w	r0, r1, r5
 8000e38:	4290      	cmp	r0, r2
 8000e3a:	d90a      	bls.n	8000e52 <__udivmoddi4+0x62>
 8000e3c:	eb1c 0202 	adds.w	r2, ip, r2
 8000e40:	f101 37ff 	add.w	r7, r1, #4294967295
 8000e44:	f080 811c 	bcs.w	8001080 <__udivmoddi4+0x290>
 8000e48:	4290      	cmp	r0, r2
 8000e4a:	f240 8119 	bls.w	8001080 <__udivmoddi4+0x290>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	4462      	add	r2, ip
 8000e52:	1a12      	subs	r2, r2, r0
 8000e54:	b2a4      	uxth	r4, r4
 8000e56:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e5a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e5e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e62:	fb00 f505 	mul.w	r5, r0, r5
 8000e66:	42a5      	cmp	r5, r4
 8000e68:	d90a      	bls.n	8000e80 <__udivmoddi4+0x90>
 8000e6a:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e72:	f080 8107 	bcs.w	8001084 <__udivmoddi4+0x294>
 8000e76:	42a5      	cmp	r5, r4
 8000e78:	f240 8104 	bls.w	8001084 <__udivmoddi4+0x294>
 8000e7c:	4464      	add	r4, ip
 8000e7e:	3802      	subs	r0, #2
 8000e80:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e84:	1b64      	subs	r4, r4, r5
 8000e86:	2100      	movs	r1, #0
 8000e88:	b11e      	cbz	r6, 8000e92 <__udivmoddi4+0xa2>
 8000e8a:	40dc      	lsrs	r4, r3
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	e9c6 4300 	strd	r4, r3, [r6]
 8000e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0xbc>
 8000e9a:	2e00      	cmp	r6, #0
 8000e9c:	f000 80ed 	beq.w	800107a <__udivmoddi4+0x28a>
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	e9c6 0500 	strd	r0, r5, [r6]
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eac:	fab3 f183 	clz	r1, r3
 8000eb0:	2900      	cmp	r1, #0
 8000eb2:	d149      	bne.n	8000f48 <__udivmoddi4+0x158>
 8000eb4:	42ab      	cmp	r3, r5
 8000eb6:	d302      	bcc.n	8000ebe <__udivmoddi4+0xce>
 8000eb8:	4282      	cmp	r2, r0
 8000eba:	f200 80f8 	bhi.w	80010ae <__udivmoddi4+0x2be>
 8000ebe:	1a84      	subs	r4, r0, r2
 8000ec0:	eb65 0203 	sbc.w	r2, r5, r3
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	4617      	mov	r7, r2
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d0e2      	beq.n	8000e92 <__udivmoddi4+0xa2>
 8000ecc:	e9c6 4700 	strd	r4, r7, [r6]
 8000ed0:	e7df      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ed2:	b902      	cbnz	r2, 8000ed6 <__udivmoddi4+0xe6>
 8000ed4:	deff      	udf	#255	; 0xff
 8000ed6:	fab2 f382 	clz	r3, r2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	f040 8090 	bne.w	8001000 <__udivmoddi4+0x210>
 8000ee0:	1a8a      	subs	r2, r1, r2
 8000ee2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee6:	fa1f fe8c 	uxth.w	lr, ip
 8000eea:	2101      	movs	r1, #1
 8000eec:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ef0:	fb07 2015 	mls	r0, r7, r5, r2
 8000ef4:	0c22      	lsrs	r2, r4, #16
 8000ef6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000efa:	fb0e f005 	mul.w	r0, lr, r5
 8000efe:	4290      	cmp	r0, r2
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x124>
 8000f02:	eb1c 0202 	adds.w	r2, ip, r2
 8000f06:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f0a:	d202      	bcs.n	8000f12 <__udivmoddi4+0x122>
 8000f0c:	4290      	cmp	r0, r2
 8000f0e:	f200 80cb 	bhi.w	80010a8 <__udivmoddi4+0x2b8>
 8000f12:	4645      	mov	r5, r8
 8000f14:	1a12      	subs	r2, r2, r0
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb2 f0f7 	udiv	r0, r2, r7
 8000f1c:	fb07 2210 	mls	r2, r7, r0, r2
 8000f20:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f24:	fb0e fe00 	mul.w	lr, lr, r0
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x14e>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f34:	d202      	bcs.n	8000f3c <__udivmoddi4+0x14c>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	f200 80bb 	bhi.w	80010b2 <__udivmoddi4+0x2c2>
 8000f3c:	4610      	mov	r0, r2
 8000f3e:	eba4 040e 	sub.w	r4, r4, lr
 8000f42:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f46:	e79f      	b.n	8000e88 <__udivmoddi4+0x98>
 8000f48:	f1c1 0720 	rsb	r7, r1, #32
 8000f4c:	408b      	lsls	r3, r1
 8000f4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f56:	fa05 f401 	lsl.w	r4, r5, r1
 8000f5a:	fa20 f307 	lsr.w	r3, r0, r7
 8000f5e:	40fd      	lsrs	r5, r7
 8000f60:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f64:	4323      	orrs	r3, r4
 8000f66:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f6a:	fa1f fe8c 	uxth.w	lr, ip
 8000f6e:	fb09 5518 	mls	r5, r9, r8, r5
 8000f72:	0c1c      	lsrs	r4, r3, #16
 8000f74:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f78:	fb08 f50e 	mul.w	r5, r8, lr
 8000f7c:	42a5      	cmp	r5, r4
 8000f7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f82:	fa00 f001 	lsl.w	r0, r0, r1
 8000f86:	d90b      	bls.n	8000fa0 <__udivmoddi4+0x1b0>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f90:	f080 8088 	bcs.w	80010a4 <__udivmoddi4+0x2b4>
 8000f94:	42a5      	cmp	r5, r4
 8000f96:	f240 8085 	bls.w	80010a4 <__udivmoddi4+0x2b4>
 8000f9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9e:	4464      	add	r4, ip
 8000fa0:	1b64      	subs	r4, r4, r5
 8000fa2:	b29d      	uxth	r5, r3
 8000fa4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fa8:	fb09 4413 	mls	r4, r9, r3, r4
 8000fac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000fb0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000fb4:	45a6      	cmp	lr, r4
 8000fb6:	d908      	bls.n	8000fca <__udivmoddi4+0x1da>
 8000fb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fbc:	f103 35ff 	add.w	r5, r3, #4294967295
 8000fc0:	d26c      	bcs.n	800109c <__udivmoddi4+0x2ac>
 8000fc2:	45a6      	cmp	lr, r4
 8000fc4:	d96a      	bls.n	800109c <__udivmoddi4+0x2ac>
 8000fc6:	3b02      	subs	r3, #2
 8000fc8:	4464      	add	r4, ip
 8000fca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fce:	fba3 9502 	umull	r9, r5, r3, r2
 8000fd2:	eba4 040e 	sub.w	r4, r4, lr
 8000fd6:	42ac      	cmp	r4, r5
 8000fd8:	46c8      	mov	r8, r9
 8000fda:	46ae      	mov	lr, r5
 8000fdc:	d356      	bcc.n	800108c <__udivmoddi4+0x29c>
 8000fde:	d053      	beq.n	8001088 <__udivmoddi4+0x298>
 8000fe0:	b156      	cbz	r6, 8000ff8 <__udivmoddi4+0x208>
 8000fe2:	ebb0 0208 	subs.w	r2, r0, r8
 8000fe6:	eb64 040e 	sbc.w	r4, r4, lr
 8000fea:	fa04 f707 	lsl.w	r7, r4, r7
 8000fee:	40ca      	lsrs	r2, r1
 8000ff0:	40cc      	lsrs	r4, r1
 8000ff2:	4317      	orrs	r7, r2
 8000ff4:	e9c6 7400 	strd	r7, r4, [r6]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001000:	f1c3 0120 	rsb	r1, r3, #32
 8001004:	fa02 fc03 	lsl.w	ip, r2, r3
 8001008:	fa20 f201 	lsr.w	r2, r0, r1
 800100c:	fa25 f101 	lsr.w	r1, r5, r1
 8001010:	409d      	lsls	r5, r3
 8001012:	432a      	orrs	r2, r5
 8001014:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001018:	fa1f fe8c 	uxth.w	lr, ip
 800101c:	fbb1 f0f7 	udiv	r0, r1, r7
 8001020:	fb07 1510 	mls	r5, r7, r0, r1
 8001024:	0c11      	lsrs	r1, r2, #16
 8001026:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800102a:	fb00 f50e 	mul.w	r5, r0, lr
 800102e:	428d      	cmp	r5, r1
 8001030:	fa04 f403 	lsl.w	r4, r4, r3
 8001034:	d908      	bls.n	8001048 <__udivmoddi4+0x258>
 8001036:	eb1c 0101 	adds.w	r1, ip, r1
 800103a:	f100 38ff 	add.w	r8, r0, #4294967295
 800103e:	d22f      	bcs.n	80010a0 <__udivmoddi4+0x2b0>
 8001040:	428d      	cmp	r5, r1
 8001042:	d92d      	bls.n	80010a0 <__udivmoddi4+0x2b0>
 8001044:	3802      	subs	r0, #2
 8001046:	4461      	add	r1, ip
 8001048:	1b49      	subs	r1, r1, r5
 800104a:	b292      	uxth	r2, r2
 800104c:	fbb1 f5f7 	udiv	r5, r1, r7
 8001050:	fb07 1115 	mls	r1, r7, r5, r1
 8001054:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001058:	fb05 f10e 	mul.w	r1, r5, lr
 800105c:	4291      	cmp	r1, r2
 800105e:	d908      	bls.n	8001072 <__udivmoddi4+0x282>
 8001060:	eb1c 0202 	adds.w	r2, ip, r2
 8001064:	f105 38ff 	add.w	r8, r5, #4294967295
 8001068:	d216      	bcs.n	8001098 <__udivmoddi4+0x2a8>
 800106a:	4291      	cmp	r1, r2
 800106c:	d914      	bls.n	8001098 <__udivmoddi4+0x2a8>
 800106e:	3d02      	subs	r5, #2
 8001070:	4462      	add	r2, ip
 8001072:	1a52      	subs	r2, r2, r1
 8001074:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001078:	e738      	b.n	8000eec <__udivmoddi4+0xfc>
 800107a:	4631      	mov	r1, r6
 800107c:	4630      	mov	r0, r6
 800107e:	e708      	b.n	8000e92 <__udivmoddi4+0xa2>
 8001080:	4639      	mov	r1, r7
 8001082:	e6e6      	b.n	8000e52 <__udivmoddi4+0x62>
 8001084:	4610      	mov	r0, r2
 8001086:	e6fb      	b.n	8000e80 <__udivmoddi4+0x90>
 8001088:	4548      	cmp	r0, r9
 800108a:	d2a9      	bcs.n	8000fe0 <__udivmoddi4+0x1f0>
 800108c:	ebb9 0802 	subs.w	r8, r9, r2
 8001090:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001094:	3b01      	subs	r3, #1
 8001096:	e7a3      	b.n	8000fe0 <__udivmoddi4+0x1f0>
 8001098:	4645      	mov	r5, r8
 800109a:	e7ea      	b.n	8001072 <__udivmoddi4+0x282>
 800109c:	462b      	mov	r3, r5
 800109e:	e794      	b.n	8000fca <__udivmoddi4+0x1da>
 80010a0:	4640      	mov	r0, r8
 80010a2:	e7d1      	b.n	8001048 <__udivmoddi4+0x258>
 80010a4:	46d0      	mov	r8, sl
 80010a6:	e77b      	b.n	8000fa0 <__udivmoddi4+0x1b0>
 80010a8:	3d02      	subs	r5, #2
 80010aa:	4462      	add	r2, ip
 80010ac:	e732      	b.n	8000f14 <__udivmoddi4+0x124>
 80010ae:	4608      	mov	r0, r1
 80010b0:	e70a      	b.n	8000ec8 <__udivmoddi4+0xd8>
 80010b2:	4464      	add	r4, ip
 80010b4:	3802      	subs	r0, #2
 80010b6:	e742      	b.n	8000f3e <__udivmoddi4+0x14e>

080010b8 <__aeabi_idiv0>:
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop

080010bc <Heartbeat>:
extern QEIStructureTypeDef QEI;
extern float KFoutput[3];

float safePush = 6.5;

void Heartbeat(){
 80010bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010c0:	af00      	add	r7, sp, #0
	static uint64_t timestamp = 0;
	  if(HAL_GetTick() >= timestamp)
 80010c2:	f004 f8ed 	bl	80052a0 <HAL_GetTick>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2200      	movs	r2, #0
 80010ca:	461c      	mov	r4, r3
 80010cc:	4615      	mov	r5, r2
 80010ce:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <Heartbeat+0x44>)
 80010d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d4:	4294      	cmp	r4, r2
 80010d6:	eb75 0303 	sbcs.w	r3, r5, r3
 80010da:	d30d      	bcc.n	80010f8 <Heartbeat+0x3c>
	  {
		  timestamp += 200;
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <Heartbeat+0x44>)
 80010de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e2:	f112 08c8 	adds.w	r8, r2, #200	; 0xc8
 80010e6:	f143 0900 	adc.w	r9, r3, #0
 80010ea:	4b05      	ldr	r3, [pc, #20]	; (8001100 <Heartbeat+0x44>)
 80010ec:	e9c3 8900 	strd	r8, r9, [r3]
		  registerFrame[0x00].U16 = 22881;
 80010f0:	4b04      	ldr	r3, [pc, #16]	; (8001104 <Heartbeat+0x48>)
 80010f2:	f645 1261 	movw	r2, #22881	; 0x5961
 80010f6:	801a      	strh	r2, [r3, #0]
	  }
}
 80010f8:	bf00      	nop
 80010fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010fe:	bf00      	nop
 8001100:	200002f0 	.word	0x200002f0
 8001104:	2000114c 	.word	0x2000114c

08001108 <Routine>:

void Routine(QEIStructureTypeDef *QEI , JoystickStructureTypeDef *joy){
 8001108:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800110c:	b082      	sub	sp, #8
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	6039      	str	r1, [r7, #0]
	static uint64_t timestamp2 = 0;
	if(HAL_GetTick() >= timestamp2 && registerFrame[0x00].U16 == 18537) // BaseSytem  Heartbeat  200 ms
 8001114:	f004 f8c4 	bl	80052a0 <HAL_GetTick>
 8001118:	4603      	mov	r3, r0
 800111a:	2200      	movs	r2, #0
 800111c:	461c      	mov	r4, r3
 800111e:	4615      	mov	r5, r2
 8001120:	4b5b      	ldr	r3, [pc, #364]	; (8001290 <Routine+0x188>)
 8001122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001126:	4294      	cmp	r4, r2
 8001128:	eb75 0303 	sbcs.w	r3, r5, r3
 800112c:	f0c0 80aa 	bcc.w	8001284 <Routine+0x17c>
 8001130:	4b58      	ldr	r3, [pc, #352]	; (8001294 <Routine+0x18c>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	f644 0269 	movw	r2, #18537	; 0x4869
 8001138:	4293      	cmp	r3, r2
 800113a:	f040 80a3 	bne.w	8001284 <Routine+0x17c>
	{
	timestamp2 += 200;
 800113e:	4b54      	ldr	r3, [pc, #336]	; (8001290 <Routine+0x188>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	f112 08c8 	adds.w	r8, r2, #200	; 0xc8
 8001148:	f143 0900 	adc.w	r9, r3, #0
 800114c:	4b50      	ldr	r3, [pc, #320]	; (8001290 <Routine+0x188>)
 800114e:	e9c3 8900 	strd	r8, r9, [r3]

	//Check Lead
	if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)) registerFrame[0x04].U16 = 0b0010;
 8001152:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001156:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800115a:	f006 f9d5 	bl	8007508 <HAL_GPIO_ReadPin>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d103      	bne.n	800116c <Routine+0x64>
 8001164:	4b4b      	ldr	r3, [pc, #300]	; (8001294 <Routine+0x18c>)
 8001166:	2202      	movs	r2, #2
 8001168:	811a      	strh	r2, [r3, #8]
 800116a:	e00d      	b.n	8001188 <Routine+0x80>
	else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7)) registerFrame[0x04].U16 = 0b0001;
 800116c:	2180      	movs	r1, #128	; 0x80
 800116e:	484a      	ldr	r0, [pc, #296]	; (8001298 <Routine+0x190>)
 8001170:	f006 f9ca 	bl	8007508 <HAL_GPIO_ReadPin>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d103      	bne.n	8001182 <Routine+0x7a>
 800117a:	4b46      	ldr	r3, [pc, #280]	; (8001294 <Routine+0x18c>)
 800117c:	2201      	movs	r2, #1
 800117e:	811a      	strh	r2, [r3, #8]
 8001180:	e002      	b.n	8001188 <Routine+0x80>
	else registerFrame[0x04].U16 = 0b0000;
 8001182:	4b44      	ldr	r3, [pc, #272]	; (8001294 <Routine+0x18c>)
 8001184:	2200      	movs	r2, #0
 8001186:	811a      	strh	r2, [r3, #8]

	registerFrame[0x10].U16 = status.Z_Status; //Z-axis Moving Status
 8001188:	4b44      	ldr	r3, [pc, #272]	; (800129c <Routine+0x194>)
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	b29a      	uxth	r2, r3
 800118e:	4b41      	ldr	r3, [pc, #260]	; (8001294 <Routine+0x18c>)
 8001190:	841a      	strh	r2, [r3, #32]
	registerFrame[0x11].U16 = (int16_t)((QEI->LinearPosition - (int16_t)(QEI->HomePosition))  * 10); //Z-axis Actual Position = 19 *10
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80011b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011c0:	ee17 3a90 	vmov	r3, s15
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b32      	ldr	r3, [pc, #200]	; (8001294 <Routine+0x18c>)
 80011ca:	845a      	strh	r2, [r3, #34]	; 0x22
	registerFrame[0x12].U16 = (uint16_t)(fabs(KFoutput[1] * 10)); //Z-axis Actual Speed = 20
 80011cc:	4b34      	ldr	r3, [pc, #208]	; (80012a0 <Routine+0x198>)
 80011ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80011d2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80011d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011da:	eef0 7ae7 	vabs.f32	s15, s15
 80011de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011e2:	ee17 3a90 	vmov	r3, s15
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	4b2a      	ldr	r3, [pc, #168]	; (8001294 <Routine+0x18c>)
 80011ea:	849a      	strh	r2, [r3, #36]	; 0x24
	registerFrame[0x13].U16 = (uint16_t)(fabs(KFoutput[2] * 10)); //Z-axis Acceleration = 21
 80011ec:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <Routine+0x198>)
 80011ee:	edd3 7a02 	vldr	s15, [r3, #8]
 80011f2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80011f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011fa:	eef0 7ae7 	vabs.f32	s15, s15
 80011fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001202:	ee17 3a90 	vmov	r3, s15
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b22      	ldr	r3, [pc, #136]	; (8001294 <Routine+0x18c>)
 800120a:	84da      	strh	r2, [r3, #38]	; 0x26
	registerFrame[0x40].U16 = (int16_t)((joy->Xpos)*10); //X-axis Actual Position = 2
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	edd3 7a6c 	vldr	s15, [r3, #432]	; 0x1b0
 8001212:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001216:	ee67 7a87 	vmul.f32	s15, s15, s14
 800121a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800121e:	ee17 3a90 	vmov	r3, s15
 8001222:	b21b      	sxth	r3, r3
 8001224:	b29a      	uxth	r2, r3
 8001226:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <Routine+0x18c>)
 8001228:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

		if(registerFrame[0x02].U16 == 0b0000)
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <Routine+0x18c>)
 800122e:	889b      	ldrh	r3, [r3, #4]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d108      	bne.n	8001246 <Routine+0x13e>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	2120      	movs	r1, #32
 8001238:	4817      	ldr	r0, [pc, #92]	; (8001298 <Routine+0x190>)
 800123a:	f006 f97d 	bl	8007538 <HAL_GPIO_WritePin>
			status.VacuumState = 0; //Off
 800123e:	4b17      	ldr	r3, [pc, #92]	; (800129c <Routine+0x194>)
 8001240:	2200      	movs	r2, #0
 8001242:	805a      	strh	r2, [r3, #2]
 8001244:	e00b      	b.n	800125e <Routine+0x156>
		}
		else if(registerFrame[0x02].U16 == 0b0001)
 8001246:	4b13      	ldr	r3, [pc, #76]	; (8001294 <Routine+0x18c>)
 8001248:	889b      	ldrh	r3, [r3, #4]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d107      	bne.n	800125e <Routine+0x156>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 800124e:	2201      	movs	r2, #1
 8001250:	2120      	movs	r1, #32
 8001252:	4811      	ldr	r0, [pc, #68]	; (8001298 <Routine+0x190>)
 8001254:	f006 f970 	bl	8007538 <HAL_GPIO_WritePin>
			status.VacuumState = 1;
 8001258:	4b10      	ldr	r3, [pc, #64]	; (800129c <Routine+0x194>)
 800125a:	2201      	movs	r2, #1
 800125c:	805a      	strh	r2, [r3, #2]
		}

		if(registerFrame[0x03].U16 == 0b0000)
 800125e:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <Routine+0x18c>)
 8001260:	88db      	ldrh	r3, [r3, #6]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d105      	bne.n	8001272 <Routine+0x16a>
		{
			SolenoidPull();
 8001266:	f002 fb5f 	bl	8003928 <SolenoidPull>
			status.GripperState = 0; //Backward
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <Routine+0x194>)
 800126c:	2200      	movs	r2, #0
 800126e:	809a      	strh	r2, [r3, #4]
		{
			SolenoidPush();
			status.GripperState = 1; //Forward
		}
	}
}
 8001270:	e008      	b.n	8001284 <Routine+0x17c>
		else if(registerFrame[0x03].U16 == 0b0001)
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <Routine+0x18c>)
 8001274:	88db      	ldrh	r3, [r3, #6]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d104      	bne.n	8001284 <Routine+0x17c>
			SolenoidPush();
 800127a:	f002 fb2d 	bl	80038d8 <SolenoidPush>
			status.GripperState = 1; //Forward
 800127e:	4b07      	ldr	r3, [pc, #28]	; (800129c <Routine+0x194>)
 8001280:	2201      	movs	r2, #1
 8001282:	809a      	strh	r2, [r3, #4]
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800128e:	bf00      	nop
 8001290:	200002f8 	.word	0x200002f8
 8001294:	2000114c 	.word	0x2000114c
 8001298:	48000800 	.word	0x48000800
 800129c:	200012dc 	.word	0x200012dc
 80012a0:	20001380 	.word	0x20001380

080012a4 <GetGoalPoint>:
		status.Z_Status = 0; // z-axis reset BaseSystem status
		registerFrame[0x10].U16 = status.Z_Status;
		}

}
void GetGoalPoint(){
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
	//if(registerFrame[0x01].U16 == 8){ // if run point mode
		Value.GoalPoint = (registerFrame[0x30].U16)/10 ; //Get Goal point from BaseSytem(Point Mode) that we pick/write After pressing Run Button
 80012a8:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <GetGoalPoint+0x24>)
 80012aa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80012ae:	4a07      	ldr	r2, [pc, #28]	; (80012cc <GetGoalPoint+0x28>)
 80012b0:	fba2 2303 	umull	r2, r3, r2, r3
 80012b4:	08db      	lsrs	r3, r3, #3
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <GetGoalPoint+0x2c>)
 80012ba:	801a      	strh	r2, [r3, #0]
		 // BaseSytem *10 10 
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	2000114c 	.word	0x2000114c
 80012cc:	cccccccd 	.word	0xcccccccd
 80012d0:	200012f4 	.word	0x200012f4

080012d4 <GetPick_PlaceOrder>:
		registerFrame[0x10].U16 = status.Z_Status; // reset z-axis moving state after finish homing
		}
	}
}

void GetPick_PlaceOrder(JoystickStructureTypeDef *joy){
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	if(registerFrame[0x01].U16 == 4){ // after pressing run button on Jogmode (before running)
 80012dc:	4ba8      	ldr	r3, [pc, #672]	; (8001580 <GetPick_PlaceOrder+0x2ac>)
 80012de:	885b      	ldrh	r3, [r3, #2]
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	f040 81cc 	bne.w	800167e <GetPick_PlaceOrder+0x3aa>
		Value.PickOrder = registerFrame[0x21].U16 ; //  Pick from BaseSystem
 80012e6:	4ba6      	ldr	r3, [pc, #664]	; (8001580 <GetPick_PlaceOrder+0x2ac>)
 80012e8:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80012ec:	4ba5      	ldr	r3, [pc, #660]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80012ee:	805a      	strh	r2, [r3, #2]
		Value.PlaceOrder = registerFrame[0x22].U16 ;//  Place from BaseSystem
 80012f0:	4ba3      	ldr	r3, [pc, #652]	; (8001580 <GetPick_PlaceOrder+0x2ac>)
 80012f2:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80012f6:	4ba3      	ldr	r3, [pc, #652]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80012f8:	809a      	strh	r2, [r3, #4]

		Value.Pick[0] = Value.PickOrder / 10000;                     // Most significant digit (ten-thousands place)
 80012fa:	4ba2      	ldr	r3, [pc, #648]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80012fc:	885b      	ldrh	r3, [r3, #2]
 80012fe:	4aa2      	ldr	r2, [pc, #648]	; (8001588 <GetPick_PlaceOrder+0x2b4>)
 8001300:	fba2 2303 	umull	r2, r3, r2, r3
 8001304:	0b5b      	lsrs	r3, r3, #13
 8001306:	b29a      	uxth	r2, r3
 8001308:	4b9e      	ldr	r3, [pc, #632]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800130a:	80da      	strh	r2, [r3, #6]
		Value.Pick[1] = (Value.PickOrder % 10000) / 1000;            // Thousands place
 800130c:	4b9d      	ldr	r3, [pc, #628]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800130e:	885b      	ldrh	r3, [r3, #2]
 8001310:	4a9d      	ldr	r2, [pc, #628]	; (8001588 <GetPick_PlaceOrder+0x2b4>)
 8001312:	fba2 1203 	umull	r1, r2, r2, r3
 8001316:	0b52      	lsrs	r2, r2, #13
 8001318:	f242 7110 	movw	r1, #10000	; 0x2710
 800131c:	fb01 f202 	mul.w	r2, r1, r2
 8001320:	1a9b      	subs	r3, r3, r2
 8001322:	b29b      	uxth	r3, r3
 8001324:	4a99      	ldr	r2, [pc, #612]	; (800158c <GetPick_PlaceOrder+0x2b8>)
 8001326:	fba2 2303 	umull	r2, r3, r2, r3
 800132a:	099b      	lsrs	r3, r3, #6
 800132c:	b29a      	uxth	r2, r3
 800132e:	4b95      	ldr	r3, [pc, #596]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001330:	811a      	strh	r2, [r3, #8]
		Value.Pick[2] = (Value.PickOrder % 1000) / 100;              // Hundreds place
 8001332:	4b94      	ldr	r3, [pc, #592]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001334:	885b      	ldrh	r3, [r3, #2]
 8001336:	4a95      	ldr	r2, [pc, #596]	; (800158c <GetPick_PlaceOrder+0x2b8>)
 8001338:	fba2 1203 	umull	r1, r2, r2, r3
 800133c:	0992      	lsrs	r2, r2, #6
 800133e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001342:	fb01 f202 	mul.w	r2, r1, r2
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	b29b      	uxth	r3, r3
 800134a:	4a91      	ldr	r2, [pc, #580]	; (8001590 <GetPick_PlaceOrder+0x2bc>)
 800134c:	fba2 2303 	umull	r2, r3, r2, r3
 8001350:	095b      	lsrs	r3, r3, #5
 8001352:	b29a      	uxth	r2, r3
 8001354:	4b8b      	ldr	r3, [pc, #556]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001356:	815a      	strh	r2, [r3, #10]
		Value.Pick[3] = (Value.PickOrder % 100) / 10;                // Tens place
 8001358:	4b8a      	ldr	r3, [pc, #552]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800135a:	885b      	ldrh	r3, [r3, #2]
 800135c:	4a8c      	ldr	r2, [pc, #560]	; (8001590 <GetPick_PlaceOrder+0x2bc>)
 800135e:	fba2 1203 	umull	r1, r2, r2, r3
 8001362:	0952      	lsrs	r2, r2, #5
 8001364:	2164      	movs	r1, #100	; 0x64
 8001366:	fb01 f202 	mul.w	r2, r1, r2
 800136a:	1a9b      	subs	r3, r3, r2
 800136c:	b29b      	uxth	r3, r3
 800136e:	4a89      	ldr	r2, [pc, #548]	; (8001594 <GetPick_PlaceOrder+0x2c0>)
 8001370:	fba2 2303 	umull	r2, r3, r2, r3
 8001374:	08db      	lsrs	r3, r3, #3
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b82      	ldr	r3, [pc, #520]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800137a:	819a      	strh	r2, [r3, #12]
		Value.Pick[4] = Value.PickOrder % 10;
 800137c:	4b81      	ldr	r3, [pc, #516]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800137e:	885a      	ldrh	r2, [r3, #2]
 8001380:	4b84      	ldr	r3, [pc, #528]	; (8001594 <GetPick_PlaceOrder+0x2c0>)
 8001382:	fba3 1302 	umull	r1, r3, r3, r2
 8001386:	08d9      	lsrs	r1, r3, #3
 8001388:	460b      	mov	r3, r1
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	440b      	add	r3, r1
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	b29a      	uxth	r2, r3
 8001394:	4b7b      	ldr	r3, [pc, #492]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001396:	81da      	strh	r2, [r3, #14]

		Value.Place[0] = Value.PlaceOrder / 10000;                     // Most significant digit (ten-thousands place)
 8001398:	4b7a      	ldr	r3, [pc, #488]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800139a:	889b      	ldrh	r3, [r3, #4]
 800139c:	4a7a      	ldr	r2, [pc, #488]	; (8001588 <GetPick_PlaceOrder+0x2b4>)
 800139e:	fba2 2303 	umull	r2, r3, r2, r3
 80013a2:	0b5b      	lsrs	r3, r3, #13
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	4b77      	ldr	r3, [pc, #476]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80013a8:	821a      	strh	r2, [r3, #16]
		Value.Place[1] = (Value.PlaceOrder % 10000) / 1000;            // Thousands place
 80013aa:	4b76      	ldr	r3, [pc, #472]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80013ac:	889b      	ldrh	r3, [r3, #4]
 80013ae:	4a76      	ldr	r2, [pc, #472]	; (8001588 <GetPick_PlaceOrder+0x2b4>)
 80013b0:	fba2 1203 	umull	r1, r2, r2, r3
 80013b4:	0b52      	lsrs	r2, r2, #13
 80013b6:	f242 7110 	movw	r1, #10000	; 0x2710
 80013ba:	fb01 f202 	mul.w	r2, r1, r2
 80013be:	1a9b      	subs	r3, r3, r2
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	4a72      	ldr	r2, [pc, #456]	; (800158c <GetPick_PlaceOrder+0x2b8>)
 80013c4:	fba2 2303 	umull	r2, r3, r2, r3
 80013c8:	099b      	lsrs	r3, r3, #6
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	4b6d      	ldr	r3, [pc, #436]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80013ce:	825a      	strh	r2, [r3, #18]
		Value.Place[2] = (Value.PlaceOrder % 1000) / 100;              // Hundreds place
 80013d0:	4b6c      	ldr	r3, [pc, #432]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80013d2:	889b      	ldrh	r3, [r3, #4]
 80013d4:	4a6d      	ldr	r2, [pc, #436]	; (800158c <GetPick_PlaceOrder+0x2b8>)
 80013d6:	fba2 1203 	umull	r1, r2, r2, r3
 80013da:	0992      	lsrs	r2, r2, #6
 80013dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013e0:	fb01 f202 	mul.w	r2, r1, r2
 80013e4:	1a9b      	subs	r3, r3, r2
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4a69      	ldr	r2, [pc, #420]	; (8001590 <GetPick_PlaceOrder+0x2bc>)
 80013ea:	fba2 2303 	umull	r2, r3, r2, r3
 80013ee:	095b      	lsrs	r3, r3, #5
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	4b64      	ldr	r3, [pc, #400]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80013f4:	829a      	strh	r2, [r3, #20]
		Value.Place[3] = (Value.PlaceOrder % 100) / 10;                // Tens place
 80013f6:	4b63      	ldr	r3, [pc, #396]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80013f8:	889b      	ldrh	r3, [r3, #4]
 80013fa:	4a65      	ldr	r2, [pc, #404]	; (8001590 <GetPick_PlaceOrder+0x2bc>)
 80013fc:	fba2 1203 	umull	r1, r2, r2, r3
 8001400:	0952      	lsrs	r2, r2, #5
 8001402:	2164      	movs	r1, #100	; 0x64
 8001404:	fb01 f202 	mul.w	r2, r1, r2
 8001408:	1a9b      	subs	r3, r3, r2
 800140a:	b29b      	uxth	r3, r3
 800140c:	4a61      	ldr	r2, [pc, #388]	; (8001594 <GetPick_PlaceOrder+0x2c0>)
 800140e:	fba2 2303 	umull	r2, r3, r2, r3
 8001412:	08db      	lsrs	r3, r3, #3
 8001414:	b29a      	uxth	r2, r3
 8001416:	4b5b      	ldr	r3, [pc, #364]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001418:	82da      	strh	r2, [r3, #22]
		Value.Place[4] = Value.PlaceOrder % 10;
 800141a:	4b5a      	ldr	r3, [pc, #360]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800141c:	889a      	ldrh	r2, [r3, #4]
 800141e:	4b5d      	ldr	r3, [pc, #372]	; (8001594 <GetPick_PlaceOrder+0x2c0>)
 8001420:	fba3 1302 	umull	r1, r3, r3, r2
 8001424:	08d9      	lsrs	r1, r3, #3
 8001426:	460b      	mov	r3, r1
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	440b      	add	r3, r1
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	b29a      	uxth	r2, r3
 8001432:	4b54      	ldr	r3, [pc, #336]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001434:	831a      	strh	r2, [r3, #24]

		Value.PointPosition[0] = joy->PointPosition[0];
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800143c:	4a51      	ldr	r2, [pc, #324]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800143e:	61d3      	str	r3, [r2, #28]
		Value.PointPosition[1] = joy->PointPosition[1];
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001446:	4a4f      	ldr	r2, [pc, #316]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001448:	6213      	str	r3, [r2, #32]
		Value.PointPosition[2] = joy->PointPosition[2];
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001450:	4a4c      	ldr	r2, [pc, #304]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001452:	6253      	str	r3, [r2, #36]	; 0x24
		Value.PointPosition[3] = joy->PointPosition[3];
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 800145a:	4a4a      	ldr	r2, [pc, #296]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800145c:	6293      	str	r3, [r2, #40]	; 0x28
		Value.PointPosition[4] = joy->PointPosition[4];
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 8001464:	4a47      	ldr	r2, [pc, #284]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001466:	62d3      	str	r3, [r2, #44]	; 0x2c

		Value.TargetPoint[0]	=	Value.Pick[0];
 8001468:	4b46      	ldr	r3, [pc, #280]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800146a:	88db      	ldrh	r3, [r3, #6]
 800146c:	ee07 3a90 	vmov	s15, r3
 8001470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001474:	4b43      	ldr	r3, [pc, #268]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001476:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		Value.TargetPoint[1]	=	Value.Place[0];
 800147a:	4b42      	ldr	r3, [pc, #264]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800147c:	8a1b      	ldrh	r3, [r3, #16]
 800147e:	ee07 3a90 	vmov	s15, r3
 8001482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001486:	4b3f      	ldr	r3, [pc, #252]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001488:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		Value.TargetPoint[2]	=	Value.Pick[1];
 800148c:	4b3d      	ldr	r3, [pc, #244]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800148e:	891b      	ldrh	r3, [r3, #8]
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001498:	4b3a      	ldr	r3, [pc, #232]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800149a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		Value.TargetPoint[3]	=	Value.Place[1];
 800149e:	4b39      	ldr	r3, [pc, #228]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014a0:	8a5b      	ldrh	r3, [r3, #18]
 80014a2:	ee07 3a90 	vmov	s15, r3
 80014a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014aa:	4b36      	ldr	r3, [pc, #216]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014ac:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		Value.TargetPoint[4]	=	Value.Pick[2];
 80014b0:	4b34      	ldr	r3, [pc, #208]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014b2:	895b      	ldrh	r3, [r3, #10]
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014bc:	4b31      	ldr	r3, [pc, #196]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014be:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		Value.TargetPoint[5]	=	Value.Place[2];
 80014c2:	4b30      	ldr	r3, [pc, #192]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014c4:	8a9b      	ldrh	r3, [r3, #20]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ce:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014d0:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		Value.TargetPoint[6]	=	Value.Pick[3];
 80014d4:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014d6:	899b      	ldrh	r3, [r3, #12]
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e0:	4b28      	ldr	r3, [pc, #160]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014e2:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		Value.TargetPoint[7]	=	Value.Place[3];
 80014e6:	4b27      	ldr	r3, [pc, #156]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014e8:	8adb      	ldrh	r3, [r3, #22]
 80014ea:	ee07 3a90 	vmov	s15, r3
 80014ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014f2:	4b24      	ldr	r3, [pc, #144]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014f4:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		Value.TargetPoint[8]	=	Value.Pick[4];
 80014f8:	4b22      	ldr	r3, [pc, #136]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 80014fa:	89db      	ldrh	r3, [r3, #14]
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001504:	4b1f      	ldr	r3, [pc, #124]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001506:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		Value.TargetPoint[9]	=	Value.Place[4];
 800150a:	4b1e      	ldr	r3, [pc, #120]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800150c:	8b1b      	ldrh	r3, [r3, #24]
 800150e:	ee07 3a90 	vmov	s15, r3
 8001512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001516:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001518:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

		for(int i = 0; i < 10; i++)
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	e081      	b.n	8001626 <GetPick_PlaceOrder+0x352>
		{
			if(Value.TargetPoint[i] == 1) Value.TargetPosition[i] = Value.PointPosition[0];
 8001522:	4a18      	ldr	r2, [pc, #96]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	330c      	adds	r3, #12
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	edd3 7a00 	vldr	s15, [r3]
 8001530:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001534:	eef4 7a47 	vcmp.f32	s15, s14
 8001538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153c:	d108      	bne.n	8001550 <GetPick_PlaceOrder+0x27c>
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001540:	69da      	ldr	r2, [r3, #28]
 8001542:	4910      	ldr	r1, [pc, #64]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	3316      	adds	r3, #22
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	440b      	add	r3, r1
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	e067      	b.n	8001620 <GetPick_PlaceOrder+0x34c>
			else if(Value.TargetPoint[i] == 2) Value.TargetPosition[i] = Value.PointPosition[1];
 8001550:	4a0c      	ldr	r2, [pc, #48]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	330c      	adds	r3, #12
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	edd3 7a00 	vldr	s15, [r3]
 800155e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001562:	eef4 7a47 	vcmp.f32	s15, s14
 8001566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156a:	d115      	bne.n	8001598 <GetPick_PlaceOrder+0x2c4>
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 800156e:	6a1a      	ldr	r2, [r3, #32]
 8001570:	4904      	ldr	r1, [pc, #16]	; (8001584 <GetPick_PlaceOrder+0x2b0>)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	3316      	adds	r3, #22
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	e050      	b.n	8001620 <GetPick_PlaceOrder+0x34c>
 800157e:	bf00      	nop
 8001580:	2000114c 	.word	0x2000114c
 8001584:	200012f4 	.word	0x200012f4
 8001588:	d1b71759 	.word	0xd1b71759
 800158c:	10624dd3 	.word	0x10624dd3
 8001590:	51eb851f 	.word	0x51eb851f
 8001594:	cccccccd 	.word	0xcccccccd
			else if(Value.TargetPoint[i] == 3) Value.TargetPosition[i] = Value.PointPosition[2];
 8001598:	4a3c      	ldr	r2, [pc, #240]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	330c      	adds	r3, #12
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4413      	add	r3, r2
 80015a2:	edd3 7a00 	vldr	s15, [r3]
 80015a6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80015aa:	eef4 7a47 	vcmp.f32	s15, s14
 80015ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b2:	d108      	bne.n	80015c6 <GetPick_PlaceOrder+0x2f2>
 80015b4:	4b35      	ldr	r3, [pc, #212]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 80015b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015b8:	4934      	ldr	r1, [pc, #208]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	3316      	adds	r3, #22
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	440b      	add	r3, r1
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	e02c      	b.n	8001620 <GetPick_PlaceOrder+0x34c>
			else if(Value.TargetPoint[i] == 4) Value.TargetPosition[i] = Value.PointPosition[3];
 80015c6:	4a31      	ldr	r2, [pc, #196]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	330c      	adds	r3, #12
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	edd3 7a00 	vldr	s15, [r3]
 80015d4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80015d8:	eef4 7a47 	vcmp.f32	s15, s14
 80015dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e0:	d108      	bne.n	80015f4 <GetPick_PlaceOrder+0x320>
 80015e2:	4b2a      	ldr	r3, [pc, #168]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 80015e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015e6:	4929      	ldr	r1, [pc, #164]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	3316      	adds	r3, #22
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	440b      	add	r3, r1
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	e015      	b.n	8001620 <GetPick_PlaceOrder+0x34c>
			else if(Value.TargetPoint[i] == 5) Value.TargetPosition[i] = Value.PointPosition[4];
 80015f4:	4a25      	ldr	r2, [pc, #148]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	330c      	adds	r3, #12
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	edd3 7a00 	vldr	s15, [r3]
 8001602:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001606:	eef4 7a47 	vcmp.f32	s15, s14
 800160a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160e:	d107      	bne.n	8001620 <GetPick_PlaceOrder+0x34c>
 8001610:	4b1e      	ldr	r3, [pc, #120]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 8001612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001614:	491d      	ldr	r1, [pc, #116]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3316      	adds	r3, #22
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	440b      	add	r3, r1
 800161e:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < 10; i++)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	3301      	adds	r3, #1
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2b09      	cmp	r3, #9
 800162a:	f77f af7a 	ble.w	8001522 <GetPick_PlaceOrder+0x24e>
		}
		for(int i = 0; i < 10; i++)
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	e021      	b.n	8001678 <GetPick_PlaceOrder+0x3a4>
		{
			static float tempPos = 0;
			if(i%2 == 1)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	2b00      	cmp	r3, #0
 8001638:	f003 0301 	and.w	r3, r3, #1
 800163c:	bfb8      	it	lt
 800163e:	425b      	neglt	r3, r3
 8001640:	2b01      	cmp	r3, #1
 8001642:	d116      	bne.n	8001672 <GetPick_PlaceOrder+0x39e>
			{
				tempPos = Value.TargetPosition[i];
 8001644:	4a11      	ldr	r2, [pc, #68]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	3316      	adds	r3, #22
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a0f      	ldr	r2, [pc, #60]	; (8001690 <GetPick_PlaceOrder+0x3bc>)
 8001652:	6013      	str	r3, [r2, #0]
				Value.TargetPosition[i] = tempPos+safePush;
 8001654:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <GetPick_PlaceOrder+0x3bc>)
 8001656:	ed93 7a00 	vldr	s14, [r3]
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <GetPick_PlaceOrder+0x3c0>)
 800165c:	edd3 7a00 	vldr	s15, [r3]
 8001660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001664:	4a09      	ldr	r2, [pc, #36]	; (800168c <GetPick_PlaceOrder+0x3b8>)
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	3316      	adds	r3, #22
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0; i < 10; i++)
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	3301      	adds	r3, #1
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	2b09      	cmp	r3, #9
 800167c:	ddda      	ble.n	8001634 <GetPick_PlaceOrder+0x360>
			}
		}
	}
		// ex.UI Pick  1-5  Pick  12345
}
 800167e:	bf00      	nop
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	200012f4 	.word	0x200012f4
 8001690:	20000300 	.word	0x20000300
 8001694:	20000000 	.word	0x20000000

08001698 <PIDController_Init>:
uint32_t Saturation = 1000;
extern TIM_HandleTypeDef htim4;
float tolerance = 0.005;

void PIDController_Init(PIDStructureTypeDef* PID,float FWKp ,float FWKi , float FWKd, float BWKp ,float BWKi , float BWKd)	// Initialize PID Variable
{
 8001698:	b480      	push	{r7}
 800169a:	b089      	sub	sp, #36	; 0x24
 800169c:	af00      	add	r7, sp, #0
 800169e:	61f8      	str	r0, [r7, #28]
 80016a0:	ed87 0a06 	vstr	s0, [r7, #24]
 80016a4:	edc7 0a05 	vstr	s1, [r7, #20]
 80016a8:	ed87 1a04 	vstr	s2, [r7, #16]
 80016ac:	edc7 1a03 	vstr	s3, [r7, #12]
 80016b0:	ed87 2a02 	vstr	s4, [r7, #8]
 80016b4:	edc7 2a01 	vstr	s5, [r7, #4]
	PID->FWKp = FWKp;
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	601a      	str	r2, [r3, #0]
	PID->FWKi = FWKi;
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	605a      	str	r2, [r3, #4]
	PID->FWKd = FWKd;
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	609a      	str	r2, [r3, #8]

	PID->BWKp = BWKp;
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	60da      	str	r2, [r3, #12]
	PID->BWKi = BWKi;
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	611a      	str	r2, [r3, #16]
	PID->BWKd = BWKd;
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	615a      	str	r2, [r3, #20]


	PID->Error[0] = 0;
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	f04f 0200 	mov.w	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
	PID->Error[1] = 0;
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	61da      	str	r2, [r3, #28]
	PID->Error[2] = 0;
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	621a      	str	r2, [r3, #32]
	PID->Command = 0;
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	625a      	str	r2, [r3, #36]	; 0x24
	PID->Command_1 = 0;
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001704:	bf00      	nop
 8001706:	3724      	adds	r7, #36	; 0x24
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <Motor_Control>:

void Motor_Control(int32_t cmd)
{
 8001710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
	if(cmd > 0) HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	dd05      	ble.n	800172a <Motor_Control+0x1a>
 800171e:	2201      	movs	r2, #1
 8001720:	2110      	movs	r1, #16
 8001722:	4810      	ldr	r0, [pc, #64]	; (8001764 <Motor_Control+0x54>)
 8001724:	f005 ff08 	bl	8007538 <HAL_GPIO_WritePin>
 8001728:	e007      	b.n	800173a <Motor_Control+0x2a>
	else if (cmd < 0)  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	da04      	bge.n	800173a <Motor_Control+0x2a>
 8001730:	2200      	movs	r2, #0
 8001732:	2110      	movs	r1, #16
 8001734:	480b      	ldr	r0, [pc, #44]	; (8001764 <Motor_Control+0x54>)
 8001736:	f005 feff 	bl	8007538 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,fabs(cmd));
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7fe febe 	bl	80004bc <__aeabi_i2d>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4614      	mov	r4, r2
 8001746:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800174a:	4b07      	ldr	r3, [pc, #28]	; (8001768 <Motor_Control+0x58>)
 800174c:	681e      	ldr	r6, [r3, #0]
 800174e:	4620      	mov	r0, r4
 8001750:	4629      	mov	r1, r5
 8001752:	f7ff f9b7 	bl	8000ac4 <__aeabi_d2uiz>
 8001756:	4603      	mov	r3, r0
 8001758:	63b3      	str	r3, [r6, #56]	; 0x38
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001762:	bf00      	nop
 8001764:	48000800 	.word	0x48000800
 8001768:	200005f8 	.word	0x200005f8

0800176c <PIDControllerPosition_Command>:


void PIDControllerPosition_Command(PIDStructureTypeDef* PID,QEIStructureTypeDef* Feedback,float setpoint)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	ed87 0a01 	vstr	s0, [r7, #4]
	PID->Error[0] = setpoint - Feedback->LinearPosition;
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001780:	ed97 7a01 	vldr	s14, [r7, #4]
 8001784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	edc3 7a06 	vstr	s15, [r3, #24]
	/* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]*/

	if (fabs(PID->Error[0]) > tolerance)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	edd3 7a06 	vldr	s15, [r3, #24]
 8001794:	eeb0 7ae7 	vabs.f32	s14, s15
 8001798:	4b5a      	ldr	r3, [pc, #360]	; (8001904 <PIDControllerPosition_Command+0x198>)
 800179a:	edd3 7a00 	vldr	s15, [r3]
 800179e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	dd7b      	ble.n	80018a0 <PIDControllerPosition_Command+0x134>
	{
		if (PID->Error[0] >= 0)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80017ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b6:	db35      	blt.n	8001824 <PIDControllerPosition_Command+0xb8>
		 {
			PID->Command = PID->Command_1 +
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
					((PID->FWKp + PID->FWKi + PID->FWKd)*PID->Error[0])
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	edd3 6a00 	vldr	s13, [r3]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80017ca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80017d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	edd3 7a06 	vldr	s15, [r3, #24]
 80017de:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID->Command = PID->Command_1 +
 80017e2:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((PID->FWKp+(2*PID->FWKd))*PID->Error[1])
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	edd3 6a00 	vldr	s13, [r3]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	edd3 7a02 	vldr	s15, [r3, #8]
 80017f2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80017f6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	edd3 7a07 	vldr	s15, [r3, #28]
 8001800:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001804:	ee37 7a67 	vsub.f32	s14, s14, s15
					+ (PID->FWKd*PID->Error[2]);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	edd3 6a02 	vldr	s13, [r3, #8]
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	edd3 7a08 	vldr	s15, [r3, #32]
 8001814:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001818:	ee77 7a27 	vadd.f32	s15, s14, s15
			PID->Command = PID->Command_1 +
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 8001822:	e041      	b.n	80018a8 <PIDControllerPosition_Command+0x13c>
		 }
		else if (PID->Error[0] < 0)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	edd3 7a06 	vldr	s15, [r3, #24]
 800182a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001832:	d539      	bpl.n	80018a8 <PIDControllerPosition_Command+0x13c>
		{
			PID->Command = PID->Command_1 +
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
					((PID->BWKp + PID->BWKi + PID->BWKd)*PID->Error[0])
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	edd3 7a04 	vldr	s15, [r3, #16]
 8001846:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001850:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	edd3 7a06 	vldr	s15, [r3, #24]
 800185a:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID->Command = PID->Command_1 +
 800185e:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((PID->BWKp+(2*PID->BWKd))*PID->Error[1])
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	edd3 6a03 	vldr	s13, [r3, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	edd3 7a05 	vldr	s15, [r3, #20]
 800186e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001872:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	edd3 7a07 	vldr	s15, [r3, #28]
 800187c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001880:	ee37 7a67 	vsub.f32	s14, s14, s15
					+ (PID->BWKd*PID->Error[2]);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	edd3 6a05 	vldr	s13, [r3, #20]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001890:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001894:	ee77 7a27 	vadd.f32	s15, s14, s15
			PID->Command = PID->Command_1 +
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 800189e:	e003      	b.n	80018a8 <PIDControllerPosition_Command+0x13c>
		}
	}
	else PID->Command = 0;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	625a      	str	r2, [r3, #36]	; 0x24

	if(PID->Command >= 550) PID->Command = 550;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80018ae:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001908 <PIDControllerPosition_Command+0x19c>
 80018b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	db03      	blt.n	80018c4 <PIDControllerPosition_Command+0x158>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4a13      	ldr	r2, [pc, #76]	; (800190c <PIDControllerPosition_Command+0x1a0>)
 80018c0:	625a      	str	r2, [r3, #36]	; 0x24
 80018c2:	e00c      	b.n	80018de <PIDControllerPosition_Command+0x172>
	else if (PID->Command <= -550) PID->Command = -550;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80018ca:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001910 <PIDControllerPosition_Command+0x1a4>
 80018ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d6:	d802      	bhi.n	80018de <PIDControllerPosition_Command+0x172>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	4a0e      	ldr	r2, [pc, #56]	; (8001914 <PIDControllerPosition_Command+0x1a8>)
 80018dc:	625a      	str	r2, [r3, #36]	; 0x24
	// Implement PID Velocity Form Algorithm

	/* Update Variable */
	PID->Command_1 = PID->Command;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	629a      	str	r2, [r3, #40]	; 0x28
	PID->Error[2] = PID->Error[1];
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	69da      	ldr	r2, [r3, #28]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	621a      	str	r2, [r3, #32]
	PID->Error[1] = PID->Error[0];
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	699a      	ldr	r2, [r3, #24]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	61da      	str	r2, [r3, #28]
}
 80018f6:	bf00      	nop
 80018f8:	3714      	adds	r7, #20
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	20000004 	.word	0x20000004
 8001908:	44098000 	.word	0x44098000
 800190c:	44098000 	.word	0x44098000
 8001910:	c4098000 	.word	0xc4098000
 8001914:	c4098000 	.word	0xc4098000

08001918 <PIDControllerVelocity_Command>:

void PIDControllerVelocity_Command(PIDStructureTypeDef* PID,QEIStructureTypeDef* Feedback,float setpoint)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	ed87 0a01 	vstr	s0, [r7, #4]
	PID->Error[0] = setpoint - Feedback->LinearVelocity;
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800192c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001930:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	edc3 7a06 	vstr	s15, [r3, #24]
	/* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2] */

//    if (!((controller->u >= controller->u_max && ek > 0) || (controller->u <= -controller->u_max && ek < 0)))


		if (PID->Error[0] >= 0)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001940:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001948:	db35      	blt.n	80019b6 <PIDControllerVelocity_Command+0x9e>
		 {
			PID->Command = PID->Command_1 +
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
					((PID->FWKp + PID->FWKi + PID->FWKd)*PID->Error[0])
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	edd3 6a00 	vldr	s13, [r3]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	edd3 7a01 	vldr	s15, [r3, #4]
 800195c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	edd3 7a02 	vldr	s15, [r3, #8]
 8001966:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001970:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID->Command = PID->Command_1 +
 8001974:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((PID->FWKp+(2*PID->FWKd))*PID->Error[1])
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	edd3 6a00 	vldr	s13, [r3]
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	edd3 7a02 	vldr	s15, [r3, #8]
 8001984:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001988:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001992:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001996:	ee37 7a67 	vsub.f32	s14, s14, s15
					+ (PID->FWKd*PID->Error[2]);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	edd3 6a02 	vldr	s13, [r3, #8]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	edd3 7a08 	vldr	s15, [r3, #32]
 80019a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019aa:	ee77 7a27 	vadd.f32	s15, s14, s15
			PID->Command = PID->Command_1 +
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 80019b4:	e03c      	b.n	8001a30 <PIDControllerVelocity_Command+0x118>
		 }
		else if (PID->Error[0] < 0)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	edd3 7a06 	vldr	s15, [r3, #24]
 80019bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c4:	d534      	bpl.n	8001a30 <PIDControllerVelocity_Command+0x118>
		{
			PID->Command = PID->Command_1 +
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
					((PID->BWKp + PID->BWKi + PID->BWKd)*PID->Error[0])
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	edd3 6a03 	vldr	s13, [r3, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	edd3 7a04 	vldr	s15, [r3, #16]
 80019d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	edd3 7a05 	vldr	s15, [r3, #20]
 80019e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	edd3 7a06 	vldr	s15, [r3, #24]
 80019ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID->Command = PID->Command_1 +
 80019f0:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((PID->BWKp+(2*PID->BWKd))*PID->Error[1])
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	edd3 6a03 	vldr	s13, [r3, #12]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a00:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a04:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	edd3 7a07 	vldr	s15, [r3, #28]
 8001a0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a12:	ee37 7a67 	vsub.f32	s14, s14, s15
					+ (PID->BWKd*PID->Error[2]);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	edd3 6a05 	vldr	s13, [r3, #20]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001a22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a26:	ee77 7a27 	vadd.f32	s15, s14, s15
			PID->Command = PID->Command_1 +
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		}


	// Implement PID Velocity Form Algorithm

	if(PID->Command >= 1000) PID->Command = 1000;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001a36:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001a8c <PIDControllerVelocity_Command+0x174>
 8001a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a42:	db03      	blt.n	8001a4c <PIDControllerVelocity_Command+0x134>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4a12      	ldr	r2, [pc, #72]	; (8001a90 <PIDControllerVelocity_Command+0x178>)
 8001a48:	625a      	str	r2, [r3, #36]	; 0x24
 8001a4a:	e00c      	b.n	8001a66 <PIDControllerVelocity_Command+0x14e>
	else if (PID->Command <= -1000) PID->Command = -1000;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001a52:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001a94 <PIDControllerVelocity_Command+0x17c>
 8001a56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5e:	d802      	bhi.n	8001a66 <PIDControllerVelocity_Command+0x14e>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4a0d      	ldr	r2, [pc, #52]	; (8001a98 <PIDControllerVelocity_Command+0x180>)
 8001a64:	625a      	str	r2, [r3, #36]	; 0x24

	/* Update Variable */
	PID->Command_1 = PID->Command;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	629a      	str	r2, [r3, #40]	; 0x28
	PID->Error[2] = PID->Error[1];
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	69da      	ldr	r2, [r3, #28]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	621a      	str	r2, [r3, #32]
	PID->Error[1] = PID->Error[0];
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	699a      	ldr	r2, [r3, #24]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	61da      	str	r2, [r3, #28]
}
 8001a7e:	bf00      	nop
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	447a0000 	.word	0x447a0000
 8001a90:	447a0000 	.word	0x447a0000
 8001a94:	c47a0000 	.word	0xc47a0000
 8001a98:	c47a0000 	.word	0xc47a0000

08001a9c <PIDControllerCascade_Command2>:
	PIDControllerPosition_Command(PIDposition, QEI, setpoint);
	PIDControllerVelocity_Command(PIDvelocity, QEI, PIDposition->Command);
}

void PIDControllerCascade_Command2(PIDStructureTypeDef *PIDposition , PIDStructureTypeDef *PIDvelocity ,QEIStructureTypeDef *QEI , float pf , float vf)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6178      	str	r0, [r7, #20]
 8001aa4:	6139      	str	r1, [r7, #16]
 8001aa6:	60fa      	str	r2, [r7, #12]
 8001aa8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001aac:	edc7 0a01 	vstr	s1, [r7, #4]
	PIDControllerPosition_Command(PIDposition, QEI, pf);
 8001ab0:	ed97 0a02 	vldr	s0, [r7, #8]
 8001ab4:	68f9      	ldr	r1, [r7, #12]
 8001ab6:	6978      	ldr	r0, [r7, #20]
 8001ab8:	f7ff fe58 	bl	800176c <PIDControllerPosition_Command>
	PIDControllerVelocity_Command(PIDvelocity, QEI, PIDposition->Command + vf);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001ac2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ace:	68f9      	ldr	r1, [r7, #12]
 8001ad0:	6938      	ldr	r0, [r7, #16]
 8001ad2:	f7ff ff21 	bl	8001918 <PIDControllerVelocity_Command>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <QEIEncoder_Init>:
extern uint64_t micros;				// Find time from main.c
uint16_t resolution = 8192; 		// pulse / revolution
uint8_t lead = 16;					// Lead of Ball screw = 16 mm

void QEIEncoder_Init(QEIStructureTypeDef* QEIdata,TIM_HandleTypeDef* Encoder_tim)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
	QEIdata->EncoderTIM = Encoder_tim;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_Encoder_Start(QEIdata->EncoderTIM, TIM_CHANNEL_ALL);		// Initialize Encoder Timer
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001af4:	213c      	movs	r1, #60	; 0x3c
 8001af6:	4618      	mov	r0, r3
 8001af8:	f007 f9ea 	bl	8008ed0 <HAL_TIM_Encoder_Start>
	QEIdata->HomePosition = 64.85;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a03      	ldr	r2, [pc, #12]	; (8001b0c <QEIEncoder_Init+0x2c>)
 8001b00:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	4281b333 	.word	0x4281b333

08001b10 <QEIEncoder_Update>:

void QEIEncoder_Update(QEIStructureTypeDef* QEIdata,TIM_HandleTypeDef* EncoderTIM ,uint64_t current_time)
{
 8001b10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b14:	b08e      	sub	sp, #56	; 0x38
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6278      	str	r0, [r7, #36]	; 0x24
 8001b1a:	6239      	str	r1, [r7, #32]
 8001b1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	static float tempVel[2] = {0};			// For Estimate Acceleration

	QEIdata->TimeStamp[0] = current_time; 						// index[0] = new time
 8001b20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b26:	e9c1 2304 	strd	r2, r3, [r1, #16]
	QEIdata->Position[0] = __HAL_TIM_GET_COUNTER(EncoderTIM);	// index[0] = new Position
 8001b2a:	6a3b      	ldr	r3, [r7, #32]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b30:	2200      	movs	r2, #0
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	617a      	str	r2, [r7, #20]
 8001b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b38:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001b3c:	e9c3 1200 	strd	r1, r2, [r3]

	int64_t diffPosition = QEIdata->Position[0] - QEIdata->Position[1];			// position [pulse]
 8001b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b4c:	1a84      	subs	r4, r0, r2
 8001b4e:	eb61 0503 	sbc.w	r5, r1, r3
 8001b52:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	float diffTime = (QEIdata->TimeStamp[0]-QEIdata->TimeStamp[1]) * 0.000001; 	// time [seconds]
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b62:	ebb0 0a02 	subs.w	sl, r0, r2
 8001b66:	eb61 0b03 	sbc.w	fp, r1, r3
 8001b6a:	4650      	mov	r0, sl
 8001b6c:	4659      	mov	r1, fp
 8001b6e:	f7fe fcd9 	bl	8000524 <__aeabi_ul2d>
 8001b72:	a368      	add	r3, pc, #416	; (adr r3, 8001d14 <QEIEncoder_Update+0x204>)
 8001b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b78:	f7fe fd0a 	bl	8000590 <__aeabi_dmul>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	f7fe ffbe 	bl	8000b04 <__aeabi_d2f>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	62fb      	str	r3, [r7, #44]	; 0x2c

	if(diffPosition > 2147483648)  diffPosition -= 4294967296;		// For unwrap
 8001b8c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001b90:	495b      	ldr	r1, [pc, #364]	; (8001d00 <QEIEncoder_Update+0x1f0>)
 8001b92:	428a      	cmp	r2, r1
 8001b94:	f173 0300 	sbcs.w	r3, r3, #0
 8001b98:	db08      	blt.n	8001bac <QEIEncoder_Update+0x9c>
 8001b9a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001b9e:	1e59      	subs	r1, r3, #1
 8001ba0:	60f9      	str	r1, [r7, #12]
 8001ba2:	60ba      	str	r2, [r7, #8]
 8001ba4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001ba8:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	if(diffPosition < -2147483648) diffPosition +=  4294967296;
 8001bac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001bb0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8001bb4:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8001bb8:	da08      	bge.n	8001bcc <QEIEncoder_Update+0xbc>
 8001bba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001bbe:	1c59      	adds	r1, r3, #1
 8001bc0:	6079      	str	r1, [r7, #4]
 8001bc2:	603a      	str	r2, [r7, #0]
 8001bc4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001bc8:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

	QEIdata->AngularVelocity	=	(diffPosition*60)/(diffTime*resolution);	//	Angular Velocity [RPM]
 8001bcc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001bd0:	4622      	mov	r2, r4
 8001bd2:	462b      	mov	r3, r5
 8001bd4:	f04f 0000 	mov.w	r0, #0
 8001bd8:	f04f 0100 	mov.w	r1, #0
 8001bdc:	0119      	lsls	r1, r3, #4
 8001bde:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001be2:	0110      	lsls	r0, r2, #4
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	ebb2 0804 	subs.w	r8, r2, r4
 8001bec:	eb63 0905 	sbc.w	r9, r3, r5
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8001bfc:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 8001c00:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8001c04:	4690      	mov	r8, r2
 8001c06:	4699      	mov	r9, r3
 8001c08:	4642      	mov	r2, r8
 8001c0a:	464b      	mov	r3, r9
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f7ff f898 	bl	8000d44 <__aeabi_l2f>
 8001c14:	ee06 0a90 	vmov	s13, r0
 8001c18:	4b3a      	ldr	r3, [pc, #232]	; (8001d04 <QEIEncoder_Update+0x1f4>)
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	ee07 3a90 	vmov	s15, r3
 8001c20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c24:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	edc3 7a08 	vstr	s15, [r3, #32]
	QEIdata->LinearPosition		+=	(diffPosition*16.0)/resolution;				//	Linear	Position [mm]
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fc50 	bl	80004e0 <__aeabi_f2d>
 8001c40:	4604      	mov	r4, r0
 8001c42:	460d      	mov	r5, r1
 8001c44:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c48:	f7fe fc74 	bl	8000534 <__aeabi_l2d>
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	4b2d      	ldr	r3, [pc, #180]	; (8001d08 <QEIEncoder_Update+0x1f8>)
 8001c52:	f7fe fc9d 	bl	8000590 <__aeabi_dmul>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4690      	mov	r8, r2
 8001c5c:	4699      	mov	r9, r3
 8001c5e:	4b29      	ldr	r3, [pc, #164]	; (8001d04 <QEIEncoder_Update+0x1f4>)
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc2a 	bl	80004bc <__aeabi_i2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4640      	mov	r0, r8
 8001c6e:	4649      	mov	r1, r9
 8001c70:	f7fe fdb8 	bl	80007e4 <__aeabi_ddiv>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	4620      	mov	r0, r4
 8001c7a:	4629      	mov	r1, r5
 8001c7c:	f7fe fad2 	bl	8000224 <__adddf3>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f7fe ff3c 	bl	8000b04 <__aeabi_d2f>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	62da      	str	r2, [r3, #44]	; 0x2c
	QEIdata->LinearVelocity		=	(QEIdata->AngularVelocity * 16)/60.0;		//	Linear	Velocity [mm/s]
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c98:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8001c9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ca0:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001d0c <QEIEncoder_Update+0x1fc>
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001caa:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	tempVel[0]					=	QEIdata->LinearVelocity;
 8001cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb2:	4a17      	ldr	r2, [pc, #92]	; (8001d10 <QEIEncoder_Update+0x200>)
 8001cb4:	6013      	str	r3, [r2, #0]
	QEIdata->LinearAcceleration	=	(tempVel[0] - tempVel[1])/diffTime;			// Linear	Acceleration [mm/s^2]
 8001cb6:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <QEIEncoder_Update+0x200>)
 8001cb8:	ed93 7a00 	vldr	s14, [r3]
 8001cbc:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <QEIEncoder_Update+0x200>)
 8001cbe:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cc2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001cc6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001cca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	//Updata NEW[0] to OLD[1] Value
	QEIdata->TimeStamp[1]	=	QEIdata->TimeStamp[0];
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001cda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001cdc:	e9c1 2306 	strd	r2, r3, [r1, #24]
	QEIdata->Position[1]	=	QEIdata->Position[0];
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001ce8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	tempVel[1]				=	tempVel[0];
 8001cec:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <QEIEncoder_Update+0x200>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a07      	ldr	r2, [pc, #28]	; (8001d10 <QEIEncoder_Update+0x200>)
 8001cf2:	6053      	str	r3, [r2, #4]
}
 8001cf4:	bf00      	nop
 8001cf6:	3738      	adds	r7, #56	; 0x38
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cfe:	bf00      	nop
 8001d00:	80000001 	.word	0x80000001
 8001d04:	20000008 	.word	0x20000008
 8001d08:	40300000 	.word	0x40300000
 8001d0c:	42700000 	.word	0x42700000
 8001d10:	20000304 	.word	0x20000304
 8001d14:	a0b5ed8d 	.word	0xa0b5ed8d
 8001d18:	3eb0c6f7 	.word	0x3eb0c6f7

08001d1c <QEIEncoder_SetHome>:

void QEIEncoder_SetHome(QEIStructureTypeDef* QEI)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	QEI->LinearPosition = QEI->HomePosition;//	Set Zero Position
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <Joystick_UpdateValue>:
*/
uint8_t DEBOUNCE_INTERVAL = 200;
extern u16u8_t registerFrame[200];

void Joystick_UpdateValue(JoystickStructureTypeDef* joystick,QEIStructureTypeDef* QEI)
{
 8001d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d3c:	b098      	sub	sp, #96	; 0x60
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6578      	str	r0, [r7, #84]	; 0x54
 8001d42:	6539      	str	r1, [r7, #80]	; 0x50
	/*			Push Button			*/
	static uint16_t tempSTATE[4] = {1,1,1,1};
	static uint64_t lastTIME[4] = {0,0,0,0};
	static uint64_t SUMX;
	static uint64_t SUMY;
	SUMX = 0;
 8001d44:	49b9      	ldr	r1, [pc, #740]	; (800202c <Joystick_UpdateValue+0x2f4>)
 8001d46:	f04f 0200 	mov.w	r2, #0
 8001d4a:	f04f 0300 	mov.w	r3, #0
 8001d4e:	e9c1 2300 	strd	r2, r3, [r1]
	SUMY = 0;
 8001d52:	49b7      	ldr	r1, [pc, #732]	; (8002030 <Joystick_UpdateValue+0x2f8>)
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9c1 2300 	strd	r2, r3, [r1]

	static uint64_t currentTIME;
	currentTIME = HAL_GetTick();
 8001d60:	f003 fa9e 	bl	80052a0 <HAL_GetTick>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2200      	movs	r2, #0
 8001d68:	469a      	mov	sl, r3
 8001d6a:	4693      	mov	fp, r2
 8001d6c:	4bb1      	ldr	r3, [pc, #708]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001d6e:	e9c3 ab00 	strd	sl, fp, [r3]
	/* Update STATE Value */

//
    if (!tempSTATE[A] && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) && (currentTIME - lastTIME[A] > DEBOUNCE_INTERVAL))
 8001d72:	4bb1      	ldr	r3, [pc, #708]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d125      	bne.n	8001dc6 <Joystick_UpdateValue+0x8e>
 8001d7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d7e:	48af      	ldr	r0, [pc, #700]	; (800203c <Joystick_UpdateValue+0x304>)
 8001d80:	f005 fbc2 	bl	8007508 <HAL_GPIO_ReadPin>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d01d      	beq.n	8001dc6 <Joystick_UpdateValue+0x8e>
 8001d8a:	4baa      	ldr	r3, [pc, #680]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001d8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d90:	4bab      	ldr	r3, [pc, #684]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d96:	1a84      	subs	r4, r0, r2
 8001d98:	eb61 0503 	sbc.w	r5, r1, r3
 8001d9c:	4ba9      	ldr	r3, [pc, #676]	; (8002044 <Joystick_UpdateValue+0x30c>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2200      	movs	r2, #0
 8001da4:	4698      	mov	r8, r3
 8001da6:	4691      	mov	r9, r2
 8001da8:	45a0      	cmp	r8, r4
 8001daa:	eb79 0305 	sbcs.w	r3, r9, r5
 8001dae:	d20a      	bcs.n	8001dc6 <Joystick_UpdateValue+0x8e>
    {
        joystick->PIN[A] = 1;
 8001db0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001db2:	2301      	movs	r3, #1
 8001db4:	f8a2 3194 	strh.w	r3, [r2, #404]	; 0x194
        lastTIME[A] = currentTIME;
 8001db8:	4b9e      	ldr	r3, [pc, #632]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbe:	49a0      	ldr	r1, [pc, #640]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001dc0:	e9c1 2300 	strd	r2, r3, [r1]
 8001dc4:	e003      	b.n	8001dce <Joystick_UpdateValue+0x96>
    }
    else joystick->PIN[A] = 0;
 8001dc6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001dc8:	2300      	movs	r3, #0
 8001dca:	f8a2 3194 	strh.w	r3, [r2, #404]	; 0x194
    tempSTATE[A] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10);
 8001dce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dd2:	489a      	ldr	r0, [pc, #616]	; (800203c <Joystick_UpdateValue+0x304>)
 8001dd4:	f005 fb98 	bl	8007508 <HAL_GPIO_ReadPin>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	4a96      	ldr	r2, [pc, #600]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001dde:	8013      	strh	r3, [r2, #0]

    // Check button B
    if (!tempSTATE[B] && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) && (currentTIME - lastTIME[B] > DEBOUNCE_INTERVAL))
 8001de0:	4b95      	ldr	r3, [pc, #596]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001de2:	885b      	ldrh	r3, [r3, #2]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d12d      	bne.n	8001e44 <Joystick_UpdateValue+0x10c>
 8001de8:	2110      	movs	r1, #16
 8001dea:	4894      	ldr	r0, [pc, #592]	; (800203c <Joystick_UpdateValue+0x304>)
 8001dec:	f005 fb8c 	bl	8007508 <HAL_GPIO_ReadPin>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d026      	beq.n	8001e44 <Joystick_UpdateValue+0x10c>
 8001df6:	4b8f      	ldr	r3, [pc, #572]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001df8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dfc:	4b90      	ldr	r3, [pc, #576]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001dfe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001e02:	1a84      	subs	r4, r0, r2
 8001e04:	64bc      	str	r4, [r7, #72]	; 0x48
 8001e06:	eb61 0303 	sbc.w	r3, r1, r3
 8001e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e0c:	4b8d      	ldr	r3, [pc, #564]	; (8002044 <Joystick_UpdateValue+0x30c>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2200      	movs	r2, #0
 8001e14:	643b      	str	r3, [r7, #64]	; 0x40
 8001e16:	647a      	str	r2, [r7, #68]	; 0x44
 8001e18:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001e1c:	4623      	mov	r3, r4
 8001e1e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001e22:	4602      	mov	r2, r0
 8001e24:	4293      	cmp	r3, r2
 8001e26:	462b      	mov	r3, r5
 8001e28:	460a      	mov	r2, r1
 8001e2a:	4193      	sbcs	r3, r2
 8001e2c:	d20a      	bcs.n	8001e44 <Joystick_UpdateValue+0x10c>
    {
        joystick->PIN[B] = 1;
 8001e2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001e30:	2301      	movs	r3, #1
 8001e32:	f8a2 3196 	strh.w	r3, [r2, #406]	; 0x196
        lastTIME[B] = currentTIME;
 8001e36:	4b7f      	ldr	r3, [pc, #508]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3c:	4980      	ldr	r1, [pc, #512]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001e3e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001e42:	e003      	b.n	8001e4c <Joystick_UpdateValue+0x114>
    }
    else joystick->PIN[B] = 0;
 8001e44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001e46:	2300      	movs	r3, #0
 8001e48:	f8a2 3196 	strh.w	r3, [r2, #406]	; 0x196
    tempSTATE[B] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8001e4c:	2110      	movs	r1, #16
 8001e4e:	487b      	ldr	r0, [pc, #492]	; (800203c <Joystick_UpdateValue+0x304>)
 8001e50:	f005 fb5a 	bl	8007508 <HAL_GPIO_ReadPin>
 8001e54:	4603      	mov	r3, r0
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	4a77      	ldr	r2, [pc, #476]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001e5a:	8053      	strh	r3, [r2, #2]

    // Check button C
    if (!tempSTATE[C] && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) && (currentTIME - lastTIME[C] > DEBOUNCE_INTERVAL))
 8001e5c:	4b76      	ldr	r3, [pc, #472]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001e5e:	889b      	ldrh	r3, [r3, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d12d      	bne.n	8001ec0 <Joystick_UpdateValue+0x188>
 8001e64:	2120      	movs	r1, #32
 8001e66:	4875      	ldr	r0, [pc, #468]	; (800203c <Joystick_UpdateValue+0x304>)
 8001e68:	f005 fb4e 	bl	8007508 <HAL_GPIO_ReadPin>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d026      	beq.n	8001ec0 <Joystick_UpdateValue+0x188>
 8001e72:	4b70      	ldr	r3, [pc, #448]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001e74:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e78:	4b71      	ldr	r3, [pc, #452]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001e7a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001e7e:	1a84      	subs	r4, r0, r2
 8001e80:	63bc      	str	r4, [r7, #56]	; 0x38
 8001e82:	eb61 0303 	sbc.w	r3, r1, r3
 8001e86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e88:	4b6e      	ldr	r3, [pc, #440]	; (8002044 <Joystick_UpdateValue+0x30c>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2200      	movs	r2, #0
 8001e90:	633b      	str	r3, [r7, #48]	; 0x30
 8001e92:	637a      	str	r2, [r7, #52]	; 0x34
 8001e94:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001e98:	4623      	mov	r3, r4
 8001e9a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	462b      	mov	r3, r5
 8001ea4:	460a      	mov	r2, r1
 8001ea6:	4193      	sbcs	r3, r2
 8001ea8:	d20a      	bcs.n	8001ec0 <Joystick_UpdateValue+0x188>
    {
        joystick->PIN[C] = 1;
 8001eaa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001eac:	2301      	movs	r3, #1
 8001eae:	f8a2 3198 	strh.w	r3, [r2, #408]	; 0x198
        lastTIME[C] = currentTIME;
 8001eb2:	4b60      	ldr	r3, [pc, #384]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb8:	4961      	ldr	r1, [pc, #388]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001eba:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001ebe:	e003      	b.n	8001ec8 <Joystick_UpdateValue+0x190>
    }
    else joystick->PIN[C] = 0;
 8001ec0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8a2 3198 	strh.w	r3, [r2, #408]	; 0x198
    tempSTATE[C] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8001ec8:	2120      	movs	r1, #32
 8001eca:	485c      	ldr	r0, [pc, #368]	; (800203c <Joystick_UpdateValue+0x304>)
 8001ecc:	f005 fb1c 	bl	8007508 <HAL_GPIO_ReadPin>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	4a58      	ldr	r2, [pc, #352]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001ed6:	8093      	strh	r3, [r2, #4]

    // Check button D
    if (!tempSTATE[D] && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) && (currentTIME - lastTIME[D] > DEBOUNCE_INTERVAL))
 8001ed8:	4b57      	ldr	r3, [pc, #348]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001eda:	88db      	ldrh	r3, [r3, #6]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d12f      	bne.n	8001f40 <Joystick_UpdateValue+0x208>
 8001ee0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ee4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee8:	f005 fb0e 	bl	8007508 <HAL_GPIO_ReadPin>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d026      	beq.n	8001f40 <Joystick_UpdateValue+0x208>
 8001ef2:	4b50      	ldr	r3, [pc, #320]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001ef4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ef8:	4b51      	ldr	r3, [pc, #324]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001efa:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001efe:	1a84      	subs	r4, r0, r2
 8001f00:	62bc      	str	r4, [r7, #40]	; 0x28
 8001f02:	eb61 0303 	sbc.w	r3, r1, r3
 8001f06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f08:	4b4e      	ldr	r3, [pc, #312]	; (8002044 <Joystick_UpdateValue+0x30c>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2200      	movs	r2, #0
 8001f10:	623b      	str	r3, [r7, #32]
 8001f12:	627a      	str	r2, [r7, #36]	; 0x24
 8001f14:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001f18:	4623      	mov	r3, r4
 8001f1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001f1e:	4602      	mov	r2, r0
 8001f20:	4293      	cmp	r3, r2
 8001f22:	462b      	mov	r3, r5
 8001f24:	460a      	mov	r2, r1
 8001f26:	4193      	sbcs	r3, r2
 8001f28:	d20a      	bcs.n	8001f40 <Joystick_UpdateValue+0x208>
    {
        joystick->PIN[D] = 1;
 8001f2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f8a3 219a 	strh.w	r2, [r3, #410]	; 0x19a
        lastTIME[D] = currentTIME;
 8001f32:	4b40      	ldr	r3, [pc, #256]	; (8002034 <Joystick_UpdateValue+0x2fc>)
 8001f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f38:	4941      	ldr	r1, [pc, #260]	; (8002040 <Joystick_UpdateValue+0x308>)
 8001f3a:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8001f3e:	e003      	b.n	8001f48 <Joystick_UpdateValue+0x210>
    }
    else joystick->PIN[D] = 0;
 8001f40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f42:	2200      	movs	r2, #0
 8001f44:	f8a3 219a 	strh.w	r2, [r3, #410]	; 0x19a
    tempSTATE[D] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8001f48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f50:	f005 fada 	bl	8007508 <HAL_GPIO_ReadPin>
 8001f54:	4603      	mov	r3, r0
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	4b37      	ldr	r3, [pc, #220]	; (8002038 <Joystick_UpdateValue+0x300>)
 8001f5a:	80da      	strh	r2, [r3, #6]



	/*			Joy			*/
	for(uint8_t i = 0 ; i < 100 ; i ++)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001f62:	e03b      	b.n	8001fdc <Joystick_UpdateValue+0x2a4>
	{
		SUMX += joystick->XYBuffer[2*i];
 8001f64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001f68:	005a      	lsls	r2, r3, #1
 8001f6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f6c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2200      	movs	r2, #0
 8001f74:	61bb      	str	r3, [r7, #24]
 8001f76:	61fa      	str	r2, [r7, #28]
 8001f78:	4b2c      	ldr	r3, [pc, #176]	; (800202c <Joystick_UpdateValue+0x2f4>)
 8001f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7e:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001f82:	4621      	mov	r1, r4
 8001f84:	1889      	adds	r1, r1, r2
 8001f86:	6139      	str	r1, [r7, #16]
 8001f88:	4629      	mov	r1, r5
 8001f8a:	eb41 0303 	adc.w	r3, r1, r3
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	4b26      	ldr	r3, [pc, #152]	; (800202c <Joystick_UpdateValue+0x2f4>)
 8001f92:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001f96:	e9c3 1200 	strd	r1, r2, [r3]
		SUMY += joystick->XYBuffer[(2*i)+1];
 8001f9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fa4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	2200      	movs	r2, #0
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	60fa      	str	r2, [r7, #12]
 8001fb0:	4b1f      	ldr	r3, [pc, #124]	; (8002030 <Joystick_UpdateValue+0x2f8>)
 8001fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001fba:	4621      	mov	r1, r4
 8001fbc:	1889      	adds	r1, r1, r2
 8001fbe:	6039      	str	r1, [r7, #0]
 8001fc0:	4629      	mov	r1, r5
 8001fc2:	eb41 0303 	adc.w	r3, r1, r3
 8001fc6:	607b      	str	r3, [r7, #4]
 8001fc8:	4b19      	ldr	r3, [pc, #100]	; (8002030 <Joystick_UpdateValue+0x2f8>)
 8001fca:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001fce:	e9c3 1200 	strd	r1, r2, [r3]
	for(uint8_t i = 0 ; i < 100 ; i ++)
 8001fd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001fdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001fe0:	2b63      	cmp	r3, #99	; 0x63
 8001fe2:	d9bf      	bls.n	8001f64 <Joystick_UpdateValue+0x22c>
	}

	joystick->X = SUMX/100;
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <Joystick_UpdateValue+0x2f4>)
 8001fe6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fea:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	f7fe fee5 	bl	8000dc0 <__aeabi_uldivmod>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	b292      	uxth	r2, r2
 8001ffc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ffe:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190
	joystick->Y = SUMY/100;
 8002002:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <Joystick_UpdateValue+0x2f8>)
 8002004:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002008:	f04f 0264 	mov.w	r2, #100	; 0x64
 800200c:	f04f 0300 	mov.w	r3, #0
 8002010:	f7fe fed6 	bl	8000dc0 <__aeabi_uldivmod>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	b292      	uxth	r2, r2
 800201a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800201c:	f8a3 2192 	strh.w	r2, [r3, #402]	; 0x192


}
 8002020:	bf00      	nop
 8002022:	3760      	adds	r7, #96	; 0x60
 8002024:	46bd      	mov	sp, r7
 8002026:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800202a:	bf00      	nop
 800202c:	20000310 	.word	0x20000310
 8002030:	20000318 	.word	0x20000318
 8002034:	20000320 	.word	0x20000320
 8002038:	2000000c 	.word	0x2000000c
 800203c:	48000400 	.word	0x48000400
 8002040:	20000328 	.word	0x20000328
 8002044:	2000000a 	.word	0x2000000a

08002048 <mat_mult>:
float x_est[3] = {0, 0, 0};
float P_est[3][3] = {0};

float y;
// Matrix operations
void mat_mult(float a[3][3], float b[3][3], float result[3][3]) {
 8002048:	b480      	push	{r7}
 800204a:	b089      	sub	sp, #36	; 0x24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
 8002058:	e05a      	b.n	8002110 <mat_mult+0xc8>
        for (int j = 0; j < 3; j++) {
 800205a:	2300      	movs	r3, #0
 800205c:	61bb      	str	r3, [r7, #24]
 800205e:	e051      	b.n	8002104 <mat_mult+0xbc>
            result[i][j] = 0;
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	4613      	mov	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4413      	add	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	461a      	mov	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	441a      	add	r2, r3
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	4413      	add	r3, r2
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	e03a      	b.n	80020f8 <mat_mult+0xb0>
                result[i][j] += a[i][k] * b[k][j];
 8002082:	69fa      	ldr	r2, [r7, #28]
 8002084:	4613      	mov	r3, r2
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	4413      	add	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	461a      	mov	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	441a      	add	r2, r3
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	ed93 7a00 	vldr	s14, [r3]
 800209c:	69fa      	ldr	r2, [r7, #28]
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	461a      	mov	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	441a      	add	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4413      	add	r3, r2
 80020b2:	edd3 6a00 	vldr	s13, [r3]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	4613      	mov	r3, r2
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	4413      	add	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	461a      	mov	r2, r3
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	441a      	add	r2, r3
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	edd3 7a00 	vldr	s15, [r3]
 80020d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d4:	69fa      	ldr	r2, [r7, #28]
 80020d6:	4613      	mov	r3, r2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	4413      	add	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	461a      	mov	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	441a      	add	r2, r3
 80020e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	3301      	adds	r3, #1
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	ddc1      	ble.n	8002082 <mat_mult+0x3a>
        for (int j = 0; j < 3; j++) {
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	3301      	adds	r3, #1
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	2b02      	cmp	r3, #2
 8002108:	ddaa      	ble.n	8002060 <mat_mult+0x18>
    for (int i = 0; i < 3; i++) {
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3301      	adds	r3, #1
 800210e:	61fb      	str	r3, [r7, #28]
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	2b02      	cmp	r3, #2
 8002114:	dda1      	ble.n	800205a <mat_mult+0x12>
            }
        }
    }
}
 8002116:	bf00      	nop
 8002118:	bf00      	nop
 800211a:	3724      	adds	r7, #36	; 0x24
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <mat_add>:

void mat_add(float a[3][3], float b[3][3], float result[3][3]) {
 8002124:	b480      	push	{r7}
 8002126:	b087      	sub	sp, #28
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	e034      	b.n	80021a0 <mat_add+0x7c>
        for (int j = 0; j < 3; j++) {
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	e02b      	b.n	8002194 <mat_add+0x70>
            result[i][j] = a[i][j] + b[i][j];
 800213c:	697a      	ldr	r2, [r7, #20]
 800213e:	4613      	mov	r3, r2
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	4413      	add	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	461a      	mov	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	441a      	add	r2, r3
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	ed93 7a00 	vldr	s14, [r3]
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	4613      	mov	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	4413      	add	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	461a      	mov	r2, r3
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	441a      	add	r2, r3
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	edd3 7a00 	vldr	s15, [r3]
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	4613      	mov	r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	4413      	add	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	461a      	mov	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	441a      	add	r2, r3
 8002180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	3301      	adds	r3, #1
 8002192:	613b      	str	r3, [r7, #16]
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	2b02      	cmp	r3, #2
 8002198:	ddd0      	ble.n	800213c <mat_add+0x18>
    for (int i = 0; i < 3; i++) {
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	3301      	adds	r3, #1
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	ddc7      	ble.n	8002136 <mat_add+0x12>
        }
    }
}
 80021a6:	bf00      	nop
 80021a8:	bf00      	nop
 80021aa:	371c      	adds	r7, #28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <mat_sub>:

void mat_sub(float a[3][3], float b[3][3], float result[3][3]) {
 80021b4:	b480      	push	{r7}
 80021b6:	b087      	sub	sp, #28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]
 80021c4:	e034      	b.n	8002230 <mat_sub+0x7c>
        for (int j = 0; j < 3; j++) {
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
 80021ca:	e02b      	b.n	8002224 <mat_sub+0x70>
            result[i][j] = a[i][j] - b[i][j];
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	4613      	mov	r3, r2
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	4413      	add	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	461a      	mov	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	441a      	add	r2, r3
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	ed93 7a00 	vldr	s14, [r3]
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	4613      	mov	r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	461a      	mov	r2, r3
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	441a      	add	r2, r3
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	697a      	ldr	r2, [r7, #20]
 8002202:	4613      	mov	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	4413      	add	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	461a      	mov	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	441a      	add	r2, r3
 8002210:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	3301      	adds	r3, #1
 8002222:	613b      	str	r3, [r7, #16]
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	2b02      	cmp	r3, #2
 8002228:	ddd0      	ble.n	80021cc <mat_sub+0x18>
    for (int i = 0; i < 3; i++) {
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	3301      	adds	r3, #1
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2b02      	cmp	r3, #2
 8002234:	ddc7      	ble.n	80021c6 <mat_sub+0x12>
        }
    }
}
 8002236:	bf00      	nop
 8002238:	bf00      	nop
 800223a:	371c      	adds	r7, #28
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <mat_transpose>:

void mat_transpose(float a[1][3], float result[3][1]) {
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 3; i++) {
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	e00c      	b.n	800226e <mat_transpose+0x2a>
        result[i][0] = a[0][i];
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	4413      	add	r3, r2
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	0092      	lsls	r2, r2, #2
 8002262:	440a      	add	r2, r1
 8002264:	6812      	ldr	r2, [r2, #0]
 8002266:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	3301      	adds	r3, #1
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2b02      	cmp	r3, #2
 8002272:	ddef      	ble.n	8002254 <mat_transpose+0x10>
    }
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <mat_transpose_3x3>:
            result[i][j] = a[i][j] * scalar;
        }
    }
}

void mat_transpose_3x3(float a[3][3], float result[3][3]) {
 8002282:	b480      	push	{r7}
 8002284:	b085      	sub	sp, #20
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
 800228a:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 3; i++) {
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	e023      	b.n	80022da <mat_transpose_3x3+0x58>
		for (int j = 0; j < 3; j++) {
 8002292:	2300      	movs	r3, #0
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	e01a      	b.n	80022ce <mat_transpose_3x3+0x4c>
			result[j][i] = a[i][j];
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	4613      	mov	r3, r2
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	4413      	add	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	461a      	mov	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	1898      	adds	r0, r3, r2
 80022a8:	68ba      	ldr	r2, [r7, #8]
 80022aa:	4613      	mov	r3, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	4413      	add	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	461a      	mov	r2, r3
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	1899      	adds	r1, r3, r2
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	4403      	add	r3, r0
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 3; j++) {
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	3301      	adds	r3, #1
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	dde1      	ble.n	8002298 <mat_transpose_3x3+0x16>
	for (int i = 0; i < 3; i++) {
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	3301      	adds	r3, #1
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2b02      	cmp	r3, #2
 80022de:	ddd8      	ble.n	8002292 <mat_transpose_3x3+0x10>
		}
	}
}
 80022e0:	bf00      	nop
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <mat_transpose_3x1>:
void mat_transpose_3x1(float a[3][1], float result[1][3]) {
 80022ee:	b480      	push	{r7}
 80022f0:	b085      	sub	sp, #20
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
 80022f6:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 3; i++) {
 80022f8:	2300      	movs	r3, #0
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	e00c      	b.n	8002318 <mat_transpose_3x1+0x2a>
        result[0][i] = a[i][0];
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	4413      	add	r3, r2
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	6839      	ldr	r1, [r7, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	440b      	add	r3, r1
 8002310:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	3301      	adds	r3, #1
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2b02      	cmp	r3, #2
 800231c:	ddef      	ble.n	80022fe <mat_transpose_3x1+0x10>
    }
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <mat_mult_1x3_3x3>:

void mat_mult_1x3_3x3(float a[1][3], float b[3][3], float result[1][3]) {
 800232c:	b480      	push	{r7}
 800232e:	b087      	sub	sp, #28
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	e035      	b.n	80023aa <mat_mult_1x3_3x3+0x7e>
        result[0][i] = 0;
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	f04f 0200 	mov.w	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 800234c:	2300      	movs	r3, #0
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	e025      	b.n	800239e <mat_mult_1x3_3x3+0x72>
            result[0][i] += a[0][j] * b[j][i];
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	ed93 7a00 	vldr	s14, [r3]
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	edd3 6a00 	vldr	s13, [r3]
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	4613      	mov	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	4413      	add	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	461a      	mov	r2, r3
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	441a      	add	r2, r3
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4413      	add	r3, r2
 8002380:	edd3 7a00 	vldr	s15, [r3]
 8002384:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002388:	ee77 7a27 	vadd.f32	s15, s14, s15
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	3301      	adds	r3, #1
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	ddd6      	ble.n	8002352 <mat_mult_1x3_3x3+0x26>
    for (int i = 0; i < 3; i++) {
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	3301      	adds	r3, #1
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	ddc6      	ble.n	800233e <mat_mult_1x3_3x3+0x12>
        }
    }
}
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	371c      	adds	r7, #28
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <mat_mult_3x1_1x3>:
void mat_mult_3x1_1x3(float a[3][1], float b[1][3], float result[3][3]) {
 80023be:	b480      	push	{r7}
 80023c0:	b087      	sub	sp, #28
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	e026      	b.n	800241e <mat_mult_3x1_1x3+0x60>
        for (int j = 0; j < 3; j++) {
 80023d0:	2300      	movs	r3, #0
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	e01d      	b.n	8002412 <mat_mult_3x1_1x3+0x54>
            result[i][j] = a[i][0] * b[0][j]; // Perform the multiplication for each element
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4413      	add	r3, r2
 80023de:	ed93 7a00 	vldr	s14, [r3]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	edd3 7a00 	vldr	s15, [r3]
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	4613      	mov	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4413      	add	r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	461a      	mov	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	441a      	add	r2, r3
 80023fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	3301      	adds	r3, #1
 8002410:	613b      	str	r3, [r7, #16]
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	2b02      	cmp	r3, #2
 8002416:	ddde      	ble.n	80023d6 <mat_mult_3x1_1x3+0x18>
    for (int i = 0; i < 3; i++) {
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	3301      	adds	r3, #1
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	2b02      	cmp	r3, #2
 8002422:	ddd5      	ble.n	80023d0 <mat_mult_3x1_1x3+0x12>
        }
    }
}
 8002424:	bf00      	nop
 8002426:	bf00      	nop
 8002428:	371c      	adds	r7, #28
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <mat_mult_1x3_3x1>:
void mat_mult_1x3_3x1(float a[1][3], float b[3][1], float *result) {
 8002432:	b480      	push	{r7}
 8002434:	b087      	sub	sp, #28
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
    *result = 0; // Initialize the result as 0
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f04f 0200 	mov.w	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	e018      	b.n	800247e <mat_mult_1x3_3x1+0x4c>
        *result += a[0][i] * b[i][0]; // Perform the multiplication and accumulate
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	ed93 7a00 	vldr	s14, [r3]
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	4413      	add	r3, r2
 800245a:	edd3 6a00 	vldr	s13, [r3]
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	4413      	add	r3, r2
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800246e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	3301      	adds	r3, #1
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2b02      	cmp	r3, #2
 8002482:	dde3      	ble.n	800244c <mat_mult_1x3_3x1+0x1a>
    }
}
 8002484:	bf00      	nop
 8002486:	bf00      	nop
 8002488:	371c      	adds	r7, #28
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <mat_mult_3x3_3x1>:

void mat_mult_3x3_3x1(float a[3][3], float b[3][1], float result[3][1]) {
 8002492:	b480      	push	{r7}
 8002494:	b087      	sub	sp, #28
 8002496:	af00      	add	r7, sp, #0
 8002498:	60f8      	str	r0, [r7, #12]
 800249a:	60b9      	str	r1, [r7, #8]
 800249c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	e035      	b.n	8002510 <mat_mult_3x3_3x1+0x7e>
        result[i][0] = 0; // Initialize each element of the result
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	4413      	add	r3, r2
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	e025      	b.n	8002504 <mat_mult_3x3_3x1+0x72>
            result[i][0] += a[i][j] * b[j][0]; // Perform multiplication and accumulate
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	4413      	add	r3, r2
 80024c0:	ed93 7a00 	vldr	s14, [r3]
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	4613      	mov	r3, r2
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	4413      	add	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	461a      	mov	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	441a      	add	r2, r3
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	edd3 6a00 	vldr	s13, [r3]
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	4413      	add	r3, r2
 80024e6:	edd3 7a00 	vldr	s15, [r3]
 80024ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fa:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	3301      	adds	r3, #1
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	2b02      	cmp	r3, #2
 8002508:	ddd6      	ble.n	80024b8 <mat_mult_3x3_3x1+0x26>
    for (int i = 0; i < 3; i++) {
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	3301      	adds	r3, #1
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	2b02      	cmp	r3, #2
 8002514:	ddc6      	ble.n	80024a4 <mat_mult_3x3_3x1+0x12>
        }
    }
}
 8002516:	bf00      	nop
 8002518:	bf00      	nop
 800251a:	371c      	adds	r7, #28
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <mat_mult_3x3_1x3>:
void mat_mult_3x3_1x3(float a[3][3], float b[1][3], float result[3][3]) {
 8002524:	b480      	push	{r7}
 8002526:	b087      	sub	sp, #28
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
 8002534:	e02d      	b.n	8002592 <mat_mult_3x3_1x3+0x6e>
        for (int j = 0; j < 3; j++) {
 8002536:	2300      	movs	r3, #0
 8002538:	613b      	str	r3, [r7, #16]
 800253a:	e024      	b.n	8002586 <mat_mult_3x3_1x3+0x62>
            result[i][j] = a[i][j] * b[0][j]; // Perform the multiplication for each element
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	4613      	mov	r3, r2
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	4413      	add	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	461a      	mov	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	441a      	add	r2, r3
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	ed93 7a00 	vldr	s14, [r3]
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	edd3 7a00 	vldr	s15, [r3]
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	461a      	mov	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	441a      	add	r2, r3
 8002572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4413      	add	r3, r2
 800257c:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	3301      	adds	r3, #1
 8002584:	613b      	str	r3, [r7, #16]
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	2b02      	cmp	r3, #2
 800258a:	ddd7      	ble.n	800253c <mat_mult_3x3_1x3+0x18>
    for (int i = 0; i < 3; i++) {
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	3301      	adds	r3, #1
 8002590:	617b      	str	r3, [r7, #20]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2b02      	cmp	r3, #2
 8002596:	ddce      	ble.n	8002536 <mat_mult_3x3_1x3+0x12>
        }
    }
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	371c      	adds	r7, #28
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <kalman_predict>:
void kalman_predict(float x_est[3], float P_est[3][3], float A[3][3], float G[3][1], float Q) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b0b8      	sub	sp, #224	; 0xe0
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6178      	str	r0, [r7, #20]
 80025b0:	6139      	str	r1, [r7, #16]
 80025b2:	60fa      	str	r2, [r7, #12]
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	ed87 0a01 	vstr	s0, [r7, #4]
    // x_pred = A * x_est
    float x_pred[3] = {0};
 80025ba:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
    for (int i = 0; i < 3; i++) {
 80025c6:	2300      	movs	r3, #0
 80025c8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80025cc:	e039      	b.n	8002642 <kalman_predict+0x9a>
        for (int j = 0; j < 3; j++) {
 80025ce:	2300      	movs	r3, #0
 80025d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80025d4:	e02c      	b.n	8002630 <kalman_predict+0x88>
            x_pred[i] += Ak[i][j] * x_est[j];
 80025d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	33e0      	adds	r3, #224	; 0xe0
 80025de:	443b      	add	r3, r7
 80025e0:	3b1c      	subs	r3, #28
 80025e2:	ed93 7a00 	vldr	s14, [r3]
 80025e6:	494f      	ldr	r1, [pc, #316]	; (8002724 <kalman_predict+0x17c>)
 80025e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80025f6:	4413      	add	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	440b      	add	r3, r1
 80025fc:	edd3 6a00 	vldr	s13, [r3]
 8002600:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	4413      	add	r3, r2
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	33e0      	adds	r3, #224	; 0xe0
 800261e:	443b      	add	r3, r7
 8002620:	3b1c      	subs	r3, #28
 8002622:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 8002626:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800262a:	3301      	adds	r3, #1
 800262c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002630:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002634:	2b02      	cmp	r3, #2
 8002636:	ddce      	ble.n	80025d6 <kalman_predict+0x2e>
    for (int i = 0; i < 3; i++) {
 8002638:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800263c:	3301      	adds	r3, #1
 800263e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8002642:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002646:	2b02      	cmp	r3, #2
 8002648:	ddc1      	ble.n	80025ce <kalman_predict+0x26>
        }
    }

    // P_pred = A * P_est * A' + G * Q * G'
    float A_T[3][3];
    mat_transpose_3x3(Ak, A_T);
 800264a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800264e:	4619      	mov	r1, r3
 8002650:	4834      	ldr	r0, [pc, #208]	; (8002724 <kalman_predict+0x17c>)
 8002652:	f7ff fe16 	bl	8002282 <mat_transpose_3x3>

    float temp1[3][3];
    mat_mult(Ak, P_est, temp1);
 8002656:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800265a:	461a      	mov	r2, r3
 800265c:	6939      	ldr	r1, [r7, #16]
 800265e:	4831      	ldr	r0, [pc, #196]	; (8002724 <kalman_predict+0x17c>)
 8002660:	f7ff fcf2 	bl	8002048 <mat_mult>

    float temp2[3][3];
    mat_mult(temp1, A_T, temp2);
 8002664:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002668:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800266c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff fce9 	bl	8002048 <mat_mult>

    float G_Q[3][1];
    for (int i = 0; i < 3; i++) {
 8002676:	2300      	movs	r3, #0
 8002678:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800267c:	e017      	b.n	80026ae <kalman_predict+0x106>
		G_Q[i][0] = G[i][0] * Q;
 800267e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	4413      	add	r3, r2
 8002688:	ed93 7a00 	vldr	s14, [r3]
 800268c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002694:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	33e0      	adds	r3, #224	; 0xe0
 800269c:	443b      	add	r3, r7
 800269e:	3b94      	subs	r3, #148	; 0x94
 80026a0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 80026a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80026a8:	3301      	adds	r3, #1
 80026aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80026ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	dde3      	ble.n	800267e <kalman_predict+0xd6>
	}
//    mat_scalar_mult(G, Q, G_Q);

    float G_T[1][3];
    mat_transpose_3x1(G, G_T);
 80026b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80026ba:	4619      	mov	r1, r3
 80026bc:	68b8      	ldr	r0, [r7, #8]
 80026be:	f7ff fe16 	bl	80022ee <mat_transpose_3x1>

    float G_Q_G_T[3][3];
    mat_mult_3x1_1x3(G_Q, G_T, G_Q_G_T);
 80026c2:	f107 021c 	add.w	r2, r7, #28
 80026c6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80026ca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff fe75 	bl	80023be <mat_mult_3x1_1x3>

    mat_add(temp2, G_Q_G_T, P_est);
 80026d4:	f107 011c 	add.w	r1, r7, #28
 80026d8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fd20 	bl	8002124 <mat_add>

    // Update the state estimate
    for (int i = 0; i < 3; i++) {
 80026e4:	2300      	movs	r3, #0
 80026e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80026ea:	e011      	b.n	8002710 <kalman_predict+0x168>
        x_est[i] = x_pred[i];
 80026ec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4413      	add	r3, r2
 80026f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80026fa:	0092      	lsls	r2, r2, #2
 80026fc:	32e0      	adds	r2, #224	; 0xe0
 80026fe:	443a      	add	r2, r7
 8002700:	3a1c      	subs	r2, #28
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8002706:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800270a:	3301      	adds	r3, #1
 800270c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002710:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002714:	2b02      	cmp	r3, #2
 8002716:	dde9      	ble.n	80026ec <kalman_predict+0x144>
    }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	37e0      	adds	r7, #224	; 0xe0
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000014 	.word	0x20000014

08002728 <kalman_update>:

void kalman_update(float x_est[3], float P_est[3][3], float C[1][3], float R, float z) {
 8002728:	b5b0      	push	{r4, r5, r7, lr}
 800272a:	b0be      	sub	sp, #248	; 0xf8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6178      	str	r0, [r7, #20]
 8002730:	6139      	str	r1, [r7, #16]
 8002732:	60fa      	str	r2, [r7, #12]
 8002734:	ed87 0a02 	vstr	s0, [r7, #8]
 8002738:	edc7 0a01 	vstr	s1, [r7, #4]
    // y = z - C * x_pred
    float C_x[1] = {0};
 800273c:	f04f 0300 	mov.w	r3, #0
 8002740:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    for (int i = 0; i < 3; i++) {
 8002744:	2300      	movs	r3, #0
 8002746:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800274a:	e01a      	b.n	8002782 <kalman_update+0x5a>
        C_x[0] += Ck[0][i] * x_est[i];
 800274c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8002750:	4a79      	ldr	r2, [pc, #484]	; (8002938 <kalman_update+0x210>)
 8002752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4413      	add	r3, r2
 800275a:	edd3 6a00 	vldr	s13, [r3]
 800275e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	4413      	add	r3, r2
 8002768:	edd3 7a00 	vldr	s15, [r3]
 800276c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002770:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002774:	edc7 7a37 	vstr	s15, [r7, #220]	; 0xdc
    for (int i = 0; i < 3; i++) {
 8002778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800277c:	3301      	adds	r3, #1
 800277e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002786:	2b02      	cmp	r3, #2
 8002788:	dde0      	ble.n	800274c <kalman_update+0x24>
    }

    y = z - C_x[0];
 800278a:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 800278e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002792:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002796:	4b69      	ldr	r3, [pc, #420]	; (800293c <kalman_update+0x214>)
 8002798:	edc3 7a00 	vstr	s15, [r3]

    // S = C * P_pred * C' + R
    float C_T[3][1];
    mat_transpose(Ck, C_T);
 800279c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80027a0:	4619      	mov	r1, r3
 80027a2:	4865      	ldr	r0, [pc, #404]	; (8002938 <kalman_update+0x210>)
 80027a4:	f7ff fd4e 	bl	8002244 <mat_transpose>

    float temp1[1][3];
    mat_mult_1x3_3x3(Ck, P_est, temp1);
 80027a8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80027ac:	461a      	mov	r2, r3
 80027ae:	6939      	ldr	r1, [r7, #16]
 80027b0:	4861      	ldr	r0, [pc, #388]	; (8002938 <kalman_update+0x210>)
 80027b2:	f7ff fdbb 	bl	800232c <mat_mult_1x3_3x3>

    float temp2;
    mat_mult_1x3_3x1(temp1, C_T, &temp2);
 80027b6:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80027ba:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 80027be:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff fe35 	bl	8002432 <mat_mult_1x3_3x1>

    float S = temp2 + R;
 80027c8:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80027cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80027d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d4:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0

    // K = P_pred * C' / S
    float temp3[3][1];
    mat_mult_3x3_3x1(P_est, C_T, temp3);
 80027d8:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 80027dc:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80027e0:	4619      	mov	r1, r3
 80027e2:	6938      	ldr	r0, [r7, #16]
 80027e4:	f7ff fe55 	bl	8002492 <mat_mult_3x3_3x1>

    float K[3][1];
    for (int i = 0; i < 3; i++) {
 80027e8:	2300      	movs	r3, #0
 80027ea:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80027ee:	e018      	b.n	8002822 <kalman_update+0xfa>
        K[i][0] = temp3[i][0] / S;
 80027f0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	33f8      	adds	r3, #248	; 0xf8
 80027f8:	443b      	add	r3, r7
 80027fa:	3b44      	subs	r3, #68	; 0x44
 80027fc:	edd3 6a00 	vldr	s13, [r3]
 8002800:	ed97 7a38 	vldr	s14, [r7, #224]	; 0xe0
 8002804:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002808:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	33f8      	adds	r3, #248	; 0xf8
 8002810:	443b      	add	r3, r7
 8002812:	3b50      	subs	r3, #80	; 0x50
 8002814:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 8002818:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800281c:	3301      	adds	r3, #1
 800281e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002822:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002826:	2b02      	cmp	r3, #2
 8002828:	dde2      	ble.n	80027f0 <kalman_update+0xc8>
    }

    // x_est = x_pred + K * y
    for (int i = 0; i < 3; i++) {
 800282a:	2300      	movs	r3, #0
 800282c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002830:	e021      	b.n	8002876 <kalman_update+0x14e>
        x_est[i] += K[i][0] * y;
 8002832:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	4413      	add	r3, r2
 800283c:	ed93 7a00 	vldr	s14, [r3]
 8002840:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	33f8      	adds	r3, #248	; 0xf8
 8002848:	443b      	add	r3, r7
 800284a:	3b50      	subs	r3, #80	; 0x50
 800284c:	edd3 6a00 	vldr	s13, [r3]
 8002850:	4b3a      	ldr	r3, [pc, #232]	; (800293c <kalman_update+0x214>)
 8002852:	edd3 7a00 	vldr	s15, [r3]
 8002856:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800285a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	4413      	add	r3, r2
 8002864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002868:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 800286c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002870:	3301      	adds	r3, #1
 8002872:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002876:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800287a:	2b02      	cmp	r3, #2
 800287c:	ddd9      	ble.n	8002832 <kalman_update+0x10a>
    }

    // P_est = (I - K * C) * P_pred
    float K_C[3][3];
    mat_mult_3x3_1x3(K, Ck, K_C);
 800287e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002882:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002886:	492c      	ldr	r1, [pc, #176]	; (8002938 <kalman_update+0x210>)
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fe4b 	bl	8002524 <mat_mult_3x3_1x3>

    float I[3][3] = { {1, 0, 0}, {0, 1, 0}, {0, 0, 1} };
 800288e:	4b2c      	ldr	r3, [pc, #176]	; (8002940 <kalman_update+0x218>)
 8002890:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8002894:	461d      	mov	r5, r3
 8002896:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002898:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800289a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800289c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800289e:	682b      	ldr	r3, [r5, #0]
 80028a0:	6023      	str	r3, [r4, #0]

    float I_minus_K_C[3][3];
    mat_sub(I, K_C, I_minus_K_C);
 80028a2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80028a6:	f107 0184 	add.w	r1, r7, #132	; 0x84
 80028aa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fc80 	bl	80021b4 <mat_sub>

    float new_P[3][3];
    mat_mult(I_minus_K_C, P_est, new_P);
 80028b4:	f107 0218 	add.w	r2, r7, #24
 80028b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80028bc:	6939      	ldr	r1, [r7, #16]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fbc2 	bl	8002048 <mat_mult>

    for (int i = 0; i < 3; i++) {
 80028c4:	2300      	movs	r3, #0
 80028c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80028ca:	e02c      	b.n	8002926 <kalman_update+0x1fe>
        for (int j = 0; j < 3; j++) {
 80028cc:	2300      	movs	r3, #0
 80028ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028d2:	e01f      	b.n	8002914 <kalman_update+0x1ec>
            P_est[i][j] = new_P[i][j];
 80028d4:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80028d8:	4613      	mov	r3, r2
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	4413      	add	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	461a      	mov	r2, r3
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1899      	adds	r1, r3, r2
 80028e6:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80028ea:	4613      	mov	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	4413      	add	r3, r2
 80028f0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80028f4:	4413      	add	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	33f8      	adds	r3, #248	; 0xf8
 80028fa:	443b      	add	r3, r7
 80028fc:	3be0      	subs	r3, #224	; 0xe0
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	440b      	add	r3, r1
 8002908:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 800290a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800290e:	3301      	adds	r3, #1
 8002910:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002918:	2b02      	cmp	r3, #2
 800291a:	dddb      	ble.n	80028d4 <kalman_update+0x1ac>
    for (int i = 0; i < 3; i++) {
 800291c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002920:	3301      	adds	r3, #1
 8002922:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002926:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800292a:	2b02      	cmp	r3, #2
 800292c:	ddce      	ble.n	80028cc <kalman_update+0x1a4>
        }
    }
}
 800292e:	bf00      	nop
 8002930:	bf00      	nop
 8002932:	37f8      	adds	r7, #248	; 0xf8
 8002934:	46bd      	mov	sp, r7
 8002936:	bdb0      	pop	{r4, r5, r7, pc}
 8002938:	20000038 	.word	0x20000038
 800293c:	2000036c 	.word	0x2000036c
 8002940:	0800cca4 	.word	0x0800cca4

08002944 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8002948:	4b0d      	ldr	r3, [pc, #52]	; (8002980 <modbus_1t5_Timeout+0x3c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2201      	movs	r2, #1
 800294e:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8002950:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <modbus_1t5_Timeout+0x3c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2200      	movs	r2, #0
 800295a:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 800295c:	4b08      	ldr	r3, [pc, #32]	; (8002980 <modbus_1t5_Timeout+0x3c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	4b06      	ldr	r3, [pc, #24]	; (8002980 <modbus_1t5_Timeout+0x3c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f042 0201 	orr.w	r2, r2, #1
 8002972:	601a      	str	r2, [r3, #0]
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	20000370 	.word	0x20000370

08002984 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 800298c:	4b04      	ldr	r3, [pc, #16]	; (80029a0 <modbus_3t5_Timeout+0x1c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2201      	movs	r2, #1
 8002992:	755a      	strb	r2, [r3, #21]

}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	20000370 	.word	0x20000370

080029a4 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f008 fc43 	bl	800b238 <HAL_UART_GetError>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b20      	cmp	r3, #32
 80029b6:	d101      	bne.n	80029bc <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 80029b8:	f7ff ffc4 	bl	8002944 <modbus_1t5_Timeout>

	}
}
 80029bc:	bf00      	nop
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 80029ce:	4a25      	ldr	r2, [pc, #148]	; (8002a64 <Modbus_init+0xa0>)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 80029d4:	4b23      	ldr	r3, [pc, #140]	; (8002a64 <Modbus_init+0xa0>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	4a21      	ldr	r2, [pc, #132]	; (8002a68 <Modbus_init+0xa4>)
 80029e2:	210e      	movs	r1, #14
 80029e4:	4618      	mov	r0, r3
 80029e6:	f006 feff 	bl	80097e8 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	2110      	movs	r1, #16
 80029f0:	4618      	mov	r0, r3
 80029f2:	f008 fbcb 	bl	800b18c <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f008 fbe2 	bl	800b1c4 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	4a19      	ldr	r2, [pc, #100]	; (8002a6c <Modbus_init+0xa8>)
 8002a06:	2104      	movs	r1, #4
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f007 fea9 	bl	800a760 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8002a0e:	4b15      	ldr	r3, [pc, #84]	; (8002a64 <Modbus_init+0xa0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8002a14:	4b13      	ldr	r3, [pc, #76]	; (8002a64 <Modbus_init+0xa0>)
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <Modbus_init+0xa0>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8002a20:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8002a24:	4413      	add	r3, r2
 8002a26:	3302      	adds	r3, #2
 8002a28:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f007 ffd1 	bl	800a9d4 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8002a32:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <Modbus_init+0xa0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d10c      	bne.n	8002a5c <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8002a42:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <Modbus_init+0xa0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f005 fea9 	bl	80087a0 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8002a4e:	4b05      	ldr	r3, [pc, #20]	; (8002a64 <Modbus_init+0xa0>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	2100      	movs	r1, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f006 f8f8 	bl	8008c4c <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8002a5c:	bf00      	nop
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000370 	.word	0x20000370
 8002a68:	08002985 	.word	0x08002985
 8002a6c:	080029a5 	.word	0x080029a5

08002a70 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	460b      	mov	r3, r1
 8002a7a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8002a7c:	23ff      	movs	r3, #255	; 0xff
 8002a7e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8002a80:	23ff      	movs	r3, #255	; 0xff
 8002a82:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8002a84:	e013      	b.n	8002aae <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	1c5a      	adds	r2, r3, #1
 8002a8a:	607a      	str	r2, [r7, #4]
 8002a8c:	781a      	ldrb	r2, [r3, #0]
 8002a8e:	7bbb      	ldrb	r3, [r7, #14]
 8002a90:	4053      	eors	r3, r2
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8002a96:	4a0f      	ldr	r2, [pc, #60]	; (8002ad4 <CRC16+0x64>)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	781a      	ldrb	r2, [r3, #0]
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
 8002aa0:	4053      	eors	r3, r2
 8002aa2:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8002aa4:	4a0c      	ldr	r2, [pc, #48]	; (8002ad8 <CRC16+0x68>)
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8002aae:	883b      	ldrh	r3, [r7, #0]
 8002ab0:	1e5a      	subs	r2, r3, #1
 8002ab2:	803a      	strh	r2, [r7, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1e6      	bne.n	8002a86 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	b21a      	sxth	r2, r3
 8002abe:	7bbb      	ldrb	r3, [r7, #14]
 8002ac0:	b21b      	sxth	r3, r3
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	b21b      	sxth	r3, r3
 8002ac6:	b29b      	uxth	r3, r3
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3714      	adds	r7, #20
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	20000158 	.word	0x20000158
 8002ad8:	20000058 	.word	0x20000058

08002adc <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8002ae2:	4b7e      	ldr	r3, [pc, #504]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	7ddb      	ldrb	r3, [r3, #23]
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	d80a      	bhi.n	8002b04 <Modbus_Protocal_Worker+0x28>
 8002aee:	a201      	add	r2, pc, #4	; (adr r2, 8002af4 <Modbus_Protocal_Worker+0x18>)
 8002af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af4:	08002b0f 	.word	0x08002b0f
 8002af8:	08002ca3 	.word	0x08002ca3
 8002afc:	08002b9b 	.word	0x08002b9b
 8002b00:	08002bdf 	.word	0x08002bdf
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8002b04:	4b75      	ldr	r3, [pc, #468]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	75da      	strb	r2, [r3, #23]
		break;
 8002b0c:	e0e1      	b.n	8002cd2 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8002b0e:	4b73      	ldr	r3, [pc, #460]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d006      	beq.n	8002b28 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 8002b1a:	4b70      	ldr	r3, [pc, #448]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2202      	movs	r2, #2
 8002b20:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8002b22:	f000 f9d3 	bl	8002ecc <Modbus_Emission>
 8002b26:	e018      	b.n	8002b5a <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8002b28:	4b6c      	ldr	r3, [pc, #432]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8002b32:	4b6a      	ldr	r3, [pc, #424]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d00b      	beq.n	8002b5a <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8002b42:	4b66      	ldr	r3, [pc, #408]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2200      	movs	r2, #0
 8002b48:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8002b4a:	4b64      	ldr	r3, [pc, #400]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8002b52:	4b62      	ldr	r3, [pc, #392]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2203      	movs	r2, #3
 8002b58:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8002b5a:	4b60      	ldr	r3, [pc, #384]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b64:	2b20      	cmp	r3, #32
 8002b66:	f040 80ad 	bne.w	8002cc4 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8002b6a:	4b5c      	ldr	r3, [pc, #368]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8002b74:	4b59      	ldr	r3, [pc, #356]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8002b7a:	4b58      	ldr	r3, [pc, #352]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	4b57      	ldr	r3, [pc, #348]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8002b86:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8002b8a:	4413      	add	r3, r2
 8002b8c:	3302      	adds	r3, #2
 8002b8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b92:	4619      	mov	r1, r3
 8002b94:	f007 ff1e 	bl	800a9d4 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8002b98:	e094      	b.n	8002cc4 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8002b9a:	4b50      	ldr	r3, [pc, #320]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	7d1b      	ldrb	r3, [r3, #20]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 8091 	beq.w	8002cc8 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8002ba6:	4b4d      	ldr	r3, [pc, #308]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	22fe      	movs	r2, #254	; 0xfe
 8002bac:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8002bae:	4b4b      	ldr	r3, [pc, #300]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f8b3 105c 	ldrh.w	r1, [r3, #92]	; 0x5c
 8002bb8:	4b48      	ldr	r3, [pc, #288]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8002bc8:	4b44      	ldr	r3, [pc, #272]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002bca:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8002bcc:	1a8a      	subs	r2, r1, r2
 8002bce:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8002bd0:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8002bd4:	4b41      	ldr	r3, [pc, #260]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2204      	movs	r2, #4
 8002bda:	75da      	strb	r2, [r3, #23]
		}
		break;
 8002bdc:	e074      	b.n	8002cc8 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8002bde:	4b3f      	ldr	r3, [pc, #252]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8002be6:	f113 0f02 	cmn.w	r3, #2
 8002bea:	d150      	bne.n	8002c8e <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8002bec:	4b3b      	ldr	r3, [pc, #236]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8002bf4:	4b39      	ldr	r3, [pc, #228]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f203 2272 	addw	r2, r3, #626	; 0x272
 8002bfc:	4b37      	ldr	r3, [pc, #220]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8002c04:	3b02      	subs	r3, #2
 8002c06:	4619      	mov	r1, r3
 8002c08:	4610      	mov	r0, r2
 8002c0a:	f7ff ff31 	bl	8002a70 <CRC16>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002c12:	793a      	ldrb	r2, [r7, #4]
 8002c14:	4b31      	ldr	r3, [pc, #196]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c16:	6819      	ldr	r1, [r3, #0]
 8002c18:	4b30      	ldr	r3, [pc, #192]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8002c20:	3b02      	subs	r3, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d10c      	bne.n	8002c46 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8002c2c:	797a      	ldrb	r2, [r7, #5]
 8002c2e:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	4b2a      	ldr	r3, [pc, #168]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	440b      	add	r3, r1
 8002c3e:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d004      	beq.n	8002c50 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8002c46:	4b25      	ldr	r3, [pc, #148]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	22ff      	movs	r2, #255	; 0xff
 8002c4c:	759a      	strb	r2, [r3, #22]
				break;
 8002c4e:	e040      	b.n	8002cd2 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8002c50:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 8002c58:	4b20      	ldr	r3, [pc, #128]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d113      	bne.n	8002c8a <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8002c62:	4b1e      	ldr	r3, [pc, #120]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8002c6a:	4b1c      	ldr	r3, [pc, #112]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 8002c72:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8002c74:	4b19      	ldr	r3, [pc, #100]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8002c7c:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f009 fc34 	bl	800c4ec <memcpy>

			//execute command
			Modbus_frame_response();
 8002c84:	f000 f90a 	bl	8002e9c <Modbus_frame_response>
 8002c88:	e001      	b.n	8002c8e <Modbus_Protocal_Worker+0x1b2>
				break;
 8002c8a:	bf00      	nop
					}
		break;


	}
}
 8002c8c:	e021      	b.n	8002cd2 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 8002c8e:	4b13      	ldr	r3, [pc, #76]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	7d5b      	ldrb	r3, [r3, #21]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d019      	beq.n	8002ccc <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8002c98:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	75da      	strb	r2, [r3, #23]
		break;
 8002ca0:	e014      	b.n	8002ccc <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002ca2:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cac:	2b20      	cmp	r3, #32
 8002cae:	d10f      	bne.n	8002cd0 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 8002cba:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <Modbus_Protocal_Worker+0x200>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	75da      	strb	r2, [r3, #23]
		break;
 8002cc2:	e005      	b.n	8002cd0 <Modbus_Protocal_Worker+0x1f4>
		break;
 8002cc4:	bf00      	nop
 8002cc6:	e004      	b.n	8002cd2 <Modbus_Protocal_Worker+0x1f6>
		break;
 8002cc8:	bf00      	nop
 8002cca:	e002      	b.n	8002cd2 <Modbus_Protocal_Worker+0x1f6>
		break;
 8002ccc:	bf00      	nop
 8002cce:	e000      	b.n	8002cd2 <Modbus_Protocal_Worker+0x1f6>
		break;
 8002cd0:	bf00      	nop
}
 8002cd2:	bf00      	nop
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20000370 	.word	0x20000370

08002ce0 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8002ce6:	4b1e      	ldr	r3, [pc, #120]	; (8002d60 <modbusWrite1Register+0x80>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	7e5b      	ldrb	r3, [r3, #25]
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	021b      	lsls	r3, r3, #8
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <modbusWrite1Register+0x80>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	7e9b      	ldrb	r3, [r3, #26]
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	4413      	add	r3, r2
 8002cfc:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8002cfe:	88fa      	ldrh	r2, [r7, #6]
 8002d00:	4b17      	ldr	r3, [pc, #92]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d903      	bls.n	8002d12 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002d0a:	2002      	movs	r0, #2
 8002d0c:	f000 f8a4 	bl	8002e58 <ModbusErrorReply>
			 return;
 8002d10:	e023      	b.n	8002d5a <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8002d12:	4b13      	ldr	r3, [pc, #76]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	4b12      	ldr	r3, [pc, #72]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6859      	ldr	r1, [r3, #4]
 8002d1c:	88fb      	ldrh	r3, [r7, #6]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	440b      	add	r3, r1
 8002d22:	7ed2      	ldrb	r2, [r2, #27]
 8002d24:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8002d26:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6859      	ldr	r1, [r3, #4]
 8002d30:	88fb      	ldrh	r3, [r7, #6]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	440b      	add	r3, r1
 8002d36:	7f12      	ldrb	r2, [r2, #28]
 8002d38:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f503 70a2 	add.w	r0, r3, #324	; 0x144
			hModbus->Rxframe,
 8002d42:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8002d48:	2208      	movs	r2, #8
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	f009 fbce 	bl	800c4ec <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8002d50:	4b03      	ldr	r3, [pc, #12]	; (8002d60 <modbusWrite1Register+0x80>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2205      	movs	r2, #5
 8002d56:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270



}
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000370 	.word	0x20000370

08002d64 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8002d6a:	4b3a      	ldr	r3, [pc, #232]	; (8002e54 <modbusRead1Register+0xf0>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	7edb      	ldrb	r3, [r3, #27]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	021b      	lsls	r3, r3, #8
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	4b37      	ldr	r3, [pc, #220]	; (8002e54 <modbusRead1Register+0xf0>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	7f1b      	ldrb	r3, [r3, #28]
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	4413      	add	r3, r2
 8002d80:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8002d82:	4b34      	ldr	r3, [pc, #208]	; (8002e54 <modbusRead1Register+0xf0>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	7e5b      	ldrb	r3, [r3, #25]
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	021b      	lsls	r3, r3, #8
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	4b31      	ldr	r3, [pc, #196]	; (8002e54 <modbusRead1Register+0xf0>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	7e9b      	ldrb	r3, [r3, #26]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	4413      	add	r3, r2
 8002d98:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d002      	beq.n	8002da6 <modbusRead1Register+0x42>
 8002da0:	88fb      	ldrh	r3, [r7, #6]
 8002da2:	2b7d      	cmp	r3, #125	; 0x7d
 8002da4:	d903      	bls.n	8002dae <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8002da6:	2003      	movs	r0, #3
 8002da8:	f000 f856 	bl	8002e58 <ModbusErrorReply>
		 return;
 8002dac:	e04e      	b.n	8002e4c <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8002dae:	88ba      	ldrh	r2, [r7, #4]
 8002db0:	4b28      	ldr	r3, [pc, #160]	; (8002e54 <modbusRead1Register+0xf0>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d808      	bhi.n	8002dcc <modbusRead1Register+0x68>
 8002dba:	88ba      	ldrh	r2, [r7, #4]
 8002dbc:	88fb      	ldrh	r3, [r7, #6]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4b24      	ldr	r3, [pc, #144]	; (8002e54 <modbusRead1Register+0xf0>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d903      	bls.n	8002dd4 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002dcc:	2002      	movs	r0, #2
 8002dce:	f000 f843 	bl	8002e58 <ModbusErrorReply>
		 return;
 8002dd2:	e03b      	b.n	8002e4c <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8002dd4:	4b1f      	ldr	r3, [pc, #124]	; (8002e54 <modbusRead1Register+0xf0>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2203      	movs	r2, #3
 8002dda:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <modbusRead1Register+0xf0>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	0052      	lsls	r2, r2, #1
 8002de8:	b2d2      	uxtb	r2, r2
 8002dea:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8002dee:	2400      	movs	r4, #0
 8002df0:	e020      	b.n	8002e34 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8002df2:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <modbusRead1Register+0xf0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	88bb      	ldrh	r3, [r7, #4]
 8002dfa:	4423      	add	r3, r4
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	18d1      	adds	r1, r2, r3
 8002e00:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <modbusRead1Register+0xf0>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	1c63      	adds	r3, r4, #1
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	7849      	ldrb	r1, [r1, #1]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	460a      	mov	r2, r1
 8002e0e:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8002e12:	4b10      	ldr	r3, [pc, #64]	; (8002e54 <modbusRead1Register+0xf0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	88bb      	ldrh	r3, [r7, #4]
 8002e1a:	4423      	add	r3, r4
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	18d1      	adds	r1, r2, r3
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <modbusRead1Register+0xf0>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	0063      	lsls	r3, r4, #1
 8002e26:	3303      	adds	r3, #3
 8002e28:	7809      	ldrb	r1, [r1, #0]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	460a      	mov	r2, r1
 8002e2e:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8002e32:	3401      	adds	r4, #1
 8002e34:	88fb      	ldrh	r3, [r7, #6]
 8002e36:	429c      	cmp	r4, r3
 8002e38:	dbdb      	blt.n	8002df2 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8002e3a:	88fb      	ldrh	r3, [r7, #6]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <modbusRead1Register+0xf0>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	0052      	lsls	r2, r2, #1
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270

}
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd90      	pop	{r4, r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20000370 	.word	0x20000370

08002e58 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8002e62:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <ModbusErrorReply+0x40>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	7e1a      	ldrb	r2, [r3, #24]
 8002e68:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <ModbusErrorReply+0x40>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002e70:	b2d2      	uxtb	r2, r2
 8002e72:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	hModbus->Txframe[1] = Errorcode;
 8002e76:	4b08      	ldr	r3, [pc, #32]	; (8002e98 <ModbusErrorReply+0x40>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	79fa      	ldrb	r2, [r7, #7]
 8002e7c:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->TxCount = 2;
 8002e80:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <ModbusErrorReply+0x40>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2202      	movs	r2, #2
 8002e86:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	20000370 	.word	0x20000370

08002e9c <Modbus_frame_response>:

void Modbus_frame_response()
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8002ea0:	4b09      	ldr	r3, [pc, #36]	; (8002ec8 <Modbus_frame_response+0x2c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	7e1b      	ldrb	r3, [r3, #24]
 8002ea6:	2b03      	cmp	r3, #3
 8002ea8:	d004      	beq.n	8002eb4 <Modbus_frame_response+0x18>
 8002eaa:	2b06      	cmp	r3, #6
 8002eac:	d105      	bne.n	8002eba <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8002eae:	f7ff ff17 	bl	8002ce0 <modbusWrite1Register>
		break;
 8002eb2:	e006      	b.n	8002ec2 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8002eb4:	f7ff ff56 	bl	8002d64 <modbusRead1Register>
		break;
 8002eb8:	e003      	b.n	8002ec2 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8002eba:	2001      	movs	r0, #1
 8002ebc:	f7ff ffcc 	bl	8002e58 <ModbusErrorReply>
		break;
 8002ec0:	bf00      	nop

	}
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000370 	.word	0x20000370

08002ecc <Modbus_Emission>:

void Modbus_Emission()
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002ed2:	4b38      	ldr	r3, [pc, #224]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002edc:	2b20      	cmp	r3, #32
 8002ede:	d15d      	bne.n	8002f9c <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8002ee0:	4b34      	ldr	r3, [pc, #208]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4b33      	ldr	r3, [pc, #204]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	7812      	ldrb	r2, [r2, #0]
 8002eea:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8002eee:	4b31      	ldr	r3, [pc, #196]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8002ef6:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8002ef8:	4b2e      	ldr	r3, [pc, #184]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f503 71a2 	add.w	r1, r3, #324	; 0x144
				hModbus->TxCount
 8002f00:	4b2c      	ldr	r3, [pc, #176]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
		memcpy
 8002f08:	461a      	mov	r2, r3
 8002f0a:	f009 faef 	bl	800c4ec <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8002f0e:	4b29      	ldr	r3, [pc, #164]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	4b26      	ldr	r3, [pc, #152]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	3203      	adds	r2, #3
 8002f1e:	b292      	uxth	r2, r2
 8002f20:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002f24:	4b23      	ldr	r3, [pc, #140]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8002f2c:	4b21      	ldr	r3, [pc, #132]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002f34:	3b02      	subs	r3, #2
 8002f36:	4619      	mov	r1, r3
 8002f38:	4610      	mov	r0, r2
 8002f3a:	f7ff fd99 	bl	8002a70 <CRC16>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8002f42:	4b1c      	ldr	r3, [pc, #112]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	4b1b      	ldr	r3, [pc, #108]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8002f4e:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8002f50:	7939      	ldrb	r1, [r7, #4]
 8002f52:	4413      	add	r3, r2
 8002f54:	460a      	mov	r2, r1
 8002f56:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8002f5a:	4b16      	ldr	r3, [pc, #88]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	4b15      	ldr	r3, [pc, #84]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8002f66:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8002f68:	7979      	ldrb	r1, [r7, #5]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	460a      	mov	r2, r1
 8002f6e:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002f72:	4b10      	ldr	r3, [pc, #64]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7c:	2b20      	cmp	r3, #32
 8002f7e:	d10d      	bne.n	8002f9c <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8002f80:	4b0c      	ldr	r3, [pc, #48]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8002f86:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8002f8e:	4b09      	ldr	r3, [pc, #36]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8002f92:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8002f96:	461a      	mov	r2, r3
 8002f98:	f007 fc9c 	bl	800a8d4 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8002f9c:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8002fa4:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <Modbus_Emission+0xe8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	755a      	strb	r2, [r3, #21]

}
 8002fac:	bf00      	nop
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20000370 	.word	0x20000370

08002fb8 <SetShelve_mode>:
{
	WAIT,PUSH,PULL,DONE
}PPSTATE;

void SetShelve_mode(FlagTypeDef *flag,JoystickStructureTypeDef *joystick , QEIStructureTypeDef *QEI)
{
 8002fb8:	b5b0      	push	{r4, r5, r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
	flag->setShelve = 1;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	705a      	strb	r2, [r3, #1]
	static int8_t POINT = 0;

	if(POINT > 4) POINT = 4;
 8002fca:	4bb7      	ldr	r3, [pc, #732]	; (80032a8 <SetShelve_mode+0x2f0>)
 8002fcc:	f993 3000 	ldrsb.w	r3, [r3]
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	dd03      	ble.n	8002fdc <SetShelve_mode+0x24>
 8002fd4:	4bb4      	ldr	r3, [pc, #720]	; (80032a8 <SetShelve_mode+0x2f0>)
 8002fd6:	2204      	movs	r2, #4
 8002fd8:	701a      	strb	r2, [r3, #0]
 8002fda:	e007      	b.n	8002fec <SetShelve_mode+0x34>
	else if(POINT < 0) POINT = 0;
 8002fdc:	4bb2      	ldr	r3, [pc, #712]	; (80032a8 <SetShelve_mode+0x2f0>)
 8002fde:	f993 3000 	ldrsb.w	r3, [r3]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	da02      	bge.n	8002fec <SetShelve_mode+0x34>
 8002fe6:	4bb0      	ldr	r3, [pc, #704]	; (80032a8 <SetShelve_mode+0x2f0>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	701a      	strb	r2, [r3, #0]
	Joystick_UpdateValue(joystick, QEI);
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	68b8      	ldr	r0, [r7, #8]
 8002ff0:	f7fe fea2 	bl	8001d38 <Joystick_UpdateValue>

    if(joystick->PIN[A] == 1)
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f8b3 3194 	ldrh.w	r3, [r3, #404]	; 0x194
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d167      	bne.n	80030ce <SetShelve_mode+0x116>
	{
		registerFrame[0x23].U16 = (joystick->PointPosition[0] - QEI->HomePosition)*10; //  Shelve  BaseSytem
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	ed93 7a67 	vldr	s14, [r3, #412]	; 0x19c
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800300a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800300e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003012:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003016:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800301a:	ee17 3a90 	vmov	r3, s15
 800301e:	b29a      	uxth	r2, r3
 8003020:	4ba2      	ldr	r3, [pc, #648]	; (80032ac <SetShelve_mode+0x2f4>)
 8003022:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		registerFrame[0x24].U16 = (joystick->PointPosition[1]- QEI->HomePosition)*10;
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	ed93 7a68 	vldr	s14, [r3, #416]	; 0x1a0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003032:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003036:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800303a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800303e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003042:	ee17 3a90 	vmov	r3, s15
 8003046:	b29a      	uxth	r2, r3
 8003048:	4b98      	ldr	r3, [pc, #608]	; (80032ac <SetShelve_mode+0x2f4>)
 800304a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
		registerFrame[0x25].U16 = (joystick->PointPosition[2]- QEI->HomePosition)*10;
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	ed93 7a69 	vldr	s14, [r3, #420]	; 0x1a4
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800305a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800305e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003062:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003066:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800306a:	ee17 3a90 	vmov	r3, s15
 800306e:	b29a      	uxth	r2, r3
 8003070:	4b8e      	ldr	r3, [pc, #568]	; (80032ac <SetShelve_mode+0x2f4>)
 8003072:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
		registerFrame[0x26].U16 = (joystick->PointPosition[3]- QEI->HomePosition)*10;
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	ed93 7a6a 	vldr	s14, [r3, #424]	; 0x1a8
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003082:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003086:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800308a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800308e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003092:	ee17 3a90 	vmov	r3, s15
 8003096:	b29a      	uxth	r2, r3
 8003098:	4b84      	ldr	r3, [pc, #528]	; (80032ac <SetShelve_mode+0x2f4>)
 800309a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		registerFrame[0x27].U16 = (joystick->PointPosition[4]- QEI->HomePosition)*10;
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	ed93 7a6b 	vldr	s14, [r3, #428]	; 0x1ac
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80030aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80030b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030ba:	ee17 3a90 	vmov	r3, s15
 80030be:	b29a      	uxth	r2, r3
 80030c0:	4b7a      	ldr	r3, [pc, #488]	; (80032ac <SetShelve_mode+0x2f4>)
 80030c2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
		flag->setShelve = 2;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2202      	movs	r2, #2
 80030ca:	705a      	strb	r2, [r3, #1]
 80030cc:	e056      	b.n	800317c <SetShelve_mode+0x1c4>
	}
    else if(joystick->PIN[B] == 1)
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f8b3 3196 	ldrh.w	r3, [r3, #406]	; 0x196
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d116      	bne.n	8003106 <SetShelve_mode+0x14e>
	{
		joystick->PointPosition[POINT] = QEI->LinearPosition;
 80030d8:	4b73      	ldr	r3, [pc, #460]	; (80032a8 <SetShelve_mode+0x2f0>)
 80030da:	f993 3000 	ldrsb.w	r3, [r3]
 80030de:	4618      	mov	r0, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030e4:	68b9      	ldr	r1, [r7, #8]
 80030e6:	f100 0366 	add.w	r3, r0, #102	; 0x66
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	440b      	add	r3, r1
 80030ee:	3304      	adds	r3, #4
 80030f0:	601a      	str	r2, [r3, #0]
		POINT++;
 80030f2:	4b6d      	ldr	r3, [pc, #436]	; (80032a8 <SetShelve_mode+0x2f0>)
 80030f4:	f993 3000 	ldrsb.w	r3, [r3]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	3301      	adds	r3, #1
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	b25a      	sxtb	r2, r3
 8003100:	4b69      	ldr	r3, [pc, #420]	; (80032a8 <SetShelve_mode+0x2f0>)
 8003102:	701a      	strb	r2, [r3, #0]
 8003104:	e03a      	b.n	800317c <SetShelve_mode+0x1c4>
	}
	else if(joystick->PIN[C] == 1)
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	f8b3 3198 	ldrh.w	r3, [r3, #408]	; 0x198
 800310c:	2b01      	cmp	r3, #1
 800310e:	d11c      	bne.n	800314a <SetShelve_mode+0x192>
	{
		joystick->PointPosition[0] = 0;
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
		joystick->PointPosition[1] = 0;
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
		joystick->PointPosition[2] = 0;
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
		joystick->PointPosition[3] = 0;
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	f04f 0200 	mov.w	r2, #0
 8003134:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
		joystick->PointPosition[4] = 0;
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
		POINT = 0;
 8003142:	4b59      	ldr	r3, [pc, #356]	; (80032a8 <SetShelve_mode+0x2f0>)
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]
 8003148:	e018      	b.n	800317c <SetShelve_mode+0x1c4>
	}
	else if(joystick->PIN[D] == 1)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	f8b3 319a 	ldrh.w	r3, [r3, #410]	; 0x19a
 8003150:	2b01      	cmp	r3, #1
 8003152:	d113      	bne.n	800317c <SetShelve_mode+0x1c4>
	{
		joystick->PointPosition[POINT] = 0;
 8003154:	4b54      	ldr	r3, [pc, #336]	; (80032a8 <SetShelve_mode+0x2f0>)
 8003156:	f993 3000 	ldrsb.w	r3, [r3]
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	3366      	adds	r3, #102	; 0x66
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4413      	add	r3, r2
 8003162:	3304      	adds	r3, #4
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	601a      	str	r2, [r3, #0]
		POINT--;
 800316a:	4b4f      	ldr	r3, [pc, #316]	; (80032a8 <SetShelve_mode+0x2f0>)
 800316c:	f993 3000 	ldrsb.w	r3, [r3]
 8003170:	b2db      	uxtb	r3, r3
 8003172:	3b01      	subs	r3, #1
 8003174:	b2db      	uxtb	r3, r3
 8003176:	b25a      	sxtb	r2, r3
 8003178:	4b4b      	ldr	r3, [pc, #300]	; (80032a8 <SetShelve_mode+0x2f0>)
 800317a:	701a      	strb	r2, [r3, #0]
	}

	if(joystick->Y < 1750 && joystick->Y >2000)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	f8b3 3192 	ldrh.w	r3, [r3, #402]	; 0x192
 8003182:	f240 62d5 	movw	r2, #1749	; 0x6d5
 8003186:	4293      	cmp	r3, r2
 8003188:	d80d      	bhi.n	80031a6 <SetShelve_mode+0x1ee>
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	f8b3 3192 	ldrh.w	r3, [r3, #402]	; 0x192
 8003190:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003194:	d907      	bls.n	80031a6 <SetShelve_mode+0x1ee>
	{
		Motor_Control(_BACKDRIVE_FACTOR);
 8003196:	4b46      	ldr	r3, [pc, #280]	; (80032b0 <SetShelve_mode+0x2f8>)
 8003198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319c:	4610      	mov	r0, r2
 800319e:	4619      	mov	r1, r3
 80031a0:	f7fe fab6 	bl	8001710 <Motor_Control>
	{
 80031a4:	e028      	b.n	80031f8 <SetShelve_mode+0x240>
	}
	else if(joystick->Y > 3000)
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	f8b3 3192 	ldrh.w	r3, [r3, #402]	; 0x192
 80031ac:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d907      	bls.n	80031c4 <SetShelve_mode+0x20c>
	{
		Motor_Control(MAX_SPEED);
 80031b4:	4b3f      	ldr	r3, [pc, #252]	; (80032b4 <SetShelve_mode+0x2fc>)
 80031b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ba:	4610      	mov	r0, r2
 80031bc:	4619      	mov	r1, r3
 80031be:	f7fe faa7 	bl	8001710 <Motor_Control>
 80031c2:	e019      	b.n	80031f8 <SetShelve_mode+0x240>
	}
	else if(joystick->Y < 500)
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	f8b3 3192 	ldrh.w	r3, [r3, #402]	; 0x192
 80031ca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80031ce:	d20c      	bcs.n	80031ea <SetShelve_mode+0x232>
	{
		Motor_Control(-MAX_SPEED + 50);
 80031d0:	4b38      	ldr	r3, [pc, #224]	; (80032b4 <SetShelve_mode+0x2fc>)
 80031d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d6:	2100      	movs	r1, #0
 80031d8:	f1d2 0432 	rsbs	r4, r2, #50	; 0x32
 80031dc:	eb61 0503 	sbc.w	r5, r1, r3
 80031e0:	4620      	mov	r0, r4
 80031e2:	4629      	mov	r1, r5
 80031e4:	f7fe fa94 	bl	8001710 <Motor_Control>
 80031e8:	e006      	b.n	80031f8 <SetShelve_mode+0x240>
	}
	else
	{
		Motor_Control(_BACKDRIVE_FACTOR);
 80031ea:	4b31      	ldr	r3, [pc, #196]	; (80032b0 <SetShelve_mode+0x2f8>)
 80031ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f0:	4610      	mov	r0, r2
 80031f2:	4619      	mov	r1, r3
 80031f4:	f7fe fa8c 	bl	8001710 <Motor_Control>
	}

	if(joystick->X >= 3000 && joystick->Xpos <= 100)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f8b3 3190 	ldrh.w	r3, [r3, #400]	; 0x190
 80031fe:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003202:	4293      	cmp	r3, r2
 8003204:	d91f      	bls.n	8003246 <SetShelve_mode+0x28e>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	edd3 7a6c 	vldr	s15, [r3, #432]	; 0x1b0
 800320c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80032b8 <SetShelve_mode+0x300>
 8003210:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003218:	d815      	bhi.n	8003246 <SetShelve_mode+0x28e>
	{
		joystick->Xpos += 0.001;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8003220:	4618      	mov	r0, r3
 8003222:	f7fd f95d 	bl	80004e0 <__aeabi_f2d>
 8003226:	a31e      	add	r3, pc, #120	; (adr r3, 80032a0 <SetShelve_mode+0x2e8>)
 8003228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322c:	f7fc fffa 	bl	8000224 <__adddf3>
 8003230:	4602      	mov	r2, r0
 8003232:	460b      	mov	r3, r1
 8003234:	4610      	mov	r0, r2
 8003236:	4619      	mov	r1, r3
 8003238:	f7fd fc64 	bl	8000b04 <__aeabi_d2f>
 800323c:	4602      	mov	r2, r0
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	}
	else if(joystick->X <= 500 && joystick->Xpos >= -100)
	{
		joystick->Xpos -= 0.001;
	}
}
 8003244:	e025      	b.n	8003292 <SetShelve_mode+0x2da>
	else if(joystick->X <= 500 && joystick->Xpos >= -100)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	f8b3 3190 	ldrh.w	r3, [r3, #400]	; 0x190
 800324c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003250:	d81f      	bhi.n	8003292 <SetShelve_mode+0x2da>
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	edd3 7a6c 	vldr	s15, [r3, #432]	; 0x1b0
 8003258:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80032bc <SetShelve_mode+0x304>
 800325c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003264:	da00      	bge.n	8003268 <SetShelve_mode+0x2b0>
}
 8003266:	e014      	b.n	8003292 <SetShelve_mode+0x2da>
		joystick->Xpos -= 0.001;
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800326e:	4618      	mov	r0, r3
 8003270:	f7fd f936 	bl	80004e0 <__aeabi_f2d>
 8003274:	a30a      	add	r3, pc, #40	; (adr r3, 80032a0 <SetShelve_mode+0x2e8>)
 8003276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327a:	f7fc ffd1 	bl	8000220 <__aeabi_dsub>
 800327e:	4602      	mov	r2, r0
 8003280:	460b      	mov	r3, r1
 8003282:	4610      	mov	r0, r2
 8003284:	4619      	mov	r1, r3
 8003286:	f7fd fc3d 	bl	8000b04 <__aeabi_d2f>
 800328a:	4602      	mov	r2, r0
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
}
 8003292:	bf00      	nop
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bdb0      	pop	{r4, r5, r7, pc}
 800329a:	bf00      	nop
 800329c:	f3af 8000 	nop.w
 80032a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80032a4:	3f50624d 	.word	0x3f50624d
 80032a8:	20000374 	.word	0x20000374
 80032ac:	2000114c 	.word	0x2000114c
 80032b0:	20000258 	.word	0x20000258
 80032b4:	20000260 	.word	0x20000260
 80032b8:	42c80000 	.word	0x42c80000
 80032bc:	c2c80000 	.word	0xc2c80000

080032c0 <SetHome_mode>:
void SetHome_mode(FlagTypeDef *flag ,QEIStructureTypeDef *QEI)
{
 80032c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
 80032ca:	6039      	str	r1, [r7, #0]
	static uint64_t tempTime;
	static uint8_t tempSTATE = 0;
	switch (tempSTATE) {
 80032cc:	4b2c      	ldr	r3, [pc, #176]	; (8003380 <SetHome_mode+0xc0>)
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d040      	beq.n	8003356 <SetHome_mode+0x96>
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	dc4e      	bgt.n	8003376 <SetHome_mode+0xb6>
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d002      	beq.n	80032e2 <SetHome_mode+0x22>
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d02a      	beq.n	8003336 <SetHome_mode+0x76>
			break;
	}

// HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14)		- 
//	HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)    - 
}
 80032e0:	e049      	b.n	8003376 <SetHome_mode+0xb6>
			flag->setHome = 1;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	701a      	strb	r2, [r3, #0]
			Motor_Control(-100);
 80032e8:	f06f 0063 	mvn.w	r0, #99	; 0x63
 80032ec:	f7fe fa10 	bl	8001710 <Motor_Control>
			tempTime = micros() + 1000000;
 80032f0:	f001 fc18 	bl	8004b24 <micros>
 80032f4:	4602      	mov	r2, r0
 80032f6:	460b      	mov	r3, r1
 80032f8:	4922      	ldr	r1, [pc, #136]	; (8003384 <SetHome_mode+0xc4>)
 80032fa:	eb12 0801 	adds.w	r8, r2, r1
 80032fe:	f143 0900 	adc.w	r9, r3, #0
 8003302:	4b21      	ldr	r3, [pc, #132]	; (8003388 <SetHome_mode+0xc8>)
 8003304:	e9c3 8900 	strd	r8, r9, [r3]
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))
 8003308:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800330c:	481f      	ldr	r0, [pc, #124]	; (800338c <SetHome_mode+0xcc>)
 800330e:	f004 f8fb 	bl	8007508 <HAL_GPIO_ReadPin>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d02b      	beq.n	8003370 <SetHome_mode+0xb0>
				tempTime = micros() + 1000000;
 8003318:	f001 fc04 	bl	8004b24 <micros>
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	4918      	ldr	r1, [pc, #96]	; (8003384 <SetHome_mode+0xc4>)
 8003322:	1854      	adds	r4, r2, r1
 8003324:	f143 0500 	adc.w	r5, r3, #0
 8003328:	4b17      	ldr	r3, [pc, #92]	; (8003388 <SetHome_mode+0xc8>)
 800332a:	e9c3 4500 	strd	r4, r5, [r3]
				tempSTATE = 1;
 800332e:	4b14      	ldr	r3, [pc, #80]	; (8003380 <SetHome_mode+0xc0>)
 8003330:	2201      	movs	r2, #1
 8003332:	701a      	strb	r2, [r3, #0]
			break;
 8003334:	e01c      	b.n	8003370 <SetHome_mode+0xb0>
			Motor_Control(-75);
 8003336:	f06f 004a 	mvn.w	r0, #74	; 0x4a
 800333a:	f7fe f9e9 	bl	8001710 <Motor_Control>
			if(micros() > tempTime) tempSTATE = 2;
 800333e:	f001 fbf1 	bl	8004b24 <micros>
 8003342:	4b11      	ldr	r3, [pc, #68]	; (8003388 <SetHome_mode+0xc8>)
 8003344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003348:	4282      	cmp	r2, r0
 800334a:	418b      	sbcs	r3, r1
 800334c:	d212      	bcs.n	8003374 <SetHome_mode+0xb4>
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <SetHome_mode+0xc0>)
 8003350:	2202      	movs	r2, #2
 8003352:	701a      	strb	r2, [r3, #0]
			break;
 8003354:	e00e      	b.n	8003374 <SetHome_mode+0xb4>
			Motor_Control(0);
 8003356:	2000      	movs	r0, #0
 8003358:	f7fe f9da 	bl	8001710 <Motor_Control>
			QEIEncoder_SetHome(QEI);
 800335c:	6838      	ldr	r0, [r7, #0]
 800335e:	f7fe fcdd 	bl	8001d1c <QEIEncoder_SetHome>
			flag->setHome = 2;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2202      	movs	r2, #2
 8003366:	701a      	strb	r2, [r3, #0]
			tempSTATE = 0;
 8003368:	4b05      	ldr	r3, [pc, #20]	; (8003380 <SetHome_mode+0xc0>)
 800336a:	2200      	movs	r2, #0
 800336c:	701a      	strb	r2, [r3, #0]
			break;
 800336e:	e002      	b.n	8003376 <SetHome_mode+0xb6>
			break;
 8003370:	bf00      	nop
 8003372:	e000      	b.n	8003376 <SetHome_mode+0xb6>
			break;
 8003374:	bf00      	nop
}
 8003376:	bf00      	nop
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003380:	20000375 	.word	0x20000375
 8003384:	000f4240 	.word	0x000f4240
 8003388:	20000378 	.word	0x20000378
 800338c:	48000400 	.word	0x48000400

08003390 <Point_mode>:

void Point_mode(FlagTypeDef *flag,PIDStructureTypeDef *PIDp , PIDStructureTypeDef *PIDv , QEIStructureTypeDef *QEI,QuinticTypeDef *quintic , float goal)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6178      	str	r0, [r7, #20]
 8003398:	6139      	str	r1, [r7, #16]
 800339a:	60fa      	str	r2, [r7, #12]
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	ed87 0a01 	vstr	s0, [r7, #4]
	flag->Point = 1;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2201      	movs	r2, #1
 80033a6:	709a      	strb	r2, [r3, #2]
	flag->TrejectoryGen = 1;
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	2201      	movs	r2, #1
 80033ac:	711a      	strb	r2, [r3, #4]
	PIDControllerCascade_Command2(PIDp, PIDv, QEI, quintic->Position, quintic->Velocity);
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	edd3 7a00 	vldr	s15, [r3]
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80033ba:	eef0 0a47 	vmov.f32	s1, s14
 80033be:	eeb0 0a67 	vmov.f32	s0, s15
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	68f9      	ldr	r1, [r7, #12]
 80033c6:	6938      	ldr	r0, [r7, #16]
 80033c8:	f7fe fb68 	bl	8001a9c <PIDControllerCascade_Command2>
	Motor_Control((int32_t)PIDv->Command);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80033d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033d6:	ee17 0a90 	vmov	r0, s15
 80033da:	f7fe f999 	bl	8001710 <Motor_Control>
	if(fabs(QEI->LinearPosition - goal) <= 0.05)
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80033e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80033e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033ec:	eef0 7ae7 	vabs.f32	s15, s15
 80033f0:	ee17 0a90 	vmov	r0, s15
 80033f4:	f7fd f874 	bl	80004e0 <__aeabi_f2d>
 80033f8:	a309      	add	r3, pc, #36	; (adr r3, 8003420 <Point_mode+0x90>)
 80033fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fe:	f7fd fb43 	bl	8000a88 <__aeabi_dcmple>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d100      	bne.n	800340a <Point_mode+0x7a>
	{
		flag->Point = 2;
		flag->TrejectoryGen =0;
	}
}
 8003408:	e005      	b.n	8003416 <Point_mode+0x86>
		flag->Point = 2;
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	2202      	movs	r2, #2
 800340e:	709a      	strb	r2, [r3, #2]
		flag->TrejectoryGen =0;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2200      	movs	r2, #0
 8003414:	711a      	strb	r2, [r3, #4]
}
 8003416:	bf00      	nop
 8003418:	3718      	adds	r7, #24
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	9999999a 	.word	0x9999999a
 8003424:	3fa99999 	.word	0x3fa99999

08003428 <Jog_mode>:



void Jog_mode(FlagTypeDef *flag,PIDStructureTypeDef *PIDp , PIDStructureTypeDef *PIDv , QEIStructureTypeDef *QEI,QuinticTypeDef *quintic)
{
 8003428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800342c:	b092      	sub	sp, #72	; 0x48
 800342e:	af00      	add	r7, sp, #0
 8003430:	6478      	str	r0, [r7, #68]	; 0x44
 8003432:	6439      	str	r1, [r7, #64]	; 0x40
 8003434:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003436:	63bb      	str	r3, [r7, #56]	; 0x38
	static uint8_t SUBSTATE = IDLE;
	static uint64_t timestamp;
	static uint8_t PP = WAIT;
	switch (SUBSTATE) {
 8003438:	4bb7      	ldr	r3, [pc, #732]	; (8003718 <Jog_mode+0x2f0>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	2b03      	cmp	r3, #3
 800343e:	f200 821d 	bhi.w	800387c <Jog_mode+0x454>
 8003442:	a201      	add	r2, pc, #4	; (adr r2, 8003448 <Jog_mode+0x20>)
 8003444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003448:	08003459 	.word	0x08003459
 800344c:	080034b1 	.word	0x080034b1
 8003450:	0800359b 	.word	0x0800359b
 8003454:	080036eb 	.word	0x080036eb
		case IDLE:
			if(flag->Jog == 0) flag->jogTIME = 0;
 8003458:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800345a:	78db      	ldrb	r3, [r3, #3]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d102      	bne.n	8003466 <Jog_mode+0x3e>
 8003460:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003462:	2200      	movs	r2, #0
 8003464:	715a      	strb	r2, [r3, #5]

			flag->Jog = 1;
 8003466:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003468:	2201      	movs	r2, #1
 800346a:	70da      	strb	r2, [r3, #3]
			flag->TrejectoryGen = 1;
 800346c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800346e:	2201      	movs	r2, #1
 8003470:	711a      	strb	r2, [r3, #4]
			if (flag->jogTIME < 10)
 8003472:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003474:	795b      	ldrb	r3, [r3, #5]
 8003476:	2b09      	cmp	r3, #9
 8003478:	d80f      	bhi.n	800349a <Jog_mode+0x72>
			{
				SetPosition = Value.TargetPosition[flag->jogTIME];
 800347a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800347c:	795b      	ldrb	r3, [r3, #5]
 800347e:	4aa7      	ldr	r2, [pc, #668]	; (800371c <Jog_mode+0x2f4>)
 8003480:	3316      	adds	r3, #22
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4aa5      	ldr	r2, [pc, #660]	; (8003720 <Jog_mode+0x2f8>)
 800348a:	6013      	str	r3, [r2, #0]
				QuinticTrajectory_SetReady(quintic);
 800348c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800348e:	f000 fca3 	bl	8003dd8 <QuinticTrajectory_SetReady>
				SUBSTATE = GOING;
 8003492:	4ba1      	ldr	r3, [pc, #644]	; (8003718 <Jog_mode+0x2f0>)
 8003494:	2201      	movs	r2, #1
 8003496:	701a      	strb	r2, [r3, #0]
				flag->Jog = 2;
				SolenoidSuck(0);
				SteadyPosition = SetPosition;
				return;
			}
			break;
 8003498:	e1f0      	b.n	800387c <Jog_mode+0x454>
				flag->Jog = 2;
 800349a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800349c:	2202      	movs	r2, #2
 800349e:	70da      	strb	r2, [r3, #3]
				SolenoidSuck(0);
 80034a0:	2000      	movs	r0, #0
 80034a2:	f000 fa69 	bl	8003978 <SolenoidSuck>
				SteadyPosition = SetPosition;
 80034a6:	4b9e      	ldr	r3, [pc, #632]	; (8003720 <Jog_mode+0x2f8>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a9e      	ldr	r2, [pc, #632]	; (8003724 <Jog_mode+0x2fc>)
 80034ac:	6013      	str	r3, [r2, #0]
				return;
 80034ae:	e201      	b.n	80038b4 <Jog_mode+0x48c>
		case GOING:
			if(flag->jogTIME % 2 == 0) status.Z_Status = 4;				//	Pick
 80034b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034b2:	795b      	ldrb	r3, [r3, #5]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d103      	bne.n	80034c6 <Jog_mode+0x9e>
 80034be:	4b9a      	ldr	r3, [pc, #616]	; (8003728 <Jog_mode+0x300>)
 80034c0:	2204      	movs	r2, #4
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	e009      	b.n	80034da <Jog_mode+0xb2>
			else if(flag->jogTIME % 2 == 1) status.Z_Status = 8;		//	Place
 80034c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034c8:	795b      	ldrb	r3, [r3, #5]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <Jog_mode+0xb2>
 80034d4:	4b94      	ldr	r3, [pc, #592]	; (8003728 <Jog_mode+0x300>)
 80034d6:	2208      	movs	r2, #8
 80034d8:	609a      	str	r2, [r3, #8]

			PIDControllerCascade_Command2(PIDp, PIDv, QEI, quintic->Position, quintic->Velocity);
 80034da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034dc:	edd3 7a00 	vldr	s15, [r3]
 80034e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034e2:	ed93 7a01 	vldr	s14, [r3, #4]
 80034e6:	eef0 0a47 	vmov.f32	s1, s14
 80034ea:	eeb0 0a67 	vmov.f32	s0, s15
 80034ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80034f2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80034f4:	f7fe fad2 	bl	8001a9c <PIDControllerCascade_Command2>

			/*                    */
			SolenoidPull();
 80034f8:	f000 fa16 	bl	8003928 <SolenoidPull>
			SolenoidSuck(1);
 80034fc:	2001      	movs	r0, #1
 80034fe:	f000 fa3b 	bl	8003978 <SolenoidSuck>

			if(fabs(QEI->LinearPosition - SetPosition) <= 0.1)
 8003502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003504:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003508:	4b85      	ldr	r3, [pc, #532]	; (8003720 <Jog_mode+0x2f8>)
 800350a:	edd3 7a00 	vldr	s15, [r3]
 800350e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003512:	eef0 7ae7 	vabs.f32	s15, s15
 8003516:	ee17 0a90 	vmov	r0, s15
 800351a:	f7fc ffe1 	bl	80004e0 <__aeabi_f2d>
 800351e:	a37c      	add	r3, pc, #496	; (adr r3, 8003710 <Jog_mode+0x2e8>)
 8003520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003524:	f7fd fab0 	bl	8000a88 <__aeabi_dcmple>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d02b      	beq.n	8003586 <Jog_mode+0x15e>
			{
				Motor_Control(_BACKDRIVE_FACTOR);
 800352e:	4b7f      	ldr	r3, [pc, #508]	; (800372c <Jog_mode+0x304>)
 8003530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003534:	4610      	mov	r0, r2
 8003536:	4619      	mov	r1, r3
 8003538:	f7fe f8ea 	bl	8001710 <Motor_Control>
//				flag->TrejectoryGen = 0;
				if(flag->jogTIME % 2 == 0) SUBSTATE = PICKING;				//	Pick
 800353c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800353e:	795b      	ldrb	r3, [r3, #5]
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d103      	bne.n	8003552 <Jog_mode+0x12a>
 800354a:	4b73      	ldr	r3, [pc, #460]	; (8003718 <Jog_mode+0x2f0>)
 800354c:	2202      	movs	r2, #2
 800354e:	701a      	strb	r2, [r3, #0]
 8003550:	e009      	b.n	8003566 <Jog_mode+0x13e>
				else if(flag->jogTIME % 2 == 1) SUBSTATE = PLACING;		//	Place
 8003552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003554:	795b      	ldrb	r3, [r3, #5]
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d002      	beq.n	8003566 <Jog_mode+0x13e>
 8003560:	4b6d      	ldr	r3, [pc, #436]	; (8003718 <Jog_mode+0x2f0>)
 8003562:	2203      	movs	r2, #3
 8003564:	701a      	strb	r2, [r3, #0]
				/*                Delay Time      */
				timestamp = micros() + 100000; // 
 8003566:	f001 fadd 	bl	8004b24 <micros>
 800356a:	4602      	mov	r2, r0
 800356c:	460b      	mov	r3, r1
 800356e:	4970      	ldr	r1, [pc, #448]	; (8003730 <Jog_mode+0x308>)
 8003570:	1851      	adds	r1, r2, r1
 8003572:	6339      	str	r1, [r7, #48]	; 0x30
 8003574:	f143 0300 	adc.w	r3, r3, #0
 8003578:	637b      	str	r3, [r7, #52]	; 0x34
 800357a:	4b6e      	ldr	r3, [pc, #440]	; (8003734 <Jog_mode+0x30c>)
 800357c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8003580:	e9c3 1200 	strd	r1, r2, [r3]
			}
			else{
				Motor_Control((int32_t)PIDv->Command);
			}

			break;
 8003584:	e17a      	b.n	800387c <Jog_mode+0x454>
				Motor_Control((int32_t)PIDv->Command);
 8003586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003588:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800358c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003590:	ee17 0a90 	vmov	r0, s15
 8003594:	f7fe f8bc 	bl	8001710 <Motor_Control>
			break;
 8003598:	e170      	b.n	800387c <Jog_mode+0x454>
		case PICKING:
			switch (PP) {
 800359a:	4b67      	ldr	r3, [pc, #412]	; (8003738 <Jog_mode+0x310>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b03      	cmp	r3, #3
 80035a0:	f200 8169 	bhi.w	8003876 <Jog_mode+0x44e>
 80035a4:	a201      	add	r2, pc, #4	; (adr r2, 80035ac <Jog_mode+0x184>)
 80035a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035aa:	bf00      	nop
 80035ac:	080035bd 	.word	0x080035bd
 80035b0:	0800361f 	.word	0x0800361f
 80035b4:	08003681 	.word	0x08003681
 80035b8:	080036c3 	.word	0x080036c3
				case WAIT:
					if(micros() < timestamp)
 80035bc:	f001 fab2 	bl	8004b24 <micros>
 80035c0:	4b5c      	ldr	r3, [pc, #368]	; (8003734 <Jog_mode+0x30c>)
 80035c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c6:	4290      	cmp	r0, r2
 80035c8:	eb71 0303 	sbcs.w	r3, r1, r3
 80035cc:	d207      	bcs.n	80035de <Jog_mode+0x1b6>
					{
						Motor_Control(_BACKDRIVE_FACTOR);
 80035ce:	4b57      	ldr	r3, [pc, #348]	; (800372c <Jog_mode+0x304>)
 80035d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d4:	4610      	mov	r0, r2
 80035d6:	4619      	mov	r1, r3
 80035d8:	f7fe f89a 	bl	8001710 <Motor_Control>
					else
					{
						PP = PUSH;
						timestamp = micros() + delay_time + 400000;		// delay push seconds?
					}
					break;
 80035dc:	e084      	b.n	80036e8 <Jog_mode+0x2c0>
						PP = PUSH;
 80035de:	4b56      	ldr	r3, [pc, #344]	; (8003738 <Jog_mode+0x310>)
 80035e0:	2201      	movs	r2, #1
 80035e2:	701a      	strb	r2, [r3, #0]
						timestamp = micros() + delay_time + 400000;		// delay push seconds?
 80035e4:	f001 fa9e 	bl	8004b24 <micros>
 80035e8:	4602      	mov	r2, r0
 80035ea:	460b      	mov	r3, r1
 80035ec:	4953      	ldr	r1, [pc, #332]	; (800373c <Jog_mode+0x314>)
 80035ee:	6809      	ldr	r1, [r1, #0]
 80035f0:	2000      	movs	r0, #0
 80035f2:	62b9      	str	r1, [r7, #40]	; 0x28
 80035f4:	62f8      	str	r0, [r7, #44]	; 0x2c
 80035f6:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80035fa:	4641      	mov	r1, r8
 80035fc:	1854      	adds	r4, r2, r1
 80035fe:	4649      	mov	r1, r9
 8003600:	eb43 0101 	adc.w	r1, r3, r1
 8003604:	460d      	mov	r5, r1
 8003606:	4b4e      	ldr	r3, [pc, #312]	; (8003740 <Jog_mode+0x318>)
 8003608:	18e3      	adds	r3, r4, r3
 800360a:	623b      	str	r3, [r7, #32]
 800360c:	f145 0300 	adc.w	r3, r5, #0
 8003610:	627b      	str	r3, [r7, #36]	; 0x24
 8003612:	4b48      	ldr	r3, [pc, #288]	; (8003734 <Jog_mode+0x30c>)
 8003614:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003618:	e9c3 1200 	strd	r1, r2, [r3]
					break;
 800361c:	e064      	b.n	80036e8 <Jog_mode+0x2c0>

				case PUSH:
					if(micros() < timestamp)
 800361e:	f001 fa81 	bl	8004b24 <micros>
 8003622:	4b44      	ldr	r3, [pc, #272]	; (8003734 <Jog_mode+0x30c>)
 8003624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003628:	4290      	cmp	r0, r2
 800362a:	eb71 0303 	sbcs.w	r3, r1, r3
 800362e:	d20c      	bcs.n	800364a <Jog_mode+0x222>
					{
						Motor_Control(_BACKDRIVE_FACTOR);
 8003630:	4b3e      	ldr	r3, [pc, #248]	; (800372c <Jog_mode+0x304>)
 8003632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003636:	4610      	mov	r0, r2
 8003638:	4619      	mov	r1, r3
 800363a:	f7fe f869 	bl	8001710 <Motor_Control>
						SolenoidPush();
 800363e:	f000 f94b 	bl	80038d8 <SolenoidPush>
						SolenoidSuck(1);
 8003642:	2001      	movs	r0, #1
 8003644:	f000 f998 	bl	8003978 <SolenoidSuck>
					else
					{
						PP = PULL;
						timestamp = micros() + delay_time;		// delay push seconds?
					}
					break;
 8003648:	e04e      	b.n	80036e8 <Jog_mode+0x2c0>
						PP = PULL;
 800364a:	4b3b      	ldr	r3, [pc, #236]	; (8003738 <Jog_mode+0x310>)
 800364c:	2202      	movs	r2, #2
 800364e:	701a      	strb	r2, [r3, #0]
						timestamp = micros() + delay_time;		// delay push seconds?
 8003650:	f001 fa68 	bl	8004b24 <micros>
 8003654:	4602      	mov	r2, r0
 8003656:	460b      	mov	r3, r1
 8003658:	4938      	ldr	r1, [pc, #224]	; (800373c <Jog_mode+0x314>)
 800365a:	6809      	ldr	r1, [r1, #0]
 800365c:	2000      	movs	r0, #0
 800365e:	61b9      	str	r1, [r7, #24]
 8003660:	61f8      	str	r0, [r7, #28]
 8003662:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8003666:	4621      	mov	r1, r4
 8003668:	1851      	adds	r1, r2, r1
 800366a:	6139      	str	r1, [r7, #16]
 800366c:	4629      	mov	r1, r5
 800366e:	eb43 0101 	adc.w	r1, r3, r1
 8003672:	6179      	str	r1, [r7, #20]
 8003674:	4b2f      	ldr	r3, [pc, #188]	; (8003734 <Jog_mode+0x30c>)
 8003676:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800367a:	e9c3 1200 	strd	r1, r2, [r3]
					break;
 800367e:	e033      	b.n	80036e8 <Jog_mode+0x2c0>
				case PULL:
					if(micros() < timestamp)
 8003680:	f001 fa50 	bl	8004b24 <micros>
 8003684:	4b2b      	ldr	r3, [pc, #172]	; (8003734 <Jog_mode+0x30c>)
 8003686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368a:	4290      	cmp	r0, r2
 800368c:	eb71 0303 	sbcs.w	r3, r1, r3
 8003690:	d20c      	bcs.n	80036ac <Jog_mode+0x284>
					{
						Motor_Control(_BACKDRIVE_FACTOR);
 8003692:	4b26      	ldr	r3, [pc, #152]	; (800372c <Jog_mode+0x304>)
 8003694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003698:	4610      	mov	r0, r2
 800369a:	4619      	mov	r1, r3
 800369c:	f7fe f838 	bl	8001710 <Motor_Control>
						SolenoidSuck(1);
 80036a0:	2001      	movs	r0, #1
 80036a2:	f000 f969 	bl	8003978 <SolenoidSuck>
						SolenoidPull();
 80036a6:	f000 f93f 	bl	8003928 <SolenoidPull>
					else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7))

					{
						PP = DONE;
					}
					break;
 80036aa:	e01c      	b.n	80036e6 <Jog_mode+0x2be>
					else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7))
 80036ac:	2180      	movs	r1, #128	; 0x80
 80036ae:	4825      	ldr	r0, [pc, #148]	; (8003744 <Jog_mode+0x31c>)
 80036b0:	f003 ff2a 	bl	8007508 <HAL_GPIO_ReadPin>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d115      	bne.n	80036e6 <Jog_mode+0x2be>
						PP = DONE;
 80036ba:	4b1f      	ldr	r3, [pc, #124]	; (8003738 <Jog_mode+0x310>)
 80036bc:	2203      	movs	r2, #3
 80036be:	701a      	strb	r2, [r3, #0]
					break;
 80036c0:	e011      	b.n	80036e6 <Jog_mode+0x2be>
				case DONE:
					flag->TrejectoryGen = 0;
 80036c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036c4:	2200      	movs	r2, #0
 80036c6:	711a      	strb	r2, [r3, #4]
					SolenoidPull();
 80036c8:	f000 f92e 	bl	8003928 <SolenoidPull>
					flag->jogTIME +=1;
 80036cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036ce:	795b      	ldrb	r3, [r3, #5]
 80036d0:	3301      	adds	r3, #1
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036d6:	715a      	strb	r2, [r3, #5]
					SUBSTATE = IDLE;
 80036d8:	4b0f      	ldr	r3, [pc, #60]	; (8003718 <Jog_mode+0x2f0>)
 80036da:	2200      	movs	r2, #0
 80036dc:	701a      	strb	r2, [r3, #0]
					PP = WAIT;
 80036de:	4b16      	ldr	r3, [pc, #88]	; (8003738 <Jog_mode+0x310>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	701a      	strb	r2, [r3, #0]
					break;
 80036e4:	e000      	b.n	80036e8 <Jog_mode+0x2c0>
					break;
 80036e6:	bf00      	nop
			}
			break;
 80036e8:	e0c5      	b.n	8003876 <Jog_mode+0x44e>

		case PLACING:
			switch (PP) {
 80036ea:	4b13      	ldr	r3, [pc, #76]	; (8003738 <Jog_mode+0x310>)
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	2b03      	cmp	r3, #3
 80036f0:	f200 80c3 	bhi.w	800387a <Jog_mode+0x452>
 80036f4:	a201      	add	r2, pc, #4	; (adr r2, 80036fc <Jog_mode+0x2d4>)
 80036f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fa:	bf00      	nop
 80036fc:	08003749 	.word	0x08003749
 8003700:	0800379b 	.word	0x0800379b
 8003704:	08003809 	.word	0x08003809
 8003708:	0800384b 	.word	0x0800384b
 800370c:	f3af 8000 	nop.w
 8003710:	9999999a 	.word	0x9999999a
 8003714:	3fb99999 	.word	0x3fb99999
 8003718:	20000380 	.word	0x20000380
 800371c:	200012f4 	.word	0x200012f4
 8003720:	20000c70 	.word	0x20000c70
 8003724:	20000c6c 	.word	0x20000c6c
 8003728:	200012dc 	.word	0x200012dc
 800372c:	20000258 	.word	0x20000258
 8003730:	000186a0 	.word	0x000186a0
 8003734:	20000388 	.word	0x20000388
 8003738:	20000390 	.word	0x20000390
 800373c:	20000268 	.word	0x20000268
 8003740:	00061a80 	.word	0x00061a80
 8003744:	48000800 	.word	0x48000800
				case WAIT:
					if(micros() < timestamp)
 8003748:	f001 f9ec 	bl	8004b24 <micros>
 800374c:	4b5b      	ldr	r3, [pc, #364]	; (80038bc <Jog_mode+0x494>)
 800374e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003752:	4290      	cmp	r0, r2
 8003754:	eb71 0303 	sbcs.w	r3, r1, r3
 8003758:	d207      	bcs.n	800376a <Jog_mode+0x342>
					{
						Motor_Control(_BACKDRIVE_FACTOR);
 800375a:	4b59      	ldr	r3, [pc, #356]	; (80038c0 <Jog_mode+0x498>)
 800375c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003760:	4610      	mov	r0, r2
 8003762:	4619      	mov	r1, r3
 8003764:	f7fd ffd4 	bl	8001710 <Motor_Control>
					else
					{
						PP = PUSH;
						timestamp = micros() + delay_time;		// delay push seconds?
					}
					break;
 8003768:	e084      	b.n	8003874 <Jog_mode+0x44c>
						PP = PUSH;
 800376a:	4b56      	ldr	r3, [pc, #344]	; (80038c4 <Jog_mode+0x49c>)
 800376c:	2201      	movs	r2, #1
 800376e:	701a      	strb	r2, [r3, #0]
						timestamp = micros() + delay_time;		// delay push seconds?
 8003770:	f001 f9d8 	bl	8004b24 <micros>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	4953      	ldr	r1, [pc, #332]	; (80038c8 <Jog_mode+0x4a0>)
 800377a:	6809      	ldr	r1, [r1, #0]
 800377c:	2000      	movs	r0, #0
 800377e:	468a      	mov	sl, r1
 8003780:	4683      	mov	fp, r0
 8003782:	eb12 010a 	adds.w	r1, r2, sl
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	eb43 030b 	adc.w	r3, r3, fp
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	4b4b      	ldr	r3, [pc, #300]	; (80038bc <Jog_mode+0x494>)
 8003790:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003794:	e9c3 1200 	strd	r1, r2, [r3]
					break;
 8003798:	e06c      	b.n	8003874 <Jog_mode+0x44c>

				case PUSH:
					if(micros() < timestamp)
 800379a:	f001 f9c3 	bl	8004b24 <micros>
 800379e:	4b47      	ldr	r3, [pc, #284]	; (80038bc <Jog_mode+0x494>)
 80037a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a4:	4290      	cmp	r0, r2
 80037a6:	eb71 0303 	sbcs.w	r3, r1, r3
 80037aa:	d215      	bcs.n	80037d8 <Jog_mode+0x3b0>
					{
						Motor_Control(_BACKDRIVE_FACTOR);
 80037ac:	4b44      	ldr	r3, [pc, #272]	; (80038c0 <Jog_mode+0x498>)
 80037ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b2:	4610      	mov	r0, r2
 80037b4:	4619      	mov	r1, r3
 80037b6:	f7fd ffab 	bl	8001710 <Motor_Control>
						SolenoidPush();
 80037ba:	f000 f88d 	bl	80038d8 <SolenoidPush>
						if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)) SolenoidSuck(0);
 80037be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80037c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037c6:	f003 fe9f 	bl	8007508 <HAL_GPIO_ReadPin>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d04e      	beq.n	800386e <Jog_mode+0x446>
 80037d0:	2000      	movs	r0, #0
 80037d2:	f000 f8d1 	bl	8003978 <SolenoidSuck>
					else
					{
						PP = PULL;
						timestamp = micros() + delay_time;		// delay pull seconds?
					}
					break;
 80037d6:	e04a      	b.n	800386e <Jog_mode+0x446>
						PP = PULL;
 80037d8:	4b3a      	ldr	r3, [pc, #232]	; (80038c4 <Jog_mode+0x49c>)
 80037da:	2202      	movs	r2, #2
 80037dc:	701a      	strb	r2, [r3, #0]
						timestamp = micros() + delay_time;		// delay pull seconds?
 80037de:	f001 f9a1 	bl	8004b24 <micros>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4938      	ldr	r1, [pc, #224]	; (80038c8 <Jog_mode+0x4a0>)
 80037e8:	6809      	ldr	r1, [r1, #0]
 80037ea:	2000      	movs	r0, #0
 80037ec:	4688      	mov	r8, r1
 80037ee:	4681      	mov	r9, r0
 80037f0:	eb12 0108 	adds.w	r1, r2, r8
 80037f4:	6039      	str	r1, [r7, #0]
 80037f6:	eb43 0309 	adc.w	r3, r3, r9
 80037fa:	607b      	str	r3, [r7, #4]
 80037fc:	4b2f      	ldr	r3, [pc, #188]	; (80038bc <Jog_mode+0x494>)
 80037fe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003802:	e9c3 1200 	strd	r1, r2, [r3]
					break;
 8003806:	e032      	b.n	800386e <Jog_mode+0x446>
				case PULL:
					if(micros() < timestamp)
 8003808:	f001 f98c 	bl	8004b24 <micros>
 800380c:	4b2b      	ldr	r3, [pc, #172]	; (80038bc <Jog_mode+0x494>)
 800380e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003812:	4290      	cmp	r0, r2
 8003814:	eb71 0303 	sbcs.w	r3, r1, r3
 8003818:	d20c      	bcs.n	8003834 <Jog_mode+0x40c>
					{
						Motor_Control(_BACKDRIVE_FACTOR);
 800381a:	4b29      	ldr	r3, [pc, #164]	; (80038c0 <Jog_mode+0x498>)
 800381c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003820:	4610      	mov	r0, r2
 8003822:	4619      	mov	r1, r3
 8003824:	f7fd ff74 	bl	8001710 <Motor_Control>
						SolenoidSuck(0);
 8003828:	2000      	movs	r0, #0
 800382a:	f000 f8a5 	bl	8003978 <SolenoidSuck>
						SolenoidPull();
 800382e:	f000 f87b 	bl	8003928 <SolenoidPull>
//					else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) && micros() > timestamp)
					else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7))
					{
						PP = DONE;
					}
					break;
 8003832:	e01e      	b.n	8003872 <Jog_mode+0x44a>
					else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7))
 8003834:	2180      	movs	r1, #128	; 0x80
 8003836:	4825      	ldr	r0, [pc, #148]	; (80038cc <Jog_mode+0x4a4>)
 8003838:	f003 fe66 	bl	8007508 <HAL_GPIO_ReadPin>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d117      	bne.n	8003872 <Jog_mode+0x44a>
						PP = DONE;
 8003842:	4b20      	ldr	r3, [pc, #128]	; (80038c4 <Jog_mode+0x49c>)
 8003844:	2203      	movs	r2, #3
 8003846:	701a      	strb	r2, [r3, #0]
					break;
 8003848:	e013      	b.n	8003872 <Jog_mode+0x44a>
				case DONE:
					flag->TrejectoryGen = 0;
 800384a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800384c:	2200      	movs	r2, #0
 800384e:	711a      	strb	r2, [r3, #4]
					SolenoidPull();
 8003850:	f000 f86a 	bl	8003928 <SolenoidPull>
					flag->jogTIME +=1;
 8003854:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003856:	795b      	ldrb	r3, [r3, #5]
 8003858:	3301      	adds	r3, #1
 800385a:	b2da      	uxtb	r2, r3
 800385c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800385e:	715a      	strb	r2, [r3, #5]
					SUBSTATE = IDLE;
 8003860:	4b1b      	ldr	r3, [pc, #108]	; (80038d0 <Jog_mode+0x4a8>)
 8003862:	2200      	movs	r2, #0
 8003864:	701a      	strb	r2, [r3, #0]
					PP = WAIT;
 8003866:	4b17      	ldr	r3, [pc, #92]	; (80038c4 <Jog_mode+0x49c>)
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]
					break;
 800386c:	e002      	b.n	8003874 <Jog_mode+0x44c>
					break;
 800386e:	bf00      	nop
 8003870:	e003      	b.n	800387a <Jog_mode+0x452>
					break;
 8003872:	bf00      	nop
			}
			break;
 8003874:	e001      	b.n	800387a <Jog_mode+0x452>
			break;
 8003876:	bf00      	nop
 8003878:	e000      	b.n	800387c <Jog_mode+0x454>
			break;
 800387a:	bf00      	nop
	}
	if(flag->Jog == 0) flag->jogTIME = 0;
 800387c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800387e:	78db      	ldrb	r3, [r3, #3]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d102      	bne.n	800388a <Jog_mode+0x462>
 8003884:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003886:	2200      	movs	r2, #0
 8003888:	715a      	strb	r2, [r3, #5]

//	PIDControllerCascade_Command2(PIDp, PIDv, QEI, quintic->Position, quintic->Velocity);
//	Motor_Control((int32_t)PIDv->Command);

	if(flag->jogTIME % 2 == 0) status.Z_Status = 4;				//	Pick
 800388a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800388c:	795b      	ldrb	r3, [r3, #5]
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d103      	bne.n	80038a0 <Jog_mode+0x478>
 8003898:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <Jog_mode+0x4ac>)
 800389a:	2204      	movs	r2, #4
 800389c:	609a      	str	r2, [r3, #8]
 800389e:	e009      	b.n	80038b4 <Jog_mode+0x48c>
	else if(flag->jogTIME % 2 == 1) status.Z_Status = 8;		//	Place
 80038a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038a2:	795b      	ldrb	r3, [r3, #5]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d002      	beq.n	80038b4 <Jog_mode+0x48c>
 80038ae:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <Jog_mode+0x4ac>)
 80038b0:	2208      	movs	r2, #8
 80038b2:	609a      	str	r2, [r3, #8]

}
 80038b4:	3748      	adds	r7, #72	; 0x48
 80038b6:	46bd      	mov	sp, r7
 80038b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038bc:	20000388 	.word	0x20000388
 80038c0:	20000258 	.word	0x20000258
 80038c4:	20000390 	.word	0x20000390
 80038c8:	20000268 	.word	0x20000268
 80038cc:	48000800 	.word	0x48000800
 80038d0:	20000380 	.word	0x20000380
 80038d4:	200012dc 	.word	0x200012dc

080038d8 <SolenoidPush>:

void SolenoidPush()
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) != 0)	// 
 80038dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80038e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038e4:	f003 fe10 	bl	8007508 <HAL_GPIO_ReadPin>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00d      	beq.n	800390a <SolenoidPush+0x32>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, SET);
 80038ee:	2201      	movs	r2, #1
 80038f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038f8:	f003 fe1e 	bl	8007538 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80038fc:	2200      	movs	r2, #0
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003904:	f003 fe18 	bl	8007538 <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
	}
}
 8003908:	e00c      	b.n	8003924 <SolenoidPush+0x4c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 800390a:	2200      	movs	r2, #0
 800390c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003910:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003914:	f003 fe10 	bl	8007538 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8003918:	2200      	movs	r2, #0
 800391a:	2180      	movs	r1, #128	; 0x80
 800391c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003920:	f003 fe0a 	bl	8007538 <HAL_GPIO_WritePin>
}
 8003924:	bf00      	nop
 8003926:	bd80      	pop	{r7, pc}

08003928 <SolenoidPull>:

void SolenoidPull()
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) != 0)	// 
 800392c:	2180      	movs	r1, #128	; 0x80
 800392e:	4811      	ldr	r0, [pc, #68]	; (8003974 <SolenoidPull+0x4c>)
 8003930:	f003 fdea 	bl	8007508 <HAL_GPIO_ReadPin>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00d      	beq.n	8003956 <SolenoidPull+0x2e>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 800393a:	2200      	movs	r2, #0
 800393c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003940:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003944:	f003 fdf8 	bl	8007538 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8003948:	2201      	movs	r2, #1
 800394a:	2180      	movs	r1, #128	; 0x80
 800394c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003950:	f003 fdf2 	bl	8007538 <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
	}

}
 8003954:	e00c      	b.n	8003970 <SolenoidPull+0x48>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 8003956:	2200      	movs	r2, #0
 8003958:	f44f 7180 	mov.w	r1, #256	; 0x100
 800395c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003960:	f003 fdea 	bl	8007538 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8003964:	2200      	movs	r2, #0
 8003966:	2180      	movs	r1, #128	; 0x80
 8003968:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800396c:	f003 fde4 	bl	8007538 <HAL_GPIO_WritePin>
}
 8003970:	bf00      	nop
 8003972:	bd80      	pop	{r7, pc}
 8003974:	48000800 	.word	0x48000800

08003978 <SolenoidSuck>:

void SolenoidSuck(uint8_t trig)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	4603      	mov	r3, r0
 8003980:	71fb      	strb	r3, [r7, #7]
	if(trig == 1) HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 8003982:	79fb      	ldrb	r3, [r7, #7]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d105      	bne.n	8003994 <SolenoidSuck+0x1c>
 8003988:	2201      	movs	r2, #1
 800398a:	2120      	movs	r1, #32
 800398c:	4806      	ldr	r0, [pc, #24]	; (80039a8 <SolenoidSuck+0x30>)
 800398e:	f003 fdd3 	bl	8007538 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);

}
 8003992:	e004      	b.n	800399e <SolenoidSuck+0x26>
	else HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 8003994:	2200      	movs	r2, #0
 8003996:	2120      	movs	r1, #32
 8003998:	4803      	ldr	r0, [pc, #12]	; (80039a8 <SolenoidSuck+0x30>)
 800399a:	f003 fdcd 	bl	8007538 <HAL_GPIO_WritePin>
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	48000800 	.word	0x48000800

080039ac <QuinticTrajectory_Init>:
}state;

float period = 0.001;

void QuinticTrajectory_Init(QuinticTypeDef *q)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
	q->STATE = READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	q->Pi = 0;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	615a      	str	r2, [r3, #20]
	q->Pf = 0;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f04f 0200 	mov.w	r2, #0
 80039ca:	619a      	str	r2, [r3, #24]
	q->t = 0;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f04f 0200 	mov.w	r2, #0
 80039d2:	60da      	str	r2, [r3, #12]
	q->tf = 0;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f04f 0200 	mov.w	r2, #0
 80039da:	611a      	str	r2, [r3, #16]
	q->Position = 0;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f04f 0200 	mov.w	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
	q->Velocity = 0;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f04f 0200 	mov.w	r2, #0
 80039ea:	605a      	str	r2, [r3, #4]
	q->Acceleration = 0;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f04f 0200 	mov.w	r2, #0
 80039f2:	609a      	str	r2, [r3, #8]

}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <QuinticTrajectory_Generator>:

void QuinticTrajectory_Generator(QuinticTypeDef *q, float pi ,float pf , float tf)
{
 8003a00:	b5b0      	push	{r4, r5, r7, lr}
 8003a02:	ed2d 8b02 	vpush	{d8}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a10:	edc7 0a01 	vstr	s1, [r7, #4]
 8003a14:	ed87 1a00 	vstr	s2, [r7]
	switch(q->STATE)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a1e:	2b03      	cmp	r3, #3
 8003a20:	f200 81cc 	bhi.w	8003dbc <QuinticTrajectory_Generator+0x3bc>
 8003a24:	a201      	add	r2, pc, #4	; (adr r2, 8003a2c <QuinticTrajectory_Generator+0x2c>)
 8003a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a2a:	bf00      	nop
 8003a2c:	08003a3d 	.word	0x08003a3d
 8003a30:	08003a47 	.word	0x08003a47
 8003a34:	08003b89 	.word	0x08003b89
 8003a38:	08003da3 	.word	0x08003da3
	{
	case READY:
//		if(q->Pi != q->Pf) q->STATE = CALCULATE;
		q->STATE = CALCULATE;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		break;
 8003a44:	e1ba      	b.n	8003dbc <QuinticTrajectory_Generator+0x3bc>
	case CALCULATE:
		q->t = 0;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	60da      	str	r2, [r3, #12]

		q->Pi = pi;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	615a      	str	r2, [r3, #20]
		q->Pf = pf;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	619a      	str	r2, [r3, #24]
		q->tf = tf;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	611a      	str	r2, [r3, #16]

		float s = pf - pi;
 8003a60:	ed97 7a01 	vldr	s14, [r7, #4]
 8003a64:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a6c:	edc7 7a05 	vstr	s15, [r7, #20]
		/*Coefficient Calculated*/
		q->c[0] = q->Pi;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	695a      	ldr	r2, [r3, #20]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	61da      	str	r2, [r3, #28]
		q->c[1] = 0;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f04f 0200 	mov.w	r2, #0
 8003a7e:	621a      	str	r2, [r3, #32]
		q->c[2] = 0;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f04f 0200 	mov.w	r2, #0
 8003a86:	625a      	str	r2, [r3, #36]	; 0x24
		q->c[3] = 10.0*s/powf(q->tf,3);
 8003a88:	6978      	ldr	r0, [r7, #20]
 8003a8a:	f7fc fd29 	bl	80004e0 <__aeabi_f2d>
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	4bcd      	ldr	r3, [pc, #820]	; (8003dc8 <QuinticTrajectory_Generator+0x3c8>)
 8003a94:	f7fc fd7c 	bl	8000590 <__aeabi_dmul>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	4614      	mov	r4, r2
 8003a9e:	461d      	mov	r5, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	edd3 7a04 	vldr	s15, [r3, #16]
 8003aa6:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8003aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8003aae:	f008 fd2b 	bl	800c508 <powf>
 8003ab2:	ee10 3a10 	vmov	r3, s0
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7fc fd12 	bl	80004e0 <__aeabi_f2d>
 8003abc:	4602      	mov	r2, r0
 8003abe:	460b      	mov	r3, r1
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	4629      	mov	r1, r5
 8003ac4:	f7fc fe8e 	bl	80007e4 <__aeabi_ddiv>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4610      	mov	r0, r2
 8003ace:	4619      	mov	r1, r3
 8003ad0:	f7fd f818 	bl	8000b04 <__aeabi_d2f>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	629a      	str	r2, [r3, #40]	; 0x28
		q->c[4] = -15.0*s/powf(q->tf,4);
 8003ada:	6978      	ldr	r0, [r7, #20]
 8003adc:	f7fc fd00 	bl	80004e0 <__aeabi_f2d>
 8003ae0:	f04f 0200 	mov.w	r2, #0
 8003ae4:	4bb9      	ldr	r3, [pc, #740]	; (8003dcc <QuinticTrajectory_Generator+0x3cc>)
 8003ae6:	f7fc fd53 	bl	8000590 <__aeabi_dmul>
 8003aea:	4602      	mov	r2, r0
 8003aec:	460b      	mov	r3, r1
 8003aee:	4614      	mov	r4, r2
 8003af0:	461d      	mov	r5, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	edd3 7a04 	vldr	s15, [r3, #16]
 8003af8:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8003afc:	eeb0 0a67 	vmov.f32	s0, s15
 8003b00:	f008 fd02 	bl	800c508 <powf>
 8003b04:	ee10 3a10 	vmov	r3, s0
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fc fce9 	bl	80004e0 <__aeabi_f2d>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	4620      	mov	r0, r4
 8003b14:	4629      	mov	r1, r5
 8003b16:	f7fc fe65 	bl	80007e4 <__aeabi_ddiv>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4610      	mov	r0, r2
 8003b20:	4619      	mov	r1, r3
 8003b22:	f7fc ffef 	bl	8000b04 <__aeabi_d2f>
 8003b26:	4602      	mov	r2, r0
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	62da      	str	r2, [r3, #44]	; 0x2c
		q->c[5] = 6.0*s/powf(q->tf,5);
 8003b2c:	6978      	ldr	r0, [r7, #20]
 8003b2e:	f7fc fcd7 	bl	80004e0 <__aeabi_f2d>
 8003b32:	f04f 0200 	mov.w	r2, #0
 8003b36:	4ba6      	ldr	r3, [pc, #664]	; (8003dd0 <QuinticTrajectory_Generator+0x3d0>)
 8003b38:	f7fc fd2a 	bl	8000590 <__aeabi_dmul>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4614      	mov	r4, r2
 8003b42:	461d      	mov	r5, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b4a:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003b4e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b52:	f008 fcd9 	bl	800c508 <powf>
 8003b56:	ee10 3a10 	vmov	r3, s0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fc fcc0 	bl	80004e0 <__aeabi_f2d>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4620      	mov	r0, r4
 8003b66:	4629      	mov	r1, r5
 8003b68:	f7fc fe3c 	bl	80007e4 <__aeabi_ddiv>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4610      	mov	r0, r2
 8003b72:	4619      	mov	r1, r3
 8003b74:	f7fc ffc6 	bl	8000b04 <__aeabi_d2f>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	631a      	str	r2, [r3, #48]	; 0x30

		q->STATE = WORKING;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2202      	movs	r2, #2
 8003b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		break;
 8003b86:	e119      	b.n	8003dbc <QuinticTrajectory_Generator+0x3bc>

	case WORKING:
		q->Position = q->c[0] +
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	ed93 7a07 	vldr	s14, [r3, #28]
						q->c[1]*q->t + q->c[2]*powf(q->t,2) +
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	edd3 6a08 	vldr	s13, [r3, #32]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
		q->Position = q->c[0] +
 8003b9e:	ee37 8a27 	vadd.f32	s16, s14, s15
						q->c[1]*q->t + q->c[2]*powf(q->t,2) +
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	edd3 8a09 	vldr	s17, [r3, #36]	; 0x24
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bae:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003bb2:	eeb0 0a67 	vmov.f32	s0, s15
 8003bb6:	f008 fca7 	bl	800c508 <powf>
 8003bba:	eef0 7a40 	vmov.f32	s15, s0
 8003bbe:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003bc2:	ee38 8a27 	vadd.f32	s16, s16, s15
						q->c[3]*powf(q->t,3) +
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	edd3 8a0a 	vldr	s17, [r3, #40]	; 0x28
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bd2:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8003bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8003bda:	f008 fc95 	bl	800c508 <powf>
 8003bde:	eef0 7a40 	vmov.f32	s15, s0
 8003be2:	ee68 7aa7 	vmul.f32	s15, s17, s15
						q->c[1]*q->t + q->c[2]*powf(q->t,2) +
 8003be6:	ee38 8a27 	vadd.f32	s16, s16, s15
						q->c[4]*powf(q->t,4) +
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	edd3 8a0b 	vldr	s17, [r3, #44]	; 0x2c
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bf6:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8003bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8003bfe:	f008 fc83 	bl	800c508 <powf>
 8003c02:	eef0 7a40 	vmov.f32	s15, s0
 8003c06:	ee68 7aa7 	vmul.f32	s15, s17, s15
						q->c[3]*powf(q->t,3) +
 8003c0a:	ee38 8a27 	vadd.f32	s16, s16, s15
						q->c[5]*powf(q->t,5);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	edd3 8a0c 	vldr	s17, [r3, #48]	; 0x30
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c1a:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8003c22:	f008 fc71 	bl	800c508 <powf>
 8003c26:	eef0 7a40 	vmov.f32	s15, s0
 8003c2a:	ee68 7aa7 	vmul.f32	s15, s17, s15
						q->c[4]*powf(q->t,4) +
 8003c2e:	ee78 7a27 	vadd.f32	s15, s16, s15
		q->Position = q->c[0] +
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	edc3 7a00 	vstr	s15, [r3]

		q->Velocity = q->c[1] + 2*q->c[2]*q->t + 3*q->c[3]*powf(q->t,2) + 4*q->c[4]*powf(q->t,3) + 5*q->c[5]*powf(q->t,4);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	ed93 7a08 	vldr	s14, [r3, #32]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003c44:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c52:	ee37 8a27 	vadd.f32	s16, s14, s15
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003c5c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003c60:	ee67 8a87 	vmul.f32	s17, s15, s14
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c6a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003c6e:	eeb0 0a67 	vmov.f32	s0, s15
 8003c72:	f008 fc49 	bl	800c508 <powf>
 8003c76:	eef0 7a40 	vmov.f32	s15, s0
 8003c7a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003c7e:	ee38 8a27 	vadd.f32	s16, s16, s15
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003c88:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003c8c:	ee67 8a87 	vmul.f32	s17, s15, s14
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c96:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8003c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c9e:	f008 fc33 	bl	800c508 <powf>
 8003ca2:	eef0 7a40 	vmov.f32	s15, s0
 8003ca6:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003caa:	ee38 8a27 	vadd.f32	s16, s16, s15
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003cb4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003cb8:	ee67 8a87 	vmul.f32	s17, s15, s14
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cc2:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8003cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8003cca:	f008 fc1d 	bl	800c508 <powf>
 8003cce:	eef0 7a40 	vmov.f32	s15, s0
 8003cd2:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003cd6:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	edc3 7a01 	vstr	s15, [r3, #4]
		q->Acceleration = 2*q->c[2] + 6*q->c[3]*q->t + 12*q->c[4]*powf(q->t,2) + 20*q->c[5]*powf(q->t,3);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003ce6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003cf0:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8003cf4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d02:	ee37 8a27 	vadd.f32	s16, s14, s15
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003d0c:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8003d10:	ee67 8a87 	vmul.f32	s17, s15, s14
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d1a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003d1e:	eeb0 0a67 	vmov.f32	s0, s15
 8003d22:	f008 fbf1 	bl	800c508 <powf>
 8003d26:	eef0 7a40 	vmov.f32	s15, s0
 8003d2a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003d2e:	ee38 8a27 	vadd.f32	s16, s16, s15
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003d38:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003d3c:	ee67 8a87 	vmul.f32	s17, s15, s14
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d46:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8003d4a:	eeb0 0a67 	vmov.f32	s0, s15
 8003d4e:	f008 fbdb 	bl	800c508 <powf>
 8003d52:	eef0 7a40 	vmov.f32	s15, s0
 8003d56:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003d5a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	edc3 7a02 	vstr	s15, [r3, #8]
		q->t += period;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d6a:	4b1a      	ldr	r3, [pc, #104]	; (8003dd4 <QuinticTrajectory_Generator+0x3d4>)
 8003d6c:	edd3 7a00 	vldr	s15, [r3]
 8003d70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	edc3 7a03 	vstr	s15, [r3, #12]
		if(q->t >= tf)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d80:	ed97 7a00 	vldr	s14, [r7]
 8003d84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8c:	d900      	bls.n	8003d90 <QuinticTrajectory_Generator+0x390>
		{
			q->Position = q->Pf;
			q->STATE = FINISH;
		}
		break;
 8003d8e:	e015      	b.n	8003dbc <QuinticTrajectory_Generator+0x3bc>
			q->Position = q->Pf;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	699a      	ldr	r2, [r3, #24]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	601a      	str	r2, [r3, #0]
			q->STATE = FINISH;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2203      	movs	r2, #3
 8003d9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		break;
 8003da0:	e00c      	b.n	8003dbc <QuinticTrajectory_Generator+0x3bc>

	case FINISH:
		q->Velocity = 0;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	605a      	str	r2, [r3, #4]
		q->Acceleration = 0;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	609a      	str	r2, [r3, #8]
		q->Pi = q->Pf;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	699a      	ldr	r2, [r3, #24]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	615a      	str	r2, [r3, #20]
		break;
 8003dba:	bf00      	nop
	}
}
 8003dbc:	bf00      	nop
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	ecbd 8b02 	vpop	{d8}
 8003dc6:	bdb0      	pop	{r4, r5, r7, pc}
 8003dc8:	40240000 	.word	0x40240000
 8003dcc:	c02e0000 	.word	0xc02e0000
 8003dd0:	40180000 	.word	0x40180000
 8003dd4:	2000026c 	.word	0x2000026c

08003dd8 <QuinticTrajectory_SetReady>:

void QuinticTrajectory_SetReady(QuinticTypeDef *q)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
	q->STATE = READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df8:	b08e      	sub	sp, #56	; 0x38
 8003dfa:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003dfc:	f001 f9eb 	bl	80051d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e00:	f000 fa44 	bl	800428c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e04:	f000 fd18 	bl	8004838 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e08:	f000 fcdc 	bl	80047c4 <MX_DMA_Init>
  MX_TIM5_Init();
 8003e0c:	f000 fc06 	bl	800461c <MX_TIM5_Init>
  MX_TIM2_Init();
 8003e10:	f000 fb0e 	bl	8004430 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003e14:	f000 fb5a 	bl	80044cc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003e18:	f000 fc86 	bl	8004728 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8003e1c:	f000 fba4 	bl	8004568 <MX_TIM4_Init>
  MX_ADC1_Init();
 8003e20:	f000 fa7e 	bl	8004320 <MX_ADC1_Init>
  MX_TIM16_Init();
 8003e24:	f000 fc50 	bl	80046c8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  /* Initial Modbus Variable */
  hmodbus.huart = &huart2;
 8003e28:	4ba1      	ldr	r3, [pc, #644]	; (80040b0 <main+0x2bc>)
 8003e2a:	4aa2      	ldr	r2, [pc, #648]	; (80040b4 <main+0x2c0>)
 8003e2c:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 8003e2e:	4ba0      	ldr	r3, [pc, #640]	; (80040b0 <main+0x2bc>)
 8003e30:	4aa1      	ldr	r2, [pc, #644]	; (80040b8 <main+0x2c4>)
 8003e32:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 8003e34:	4b9e      	ldr	r3, [pc, #632]	; (80040b0 <main+0x2bc>)
 8003e36:	2215      	movs	r2, #21
 8003e38:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 8003e3a:	4b9d      	ldr	r3, [pc, #628]	; (80040b0 <main+0x2bc>)
 8003e3c:	22c8      	movs	r2, #200	; 0xc8
 8003e3e:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 8003e40:	499e      	ldr	r1, [pc, #632]	; (80040bc <main+0x2c8>)
 8003e42:	489b      	ldr	r0, [pc, #620]	; (80040b0 <main+0x2bc>)
 8003e44:	f7fe fdbe 	bl	80029c4 <Modbus_init>

  pon = 0;
 8003e48:	4b9d      	ldr	r3, [pc, #628]	; (80040c0 <main+0x2cc>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	601a      	str	r2, [r3, #0]

  HAL_TIM_Base_Start(&htim4);							// Initialize PMW Signal Timer
 8003e4e:	489d      	ldr	r0, [pc, #628]	; (80040c4 <main+0x2d0>)
 8003e50:	f004 fc36 	bl	80086c0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8003e54:	2104      	movs	r1, #4
 8003e56:	489b      	ldr	r0, [pc, #620]	; (80040c4 <main+0x2d0>)
 8003e58:	f004 fd7e 	bl	8008958 <HAL_TIM_PWM_Start>

  HAL_ADC_Start_DMA(&hadc1, Joystick.XYBuffer, 200);
 8003e5c:	22c8      	movs	r2, #200	; 0xc8
 8003e5e:	499a      	ldr	r1, [pc, #616]	; (80040c8 <main+0x2d4>)
 8003e60:	489a      	ldr	r0, [pc, #616]	; (80040cc <main+0x2d8>)
 8003e62:	f001 fe03 	bl	8005a6c <HAL_ADC_Start_DMA>

  float PID_P_up[3] = {0.82 ,0.000038, 0}; //{0.82 ,0.000038, 0};
 8003e66:	4a9a      	ldr	r2, [pc, #616]	; (80040d0 <main+0x2dc>)
 8003e68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  float PID_P_down[3] = {0.88 ,0.000028, 0}; //{0.88 ,0.000028, 0}
 8003e72:	4a98      	ldr	r2, [pc, #608]	; (80040d4 <main+0x2e0>)
 8003e74:	f107 0318 	add.w	r3, r7, #24
 8003e78:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  float PID_V_up[3] = {3.7 ,0.0013, 0.00000054}; //{4.38 ,0.005, 0.0000039}  {4.35 ,0.0038, 0.0000039}
 8003e7e:	4a96      	ldr	r2, [pc, #600]	; (80040d8 <main+0x2e4>)
 8003e80:	f107 030c 	add.w	r3, r7, #12
 8003e84:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  float PID_V_down[3] = {3.4 ,0.00085, 0.00000054};
 8003e8a:	4a94      	ldr	r2, [pc, #592]	; (80040dc <main+0x2e8>)
 8003e8c:	463b      	mov	r3, r7
 8003e8e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e90:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  QEIEncoder_Init(&QEI,&htim5);							// Initialize QEI Encoder
 8003e94:	4992      	ldr	r1, [pc, #584]	; (80040e0 <main+0x2ec>)
 8003e96:	4893      	ldr	r0, [pc, #588]	; (80040e4 <main+0x2f0>)
 8003e98:	f7fd fe22 	bl	8001ae0 <QEIEncoder_Init>
  PIDController_Init(&PIDp, PID_P_up[0], PID_P_up[1], PID_P_up[2] , PID_P_down[0], PID_P_down[1], PID_P_down[2]);	// Initialize Position Controller
 8003e9c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003ea0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003ea4:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8003ea8:	ed97 6a06 	vldr	s12, [r7, #24]
 8003eac:	edd7 5a07 	vldr	s11, [r7, #28]
 8003eb0:	ed97 5a08 	vldr	s10, [r7, #32]
 8003eb4:	eef0 2a45 	vmov.f32	s5, s10
 8003eb8:	eeb0 2a65 	vmov.f32	s4, s11
 8003ebc:	eef0 1a46 	vmov.f32	s3, s12
 8003ec0:	eeb0 1a66 	vmov.f32	s2, s13
 8003ec4:	eef0 0a47 	vmov.f32	s1, s14
 8003ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8003ecc:	4886      	ldr	r0, [pc, #536]	; (80040e8 <main+0x2f4>)
 8003ece:	f7fd fbe3 	bl	8001698 <PIDController_Init>
  PIDController_Init(&PIDv, PID_V_up[0], PID_V_up[1], PID_V_up[2] , PID_V_down[0], PID_V_down[1], PID_V_down[2]);	// Initialize Velocity Controller
 8003ed2:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ed6:	ed97 7a04 	vldr	s14, [r7, #16]
 8003eda:	edd7 6a05 	vldr	s13, [r7, #20]
 8003ede:	ed97 6a00 	vldr	s12, [r7]
 8003ee2:	edd7 5a01 	vldr	s11, [r7, #4]
 8003ee6:	ed97 5a02 	vldr	s10, [r7, #8]
 8003eea:	eef0 2a45 	vmov.f32	s5, s10
 8003eee:	eeb0 2a65 	vmov.f32	s4, s11
 8003ef2:	eef0 1a46 	vmov.f32	s3, s12
 8003ef6:	eeb0 1a66 	vmov.f32	s2, s13
 8003efa:	eef0 0a47 	vmov.f32	s1, s14
 8003efe:	eeb0 0a67 	vmov.f32	s0, s15
 8003f02:	487a      	ldr	r0, [pc, #488]	; (80040ec <main+0x2f8>)
 8003f04:	f7fd fbc8 	bl	8001698 <PIDController_Init>

  Joystick.Xpos = 0;
 8003f08:	4b6f      	ldr	r3, [pc, #444]	; (80040c8 <main+0x2d4>)
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);			// SET to UPWARD
 8003f12:	2201      	movs	r2, #1
 8003f14:	2110      	movs	r1, #16
 8003f16:	4876      	ldr	r0, [pc, #472]	; (80040f0 <main+0x2fc>)
 8003f18:	f003 fb0e 	bl	8007538 <HAL_GPIO_WritePin>

  QuinticTrajectory_Init(&quintic);
 8003f1c:	4875      	ldr	r0, [pc, #468]	; (80040f4 <main+0x300>)
 8003f1e:	f7ff fd45 	bl	80039ac <QuinticTrajectory_Init>
  STATE = IDLE;
 8003f22:	4b75      	ldr	r3, [pc, #468]	; (80040f8 <main+0x304>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	801a      	strh	r2, [r3, #0]
  SteadyPosition = QEI.LinearPosition;
 8003f28:	4b6e      	ldr	r3, [pc, #440]	; (80040e4 <main+0x2f0>)
 8003f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2c:	4a73      	ldr	r2, [pc, #460]	; (80040fc <main+0x308>)
 8003f2e:	6013      	str	r3, [r2, #0]


	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 8003f30:	2200      	movs	r2, #0
 8003f32:	2120      	movs	r1, #32
 8003f34:	486e      	ldr	r0, [pc, #440]	; (80040f0 <main+0x2fc>)
 8003f36:	f003 faff 	bl	8007538 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f44:	f003 faf8 	bl	8007538 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8003f48:	2200      	movs	r2, #0
 8003f4a:	2180      	movs	r1, #128	; 0x80
 8003f4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f50:	f003 faf2 	bl	8007538 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2);						// Initialize System Timer
 8003f54:	486a      	ldr	r0, [pc, #424]	; (8004100 <main+0x30c>)
 8003f56:	f004 fc23 	bl	80087a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);						// Initialize 1 ms Timer
 8003f5a:	486a      	ldr	r0, [pc, #424]	; (8004104 <main+0x310>)
 8003f5c:	f004 fc20 	bl	80087a0 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  /* Protocol Part */
	  status.StateFrame = registerFrame[0x01].U16;
 8003f60:	4b56      	ldr	r3, [pc, #344]	; (80040bc <main+0x2c8>)
 8003f62:	885b      	ldrh	r3, [r3, #2]
 8003f64:	461a      	mov	r2, r3
 8003f66:	4b68      	ldr	r3, [pc, #416]	; (8004108 <main+0x314>)
 8003f68:	611a      	str	r2, [r3, #16]
	  pon = 1;
 8003f6a:	4b55      	ldr	r3, [pc, #340]	; (80040c0 <main+0x2cc>)
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
	  Modbus_Protocal_Worker();
 8003f70:	f7fe fdb4 	bl	8002adc <Modbus_Protocal_Worker>
	  Heartbeat();
 8003f74:	f7fd f8a2 	bl	80010bc <Heartbeat>
	  Routine(&QEI,&Joystick);
 8003f78:	4953      	ldr	r1, [pc, #332]	; (80040c8 <main+0x2d4>)
 8003f7a:	485a      	ldr	r0, [pc, #360]	; (80040e4 <main+0x2f0>)
 8003f7c:	f7fd f8c4 	bl	8001108 <Routine>
	  switch (STATE) {
 8003f80:	4b5d      	ldr	r3, [pc, #372]	; (80040f8 <main+0x304>)
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	2b05      	cmp	r3, #5
 8003f86:	f200 8129 	bhi.w	80041dc <main+0x3e8>
 8003f8a:	a201      	add	r2, pc, #4	; (adr r2, 8003f90 <main+0x19c>)
 8003f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f90:	08003fa9 	.word	0x08003fa9
 8003f94:	08004019 	.word	0x08004019
 8003f98:	0800417f 	.word	0x0800417f
 8003f9c:	08004115 	.word	0x08004115
 8003fa0:	08004063 	.word	0x08004063
 8003fa4:	080041c7 	.word	0x080041c7
		case IDLE:
			if(registerFrame[0x01].U16 == 2) STATE = SETHOME;
 8003fa8:	4b44      	ldr	r3, [pc, #272]	; (80040bc <main+0x2c8>)
 8003faa:	885b      	ldrh	r3, [r3, #2]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d103      	bne.n	8003fb8 <main+0x1c4>
 8003fb0:	4b51      	ldr	r3, [pc, #324]	; (80040f8 <main+0x304>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	801a      	strh	r2, [r3, #0]
 8003fb6:	e016      	b.n	8003fe6 <main+0x1f2>
			else if(registerFrame[0x01].U16 == 1) STATE = SETSHELVE;
 8003fb8:	4b40      	ldr	r3, [pc, #256]	; (80040bc <main+0x2c8>)
 8003fba:	885b      	ldrh	r3, [r3, #2]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d103      	bne.n	8003fc8 <main+0x1d4>
 8003fc0:	4b4d      	ldr	r3, [pc, #308]	; (80040f8 <main+0x304>)
 8003fc2:	2204      	movs	r2, #4
 8003fc4:	801a      	strh	r2, [r3, #0]
 8003fc6:	e00e      	b.n	8003fe6 <main+0x1f2>
			else if(registerFrame[0x01].U16 == 8) STATE = POINT;
 8003fc8:	4b3c      	ldr	r3, [pc, #240]	; (80040bc <main+0x2c8>)
 8003fca:	885b      	ldrh	r3, [r3, #2]
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	d103      	bne.n	8003fd8 <main+0x1e4>
 8003fd0:	4b49      	ldr	r3, [pc, #292]	; (80040f8 <main+0x304>)
 8003fd2:	2203      	movs	r2, #3
 8003fd4:	801a      	strh	r2, [r3, #0]
 8003fd6:	e006      	b.n	8003fe6 <main+0x1f2>
			else if(registerFrame[0x01].U16 == 4) STATE = JOG;
 8003fd8:	4b38      	ldr	r3, [pc, #224]	; (80040bc <main+0x2c8>)
 8003fda:	885b      	ldrh	r3, [r3, #2]
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d102      	bne.n	8003fe6 <main+0x1f2>
 8003fe0:	4b45      	ldr	r3, [pc, #276]	; (80040f8 <main+0x304>)
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	801a      	strh	r2, [r3, #0]
//			SolenoidPull();
//			NoiseTest1();
			PIDControllerCascade_Command2(&PIDp, &PIDv, &QEI, SteadyPosition, 0);
 8003fe6:	4b45      	ldr	r3, [pc, #276]	; (80040fc <main+0x308>)
 8003fe8:	edd3 7a00 	vldr	s15, [r3]
 8003fec:	eddf 0a47 	vldr	s1, [pc, #284]	; 800410c <main+0x318>
 8003ff0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ff4:	4a3b      	ldr	r2, [pc, #236]	; (80040e4 <main+0x2f0>)
 8003ff6:	493d      	ldr	r1, [pc, #244]	; (80040ec <main+0x2f8>)
 8003ff8:	483b      	ldr	r0, [pc, #236]	; (80040e8 <main+0x2f4>)
 8003ffa:	f7fd fd4f 	bl	8001a9c <PIDControllerCascade_Command2>
			Motor_Control((int32_t)(PIDv.Command));
 8003ffe:	4b3b      	ldr	r3, [pc, #236]	; (80040ec <main+0x2f8>)
 8004000:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004004:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004008:	ee17 0a90 	vmov	r0, s15
 800400c:	f7fd fb80 	bl	8001710 <Motor_Control>
			QuinticTrajectory_SetReady(&quintic);
 8004010:	4838      	ldr	r0, [pc, #224]	; (80040f4 <main+0x300>)
 8004012:	f7ff fee1 	bl	8003dd8 <QuinticTrajectory_SetReady>
			break;
 8004016:	e0e1      	b.n	80041dc <main+0x3e8>

		case SETHOME:
			SetHome_mode(&Flag, &QEI);
 8004018:	4932      	ldr	r1, [pc, #200]	; (80040e4 <main+0x2f0>)
 800401a:	483d      	ldr	r0, [pc, #244]	; (8004110 <main+0x31c>)
 800401c:	f7ff f950 	bl	80032c0 <SetHome_mode>
			status.Z_Status = 2;
 8004020:	4b39      	ldr	r3, [pc, #228]	; (8004108 <main+0x314>)
 8004022:	2202      	movs	r2, #2
 8004024:	609a      	str	r2, [r3, #8]
			registerFrame[0x10].U16 = status.Z_Status; // update Z-axis moving status "Home"
 8004026:	4b38      	ldr	r3, [pc, #224]	; (8004108 <main+0x314>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	b29a      	uxth	r2, r3
 800402c:	4b23      	ldr	r3, [pc, #140]	; (80040bc <main+0x2c8>)
 800402e:	841a      	strh	r2, [r3, #32]
			if(Flag.setHome == 2)	// If finish sethome
 8004030:	4b37      	ldr	r3, [pc, #220]	; (8004110 <main+0x31c>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b02      	cmp	r3, #2
 8004036:	f040 80ca 	bne.w	80041ce <main+0x3da>
			{
				Flag.setHome = 0;
 800403a:	4b35      	ldr	r3, [pc, #212]	; (8004110 <main+0x31c>)
 800403c:	2200      	movs	r2, #0
 800403e:	701a      	strb	r2, [r3, #0]
				status.reset = 0;
 8004040:	4b31      	ldr	r3, [pc, #196]	; (8004108 <main+0x314>)
 8004042:	2200      	movs	r2, #0
 8004044:	60da      	str	r2, [r3, #12]
				registerFrame[0x01].U16 = 0; //reset Base System Status
 8004046:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <main+0x2c8>)
 8004048:	2200      	movs	r2, #0
 800404a:	805a      	strh	r2, [r3, #2]
				status.Z_Status = 0;
 800404c:	4b2e      	ldr	r3, [pc, #184]	; (8004108 <main+0x314>)
 800404e:	2200      	movs	r2, #0
 8004050:	609a      	str	r2, [r3, #8]

				SteadyPosition = QEI.LinearPosition;
 8004052:	4b24      	ldr	r3, [pc, #144]	; (80040e4 <main+0x2f0>)
 8004054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004056:	4a29      	ldr	r2, [pc, #164]	; (80040fc <main+0x308>)
 8004058:	6013      	str	r3, [r2, #0]

				STATE = IDLE;
 800405a:	4b27      	ldr	r3, [pc, #156]	; (80040f8 <main+0x304>)
 800405c:	2200      	movs	r2, #0
 800405e:	801a      	strh	r2, [r3, #0]
			}
			break;
 8004060:	e0b5      	b.n	80041ce <main+0x3da>

		case SETSHELVE:
			SetShelve_mode(&Flag,&Joystick, &QEI);
 8004062:	4a20      	ldr	r2, [pc, #128]	; (80040e4 <main+0x2f0>)
 8004064:	4918      	ldr	r1, [pc, #96]	; (80040c8 <main+0x2d4>)
 8004066:	482a      	ldr	r0, [pc, #168]	; (8004110 <main+0x31c>)
 8004068:	f7fe ffa6 	bl	8002fb8 <SetShelve_mode>
			status.Z_Status = 1;
 800406c:	4b26      	ldr	r3, [pc, #152]	; (8004108 <main+0x314>)
 800406e:	2201      	movs	r2, #1
 8004070:	609a      	str	r2, [r3, #8]
			registerFrame[0x10].U16 = status.Z_Status;
 8004072:	4b25      	ldr	r3, [pc, #148]	; (8004108 <main+0x314>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	b29a      	uxth	r2, r3
 8004078:	4b10      	ldr	r3, [pc, #64]	; (80040bc <main+0x2c8>)
 800407a:	841a      	strh	r2, [r3, #32]
			if(Flag.setShelve == 2)	// Finish SetShelve
 800407c:	4b24      	ldr	r3, [pc, #144]	; (8004110 <main+0x31c>)
 800407e:	785b      	ldrb	r3, [r3, #1]
 8004080:	2b02      	cmp	r3, #2
 8004082:	f040 80a6 	bne.w	80041d2 <main+0x3de>
			{
				Flag.setShelve = 0;
 8004086:	4b22      	ldr	r3, [pc, #136]	; (8004110 <main+0x31c>)
 8004088:	2200      	movs	r2, #0
 800408a:	705a      	strb	r2, [r3, #1]
				status.reset = 0;
 800408c:	4b1e      	ldr	r3, [pc, #120]	; (8004108 <main+0x314>)
 800408e:	2200      	movs	r2, #0
 8004090:	60da      	str	r2, [r3, #12]
				registerFrame[0x01].U16 = 0; //reset Base System Status
 8004092:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <main+0x2c8>)
 8004094:	2200      	movs	r2, #0
 8004096:	805a      	strh	r2, [r3, #2]
				status.Z_Status = 0;
 8004098:	4b1b      	ldr	r3, [pc, #108]	; (8004108 <main+0x314>)
 800409a:	2200      	movs	r2, #0
 800409c:	609a      	str	r2, [r3, #8]

				SteadyPosition = QEI.LinearPosition;
 800409e:	4b11      	ldr	r3, [pc, #68]	; (80040e4 <main+0x2f0>)
 80040a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a2:	4a16      	ldr	r2, [pc, #88]	; (80040fc <main+0x308>)
 80040a4:	6013      	str	r3, [r2, #0]
				STATE = IDLE;
 80040a6:	4b14      	ldr	r3, [pc, #80]	; (80040f8 <main+0x304>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	801a      	strh	r2, [r3, #0]
			}
			break;
 80040ac:	e091      	b.n	80041d2 <main+0x3de>
 80040ae:	bf00      	nop
 80040b0:	20000c74 	.word	0x20000c74
 80040b4:	2000085c 	.word	0x2000085c
 80040b8:	20000790 	.word	0x20000790
 80040bc:	2000114c 	.word	0x2000114c
 80040c0:	200013b0 	.word	0x200013b0
 80040c4:	200005f8 	.word	0x200005f8
 80040c8:	20000a80 	.word	0x20000a80
 80040cc:	20000394 	.word	0x20000394
 80040d0:	0800ccc8 	.word	0x0800ccc8
 80040d4:	0800ccd4 	.word	0x0800ccd4
 80040d8:	0800cce0 	.word	0x0800cce0
 80040dc:	0800ccec 	.word	0x0800ccec
 80040e0:	200006c4 	.word	0x200006c4
 80040e4:	200009f0 	.word	0x200009f0
 80040e8:	20000a28 	.word	0x20000a28
 80040ec:	20000a54 	.word	0x20000a54
 80040f0:	48000800 	.word	0x48000800
 80040f4:	20000c34 	.word	0x20000c34
 80040f8:	20001374 	.word	0x20001374
 80040fc:	20000c6c 	.word	0x20000c6c
 8004100:	20000460 	.word	0x20000460
 8004104:	2000052c 	.word	0x2000052c
 8004108:	200012dc 	.word	0x200012dc
 800410c:	00000000 	.word	0x00000000
 8004110:	20001378 	.word	0x20001378
		case POINT:
			status.Z_Status = 16;
 8004114:	4b4b      	ldr	r3, [pc, #300]	; (8004244 <main+0x450>)
 8004116:	2210      	movs	r2, #16
 8004118:	609a      	str	r2, [r3, #8]
			GetGoalPoint();
 800411a:	f7fd f8c3 	bl	80012a4 <GetGoalPoint>
			SetPosition = (float)Value.GoalPoint + QEI.HomePosition;
 800411e:	4b4a      	ldr	r3, [pc, #296]	; (8004248 <main+0x454>)
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	ee07 3a90 	vmov	s15, r3
 8004126:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800412a:	4b48      	ldr	r3, [pc, #288]	; (800424c <main+0x458>)
 800412c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004134:	4b46      	ldr	r3, [pc, #280]	; (8004250 <main+0x45c>)
 8004136:	edc3 7a00 	vstr	s15, [r3]
			Point_mode(&Flag,&PIDp,&PIDv,&QEI,&quintic,SetPosition);
 800413a:	4b45      	ldr	r3, [pc, #276]	; (8004250 <main+0x45c>)
 800413c:	edd3 7a00 	vldr	s15, [r3]
 8004140:	4b44      	ldr	r3, [pc, #272]	; (8004254 <main+0x460>)
 8004142:	9300      	str	r3, [sp, #0]
 8004144:	eeb0 0a67 	vmov.f32	s0, s15
 8004148:	4b40      	ldr	r3, [pc, #256]	; (800424c <main+0x458>)
 800414a:	4a43      	ldr	r2, [pc, #268]	; (8004258 <main+0x464>)
 800414c:	4943      	ldr	r1, [pc, #268]	; (800425c <main+0x468>)
 800414e:	4844      	ldr	r0, [pc, #272]	; (8004260 <main+0x46c>)
 8004150:	f7ff f91e 	bl	8003390 <Point_mode>
			if(Flag.Point == 2)				// Finish Point
 8004154:	4b42      	ldr	r3, [pc, #264]	; (8004260 <main+0x46c>)
 8004156:	789b      	ldrb	r3, [r3, #2]
 8004158:	2b02      	cmp	r3, #2
 800415a:	d13c      	bne.n	80041d6 <main+0x3e2>
			{
				Flag.Point = 0;
 800415c:	4b40      	ldr	r3, [pc, #256]	; (8004260 <main+0x46c>)
 800415e:	2200      	movs	r2, #0
 8004160:	709a      	strb	r2, [r3, #2]
				registerFrame[0x01].U16 = 0; //reset Base System Status
 8004162:	4b40      	ldr	r3, [pc, #256]	; (8004264 <main+0x470>)
 8004164:	2200      	movs	r2, #0
 8004166:	805a      	strh	r2, [r3, #2]
				status.Z_Status = 0;
 8004168:	4b36      	ldr	r3, [pc, #216]	; (8004244 <main+0x450>)
 800416a:	2200      	movs	r2, #0
 800416c:	609a      	str	r2, [r3, #8]

				SteadyPosition = quintic.Pf;
 800416e:	4b39      	ldr	r3, [pc, #228]	; (8004254 <main+0x460>)
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	4a3d      	ldr	r2, [pc, #244]	; (8004268 <main+0x474>)
 8004174:	6013      	str	r3, [r2, #0]

				STATE = IDLE;
 8004176:	4b3d      	ldr	r3, [pc, #244]	; (800426c <main+0x478>)
 8004178:	2200      	movs	r2, #0
 800417a:	801a      	strh	r2, [r3, #0]
			}
			break;
 800417c:	e02b      	b.n	80041d6 <main+0x3e2>
		case JOG:
			if(Flag.Jog == 0) GetPick_PlaceOrder(&Joystick);
 800417e:	4b38      	ldr	r3, [pc, #224]	; (8004260 <main+0x46c>)
 8004180:	78db      	ldrb	r3, [r3, #3]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d102      	bne.n	800418c <main+0x398>
 8004186:	483a      	ldr	r0, [pc, #232]	; (8004270 <main+0x47c>)
 8004188:	f7fd f8a4 	bl	80012d4 <GetPick_PlaceOrder>
			Jog_mode(&Flag, &PIDp, &PIDv, &QEI, &quintic);
 800418c:	4b31      	ldr	r3, [pc, #196]	; (8004254 <main+0x460>)
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	4b2e      	ldr	r3, [pc, #184]	; (800424c <main+0x458>)
 8004192:	4a31      	ldr	r2, [pc, #196]	; (8004258 <main+0x464>)
 8004194:	4931      	ldr	r1, [pc, #196]	; (800425c <main+0x468>)
 8004196:	4832      	ldr	r0, [pc, #200]	; (8004260 <main+0x46c>)
 8004198:	f7ff f946 	bl	8003428 <Jog_mode>
			if(Flag.Jog == 2)
 800419c:	4b30      	ldr	r3, [pc, #192]	; (8004260 <main+0x46c>)
 800419e:	78db      	ldrb	r3, [r3, #3]
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d11a      	bne.n	80041da <main+0x3e6>
			{
				Flag.Jog = 0;
 80041a4:	4b2e      	ldr	r3, [pc, #184]	; (8004260 <main+0x46c>)
 80041a6:	2200      	movs	r2, #0
 80041a8:	70da      	strb	r2, [r3, #3]
				registerFrame[0x01].U16 = 0;
 80041aa:	4b2e      	ldr	r3, [pc, #184]	; (8004264 <main+0x470>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	805a      	strh	r2, [r3, #2]
				status.Z_Status = 0;
 80041b0:	4b24      	ldr	r3, [pc, #144]	; (8004244 <main+0x450>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	609a      	str	r2, [r3, #8]
				SteadyPosition = quintic.Pf;
 80041b6:	4b27      	ldr	r3, [pc, #156]	; (8004254 <main+0x460>)
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	4a2b      	ldr	r2, [pc, #172]	; (8004268 <main+0x474>)
 80041bc:	6013      	str	r3, [r2, #0]
				STATE = IDLE;
 80041be:	4b2b      	ldr	r3, [pc, #172]	; (800426c <main+0x478>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	801a      	strh	r2, [r3, #0]
			}
			break;
 80041c4:	e009      	b.n	80041da <main+0x3e6>
		case EMERGENCY:
			Motor_Control(0);
 80041c6:	2000      	movs	r0, #0
 80041c8:	f7fd faa2 	bl	8001710 <Motor_Control>
			break;
 80041cc:	e006      	b.n	80041dc <main+0x3e8>
			break;
 80041ce:	bf00      	nop
 80041d0:	e004      	b.n	80041dc <main+0x3e8>
			break;
 80041d2:	bf00      	nop
 80041d4:	e002      	b.n	80041dc <main+0x3e8>
			break;
 80041d6:	bf00      	nop
 80041d8:	e000      	b.n	80041dc <main+0x3e8>
			break;
 80041da:	bf00      	nop
	}
	  FwReed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 80041dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041e4:	f003 f990 	bl	8007508 <HAL_GPIO_ReadPin>
 80041e8:	4603      	mov	r3, r0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2200      	movs	r2, #0
 80041ee:	469a      	mov	sl, r3
 80041f0:	4693      	mov	fp, r2
 80041f2:	4b20      	ldr	r3, [pc, #128]	; (8004274 <main+0x480>)
 80041f4:	e9c3 ab00 	strd	sl, fp, [r3]
	  BwReed = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);
 80041f8:	2180      	movs	r1, #128	; 0x80
 80041fa:	481f      	ldr	r0, [pc, #124]	; (8004278 <main+0x484>)
 80041fc:	f003 f984 	bl	8007508 <HAL_GPIO_ReadPin>
 8004200:	4603      	mov	r3, r0
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2200      	movs	r2, #0
 8004206:	4698      	mov	r8, r3
 8004208:	4691      	mov	r9, r2
 800420a:	4b1c      	ldr	r3, [pc, #112]	; (800427c <main+0x488>)
 800420c:	e9c3 8900 	strd	r8, r9, [r3]
	  EMERread = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8004210:	2140      	movs	r1, #64	; 0x40
 8004212:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004216:	f003 f977 	bl	8007508 <HAL_GPIO_ReadPin>
 800421a:	4603      	mov	r3, r0
 800421c:	461a      	mov	r2, r3
 800421e:	4b18      	ldr	r3, [pc, #96]	; (8004280 <main+0x48c>)
 8004220:	701a      	strb	r2, [r3, #0]

	  photoDOWN = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8004222:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004226:	4817      	ldr	r0, [pc, #92]	; (8004284 <main+0x490>)
 8004228:	f003 f96e 	bl	8007508 <HAL_GPIO_ReadPin>
 800422c:	4603      	mov	r3, r0
 800422e:	b2db      	uxtb	r3, r3
 8004230:	2200      	movs	r2, #0
 8004232:	461c      	mov	r4, r3
 8004234:	4615      	mov	r5, r2
 8004236:	4b14      	ldr	r3, [pc, #80]	; (8004288 <main+0x494>)
 8004238:	e9c3 4500 	strd	r4, r5, [r3]

	  EmergencyCatcher();
 800423c:	f000 fc3a 	bl	8004ab4 <EmergencyCatcher>
	  status.StateFrame = registerFrame[0x01].U16;
 8004240:	e68e      	b.n	8003f60 <main+0x16c>
 8004242:	bf00      	nop
 8004244:	200012dc 	.word	0x200012dc
 8004248:	200012f4 	.word	0x200012f4
 800424c:	200009f0 	.word	0x200009f0
 8004250:	20000c70 	.word	0x20000c70
 8004254:	20000c34 	.word	0x20000c34
 8004258:	20000a54 	.word	0x20000a54
 800425c:	20000a28 	.word	0x20000a28
 8004260:	20001378 	.word	0x20001378
 8004264:	2000114c 	.word	0x2000114c
 8004268:	20000c6c 	.word	0x20000c6c
 800426c:	20001374 	.word	0x20001374
 8004270:	20000a80 	.word	0x20000a80
 8004274:	20001390 	.word	0x20001390
 8004278:	48000800 	.word	0x48000800
 800427c:	20001398 	.word	0x20001398
 8004280:	200013a0 	.word	0x200013a0
 8004284:	48000400 	.word	0x48000400
 8004288:	200013a8 	.word	0x200013a8

0800428c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b094      	sub	sp, #80	; 0x50
 8004290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004292:	f107 0318 	add.w	r3, r7, #24
 8004296:	2238      	movs	r2, #56	; 0x38
 8004298:	2100      	movs	r1, #0
 800429a:	4618      	mov	r0, r3
 800429c:	f008 f8f4 	bl	800c488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80042a0:	1d3b      	adds	r3, r7, #4
 80042a2:	2200      	movs	r2, #0
 80042a4:	601a      	str	r2, [r3, #0]
 80042a6:	605a      	str	r2, [r3, #4]
 80042a8:	609a      	str	r2, [r3, #8]
 80042aa:	60da      	str	r2, [r3, #12]
 80042ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80042ae:	2000      	movs	r0, #0
 80042b0:	f003 f972 	bl	8007598 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80042b4:	2301      	movs	r3, #1
 80042b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80042b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042bc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042be:	2302      	movs	r3, #2
 80042c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80042c2:	2303      	movs	r3, #3
 80042c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80042c6:	2306      	movs	r3, #6
 80042c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80042ca:	2355      	movs	r3, #85	; 0x55
 80042cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042ce:	2302      	movs	r3, #2
 80042d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80042d2:	2302      	movs	r3, #2
 80042d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80042d6:	2302      	movs	r3, #2
 80042d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042da:	f107 0318 	add.w	r3, r7, #24
 80042de:	4618      	mov	r0, r3
 80042e0:	f003 fa0e 	bl	8007700 <HAL_RCC_OscConfig>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <SystemClock_Config+0x62>
  {
    Error_Handler();
 80042ea:	f000 fc35 	bl	8004b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042ee:	230f      	movs	r3, #15
 80042f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042f2:	2303      	movs	r3, #3
 80042f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042f6:	2300      	movs	r3, #0
 80042f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80042fa:	2300      	movs	r3, #0
 80042fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042fe:	2300      	movs	r3, #0
 8004300:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004302:	1d3b      	adds	r3, r7, #4
 8004304:	2104      	movs	r1, #4
 8004306:	4618      	mov	r0, r3
 8004308:	f003 fd0c 	bl	8007d24 <HAL_RCC_ClockConfig>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8004312:	f000 fc21 	bl	8004b58 <Error_Handler>
  }
}
 8004316:	bf00      	nop
 8004318:	3750      	adds	r7, #80	; 0x50
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b08c      	sub	sp, #48	; 0x30
 8004324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800432a:	2200      	movs	r2, #0
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	605a      	str	r2, [r3, #4]
 8004330:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004332:	1d3b      	adds	r3, r7, #4
 8004334:	2220      	movs	r2, #32
 8004336:	2100      	movs	r1, #0
 8004338:	4618      	mov	r0, r3
 800433a:	f008 f8a5 	bl	800c488 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800433e:	4b39      	ldr	r3, [pc, #228]	; (8004424 <MX_ADC1_Init+0x104>)
 8004340:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004344:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004346:	4b37      	ldr	r3, [pc, #220]	; (8004424 <MX_ADC1_Init+0x104>)
 8004348:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800434c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800434e:	4b35      	ldr	r3, [pc, #212]	; (8004424 <MX_ADC1_Init+0x104>)
 8004350:	2200      	movs	r2, #0
 8004352:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004354:	4b33      	ldr	r3, [pc, #204]	; (8004424 <MX_ADC1_Init+0x104>)
 8004356:	2200      	movs	r2, #0
 8004358:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800435a:	4b32      	ldr	r3, [pc, #200]	; (8004424 <MX_ADC1_Init+0x104>)
 800435c:	2200      	movs	r2, #0
 800435e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004360:	4b30      	ldr	r3, [pc, #192]	; (8004424 <MX_ADC1_Init+0x104>)
 8004362:	2201      	movs	r2, #1
 8004364:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004366:	4b2f      	ldr	r3, [pc, #188]	; (8004424 <MX_ADC1_Init+0x104>)
 8004368:	2204      	movs	r2, #4
 800436a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800436c:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <MX_ADC1_Init+0x104>)
 800436e:	2200      	movs	r2, #0
 8004370:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004372:	4b2c      	ldr	r3, [pc, #176]	; (8004424 <MX_ADC1_Init+0x104>)
 8004374:	2201      	movs	r2, #1
 8004376:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8004378:	4b2a      	ldr	r3, [pc, #168]	; (8004424 <MX_ADC1_Init+0x104>)
 800437a:	2202      	movs	r2, #2
 800437c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800437e:	4b29      	ldr	r3, [pc, #164]	; (8004424 <MX_ADC1_Init+0x104>)
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004386:	4b27      	ldr	r3, [pc, #156]	; (8004424 <MX_ADC1_Init+0x104>)
 8004388:	2200      	movs	r2, #0
 800438a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800438c:	4b25      	ldr	r3, [pc, #148]	; (8004424 <MX_ADC1_Init+0x104>)
 800438e:	2200      	movs	r2, #0
 8004390:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004392:	4b24      	ldr	r3, [pc, #144]	; (8004424 <MX_ADC1_Init+0x104>)
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800439a:	4b22      	ldr	r3, [pc, #136]	; (8004424 <MX_ADC1_Init+0x104>)
 800439c:	2200      	movs	r2, #0
 800439e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80043a0:	4b20      	ldr	r3, [pc, #128]	; (8004424 <MX_ADC1_Init+0x104>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80043a8:	481e      	ldr	r0, [pc, #120]	; (8004424 <MX_ADC1_Init+0x104>)
 80043aa:	f001 f9a3 	bl	80056f4 <HAL_ADC_Init>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d001      	beq.n	80043b8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80043b4:	f000 fbd0 	bl	8004b58 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80043b8:	2300      	movs	r3, #0
 80043ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80043bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043c0:	4619      	mov	r1, r3
 80043c2:	4818      	ldr	r0, [pc, #96]	; (8004424 <MX_ADC1_Init+0x104>)
 80043c4:	f002 f9d4 	bl	8006770 <HAL_ADCEx_MultiModeConfigChannel>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80043ce:	f000 fbc3 	bl	8004b58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80043d2:	4b15      	ldr	r3, [pc, #84]	; (8004428 <MX_ADC1_Init+0x108>)
 80043d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80043d6:	2306      	movs	r3, #6
 80043d8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80043da:	2307      	movs	r3, #7
 80043dc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80043de:	237f      	movs	r3, #127	; 0x7f
 80043e0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80043e2:	2304      	movs	r3, #4
 80043e4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043ea:	1d3b      	adds	r3, r7, #4
 80043ec:	4619      	mov	r1, r3
 80043ee:	480d      	ldr	r0, [pc, #52]	; (8004424 <MX_ADC1_Init+0x104>)
 80043f0:	f001 fc2e 	bl	8005c50 <HAL_ADC_ConfigChannel>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80043fa:	f000 fbad 	bl	8004b58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80043fe:	4b0b      	ldr	r3, [pc, #44]	; (800442c <MX_ADC1_Init+0x10c>)
 8004400:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004402:	230c      	movs	r3, #12
 8004404:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004406:	1d3b      	adds	r3, r7, #4
 8004408:	4619      	mov	r1, r3
 800440a:	4806      	ldr	r0, [pc, #24]	; (8004424 <MX_ADC1_Init+0x104>)
 800440c:	f001 fc20 	bl	8005c50 <HAL_ADC_ConfigChannel>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8004416:	f000 fb9f 	bl	8004b58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800441a:	bf00      	nop
 800441c:	3730      	adds	r7, #48	; 0x30
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	20000394 	.word	0x20000394
 8004428:	1d500080 	.word	0x1d500080
 800442c:	3ef08000 	.word	0x3ef08000

08004430 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b088      	sub	sp, #32
 8004434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004436:	f107 0310 	add.w	r3, r7, #16
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]
 800443e:	605a      	str	r2, [r3, #4]
 8004440:	609a      	str	r2, [r3, #8]
 8004442:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004444:	1d3b      	adds	r3, r7, #4
 8004446:	2200      	movs	r2, #0
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	605a      	str	r2, [r3, #4]
 800444c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800444e:	4b1e      	ldr	r3, [pc, #120]	; (80044c8 <MX_TIM2_Init+0x98>)
 8004450:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004454:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8004456:	4b1c      	ldr	r3, [pc, #112]	; (80044c8 <MX_TIM2_Init+0x98>)
 8004458:	22a9      	movs	r2, #169	; 0xa9
 800445a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800445c:	4b1a      	ldr	r3, [pc, #104]	; (80044c8 <MX_TIM2_Init+0x98>)
 800445e:	2200      	movs	r2, #0
 8004460:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8004462:	4b19      	ldr	r3, [pc, #100]	; (80044c8 <MX_TIM2_Init+0x98>)
 8004464:	f04f 32ff 	mov.w	r2, #4294967295
 8004468:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800446a:	4b17      	ldr	r3, [pc, #92]	; (80044c8 <MX_TIM2_Init+0x98>)
 800446c:	2200      	movs	r2, #0
 800446e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004470:	4b15      	ldr	r3, [pc, #84]	; (80044c8 <MX_TIM2_Init+0x98>)
 8004472:	2200      	movs	r2, #0
 8004474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004476:	4814      	ldr	r0, [pc, #80]	; (80044c8 <MX_TIM2_Init+0x98>)
 8004478:	f004 f8be 	bl	80085f8 <HAL_TIM_Base_Init>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004482:	f000 fb69 	bl	8004b58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004486:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800448a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800448c:	f107 0310 	add.w	r3, r7, #16
 8004490:	4619      	mov	r1, r3
 8004492:	480d      	ldr	r0, [pc, #52]	; (80044c8 <MX_TIM2_Init+0x98>)
 8004494:	f005 f838 	bl	8009508 <HAL_TIM_ConfigClockSource>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800449e:	f000 fb5b 	bl	8004b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044a2:	2300      	movs	r3, #0
 80044a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044a6:	2300      	movs	r3, #0
 80044a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80044aa:	1d3b      	adds	r3, r7, #4
 80044ac:	4619      	mov	r1, r3
 80044ae:	4806      	ldr	r0, [pc, #24]	; (80044c8 <MX_TIM2_Init+0x98>)
 80044b0:	f006 f810 	bl	800a4d4 <HAL_TIMEx_MasterConfigSynchronization>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80044ba:	f000 fb4d 	bl	8004b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80044be:	bf00      	nop
 80044c0:	3720      	adds	r7, #32
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20000460 	.word	0x20000460

080044cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b088      	sub	sp, #32
 80044d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80044d2:	f107 0310 	add.w	r3, r7, #16
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
 80044da:	605a      	str	r2, [r3, #4]
 80044dc:	609a      	str	r2, [r3, #8]
 80044de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044e0:	1d3b      	adds	r3, r7, #4
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	605a      	str	r2, [r3, #4]
 80044e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80044ea:	4b1d      	ldr	r3, [pc, #116]	; (8004560 <MX_TIM3_Init+0x94>)
 80044ec:	4a1d      	ldr	r2, [pc, #116]	; (8004564 <MX_TIM3_Init+0x98>)
 80044ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 80044f0:	4b1b      	ldr	r3, [pc, #108]	; (8004560 <MX_TIM3_Init+0x94>)
 80044f2:	22a9      	movs	r2, #169	; 0xa9
 80044f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044f6:	4b1a      	ldr	r3, [pc, #104]	; (8004560 <MX_TIM3_Init+0x94>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80044fc:	4b18      	ldr	r3, [pc, #96]	; (8004560 <MX_TIM3_Init+0x94>)
 80044fe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004502:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004504:	4b16      	ldr	r3, [pc, #88]	; (8004560 <MX_TIM3_Init+0x94>)
 8004506:	2200      	movs	r2, #0
 8004508:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800450a:	4b15      	ldr	r3, [pc, #84]	; (8004560 <MX_TIM3_Init+0x94>)
 800450c:	2200      	movs	r2, #0
 800450e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004510:	4813      	ldr	r0, [pc, #76]	; (8004560 <MX_TIM3_Init+0x94>)
 8004512:	f004 f871 	bl	80085f8 <HAL_TIM_Base_Init>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800451c:	f000 fb1c 	bl	8004b58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004524:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004526:	f107 0310 	add.w	r3, r7, #16
 800452a:	4619      	mov	r1, r3
 800452c:	480c      	ldr	r0, [pc, #48]	; (8004560 <MX_TIM3_Init+0x94>)
 800452e:	f004 ffeb 	bl	8009508 <HAL_TIM_ConfigClockSource>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004538:	f000 fb0e 	bl	8004b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800453c:	2300      	movs	r3, #0
 800453e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004540:	2300      	movs	r3, #0
 8004542:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004544:	1d3b      	adds	r3, r7, #4
 8004546:	4619      	mov	r1, r3
 8004548:	4805      	ldr	r0, [pc, #20]	; (8004560 <MX_TIM3_Init+0x94>)
 800454a:	f005 ffc3 	bl	800a4d4 <HAL_TIMEx_MasterConfigSynchronization>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004554:	f000 fb00 	bl	8004b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004558:	bf00      	nop
 800455a:	3720      	adds	r7, #32
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	2000052c 	.word	0x2000052c
 8004564:	40000400 	.word	0x40000400

08004568 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b08a      	sub	sp, #40	; 0x28
 800456c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800456e:	f107 031c 	add.w	r3, r7, #28
 8004572:	2200      	movs	r2, #0
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	605a      	str	r2, [r3, #4]
 8004578:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800457a:	463b      	mov	r3, r7
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	605a      	str	r2, [r3, #4]
 8004582:	609a      	str	r2, [r3, #8]
 8004584:	60da      	str	r2, [r3, #12]
 8004586:	611a      	str	r2, [r3, #16]
 8004588:	615a      	str	r2, [r3, #20]
 800458a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800458c:	4b21      	ldr	r3, [pc, #132]	; (8004614 <MX_TIM4_Init+0xac>)
 800458e:	4a22      	ldr	r2, [pc, #136]	; (8004618 <MX_TIM4_Init+0xb0>)
 8004590:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8004592:	4b20      	ldr	r3, [pc, #128]	; (8004614 <MX_TIM4_Init+0xac>)
 8004594:	22a9      	movs	r2, #169	; 0xa9
 8004596:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004598:	4b1e      	ldr	r3, [pc, #120]	; (8004614 <MX_TIM4_Init+0xac>)
 800459a:	2200      	movs	r2, #0
 800459c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800459e:	4b1d      	ldr	r3, [pc, #116]	; (8004614 <MX_TIM4_Init+0xac>)
 80045a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80045a4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045a6:	4b1b      	ldr	r3, [pc, #108]	; (8004614 <MX_TIM4_Init+0xac>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045ac:	4b19      	ldr	r3, [pc, #100]	; (8004614 <MX_TIM4_Init+0xac>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80045b2:	4818      	ldr	r0, [pc, #96]	; (8004614 <MX_TIM4_Init+0xac>)
 80045b4:	f004 f96c 	bl	8008890 <HAL_TIM_PWM_Init>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80045be:	f000 facb 	bl	8004b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045c2:	2300      	movs	r3, #0
 80045c4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045c6:	2300      	movs	r3, #0
 80045c8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80045ca:	f107 031c 	add.w	r3, r7, #28
 80045ce:	4619      	mov	r1, r3
 80045d0:	4810      	ldr	r0, [pc, #64]	; (8004614 <MX_TIM4_Init+0xac>)
 80045d2:	f005 ff7f 	bl	800a4d4 <HAL_TIMEx_MasterConfigSynchronization>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80045dc:	f000 fabc 	bl	8004b58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80045e0:	2360      	movs	r3, #96	; 0x60
 80045e2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80045e4:	2300      	movs	r3, #0
 80045e6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045e8:	2300      	movs	r3, #0
 80045ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80045f0:	463b      	mov	r3, r7
 80045f2:	2204      	movs	r2, #4
 80045f4:	4619      	mov	r1, r3
 80045f6:	4807      	ldr	r0, [pc, #28]	; (8004614 <MX_TIM4_Init+0xac>)
 80045f8:	f004 fe72 	bl	80092e0 <HAL_TIM_PWM_ConfigChannel>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8004602:	f000 faa9 	bl	8004b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004606:	4803      	ldr	r0, [pc, #12]	; (8004614 <MX_TIM4_Init+0xac>)
 8004608:	f000 fc34 	bl	8004e74 <HAL_TIM_MspPostInit>

}
 800460c:	bf00      	nop
 800460e:	3728      	adds	r7, #40	; 0x28
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	200005f8 	.word	0x200005f8
 8004618:	40000800 	.word	0x40000800

0800461c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b08c      	sub	sp, #48	; 0x30
 8004620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004622:	f107 030c 	add.w	r3, r7, #12
 8004626:	2224      	movs	r2, #36	; 0x24
 8004628:	2100      	movs	r1, #0
 800462a:	4618      	mov	r0, r3
 800462c:	f007 ff2c 	bl	800c488 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004630:	463b      	mov	r3, r7
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	605a      	str	r2, [r3, #4]
 8004638:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800463a:	4b21      	ldr	r3, [pc, #132]	; (80046c0 <MX_TIM5_Init+0xa4>)
 800463c:	4a21      	ldr	r2, [pc, #132]	; (80046c4 <MX_TIM5_Init+0xa8>)
 800463e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8004640:	4b1f      	ldr	r3, [pc, #124]	; (80046c0 <MX_TIM5_Init+0xa4>)
 8004642:	2200      	movs	r2, #0
 8004644:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004646:	4b1e      	ldr	r3, [pc, #120]	; (80046c0 <MX_TIM5_Init+0xa4>)
 8004648:	2200      	movs	r2, #0
 800464a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 800464c:	4b1c      	ldr	r3, [pc, #112]	; (80046c0 <MX_TIM5_Init+0xa4>)
 800464e:	f04f 32ff 	mov.w	r2, #4294967295
 8004652:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004654:	4b1a      	ldr	r3, [pc, #104]	; (80046c0 <MX_TIM5_Init+0xa4>)
 8004656:	2200      	movs	r2, #0
 8004658:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800465a:	4b19      	ldr	r3, [pc, #100]	; (80046c0 <MX_TIM5_Init+0xa4>)
 800465c:	2200      	movs	r2, #0
 800465e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004660:	2303      	movs	r3, #3
 8004662:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004664:	2300      	movs	r3, #0
 8004666:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004668:	2301      	movs	r3, #1
 800466a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800466c:	2300      	movs	r3, #0
 800466e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004670:	2300      	movs	r3, #0
 8004672:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004674:	2300      	movs	r3, #0
 8004676:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004678:	2301      	movs	r3, #1
 800467a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800467c:	2300      	movs	r3, #0
 800467e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004680:	2300      	movs	r3, #0
 8004682:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8004684:	f107 030c 	add.w	r3, r7, #12
 8004688:	4619      	mov	r1, r3
 800468a:	480d      	ldr	r0, [pc, #52]	; (80046c0 <MX_TIM5_Init+0xa4>)
 800468c:	f004 fb6c 	bl	8008d68 <HAL_TIM_Encoder_Init>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8004696:	f000 fa5f 	bl	8004b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800469a:	2300      	movs	r3, #0
 800469c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800469e:	2300      	movs	r3, #0
 80046a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80046a2:	463b      	mov	r3, r7
 80046a4:	4619      	mov	r1, r3
 80046a6:	4806      	ldr	r0, [pc, #24]	; (80046c0 <MX_TIM5_Init+0xa4>)
 80046a8:	f005 ff14 	bl	800a4d4 <HAL_TIMEx_MasterConfigSynchronization>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80046b2:	f000 fa51 	bl	8004b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80046b6:	bf00      	nop
 80046b8:	3730      	adds	r7, #48	; 0x30
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	200006c4 	.word	0x200006c4
 80046c4:	40000c00 	.word	0x40000c00

080046c8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80046cc:	4b14      	ldr	r3, [pc, #80]	; (8004720 <MX_TIM16_Init+0x58>)
 80046ce:	4a15      	ldr	r2, [pc, #84]	; (8004724 <MX_TIM16_Init+0x5c>)
 80046d0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 80046d2:	4b13      	ldr	r3, [pc, #76]	; (8004720 <MX_TIM16_Init+0x58>)
 80046d4:	22a9      	movs	r2, #169	; 0xa9
 80046d6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d8:	4b11      	ldr	r3, [pc, #68]	; (8004720 <MX_TIM16_Init+0x58>)
 80046da:	2200      	movs	r2, #0
 80046dc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 80046de:	4b10      	ldr	r3, [pc, #64]	; (8004720 <MX_TIM16_Init+0x58>)
 80046e0:	f240 4279 	movw	r2, #1145	; 0x479
 80046e4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046e6:	4b0e      	ldr	r3, [pc, #56]	; (8004720 <MX_TIM16_Init+0x58>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80046ec:	4b0c      	ldr	r3, [pc, #48]	; (8004720 <MX_TIM16_Init+0x58>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046f2:	4b0b      	ldr	r3, [pc, #44]	; (8004720 <MX_TIM16_Init+0x58>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80046f8:	4809      	ldr	r0, [pc, #36]	; (8004720 <MX_TIM16_Init+0x58>)
 80046fa:	f003 ff7d 	bl	80085f8 <HAL_TIM_Base_Init>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8004704:	f000 fa28 	bl	8004b58 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8004708:	2108      	movs	r1, #8
 800470a:	4805      	ldr	r0, [pc, #20]	; (8004720 <MX_TIM16_Init+0x58>)
 800470c:	f004 fa36 	bl	8008b7c <HAL_TIM_OnePulse_Init>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8004716:	f000 fa1f 	bl	8004b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800471a:	bf00      	nop
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000790 	.word	0x20000790
 8004724:	40014400 	.word	0x40014400

08004728 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800472c:	4b23      	ldr	r3, [pc, #140]	; (80047bc <MX_USART2_UART_Init+0x94>)
 800472e:	4a24      	ldr	r2, [pc, #144]	; (80047c0 <MX_USART2_UART_Init+0x98>)
 8004730:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8004732:	4b22      	ldr	r3, [pc, #136]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004734:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8004738:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800473a:	4b20      	ldr	r3, [pc, #128]	; (80047bc <MX_USART2_UART_Init+0x94>)
 800473c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004740:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004742:	4b1e      	ldr	r3, [pc, #120]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004744:	2200      	movs	r2, #0
 8004746:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8004748:	4b1c      	ldr	r3, [pc, #112]	; (80047bc <MX_USART2_UART_Init+0x94>)
 800474a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800474e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004750:	4b1a      	ldr	r3, [pc, #104]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004752:	220c      	movs	r2, #12
 8004754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004756:	4b19      	ldr	r3, [pc, #100]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004758:	2200      	movs	r2, #0
 800475a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800475c:	4b17      	ldr	r3, [pc, #92]	; (80047bc <MX_USART2_UART_Init+0x94>)
 800475e:	2200      	movs	r2, #0
 8004760:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004762:	4b16      	ldr	r3, [pc, #88]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004764:	2200      	movs	r2, #0
 8004766:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004768:	4b14      	ldr	r3, [pc, #80]	; (80047bc <MX_USART2_UART_Init+0x94>)
 800476a:	2200      	movs	r2, #0
 800476c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800476e:	4b13      	ldr	r3, [pc, #76]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004770:	2200      	movs	r2, #0
 8004772:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004774:	4811      	ldr	r0, [pc, #68]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004776:	f005 ff93 	bl	800a6a0 <HAL_UART_Init>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8004780:	f000 f9ea 	bl	8004b58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004784:	2100      	movs	r1, #0
 8004786:	480d      	ldr	r0, [pc, #52]	; (80047bc <MX_USART2_UART_Init+0x94>)
 8004788:	f007 fdb3 	bl	800c2f2 <HAL_UARTEx_SetTxFifoThreshold>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d001      	beq.n	8004796 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8004792:	f000 f9e1 	bl	8004b58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004796:	2100      	movs	r1, #0
 8004798:	4808      	ldr	r0, [pc, #32]	; (80047bc <MX_USART2_UART_Init+0x94>)
 800479a:	f007 fde8 	bl	800c36e <HAL_UARTEx_SetRxFifoThreshold>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 80047a4:	f000 f9d8 	bl	8004b58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80047a8:	4804      	ldr	r0, [pc, #16]	; (80047bc <MX_USART2_UART_Init+0x94>)
 80047aa:	f007 fd69 	bl	800c280 <HAL_UARTEx_DisableFifoMode>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 80047b4:	f000 f9d0 	bl	8004b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80047b8:	bf00      	nop
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	2000085c 	.word	0x2000085c
 80047c0:	40004400 	.word	0x40004400

080047c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80047ca:	4b1a      	ldr	r3, [pc, #104]	; (8004834 <MX_DMA_Init+0x70>)
 80047cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ce:	4a19      	ldr	r2, [pc, #100]	; (8004834 <MX_DMA_Init+0x70>)
 80047d0:	f043 0304 	orr.w	r3, r3, #4
 80047d4:	6493      	str	r3, [r2, #72]	; 0x48
 80047d6:	4b17      	ldr	r3, [pc, #92]	; (8004834 <MX_DMA_Init+0x70>)
 80047d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	607b      	str	r3, [r7, #4]
 80047e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80047e2:	4b14      	ldr	r3, [pc, #80]	; (8004834 <MX_DMA_Init+0x70>)
 80047e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047e6:	4a13      	ldr	r2, [pc, #76]	; (8004834 <MX_DMA_Init+0x70>)
 80047e8:	f043 0301 	orr.w	r3, r3, #1
 80047ec:	6493      	str	r3, [r2, #72]	; 0x48
 80047ee:	4b11      	ldr	r3, [pc, #68]	; (8004834 <MX_DMA_Init+0x70>)
 80047f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	603b      	str	r3, [r7, #0]
 80047f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80047fa:	2200      	movs	r2, #0
 80047fc:	2100      	movs	r1, #0
 80047fe:	200b      	movs	r0, #11
 8004800:	f002 f999 	bl	8006b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004804:	200b      	movs	r0, #11
 8004806:	f002 f9b0 	bl	8006b6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800480a:	2200      	movs	r2, #0
 800480c:	2100      	movs	r1, #0
 800480e:	200c      	movs	r0, #12
 8004810:	f002 f991 	bl	8006b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004814:	200c      	movs	r0, #12
 8004816:	f002 f9a8 	bl	8006b6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800481a:	2200      	movs	r2, #0
 800481c:	2100      	movs	r1, #0
 800481e:	200d      	movs	r0, #13
 8004820:	f002 f989 	bl	8006b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004824:	200d      	movs	r0, #13
 8004826:	f002 f9a0 	bl	8006b6a <HAL_NVIC_EnableIRQ>

}
 800482a:	bf00      	nop
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	40021000 	.word	0x40021000

08004838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b08a      	sub	sp, #40	; 0x28
 800483c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800483e:	f107 0314 	add.w	r3, r7, #20
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	605a      	str	r2, [r3, #4]
 8004848:	609a      	str	r2, [r3, #8]
 800484a:	60da      	str	r2, [r3, #12]
 800484c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800484e:	4b5a      	ldr	r3, [pc, #360]	; (80049b8 <MX_GPIO_Init+0x180>)
 8004850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004852:	4a59      	ldr	r2, [pc, #356]	; (80049b8 <MX_GPIO_Init+0x180>)
 8004854:	f043 0304 	orr.w	r3, r3, #4
 8004858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800485a:	4b57      	ldr	r3, [pc, #348]	; (80049b8 <MX_GPIO_Init+0x180>)
 800485c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800485e:	f003 0304 	and.w	r3, r3, #4
 8004862:	613b      	str	r3, [r7, #16]
 8004864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004866:	4b54      	ldr	r3, [pc, #336]	; (80049b8 <MX_GPIO_Init+0x180>)
 8004868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486a:	4a53      	ldr	r2, [pc, #332]	; (80049b8 <MX_GPIO_Init+0x180>)
 800486c:	f043 0320 	orr.w	r3, r3, #32
 8004870:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004872:	4b51      	ldr	r3, [pc, #324]	; (80049b8 <MX_GPIO_Init+0x180>)
 8004874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	60fb      	str	r3, [r7, #12]
 800487c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800487e:	4b4e      	ldr	r3, [pc, #312]	; (80049b8 <MX_GPIO_Init+0x180>)
 8004880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004882:	4a4d      	ldr	r2, [pc, #308]	; (80049b8 <MX_GPIO_Init+0x180>)
 8004884:	f043 0301 	orr.w	r3, r3, #1
 8004888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800488a:	4b4b      	ldr	r3, [pc, #300]	; (80049b8 <MX_GPIO_Init+0x180>)
 800488c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800488e:	f003 0301 	and.w	r3, r3, #1
 8004892:	60bb      	str	r3, [r7, #8]
 8004894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004896:	4b48      	ldr	r3, [pc, #288]	; (80049b8 <MX_GPIO_Init+0x180>)
 8004898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800489a:	4a47      	ldr	r2, [pc, #284]	; (80049b8 <MX_GPIO_Init+0x180>)
 800489c:	f043 0302 	orr.w	r3, r3, #2
 80048a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048a2:	4b45      	ldr	r3, [pc, #276]	; (80049b8 <MX_GPIO_Init+0x180>)
 80048a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	607b      	str	r3, [r7, #4]
 80048ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 80048ae:	2200      	movs	r2, #0
 80048b0:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80048b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048b8:	f002 fe3e 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80048bc:	2200      	movs	r2, #0
 80048be:	2130      	movs	r1, #48	; 0x30
 80048c0:	483e      	ldr	r0, [pc, #248]	; (80049bc <MX_GPIO_Init+0x184>)
 80048c2:	f002 fe39 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80048c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80048cc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80048d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d2:	2300      	movs	r3, #0
 80048d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80048d6:	f107 0314 	add.w	r3, r7, #20
 80048da:	4619      	mov	r1, r3
 80048dc:	4837      	ldr	r0, [pc, #220]	; (80049bc <MX_GPIO_Init+0x184>)
 80048de:	f002 fc91 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80048e2:	2304      	movs	r3, #4
 80048e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048ee:	f107 0314 	add.w	r3, r7, #20
 80048f2:	4619      	mov	r1, r3
 80048f4:	4831      	ldr	r0, [pc, #196]	; (80049bc <MX_GPIO_Init+0x184>)
 80048f6:	f002 fc85 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7|GPIO_PIN_8;
 80048fa:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 80048fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004900:	2301      	movs	r3, #1
 8004902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004904:	2300      	movs	r3, #0
 8004906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004908:	2300      	movs	r3, #0
 800490a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800490c:	f107 0314 	add.w	r3, r7, #20
 8004910:	4619      	mov	r1, r3
 8004912:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004916:	f002 fc75 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10;
 800491a:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800491e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004920:	2300      	movs	r3, #0
 8004922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004924:	2301      	movs	r3, #1
 8004926:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004928:	f107 0314 	add.w	r3, r7, #20
 800492c:	4619      	mov	r1, r3
 800492e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004932:	f002 fc67 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004936:	2330      	movs	r3, #48	; 0x30
 8004938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800493a:	2301      	movs	r3, #1
 800493c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004942:	2300      	movs	r3, #0
 8004944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004946:	f107 0314 	add.w	r3, r7, #20
 800494a:	4619      	mov	r1, r3
 800494c:	481b      	ldr	r0, [pc, #108]	; (80049bc <MX_GPIO_Init+0x184>)
 800494e:	f002 fc59 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_4|GPIO_PIN_5;
 8004952:	f241 4330 	movw	r3, #5168	; 0x1430
 8004956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004958:	2300      	movs	r3, #0
 800495a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800495c:	2301      	movs	r3, #1
 800495e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004960:	f107 0314 	add.w	r3, r7, #20
 8004964:	4619      	mov	r1, r3
 8004966:	4816      	ldr	r0, [pc, #88]	; (80049c0 <MX_GPIO_Init+0x188>)
 8004968:	f002 fc4c 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800496c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004972:	2300      	movs	r3, #0
 8004974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004976:	2300      	movs	r3, #0
 8004978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800497a:	f107 0314 	add.w	r3, r7, #20
 800497e:	4619      	mov	r1, r3
 8004980:	480f      	ldr	r0, [pc, #60]	; (80049c0 <MX_GPIO_Init+0x188>)
 8004982:	f002 fc3f 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004986:	2380      	movs	r3, #128	; 0x80
 8004988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800498a:	2300      	movs	r3, #0
 800498c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800498e:	2301      	movs	r3, #1
 8004990:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004992:	f107 0314 	add.w	r3, r7, #20
 8004996:	4619      	mov	r1, r3
 8004998:	4808      	ldr	r0, [pc, #32]	; (80049bc <MX_GPIO_Init+0x184>)
 800499a:	f002 fc33 	bl	8007204 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800499e:	2200      	movs	r2, #0
 80049a0:	2100      	movs	r1, #0
 80049a2:	2028      	movs	r0, #40	; 0x28
 80049a4:	f002 f8c7 	bl	8006b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80049a8:	2028      	movs	r0, #40	; 0x28
 80049aa:	f002 f8de 	bl	8006b6a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80049ae:	bf00      	nop
 80049b0:	3728      	adds	r7, #40	; 0x28
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	40021000 	.word	0x40021000
 80049bc:	48000800 	.word	0x48000800
 80049c0:	48000400 	.word	0x48000400

080049c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)	// Timer Interrupt
{
 80049c4:	b5b0      	push	{r4, r5, r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
	if(htim == &htim2)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a24      	ldr	r2, [pc, #144]	; (8004a60 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d108      	bne.n	80049e6 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		_micros += 1;
 80049d4:	4b23      	ldr	r3, [pc, #140]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80049d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049da:	1c54      	adds	r4, r2, #1
 80049dc:	f143 0500 	adc.w	r5, r3, #0
 80049e0:	4b20      	ldr	r3, [pc, #128]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80049e2:	e9c3 4500 	strd	r4, r5, [r3]
	}
	if(htim == &htim3) // [1 microseconds]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a1f      	ldr	r2, [pc, #124]	; (8004a68 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d134      	bne.n	8004a58 <HAL_TIM_PeriodElapsedCallback+0x94>
	{
		QEIEncoder_Update(&QEI, &htim5, micros());
 80049ee:	f000 f899 	bl	8004b24 <micros>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	491d      	ldr	r1, [pc, #116]	; (8004a6c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80049f8:	481d      	ldr	r0, [pc, #116]	; (8004a70 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80049fa:	f7fd f889 	bl	8001b10 <QEIEncoder_Update>
		if(Flag.TrejectoryGen == 1)
 80049fe:	4b1d      	ldr	r3, [pc, #116]	; (8004a74 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8004a00:	791b      	ldrb	r3, [r3, #4]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d10e      	bne.n	8004a24 <HAL_TIM_PeriodElapsedCallback+0x60>
		{
			QuinticTrajectory_Generator(&quintic, QEI.LinearPosition, SetPosition, 2);
 8004a06:	4b1a      	ldr	r3, [pc, #104]	; (8004a70 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004a08:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004a0c:	4b1a      	ldr	r3, [pc, #104]	; (8004a78 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004a0e:	ed93 7a00 	vldr	s14, [r3]
 8004a12:	eeb0 1a00 	vmov.f32	s2, #0	; 0x40000000  2.0
 8004a16:	eef0 0a47 	vmov.f32	s1, s14
 8004a1a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a1e:	4817      	ldr	r0, [pc, #92]	; (8004a7c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8004a20:	f7fe ffee 	bl	8003a00 <QuinticTrajectory_Generator>
		}
		kalman_predict(&KFoutput, &P_est, &Ak, &G, Q);
 8004a24:	4b16      	ldr	r3, [pc, #88]	; (8004a80 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004a26:	edd3 7a00 	vldr	s15, [r3]
 8004a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a2e:	4b15      	ldr	r3, [pc, #84]	; (8004a84 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8004a30:	4a15      	ldr	r2, [pc, #84]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8004a32:	4916      	ldr	r1, [pc, #88]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8004a34:	4816      	ldr	r0, [pc, #88]	; (8004a90 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8004a36:	f7fd fdb7 	bl	80025a8 <kalman_predict>
		kalman_update(&KFoutput, &P_est, &Ck, R, QEI.LinearPosition);
 8004a3a:	4b16      	ldr	r3, [pc, #88]	; (8004a94 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8004a3c:	edd3 7a00 	vldr	s15, [r3]
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004a42:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004a46:	eef0 0a47 	vmov.f32	s1, s14
 8004a4a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a4e:	4a12      	ldr	r2, [pc, #72]	; (8004a98 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8004a50:	490e      	ldr	r1, [pc, #56]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8004a52:	480f      	ldr	r0, [pc, #60]	; (8004a90 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8004a54:	f7fd fe68 	bl	8002728 <kalman_update>

	}
}
 8004a58:	bf00      	nop
 8004a5a:	3708      	adds	r7, #8
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bdb0      	pop	{r4, r5, r7, pc}
 8004a60:	20000460 	.word	0x20000460
 8004a64:	200009e8 	.word	0x200009e8
 8004a68:	2000052c 	.word	0x2000052c
 8004a6c:	200006c4 	.word	0x200006c4
 8004a70:	200009f0 	.word	0x200009f0
 8004a74:	20001378 	.word	0x20001378
 8004a78:	20000c70 	.word	0x20000c70
 8004a7c:	20000c34 	.word	0x20000c34
 8004a80:	20000054 	.word	0x20000054
 8004a84:	20000044 	.word	0x20000044
 8004a88:	20000014 	.word	0x20000014
 8004a8c:	20000348 	.word	0x20000348
 8004a90:	20001380 	.word	0x20001380
 8004a94:	20000050 	.word	0x20000050
 8004a98:	20000038 	.word	0x20000038

08004a9c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)				//	External Interrupt
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)			// Blue Switch
	{
	}
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
	...

08004ab4 <EmergencyCatcher>:

void EmergencyCatcher()
{
 8004ab4:	b5b0      	push	{r4, r5, r7, lr}
 8004ab6:	af00      	add	r7, sp, #0
	static uint8_t oldState;
	static uint64_t lastTIME;

	  if (oldState && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) && (micros()- lastTIME > 100000))
 8004ab8:	4b16      	ldr	r3, [pc, #88]	; (8004b14 <EmergencyCatcher+0x60>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d01e      	beq.n	8004afe <EmergencyCatcher+0x4a>
 8004ac0:	2140      	movs	r1, #64	; 0x40
 8004ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ac6:	f002 fd1f 	bl	8007508 <HAL_GPIO_ReadPin>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d016      	beq.n	8004afe <EmergencyCatcher+0x4a>
 8004ad0:	f000 f828 	bl	8004b24 <micros>
 8004ad4:	4b10      	ldr	r3, [pc, #64]	; (8004b18 <EmergencyCatcher+0x64>)
 8004ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ada:	1a84      	subs	r4, r0, r2
 8004adc:	eb61 0503 	sbc.w	r5, r1, r3
 8004ae0:	4b0e      	ldr	r3, [pc, #56]	; (8004b1c <EmergencyCatcher+0x68>)
 8004ae2:	429c      	cmp	r4, r3
 8004ae4:	f175 0300 	sbcs.w	r3, r5, #0
 8004ae8:	d309      	bcc.n	8004afe <EmergencyCatcher+0x4a>
	  {
		  STATE = EMERGENCY;
 8004aea:	4b0d      	ldr	r3, [pc, #52]	; (8004b20 <EmergencyCatcher+0x6c>)
 8004aec:	2205      	movs	r2, #5
 8004aee:	801a      	strh	r2, [r3, #0]
		  lastTIME = micros();
 8004af0:	f000 f818 	bl	8004b24 <micros>
 8004af4:	4602      	mov	r2, r0
 8004af6:	460b      	mov	r3, r1
 8004af8:	4907      	ldr	r1, [pc, #28]	; (8004b18 <EmergencyCatcher+0x64>)
 8004afa:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  oldState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8004afe:	2140      	movs	r1, #64	; 0x40
 8004b00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b04:	f002 fd00 	bl	8007508 <HAL_GPIO_ReadPin>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	4b01      	ldr	r3, [pc, #4]	; (8004b14 <EmergencyCatcher+0x60>)
 8004b0e:	701a      	strb	r2, [r3, #0]
}
 8004b10:	bf00      	nop
 8004b12:	bdb0      	pop	{r4, r5, r7, pc}
 8004b14:	200013b4 	.word	0x200013b4
 8004b18:	200013b8 	.word	0x200013b8
 8004b1c:	000186a1 	.word	0x000186a1
 8004b20:	20001374 	.word	0x20001374

08004b24 <micros>:

uint64_t micros()	// System Time
{
 8004b24:	b4b0      	push	{r4, r5, r7}
 8004b26:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim2)+_micros;
 8004b28:	4b09      	ldr	r3, [pc, #36]	; (8004b50 <micros+0x2c>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	2200      	movs	r2, #0
 8004b30:	4618      	mov	r0, r3
 8004b32:	4611      	mov	r1, r2
 8004b34:	4b07      	ldr	r3, [pc, #28]	; (8004b54 <micros+0x30>)
 8004b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3a:	1884      	adds	r4, r0, r2
 8004b3c:	eb41 0503 	adc.w	r5, r1, r3
 8004b40:	4622      	mov	r2, r4
 8004b42:	462b      	mov	r3, r5
}
 8004b44:	4610      	mov	r0, r2
 8004b46:	4619      	mov	r1, r3
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bcb0      	pop	{r4, r5, r7}
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	20000460 	.word	0x20000460
 8004b54:	200009e8 	.word	0x200009e8

08004b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b5c:	b672      	cpsid	i
}
 8004b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004b60:	e7fe      	b.n	8004b60 <Error_Handler+0x8>
	...

08004b64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b6a:	4b0f      	ldr	r3, [pc, #60]	; (8004ba8 <HAL_MspInit+0x44>)
 8004b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b6e:	4a0e      	ldr	r2, [pc, #56]	; (8004ba8 <HAL_MspInit+0x44>)
 8004b70:	f043 0301 	orr.w	r3, r3, #1
 8004b74:	6613      	str	r3, [r2, #96]	; 0x60
 8004b76:	4b0c      	ldr	r3, [pc, #48]	; (8004ba8 <HAL_MspInit+0x44>)
 8004b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	607b      	str	r3, [r7, #4]
 8004b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b82:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <HAL_MspInit+0x44>)
 8004b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b86:	4a08      	ldr	r2, [pc, #32]	; (8004ba8 <HAL_MspInit+0x44>)
 8004b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b8c:	6593      	str	r3, [r2, #88]	; 0x58
 8004b8e:	4b06      	ldr	r3, [pc, #24]	; (8004ba8 <HAL_MspInit+0x44>)
 8004b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004b9a:	f002 fda1 	bl	80076e0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b9e:	bf00      	nop
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	40021000 	.word	0x40021000

08004bac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b0a0      	sub	sp, #128	; 0x80
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bb4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]
 8004bbc:	605a      	str	r2, [r3, #4]
 8004bbe:	609a      	str	r2, [r3, #8]
 8004bc0:	60da      	str	r2, [r3, #12]
 8004bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bc4:	f107 0318 	add.w	r3, r7, #24
 8004bc8:	2254      	movs	r2, #84	; 0x54
 8004bca:	2100      	movs	r1, #0
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f007 fc5b 	bl	800c488 <memset>
  if(hadc->Instance==ADC1)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004bda:	d176      	bne.n	8004cca <HAL_ADC_MspInit+0x11e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004bdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004be0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004be2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004be6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004be8:	f107 0318 	add.w	r3, r7, #24
 8004bec:	4618      	mov	r0, r3
 8004bee:	f003 fab5 	bl	800815c <HAL_RCCEx_PeriphCLKConfig>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d001      	beq.n	8004bfc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004bf8:	f7ff ffae 	bl	8004b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004bfc:	4b35      	ldr	r3, [pc, #212]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c00:	4a34      	ldr	r2, [pc, #208]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c08:	4b32      	ldr	r3, [pc, #200]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c10:	617b      	str	r3, [r7, #20]
 8004c12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c14:	4b2f      	ldr	r3, [pc, #188]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c18:	4a2e      	ldr	r2, [pc, #184]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c1a:	f043 0304 	orr.w	r3, r3, #4
 8004c1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c20:	4b2c      	ldr	r3, [pc, #176]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c2c:	4b29      	ldr	r3, [pc, #164]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c30:	4a28      	ldr	r2, [pc, #160]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c32:	f043 0302 	orr.w	r3, r3, #2
 8004c36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c38:	4b26      	ldr	r3, [pc, #152]	; (8004cd4 <HAL_ADC_MspInit+0x128>)
 8004c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004c44:	2302      	movs	r3, #2
 8004c46:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c50:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004c54:	4619      	mov	r1, r3
 8004c56:	4820      	ldr	r0, [pc, #128]	; (8004cd8 <HAL_ADC_MspInit+0x12c>)
 8004c58:	f002 fad4 	bl	8007204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c60:	2303      	movs	r3, #3
 8004c62:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c64:	2300      	movs	r3, #0
 8004c66:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c68:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	481b      	ldr	r0, [pc, #108]	; (8004cdc <HAL_ADC_MspInit+0x130>)
 8004c70:	f002 fac8 	bl	8007204 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8004c74:	4b1a      	ldr	r3, [pc, #104]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004c76:	4a1b      	ldr	r2, [pc, #108]	; (8004ce4 <HAL_ADC_MspInit+0x138>)
 8004c78:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004c7a:	4b19      	ldr	r3, [pc, #100]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004c7c:	2205      	movs	r2, #5
 8004c7e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c80:	4b17      	ldr	r3, [pc, #92]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c86:	4b16      	ldr	r3, [pc, #88]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004c8c:	4b14      	ldr	r3, [pc, #80]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004c8e:	2280      	movs	r2, #128	; 0x80
 8004c90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004c92:	4b13      	ldr	r3, [pc, #76]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004c94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004c9a:	4b11      	ldr	r3, [pc, #68]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004c9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ca0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004ca2:	4b0f      	ldr	r3, [pc, #60]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004ca8:	4b0d      	ldr	r3, [pc, #52]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004cae:	480c      	ldr	r0, [pc, #48]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004cb0:	f001 ff76 	bl	8006ba0 <HAL_DMA_Init>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <HAL_ADC_MspInit+0x112>
    {
      Error_Handler();
 8004cba:	f7ff ff4d 	bl	8004b58 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a07      	ldr	r2, [pc, #28]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004cc2:	655a      	str	r2, [r3, #84]	; 0x54
 8004cc4:	4a06      	ldr	r2, [pc, #24]	; (8004ce0 <HAL_ADC_MspInit+0x134>)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004cca:	bf00      	nop
 8004ccc:	3780      	adds	r7, #128	; 0x80
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	48000800 	.word	0x48000800
 8004cdc:	48000400 	.word	0x48000400
 8004ce0:	20000400 	.word	0x20000400
 8004ce4:	40020030 	.word	0x40020030

08004ce8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf8:	d114      	bne.n	8004d24 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004cfa:	4b26      	ldr	r3, [pc, #152]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cfe:	4a25      	ldr	r2, [pc, #148]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d00:	f043 0301 	orr.w	r3, r3, #1
 8004d04:	6593      	str	r3, [r2, #88]	; 0x58
 8004d06:	4b23      	ldr	r3, [pc, #140]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	617b      	str	r3, [r7, #20]
 8004d10:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004d12:	2200      	movs	r2, #0
 8004d14:	2100      	movs	r1, #0
 8004d16:	201c      	movs	r0, #28
 8004d18:	f001 ff0d 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d1c:	201c      	movs	r0, #28
 8004d1e:	f001 ff24 	bl	8006b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8004d22:	e032      	b.n	8004d8a <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a1b      	ldr	r2, [pc, #108]	; (8004d98 <HAL_TIM_Base_MspInit+0xb0>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d114      	bne.n	8004d58 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004d2e:	4b19      	ldr	r3, [pc, #100]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d32:	4a18      	ldr	r2, [pc, #96]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d34:	f043 0302 	orr.w	r3, r3, #2
 8004d38:	6593      	str	r3, [r2, #88]	; 0x58
 8004d3a:	4b16      	ldr	r3, [pc, #88]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	613b      	str	r3, [r7, #16]
 8004d44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004d46:	2200      	movs	r2, #0
 8004d48:	2100      	movs	r1, #0
 8004d4a:	201d      	movs	r0, #29
 8004d4c:	f001 fef3 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004d50:	201d      	movs	r0, #29
 8004d52:	f001 ff0a 	bl	8006b6a <HAL_NVIC_EnableIRQ>
}
 8004d56:	e018      	b.n	8004d8a <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM16)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a0f      	ldr	r2, [pc, #60]	; (8004d9c <HAL_TIM_Base_MspInit+0xb4>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d113      	bne.n	8004d8a <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004d62:	4b0c      	ldr	r3, [pc, #48]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d66:	4a0b      	ldr	r2, [pc, #44]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d6c:	6613      	str	r3, [r2, #96]	; 0x60
 8004d6e:	4b09      	ldr	r3, [pc, #36]	; (8004d94 <HAL_TIM_Base_MspInit+0xac>)
 8004d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d76:	60fb      	str	r3, [r7, #12]
 8004d78:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	2019      	movs	r0, #25
 8004d80:	f001 fed9 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004d84:	2019      	movs	r0, #25
 8004d86:	f001 fef0 	bl	8006b6a <HAL_NVIC_EnableIRQ>
}
 8004d8a:	bf00      	nop
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40021000 	.word	0x40021000
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40014400 	.word	0x40014400

08004da0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a0a      	ldr	r2, [pc, #40]	; (8004dd8 <HAL_TIM_PWM_MspInit+0x38>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d10b      	bne.n	8004dca <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004db2:	4b0a      	ldr	r3, [pc, #40]	; (8004ddc <HAL_TIM_PWM_MspInit+0x3c>)
 8004db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db6:	4a09      	ldr	r2, [pc, #36]	; (8004ddc <HAL_TIM_PWM_MspInit+0x3c>)
 8004db8:	f043 0304 	orr.w	r3, r3, #4
 8004dbc:	6593      	str	r3, [r2, #88]	; 0x58
 8004dbe:	4b07      	ldr	r3, [pc, #28]	; (8004ddc <HAL_TIM_PWM_MspInit+0x3c>)
 8004dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc2:	f003 0304 	and.w	r3, r3, #4
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004dca:	bf00      	nop
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	40000800 	.word	0x40000800
 8004ddc:	40021000 	.word	0x40021000

08004de0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b08a      	sub	sp, #40	; 0x28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de8:	f107 0314 	add.w	r3, r7, #20
 8004dec:	2200      	movs	r2, #0
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	605a      	str	r2, [r3, #4]
 8004df2:	609a      	str	r2, [r3, #8]
 8004df4:	60da      	str	r2, [r3, #12]
 8004df6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1b      	ldr	r2, [pc, #108]	; (8004e6c <HAL_TIM_Encoder_MspInit+0x8c>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d130      	bne.n	8004e64 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004e02:	4b1b      	ldr	r3, [pc, #108]	; (8004e70 <HAL_TIM_Encoder_MspInit+0x90>)
 8004e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e06:	4a1a      	ldr	r2, [pc, #104]	; (8004e70 <HAL_TIM_Encoder_MspInit+0x90>)
 8004e08:	f043 0308 	orr.w	r3, r3, #8
 8004e0c:	6593      	str	r3, [r2, #88]	; 0x58
 8004e0e:	4b18      	ldr	r3, [pc, #96]	; (8004e70 <HAL_TIM_Encoder_MspInit+0x90>)
 8004e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	613b      	str	r3, [r7, #16]
 8004e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e1a:	4b15      	ldr	r3, [pc, #84]	; (8004e70 <HAL_TIM_Encoder_MspInit+0x90>)
 8004e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e1e:	4a14      	ldr	r2, [pc, #80]	; (8004e70 <HAL_TIM_Encoder_MspInit+0x90>)
 8004e20:	f043 0301 	orr.w	r3, r3, #1
 8004e24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e26:	4b12      	ldr	r3, [pc, #72]	; (8004e70 <HAL_TIM_Encoder_MspInit+0x90>)
 8004e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004e32:	2303      	movs	r3, #3
 8004e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e36:	2302      	movs	r3, #2
 8004e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004e42:	2302      	movs	r3, #2
 8004e44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e46:	f107 0314 	add.w	r3, r7, #20
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e50:	f002 f9d8 	bl	8007204 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004e54:	2200      	movs	r2, #0
 8004e56:	2100      	movs	r1, #0
 8004e58:	2032      	movs	r0, #50	; 0x32
 8004e5a:	f001 fe6c 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004e5e:	2032      	movs	r0, #50	; 0x32
 8004e60:	f001 fe83 	bl	8006b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8004e64:	bf00      	nop
 8004e66:	3728      	adds	r7, #40	; 0x28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40000c00 	.word	0x40000c00
 8004e70:	40021000 	.word	0x40021000

08004e74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b088      	sub	sp, #32
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e7c:	f107 030c 	add.w	r3, r7, #12
 8004e80:	2200      	movs	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	605a      	str	r2, [r3, #4]
 8004e86:	609a      	str	r2, [r3, #8]
 8004e88:	60da      	str	r2, [r3, #12]
 8004e8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a12      	ldr	r2, [pc, #72]	; (8004edc <HAL_TIM_MspPostInit+0x68>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d11d      	bne.n	8004ed2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e96:	4b12      	ldr	r3, [pc, #72]	; (8004ee0 <HAL_TIM_MspPostInit+0x6c>)
 8004e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e9a:	4a11      	ldr	r2, [pc, #68]	; (8004ee0 <HAL_TIM_MspPostInit+0x6c>)
 8004e9c:	f043 0301 	orr.w	r3, r3, #1
 8004ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ea2:	4b0f      	ldr	r3, [pc, #60]	; (8004ee0 <HAL_TIM_MspPostInit+0x6c>)
 8004ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	60bb      	str	r3, [r7, #8]
 8004eac:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PA12     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004eae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004eb2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8004ec0:	230a      	movs	r3, #10
 8004ec2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ec4:	f107 030c 	add.w	r3, r7, #12
 8004ec8:	4619      	mov	r1, r3
 8004eca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ece:	f002 f999 	bl	8007204 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004ed2:	bf00      	nop
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40000800 	.word	0x40000800
 8004ee0:	40021000 	.word	0x40021000

08004ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b09e      	sub	sp, #120	; 0x78
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	605a      	str	r2, [r3, #4]
 8004ef6:	609a      	str	r2, [r3, #8]
 8004ef8:	60da      	str	r2, [r3, #12]
 8004efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004efc:	f107 0310 	add.w	r3, r7, #16
 8004f00:	2254      	movs	r2, #84	; 0x54
 8004f02:	2100      	movs	r1, #0
 8004f04:	4618      	mov	r0, r3
 8004f06:	f007 fabf 	bl	800c488 <memset>
  if(huart->Instance==USART2)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a4d      	ldr	r2, [pc, #308]	; (8005044 <HAL_UART_MspInit+0x160>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	f040 8092 	bne.w	800503a <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004f16:	2302      	movs	r3, #2
 8004f18:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f1e:	f107 0310 	add.w	r3, r7, #16
 8004f22:	4618      	mov	r0, r3
 8004f24:	f003 f91a 	bl	800815c <HAL_RCCEx_PeriphCLKConfig>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004f2e:	f7ff fe13 	bl	8004b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f32:	4b45      	ldr	r3, [pc, #276]	; (8005048 <HAL_UART_MspInit+0x164>)
 8004f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f36:	4a44      	ldr	r2, [pc, #272]	; (8005048 <HAL_UART_MspInit+0x164>)
 8004f38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f3c:	6593      	str	r3, [r2, #88]	; 0x58
 8004f3e:	4b42      	ldr	r3, [pc, #264]	; (8005048 <HAL_UART_MspInit+0x164>)
 8004f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f46:	60fb      	str	r3, [r7, #12]
 8004f48:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f4a:	4b3f      	ldr	r3, [pc, #252]	; (8005048 <HAL_UART_MspInit+0x164>)
 8004f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f4e:	4a3e      	ldr	r2, [pc, #248]	; (8005048 <HAL_UART_MspInit+0x164>)
 8004f50:	f043 0301 	orr.w	r3, r3, #1
 8004f54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f56:	4b3c      	ldr	r3, [pc, #240]	; (8005048 <HAL_UART_MspInit+0x164>)
 8004f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	60bb      	str	r3, [r7, #8]
 8004f60:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f62:	230c      	movs	r3, #12
 8004f64:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f66:	2302      	movs	r3, #2
 8004f68:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004f72:	2307      	movs	r3, #7
 8004f74:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f76:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f80:	f002 f940 	bl	8007204 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8004f84:	4b31      	ldr	r3, [pc, #196]	; (800504c <HAL_UART_MspInit+0x168>)
 8004f86:	4a32      	ldr	r2, [pc, #200]	; (8005050 <HAL_UART_MspInit+0x16c>)
 8004f88:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004f8a:	4b30      	ldr	r3, [pc, #192]	; (800504c <HAL_UART_MspInit+0x168>)
 8004f8c:	221a      	movs	r2, #26
 8004f8e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f90:	4b2e      	ldr	r3, [pc, #184]	; (800504c <HAL_UART_MspInit+0x168>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f96:	4b2d      	ldr	r3, [pc, #180]	; (800504c <HAL_UART_MspInit+0x168>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f9c:	4b2b      	ldr	r3, [pc, #172]	; (800504c <HAL_UART_MspInit+0x168>)
 8004f9e:	2280      	movs	r2, #128	; 0x80
 8004fa0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004fa2:	4b2a      	ldr	r3, [pc, #168]	; (800504c <HAL_UART_MspInit+0x168>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fa8:	4b28      	ldr	r3, [pc, #160]	; (800504c <HAL_UART_MspInit+0x168>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004fae:	4b27      	ldr	r3, [pc, #156]	; (800504c <HAL_UART_MspInit+0x168>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004fb4:	4b25      	ldr	r3, [pc, #148]	; (800504c <HAL_UART_MspInit+0x168>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004fba:	4824      	ldr	r0, [pc, #144]	; (800504c <HAL_UART_MspInit+0x168>)
 8004fbc:	f001 fdf0 	bl	8006ba0 <HAL_DMA_Init>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8004fc6:	f7ff fdc7 	bl	8004b58 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a1f      	ldr	r2, [pc, #124]	; (800504c <HAL_UART_MspInit+0x168>)
 8004fce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8004fd2:	4a1e      	ldr	r2, [pc, #120]	; (800504c <HAL_UART_MspInit+0x168>)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8004fd8:	4b1e      	ldr	r3, [pc, #120]	; (8005054 <HAL_UART_MspInit+0x170>)
 8004fda:	4a1f      	ldr	r2, [pc, #124]	; (8005058 <HAL_UART_MspInit+0x174>)
 8004fdc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004fde:	4b1d      	ldr	r3, [pc, #116]	; (8005054 <HAL_UART_MspInit+0x170>)
 8004fe0:	221b      	movs	r2, #27
 8004fe2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004fe4:	4b1b      	ldr	r3, [pc, #108]	; (8005054 <HAL_UART_MspInit+0x170>)
 8004fe6:	2210      	movs	r2, #16
 8004fe8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fea:	4b1a      	ldr	r3, [pc, #104]	; (8005054 <HAL_UART_MspInit+0x170>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ff0:	4b18      	ldr	r3, [pc, #96]	; (8005054 <HAL_UART_MspInit+0x170>)
 8004ff2:	2280      	movs	r2, #128	; 0x80
 8004ff4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ff6:	4b17      	ldr	r3, [pc, #92]	; (8005054 <HAL_UART_MspInit+0x170>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ffc:	4b15      	ldr	r3, [pc, #84]	; (8005054 <HAL_UART_MspInit+0x170>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005002:	4b14      	ldr	r3, [pc, #80]	; (8005054 <HAL_UART_MspInit+0x170>)
 8005004:	2200      	movs	r2, #0
 8005006:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005008:	4b12      	ldr	r3, [pc, #72]	; (8005054 <HAL_UART_MspInit+0x170>)
 800500a:	2200      	movs	r2, #0
 800500c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800500e:	4811      	ldr	r0, [pc, #68]	; (8005054 <HAL_UART_MspInit+0x170>)
 8005010:	f001 fdc6 	bl	8006ba0 <HAL_DMA_Init>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800501a:	f7ff fd9d 	bl	8004b58 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a0c      	ldr	r2, [pc, #48]	; (8005054 <HAL_UART_MspInit+0x170>)
 8005022:	67da      	str	r2, [r3, #124]	; 0x7c
 8005024:	4a0b      	ldr	r2, [pc, #44]	; (8005054 <HAL_UART_MspInit+0x170>)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800502a:	2200      	movs	r2, #0
 800502c:	2100      	movs	r1, #0
 800502e:	2026      	movs	r0, #38	; 0x26
 8005030:	f001 fd81 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005034:	2026      	movs	r0, #38	; 0x26
 8005036:	f001 fd98 	bl	8006b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800503a:	bf00      	nop
 800503c:	3778      	adds	r7, #120	; 0x78
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40004400 	.word	0x40004400
 8005048:	40021000 	.word	0x40021000
 800504c:	20000928 	.word	0x20000928
 8005050:	4002001c 	.word	0x4002001c
 8005054:	20000988 	.word	0x20000988
 8005058:	40020008 	.word	0x40020008

0800505c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005060:	e7fe      	b.n	8005060 <NMI_Handler+0x4>

08005062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005062:	b480      	push	{r7}
 8005064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005066:	e7fe      	b.n	8005066 <HardFault_Handler+0x4>

08005068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005068:	b480      	push	{r7}
 800506a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800506c:	e7fe      	b.n	800506c <MemManage_Handler+0x4>

0800506e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800506e:	b480      	push	{r7}
 8005070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005072:	e7fe      	b.n	8005072 <BusFault_Handler+0x4>

08005074 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005078:	e7fe      	b.n	8005078 <UsageFault_Handler+0x4>

0800507a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800507a:	b480      	push	{r7}
 800507c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800507e:	bf00      	nop
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800508c:	bf00      	nop
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr

08005096 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005096:	b480      	push	{r7}
 8005098:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800509a:	bf00      	nop
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050a8:	f000 f8e8 	bl	800527c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050ac:	bf00      	nop
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80050b4:	4802      	ldr	r0, [pc, #8]	; (80050c0 <DMA1_Channel1_IRQHandler+0x10>)
 80050b6:	f001 ff56 	bl	8006f66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80050ba:	bf00      	nop
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	20000988 	.word	0x20000988

080050c4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80050c8:	4802      	ldr	r0, [pc, #8]	; (80050d4 <DMA1_Channel2_IRQHandler+0x10>)
 80050ca:	f001 ff4c 	bl	8006f66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80050ce:	bf00      	nop
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	20000928 	.word	0x20000928

080050d8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80050dc:	4802      	ldr	r0, [pc, #8]	; (80050e8 <DMA1_Channel3_IRQHandler+0x10>)
 80050de:	f001 ff42 	bl	8006f66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80050e2:	bf00      	nop
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	20000400 	.word	0x20000400

080050ec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80050f0:	4802      	ldr	r0, [pc, #8]	; (80050fc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80050f2:	f003 ff7b 	bl	8008fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80050f6:	bf00      	nop
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	20000790 	.word	0x20000790

08005100 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005104:	4802      	ldr	r0, [pc, #8]	; (8005110 <TIM2_IRQHandler+0x10>)
 8005106:	f003 ff71 	bl	8008fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800510a:	bf00      	nop
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	20000460 	.word	0x20000460

08005114 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005118:	4802      	ldr	r0, [pc, #8]	; (8005124 <TIM3_IRQHandler+0x10>)
 800511a:	f003 ff67 	bl	8008fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800511e:	bf00      	nop
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	2000052c 	.word	0x2000052c

08005128 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800512c:	4802      	ldr	r0, [pc, #8]	; (8005138 <USART2_IRQHandler+0x10>)
 800512e:	f005 fc9d 	bl	800aa6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005132:	bf00      	nop
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	2000085c 	.word	0x2000085c

0800513c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005140:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005144:	f002 fa10 	bl	8007568 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005148:	bf00      	nop
 800514a:	bd80      	pop	{r7, pc}

0800514c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005150:	4802      	ldr	r0, [pc, #8]	; (800515c <TIM5_IRQHandler+0x10>)
 8005152:	f003 ff4b 	bl	8008fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005156:	bf00      	nop
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	200006c4 	.word	0x200006c4

08005160 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005160:	b480      	push	{r7}
 8005162:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005164:	4b06      	ldr	r3, [pc, #24]	; (8005180 <SystemInit+0x20>)
 8005166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800516a:	4a05      	ldr	r2, [pc, #20]	; (8005180 <SystemInit+0x20>)
 800516c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005170:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005174:	bf00      	nop
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	e000ed00 	.word	0xe000ed00

08005184 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005184:	480d      	ldr	r0, [pc, #52]	; (80051bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005186:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005188:	f7ff ffea 	bl	8005160 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800518c:	480c      	ldr	r0, [pc, #48]	; (80051c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800518e:	490d      	ldr	r1, [pc, #52]	; (80051c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005190:	4a0d      	ldr	r2, [pc, #52]	; (80051c8 <LoopForever+0xe>)
  movs r3, #0
 8005192:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005194:	e002      	b.n	800519c <LoopCopyDataInit>

08005196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800519a:	3304      	adds	r3, #4

0800519c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800519c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800519e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051a0:	d3f9      	bcc.n	8005196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051a2:	4a0a      	ldr	r2, [pc, #40]	; (80051cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80051a4:	4c0a      	ldr	r4, [pc, #40]	; (80051d0 <LoopForever+0x16>)
  movs r3, #0
 80051a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051a8:	e001      	b.n	80051ae <LoopFillZerobss>

080051aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051ac:	3204      	adds	r2, #4

080051ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051b0:	d3fb      	bcc.n	80051aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80051b2:	f007 f977 	bl	800c4a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80051b6:	f7fe fe1d 	bl	8003df4 <main>

080051ba <LoopForever>:

LoopForever:
    b LoopForever
 80051ba:	e7fe      	b.n	80051ba <LoopForever>
  ldr   r0, =_estack
 80051bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80051c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051c4:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 80051c8:	0800cd60 	.word	0x0800cd60
  ldr r2, =_sbss
 80051cc:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 80051d0:	200014fc 	.word	0x200014fc

080051d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80051d4:	e7fe      	b.n	80051d4 <ADC1_2_IRQHandler>

080051d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b082      	sub	sp, #8
 80051da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80051dc:	2300      	movs	r3, #0
 80051de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051e0:	2003      	movs	r0, #3
 80051e2:	f001 fc9d 	bl	8006b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80051e6:	2000      	movs	r0, #0
 80051e8:	f000 f80e 	bl	8005208 <HAL_InitTick>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	71fb      	strb	r3, [r7, #7]
 80051f6:	e001      	b.n	80051fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80051f8:	f7ff fcb4 	bl	8004b64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80051fc:	79fb      	ldrb	r3, [r7, #7]

}
 80051fe:	4618      	mov	r0, r3
 8005200:	3708      	adds	r7, #8
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
	...

08005208 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005210:	2300      	movs	r3, #0
 8005212:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005214:	4b16      	ldr	r3, [pc, #88]	; (8005270 <HAL_InitTick+0x68>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d022      	beq.n	8005262 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800521c:	4b15      	ldr	r3, [pc, #84]	; (8005274 <HAL_InitTick+0x6c>)
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	4b13      	ldr	r3, [pc, #76]	; (8005270 <HAL_InitTick+0x68>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005228:	fbb1 f3f3 	udiv	r3, r1, r3
 800522c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005230:	4618      	mov	r0, r3
 8005232:	f001 fca8 	bl	8006b86 <HAL_SYSTICK_Config>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10f      	bne.n	800525c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b0f      	cmp	r3, #15
 8005240:	d809      	bhi.n	8005256 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005242:	2200      	movs	r2, #0
 8005244:	6879      	ldr	r1, [r7, #4]
 8005246:	f04f 30ff 	mov.w	r0, #4294967295
 800524a:	f001 fc74 	bl	8006b36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800524e:	4a0a      	ldr	r2, [pc, #40]	; (8005278 <HAL_InitTick+0x70>)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6013      	str	r3, [r2, #0]
 8005254:	e007      	b.n	8005266 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	73fb      	strb	r3, [r7, #15]
 800525a:	e004      	b.n	8005266 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	73fb      	strb	r3, [r7, #15]
 8005260:	e001      	b.n	8005266 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005266:	7bfb      	ldrb	r3, [r7, #15]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3710      	adds	r7, #16
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	20000278 	.word	0x20000278
 8005274:	20000270 	.word	0x20000270
 8005278:	20000274 	.word	0x20000274

0800527c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005280:	4b05      	ldr	r3, [pc, #20]	; (8005298 <HAL_IncTick+0x1c>)
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	4b05      	ldr	r3, [pc, #20]	; (800529c <HAL_IncTick+0x20>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4413      	add	r3, r2
 800528a:	4a03      	ldr	r2, [pc, #12]	; (8005298 <HAL_IncTick+0x1c>)
 800528c:	6013      	str	r3, [r2, #0]
}
 800528e:	bf00      	nop
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr
 8005298:	200013c0 	.word	0x200013c0
 800529c:	20000278 	.word	0x20000278

080052a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0
  return uwTick;
 80052a4:	4b03      	ldr	r3, [pc, #12]	; (80052b4 <HAL_GetTick+0x14>)
 80052a6:	681b      	ldr	r3, [r3, #0]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	200013c0 	.word	0x200013c0

080052b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	431a      	orrs	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	609a      	str	r2, [r3, #8]
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	609a      	str	r2, [r3, #8]
}
 80052f8:	bf00      	nop
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005314:	4618      	mov	r0, r3
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005320:	b480      	push	{r7}
 8005322:	b087      	sub	sp, #28
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
 800532c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	3360      	adds	r3, #96	; 0x60
 8005332:	461a      	mov	r2, r3
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	4413      	add	r3, r2
 800533a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	4b08      	ldr	r3, [pc, #32]	; (8005364 <LL_ADC_SetOffset+0x44>)
 8005342:	4013      	ands	r3, r2
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	4313      	orrs	r3, r2
 8005350:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005358:	bf00      	nop
 800535a:	371c      	adds	r7, #28
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	03fff000 	.word	0x03fff000

08005368 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	3360      	adds	r3, #96	; 0x60
 8005376:	461a      	mov	r2, r3
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005388:	4618      	mov	r0, r3
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005394:	b480      	push	{r7}
 8005396:	b087      	sub	sp, #28
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	3360      	adds	r3, #96	; 0x60
 80053a4:	461a      	mov	r2, r3
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4413      	add	r3, r2
 80053ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	431a      	orrs	r2, r3
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80053be:	bf00      	nop
 80053c0:	371c      	adds	r7, #28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b087      	sub	sp, #28
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	60f8      	str	r0, [r7, #12]
 80053d2:	60b9      	str	r1, [r7, #8]
 80053d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3360      	adds	r3, #96	; 0x60
 80053da:	461a      	mov	r2, r3
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80053f4:	bf00      	nop
 80053f6:	371c      	adds	r7, #28
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	3360      	adds	r3, #96	; 0x60
 8005410:	461a      	mov	r2, r3
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	431a      	orrs	r2, r3
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800542a:	bf00      	nop
 800542c:	371c      	adds	r7, #28
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005436:	b480      	push	{r7}
 8005438:	b083      	sub	sp, #12
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
 800543e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	615a      	str	r2, [r3, #20]
}
 8005450:	bf00      	nop
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005470:	2301      	movs	r3, #1
 8005472:	e000      	b.n	8005476 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005482:	b480      	push	{r7}
 8005484:	b087      	sub	sp, #28
 8005486:	af00      	add	r7, sp, #0
 8005488:	60f8      	str	r0, [r7, #12]
 800548a:	60b9      	str	r1, [r7, #8]
 800548c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	3330      	adds	r3, #48	; 0x30
 8005492:	461a      	mov	r2, r3
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	0a1b      	lsrs	r3, r3, #8
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	f003 030c 	and.w	r3, r3, #12
 800549e:	4413      	add	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	f003 031f 	and.w	r3, r3, #31
 80054ac:	211f      	movs	r1, #31
 80054ae:	fa01 f303 	lsl.w	r3, r1, r3
 80054b2:	43db      	mvns	r3, r3
 80054b4:	401a      	ands	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	0e9b      	lsrs	r3, r3, #26
 80054ba:	f003 011f 	and.w	r1, r3, #31
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	f003 031f 	and.w	r3, r3, #31
 80054c4:	fa01 f303 	lsl.w	r3, r1, r3
 80054c8:	431a      	orrs	r2, r3
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80054ce:	bf00      	nop
 80054d0:	371c      	adds	r7, #28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80054da:	b480      	push	{r7}
 80054dc:	b087      	sub	sp, #28
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	3314      	adds	r3, #20
 80054ea:	461a      	mov	r2, r3
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	0e5b      	lsrs	r3, r3, #25
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	f003 0304 	and.w	r3, r3, #4
 80054f6:	4413      	add	r3, r2
 80054f8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	0d1b      	lsrs	r3, r3, #20
 8005502:	f003 031f 	and.w	r3, r3, #31
 8005506:	2107      	movs	r1, #7
 8005508:	fa01 f303 	lsl.w	r3, r1, r3
 800550c:	43db      	mvns	r3, r3
 800550e:	401a      	ands	r2, r3
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	0d1b      	lsrs	r3, r3, #20
 8005514:	f003 031f 	and.w	r3, r3, #31
 8005518:	6879      	ldr	r1, [r7, #4]
 800551a:	fa01 f303 	lsl.w	r3, r1, r3
 800551e:	431a      	orrs	r2, r3
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005524:	bf00      	nop
 8005526:	371c      	adds	r7, #28
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005548:	43db      	mvns	r3, r3
 800554a:	401a      	ands	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f003 0318 	and.w	r3, r3, #24
 8005552:	4908      	ldr	r1, [pc, #32]	; (8005574 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005554:	40d9      	lsrs	r1, r3
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	400b      	ands	r3, r1
 800555a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800555e:	431a      	orrs	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005566:	bf00      	nop
 8005568:	3714      	adds	r7, #20
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	0007ffff 	.word	0x0007ffff

08005578 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f003 031f 	and.w	r3, r3, #31
}
 8005588:	4618      	mov	r0, r3
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80055a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6093      	str	r3, [r2, #8]
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055cc:	d101      	bne.n	80055d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80055ce:	2301      	movs	r3, #1
 80055d0:	e000      	b.n	80055d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80055f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055f4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005618:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800561c:	d101      	bne.n	8005622 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005640:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005644:	f043 0201 	orr.w	r2, r3, #1
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f003 0301 	and.w	r3, r3, #1
 8005668:	2b01      	cmp	r3, #1
 800566a:	d101      	bne.n	8005670 <LL_ADC_IsEnabled+0x18>
 800566c:	2301      	movs	r3, #1
 800566e:	e000      	b.n	8005672 <LL_ADC_IsEnabled+0x1a>
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800567e:	b480      	push	{r7}
 8005680:	b083      	sub	sp, #12
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800568e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005692:	f043 0204 	orr.w	r2, r3, #4
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b083      	sub	sp, #12
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 0304 	and.w	r3, r3, #4
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	d101      	bne.n	80056be <LL_ADC_REG_IsConversionOngoing+0x18>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 0308 	and.w	r3, r3, #8
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d101      	bne.n	80056e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80056e0:	2301      	movs	r3, #1
 80056e2:	e000      	b.n	80056e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
	...

080056f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80056f4:	b590      	push	{r4, r7, lr}
 80056f6:	b089      	sub	sp, #36	; 0x24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005700:	2300      	movs	r3, #0
 8005702:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e1a9      	b.n	8005a62 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005718:	2b00      	cmp	r3, #0
 800571a:	d109      	bne.n	8005730 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f7ff fa45 	bl	8004bac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4618      	mov	r0, r3
 8005736:	f7ff ff3f 	bl	80055b8 <LL_ADC_IsDeepPowerDownEnabled>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d004      	beq.n	800574a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4618      	mov	r0, r3
 8005746:	f7ff ff25 	bl	8005594 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4618      	mov	r0, r3
 8005750:	f7ff ff5a 	bl	8005608 <LL_ADC_IsInternalRegulatorEnabled>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d115      	bne.n	8005786 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4618      	mov	r0, r3
 8005760:	f7ff ff3e 	bl	80055e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005764:	4b9c      	ldr	r3, [pc, #624]	; (80059d8 <HAL_ADC_Init+0x2e4>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	099b      	lsrs	r3, r3, #6
 800576a:	4a9c      	ldr	r2, [pc, #624]	; (80059dc <HAL_ADC_Init+0x2e8>)
 800576c:	fba2 2303 	umull	r2, r3, r2, r3
 8005770:	099b      	lsrs	r3, r3, #6
 8005772:	3301      	adds	r3, #1
 8005774:	005b      	lsls	r3, r3, #1
 8005776:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005778:	e002      	b.n	8005780 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	3b01      	subs	r3, #1
 800577e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1f9      	bne.n	800577a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff ff3c 	bl	8005608 <LL_ADC_IsInternalRegulatorEnabled>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10d      	bne.n	80057b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800579a:	f043 0210 	orr.w	r2, r3, #16
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a6:	f043 0201 	orr.w	r2, r3, #1
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7ff ff75 	bl	80056a6 <LL_ADC_REG_IsConversionOngoing>
 80057bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057c2:	f003 0310 	and.w	r3, r3, #16
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f040 8142 	bne.w	8005a50 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f040 813e 	bne.w	8005a50 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057d8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80057dc:	f043 0202 	orr.w	r2, r3, #2
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff ff35 	bl	8005658 <LL_ADC_IsEnabled>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d141      	bne.n	8005878 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80057fc:	d004      	beq.n	8005808 <HAL_ADC_Init+0x114>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a77      	ldr	r2, [pc, #476]	; (80059e0 <HAL_ADC_Init+0x2ec>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d10f      	bne.n	8005828 <HAL_ADC_Init+0x134>
 8005808:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800580c:	f7ff ff24 	bl	8005658 <LL_ADC_IsEnabled>
 8005810:	4604      	mov	r4, r0
 8005812:	4873      	ldr	r0, [pc, #460]	; (80059e0 <HAL_ADC_Init+0x2ec>)
 8005814:	f7ff ff20 	bl	8005658 <LL_ADC_IsEnabled>
 8005818:	4603      	mov	r3, r0
 800581a:	4323      	orrs	r3, r4
 800581c:	2b00      	cmp	r3, #0
 800581e:	bf0c      	ite	eq
 8005820:	2301      	moveq	r3, #1
 8005822:	2300      	movne	r3, #0
 8005824:	b2db      	uxtb	r3, r3
 8005826:	e012      	b.n	800584e <HAL_ADC_Init+0x15a>
 8005828:	486e      	ldr	r0, [pc, #440]	; (80059e4 <HAL_ADC_Init+0x2f0>)
 800582a:	f7ff ff15 	bl	8005658 <LL_ADC_IsEnabled>
 800582e:	4604      	mov	r4, r0
 8005830:	486d      	ldr	r0, [pc, #436]	; (80059e8 <HAL_ADC_Init+0x2f4>)
 8005832:	f7ff ff11 	bl	8005658 <LL_ADC_IsEnabled>
 8005836:	4603      	mov	r3, r0
 8005838:	431c      	orrs	r4, r3
 800583a:	486c      	ldr	r0, [pc, #432]	; (80059ec <HAL_ADC_Init+0x2f8>)
 800583c:	f7ff ff0c 	bl	8005658 <LL_ADC_IsEnabled>
 8005840:	4603      	mov	r3, r0
 8005842:	4323      	orrs	r3, r4
 8005844:	2b00      	cmp	r3, #0
 8005846:	bf0c      	ite	eq
 8005848:	2301      	moveq	r3, #1
 800584a:	2300      	movne	r3, #0
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d012      	beq.n	8005878 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800585a:	d004      	beq.n	8005866 <HAL_ADC_Init+0x172>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a5f      	ldr	r2, [pc, #380]	; (80059e0 <HAL_ADC_Init+0x2ec>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d101      	bne.n	800586a <HAL_ADC_Init+0x176>
 8005866:	4a62      	ldr	r2, [pc, #392]	; (80059f0 <HAL_ADC_Init+0x2fc>)
 8005868:	e000      	b.n	800586c <HAL_ADC_Init+0x178>
 800586a:	4a62      	ldr	r2, [pc, #392]	; (80059f4 <HAL_ADC_Init+0x300>)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	4619      	mov	r1, r3
 8005872:	4610      	mov	r0, r2
 8005874:	f7ff fd20 	bl	80052b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	7f5b      	ldrb	r3, [r3, #29]
 800587c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005882:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005888:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800588e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005896:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005898:	4313      	orrs	r3, r2
 800589a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d106      	bne.n	80058b4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058aa:	3b01      	subs	r3, #1
 80058ac:	045b      	lsls	r3, r3, #17
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d009      	beq.n	80058d0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	4b48      	ldr	r3, [pc, #288]	; (80059f8 <HAL_ADC_Init+0x304>)
 80058d8:	4013      	ands	r3, r2
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	6812      	ldr	r2, [r2, #0]
 80058de:	69b9      	ldr	r1, [r7, #24]
 80058e0:	430b      	orrs	r3, r1
 80058e2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f7ff fee4 	bl	80056cc <LL_ADC_INJ_IsConversionOngoing>
 8005904:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d17f      	bne.n	8005a0c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d17c      	bne.n	8005a0c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005916:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800591e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005920:	4313      	orrs	r3, r2
 8005922:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800592e:	f023 0302 	bic.w	r3, r3, #2
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	6812      	ldr	r2, [r2, #0]
 8005936:	69b9      	ldr	r1, [r7, #24]
 8005938:	430b      	orrs	r3, r1
 800593a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d017      	beq.n	8005974 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	691a      	ldr	r2, [r3, #16]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005952:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800595c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005960:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6911      	ldr	r1, [r2, #16]
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	430b      	orrs	r3, r1
 800596e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8005972:	e013      	b.n	800599c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691a      	ldr	r2, [r3, #16]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005982:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005994:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005998:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d12a      	bne.n	80059fc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80059b0:	f023 0304 	bic.w	r3, r3, #4
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80059bc:	4311      	orrs	r1, r2
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80059c2:	4311      	orrs	r1, r2
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80059c8:	430a      	orrs	r2, r1
 80059ca:	431a      	orrs	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0201 	orr.w	r2, r2, #1
 80059d4:	611a      	str	r2, [r3, #16]
 80059d6:	e019      	b.n	8005a0c <HAL_ADC_Init+0x318>
 80059d8:	20000270 	.word	0x20000270
 80059dc:	053e2d63 	.word	0x053e2d63
 80059e0:	50000100 	.word	0x50000100
 80059e4:	50000400 	.word	0x50000400
 80059e8:	50000500 	.word	0x50000500
 80059ec:	50000600 	.word	0x50000600
 80059f0:	50000300 	.word	0x50000300
 80059f4:	50000700 	.word	0x50000700
 80059f8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	691a      	ldr	r2, [r3, #16]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 0201 	bic.w	r2, r2, #1
 8005a0a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	695b      	ldr	r3, [r3, #20]
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d10c      	bne.n	8005a2e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a1a:	f023 010f 	bic.w	r1, r3, #15
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	1e5a      	subs	r2, r3, #1
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	631a      	str	r2, [r3, #48]	; 0x30
 8005a2c:	e007      	b.n	8005a3e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 020f 	bic.w	r2, r2, #15
 8005a3c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a42:	f023 0303 	bic.w	r3, r3, #3
 8005a46:	f043 0201 	orr.w	r2, r3, #1
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a4e:	e007      	b.n	8005a60 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a54:	f043 0210 	orr.w	r2, r3, #16
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005a60:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3724      	adds	r7, #36	; 0x24
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd90      	pop	{r4, r7, pc}
 8005a6a:	bf00      	nop

08005a6c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005a80:	d004      	beq.n	8005a8c <HAL_ADC_Start_DMA+0x20>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a5a      	ldr	r2, [pc, #360]	; (8005bf0 <HAL_ADC_Start_DMA+0x184>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d101      	bne.n	8005a90 <HAL_ADC_Start_DMA+0x24>
 8005a8c:	4b59      	ldr	r3, [pc, #356]	; (8005bf4 <HAL_ADC_Start_DMA+0x188>)
 8005a8e:	e000      	b.n	8005a92 <HAL_ADC_Start_DMA+0x26>
 8005a90:	4b59      	ldr	r3, [pc, #356]	; (8005bf8 <HAL_ADC_Start_DMA+0x18c>)
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7ff fd70 	bl	8005578 <LL_ADC_GetMultimode>
 8005a98:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7ff fe01 	bl	80056a6 <LL_ADC_REG_IsConversionOngoing>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f040 809b 	bne.w	8005be2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d101      	bne.n	8005aba <HAL_ADC_Start_DMA+0x4e>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	e096      	b.n	8005be8 <HAL_ADC_Start_DMA+0x17c>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a4d      	ldr	r2, [pc, #308]	; (8005bfc <HAL_ADC_Start_DMA+0x190>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d008      	beq.n	8005ade <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d005      	beq.n	8005ade <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	2b05      	cmp	r3, #5
 8005ad6:	d002      	beq.n	8005ade <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	2b09      	cmp	r3, #9
 8005adc:	d17a      	bne.n	8005bd4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 fcf6 	bl	80064d0 <ADC_Enable>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005ae8:	7dfb      	ldrb	r3, [r7, #23]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d16d      	bne.n	8005bca <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005af2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005af6:	f023 0301 	bic.w	r3, r3, #1
 8005afa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a3a      	ldr	r2, [pc, #232]	; (8005bf0 <HAL_ADC_Start_DMA+0x184>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d009      	beq.n	8005b20 <HAL_ADC_Start_DMA+0xb4>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a3b      	ldr	r2, [pc, #236]	; (8005c00 <HAL_ADC_Start_DMA+0x194>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d002      	beq.n	8005b1c <HAL_ADC_Start_DMA+0xb0>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	e003      	b.n	8005b24 <HAL_ADC_Start_DMA+0xb8>
 8005b1c:	4b39      	ldr	r3, [pc, #228]	; (8005c04 <HAL_ADC_Start_DMA+0x198>)
 8005b1e:	e001      	b.n	8005b24 <HAL_ADC_Start_DMA+0xb8>
 8005b20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	6812      	ldr	r2, [r2, #0]
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d002      	beq.n	8005b32 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d105      	bne.n	8005b3e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d006      	beq.n	8005b58 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b4e:	f023 0206 	bic.w	r2, r3, #6
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	661a      	str	r2, [r3, #96]	; 0x60
 8005b56:	e002      	b.n	8005b5e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b62:	4a29      	ldr	r2, [pc, #164]	; (8005c08 <HAL_ADC_Start_DMA+0x19c>)
 8005b64:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b6a:	4a28      	ldr	r2, [pc, #160]	; (8005c0c <HAL_ADC_Start_DMA+0x1a0>)
 8005b6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b72:	4a27      	ldr	r2, [pc, #156]	; (8005c10 <HAL_ADC_Start_DMA+0x1a4>)
 8005b74:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	221c      	movs	r2, #28
 8005b7c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f042 0210 	orr.w	r2, r2, #16
 8005b94:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68da      	ldr	r2, [r3, #12]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0201 	orr.w	r2, r2, #1
 8005ba4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3340      	adds	r3, #64	; 0x40
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f001 f89b 	bl	8006cf0 <HAL_DMA_Start_IT>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7ff fd5b 	bl	800567e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005bc8:	e00d      	b.n	8005be6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8005bd2:	e008      	b.n	8005be6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8005be0:	e001      	b.n	8005be6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005be2:	2302      	movs	r3, #2
 8005be4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	50000100 	.word	0x50000100
 8005bf4:	50000300 	.word	0x50000300
 8005bf8:	50000700 	.word	0x50000700
 8005bfc:	50000600 	.word	0x50000600
 8005c00:	50000500 	.word	0x50000500
 8005c04:	50000400 	.word	0x50000400
 8005c08:	080065fd 	.word	0x080065fd
 8005c0c:	080066d5 	.word	0x080066d5
 8005c10:	080066f1 	.word	0x080066f1

08005c14 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr

08005c3c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b0b6      	sub	sp, #216	; 0xd8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005c60:	2300      	movs	r3, #0
 8005c62:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d102      	bne.n	8005c74 <HAL_ADC_ConfigChannel+0x24>
 8005c6e:	2302      	movs	r3, #2
 8005c70:	f000 bc13 	b.w	800649a <HAL_ADC_ConfigChannel+0x84a>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7ff fd10 	bl	80056a6 <LL_ADC_REG_IsConversionOngoing>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f040 83f3 	bne.w	8006474 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6818      	ldr	r0, [r3, #0]
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	6859      	ldr	r1, [r3, #4]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f7ff fbf1 	bl	8005482 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f7ff fcfe 	bl	80056a6 <LL_ADC_REG_IsConversionOngoing>
 8005caa:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7ff fd0a 	bl	80056cc <LL_ADC_INJ_IsConversionOngoing>
 8005cb8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005cbc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f040 81d9 	bne.w	8006078 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005cc6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f040 81d4 	bne.w	8006078 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005cd8:	d10f      	bne.n	8005cfa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6818      	ldr	r0, [r3, #0]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	f7ff fbf8 	bl	80054da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7ff fb9f 	bl	8005436 <LL_ADC_SetSamplingTimeCommonConfig>
 8005cf8:	e00e      	b.n	8005d18 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6818      	ldr	r0, [r3, #0]
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	6819      	ldr	r1, [r3, #0]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	461a      	mov	r2, r3
 8005d08:	f7ff fbe7 	bl	80054da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2100      	movs	r1, #0
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7ff fb8f 	bl	8005436 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	695a      	ldr	r2, [r3, #20]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	08db      	lsrs	r3, r3, #3
 8005d24:	f003 0303 	and.w	r3, r3, #3
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	2b04      	cmp	r3, #4
 8005d38:	d022      	beq.n	8005d80 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6818      	ldr	r0, [r3, #0]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	6919      	ldr	r1, [r3, #16]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005d4a:	f7ff fae9 	bl	8005320 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6818      	ldr	r0, [r3, #0]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	6919      	ldr	r1, [r3, #16]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f7ff fb35 	bl	80053ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6818      	ldr	r0, [r3, #0]
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d102      	bne.n	8005d76 <HAL_ADC_ConfigChannel+0x126>
 8005d70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d74:	e000      	b.n	8005d78 <HAL_ADC_ConfigChannel+0x128>
 8005d76:	2300      	movs	r3, #0
 8005d78:	461a      	mov	r2, r3
 8005d7a:	f7ff fb41 	bl	8005400 <LL_ADC_SetOffsetSaturation>
 8005d7e:	e17b      	b.n	8006078 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2100      	movs	r1, #0
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7ff faee 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10a      	bne.n	8005dac <HAL_ADC_ConfigChannel+0x15c>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7ff fae3 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005da2:	4603      	mov	r3, r0
 8005da4:	0e9b      	lsrs	r3, r3, #26
 8005da6:	f003 021f 	and.w	r2, r3, #31
 8005daa:	e01e      	b.n	8005dea <HAL_ADC_ConfigChannel+0x19a>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2100      	movs	r1, #0
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7ff fad8 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005db8:	4603      	mov	r3, r0
 8005dba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dbe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005dc2:	fa93 f3a3 	rbit	r3, r3
 8005dc6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005dca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005dce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005dd2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005dda:	2320      	movs	r3, #32
 8005ddc:	e004      	b.n	8005de8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005dde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005de2:	fab3 f383 	clz	r3, r3
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d105      	bne.n	8005e02 <HAL_ADC_ConfigChannel+0x1b2>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	0e9b      	lsrs	r3, r3, #26
 8005dfc:	f003 031f 	and.w	r3, r3, #31
 8005e00:	e018      	b.n	8005e34 <HAL_ADC_ConfigChannel+0x1e4>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005e0e:	fa93 f3a3 	rbit	r3, r3
 8005e12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005e16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005e1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005e1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005e26:	2320      	movs	r3, #32
 8005e28:	e004      	b.n	8005e34 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005e2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005e2e:	fab3 f383 	clz	r3, r3
 8005e32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d106      	bne.n	8005e46 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	2100      	movs	r1, #0
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff faa7 	bl	8005394 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7ff fa8b 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005e52:	4603      	mov	r3, r0
 8005e54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d10a      	bne.n	8005e72 <HAL_ADC_ConfigChannel+0x222>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2101      	movs	r1, #1
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7ff fa80 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	0e9b      	lsrs	r3, r3, #26
 8005e6c:	f003 021f 	and.w	r2, r3, #31
 8005e70:	e01e      	b.n	8005eb0 <HAL_ADC_ConfigChannel+0x260>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2101      	movs	r1, #1
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff fa75 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005e88:	fa93 f3a3 	rbit	r3, r3
 8005e8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005e90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005e94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005e98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005ea0:	2320      	movs	r3, #32
 8005ea2:	e004      	b.n	8005eae <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005ea4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005ea8:	fab3 f383 	clz	r3, r3
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d105      	bne.n	8005ec8 <HAL_ADC_ConfigChannel+0x278>
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	0e9b      	lsrs	r3, r3, #26
 8005ec2:	f003 031f 	and.w	r3, r3, #31
 8005ec6:	e018      	b.n	8005efa <HAL_ADC_ConfigChannel+0x2aa>
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ed4:	fa93 f3a3 	rbit	r3, r3
 8005ed8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005edc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005ee0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005ee4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005eec:	2320      	movs	r3, #32
 8005eee:	e004      	b.n	8005efa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005ef0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ef4:	fab3 f383 	clz	r3, r3
 8005ef8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d106      	bne.n	8005f0c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2200      	movs	r2, #0
 8005f04:	2101      	movs	r1, #1
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7ff fa44 	bl	8005394 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2102      	movs	r1, #2
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7ff fa28 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10a      	bne.n	8005f38 <HAL_ADC_ConfigChannel+0x2e8>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2102      	movs	r1, #2
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7ff fa1d 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	0e9b      	lsrs	r3, r3, #26
 8005f32:	f003 021f 	and.w	r2, r3, #31
 8005f36:	e01e      	b.n	8005f76 <HAL_ADC_ConfigChannel+0x326>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2102      	movs	r1, #2
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7ff fa12 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005f44:	4603      	mov	r3, r0
 8005f46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005f4e:	fa93 f3a3 	rbit	r3, r3
 8005f52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005f56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8005f5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005f66:	2320      	movs	r3, #32
 8005f68:	e004      	b.n	8005f74 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005f6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005f6e:	fab3 f383 	clz	r3, r3
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d105      	bne.n	8005f8e <HAL_ADC_ConfigChannel+0x33e>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	0e9b      	lsrs	r3, r3, #26
 8005f88:	f003 031f 	and.w	r3, r3, #31
 8005f8c:	e016      	b.n	8005fbc <HAL_ADC_ConfigChannel+0x36c>
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f9a:	fa93 f3a3 	rbit	r3, r3
 8005f9e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8005fa0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005fa2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8005fa6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005fae:	2320      	movs	r3, #32
 8005fb0:	e004      	b.n	8005fbc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005fb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fb6:	fab3 f383 	clz	r3, r3
 8005fba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d106      	bne.n	8005fce <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	2102      	movs	r1, #2
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7ff f9e3 	bl	8005394 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2103      	movs	r1, #3
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f7ff f9c7 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10a      	bne.n	8005ffa <HAL_ADC_ConfigChannel+0x3aa>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2103      	movs	r1, #3
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7ff f9bc 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	0e9b      	lsrs	r3, r3, #26
 8005ff4:	f003 021f 	and.w	r2, r3, #31
 8005ff8:	e017      	b.n	800602a <HAL_ADC_ConfigChannel+0x3da>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2103      	movs	r1, #3
 8006000:	4618      	mov	r0, r3
 8006002:	f7ff f9b1 	bl	8005368 <LL_ADC_GetOffsetChannel>
 8006006:	4603      	mov	r3, r0
 8006008:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800600a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800600c:	fa93 f3a3 	rbit	r3, r3
 8006010:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006012:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006014:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006016:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800601c:	2320      	movs	r3, #32
 800601e:	e003      	b.n	8006028 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006020:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006022:	fab3 f383 	clz	r3, r3
 8006026:	b2db      	uxtb	r3, r3
 8006028:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006032:	2b00      	cmp	r3, #0
 8006034:	d105      	bne.n	8006042 <HAL_ADC_ConfigChannel+0x3f2>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	0e9b      	lsrs	r3, r3, #26
 800603c:	f003 031f 	and.w	r3, r3, #31
 8006040:	e011      	b.n	8006066 <HAL_ADC_ConfigChannel+0x416>
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006048:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800604a:	fa93 f3a3 	rbit	r3, r3
 800604e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006050:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006052:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006054:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800605a:	2320      	movs	r3, #32
 800605c:	e003      	b.n	8006066 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800605e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006060:	fab3 f383 	clz	r3, r3
 8006064:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006066:	429a      	cmp	r2, r3
 8006068:	d106      	bne.n	8006078 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2200      	movs	r2, #0
 8006070:	2103      	movs	r1, #3
 8006072:	4618      	mov	r0, r3
 8006074:	f7ff f98e 	bl	8005394 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4618      	mov	r0, r3
 800607e:	f7ff faeb 	bl	8005658 <LL_ADC_IsEnabled>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	f040 813d 	bne.w	8006304 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6818      	ldr	r0, [r3, #0]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	6819      	ldr	r1, [r3, #0]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	461a      	mov	r2, r3
 8006098:	f7ff fa4a 	bl	8005530 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	4aa2      	ldr	r2, [pc, #648]	; (800632c <HAL_ADC_ConfigChannel+0x6dc>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	f040 812e 	bne.w	8006304 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10b      	bne.n	80060d0 <HAL_ADC_ConfigChannel+0x480>
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	0e9b      	lsrs	r3, r3, #26
 80060be:	3301      	adds	r3, #1
 80060c0:	f003 031f 	and.w	r3, r3, #31
 80060c4:	2b09      	cmp	r3, #9
 80060c6:	bf94      	ite	ls
 80060c8:	2301      	movls	r3, #1
 80060ca:	2300      	movhi	r3, #0
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	e019      	b.n	8006104 <HAL_ADC_ConfigChannel+0x4b4>
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80060d8:	fa93 f3a3 	rbit	r3, r3
 80060dc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80060de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80060e0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80060e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d101      	bne.n	80060ec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80060e8:	2320      	movs	r3, #32
 80060ea:	e003      	b.n	80060f4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80060ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060ee:	fab3 f383 	clz	r3, r3
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	3301      	adds	r3, #1
 80060f6:	f003 031f 	and.w	r3, r3, #31
 80060fa:	2b09      	cmp	r3, #9
 80060fc:	bf94      	ite	ls
 80060fe:	2301      	movls	r3, #1
 8006100:	2300      	movhi	r3, #0
 8006102:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006104:	2b00      	cmp	r3, #0
 8006106:	d079      	beq.n	80061fc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006110:	2b00      	cmp	r3, #0
 8006112:	d107      	bne.n	8006124 <HAL_ADC_ConfigChannel+0x4d4>
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	0e9b      	lsrs	r3, r3, #26
 800611a:	3301      	adds	r3, #1
 800611c:	069b      	lsls	r3, r3, #26
 800611e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006122:	e015      	b.n	8006150 <HAL_ADC_ConfigChannel+0x500>
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800612a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800612c:	fa93 f3a3 	rbit	r3, r3
 8006130:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006132:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006134:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800613c:	2320      	movs	r3, #32
 800613e:	e003      	b.n	8006148 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8006140:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006142:	fab3 f383 	clz	r3, r3
 8006146:	b2db      	uxtb	r3, r3
 8006148:	3301      	adds	r3, #1
 800614a:	069b      	lsls	r3, r3, #26
 800614c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006158:	2b00      	cmp	r3, #0
 800615a:	d109      	bne.n	8006170 <HAL_ADC_ConfigChannel+0x520>
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	0e9b      	lsrs	r3, r3, #26
 8006162:	3301      	adds	r3, #1
 8006164:	f003 031f 	and.w	r3, r3, #31
 8006168:	2101      	movs	r1, #1
 800616a:	fa01 f303 	lsl.w	r3, r1, r3
 800616e:	e017      	b.n	80061a0 <HAL_ADC_ConfigChannel+0x550>
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006176:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006178:	fa93 f3a3 	rbit	r3, r3
 800617c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800617e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006180:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006182:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006188:	2320      	movs	r3, #32
 800618a:	e003      	b.n	8006194 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800618c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800618e:	fab3 f383 	clz	r3, r3
 8006192:	b2db      	uxtb	r3, r3
 8006194:	3301      	adds	r3, #1
 8006196:	f003 031f 	and.w	r3, r3, #31
 800619a:	2101      	movs	r1, #1
 800619c:	fa01 f303 	lsl.w	r3, r1, r3
 80061a0:	ea42 0103 	orr.w	r1, r2, r3
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <HAL_ADC_ConfigChannel+0x576>
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	0e9b      	lsrs	r3, r3, #26
 80061b6:	3301      	adds	r3, #1
 80061b8:	f003 021f 	and.w	r2, r3, #31
 80061bc:	4613      	mov	r3, r2
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	4413      	add	r3, r2
 80061c2:	051b      	lsls	r3, r3, #20
 80061c4:	e018      	b.n	80061f8 <HAL_ADC_ConfigChannel+0x5a8>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ce:	fa93 f3a3 	rbit	r3, r3
 80061d2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80061d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80061d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80061de:	2320      	movs	r3, #32
 80061e0:	e003      	b.n	80061ea <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80061e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061e4:	fab3 f383 	clz	r3, r3
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	3301      	adds	r3, #1
 80061ec:	f003 021f 	and.w	r2, r3, #31
 80061f0:	4613      	mov	r3, r2
 80061f2:	005b      	lsls	r3, r3, #1
 80061f4:	4413      	add	r3, r2
 80061f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061f8:	430b      	orrs	r3, r1
 80061fa:	e07e      	b.n	80062fa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006204:	2b00      	cmp	r3, #0
 8006206:	d107      	bne.n	8006218 <HAL_ADC_ConfigChannel+0x5c8>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	0e9b      	lsrs	r3, r3, #26
 800620e:	3301      	adds	r3, #1
 8006210:	069b      	lsls	r3, r3, #26
 8006212:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006216:	e015      	b.n	8006244 <HAL_ADC_ConfigChannel+0x5f4>
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800621e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006220:	fa93 f3a3 	rbit	r3, r3
 8006224:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006228:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800622a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800622c:	2b00      	cmp	r3, #0
 800622e:	d101      	bne.n	8006234 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8006230:	2320      	movs	r3, #32
 8006232:	e003      	b.n	800623c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006236:	fab3 f383 	clz	r3, r3
 800623a:	b2db      	uxtb	r3, r3
 800623c:	3301      	adds	r3, #1
 800623e:	069b      	lsls	r3, r3, #26
 8006240:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800624c:	2b00      	cmp	r3, #0
 800624e:	d109      	bne.n	8006264 <HAL_ADC_ConfigChannel+0x614>
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	0e9b      	lsrs	r3, r3, #26
 8006256:	3301      	adds	r3, #1
 8006258:	f003 031f 	and.w	r3, r3, #31
 800625c:	2101      	movs	r1, #1
 800625e:	fa01 f303 	lsl.w	r3, r1, r3
 8006262:	e017      	b.n	8006294 <HAL_ADC_ConfigChannel+0x644>
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	fa93 f3a3 	rbit	r3, r3
 8006270:	61fb      	str	r3, [r7, #28]
  return result;
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800627c:	2320      	movs	r3, #32
 800627e:	e003      	b.n	8006288 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006282:	fab3 f383 	clz	r3, r3
 8006286:	b2db      	uxtb	r3, r3
 8006288:	3301      	adds	r3, #1
 800628a:	f003 031f 	and.w	r3, r3, #31
 800628e:	2101      	movs	r1, #1
 8006290:	fa01 f303 	lsl.w	r3, r1, r3
 8006294:	ea42 0103 	orr.w	r1, r2, r3
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d10d      	bne.n	80062c0 <HAL_ADC_ConfigChannel+0x670>
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	0e9b      	lsrs	r3, r3, #26
 80062aa:	3301      	adds	r3, #1
 80062ac:	f003 021f 	and.w	r2, r3, #31
 80062b0:	4613      	mov	r3, r2
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	4413      	add	r3, r2
 80062b6:	3b1e      	subs	r3, #30
 80062b8:	051b      	lsls	r3, r3, #20
 80062ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80062be:	e01b      	b.n	80062f8 <HAL_ADC_ConfigChannel+0x6a8>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	fa93 f3a3 	rbit	r3, r3
 80062cc:	613b      	str	r3, [r7, #16]
  return result;
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d101      	bne.n	80062dc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80062d8:	2320      	movs	r3, #32
 80062da:	e003      	b.n	80062e4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	fab3 f383 	clz	r3, r3
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	3301      	adds	r3, #1
 80062e6:	f003 021f 	and.w	r2, r3, #31
 80062ea:	4613      	mov	r3, r2
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	4413      	add	r3, r2
 80062f0:	3b1e      	subs	r3, #30
 80062f2:	051b      	lsls	r3, r3, #20
 80062f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062f8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062fe:	4619      	mov	r1, r3
 8006300:	f7ff f8eb 	bl	80054da <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	4b09      	ldr	r3, [pc, #36]	; (8006330 <HAL_ADC_ConfigChannel+0x6e0>)
 800630a:	4013      	ands	r3, r2
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 80be 	beq.w	800648e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800631a:	d004      	beq.n	8006326 <HAL_ADC_ConfigChannel+0x6d6>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a04      	ldr	r2, [pc, #16]	; (8006334 <HAL_ADC_ConfigChannel+0x6e4>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d10a      	bne.n	800633c <HAL_ADC_ConfigChannel+0x6ec>
 8006326:	4b04      	ldr	r3, [pc, #16]	; (8006338 <HAL_ADC_ConfigChannel+0x6e8>)
 8006328:	e009      	b.n	800633e <HAL_ADC_ConfigChannel+0x6ee>
 800632a:	bf00      	nop
 800632c:	407f0000 	.word	0x407f0000
 8006330:	80080000 	.word	0x80080000
 8006334:	50000100 	.word	0x50000100
 8006338:	50000300 	.word	0x50000300
 800633c:	4b59      	ldr	r3, [pc, #356]	; (80064a4 <HAL_ADC_ConfigChannel+0x854>)
 800633e:	4618      	mov	r0, r3
 8006340:	f7fe ffe0 	bl	8005304 <LL_ADC_GetCommonPathInternalCh>
 8006344:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a56      	ldr	r2, [pc, #344]	; (80064a8 <HAL_ADC_ConfigChannel+0x858>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d004      	beq.n	800635c <HAL_ADC_ConfigChannel+0x70c>
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a55      	ldr	r2, [pc, #340]	; (80064ac <HAL_ADC_ConfigChannel+0x85c>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d13a      	bne.n	80063d2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800635c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006360:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d134      	bne.n	80063d2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006370:	d005      	beq.n	800637e <HAL_ADC_ConfigChannel+0x72e>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a4e      	ldr	r2, [pc, #312]	; (80064b0 <HAL_ADC_ConfigChannel+0x860>)
 8006378:	4293      	cmp	r3, r2
 800637a:	f040 8085 	bne.w	8006488 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006386:	d004      	beq.n	8006392 <HAL_ADC_ConfigChannel+0x742>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a49      	ldr	r2, [pc, #292]	; (80064b4 <HAL_ADC_ConfigChannel+0x864>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d101      	bne.n	8006396 <HAL_ADC_ConfigChannel+0x746>
 8006392:	4a49      	ldr	r2, [pc, #292]	; (80064b8 <HAL_ADC_ConfigChannel+0x868>)
 8006394:	e000      	b.n	8006398 <HAL_ADC_ConfigChannel+0x748>
 8006396:	4a43      	ldr	r2, [pc, #268]	; (80064a4 <HAL_ADC_ConfigChannel+0x854>)
 8006398:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800639c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80063a0:	4619      	mov	r1, r3
 80063a2:	4610      	mov	r0, r2
 80063a4:	f7fe ff9b 	bl	80052de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80063a8:	4b44      	ldr	r3, [pc, #272]	; (80064bc <HAL_ADC_ConfigChannel+0x86c>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	099b      	lsrs	r3, r3, #6
 80063ae:	4a44      	ldr	r2, [pc, #272]	; (80064c0 <HAL_ADC_ConfigChannel+0x870>)
 80063b0:	fba2 2303 	umull	r2, r3, r2, r3
 80063b4:	099b      	lsrs	r3, r3, #6
 80063b6:	1c5a      	adds	r2, r3, #1
 80063b8:	4613      	mov	r3, r2
 80063ba:	005b      	lsls	r3, r3, #1
 80063bc:	4413      	add	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80063c2:	e002      	b.n	80063ca <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	3b01      	subs	r3, #1
 80063c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f9      	bne.n	80063c4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80063d0:	e05a      	b.n	8006488 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a3b      	ldr	r2, [pc, #236]	; (80064c4 <HAL_ADC_ConfigChannel+0x874>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d125      	bne.n	8006428 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80063dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80063e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d11f      	bne.n	8006428 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a31      	ldr	r2, [pc, #196]	; (80064b4 <HAL_ADC_ConfigChannel+0x864>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d104      	bne.n	80063fc <HAL_ADC_ConfigChannel+0x7ac>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a34      	ldr	r2, [pc, #208]	; (80064c8 <HAL_ADC_ConfigChannel+0x878>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d047      	beq.n	800648c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006404:	d004      	beq.n	8006410 <HAL_ADC_ConfigChannel+0x7c0>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a2a      	ldr	r2, [pc, #168]	; (80064b4 <HAL_ADC_ConfigChannel+0x864>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d101      	bne.n	8006414 <HAL_ADC_ConfigChannel+0x7c4>
 8006410:	4a29      	ldr	r2, [pc, #164]	; (80064b8 <HAL_ADC_ConfigChannel+0x868>)
 8006412:	e000      	b.n	8006416 <HAL_ADC_ConfigChannel+0x7c6>
 8006414:	4a23      	ldr	r2, [pc, #140]	; (80064a4 <HAL_ADC_ConfigChannel+0x854>)
 8006416:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800641a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800641e:	4619      	mov	r1, r3
 8006420:	4610      	mov	r0, r2
 8006422:	f7fe ff5c 	bl	80052de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006426:	e031      	b.n	800648c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a27      	ldr	r2, [pc, #156]	; (80064cc <HAL_ADC_ConfigChannel+0x87c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d12d      	bne.n	800648e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006432:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d127      	bne.n	800648e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a1c      	ldr	r2, [pc, #112]	; (80064b4 <HAL_ADC_ConfigChannel+0x864>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d022      	beq.n	800648e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006450:	d004      	beq.n	800645c <HAL_ADC_ConfigChannel+0x80c>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a17      	ldr	r2, [pc, #92]	; (80064b4 <HAL_ADC_ConfigChannel+0x864>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d101      	bne.n	8006460 <HAL_ADC_ConfigChannel+0x810>
 800645c:	4a16      	ldr	r2, [pc, #88]	; (80064b8 <HAL_ADC_ConfigChannel+0x868>)
 800645e:	e000      	b.n	8006462 <HAL_ADC_ConfigChannel+0x812>
 8006460:	4a10      	ldr	r2, [pc, #64]	; (80064a4 <HAL_ADC_ConfigChannel+0x854>)
 8006462:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006466:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f7fe ff36 	bl	80052de <LL_ADC_SetCommonPathInternalCh>
 8006472:	e00c      	b.n	800648e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006478:	f043 0220 	orr.w	r2, r3, #32
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8006486:	e002      	b.n	800648e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006488:	bf00      	nop
 800648a:	e000      	b.n	800648e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800648c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006496:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800649a:	4618      	mov	r0, r3
 800649c:	37d8      	adds	r7, #216	; 0xd8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	50000700 	.word	0x50000700
 80064a8:	c3210000 	.word	0xc3210000
 80064ac:	90c00010 	.word	0x90c00010
 80064b0:	50000600 	.word	0x50000600
 80064b4:	50000100 	.word	0x50000100
 80064b8:	50000300 	.word	0x50000300
 80064bc:	20000270 	.word	0x20000270
 80064c0:	053e2d63 	.word	0x053e2d63
 80064c4:	c7520000 	.word	0xc7520000
 80064c8:	50000500 	.word	0x50000500
 80064cc:	cb840000 	.word	0xcb840000

080064d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80064d8:	2300      	movs	r3, #0
 80064da:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7ff f8b9 	bl	8005658 <LL_ADC_IsEnabled>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d176      	bne.n	80065da <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	689a      	ldr	r2, [r3, #8]
 80064f2:	4b3c      	ldr	r3, [pc, #240]	; (80065e4 <ADC_Enable+0x114>)
 80064f4:	4013      	ands	r3, r2
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00d      	beq.n	8006516 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064fe:	f043 0210 	orr.w	r2, r3, #16
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800650a:	f043 0201 	orr.w	r2, r3, #1
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e062      	b.n	80065dc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4618      	mov	r0, r3
 800651c:	f7ff f888 	bl	8005630 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006528:	d004      	beq.n	8006534 <ADC_Enable+0x64>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a2e      	ldr	r2, [pc, #184]	; (80065e8 <ADC_Enable+0x118>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d101      	bne.n	8006538 <ADC_Enable+0x68>
 8006534:	4b2d      	ldr	r3, [pc, #180]	; (80065ec <ADC_Enable+0x11c>)
 8006536:	e000      	b.n	800653a <ADC_Enable+0x6a>
 8006538:	4b2d      	ldr	r3, [pc, #180]	; (80065f0 <ADC_Enable+0x120>)
 800653a:	4618      	mov	r0, r3
 800653c:	f7fe fee2 	bl	8005304 <LL_ADC_GetCommonPathInternalCh>
 8006540:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006542:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006546:	2b00      	cmp	r3, #0
 8006548:	d013      	beq.n	8006572 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800654a:	4b2a      	ldr	r3, [pc, #168]	; (80065f4 <ADC_Enable+0x124>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	099b      	lsrs	r3, r3, #6
 8006550:	4a29      	ldr	r2, [pc, #164]	; (80065f8 <ADC_Enable+0x128>)
 8006552:	fba2 2303 	umull	r2, r3, r2, r3
 8006556:	099b      	lsrs	r3, r3, #6
 8006558:	1c5a      	adds	r2, r3, #1
 800655a:	4613      	mov	r3, r2
 800655c:	005b      	lsls	r3, r3, #1
 800655e:	4413      	add	r3, r2
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006564:	e002      	b.n	800656c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	3b01      	subs	r3, #1
 800656a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1f9      	bne.n	8006566 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006572:	f7fe fe95 	bl	80052a0 <HAL_GetTick>
 8006576:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006578:	e028      	b.n	80065cc <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4618      	mov	r0, r3
 8006580:	f7ff f86a 	bl	8005658 <LL_ADC_IsEnabled>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d104      	bne.n	8006594 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4618      	mov	r0, r3
 8006590:	f7ff f84e 	bl	8005630 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006594:	f7fe fe84 	bl	80052a0 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d914      	bls.n	80065cc <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d00d      	beq.n	80065cc <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b4:	f043 0210 	orr.w	r2, r3, #16
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065c0:	f043 0201 	orr.w	r2, r3, #1
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e007      	b.n	80065dc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d1cf      	bne.n	800657a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	8000003f 	.word	0x8000003f
 80065e8:	50000100 	.word	0x50000100
 80065ec:	50000300 	.word	0x50000300
 80065f0:	50000700 	.word	0x50000700
 80065f4:	20000270 	.word	0x20000270
 80065f8:	053e2d63 	.word	0x053e2d63

080065fc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006608:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800660e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006612:	2b00      	cmp	r3, #0
 8006614:	d14b      	bne.n	80066ae <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800661a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0308 	and.w	r3, r3, #8
 800662c:	2b00      	cmp	r3, #0
 800662e:	d021      	beq.n	8006674 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4618      	mov	r0, r3
 8006636:	f7fe ff11 	bl	800545c <LL_ADC_REG_IsTriggerSourceSWStart>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d032      	beq.n	80066a6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800664a:	2b00      	cmp	r3, #0
 800664c:	d12b      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006652:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800665e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d11f      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800666a:	f043 0201 	orr.w	r2, r3, #1
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	65da      	str	r2, [r3, #92]	; 0x5c
 8006672:	e018      	b.n	80066a6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	2b00      	cmp	r3, #0
 8006680:	d111      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006686:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006692:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d105      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800669e:	f043 0201 	orr.w	r2, r3, #1
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f7ff fab4 	bl	8005c14 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80066ac:	e00e      	b.n	80066cc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066b2:	f003 0310 	and.w	r3, r3, #16
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80066ba:	68f8      	ldr	r0, [r7, #12]
 80066bc:	f7ff fabe 	bl	8005c3c <HAL_ADC_ErrorCallback>
}
 80066c0:	e004      	b.n	80066cc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	4798      	blx	r3
}
 80066cc:	bf00      	nop
 80066ce:	3710      	adds	r7, #16
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	f7ff faa0 	bl	8005c28 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80066e8:	bf00      	nop
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066fc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006702:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800670e:	f043 0204 	orr.w	r2, r3, #4
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	f7ff fa90 	bl	8005c3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800671c:	bf00      	nop
 800671e:	3710      	adds	r7, #16
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <LL_ADC_IsEnabled>:
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <LL_ADC_IsEnabled+0x18>
 8006738:	2301      	movs	r3, #1
 800673a:	e000      	b.n	800673e <LL_ADC_IsEnabled+0x1a>
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <LL_ADC_REG_IsConversionOngoing>:
{
 800674a:	b480      	push	{r7}
 800674c:	b083      	sub	sp, #12
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	f003 0304 	and.w	r3, r3, #4
 800675a:	2b04      	cmp	r3, #4
 800675c:	d101      	bne.n	8006762 <LL_ADC_REG_IsConversionOngoing+0x18>
 800675e:	2301      	movs	r3, #1
 8006760:	e000      	b.n	8006764 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	370c      	adds	r7, #12
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006770:	b590      	push	{r4, r7, lr}
 8006772:	b0a1      	sub	sp, #132	; 0x84
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006786:	2b01      	cmp	r3, #1
 8006788:	d101      	bne.n	800678e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800678a:	2302      	movs	r3, #2
 800678c:	e0e7      	b.n	800695e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006796:	2300      	movs	r3, #0
 8006798:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800679a:	2300      	movs	r3, #0
 800679c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80067a6:	d102      	bne.n	80067ae <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80067a8:	4b6f      	ldr	r3, [pc, #444]	; (8006968 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80067aa:	60bb      	str	r3, [r7, #8]
 80067ac:	e009      	b.n	80067c2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a6e      	ldr	r2, [pc, #440]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d102      	bne.n	80067be <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80067b8:	4b6d      	ldr	r3, [pc, #436]	; (8006970 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80067ba:	60bb      	str	r3, [r7, #8]
 80067bc:	e001      	b.n	80067c2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80067be:	2300      	movs	r3, #0
 80067c0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10b      	bne.n	80067e0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067cc:	f043 0220 	orr.w	r2, r3, #32
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e0be      	b.n	800695e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff ffb1 	bl	800674a <LL_ADC_REG_IsConversionOngoing>
 80067e8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7ff ffab 	bl	800674a <LL_ADC_REG_IsConversionOngoing>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f040 80a0 	bne.w	800693c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80067fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f040 809c 	bne.w	800693c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800680c:	d004      	beq.n	8006818 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a55      	ldr	r2, [pc, #340]	; (8006968 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d101      	bne.n	800681c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8006818:	4b56      	ldr	r3, [pc, #344]	; (8006974 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800681a:	e000      	b.n	800681e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800681c:	4b56      	ldr	r3, [pc, #344]	; (8006978 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800681e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d04b      	beq.n	80068c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006828:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	6859      	ldr	r1, [r3, #4]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800683a:	035b      	lsls	r3, r3, #13
 800683c:	430b      	orrs	r3, r1
 800683e:	431a      	orrs	r2, r3
 8006840:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006842:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800684c:	d004      	beq.n	8006858 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a45      	ldr	r2, [pc, #276]	; (8006968 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d10f      	bne.n	8006878 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8006858:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800685c:	f7ff ff62 	bl	8006724 <LL_ADC_IsEnabled>
 8006860:	4604      	mov	r4, r0
 8006862:	4841      	ldr	r0, [pc, #260]	; (8006968 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006864:	f7ff ff5e 	bl	8006724 <LL_ADC_IsEnabled>
 8006868:	4603      	mov	r3, r0
 800686a:	4323      	orrs	r3, r4
 800686c:	2b00      	cmp	r3, #0
 800686e:	bf0c      	ite	eq
 8006870:	2301      	moveq	r3, #1
 8006872:	2300      	movne	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	e012      	b.n	800689e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006878:	483c      	ldr	r0, [pc, #240]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800687a:	f7ff ff53 	bl	8006724 <LL_ADC_IsEnabled>
 800687e:	4604      	mov	r4, r0
 8006880:	483b      	ldr	r0, [pc, #236]	; (8006970 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006882:	f7ff ff4f 	bl	8006724 <LL_ADC_IsEnabled>
 8006886:	4603      	mov	r3, r0
 8006888:	431c      	orrs	r4, r3
 800688a:	483c      	ldr	r0, [pc, #240]	; (800697c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800688c:	f7ff ff4a 	bl	8006724 <LL_ADC_IsEnabled>
 8006890:	4603      	mov	r3, r0
 8006892:	4323      	orrs	r3, r4
 8006894:	2b00      	cmp	r3, #0
 8006896:	bf0c      	ite	eq
 8006898:	2301      	moveq	r3, #1
 800689a:	2300      	movne	r3, #0
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d056      	beq.n	8006950 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80068a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80068aa:	f023 030f 	bic.w	r3, r3, #15
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	6811      	ldr	r1, [r2, #0]
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	6892      	ldr	r2, [r2, #8]
 80068b6:	430a      	orrs	r2, r1
 80068b8:	431a      	orrs	r2, r3
 80068ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068bc:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80068be:	e047      	b.n	8006950 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80068c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80068c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068ca:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80068d4:	d004      	beq.n	80068e0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a23      	ldr	r2, [pc, #140]	; (8006968 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d10f      	bne.n	8006900 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80068e0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80068e4:	f7ff ff1e 	bl	8006724 <LL_ADC_IsEnabled>
 80068e8:	4604      	mov	r4, r0
 80068ea:	481f      	ldr	r0, [pc, #124]	; (8006968 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80068ec:	f7ff ff1a 	bl	8006724 <LL_ADC_IsEnabled>
 80068f0:	4603      	mov	r3, r0
 80068f2:	4323      	orrs	r3, r4
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	bf0c      	ite	eq
 80068f8:	2301      	moveq	r3, #1
 80068fa:	2300      	movne	r3, #0
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	e012      	b.n	8006926 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006900:	481a      	ldr	r0, [pc, #104]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006902:	f7ff ff0f 	bl	8006724 <LL_ADC_IsEnabled>
 8006906:	4604      	mov	r4, r0
 8006908:	4819      	ldr	r0, [pc, #100]	; (8006970 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800690a:	f7ff ff0b 	bl	8006724 <LL_ADC_IsEnabled>
 800690e:	4603      	mov	r3, r0
 8006910:	431c      	orrs	r4, r3
 8006912:	481a      	ldr	r0, [pc, #104]	; (800697c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006914:	f7ff ff06 	bl	8006724 <LL_ADC_IsEnabled>
 8006918:	4603      	mov	r3, r0
 800691a:	4323      	orrs	r3, r4
 800691c:	2b00      	cmp	r3, #0
 800691e:	bf0c      	ite	eq
 8006920:	2301      	moveq	r3, #1
 8006922:	2300      	movne	r3, #0
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d012      	beq.n	8006950 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800692a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006932:	f023 030f 	bic.w	r3, r3, #15
 8006936:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006938:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800693a:	e009      	b.n	8006950 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006940:	f043 0220 	orr.w	r2, r3, #32
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800694e:	e000      	b.n	8006952 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006950:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800695a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800695e:	4618      	mov	r0, r3
 8006960:	3784      	adds	r7, #132	; 0x84
 8006962:	46bd      	mov	sp, r7
 8006964:	bd90      	pop	{r4, r7, pc}
 8006966:	bf00      	nop
 8006968:	50000100 	.word	0x50000100
 800696c:	50000400 	.word	0x50000400
 8006970:	50000500 	.word	0x50000500
 8006974:	50000300 	.word	0x50000300
 8006978:	50000700 	.word	0x50000700
 800697c:	50000600 	.word	0x50000600

08006980 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f003 0307 	and.w	r3, r3, #7
 800698e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006990:	4b0c      	ldr	r3, [pc, #48]	; (80069c4 <__NVIC_SetPriorityGrouping+0x44>)
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006996:	68ba      	ldr	r2, [r7, #8]
 8006998:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800699c:	4013      	ands	r3, r2
 800699e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80069ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069b2:	4a04      	ldr	r2, [pc, #16]	; (80069c4 <__NVIC_SetPriorityGrouping+0x44>)
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	60d3      	str	r3, [r2, #12]
}
 80069b8:	bf00      	nop
 80069ba:	3714      	adds	r7, #20
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr
 80069c4:	e000ed00 	.word	0xe000ed00

080069c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80069c8:	b480      	push	{r7}
 80069ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069cc:	4b04      	ldr	r3, [pc, #16]	; (80069e0 <__NVIC_GetPriorityGrouping+0x18>)
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	0a1b      	lsrs	r3, r3, #8
 80069d2:	f003 0307 	and.w	r3, r3, #7
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr
 80069e0:	e000ed00 	.word	0xe000ed00

080069e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	4603      	mov	r3, r0
 80069ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	db0b      	blt.n	8006a0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80069f6:	79fb      	ldrb	r3, [r7, #7]
 80069f8:	f003 021f 	and.w	r2, r3, #31
 80069fc:	4907      	ldr	r1, [pc, #28]	; (8006a1c <__NVIC_EnableIRQ+0x38>)
 80069fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a02:	095b      	lsrs	r3, r3, #5
 8006a04:	2001      	movs	r0, #1
 8006a06:	fa00 f202 	lsl.w	r2, r0, r2
 8006a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	e000e100 	.word	0xe000e100

08006a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	4603      	mov	r3, r0
 8006a28:	6039      	str	r1, [r7, #0]
 8006a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	db0a      	blt.n	8006a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	b2da      	uxtb	r2, r3
 8006a38:	490c      	ldr	r1, [pc, #48]	; (8006a6c <__NVIC_SetPriority+0x4c>)
 8006a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3e:	0112      	lsls	r2, r2, #4
 8006a40:	b2d2      	uxtb	r2, r2
 8006a42:	440b      	add	r3, r1
 8006a44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a48:	e00a      	b.n	8006a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	b2da      	uxtb	r2, r3
 8006a4e:	4908      	ldr	r1, [pc, #32]	; (8006a70 <__NVIC_SetPriority+0x50>)
 8006a50:	79fb      	ldrb	r3, [r7, #7]
 8006a52:	f003 030f 	and.w	r3, r3, #15
 8006a56:	3b04      	subs	r3, #4
 8006a58:	0112      	lsls	r2, r2, #4
 8006a5a:	b2d2      	uxtb	r2, r2
 8006a5c:	440b      	add	r3, r1
 8006a5e:	761a      	strb	r2, [r3, #24]
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr
 8006a6c:	e000e100 	.word	0xe000e100
 8006a70:	e000ed00 	.word	0xe000ed00

08006a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b089      	sub	sp, #36	; 0x24
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f003 0307 	and.w	r3, r3, #7
 8006a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	f1c3 0307 	rsb	r3, r3, #7
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	bf28      	it	cs
 8006a92:	2304      	movcs	r3, #4
 8006a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	3304      	adds	r3, #4
 8006a9a:	2b06      	cmp	r3, #6
 8006a9c:	d902      	bls.n	8006aa4 <NVIC_EncodePriority+0x30>
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	3b03      	subs	r3, #3
 8006aa2:	e000      	b.n	8006aa6 <NVIC_EncodePriority+0x32>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab2:	43da      	mvns	r2, r3
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	401a      	ands	r2, r3
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006abc:	f04f 31ff 	mov.w	r1, #4294967295
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac6:	43d9      	mvns	r1, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006acc:	4313      	orrs	r3, r2
         );
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3724      	adds	r7, #36	; 0x24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
	...

08006adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006aec:	d301      	bcc.n	8006af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006aee:	2301      	movs	r3, #1
 8006af0:	e00f      	b.n	8006b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006af2:	4a0a      	ldr	r2, [pc, #40]	; (8006b1c <SysTick_Config+0x40>)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006afa:	210f      	movs	r1, #15
 8006afc:	f04f 30ff 	mov.w	r0, #4294967295
 8006b00:	f7ff ff8e 	bl	8006a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b04:	4b05      	ldr	r3, [pc, #20]	; (8006b1c <SysTick_Config+0x40>)
 8006b06:	2200      	movs	r2, #0
 8006b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b0a:	4b04      	ldr	r3, [pc, #16]	; (8006b1c <SysTick_Config+0x40>)
 8006b0c:	2207      	movs	r2, #7
 8006b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3708      	adds	r7, #8
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	e000e010 	.word	0xe000e010

08006b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f7ff ff29 	bl	8006980 <__NVIC_SetPriorityGrouping>
}
 8006b2e:	bf00      	nop
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b086      	sub	sp, #24
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	60b9      	str	r1, [r7, #8]
 8006b40:	607a      	str	r2, [r7, #4]
 8006b42:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006b44:	f7ff ff40 	bl	80069c8 <__NVIC_GetPriorityGrouping>
 8006b48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	6978      	ldr	r0, [r7, #20]
 8006b50:	f7ff ff90 	bl	8006a74 <NVIC_EncodePriority>
 8006b54:	4602      	mov	r2, r0
 8006b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b5a:	4611      	mov	r1, r2
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7ff ff5f 	bl	8006a20 <__NVIC_SetPriority>
}
 8006b62:	bf00      	nop
 8006b64:	3718      	adds	r7, #24
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}

08006b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b082      	sub	sp, #8
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	4603      	mov	r3, r0
 8006b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7ff ff33 	bl	80069e4 <__NVIC_EnableIRQ>
}
 8006b7e:	bf00      	nop
 8006b80:	3708      	adds	r7, #8
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}

08006b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b082      	sub	sp, #8
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f7ff ffa4 	bl	8006adc <SysTick_Config>
 8006b94:	4603      	mov	r3, r0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3708      	adds	r7, #8
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
	...

08006ba0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e08d      	b.n	8006cce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	4b47      	ldr	r3, [pc, #284]	; (8006cd8 <HAL_DMA_Init+0x138>)
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d80f      	bhi.n	8006bde <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	4b45      	ldr	r3, [pc, #276]	; (8006cdc <HAL_DMA_Init+0x13c>)
 8006bc6:	4413      	add	r3, r2
 8006bc8:	4a45      	ldr	r2, [pc, #276]	; (8006ce0 <HAL_DMA_Init+0x140>)
 8006bca:	fba2 2303 	umull	r2, r3, r2, r3
 8006bce:	091b      	lsrs	r3, r3, #4
 8006bd0:	009a      	lsls	r2, r3, #2
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a42      	ldr	r2, [pc, #264]	; (8006ce4 <HAL_DMA_Init+0x144>)
 8006bda:	641a      	str	r2, [r3, #64]	; 0x40
 8006bdc:	e00e      	b.n	8006bfc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	4b40      	ldr	r3, [pc, #256]	; (8006ce8 <HAL_DMA_Init+0x148>)
 8006be6:	4413      	add	r3, r2
 8006be8:	4a3d      	ldr	r2, [pc, #244]	; (8006ce0 <HAL_DMA_Init+0x140>)
 8006bea:	fba2 2303 	umull	r2, r3, r2, r3
 8006bee:	091b      	lsrs	r3, r3, #4
 8006bf0:	009a      	lsls	r2, r3, #2
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a3c      	ldr	r2, [pc, #240]	; (8006cec <HAL_DMA_Init+0x14c>)
 8006bfa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fa76 	bl	8007140 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c5c:	d102      	bne.n	8006c64 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c6c:	b2d2      	uxtb	r2, r2
 8006c6e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006c78:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d010      	beq.n	8006ca4 <HAL_DMA_Init+0x104>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	d80c      	bhi.n	8006ca4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 fa96 	bl	80071bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006ca0:	605a      	str	r2, [r3, #4]
 8006ca2:	e008      	b.n	8006cb6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3710      	adds	r7, #16
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	40020407 	.word	0x40020407
 8006cdc:	bffdfff8 	.word	0xbffdfff8
 8006ce0:	cccccccd 	.word	0xcccccccd
 8006ce4:	40020000 	.word	0x40020000
 8006ce8:	bffdfbf8 	.word	0xbffdfbf8
 8006cec:	40020400 	.word	0x40020400

08006cf0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
 8006cfc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d101      	bne.n	8006d10 <HAL_DMA_Start_IT+0x20>
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	e066      	b.n	8006dde <HAL_DMA_Start_IT+0xee>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d155      	bne.n	8006dd0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2202      	movs	r2, #2
 8006d28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 0201 	bic.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	68b9      	ldr	r1, [r7, #8]
 8006d48:	68f8      	ldr	r0, [r7, #12]
 8006d4a:	f000 f9bb 	bl	80070c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d008      	beq.n	8006d68 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f042 020e 	orr.w	r2, r2, #14
 8006d64:	601a      	str	r2, [r3, #0]
 8006d66:	e00f      	b.n	8006d88 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0204 	bic.w	r2, r2, #4
 8006d76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f042 020a 	orr.w	r2, r2, #10
 8006d86:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d007      	beq.n	8006da6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006da0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006da4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d007      	beq.n	8006dbe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dbc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f042 0201 	orr.w	r2, r2, #1
 8006dcc:	601a      	str	r2, [r3, #0]
 8006dce:	e005      	b.n	8006ddc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006dd8:	2302      	movs	r3, #2
 8006dda:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006ddc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3718      	adds	r7, #24
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b085      	sub	sp, #20
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dee:	2300      	movs	r3, #0
 8006df0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d005      	beq.n	8006e0a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2204      	movs	r2, #4
 8006e02:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	73fb      	strb	r3, [r7, #15]
 8006e08:	e037      	b.n	8006e7a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 020e 	bic.w	r2, r2, #14
 8006e18:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e28:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 0201 	bic.w	r2, r2, #1
 8006e38:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e3e:	f003 021f 	and.w	r2, r3, #31
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e46:	2101      	movs	r1, #1
 8006e48:	fa01 f202 	lsl.w	r2, r1, r2
 8006e4c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006e56:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00c      	beq.n	8006e7a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e6e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006e78:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8006e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	d00d      	beq.n	8006ecc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2204      	movs	r2, #4
 8006eb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	73fb      	strb	r3, [r7, #15]
 8006eca:	e047      	b.n	8006f5c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f022 020e 	bic.w	r2, r2, #14
 8006eda:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f022 0201 	bic.w	r2, r2, #1
 8006eea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ef6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006efa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f00:	f003 021f 	and.w	r2, r3, #31
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f08:	2101      	movs	r1, #1
 8006f0a:	fa01 f202 	lsl.w	r2, r1, r2
 8006f0e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006f18:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00c      	beq.n	8006f3c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f30:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006f3a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d003      	beq.n	8006f5c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	4798      	blx	r3
    }
  }
  return status;
 8006f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b084      	sub	sp, #16
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f82:	f003 031f 	and.w	r3, r3, #31
 8006f86:	2204      	movs	r2, #4
 8006f88:	409a      	lsls	r2, r3
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d026      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x7a>
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f003 0304 	and.w	r3, r3, #4
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d021      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0320 	and.w	r3, r3, #32
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d107      	bne.n	8006fba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f022 0204 	bic.w	r2, r2, #4
 8006fb8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fbe:	f003 021f 	and.w	r2, r3, #31
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc6:	2104      	movs	r1, #4
 8006fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8006fcc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d071      	beq.n	80070ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006fde:	e06c      	b.n	80070ba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe4:	f003 031f 	and.w	r3, r3, #31
 8006fe8:	2202      	movs	r2, #2
 8006fea:	409a      	lsls	r2, r3
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	4013      	ands	r3, r2
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d02e      	beq.n	8007052 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d029      	beq.n	8007052 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 0320 	and.w	r3, r3, #32
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10b      	bne.n	8007024 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f022 020a 	bic.w	r2, r2, #10
 800701a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007028:	f003 021f 	and.w	r2, r3, #31
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007030:	2102      	movs	r1, #2
 8007032:	fa01 f202 	lsl.w	r2, r1, r2
 8007036:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007044:	2b00      	cmp	r3, #0
 8007046:	d038      	beq.n	80070ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007050:	e033      	b.n	80070ba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007056:	f003 031f 	and.w	r3, r3, #31
 800705a:	2208      	movs	r2, #8
 800705c:	409a      	lsls	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	4013      	ands	r3, r2
 8007062:	2b00      	cmp	r3, #0
 8007064:	d02a      	beq.n	80070bc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	f003 0308 	and.w	r3, r3, #8
 800706c:	2b00      	cmp	r3, #0
 800706e:	d025      	beq.n	80070bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f022 020e 	bic.w	r2, r2, #14
 800707e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007084:	f003 021f 	and.w	r2, r3, #31
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708c:	2101      	movs	r1, #1
 800708e:	fa01 f202 	lsl.w	r2, r1, r2
 8007092:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d004      	beq.n	80070bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80070ba:	bf00      	nop
 80070bc:	bf00      	nop
}
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
 80070d0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80070da:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d004      	beq.n	80070ee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80070ec:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070f2:	f003 021f 	and.w	r2, r3, #31
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070fa:	2101      	movs	r1, #1
 80070fc:	fa01 f202 	lsl.w	r2, r1, r2
 8007100:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	2b10      	cmp	r3, #16
 8007110:	d108      	bne.n	8007124 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007122:	e007      	b.n	8007134 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	60da      	str	r2, [r3, #12]
}
 8007134:	bf00      	nop
 8007136:	3714      	adds	r7, #20
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007140:	b480      	push	{r7}
 8007142:	b087      	sub	sp, #28
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	461a      	mov	r2, r3
 800714e:	4b16      	ldr	r3, [pc, #88]	; (80071a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007150:	429a      	cmp	r2, r3
 8007152:	d802      	bhi.n	800715a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007154:	4b15      	ldr	r3, [pc, #84]	; (80071ac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007156:	617b      	str	r3, [r7, #20]
 8007158:	e001      	b.n	800715e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800715a:	4b15      	ldr	r3, [pc, #84]	; (80071b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800715c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	b2db      	uxtb	r3, r3
 8007168:	3b08      	subs	r3, #8
 800716a:	4a12      	ldr	r2, [pc, #72]	; (80071b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800716c:	fba2 2303 	umull	r2, r3, r2, r3
 8007170:	091b      	lsrs	r3, r3, #4
 8007172:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007178:	089b      	lsrs	r3, r3, #2
 800717a:	009a      	lsls	r2, r3, #2
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	4413      	add	r3, r2
 8007180:	461a      	mov	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a0b      	ldr	r2, [pc, #44]	; (80071b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800718a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f003 031f 	and.w	r3, r3, #31
 8007192:	2201      	movs	r2, #1
 8007194:	409a      	lsls	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	651a      	str	r2, [r3, #80]	; 0x50
}
 800719a:	bf00      	nop
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	40020407 	.word	0x40020407
 80071ac:	40020800 	.word	0x40020800
 80071b0:	40020820 	.word	0x40020820
 80071b4:	cccccccd 	.word	0xcccccccd
 80071b8:	40020880 	.word	0x40020880

080071bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	4b0b      	ldr	r3, [pc, #44]	; (80071fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80071d0:	4413      	add	r3, r2
 80071d2:	009b      	lsls	r3, r3, #2
 80071d4:	461a      	mov	r2, r3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a08      	ldr	r2, [pc, #32]	; (8007200 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80071de:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	f003 031f 	and.w	r3, r3, #31
 80071e8:	2201      	movs	r2, #1
 80071ea:	409a      	lsls	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80071f0:	bf00      	nop
 80071f2:	3714      	adds	r7, #20
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr
 80071fc:	1000823f 	.word	0x1000823f
 8007200:	40020940 	.word	0x40020940

08007204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007204:	b480      	push	{r7}
 8007206:	b087      	sub	sp, #28
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800720e:	2300      	movs	r3, #0
 8007210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007212:	e15a      	b.n	80074ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	2101      	movs	r1, #1
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	fa01 f303 	lsl.w	r3, r1, r3
 8007220:	4013      	ands	r3, r2
 8007222:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2b00      	cmp	r3, #0
 8007228:	f000 814c 	beq.w	80074c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f003 0303 	and.w	r3, r3, #3
 8007234:	2b01      	cmp	r3, #1
 8007236:	d005      	beq.n	8007244 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007240:	2b02      	cmp	r3, #2
 8007242:	d130      	bne.n	80072a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	2203      	movs	r2, #3
 8007250:	fa02 f303 	lsl.w	r3, r2, r3
 8007254:	43db      	mvns	r3, r3
 8007256:	693a      	ldr	r2, [r7, #16]
 8007258:	4013      	ands	r3, r2
 800725a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	fa02 f303 	lsl.w	r3, r2, r3
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	4313      	orrs	r3, r2
 800726c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	693a      	ldr	r2, [r7, #16]
 8007272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800727a:	2201      	movs	r2, #1
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	fa02 f303 	lsl.w	r3, r2, r3
 8007282:	43db      	mvns	r3, r3
 8007284:	693a      	ldr	r2, [r7, #16]
 8007286:	4013      	ands	r3, r2
 8007288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	091b      	lsrs	r3, r3, #4
 8007290:	f003 0201 	and.w	r2, r3, #1
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	fa02 f303 	lsl.w	r3, r2, r3
 800729a:	693a      	ldr	r2, [r7, #16]
 800729c:	4313      	orrs	r3, r2
 800729e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	f003 0303 	and.w	r3, r3, #3
 80072ae:	2b03      	cmp	r3, #3
 80072b0:	d017      	beq.n	80072e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	005b      	lsls	r3, r3, #1
 80072bc:	2203      	movs	r2, #3
 80072be:	fa02 f303 	lsl.w	r3, r2, r3
 80072c2:	43db      	mvns	r3, r3
 80072c4:	693a      	ldr	r2, [r7, #16]
 80072c6:	4013      	ands	r3, r2
 80072c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	689a      	ldr	r2, [r3, #8]
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	005b      	lsls	r3, r3, #1
 80072d2:	fa02 f303 	lsl.w	r3, r2, r3
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	4313      	orrs	r3, r2
 80072da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f003 0303 	and.w	r3, r3, #3
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d123      	bne.n	8007336 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	08da      	lsrs	r2, r3, #3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	3208      	adds	r2, #8
 80072f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f003 0307 	and.w	r3, r3, #7
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	220f      	movs	r2, #15
 8007306:	fa02 f303 	lsl.w	r3, r2, r3
 800730a:	43db      	mvns	r3, r3
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	4013      	ands	r3, r2
 8007310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	691a      	ldr	r2, [r3, #16]
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f003 0307 	and.w	r3, r3, #7
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	fa02 f303 	lsl.w	r3, r2, r3
 8007322:	693a      	ldr	r2, [r7, #16]
 8007324:	4313      	orrs	r3, r2
 8007326:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	08da      	lsrs	r2, r3, #3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	3208      	adds	r2, #8
 8007330:	6939      	ldr	r1, [r7, #16]
 8007332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	005b      	lsls	r3, r3, #1
 8007340:	2203      	movs	r2, #3
 8007342:	fa02 f303 	lsl.w	r3, r2, r3
 8007346:	43db      	mvns	r3, r3
 8007348:	693a      	ldr	r2, [r7, #16]
 800734a:	4013      	ands	r3, r2
 800734c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f003 0203 	and.w	r2, r3, #3
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	005b      	lsls	r3, r3, #1
 800735a:	fa02 f303 	lsl.w	r3, r2, r3
 800735e:	693a      	ldr	r2, [r7, #16]
 8007360:	4313      	orrs	r3, r2
 8007362:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	693a      	ldr	r2, [r7, #16]
 8007368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 80a6 	beq.w	80074c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007378:	4b5b      	ldr	r3, [pc, #364]	; (80074e8 <HAL_GPIO_Init+0x2e4>)
 800737a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800737c:	4a5a      	ldr	r2, [pc, #360]	; (80074e8 <HAL_GPIO_Init+0x2e4>)
 800737e:	f043 0301 	orr.w	r3, r3, #1
 8007382:	6613      	str	r3, [r2, #96]	; 0x60
 8007384:	4b58      	ldr	r3, [pc, #352]	; (80074e8 <HAL_GPIO_Init+0x2e4>)
 8007386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	60bb      	str	r3, [r7, #8]
 800738e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007390:	4a56      	ldr	r2, [pc, #344]	; (80074ec <HAL_GPIO_Init+0x2e8>)
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	089b      	lsrs	r3, r3, #2
 8007396:	3302      	adds	r3, #2
 8007398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800739c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	f003 0303 	and.w	r3, r3, #3
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	220f      	movs	r2, #15
 80073a8:	fa02 f303 	lsl.w	r3, r2, r3
 80073ac:	43db      	mvns	r3, r3
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	4013      	ands	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80073ba:	d01f      	beq.n	80073fc <HAL_GPIO_Init+0x1f8>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a4c      	ldr	r2, [pc, #304]	; (80074f0 <HAL_GPIO_Init+0x2ec>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d019      	beq.n	80073f8 <HAL_GPIO_Init+0x1f4>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a4b      	ldr	r2, [pc, #300]	; (80074f4 <HAL_GPIO_Init+0x2f0>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d013      	beq.n	80073f4 <HAL_GPIO_Init+0x1f0>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a4a      	ldr	r2, [pc, #296]	; (80074f8 <HAL_GPIO_Init+0x2f4>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d00d      	beq.n	80073f0 <HAL_GPIO_Init+0x1ec>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a49      	ldr	r2, [pc, #292]	; (80074fc <HAL_GPIO_Init+0x2f8>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d007      	beq.n	80073ec <HAL_GPIO_Init+0x1e8>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a48      	ldr	r2, [pc, #288]	; (8007500 <HAL_GPIO_Init+0x2fc>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d101      	bne.n	80073e8 <HAL_GPIO_Init+0x1e4>
 80073e4:	2305      	movs	r3, #5
 80073e6:	e00a      	b.n	80073fe <HAL_GPIO_Init+0x1fa>
 80073e8:	2306      	movs	r3, #6
 80073ea:	e008      	b.n	80073fe <HAL_GPIO_Init+0x1fa>
 80073ec:	2304      	movs	r3, #4
 80073ee:	e006      	b.n	80073fe <HAL_GPIO_Init+0x1fa>
 80073f0:	2303      	movs	r3, #3
 80073f2:	e004      	b.n	80073fe <HAL_GPIO_Init+0x1fa>
 80073f4:	2302      	movs	r3, #2
 80073f6:	e002      	b.n	80073fe <HAL_GPIO_Init+0x1fa>
 80073f8:	2301      	movs	r3, #1
 80073fa:	e000      	b.n	80073fe <HAL_GPIO_Init+0x1fa>
 80073fc:	2300      	movs	r3, #0
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	f002 0203 	and.w	r2, r2, #3
 8007404:	0092      	lsls	r2, r2, #2
 8007406:	4093      	lsls	r3, r2
 8007408:	693a      	ldr	r2, [r7, #16]
 800740a:	4313      	orrs	r3, r2
 800740c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800740e:	4937      	ldr	r1, [pc, #220]	; (80074ec <HAL_GPIO_Init+0x2e8>)
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	089b      	lsrs	r3, r3, #2
 8007414:	3302      	adds	r3, #2
 8007416:	693a      	ldr	r2, [r7, #16]
 8007418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800741c:	4b39      	ldr	r3, [pc, #228]	; (8007504 <HAL_GPIO_Init+0x300>)
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	43db      	mvns	r3, r3
 8007426:	693a      	ldr	r2, [r7, #16]
 8007428:	4013      	ands	r3, r2
 800742a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007434:	2b00      	cmp	r3, #0
 8007436:	d003      	beq.n	8007440 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	4313      	orrs	r3, r2
 800743e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007440:	4a30      	ldr	r2, [pc, #192]	; (8007504 <HAL_GPIO_Init+0x300>)
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007446:	4b2f      	ldr	r3, [pc, #188]	; (8007504 <HAL_GPIO_Init+0x300>)
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	43db      	mvns	r3, r3
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	4013      	ands	r3, r2
 8007454:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800745e:	2b00      	cmp	r3, #0
 8007460:	d003      	beq.n	800746a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007462:	693a      	ldr	r2, [r7, #16]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4313      	orrs	r3, r2
 8007468:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800746a:	4a26      	ldr	r2, [pc, #152]	; (8007504 <HAL_GPIO_Init+0x300>)
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007470:	4b24      	ldr	r3, [pc, #144]	; (8007504 <HAL_GPIO_Init+0x300>)
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	43db      	mvns	r3, r3
 800747a:	693a      	ldr	r2, [r7, #16]
 800747c:	4013      	ands	r3, r2
 800747e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d003      	beq.n	8007494 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800748c:	693a      	ldr	r2, [r7, #16]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4313      	orrs	r3, r2
 8007492:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007494:	4a1b      	ldr	r2, [pc, #108]	; (8007504 <HAL_GPIO_Init+0x300>)
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800749a:	4b1a      	ldr	r3, [pc, #104]	; (8007504 <HAL_GPIO_Init+0x300>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	43db      	mvns	r3, r3
 80074a4:	693a      	ldr	r2, [r7, #16]
 80074a6:	4013      	ands	r3, r2
 80074a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80074be:	4a11      	ldr	r2, [pc, #68]	; (8007504 <HAL_GPIO_Init+0x300>)
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	3301      	adds	r3, #1
 80074c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	fa22 f303 	lsr.w	r3, r2, r3
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f47f ae9d 	bne.w	8007214 <HAL_GPIO_Init+0x10>
  }
}
 80074da:	bf00      	nop
 80074dc:	bf00      	nop
 80074de:	371c      	adds	r7, #28
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr
 80074e8:	40021000 	.word	0x40021000
 80074ec:	40010000 	.word	0x40010000
 80074f0:	48000400 	.word	0x48000400
 80074f4:	48000800 	.word	0x48000800
 80074f8:	48000c00 	.word	0x48000c00
 80074fc:	48001000 	.word	0x48001000
 8007500:	48001400 	.word	0x48001400
 8007504:	40010400 	.word	0x40010400

08007508 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	460b      	mov	r3, r1
 8007512:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	691a      	ldr	r2, [r3, #16]
 8007518:	887b      	ldrh	r3, [r7, #2]
 800751a:	4013      	ands	r3, r2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d002      	beq.n	8007526 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007520:	2301      	movs	r3, #1
 8007522:	73fb      	strb	r3, [r7, #15]
 8007524:	e001      	b.n	800752a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007526:	2300      	movs	r3, #0
 8007528:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800752a:	7bfb      	ldrb	r3, [r7, #15]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3714      	adds	r7, #20
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	460b      	mov	r3, r1
 8007542:	807b      	strh	r3, [r7, #2]
 8007544:	4613      	mov	r3, r2
 8007546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007548:	787b      	ldrb	r3, [r7, #1]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800754e:	887a      	ldrh	r2, [r7, #2]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007554:	e002      	b.n	800755c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007556:	887a      	ldrh	r2, [r7, #2]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800755c:	bf00      	nop
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr

08007568 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	4603      	mov	r3, r0
 8007570:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007572:	4b08      	ldr	r3, [pc, #32]	; (8007594 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007574:	695a      	ldr	r2, [r3, #20]
 8007576:	88fb      	ldrh	r3, [r7, #6]
 8007578:	4013      	ands	r3, r2
 800757a:	2b00      	cmp	r3, #0
 800757c:	d006      	beq.n	800758c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800757e:	4a05      	ldr	r2, [pc, #20]	; (8007594 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007580:	88fb      	ldrh	r3, [r7, #6]
 8007582:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007584:	88fb      	ldrh	r3, [r7, #6]
 8007586:	4618      	mov	r0, r3
 8007588:	f7fd fa88 	bl	8004a9c <HAL_GPIO_EXTI_Callback>
  }
}
 800758c:	bf00      	nop
 800758e:	3708      	adds	r7, #8
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}
 8007594:	40010400 	.word	0x40010400

08007598 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d141      	bne.n	800762a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80075a6:	4b4b      	ldr	r3, [pc, #300]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80075ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075b2:	d131      	bne.n	8007618 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80075b4:	4b47      	ldr	r3, [pc, #284]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075ba:	4a46      	ldr	r2, [pc, #280]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80075c4:	4b43      	ldr	r3, [pc, #268]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80075cc:	4a41      	ldr	r2, [pc, #260]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80075d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80075d4:	4b40      	ldr	r3, [pc, #256]	; (80076d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2232      	movs	r2, #50	; 0x32
 80075da:	fb02 f303 	mul.w	r3, r2, r3
 80075de:	4a3f      	ldr	r2, [pc, #252]	; (80076dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80075e0:	fba2 2303 	umull	r2, r3, r2, r3
 80075e4:	0c9b      	lsrs	r3, r3, #18
 80075e6:	3301      	adds	r3, #1
 80075e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075ea:	e002      	b.n	80075f2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	3b01      	subs	r3, #1
 80075f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075f2:	4b38      	ldr	r3, [pc, #224]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075fe:	d102      	bne.n	8007606 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1f2      	bne.n	80075ec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007606:	4b33      	ldr	r3, [pc, #204]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800760e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007612:	d158      	bne.n	80076c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007614:	2303      	movs	r3, #3
 8007616:	e057      	b.n	80076c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007618:	4b2e      	ldr	r3, [pc, #184]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800761a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800761e:	4a2d      	ldr	r2, [pc, #180]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007620:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007624:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007628:	e04d      	b.n	80076c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007630:	d141      	bne.n	80076b6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007632:	4b28      	ldr	r3, [pc, #160]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800763a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800763e:	d131      	bne.n	80076a4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007640:	4b24      	ldr	r3, [pc, #144]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007642:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007646:	4a23      	ldr	r2, [pc, #140]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800764c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007650:	4b20      	ldr	r3, [pc, #128]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007658:	4a1e      	ldr	r2, [pc, #120]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800765a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800765e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007660:	4b1d      	ldr	r3, [pc, #116]	; (80076d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	2232      	movs	r2, #50	; 0x32
 8007666:	fb02 f303 	mul.w	r3, r2, r3
 800766a:	4a1c      	ldr	r2, [pc, #112]	; (80076dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800766c:	fba2 2303 	umull	r2, r3, r2, r3
 8007670:	0c9b      	lsrs	r3, r3, #18
 8007672:	3301      	adds	r3, #1
 8007674:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007676:	e002      	b.n	800767e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	3b01      	subs	r3, #1
 800767c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800767e:	4b15      	ldr	r3, [pc, #84]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007686:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800768a:	d102      	bne.n	8007692 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1f2      	bne.n	8007678 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007692:	4b10      	ldr	r3, [pc, #64]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800769a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800769e:	d112      	bne.n	80076c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e011      	b.n	80076c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80076a4:	4b0b      	ldr	r3, [pc, #44]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076aa:	4a0a      	ldr	r2, [pc, #40]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80076b4:	e007      	b.n	80076c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80076b6:	4b07      	ldr	r3, [pc, #28]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80076be:	4a05      	ldr	r2, [pc, #20]	; (80076d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80076c4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80076c6:	2300      	movs	r3, #0
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3714      	adds	r7, #20
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr
 80076d4:	40007000 	.word	0x40007000
 80076d8:	20000270 	.word	0x20000270
 80076dc:	431bde83 	.word	0x431bde83

080076e0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80076e0:	b480      	push	{r7}
 80076e2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80076e4:	4b05      	ldr	r3, [pc, #20]	; (80076fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	4a04      	ldr	r2, [pc, #16]	; (80076fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80076ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076ee:	6093      	str	r3, [r2, #8]
}
 80076f0:	bf00      	nop
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	40007000 	.word	0x40007000

08007700 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b088      	sub	sp, #32
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d101      	bne.n	8007712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e2fe      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 0301 	and.w	r3, r3, #1
 800771a:	2b00      	cmp	r3, #0
 800771c:	d075      	beq.n	800780a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800771e:	4b97      	ldr	r3, [pc, #604]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f003 030c 	and.w	r3, r3, #12
 8007726:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007728:	4b94      	ldr	r3, [pc, #592]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	f003 0303 	and.w	r3, r3, #3
 8007730:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	2b0c      	cmp	r3, #12
 8007736:	d102      	bne.n	800773e <HAL_RCC_OscConfig+0x3e>
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	2b03      	cmp	r3, #3
 800773c:	d002      	beq.n	8007744 <HAL_RCC_OscConfig+0x44>
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	2b08      	cmp	r3, #8
 8007742:	d10b      	bne.n	800775c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007744:	4b8d      	ldr	r3, [pc, #564]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800774c:	2b00      	cmp	r3, #0
 800774e:	d05b      	beq.n	8007808 <HAL_RCC_OscConfig+0x108>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d157      	bne.n	8007808 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e2d9      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007764:	d106      	bne.n	8007774 <HAL_RCC_OscConfig+0x74>
 8007766:	4b85      	ldr	r3, [pc, #532]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a84      	ldr	r2, [pc, #528]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800776c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007770:	6013      	str	r3, [r2, #0]
 8007772:	e01d      	b.n	80077b0 <HAL_RCC_OscConfig+0xb0>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800777c:	d10c      	bne.n	8007798 <HAL_RCC_OscConfig+0x98>
 800777e:	4b7f      	ldr	r3, [pc, #508]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a7e      	ldr	r2, [pc, #504]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007784:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007788:	6013      	str	r3, [r2, #0]
 800778a:	4b7c      	ldr	r3, [pc, #496]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a7b      	ldr	r2, [pc, #492]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007794:	6013      	str	r3, [r2, #0]
 8007796:	e00b      	b.n	80077b0 <HAL_RCC_OscConfig+0xb0>
 8007798:	4b78      	ldr	r3, [pc, #480]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a77      	ldr	r2, [pc, #476]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800779e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	4b75      	ldr	r3, [pc, #468]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a74      	ldr	r2, [pc, #464]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80077aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d013      	beq.n	80077e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077b8:	f7fd fd72 	bl	80052a0 <HAL_GetTick>
 80077bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80077be:	e008      	b.n	80077d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077c0:	f7fd fd6e 	bl	80052a0 <HAL_GetTick>
 80077c4:	4602      	mov	r2, r0
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	2b64      	cmp	r3, #100	; 0x64
 80077cc:	d901      	bls.n	80077d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80077ce:	2303      	movs	r3, #3
 80077d0:	e29e      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80077d2:	4b6a      	ldr	r3, [pc, #424]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d0f0      	beq.n	80077c0 <HAL_RCC_OscConfig+0xc0>
 80077de:	e014      	b.n	800780a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077e0:	f7fd fd5e 	bl	80052a0 <HAL_GetTick>
 80077e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80077e6:	e008      	b.n	80077fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077e8:	f7fd fd5a 	bl	80052a0 <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	2b64      	cmp	r3, #100	; 0x64
 80077f4:	d901      	bls.n	80077fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	e28a      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80077fa:	4b60      	ldr	r3, [pc, #384]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1f0      	bne.n	80077e8 <HAL_RCC_OscConfig+0xe8>
 8007806:	e000      	b.n	800780a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0302 	and.w	r3, r3, #2
 8007812:	2b00      	cmp	r3, #0
 8007814:	d075      	beq.n	8007902 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007816:	4b59      	ldr	r3, [pc, #356]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f003 030c 	and.w	r3, r3, #12
 800781e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007820:	4b56      	ldr	r3, [pc, #344]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	f003 0303 	and.w	r3, r3, #3
 8007828:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	2b0c      	cmp	r3, #12
 800782e:	d102      	bne.n	8007836 <HAL_RCC_OscConfig+0x136>
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	2b02      	cmp	r3, #2
 8007834:	d002      	beq.n	800783c <HAL_RCC_OscConfig+0x13c>
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	2b04      	cmp	r3, #4
 800783a:	d11f      	bne.n	800787c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800783c:	4b4f      	ldr	r3, [pc, #316]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007844:	2b00      	cmp	r3, #0
 8007846:	d005      	beq.n	8007854 <HAL_RCC_OscConfig+0x154>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d101      	bne.n	8007854 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e25d      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007854:	4b49      	ldr	r3, [pc, #292]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	061b      	lsls	r3, r3, #24
 8007862:	4946      	ldr	r1, [pc, #280]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007864:	4313      	orrs	r3, r2
 8007866:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007868:	4b45      	ldr	r3, [pc, #276]	; (8007980 <HAL_RCC_OscConfig+0x280>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4618      	mov	r0, r3
 800786e:	f7fd fccb 	bl	8005208 <HAL_InitTick>
 8007872:	4603      	mov	r3, r0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d043      	beq.n	8007900 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e249      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d023      	beq.n	80078cc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007884:	4b3d      	ldr	r3, [pc, #244]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a3c      	ldr	r2, [pc, #240]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800788a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800788e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007890:	f7fd fd06 	bl	80052a0 <HAL_GetTick>
 8007894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007896:	e008      	b.n	80078aa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007898:	f7fd fd02 	bl	80052a0 <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d901      	bls.n	80078aa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80078a6:	2303      	movs	r3, #3
 80078a8:	e232      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078aa:	4b34      	ldr	r3, [pc, #208]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d0f0      	beq.n	8007898 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078b6:	4b31      	ldr	r3, [pc, #196]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	061b      	lsls	r3, r3, #24
 80078c4:	492d      	ldr	r1, [pc, #180]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80078c6:	4313      	orrs	r3, r2
 80078c8:	604b      	str	r3, [r1, #4]
 80078ca:	e01a      	b.n	8007902 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078cc:	4b2b      	ldr	r3, [pc, #172]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a2a      	ldr	r2, [pc, #168]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80078d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d8:	f7fd fce2 	bl	80052a0 <HAL_GetTick>
 80078dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80078de:	e008      	b.n	80078f2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078e0:	f7fd fcde 	bl	80052a0 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	d901      	bls.n	80078f2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e20e      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80078f2:	4b22      	ldr	r3, [pc, #136]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1f0      	bne.n	80078e0 <HAL_RCC_OscConfig+0x1e0>
 80078fe:	e000      	b.n	8007902 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007900:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0308 	and.w	r3, r3, #8
 800790a:	2b00      	cmp	r3, #0
 800790c:	d041      	beq.n	8007992 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d01c      	beq.n	8007950 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007916:	4b19      	ldr	r3, [pc, #100]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007918:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800791c:	4a17      	ldr	r2, [pc, #92]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 800791e:	f043 0301 	orr.w	r3, r3, #1
 8007922:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007926:	f7fd fcbb 	bl	80052a0 <HAL_GetTick>
 800792a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800792c:	e008      	b.n	8007940 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800792e:	f7fd fcb7 	bl	80052a0 <HAL_GetTick>
 8007932:	4602      	mov	r2, r0
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	2b02      	cmp	r3, #2
 800793a:	d901      	bls.n	8007940 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800793c:	2303      	movs	r3, #3
 800793e:	e1e7      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007940:	4b0e      	ldr	r3, [pc, #56]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007942:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007946:	f003 0302 	and.w	r3, r3, #2
 800794a:	2b00      	cmp	r3, #0
 800794c:	d0ef      	beq.n	800792e <HAL_RCC_OscConfig+0x22e>
 800794e:	e020      	b.n	8007992 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007950:	4b0a      	ldr	r3, [pc, #40]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007952:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007956:	4a09      	ldr	r2, [pc, #36]	; (800797c <HAL_RCC_OscConfig+0x27c>)
 8007958:	f023 0301 	bic.w	r3, r3, #1
 800795c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007960:	f7fd fc9e 	bl	80052a0 <HAL_GetTick>
 8007964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007966:	e00d      	b.n	8007984 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007968:	f7fd fc9a 	bl	80052a0 <HAL_GetTick>
 800796c:	4602      	mov	r2, r0
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	2b02      	cmp	r3, #2
 8007974:	d906      	bls.n	8007984 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007976:	2303      	movs	r3, #3
 8007978:	e1ca      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
 800797a:	bf00      	nop
 800797c:	40021000 	.word	0x40021000
 8007980:	20000274 	.word	0x20000274
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007984:	4b8c      	ldr	r3, [pc, #560]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007986:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800798a:	f003 0302 	and.w	r3, r3, #2
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1ea      	bne.n	8007968 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 0304 	and.w	r3, r3, #4
 800799a:	2b00      	cmp	r3, #0
 800799c:	f000 80a6 	beq.w	8007aec <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079a0:	2300      	movs	r3, #0
 80079a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80079a4:	4b84      	ldr	r3, [pc, #528]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 80079a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <HAL_RCC_OscConfig+0x2b4>
 80079b0:	2301      	movs	r3, #1
 80079b2:	e000      	b.n	80079b6 <HAL_RCC_OscConfig+0x2b6>
 80079b4:	2300      	movs	r3, #0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00d      	beq.n	80079d6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079ba:	4b7f      	ldr	r3, [pc, #508]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 80079bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079be:	4a7e      	ldr	r2, [pc, #504]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 80079c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079c4:	6593      	str	r3, [r2, #88]	; 0x58
 80079c6:	4b7c      	ldr	r3, [pc, #496]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 80079c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ce:	60fb      	str	r3, [r7, #12]
 80079d0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80079d2:	2301      	movs	r3, #1
 80079d4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079d6:	4b79      	ldr	r3, [pc, #484]	; (8007bbc <HAL_RCC_OscConfig+0x4bc>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d118      	bne.n	8007a14 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079e2:	4b76      	ldr	r3, [pc, #472]	; (8007bbc <HAL_RCC_OscConfig+0x4bc>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a75      	ldr	r2, [pc, #468]	; (8007bbc <HAL_RCC_OscConfig+0x4bc>)
 80079e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079ee:	f7fd fc57 	bl	80052a0 <HAL_GetTick>
 80079f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079f4:	e008      	b.n	8007a08 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079f6:	f7fd fc53 	bl	80052a0 <HAL_GetTick>
 80079fa:	4602      	mov	r2, r0
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	1ad3      	subs	r3, r2, r3
 8007a00:	2b02      	cmp	r3, #2
 8007a02:	d901      	bls.n	8007a08 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007a04:	2303      	movs	r3, #3
 8007a06:	e183      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a08:	4b6c      	ldr	r3, [pc, #432]	; (8007bbc <HAL_RCC_OscConfig+0x4bc>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d0f0      	beq.n	80079f6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d108      	bne.n	8007a2e <HAL_RCC_OscConfig+0x32e>
 8007a1c:	4b66      	ldr	r3, [pc, #408]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a22:	4a65      	ldr	r2, [pc, #404]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a24:	f043 0301 	orr.w	r3, r3, #1
 8007a28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a2c:	e024      	b.n	8007a78 <HAL_RCC_OscConfig+0x378>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	2b05      	cmp	r3, #5
 8007a34:	d110      	bne.n	8007a58 <HAL_RCC_OscConfig+0x358>
 8007a36:	4b60      	ldr	r3, [pc, #384]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a3c:	4a5e      	ldr	r2, [pc, #376]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a3e:	f043 0304 	orr.w	r3, r3, #4
 8007a42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a46:	4b5c      	ldr	r3, [pc, #368]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a4c:	4a5a      	ldr	r2, [pc, #360]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a4e:	f043 0301 	orr.w	r3, r3, #1
 8007a52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a56:	e00f      	b.n	8007a78 <HAL_RCC_OscConfig+0x378>
 8007a58:	4b57      	ldr	r3, [pc, #348]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a5e:	4a56      	ldr	r2, [pc, #344]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a60:	f023 0301 	bic.w	r3, r3, #1
 8007a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a68:	4b53      	ldr	r3, [pc, #332]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a6e:	4a52      	ldr	r2, [pc, #328]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007a70:	f023 0304 	bic.w	r3, r3, #4
 8007a74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d016      	beq.n	8007aae <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a80:	f7fd fc0e 	bl	80052a0 <HAL_GetTick>
 8007a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a86:	e00a      	b.n	8007a9e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a88:	f7fd fc0a 	bl	80052a0 <HAL_GetTick>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d901      	bls.n	8007a9e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e138      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a9e:	4b46      	ldr	r3, [pc, #280]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aa4:	f003 0302 	and.w	r3, r3, #2
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d0ed      	beq.n	8007a88 <HAL_RCC_OscConfig+0x388>
 8007aac:	e015      	b.n	8007ada <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aae:	f7fd fbf7 	bl	80052a0 <HAL_GetTick>
 8007ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007ab4:	e00a      	b.n	8007acc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ab6:	f7fd fbf3 	bl	80052a0 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d901      	bls.n	8007acc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e121      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007acc:	4b3a      	ldr	r3, [pc, #232]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ad2:	f003 0302 	and.w	r3, r3, #2
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d1ed      	bne.n	8007ab6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ada:	7ffb      	ldrb	r3, [r7, #31]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d105      	bne.n	8007aec <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ae0:	4b35      	ldr	r3, [pc, #212]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ae4:	4a34      	ldr	r2, [pc, #208]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007ae6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007aea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0320 	and.w	r3, r3, #32
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d03c      	beq.n	8007b72 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	699b      	ldr	r3, [r3, #24]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d01c      	beq.n	8007b3a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007b00:	4b2d      	ldr	r3, [pc, #180]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b06:	4a2c      	ldr	r2, [pc, #176]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b08:	f043 0301 	orr.w	r3, r3, #1
 8007b0c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b10:	f7fd fbc6 	bl	80052a0 <HAL_GetTick>
 8007b14:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b16:	e008      	b.n	8007b2a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b18:	f7fd fbc2 	bl	80052a0 <HAL_GetTick>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d901      	bls.n	8007b2a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e0f2      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b2a:	4b23      	ldr	r3, [pc, #140]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b30:	f003 0302 	and.w	r3, r3, #2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d0ef      	beq.n	8007b18 <HAL_RCC_OscConfig+0x418>
 8007b38:	e01b      	b.n	8007b72 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007b3a:	4b1f      	ldr	r3, [pc, #124]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b40:	4a1d      	ldr	r2, [pc, #116]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b42:	f023 0301 	bic.w	r3, r3, #1
 8007b46:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b4a:	f7fd fba9 	bl	80052a0 <HAL_GetTick>
 8007b4e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b50:	e008      	b.n	8007b64 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b52:	f7fd fba5 	bl	80052a0 <HAL_GetTick>
 8007b56:	4602      	mov	r2, r0
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	1ad3      	subs	r3, r2, r3
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	d901      	bls.n	8007b64 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007b60:	2303      	movs	r3, #3
 8007b62:	e0d5      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b64:	4b14      	ldr	r3, [pc, #80]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b66:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b6a:	f003 0302 	and.w	r3, r3, #2
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1ef      	bne.n	8007b52 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	69db      	ldr	r3, [r3, #28]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f000 80c9 	beq.w	8007d0e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b7c:	4b0e      	ldr	r3, [pc, #56]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	f003 030c 	and.w	r3, r3, #12
 8007b84:	2b0c      	cmp	r3, #12
 8007b86:	f000 8083 	beq.w	8007c90 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	69db      	ldr	r3, [r3, #28]
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d15e      	bne.n	8007c50 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b92:	4b09      	ldr	r3, [pc, #36]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a08      	ldr	r2, [pc, #32]	; (8007bb8 <HAL_RCC_OscConfig+0x4b8>)
 8007b98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b9e:	f7fd fb7f 	bl	80052a0 <HAL_GetTick>
 8007ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ba4:	e00c      	b.n	8007bc0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ba6:	f7fd fb7b 	bl	80052a0 <HAL_GetTick>
 8007baa:	4602      	mov	r2, r0
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d905      	bls.n	8007bc0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007bb4:	2303      	movs	r3, #3
 8007bb6:	e0ab      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
 8007bb8:	40021000 	.word	0x40021000
 8007bbc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007bc0:	4b55      	ldr	r3, [pc, #340]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1ec      	bne.n	8007ba6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007bcc:	4b52      	ldr	r3, [pc, #328]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007bce:	68da      	ldr	r2, [r3, #12]
 8007bd0:	4b52      	ldr	r3, [pc, #328]	; (8007d1c <HAL_RCC_OscConfig+0x61c>)
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	6a11      	ldr	r1, [r2, #32]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007bdc:	3a01      	subs	r2, #1
 8007bde:	0112      	lsls	r2, r2, #4
 8007be0:	4311      	orrs	r1, r2
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007be6:	0212      	lsls	r2, r2, #8
 8007be8:	4311      	orrs	r1, r2
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007bee:	0852      	lsrs	r2, r2, #1
 8007bf0:	3a01      	subs	r2, #1
 8007bf2:	0552      	lsls	r2, r2, #21
 8007bf4:	4311      	orrs	r1, r2
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007bfa:	0852      	lsrs	r2, r2, #1
 8007bfc:	3a01      	subs	r2, #1
 8007bfe:	0652      	lsls	r2, r2, #25
 8007c00:	4311      	orrs	r1, r2
 8007c02:	687a      	ldr	r2, [r7, #4]
 8007c04:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007c06:	06d2      	lsls	r2, r2, #27
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	4943      	ldr	r1, [pc, #268]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c10:	4b41      	ldr	r3, [pc, #260]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a40      	ldr	r2, [pc, #256]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007c1a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007c1c:	4b3e      	ldr	r3, [pc, #248]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	4a3d      	ldr	r2, [pc, #244]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007c26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c28:	f7fd fb3a 	bl	80052a0 <HAL_GetTick>
 8007c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c2e:	e008      	b.n	8007c42 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c30:	f7fd fb36 	bl	80052a0 <HAL_GetTick>
 8007c34:	4602      	mov	r2, r0
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d901      	bls.n	8007c42 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e066      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c42:	4b35      	ldr	r3, [pc, #212]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0f0      	beq.n	8007c30 <HAL_RCC_OscConfig+0x530>
 8007c4e:	e05e      	b.n	8007d0e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c50:	4b31      	ldr	r3, [pc, #196]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a30      	ldr	r2, [pc, #192]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c5c:	f7fd fb20 	bl	80052a0 <HAL_GetTick>
 8007c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c62:	e008      	b.n	8007c76 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c64:	f7fd fb1c 	bl	80052a0 <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d901      	bls.n	8007c76 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e04c      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c76:	4b28      	ldr	r3, [pc, #160]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1f0      	bne.n	8007c64 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007c82:	4b25      	ldr	r3, [pc, #148]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c84:	68da      	ldr	r2, [r3, #12]
 8007c86:	4924      	ldr	r1, [pc, #144]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c88:	4b25      	ldr	r3, [pc, #148]	; (8007d20 <HAL_RCC_OscConfig+0x620>)
 8007c8a:	4013      	ands	r3, r2
 8007c8c:	60cb      	str	r3, [r1, #12]
 8007c8e:	e03e      	b.n	8007d0e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d101      	bne.n	8007c9c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e039      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007c9c:	4b1e      	ldr	r3, [pc, #120]	; (8007d18 <HAL_RCC_OscConfig+0x618>)
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f003 0203 	and.w	r2, r3, #3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a1b      	ldr	r3, [r3, #32]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d12c      	bne.n	8007d0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d123      	bne.n	8007d0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ccc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d11b      	bne.n	8007d0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cdc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d113      	bne.n	8007d0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cec:	085b      	lsrs	r3, r3, #1
 8007cee:	3b01      	subs	r3, #1
 8007cf0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d109      	bne.n	8007d0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d00:	085b      	lsrs	r3, r3, #1
 8007d02:	3b01      	subs	r3, #1
 8007d04:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d001      	beq.n	8007d0e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e000      	b.n	8007d10 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3720      	adds	r7, #32
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	40021000 	.word	0x40021000
 8007d1c:	019f800c 	.word	0x019f800c
 8007d20:	feeefffc 	.word	0xfeeefffc

08007d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b086      	sub	sp, #24
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e11e      	b.n	8007f7a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d3c:	4b91      	ldr	r3, [pc, #580]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 030f 	and.w	r3, r3, #15
 8007d44:	683a      	ldr	r2, [r7, #0]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d910      	bls.n	8007d6c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d4a:	4b8e      	ldr	r3, [pc, #568]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f023 020f 	bic.w	r2, r3, #15
 8007d52:	498c      	ldr	r1, [pc, #560]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d5a:	4b8a      	ldr	r3, [pc, #552]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 030f 	and.w	r3, r3, #15
 8007d62:	683a      	ldr	r2, [r7, #0]
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d001      	beq.n	8007d6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e106      	b.n	8007f7a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 0301 	and.w	r3, r3, #1
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d073      	beq.n	8007e60 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	2b03      	cmp	r3, #3
 8007d7e:	d129      	bne.n	8007dd4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d80:	4b81      	ldr	r3, [pc, #516]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d101      	bne.n	8007d90 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	e0f4      	b.n	8007f7a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007d90:	f000 f99e 	bl	80080d0 <RCC_GetSysClockFreqFromPLLSource>
 8007d94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	4a7c      	ldr	r2, [pc, #496]	; (8007f8c <HAL_RCC_ClockConfig+0x268>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d93f      	bls.n	8007e1e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007d9e:	4b7a      	ldr	r3, [pc, #488]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d009      	beq.n	8007dbe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d033      	beq.n	8007e1e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d12f      	bne.n	8007e1e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007dbe:	4b72      	ldr	r3, [pc, #456]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007dc6:	4a70      	ldr	r2, [pc, #448]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dcc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007dce:	2380      	movs	r3, #128	; 0x80
 8007dd0:	617b      	str	r3, [r7, #20]
 8007dd2:	e024      	b.n	8007e1e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d107      	bne.n	8007dec <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007ddc:	4b6a      	ldr	r3, [pc, #424]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d109      	bne.n	8007dfc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e0c6      	b.n	8007f7a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007dec:	4b66      	ldr	r3, [pc, #408]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d101      	bne.n	8007dfc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e0be      	b.n	8007f7a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007dfc:	f000 f8ce 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 8007e00:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	4a61      	ldr	r2, [pc, #388]	; (8007f8c <HAL_RCC_ClockConfig+0x268>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d909      	bls.n	8007e1e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007e0a:	4b5f      	ldr	r3, [pc, #380]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e12:	4a5d      	ldr	r2, [pc, #372]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e18:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007e1a:	2380      	movs	r3, #128	; 0x80
 8007e1c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007e1e:	4b5a      	ldr	r3, [pc, #360]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f023 0203 	bic.w	r2, r3, #3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	4957      	ldr	r1, [pc, #348]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e30:	f7fd fa36 	bl	80052a0 <HAL_GetTick>
 8007e34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e36:	e00a      	b.n	8007e4e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e38:	f7fd fa32 	bl	80052a0 <HAL_GetTick>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d901      	bls.n	8007e4e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	e095      	b.n	8007f7a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e4e:	4b4e      	ldr	r3, [pc, #312]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f003 020c 	and.w	r2, r3, #12
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d1eb      	bne.n	8007e38 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 0302 	and.w	r3, r3, #2
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d023      	beq.n	8007eb4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0304 	and.w	r3, r3, #4
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d005      	beq.n	8007e84 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e78:	4b43      	ldr	r3, [pc, #268]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	4a42      	ldr	r2, [pc, #264]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e7e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007e82:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0308 	and.w	r3, r3, #8
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d007      	beq.n	8007ea0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007e90:	4b3d      	ldr	r3, [pc, #244]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007e98:	4a3b      	ldr	r2, [pc, #236]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007e9a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007e9e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ea0:	4b39      	ldr	r3, [pc, #228]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	4936      	ldr	r1, [pc, #216]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	608b      	str	r3, [r1, #8]
 8007eb2:	e008      	b.n	8007ec6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	2b80      	cmp	r3, #128	; 0x80
 8007eb8:	d105      	bne.n	8007ec6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007eba:	4b33      	ldr	r3, [pc, #204]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	4a32      	ldr	r2, [pc, #200]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007ec0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ec4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ec6:	4b2f      	ldr	r3, [pc, #188]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f003 030f 	and.w	r3, r3, #15
 8007ece:	683a      	ldr	r2, [r7, #0]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d21d      	bcs.n	8007f10 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ed4:	4b2b      	ldr	r3, [pc, #172]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f023 020f 	bic.w	r2, r3, #15
 8007edc:	4929      	ldr	r1, [pc, #164]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ee4:	f7fd f9dc 	bl	80052a0 <HAL_GetTick>
 8007ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eea:	e00a      	b.n	8007f02 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007eec:	f7fd f9d8 	bl	80052a0 <HAL_GetTick>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	1ad3      	subs	r3, r2, r3
 8007ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d901      	bls.n	8007f02 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007efe:	2303      	movs	r3, #3
 8007f00:	e03b      	b.n	8007f7a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f02:	4b20      	ldr	r3, [pc, #128]	; (8007f84 <HAL_RCC_ClockConfig+0x260>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f003 030f 	and.w	r3, r3, #15
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d1ed      	bne.n	8007eec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0304 	and.w	r3, r3, #4
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d008      	beq.n	8007f2e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f1c:	4b1a      	ldr	r3, [pc, #104]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	4917      	ldr	r1, [pc, #92]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0308 	and.w	r3, r3, #8
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d009      	beq.n	8007f4e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f3a:	4b13      	ldr	r3, [pc, #76]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	00db      	lsls	r3, r3, #3
 8007f48:	490f      	ldr	r1, [pc, #60]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f4e:	f000 f825 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 8007f52:	4602      	mov	r2, r0
 8007f54:	4b0c      	ldr	r3, [pc, #48]	; (8007f88 <HAL_RCC_ClockConfig+0x264>)
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	091b      	lsrs	r3, r3, #4
 8007f5a:	f003 030f 	and.w	r3, r3, #15
 8007f5e:	490c      	ldr	r1, [pc, #48]	; (8007f90 <HAL_RCC_ClockConfig+0x26c>)
 8007f60:	5ccb      	ldrb	r3, [r1, r3]
 8007f62:	f003 031f 	and.w	r3, r3, #31
 8007f66:	fa22 f303 	lsr.w	r3, r2, r3
 8007f6a:	4a0a      	ldr	r2, [pc, #40]	; (8007f94 <HAL_RCC_ClockConfig+0x270>)
 8007f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007f6e:	4b0a      	ldr	r3, [pc, #40]	; (8007f98 <HAL_RCC_ClockConfig+0x274>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7fd f948 	bl	8005208 <HAL_InitTick>
 8007f78:	4603      	mov	r3, r0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3718      	adds	r7, #24
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	bf00      	nop
 8007f84:	40022000 	.word	0x40022000
 8007f88:	40021000 	.word	0x40021000
 8007f8c:	04c4b400 	.word	0x04c4b400
 8007f90:	0800ccf8 	.word	0x0800ccf8
 8007f94:	20000270 	.word	0x20000270
 8007f98:	20000274 	.word	0x20000274

08007f9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b087      	sub	sp, #28
 8007fa0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007fa2:	4b2c      	ldr	r3, [pc, #176]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	f003 030c 	and.w	r3, r3, #12
 8007faa:	2b04      	cmp	r3, #4
 8007fac:	d102      	bne.n	8007fb4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007fae:	4b2a      	ldr	r3, [pc, #168]	; (8008058 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007fb0:	613b      	str	r3, [r7, #16]
 8007fb2:	e047      	b.n	8008044 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007fb4:	4b27      	ldr	r3, [pc, #156]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	f003 030c 	and.w	r3, r3, #12
 8007fbc:	2b08      	cmp	r3, #8
 8007fbe:	d102      	bne.n	8007fc6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007fc0:	4b26      	ldr	r3, [pc, #152]	; (800805c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007fc2:	613b      	str	r3, [r7, #16]
 8007fc4:	e03e      	b.n	8008044 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007fc6:	4b23      	ldr	r3, [pc, #140]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	f003 030c 	and.w	r3, r3, #12
 8007fce:	2b0c      	cmp	r3, #12
 8007fd0:	d136      	bne.n	8008040 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007fd2:	4b20      	ldr	r3, [pc, #128]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	f003 0303 	and.w	r3, r3, #3
 8007fda:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007fdc:	4b1d      	ldr	r3, [pc, #116]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	091b      	lsrs	r3, r3, #4
 8007fe2:	f003 030f 	and.w	r3, r3, #15
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2b03      	cmp	r3, #3
 8007fee:	d10c      	bne.n	800800a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ff0:	4a1a      	ldr	r2, [pc, #104]	; (800805c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ff8:	4a16      	ldr	r2, [pc, #88]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ffa:	68d2      	ldr	r2, [r2, #12]
 8007ffc:	0a12      	lsrs	r2, r2, #8
 8007ffe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008002:	fb02 f303 	mul.w	r3, r2, r3
 8008006:	617b      	str	r3, [r7, #20]
      break;
 8008008:	e00c      	b.n	8008024 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800800a:	4a13      	ldr	r2, [pc, #76]	; (8008058 <HAL_RCC_GetSysClockFreq+0xbc>)
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008012:	4a10      	ldr	r2, [pc, #64]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008014:	68d2      	ldr	r2, [r2, #12]
 8008016:	0a12      	lsrs	r2, r2, #8
 8008018:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800801c:	fb02 f303 	mul.w	r3, r2, r3
 8008020:	617b      	str	r3, [r7, #20]
      break;
 8008022:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008024:	4b0b      	ldr	r3, [pc, #44]	; (8008054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	0e5b      	lsrs	r3, r3, #25
 800802a:	f003 0303 	and.w	r3, r3, #3
 800802e:	3301      	adds	r3, #1
 8008030:	005b      	lsls	r3, r3, #1
 8008032:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008034:	697a      	ldr	r2, [r7, #20]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	fbb2 f3f3 	udiv	r3, r2, r3
 800803c:	613b      	str	r3, [r7, #16]
 800803e:	e001      	b.n	8008044 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008040:	2300      	movs	r3, #0
 8008042:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008044:	693b      	ldr	r3, [r7, #16]
}
 8008046:	4618      	mov	r0, r3
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	40021000 	.word	0x40021000
 8008058:	00f42400 	.word	0x00f42400
 800805c:	016e3600 	.word	0x016e3600

08008060 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008060:	b480      	push	{r7}
 8008062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008064:	4b03      	ldr	r3, [pc, #12]	; (8008074 <HAL_RCC_GetHCLKFreq+0x14>)
 8008066:	681b      	ldr	r3, [r3, #0]
}
 8008068:	4618      	mov	r0, r3
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop
 8008074:	20000270 	.word	0x20000270

08008078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800807c:	f7ff fff0 	bl	8008060 <HAL_RCC_GetHCLKFreq>
 8008080:	4602      	mov	r2, r0
 8008082:	4b06      	ldr	r3, [pc, #24]	; (800809c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	0a1b      	lsrs	r3, r3, #8
 8008088:	f003 0307 	and.w	r3, r3, #7
 800808c:	4904      	ldr	r1, [pc, #16]	; (80080a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800808e:	5ccb      	ldrb	r3, [r1, r3]
 8008090:	f003 031f 	and.w	r3, r3, #31
 8008094:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008098:	4618      	mov	r0, r3
 800809a:	bd80      	pop	{r7, pc}
 800809c:	40021000 	.word	0x40021000
 80080a0:	0800cd08 	.word	0x0800cd08

080080a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80080a8:	f7ff ffda 	bl	8008060 <HAL_RCC_GetHCLKFreq>
 80080ac:	4602      	mov	r2, r0
 80080ae:	4b06      	ldr	r3, [pc, #24]	; (80080c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	0adb      	lsrs	r3, r3, #11
 80080b4:	f003 0307 	and.w	r3, r3, #7
 80080b8:	4904      	ldr	r1, [pc, #16]	; (80080cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80080ba:	5ccb      	ldrb	r3, [r1, r3]
 80080bc:	f003 031f 	and.w	r3, r3, #31
 80080c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	40021000 	.word	0x40021000
 80080cc:	0800cd08 	.word	0x0800cd08

080080d0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b087      	sub	sp, #28
 80080d4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80080d6:	4b1e      	ldr	r3, [pc, #120]	; (8008150 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80080d8:	68db      	ldr	r3, [r3, #12]
 80080da:	f003 0303 	and.w	r3, r3, #3
 80080de:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80080e0:	4b1b      	ldr	r3, [pc, #108]	; (8008150 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	091b      	lsrs	r3, r3, #4
 80080e6:	f003 030f 	and.w	r3, r3, #15
 80080ea:	3301      	adds	r3, #1
 80080ec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	2b03      	cmp	r3, #3
 80080f2:	d10c      	bne.n	800810e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80080f4:	4a17      	ldr	r2, [pc, #92]	; (8008154 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80080fc:	4a14      	ldr	r2, [pc, #80]	; (8008150 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80080fe:	68d2      	ldr	r2, [r2, #12]
 8008100:	0a12      	lsrs	r2, r2, #8
 8008102:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008106:	fb02 f303 	mul.w	r3, r2, r3
 800810a:	617b      	str	r3, [r7, #20]
    break;
 800810c:	e00c      	b.n	8008128 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800810e:	4a12      	ldr	r2, [pc, #72]	; (8008158 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	fbb2 f3f3 	udiv	r3, r2, r3
 8008116:	4a0e      	ldr	r2, [pc, #56]	; (8008150 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008118:	68d2      	ldr	r2, [r2, #12]
 800811a:	0a12      	lsrs	r2, r2, #8
 800811c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008120:	fb02 f303 	mul.w	r3, r2, r3
 8008124:	617b      	str	r3, [r7, #20]
    break;
 8008126:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008128:	4b09      	ldr	r3, [pc, #36]	; (8008150 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	0e5b      	lsrs	r3, r3, #25
 800812e:	f003 0303 	and.w	r3, r3, #3
 8008132:	3301      	adds	r3, #1
 8008134:	005b      	lsls	r3, r3, #1
 8008136:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008140:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008142:	687b      	ldr	r3, [r7, #4]
}
 8008144:	4618      	mov	r0, r3
 8008146:	371c      	adds	r7, #28
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr
 8008150:	40021000 	.word	0x40021000
 8008154:	016e3600 	.word	0x016e3600
 8008158:	00f42400 	.word	0x00f42400

0800815c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b086      	sub	sp, #24
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008164:	2300      	movs	r3, #0
 8008166:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008168:	2300      	movs	r3, #0
 800816a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 8098 	beq.w	80082aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800817a:	2300      	movs	r3, #0
 800817c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800817e:	4b43      	ldr	r3, [pc, #268]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10d      	bne.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800818a:	4b40      	ldr	r3, [pc, #256]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800818c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800818e:	4a3f      	ldr	r2, [pc, #252]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008194:	6593      	str	r3, [r2, #88]	; 0x58
 8008196:	4b3d      	ldr	r3, [pc, #244]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800819a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800819e:	60bb      	str	r3, [r7, #8]
 80081a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081a2:	2301      	movs	r3, #1
 80081a4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081a6:	4b3a      	ldr	r3, [pc, #232]	; (8008290 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a39      	ldr	r2, [pc, #228]	; (8008290 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081b2:	f7fd f875 	bl	80052a0 <HAL_GetTick>
 80081b6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081b8:	e009      	b.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081ba:	f7fd f871 	bl	80052a0 <HAL_GetTick>
 80081be:	4602      	mov	r2, r0
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d902      	bls.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	74fb      	strb	r3, [r7, #19]
        break;
 80081cc:	e005      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081ce:	4b30      	ldr	r3, [pc, #192]	; (8008290 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d0ef      	beq.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80081da:	7cfb      	ldrb	r3, [r7, #19]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d159      	bne.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80081e0:	4b2a      	ldr	r3, [pc, #168]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081ea:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d01e      	beq.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081f6:	697a      	ldr	r2, [r7, #20]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d019      	beq.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80081fc:	4b23      	ldr	r3, [pc, #140]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008202:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008206:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008208:	4b20      	ldr	r3, [pc, #128]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800820a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800820e:	4a1f      	ldr	r2, [pc, #124]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008214:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008218:	4b1c      	ldr	r3, [pc, #112]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800821a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800821e:	4a1b      	ldr	r2, [pc, #108]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008220:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008224:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008228:	4a18      	ldr	r2, [pc, #96]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	2b00      	cmp	r3, #0
 8008238:	d016      	beq.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800823a:	f7fd f831 	bl	80052a0 <HAL_GetTick>
 800823e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008240:	e00b      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008242:	f7fd f82d 	bl	80052a0 <HAL_GetTick>
 8008246:	4602      	mov	r2, r0
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	1ad3      	subs	r3, r2, r3
 800824c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008250:	4293      	cmp	r3, r2
 8008252:	d902      	bls.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008254:	2303      	movs	r3, #3
 8008256:	74fb      	strb	r3, [r7, #19]
            break;
 8008258:	e006      	b.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800825a:	4b0c      	ldr	r3, [pc, #48]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800825c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008260:	f003 0302 	and.w	r3, r3, #2
 8008264:	2b00      	cmp	r3, #0
 8008266:	d0ec      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008268:	7cfb      	ldrb	r3, [r7, #19]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d10b      	bne.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800826e:	4b07      	ldr	r3, [pc, #28]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008274:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800827c:	4903      	ldr	r1, [pc, #12]	; (800828c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800827e:	4313      	orrs	r3, r2
 8008280:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008284:	e008      	b.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008286:	7cfb      	ldrb	r3, [r7, #19]
 8008288:	74bb      	strb	r3, [r7, #18]
 800828a:	e005      	b.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800828c:	40021000 	.word	0x40021000
 8008290:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008294:	7cfb      	ldrb	r3, [r7, #19]
 8008296:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008298:	7c7b      	ldrb	r3, [r7, #17]
 800829a:	2b01      	cmp	r3, #1
 800829c:	d105      	bne.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800829e:	4ba7      	ldr	r3, [pc, #668]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082a2:	4aa6      	ldr	r2, [pc, #664]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00a      	beq.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082b6:	4ba1      	ldr	r3, [pc, #644]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082bc:	f023 0203 	bic.w	r2, r3, #3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	499d      	ldr	r1, [pc, #628]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082c6:	4313      	orrs	r3, r2
 80082c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f003 0302 	and.w	r3, r3, #2
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00a      	beq.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80082d8:	4b98      	ldr	r3, [pc, #608]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082de:	f023 020c 	bic.w	r2, r3, #12
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	4995      	ldr	r1, [pc, #596]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0304 	and.w	r3, r3, #4
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00a      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80082fa:	4b90      	ldr	r3, [pc, #576]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008300:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	498c      	ldr	r1, [pc, #560]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800830a:	4313      	orrs	r3, r2
 800830c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 0308 	and.w	r3, r3, #8
 8008318:	2b00      	cmp	r3, #0
 800831a:	d00a      	beq.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800831c:	4b87      	ldr	r3, [pc, #540]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800831e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008322:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	691b      	ldr	r3, [r3, #16]
 800832a:	4984      	ldr	r1, [pc, #528]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800832c:	4313      	orrs	r3, r2
 800832e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f003 0310 	and.w	r3, r3, #16
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00a      	beq.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800833e:	4b7f      	ldr	r3, [pc, #508]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008344:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	497b      	ldr	r1, [pc, #492]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800834e:	4313      	orrs	r3, r2
 8008350:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0320 	and.w	r3, r3, #32
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00a      	beq.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008360:	4b76      	ldr	r3, [pc, #472]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008366:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	699b      	ldr	r3, [r3, #24]
 800836e:	4973      	ldr	r1, [pc, #460]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008370:	4313      	orrs	r3, r2
 8008372:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800837e:	2b00      	cmp	r3, #0
 8008380:	d00a      	beq.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008382:	4b6e      	ldr	r3, [pc, #440]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008388:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	496a      	ldr	r1, [pc, #424]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008392:	4313      	orrs	r3, r2
 8008394:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00a      	beq.n	80083ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80083a4:	4b65      	ldr	r3, [pc, #404]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	4962      	ldr	r1, [pc, #392]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b4:	4313      	orrs	r3, r2
 80083b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d00a      	beq.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083c6:	4b5d      	ldr	r3, [pc, #372]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d4:	4959      	ldr	r1, [pc, #356]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083d6:	4313      	orrs	r3, r2
 80083d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d00a      	beq.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80083e8:	4b54      	ldr	r3, [pc, #336]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80083ee:	f023 0203 	bic.w	r2, r3, #3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f6:	4951      	ldr	r1, [pc, #324]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083f8:	4313      	orrs	r3, r2
 80083fa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00a      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800840a:	4b4c      	ldr	r3, [pc, #304]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800840c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008410:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008418:	4948      	ldr	r1, [pc, #288]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800841a:	4313      	orrs	r3, r2
 800841c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008428:	2b00      	cmp	r3, #0
 800842a:	d015      	beq.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800842c:	4b43      	ldr	r3, [pc, #268]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800842e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008432:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843a:	4940      	ldr	r1, [pc, #256]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800843c:	4313      	orrs	r3, r2
 800843e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008446:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800844a:	d105      	bne.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800844c:	4b3b      	ldr	r3, [pc, #236]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	4a3a      	ldr	r2, [pc, #232]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008456:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008460:	2b00      	cmp	r3, #0
 8008462:	d015      	beq.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008464:	4b35      	ldr	r3, [pc, #212]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800846a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008472:	4932      	ldr	r1, [pc, #200]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008474:	4313      	orrs	r3, r2
 8008476:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800847e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008482:	d105      	bne.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008484:	4b2d      	ldr	r3, [pc, #180]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	4a2c      	ldr	r2, [pc, #176]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800848a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800848e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008498:	2b00      	cmp	r3, #0
 800849a:	d015      	beq.n	80084c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800849c:	4b27      	ldr	r3, [pc, #156]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800849e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084a2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084aa:	4924      	ldr	r1, [pc, #144]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084ac:	4313      	orrs	r3, r2
 80084ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80084ba:	d105      	bne.n	80084c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084bc:	4b1f      	ldr	r3, [pc, #124]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	4a1e      	ldr	r2, [pc, #120]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084c6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d015      	beq.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80084d4:	4b19      	ldr	r3, [pc, #100]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084e2:	4916      	ldr	r1, [pc, #88]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e4:	4313      	orrs	r3, r2
 80084e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084f2:	d105      	bne.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084f4:	4b11      	ldr	r3, [pc, #68]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	4a10      	ldr	r2, [pc, #64]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084fe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008508:	2b00      	cmp	r3, #0
 800850a:	d019      	beq.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800850c:	4b0b      	ldr	r3, [pc, #44]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800850e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008512:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800851a:	4908      	ldr	r1, [pc, #32]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800851c:	4313      	orrs	r3, r2
 800851e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008526:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800852a:	d109      	bne.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800852c:	4b03      	ldr	r3, [pc, #12]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	4a02      	ldr	r2, [pc, #8]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008532:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008536:	60d3      	str	r3, [r2, #12]
 8008538:	e002      	b.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800853a:	bf00      	nop
 800853c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008548:	2b00      	cmp	r3, #0
 800854a:	d015      	beq.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800854c:	4b29      	ldr	r3, [pc, #164]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800854e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008552:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800855a:	4926      	ldr	r1, [pc, #152]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800855c:	4313      	orrs	r3, r2
 800855e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008566:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800856a:	d105      	bne.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800856c:	4b21      	ldr	r3, [pc, #132]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	4a20      	ldr	r2, [pc, #128]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008572:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008576:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008580:	2b00      	cmp	r3, #0
 8008582:	d015      	beq.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008584:	4b1b      	ldr	r3, [pc, #108]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800858a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008592:	4918      	ldr	r1, [pc, #96]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008594:	4313      	orrs	r3, r2
 8008596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800859e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085a2:	d105      	bne.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80085a4:	4b13      	ldr	r3, [pc, #76]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	4a12      	ldr	r2, [pc, #72]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085ae:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d015      	beq.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80085bc:	4b0d      	ldr	r3, [pc, #52]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80085c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085ca:	490a      	ldr	r1, [pc, #40]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085cc:	4313      	orrs	r3, r2
 80085ce:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80085da:	d105      	bne.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085dc:	4b05      	ldr	r3, [pc, #20]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	4a04      	ldr	r2, [pc, #16]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80085e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3718      	adds	r7, #24
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	40021000 	.word	0x40021000

080085f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d101      	bne.n	800860a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e054      	b.n	80086b4 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008610:	b2db      	uxtb	r3, r3
 8008612:	2b00      	cmp	r3, #0
 8008614:	d111      	bne.n	800863a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f001 fee2 	bl	800a3e8 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008628:	2b00      	cmp	r3, #0
 800862a:	d102      	bne.n	8008632 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a23      	ldr	r2, [pc, #140]	; (80086bc <HAL_TIM_Base_Init+0xc4>)
 8008630:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2202      	movs	r2, #2
 800863e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	3304      	adds	r3, #4
 800864a:	4619      	mov	r1, r3
 800864c:	4610      	mov	r0, r2
 800864e:	f001 fa2b 	bl	8009aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2201      	movs	r2, #1
 8008656:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2201      	movs	r2, #1
 800865e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2201      	movs	r2, #1
 800866e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2201      	movs	r2, #1
 8008676:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2201      	movs	r2, #1
 800867e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2201      	movs	r2, #1
 800868e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2201      	movs	r2, #1
 800869e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2201      	movs	r2, #1
 80086ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3708      	adds	r7, #8
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	08004ce9 	.word	0x08004ce9

080086c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d001      	beq.n	80086d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	e04c      	b.n	8008772 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2202      	movs	r2, #2
 80086dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a26      	ldr	r2, [pc, #152]	; (8008780 <HAL_TIM_Base_Start+0xc0>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d022      	beq.n	8008730 <HAL_TIM_Base_Start+0x70>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086f2:	d01d      	beq.n	8008730 <HAL_TIM_Base_Start+0x70>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a22      	ldr	r2, [pc, #136]	; (8008784 <HAL_TIM_Base_Start+0xc4>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d018      	beq.n	8008730 <HAL_TIM_Base_Start+0x70>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a21      	ldr	r2, [pc, #132]	; (8008788 <HAL_TIM_Base_Start+0xc8>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d013      	beq.n	8008730 <HAL_TIM_Base_Start+0x70>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a1f      	ldr	r2, [pc, #124]	; (800878c <HAL_TIM_Base_Start+0xcc>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d00e      	beq.n	8008730 <HAL_TIM_Base_Start+0x70>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a1e      	ldr	r2, [pc, #120]	; (8008790 <HAL_TIM_Base_Start+0xd0>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d009      	beq.n	8008730 <HAL_TIM_Base_Start+0x70>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a1c      	ldr	r2, [pc, #112]	; (8008794 <HAL_TIM_Base_Start+0xd4>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d004      	beq.n	8008730 <HAL_TIM_Base_Start+0x70>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a1b      	ldr	r2, [pc, #108]	; (8008798 <HAL_TIM_Base_Start+0xd8>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d115      	bne.n	800875c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	689a      	ldr	r2, [r3, #8]
 8008736:	4b19      	ldr	r3, [pc, #100]	; (800879c <HAL_TIM_Base_Start+0xdc>)
 8008738:	4013      	ands	r3, r2
 800873a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2b06      	cmp	r3, #6
 8008740:	d015      	beq.n	800876e <HAL_TIM_Base_Start+0xae>
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008748:	d011      	beq.n	800876e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f042 0201 	orr.w	r2, r2, #1
 8008758:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800875a:	e008      	b.n	800876e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f042 0201 	orr.w	r2, r2, #1
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	e000      	b.n	8008770 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800876e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3714      	adds	r7, #20
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	40012c00 	.word	0x40012c00
 8008784:	40000400 	.word	0x40000400
 8008788:	40000800 	.word	0x40000800
 800878c:	40000c00 	.word	0x40000c00
 8008790:	40013400 	.word	0x40013400
 8008794:	40014000 	.word	0x40014000
 8008798:	40015000 	.word	0x40015000
 800879c:	00010007 	.word	0x00010007

080087a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d001      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e054      	b.n	8008862 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2202      	movs	r2, #2
 80087bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68da      	ldr	r2, [r3, #12]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f042 0201 	orr.w	r2, r2, #1
 80087ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a26      	ldr	r2, [pc, #152]	; (8008870 <HAL_TIM_Base_Start_IT+0xd0>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d022      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087e2:	d01d      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a22      	ldr	r2, [pc, #136]	; (8008874 <HAL_TIM_Base_Start_IT+0xd4>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d018      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a21      	ldr	r2, [pc, #132]	; (8008878 <HAL_TIM_Base_Start_IT+0xd8>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d013      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a1f      	ldr	r2, [pc, #124]	; (800887c <HAL_TIM_Base_Start_IT+0xdc>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d00e      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a1e      	ldr	r2, [pc, #120]	; (8008880 <HAL_TIM_Base_Start_IT+0xe0>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d009      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a1c      	ldr	r2, [pc, #112]	; (8008884 <HAL_TIM_Base_Start_IT+0xe4>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d004      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a1b      	ldr	r2, [pc, #108]	; (8008888 <HAL_TIM_Base_Start_IT+0xe8>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d115      	bne.n	800884c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	689a      	ldr	r2, [r3, #8]
 8008826:	4b19      	ldr	r3, [pc, #100]	; (800888c <HAL_TIM_Base_Start_IT+0xec>)
 8008828:	4013      	ands	r3, r2
 800882a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2b06      	cmp	r3, #6
 8008830:	d015      	beq.n	800885e <HAL_TIM_Base_Start_IT+0xbe>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008838:	d011      	beq.n	800885e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f042 0201 	orr.w	r2, r2, #1
 8008848:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800884a:	e008      	b.n	800885e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0201 	orr.w	r2, r2, #1
 800885a:	601a      	str	r2, [r3, #0]
 800885c:	e000      	b.n	8008860 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800885e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	3714      	adds	r7, #20
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	40012c00 	.word	0x40012c00
 8008874:	40000400 	.word	0x40000400
 8008878:	40000800 	.word	0x40000800
 800887c:	40000c00 	.word	0x40000c00
 8008880:	40013400 	.word	0x40013400
 8008884:	40014000 	.word	0x40014000
 8008888:	40015000 	.word	0x40015000
 800888c:	00010007 	.word	0x00010007

08008890 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d101      	bne.n	80088a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e054      	b.n	800894c <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d111      	bne.n	80088d2 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f001 fd96 	bl	800a3e8 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d102      	bne.n	80088ca <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	4a23      	ldr	r2, [pc, #140]	; (8008954 <HAL_TIM_PWM_Init+0xc4>)
 80088c8:	665a      	str	r2, [r3, #100]	; 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2202      	movs	r2, #2
 80088d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	3304      	adds	r3, #4
 80088e2:	4619      	mov	r1, r3
 80088e4:	4610      	mov	r0, r2
 80088e6:	f001 f8df 	bl	8009aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2201      	movs	r2, #1
 80088ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2201      	movs	r2, #1
 80088fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2201      	movs	r2, #1
 8008906:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2201      	movs	r2, #1
 800890e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2201      	movs	r2, #1
 8008916:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2201      	movs	r2, #1
 800892e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2201      	movs	r2, #1
 800893e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2201      	movs	r2, #1
 8008946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}
 8008954:	08004da1 	.word	0x08004da1

08008958 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d109      	bne.n	800897c <HAL_TIM_PWM_Start+0x24>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800896e:	b2db      	uxtb	r3, r3
 8008970:	2b01      	cmp	r3, #1
 8008972:	bf14      	ite	ne
 8008974:	2301      	movne	r3, #1
 8008976:	2300      	moveq	r3, #0
 8008978:	b2db      	uxtb	r3, r3
 800897a:	e03c      	b.n	80089f6 <HAL_TIM_PWM_Start+0x9e>
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	2b04      	cmp	r3, #4
 8008980:	d109      	bne.n	8008996 <HAL_TIM_PWM_Start+0x3e>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008988:	b2db      	uxtb	r3, r3
 800898a:	2b01      	cmp	r3, #1
 800898c:	bf14      	ite	ne
 800898e:	2301      	movne	r3, #1
 8008990:	2300      	moveq	r3, #0
 8008992:	b2db      	uxtb	r3, r3
 8008994:	e02f      	b.n	80089f6 <HAL_TIM_PWM_Start+0x9e>
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b08      	cmp	r3, #8
 800899a:	d109      	bne.n	80089b0 <HAL_TIM_PWM_Start+0x58>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	bf14      	ite	ne
 80089a8:	2301      	movne	r3, #1
 80089aa:	2300      	moveq	r3, #0
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	e022      	b.n	80089f6 <HAL_TIM_PWM_Start+0x9e>
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	2b0c      	cmp	r3, #12
 80089b4:	d109      	bne.n	80089ca <HAL_TIM_PWM_Start+0x72>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	2b01      	cmp	r3, #1
 80089c0:	bf14      	ite	ne
 80089c2:	2301      	movne	r3, #1
 80089c4:	2300      	moveq	r3, #0
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	e015      	b.n	80089f6 <HAL_TIM_PWM_Start+0x9e>
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	2b10      	cmp	r3, #16
 80089ce:	d109      	bne.n	80089e4 <HAL_TIM_PWM_Start+0x8c>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	2b01      	cmp	r3, #1
 80089da:	bf14      	ite	ne
 80089dc:	2301      	movne	r3, #1
 80089de:	2300      	moveq	r3, #0
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	e008      	b.n	80089f6 <HAL_TIM_PWM_Start+0x9e>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	bf14      	ite	ne
 80089f0:	2301      	movne	r3, #1
 80089f2:	2300      	moveq	r3, #0
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d001      	beq.n	80089fe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e0a6      	b.n	8008b4c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d104      	bne.n	8008a0e <HAL_TIM_PWM_Start+0xb6>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2202      	movs	r2, #2
 8008a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a0c:	e023      	b.n	8008a56 <HAL_TIM_PWM_Start+0xfe>
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	d104      	bne.n	8008a1e <HAL_TIM_PWM_Start+0xc6>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2202      	movs	r2, #2
 8008a18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a1c:	e01b      	b.n	8008a56 <HAL_TIM_PWM_Start+0xfe>
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	2b08      	cmp	r3, #8
 8008a22:	d104      	bne.n	8008a2e <HAL_TIM_PWM_Start+0xd6>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2202      	movs	r2, #2
 8008a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a2c:	e013      	b.n	8008a56 <HAL_TIM_PWM_Start+0xfe>
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	2b0c      	cmp	r3, #12
 8008a32:	d104      	bne.n	8008a3e <HAL_TIM_PWM_Start+0xe6>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2202      	movs	r2, #2
 8008a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008a3c:	e00b      	b.n	8008a56 <HAL_TIM_PWM_Start+0xfe>
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	2b10      	cmp	r3, #16
 8008a42:	d104      	bne.n	8008a4e <HAL_TIM_PWM_Start+0xf6>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2202      	movs	r2, #2
 8008a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a4c:	e003      	b.n	8008a56 <HAL_TIM_PWM_Start+0xfe>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2202      	movs	r2, #2
 8008a52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f001 fc9c 	bl	800a39c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a3a      	ldr	r2, [pc, #232]	; (8008b54 <HAL_TIM_PWM_Start+0x1fc>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d018      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x148>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a39      	ldr	r2, [pc, #228]	; (8008b58 <HAL_TIM_PWM_Start+0x200>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d013      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x148>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a37      	ldr	r2, [pc, #220]	; (8008b5c <HAL_TIM_PWM_Start+0x204>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d00e      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x148>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a36      	ldr	r2, [pc, #216]	; (8008b60 <HAL_TIM_PWM_Start+0x208>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d009      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x148>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a34      	ldr	r2, [pc, #208]	; (8008b64 <HAL_TIM_PWM_Start+0x20c>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d004      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x148>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a33      	ldr	r2, [pc, #204]	; (8008b68 <HAL_TIM_PWM_Start+0x210>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d101      	bne.n	8008aa4 <HAL_TIM_PWM_Start+0x14c>
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	e000      	b.n	8008aa6 <HAL_TIM_PWM_Start+0x14e>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d007      	beq.n	8008aba <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ab8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a25      	ldr	r2, [pc, #148]	; (8008b54 <HAL_TIM_PWM_Start+0x1fc>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d022      	beq.n	8008b0a <HAL_TIM_PWM_Start+0x1b2>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008acc:	d01d      	beq.n	8008b0a <HAL_TIM_PWM_Start+0x1b2>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a26      	ldr	r2, [pc, #152]	; (8008b6c <HAL_TIM_PWM_Start+0x214>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d018      	beq.n	8008b0a <HAL_TIM_PWM_Start+0x1b2>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a24      	ldr	r2, [pc, #144]	; (8008b70 <HAL_TIM_PWM_Start+0x218>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d013      	beq.n	8008b0a <HAL_TIM_PWM_Start+0x1b2>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a23      	ldr	r2, [pc, #140]	; (8008b74 <HAL_TIM_PWM_Start+0x21c>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d00e      	beq.n	8008b0a <HAL_TIM_PWM_Start+0x1b2>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a19      	ldr	r2, [pc, #100]	; (8008b58 <HAL_TIM_PWM_Start+0x200>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d009      	beq.n	8008b0a <HAL_TIM_PWM_Start+0x1b2>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a18      	ldr	r2, [pc, #96]	; (8008b5c <HAL_TIM_PWM_Start+0x204>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d004      	beq.n	8008b0a <HAL_TIM_PWM_Start+0x1b2>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a18      	ldr	r2, [pc, #96]	; (8008b68 <HAL_TIM_PWM_Start+0x210>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d115      	bne.n	8008b36 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	689a      	ldr	r2, [r3, #8]
 8008b10:	4b19      	ldr	r3, [pc, #100]	; (8008b78 <HAL_TIM_PWM_Start+0x220>)
 8008b12:	4013      	ands	r3, r2
 8008b14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2b06      	cmp	r3, #6
 8008b1a:	d015      	beq.n	8008b48 <HAL_TIM_PWM_Start+0x1f0>
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b22:	d011      	beq.n	8008b48 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f042 0201 	orr.w	r2, r2, #1
 8008b32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b34:	e008      	b.n	8008b48 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f042 0201 	orr.w	r2, r2, #1
 8008b44:	601a      	str	r2, [r3, #0]
 8008b46:	e000      	b.n	8008b4a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b48:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008b4a:	2300      	movs	r3, #0
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3710      	adds	r7, #16
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	40012c00 	.word	0x40012c00
 8008b58:	40013400 	.word	0x40013400
 8008b5c:	40014000 	.word	0x40014000
 8008b60:	40014400 	.word	0x40014400
 8008b64:	40014800 	.word	0x40014800
 8008b68:	40015000 	.word	0x40015000
 8008b6c:	40000400 	.word	0x40000400
 8008b70:	40000800 	.word	0x40000800
 8008b74:	40000c00 	.word	0x40000c00
 8008b78:	00010007 	.word	0x00010007

08008b7c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b082      	sub	sp, #8
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d101      	bne.n	8008b90 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	e04c      	b.n	8008c2a <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d111      	bne.n	8008bc0 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f001 fc1f 	bl	800a3e8 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d102      	bne.n	8008bb8 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4a1f      	ldr	r2, [pc, #124]	; (8008c34 <HAL_TIM_OnePulse_Init+0xb8>)
 8008bb6:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2202      	movs	r2, #2
 8008bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	3304      	adds	r3, #4
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	4610      	mov	r0, r2
 8008bd4:	f000 ff68 	bl	8009aa8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f022 0208 	bic.w	r2, r2, #8
 8008be6:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	6819      	ldr	r1, [r3, #0]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	683a      	ldr	r2, [r7, #0]
 8008bf4:	430a      	orrs	r2, r1
 8008bf6:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2201      	movs	r2, #1
 8008c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c28:	2300      	movs	r3, #0
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3708      	adds	r7, #8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	08008c39 	.word	0x08008c39

08008c38 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c5c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c64:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c6c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c74:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c76:	7bfb      	ldrb	r3, [r7, #15]
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d108      	bne.n	8008c8e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c7c:	7bbb      	ldrb	r3, [r7, #14]
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d105      	bne.n	8008c8e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c82:	7b7b      	ldrb	r3, [r7, #13]
 8008c84:	2b01      	cmp	r3, #1
 8008c86:	d102      	bne.n	8008c8e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c88:	7b3b      	ldrb	r3, [r7, #12]
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d001      	beq.n	8008c92 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e059      	b.n	8008d46 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2202      	movs	r2, #2
 8008c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2202      	movs	r2, #2
 8008ca6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2202      	movs	r2, #2
 8008cae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68da      	ldr	r2, [r3, #12]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f042 0202 	orr.w	r2, r2, #2
 8008cc0:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	68da      	ldr	r2, [r3, #12]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f042 0204 	orr.w	r2, r2, #4
 8008cd0:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	2100      	movs	r1, #0
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f001 fb5e 	bl	800a39c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	2104      	movs	r1, #4
 8008ce8:	4618      	mov	r0, r3
 8008cea:	f001 fb57 	bl	800a39c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a17      	ldr	r2, [pc, #92]	; (8008d50 <HAL_TIM_OnePulse_Start_IT+0x104>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d018      	beq.n	8008d2a <HAL_TIM_OnePulse_Start_IT+0xde>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a15      	ldr	r2, [pc, #84]	; (8008d54 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d013      	beq.n	8008d2a <HAL_TIM_OnePulse_Start_IT+0xde>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a14      	ldr	r2, [pc, #80]	; (8008d58 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	d00e      	beq.n	8008d2a <HAL_TIM_OnePulse_Start_IT+0xde>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a12      	ldr	r2, [pc, #72]	; (8008d5c <HAL_TIM_OnePulse_Start_IT+0x110>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d009      	beq.n	8008d2a <HAL_TIM_OnePulse_Start_IT+0xde>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a11      	ldr	r2, [pc, #68]	; (8008d60 <HAL_TIM_OnePulse_Start_IT+0x114>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d004      	beq.n	8008d2a <HAL_TIM_OnePulse_Start_IT+0xde>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a0f      	ldr	r2, [pc, #60]	; (8008d64 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d101      	bne.n	8008d2e <HAL_TIM_OnePulse_Start_IT+0xe2>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e000      	b.n	8008d30 <HAL_TIM_OnePulse_Start_IT+0xe4>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d007      	beq.n	8008d44 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008d42:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008d44:	2300      	movs	r3, #0
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}
 8008d4e:	bf00      	nop
 8008d50:	40012c00 	.word	0x40012c00
 8008d54:	40013400 	.word	0x40013400
 8008d58:	40014000 	.word	0x40014000
 8008d5c:	40014400 	.word	0x40014400
 8008d60:	40014800 	.word	0x40014800
 8008d64:	40015000 	.word	0x40015000

08008d68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d101      	bne.n	8008d7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e0a2      	b.n	8008ec2 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d111      	bne.n	8008dac <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f001 fb29 	bl	800a3e8 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d102      	bne.n	8008da4 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a4a      	ldr	r2, [pc, #296]	; (8008ecc <HAL_TIM_Encoder_Init+0x164>)
 8008da2:	675a      	str	r2, [r3, #116]	; 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2202      	movs	r2, #2
 8008db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6812      	ldr	r2, [r2, #0]
 8008dbe:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8008dc2:	f023 0307 	bic.w	r3, r3, #7
 8008dc6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681a      	ldr	r2, [r3, #0]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	3304      	adds	r3, #4
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	4610      	mov	r0, r2
 8008dd4:	f000 fe68 	bl	8009aa8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	699b      	ldr	r3, [r3, #24]
 8008de6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6a1b      	ldr	r3, [r3, #32]
 8008dee:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	697a      	ldr	r2, [r7, #20]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e00:	f023 0303 	bic.w	r3, r3, #3
 8008e04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	689a      	ldr	r2, [r3, #8]
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	699b      	ldr	r3, [r3, #24]
 8008e0e:	021b      	lsls	r3, r3, #8
 8008e10:	4313      	orrs	r3, r2
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008e1e:	f023 030c 	bic.w	r3, r3, #12
 8008e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	68da      	ldr	r2, [r3, #12]
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	69db      	ldr	r3, [r3, #28]
 8008e38:	021b      	lsls	r3, r3, #8
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	693a      	ldr	r2, [r7, #16]
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	691b      	ldr	r3, [r3, #16]
 8008e46:	011a      	lsls	r2, r3, #4
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
 8008e4c:	031b      	lsls	r3, r3, #12
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	693a      	ldr	r2, [r7, #16]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008e5c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008e64:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	685a      	ldr	r2, [r3, #4]
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	695b      	ldr	r3, [r3, #20]
 8008e6e:	011b      	lsls	r3, r3, #4
 8008e70:	4313      	orrs	r3, r2
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	4313      	orrs	r3, r2
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	697a      	ldr	r2, [r7, #20]
 8008e7e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	693a      	ldr	r2, [r7, #16]
 8008e86:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ec0:	2300      	movs	r3, #0
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3718      	adds	r7, #24
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	08004de1 	.word	0x08004de1

08008ed0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ee0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008ee8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ef0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ef8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d110      	bne.n	8008f22 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d102      	bne.n	8008f0c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008f06:	7b7b      	ldrb	r3, [r7, #13]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d001      	beq.n	8008f10 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	e069      	b.n	8008fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2202      	movs	r2, #2
 8008f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f20:	e031      	b.n	8008f86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	2b04      	cmp	r3, #4
 8008f26:	d110      	bne.n	8008f4a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008f28:	7bbb      	ldrb	r3, [r7, #14]
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d102      	bne.n	8008f34 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008f2e:	7b3b      	ldrb	r3, [r7, #12]
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d001      	beq.n	8008f38 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	e055      	b.n	8008fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2202      	movs	r2, #2
 8008f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2202      	movs	r2, #2
 8008f44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f48:	e01d      	b.n	8008f86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008f4a:	7bfb      	ldrb	r3, [r7, #15]
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d108      	bne.n	8008f62 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d105      	bne.n	8008f62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008f56:	7b7b      	ldrb	r3, [r7, #13]
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d102      	bne.n	8008f62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008f5c:	7b3b      	ldrb	r3, [r7, #12]
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d001      	beq.n	8008f66 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e03e      	b.n	8008fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2202      	movs	r2, #2
 8008f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2202      	movs	r2, #2
 8008f72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2202      	movs	r2, #2
 8008f7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2202      	movs	r2, #2
 8008f82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d003      	beq.n	8008f94 <HAL_TIM_Encoder_Start+0xc4>
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	2b04      	cmp	r3, #4
 8008f90:	d008      	beq.n	8008fa4 <HAL_TIM_Encoder_Start+0xd4>
 8008f92:	e00f      	b.n	8008fb4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	2201      	movs	r2, #1
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f001 f9fd 	bl	800a39c <TIM_CCxChannelCmd>
      break;
 8008fa2:	e016      	b.n	8008fd2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	2104      	movs	r1, #4
 8008fac:	4618      	mov	r0, r3
 8008fae:	f001 f9f5 	bl	800a39c <TIM_CCxChannelCmd>
      break;
 8008fb2:	e00e      	b.n	8008fd2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	2100      	movs	r1, #0
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f001 f9ed 	bl	800a39c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	2104      	movs	r1, #4
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f001 f9e6 	bl	800a39c <TIM_CCxChannelCmd>
      break;
 8008fd0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	681a      	ldr	r2, [r3, #0]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f042 0201 	orr.w	r2, r2, #1
 8008fe0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008fe2:	2300      	movs	r3, #0
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3710      	adds	r7, #16
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}

08008fec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	f003 0302 	and.w	r3, r3, #2
 800900a:	2b00      	cmp	r3, #0
 800900c:	d026      	beq.n	800905c <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f003 0302 	and.w	r3, r3, #2
 8009014:	2b00      	cmp	r3, #0
 8009016:	d021      	beq.n	800905c <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f06f 0202 	mvn.w	r2, #2
 8009020:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2201      	movs	r2, #1
 8009026:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	f003 0303 	and.w	r3, r3, #3
 8009032:	2b00      	cmp	r3, #0
 8009034:	d005      	beq.n	8009042 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	4798      	blx	r3
 8009040:	e009      	b.n	8009056 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	f003 0304 	and.w	r3, r3, #4
 8009062:	2b00      	cmp	r3, #0
 8009064:	d026      	beq.n	80090b4 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f003 0304 	and.w	r3, r3, #4
 800906c:	2b00      	cmp	r3, #0
 800906e:	d021      	beq.n	80090b4 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f06f 0204 	mvn.w	r2, #4
 8009078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2202      	movs	r2, #2
 800907e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	699b      	ldr	r3, [r3, #24]
 8009086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800908a:	2b00      	cmp	r3, #0
 800908c:	d005      	beq.n	800909a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	4798      	blx	r3
 8009098:	e009      	b.n	80090ae <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2200      	movs	r2, #0
 80090b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	f003 0308 	and.w	r3, r3, #8
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d026      	beq.n	800910c <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f003 0308 	and.w	r3, r3, #8
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d021      	beq.n	800910c <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f06f 0208 	mvn.w	r2, #8
 80090d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2204      	movs	r2, #4
 80090d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	69db      	ldr	r3, [r3, #28]
 80090de:	f003 0303 	and.w	r3, r3, #3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d005      	beq.n	80090f2 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	4798      	blx	r3
 80090f0:	e009      	b.n	8009106 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	f003 0310 	and.w	r3, r3, #16
 8009112:	2b00      	cmp	r3, #0
 8009114:	d026      	beq.n	8009164 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f003 0310 	and.w	r3, r3, #16
 800911c:	2b00      	cmp	r3, #0
 800911e:	d021      	beq.n	8009164 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f06f 0210 	mvn.w	r2, #16
 8009128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2208      	movs	r2, #8
 800912e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	69db      	ldr	r3, [r3, #28]
 8009136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800913a:	2b00      	cmp	r3, #0
 800913c:	d005      	beq.n	800914a <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	4798      	blx	r3
 8009148:	e009      	b.n	800915e <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	f003 0301 	and.w	r3, r3, #1
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00e      	beq.n	800918c <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f003 0301 	and.w	r3, r3, #1
 8009174:	2b00      	cmp	r3, #0
 8009176:	d009      	beq.n	800918c <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f06f 0201 	mvn.w	r2, #1
 8009180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009192:	2b00      	cmp	r3, #0
 8009194:	d104      	bne.n	80091a0 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800919c:	2b00      	cmp	r3, #0
 800919e:	d00e      	beq.n	80091be <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d009      	beq.n	80091be <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80091b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00e      	beq.n	80091e6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d009      	beq.n	80091e6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80091da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d00e      	beq.n	800920e <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d009      	beq.n	800920e <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009202:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	f003 0320 	and.w	r3, r3, #32
 8009214:	2b00      	cmp	r3, #0
 8009216:	d00e      	beq.n	8009236 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f003 0320 	and.w	r3, r3, #32
 800921e:	2b00      	cmp	r3, #0
 8009220:	d009      	beq.n	8009236 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f06f 0220 	mvn.w	r2, #32
 800922a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800923c:	2b00      	cmp	r3, #0
 800923e:	d00e      	beq.n	800925e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009246:	2b00      	cmp	r3, #0
 8009248:	d009      	beq.n	800925e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8009252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009264:	2b00      	cmp	r3, #0
 8009266:	d00e      	beq.n	8009286 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800926e:	2b00      	cmp	r3, #0
 8009270:	d009      	beq.n	8009286 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800927a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800928c:	2b00      	cmp	r3, #0
 800928e:	d00e      	beq.n	80092ae <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009296:	2b00      	cmp	r3, #0
 8009298:	d009      	beq.n	80092ae <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80092a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d00e      	beq.n	80092d6 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d009      	beq.n	80092d6 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80092ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80092d6:	bf00      	nop
 80092d8:	3710      	adds	r7, #16
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
	...

080092e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b086      	sub	sp, #24
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80092ec:	2300      	movs	r3, #0
 80092ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d101      	bne.n	80092fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80092fa:	2302      	movs	r3, #2
 80092fc:	e0ff      	b.n	80094fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2201      	movs	r2, #1
 8009302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2b14      	cmp	r3, #20
 800930a:	f200 80f0 	bhi.w	80094ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800930e:	a201      	add	r2, pc, #4	; (adr r2, 8009314 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009314:	08009369 	.word	0x08009369
 8009318:	080094ef 	.word	0x080094ef
 800931c:	080094ef 	.word	0x080094ef
 8009320:	080094ef 	.word	0x080094ef
 8009324:	080093a9 	.word	0x080093a9
 8009328:	080094ef 	.word	0x080094ef
 800932c:	080094ef 	.word	0x080094ef
 8009330:	080094ef 	.word	0x080094ef
 8009334:	080093eb 	.word	0x080093eb
 8009338:	080094ef 	.word	0x080094ef
 800933c:	080094ef 	.word	0x080094ef
 8009340:	080094ef 	.word	0x080094ef
 8009344:	0800942b 	.word	0x0800942b
 8009348:	080094ef 	.word	0x080094ef
 800934c:	080094ef 	.word	0x080094ef
 8009350:	080094ef 	.word	0x080094ef
 8009354:	0800946d 	.word	0x0800946d
 8009358:	080094ef 	.word	0x080094ef
 800935c:	080094ef 	.word	0x080094ef
 8009360:	080094ef 	.word	0x080094ef
 8009364:	080094ad 	.word	0x080094ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	68b9      	ldr	r1, [r7, #8]
 800936e:	4618      	mov	r0, r3
 8009370:	f000 fc4e 	bl	8009c10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	699a      	ldr	r2, [r3, #24]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f042 0208 	orr.w	r2, r2, #8
 8009382:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	699a      	ldr	r2, [r3, #24]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f022 0204 	bic.w	r2, r2, #4
 8009392:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	6999      	ldr	r1, [r3, #24]
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	691a      	ldr	r2, [r3, #16]
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	430a      	orrs	r2, r1
 80093a4:	619a      	str	r2, [r3, #24]
      break;
 80093a6:	e0a5      	b.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	68b9      	ldr	r1, [r7, #8]
 80093ae:	4618      	mov	r0, r3
 80093b0:	f000 fcc8 	bl	8009d44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	699a      	ldr	r2, [r3, #24]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	699a      	ldr	r2, [r3, #24]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80093d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	6999      	ldr	r1, [r3, #24]
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	691b      	ldr	r3, [r3, #16]
 80093de:	021a      	lsls	r2, r3, #8
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	430a      	orrs	r2, r1
 80093e6:	619a      	str	r2, [r3, #24]
      break;
 80093e8:	e084      	b.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	68b9      	ldr	r1, [r7, #8]
 80093f0:	4618      	mov	r0, r3
 80093f2:	f000 fd3b 	bl	8009e6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	69da      	ldr	r2, [r3, #28]
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f042 0208 	orr.w	r2, r2, #8
 8009404:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	69da      	ldr	r2, [r3, #28]
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f022 0204 	bic.w	r2, r2, #4
 8009414:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	69d9      	ldr	r1, [r3, #28]
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	691a      	ldr	r2, [r3, #16]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	430a      	orrs	r2, r1
 8009426:	61da      	str	r2, [r3, #28]
      break;
 8009428:	e064      	b.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	68b9      	ldr	r1, [r7, #8]
 8009430:	4618      	mov	r0, r3
 8009432:	f000 fdad 	bl	8009f90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	69da      	ldr	r2, [r3, #28]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009444:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	69da      	ldr	r2, [r3, #28]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009454:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	69d9      	ldr	r1, [r3, #28]
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	691b      	ldr	r3, [r3, #16]
 8009460:	021a      	lsls	r2, r3, #8
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	430a      	orrs	r2, r1
 8009468:	61da      	str	r2, [r3, #28]
      break;
 800946a:	e043      	b.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	68b9      	ldr	r1, [r7, #8]
 8009472:	4618      	mov	r0, r3
 8009474:	f000 fe20 	bl	800a0b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f042 0208 	orr.w	r2, r2, #8
 8009486:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f022 0204 	bic.w	r2, r2, #4
 8009496:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	691a      	ldr	r2, [r3, #16]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	430a      	orrs	r2, r1
 80094a8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80094aa:	e023      	b.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	68b9      	ldr	r1, [r7, #8]
 80094b2:	4618      	mov	r0, r3
 80094b4:	f000 fe6a 	bl	800a18c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80094c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094d6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	021a      	lsls	r2, r3, #8
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	430a      	orrs	r2, r1
 80094ea:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80094ec:	e002      	b.n	80094f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	75fb      	strb	r3, [r7, #23]
      break;
 80094f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80094fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop

08009508 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800951c:	2b01      	cmp	r3, #1
 800951e:	d101      	bne.n	8009524 <HAL_TIM_ConfigClockSource+0x1c>
 8009520:	2302      	movs	r3, #2
 8009522:	e0f6      	b.n	8009712 <HAL_TIM_ConfigClockSource+0x20a>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2202      	movs	r2, #2
 8009530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8009542:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009546:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800954e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	68ba      	ldr	r2, [r7, #8]
 8009556:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a6f      	ldr	r2, [pc, #444]	; (800971c <HAL_TIM_ConfigClockSource+0x214>)
 800955e:	4293      	cmp	r3, r2
 8009560:	f000 80c1 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 8009564:	4a6d      	ldr	r2, [pc, #436]	; (800971c <HAL_TIM_ConfigClockSource+0x214>)
 8009566:	4293      	cmp	r3, r2
 8009568:	f200 80c6 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800956c:	4a6c      	ldr	r2, [pc, #432]	; (8009720 <HAL_TIM_ConfigClockSource+0x218>)
 800956e:	4293      	cmp	r3, r2
 8009570:	f000 80b9 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 8009574:	4a6a      	ldr	r2, [pc, #424]	; (8009720 <HAL_TIM_ConfigClockSource+0x218>)
 8009576:	4293      	cmp	r3, r2
 8009578:	f200 80be 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800957c:	4a69      	ldr	r2, [pc, #420]	; (8009724 <HAL_TIM_ConfigClockSource+0x21c>)
 800957e:	4293      	cmp	r3, r2
 8009580:	f000 80b1 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 8009584:	4a67      	ldr	r2, [pc, #412]	; (8009724 <HAL_TIM_ConfigClockSource+0x21c>)
 8009586:	4293      	cmp	r3, r2
 8009588:	f200 80b6 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800958c:	4a66      	ldr	r2, [pc, #408]	; (8009728 <HAL_TIM_ConfigClockSource+0x220>)
 800958e:	4293      	cmp	r3, r2
 8009590:	f000 80a9 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 8009594:	4a64      	ldr	r2, [pc, #400]	; (8009728 <HAL_TIM_ConfigClockSource+0x220>)
 8009596:	4293      	cmp	r3, r2
 8009598:	f200 80ae 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800959c:	4a63      	ldr	r2, [pc, #396]	; (800972c <HAL_TIM_ConfigClockSource+0x224>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	f000 80a1 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 80095a4:	4a61      	ldr	r2, [pc, #388]	; (800972c <HAL_TIM_ConfigClockSource+0x224>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	f200 80a6 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80095ac:	4a60      	ldr	r2, [pc, #384]	; (8009730 <HAL_TIM_ConfigClockSource+0x228>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	f000 8099 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 80095b4:	4a5e      	ldr	r2, [pc, #376]	; (8009730 <HAL_TIM_ConfigClockSource+0x228>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	f200 809e 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80095bc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80095c0:	f000 8091 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 80095c4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80095c8:	f200 8096 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80095cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095d0:	f000 8089 	beq.w	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 80095d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095d8:	f200 808e 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80095dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095e0:	d03e      	beq.n	8009660 <HAL_TIM_ConfigClockSource+0x158>
 80095e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095e6:	f200 8087 	bhi.w	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80095ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095ee:	f000 8086 	beq.w	80096fe <HAL_TIM_ConfigClockSource+0x1f6>
 80095f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095f6:	d87f      	bhi.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80095f8:	2b70      	cmp	r3, #112	; 0x70
 80095fa:	d01a      	beq.n	8009632 <HAL_TIM_ConfigClockSource+0x12a>
 80095fc:	2b70      	cmp	r3, #112	; 0x70
 80095fe:	d87b      	bhi.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8009600:	2b60      	cmp	r3, #96	; 0x60
 8009602:	d050      	beq.n	80096a6 <HAL_TIM_ConfigClockSource+0x19e>
 8009604:	2b60      	cmp	r3, #96	; 0x60
 8009606:	d877      	bhi.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8009608:	2b50      	cmp	r3, #80	; 0x50
 800960a:	d03c      	beq.n	8009686 <HAL_TIM_ConfigClockSource+0x17e>
 800960c:	2b50      	cmp	r3, #80	; 0x50
 800960e:	d873      	bhi.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8009610:	2b40      	cmp	r3, #64	; 0x40
 8009612:	d058      	beq.n	80096c6 <HAL_TIM_ConfigClockSource+0x1be>
 8009614:	2b40      	cmp	r3, #64	; 0x40
 8009616:	d86f      	bhi.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8009618:	2b30      	cmp	r3, #48	; 0x30
 800961a:	d064      	beq.n	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 800961c:	2b30      	cmp	r3, #48	; 0x30
 800961e:	d86b      	bhi.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8009620:	2b20      	cmp	r3, #32
 8009622:	d060      	beq.n	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 8009624:	2b20      	cmp	r3, #32
 8009626:	d867      	bhi.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8009628:	2b00      	cmp	r3, #0
 800962a:	d05c      	beq.n	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 800962c:	2b10      	cmp	r3, #16
 800962e:	d05a      	beq.n	80096e6 <HAL_TIM_ConfigClockSource+0x1de>
 8009630:	e062      	b.n	80096f8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009642:	f000 fe8b 	bl	800a35c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009654:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	68ba      	ldr	r2, [r7, #8]
 800965c:	609a      	str	r2, [r3, #8]
      break;
 800965e:	e04f      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009670:	f000 fe74 	bl	800a35c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	689a      	ldr	r2, [r3, #8]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009682:	609a      	str	r2, [r3, #8]
      break;
 8009684:	e03c      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009692:	461a      	mov	r2, r3
 8009694:	f000 fde6 	bl	800a264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2150      	movs	r1, #80	; 0x50
 800969e:	4618      	mov	r0, r3
 80096a0:	f000 fe3f 	bl	800a322 <TIM_ITRx_SetConfig>
      break;
 80096a4:	e02c      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80096b2:	461a      	mov	r2, r3
 80096b4:	f000 fe05 	bl	800a2c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	2160      	movs	r1, #96	; 0x60
 80096be:	4618      	mov	r0, r3
 80096c0:	f000 fe2f 	bl	800a322 <TIM_ITRx_SetConfig>
      break;
 80096c4:	e01c      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80096d2:	461a      	mov	r2, r3
 80096d4:	f000 fdc6 	bl	800a264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2140      	movs	r1, #64	; 0x40
 80096de:	4618      	mov	r0, r3
 80096e0:	f000 fe1f 	bl	800a322 <TIM_ITRx_SetConfig>
      break;
 80096e4:	e00c      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4619      	mov	r1, r3
 80096f0:	4610      	mov	r0, r2
 80096f2:	f000 fe16 	bl	800a322 <TIM_ITRx_SetConfig>
      break;
 80096f6:	e003      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80096f8:	2301      	movs	r3, #1
 80096fa:	73fb      	strb	r3, [r7, #15]
      break;
 80096fc:	e000      	b.n	8009700 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80096fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2201      	movs	r2, #1
 8009704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2200      	movs	r2, #0
 800970c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009710:	7bfb      	ldrb	r3, [r7, #15]
}
 8009712:	4618      	mov	r0, r3
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop
 800971c:	00100070 	.word	0x00100070
 8009720:	00100060 	.word	0x00100060
 8009724:	00100050 	.word	0x00100050
 8009728:	00100040 	.word	0x00100040
 800972c:	00100030 	.word	0x00100030
 8009730:	00100020 	.word	0x00100020

08009734 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800973c:	bf00      	nop
 800973e:	370c      	adds	r7, #12
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr

08009748 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009748:	b480      	push	{r7}
 800974a:	b083      	sub	sp, #12
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009764:	bf00      	nop
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8009778:	bf00      	nop
 800977a:	370c      	adds	r7, #12
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009784:	b480      	push	{r7}
 8009786:	b083      	sub	sp, #12
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80097a0:	bf00      	nop
 80097a2:	370c      	adds	r7, #12
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr

080097ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b083      	sub	sp, #12
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097b4:	bf00      	nop
 80097b6:	370c      	adds	r7, #12
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80097c8:	bf00      	nop
 80097ca:	370c      	adds	r7, #12
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80097dc:	bf00      	nop
 80097de:	370c      	adds	r7, #12
 80097e0:	46bd      	mov	sp, r7
 80097e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e6:	4770      	bx	lr

080097e8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b087      	sub	sp, #28
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	460b      	mov	r3, r1
 80097f2:	607a      	str	r2, [r7, #4]
 80097f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80097f6:	2300      	movs	r3, #0
 80097f8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e14a      	b.n	8009a9a <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800980a:	b2db      	uxtb	r3, r3
 800980c:	2b01      	cmp	r3, #1
 800980e:	f040 80dd 	bne.w	80099cc <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8009812:	7afb      	ldrb	r3, [r7, #11]
 8009814:	2b1f      	cmp	r3, #31
 8009816:	f200 80d6 	bhi.w	80099c6 <HAL_TIM_RegisterCallback+0x1de>
 800981a:	a201      	add	r2, pc, #4	; (adr r2, 8009820 <HAL_TIM_RegisterCallback+0x38>)
 800981c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009820:	080098a1 	.word	0x080098a1
 8009824:	080098a9 	.word	0x080098a9
 8009828:	080098b1 	.word	0x080098b1
 800982c:	080098b9 	.word	0x080098b9
 8009830:	080098c1 	.word	0x080098c1
 8009834:	080098c9 	.word	0x080098c9
 8009838:	080098d1 	.word	0x080098d1
 800983c:	080098d9 	.word	0x080098d9
 8009840:	080098e1 	.word	0x080098e1
 8009844:	080098e9 	.word	0x080098e9
 8009848:	080098f1 	.word	0x080098f1
 800984c:	080098f9 	.word	0x080098f9
 8009850:	08009901 	.word	0x08009901
 8009854:	08009909 	.word	0x08009909
 8009858:	08009913 	.word	0x08009913
 800985c:	0800991d 	.word	0x0800991d
 8009860:	08009927 	.word	0x08009927
 8009864:	08009931 	.word	0x08009931
 8009868:	0800993b 	.word	0x0800993b
 800986c:	08009945 	.word	0x08009945
 8009870:	0800994f 	.word	0x0800994f
 8009874:	08009959 	.word	0x08009959
 8009878:	08009963 	.word	0x08009963
 800987c:	0800996d 	.word	0x0800996d
 8009880:	08009977 	.word	0x08009977
 8009884:	08009981 	.word	0x08009981
 8009888:	0800998b 	.word	0x0800998b
 800988c:	08009995 	.word	0x08009995
 8009890:	0800999f 	.word	0x0800999f
 8009894:	080099a9 	.word	0x080099a9
 8009898:	080099b3 	.word	0x080099b3
 800989c:	080099bd 	.word	0x080099bd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80098a6:	e0f7      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	687a      	ldr	r2, [r7, #4]
 80098ac:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 80098ae:	e0f3      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80098b6:	e0ef      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 80098be:	e0eb      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 80098c6:	e0e7      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	687a      	ldr	r2, [r7, #4]
 80098cc:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 80098ce:	e0e3      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 80098d6:	e0df      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 80098de:	e0db      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	687a      	ldr	r2, [r7, #4]
 80098e4:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80098e6:	e0d7      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	687a      	ldr	r2, [r7, #4]
 80098ec:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80098ee:	e0d3      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	687a      	ldr	r2, [r7, #4]
 80098f4:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 80098f6:	e0cf      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 80098fe:	e0cb      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	687a      	ldr	r2, [r7, #4]
 8009904:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8009906:	e0c7      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	687a      	ldr	r2, [r7, #4]
 800990c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8009910:	e0c2      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800991a:	e0bd      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8009924:	e0b8      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	687a      	ldr	r2, [r7, #4]
 800992a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800992e:	e0b3      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	687a      	ldr	r2, [r7, #4]
 8009934:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8009938:	e0ae      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8009942:	e0a9      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800994c:	e0a4      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 8009956:	e09f      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 8009960:	e09a      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 800996a:	e095      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8009974:	e090      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800997e:	e08b      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	687a      	ldr	r2, [r7, #4]
 8009984:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8009988:	e086      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
        break;
 8009992:	e081      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	687a      	ldr	r2, [r7, #4]
 8009998:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
        break;
 800999c:	e07c      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
        break;
 80099a6:	e077      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
        break;
 80099b0:	e072      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        break;
 80099ba:	e06d      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        break;
 80099c4:	e068      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	75fb      	strb	r3, [r7, #23]
        break;
 80099ca:	e065      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d15d      	bne.n	8009a94 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 80099d8:	7afb      	ldrb	r3, [r7, #11]
 80099da:	2b0d      	cmp	r3, #13
 80099dc:	d857      	bhi.n	8009a8e <HAL_TIM_RegisterCallback+0x2a6>
 80099de:	a201      	add	r2, pc, #4	; (adr r2, 80099e4 <HAL_TIM_RegisterCallback+0x1fc>)
 80099e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e4:	08009a1d 	.word	0x08009a1d
 80099e8:	08009a25 	.word	0x08009a25
 80099ec:	08009a2d 	.word	0x08009a2d
 80099f0:	08009a35 	.word	0x08009a35
 80099f4:	08009a3d 	.word	0x08009a3d
 80099f8:	08009a45 	.word	0x08009a45
 80099fc:	08009a4d 	.word	0x08009a4d
 8009a00:	08009a55 	.word	0x08009a55
 8009a04:	08009a5d 	.word	0x08009a5d
 8009a08:	08009a65 	.word	0x08009a65
 8009a0c:	08009a6d 	.word	0x08009a6d
 8009a10:	08009a75 	.word	0x08009a75
 8009a14:	08009a7d 	.word	0x08009a7d
 8009a18:	08009a85 	.word	0x08009a85
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009a22:	e039      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	687a      	ldr	r2, [r7, #4]
 8009a28:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009a2a:	e035      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	687a      	ldr	r2, [r7, #4]
 8009a30:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009a32:	e031      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009a3a:	e02d      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	687a      	ldr	r2, [r7, #4]
 8009a40:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009a42:	e029      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009a4a:	e025      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	687a      	ldr	r2, [r7, #4]
 8009a50:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8009a52:	e021      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	687a      	ldr	r2, [r7, #4]
 8009a58:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8009a5a:	e01d      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009a62:	e019      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	687a      	ldr	r2, [r7, #4]
 8009a68:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009a6a:	e015      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8009a72:	e011      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8009a7a:	e00d      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8009a82:	e009      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8009a8c:	e004      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	75fb      	strb	r3, [r7, #23]
        break;
 8009a92:	e001      	b.n	8009a98 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8009a94:	2301      	movs	r3, #1
 8009a96:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009a98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	371c      	adds	r7, #28
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop

08009aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b085      	sub	sp, #20
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	4a4c      	ldr	r2, [pc, #304]	; (8009bec <TIM_Base_SetConfig+0x144>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d017      	beq.n	8009af0 <TIM_Base_SetConfig+0x48>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ac6:	d013      	beq.n	8009af0 <TIM_Base_SetConfig+0x48>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	4a49      	ldr	r2, [pc, #292]	; (8009bf0 <TIM_Base_SetConfig+0x148>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d00f      	beq.n	8009af0 <TIM_Base_SetConfig+0x48>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a48      	ldr	r2, [pc, #288]	; (8009bf4 <TIM_Base_SetConfig+0x14c>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d00b      	beq.n	8009af0 <TIM_Base_SetConfig+0x48>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4a47      	ldr	r2, [pc, #284]	; (8009bf8 <TIM_Base_SetConfig+0x150>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d007      	beq.n	8009af0 <TIM_Base_SetConfig+0x48>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4a46      	ldr	r2, [pc, #280]	; (8009bfc <TIM_Base_SetConfig+0x154>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d003      	beq.n	8009af0 <TIM_Base_SetConfig+0x48>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a45      	ldr	r2, [pc, #276]	; (8009c00 <TIM_Base_SetConfig+0x158>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d108      	bne.n	8009b02 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009af6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	68fa      	ldr	r2, [r7, #12]
 8009afe:	4313      	orrs	r3, r2
 8009b00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	4a39      	ldr	r2, [pc, #228]	; (8009bec <TIM_Base_SetConfig+0x144>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d023      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b10:	d01f      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	4a36      	ldr	r2, [pc, #216]	; (8009bf0 <TIM_Base_SetConfig+0x148>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d01b      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a35      	ldr	r2, [pc, #212]	; (8009bf4 <TIM_Base_SetConfig+0x14c>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d017      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a34      	ldr	r2, [pc, #208]	; (8009bf8 <TIM_Base_SetConfig+0x150>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d013      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a33      	ldr	r2, [pc, #204]	; (8009bfc <TIM_Base_SetConfig+0x154>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d00f      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	4a33      	ldr	r2, [pc, #204]	; (8009c04 <TIM_Base_SetConfig+0x15c>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d00b      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4a32      	ldr	r2, [pc, #200]	; (8009c08 <TIM_Base_SetConfig+0x160>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d007      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	4a31      	ldr	r2, [pc, #196]	; (8009c0c <TIM_Base_SetConfig+0x164>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d003      	beq.n	8009b52 <TIM_Base_SetConfig+0xaa>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4a2c      	ldr	r2, [pc, #176]	; (8009c00 <TIM_Base_SetConfig+0x158>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d108      	bne.n	8009b64 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	695b      	ldr	r3, [r3, #20]
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	68fa      	ldr	r2, [r7, #12]
 8009b76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	689a      	ldr	r2, [r3, #8]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	681a      	ldr	r2, [r3, #0]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a18      	ldr	r2, [pc, #96]	; (8009bec <TIM_Base_SetConfig+0x144>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d013      	beq.n	8009bb8 <TIM_Base_SetConfig+0x110>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a1a      	ldr	r2, [pc, #104]	; (8009bfc <TIM_Base_SetConfig+0x154>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d00f      	beq.n	8009bb8 <TIM_Base_SetConfig+0x110>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a1a      	ldr	r2, [pc, #104]	; (8009c04 <TIM_Base_SetConfig+0x15c>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d00b      	beq.n	8009bb8 <TIM_Base_SetConfig+0x110>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a19      	ldr	r2, [pc, #100]	; (8009c08 <TIM_Base_SetConfig+0x160>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d007      	beq.n	8009bb8 <TIM_Base_SetConfig+0x110>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	4a18      	ldr	r2, [pc, #96]	; (8009c0c <TIM_Base_SetConfig+0x164>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d003      	beq.n	8009bb8 <TIM_Base_SetConfig+0x110>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a13      	ldr	r2, [pc, #76]	; (8009c00 <TIM_Base_SetConfig+0x158>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d103      	bne.n	8009bc0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	691a      	ldr	r2, [r3, #16]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	691b      	ldr	r3, [r3, #16]
 8009bca:	f003 0301 	and.w	r3, r3, #1
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d105      	bne.n	8009bde <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	691b      	ldr	r3, [r3, #16]
 8009bd6:	f023 0201 	bic.w	r2, r3, #1
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	611a      	str	r2, [r3, #16]
  }
}
 8009bde:	bf00      	nop
 8009be0:	3714      	adds	r7, #20
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	40012c00 	.word	0x40012c00
 8009bf0:	40000400 	.word	0x40000400
 8009bf4:	40000800 	.word	0x40000800
 8009bf8:	40000c00 	.word	0x40000c00
 8009bfc:	40013400 	.word	0x40013400
 8009c00:	40015000 	.word	0x40015000
 8009c04:	40014000 	.word	0x40014000
 8009c08:	40014400 	.word	0x40014400
 8009c0c:	40014800 	.word	0x40014800

08009c10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b087      	sub	sp, #28
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
 8009c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6a1b      	ldr	r3, [r3, #32]
 8009c1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6a1b      	ldr	r3, [r3, #32]
 8009c24:	f023 0201 	bic.w	r2, r3, #1
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f023 0303 	bic.w	r3, r3, #3
 8009c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	4313      	orrs	r3, r2
 8009c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	f023 0302 	bic.w	r3, r3, #2
 8009c5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	689b      	ldr	r3, [r3, #8]
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	4313      	orrs	r3, r2
 8009c66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4a30      	ldr	r2, [pc, #192]	; (8009d2c <TIM_OC1_SetConfig+0x11c>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d013      	beq.n	8009c98 <TIM_OC1_SetConfig+0x88>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	4a2f      	ldr	r2, [pc, #188]	; (8009d30 <TIM_OC1_SetConfig+0x120>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d00f      	beq.n	8009c98 <TIM_OC1_SetConfig+0x88>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	4a2e      	ldr	r2, [pc, #184]	; (8009d34 <TIM_OC1_SetConfig+0x124>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d00b      	beq.n	8009c98 <TIM_OC1_SetConfig+0x88>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a2d      	ldr	r2, [pc, #180]	; (8009d38 <TIM_OC1_SetConfig+0x128>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d007      	beq.n	8009c98 <TIM_OC1_SetConfig+0x88>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a2c      	ldr	r2, [pc, #176]	; (8009d3c <TIM_OC1_SetConfig+0x12c>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d003      	beq.n	8009c98 <TIM_OC1_SetConfig+0x88>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	4a2b      	ldr	r2, [pc, #172]	; (8009d40 <TIM_OC1_SetConfig+0x130>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d10c      	bne.n	8009cb2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c98:	697b      	ldr	r3, [r7, #20]
 8009c9a:	f023 0308 	bic.w	r3, r3, #8
 8009c9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	697a      	ldr	r2, [r7, #20]
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	f023 0304 	bic.w	r3, r3, #4
 8009cb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	4a1d      	ldr	r2, [pc, #116]	; (8009d2c <TIM_OC1_SetConfig+0x11c>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d013      	beq.n	8009ce2 <TIM_OC1_SetConfig+0xd2>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	4a1c      	ldr	r2, [pc, #112]	; (8009d30 <TIM_OC1_SetConfig+0x120>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d00f      	beq.n	8009ce2 <TIM_OC1_SetConfig+0xd2>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	4a1b      	ldr	r2, [pc, #108]	; (8009d34 <TIM_OC1_SetConfig+0x124>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d00b      	beq.n	8009ce2 <TIM_OC1_SetConfig+0xd2>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4a1a      	ldr	r2, [pc, #104]	; (8009d38 <TIM_OC1_SetConfig+0x128>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d007      	beq.n	8009ce2 <TIM_OC1_SetConfig+0xd2>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4a19      	ldr	r2, [pc, #100]	; (8009d3c <TIM_OC1_SetConfig+0x12c>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d003      	beq.n	8009ce2 <TIM_OC1_SetConfig+0xd2>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a18      	ldr	r2, [pc, #96]	; (8009d40 <TIM_OC1_SetConfig+0x130>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d111      	bne.n	8009d06 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	695b      	ldr	r3, [r3, #20]
 8009cf6:	693a      	ldr	r2, [r7, #16]
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	699b      	ldr	r3, [r3, #24]
 8009d00:	693a      	ldr	r2, [r7, #16]
 8009d02:	4313      	orrs	r3, r2
 8009d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	693a      	ldr	r2, [r7, #16]
 8009d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	685a      	ldr	r2, [r3, #4]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	697a      	ldr	r2, [r7, #20]
 8009d1e:	621a      	str	r2, [r3, #32]
}
 8009d20:	bf00      	nop
 8009d22:	371c      	adds	r7, #28
 8009d24:	46bd      	mov	sp, r7
 8009d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2a:	4770      	bx	lr
 8009d2c:	40012c00 	.word	0x40012c00
 8009d30:	40013400 	.word	0x40013400
 8009d34:	40014000 	.word	0x40014000
 8009d38:	40014400 	.word	0x40014400
 8009d3c:	40014800 	.word	0x40014800
 8009d40:	40015000 	.word	0x40015000

08009d44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b087      	sub	sp, #28
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6a1b      	ldr	r3, [r3, #32]
 8009d52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6a1b      	ldr	r3, [r3, #32]
 8009d58:	f023 0210 	bic.w	r2, r3, #16
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	699b      	ldr	r3, [r3, #24]
 8009d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009d72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	021b      	lsls	r3, r3, #8
 8009d86:	68fa      	ldr	r2, [r7, #12]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	f023 0320 	bic.w	r3, r3, #32
 8009d92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	011b      	lsls	r3, r3, #4
 8009d9a:	697a      	ldr	r2, [r7, #20]
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	4a2c      	ldr	r2, [pc, #176]	; (8009e54 <TIM_OC2_SetConfig+0x110>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d007      	beq.n	8009db8 <TIM_OC2_SetConfig+0x74>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a2b      	ldr	r2, [pc, #172]	; (8009e58 <TIM_OC2_SetConfig+0x114>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d003      	beq.n	8009db8 <TIM_OC2_SetConfig+0x74>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a2a      	ldr	r2, [pc, #168]	; (8009e5c <TIM_OC2_SetConfig+0x118>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d10d      	bne.n	8009dd4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009dbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	68db      	ldr	r3, [r3, #12]
 8009dc4:	011b      	lsls	r3, r3, #4
 8009dc6:	697a      	ldr	r2, [r7, #20]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009dd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4a1f      	ldr	r2, [pc, #124]	; (8009e54 <TIM_OC2_SetConfig+0x110>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d013      	beq.n	8009e04 <TIM_OC2_SetConfig+0xc0>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4a1e      	ldr	r2, [pc, #120]	; (8009e58 <TIM_OC2_SetConfig+0x114>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d00f      	beq.n	8009e04 <TIM_OC2_SetConfig+0xc0>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	4a1e      	ldr	r2, [pc, #120]	; (8009e60 <TIM_OC2_SetConfig+0x11c>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d00b      	beq.n	8009e04 <TIM_OC2_SetConfig+0xc0>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	4a1d      	ldr	r2, [pc, #116]	; (8009e64 <TIM_OC2_SetConfig+0x120>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d007      	beq.n	8009e04 <TIM_OC2_SetConfig+0xc0>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	4a1c      	ldr	r2, [pc, #112]	; (8009e68 <TIM_OC2_SetConfig+0x124>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d003      	beq.n	8009e04 <TIM_OC2_SetConfig+0xc0>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	4a17      	ldr	r2, [pc, #92]	; (8009e5c <TIM_OC2_SetConfig+0x118>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d113      	bne.n	8009e2c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	695b      	ldr	r3, [r3, #20]
 8009e18:	009b      	lsls	r3, r3, #2
 8009e1a:	693a      	ldr	r2, [r7, #16]
 8009e1c:	4313      	orrs	r3, r2
 8009e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	699b      	ldr	r3, [r3, #24]
 8009e24:	009b      	lsls	r3, r3, #2
 8009e26:	693a      	ldr	r2, [r7, #16]
 8009e28:	4313      	orrs	r3, r2
 8009e2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	693a      	ldr	r2, [r7, #16]
 8009e30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	68fa      	ldr	r2, [r7, #12]
 8009e36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	685a      	ldr	r2, [r3, #4]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	697a      	ldr	r2, [r7, #20]
 8009e44:	621a      	str	r2, [r3, #32]
}
 8009e46:	bf00      	nop
 8009e48:	371c      	adds	r7, #28
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	40012c00 	.word	0x40012c00
 8009e58:	40013400 	.word	0x40013400
 8009e5c:	40015000 	.word	0x40015000
 8009e60:	40014000 	.word	0x40014000
 8009e64:	40014400 	.word	0x40014400
 8009e68:	40014800 	.word	0x40014800

08009e6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b087      	sub	sp, #28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a1b      	ldr	r3, [r3, #32]
 8009e7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6a1b      	ldr	r3, [r3, #32]
 8009e80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	685b      	ldr	r3, [r3, #4]
 8009e8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	69db      	ldr	r3, [r3, #28]
 8009e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f023 0303 	bic.w	r3, r3, #3
 8009ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	68fa      	ldr	r2, [r7, #12]
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	689b      	ldr	r3, [r3, #8]
 8009ebe:	021b      	lsls	r3, r3, #8
 8009ec0:	697a      	ldr	r2, [r7, #20]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	4a2b      	ldr	r2, [pc, #172]	; (8009f78 <TIM_OC3_SetConfig+0x10c>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d007      	beq.n	8009ede <TIM_OC3_SetConfig+0x72>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	4a2a      	ldr	r2, [pc, #168]	; (8009f7c <TIM_OC3_SetConfig+0x110>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d003      	beq.n	8009ede <TIM_OC3_SetConfig+0x72>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	4a29      	ldr	r2, [pc, #164]	; (8009f80 <TIM_OC3_SetConfig+0x114>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d10d      	bne.n	8009efa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ee4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	021b      	lsls	r3, r3, #8
 8009eec:	697a      	ldr	r2, [r7, #20]
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ef8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	4a1e      	ldr	r2, [pc, #120]	; (8009f78 <TIM_OC3_SetConfig+0x10c>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d013      	beq.n	8009f2a <TIM_OC3_SetConfig+0xbe>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4a1d      	ldr	r2, [pc, #116]	; (8009f7c <TIM_OC3_SetConfig+0x110>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d00f      	beq.n	8009f2a <TIM_OC3_SetConfig+0xbe>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a1d      	ldr	r2, [pc, #116]	; (8009f84 <TIM_OC3_SetConfig+0x118>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d00b      	beq.n	8009f2a <TIM_OC3_SetConfig+0xbe>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	4a1c      	ldr	r2, [pc, #112]	; (8009f88 <TIM_OC3_SetConfig+0x11c>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d007      	beq.n	8009f2a <TIM_OC3_SetConfig+0xbe>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	4a1b      	ldr	r2, [pc, #108]	; (8009f8c <TIM_OC3_SetConfig+0x120>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d003      	beq.n	8009f2a <TIM_OC3_SetConfig+0xbe>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	4a16      	ldr	r2, [pc, #88]	; (8009f80 <TIM_OC3_SetConfig+0x114>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d113      	bne.n	8009f52 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	695b      	ldr	r3, [r3, #20]
 8009f3e:	011b      	lsls	r3, r3, #4
 8009f40:	693a      	ldr	r2, [r7, #16]
 8009f42:	4313      	orrs	r3, r2
 8009f44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	699b      	ldr	r3, [r3, #24]
 8009f4a:	011b      	lsls	r3, r3, #4
 8009f4c:	693a      	ldr	r2, [r7, #16]
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	693a      	ldr	r2, [r7, #16]
 8009f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	68fa      	ldr	r2, [r7, #12]
 8009f5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	685a      	ldr	r2, [r3, #4]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	697a      	ldr	r2, [r7, #20]
 8009f6a:	621a      	str	r2, [r3, #32]
}
 8009f6c:	bf00      	nop
 8009f6e:	371c      	adds	r7, #28
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr
 8009f78:	40012c00 	.word	0x40012c00
 8009f7c:	40013400 	.word	0x40013400
 8009f80:	40015000 	.word	0x40015000
 8009f84:	40014000 	.word	0x40014000
 8009f88:	40014400 	.word	0x40014400
 8009f8c:	40014800 	.word	0x40014800

08009f90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b087      	sub	sp, #28
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6a1b      	ldr	r3, [r3, #32]
 8009f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6a1b      	ldr	r3, [r3, #32]
 8009fa4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	685b      	ldr	r3, [r3, #4]
 8009fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	69db      	ldr	r3, [r3, #28]
 8009fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009fbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	021b      	lsls	r3, r3, #8
 8009fd2:	68fa      	ldr	r2, [r7, #12]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	031b      	lsls	r3, r3, #12
 8009fe6:	697a      	ldr	r2, [r7, #20]
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a2c      	ldr	r2, [pc, #176]	; (800a0a0 <TIM_OC4_SetConfig+0x110>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d007      	beq.n	800a004 <TIM_OC4_SetConfig+0x74>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a2b      	ldr	r2, [pc, #172]	; (800a0a4 <TIM_OC4_SetConfig+0x114>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d003      	beq.n	800a004 <TIM_OC4_SetConfig+0x74>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a2a      	ldr	r2, [pc, #168]	; (800a0a8 <TIM_OC4_SetConfig+0x118>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d10d      	bne.n	800a020 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a00a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	031b      	lsls	r3, r3, #12
 800a012:	697a      	ldr	r2, [r7, #20]
 800a014:	4313      	orrs	r3, r2
 800a016:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a01e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4a1f      	ldr	r2, [pc, #124]	; (800a0a0 <TIM_OC4_SetConfig+0x110>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d013      	beq.n	800a050 <TIM_OC4_SetConfig+0xc0>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	4a1e      	ldr	r2, [pc, #120]	; (800a0a4 <TIM_OC4_SetConfig+0x114>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d00f      	beq.n	800a050 <TIM_OC4_SetConfig+0xc0>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a1e      	ldr	r2, [pc, #120]	; (800a0ac <TIM_OC4_SetConfig+0x11c>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d00b      	beq.n	800a050 <TIM_OC4_SetConfig+0xc0>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a1d      	ldr	r2, [pc, #116]	; (800a0b0 <TIM_OC4_SetConfig+0x120>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d007      	beq.n	800a050 <TIM_OC4_SetConfig+0xc0>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a1c      	ldr	r2, [pc, #112]	; (800a0b4 <TIM_OC4_SetConfig+0x124>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d003      	beq.n	800a050 <TIM_OC4_SetConfig+0xc0>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a17      	ldr	r2, [pc, #92]	; (800a0a8 <TIM_OC4_SetConfig+0x118>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d113      	bne.n	800a078 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a056:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a05e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	695b      	ldr	r3, [r3, #20]
 800a064:	019b      	lsls	r3, r3, #6
 800a066:	693a      	ldr	r2, [r7, #16]
 800a068:	4313      	orrs	r3, r2
 800a06a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	699b      	ldr	r3, [r3, #24]
 800a070:	019b      	lsls	r3, r3, #6
 800a072:	693a      	ldr	r2, [r7, #16]
 800a074:	4313      	orrs	r3, r2
 800a076:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	693a      	ldr	r2, [r7, #16]
 800a07c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	685a      	ldr	r2, [r3, #4]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	697a      	ldr	r2, [r7, #20]
 800a090:	621a      	str	r2, [r3, #32]
}
 800a092:	bf00      	nop
 800a094:	371c      	adds	r7, #28
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	40012c00 	.word	0x40012c00
 800a0a4:	40013400 	.word	0x40013400
 800a0a8:	40015000 	.word	0x40015000
 800a0ac:	40014000 	.word	0x40014000
 800a0b0:	40014400 	.word	0x40014400
 800a0b4:	40014800 	.word	0x40014800

0800a0b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b087      	sub	sp, #28
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a1b      	ldr	r3, [r3, #32]
 800a0c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6a1b      	ldr	r3, [r3, #32]
 800a0cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a0e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a0fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	041b      	lsls	r3, r3, #16
 800a104:	693a      	ldr	r2, [r7, #16]
 800a106:	4313      	orrs	r3, r2
 800a108:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a19      	ldr	r2, [pc, #100]	; (800a174 <TIM_OC5_SetConfig+0xbc>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d013      	beq.n	800a13a <TIM_OC5_SetConfig+0x82>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a18      	ldr	r2, [pc, #96]	; (800a178 <TIM_OC5_SetConfig+0xc0>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d00f      	beq.n	800a13a <TIM_OC5_SetConfig+0x82>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a17      	ldr	r2, [pc, #92]	; (800a17c <TIM_OC5_SetConfig+0xc4>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d00b      	beq.n	800a13a <TIM_OC5_SetConfig+0x82>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a16      	ldr	r2, [pc, #88]	; (800a180 <TIM_OC5_SetConfig+0xc8>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d007      	beq.n	800a13a <TIM_OC5_SetConfig+0x82>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	4a15      	ldr	r2, [pc, #84]	; (800a184 <TIM_OC5_SetConfig+0xcc>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d003      	beq.n	800a13a <TIM_OC5_SetConfig+0x82>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	4a14      	ldr	r2, [pc, #80]	; (800a188 <TIM_OC5_SetConfig+0xd0>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d109      	bne.n	800a14e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a140:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	695b      	ldr	r3, [r3, #20]
 800a146:	021b      	lsls	r3, r3, #8
 800a148:	697a      	ldr	r2, [r7, #20]
 800a14a:	4313      	orrs	r3, r2
 800a14c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	697a      	ldr	r2, [r7, #20]
 800a152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	68fa      	ldr	r2, [r7, #12]
 800a158:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	685a      	ldr	r2, [r3, #4]
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	693a      	ldr	r2, [r7, #16]
 800a166:	621a      	str	r2, [r3, #32]
}
 800a168:	bf00      	nop
 800a16a:	371c      	adds	r7, #28
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr
 800a174:	40012c00 	.word	0x40012c00
 800a178:	40013400 	.word	0x40013400
 800a17c:	40014000 	.word	0x40014000
 800a180:	40014400 	.word	0x40014400
 800a184:	40014800 	.word	0x40014800
 800a188:	40015000 	.word	0x40015000

0800a18c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b087      	sub	sp, #28
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6a1b      	ldr	r3, [r3, #32]
 800a19a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6a1b      	ldr	r3, [r3, #32]
 800a1a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a1ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	021b      	lsls	r3, r3, #8
 800a1c6:	68fa      	ldr	r2, [r7, #12]
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a1d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	051b      	lsls	r3, r3, #20
 800a1da:	693a      	ldr	r2, [r7, #16]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	4a1a      	ldr	r2, [pc, #104]	; (800a24c <TIM_OC6_SetConfig+0xc0>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d013      	beq.n	800a210 <TIM_OC6_SetConfig+0x84>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	4a19      	ldr	r2, [pc, #100]	; (800a250 <TIM_OC6_SetConfig+0xc4>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d00f      	beq.n	800a210 <TIM_OC6_SetConfig+0x84>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	4a18      	ldr	r2, [pc, #96]	; (800a254 <TIM_OC6_SetConfig+0xc8>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d00b      	beq.n	800a210 <TIM_OC6_SetConfig+0x84>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	4a17      	ldr	r2, [pc, #92]	; (800a258 <TIM_OC6_SetConfig+0xcc>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d007      	beq.n	800a210 <TIM_OC6_SetConfig+0x84>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	4a16      	ldr	r2, [pc, #88]	; (800a25c <TIM_OC6_SetConfig+0xd0>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d003      	beq.n	800a210 <TIM_OC6_SetConfig+0x84>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	4a15      	ldr	r2, [pc, #84]	; (800a260 <TIM_OC6_SetConfig+0xd4>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d109      	bne.n	800a224 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a216:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	695b      	ldr	r3, [r3, #20]
 800a21c:	029b      	lsls	r3, r3, #10
 800a21e:	697a      	ldr	r2, [r7, #20]
 800a220:	4313      	orrs	r3, r2
 800a222:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	697a      	ldr	r2, [r7, #20]
 800a228:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	68fa      	ldr	r2, [r7, #12]
 800a22e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	685a      	ldr	r2, [r3, #4]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	693a      	ldr	r2, [r7, #16]
 800a23c:	621a      	str	r2, [r3, #32]
}
 800a23e:	bf00      	nop
 800a240:	371c      	adds	r7, #28
 800a242:	46bd      	mov	sp, r7
 800a244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a248:	4770      	bx	lr
 800a24a:	bf00      	nop
 800a24c:	40012c00 	.word	0x40012c00
 800a250:	40013400 	.word	0x40013400
 800a254:	40014000 	.word	0x40014000
 800a258:	40014400 	.word	0x40014400
 800a25c:	40014800 	.word	0x40014800
 800a260:	40015000 	.word	0x40015000

0800a264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a264:	b480      	push	{r7}
 800a266:	b087      	sub	sp, #28
 800a268:	af00      	add	r7, sp, #0
 800a26a:	60f8      	str	r0, [r7, #12]
 800a26c:	60b9      	str	r1, [r7, #8]
 800a26e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6a1b      	ldr	r3, [r3, #32]
 800a274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	6a1b      	ldr	r3, [r3, #32]
 800a27a:	f023 0201 	bic.w	r2, r3, #1
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	699b      	ldr	r3, [r3, #24]
 800a286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a28e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	011b      	lsls	r3, r3, #4
 800a294:	693a      	ldr	r2, [r7, #16]
 800a296:	4313      	orrs	r3, r2
 800a298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	f023 030a 	bic.w	r3, r3, #10
 800a2a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2a2:	697a      	ldr	r2, [r7, #20]
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	693a      	ldr	r2, [r7, #16]
 800a2ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	697a      	ldr	r2, [r7, #20]
 800a2b4:	621a      	str	r2, [r3, #32]
}
 800a2b6:	bf00      	nop
 800a2b8:	371c      	adds	r7, #28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b087      	sub	sp, #28
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	60f8      	str	r0, [r7, #12]
 800a2ca:	60b9      	str	r1, [r7, #8]
 800a2cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6a1b      	ldr	r3, [r3, #32]
 800a2d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6a1b      	ldr	r3, [r3, #32]
 800a2d8:	f023 0210 	bic.w	r2, r3, #16
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	699b      	ldr	r3, [r3, #24]
 800a2e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a2ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	031b      	lsls	r3, r3, #12
 800a2f2:	693a      	ldr	r2, [r7, #16]
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a2fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	011b      	lsls	r3, r3, #4
 800a304:	697a      	ldr	r2, [r7, #20]
 800a306:	4313      	orrs	r3, r2
 800a308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	693a      	ldr	r2, [r7, #16]
 800a30e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	697a      	ldr	r2, [r7, #20]
 800a314:	621a      	str	r2, [r3, #32]
}
 800a316:	bf00      	nop
 800a318:	371c      	adds	r7, #28
 800a31a:	46bd      	mov	sp, r7
 800a31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a320:	4770      	bx	lr

0800a322 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a322:	b480      	push	{r7}
 800a324:	b085      	sub	sp, #20
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
 800a32a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a33c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a33e:	683a      	ldr	r2, [r7, #0]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	4313      	orrs	r3, r2
 800a344:	f043 0307 	orr.w	r3, r3, #7
 800a348:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	68fa      	ldr	r2, [r7, #12]
 800a34e:	609a      	str	r2, [r3, #8]
}
 800a350:	bf00      	nop
 800a352:	3714      	adds	r7, #20
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b087      	sub	sp, #28
 800a360:	af00      	add	r7, sp, #0
 800a362:	60f8      	str	r0, [r7, #12]
 800a364:	60b9      	str	r1, [r7, #8]
 800a366:	607a      	str	r2, [r7, #4]
 800a368:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a376:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	021a      	lsls	r2, r3, #8
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	431a      	orrs	r2, r3
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	4313      	orrs	r3, r2
 800a384:	697a      	ldr	r2, [r7, #20]
 800a386:	4313      	orrs	r3, r2
 800a388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	697a      	ldr	r2, [r7, #20]
 800a38e:	609a      	str	r2, [r3, #8]
}
 800a390:	bf00      	nop
 800a392:	371c      	adds	r7, #28
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b087      	sub	sp, #28
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	60f8      	str	r0, [r7, #12]
 800a3a4:	60b9      	str	r1, [r7, #8]
 800a3a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	f003 031f 	and.w	r3, r3, #31
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6a1a      	ldr	r2, [r3, #32]
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	43db      	mvns	r3, r3
 800a3be:	401a      	ands	r2, r3
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6a1a      	ldr	r2, [r3, #32]
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	f003 031f 	and.w	r3, r3, #31
 800a3ce:	6879      	ldr	r1, [r7, #4]
 800a3d0:	fa01 f303 	lsl.w	r3, r1, r3
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	621a      	str	r2, [r3, #32]
}
 800a3da:	bf00      	nop
 800a3dc:	371c      	adds	r7, #28
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr
	...

0800a3e8 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a26      	ldr	r2, [pc, #152]	; (800a48c <TIM_ResetCallback+0xa4>)
 800a3f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a25      	ldr	r2, [pc, #148]	; (800a490 <TIM_ResetCallback+0xa8>)
 800a3fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a24      	ldr	r2, [pc, #144]	; (800a494 <TIM_ResetCallback+0xac>)
 800a404:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a23      	ldr	r2, [pc, #140]	; (800a498 <TIM_ResetCallback+0xb0>)
 800a40c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a22      	ldr	r2, [pc, #136]	; (800a49c <TIM_ResetCallback+0xb4>)
 800a414:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a21      	ldr	r2, [pc, #132]	; (800a4a0 <TIM_ResetCallback+0xb8>)
 800a41c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a20      	ldr	r2, [pc, #128]	; (800a4a4 <TIM_ResetCallback+0xbc>)
 800a424:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4a1f      	ldr	r2, [pc, #124]	; (800a4a8 <TIM_ResetCallback+0xc0>)
 800a42c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	4a1e      	ldr	r2, [pc, #120]	; (800a4ac <TIM_ResetCallback+0xc4>)
 800a434:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	4a1d      	ldr	r2, [pc, #116]	; (800a4b0 <TIM_ResetCallback+0xc8>)
 800a43c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a1c      	ldr	r2, [pc, #112]	; (800a4b4 <TIM_ResetCallback+0xcc>)
 800a444:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a1b      	ldr	r2, [pc, #108]	; (800a4b8 <TIM_ResetCallback+0xd0>)
 800a44c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	4a1a      	ldr	r2, [pc, #104]	; (800a4bc <TIM_ResetCallback+0xd4>)
 800a454:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	4a19      	ldr	r2, [pc, #100]	; (800a4c0 <TIM_ResetCallback+0xd8>)
 800a45c:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	4a18      	ldr	r2, [pc, #96]	; (800a4c4 <TIM_ResetCallback+0xdc>)
 800a464:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	4a17      	ldr	r2, [pc, #92]	; (800a4c8 <TIM_ResetCallback+0xe0>)
 800a46c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	4a16      	ldr	r2, [pc, #88]	; (800a4cc <TIM_ResetCallback+0xe4>)
 800a474:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a15      	ldr	r2, [pc, #84]	; (800a4d0 <TIM_ResetCallback+0xe8>)
 800a47c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
 800a480:	bf00      	nop
 800a482:	370c      	adds	r7, #12
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	080049c5 	.word	0x080049c5
 800a490:	08009735 	.word	0x08009735
 800a494:	080097ad 	.word	0x080097ad
 800a498:	080097c1 	.word	0x080097c1
 800a49c:	0800975d 	.word	0x0800975d
 800a4a0:	08009771 	.word	0x08009771
 800a4a4:	08009749 	.word	0x08009749
 800a4a8:	08009785 	.word	0x08009785
 800a4ac:	08009799 	.word	0x08009799
 800a4b0:	080097d5 	.word	0x080097d5
 800a4b4:	0800a601 	.word	0x0800a601
 800a4b8:	0800a615 	.word	0x0800a615
 800a4bc:	0800a629 	.word	0x0800a629
 800a4c0:	0800a63d 	.word	0x0800a63d
 800a4c4:	0800a651 	.word	0x0800a651
 800a4c8:	0800a665 	.word	0x0800a665
 800a4cc:	0800a679 	.word	0x0800a679
 800a4d0:	0800a68d 	.word	0x0800a68d

0800a4d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b085      	sub	sp, #20
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
 800a4dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d101      	bne.n	800a4ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a4e8:	2302      	movs	r3, #2
 800a4ea:	e074      	b.n	800a5d6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2202      	movs	r2, #2
 800a4f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	685b      	ldr	r3, [r3, #4]
 800a502:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4a34      	ldr	r2, [pc, #208]	; (800a5e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d009      	beq.n	800a52a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a33      	ldr	r2, [pc, #204]	; (800a5e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d004      	beq.n	800a52a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a31      	ldr	r2, [pc, #196]	; (800a5ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d108      	bne.n	800a53c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a530:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	68fa      	ldr	r2, [r7, #12]
 800a538:	4313      	orrs	r3, r2
 800a53a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a546:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	68fa      	ldr	r2, [r7, #12]
 800a54e:	4313      	orrs	r3, r2
 800a550:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	68fa      	ldr	r2, [r7, #12]
 800a558:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4a21      	ldr	r2, [pc, #132]	; (800a5e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d022      	beq.n	800a5aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a56c:	d01d      	beq.n	800a5aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	4a1f      	ldr	r2, [pc, #124]	; (800a5f0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a574:	4293      	cmp	r3, r2
 800a576:	d018      	beq.n	800a5aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	4a1d      	ldr	r2, [pc, #116]	; (800a5f4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d013      	beq.n	800a5aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a1c      	ldr	r2, [pc, #112]	; (800a5f8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d00e      	beq.n	800a5aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	4a15      	ldr	r2, [pc, #84]	; (800a5e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d009      	beq.n	800a5aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	4a18      	ldr	r2, [pc, #96]	; (800a5fc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d004      	beq.n	800a5aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a11      	ldr	r2, [pc, #68]	; (800a5ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d10c      	bne.n	800a5c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a5b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	68ba      	ldr	r2, [r7, #8]
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	68ba      	ldr	r2, [r7, #8]
 800a5c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3714      	adds	r7, #20
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	40012c00 	.word	0x40012c00
 800a5e8:	40013400 	.word	0x40013400
 800a5ec:	40015000 	.word	0x40015000
 800a5f0:	40000400 	.word	0x40000400
 800a5f4:	40000800 	.word	0x40000800
 800a5f8:	40000c00 	.word	0x40000c00
 800a5fc:	40014000 	.word	0x40014000

0800a600 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a608:	bf00      	nop
 800a60a:	370c      	adds	r7, #12
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800a61c:	bf00      	nop
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr

0800a628 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a630:	bf00      	nop
 800a632:	370c      	adds	r7, #12
 800a634:	46bd      	mov	sp, r7
 800a636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63a:	4770      	bx	lr

0800a63c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a644:	bf00      	nop
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a650:	b480      	push	{r7}
 800a652:	b083      	sub	sp, #12
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a658:	bf00      	nop
 800a65a:	370c      	adds	r7, #12
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr

0800a664 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a664:	b480      	push	{r7}
 800a666:	b083      	sub	sp, #12
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a66c:	bf00      	nop
 800a66e:	370c      	adds	r7, #12
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr

0800a678 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a678:	b480      	push	{r7}
 800a67a:	b083      	sub	sp, #12
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a680:	bf00      	nop
 800a682:	370c      	adds	r7, #12
 800a684:	46bd      	mov	sp, r7
 800a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68a:	4770      	bx	lr

0800a68c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b083      	sub	sp, #12
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a694:	bf00      	nop
 800a696:	370c      	adds	r7, #12
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d101      	bne.n	800a6b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e050      	b.n	800a754 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d114      	bne.n	800a6e6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 fdc5 	bl	800b254 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d103      	bne.n	800a6dc <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4a21      	ldr	r2, [pc, #132]	; (800a75c <HAL_UART_Init+0xbc>)
 800a6d8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2224      	movs	r2, #36	; 0x24
 800a6ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	681a      	ldr	r2, [r3, #0]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f022 0201 	bic.w	r2, r2, #1
 800a6fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a702:	2b00      	cmp	r3, #0
 800a704:	d002      	beq.n	800a70c <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f001 f8f2 	bl	800b8f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f000 fdf3 	bl	800b2f8 <UART_SetConfig>
 800a712:	4603      	mov	r3, r0
 800a714:	2b01      	cmp	r3, #1
 800a716:	d101      	bne.n	800a71c <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800a718:	2301      	movs	r3, #1
 800a71a:	e01b      	b.n	800a754 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	685a      	ldr	r2, [r3, #4]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a72a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	689a      	ldr	r2, [r3, #8]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a73a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	681a      	ldr	r2, [r3, #0]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f042 0201 	orr.w	r2, r2, #1
 800a74a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a74c:	6878      	ldr	r0, [r7, #4]
 800a74e:	f001 f971 	bl	800ba34 <UART_CheckIdleState>
 800a752:	4603      	mov	r3, r0
}
 800a754:	4618      	mov	r0, r3
 800a756:	3708      	adds	r7, #8
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}
 800a75c:	08004ee5 	.word	0x08004ee5

0800a760 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800a760:	b480      	push	{r7}
 800a762:	b087      	sub	sp, #28
 800a764:	af00      	add	r7, sp, #0
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	460b      	mov	r3, r1
 800a76a:	607a      	str	r2, [r7, #4]
 800a76c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a76e:	2300      	movs	r3, #0
 800a770:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d109      	bne.n	800a78c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a77e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

    return HAL_ERROR;
 800a788:	2301      	movs	r3, #1
 800a78a:	e09c      	b.n	800a8c6 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a792:	2b20      	cmp	r3, #32
 800a794:	d16c      	bne.n	800a870 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800a796:	7afb      	ldrb	r3, [r7, #11]
 800a798:	2b0c      	cmp	r3, #12
 800a79a:	d85e      	bhi.n	800a85a <HAL_UART_RegisterCallback+0xfa>
 800a79c:	a201      	add	r2, pc, #4	; (adr r2, 800a7a4 <HAL_UART_RegisterCallback+0x44>)
 800a79e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a2:	bf00      	nop
 800a7a4:	0800a7d9 	.word	0x0800a7d9
 800a7a8:	0800a7e3 	.word	0x0800a7e3
 800a7ac:	0800a7ed 	.word	0x0800a7ed
 800a7b0:	0800a7f7 	.word	0x0800a7f7
 800a7b4:	0800a801 	.word	0x0800a801
 800a7b8:	0800a80b 	.word	0x0800a80b
 800a7bc:	0800a815 	.word	0x0800a815
 800a7c0:	0800a81f 	.word	0x0800a81f
 800a7c4:	0800a829 	.word	0x0800a829
 800a7c8:	0800a833 	.word	0x0800a833
 800a7cc:	0800a83d 	.word	0x0800a83d
 800a7d0:	0800a847 	.word	0x0800a847
 800a7d4:	0800a851 	.word	0x0800a851
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	687a      	ldr	r2, [r7, #4]
 800a7dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 800a7e0:	e070      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800a7ea:	e06b      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 800a7f4:	e066      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 800a7fe:	e061      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	687a      	ldr	r2, [r7, #4]
 800a804:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 800a808:	e05c      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	687a      	ldr	r2, [r7, #4]
 800a80e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 800a812:	e057      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	687a      	ldr	r2, [r7, #4]
 800a818:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800a81c:	e052      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 800a826:	e04d      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
        break;
 800a830:	e048      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	687a      	ldr	r2, [r7, #4]
 800a836:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
        break;
 800a83a:	e043      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	687a      	ldr	r2, [r7, #4]
 800a840:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
        break;
 800a844:	e03e      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        break;
 800a84e:	e039      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        break;
 800a858:	e034      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a860:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        status =  HAL_ERROR;
 800a86a:	2301      	movs	r3, #1
 800a86c:	75fb      	strb	r3, [r7, #23]
        break;
 800a86e:	e029      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a876:	2b00      	cmp	r3, #0
 800a878:	d11a      	bne.n	800a8b0 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800a87a:	7afb      	ldrb	r3, [r7, #11]
 800a87c:	2b0b      	cmp	r3, #11
 800a87e:	d002      	beq.n	800a886 <HAL_UART_RegisterCallback+0x126>
 800a880:	2b0c      	cmp	r3, #12
 800a882:	d005      	beq.n	800a890 <HAL_UART_RegisterCallback+0x130>
 800a884:	e009      	b.n	800a89a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        break;
 800a88e:	e019      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        break;
 800a898:	e014      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8a0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        status =  HAL_ERROR;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	75fb      	strb	r3, [r7, #23]
        break;
 800a8ae:	e009      	b.n	800a8c4 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

    status =  HAL_ERROR;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a8c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	371c      	adds	r7, #28
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr
 800a8d2:	bf00      	nop

0800a8d4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b08a      	sub	sp, #40	; 0x28
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	60f8      	str	r0, [r7, #12]
 800a8dc:	60b9      	str	r1, [r7, #8]
 800a8de:	4613      	mov	r3, r2
 800a8e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8e8:	2b20      	cmp	r3, #32
 800a8ea:	d167      	bne.n	800a9bc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d002      	beq.n	800a8f8 <HAL_UART_Transmit_DMA+0x24>
 800a8f2:	88fb      	ldrh	r3, [r7, #6]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d101      	bne.n	800a8fc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	e060      	b.n	800a9be <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	68ba      	ldr	r2, [r7, #8]
 800a900:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	88fa      	ldrh	r2, [r7, #6]
 800a906:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	88fa      	ldrh	r2, [r7, #6]
 800a90e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2200      	movs	r2, #0
 800a916:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2221      	movs	r2, #33	; 0x21
 800a91e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a926:	2b00      	cmp	r3, #0
 800a928:	d028      	beq.n	800a97c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a92e:	4a26      	ldr	r2, [pc, #152]	; (800a9c8 <HAL_UART_Transmit_DMA+0xf4>)
 800a930:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a936:	4a25      	ldr	r2, [pc, #148]	; (800a9cc <HAL_UART_Transmit_DMA+0xf8>)
 800a938:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a93e:	4a24      	ldr	r2, [pc, #144]	; (800a9d0 <HAL_UART_Transmit_DMA+0xfc>)
 800a940:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a946:	2200      	movs	r2, #0
 800a948:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a952:	4619      	mov	r1, r3
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	3328      	adds	r3, #40	; 0x28
 800a95a:	461a      	mov	r2, r3
 800a95c:	88fb      	ldrh	r3, [r7, #6]
 800a95e:	f7fc f9c7 	bl	8006cf0 <HAL_DMA_Start_IT>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d009      	beq.n	800a97c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2210      	movs	r2, #16
 800a96c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	2220      	movs	r2, #32
 800a974:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 800a978:	2301      	movs	r3, #1
 800a97a:	e020      	b.n	800a9be <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2240      	movs	r2, #64	; 0x40
 800a982:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	3308      	adds	r3, #8
 800a98a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98c:	697b      	ldr	r3, [r7, #20]
 800a98e:	e853 3f00 	ldrex	r3, [r3]
 800a992:	613b      	str	r3, [r7, #16]
   return(result);
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a99a:	627b      	str	r3, [r7, #36]	; 0x24
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	3308      	adds	r3, #8
 800a9a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9a4:	623a      	str	r2, [r7, #32]
 800a9a6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a8:	69f9      	ldr	r1, [r7, #28]
 800a9aa:	6a3a      	ldr	r2, [r7, #32]
 800a9ac:	e841 2300 	strex	r3, r2, [r1]
 800a9b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d1e5      	bne.n	800a984 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	e000      	b.n	800a9be <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a9bc:	2302      	movs	r3, #2
  }
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3728      	adds	r7, #40	; 0x28
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
 800a9c6:	bf00      	nop
 800a9c8:	0800beff 	.word	0x0800beff
 800a9cc:	0800bf9d 	.word	0x0800bf9d
 800a9d0:	0800c137 	.word	0x0800c137

0800a9d4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b08a      	sub	sp, #40	; 0x28
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	4613      	mov	r3, r2
 800a9e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9e8:	2b20      	cmp	r3, #32
 800a9ea:	d137      	bne.n	800aa5c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d002      	beq.n	800a9f8 <HAL_UART_Receive_DMA+0x24>
 800a9f2:	88fb      	ldrh	r3, [r7, #6]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d101      	bne.n	800a9fc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	e030      	b.n	800aa5e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4a18      	ldr	r2, [pc, #96]	; (800aa68 <HAL_UART_Receive_DMA+0x94>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d01f      	beq.n	800aa4c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	685b      	ldr	r3, [r3, #4]
 800aa12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d018      	beq.n	800aa4c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	e853 3f00 	ldrex	r3, [r3]
 800aa26:	613b      	str	r3, [r7, #16]
   return(result);
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800aa2e:	627b      	str	r3, [r7, #36]	; 0x24
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	461a      	mov	r2, r3
 800aa36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa38:	623b      	str	r3, [r7, #32]
 800aa3a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3c:	69f9      	ldr	r1, [r7, #28]
 800aa3e:	6a3a      	ldr	r2, [r7, #32]
 800aa40:	e841 2300 	strex	r3, r2, [r1]
 800aa44:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa46:	69bb      	ldr	r3, [r7, #24]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d1e6      	bne.n	800aa1a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800aa4c:	88fb      	ldrh	r3, [r7, #6]
 800aa4e:	461a      	mov	r2, r3
 800aa50:	68b9      	ldr	r1, [r7, #8]
 800aa52:	68f8      	ldr	r0, [r7, #12]
 800aa54:	f001 f906 	bl	800bc64 <UART_Start_Receive_DMA>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	e000      	b.n	800aa5e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800aa5c:	2302      	movs	r3, #2
  }
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3728      	adds	r7, #40	; 0x28
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	40008000 	.word	0x40008000

0800aa6c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b0ba      	sub	sp, #232	; 0xe8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	69db      	ldr	r3, [r3, #28]
 800aa7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	689b      	ldr	r3, [r3, #8]
 800aa8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aa92:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800aa96:	f640 030f 	movw	r3, #2063	; 0x80f
 800aa9a:	4013      	ands	r3, r2
 800aa9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800aaa0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d11b      	bne.n	800aae0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aaa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aaac:	f003 0320 	and.w	r3, r3, #32
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d015      	beq.n	800aae0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aab8:	f003 0320 	and.w	r3, r3, #32
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d105      	bne.n	800aacc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d009      	beq.n	800aae0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f000 82f3 	beq.w	800b0bc <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	4798      	blx	r3
      }
      return;
 800aade:	e2ed      	b.n	800b0bc <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800aae0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	f000 8129 	beq.w	800ad3c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800aaea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800aaee:	4b90      	ldr	r3, [pc, #576]	; (800ad30 <HAL_UART_IRQHandler+0x2c4>)
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d106      	bne.n	800ab04 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800aaf6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800aafa:	4b8e      	ldr	r3, [pc, #568]	; (800ad34 <HAL_UART_IRQHandler+0x2c8>)
 800aafc:	4013      	ands	r3, r2
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f000 811c 	beq.w	800ad3c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab08:	f003 0301 	and.w	r3, r3, #1
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d011      	beq.n	800ab34 <HAL_UART_IRQHandler+0xc8>
 800ab10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d00b      	beq.n	800ab34 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	2201      	movs	r2, #1
 800ab22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab2a:	f043 0201 	orr.w	r2, r3, #1
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab38:	f003 0302 	and.w	r3, r3, #2
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d011      	beq.n	800ab64 <HAL_UART_IRQHandler+0xf8>
 800ab40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ab44:	f003 0301 	and.w	r3, r3, #1
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d00b      	beq.n	800ab64 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2202      	movs	r2, #2
 800ab52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab5a:	f043 0204 	orr.w	r2, r3, #4
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab68:	f003 0304 	and.w	r3, r3, #4
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d011      	beq.n	800ab94 <HAL_UART_IRQHandler+0x128>
 800ab70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ab74:	f003 0301 	and.w	r3, r3, #1
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d00b      	beq.n	800ab94 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	2204      	movs	r2, #4
 800ab82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab8a:	f043 0202 	orr.w	r2, r3, #2
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ab94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab98:	f003 0308 	and.w	r3, r3, #8
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d017      	beq.n	800abd0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aba4:	f003 0320 	and.w	r3, r3, #32
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d105      	bne.n	800abb8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800abac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800abb0:	4b5f      	ldr	r3, [pc, #380]	; (800ad30 <HAL_UART_IRQHandler+0x2c4>)
 800abb2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d00b      	beq.n	800abd0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2208      	movs	r2, #8
 800abbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abc6:	f043 0208 	orr.w	r2, r3, #8
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800abd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d012      	beq.n	800ac02 <HAL_UART_IRQHandler+0x196>
 800abdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800abe0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d00c      	beq.n	800ac02 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800abf0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abf8:	f043 0220 	orr.w	r2, r3, #32
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	f000 8259 	beq.w	800b0c0 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ac0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac12:	f003 0320 	and.w	r3, r3, #32
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d013      	beq.n	800ac42 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ac1e:	f003 0320 	and.w	r3, r3, #32
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d105      	bne.n	800ac32 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ac26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ac2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d007      	beq.n	800ac42 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d003      	beq.n	800ac42 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac48:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	689b      	ldr	r3, [r3, #8]
 800ac52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac56:	2b40      	cmp	r3, #64	; 0x40
 800ac58:	d005      	beq.n	800ac66 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ac5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ac5e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d058      	beq.n	800ad18 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f001 f8e3 	bl	800be32 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	689b      	ldr	r3, [r3, #8]
 800ac72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac76:	2b40      	cmp	r3, #64	; 0x40
 800ac78:	d148      	bne.n	800ad0c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	3308      	adds	r3, #8
 800ac80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ac88:	e853 3f00 	ldrex	r3, [r3]
 800ac8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ac90:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ac94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	3308      	adds	r3, #8
 800aca2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aca6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800acaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800acb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800acb6:	e841 2300 	strex	r3, r2, [r1]
 800acba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800acbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d1d9      	bne.n	800ac7a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800accc:	2b00      	cmp	r3, #0
 800acce:	d017      	beq.n	800ad00 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acd6:	4a18      	ldr	r2, [pc, #96]	; (800ad38 <HAL_UART_IRQHandler+0x2cc>)
 800acd8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ace0:	4618      	mov	r0, r3
 800ace2:	f7fc f8d9 	bl	8006e98 <HAL_DMA_Abort_IT>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d01f      	beq.n	800ad2c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acf4:	687a      	ldr	r2, [r7, #4]
 800acf6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800acfa:	4610      	mov	r0, r2
 800acfc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acfe:	e015      	b.n	800ad2c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad0a:	e00f      	b.n	800ad2c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad16:	e009      	b.n	800ad2c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800ad2a:	e1c9      	b.n	800b0c0 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad2c:	bf00      	nop
    return;
 800ad2e:	e1c7      	b.n	800b0c0 <HAL_UART_IRQHandler+0x654>
 800ad30:	10000001 	.word	0x10000001
 800ad34:	04000120 	.word	0x04000120
 800ad38:	0800c1bb 	.word	0x0800c1bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	f040 8157 	bne.w	800aff4 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ad46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad4a:	f003 0310 	and.w	r3, r3, #16
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	f000 8150 	beq.w	800aff4 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ad54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad58:	f003 0310 	and.w	r3, r3, #16
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f000 8149 	beq.w	800aff4 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	2210      	movs	r2, #16
 800ad68:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	689b      	ldr	r3, [r3, #8]
 800ad70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad74:	2b40      	cmp	r3, #64	; 0x40
 800ad76:	f040 80bd 	bne.w	800aef4 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ad88:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	f000 8199 	beq.w	800b0c4 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ad98:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	f080 8191 	bcs.w	800b0c4 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ada8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f003 0320 	and.w	r3, r3, #32
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f040 8087 	bne.w	800aece <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800adcc:	e853 3f00 	ldrex	r3, [r3]
 800add0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800add4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800add8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800addc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	461a      	mov	r2, r3
 800ade6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800adea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800adee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800adf6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800adfa:	e841 2300 	strex	r3, r2, [r1]
 800adfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ae02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d1da      	bne.n	800adc0 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	3308      	adds	r3, #8
 800ae10:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ae14:	e853 3f00 	ldrex	r3, [r3]
 800ae18:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ae1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ae1c:	f023 0301 	bic.w	r3, r3, #1
 800ae20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	3308      	adds	r3, #8
 800ae2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ae2e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ae32:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae34:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ae36:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ae3a:	e841 2300 	strex	r3, r2, [r1]
 800ae3e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ae40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d1e1      	bne.n	800ae0a <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	3308      	adds	r3, #8
 800ae4c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae50:	e853 3f00 	ldrex	r3, [r3]
 800ae54:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ae56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ae58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	3308      	adds	r3, #8
 800ae66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ae6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ae6c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae6e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ae70:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ae72:	e841 2300 	strex	r3, r2, [r1]
 800ae76:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ae78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1e3      	bne.n	800ae46 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2220      	movs	r2, #32
 800ae82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae94:	e853 3f00 	ldrex	r3, [r3]
 800ae98:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ae9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae9c:	f023 0310 	bic.w	r3, r3, #16
 800aea0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	461a      	mov	r2, r3
 800aeaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800aeae:	65bb      	str	r3, [r7, #88]	; 0x58
 800aeb0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeb2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aeb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800aeb6:	e841 2300 	strex	r3, r2, [r1]
 800aeba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800aebc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d1e4      	bne.n	800ae8c <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aec8:	4618      	mov	r0, r3
 800aeca:	f7fb ff8c 	bl	8006de6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2202      	movs	r2, #2
 800aed2:	671a      	str	r2, [r3, #112]	; 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800aeda:	687a      	ldr	r2, [r7, #4]
 800aedc:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 800aee0:	687a      	ldr	r2, [r7, #4]
 800aee2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	; 0x5e
 800aee6:	b292      	uxth	r2, r2
 800aee8:	1a8a      	subs	r2, r1, r2
 800aeea:	b292      	uxth	r2, r2
 800aeec:	4611      	mov	r1, r2
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aef2:	e0e7      	b.n	800b0c4 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800af00:	b29b      	uxth	r3, r3
 800af02:	1ad3      	subs	r3, r2, r3
 800af04:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800af0e:	b29b      	uxth	r3, r3
 800af10:	2b00      	cmp	r3, #0
 800af12:	f000 80d9 	beq.w	800b0c8 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 800af16:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f000 80d4 	beq.w	800b0c8 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af28:	e853 3f00 	ldrex	r3, [r3]
 800af2c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800af2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800af34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	461a      	mov	r2, r3
 800af3e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800af42:	647b      	str	r3, [r7, #68]	; 0x44
 800af44:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af46:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af4a:	e841 2300 	strex	r3, r2, [r1]
 800af4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800af50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af52:	2b00      	cmp	r3, #0
 800af54:	d1e4      	bne.n	800af20 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	3308      	adds	r3, #8
 800af5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af60:	e853 3f00 	ldrex	r3, [r3]
 800af64:	623b      	str	r3, [r7, #32]
   return(result);
 800af66:	6a3b      	ldr	r3, [r7, #32]
 800af68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800af6c:	f023 0301 	bic.w	r3, r3, #1
 800af70:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	3308      	adds	r3, #8
 800af7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800af7e:	633a      	str	r2, [r7, #48]	; 0x30
 800af80:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af86:	e841 2300 	strex	r3, r2, [r1]
 800af8a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800af8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1e1      	bne.n	800af56 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2220      	movs	r2, #32
 800af96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2200      	movs	r2, #0
 800af9e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2200      	movs	r2, #0
 800afa4:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	e853 3f00 	ldrex	r3, [r3]
 800afb2:	60fb      	str	r3, [r7, #12]
   return(result);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f023 0310 	bic.w	r3, r3, #16
 800afba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	461a      	mov	r2, r3
 800afc4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800afc8:	61fb      	str	r3, [r7, #28]
 800afca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afcc:	69b9      	ldr	r1, [r7, #24]
 800afce:	69fa      	ldr	r2, [r7, #28]
 800afd0:	e841 2300 	strex	r3, r2, [r1]
 800afd4:	617b      	str	r3, [r7, #20]
   return(result);
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d1e4      	bne.n	800afa6 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2202      	movs	r2, #2
 800afe0:	671a      	str	r2, [r3, #112]	; 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800afe8:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800afec:	4611      	mov	r1, r2
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aff2:	e069      	b.n	800b0c8 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aff8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800affc:	2b00      	cmp	r3, #0
 800affe:	d010      	beq.n	800b022 <HAL_UART_IRQHandler+0x5b6>
 800b000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b004:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d00a      	beq.n	800b022 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b014:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b020:	e055      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d014      	beq.n	800b058 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b02e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b036:	2b00      	cmp	r3, #0
 800b038:	d105      	bne.n	800b046 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b03a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b03e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b042:	2b00      	cmp	r3, #0
 800b044:	d008      	beq.n	800b058 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d03e      	beq.n	800b0cc <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	4798      	blx	r3
    }
    return;
 800b056:	e039      	b.n	800b0cc <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b05c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b060:	2b00      	cmp	r3, #0
 800b062:	d009      	beq.n	800b078 <HAL_UART_IRQHandler+0x60c>
 800b064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d003      	beq.n	800b078 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f001 f8ba 	bl	800c1ea <UART_EndTransmit_IT>
    return;
 800b076:	e02a      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b07c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b080:	2b00      	cmp	r3, #0
 800b082:	d00b      	beq.n	800b09c <HAL_UART_IRQHandler+0x630>
 800b084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b088:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d005      	beq.n	800b09c <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b09a:	e018      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b09c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d012      	beq.n	800b0ce <HAL_UART_IRQHandler+0x662>
 800b0a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	da0e      	bge.n	800b0ce <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b0ba:	e008      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
      return;
 800b0bc:	bf00      	nop
 800b0be:	e006      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
    return;
 800b0c0:	bf00      	nop
 800b0c2:	e004      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
      return;
 800b0c4:	bf00      	nop
 800b0c6:	e002      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
      return;
 800b0c8:	bf00      	nop
 800b0ca:	e000      	b.n	800b0ce <HAL_UART_IRQHandler+0x662>
    return;
 800b0cc:	bf00      	nop
  }
}
 800b0ce:	37e8      	adds	r7, #232	; 0xe8
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b083      	sub	sp, #12
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b0dc:	bf00      	nop
 800b0de:	370c      	adds	r7, #12
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e6:	4770      	bx	lr

0800b0e8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b0f0:	bf00      	nop
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr

0800b0fc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b083      	sub	sp, #12
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b104:	bf00      	nop
 800b106:	370c      	adds	r7, #12
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr

0800b110 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b110:	b480      	push	{r7}
 800b112:	b083      	sub	sp, #12
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b118:	bf00      	nop
 800b11a:	370c      	adds	r7, #12
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b12c:	bf00      	nop
 800b12e:	370c      	adds	r7, #12
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800b138:	b480      	push	{r7}
 800b13a:	b083      	sub	sp, #12
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800b140:	bf00      	nop
 800b142:	370c      	adds	r7, #12
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr

0800b14c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b14c:	b480      	push	{r7}
 800b14e:	b083      	sub	sp, #12
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b154:	bf00      	nop
 800b156:	370c      	adds	r7, #12
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr

0800b160 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b160:	b480      	push	{r7}
 800b162:	b083      	sub	sp, #12
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b168:	bf00      	nop
 800b16a:	370c      	adds	r7, #12
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr

0800b174 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b174:	b480      	push	{r7}
 800b176:	b083      	sub	sp, #12
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	460b      	mov	r3, r1
 800b17e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b180:	bf00      	nop
 800b182:	370c      	adds	r7, #12
 800b184:	46bd      	mov	sp, r7
 800b186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18a:	4770      	bx	lr

0800b18c <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b083      	sub	sp, #12
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	4a09      	ldr	r2, [pc, #36]	; (800b1c0 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d009      	beq.n	800b1b4 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	695b      	ldr	r3, [r3, #20]
 800b1a6:	f003 417f 	and.w	r1, r3, #4278190080	; 0xff000000
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	683a      	ldr	r2, [r7, #0]
 800b1b0:	430a      	orrs	r2, r1
 800b1b2:	615a      	str	r2, [r3, #20]
  }
}
 800b1b4:	bf00      	nop
 800b1b6:	370c      	adds	r7, #12
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr
 800b1c0:	40008000 	.word	0x40008000

0800b1c4 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b083      	sub	sp, #12
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4a18      	ldr	r2, [pc, #96]	; (800b234 <HAL_UART_EnableReceiverTimeout+0x70>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d027      	beq.n	800b226 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1dc:	2b20      	cmp	r3, #32
 800b1de:	d120      	bne.n	800b222 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d101      	bne.n	800b1ee <HAL_UART_EnableReceiverTimeout+0x2a>
 800b1ea:	2302      	movs	r3, #2
 800b1ec:	e01c      	b.n	800b228 <HAL_UART_EnableReceiverTimeout+0x64>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2224      	movs	r2, #36	; 0x24
 800b1fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	685a      	ldr	r2, [r3, #4]
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800b20c:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2220      	movs	r2, #32
 800b212:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      return HAL_OK;
 800b21e:	2300      	movs	r3, #0
 800b220:	e002      	b.n	800b228 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800b222:	2302      	movs	r3, #2
 800b224:	e000      	b.n	800b228 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800b226:	2301      	movs	r3, #1
  }
}
 800b228:	4618      	mov	r0, r3
 800b22a:	370c      	adds	r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr
 800b234:	40008000 	.word	0x40008000

0800b238 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 800b246:	4618      	mov	r0, r3
 800b248:	370c      	adds	r7, #12
 800b24a:	46bd      	mov	sp, r7
 800b24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b250:	4770      	bx	lr
	...

0800b254 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800b254:	b480      	push	{r7}
 800b256:	b083      	sub	sp, #12
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a1a      	ldr	r2, [pc, #104]	; (800b2c8 <UART_InitCallbacksToDefault+0x74>)
 800b260:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	4a19      	ldr	r2, [pc, #100]	; (800b2cc <UART_InitCallbacksToDefault+0x78>)
 800b268:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a18      	ldr	r2, [pc, #96]	; (800b2d0 <UART_InitCallbacksToDefault+0x7c>)
 800b270:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4a17      	ldr	r2, [pc, #92]	; (800b2d4 <UART_InitCallbacksToDefault+0x80>)
 800b278:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	4a16      	ldr	r2, [pc, #88]	; (800b2d8 <UART_InitCallbacksToDefault+0x84>)
 800b280:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	4a15      	ldr	r2, [pc, #84]	; (800b2dc <UART_InitCallbacksToDefault+0x88>)
 800b288:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	4a14      	ldr	r2, [pc, #80]	; (800b2e0 <UART_InitCallbacksToDefault+0x8c>)
 800b290:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	4a13      	ldr	r2, [pc, #76]	; (800b2e4 <UART_InitCallbacksToDefault+0x90>)
 800b298:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	4a12      	ldr	r2, [pc, #72]	; (800b2e8 <UART_InitCallbacksToDefault+0x94>)
 800b2a0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	4a11      	ldr	r2, [pc, #68]	; (800b2ec <UART_InitCallbacksToDefault+0x98>)
 800b2a8:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4a10      	ldr	r2, [pc, #64]	; (800b2f0 <UART_InitCallbacksToDefault+0x9c>)
 800b2b0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	4a0f      	ldr	r2, [pc, #60]	; (800b2f4 <UART_InitCallbacksToDefault+0xa0>)
 800b2b8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

}
 800b2bc:	bf00      	nop
 800b2be:	370c      	adds	r7, #12
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c6:	4770      	bx	lr
 800b2c8:	0800b0e9 	.word	0x0800b0e9
 800b2cc:	0800b0d5 	.word	0x0800b0d5
 800b2d0:	0800b111 	.word	0x0800b111
 800b2d4:	0800b0fd 	.word	0x0800b0fd
 800b2d8:	0800b125 	.word	0x0800b125
 800b2dc:	0800b139 	.word	0x0800b139
 800b2e0:	0800b14d 	.word	0x0800b14d
 800b2e4:	0800b161 	.word	0x0800b161
 800b2e8:	0800c245 	.word	0x0800c245
 800b2ec:	0800c259 	.word	0x0800c259
 800b2f0:	0800c26d 	.word	0x0800c26d
 800b2f4:	0800b175 	.word	0x0800b175

0800b2f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b2f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2fc:	b08c      	sub	sp, #48	; 0x30
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b302:	2300      	movs	r3, #0
 800b304:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	689a      	ldr	r2, [r3, #8]
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	691b      	ldr	r3, [r3, #16]
 800b310:	431a      	orrs	r2, r3
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	695b      	ldr	r3, [r3, #20]
 800b316:	431a      	orrs	r2, r3
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	69db      	ldr	r3, [r3, #28]
 800b31c:	4313      	orrs	r3, r2
 800b31e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	681a      	ldr	r2, [r3, #0]
 800b326:	4baa      	ldr	r3, [pc, #680]	; (800b5d0 <UART_SetConfig+0x2d8>)
 800b328:	4013      	ands	r3, r2
 800b32a:	697a      	ldr	r2, [r7, #20]
 800b32c:	6812      	ldr	r2, [r2, #0]
 800b32e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b330:	430b      	orrs	r3, r1
 800b332:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	68da      	ldr	r2, [r3, #12]
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	430a      	orrs	r2, r1
 800b348:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	699b      	ldr	r3, [r3, #24]
 800b34e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	4a9f      	ldr	r2, [pc, #636]	; (800b5d4 <UART_SetConfig+0x2dc>)
 800b356:	4293      	cmp	r3, r2
 800b358:	d004      	beq.n	800b364 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	6a1b      	ldr	r3, [r3, #32]
 800b35e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b360:	4313      	orrs	r3, r2
 800b362:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	689b      	ldr	r3, [r3, #8]
 800b36a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800b36e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800b372:	697a      	ldr	r2, [r7, #20]
 800b374:	6812      	ldr	r2, [r2, #0]
 800b376:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b378:	430b      	orrs	r3, r1
 800b37a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b382:	f023 010f 	bic.w	r1, r3, #15
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	430a      	orrs	r2, r1
 800b390:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	4a90      	ldr	r2, [pc, #576]	; (800b5d8 <UART_SetConfig+0x2e0>)
 800b398:	4293      	cmp	r3, r2
 800b39a:	d125      	bne.n	800b3e8 <UART_SetConfig+0xf0>
 800b39c:	4b8f      	ldr	r3, [pc, #572]	; (800b5dc <UART_SetConfig+0x2e4>)
 800b39e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3a2:	f003 0303 	and.w	r3, r3, #3
 800b3a6:	2b03      	cmp	r3, #3
 800b3a8:	d81a      	bhi.n	800b3e0 <UART_SetConfig+0xe8>
 800b3aa:	a201      	add	r2, pc, #4	; (adr r2, 800b3b0 <UART_SetConfig+0xb8>)
 800b3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3b0:	0800b3c1 	.word	0x0800b3c1
 800b3b4:	0800b3d1 	.word	0x0800b3d1
 800b3b8:	0800b3c9 	.word	0x0800b3c9
 800b3bc:	0800b3d9 	.word	0x0800b3d9
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3c6:	e116      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b3c8:	2302      	movs	r3, #2
 800b3ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3ce:	e112      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b3d0:	2304      	movs	r3, #4
 800b3d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3d6:	e10e      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b3d8:	2308      	movs	r3, #8
 800b3da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3de:	e10a      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b3e0:	2310      	movs	r3, #16
 800b3e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3e6:	e106      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	4a7c      	ldr	r2, [pc, #496]	; (800b5e0 <UART_SetConfig+0x2e8>)
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	d138      	bne.n	800b464 <UART_SetConfig+0x16c>
 800b3f2:	4b7a      	ldr	r3, [pc, #488]	; (800b5dc <UART_SetConfig+0x2e4>)
 800b3f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3f8:	f003 030c 	and.w	r3, r3, #12
 800b3fc:	2b0c      	cmp	r3, #12
 800b3fe:	d82d      	bhi.n	800b45c <UART_SetConfig+0x164>
 800b400:	a201      	add	r2, pc, #4	; (adr r2, 800b408 <UART_SetConfig+0x110>)
 800b402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b406:	bf00      	nop
 800b408:	0800b43d 	.word	0x0800b43d
 800b40c:	0800b45d 	.word	0x0800b45d
 800b410:	0800b45d 	.word	0x0800b45d
 800b414:	0800b45d 	.word	0x0800b45d
 800b418:	0800b44d 	.word	0x0800b44d
 800b41c:	0800b45d 	.word	0x0800b45d
 800b420:	0800b45d 	.word	0x0800b45d
 800b424:	0800b45d 	.word	0x0800b45d
 800b428:	0800b445 	.word	0x0800b445
 800b42c:	0800b45d 	.word	0x0800b45d
 800b430:	0800b45d 	.word	0x0800b45d
 800b434:	0800b45d 	.word	0x0800b45d
 800b438:	0800b455 	.word	0x0800b455
 800b43c:	2300      	movs	r3, #0
 800b43e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b442:	e0d8      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b444:	2302      	movs	r3, #2
 800b446:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b44a:	e0d4      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b44c:	2304      	movs	r3, #4
 800b44e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b452:	e0d0      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b454:	2308      	movs	r3, #8
 800b456:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b45a:	e0cc      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b45c:	2310      	movs	r3, #16
 800b45e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b462:	e0c8      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a5e      	ldr	r2, [pc, #376]	; (800b5e4 <UART_SetConfig+0x2ec>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d125      	bne.n	800b4ba <UART_SetConfig+0x1c2>
 800b46e:	4b5b      	ldr	r3, [pc, #364]	; (800b5dc <UART_SetConfig+0x2e4>)
 800b470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b474:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b478:	2b30      	cmp	r3, #48	; 0x30
 800b47a:	d016      	beq.n	800b4aa <UART_SetConfig+0x1b2>
 800b47c:	2b30      	cmp	r3, #48	; 0x30
 800b47e:	d818      	bhi.n	800b4b2 <UART_SetConfig+0x1ba>
 800b480:	2b20      	cmp	r3, #32
 800b482:	d00a      	beq.n	800b49a <UART_SetConfig+0x1a2>
 800b484:	2b20      	cmp	r3, #32
 800b486:	d814      	bhi.n	800b4b2 <UART_SetConfig+0x1ba>
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d002      	beq.n	800b492 <UART_SetConfig+0x19a>
 800b48c:	2b10      	cmp	r3, #16
 800b48e:	d008      	beq.n	800b4a2 <UART_SetConfig+0x1aa>
 800b490:	e00f      	b.n	800b4b2 <UART_SetConfig+0x1ba>
 800b492:	2300      	movs	r3, #0
 800b494:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b498:	e0ad      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b49a:	2302      	movs	r3, #2
 800b49c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4a0:	e0a9      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b4a2:	2304      	movs	r3, #4
 800b4a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4a8:	e0a5      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b4aa:	2308      	movs	r3, #8
 800b4ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4b0:	e0a1      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b4b2:	2310      	movs	r3, #16
 800b4b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4b8:	e09d      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	4a4a      	ldr	r2, [pc, #296]	; (800b5e8 <UART_SetConfig+0x2f0>)
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	d125      	bne.n	800b510 <UART_SetConfig+0x218>
 800b4c4:	4b45      	ldr	r3, [pc, #276]	; (800b5dc <UART_SetConfig+0x2e4>)
 800b4c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b4ce:	2bc0      	cmp	r3, #192	; 0xc0
 800b4d0:	d016      	beq.n	800b500 <UART_SetConfig+0x208>
 800b4d2:	2bc0      	cmp	r3, #192	; 0xc0
 800b4d4:	d818      	bhi.n	800b508 <UART_SetConfig+0x210>
 800b4d6:	2b80      	cmp	r3, #128	; 0x80
 800b4d8:	d00a      	beq.n	800b4f0 <UART_SetConfig+0x1f8>
 800b4da:	2b80      	cmp	r3, #128	; 0x80
 800b4dc:	d814      	bhi.n	800b508 <UART_SetConfig+0x210>
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d002      	beq.n	800b4e8 <UART_SetConfig+0x1f0>
 800b4e2:	2b40      	cmp	r3, #64	; 0x40
 800b4e4:	d008      	beq.n	800b4f8 <UART_SetConfig+0x200>
 800b4e6:	e00f      	b.n	800b508 <UART_SetConfig+0x210>
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4ee:	e082      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b4f0:	2302      	movs	r3, #2
 800b4f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4f6:	e07e      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b4f8:	2304      	movs	r3, #4
 800b4fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4fe:	e07a      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b500:	2308      	movs	r3, #8
 800b502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b506:	e076      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b508:	2310      	movs	r3, #16
 800b50a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b50e:	e072      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	4a35      	ldr	r2, [pc, #212]	; (800b5ec <UART_SetConfig+0x2f4>)
 800b516:	4293      	cmp	r3, r2
 800b518:	d12a      	bne.n	800b570 <UART_SetConfig+0x278>
 800b51a:	4b30      	ldr	r3, [pc, #192]	; (800b5dc <UART_SetConfig+0x2e4>)
 800b51c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b520:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b524:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b528:	d01a      	beq.n	800b560 <UART_SetConfig+0x268>
 800b52a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b52e:	d81b      	bhi.n	800b568 <UART_SetConfig+0x270>
 800b530:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b534:	d00c      	beq.n	800b550 <UART_SetConfig+0x258>
 800b536:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b53a:	d815      	bhi.n	800b568 <UART_SetConfig+0x270>
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d003      	beq.n	800b548 <UART_SetConfig+0x250>
 800b540:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b544:	d008      	beq.n	800b558 <UART_SetConfig+0x260>
 800b546:	e00f      	b.n	800b568 <UART_SetConfig+0x270>
 800b548:	2300      	movs	r3, #0
 800b54a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b54e:	e052      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b550:	2302      	movs	r3, #2
 800b552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b556:	e04e      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b558:	2304      	movs	r3, #4
 800b55a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b55e:	e04a      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b560:	2308      	movs	r3, #8
 800b562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b566:	e046      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b568:	2310      	movs	r3, #16
 800b56a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b56e:	e042      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	4a17      	ldr	r2, [pc, #92]	; (800b5d4 <UART_SetConfig+0x2dc>)
 800b576:	4293      	cmp	r3, r2
 800b578:	d13a      	bne.n	800b5f0 <UART_SetConfig+0x2f8>
 800b57a:	4b18      	ldr	r3, [pc, #96]	; (800b5dc <UART_SetConfig+0x2e4>)
 800b57c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b580:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b584:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b588:	d01a      	beq.n	800b5c0 <UART_SetConfig+0x2c8>
 800b58a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b58e:	d81b      	bhi.n	800b5c8 <UART_SetConfig+0x2d0>
 800b590:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b594:	d00c      	beq.n	800b5b0 <UART_SetConfig+0x2b8>
 800b596:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b59a:	d815      	bhi.n	800b5c8 <UART_SetConfig+0x2d0>
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d003      	beq.n	800b5a8 <UART_SetConfig+0x2b0>
 800b5a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b5a4:	d008      	beq.n	800b5b8 <UART_SetConfig+0x2c0>
 800b5a6:	e00f      	b.n	800b5c8 <UART_SetConfig+0x2d0>
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b5ae:	e022      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b5b0:	2302      	movs	r3, #2
 800b5b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b5b6:	e01e      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b5b8:	2304      	movs	r3, #4
 800b5ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b5be:	e01a      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b5c0:	2308      	movs	r3, #8
 800b5c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b5c6:	e016      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b5c8:	2310      	movs	r3, #16
 800b5ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b5ce:	e012      	b.n	800b5f6 <UART_SetConfig+0x2fe>
 800b5d0:	cfff69f3 	.word	0xcfff69f3
 800b5d4:	40008000 	.word	0x40008000
 800b5d8:	40013800 	.word	0x40013800
 800b5dc:	40021000 	.word	0x40021000
 800b5e0:	40004400 	.word	0x40004400
 800b5e4:	40004800 	.word	0x40004800
 800b5e8:	40004c00 	.word	0x40004c00
 800b5ec:	40005000 	.word	0x40005000
 800b5f0:	2310      	movs	r3, #16
 800b5f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	4aae      	ldr	r2, [pc, #696]	; (800b8b4 <UART_SetConfig+0x5bc>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	f040 8097 	bne.w	800b730 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b602:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b606:	2b08      	cmp	r3, #8
 800b608:	d823      	bhi.n	800b652 <UART_SetConfig+0x35a>
 800b60a:	a201      	add	r2, pc, #4	; (adr r2, 800b610 <UART_SetConfig+0x318>)
 800b60c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b610:	0800b635 	.word	0x0800b635
 800b614:	0800b653 	.word	0x0800b653
 800b618:	0800b63d 	.word	0x0800b63d
 800b61c:	0800b653 	.word	0x0800b653
 800b620:	0800b643 	.word	0x0800b643
 800b624:	0800b653 	.word	0x0800b653
 800b628:	0800b653 	.word	0x0800b653
 800b62c:	0800b653 	.word	0x0800b653
 800b630:	0800b64b 	.word	0x0800b64b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b634:	f7fc fd20 	bl	8008078 <HAL_RCC_GetPCLK1Freq>
 800b638:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b63a:	e010      	b.n	800b65e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b63c:	4b9e      	ldr	r3, [pc, #632]	; (800b8b8 <UART_SetConfig+0x5c0>)
 800b63e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b640:	e00d      	b.n	800b65e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b642:	f7fc fcab 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 800b646:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b648:	e009      	b.n	800b65e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b64a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b64e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b650:	e005      	b.n	800b65e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b652:	2300      	movs	r3, #0
 800b654:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b656:	2301      	movs	r3, #1
 800b658:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b65c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b660:	2b00      	cmp	r3, #0
 800b662:	f000 8130 	beq.w	800b8c6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b66a:	4a94      	ldr	r2, [pc, #592]	; (800b8bc <UART_SetConfig+0x5c4>)
 800b66c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b670:	461a      	mov	r2, r3
 800b672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b674:	fbb3 f3f2 	udiv	r3, r3, r2
 800b678:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b67a:	697b      	ldr	r3, [r7, #20]
 800b67c:	685a      	ldr	r2, [r3, #4]
 800b67e:	4613      	mov	r3, r2
 800b680:	005b      	lsls	r3, r3, #1
 800b682:	4413      	add	r3, r2
 800b684:	69ba      	ldr	r2, [r7, #24]
 800b686:	429a      	cmp	r2, r3
 800b688:	d305      	bcc.n	800b696 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b690:	69ba      	ldr	r2, [r7, #24]
 800b692:	429a      	cmp	r2, r3
 800b694:	d903      	bls.n	800b69e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b696:	2301      	movs	r3, #1
 800b698:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b69c:	e113      	b.n	800b8c6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b69e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	60bb      	str	r3, [r7, #8]
 800b6a4:	60fa      	str	r2, [r7, #12]
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6aa:	4a84      	ldr	r2, [pc, #528]	; (800b8bc <UART_SetConfig+0x5c4>)
 800b6ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b6b0:	b29b      	uxth	r3, r3
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	603b      	str	r3, [r7, #0]
 800b6b6:	607a      	str	r2, [r7, #4]
 800b6b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b6c0:	f7f5 fb7e 	bl	8000dc0 <__aeabi_uldivmod>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	4610      	mov	r0, r2
 800b6ca:	4619      	mov	r1, r3
 800b6cc:	f04f 0200 	mov.w	r2, #0
 800b6d0:	f04f 0300 	mov.w	r3, #0
 800b6d4:	020b      	lsls	r3, r1, #8
 800b6d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b6da:	0202      	lsls	r2, r0, #8
 800b6dc:	6979      	ldr	r1, [r7, #20]
 800b6de:	6849      	ldr	r1, [r1, #4]
 800b6e0:	0849      	lsrs	r1, r1, #1
 800b6e2:	2000      	movs	r0, #0
 800b6e4:	460c      	mov	r4, r1
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	eb12 0804 	adds.w	r8, r2, r4
 800b6ec:	eb43 0905 	adc.w	r9, r3, r5
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	469a      	mov	sl, r3
 800b6f8:	4693      	mov	fp, r2
 800b6fa:	4652      	mov	r2, sl
 800b6fc:	465b      	mov	r3, fp
 800b6fe:	4640      	mov	r0, r8
 800b700:	4649      	mov	r1, r9
 800b702:	f7f5 fb5d 	bl	8000dc0 <__aeabi_uldivmod>
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	4613      	mov	r3, r2
 800b70c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b70e:	6a3b      	ldr	r3, [r7, #32]
 800b710:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b714:	d308      	bcc.n	800b728 <UART_SetConfig+0x430>
 800b716:	6a3b      	ldr	r3, [r7, #32]
 800b718:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b71c:	d204      	bcs.n	800b728 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	6a3a      	ldr	r2, [r7, #32]
 800b724:	60da      	str	r2, [r3, #12]
 800b726:	e0ce      	b.n	800b8c6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b728:	2301      	movs	r3, #1
 800b72a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b72e:	e0ca      	b.n	800b8c6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b730:	697b      	ldr	r3, [r7, #20]
 800b732:	69db      	ldr	r3, [r3, #28]
 800b734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b738:	d166      	bne.n	800b808 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b73a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b73e:	2b08      	cmp	r3, #8
 800b740:	d827      	bhi.n	800b792 <UART_SetConfig+0x49a>
 800b742:	a201      	add	r2, pc, #4	; (adr r2, 800b748 <UART_SetConfig+0x450>)
 800b744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b748:	0800b76d 	.word	0x0800b76d
 800b74c:	0800b775 	.word	0x0800b775
 800b750:	0800b77d 	.word	0x0800b77d
 800b754:	0800b793 	.word	0x0800b793
 800b758:	0800b783 	.word	0x0800b783
 800b75c:	0800b793 	.word	0x0800b793
 800b760:	0800b793 	.word	0x0800b793
 800b764:	0800b793 	.word	0x0800b793
 800b768:	0800b78b 	.word	0x0800b78b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b76c:	f7fc fc84 	bl	8008078 <HAL_RCC_GetPCLK1Freq>
 800b770:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b772:	e014      	b.n	800b79e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b774:	f7fc fc96 	bl	80080a4 <HAL_RCC_GetPCLK2Freq>
 800b778:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b77a:	e010      	b.n	800b79e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b77c:	4b4e      	ldr	r3, [pc, #312]	; (800b8b8 <UART_SetConfig+0x5c0>)
 800b77e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b780:	e00d      	b.n	800b79e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b782:	f7fc fc0b 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 800b786:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b788:	e009      	b.n	800b79e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b78a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b78e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b790:	e005      	b.n	800b79e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b792:	2300      	movs	r3, #0
 800b794:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b796:	2301      	movs	r3, #1
 800b798:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b79c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	f000 8090 	beq.w	800b8c6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7aa:	4a44      	ldr	r2, [pc, #272]	; (800b8bc <UART_SetConfig+0x5c4>)
 800b7ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7b4:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7b8:	005a      	lsls	r2, r3, #1
 800b7ba:	697b      	ldr	r3, [r7, #20]
 800b7bc:	685b      	ldr	r3, [r3, #4]
 800b7be:	085b      	lsrs	r3, r3, #1
 800b7c0:	441a      	add	r2, r3
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b7cc:	6a3b      	ldr	r3, [r7, #32]
 800b7ce:	2b0f      	cmp	r3, #15
 800b7d0:	d916      	bls.n	800b800 <UART_SetConfig+0x508>
 800b7d2:	6a3b      	ldr	r3, [r7, #32]
 800b7d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7d8:	d212      	bcs.n	800b800 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b7da:	6a3b      	ldr	r3, [r7, #32]
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	f023 030f 	bic.w	r3, r3, #15
 800b7e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b7e4:	6a3b      	ldr	r3, [r7, #32]
 800b7e6:	085b      	lsrs	r3, r3, #1
 800b7e8:	b29b      	uxth	r3, r3
 800b7ea:	f003 0307 	and.w	r3, r3, #7
 800b7ee:	b29a      	uxth	r2, r3
 800b7f0:	8bfb      	ldrh	r3, [r7, #30]
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	8bfa      	ldrh	r2, [r7, #30]
 800b7fc:	60da      	str	r2, [r3, #12]
 800b7fe:	e062      	b.n	800b8c6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b800:	2301      	movs	r3, #1
 800b802:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b806:	e05e      	b.n	800b8c6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b808:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b80c:	2b08      	cmp	r3, #8
 800b80e:	d828      	bhi.n	800b862 <UART_SetConfig+0x56a>
 800b810:	a201      	add	r2, pc, #4	; (adr r2, 800b818 <UART_SetConfig+0x520>)
 800b812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b816:	bf00      	nop
 800b818:	0800b83d 	.word	0x0800b83d
 800b81c:	0800b845 	.word	0x0800b845
 800b820:	0800b84d 	.word	0x0800b84d
 800b824:	0800b863 	.word	0x0800b863
 800b828:	0800b853 	.word	0x0800b853
 800b82c:	0800b863 	.word	0x0800b863
 800b830:	0800b863 	.word	0x0800b863
 800b834:	0800b863 	.word	0x0800b863
 800b838:	0800b85b 	.word	0x0800b85b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b83c:	f7fc fc1c 	bl	8008078 <HAL_RCC_GetPCLK1Freq>
 800b840:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b842:	e014      	b.n	800b86e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b844:	f7fc fc2e 	bl	80080a4 <HAL_RCC_GetPCLK2Freq>
 800b848:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b84a:	e010      	b.n	800b86e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b84c:	4b1a      	ldr	r3, [pc, #104]	; (800b8b8 <UART_SetConfig+0x5c0>)
 800b84e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b850:	e00d      	b.n	800b86e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b852:	f7fc fba3 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 800b856:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b858:	e009      	b.n	800b86e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b85a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b85e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b860:	e005      	b.n	800b86e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b862:	2300      	movs	r3, #0
 800b864:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b866:	2301      	movs	r3, #1
 800b868:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b86c:	bf00      	nop
    }

    if (pclk != 0U)
 800b86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b870:	2b00      	cmp	r3, #0
 800b872:	d028      	beq.n	800b8c6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b874:	697b      	ldr	r3, [r7, #20]
 800b876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b878:	4a10      	ldr	r2, [pc, #64]	; (800b8bc <UART_SetConfig+0x5c4>)
 800b87a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b87e:	461a      	mov	r2, r3
 800b880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b882:	fbb3 f2f2 	udiv	r2, r3, r2
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	685b      	ldr	r3, [r3, #4]
 800b88a:	085b      	lsrs	r3, r3, #1
 800b88c:	441a      	add	r2, r3
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	685b      	ldr	r3, [r3, #4]
 800b892:	fbb2 f3f3 	udiv	r3, r2, r3
 800b896:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b898:	6a3b      	ldr	r3, [r7, #32]
 800b89a:	2b0f      	cmp	r3, #15
 800b89c:	d910      	bls.n	800b8c0 <UART_SetConfig+0x5c8>
 800b89e:	6a3b      	ldr	r3, [r7, #32]
 800b8a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b8a4:	d20c      	bcs.n	800b8c0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b8a6:	6a3b      	ldr	r3, [r7, #32]
 800b8a8:	b29a      	uxth	r2, r3
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	60da      	str	r2, [r3, #12]
 800b8b0:	e009      	b.n	800b8c6 <UART_SetConfig+0x5ce>
 800b8b2:	bf00      	nop
 800b8b4:	40008000 	.word	0x40008000
 800b8b8:	00f42400 	.word	0x00f42400
 800b8bc:	0800cd10 	.word	0x0800cd10
      }
      else
      {
        ret = HAL_ERROR;
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	2201      	movs	r2, #1
 800b8ca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800b8e2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3730      	adds	r7, #48	; 0x30
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b8f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b083      	sub	sp, #12
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8fc:	f003 0308 	and.w	r3, r3, #8
 800b900:	2b00      	cmp	r3, #0
 800b902:	d00a      	beq.n	800b91a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	685b      	ldr	r3, [r3, #4]
 800b90a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	430a      	orrs	r2, r1
 800b918:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b91e:	f003 0301 	and.w	r3, r3, #1
 800b922:	2b00      	cmp	r3, #0
 800b924:	d00a      	beq.n	800b93c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	430a      	orrs	r2, r1
 800b93a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b940:	f003 0302 	and.w	r3, r3, #2
 800b944:	2b00      	cmp	r3, #0
 800b946:	d00a      	beq.n	800b95e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	685b      	ldr	r3, [r3, #4]
 800b94e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	430a      	orrs	r2, r1
 800b95c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b962:	f003 0304 	and.w	r3, r3, #4
 800b966:	2b00      	cmp	r3, #0
 800b968:	d00a      	beq.n	800b980 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	430a      	orrs	r2, r1
 800b97e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b984:	f003 0310 	and.w	r3, r3, #16
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d00a      	beq.n	800b9a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	430a      	orrs	r2, r1
 800b9a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9a6:	f003 0320 	and.w	r3, r3, #32
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d00a      	beq.n	800b9c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	689b      	ldr	r3, [r3, #8]
 800b9b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	430a      	orrs	r2, r1
 800b9c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d01a      	beq.n	800ba06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	430a      	orrs	r2, r1
 800b9e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9ee:	d10a      	bne.n	800ba06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	685b      	ldr	r3, [r3, #4]
 800b9f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	430a      	orrs	r2, r1
 800ba04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d00a      	beq.n	800ba28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	685b      	ldr	r3, [r3, #4]
 800ba18:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	430a      	orrs	r2, r1
 800ba26:	605a      	str	r2, [r3, #4]
  }
}
 800ba28:	bf00      	nop
 800ba2a:	370c      	adds	r7, #12
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr

0800ba34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b098      	sub	sp, #96	; 0x60
 800ba38:	af02      	add	r7, sp, #8
 800ba3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ba44:	f7f9 fc2c 	bl	80052a0 <HAL_GetTick>
 800ba48:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f003 0308 	and.w	r3, r3, #8
 800ba54:	2b08      	cmp	r3, #8
 800ba56:	d12f      	bne.n	800bab8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ba58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ba5c:	9300      	str	r3, [sp, #0]
 800ba5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ba60:	2200      	movs	r2, #0
 800ba62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f000 f88e 	bl	800bb88 <UART_WaitOnFlagUntilTimeout>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d022      	beq.n	800bab8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba7a:	e853 3f00 	ldrex	r3, [r3]
 800ba7e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ba80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba86:	653b      	str	r3, [r7, #80]	; 0x50
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba90:	647b      	str	r3, [r7, #68]	; 0x44
 800ba92:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba94:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ba96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ba98:	e841 2300 	strex	r3, r2, [r1]
 800ba9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ba9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d1e6      	bne.n	800ba72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2220      	movs	r2, #32
 800baa8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2200      	movs	r2, #0
 800bab0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bab4:	2303      	movs	r3, #3
 800bab6:	e063      	b.n	800bb80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f003 0304 	and.w	r3, r3, #4
 800bac2:	2b04      	cmp	r3, #4
 800bac4:	d149      	bne.n	800bb5a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bac6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800baca:	9300      	str	r3, [sp, #0]
 800bacc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bace:	2200      	movs	r2, #0
 800bad0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 f857 	bl	800bb88 <UART_WaitOnFlagUntilTimeout>
 800bada:	4603      	mov	r3, r0
 800badc:	2b00      	cmp	r3, #0
 800bade:	d03c      	beq.n	800bb5a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bae8:	e853 3f00 	ldrex	r3, [r3]
 800baec:	623b      	str	r3, [r7, #32]
   return(result);
 800baee:	6a3b      	ldr	r3, [r7, #32]
 800baf0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800baf4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	461a      	mov	r2, r3
 800bafc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bafe:	633b      	str	r3, [r7, #48]	; 0x30
 800bb00:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bb04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb06:	e841 2300 	strex	r3, r2, [r1]
 800bb0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bb0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d1e6      	bne.n	800bae0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	3308      	adds	r3, #8
 800bb18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	e853 3f00 	ldrex	r3, [r3]
 800bb20:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	f023 0301 	bic.w	r3, r3, #1
 800bb28:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	3308      	adds	r3, #8
 800bb30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb32:	61fa      	str	r2, [r7, #28]
 800bb34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb36:	69b9      	ldr	r1, [r7, #24]
 800bb38:	69fa      	ldr	r2, [r7, #28]
 800bb3a:	e841 2300 	strex	r3, r2, [r1]
 800bb3e:	617b      	str	r3, [r7, #20]
   return(result);
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1e5      	bne.n	800bb12 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2220      	movs	r2, #32
 800bb4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2200      	movs	r2, #0
 800bb52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bb56:	2303      	movs	r3, #3
 800bb58:	e012      	b.n	800bb80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2220      	movs	r2, #32
 800bb5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2220      	movs	r2, #32
 800bb66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2200      	movs	r2, #0
 800bb74:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bb7e:	2300      	movs	r3, #0
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3758      	adds	r7, #88	; 0x58
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b084      	sub	sp, #16
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	60f8      	str	r0, [r7, #12]
 800bb90:	60b9      	str	r1, [r7, #8]
 800bb92:	603b      	str	r3, [r7, #0]
 800bb94:	4613      	mov	r3, r2
 800bb96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb98:	e04f      	b.n	800bc3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb9a:	69bb      	ldr	r3, [r7, #24]
 800bb9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bba0:	d04b      	beq.n	800bc3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bba2:	f7f9 fb7d 	bl	80052a0 <HAL_GetTick>
 800bba6:	4602      	mov	r2, r0
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	1ad3      	subs	r3, r2, r3
 800bbac:	69ba      	ldr	r2, [r7, #24]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d302      	bcc.n	800bbb8 <UART_WaitOnFlagUntilTimeout+0x30>
 800bbb2:	69bb      	ldr	r3, [r7, #24]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d101      	bne.n	800bbbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bbb8:	2303      	movs	r3, #3
 800bbba:	e04e      	b.n	800bc5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f003 0304 	and.w	r3, r3, #4
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d037      	beq.n	800bc3a <UART_WaitOnFlagUntilTimeout+0xb2>
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	2b80      	cmp	r3, #128	; 0x80
 800bbce:	d034      	beq.n	800bc3a <UART_WaitOnFlagUntilTimeout+0xb2>
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	2b40      	cmp	r3, #64	; 0x40
 800bbd4:	d031      	beq.n	800bc3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	69db      	ldr	r3, [r3, #28]
 800bbdc:	f003 0308 	and.w	r3, r3, #8
 800bbe0:	2b08      	cmp	r3, #8
 800bbe2:	d110      	bne.n	800bc06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	2208      	movs	r2, #8
 800bbea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bbec:	68f8      	ldr	r0, [r7, #12]
 800bbee:	f000 f920 	bl	800be32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2208      	movs	r2, #8
 800bbf6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800bc02:	2301      	movs	r3, #1
 800bc04:	e029      	b.n	800bc5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	69db      	ldr	r3, [r3, #28]
 800bc0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bc14:	d111      	bne.n	800bc3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bc1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bc20:	68f8      	ldr	r0, [r7, #12]
 800bc22:	f000 f906 	bl	800be32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	2220      	movs	r2, #32
 800bc2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	2200      	movs	r2, #0
 800bc32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800bc36:	2303      	movs	r3, #3
 800bc38:	e00f      	b.n	800bc5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	69da      	ldr	r2, [r3, #28]
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	4013      	ands	r3, r2
 800bc44:	68ba      	ldr	r2, [r7, #8]
 800bc46:	429a      	cmp	r2, r3
 800bc48:	bf0c      	ite	eq
 800bc4a:	2301      	moveq	r3, #1
 800bc4c:	2300      	movne	r3, #0
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	461a      	mov	r2, r3
 800bc52:	79fb      	ldrb	r3, [r7, #7]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d0a0      	beq.n	800bb9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bc58:	2300      	movs	r3, #0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3710      	adds	r7, #16
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
	...

0800bc64 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b096      	sub	sp, #88	; 0x58
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	60f8      	str	r0, [r7, #12]
 800bc6c:	60b9      	str	r1, [r7, #8]
 800bc6e:	4613      	mov	r3, r2
 800bc70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	68ba      	ldr	r2, [r7, #8]
 800bc76:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	88fa      	ldrh	r2, [r7, #6]
 800bc7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2200      	movs	r2, #0
 800bc84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2222      	movs	r2, #34	; 0x22
 800bc8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d02d      	beq.n	800bcf6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bca0:	4a40      	ldr	r2, [pc, #256]	; (800bda4 <UART_Start_Receive_DMA+0x140>)
 800bca2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bcaa:	4a3f      	ldr	r2, [pc, #252]	; (800bda8 <UART_Start_Receive_DMA+0x144>)
 800bcac:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bcb4:	4a3d      	ldr	r2, [pc, #244]	; (800bdac <UART_Start_Receive_DMA+0x148>)
 800bcb6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	3324      	adds	r3, #36	; 0x24
 800bcce:	4619      	mov	r1, r3
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bcd4:	461a      	mov	r2, r3
 800bcd6:	88fb      	ldrh	r3, [r7, #6]
 800bcd8:	f7fb f80a 	bl	8006cf0 <HAL_DMA_Start_IT>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d009      	beq.n	800bcf6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2210      	movs	r2, #16
 800bce6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	2220      	movs	r2, #32
 800bcee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	e051      	b.n	800bd9a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	691b      	ldr	r3, [r3, #16]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d018      	beq.n	800bd30 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd06:	e853 3f00 	ldrex	r3, [r3]
 800bd0a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bd0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bd12:	657b      	str	r3, [r7, #84]	; 0x54
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	461a      	mov	r2, r3
 800bd1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd1c:	64bb      	str	r3, [r7, #72]	; 0x48
 800bd1e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd20:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bd22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bd24:	e841 2300 	strex	r3, r2, [r1]
 800bd28:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800bd2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d1e6      	bne.n	800bcfe <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	3308      	adds	r3, #8
 800bd36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd3a:	e853 3f00 	ldrex	r3, [r3]
 800bd3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bd40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd42:	f043 0301 	orr.w	r3, r3, #1
 800bd46:	653b      	str	r3, [r7, #80]	; 0x50
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	3308      	adds	r3, #8
 800bd4e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bd50:	637a      	str	r2, [r7, #52]	; 0x34
 800bd52:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bd56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bd58:	e841 2300 	strex	r3, r2, [r1]
 800bd5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800bd5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d1e5      	bne.n	800bd30 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	3308      	adds	r3, #8
 800bd6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	e853 3f00 	ldrex	r3, [r3]
 800bd72:	613b      	str	r3, [r7, #16]
   return(result);
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	3308      	adds	r3, #8
 800bd82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bd84:	623a      	str	r2, [r7, #32]
 800bd86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd88:	69f9      	ldr	r1, [r7, #28]
 800bd8a:	6a3a      	ldr	r2, [r7, #32]
 800bd8c:	e841 2300 	strex	r3, r2, [r1]
 800bd90:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd92:	69bb      	ldr	r3, [r7, #24]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d1e5      	bne.n	800bd64 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3758      	adds	r7, #88	; 0x58
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}
 800bda2:	bf00      	nop
 800bda4:	0800bfbd 	.word	0x0800bfbd
 800bda8:	0800c0f1 	.word	0x0800c0f1
 800bdac:	0800c137 	.word	0x0800c137

0800bdb0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b08f      	sub	sp, #60	; 0x3c
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdbe:	6a3b      	ldr	r3, [r7, #32]
 800bdc0:	e853 3f00 	ldrex	r3, [r3]
 800bdc4:	61fb      	str	r3, [r7, #28]
   return(result);
 800bdc6:	69fb      	ldr	r3, [r7, #28]
 800bdc8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800bdcc:	637b      	str	r3, [r7, #52]	; 0x34
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	461a      	mov	r2, r3
 800bdd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bdd8:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bddc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bdde:	e841 2300 	strex	r3, r2, [r1]
 800bde2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bde4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1e6      	bne.n	800bdb8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	3308      	adds	r3, #8
 800bdf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	e853 3f00 	ldrex	r3, [r3]
 800bdf8:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800be00:	633b      	str	r3, [r7, #48]	; 0x30
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	3308      	adds	r3, #8
 800be08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be0a:	61ba      	str	r2, [r7, #24]
 800be0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be0e:	6979      	ldr	r1, [r7, #20]
 800be10:	69ba      	ldr	r2, [r7, #24]
 800be12:	e841 2300 	strex	r3, r2, [r1]
 800be16:	613b      	str	r3, [r7, #16]
   return(result);
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d1e5      	bne.n	800bdea <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2220      	movs	r2, #32
 800be22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800be26:	bf00      	nop
 800be28:	373c      	adds	r7, #60	; 0x3c
 800be2a:	46bd      	mov	sp, r7
 800be2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be30:	4770      	bx	lr

0800be32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800be32:	b480      	push	{r7}
 800be34:	b095      	sub	sp, #84	; 0x54
 800be36:	af00      	add	r7, sp, #0
 800be38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be42:	e853 3f00 	ldrex	r3, [r3]
 800be46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800be48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800be4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	461a      	mov	r2, r3
 800be56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be58:	643b      	str	r3, [r7, #64]	; 0x40
 800be5a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800be5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800be60:	e841 2300 	strex	r3, r2, [r1]
 800be64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800be66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d1e6      	bne.n	800be3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	3308      	adds	r3, #8
 800be72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be74:	6a3b      	ldr	r3, [r7, #32]
 800be76:	e853 3f00 	ldrex	r3, [r3]
 800be7a:	61fb      	str	r3, [r7, #28]
   return(result);
 800be7c:	69fb      	ldr	r3, [r7, #28]
 800be7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800be82:	f023 0301 	bic.w	r3, r3, #1
 800be86:	64bb      	str	r3, [r7, #72]	; 0x48
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	3308      	adds	r3, #8
 800be8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800be90:	62fa      	str	r2, [r7, #44]	; 0x2c
 800be92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800be96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be98:	e841 2300 	strex	r3, r2, [r1]
 800be9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800be9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d1e3      	bne.n	800be6c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	d118      	bne.n	800bede <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	e853 3f00 	ldrex	r3, [r3]
 800beb8:	60bb      	str	r3, [r7, #8]
   return(result);
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	f023 0310 	bic.w	r3, r3, #16
 800bec0:	647b      	str	r3, [r7, #68]	; 0x44
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	461a      	mov	r2, r3
 800bec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800beca:	61bb      	str	r3, [r7, #24]
 800becc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bece:	6979      	ldr	r1, [r7, #20]
 800bed0:	69ba      	ldr	r2, [r7, #24]
 800bed2:	e841 2300 	strex	r3, r2, [r1]
 800bed6:	613b      	str	r3, [r7, #16]
   return(result);
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d1e6      	bne.n	800beac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2220      	movs	r2, #32
 800bee2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2200      	movs	r2, #0
 800beea:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2200      	movs	r2, #0
 800bef0:	675a      	str	r2, [r3, #116]	; 0x74
}
 800bef2:	bf00      	nop
 800bef4:	3754      	adds	r7, #84	; 0x54
 800bef6:	46bd      	mov	sp, r7
 800bef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befc:	4770      	bx	lr

0800befe <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800befe:	b580      	push	{r7, lr}
 800bf00:	b090      	sub	sp, #64	; 0x40
 800bf02:	af00      	add	r7, sp, #0
 800bf04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf0a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f003 0320 	and.w	r3, r3, #32
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d137      	bne.n	800bf8a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800bf1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bf22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	3308      	adds	r3, #8
 800bf28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf2c:	e853 3f00 	ldrex	r3, [r3]
 800bf30:	623b      	str	r3, [r7, #32]
   return(result);
 800bf32:	6a3b      	ldr	r3, [r7, #32]
 800bf34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf38:	63bb      	str	r3, [r7, #56]	; 0x38
 800bf3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	3308      	adds	r3, #8
 800bf40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf42:	633a      	str	r2, [r7, #48]	; 0x30
 800bf44:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bf48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf4a:	e841 2300 	strex	r3, r2, [r1]
 800bf4e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d1e5      	bne.n	800bf22 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bf56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	e853 3f00 	ldrex	r3, [r3]
 800bf62:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf6a:	637b      	str	r3, [r7, #52]	; 0x34
 800bf6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	461a      	mov	r2, r3
 800bf72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf74:	61fb      	str	r3, [r7, #28]
 800bf76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf78:	69b9      	ldr	r1, [r7, #24]
 800bf7a:	69fa      	ldr	r2, [r7, #28]
 800bf7c:	e841 2300 	strex	r3, r2, [r1]
 800bf80:	617b      	str	r3, [r7, #20]
   return(result);
 800bf82:	697b      	ldr	r3, [r7, #20]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d1e6      	bne.n	800bf56 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bf88:	e004      	b.n	800bf94 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800bf8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bf90:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800bf92:	4798      	blx	r3
}
 800bf94:	bf00      	nop
 800bf96:	3740      	adds	r7, #64	; 0x40
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd80      	pop	{r7, pc}

0800bf9c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b084      	sub	sp, #16
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfa8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bfb0:	68f8      	ldr	r0, [r7, #12]
 800bfb2:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bfb4:	bf00      	nop
 800bfb6:	3710      	adds	r7, #16
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	bd80      	pop	{r7, pc}

0800bfbc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b09c      	sub	sp, #112	; 0x70
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfc8:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	f003 0320 	and.w	r3, r3, #32
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d171      	bne.n	800c0bc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800bfd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bfe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bfe8:	e853 3f00 	ldrex	r3, [r3]
 800bfec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bfee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bff0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bff4:	66bb      	str	r3, [r7, #104]	; 0x68
 800bff6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	461a      	mov	r2, r3
 800bffc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bffe:	65bb      	str	r3, [r7, #88]	; 0x58
 800c000:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c002:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c004:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c006:	e841 2300 	strex	r3, r2, [r1]
 800c00a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c00c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d1e6      	bne.n	800bfe0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	3308      	adds	r3, #8
 800c018:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c01c:	e853 3f00 	ldrex	r3, [r3]
 800c020:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c024:	f023 0301 	bic.w	r3, r3, #1
 800c028:	667b      	str	r3, [r7, #100]	; 0x64
 800c02a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	3308      	adds	r3, #8
 800c030:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c032:	647a      	str	r2, [r7, #68]	; 0x44
 800c034:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c036:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c038:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c03a:	e841 2300 	strex	r3, r2, [r1]
 800c03e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c042:	2b00      	cmp	r3, #0
 800c044:	d1e5      	bne.n	800c012 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	3308      	adds	r3, #8
 800c04c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c050:	e853 3f00 	ldrex	r3, [r3]
 800c054:	623b      	str	r3, [r7, #32]
   return(result);
 800c056:	6a3b      	ldr	r3, [r7, #32]
 800c058:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c05c:	663b      	str	r3, [r7, #96]	; 0x60
 800c05e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	3308      	adds	r3, #8
 800c064:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c066:	633a      	str	r2, [r7, #48]	; 0x30
 800c068:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c06a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c06c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c06e:	e841 2300 	strex	r3, r2, [r1]
 800c072:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c076:	2b00      	cmp	r3, #0
 800c078:	d1e5      	bne.n	800c046 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c07a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c07c:	2220      	movs	r2, #32
 800c07e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c086:	2b01      	cmp	r3, #1
 800c088:	d118      	bne.n	800c0bc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c08a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	e853 3f00 	ldrex	r3, [r3]
 800c096:	60fb      	str	r3, [r7, #12]
   return(result);
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	f023 0310 	bic.w	r3, r3, #16
 800c09e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c0a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	461a      	mov	r2, r3
 800c0a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0a8:	61fb      	str	r3, [r7, #28]
 800c0aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ac:	69b9      	ldr	r1, [r7, #24]
 800c0ae:	69fa      	ldr	r2, [r7, #28]
 800c0b0:	e841 2300 	strex	r3, r2, [r1]
 800c0b4:	617b      	str	r3, [r7, #20]
   return(result);
 800c0b6:	697b      	ldr	r3, [r7, #20]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d1e6      	bne.n	800c08a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c0bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c0be:	2200      	movs	r2, #0
 800c0c0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c0c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c0c6:	2b01      	cmp	r3, #1
 800c0c8:	d109      	bne.n	800c0de <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800c0ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c0cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c0d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c0d2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 800c0d6:	4611      	mov	r1, r2
 800c0d8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c0da:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c0dc:	e004      	b.n	800c0e8 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800c0de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c0e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c0e4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c0e6:	4798      	blx	r3
}
 800c0e8:	bf00      	nop
 800c0ea:	3770      	adds	r7, #112	; 0x70
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}

0800c0f0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b084      	sub	sp, #16
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0fc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	2201      	movs	r2, #1
 800c102:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c108:	2b01      	cmp	r3, #1
 800c10a:	d10b      	bne.n	800c124 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c112:	68fa      	ldr	r2, [r7, #12]
 800c114:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 800c118:	0852      	lsrs	r2, r2, #1
 800c11a:	b292      	uxth	r2, r2
 800c11c:	4611      	mov	r1, r2
 800c11e:	68f8      	ldr	r0, [r7, #12]
 800c120:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c122:	e004      	b.n	800c12e <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c12a:	68f8      	ldr	r0, [r7, #12]
 800c12c:	4798      	blx	r3
}
 800c12e:	bf00      	nop
 800c130:	3710      	adds	r7, #16
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}

0800c136 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c136:	b580      	push	{r7, lr}
 800c138:	b086      	sub	sp, #24
 800c13a:	af00      	add	r7, sp, #0
 800c13c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c142:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c14a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c14c:	697b      	ldr	r3, [r7, #20]
 800c14e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c152:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c154:	697b      	ldr	r3, [r7, #20]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	689b      	ldr	r3, [r3, #8]
 800c15a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c15e:	2b80      	cmp	r3, #128	; 0x80
 800c160:	d109      	bne.n	800c176 <UART_DMAError+0x40>
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	2b21      	cmp	r3, #33	; 0x21
 800c166:	d106      	bne.n	800c176 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	2200      	movs	r2, #0
 800c16c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800c170:	6978      	ldr	r0, [r7, #20]
 800c172:	f7ff fe1d 	bl	800bdb0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	689b      	ldr	r3, [r3, #8]
 800c17c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c180:	2b40      	cmp	r3, #64	; 0x40
 800c182:	d109      	bne.n	800c198 <UART_DMAError+0x62>
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2b22      	cmp	r3, #34	; 0x22
 800c188:	d106      	bne.n	800c198 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	2200      	movs	r2, #0
 800c18e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800c192:	6978      	ldr	r0, [r7, #20]
 800c194:	f7ff fe4d 	bl	800be32 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c198:	697b      	ldr	r3, [r7, #20]
 800c19a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c19e:	f043 0210 	orr.w	r2, r3, #16
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c1ae:	6978      	ldr	r0, [r7, #20]
 800c1b0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1b2:	bf00      	nop
 800c1b4:	3718      	adds	r7, #24
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	bd80      	pop	{r7, pc}

0800c1ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c1ba:	b580      	push	{r7, lr}
 800c1bc:	b084      	sub	sp, #16
 800c1be:	af00      	add	r7, sp, #0
 800c1c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c1de:	68f8      	ldr	r0, [r7, #12]
 800c1e0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1e2:	bf00      	nop
 800c1e4:	3710      	adds	r7, #16
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}

0800c1ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b088      	sub	sp, #32
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	e853 3f00 	ldrex	r3, [r3]
 800c1fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c206:	61fb      	str	r3, [r7, #28]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	461a      	mov	r2, r3
 800c20e:	69fb      	ldr	r3, [r7, #28]
 800c210:	61bb      	str	r3, [r7, #24]
 800c212:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c214:	6979      	ldr	r1, [r7, #20]
 800c216:	69ba      	ldr	r2, [r7, #24]
 800c218:	e841 2300 	strex	r3, r2, [r1]
 800c21c:	613b      	str	r3, [r7, #16]
   return(result);
 800c21e:	693b      	ldr	r3, [r7, #16]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d1e6      	bne.n	800c1f2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2220      	movs	r2, #32
 800c228:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2200      	movs	r2, #0
 800c230:	679a      	str	r2, [r3, #120]	; 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c238:	6878      	ldr	r0, [r7, #4]
 800c23a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c23c:	bf00      	nop
 800c23e:	3720      	adds	r7, #32
 800c240:	46bd      	mov	sp, r7
 800c242:	bd80      	pop	{r7, pc}

0800c244 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c244:	b480      	push	{r7}
 800c246:	b083      	sub	sp, #12
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c24c:	bf00      	nop
 800c24e:	370c      	adds	r7, #12
 800c250:	46bd      	mov	sp, r7
 800c252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c256:	4770      	bx	lr

0800c258 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c258:	b480      	push	{r7}
 800c25a:	b083      	sub	sp, #12
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c260:	bf00      	nop
 800c262:	370c      	adds	r7, #12
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr

0800c26c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c26c:	b480      	push	{r7}
 800c26e:	b083      	sub	sp, #12
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c274:	bf00      	nop
 800c276:	370c      	adds	r7, #12
 800c278:	46bd      	mov	sp, r7
 800c27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27e:	4770      	bx	lr

0800c280 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c280:	b480      	push	{r7}
 800c282:	b085      	sub	sp, #20
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d101      	bne.n	800c296 <HAL_UARTEx_DisableFifoMode+0x16>
 800c292:	2302      	movs	r3, #2
 800c294:	e027      	b.n	800c2e6 <HAL_UARTEx_DisableFifoMode+0x66>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2201      	movs	r2, #1
 800c29a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2224      	movs	r2, #36	; 0x24
 800c2a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	681a      	ldr	r2, [r3, #0]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f022 0201 	bic.w	r2, r2, #1
 800c2bc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c2c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	68fa      	ldr	r2, [r7, #12]
 800c2d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2220      	movs	r2, #32
 800c2d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c2e4:	2300      	movs	r3, #0
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3714      	adds	r7, #20
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f0:	4770      	bx	lr

0800c2f2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b084      	sub	sp, #16
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
 800c2fa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c302:	2b01      	cmp	r3, #1
 800c304:	d101      	bne.n	800c30a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c306:	2302      	movs	r3, #2
 800c308:	e02d      	b.n	800c366 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2201      	movs	r2, #1
 800c30e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2224      	movs	r2, #36	; 0x24
 800c316:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	681a      	ldr	r2, [r3, #0]
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f022 0201 	bic.w	r2, r2, #1
 800c330:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	689b      	ldr	r3, [r3, #8]
 800c338:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	683a      	ldr	r2, [r7, #0]
 800c342:	430a      	orrs	r2, r1
 800c344:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f000 f850 	bl	800c3ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	68fa      	ldr	r2, [r7, #12]
 800c352:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2220      	movs	r2, #32
 800c358:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2200      	movs	r2, #0
 800c360:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c364:	2300      	movs	r3, #0
}
 800c366:	4618      	mov	r0, r3
 800c368:	3710      	adds	r7, #16
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c36e:	b580      	push	{r7, lr}
 800c370:	b084      	sub	sp, #16
 800c372:	af00      	add	r7, sp, #0
 800c374:	6078      	str	r0, [r7, #4]
 800c376:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c37e:	2b01      	cmp	r3, #1
 800c380:	d101      	bne.n	800c386 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c382:	2302      	movs	r3, #2
 800c384:	e02d      	b.n	800c3e2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2201      	movs	r2, #1
 800c38a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2224      	movs	r2, #36	; 0x24
 800c392:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	681a      	ldr	r2, [r3, #0]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f022 0201 	bic.w	r2, r2, #1
 800c3ac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	689b      	ldr	r3, [r3, #8]
 800c3b4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	683a      	ldr	r2, [r7, #0]
 800c3be:	430a      	orrs	r2, r1
 800c3c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c3c2:	6878      	ldr	r0, [r7, #4]
 800c3c4:	f000 f812 	bl	800c3ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	68fa      	ldr	r2, [r7, #12]
 800c3ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2220      	movs	r2, #32
 800c3d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2200      	movs	r2, #0
 800c3dc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c3e0:	2300      	movs	r3, #0
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	3710      	adds	r7, #16
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}
	...

0800c3ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c3ec:	b480      	push	{r7}
 800c3ee:	b085      	sub	sp, #20
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d108      	bne.n	800c40e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	2201      	movs	r2, #1
 800c400:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2201      	movs	r2, #1
 800c408:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c40c:	e031      	b.n	800c472 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c40e:	2308      	movs	r3, #8
 800c410:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c412:	2308      	movs	r3, #8
 800c414:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	689b      	ldr	r3, [r3, #8]
 800c41c:	0e5b      	lsrs	r3, r3, #25
 800c41e:	b2db      	uxtb	r3, r3
 800c420:	f003 0307 	and.w	r3, r3, #7
 800c424:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	689b      	ldr	r3, [r3, #8]
 800c42c:	0f5b      	lsrs	r3, r3, #29
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	f003 0307 	and.w	r3, r3, #7
 800c434:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c436:	7bbb      	ldrb	r3, [r7, #14]
 800c438:	7b3a      	ldrb	r2, [r7, #12]
 800c43a:	4911      	ldr	r1, [pc, #68]	; (800c480 <UARTEx_SetNbDataToProcess+0x94>)
 800c43c:	5c8a      	ldrb	r2, [r1, r2]
 800c43e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c442:	7b3a      	ldrb	r2, [r7, #12]
 800c444:	490f      	ldr	r1, [pc, #60]	; (800c484 <UARTEx_SetNbDataToProcess+0x98>)
 800c446:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c448:	fb93 f3f2 	sdiv	r3, r3, r2
 800c44c:	b29a      	uxth	r2, r3
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c454:	7bfb      	ldrb	r3, [r7, #15]
 800c456:	7b7a      	ldrb	r2, [r7, #13]
 800c458:	4909      	ldr	r1, [pc, #36]	; (800c480 <UARTEx_SetNbDataToProcess+0x94>)
 800c45a:	5c8a      	ldrb	r2, [r1, r2]
 800c45c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c460:	7b7a      	ldrb	r2, [r7, #13]
 800c462:	4908      	ldr	r1, [pc, #32]	; (800c484 <UARTEx_SetNbDataToProcess+0x98>)
 800c464:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c466:	fb93 f3f2 	sdiv	r3, r3, r2
 800c46a:	b29a      	uxth	r2, r3
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c472:	bf00      	nop
 800c474:	3714      	adds	r7, #20
 800c476:	46bd      	mov	sp, r7
 800c478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47c:	4770      	bx	lr
 800c47e:	bf00      	nop
 800c480:	0800cd28 	.word	0x0800cd28
 800c484:	0800cd30 	.word	0x0800cd30

0800c488 <memset>:
 800c488:	4402      	add	r2, r0
 800c48a:	4603      	mov	r3, r0
 800c48c:	4293      	cmp	r3, r2
 800c48e:	d100      	bne.n	800c492 <memset+0xa>
 800c490:	4770      	bx	lr
 800c492:	f803 1b01 	strb.w	r1, [r3], #1
 800c496:	e7f9      	b.n	800c48c <memset+0x4>

0800c498 <__errno>:
 800c498:	4b01      	ldr	r3, [pc, #4]	; (800c4a0 <__errno+0x8>)
 800c49a:	6818      	ldr	r0, [r3, #0]
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	200002c8 	.word	0x200002c8

0800c4a4 <__libc_init_array>:
 800c4a4:	b570      	push	{r4, r5, r6, lr}
 800c4a6:	4d0d      	ldr	r5, [pc, #52]	; (800c4dc <__libc_init_array+0x38>)
 800c4a8:	4c0d      	ldr	r4, [pc, #52]	; (800c4e0 <__libc_init_array+0x3c>)
 800c4aa:	1b64      	subs	r4, r4, r5
 800c4ac:	10a4      	asrs	r4, r4, #2
 800c4ae:	2600      	movs	r6, #0
 800c4b0:	42a6      	cmp	r6, r4
 800c4b2:	d109      	bne.n	800c4c8 <__libc_init_array+0x24>
 800c4b4:	4d0b      	ldr	r5, [pc, #44]	; (800c4e4 <__libc_init_array+0x40>)
 800c4b6:	4c0c      	ldr	r4, [pc, #48]	; (800c4e8 <__libc_init_array+0x44>)
 800c4b8:	f000 fbe8 	bl	800cc8c <_init>
 800c4bc:	1b64      	subs	r4, r4, r5
 800c4be:	10a4      	asrs	r4, r4, #2
 800c4c0:	2600      	movs	r6, #0
 800c4c2:	42a6      	cmp	r6, r4
 800c4c4:	d105      	bne.n	800c4d2 <__libc_init_array+0x2e>
 800c4c6:	bd70      	pop	{r4, r5, r6, pc}
 800c4c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4cc:	4798      	blx	r3
 800c4ce:	3601      	adds	r6, #1
 800c4d0:	e7ee      	b.n	800c4b0 <__libc_init_array+0xc>
 800c4d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4d6:	4798      	blx	r3
 800c4d8:	3601      	adds	r6, #1
 800c4da:	e7f2      	b.n	800c4c2 <__libc_init_array+0x1e>
 800c4dc:	0800cd58 	.word	0x0800cd58
 800c4e0:	0800cd58 	.word	0x0800cd58
 800c4e4:	0800cd58 	.word	0x0800cd58
 800c4e8:	0800cd5c 	.word	0x0800cd5c

0800c4ec <memcpy>:
 800c4ec:	440a      	add	r2, r1
 800c4ee:	4291      	cmp	r1, r2
 800c4f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800c4f4:	d100      	bne.n	800c4f8 <memcpy+0xc>
 800c4f6:	4770      	bx	lr
 800c4f8:	b510      	push	{r4, lr}
 800c4fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c502:	4291      	cmp	r1, r2
 800c504:	d1f9      	bne.n	800c4fa <memcpy+0xe>
 800c506:	bd10      	pop	{r4, pc}

0800c508 <powf>:
 800c508:	b508      	push	{r3, lr}
 800c50a:	ed2d 8b04 	vpush	{d8-d9}
 800c50e:	eeb0 8a60 	vmov.f32	s16, s1
 800c512:	eeb0 9a40 	vmov.f32	s18, s0
 800c516:	f000 f881 	bl	800c61c <__ieee754_powf>
 800c51a:	eeb4 8a48 	vcmp.f32	s16, s16
 800c51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c522:	eef0 8a40 	vmov.f32	s17, s0
 800c526:	d63e      	bvs.n	800c5a6 <powf+0x9e>
 800c528:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c530:	d112      	bne.n	800c558 <powf+0x50>
 800c532:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c53a:	d039      	beq.n	800c5b0 <powf+0xa8>
 800c53c:	eeb0 0a48 	vmov.f32	s0, s16
 800c540:	f000 f839 	bl	800c5b6 <finitef>
 800c544:	b378      	cbz	r0, 800c5a6 <powf+0x9e>
 800c546:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c54a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c54e:	d52a      	bpl.n	800c5a6 <powf+0x9e>
 800c550:	f7ff ffa2 	bl	800c498 <__errno>
 800c554:	2322      	movs	r3, #34	; 0x22
 800c556:	e014      	b.n	800c582 <powf+0x7a>
 800c558:	f000 f82d 	bl	800c5b6 <finitef>
 800c55c:	b998      	cbnz	r0, 800c586 <powf+0x7e>
 800c55e:	eeb0 0a49 	vmov.f32	s0, s18
 800c562:	f000 f828 	bl	800c5b6 <finitef>
 800c566:	b170      	cbz	r0, 800c586 <powf+0x7e>
 800c568:	eeb0 0a48 	vmov.f32	s0, s16
 800c56c:	f000 f823 	bl	800c5b6 <finitef>
 800c570:	b148      	cbz	r0, 800c586 <powf+0x7e>
 800c572:	eef4 8a68 	vcmp.f32	s17, s17
 800c576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c57a:	d7e9      	bvc.n	800c550 <powf+0x48>
 800c57c:	f7ff ff8c 	bl	800c498 <__errno>
 800c580:	2321      	movs	r3, #33	; 0x21
 800c582:	6003      	str	r3, [r0, #0]
 800c584:	e00f      	b.n	800c5a6 <powf+0x9e>
 800c586:	eef5 8a40 	vcmp.f32	s17, #0.0
 800c58a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c58e:	d10a      	bne.n	800c5a6 <powf+0x9e>
 800c590:	eeb0 0a49 	vmov.f32	s0, s18
 800c594:	f000 f80f 	bl	800c5b6 <finitef>
 800c598:	b128      	cbz	r0, 800c5a6 <powf+0x9e>
 800c59a:	eeb0 0a48 	vmov.f32	s0, s16
 800c59e:	f000 f80a 	bl	800c5b6 <finitef>
 800c5a2:	2800      	cmp	r0, #0
 800c5a4:	d1d4      	bne.n	800c550 <powf+0x48>
 800c5a6:	eeb0 0a68 	vmov.f32	s0, s17
 800c5aa:	ecbd 8b04 	vpop	{d8-d9}
 800c5ae:	bd08      	pop	{r3, pc}
 800c5b0:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800c5b4:	e7f7      	b.n	800c5a6 <powf+0x9e>

0800c5b6 <finitef>:
 800c5b6:	b082      	sub	sp, #8
 800c5b8:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c5bc:	9801      	ldr	r0, [sp, #4]
 800c5be:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800c5c2:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800c5c6:	bfac      	ite	ge
 800c5c8:	2000      	movge	r0, #0
 800c5ca:	2001      	movlt	r0, #1
 800c5cc:	b002      	add	sp, #8
 800c5ce:	4770      	bx	lr

0800c5d0 <with_errnof>:
 800c5d0:	b513      	push	{r0, r1, r4, lr}
 800c5d2:	4604      	mov	r4, r0
 800c5d4:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c5d8:	f7ff ff5e 	bl	800c498 <__errno>
 800c5dc:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c5e0:	6004      	str	r4, [r0, #0]
 800c5e2:	b002      	add	sp, #8
 800c5e4:	bd10      	pop	{r4, pc}

0800c5e6 <xflowf>:
 800c5e6:	b130      	cbz	r0, 800c5f6 <xflowf+0x10>
 800c5e8:	eef1 7a40 	vneg.f32	s15, s0
 800c5ec:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c5f0:	2022      	movs	r0, #34	; 0x22
 800c5f2:	f7ff bfed 	b.w	800c5d0 <with_errnof>
 800c5f6:	eef0 7a40 	vmov.f32	s15, s0
 800c5fa:	e7f7      	b.n	800c5ec <xflowf+0x6>

0800c5fc <__math_uflowf>:
 800c5fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c604 <__math_uflowf+0x8>
 800c600:	f7ff bff1 	b.w	800c5e6 <xflowf>
 800c604:	10000000 	.word	0x10000000

0800c608 <__math_oflowf>:
 800c608:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c610 <__math_oflowf+0x8>
 800c60c:	f7ff bfeb 	b.w	800c5e6 <xflowf>
 800c610:	70000000 	.word	0x70000000

0800c614 <__ieee754_sqrtf>:
 800c614:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c618:	4770      	bx	lr
	...

0800c61c <__ieee754_powf>:
 800c61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c620:	ee10 4a90 	vmov	r4, s1
 800c624:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800c628:	ed2d 8b02 	vpush	{d8}
 800c62c:	ee10 7a10 	vmov	r7, s0
 800c630:	eeb0 8a40 	vmov.f32	s16, s0
 800c634:	eef0 8a60 	vmov.f32	s17, s1
 800c638:	d10c      	bne.n	800c654 <__ieee754_powf+0x38>
 800c63a:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 800c63e:	007f      	lsls	r7, r7, #1
 800c640:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 800c644:	f240 8292 	bls.w	800cb6c <__ieee754_powf+0x550>
 800c648:	ee38 0a28 	vadd.f32	s0, s16, s17
 800c64c:	ecbd 8b02 	vpop	{d8}
 800c650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c654:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 800c658:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800c65c:	dcf4      	bgt.n	800c648 <__ieee754_powf+0x2c>
 800c65e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800c662:	dd08      	ble.n	800c676 <__ieee754_powf+0x5a>
 800c664:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c668:	d1ee      	bne.n	800c648 <__ieee754_powf+0x2c>
 800c66a:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800c66e:	0064      	lsls	r4, r4, #1
 800c670:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800c674:	e7e6      	b.n	800c644 <__ieee754_powf+0x28>
 800c676:	2f00      	cmp	r7, #0
 800c678:	da20      	bge.n	800c6bc <__ieee754_powf+0xa0>
 800c67a:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800c67e:	da2d      	bge.n	800c6dc <__ieee754_powf+0xc0>
 800c680:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800c684:	f2c0 827b 	blt.w	800cb7e <__ieee754_powf+0x562>
 800c688:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800c68c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c690:	fa48 f603 	asr.w	r6, r8, r3
 800c694:	fa06 f303 	lsl.w	r3, r6, r3
 800c698:	4543      	cmp	r3, r8
 800c69a:	f040 8270 	bne.w	800cb7e <__ieee754_powf+0x562>
 800c69e:	f006 0601 	and.w	r6, r6, #1
 800c6a2:	f1c6 0602 	rsb	r6, r6, #2
 800c6a6:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800c6aa:	d11f      	bne.n	800c6ec <__ieee754_powf+0xd0>
 800c6ac:	2c00      	cmp	r4, #0
 800c6ae:	f280 8263 	bge.w	800cb78 <__ieee754_powf+0x55c>
 800c6b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c6b6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c6ba:	e7c7      	b.n	800c64c <__ieee754_powf+0x30>
 800c6bc:	2600      	movs	r6, #0
 800c6be:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800c6c2:	d1f0      	bne.n	800c6a6 <__ieee754_powf+0x8a>
 800c6c4:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800c6c8:	f000 8250 	beq.w	800cb6c <__ieee754_powf+0x550>
 800c6cc:	dd08      	ble.n	800c6e0 <__ieee754_powf+0xc4>
 800c6ce:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800c9d4 <__ieee754_powf+0x3b8>
 800c6d2:	2c00      	cmp	r4, #0
 800c6d4:	bfa8      	it	ge
 800c6d6:	eeb0 0a68 	vmovge.f32	s0, s17
 800c6da:	e7b7      	b.n	800c64c <__ieee754_powf+0x30>
 800c6dc:	2602      	movs	r6, #2
 800c6de:	e7ee      	b.n	800c6be <__ieee754_powf+0xa2>
 800c6e0:	2c00      	cmp	r4, #0
 800c6e2:	f280 8246 	bge.w	800cb72 <__ieee754_powf+0x556>
 800c6e6:	eeb1 0a68 	vneg.f32	s0, s17
 800c6ea:	e7af      	b.n	800c64c <__ieee754_powf+0x30>
 800c6ec:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800c6f0:	d102      	bne.n	800c6f8 <__ieee754_powf+0xdc>
 800c6f2:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c6f6:	e7a9      	b.n	800c64c <__ieee754_powf+0x30>
 800c6f8:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800c6fc:	eeb0 0a48 	vmov.f32	s0, s16
 800c700:	d107      	bne.n	800c712 <__ieee754_powf+0xf6>
 800c702:	2f00      	cmp	r7, #0
 800c704:	db05      	blt.n	800c712 <__ieee754_powf+0xf6>
 800c706:	ecbd 8b02 	vpop	{d8}
 800c70a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c70e:	f7ff bf81 	b.w	800c614 <__ieee754_sqrtf>
 800c712:	f000 fa4d 	bl	800cbb0 <fabsf>
 800c716:	b125      	cbz	r5, 800c722 <__ieee754_powf+0x106>
 800c718:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 800c71c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800c720:	d115      	bne.n	800c74e <__ieee754_powf+0x132>
 800c722:	2c00      	cmp	r4, #0
 800c724:	bfbc      	itt	lt
 800c726:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800c72a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c72e:	2f00      	cmp	r7, #0
 800c730:	da8c      	bge.n	800c64c <__ieee754_powf+0x30>
 800c732:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800c736:	4335      	orrs	r5, r6
 800c738:	d104      	bne.n	800c744 <__ieee754_powf+0x128>
 800c73a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c73e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c742:	e783      	b.n	800c64c <__ieee754_powf+0x30>
 800c744:	2e01      	cmp	r6, #1
 800c746:	d181      	bne.n	800c64c <__ieee754_powf+0x30>
 800c748:	eeb1 0a40 	vneg.f32	s0, s0
 800c74c:	e77e      	b.n	800c64c <__ieee754_powf+0x30>
 800c74e:	0ff8      	lsrs	r0, r7, #31
 800c750:	3801      	subs	r0, #1
 800c752:	ea56 0300 	orrs.w	r3, r6, r0
 800c756:	d104      	bne.n	800c762 <__ieee754_powf+0x146>
 800c758:	ee38 8a48 	vsub.f32	s16, s16, s16
 800c75c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800c760:	e774      	b.n	800c64c <__ieee754_powf+0x30>
 800c762:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800c766:	dd73      	ble.n	800c850 <__ieee754_powf+0x234>
 800c768:	4b9b      	ldr	r3, [pc, #620]	; (800c9d8 <__ieee754_powf+0x3bc>)
 800c76a:	429d      	cmp	r5, r3
 800c76c:	dc08      	bgt.n	800c780 <__ieee754_powf+0x164>
 800c76e:	2c00      	cmp	r4, #0
 800c770:	da0b      	bge.n	800c78a <__ieee754_powf+0x16e>
 800c772:	2000      	movs	r0, #0
 800c774:	ecbd 8b02 	vpop	{d8}
 800c778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c77c:	f7ff bf44 	b.w	800c608 <__math_oflowf>
 800c780:	4b96      	ldr	r3, [pc, #600]	; (800c9dc <__ieee754_powf+0x3c0>)
 800c782:	429d      	cmp	r5, r3
 800c784:	dd08      	ble.n	800c798 <__ieee754_powf+0x17c>
 800c786:	2c00      	cmp	r4, #0
 800c788:	dcf3      	bgt.n	800c772 <__ieee754_powf+0x156>
 800c78a:	2000      	movs	r0, #0
 800c78c:	ecbd 8b02 	vpop	{d8}
 800c790:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c794:	f7ff bf32 	b.w	800c5fc <__math_uflowf>
 800c798:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c79c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c7a0:	eddf 6a8f 	vldr	s13, [pc, #572]	; 800c9e0 <__ieee754_powf+0x3c4>
 800c7a4:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800c7a8:	eee0 6a67 	vfms.f32	s13, s0, s15
 800c7ac:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c7b0:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800c7b4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c7b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c7bc:	eddf 7a89 	vldr	s15, [pc, #548]	; 800c9e4 <__ieee754_powf+0x3c8>
 800c7c0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800c7c4:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800c9e8 <__ieee754_powf+0x3cc>
 800c7c8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c7cc:	ed9f 7a87 	vldr	s14, [pc, #540]	; 800c9ec <__ieee754_powf+0x3d0>
 800c7d0:	eef0 6a67 	vmov.f32	s13, s15
 800c7d4:	eee0 6a07 	vfma.f32	s13, s0, s14
 800c7d8:	ee16 3a90 	vmov	r3, s13
 800c7dc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c7e0:	f023 030f 	bic.w	r3, r3, #15
 800c7e4:	ee06 3a90 	vmov	s13, r3
 800c7e8:	eee0 6a47 	vfms.f32	s13, s0, s14
 800c7ec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c7f0:	3e01      	subs	r6, #1
 800c7f2:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800c7f6:	4306      	orrs	r6, r0
 800c7f8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c7fc:	f024 040f 	bic.w	r4, r4, #15
 800c800:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800c804:	bf08      	it	eq
 800c806:	eeb0 8a47 	vmoveq.f32	s16, s14
 800c80a:	ee07 4a10 	vmov	s14, r4
 800c80e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c812:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800c816:	ee07 3a90 	vmov	s15, r3
 800c81a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800c81e:	ee07 4a10 	vmov	s14, r4
 800c822:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c826:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c82a:	ee17 1a10 	vmov	r1, s14
 800c82e:	2900      	cmp	r1, #0
 800c830:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c834:	f340 817c 	ble.w	800cb30 <__ieee754_powf+0x514>
 800c838:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800c83c:	f340 80f8 	ble.w	800ca30 <__ieee754_powf+0x414>
 800c840:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c848:	bf4c      	ite	mi
 800c84a:	2001      	movmi	r0, #1
 800c84c:	2000      	movpl	r0, #0
 800c84e:	e791      	b.n	800c774 <__ieee754_powf+0x158>
 800c850:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 800c854:	bf01      	itttt	eq
 800c856:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800c9f0 <__ieee754_powf+0x3d4>
 800c85a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800c85e:	f06f 0317 	mvneq.w	r3, #23
 800c862:	ee17 5a90 	vmoveq	r5, s15
 800c866:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800c86a:	bf18      	it	ne
 800c86c:	2300      	movne	r3, #0
 800c86e:	3a7f      	subs	r2, #127	; 0x7f
 800c870:	441a      	add	r2, r3
 800c872:	4b60      	ldr	r3, [pc, #384]	; (800c9f4 <__ieee754_powf+0x3d8>)
 800c874:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800c878:	429d      	cmp	r5, r3
 800c87a:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800c87e:	dd06      	ble.n	800c88e <__ieee754_powf+0x272>
 800c880:	4b5d      	ldr	r3, [pc, #372]	; (800c9f8 <__ieee754_powf+0x3dc>)
 800c882:	429d      	cmp	r5, r3
 800c884:	f340 80a4 	ble.w	800c9d0 <__ieee754_powf+0x3b4>
 800c888:	3201      	adds	r2, #1
 800c88a:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800c88e:	2500      	movs	r5, #0
 800c890:	4b5a      	ldr	r3, [pc, #360]	; (800c9fc <__ieee754_powf+0x3e0>)
 800c892:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800c896:	ee07 1a10 	vmov	s14, r1
 800c89a:	edd3 5a00 	vldr	s11, [r3]
 800c89e:	4b58      	ldr	r3, [pc, #352]	; (800ca00 <__ieee754_powf+0x3e4>)
 800c8a0:	ee75 7a87 	vadd.f32	s15, s11, s14
 800c8a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8a8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800c8ac:	1049      	asrs	r1, r1, #1
 800c8ae:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800c8b2:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800c8b6:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800c8ba:	ee37 6a65 	vsub.f32	s12, s14, s11
 800c8be:	ee07 1a90 	vmov	s15, r1
 800c8c2:	ee26 5a24 	vmul.f32	s10, s12, s9
 800c8c6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800c8ca:	ee15 7a10 	vmov	r7, s10
 800c8ce:	401f      	ands	r7, r3
 800c8d0:	ee06 7a90 	vmov	s13, r7
 800c8d4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800c8d8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800c8dc:	ee65 7a05 	vmul.f32	s15, s10, s10
 800c8e0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c8e4:	eddf 5a47 	vldr	s11, [pc, #284]	; 800ca04 <__ieee754_powf+0x3e8>
 800c8e8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800ca08 <__ieee754_powf+0x3ec>
 800c8ec:	eee7 5a87 	vfma.f32	s11, s15, s14
 800c8f0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800ca0c <__ieee754_powf+0x3f0>
 800c8f4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c8f8:	eddf 5a39 	vldr	s11, [pc, #228]	; 800c9e0 <__ieee754_powf+0x3c4>
 800c8fc:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c900:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800ca10 <__ieee754_powf+0x3f4>
 800c904:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c908:	eddf 5a42 	vldr	s11, [pc, #264]	; 800ca14 <__ieee754_powf+0x3f8>
 800c90c:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c910:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c914:	ee35 7a26 	vadd.f32	s14, s10, s13
 800c918:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800c91c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c920:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 800c924:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800c928:	eef0 5a67 	vmov.f32	s11, s15
 800c92c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800c930:	ee75 5a87 	vadd.f32	s11, s11, s14
 800c934:	ee15 1a90 	vmov	r1, s11
 800c938:	4019      	ands	r1, r3
 800c93a:	ee05 1a90 	vmov	s11, r1
 800c93e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800c942:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800c946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c94a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800c94e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c952:	eeb0 6a67 	vmov.f32	s12, s15
 800c956:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c95a:	ee16 1a10 	vmov	r1, s12
 800c95e:	4019      	ands	r1, r3
 800c960:	ee07 1a10 	vmov	s14, r1
 800c964:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800c968:	ee06 1a10 	vmov	s12, r1
 800c96c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c970:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800ca18 <__ieee754_powf+0x3fc>
 800c974:	4929      	ldr	r1, [pc, #164]	; (800ca1c <__ieee754_powf+0x400>)
 800c976:	eddf 5a2a 	vldr	s11, [pc, #168]	; 800ca20 <__ieee754_powf+0x404>
 800c97a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c97e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800ca24 <__ieee754_powf+0x408>
 800c982:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c986:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800c98a:	ed91 7a00 	vldr	s14, [r1]
 800c98e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c992:	ee07 2a10 	vmov	s14, r2
 800c996:	eef0 6a67 	vmov.f32	s13, s15
 800c99a:	4a23      	ldr	r2, [pc, #140]	; (800ca28 <__ieee754_powf+0x40c>)
 800c99c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c9a0:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800c9a4:	ed92 5a00 	vldr	s10, [r2]
 800c9a8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c9ac:	ee76 6a85 	vadd.f32	s13, s13, s10
 800c9b0:	ee76 6a87 	vadd.f32	s13, s13, s14
 800c9b4:	ee16 2a90 	vmov	r2, s13
 800c9b8:	4013      	ands	r3, r2
 800c9ba:	ee06 3a90 	vmov	s13, r3
 800c9be:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c9c2:	ee37 7a45 	vsub.f32	s14, s14, s10
 800c9c6:	eea6 7a65 	vfms.f32	s14, s12, s11
 800c9ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c9ce:	e70f      	b.n	800c7f0 <__ieee754_powf+0x1d4>
 800c9d0:	2501      	movs	r5, #1
 800c9d2:	e75d      	b.n	800c890 <__ieee754_powf+0x274>
 800c9d4:	00000000 	.word	0x00000000
 800c9d8:	3f7ffff3 	.word	0x3f7ffff3
 800c9dc:	3f800007 	.word	0x3f800007
 800c9e0:	3eaaaaab 	.word	0x3eaaaaab
 800c9e4:	3fb8aa3b 	.word	0x3fb8aa3b
 800c9e8:	36eca570 	.word	0x36eca570
 800c9ec:	3fb8aa00 	.word	0x3fb8aa00
 800c9f0:	4b800000 	.word	0x4b800000
 800c9f4:	001cc471 	.word	0x001cc471
 800c9f8:	005db3d6 	.word	0x005db3d6
 800c9fc:	0800cd38 	.word	0x0800cd38
 800ca00:	fffff000 	.word	0xfffff000
 800ca04:	3e6c3255 	.word	0x3e6c3255
 800ca08:	3e53f142 	.word	0x3e53f142
 800ca0c:	3e8ba305 	.word	0x3e8ba305
 800ca10:	3edb6db7 	.word	0x3edb6db7
 800ca14:	3f19999a 	.word	0x3f19999a
 800ca18:	3f76384f 	.word	0x3f76384f
 800ca1c:	0800cd48 	.word	0x0800cd48
 800ca20:	3f763800 	.word	0x3f763800
 800ca24:	369dc3a0 	.word	0x369dc3a0
 800ca28:	0800cd40 	.word	0x0800cd40
 800ca2c:	3338aa3c 	.word	0x3338aa3c
 800ca30:	f040 8093 	bne.w	800cb5a <__ieee754_powf+0x53e>
 800ca34:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800ca2c <__ieee754_powf+0x410>
 800ca38:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ca3c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800ca40:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ca44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca48:	f73f aefa 	bgt.w	800c840 <__ieee754_powf+0x224>
 800ca4c:	15db      	asrs	r3, r3, #23
 800ca4e:	3b7e      	subs	r3, #126	; 0x7e
 800ca50:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800ca54:	4118      	asrs	r0, r3
 800ca56:	4408      	add	r0, r1
 800ca58:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ca5c:	4a49      	ldr	r2, [pc, #292]	; (800cb84 <__ieee754_powf+0x568>)
 800ca5e:	3b7f      	subs	r3, #127	; 0x7f
 800ca60:	411a      	asrs	r2, r3
 800ca62:	4002      	ands	r2, r0
 800ca64:	ee07 2a10 	vmov	s14, r2
 800ca68:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800ca6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ca70:	f1c3 0317 	rsb	r3, r3, #23
 800ca74:	4118      	asrs	r0, r3
 800ca76:	2900      	cmp	r1, #0
 800ca78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ca7c:	bfb8      	it	lt
 800ca7e:	4240      	neglt	r0, r0
 800ca80:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800ca84:	eddf 6a40 	vldr	s13, [pc, #256]	; 800cb88 <__ieee754_powf+0x56c>
 800ca88:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800cb8c <__ieee754_powf+0x570>
 800ca8c:	ee17 3a10 	vmov	r3, s14
 800ca90:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ca94:	f023 030f 	bic.w	r3, r3, #15
 800ca98:	ee07 3a10 	vmov	s14, r3
 800ca9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800caa0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800caa4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800caa8:	eddf 7a39 	vldr	s15, [pc, #228]	; 800cb90 <__ieee754_powf+0x574>
 800caac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cab0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800cab4:	eef0 6a67 	vmov.f32	s13, s15
 800cab8:	eee7 6a06 	vfma.f32	s13, s14, s12
 800cabc:	eef0 5a66 	vmov.f32	s11, s13
 800cac0:	eee7 5a46 	vfms.f32	s11, s14, s12
 800cac4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800cac8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800cacc:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800cb94 <__ieee754_powf+0x578>
 800cad0:	eddf 5a31 	vldr	s11, [pc, #196]	; 800cb98 <__ieee754_powf+0x57c>
 800cad4:	eea7 6a25 	vfma.f32	s12, s14, s11
 800cad8:	eddf 5a30 	vldr	s11, [pc, #192]	; 800cb9c <__ieee754_powf+0x580>
 800cadc:	eee6 5a07 	vfma.f32	s11, s12, s14
 800cae0:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800cba0 <__ieee754_powf+0x584>
 800cae4:	eea5 6a87 	vfma.f32	s12, s11, s14
 800cae8:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800cba4 <__ieee754_powf+0x588>
 800caec:	eee6 5a07 	vfma.f32	s11, s12, s14
 800caf0:	eeb0 6a66 	vmov.f32	s12, s13
 800caf4:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800caf8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800cafc:	ee66 5a86 	vmul.f32	s11, s13, s12
 800cb00:	ee36 6a47 	vsub.f32	s12, s12, s14
 800cb04:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800cb08:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800cb0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb10:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cb14:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cb18:	ee10 3a10 	vmov	r3, s0
 800cb1c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800cb20:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cb24:	da1f      	bge.n	800cb66 <__ieee754_powf+0x54a>
 800cb26:	f000 f84b 	bl	800cbc0 <scalbnf>
 800cb2a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800cb2e:	e58d      	b.n	800c64c <__ieee754_powf+0x30>
 800cb30:	4a1d      	ldr	r2, [pc, #116]	; (800cba8 <__ieee754_powf+0x58c>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	dd07      	ble.n	800cb46 <__ieee754_powf+0x52a>
 800cb36:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cb3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb3e:	bf4c      	ite	mi
 800cb40:	2001      	movmi	r0, #1
 800cb42:	2000      	movpl	r0, #0
 800cb44:	e622      	b.n	800c78c <__ieee754_powf+0x170>
 800cb46:	d108      	bne.n	800cb5a <__ieee754_powf+0x53e>
 800cb48:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cb4c:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800cb50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb54:	f6ff af7a 	blt.w	800ca4c <__ieee754_powf+0x430>
 800cb58:	e7ed      	b.n	800cb36 <__ieee754_powf+0x51a>
 800cb5a:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800cb5e:	f73f af75 	bgt.w	800ca4c <__ieee754_powf+0x430>
 800cb62:	2000      	movs	r0, #0
 800cb64:	e78c      	b.n	800ca80 <__ieee754_powf+0x464>
 800cb66:	ee00 3a10 	vmov	s0, r3
 800cb6a:	e7de      	b.n	800cb2a <__ieee754_powf+0x50e>
 800cb6c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cb70:	e56c      	b.n	800c64c <__ieee754_powf+0x30>
 800cb72:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800cbac <__ieee754_powf+0x590>
 800cb76:	e569      	b.n	800c64c <__ieee754_powf+0x30>
 800cb78:	eeb0 0a48 	vmov.f32	s0, s16
 800cb7c:	e566      	b.n	800c64c <__ieee754_powf+0x30>
 800cb7e:	2600      	movs	r6, #0
 800cb80:	e591      	b.n	800c6a6 <__ieee754_powf+0x8a>
 800cb82:	bf00      	nop
 800cb84:	ff800000 	.word	0xff800000
 800cb88:	3f317218 	.word	0x3f317218
 800cb8c:	3f317200 	.word	0x3f317200
 800cb90:	35bfbe8c 	.word	0x35bfbe8c
 800cb94:	b5ddea0e 	.word	0xb5ddea0e
 800cb98:	3331bb4c 	.word	0x3331bb4c
 800cb9c:	388ab355 	.word	0x388ab355
 800cba0:	bb360b61 	.word	0xbb360b61
 800cba4:	3e2aaaab 	.word	0x3e2aaaab
 800cba8:	43160000 	.word	0x43160000
 800cbac:	00000000 	.word	0x00000000

0800cbb0 <fabsf>:
 800cbb0:	ee10 3a10 	vmov	r3, s0
 800cbb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cbb8:	ee00 3a10 	vmov	s0, r3
 800cbbc:	4770      	bx	lr
	...

0800cbc0 <scalbnf>:
 800cbc0:	ee10 3a10 	vmov	r3, s0
 800cbc4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800cbc8:	d02b      	beq.n	800cc22 <scalbnf+0x62>
 800cbca:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800cbce:	d302      	bcc.n	800cbd6 <scalbnf+0x16>
 800cbd0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cbd4:	4770      	bx	lr
 800cbd6:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800cbda:	d123      	bne.n	800cc24 <scalbnf+0x64>
 800cbdc:	4b24      	ldr	r3, [pc, #144]	; (800cc70 <scalbnf+0xb0>)
 800cbde:	eddf 7a25 	vldr	s15, [pc, #148]	; 800cc74 <scalbnf+0xb4>
 800cbe2:	4298      	cmp	r0, r3
 800cbe4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cbe8:	db17      	blt.n	800cc1a <scalbnf+0x5a>
 800cbea:	ee10 3a10 	vmov	r3, s0
 800cbee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cbf2:	3a19      	subs	r2, #25
 800cbf4:	f24c 3150 	movw	r1, #50000	; 0xc350
 800cbf8:	4288      	cmp	r0, r1
 800cbfa:	dd15      	ble.n	800cc28 <scalbnf+0x68>
 800cbfc:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800cc78 <scalbnf+0xb8>
 800cc00:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800cc7c <scalbnf+0xbc>
 800cc04:	ee10 3a10 	vmov	r3, s0
 800cc08:	eeb0 7a67 	vmov.f32	s14, s15
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	bfb8      	it	lt
 800cc10:	eef0 7a66 	vmovlt.f32	s15, s13
 800cc14:	ee27 0a87 	vmul.f32	s0, s15, s14
 800cc18:	4770      	bx	lr
 800cc1a:	eddf 7a19 	vldr	s15, [pc, #100]	; 800cc80 <scalbnf+0xc0>
 800cc1e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cc22:	4770      	bx	lr
 800cc24:	0dd2      	lsrs	r2, r2, #23
 800cc26:	e7e5      	b.n	800cbf4 <scalbnf+0x34>
 800cc28:	4410      	add	r0, r2
 800cc2a:	28fe      	cmp	r0, #254	; 0xfe
 800cc2c:	dce6      	bgt.n	800cbfc <scalbnf+0x3c>
 800cc2e:	2800      	cmp	r0, #0
 800cc30:	dd06      	ble.n	800cc40 <scalbnf+0x80>
 800cc32:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc36:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cc3a:	ee00 3a10 	vmov	s0, r3
 800cc3e:	4770      	bx	lr
 800cc40:	f110 0f16 	cmn.w	r0, #22
 800cc44:	da09      	bge.n	800cc5a <scalbnf+0x9a>
 800cc46:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800cc80 <scalbnf+0xc0>
 800cc4a:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800cc84 <scalbnf+0xc4>
 800cc4e:	ee10 3a10 	vmov	r3, s0
 800cc52:	eeb0 7a67 	vmov.f32	s14, s15
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	e7d9      	b.n	800cc0e <scalbnf+0x4e>
 800cc5a:	3019      	adds	r0, #25
 800cc5c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc60:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cc64:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800cc88 <scalbnf+0xc8>
 800cc68:	ee07 3a90 	vmov	s15, r3
 800cc6c:	e7d7      	b.n	800cc1e <scalbnf+0x5e>
 800cc6e:	bf00      	nop
 800cc70:	ffff3cb0 	.word	0xffff3cb0
 800cc74:	4c000000 	.word	0x4c000000
 800cc78:	7149f2ca 	.word	0x7149f2ca
 800cc7c:	f149f2ca 	.word	0xf149f2ca
 800cc80:	0da24260 	.word	0x0da24260
 800cc84:	8da24260 	.word	0x8da24260
 800cc88:	33000000 	.word	0x33000000

0800cc8c <_init>:
 800cc8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc8e:	bf00      	nop
 800cc90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc92:	bc08      	pop	{r3}
 800cc94:	469e      	mov	lr, r3
 800cc96:	4770      	bx	lr

0800cc98 <_fini>:
 800cc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc9a:	bf00      	nop
 800cc9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc9e:	bc08      	pop	{r3}
 800cca0:	469e      	mov	lr, r3
 800cca2:	4770      	bx	lr
