<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/aldec/niosv_timer_msip.sv"
   type="SYSTEM_VERILOG"
   library="timer_module"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_opcode_def.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_mem_op_state.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_ram.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/ecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/ecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_csrind_if.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_csrind_host.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_interrupt_handler.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_instr_buffer.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_bus_req.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_shift.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_alu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_lsu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_m_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_m_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_m_instr_prefetch.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_m_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_m_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_m_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_m_W_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/nios_intel_niosv_m_0_hart.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/niosv_opcode_def.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_mem_op_state.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_ram.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/ecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/ecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_csrind_if.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_csrind_host.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_interrupt_handler.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_instr_buffer.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_bus_req.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_shift.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_alu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_lsu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_m_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_m_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_m_instr_prefetch.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_m_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_m_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_m_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_m_W_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/nios_intel_niosv_m_0_hart.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/nios_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/nios_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/nios_pio_0.vhd"
   type="VHDL"
   library="pio_0" />
 <file
   path="simulation/submodules/nios_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/nios_onchip_memory2_0.vhd"
   type="VHDL"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_log_module.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/nios_intel_niosv_m_0.vhd"
   type="VHDL"
   library="intel_niosv_m_0" />
 <file path="simulation/nios.vhd" type="VHDL" />
 <topLevel name="nios" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="nios.onchip_memory2_0"
   modelPath="nios.onchip_memory2_0" />
</simPackage>
