set(XILINX_VERILOG_SYN_SRC_FILES 
)

set(XILINX_VHDL_SYN_SRC_FILES 
	fifo.vhd
)

set(XILINX_VERILOG_SYN_SRC_FILES 	${XILINX_VERILOG_SYN_SRC_FILES}	PARENT_SCOPE)
set(XILINX_VHDL_SYN_SRC_FILES 		${XILINX_VHDL_SYN_SRC_FILES} 	PARENT_SCOPE)
