Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 28 23:39:05 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DC_timing_summary_routed.rpt -rpx DC_timing_summary_routed.rpx
| Design       : DC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 562 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/iord_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/rsrc2_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1217 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 364 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


