# AI NPU System Design with Python and Verilog

[![GitHub stars](https://img.shields.io/github/stars/estlit/AI_NPU_System_Design_v1?style=social)](https://github.com/estlit/AI_NPU_System_Design_v1)
<div align="center">
  <img src="https://img.shields.io/badge/Amazon-1%20New%20Release-FF9900?style=for-the-badge&logo=amazon&logoColor=white" />
  <img src="https://img.shields.io/badge/Microprocessor%20Design-%231-gold?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Compiler%20Design-%231-gold?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Best%20Seller-Rank%20%236-007EB9?style=for-the-badge" />
</div>
Welcome to the official source code repository for **AI NPU System Design with Python and Verilog**. This project provides a complete, from-scratch guide to building an AI Neural Processing Unit (NPU), covering everything from Custom ISA and Compiler design to RTL and FPGA implementation.


ğŸ† **Amazon Best Seller #3 in Compiler Design | #4 in Microprocessor Design | #5 in Microprocessors & System Design** â­ **5.0 out of 5 stars Rating** 
---

### ğŸŠ **Milestone: 500+ Views & Free Sample Release!**
To celebrate reaching **500+ views** and our **Amazon Top 4** ranking, we are releasing a **45-page Premium Sample** for the community!

ğŸ“– **[Download Free Sample PDF (CH1, CH2 & Appendix A)](./AI%20NPU%20System%20sample_Roger_Kim.pdf)**
* **Chapter 1 & 2:** Introduction to NPU Architecture & Design Philosophy.
* **Appendix A:** Full Environment Setup Guide (Windows 11, Python 3.13, Vivado 2024.1).
* *Learn why AI semiconductors are proven by bits, not concepts.*

---

## ğŸš€ Coming Soon: Volume 2
**"Advanced AI NPU System Design with Python and Verilog"**

* **Target:** CIFAR-10 Color Image Recognition
* **Key Strategy:** 4-NPU, 4-Cycle Resource Reuse & Ensemble Decision Unit (EDU)
* **Status:** Development Completed. Amazon Publication Coming Soon!

---

## ğŸŒŸ Support this Project
If this project helps your research or learning, please give it a â­ **Star**! Your support is a great motivation for updating more advanced NPU examples and maintaining this repository.

---

## ğŸš€ Learning Path & Project Structure
The examples are organized into four distinct stages based on the learning progression:

1. **Stage 00: Concept** - Fundamental architecture modeling and NPU theory.
2. **Stage 01: Single Verification** - Unit testing for individual NPU modules and ISA decoding.
3. **Stage 02: Mass Verification** - Batch processing and performance validation with 100+ MNIST samples.
4. **Stage 03: Processor Extension** - Full integration and implementation on physical FPGA hardware.

---

## ğŸ’» System Environment
To reproduce the results exactly as described in the book, we recommend the following environment:

| Category | Item | Specification |
| :--- | :--- | :--- |
| **Operating System** | OS | Windows 11 Pro (Version 24H2) |
| **Software & Language** | Distribution | Anaconda (Python 3.13.5) |
| | Required Library | numpy, tensorflow, matplotlib |
| **EDA Tool** | Software | **Xilinx Vivado ML Edition 2024.1** (or later) |
| **Target Hardware** | FPGA Board | **Digilent Arty S7-25 (Spartan-7)** |
| | FPGA Part | **xc7s25csga324-1** |

---

## ğŸ“‚ Repository Contents
* `MNIST_System_Design.zip`: Comprehensive project package including:
  * **Python: MNIST Training Script**: Full script for training with **60,000 samples**. Extracts optimized weights and biases for the NPU.
  * **Custom Compiler (Python)**: Generates custom ISA-based machine code (`program.hex`) from high-level models.
  * **RTL Source Code (Verilog)**: Core hardware implementation of CNN blocks including **Convolution (Conv), Pooling, Fully Connected (FC), and Argmax**. 
  * **Excel: Systolic_matrix**: A reference sheet for PE Array operations and matrix multiplication logic.(Note: The provided RTL implementation is NOT based on a systolic array architecture; this sheet is for conceptual reference only.)
  * **Mass Verification Testbenches**: Automated environments to validate inference accuracy across 100+ MNIST samples.
  * **Pre-processed Data (100 Samples)**: MNIST test dataset converted into HEX format for immediate RTL simulation and hardware verification.
  * **Constraints (XDC)**: Physical pin-mapping and timing constraints for the **Digilent Arty S7-25**.
---

## ğŸ“‚ ì €ì¥ì†Œ ì£¼ìš” êµ¬ì„± (Korean Version)
* `MNIST_System_Design.zip`: ë‹¤ìŒ ë‚´ìš©ì„ í¬í•¨í•œ ì „ì²´ í”„ë¡œì íŠ¸ íŒ¨í‚¤ì§€ì…ë‹ˆë‹¤.
  * **Python: MNIST í•™ìŠµ ìŠ¤í¬ë¦½íŠ¸**: 60,000ê°œì˜ ìƒ˜í”Œì„ í™œìš©í•œ ì „ì²´ í•™ìŠµ ì½”ë“œì…ë‹ˆë‹¤. NPU í•˜ë“œì›¨ì–´ì— ìµœì í™”ëœ ê°€ì¤‘ì¹˜(Weights)ì™€ ë°”ì´ì–´ìŠ¤(Biases)ë¥¼ ì¶”ì¶œí•©ë‹ˆë‹¤.
  * **ì»¤ìŠ¤í…€ ì»´íŒŒì¼ëŸ¬ (Python)**: ìƒìœ„ ìˆ˜ì¤€ ëª¨ë¸ì„ ì»¤ìŠ¤í…€ ISA ê¸°ë°˜ì˜ ê¸°ê³„ì–´(`program.hex`)ë¡œ ë³€í™˜í•´ì£¼ëŠ” ì „ìš© ìŠ¤í¬ë¦½íŠ¸ì…ë‹ˆë‹¤.
  * **RTL ì†ŒìŠ¤ ì½”ë“œ (Verilog)**: ì»¨ë³¼ë£¨ì…˜(Conv), í’€ë§(Pooling), ì™„ì „ ì—°ê²° ê³„ì¸µ(FC), ì•„ê·¸ë§¥ìŠ¤(Argmax) ë“± CNN êµ¬ì¡°ì˜ í•µì‹¬ ë¸”ë¡ì„ í•˜ë“œì›¨ì–´ë¡œ êµ¬í˜„í•œ ë¡œì§ì…ë‹ˆë‹¤. 
  * **Excel: Systolic_matrix**: PE ì–´ë ˆì´(PE Array)ì˜ ë™ì‘ ì›ë¦¬ì™€ í–‰ë ¬ ê³±ì…ˆ ë¡œì§ì„ ì‹œê°ì ìœ¼ë¡œ íŒŒì•…í•  ìˆ˜ ìˆëŠ” ì°¸ì¡°ìš© ì‹œíŠ¸ì…ë‹ˆë‹¤. (ì£¼ì˜: ì œê³µëœ RTL êµ¬í˜„ì€ ì‹œìŠ¤í†¨ë¦­ ì–´ë ˆì´ ì•„í‚¤í…ì²˜ ê¸°ë°˜ì´ ì•„ë‹ˆë©°, ì´ ì‹œíŠ¸ëŠ” ê°œë…ì  ì°¸ì¡°ìš©ì…ë‹ˆë‹¤.)
  * **ëŒ€ëŸ‰ ê²€ì¦ìš© í…ŒìŠ¤íŠ¸ë²¤ì¹˜ (Mass Verification)**: 100ê°œ ì´ìƒì˜ MNIST ìƒ˜í”Œì— ëŒ€í•´ ì¶”ë¡  ì •í™•ë„ë¥¼ ìë™ìœ¼ë¡œ ê²€ì¦í•˜ëŠ” ìë™í™” í™˜ê²½ì…ë‹ˆë‹¤.
  * **ì „ì²˜ë¦¬ëœ ë°ì´í„° (100 Samples)**: RTL ì‹œë®¬ë ˆì´ì…˜ ë° í•˜ë“œì›¨ì–´ ê²€ì¦ì„ ìœ„í•´ ì¦‰ì‹œ ì‚¬ìš©í•  ìˆ˜ ìˆë„ë¡ HEX í˜•ì‹ìœ¼ë¡œ ë³€í™˜ëœ MNIST í…ŒìŠ¤íŠ¸ ë°ì´í„°ì…‹ì…ë‹ˆë‹¤.
  * **ì œì•½ ì¡°ê±´ íŒŒì¼ (XDC)**: Digilent Arty S7-25 ë³´ë“œì— ìµœì í™”ëœ ë¬¼ë¦¬ì  í•€ ë§¤í•‘ ë° íƒ€ì´ë° ì œì•½ ì¡°ê±´ ì„¤ì • íŒŒì¼ì…ë‹ˆë‹¤.

---

## ğŸ“– About the Book
This book is a comprehensive roadmap for anyone who wants to understand the inner workings of AI hardware. By the end of this journey, you will have built a functional NPU system capable of handwritten digit recognition (MNIST), starting from a blank page.

[Available on Amazon:  AI NPU System Design with Python and Verilog](https://www.amazon.com/System-Design-Python-Verilog-Implementation-ebook/dp/B0GLQVJWMK/ref=sr_1_1_sspa?crid=31P3PUU4BB4YK&dib=eyJ2IjoiMSJ9.kWSm1cC5MV4e9bm7vrP5cVzlXCeX_RzrZepGkgUAQlU7T3_oI568VPauzKc-HRrrItWP0KgMMcQ4tFLTn3T9DL8YQlsdqBcwAGdqGQEE_P4qq41c-SJyOD7vZ-KjklhvUBuW9uRnBNE20SIBf-tTSNPhvSoIbpU-eO-Ua8YLJ5jkI74iXck8mD7Jq6Lp-KVZK_Vc8Xk2dqvQjb0DUjJerlUZENnr79CXlPb3A0bdFao.gqGt-kVdqwqRp310WNOPwHEBZhglXzrXogwbjjMsTvQ&dib_tag=se&keywords=ai+npu+system+design&qid=1770518537&sprefix=%2Caps%2C292&sr=8-1-spons&sp_csd=d2lkZ2V0TmFtZT1zcF9hdGY&psc=1)
