INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:32:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 load1/data_tehb/dataReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.613ns (31.797%)  route 3.460ns (68.203%))
  Logic Levels:           15  (CARRY4=5 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=975, unset)          0.508     0.508    load1/data_tehb/clk
    SLICE_X14Y98         FDRE                                         r  load1/data_tehb/dataReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.232     0.740 f  load1/data_tehb/dataReg_reg[27]/Q
                         net (fo=1, routed)           0.334     1.074    load1/data_tehb/control/EffSub_c1_reg[27]
    SLICE_X15Y98         LUT5 (Prop_lut5_I0_O)        0.119     1.193 f  load1/data_tehb/control/ltOp_carry__2_i_19/O
                         net (fo=8, routed)           0.413     1.606    load1/data_tehb/control/dataReg_reg[27]
    SLICE_X13Y97         LUT4 (Prop_lut4_I1_O)        0.043     1.649 r  load1/data_tehb/control/level4_c1[25]_i_11/O
                         net (fo=1, routed)           0.161     1.811    load1/data_tehb/control/level4_c1[25]_i_11_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.043     1.854 r  load1/data_tehb/control/level4_c1[25]_i_8/O
                         net (fo=3, routed)           0.094     1.948    load1/data_tehb/control/level4_c1[25]_i_8_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I0_O)        0.043     1.991 r  load1/data_tehb/control/level4_c1[9]_i_6/O
                         net (fo=22, routed)          0.392     2.383    load1/data_tehb/control/level4_c1[9]_i_6_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.043     2.426 r  load1/data_tehb/control/level4_c1[22]_i_3/O
                         net (fo=4, routed)           0.221     2.647    load5/data_tehb/control/level4_c1_reg[22]
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.043     2.690 r  load5/data_tehb/control/ltOp_carry__1_i_2/O
                         net (fo=1, routed)           0.421     3.111    addf0/operator/ltOp_carry__2_0[2]
    SLICE_X8Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     3.307 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.308    addf0/operator/ltOp_carry__1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.358 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.358    addf0/operator/ltOp_carry__2_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.480 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=82, routed)          0.370     3.850    load5/data_tehb/control/CO[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.127     3.977 r  load5/data_tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.171     4.147    addf0/operator/p_1_in[1]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.389 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.389    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     4.493 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.342     4.835    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X4Y103         LUT4 (Prop_lut4_I0_O)        0.120     4.955 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.171     5.126    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.043     5.169 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=14, routed)          0.167     5.336    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I2_O)        0.043     5.379 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=12, routed)          0.202     5.581    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X3Y104         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=975, unset)          0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X3Y104         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                 -1.729    




