{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1636699683583 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hsc EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"hsc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636699683674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636699683713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636699683713 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1636699683768 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 180 5000 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 180 degrees (5000 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1973 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1636699683768 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1976 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1636699683768 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636699683768 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636699684239 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636699684487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636699684487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636699684487 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636699684487 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 35440 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636699684513 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636699684513 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636699684513 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636699684513 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636699684513 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636699684517 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636699684548 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686002 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1636699686002 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1636699686002 ""}
{ "Info" "ISTA_SDC_FOUND" "hsc.sdc " "Reading SDC File: 'hsc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636699686070 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1636699686071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 102 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at hsc.sdc(102): u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1636699686073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay hsc.sdc 102 Argument <from> is an empty collection " "Ignored set_max_delay at hsc.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5 " "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5" {  } { { "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686073 ""}  } { { "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1636699686073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hsc.sdc 110 Argument <from> is an empty collection " "Ignored set_min_delay at hsc.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3 " "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3" {  } { { "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686073 ""}  } { { "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/hsc.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1636699686073 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686175 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1636699686175 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636699686176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636699686176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSTEM_CLK (Rise) SYSTEM_CLK (Rise) setup and hold " "From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636699686176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636699686176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636699686176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636699686176 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1636699686176 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636699686176 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   SYSTEM_CLK " "  40.000   SYSTEM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636699686177 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636699686177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } { { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 35420 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/db/pll_controller_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/db/pll_controller_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/db/pll_controller_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 4769 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ext_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node ext_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } { { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 35421 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 19286 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 5955 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636699686620 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 12475 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|sys_rst_n  " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|sys_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_controller:u3_usb_controller\|comb~1 " "Destination node usb_controller:u3_usb_controller\|comb~1" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_controller:u3_usb_controller|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 3910 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636699686621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636699686621 ""}  } { { "source_code/sys_ctrl.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/sys_ctrl.v" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1994 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|rst_r2  " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|rst_r2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636699686622 ""}  } { { "source_code/sys_ctrl.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/sys_ctrl.v" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|rst_r2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 1996 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636699686622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636699687744 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636699687763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636699687764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636699687783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636699687811 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636699687828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636699687828 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636699687851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636699688982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1636699689000 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636699689000 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1636699689498 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1636699691604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636699692034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636699693278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636699695501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636699695557 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636699705272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636699705272 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1636699705279 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1636699706432 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1636699707624 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1636699708571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636699709820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.9% " "1e+03 ns of routing delay (approximately 1.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1636699716217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1636699716983 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636699716983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636699721439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1636699721442 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1636699721442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636699721442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.98 " "Total time spent on timing analysis during the Fitter is 12.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1636699721774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636699721827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636699722464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636699722508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636699723428 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636699725690 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flagc 3.3-V LVTTL A12 " "Pin fx3_flagc uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flagc } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flagc" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flagc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 713 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flagd 3.3-V LVTTL D16 " "Pin fx3_flagd uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flagd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flagd" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flagd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 714 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[0\] 3.3-V LVTTL G16 " "Pin fx3_db\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[0\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[1\] 3.3-V LVTTL G15 " "Pin fx3_db\[1\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[1\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[2\] 3.3-V LVTTL F16 " "Pin fx3_db\[2\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[2\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[3\] 3.3-V LVTTL F14 " "Pin fx3_db\[3\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[3\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[4\] 3.3-V LVTTL E10 " "Pin fx3_db\[4\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[4\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 681 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[5\] 3.3-V LVTTL F15 " "Pin fx3_db\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[5\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[6\] 3.3-V LVTTL D14 " "Pin fx3_db\[6\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[6\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 683 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[7\] 3.3-V LVTTL E11 " "Pin fx3_db\[7\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[7\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[8\] 3.3-V LVTTL C14 " "Pin fx3_db\[8\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[8\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 685 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[9\] 3.3-V LVTTL D12 " "Pin fx3_db\[9\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[9\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[10\] 3.3-V LVTTL D11 " "Pin fx3_db\[10\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[10\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[11\] 3.3-V LVTTL F9 " "Pin fx3_db\[11\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[11\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[12\] 3.3-V LVTTL C11 " "Pin fx3_db\[12\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[12\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 689 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[13\] 3.3-V LVTTL C9 " "Pin fx3_db\[13\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[13\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[14\] 3.3-V LVTTL D9 " "Pin fx3_db\[14\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[14\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 691 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[15\] 3.3-V LVTTL F13 " "Pin fx3_db\[15\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[15\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[16\] 3.3-V LVTTL B7 " "Pin fx3_db\[16\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[16\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[17\] 3.3-V LVTTL C6 " "Pin fx3_db\[17\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[17] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[17\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[18\] 3.3-V LVTTL E7 " "Pin fx3_db\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[18] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[18\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[19\] 3.3-V LVTTL A10 " "Pin fx3_db\[19\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[19] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[19\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[20\] 3.3-V LVTTL B6 " "Pin fx3_db\[20\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[20] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[20\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[21\] 3.3-V LVTTL D6 " "Pin fx3_db\[21\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[21] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[21\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 698 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[22\] 3.3-V LVTTL B10 " "Pin fx3_db\[22\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[22] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[22\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 699 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[23\] 3.3-V LVTTL A6 " "Pin fx3_db\[23\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[23] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[23\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 700 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[24\] 3.3-V LVTTL A13 " "Pin fx3_db\[24\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[24] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[24\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[25\] 3.3-V LVTTL B11 " "Pin fx3_db\[25\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[25] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[25\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 702 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[26\] 3.3-V LVTTL A11 " "Pin fx3_db\[26\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[26] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[26\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 703 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[27\] 3.3-V LVTTL B13 " "Pin fx3_db\[27\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[27] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[27\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 704 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[28\] 3.3-V LVTTL B12 " "Pin fx3_db\[28\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[28] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[28\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 705 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[29\] 3.3-V LVTTL A15 " "Pin fx3_db\[29\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[29] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[29\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 706 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[30\] 3.3-V LVTTL A7 " "Pin fx3_db\[30\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[30] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[30\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 707 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[31\] 3.3-V LVTTL A14 " "Pin fx3_db\[31\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[31] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[31\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 708 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_clk 3.3-V LVTTL E15 " "Pin ext_clk uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_clk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_clk" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 709 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_rst_n 3.3-V LVTTL E16 " "Pin ext_rst_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_rst_n } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_rst_n" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 710 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flagb 3.3-V LVTTL C15 " "Pin fx3_flagb uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flagb } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flagb" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flagb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 712 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flaga 3.3-V LVTTL D15 " "Pin fx3_flaga uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flaga } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flaga" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/source_code/hsc.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flaga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/" { { 0 { 0 ""} 0 711 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636699726746 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636699726746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/output_files/hsc.fit.smsg " "Generated suppressed messages file D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/output_files/hsc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636699727661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5605 " "Peak virtual memory: 5605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636699729362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 14:48:49 2021 " "Processing ended: Fri Nov 12 14:48:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636699729362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636699729362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636699729362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636699729362 ""}
