\hypertarget{union__hw__cau__radr__ca0}{}\section{\+\_\+hw\+\_\+cau\+\_\+radr\+\_\+ca0 Union Reference}
\label{union__hw__cau__radr__ca0}\index{\+\_\+hw\+\_\+cau\+\_\+radr\+\_\+ca0@{\+\_\+hw\+\_\+cau\+\_\+radr\+\_\+ca0}}


H\+W\+\_\+\+C\+A\+U\+\_\+\+R\+A\+D\+R\+\_\+\+C\+A0 -\/ General Purpose Register 0 -\/ Reverse and Add to Register command (WO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cau.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields}{\+\_\+hw\+\_\+cau\+\_\+radr\+\_\+ca0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__cau__radr__ca0_af6f275971d9c78d4eab600e1a90d4820}{}\label{union__hw__cau__radr__ca0_af6f275971d9c78d4eab600e1a90d4820}

\item 
struct \hyperlink{struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields}{\+\_\+hw\+\_\+cau\+\_\+radr\+\_\+ca0\+::\+\_\+hw\+\_\+cau\+\_\+radr\+\_\+ca0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cau__radr__ca0_ab5f1611affe8251a0944dbf7375945c1}{}\label{union__hw__cau__radr__ca0_ab5f1611affe8251a0944dbf7375945c1}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+U\+\_\+\+R\+A\+D\+R\+\_\+\+C\+A0 -\/ General Purpose Register 0 -\/ Reverse and Add to Register command (WO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cau.\+h\end{DoxyCompactItemize}
