Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc.qsys --block-symbol-file --output-directory=/mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading MTL2-Baseline-Quartus-Project/Nios_sopc.qsys
Progress: Reading input file
Progress: Adding GPIO [altera_avalon_pio 16.1]
Progress: Parameterizing module GPIO
Progress: Adding LED [altera_avalon_pio 16.1]
Progress: Parameterizing module LED
Progress: Adding MTL_ip [MTL_ip 1.0]
Progress: Parameterizing module MTL_ip
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 16.1]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 16.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mem_Nios_PI [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module mem_Nios_PI
Progress: Adding my_SPI [my_SPI_ip 1.0]
Progress: Parameterizing module my_SPI
Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 16.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_system [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_system
Progress: Adding timer_timestamp [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_timestamp
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_sopc.GPIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_sopc.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios_sopc.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: Nios_sopc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_sopc.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios_sopc.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_sopc.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc.qsys --synthesis=VERILOG --output-directory=/mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading MTL2-Baseline-Quartus-Project/Nios_sopc.qsys
Progress: Reading input file
Progress: Adding GPIO [altera_avalon_pio 16.1]
Progress: Parameterizing module GPIO
Progress: Adding LED [altera_avalon_pio 16.1]
Progress: Parameterizing module LED
Progress: Adding MTL_ip [MTL_ip 1.0]
Progress: Parameterizing module MTL_ip
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 16.1]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 16.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mem_Nios_PI [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module mem_Nios_PI
Progress: Adding my_SPI [my_SPI_ip 1.0]
Progress: Parameterizing module my_SPI
Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 16.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_system [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_system
Progress: Adding timer_timestamp [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_timestamp
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_sopc.GPIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_sopc.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios_sopc.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: Nios_sopc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_sopc.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios_sopc.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_sopc.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: Nios_sopc: Generating Nios_sopc "Nios_sopc" for QUARTUS_SYNTH
Warning: Nios_sopc: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Nios_sopc: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: GPIO: Starting RTL generation for module 'Nios_sopc_GPIO'
Info: GPIO:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_sopc_GPIO --dir=/tmp/alt7288_925756457885896892.dir/0001_GPIO_gen/ --quartus_dir=/home/damien/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7288_925756457885896892.dir/0001_GPIO_gen//Nios_sopc_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: GPIO: Done RTL generation for module 'Nios_sopc_GPIO'
Info: GPIO: "Nios_sopc" instantiated altera_avalon_pio "GPIO"
Info: LED: Starting RTL generation for module 'Nios_sopc_LED'
Info: LED:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_sopc_LED --dir=/tmp/alt7288_925756457885896892.dir/0002_LED_gen/ --quartus_dir=/home/damien/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7288_925756457885896892.dir/0002_LED_gen//Nios_sopc_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'Nios_sopc_LED'
Info: LED: "Nios_sopc" instantiated altera_avalon_pio "LED"
Info: MTL_ip: "Nios_sopc" instantiated MTL_ip "MTL_ip"
Info: accelerometer_spi_0: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi_0: "Nios_sopc" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi_0"
Info: cpu: "Nios_sopc" instantiated altera_nios2_gen2 "cpu"
Info: epcs_flash_controller_0: Starting RTL generation for module 'Nios_sopc_epcs_flash_controller_0'
Info: epcs_flash_controller_0:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=Nios_sopc_epcs_flash_controller_0 --dir=/tmp/alt7288_925756457885896892.dir/0005_epcs_flash_controller_0_gen/ --quartus_dir=/home/damien/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7288_925756457885896892.dir/0005_epcs_flash_controller_0_gen//Nios_sopc_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller_0: Done RTL generation for module 'Nios_sopc_epcs_flash_controller_0'
Info: epcs_flash_controller_0: "Nios_sopc" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info: jtag_uart: Starting RTL generation for module 'Nios_sopc_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_sopc_jtag_uart --dir=/tmp/alt7288_925756457885896892.dir/0006_jtag_uart_gen/ --quartus_dir=/home/damien/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7288_925756457885896892.dir/0006_jtag_uart_gen//Nios_sopc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Nios_sopc_jtag_uart'
Info: jtag_uart: "Nios_sopc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mem_Nios_PI: Starting RTL generation for module 'Nios_sopc_mem_Nios_PI'
Info: mem_Nios_PI:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_sopc_mem_Nios_PI --dir=/tmp/alt7288_925756457885896892.dir/0007_mem_Nios_PI_gen/ --quartus_dir=/home/damien/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7288_925756457885896892.dir/0007_mem_Nios_PI_gen//Nios_sopc_mem_Nios_PI_component_configuration.pl  --do_build_sim=0  ]
Info: mem_Nios_PI: Done RTL generation for module 'Nios_sopc_mem_Nios_PI'
Info: mem_Nios_PI: "Nios_sopc" instantiated altera_avalon_onchip_memory2 "mem_Nios_PI"
Info: my_SPI: "Nios_sopc" instantiated my_SPI_ip "my_SPI"
Info: nios_custom_instr_floating_point_2_0: "Nios_sopc" instantiated altera_nios_custom_instr_floating_point_2 "nios_custom_instr_floating_point_2_0"
Info: sdram_controller: Starting RTL generation for module 'Nios_sopc_sdram_controller'
Info: sdram_controller:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/damien/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_sopc_sdram_controller --dir=/tmp/alt7288_925756457885896892.dir/0009_sdram_controller_gen/ --quartus_dir=/home/damien/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7288_925756457885896892.dir/0009_sdram_controller_gen//Nios_sopc_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'Nios_sopc_sdram_controller'
Info: sdram_controller: "Nios_sopc" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: sysid_qsys: "Nios_sopc" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_system: Starting RTL generation for module 'Nios_sopc_timer_system'
Info: timer_system:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /home/damien/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_sopc_timer_system --dir=/tmp/alt7288_925756457885896892.dir/0011_timer_system_gen/ --quartus_dir=/home/damien/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7288_925756457885896892.dir/0011_timer_system_gen//Nios_sopc_timer_system_component_configuration.pl  --do_build_sim=0  ]
Info: timer_system: Done RTL generation for module 'Nios_sopc_timer_system'
Info: timer_system: "Nios_sopc" instantiated altera_avalon_timer "timer_system"
Info: cpu_custom_instruction_master_translator: "Nios_sopc" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_comb_xconnect: "Nios_sopc" instantiated altera_customins_xconnect "cpu_custom_instruction_master_comb_xconnect"
Info: cpu_custom_instruction_master_comb_slave_translator0: "Nios_sopc" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_comb_slave_translator0"
Info: cpu_custom_instruction_master_multi_xconnect: "Nios_sopc" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_sopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_sopc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_sopc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios_sopc_cpu_cpu'
Info: cpu:   Generation command is [exec /home/damien/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /home/damien/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/damien/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/damien/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_sopc_cpu_cpu --dir=/tmp/alt7288_925756457885896892.dir/0018_cpu_gen/ --quartus_bindir=/home/damien/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7288_925756457885896892.dir/0018_cpu_gen//Nios_sopc_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.05.02 10:50:51 (*) Starting Nios II generation
Info: cpu: # 2017.05.02 10:50:51 (*)   Checking for plaintext license.
Info: cpu: # 2017.05.02 10:50:52 (*)   Plaintext license not found.
Info: cpu: # 2017.05.02 10:50:52 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.05.02 10:50:52 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.05.02 10:50:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.05.02 10:50:52 (*)   Creating all objects for CPU
Info: cpu: # 2017.05.02 10:50:52 (*)     Testbench
Info: cpu: # 2017.05.02 10:50:52 (*)     Instruction decoding
Info: cpu: # 2017.05.02 10:50:52 (*)       Instruction fields
Info: cpu: # 2017.05.02 10:50:52 (*)       Instruction decodes
Info: cpu: # 2017.05.02 10:50:53 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.05.02 10:50:53 (*)       Instruction controls
Info: cpu: # 2017.05.02 10:50:53 (*)     Pipeline frontend
Info: cpu: # 2017.05.02 10:50:53 (*)     Pipeline backend
Info: cpu: # 2017.05.02 10:50:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.05.02 10:50:56 (*)   Creating encrypted RTL
Info: cpu: # 2017.05.02 10:50:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_sopc_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: fpci_combi: "nios_custom_instr_floating_point_2_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: fpci_multi: "nios_custom_instr_floating_point_2_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent"
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter"
Info: Reusing file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
Info: Reusing file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: Nios_sopc: Done "Nios_sopc" with 52 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
