

================================================================
== Vitis HLS Report for 'word_width_manual_Pipeline_WRITE'
================================================================
* Date:           Mon Jun  3 15:16:42 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409603|   409603|  4.096 ms|  4.096 ms|  409603|  409603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409601|   409601|         3|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      795|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      591|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      591|      876|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln70_1_fu_435_p2       |         +|   0|  0|   19|           8|           8|
    |add_ln70_fu_429_p2         |         +|   0|  0|   19|           8|           8|
    |add_ln885_1_fu_307_p2      |         +|   0|  0|    9|           2|           1|
    |add_ln885_2_fu_351_p2      |         +|   0|  0|    9|           2|           1|
    |add_ln885_fu_269_p2        |         +|   0|  0|    9|           2|           1|
    |i_fu_229_p2                |         +|   0|  0|   26|          19|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |ap_condition_430           |       and|   0|  0|    2|           1|           1|
    |icmp_ln1064_1_fu_289_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln1064_2_fu_313_p2    |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln1064_3_fu_327_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln1064_4_fu_357_p2    |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln1064_5_fu_405_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln1064_fu_275_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln20_fu_223_p2        |      icmp|   0|  0|   14|          19|          18|
    |icmp_ln22_fu_244_p2        |      icmp|   0|  0|   10|           6|           2|
    |or_ln1064_1_fu_369_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1064_2_fu_375_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1064_fu_363_p2        |        or|   0|  0|    2|           1|           1|
    |p_Val2_1_fu_281_p3         |    select|   0|  0|   24|           1|          24|
    |p_Val2_2_fu_319_p3         |    select|   0|  0|   24|           1|          24|
    |p_Val2_3_fu_397_p3         |    select|   0|  0|   24|           1|          24|
    |select_ln1064_1_fu_389_p3  |    select|   0|  0|   24|           1|          24|
    |select_ln1064_fu_381_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln22_3_fu_487_p3    |    select|   0|  0|  492|           1|           1|
    |select_ln22_fu_411_p3      |    select|   0|  0|    2|           1|           1|
    |t_V_1_fu_295_p3            |    select|   0|  0|    2|           1|           1|
    |t_V_2_fu_333_p3            |    select|   0|  0|    2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  795|          94|         181|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1    |   9|          2|   19|         38|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |i_V_fu_112                |   9|          2|   19|         38|
    |p_Val2_s_fu_116           |   9|          2|   24|         48|
    |phi_ln22_fu_104           |   9|          2|  504|       1008|
    |t_V_fu_108                |   9|          2|    2|          4|
    |x_read3_V_flag_0_reg_184  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  81|         18|  572|       1144|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln70_1_reg_573                |    8|   0|    8|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_V_fu_112                        |   19|   0|   19|          0|
    |icmp_ln20_reg_549                 |    1|   0|    1|          0|
    |icmp_ln20_reg_549_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln22_reg_558                 |    1|   0|    1|          0|
    |icmp_ln22_reg_558_pp0_iter1_reg   |    1|   0|    1|          0|
    |p_Val2_s_fu_116                   |   24|   0|   24|          0|
    |phi_ln22_fu_104                   |  504|   0|  504|          0|
    |t_V_fu_108                        |    2|   0|    2|          0|
    |x_read3_V_flag_0_reg_184          |    1|   0|    1|          0|
    |x_read3_V_new_0_fu_120            |   24|   0|   24|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  591|   0|  591|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WDATA             |  out|  512|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RDATA             |   in|  512|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RFIFONUM          |   in|    9|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|                              gmem|       pointer|
|x_read3_V_load               |   in|   24|     ap_none|                    x_read3_V_load|        scalar|
|x_sel_rd_V_load              |   in|    2|     ap_none|                   x_sel_rd_V_load|        scalar|
|sext_ln20                    |   in|   58|     ap_none|                         sext_ln20|        scalar|
|x_read3_V_flag_0_out         |  out|    1|      ap_vld|              x_read3_V_flag_0_out|       pointer|
|x_read3_V_flag_0_out_ap_vld  |  out|    1|      ap_vld|              x_read3_V_flag_0_out|       pointer|
|x_read3_V_new_0_out          |  out|   24|      ap_vld|               x_read3_V_new_0_out|       pointer|
|x_read3_V_new_0_out_ap_vld   |  out|    1|      ap_vld|               x_read3_V_new_0_out|       pointer|
|t_V_out                      |  out|    2|      ap_vld|                           t_V_out|       pointer|
|t_V_out_ap_vld               |  out|    1|      ap_vld|                           t_V_out|       pointer|
|x_x_V_address0               |  out|   19|   ap_memory|                             x_x_V|         array|
|x_x_V_ce0                    |  out|    1|   ap_memory|                             x_x_V|         array|
|x_x_V_q0                     |   in|   24|   ap_memory|                             x_x_V|         array|
+-----------------------------+-----+-----+------------+----------------------------------+--------------+

