{"Source Block": ["oh/elink/hdl/eclocks.v@128:145@HdlStmProcess", "\treset_counter[RCW-1:0] <= reset_counter[RCW-1:0]+1'b1;\n\theartbeat              <= ~(|reset_counter[RCW-1:0]);\n     end\n   \n   //two clock synchronizer\n   always @ (posedge sys_clk)\n     begin\n\t//TODO: Does rx_lclk always run when cclk does? Restb ?\n\tpll_locked_reg   <= lclk_locked & cclk_locked;\n\tpll_locked_sync  <= pll_locked_reg;\t\n\treset_sync        <= (reset | ~elink_en);\n\treset_in          <= reset_sync;\n     end\n   \n`define RESET_ALL        3'b000\n`define START_CCLK       3'b001\n`define STOP_CCLK        3'b010\n`define START_EPIPHANY   3'b011\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[136, "\tpll_locked_reg   <= lclk_locked & cclk_locked;\n"], [137, "\tpll_locked_sync  <= pll_locked_reg;\t\n"]], "Add": [[137, "\tpll_locked_reg    <= cclk_locked; // & clk_locked \n"], [137, "\tpll_locked_sync   <= pll_locked_reg;\t\n"]]}}