Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ecad/part2-project/Hardware/gp_socfpga/gp_socfpga_system.qsys --block-symbol-file --output-directory=/home/ecad/part2-project/Hardware/gp_socfpga/render_core --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading gp_socfpga/gp_socfpga_system.qsys
Progress: Reading input file
Progress: Adding PixelStream_0 [PixelStream 1.0]
Progress: Parameterizing module PixelStream_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding core_0 [render_core 1.0]
Progress: Reading input file
Progress: Adding clarvi_0 [clarvi 1.0]
Progress: Parameterizing module clarvi_0
Progress: Adding clarvi_scratch [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module clarvi_scratch
Progress: Adding clock [altera_clock_bridge 16.0]
Progress: Parameterizing module clock
Progress: Adding fbuff1 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module fbuff1
Progress: Adding fbuff2 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module fbuff2
Progress: Adding reset [altera_reset_bridge 16.0]
Progress: Parameterizing module reset
Progress: Adding work_queue [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module work_queue
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module core_0
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding palette_0 [palette 1.0]
Progress: Parameterizing module palette_0
Progress: Adding pio_vsync [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_vsync
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: gp_socfpga_system.core_0.clarvi_0: clarvi_0.debug must be exported, or connected to a matching conduit.
Info: gp_socfpga_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: gp_socfpga_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: gp_socfpga_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: gp_socfpga_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: gp_socfpga_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: gp_socfpga_system.pio_vsync: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: gp_socfpga_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: gp_socfpga_system.pll_0: Able to implement PLL with user settings
Error: gp_socfpga_system.hps_0.h2f_axi_master/core_0.work_queue_s2: Missing connection end (try "Remove Dangling Connections")
Error: gp_socfpga_system.palette_0.master/core_0.fbuff1_s2: Missing connection end (try "Remove Dangling Connections")
Error: gp_socfpga_system.palette_0.master/core_0.fbuff2_s2: Missing connection end (try "Remove Dangling Connections")
Warning: gp_socfpga_system.core_0: core_0.fbuff1 must be connected to an Avalon-MM master
Warning: gp_socfpga_system.core_0: core_0.fbuff2 must be connected to an Avalon-MM master
Warning: gp_socfpga_system.core_0: core_0.work_queue must be connected to an Avalon-MM master
Error: gp_socfpga_system.core_0.work_queue_s2: Data width must be of power of two and between 8 and 4096  
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ecad/part2-project/Hardware/gp_socfpga/gp_socfpga_system.qsys --synthesis=VERILOG --output-directory=/home/ecad/part2-project/Hardware/gp_socfpga/render_core/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading gp_socfpga/gp_socfpga_system.qsys
Progress: Reading input file
Progress: Adding PixelStream_0 [PixelStream 1.0]
Progress: Parameterizing module PixelStream_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding core_0 [render_core 1.0]
Progress: Parameterizing module core_0
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding palette_0 [palette 1.0]
Progress: Parameterizing module palette_0
Progress: Adding pio_vsync [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_vsync
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: gp_socfpga_system.core_0.clarvi_0: clarvi_0.debug must be exported, or connected to a matching conduit.
Info: gp_socfpga_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: gp_socfpga_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: gp_socfpga_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: gp_socfpga_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: gp_socfpga_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: gp_socfpga_system.pio_vsync: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: gp_socfpga_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: gp_socfpga_system.pll_0: Able to implement PLL with user settings
Error: gp_socfpga_system.hps_0.h2f_axi_master/core_0.work_queue_s2: Missing connection end (try "Remove Dangling Connections")
Error: gp_socfpga_system.palette_0.master/core_0.fbuff1_s2: Missing connection end (try "Remove Dangling Connections")
Error: gp_socfpga_system.palette_0.master/core_0.fbuff2_s2: Missing connection end (try "Remove Dangling Connections")
Warning: gp_socfpga_system.core_0: core_0.fbuff1 must be connected to an Avalon-MM master
Warning: gp_socfpga_system.core_0: core_0.fbuff2 must be connected to an Avalon-MM master
Warning: gp_socfpga_system.core_0: core_0.work_queue must be connected to an Avalon-MM master
Error: gp_socfpga_system.core_0.work_queue_s2: Data width must be of power of two and between 8 and 4096  
Info: gp_socfpga_system: Generating gp_socfpga_system "gp_socfpga_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave core_0.work_queue_s2 because the master is of type axi and the slave is of type missing.
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave core_0.work_queue_s2 because they have different clock source.
Error: null
