

================================================================
== Vitis HLS Report for 'hyst'
================================================================
* Date:           Sun Dec 10 20:58:48 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.739 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    66817|    66817| 0.167 ms | 0.167 ms |  66818|  66818|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1   |    66816|    66816|       261|          -|          -|   256|    no    |
        | + VITIS_LOOP_27_2  |      258|      258|         4|          1|          1|   256|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       98|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       63|     -|
|Register             |        -|      -|      157|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      157|      193|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_104_p2       |     +    |   0|  0|  16|           9|           1|
    |add_ln27_fu_132_p2       |     +    |   0|  0|  16|           9|           1|
    |add_ln34_fu_138_p2       |     +    |   0|  0|  23|          16|          16|
    |icmp_ln26_fu_98_p2       |   icmp   |   0|  0|  13|           9|          10|
    |icmp_ln27_fu_126_p2      |   icmp   |   0|  0|  13|           9|          10|
    |icmp_ln39_fu_147_p2      |   icmp   |   0|  0|  11|           8|           6|
    |out_r_d0                 |  select  |   0|  0|   2|           1|           2|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  98|          64|          49|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |xi_reg_87                |   9|          2|    9|         18|
    |yi_reg_76                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         13|   21|         45|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln26_reg_165                 |   9|   0|    9|          0|
    |add_ln34_reg_184                 |  16|   0|   16|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |icmp_ln27_reg_175                |   1|   0|    1|          0|
    |icmp_ln39_reg_199                |   1|   0|    1|          0|
    |tmp_1_reg_170                    |   8|   0|   16|          8|
    |xi_reg_87                        |   9|   0|    9|          0|
    |yi_reg_76                        |   9|   0|    9|          0|
    |zext_ln34_reg_189                |  16|   0|   64|         48|
    |zext_ln34_reg_189_pp0_iter2_reg  |  16|   0|   64|         48|
    |icmp_ln27_reg_175                |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 157|  32|  198|        104|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     hyst     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     hyst     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     hyst     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     hyst     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     hyst     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     hyst     | return value |
|data_address0   | out |   16|  ap_memory |     data     |     array    |
|data_ce0        | out |    1|  ap_memory |     data     |     array    |
|data_q0         |  in |    8|  ap_memory |     data     |     array    |
|out_r_address0  | out |   16|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |    8|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

