{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728392840605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728392840606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 18:37:20 2024 " "Processing started: Tue Oct 08 18:37:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728392840606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728392840606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_pipelined_processor_quartus -c non_pipelined_processor_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off non_pipelined_processor_quartus -c non_pipelined_processor_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728392840606 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728392841975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/control_main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/control_main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_main_decoder " "Found entity 1: control_main_decoder" {  } { { "../source_files/control_main_decoder.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/control_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/control_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_alu_decoder " "Found entity 1: control_alu_decoder" {  } { { "../source_files/control_alu_decoder.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../source_files/control.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "../source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../source_files/processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "../source_files/pc_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/pc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../source_files/pc.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/pc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../source_files/imem.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/imem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../source_files/extend.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../source_files/data_memory.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/data_memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../source_files/alu.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/rv32i_processor/non-pipelined-processor/source_files/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/rv32i_processor/non-pipelined-processor/source_files/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../source_files/adder.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728392842059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728392842059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728392842159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "../source_files/processor.v" "control_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392842176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_main_decoder control:control_inst\|control_main_decoder:control_main_decoder_inst " "Elaborating entity \"control_main_decoder\" for hierarchy \"control:control_inst\|control_main_decoder:control_main_decoder_inst\"" {  } { { "../source_files/control.v" "control_main_decoder_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392842182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_alu_decoder control:control_inst\|control_alu_decoder:control_alu_decoder_inst " "Elaborating entity \"control_alu_decoder\" for hierarchy \"control:control_inst\|control_alu_decoder:control_alu_decoder_inst\"" {  } { { "../source_files/control.v" "control_alu_decoder_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392842196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"pc:pc_inst\"" {  } { { "../source_files/processor.v" "pc_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392842202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_inst1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_inst1\"" {  } { { "../source_files/processor.v" "adder_inst1" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392842214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_inst2 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_inst2\"" {  } { { "../source_files/processor.v" "adder_inst2" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392842227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "../source_files/processor.v" "imem_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392842237 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory imem.sv(21) " "Verilog HDL warning at imem.sv(21): initial value for variable memory should be constant" {  } { { "../source_files/imem.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/imem.sv" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1728392842837 "|processor|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory 0 imem.sv(16) " "Net \"memory\" at imem.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "../source_files/imem.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/imem.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1728392844263 "|processor|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "../source_files/processor.v" "register_file_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392845437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:extend_inst " "Elaborating entity \"extend\" for hierarchy \"extend:extend_inst\"" {  } { { "../source_files/processor.v" "extend_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392845453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../source_files/processor.v" "alu_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392845467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_inst\"" {  } { { "../source_files/processor.v" "data_memory_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728392845477 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem data_memory.v(43) " "Verilog HDL warning at data_memory.v(43): initial value for variable mem should be constant" {  } { { "../source_files/data_memory.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/data_memory.v" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1728392845494 "|processor_tb|data_memory:data_memory_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1728392846054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728392846206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728392846206 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../source_files/processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728392846232 "|processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1728392846232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728392846233 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728392846233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728392846233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728392846254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 18:37:26 2024 " "Processing ended: Tue Oct 08 18:37:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728392846254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728392846254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728392846254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728392846254 ""}
