
LAMP_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00025600  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d88  080256c0  080256c0  000266c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08027448  08027448  000292d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08027448  08027448  00028448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08027450  08027450  000292d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08027450  08027450  00028450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08027454  08027454  00028454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  08027458  00029000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000066bc  200002d8  0802772c  000292d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006994  0802772c  00029994  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000292d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004e552  00000000  00000000  000292fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b200  00000000  00000000  0007784e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002f28  00000000  00000000  00082a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000239a  00000000  00000000  00085978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f8ea  00000000  00000000  00087d12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004f358  00000000  00000000  000b75fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3f44  00000000  00000000  00106954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ea898  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b98c  00000000  00000000  001ea8dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001f6268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002d8 	.word	0x200002d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08025694 	.word	0x08025694

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002dc 	.word	0x200002dc
 8000104:	08025694 	.word	0x08025694

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 fa7d 	bl	8002950 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f002 f9c1 	bl	80027e8 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 fa6f 	bl	8002950 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 fa65 	bl	8002950 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f9eb 	bl	8002870 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f002 f9e1 	bl	8002870 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fddf 	bl	8001088 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fd67 	bl	8000fa8 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fdd1 	bl	8001088 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fdc7 	bl	8001088 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd75 	bl	8000ff8 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fd6b 	bl	8000ff8 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__clzsi2>:
 8000530:	211c      	movs	r1, #28
 8000532:	2301      	movs	r3, #1
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	4298      	cmp	r0, r3
 8000538:	d301      	bcc.n	800053e <__clzsi2+0xe>
 800053a:	0c00      	lsrs	r0, r0, #16
 800053c:	3910      	subs	r1, #16
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	4298      	cmp	r0, r3
 8000542:	d301      	bcc.n	8000548 <__clzsi2+0x18>
 8000544:	0a00      	lsrs	r0, r0, #8
 8000546:	3908      	subs	r1, #8
 8000548:	091b      	lsrs	r3, r3, #4
 800054a:	4298      	cmp	r0, r3
 800054c:	d301      	bcc.n	8000552 <__clzsi2+0x22>
 800054e:	0900      	lsrs	r0, r0, #4
 8000550:	3904      	subs	r1, #4
 8000552:	a202      	add	r2, pc, #8	@ (adr r2, 800055c <__clzsi2+0x2c>)
 8000554:	5c10      	ldrb	r0, [r2, r0]
 8000556:	1840      	adds	r0, r0, r1
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	02020304 	.word	0x02020304
 8000560:	01010101 	.word	0x01010101
	...

0800056c <__aeabi_ldivmod>:
 800056c:	2b00      	cmp	r3, #0
 800056e:	d115      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000570:	2a00      	cmp	r2, #0
 8000572:	d113      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000574:	2900      	cmp	r1, #0
 8000576:	db06      	blt.n	8000586 <__aeabi_ldivmod+0x1a>
 8000578:	dc01      	bgt.n	800057e <__aeabi_ldivmod+0x12>
 800057a:	2800      	cmp	r0, #0
 800057c:	d006      	beq.n	800058c <__aeabi_ldivmod+0x20>
 800057e:	2000      	movs	r0, #0
 8000580:	43c0      	mvns	r0, r0
 8000582:	0841      	lsrs	r1, r0, #1
 8000584:	e002      	b.n	800058c <__aeabi_ldivmod+0x20>
 8000586:	2180      	movs	r1, #128	@ 0x80
 8000588:	0609      	lsls	r1, r1, #24
 800058a:	2000      	movs	r0, #0
 800058c:	b407      	push	{r0, r1, r2}
 800058e:	4802      	ldr	r0, [pc, #8]	@ (8000598 <__aeabi_ldivmod+0x2c>)
 8000590:	a101      	add	r1, pc, #4	@ (adr r1, 8000598 <__aeabi_ldivmod+0x2c>)
 8000592:	1840      	adds	r0, r0, r1
 8000594:	9002      	str	r0, [sp, #8]
 8000596:	bd03      	pop	{r0, r1, pc}
 8000598:	fffffea5 	.word	0xfffffea5
 800059c:	b403      	push	{r0, r1}
 800059e:	4668      	mov	r0, sp
 80005a0:	b501      	push	{r0, lr}
 80005a2:	9802      	ldr	r0, [sp, #8]
 80005a4:	f000 f9da 	bl	800095c <__gnu_ldivmod_helper>
 80005a8:	9b01      	ldr	r3, [sp, #4]
 80005aa:	469e      	mov	lr, r3
 80005ac:	b002      	add	sp, #8
 80005ae:	bc0c      	pop	{r2, r3}
 80005b0:	4770      	bx	lr
 80005b2:	46c0      	nop			@ (mov r8, r8)

080005b4 <__aeabi_uldivmod>:
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d111      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005b8:	2a00      	cmp	r2, #0
 80005ba:	d10f      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005bc:	2900      	cmp	r1, #0
 80005be:	d100      	bne.n	80005c2 <__aeabi_uldivmod+0xe>
 80005c0:	2800      	cmp	r0, #0
 80005c2:	d002      	beq.n	80005ca <__aeabi_uldivmod+0x16>
 80005c4:	2100      	movs	r1, #0
 80005c6:	43c9      	mvns	r1, r1
 80005c8:	0008      	movs	r0, r1
 80005ca:	b407      	push	{r0, r1, r2}
 80005cc:	4802      	ldr	r0, [pc, #8]	@ (80005d8 <__aeabi_uldivmod+0x24>)
 80005ce:	a102      	add	r1, pc, #8	@ (adr r1, 80005d8 <__aeabi_uldivmod+0x24>)
 80005d0:	1840      	adds	r0, r0, r1
 80005d2:	9002      	str	r0, [sp, #8]
 80005d4:	bd03      	pop	{r0, r1, pc}
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	fffffe65 	.word	0xfffffe65
 80005dc:	b403      	push	{r0, r1}
 80005de:	4668      	mov	r0, sp
 80005e0:	b501      	push	{r0, lr}
 80005e2:	9802      	ldr	r0, [sp, #8]
 80005e4:	f000 f8ee 	bl	80007c4 <__udivmoddi4>
 80005e8:	9b01      	ldr	r3, [sp, #4]
 80005ea:	469e      	mov	lr, r3
 80005ec:	b002      	add	sp, #8
 80005ee:	bc0c      	pop	{r2, r3}
 80005f0:	4770      	bx	lr
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__aeabi_lmul>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	46ce      	mov	lr, r9
 80005f8:	4699      	mov	r9, r3
 80005fa:	0c03      	lsrs	r3, r0, #16
 80005fc:	469c      	mov	ip, r3
 80005fe:	0413      	lsls	r3, r2, #16
 8000600:	4647      	mov	r7, r8
 8000602:	0c1b      	lsrs	r3, r3, #16
 8000604:	001d      	movs	r5, r3
 8000606:	000e      	movs	r6, r1
 8000608:	4661      	mov	r1, ip
 800060a:	0404      	lsls	r4, r0, #16
 800060c:	0c24      	lsrs	r4, r4, #16
 800060e:	b580      	push	{r7, lr}
 8000610:	0007      	movs	r7, r0
 8000612:	0c10      	lsrs	r0, r2, #16
 8000614:	434b      	muls	r3, r1
 8000616:	4365      	muls	r5, r4
 8000618:	4341      	muls	r1, r0
 800061a:	4360      	muls	r0, r4
 800061c:	0c2c      	lsrs	r4, r5, #16
 800061e:	18c0      	adds	r0, r0, r3
 8000620:	1824      	adds	r4, r4, r0
 8000622:	468c      	mov	ip, r1
 8000624:	42a3      	cmp	r3, r4
 8000626:	d903      	bls.n	8000630 <__aeabi_lmul+0x3c>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	025b      	lsls	r3, r3, #9
 800062c:	4698      	mov	r8, r3
 800062e:	44c4      	add	ip, r8
 8000630:	4649      	mov	r1, r9
 8000632:	4379      	muls	r1, r7
 8000634:	4356      	muls	r6, r2
 8000636:	0c23      	lsrs	r3, r4, #16
 8000638:	042d      	lsls	r5, r5, #16
 800063a:	0c2d      	lsrs	r5, r5, #16
 800063c:	1989      	adds	r1, r1, r6
 800063e:	4463      	add	r3, ip
 8000640:	0424      	lsls	r4, r4, #16
 8000642:	1960      	adds	r0, r4, r5
 8000644:	18c9      	adds	r1, r1, r3
 8000646:	bcc0      	pop	{r6, r7}
 8000648:	46b9      	mov	r9, r7
 800064a:	46b0      	mov	r8, r6
 800064c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)

08000650 <__aeabi_f2uiz>:
 8000650:	219e      	movs	r1, #158	@ 0x9e
 8000652:	b510      	push	{r4, lr}
 8000654:	05c9      	lsls	r1, r1, #23
 8000656:	1c04      	adds	r4, r0, #0
 8000658:	f7ff ff60 	bl	800051c <__aeabi_fcmpge>
 800065c:	2800      	cmp	r0, #0
 800065e:	d103      	bne.n	8000668 <__aeabi_f2uiz+0x18>
 8000660:	1c20      	adds	r0, r4, #0
 8000662:	f001 f92d 	bl	80018c0 <__aeabi_f2iz>
 8000666:	bd10      	pop	{r4, pc}
 8000668:	219e      	movs	r1, #158	@ 0x9e
 800066a:	1c20      	adds	r0, r4, #0
 800066c:	05c9      	lsls	r1, r1, #23
 800066e:	f000 fead 	bl	80013cc <__aeabi_fsub>
 8000672:	f001 f925 	bl	80018c0 <__aeabi_f2iz>
 8000676:	2380      	movs	r3, #128	@ 0x80
 8000678:	061b      	lsls	r3, r3, #24
 800067a:	469c      	mov	ip, r3
 800067c:	4460      	add	r0, ip
 800067e:	e7f2      	b.n	8000666 <__aeabi_f2uiz+0x16>

08000680 <__aeabi_d2uiz>:
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	2200      	movs	r2, #0
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 8000686:	0004      	movs	r4, r0
 8000688:	000d      	movs	r5, r1
 800068a:	f7ff ff0d 	bl	80004a8 <__aeabi_dcmpge>
 800068e:	2800      	cmp	r0, #0
 8000690:	d104      	bne.n	800069c <__aeabi_d2uiz+0x1c>
 8000692:	0020      	movs	r0, r4
 8000694:	0029      	movs	r1, r5
 8000696:	f003 f8db 	bl	8003850 <__aeabi_d2iz>
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 800069e:	2200      	movs	r2, #0
 80006a0:	0020      	movs	r0, r4
 80006a2:	0029      	movs	r1, r5
 80006a4:	f002 fca8 	bl	8002ff8 <__aeabi_dsub>
 80006a8:	f003 f8d2 	bl	8003850 <__aeabi_d2iz>
 80006ac:	2380      	movs	r3, #128	@ 0x80
 80006ae:	061b      	lsls	r3, r3, #24
 80006b0:	469c      	mov	ip, r3
 80006b2:	4460      	add	r0, ip
 80006b4:	e7f1      	b.n	800069a <__aeabi_d2uiz+0x1a>
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	41e00000 	.word	0x41e00000

080006bc <__aeabi_d2lz>:
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	2200      	movs	r2, #0
 80006c0:	2300      	movs	r3, #0
 80006c2:	0004      	movs	r4, r0
 80006c4:	000d      	movs	r5, r1
 80006c6:	f7ff fed1 	bl	800046c <__aeabi_dcmplt>
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d108      	bne.n	80006e0 <__aeabi_d2lz+0x24>
 80006ce:	0020      	movs	r0, r4
 80006d0:	0029      	movs	r1, r5
 80006d2:	f000 f80f 	bl	80006f4 <__aeabi_d2ulz>
 80006d6:	0002      	movs	r2, r0
 80006d8:	000b      	movs	r3, r1
 80006da:	0010      	movs	r0, r2
 80006dc:	0019      	movs	r1, r3
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	2380      	movs	r3, #128	@ 0x80
 80006e2:	061b      	lsls	r3, r3, #24
 80006e4:	18e9      	adds	r1, r5, r3
 80006e6:	0020      	movs	r0, r4
 80006e8:	f000 f804 	bl	80006f4 <__aeabi_d2ulz>
 80006ec:	2300      	movs	r3, #0
 80006ee:	4242      	negs	r2, r0
 80006f0:	418b      	sbcs	r3, r1
 80006f2:	e7f2      	b.n	80006da <__aeabi_d2lz+0x1e>

080006f4 <__aeabi_d2ulz>:
 80006f4:	b570      	push	{r4, r5, r6, lr}
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000728 <__aeabi_d2ulz+0x34>)
 80006fa:	000d      	movs	r5, r1
 80006fc:	0004      	movs	r4, r0
 80006fe:	f002 f995 	bl	8002a2c <__aeabi_dmul>
 8000702:	f7ff ffbd 	bl	8000680 <__aeabi_d2uiz>
 8000706:	0006      	movs	r6, r0
 8000708:	f003 f90c 	bl	8003924 <__aeabi_ui2d>
 800070c:	2200      	movs	r2, #0
 800070e:	4b07      	ldr	r3, [pc, #28]	@ (800072c <__aeabi_d2ulz+0x38>)
 8000710:	f002 f98c 	bl	8002a2c <__aeabi_dmul>
 8000714:	0002      	movs	r2, r0
 8000716:	000b      	movs	r3, r1
 8000718:	0020      	movs	r0, r4
 800071a:	0029      	movs	r1, r5
 800071c:	f002 fc6c 	bl	8002ff8 <__aeabi_dsub>
 8000720:	f7ff ffae 	bl	8000680 <__aeabi_d2uiz>
 8000724:	0031      	movs	r1, r6
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	3df00000 	.word	0x3df00000
 800072c:	41f00000 	.word	0x41f00000

08000730 <__aeabi_l2f>:
 8000730:	2201      	movs	r2, #1
 8000732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000734:	000d      	movs	r5, r1
 8000736:	0004      	movs	r4, r0
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <__aeabi_l2f+0x5c>)
 800073a:	4252      	negs	r2, r2
 800073c:	2180      	movs	r1, #128	@ 0x80
 800073e:	1912      	adds	r2, r2, r4
 8000740:	416b      	adcs	r3, r5
 8000742:	03c9      	lsls	r1, r1, #15
 8000744:	428b      	cmp	r3, r1
 8000746:	d217      	bcs.n	8000778 <__aeabi_l2f+0x48>
 8000748:	4911      	ldr	r1, [pc, #68]	@ (8000790 <__aeabi_l2f+0x60>)
 800074a:	428b      	cmp	r3, r1
 800074c:	d012      	beq.n	8000774 <__aeabi_l2f+0x44>
 800074e:	0028      	movs	r0, r5
 8000750:	f003 f8ba 	bl	80038c8 <__aeabi_i2d>
 8000754:	2200      	movs	r2, #0
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <__aeabi_l2f+0x64>)
 8000758:	f002 f968 	bl	8002a2c <__aeabi_dmul>
 800075c:	0006      	movs	r6, r0
 800075e:	000f      	movs	r7, r1
 8000760:	0020      	movs	r0, r4
 8000762:	f003 f8df 	bl	8003924 <__aeabi_ui2d>
 8000766:	0032      	movs	r2, r6
 8000768:	003b      	movs	r3, r7
 800076a:	f001 f95f 	bl	8001a2c <__aeabi_dadd>
 800076e:	f003 f945 	bl	80039fc <__aeabi_d2f>
 8000772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000774:	3202      	adds	r2, #2
 8000776:	d9ea      	bls.n	800074e <__aeabi_l2f+0x1e>
 8000778:	0563      	lsls	r3, r4, #21
 800077a:	d0e8      	beq.n	800074e <__aeabi_l2f+0x1e>
 800077c:	2180      	movs	r1, #128	@ 0x80
 800077e:	0ae3      	lsrs	r3, r4, #11
 8000780:	02db      	lsls	r3, r3, #11
 8000782:	0109      	lsls	r1, r1, #4
 8000784:	4319      	orrs	r1, r3
 8000786:	000c      	movs	r4, r1
 8000788:	e7e1      	b.n	800074e <__aeabi_l2f+0x1e>
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	001fffff 	.word	0x001fffff
 8000790:	003fffff 	.word	0x003fffff
 8000794:	41f00000 	.word	0x41f00000

08000798 <__aeabi_l2d>:
 8000798:	b570      	push	{r4, r5, r6, lr}
 800079a:	0006      	movs	r6, r0
 800079c:	0008      	movs	r0, r1
 800079e:	f003 f893 	bl	80038c8 <__aeabi_i2d>
 80007a2:	2200      	movs	r2, #0
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <__aeabi_l2d+0x28>)
 80007a6:	f002 f941 	bl	8002a2c <__aeabi_dmul>
 80007aa:	000d      	movs	r5, r1
 80007ac:	0004      	movs	r4, r0
 80007ae:	0030      	movs	r0, r6
 80007b0:	f003 f8b8 	bl	8003924 <__aeabi_ui2d>
 80007b4:	002b      	movs	r3, r5
 80007b6:	0022      	movs	r2, r4
 80007b8:	f001 f938 	bl	8001a2c <__aeabi_dadd>
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	41f00000 	.word	0x41f00000

080007c4 <__udivmoddi4>:
 80007c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007c6:	4657      	mov	r7, sl
 80007c8:	464e      	mov	r6, r9
 80007ca:	4645      	mov	r5, r8
 80007cc:	46de      	mov	lr, fp
 80007ce:	b5e0      	push	{r5, r6, r7, lr}
 80007d0:	0004      	movs	r4, r0
 80007d2:	000d      	movs	r5, r1
 80007d4:	4692      	mov	sl, r2
 80007d6:	4699      	mov	r9, r3
 80007d8:	b083      	sub	sp, #12
 80007da:	428b      	cmp	r3, r1
 80007dc:	d830      	bhi.n	8000840 <__udivmoddi4+0x7c>
 80007de:	d02d      	beq.n	800083c <__udivmoddi4+0x78>
 80007e0:	4649      	mov	r1, r9
 80007e2:	4650      	mov	r0, sl
 80007e4:	f003 f98c 	bl	8003b00 <__clzdi2>
 80007e8:	0029      	movs	r1, r5
 80007ea:	0006      	movs	r6, r0
 80007ec:	0020      	movs	r0, r4
 80007ee:	f003 f987 	bl	8003b00 <__clzdi2>
 80007f2:	1a33      	subs	r3, r6, r0
 80007f4:	4698      	mov	r8, r3
 80007f6:	3b20      	subs	r3, #32
 80007f8:	d434      	bmi.n	8000864 <__udivmoddi4+0xa0>
 80007fa:	469b      	mov	fp, r3
 80007fc:	4653      	mov	r3, sl
 80007fe:	465a      	mov	r2, fp
 8000800:	4093      	lsls	r3, r2
 8000802:	4642      	mov	r2, r8
 8000804:	001f      	movs	r7, r3
 8000806:	4653      	mov	r3, sl
 8000808:	4093      	lsls	r3, r2
 800080a:	001e      	movs	r6, r3
 800080c:	42af      	cmp	r7, r5
 800080e:	d83b      	bhi.n	8000888 <__udivmoddi4+0xc4>
 8000810:	42af      	cmp	r7, r5
 8000812:	d100      	bne.n	8000816 <__udivmoddi4+0x52>
 8000814:	e079      	b.n	800090a <__udivmoddi4+0x146>
 8000816:	465b      	mov	r3, fp
 8000818:	1ba4      	subs	r4, r4, r6
 800081a:	41bd      	sbcs	r5, r7
 800081c:	2b00      	cmp	r3, #0
 800081e:	da00      	bge.n	8000822 <__udivmoddi4+0x5e>
 8000820:	e076      	b.n	8000910 <__udivmoddi4+0x14c>
 8000822:	2200      	movs	r2, #0
 8000824:	2300      	movs	r3, #0
 8000826:	9200      	str	r2, [sp, #0]
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2301      	movs	r3, #1
 800082c:	465a      	mov	r2, fp
 800082e:	4093      	lsls	r3, r2
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	2301      	movs	r3, #1
 8000834:	4642      	mov	r2, r8
 8000836:	4093      	lsls	r3, r2
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	e029      	b.n	8000890 <__udivmoddi4+0xcc>
 800083c:	4282      	cmp	r2, r0
 800083e:	d9cf      	bls.n	80007e0 <__udivmoddi4+0x1c>
 8000840:	2200      	movs	r2, #0
 8000842:	2300      	movs	r3, #0
 8000844:	9200      	str	r2, [sp, #0]
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <__udivmoddi4+0x8e>
 800084e:	601c      	str	r4, [r3, #0]
 8000850:	605d      	str	r5, [r3, #4]
 8000852:	9800      	ldr	r0, [sp, #0]
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	b003      	add	sp, #12
 8000858:	bcf0      	pop	{r4, r5, r6, r7}
 800085a:	46bb      	mov	fp, r7
 800085c:	46b2      	mov	sl, r6
 800085e:	46a9      	mov	r9, r5
 8000860:	46a0      	mov	r8, r4
 8000862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000864:	4642      	mov	r2, r8
 8000866:	469b      	mov	fp, r3
 8000868:	2320      	movs	r3, #32
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	4652      	mov	r2, sl
 800086e:	40da      	lsrs	r2, r3
 8000870:	4641      	mov	r1, r8
 8000872:	0013      	movs	r3, r2
 8000874:	464a      	mov	r2, r9
 8000876:	408a      	lsls	r2, r1
 8000878:	0017      	movs	r7, r2
 800087a:	4642      	mov	r2, r8
 800087c:	431f      	orrs	r7, r3
 800087e:	4653      	mov	r3, sl
 8000880:	4093      	lsls	r3, r2
 8000882:	001e      	movs	r6, r3
 8000884:	42af      	cmp	r7, r5
 8000886:	d9c3      	bls.n	8000810 <__udivmoddi4+0x4c>
 8000888:	2200      	movs	r2, #0
 800088a:	2300      	movs	r3, #0
 800088c:	9200      	str	r2, [sp, #0]
 800088e:	9301      	str	r3, [sp, #4]
 8000890:	4643      	mov	r3, r8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0d8      	beq.n	8000848 <__udivmoddi4+0x84>
 8000896:	07fb      	lsls	r3, r7, #31
 8000898:	0872      	lsrs	r2, r6, #1
 800089a:	431a      	orrs	r2, r3
 800089c:	4646      	mov	r6, r8
 800089e:	087b      	lsrs	r3, r7, #1
 80008a0:	e00e      	b.n	80008c0 <__udivmoddi4+0xfc>
 80008a2:	42ab      	cmp	r3, r5
 80008a4:	d101      	bne.n	80008aa <__udivmoddi4+0xe6>
 80008a6:	42a2      	cmp	r2, r4
 80008a8:	d80c      	bhi.n	80008c4 <__udivmoddi4+0x100>
 80008aa:	1aa4      	subs	r4, r4, r2
 80008ac:	419d      	sbcs	r5, r3
 80008ae:	2001      	movs	r0, #1
 80008b0:	1924      	adds	r4, r4, r4
 80008b2:	416d      	adcs	r5, r5
 80008b4:	2100      	movs	r1, #0
 80008b6:	3e01      	subs	r6, #1
 80008b8:	1824      	adds	r4, r4, r0
 80008ba:	414d      	adcs	r5, r1
 80008bc:	2e00      	cmp	r6, #0
 80008be:	d006      	beq.n	80008ce <__udivmoddi4+0x10a>
 80008c0:	42ab      	cmp	r3, r5
 80008c2:	d9ee      	bls.n	80008a2 <__udivmoddi4+0xde>
 80008c4:	3e01      	subs	r6, #1
 80008c6:	1924      	adds	r4, r4, r4
 80008c8:	416d      	adcs	r5, r5
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d1f8      	bne.n	80008c0 <__udivmoddi4+0xfc>
 80008ce:	9800      	ldr	r0, [sp, #0]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	465b      	mov	r3, fp
 80008d4:	1900      	adds	r0, r0, r4
 80008d6:	4169      	adcs	r1, r5
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db24      	blt.n	8000926 <__udivmoddi4+0x162>
 80008dc:	002b      	movs	r3, r5
 80008de:	465a      	mov	r2, fp
 80008e0:	4644      	mov	r4, r8
 80008e2:	40d3      	lsrs	r3, r2
 80008e4:	002a      	movs	r2, r5
 80008e6:	40e2      	lsrs	r2, r4
 80008e8:	001c      	movs	r4, r3
 80008ea:	465b      	mov	r3, fp
 80008ec:	0015      	movs	r5, r2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db2a      	blt.n	8000948 <__udivmoddi4+0x184>
 80008f2:	0026      	movs	r6, r4
 80008f4:	409e      	lsls	r6, r3
 80008f6:	0033      	movs	r3, r6
 80008f8:	0026      	movs	r6, r4
 80008fa:	4647      	mov	r7, r8
 80008fc:	40be      	lsls	r6, r7
 80008fe:	0032      	movs	r2, r6
 8000900:	1a80      	subs	r0, r0, r2
 8000902:	4199      	sbcs	r1, r3
 8000904:	9000      	str	r0, [sp, #0]
 8000906:	9101      	str	r1, [sp, #4]
 8000908:	e79e      	b.n	8000848 <__udivmoddi4+0x84>
 800090a:	42a3      	cmp	r3, r4
 800090c:	d8bc      	bhi.n	8000888 <__udivmoddi4+0xc4>
 800090e:	e782      	b.n	8000816 <__udivmoddi4+0x52>
 8000910:	4642      	mov	r2, r8
 8000912:	2320      	movs	r3, #32
 8000914:	2100      	movs	r1, #0
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	2200      	movs	r2, #0
 800091a:	9100      	str	r1, [sp, #0]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	40da      	lsrs	r2, r3
 8000922:	9201      	str	r2, [sp, #4]
 8000924:	e785      	b.n	8000832 <__udivmoddi4+0x6e>
 8000926:	4642      	mov	r2, r8
 8000928:	2320      	movs	r3, #32
 800092a:	1a9b      	subs	r3, r3, r2
 800092c:	002a      	movs	r2, r5
 800092e:	4646      	mov	r6, r8
 8000930:	409a      	lsls	r2, r3
 8000932:	0023      	movs	r3, r4
 8000934:	40f3      	lsrs	r3, r6
 8000936:	4644      	mov	r4, r8
 8000938:	4313      	orrs	r3, r2
 800093a:	002a      	movs	r2, r5
 800093c:	40e2      	lsrs	r2, r4
 800093e:	001c      	movs	r4, r3
 8000940:	465b      	mov	r3, fp
 8000942:	0015      	movs	r5, r2
 8000944:	2b00      	cmp	r3, #0
 8000946:	dad4      	bge.n	80008f2 <__udivmoddi4+0x12e>
 8000948:	4642      	mov	r2, r8
 800094a:	002f      	movs	r7, r5
 800094c:	2320      	movs	r3, #32
 800094e:	0026      	movs	r6, r4
 8000950:	4097      	lsls	r7, r2
 8000952:	1a9b      	subs	r3, r3, r2
 8000954:	40de      	lsrs	r6, r3
 8000956:	003b      	movs	r3, r7
 8000958:	4333      	orrs	r3, r6
 800095a:	e7cd      	b.n	80008f8 <__udivmoddi4+0x134>

0800095c <__gnu_ldivmod_helper>:
 800095c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095e:	46ce      	mov	lr, r9
 8000960:	4647      	mov	r7, r8
 8000962:	b580      	push	{r7, lr}
 8000964:	4691      	mov	r9, r2
 8000966:	4698      	mov	r8, r3
 8000968:	0004      	movs	r4, r0
 800096a:	000d      	movs	r5, r1
 800096c:	f003 f8d4 	bl	8003b18 <__divdi3>
 8000970:	0007      	movs	r7, r0
 8000972:	000e      	movs	r6, r1
 8000974:	0002      	movs	r2, r0
 8000976:	000b      	movs	r3, r1
 8000978:	4648      	mov	r0, r9
 800097a:	4641      	mov	r1, r8
 800097c:	f7ff fe3a 	bl	80005f4 <__aeabi_lmul>
 8000980:	1a24      	subs	r4, r4, r0
 8000982:	418d      	sbcs	r5, r1
 8000984:	9b08      	ldr	r3, [sp, #32]
 8000986:	0038      	movs	r0, r7
 8000988:	0031      	movs	r1, r6
 800098a:	601c      	str	r4, [r3, #0]
 800098c:	605d      	str	r5, [r3, #4]
 800098e:	bcc0      	pop	{r6, r7}
 8000990:	46b9      	mov	r9, r7
 8000992:	46b0      	mov	r8, r6
 8000994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)

08000998 <__aeabi_fadd>:
 8000998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800099a:	024b      	lsls	r3, r1, #9
 800099c:	0a5a      	lsrs	r2, r3, #9
 800099e:	4694      	mov	ip, r2
 80009a0:	004a      	lsls	r2, r1, #1
 80009a2:	0fc9      	lsrs	r1, r1, #31
 80009a4:	46ce      	mov	lr, r9
 80009a6:	4647      	mov	r7, r8
 80009a8:	4689      	mov	r9, r1
 80009aa:	0045      	lsls	r5, r0, #1
 80009ac:	0246      	lsls	r6, r0, #9
 80009ae:	0e2d      	lsrs	r5, r5, #24
 80009b0:	0e12      	lsrs	r2, r2, #24
 80009b2:	b580      	push	{r7, lr}
 80009b4:	0999      	lsrs	r1, r3, #6
 80009b6:	0a77      	lsrs	r7, r6, #9
 80009b8:	0fc4      	lsrs	r4, r0, #31
 80009ba:	09b6      	lsrs	r6, r6, #6
 80009bc:	1aab      	subs	r3, r5, r2
 80009be:	454c      	cmp	r4, r9
 80009c0:	d020      	beq.n	8000a04 <__aeabi_fadd+0x6c>
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	dd0c      	ble.n	80009e0 <__aeabi_fadd+0x48>
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	d134      	bne.n	8000a34 <__aeabi_fadd+0x9c>
 80009ca:	2900      	cmp	r1, #0
 80009cc:	d02a      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fadd+0x3e>
 80009d4:	e08f      	b.n	8000af6 <__aeabi_fadd+0x15e>
 80009d6:	2bff      	cmp	r3, #255	@ 0xff
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x44>
 80009da:	e0cd      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 80009dc:	0013      	movs	r3, r2
 80009de:	e02f      	b.n	8000a40 <__aeabi_fadd+0xa8>
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d060      	beq.n	8000aa6 <__aeabi_fadd+0x10e>
 80009e4:	1b53      	subs	r3, r2, r5
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d000      	beq.n	80009ec <__aeabi_fadd+0x54>
 80009ea:	e0ee      	b.n	8000bca <__aeabi_fadd+0x232>
 80009ec:	2e00      	cmp	r6, #0
 80009ee:	d100      	bne.n	80009f2 <__aeabi_fadd+0x5a>
 80009f0:	e13e      	b.n	8000c70 <__aeabi_fadd+0x2d8>
 80009f2:	1e5c      	subs	r4, r3, #1
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d100      	bne.n	80009fa <__aeabi_fadd+0x62>
 80009f8:	e16b      	b.n	8000cd2 <__aeabi_fadd+0x33a>
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x68>
 80009fe:	e0b9      	b.n	8000b74 <__aeabi_fadd+0x1dc>
 8000a00:	0023      	movs	r3, r4
 8000a02:	e0e7      	b.n	8000bd4 <__aeabi_fadd+0x23c>
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dc00      	bgt.n	8000a0a <__aeabi_fadd+0x72>
 8000a08:	e0a4      	b.n	8000b54 <__aeabi_fadd+0x1bc>
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	d069      	beq.n	8000ae2 <__aeabi_fadd+0x14a>
 8000a0e:	2dff      	cmp	r5, #255	@ 0xff
 8000a10:	d100      	bne.n	8000a14 <__aeabi_fadd+0x7c>
 8000a12:	e0b1      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	04d2      	lsls	r2, r2, #19
 8000a18:	4311      	orrs	r1, r2
 8000a1a:	2b1b      	cmp	r3, #27
 8000a1c:	dc00      	bgt.n	8000a20 <__aeabi_fadd+0x88>
 8000a1e:	e0e9      	b.n	8000bf4 <__aeabi_fadd+0x25c>
 8000a20:	002b      	movs	r3, r5
 8000a22:	3605      	adds	r6, #5
 8000a24:	08f7      	lsrs	r7, r6, #3
 8000a26:	2bff      	cmp	r3, #255	@ 0xff
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fadd+0x94>
 8000a2a:	e0a5      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a2c:	027a      	lsls	r2, r7, #9
 8000a2e:	0a52      	lsrs	r2, r2, #9
 8000a30:	b2d8      	uxtb	r0, r3
 8000a32:	e030      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000a34:	2dff      	cmp	r5, #255	@ 0xff
 8000a36:	d100      	bne.n	8000a3a <__aeabi_fadd+0xa2>
 8000a38:	e09e      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a3a:	2280      	movs	r2, #128	@ 0x80
 8000a3c:	04d2      	lsls	r2, r2, #19
 8000a3e:	4311      	orrs	r1, r2
 8000a40:	2001      	movs	r0, #1
 8000a42:	2b1b      	cmp	r3, #27
 8000a44:	dc08      	bgt.n	8000a58 <__aeabi_fadd+0xc0>
 8000a46:	0008      	movs	r0, r1
 8000a48:	2220      	movs	r2, #32
 8000a4a:	40d8      	lsrs	r0, r3
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	4099      	lsls	r1, r3
 8000a50:	000b      	movs	r3, r1
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	4193      	sbcs	r3, r2
 8000a56:	4318      	orrs	r0, r3
 8000a58:	1a36      	subs	r6, r6, r0
 8000a5a:	0173      	lsls	r3, r6, #5
 8000a5c:	d400      	bmi.n	8000a60 <__aeabi_fadd+0xc8>
 8000a5e:	e071      	b.n	8000b44 <__aeabi_fadd+0x1ac>
 8000a60:	01b6      	lsls	r6, r6, #6
 8000a62:	09b7      	lsrs	r7, r6, #6
 8000a64:	0038      	movs	r0, r7
 8000a66:	f7ff fd63 	bl	8000530 <__clzsi2>
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	4285      	cmp	r5, r0
 8000a72:	dd4d      	ble.n	8000b10 <__aeabi_fadd+0x178>
 8000a74:	4eb4      	ldr	r6, [pc, #720]	@ (8000d48 <__aeabi_fadd+0x3b0>)
 8000a76:	1a2d      	subs	r5, r5, r0
 8000a78:	401e      	ands	r6, r3
 8000a7a:	075a      	lsls	r2, r3, #29
 8000a7c:	d068      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a7e:	220f      	movs	r2, #15
 8000a80:	4013      	ands	r3, r2
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	d064      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a86:	3604      	adds	r6, #4
 8000a88:	0173      	lsls	r3, r6, #5
 8000a8a:	d561      	bpl.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a8c:	1c68      	adds	r0, r5, #1
 8000a8e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a90:	d154      	bne.n	8000b3c <__aeabi_fadd+0x1a4>
 8000a92:	20ff      	movs	r0, #255	@ 0xff
 8000a94:	2200      	movs	r2, #0
 8000a96:	05c0      	lsls	r0, r0, #23
 8000a98:	4310      	orrs	r0, r2
 8000a9a:	07e4      	lsls	r4, r4, #31
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	bcc0      	pop	{r6, r7}
 8000aa0:	46b9      	mov	r9, r7
 8000aa2:	46b0      	mov	r8, r6
 8000aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000aa6:	22fe      	movs	r2, #254	@ 0xfe
 8000aa8:	4690      	mov	r8, r2
 8000aaa:	1c68      	adds	r0, r5, #1
 8000aac:	0002      	movs	r2, r0
 8000aae:	4640      	mov	r0, r8
 8000ab0:	4210      	tst	r0, r2
 8000ab2:	d16b      	bne.n	8000b8c <__aeabi_fadd+0x1f4>
 8000ab4:	2d00      	cmp	r5, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fadd+0x122>
 8000ab8:	e0dd      	b.n	8000c76 <__aeabi_fadd+0x2de>
 8000aba:	2e00      	cmp	r6, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x128>
 8000abe:	e102      	b.n	8000cc6 <__aeabi_fadd+0x32e>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	d0b3      	beq.n	8000a2c <__aeabi_fadd+0x94>
 8000ac4:	2280      	movs	r2, #128	@ 0x80
 8000ac6:	1a77      	subs	r7, r6, r1
 8000ac8:	04d2      	lsls	r2, r2, #19
 8000aca:	4217      	tst	r7, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x138>
 8000ace:	e136      	b.n	8000d3e <__aeabi_fadd+0x3a6>
 8000ad0:	464c      	mov	r4, r9
 8000ad2:	1b8e      	subs	r6, r1, r6
 8000ad4:	d061      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	4216      	tst	r6, r2
 8000ada:	d130      	bne.n	8000b3e <__aeabi_fadd+0x1a6>
 8000adc:	2300      	movs	r3, #0
 8000ade:	08f7      	lsrs	r7, r6, #3
 8000ae0:	e7a4      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ae2:	2900      	cmp	r1, #0
 8000ae4:	d09e      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 8000ae6:	1e5a      	subs	r2, r3, #1
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d100      	bne.n	8000aee <__aeabi_fadd+0x156>
 8000aec:	e0ca      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000aee:	2bff      	cmp	r3, #255	@ 0xff
 8000af0:	d042      	beq.n	8000b78 <__aeabi_fadd+0x1e0>
 8000af2:	0013      	movs	r3, r2
 8000af4:	e791      	b.n	8000a1a <__aeabi_fadd+0x82>
 8000af6:	1a71      	subs	r1, r6, r1
 8000af8:	014b      	lsls	r3, r1, #5
 8000afa:	d400      	bmi.n	8000afe <__aeabi_fadd+0x166>
 8000afc:	e0d1      	b.n	8000ca2 <__aeabi_fadd+0x30a>
 8000afe:	018f      	lsls	r7, r1, #6
 8000b00:	09bf      	lsrs	r7, r7, #6
 8000b02:	0038      	movs	r0, r7
 8000b04:	f7ff fd14 	bl	8000530 <__clzsi2>
 8000b08:	003b      	movs	r3, r7
 8000b0a:	3805      	subs	r0, #5
 8000b0c:	4083      	lsls	r3, r0
 8000b0e:	2501      	movs	r5, #1
 8000b10:	2220      	movs	r2, #32
 8000b12:	1b40      	subs	r0, r0, r5
 8000b14:	3001      	adds	r0, #1
 8000b16:	1a12      	subs	r2, r2, r0
 8000b18:	001e      	movs	r6, r3
 8000b1a:	4093      	lsls	r3, r2
 8000b1c:	40c6      	lsrs	r6, r0
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	4193      	sbcs	r3, r2
 8000b22:	431e      	orrs	r6, r3
 8000b24:	d039      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000b26:	0773      	lsls	r3, r6, #29
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fadd+0x194>
 8000b2a:	e11b      	b.n	8000d64 <__aeabi_fadd+0x3cc>
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	2500      	movs	r5, #0
 8000b30:	4033      	ands	r3, r6
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	d1a7      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b36:	2001      	movs	r0, #1
 8000b38:	0172      	lsls	r2, r6, #5
 8000b3a:	d57c      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000b3c:	b2c0      	uxtb	r0, r0
 8000b3e:	01b2      	lsls	r2, r6, #6
 8000b40:	0a52      	lsrs	r2, r2, #9
 8000b42:	e7a8      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b44:	0773      	lsls	r3, r6, #29
 8000b46:	d003      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000b48:	230f      	movs	r3, #15
 8000b4a:	4033      	ands	r3, r6
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d19a      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b50:	002b      	movs	r3, r5
 8000b52:	e767      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d023      	beq.n	8000ba0 <__aeabi_fadd+0x208>
 8000b58:	1b53      	subs	r3, r2, r5
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d17b      	bne.n	8000c56 <__aeabi_fadd+0x2be>
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d100      	bne.n	8000b64 <__aeabi_fadd+0x1cc>
 8000b62:	e086      	b.n	8000c72 <__aeabi_fadd+0x2da>
 8000b64:	1e5d      	subs	r5, r3, #1
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fadd+0x1d4>
 8000b6a:	e08b      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000b6c:	2bff      	cmp	r3, #255	@ 0xff
 8000b6e:	d002      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000b70:	002b      	movs	r3, r5
 8000b72:	e075      	b.n	8000c60 <__aeabi_fadd+0x2c8>
 8000b74:	464c      	mov	r4, r9
 8000b76:	4667      	mov	r7, ip
 8000b78:	2f00      	cmp	r7, #0
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_fadd+0x1e6>
 8000b7c:	e789      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	03d2      	lsls	r2, r2, #15
 8000b82:	433a      	orrs	r2, r7
 8000b84:	0252      	lsls	r2, r2, #9
 8000b86:	20ff      	movs	r0, #255	@ 0xff
 8000b88:	0a52      	lsrs	r2, r2, #9
 8000b8a:	e784      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b8c:	1a77      	subs	r7, r6, r1
 8000b8e:	017b      	lsls	r3, r7, #5
 8000b90:	d46b      	bmi.n	8000c6a <__aeabi_fadd+0x2d2>
 8000b92:	2f00      	cmp	r7, #0
 8000b94:	d000      	beq.n	8000b98 <__aeabi_fadd+0x200>
 8000b96:	e765      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000b98:	2400      	movs	r4, #0
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e77a      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000ba0:	22fe      	movs	r2, #254	@ 0xfe
 8000ba2:	1c6b      	adds	r3, r5, #1
 8000ba4:	421a      	tst	r2, r3
 8000ba6:	d149      	bne.n	8000c3c <__aeabi_fadd+0x2a4>
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d000      	beq.n	8000bae <__aeabi_fadd+0x216>
 8000bac:	e09f      	b.n	8000cee <__aeabi_fadd+0x356>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_fadd+0x21c>
 8000bb2:	e0ba      	b.n	8000d2a <__aeabi_fadd+0x392>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fadd+0x222>
 8000bb8:	e0cf      	b.n	8000d5a <__aeabi_fadd+0x3c2>
 8000bba:	1872      	adds	r2, r6, r1
 8000bbc:	0153      	lsls	r3, r2, #5
 8000bbe:	d400      	bmi.n	8000bc2 <__aeabi_fadd+0x22a>
 8000bc0:	e0cd      	b.n	8000d5e <__aeabi_fadd+0x3c6>
 8000bc2:	0192      	lsls	r2, r2, #6
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	0a52      	lsrs	r2, r2, #9
 8000bc8:	e765      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000bca:	2aff      	cmp	r2, #255	@ 0xff
 8000bcc:	d0d2      	beq.n	8000b74 <__aeabi_fadd+0x1dc>
 8000bce:	2080      	movs	r0, #128	@ 0x80
 8000bd0:	04c0      	lsls	r0, r0, #19
 8000bd2:	4306      	orrs	r6, r0
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	2b1b      	cmp	r3, #27
 8000bd8:	dc08      	bgt.n	8000bec <__aeabi_fadd+0x254>
 8000bda:	0030      	movs	r0, r6
 8000bdc:	2420      	movs	r4, #32
 8000bde:	40d8      	lsrs	r0, r3
 8000be0:	1ae3      	subs	r3, r4, r3
 8000be2:	409e      	lsls	r6, r3
 8000be4:	0033      	movs	r3, r6
 8000be6:	1e5c      	subs	r4, r3, #1
 8000be8:	41a3      	sbcs	r3, r4
 8000bea:	4318      	orrs	r0, r3
 8000bec:	464c      	mov	r4, r9
 8000bee:	0015      	movs	r5, r2
 8000bf0:	1a0e      	subs	r6, r1, r0
 8000bf2:	e732      	b.n	8000a5a <__aeabi_fadd+0xc2>
 8000bf4:	0008      	movs	r0, r1
 8000bf6:	2220      	movs	r2, #32
 8000bf8:	40d8      	lsrs	r0, r3
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	4099      	lsls	r1, r3
 8000bfe:	000b      	movs	r3, r1
 8000c00:	1e5a      	subs	r2, r3, #1
 8000c02:	4193      	sbcs	r3, r2
 8000c04:	4303      	orrs	r3, r0
 8000c06:	18f6      	adds	r6, r6, r3
 8000c08:	0173      	lsls	r3, r6, #5
 8000c0a:	d59b      	bpl.n	8000b44 <__aeabi_fadd+0x1ac>
 8000c0c:	3501      	adds	r5, #1
 8000c0e:	2dff      	cmp	r5, #255	@ 0xff
 8000c10:	d100      	bne.n	8000c14 <__aeabi_fadd+0x27c>
 8000c12:	e73e      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c14:	2301      	movs	r3, #1
 8000c16:	494d      	ldr	r1, [pc, #308]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c18:	0872      	lsrs	r2, r6, #1
 8000c1a:	4033      	ands	r3, r6
 8000c1c:	400a      	ands	r2, r1
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	0016      	movs	r6, r2
 8000c22:	0753      	lsls	r3, r2, #29
 8000c24:	d004      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c26:	230f      	movs	r3, #15
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c2e:	e72a      	b.n	8000a86 <__aeabi_fadd+0xee>
 8000c30:	0173      	lsls	r3, r6, #5
 8000c32:	d500      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000c34:	e72a      	b.n	8000a8c <__aeabi_fadd+0xf4>
 8000c36:	002b      	movs	r3, r5
 8000c38:	08f7      	lsrs	r7, r6, #3
 8000c3a:	e6f7      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000c3c:	2bff      	cmp	r3, #255	@ 0xff
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_fadd+0x2aa>
 8000c40:	e727      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c42:	1871      	adds	r1, r6, r1
 8000c44:	0849      	lsrs	r1, r1, #1
 8000c46:	074a      	lsls	r2, r1, #29
 8000c48:	d02f      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c4a:	220f      	movs	r2, #15
 8000c4c:	400a      	ands	r2, r1
 8000c4e:	2a04      	cmp	r2, #4
 8000c50:	d02b      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c52:	1d0e      	adds	r6, r1, #4
 8000c54:	e6e6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c56:	2aff      	cmp	r2, #255	@ 0xff
 8000c58:	d08d      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000c5a:	2080      	movs	r0, #128	@ 0x80
 8000c5c:	04c0      	lsls	r0, r0, #19
 8000c5e:	4306      	orrs	r6, r0
 8000c60:	2b1b      	cmp	r3, #27
 8000c62:	dd24      	ble.n	8000cae <__aeabi_fadd+0x316>
 8000c64:	0013      	movs	r3, r2
 8000c66:	1d4e      	adds	r6, r1, #5
 8000c68:	e6dc      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c6a:	464c      	mov	r4, r9
 8000c6c:	1b8f      	subs	r7, r1, r6
 8000c6e:	e6f9      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000c70:	464c      	mov	r4, r9
 8000c72:	000e      	movs	r6, r1
 8000c74:	e6d6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d149      	bne.n	8000d0e <__aeabi_fadd+0x376>
 8000c7a:	2900      	cmp	r1, #0
 8000c7c:	d068      	beq.n	8000d50 <__aeabi_fadd+0x3b8>
 8000c7e:	4667      	mov	r7, ip
 8000c80:	464c      	mov	r4, r9
 8000c82:	e77c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000c84:	1870      	adds	r0, r6, r1
 8000c86:	0143      	lsls	r3, r0, #5
 8000c88:	d574      	bpl.n	8000d74 <__aeabi_fadd+0x3dc>
 8000c8a:	4930      	ldr	r1, [pc, #192]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c8c:	0840      	lsrs	r0, r0, #1
 8000c8e:	4001      	ands	r1, r0
 8000c90:	0743      	lsls	r3, r0, #29
 8000c92:	d009      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c94:	230f      	movs	r3, #15
 8000c96:	4003      	ands	r3, r0
 8000c98:	2b04      	cmp	r3, #4
 8000c9a:	d005      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	1d0e      	adds	r6, r1, #4
 8000ca0:	e6c0      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	08cf      	lsrs	r7, r1, #3
 8000ca6:	e6c1      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ca8:	2302      	movs	r3, #2
 8000caa:	08cf      	lsrs	r7, r1, #3
 8000cac:	e6be      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cae:	2520      	movs	r5, #32
 8000cb0:	0030      	movs	r0, r6
 8000cb2:	40d8      	lsrs	r0, r3
 8000cb4:	1aeb      	subs	r3, r5, r3
 8000cb6:	409e      	lsls	r6, r3
 8000cb8:	0033      	movs	r3, r6
 8000cba:	1e5d      	subs	r5, r3, #1
 8000cbc:	41ab      	sbcs	r3, r5
 8000cbe:	4303      	orrs	r3, r0
 8000cc0:	0015      	movs	r5, r2
 8000cc2:	185e      	adds	r6, r3, r1
 8000cc4:	e7a0      	b.n	8000c08 <__aeabi_fadd+0x270>
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_fadd+0x334>
 8000cca:	e765      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000ccc:	464c      	mov	r4, r9
 8000cce:	4667      	mov	r7, ip
 8000cd0:	e6ac      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cd2:	1b8f      	subs	r7, r1, r6
 8000cd4:	017b      	lsls	r3, r7, #5
 8000cd6:	d52e      	bpl.n	8000d36 <__aeabi_fadd+0x39e>
 8000cd8:	01bf      	lsls	r7, r7, #6
 8000cda:	09bf      	lsrs	r7, r7, #6
 8000cdc:	0038      	movs	r0, r7
 8000cde:	f7ff fc27 	bl	8000530 <__clzsi2>
 8000ce2:	003b      	movs	r3, r7
 8000ce4:	3805      	subs	r0, #5
 8000ce6:	4083      	lsls	r3, r0
 8000ce8:	464c      	mov	r4, r9
 8000cea:	3501      	adds	r5, #1
 8000cec:	e710      	b.n	8000b10 <__aeabi_fadd+0x178>
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fadd+0x35c>
 8000cf2:	e740      	b.n	8000b76 <__aeabi_fadd+0x1de>
 8000cf4:	2900      	cmp	r1, #0
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fadd+0x362>
 8000cf8:	e741      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	03db      	lsls	r3, r3, #15
 8000cfe:	429f      	cmp	r7, r3
 8000d00:	d200      	bcs.n	8000d04 <__aeabi_fadd+0x36c>
 8000d02:	e73c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d04:	459c      	cmp	ip, r3
 8000d06:	d300      	bcc.n	8000d0a <__aeabi_fadd+0x372>
 8000d08:	e739      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0a:	4667      	mov	r7, ip
 8000d0c:	e737      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fadd+0x37c>
 8000d12:	e734      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	03db      	lsls	r3, r3, #15
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	d200      	bcs.n	8000d1e <__aeabi_fadd+0x386>
 8000d1c:	e72f      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d300      	bcc.n	8000d24 <__aeabi_fadd+0x38c>
 8000d22:	e72c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d24:	464c      	mov	r4, r9
 8000d26:	4667      	mov	r7, ip
 8000d28:	e729      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d2a:	2900      	cmp	r1, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fadd+0x398>
 8000d2e:	e734      	b.n	8000b9a <__aeabi_fadd+0x202>
 8000d30:	2300      	movs	r3, #0
 8000d32:	08cf      	lsrs	r7, r1, #3
 8000d34:	e67a      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d36:	464c      	mov	r4, r9
 8000d38:	2301      	movs	r3, #1
 8000d3a:	08ff      	lsrs	r7, r7, #3
 8000d3c:	e676      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d3e:	2f00      	cmp	r7, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fadd+0x3ac>
 8000d42:	e729      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000d44:	08ff      	lsrs	r7, r7, #3
 8000d46:	e671      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d48:	fbffffff 	.word	0xfbffffff
 8000d4c:	7dffffff 	.word	0x7dffffff
 8000d50:	2280      	movs	r2, #128	@ 0x80
 8000d52:	2400      	movs	r4, #0
 8000d54:	20ff      	movs	r0, #255	@ 0xff
 8000d56:	03d2      	lsls	r2, r2, #15
 8000d58:	e69d      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e666      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	08d7      	lsrs	r7, r2, #3
 8000d62:	e663      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d64:	2001      	movs	r0, #1
 8000d66:	0172      	lsls	r2, r6, #5
 8000d68:	d500      	bpl.n	8000d6c <__aeabi_fadd+0x3d4>
 8000d6a:	e6e7      	b.n	8000b3c <__aeabi_fadd+0x1a4>
 8000d6c:	0031      	movs	r1, r6
 8000d6e:	2300      	movs	r3, #0
 8000d70:	08cf      	lsrs	r7, r1, #3
 8000d72:	e65b      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d74:	2301      	movs	r3, #1
 8000d76:	08c7      	lsrs	r7, r0, #3
 8000d78:	e658      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d7a:	46c0      	nop			@ (mov r8, r8)

08000d7c <__aeabi_fdiv>:
 8000d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7e:	4646      	mov	r6, r8
 8000d80:	464f      	mov	r7, r9
 8000d82:	46d6      	mov	lr, sl
 8000d84:	0245      	lsls	r5, r0, #9
 8000d86:	b5c0      	push	{r6, r7, lr}
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0047      	lsls	r7, r0, #1
 8000d8c:	4698      	mov	r8, r3
 8000d8e:	1c0e      	adds	r6, r1, #0
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e3f      	lsrs	r7, r7, #24
 8000d94:	d05b      	beq.n	8000e4e <__aeabi_fdiv+0xd2>
 8000d96:	2fff      	cmp	r7, #255	@ 0xff
 8000d98:	d021      	beq.n	8000dde <__aeabi_fdiv+0x62>
 8000d9a:	2380      	movs	r3, #128	@ 0x80
 8000d9c:	00ed      	lsls	r5, r5, #3
 8000d9e:	04db      	lsls	r3, r3, #19
 8000da0:	431d      	orrs	r5, r3
 8000da2:	2300      	movs	r3, #0
 8000da4:	4699      	mov	r9, r3
 8000da6:	469a      	mov	sl, r3
 8000da8:	3f7f      	subs	r7, #127	@ 0x7f
 8000daa:	0274      	lsls	r4, r6, #9
 8000dac:	0073      	lsls	r3, r6, #1
 8000dae:	0a64      	lsrs	r4, r4, #9
 8000db0:	0e1b      	lsrs	r3, r3, #24
 8000db2:	0ff6      	lsrs	r6, r6, #31
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d020      	beq.n	8000dfa <__aeabi_fdiv+0x7e>
 8000db8:	2bff      	cmp	r3, #255	@ 0xff
 8000dba:	d043      	beq.n	8000e44 <__aeabi_fdiv+0xc8>
 8000dbc:	2280      	movs	r2, #128	@ 0x80
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	00e4      	lsls	r4, r4, #3
 8000dc2:	04d2      	lsls	r2, r2, #19
 8000dc4:	4314      	orrs	r4, r2
 8000dc6:	3b7f      	subs	r3, #127	@ 0x7f
 8000dc8:	4642      	mov	r2, r8
 8000dca:	1aff      	subs	r7, r7, r3
 8000dcc:	464b      	mov	r3, r9
 8000dce:	4072      	eors	r2, r6
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d900      	bls.n	8000dd6 <__aeabi_fdiv+0x5a>
 8000dd4:	e09d      	b.n	8000f12 <__aeabi_fdiv+0x196>
 8000dd6:	4971      	ldr	r1, [pc, #452]	@ (8000f9c <__aeabi_fdiv+0x220>)
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	58cb      	ldr	r3, [r1, r3]
 8000ddc:	469f      	mov	pc, r3
 8000dde:	2d00      	cmp	r5, #0
 8000de0:	d15a      	bne.n	8000e98 <__aeabi_fdiv+0x11c>
 8000de2:	2308      	movs	r3, #8
 8000de4:	4699      	mov	r9, r3
 8000de6:	3b06      	subs	r3, #6
 8000de8:	0274      	lsls	r4, r6, #9
 8000dea:	469a      	mov	sl, r3
 8000dec:	0073      	lsls	r3, r6, #1
 8000dee:	27ff      	movs	r7, #255	@ 0xff
 8000df0:	0a64      	lsrs	r4, r4, #9
 8000df2:	0e1b      	lsrs	r3, r3, #24
 8000df4:	0ff6      	lsrs	r6, r6, #31
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1de      	bne.n	8000db8 <__aeabi_fdiv+0x3c>
 8000dfa:	2c00      	cmp	r4, #0
 8000dfc:	d13b      	bne.n	8000e76 <__aeabi_fdiv+0xfa>
 8000dfe:	2301      	movs	r3, #1
 8000e00:	4642      	mov	r2, r8
 8000e02:	4649      	mov	r1, r9
 8000e04:	4072      	eors	r2, r6
 8000e06:	4319      	orrs	r1, r3
 8000e08:	290e      	cmp	r1, #14
 8000e0a:	d818      	bhi.n	8000e3e <__aeabi_fdiv+0xc2>
 8000e0c:	4864      	ldr	r0, [pc, #400]	@ (8000fa0 <__aeabi_fdiv+0x224>)
 8000e0e:	0089      	lsls	r1, r1, #2
 8000e10:	5841      	ldr	r1, [r0, r1]
 8000e12:	468f      	mov	pc, r1
 8000e14:	4653      	mov	r3, sl
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fdiv+0xa0>
 8000e1a:	e0b8      	b.n	8000f8e <__aeabi_fdiv+0x212>
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d06e      	beq.n	8000efe <__aeabi_fdiv+0x182>
 8000e20:	4642      	mov	r2, r8
 8000e22:	002c      	movs	r4, r5
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d140      	bne.n	8000eaa <__aeabi_fdiv+0x12e>
 8000e28:	2000      	movs	r0, #0
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	05c0      	lsls	r0, r0, #23
 8000e2e:	4320      	orrs	r0, r4
 8000e30:	07d2      	lsls	r2, r2, #31
 8000e32:	4310      	orrs	r0, r2
 8000e34:	bce0      	pop	{r5, r6, r7}
 8000e36:	46ba      	mov	sl, r7
 8000e38:	46b1      	mov	r9, r6
 8000e3a:	46a8      	mov	r8, r5
 8000e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3e:	20ff      	movs	r0, #255	@ 0xff
 8000e40:	2400      	movs	r4, #0
 8000e42:	e7f3      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000e44:	2c00      	cmp	r4, #0
 8000e46:	d120      	bne.n	8000e8a <__aeabi_fdiv+0x10e>
 8000e48:	2302      	movs	r3, #2
 8000e4a:	3fff      	subs	r7, #255	@ 0xff
 8000e4c:	e7d8      	b.n	8000e00 <__aeabi_fdiv+0x84>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	d105      	bne.n	8000e5e <__aeabi_fdiv+0xe2>
 8000e52:	2304      	movs	r3, #4
 8000e54:	4699      	mov	r9, r3
 8000e56:	3b03      	subs	r3, #3
 8000e58:	2700      	movs	r7, #0
 8000e5a:	469a      	mov	sl, r3
 8000e5c:	e7a5      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e5e:	0028      	movs	r0, r5
 8000e60:	f7ff fb66 	bl	8000530 <__clzsi2>
 8000e64:	2776      	movs	r7, #118	@ 0x76
 8000e66:	1f43      	subs	r3, r0, #5
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	427f      	negs	r7, r7
 8000e6e:	4699      	mov	r9, r3
 8000e70:	469a      	mov	sl, r3
 8000e72:	1a3f      	subs	r7, r7, r0
 8000e74:	e799      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e76:	0020      	movs	r0, r4
 8000e78:	f7ff fb5a 	bl	8000530 <__clzsi2>
 8000e7c:	1f43      	subs	r3, r0, #5
 8000e7e:	409c      	lsls	r4, r3
 8000e80:	2376      	movs	r3, #118	@ 0x76
 8000e82:	425b      	negs	r3, r3
 8000e84:	1a1b      	subs	r3, r3, r0
 8000e86:	2000      	movs	r0, #0
 8000e88:	e79e      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	464a      	mov	r2, r9
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	4691      	mov	r9, r2
 8000e92:	2003      	movs	r0, #3
 8000e94:	33fc      	adds	r3, #252	@ 0xfc
 8000e96:	e797      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e98:	230c      	movs	r3, #12
 8000e9a:	4699      	mov	r9, r3
 8000e9c:	3b09      	subs	r3, #9
 8000e9e:	27ff      	movs	r7, #255	@ 0xff
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	e782      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000ea4:	2803      	cmp	r0, #3
 8000ea6:	d02c      	beq.n	8000f02 <__aeabi_fdiv+0x186>
 8000ea8:	0032      	movs	r2, r6
 8000eaa:	0038      	movs	r0, r7
 8000eac:	307f      	adds	r0, #127	@ 0x7f
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	dd47      	ble.n	8000f42 <__aeabi_fdiv+0x1c6>
 8000eb2:	0763      	lsls	r3, r4, #29
 8000eb4:	d004      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	4023      	ands	r3, r4
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d000      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000ebe:	3404      	adds	r4, #4
 8000ec0:	0123      	lsls	r3, r4, #4
 8000ec2:	d503      	bpl.n	8000ecc <__aeabi_fdiv+0x150>
 8000ec4:	0038      	movs	r0, r7
 8000ec6:	4b37      	ldr	r3, [pc, #220]	@ (8000fa4 <__aeabi_fdiv+0x228>)
 8000ec8:	3080      	adds	r0, #128	@ 0x80
 8000eca:	401c      	ands	r4, r3
 8000ecc:	28fe      	cmp	r0, #254	@ 0xfe
 8000ece:	dcb6      	bgt.n	8000e3e <__aeabi_fdiv+0xc2>
 8000ed0:	01a4      	lsls	r4, r4, #6
 8000ed2:	0a64      	lsrs	r4, r4, #9
 8000ed4:	b2c0      	uxtb	r0, r0
 8000ed6:	e7a9      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ed8:	2480      	movs	r4, #128	@ 0x80
 8000eda:	2200      	movs	r2, #0
 8000edc:	20ff      	movs	r0, #255	@ 0xff
 8000ede:	03e4      	lsls	r4, r4, #15
 8000ee0:	e7a4      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	03db      	lsls	r3, r3, #15
 8000ee6:	421d      	tst	r5, r3
 8000ee8:	d001      	beq.n	8000eee <__aeabi_fdiv+0x172>
 8000eea:	421c      	tst	r4, r3
 8000eec:	d00b      	beq.n	8000f06 <__aeabi_fdiv+0x18a>
 8000eee:	2480      	movs	r4, #128	@ 0x80
 8000ef0:	03e4      	lsls	r4, r4, #15
 8000ef2:	432c      	orrs	r4, r5
 8000ef4:	0264      	lsls	r4, r4, #9
 8000ef6:	4642      	mov	r2, r8
 8000ef8:	20ff      	movs	r0, #255	@ 0xff
 8000efa:	0a64      	lsrs	r4, r4, #9
 8000efc:	e796      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000efe:	4646      	mov	r6, r8
 8000f00:	002c      	movs	r4, r5
 8000f02:	2380      	movs	r3, #128	@ 0x80
 8000f04:	03db      	lsls	r3, r3, #15
 8000f06:	431c      	orrs	r4, r3
 8000f08:	0264      	lsls	r4, r4, #9
 8000f0a:	0032      	movs	r2, r6
 8000f0c:	20ff      	movs	r0, #255	@ 0xff
 8000f0e:	0a64      	lsrs	r4, r4, #9
 8000f10:	e78c      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f12:	016d      	lsls	r5, r5, #5
 8000f14:	0160      	lsls	r0, r4, #5
 8000f16:	4285      	cmp	r5, r0
 8000f18:	d22d      	bcs.n	8000f76 <__aeabi_fdiv+0x1fa>
 8000f1a:	231b      	movs	r3, #27
 8000f1c:	2400      	movs	r4, #0
 8000f1e:	3f01      	subs	r7, #1
 8000f20:	2601      	movs	r6, #1
 8000f22:	0029      	movs	r1, r5
 8000f24:	0064      	lsls	r4, r4, #1
 8000f26:	006d      	lsls	r5, r5, #1
 8000f28:	2900      	cmp	r1, #0
 8000f2a:	db01      	blt.n	8000f30 <__aeabi_fdiv+0x1b4>
 8000f2c:	4285      	cmp	r5, r0
 8000f2e:	d301      	bcc.n	8000f34 <__aeabi_fdiv+0x1b8>
 8000f30:	1a2d      	subs	r5, r5, r0
 8000f32:	4334      	orrs	r4, r6
 8000f34:	3b01      	subs	r3, #1
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f3      	bne.n	8000f22 <__aeabi_fdiv+0x1a6>
 8000f3a:	1e6b      	subs	r3, r5, #1
 8000f3c:	419d      	sbcs	r5, r3
 8000f3e:	432c      	orrs	r4, r5
 8000f40:	e7b3      	b.n	8000eaa <__aeabi_fdiv+0x12e>
 8000f42:	2301      	movs	r3, #1
 8000f44:	1a1b      	subs	r3, r3, r0
 8000f46:	2b1b      	cmp	r3, #27
 8000f48:	dd00      	ble.n	8000f4c <__aeabi_fdiv+0x1d0>
 8000f4a:	e76d      	b.n	8000e28 <__aeabi_fdiv+0xac>
 8000f4c:	0021      	movs	r1, r4
 8000f4e:	379e      	adds	r7, #158	@ 0x9e
 8000f50:	40d9      	lsrs	r1, r3
 8000f52:	40bc      	lsls	r4, r7
 8000f54:	000b      	movs	r3, r1
 8000f56:	1e61      	subs	r1, r4, #1
 8000f58:	418c      	sbcs	r4, r1
 8000f5a:	4323      	orrs	r3, r4
 8000f5c:	0759      	lsls	r1, r3, #29
 8000f5e:	d004      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f60:	210f      	movs	r1, #15
 8000f62:	4019      	ands	r1, r3
 8000f64:	2904      	cmp	r1, #4
 8000f66:	d000      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f68:	3304      	adds	r3, #4
 8000f6a:	0159      	lsls	r1, r3, #5
 8000f6c:	d413      	bmi.n	8000f96 <__aeabi_fdiv+0x21a>
 8000f6e:	019b      	lsls	r3, r3, #6
 8000f70:	2000      	movs	r0, #0
 8000f72:	0a5c      	lsrs	r4, r3, #9
 8000f74:	e75a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f76:	231a      	movs	r3, #26
 8000f78:	2401      	movs	r4, #1
 8000f7a:	1a2d      	subs	r5, r5, r0
 8000f7c:	e7d0      	b.n	8000f20 <__aeabi_fdiv+0x1a4>
 8000f7e:	1e98      	subs	r0, r3, #2
 8000f80:	4243      	negs	r3, r0
 8000f82:	4158      	adcs	r0, r3
 8000f84:	4240      	negs	r0, r0
 8000f86:	0032      	movs	r2, r6
 8000f88:	2400      	movs	r4, #0
 8000f8a:	b2c0      	uxtb	r0, r0
 8000f8c:	e74e      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f8e:	4642      	mov	r2, r8
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	2400      	movs	r4, #0
 8000f94:	e74a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f96:	2001      	movs	r0, #1
 8000f98:	2400      	movs	r4, #0
 8000f9a:	e747      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f9c:	08026b9c 	.word	0x08026b9c
 8000fa0:	08026bdc 	.word	0x08026bdc
 8000fa4:	f7ffffff 	.word	0xf7ffffff

08000fa8 <__eqsf2>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	0042      	lsls	r2, r0, #1
 8000fac:	024e      	lsls	r6, r1, #9
 8000fae:	004c      	lsls	r4, r1, #1
 8000fb0:	0245      	lsls	r5, r0, #9
 8000fb2:	0a6d      	lsrs	r5, r5, #9
 8000fb4:	0e12      	lsrs	r2, r2, #24
 8000fb6:	0fc3      	lsrs	r3, r0, #31
 8000fb8:	0a76      	lsrs	r6, r6, #9
 8000fba:	0e24      	lsrs	r4, r4, #24
 8000fbc:	0fc9      	lsrs	r1, r1, #31
 8000fbe:	2aff      	cmp	r2, #255	@ 0xff
 8000fc0:	d010      	beq.n	8000fe4 <__eqsf2+0x3c>
 8000fc2:	2cff      	cmp	r4, #255	@ 0xff
 8000fc4:	d00c      	beq.n	8000fe0 <__eqsf2+0x38>
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	42a2      	cmp	r2, r4
 8000fca:	d10a      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fcc:	42b5      	cmp	r5, r6
 8000fce:	d108      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd0:	428b      	cmp	r3, r1
 8000fd2:	d00f      	beq.n	8000ff4 <__eqsf2+0x4c>
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d104      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd8:	0028      	movs	r0, r5
 8000fda:	1e43      	subs	r3, r0, #1
 8000fdc:	4198      	sbcs	r0, r3
 8000fde:	e000      	b.n	8000fe2 <__eqsf2+0x3a>
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	bd70      	pop	{r4, r5, r6, pc}
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	2cff      	cmp	r4, #255	@ 0xff
 8000fe8:	d1fb      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fea:	4335      	orrs	r5, r6
 8000fec:	d1f9      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fee:	404b      	eors	r3, r1
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	e7f6      	b.n	8000fe2 <__eqsf2+0x3a>
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	e7f4      	b.n	8000fe2 <__eqsf2+0x3a>

08000ff8 <__gesf2>:
 8000ff8:	b530      	push	{r4, r5, lr}
 8000ffa:	0042      	lsls	r2, r0, #1
 8000ffc:	0244      	lsls	r4, r0, #9
 8000ffe:	024d      	lsls	r5, r1, #9
 8001000:	0fc3      	lsrs	r3, r0, #31
 8001002:	0048      	lsls	r0, r1, #1
 8001004:	0a64      	lsrs	r4, r4, #9
 8001006:	0e12      	lsrs	r2, r2, #24
 8001008:	0a6d      	lsrs	r5, r5, #9
 800100a:	0e00      	lsrs	r0, r0, #24
 800100c:	0fc9      	lsrs	r1, r1, #31
 800100e:	2aff      	cmp	r2, #255	@ 0xff
 8001010:	d018      	beq.n	8001044 <__gesf2+0x4c>
 8001012:	28ff      	cmp	r0, #255	@ 0xff
 8001014:	d00a      	beq.n	800102c <__gesf2+0x34>
 8001016:	2a00      	cmp	r2, #0
 8001018:	d11e      	bne.n	8001058 <__gesf2+0x60>
 800101a:	2800      	cmp	r0, #0
 800101c:	d10a      	bne.n	8001034 <__gesf2+0x3c>
 800101e:	2d00      	cmp	r5, #0
 8001020:	d029      	beq.n	8001076 <__gesf2+0x7e>
 8001022:	2c00      	cmp	r4, #0
 8001024:	d12d      	bne.n	8001082 <__gesf2+0x8a>
 8001026:	0048      	lsls	r0, r1, #1
 8001028:	3801      	subs	r0, #1
 800102a:	bd30      	pop	{r4, r5, pc}
 800102c:	2d00      	cmp	r5, #0
 800102e:	d125      	bne.n	800107c <__gesf2+0x84>
 8001030:	2a00      	cmp	r2, #0
 8001032:	d101      	bne.n	8001038 <__gesf2+0x40>
 8001034:	2c00      	cmp	r4, #0
 8001036:	d0f6      	beq.n	8001026 <__gesf2+0x2e>
 8001038:	428b      	cmp	r3, r1
 800103a:	d019      	beq.n	8001070 <__gesf2+0x78>
 800103c:	2001      	movs	r0, #1
 800103e:	425b      	negs	r3, r3
 8001040:	4318      	orrs	r0, r3
 8001042:	e7f2      	b.n	800102a <__gesf2+0x32>
 8001044:	2c00      	cmp	r4, #0
 8001046:	d119      	bne.n	800107c <__gesf2+0x84>
 8001048:	28ff      	cmp	r0, #255	@ 0xff
 800104a:	d1f7      	bne.n	800103c <__gesf2+0x44>
 800104c:	2d00      	cmp	r5, #0
 800104e:	d115      	bne.n	800107c <__gesf2+0x84>
 8001050:	2000      	movs	r0, #0
 8001052:	428b      	cmp	r3, r1
 8001054:	d1f2      	bne.n	800103c <__gesf2+0x44>
 8001056:	e7e8      	b.n	800102a <__gesf2+0x32>
 8001058:	2800      	cmp	r0, #0
 800105a:	d0ef      	beq.n	800103c <__gesf2+0x44>
 800105c:	428b      	cmp	r3, r1
 800105e:	d1ed      	bne.n	800103c <__gesf2+0x44>
 8001060:	4282      	cmp	r2, r0
 8001062:	dceb      	bgt.n	800103c <__gesf2+0x44>
 8001064:	db04      	blt.n	8001070 <__gesf2+0x78>
 8001066:	42ac      	cmp	r4, r5
 8001068:	d8e8      	bhi.n	800103c <__gesf2+0x44>
 800106a:	2000      	movs	r0, #0
 800106c:	42ac      	cmp	r4, r5
 800106e:	d2dc      	bcs.n	800102a <__gesf2+0x32>
 8001070:	0058      	lsls	r0, r3, #1
 8001072:	3801      	subs	r0, #1
 8001074:	e7d9      	b.n	800102a <__gesf2+0x32>
 8001076:	2c00      	cmp	r4, #0
 8001078:	d0d7      	beq.n	800102a <__gesf2+0x32>
 800107a:	e7df      	b.n	800103c <__gesf2+0x44>
 800107c:	2002      	movs	r0, #2
 800107e:	4240      	negs	r0, r0
 8001080:	e7d3      	b.n	800102a <__gesf2+0x32>
 8001082:	428b      	cmp	r3, r1
 8001084:	d1da      	bne.n	800103c <__gesf2+0x44>
 8001086:	e7ee      	b.n	8001066 <__gesf2+0x6e>

08001088 <__lesf2>:
 8001088:	b530      	push	{r4, r5, lr}
 800108a:	0042      	lsls	r2, r0, #1
 800108c:	0244      	lsls	r4, r0, #9
 800108e:	024d      	lsls	r5, r1, #9
 8001090:	0fc3      	lsrs	r3, r0, #31
 8001092:	0048      	lsls	r0, r1, #1
 8001094:	0a64      	lsrs	r4, r4, #9
 8001096:	0e12      	lsrs	r2, r2, #24
 8001098:	0a6d      	lsrs	r5, r5, #9
 800109a:	0e00      	lsrs	r0, r0, #24
 800109c:	0fc9      	lsrs	r1, r1, #31
 800109e:	2aff      	cmp	r2, #255	@ 0xff
 80010a0:	d017      	beq.n	80010d2 <__lesf2+0x4a>
 80010a2:	28ff      	cmp	r0, #255	@ 0xff
 80010a4:	d00a      	beq.n	80010bc <__lesf2+0x34>
 80010a6:	2a00      	cmp	r2, #0
 80010a8:	d11b      	bne.n	80010e2 <__lesf2+0x5a>
 80010aa:	2800      	cmp	r0, #0
 80010ac:	d10a      	bne.n	80010c4 <__lesf2+0x3c>
 80010ae:	2d00      	cmp	r5, #0
 80010b0:	d01d      	beq.n	80010ee <__lesf2+0x66>
 80010b2:	2c00      	cmp	r4, #0
 80010b4:	d12d      	bne.n	8001112 <__lesf2+0x8a>
 80010b6:	0048      	lsls	r0, r1, #1
 80010b8:	3801      	subs	r0, #1
 80010ba:	e011      	b.n	80010e0 <__lesf2+0x58>
 80010bc:	2d00      	cmp	r5, #0
 80010be:	d10e      	bne.n	80010de <__lesf2+0x56>
 80010c0:	2a00      	cmp	r2, #0
 80010c2:	d101      	bne.n	80010c8 <__lesf2+0x40>
 80010c4:	2c00      	cmp	r4, #0
 80010c6:	d0f6      	beq.n	80010b6 <__lesf2+0x2e>
 80010c8:	428b      	cmp	r3, r1
 80010ca:	d10c      	bne.n	80010e6 <__lesf2+0x5e>
 80010cc:	0058      	lsls	r0, r3, #1
 80010ce:	3801      	subs	r0, #1
 80010d0:	e006      	b.n	80010e0 <__lesf2+0x58>
 80010d2:	2c00      	cmp	r4, #0
 80010d4:	d103      	bne.n	80010de <__lesf2+0x56>
 80010d6:	28ff      	cmp	r0, #255	@ 0xff
 80010d8:	d105      	bne.n	80010e6 <__lesf2+0x5e>
 80010da:	2d00      	cmp	r5, #0
 80010dc:	d015      	beq.n	800110a <__lesf2+0x82>
 80010de:	2002      	movs	r0, #2
 80010e0:	bd30      	pop	{r4, r5, pc}
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d106      	bne.n	80010f4 <__lesf2+0x6c>
 80010e6:	2001      	movs	r0, #1
 80010e8:	425b      	negs	r3, r3
 80010ea:	4318      	orrs	r0, r3
 80010ec:	e7f8      	b.n	80010e0 <__lesf2+0x58>
 80010ee:	2c00      	cmp	r4, #0
 80010f0:	d0f6      	beq.n	80010e0 <__lesf2+0x58>
 80010f2:	e7f8      	b.n	80010e6 <__lesf2+0x5e>
 80010f4:	428b      	cmp	r3, r1
 80010f6:	d1f6      	bne.n	80010e6 <__lesf2+0x5e>
 80010f8:	4282      	cmp	r2, r0
 80010fa:	dcf4      	bgt.n	80010e6 <__lesf2+0x5e>
 80010fc:	dbe6      	blt.n	80010cc <__lesf2+0x44>
 80010fe:	42ac      	cmp	r4, r5
 8001100:	d8f1      	bhi.n	80010e6 <__lesf2+0x5e>
 8001102:	2000      	movs	r0, #0
 8001104:	42ac      	cmp	r4, r5
 8001106:	d2eb      	bcs.n	80010e0 <__lesf2+0x58>
 8001108:	e7e0      	b.n	80010cc <__lesf2+0x44>
 800110a:	2000      	movs	r0, #0
 800110c:	428b      	cmp	r3, r1
 800110e:	d1ea      	bne.n	80010e6 <__lesf2+0x5e>
 8001110:	e7e6      	b.n	80010e0 <__lesf2+0x58>
 8001112:	428b      	cmp	r3, r1
 8001114:	d1e7      	bne.n	80010e6 <__lesf2+0x5e>
 8001116:	e7f2      	b.n	80010fe <__lesf2+0x76>

08001118 <__aeabi_fmul>:
 8001118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111a:	464f      	mov	r7, r9
 800111c:	4646      	mov	r6, r8
 800111e:	46d6      	mov	lr, sl
 8001120:	0044      	lsls	r4, r0, #1
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	0246      	lsls	r6, r0, #9
 8001126:	1c0f      	adds	r7, r1, #0
 8001128:	0a76      	lsrs	r6, r6, #9
 800112a:	0e24      	lsrs	r4, r4, #24
 800112c:	0fc5      	lsrs	r5, r0, #31
 800112e:	2c00      	cmp	r4, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fmul+0x1c>
 8001132:	e0da      	b.n	80012ea <__aeabi_fmul+0x1d2>
 8001134:	2cff      	cmp	r4, #255	@ 0xff
 8001136:	d074      	beq.n	8001222 <__aeabi_fmul+0x10a>
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	00f6      	lsls	r6, r6, #3
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	431e      	orrs	r6, r3
 8001140:	2300      	movs	r3, #0
 8001142:	4699      	mov	r9, r3
 8001144:	469a      	mov	sl, r3
 8001146:	3c7f      	subs	r4, #127	@ 0x7f
 8001148:	027b      	lsls	r3, r7, #9
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	4698      	mov	r8, r3
 800114e:	007b      	lsls	r3, r7, #1
 8001150:	0e1b      	lsrs	r3, r3, #24
 8001152:	0fff      	lsrs	r7, r7, #31
 8001154:	2b00      	cmp	r3, #0
 8001156:	d074      	beq.n	8001242 <__aeabi_fmul+0x12a>
 8001158:	2bff      	cmp	r3, #255	@ 0xff
 800115a:	d100      	bne.n	800115e <__aeabi_fmul+0x46>
 800115c:	e08e      	b.n	800127c <__aeabi_fmul+0x164>
 800115e:	4642      	mov	r2, r8
 8001160:	2180      	movs	r1, #128	@ 0x80
 8001162:	00d2      	lsls	r2, r2, #3
 8001164:	04c9      	lsls	r1, r1, #19
 8001166:	4311      	orrs	r1, r2
 8001168:	3b7f      	subs	r3, #127	@ 0x7f
 800116a:	002a      	movs	r2, r5
 800116c:	18e4      	adds	r4, r4, r3
 800116e:	464b      	mov	r3, r9
 8001170:	407a      	eors	r2, r7
 8001172:	4688      	mov	r8, r1
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	2b0a      	cmp	r3, #10
 8001178:	dc75      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 800117a:	464b      	mov	r3, r9
 800117c:	2000      	movs	r0, #0
 800117e:	2b02      	cmp	r3, #2
 8001180:	dd0f      	ble.n	80011a2 <__aeabi_fmul+0x8a>
 8001182:	4649      	mov	r1, r9
 8001184:	2301      	movs	r3, #1
 8001186:	408b      	lsls	r3, r1
 8001188:	21a6      	movs	r1, #166	@ 0xa6
 800118a:	00c9      	lsls	r1, r1, #3
 800118c:	420b      	tst	r3, r1
 800118e:	d169      	bne.n	8001264 <__aeabi_fmul+0x14c>
 8001190:	2190      	movs	r1, #144	@ 0x90
 8001192:	0089      	lsls	r1, r1, #2
 8001194:	420b      	tst	r3, r1
 8001196:	d000      	beq.n	800119a <__aeabi_fmul+0x82>
 8001198:	e100      	b.n	800139c <__aeabi_fmul+0x284>
 800119a:	2188      	movs	r1, #136	@ 0x88
 800119c:	4219      	tst	r1, r3
 800119e:	d000      	beq.n	80011a2 <__aeabi_fmul+0x8a>
 80011a0:	e0f5      	b.n	800138e <__aeabi_fmul+0x276>
 80011a2:	4641      	mov	r1, r8
 80011a4:	0409      	lsls	r1, r1, #16
 80011a6:	0c09      	lsrs	r1, r1, #16
 80011a8:	4643      	mov	r3, r8
 80011aa:	0008      	movs	r0, r1
 80011ac:	0c35      	lsrs	r5, r6, #16
 80011ae:	0436      	lsls	r6, r6, #16
 80011b0:	0c1b      	lsrs	r3, r3, #16
 80011b2:	0c36      	lsrs	r6, r6, #16
 80011b4:	4370      	muls	r0, r6
 80011b6:	4369      	muls	r1, r5
 80011b8:	435e      	muls	r6, r3
 80011ba:	435d      	muls	r5, r3
 80011bc:	1876      	adds	r6, r6, r1
 80011be:	0c03      	lsrs	r3, r0, #16
 80011c0:	199b      	adds	r3, r3, r6
 80011c2:	4299      	cmp	r1, r3
 80011c4:	d903      	bls.n	80011ce <__aeabi_fmul+0xb6>
 80011c6:	2180      	movs	r1, #128	@ 0x80
 80011c8:	0249      	lsls	r1, r1, #9
 80011ca:	468c      	mov	ip, r1
 80011cc:	4465      	add	r5, ip
 80011ce:	0400      	lsls	r0, r0, #16
 80011d0:	0419      	lsls	r1, r3, #16
 80011d2:	0c00      	lsrs	r0, r0, #16
 80011d4:	1809      	adds	r1, r1, r0
 80011d6:	018e      	lsls	r6, r1, #6
 80011d8:	1e70      	subs	r0, r6, #1
 80011da:	4186      	sbcs	r6, r0
 80011dc:	0c1b      	lsrs	r3, r3, #16
 80011de:	0e89      	lsrs	r1, r1, #26
 80011e0:	195b      	adds	r3, r3, r5
 80011e2:	430e      	orrs	r6, r1
 80011e4:	019b      	lsls	r3, r3, #6
 80011e6:	431e      	orrs	r6, r3
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	d46c      	bmi.n	80012c6 <__aeabi_fmul+0x1ae>
 80011ec:	0023      	movs	r3, r4
 80011ee:	337f      	adds	r3, #127	@ 0x7f
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dc00      	bgt.n	80011f6 <__aeabi_fmul+0xde>
 80011f4:	e0b1      	b.n	800135a <__aeabi_fmul+0x242>
 80011f6:	0015      	movs	r5, r2
 80011f8:	0771      	lsls	r1, r6, #29
 80011fa:	d00b      	beq.n	8001214 <__aeabi_fmul+0xfc>
 80011fc:	200f      	movs	r0, #15
 80011fe:	0021      	movs	r1, r4
 8001200:	4030      	ands	r0, r6
 8001202:	2804      	cmp	r0, #4
 8001204:	d006      	beq.n	8001214 <__aeabi_fmul+0xfc>
 8001206:	3604      	adds	r6, #4
 8001208:	0132      	lsls	r2, r6, #4
 800120a:	d503      	bpl.n	8001214 <__aeabi_fmul+0xfc>
 800120c:	4b6e      	ldr	r3, [pc, #440]	@ (80013c8 <__aeabi_fmul+0x2b0>)
 800120e:	401e      	ands	r6, r3
 8001210:	000b      	movs	r3, r1
 8001212:	3380      	adds	r3, #128	@ 0x80
 8001214:	2bfe      	cmp	r3, #254	@ 0xfe
 8001216:	dd00      	ble.n	800121a <__aeabi_fmul+0x102>
 8001218:	e0bd      	b.n	8001396 <__aeabi_fmul+0x27e>
 800121a:	01b2      	lsls	r2, r6, #6
 800121c:	0a52      	lsrs	r2, r2, #9
 800121e:	b2db      	uxtb	r3, r3
 8001220:	e048      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001222:	2e00      	cmp	r6, #0
 8001224:	d000      	beq.n	8001228 <__aeabi_fmul+0x110>
 8001226:	e092      	b.n	800134e <__aeabi_fmul+0x236>
 8001228:	2308      	movs	r3, #8
 800122a:	4699      	mov	r9, r3
 800122c:	3b06      	subs	r3, #6
 800122e:	469a      	mov	sl, r3
 8001230:	027b      	lsls	r3, r7, #9
 8001232:	0a5b      	lsrs	r3, r3, #9
 8001234:	4698      	mov	r8, r3
 8001236:	007b      	lsls	r3, r7, #1
 8001238:	24ff      	movs	r4, #255	@ 0xff
 800123a:	0e1b      	lsrs	r3, r3, #24
 800123c:	0fff      	lsrs	r7, r7, #31
 800123e:	2b00      	cmp	r3, #0
 8001240:	d18a      	bne.n	8001158 <__aeabi_fmul+0x40>
 8001242:	4642      	mov	r2, r8
 8001244:	2a00      	cmp	r2, #0
 8001246:	d164      	bne.n	8001312 <__aeabi_fmul+0x1fa>
 8001248:	4649      	mov	r1, r9
 800124a:	3201      	adds	r2, #1
 800124c:	4311      	orrs	r1, r2
 800124e:	4689      	mov	r9, r1
 8001250:	290a      	cmp	r1, #10
 8001252:	dc08      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001254:	407d      	eors	r5, r7
 8001256:	2001      	movs	r0, #1
 8001258:	b2ea      	uxtb	r2, r5
 800125a:	2902      	cmp	r1, #2
 800125c:	dc91      	bgt.n	8001182 <__aeabi_fmul+0x6a>
 800125e:	0015      	movs	r5, r2
 8001260:	2200      	movs	r2, #0
 8001262:	e027      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001264:	0015      	movs	r5, r2
 8001266:	4653      	mov	r3, sl
 8001268:	2b02      	cmp	r3, #2
 800126a:	d100      	bne.n	800126e <__aeabi_fmul+0x156>
 800126c:	e093      	b.n	8001396 <__aeabi_fmul+0x27e>
 800126e:	2b03      	cmp	r3, #3
 8001270:	d01a      	beq.n	80012a8 <__aeabi_fmul+0x190>
 8001272:	2b01      	cmp	r3, #1
 8001274:	d12c      	bne.n	80012d0 <__aeabi_fmul+0x1b8>
 8001276:	2300      	movs	r3, #0
 8001278:	2200      	movs	r2, #0
 800127a:	e01b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800127c:	4643      	mov	r3, r8
 800127e:	34ff      	adds	r4, #255	@ 0xff
 8001280:	2b00      	cmp	r3, #0
 8001282:	d055      	beq.n	8001330 <__aeabi_fmul+0x218>
 8001284:	2103      	movs	r1, #3
 8001286:	464b      	mov	r3, r9
 8001288:	430b      	orrs	r3, r1
 800128a:	0019      	movs	r1, r3
 800128c:	2b0a      	cmp	r3, #10
 800128e:	dc00      	bgt.n	8001292 <__aeabi_fmul+0x17a>
 8001290:	e092      	b.n	80013b8 <__aeabi_fmul+0x2a0>
 8001292:	2b0f      	cmp	r3, #15
 8001294:	d000      	beq.n	8001298 <__aeabi_fmul+0x180>
 8001296:	e08c      	b.n	80013b2 <__aeabi_fmul+0x29a>
 8001298:	2280      	movs	r2, #128	@ 0x80
 800129a:	03d2      	lsls	r2, r2, #15
 800129c:	4216      	tst	r6, r2
 800129e:	d003      	beq.n	80012a8 <__aeabi_fmul+0x190>
 80012a0:	4643      	mov	r3, r8
 80012a2:	4213      	tst	r3, r2
 80012a4:	d100      	bne.n	80012a8 <__aeabi_fmul+0x190>
 80012a6:	e07d      	b.n	80013a4 <__aeabi_fmul+0x28c>
 80012a8:	2280      	movs	r2, #128	@ 0x80
 80012aa:	03d2      	lsls	r2, r2, #15
 80012ac:	4332      	orrs	r2, r6
 80012ae:	0252      	lsls	r2, r2, #9
 80012b0:	0a52      	lsrs	r2, r2, #9
 80012b2:	23ff      	movs	r3, #255	@ 0xff
 80012b4:	05d8      	lsls	r0, r3, #23
 80012b6:	07ed      	lsls	r5, r5, #31
 80012b8:	4310      	orrs	r0, r2
 80012ba:	4328      	orrs	r0, r5
 80012bc:	bce0      	pop	{r5, r6, r7}
 80012be:	46ba      	mov	sl, r7
 80012c0:	46b1      	mov	r9, r6
 80012c2:	46a8      	mov	r8, r5
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2301      	movs	r3, #1
 80012c8:	0015      	movs	r5, r2
 80012ca:	0871      	lsrs	r1, r6, #1
 80012cc:	401e      	ands	r6, r3
 80012ce:	430e      	orrs	r6, r1
 80012d0:	0023      	movs	r3, r4
 80012d2:	3380      	adds	r3, #128	@ 0x80
 80012d4:	1c61      	adds	r1, r4, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	dd41      	ble.n	800135e <__aeabi_fmul+0x246>
 80012da:	0772      	lsls	r2, r6, #29
 80012dc:	d094      	beq.n	8001208 <__aeabi_fmul+0xf0>
 80012de:	220f      	movs	r2, #15
 80012e0:	4032      	ands	r2, r6
 80012e2:	2a04      	cmp	r2, #4
 80012e4:	d000      	beq.n	80012e8 <__aeabi_fmul+0x1d0>
 80012e6:	e78e      	b.n	8001206 <__aeabi_fmul+0xee>
 80012e8:	e78e      	b.n	8001208 <__aeabi_fmul+0xf0>
 80012ea:	2e00      	cmp	r6, #0
 80012ec:	d105      	bne.n	80012fa <__aeabi_fmul+0x1e2>
 80012ee:	2304      	movs	r3, #4
 80012f0:	4699      	mov	r9, r3
 80012f2:	3b03      	subs	r3, #3
 80012f4:	2400      	movs	r4, #0
 80012f6:	469a      	mov	sl, r3
 80012f8:	e726      	b.n	8001148 <__aeabi_fmul+0x30>
 80012fa:	0030      	movs	r0, r6
 80012fc:	f7ff f918 	bl	8000530 <__clzsi2>
 8001300:	2476      	movs	r4, #118	@ 0x76
 8001302:	1f43      	subs	r3, r0, #5
 8001304:	409e      	lsls	r6, r3
 8001306:	2300      	movs	r3, #0
 8001308:	4264      	negs	r4, r4
 800130a:	4699      	mov	r9, r3
 800130c:	469a      	mov	sl, r3
 800130e:	1a24      	subs	r4, r4, r0
 8001310:	e71a      	b.n	8001148 <__aeabi_fmul+0x30>
 8001312:	4640      	mov	r0, r8
 8001314:	f7ff f90c 	bl	8000530 <__clzsi2>
 8001318:	464b      	mov	r3, r9
 800131a:	1a24      	subs	r4, r4, r0
 800131c:	3c76      	subs	r4, #118	@ 0x76
 800131e:	2b0a      	cmp	r3, #10
 8001320:	dca1      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001322:	4643      	mov	r3, r8
 8001324:	3805      	subs	r0, #5
 8001326:	4083      	lsls	r3, r0
 8001328:	407d      	eors	r5, r7
 800132a:	4698      	mov	r8, r3
 800132c:	b2ea      	uxtb	r2, r5
 800132e:	e724      	b.n	800117a <__aeabi_fmul+0x62>
 8001330:	464a      	mov	r2, r9
 8001332:	3302      	adds	r3, #2
 8001334:	4313      	orrs	r3, r2
 8001336:	002a      	movs	r2, r5
 8001338:	407a      	eors	r2, r7
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	2b0a      	cmp	r3, #10
 800133e:	dc92      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001340:	4649      	mov	r1, r9
 8001342:	0015      	movs	r5, r2
 8001344:	2900      	cmp	r1, #0
 8001346:	d026      	beq.n	8001396 <__aeabi_fmul+0x27e>
 8001348:	4699      	mov	r9, r3
 800134a:	2002      	movs	r0, #2
 800134c:	e719      	b.n	8001182 <__aeabi_fmul+0x6a>
 800134e:	230c      	movs	r3, #12
 8001350:	4699      	mov	r9, r3
 8001352:	3b09      	subs	r3, #9
 8001354:	24ff      	movs	r4, #255	@ 0xff
 8001356:	469a      	mov	sl, r3
 8001358:	e6f6      	b.n	8001148 <__aeabi_fmul+0x30>
 800135a:	0015      	movs	r5, r2
 800135c:	0021      	movs	r1, r4
 800135e:	2201      	movs	r2, #1
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b1b      	cmp	r3, #27
 8001364:	dd00      	ble.n	8001368 <__aeabi_fmul+0x250>
 8001366:	e786      	b.n	8001276 <__aeabi_fmul+0x15e>
 8001368:	319e      	adds	r1, #158	@ 0x9e
 800136a:	0032      	movs	r2, r6
 800136c:	408e      	lsls	r6, r1
 800136e:	40da      	lsrs	r2, r3
 8001370:	1e73      	subs	r3, r6, #1
 8001372:	419e      	sbcs	r6, r3
 8001374:	4332      	orrs	r2, r6
 8001376:	0753      	lsls	r3, r2, #29
 8001378:	d004      	beq.n	8001384 <__aeabi_fmul+0x26c>
 800137a:	230f      	movs	r3, #15
 800137c:	4013      	ands	r3, r2
 800137e:	2b04      	cmp	r3, #4
 8001380:	d000      	beq.n	8001384 <__aeabi_fmul+0x26c>
 8001382:	3204      	adds	r2, #4
 8001384:	0153      	lsls	r3, r2, #5
 8001386:	d510      	bpl.n	80013aa <__aeabi_fmul+0x292>
 8001388:	2301      	movs	r3, #1
 800138a:	2200      	movs	r2, #0
 800138c:	e792      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800138e:	003d      	movs	r5, r7
 8001390:	4646      	mov	r6, r8
 8001392:	4682      	mov	sl, r0
 8001394:	e767      	b.n	8001266 <__aeabi_fmul+0x14e>
 8001396:	23ff      	movs	r3, #255	@ 0xff
 8001398:	2200      	movs	r2, #0
 800139a:	e78b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	2500      	movs	r5, #0
 80013a0:	03d2      	lsls	r2, r2, #15
 80013a2:	e786      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013a4:	003d      	movs	r5, r7
 80013a6:	431a      	orrs	r2, r3
 80013a8:	e783      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013aa:	0192      	lsls	r2, r2, #6
 80013ac:	2300      	movs	r3, #0
 80013ae:	0a52      	lsrs	r2, r2, #9
 80013b0:	e780      	b.n	80012b4 <__aeabi_fmul+0x19c>
 80013b2:	003d      	movs	r5, r7
 80013b4:	4646      	mov	r6, r8
 80013b6:	e777      	b.n	80012a8 <__aeabi_fmul+0x190>
 80013b8:	002a      	movs	r2, r5
 80013ba:	2301      	movs	r3, #1
 80013bc:	407a      	eors	r2, r7
 80013be:	408b      	lsls	r3, r1
 80013c0:	2003      	movs	r0, #3
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	e6e9      	b.n	800119a <__aeabi_fmul+0x82>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	f7ffffff 	.word	0xf7ffffff

080013cc <__aeabi_fsub>:
 80013cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ce:	4647      	mov	r7, r8
 80013d0:	46ce      	mov	lr, r9
 80013d2:	0243      	lsls	r3, r0, #9
 80013d4:	b580      	push	{r7, lr}
 80013d6:	0a5f      	lsrs	r7, r3, #9
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	0045      	lsls	r5, r0, #1
 80013dc:	004a      	lsls	r2, r1, #1
 80013de:	469c      	mov	ip, r3
 80013e0:	024b      	lsls	r3, r1, #9
 80013e2:	0fc4      	lsrs	r4, r0, #31
 80013e4:	0fce      	lsrs	r6, r1, #31
 80013e6:	0e2d      	lsrs	r5, r5, #24
 80013e8:	0a58      	lsrs	r0, r3, #9
 80013ea:	0e12      	lsrs	r2, r2, #24
 80013ec:	0999      	lsrs	r1, r3, #6
 80013ee:	2aff      	cmp	r2, #255	@ 0xff
 80013f0:	d06b      	beq.n	80014ca <__aeabi_fsub+0xfe>
 80013f2:	2301      	movs	r3, #1
 80013f4:	405e      	eors	r6, r3
 80013f6:	1aab      	subs	r3, r5, r2
 80013f8:	42b4      	cmp	r4, r6
 80013fa:	d04b      	beq.n	8001494 <__aeabi_fsub+0xc8>
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dc00      	bgt.n	8001402 <__aeabi_fsub+0x36>
 8001400:	e0ff      	b.n	8001602 <__aeabi_fsub+0x236>
 8001402:	2a00      	cmp	r2, #0
 8001404:	d100      	bne.n	8001408 <__aeabi_fsub+0x3c>
 8001406:	e088      	b.n	800151a <__aeabi_fsub+0x14e>
 8001408:	2dff      	cmp	r5, #255	@ 0xff
 800140a:	d100      	bne.n	800140e <__aeabi_fsub+0x42>
 800140c:	e0ef      	b.n	80015ee <__aeabi_fsub+0x222>
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	04d2      	lsls	r2, r2, #19
 8001412:	4311      	orrs	r1, r2
 8001414:	2001      	movs	r0, #1
 8001416:	2b1b      	cmp	r3, #27
 8001418:	dc08      	bgt.n	800142c <__aeabi_fsub+0x60>
 800141a:	0008      	movs	r0, r1
 800141c:	2220      	movs	r2, #32
 800141e:	40d8      	lsrs	r0, r3
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	4099      	lsls	r1, r3
 8001424:	000b      	movs	r3, r1
 8001426:	1e5a      	subs	r2, r3, #1
 8001428:	4193      	sbcs	r3, r2
 800142a:	4318      	orrs	r0, r3
 800142c:	4663      	mov	r3, ip
 800142e:	1a1b      	subs	r3, r3, r0
 8001430:	469c      	mov	ip, r3
 8001432:	4663      	mov	r3, ip
 8001434:	015b      	lsls	r3, r3, #5
 8001436:	d400      	bmi.n	800143a <__aeabi_fsub+0x6e>
 8001438:	e0cd      	b.n	80015d6 <__aeabi_fsub+0x20a>
 800143a:	4663      	mov	r3, ip
 800143c:	019f      	lsls	r7, r3, #6
 800143e:	09bf      	lsrs	r7, r7, #6
 8001440:	0038      	movs	r0, r7
 8001442:	f7ff f875 	bl	8000530 <__clzsi2>
 8001446:	003b      	movs	r3, r7
 8001448:	3805      	subs	r0, #5
 800144a:	4083      	lsls	r3, r0
 800144c:	4285      	cmp	r5, r0
 800144e:	dc00      	bgt.n	8001452 <__aeabi_fsub+0x86>
 8001450:	e0a2      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001452:	4ab7      	ldr	r2, [pc, #732]	@ (8001730 <__aeabi_fsub+0x364>)
 8001454:	1a2d      	subs	r5, r5, r0
 8001456:	401a      	ands	r2, r3
 8001458:	4694      	mov	ip, r2
 800145a:	075a      	lsls	r2, r3, #29
 800145c:	d100      	bne.n	8001460 <__aeabi_fsub+0x94>
 800145e:	e0c3      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001460:	220f      	movs	r2, #15
 8001462:	4013      	ands	r3, r2
 8001464:	2b04      	cmp	r3, #4
 8001466:	d100      	bne.n	800146a <__aeabi_fsub+0x9e>
 8001468:	e0be      	b.n	80015e8 <__aeabi_fsub+0x21c>
 800146a:	2304      	movs	r3, #4
 800146c:	4698      	mov	r8, r3
 800146e:	44c4      	add	ip, r8
 8001470:	4663      	mov	r3, ip
 8001472:	015b      	lsls	r3, r3, #5
 8001474:	d400      	bmi.n	8001478 <__aeabi_fsub+0xac>
 8001476:	e0b7      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001478:	1c68      	adds	r0, r5, #1
 800147a:	2dfe      	cmp	r5, #254	@ 0xfe
 800147c:	d000      	beq.n	8001480 <__aeabi_fsub+0xb4>
 800147e:	e0a5      	b.n	80015cc <__aeabi_fsub+0x200>
 8001480:	20ff      	movs	r0, #255	@ 0xff
 8001482:	2200      	movs	r2, #0
 8001484:	05c0      	lsls	r0, r0, #23
 8001486:	4310      	orrs	r0, r2
 8001488:	07e4      	lsls	r4, r4, #31
 800148a:	4320      	orrs	r0, r4
 800148c:	bcc0      	pop	{r6, r7}
 800148e:	46b9      	mov	r9, r7
 8001490:	46b0      	mov	r8, r6
 8001492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001494:	2b00      	cmp	r3, #0
 8001496:	dc00      	bgt.n	800149a <__aeabi_fsub+0xce>
 8001498:	e1eb      	b.n	8001872 <__aeabi_fsub+0x4a6>
 800149a:	2a00      	cmp	r2, #0
 800149c:	d046      	beq.n	800152c <__aeabi_fsub+0x160>
 800149e:	2dff      	cmp	r5, #255	@ 0xff
 80014a0:	d100      	bne.n	80014a4 <__aeabi_fsub+0xd8>
 80014a2:	e0a4      	b.n	80015ee <__aeabi_fsub+0x222>
 80014a4:	2280      	movs	r2, #128	@ 0x80
 80014a6:	04d2      	lsls	r2, r2, #19
 80014a8:	4311      	orrs	r1, r2
 80014aa:	2b1b      	cmp	r3, #27
 80014ac:	dc00      	bgt.n	80014b0 <__aeabi_fsub+0xe4>
 80014ae:	e0fb      	b.n	80016a8 <__aeabi_fsub+0x2dc>
 80014b0:	2305      	movs	r3, #5
 80014b2:	4698      	mov	r8, r3
 80014b4:	002b      	movs	r3, r5
 80014b6:	44c4      	add	ip, r8
 80014b8:	4662      	mov	r2, ip
 80014ba:	08d7      	lsrs	r7, r2, #3
 80014bc:	2bff      	cmp	r3, #255	@ 0xff
 80014be:	d100      	bne.n	80014c2 <__aeabi_fsub+0xf6>
 80014c0:	e095      	b.n	80015ee <__aeabi_fsub+0x222>
 80014c2:	027a      	lsls	r2, r7, #9
 80014c4:	0a52      	lsrs	r2, r2, #9
 80014c6:	b2d8      	uxtb	r0, r3
 80014c8:	e7dc      	b.n	8001484 <__aeabi_fsub+0xb8>
 80014ca:	002b      	movs	r3, r5
 80014cc:	3bff      	subs	r3, #255	@ 0xff
 80014ce:	4699      	mov	r9, r3
 80014d0:	2900      	cmp	r1, #0
 80014d2:	d118      	bne.n	8001506 <__aeabi_fsub+0x13a>
 80014d4:	2301      	movs	r3, #1
 80014d6:	405e      	eors	r6, r3
 80014d8:	42b4      	cmp	r4, r6
 80014da:	d100      	bne.n	80014de <__aeabi_fsub+0x112>
 80014dc:	e0ca      	b.n	8001674 <__aeabi_fsub+0x2a8>
 80014de:	464b      	mov	r3, r9
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d02d      	beq.n	8001540 <__aeabi_fsub+0x174>
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d000      	beq.n	80014ea <__aeabi_fsub+0x11e>
 80014e8:	e13c      	b.n	8001764 <__aeabi_fsub+0x398>
 80014ea:	23ff      	movs	r3, #255	@ 0xff
 80014ec:	4664      	mov	r4, ip
 80014ee:	2c00      	cmp	r4, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_fsub+0x128>
 80014f2:	e15f      	b.n	80017b4 <__aeabi_fsub+0x3e8>
 80014f4:	1e5d      	subs	r5, r3, #1
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d100      	bne.n	80014fc <__aeabi_fsub+0x130>
 80014fa:	e174      	b.n	80017e6 <__aeabi_fsub+0x41a>
 80014fc:	0034      	movs	r4, r6
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d074      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001502:	002b      	movs	r3, r5
 8001504:	e103      	b.n	800170e <__aeabi_fsub+0x342>
 8001506:	42b4      	cmp	r4, r6
 8001508:	d100      	bne.n	800150c <__aeabi_fsub+0x140>
 800150a:	e09c      	b.n	8001646 <__aeabi_fsub+0x27a>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d017      	beq.n	8001540 <__aeabi_fsub+0x174>
 8001510:	2d00      	cmp	r5, #0
 8001512:	d0ea      	beq.n	80014ea <__aeabi_fsub+0x11e>
 8001514:	0007      	movs	r7, r0
 8001516:	0034      	movs	r4, r6
 8001518:	e06c      	b.n	80015f4 <__aeabi_fsub+0x228>
 800151a:	2900      	cmp	r1, #0
 800151c:	d0cc      	beq.n	80014b8 <__aeabi_fsub+0xec>
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	2b01      	cmp	r3, #1
 8001522:	d02b      	beq.n	800157c <__aeabi_fsub+0x1b0>
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d062      	beq.n	80015ee <__aeabi_fsub+0x222>
 8001528:	0013      	movs	r3, r2
 800152a:	e773      	b.n	8001414 <__aeabi_fsub+0x48>
 800152c:	2900      	cmp	r1, #0
 800152e:	d0c3      	beq.n	80014b8 <__aeabi_fsub+0xec>
 8001530:	1e5a      	subs	r2, r3, #1
 8001532:	2b01      	cmp	r3, #1
 8001534:	d100      	bne.n	8001538 <__aeabi_fsub+0x16c>
 8001536:	e11e      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001538:	2bff      	cmp	r3, #255	@ 0xff
 800153a:	d058      	beq.n	80015ee <__aeabi_fsub+0x222>
 800153c:	0013      	movs	r3, r2
 800153e:	e7b4      	b.n	80014aa <__aeabi_fsub+0xde>
 8001540:	22fe      	movs	r2, #254	@ 0xfe
 8001542:	1c6b      	adds	r3, r5, #1
 8001544:	421a      	tst	r2, r3
 8001546:	d10d      	bne.n	8001564 <__aeabi_fsub+0x198>
 8001548:	2d00      	cmp	r5, #0
 800154a:	d060      	beq.n	800160e <__aeabi_fsub+0x242>
 800154c:	4663      	mov	r3, ip
 800154e:	2b00      	cmp	r3, #0
 8001550:	d000      	beq.n	8001554 <__aeabi_fsub+0x188>
 8001552:	e120      	b.n	8001796 <__aeabi_fsub+0x3ca>
 8001554:	2900      	cmp	r1, #0
 8001556:	d000      	beq.n	800155a <__aeabi_fsub+0x18e>
 8001558:	e128      	b.n	80017ac <__aeabi_fsub+0x3e0>
 800155a:	2280      	movs	r2, #128	@ 0x80
 800155c:	2400      	movs	r4, #0
 800155e:	20ff      	movs	r0, #255	@ 0xff
 8001560:	03d2      	lsls	r2, r2, #15
 8001562:	e78f      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001564:	4663      	mov	r3, ip
 8001566:	1a5f      	subs	r7, r3, r1
 8001568:	017b      	lsls	r3, r7, #5
 800156a:	d500      	bpl.n	800156e <__aeabi_fsub+0x1a2>
 800156c:	e0fe      	b.n	800176c <__aeabi_fsub+0x3a0>
 800156e:	2f00      	cmp	r7, #0
 8001570:	d000      	beq.n	8001574 <__aeabi_fsub+0x1a8>
 8001572:	e765      	b.n	8001440 <__aeabi_fsub+0x74>
 8001574:	2400      	movs	r4, #0
 8001576:	2000      	movs	r0, #0
 8001578:	2200      	movs	r2, #0
 800157a:	e783      	b.n	8001484 <__aeabi_fsub+0xb8>
 800157c:	4663      	mov	r3, ip
 800157e:	1a59      	subs	r1, r3, r1
 8001580:	014b      	lsls	r3, r1, #5
 8001582:	d400      	bmi.n	8001586 <__aeabi_fsub+0x1ba>
 8001584:	e119      	b.n	80017ba <__aeabi_fsub+0x3ee>
 8001586:	018f      	lsls	r7, r1, #6
 8001588:	09bf      	lsrs	r7, r7, #6
 800158a:	0038      	movs	r0, r7
 800158c:	f7fe ffd0 	bl	8000530 <__clzsi2>
 8001590:	003b      	movs	r3, r7
 8001592:	3805      	subs	r0, #5
 8001594:	4083      	lsls	r3, r0
 8001596:	2501      	movs	r5, #1
 8001598:	2220      	movs	r2, #32
 800159a:	1b40      	subs	r0, r0, r5
 800159c:	3001      	adds	r0, #1
 800159e:	1a12      	subs	r2, r2, r0
 80015a0:	0019      	movs	r1, r3
 80015a2:	4093      	lsls	r3, r2
 80015a4:	40c1      	lsrs	r1, r0
 80015a6:	1e5a      	subs	r2, r3, #1
 80015a8:	4193      	sbcs	r3, r2
 80015aa:	4319      	orrs	r1, r3
 80015ac:	468c      	mov	ip, r1
 80015ae:	1e0b      	subs	r3, r1, #0
 80015b0:	d0e1      	beq.n	8001576 <__aeabi_fsub+0x1aa>
 80015b2:	075b      	lsls	r3, r3, #29
 80015b4:	d100      	bne.n	80015b8 <__aeabi_fsub+0x1ec>
 80015b6:	e152      	b.n	800185e <__aeabi_fsub+0x492>
 80015b8:	230f      	movs	r3, #15
 80015ba:	2500      	movs	r5, #0
 80015bc:	400b      	ands	r3, r1
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d000      	beq.n	80015c4 <__aeabi_fsub+0x1f8>
 80015c2:	e752      	b.n	800146a <__aeabi_fsub+0x9e>
 80015c4:	2001      	movs	r0, #1
 80015c6:	014a      	lsls	r2, r1, #5
 80015c8:	d400      	bmi.n	80015cc <__aeabi_fsub+0x200>
 80015ca:	e092      	b.n	80016f2 <__aeabi_fsub+0x326>
 80015cc:	b2c0      	uxtb	r0, r0
 80015ce:	4663      	mov	r3, ip
 80015d0:	019a      	lsls	r2, r3, #6
 80015d2:	0a52      	lsrs	r2, r2, #9
 80015d4:	e756      	b.n	8001484 <__aeabi_fsub+0xb8>
 80015d6:	4663      	mov	r3, ip
 80015d8:	075b      	lsls	r3, r3, #29
 80015da:	d005      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015dc:	230f      	movs	r3, #15
 80015de:	4662      	mov	r2, ip
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d000      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015e6:	e740      	b.n	800146a <__aeabi_fsub+0x9e>
 80015e8:	002b      	movs	r3, r5
 80015ea:	e765      	b.n	80014b8 <__aeabi_fsub+0xec>
 80015ec:	0007      	movs	r7, r0
 80015ee:	2f00      	cmp	r7, #0
 80015f0:	d100      	bne.n	80015f4 <__aeabi_fsub+0x228>
 80015f2:	e745      	b.n	8001480 <__aeabi_fsub+0xb4>
 80015f4:	2280      	movs	r2, #128	@ 0x80
 80015f6:	03d2      	lsls	r2, r2, #15
 80015f8:	433a      	orrs	r2, r7
 80015fa:	0252      	lsls	r2, r2, #9
 80015fc:	20ff      	movs	r0, #255	@ 0xff
 80015fe:	0a52      	lsrs	r2, r2, #9
 8001600:	e740      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001602:	2b00      	cmp	r3, #0
 8001604:	d179      	bne.n	80016fa <__aeabi_fsub+0x32e>
 8001606:	22fe      	movs	r2, #254	@ 0xfe
 8001608:	1c6b      	adds	r3, r5, #1
 800160a:	421a      	tst	r2, r3
 800160c:	d1aa      	bne.n	8001564 <__aeabi_fsub+0x198>
 800160e:	4663      	mov	r3, ip
 8001610:	2b00      	cmp	r3, #0
 8001612:	d100      	bne.n	8001616 <__aeabi_fsub+0x24a>
 8001614:	e0f5      	b.n	8001802 <__aeabi_fsub+0x436>
 8001616:	2900      	cmp	r1, #0
 8001618:	d100      	bne.n	800161c <__aeabi_fsub+0x250>
 800161a:	e0d1      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 800161c:	1a5f      	subs	r7, r3, r1
 800161e:	2380      	movs	r3, #128	@ 0x80
 8001620:	04db      	lsls	r3, r3, #19
 8001622:	421f      	tst	r7, r3
 8001624:	d100      	bne.n	8001628 <__aeabi_fsub+0x25c>
 8001626:	e10e      	b.n	8001846 <__aeabi_fsub+0x47a>
 8001628:	4662      	mov	r2, ip
 800162a:	2401      	movs	r4, #1
 800162c:	1a8a      	subs	r2, r1, r2
 800162e:	4694      	mov	ip, r2
 8001630:	2000      	movs	r0, #0
 8001632:	4034      	ands	r4, r6
 8001634:	2a00      	cmp	r2, #0
 8001636:	d100      	bne.n	800163a <__aeabi_fsub+0x26e>
 8001638:	e724      	b.n	8001484 <__aeabi_fsub+0xb8>
 800163a:	2001      	movs	r0, #1
 800163c:	421a      	tst	r2, r3
 800163e:	d1c6      	bne.n	80015ce <__aeabi_fsub+0x202>
 8001640:	2300      	movs	r3, #0
 8001642:	08d7      	lsrs	r7, r2, #3
 8001644:	e73d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001646:	2b00      	cmp	r3, #0
 8001648:	d017      	beq.n	800167a <__aeabi_fsub+0x2ae>
 800164a:	2d00      	cmp	r5, #0
 800164c:	d000      	beq.n	8001650 <__aeabi_fsub+0x284>
 800164e:	e0af      	b.n	80017b0 <__aeabi_fsub+0x3e4>
 8001650:	23ff      	movs	r3, #255	@ 0xff
 8001652:	4665      	mov	r5, ip
 8001654:	2d00      	cmp	r5, #0
 8001656:	d100      	bne.n	800165a <__aeabi_fsub+0x28e>
 8001658:	e0ad      	b.n	80017b6 <__aeabi_fsub+0x3ea>
 800165a:	1e5e      	subs	r6, r3, #1
 800165c:	2b01      	cmp	r3, #1
 800165e:	d100      	bne.n	8001662 <__aeabi_fsub+0x296>
 8001660:	e089      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001662:	2bff      	cmp	r3, #255	@ 0xff
 8001664:	d0c2      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001666:	2e1b      	cmp	r6, #27
 8001668:	dc00      	bgt.n	800166c <__aeabi_fsub+0x2a0>
 800166a:	e0ab      	b.n	80017c4 <__aeabi_fsub+0x3f8>
 800166c:	1d4b      	adds	r3, r1, #5
 800166e:	469c      	mov	ip, r3
 8001670:	0013      	movs	r3, r2
 8001672:	e721      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001674:	464b      	mov	r3, r9
 8001676:	2b00      	cmp	r3, #0
 8001678:	d170      	bne.n	800175c <__aeabi_fsub+0x390>
 800167a:	22fe      	movs	r2, #254	@ 0xfe
 800167c:	1c6b      	adds	r3, r5, #1
 800167e:	421a      	tst	r2, r3
 8001680:	d15e      	bne.n	8001740 <__aeabi_fsub+0x374>
 8001682:	2d00      	cmp	r5, #0
 8001684:	d000      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001686:	e0c3      	b.n	8001810 <__aeabi_fsub+0x444>
 8001688:	4663      	mov	r3, ip
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <__aeabi_fsub+0x2c4>
 800168e:	e0d0      	b.n	8001832 <__aeabi_fsub+0x466>
 8001690:	2900      	cmp	r1, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_fsub+0x2ca>
 8001694:	e094      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 8001696:	000a      	movs	r2, r1
 8001698:	4462      	add	r2, ip
 800169a:	0153      	lsls	r3, r2, #5
 800169c:	d400      	bmi.n	80016a0 <__aeabi_fsub+0x2d4>
 800169e:	e0d8      	b.n	8001852 <__aeabi_fsub+0x486>
 80016a0:	0192      	lsls	r2, r2, #6
 80016a2:	2001      	movs	r0, #1
 80016a4:	0a52      	lsrs	r2, r2, #9
 80016a6:	e6ed      	b.n	8001484 <__aeabi_fsub+0xb8>
 80016a8:	0008      	movs	r0, r1
 80016aa:	2220      	movs	r2, #32
 80016ac:	40d8      	lsrs	r0, r3
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	4099      	lsls	r1, r3
 80016b2:	000b      	movs	r3, r1
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	4193      	sbcs	r3, r2
 80016b8:	4303      	orrs	r3, r0
 80016ba:	449c      	add	ip, r3
 80016bc:	4663      	mov	r3, ip
 80016be:	015b      	lsls	r3, r3, #5
 80016c0:	d589      	bpl.n	80015d6 <__aeabi_fsub+0x20a>
 80016c2:	3501      	adds	r5, #1
 80016c4:	2dff      	cmp	r5, #255	@ 0xff
 80016c6:	d100      	bne.n	80016ca <__aeabi_fsub+0x2fe>
 80016c8:	e6da      	b.n	8001480 <__aeabi_fsub+0xb4>
 80016ca:	4662      	mov	r2, ip
 80016cc:	2301      	movs	r3, #1
 80016ce:	4919      	ldr	r1, [pc, #100]	@ (8001734 <__aeabi_fsub+0x368>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	0852      	lsrs	r2, r2, #1
 80016d4:	400a      	ands	r2, r1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	0013      	movs	r3, r2
 80016da:	4694      	mov	ip, r2
 80016dc:	075b      	lsls	r3, r3, #29
 80016de:	d004      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e0:	230f      	movs	r3, #15
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d000      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e8:	e6bf      	b.n	800146a <__aeabi_fsub+0x9e>
 80016ea:	4663      	mov	r3, ip
 80016ec:	015b      	lsls	r3, r3, #5
 80016ee:	d500      	bpl.n	80016f2 <__aeabi_fsub+0x326>
 80016f0:	e6c2      	b.n	8001478 <__aeabi_fsub+0xac>
 80016f2:	4663      	mov	r3, ip
 80016f4:	08df      	lsrs	r7, r3, #3
 80016f6:	002b      	movs	r3, r5
 80016f8:	e6e3      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80016fa:	1b53      	subs	r3, r2, r5
 80016fc:	2d00      	cmp	r5, #0
 80016fe:	d100      	bne.n	8001702 <__aeabi_fsub+0x336>
 8001700:	e6f4      	b.n	80014ec <__aeabi_fsub+0x120>
 8001702:	2080      	movs	r0, #128	@ 0x80
 8001704:	4664      	mov	r4, ip
 8001706:	04c0      	lsls	r0, r0, #19
 8001708:	4304      	orrs	r4, r0
 800170a:	46a4      	mov	ip, r4
 800170c:	0034      	movs	r4, r6
 800170e:	2001      	movs	r0, #1
 8001710:	2b1b      	cmp	r3, #27
 8001712:	dc09      	bgt.n	8001728 <__aeabi_fsub+0x35c>
 8001714:	2520      	movs	r5, #32
 8001716:	4660      	mov	r0, ip
 8001718:	40d8      	lsrs	r0, r3
 800171a:	1aeb      	subs	r3, r5, r3
 800171c:	4665      	mov	r5, ip
 800171e:	409d      	lsls	r5, r3
 8001720:	002b      	movs	r3, r5
 8001722:	1e5d      	subs	r5, r3, #1
 8001724:	41ab      	sbcs	r3, r5
 8001726:	4318      	orrs	r0, r3
 8001728:	1a0b      	subs	r3, r1, r0
 800172a:	469c      	mov	ip, r3
 800172c:	0015      	movs	r5, r2
 800172e:	e680      	b.n	8001432 <__aeabi_fsub+0x66>
 8001730:	fbffffff 	.word	0xfbffffff
 8001734:	7dffffff 	.word	0x7dffffff
 8001738:	22fe      	movs	r2, #254	@ 0xfe
 800173a:	1c6b      	adds	r3, r5, #1
 800173c:	4213      	tst	r3, r2
 800173e:	d0a3      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001740:	2bff      	cmp	r3, #255	@ 0xff
 8001742:	d100      	bne.n	8001746 <__aeabi_fsub+0x37a>
 8001744:	e69c      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001746:	4461      	add	r1, ip
 8001748:	0849      	lsrs	r1, r1, #1
 800174a:	074a      	lsls	r2, r1, #29
 800174c:	d049      	beq.n	80017e2 <__aeabi_fsub+0x416>
 800174e:	220f      	movs	r2, #15
 8001750:	400a      	ands	r2, r1
 8001752:	2a04      	cmp	r2, #4
 8001754:	d045      	beq.n	80017e2 <__aeabi_fsub+0x416>
 8001756:	1d0a      	adds	r2, r1, #4
 8001758:	4694      	mov	ip, r2
 800175a:	e6ad      	b.n	80014b8 <__aeabi_fsub+0xec>
 800175c:	2d00      	cmp	r5, #0
 800175e:	d100      	bne.n	8001762 <__aeabi_fsub+0x396>
 8001760:	e776      	b.n	8001650 <__aeabi_fsub+0x284>
 8001762:	e68d      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001764:	0034      	movs	r4, r6
 8001766:	20ff      	movs	r0, #255	@ 0xff
 8001768:	2200      	movs	r2, #0
 800176a:	e68b      	b.n	8001484 <__aeabi_fsub+0xb8>
 800176c:	4663      	mov	r3, ip
 800176e:	2401      	movs	r4, #1
 8001770:	1acf      	subs	r7, r1, r3
 8001772:	4034      	ands	r4, r6
 8001774:	e664      	b.n	8001440 <__aeabi_fsub+0x74>
 8001776:	4461      	add	r1, ip
 8001778:	014b      	lsls	r3, r1, #5
 800177a:	d56d      	bpl.n	8001858 <__aeabi_fsub+0x48c>
 800177c:	0848      	lsrs	r0, r1, #1
 800177e:	4944      	ldr	r1, [pc, #272]	@ (8001890 <__aeabi_fsub+0x4c4>)
 8001780:	4001      	ands	r1, r0
 8001782:	0743      	lsls	r3, r0, #29
 8001784:	d02c      	beq.n	80017e0 <__aeabi_fsub+0x414>
 8001786:	230f      	movs	r3, #15
 8001788:	4003      	ands	r3, r0
 800178a:	2b04      	cmp	r3, #4
 800178c:	d028      	beq.n	80017e0 <__aeabi_fsub+0x414>
 800178e:	1d0b      	adds	r3, r1, #4
 8001790:	469c      	mov	ip, r3
 8001792:	2302      	movs	r3, #2
 8001794:	e690      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001796:	2900      	cmp	r1, #0
 8001798:	d100      	bne.n	800179c <__aeabi_fsub+0x3d0>
 800179a:	e72b      	b.n	80015f4 <__aeabi_fsub+0x228>
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	03db      	lsls	r3, r3, #15
 80017a0:	429f      	cmp	r7, r3
 80017a2:	d200      	bcs.n	80017a6 <__aeabi_fsub+0x3da>
 80017a4:	e726      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017a6:	4298      	cmp	r0, r3
 80017a8:	d300      	bcc.n	80017ac <__aeabi_fsub+0x3e0>
 80017aa:	e723      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017ac:	2401      	movs	r4, #1
 80017ae:	4034      	ands	r4, r6
 80017b0:	0007      	movs	r7, r0
 80017b2:	e71f      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017b4:	0034      	movs	r4, r6
 80017b6:	468c      	mov	ip, r1
 80017b8:	e67e      	b.n	80014b8 <__aeabi_fsub+0xec>
 80017ba:	2301      	movs	r3, #1
 80017bc:	08cf      	lsrs	r7, r1, #3
 80017be:	e680      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c0:	2300      	movs	r3, #0
 80017c2:	e67e      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c4:	2020      	movs	r0, #32
 80017c6:	4665      	mov	r5, ip
 80017c8:	1b80      	subs	r0, r0, r6
 80017ca:	4085      	lsls	r5, r0
 80017cc:	4663      	mov	r3, ip
 80017ce:	0028      	movs	r0, r5
 80017d0:	40f3      	lsrs	r3, r6
 80017d2:	1e45      	subs	r5, r0, #1
 80017d4:	41a8      	sbcs	r0, r5
 80017d6:	4303      	orrs	r3, r0
 80017d8:	469c      	mov	ip, r3
 80017da:	0015      	movs	r5, r2
 80017dc:	448c      	add	ip, r1
 80017de:	e76d      	b.n	80016bc <__aeabi_fsub+0x2f0>
 80017e0:	2302      	movs	r3, #2
 80017e2:	08cf      	lsrs	r7, r1, #3
 80017e4:	e66d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017e6:	1b0f      	subs	r7, r1, r4
 80017e8:	017b      	lsls	r3, r7, #5
 80017ea:	d528      	bpl.n	800183e <__aeabi_fsub+0x472>
 80017ec:	01bf      	lsls	r7, r7, #6
 80017ee:	09bf      	lsrs	r7, r7, #6
 80017f0:	0038      	movs	r0, r7
 80017f2:	f7fe fe9d 	bl	8000530 <__clzsi2>
 80017f6:	003b      	movs	r3, r7
 80017f8:	3805      	subs	r0, #5
 80017fa:	4083      	lsls	r3, r0
 80017fc:	0034      	movs	r4, r6
 80017fe:	2501      	movs	r5, #1
 8001800:	e6ca      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001802:	2900      	cmp	r1, #0
 8001804:	d100      	bne.n	8001808 <__aeabi_fsub+0x43c>
 8001806:	e6b5      	b.n	8001574 <__aeabi_fsub+0x1a8>
 8001808:	2401      	movs	r4, #1
 800180a:	0007      	movs	r7, r0
 800180c:	4034      	ands	r4, r6
 800180e:	e658      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001810:	4663      	mov	r3, ip
 8001812:	2b00      	cmp	r3, #0
 8001814:	d100      	bne.n	8001818 <__aeabi_fsub+0x44c>
 8001816:	e6e9      	b.n	80015ec <__aeabi_fsub+0x220>
 8001818:	2900      	cmp	r1, #0
 800181a:	d100      	bne.n	800181e <__aeabi_fsub+0x452>
 800181c:	e6ea      	b.n	80015f4 <__aeabi_fsub+0x228>
 800181e:	2380      	movs	r3, #128	@ 0x80
 8001820:	03db      	lsls	r3, r3, #15
 8001822:	429f      	cmp	r7, r3
 8001824:	d200      	bcs.n	8001828 <__aeabi_fsub+0x45c>
 8001826:	e6e5      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001828:	4298      	cmp	r0, r3
 800182a:	d300      	bcc.n	800182e <__aeabi_fsub+0x462>
 800182c:	e6e2      	b.n	80015f4 <__aeabi_fsub+0x228>
 800182e:	0007      	movs	r7, r0
 8001830:	e6e0      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001832:	2900      	cmp	r1, #0
 8001834:	d100      	bne.n	8001838 <__aeabi_fsub+0x46c>
 8001836:	e69e      	b.n	8001576 <__aeabi_fsub+0x1aa>
 8001838:	2300      	movs	r3, #0
 800183a:	08cf      	lsrs	r7, r1, #3
 800183c:	e641      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800183e:	0034      	movs	r4, r6
 8001840:	2301      	movs	r3, #1
 8001842:	08ff      	lsrs	r7, r7, #3
 8001844:	e63d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001846:	2f00      	cmp	r7, #0
 8001848:	d100      	bne.n	800184c <__aeabi_fsub+0x480>
 800184a:	e693      	b.n	8001574 <__aeabi_fsub+0x1a8>
 800184c:	2300      	movs	r3, #0
 800184e:	08ff      	lsrs	r7, r7, #3
 8001850:	e637      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001852:	2300      	movs	r3, #0
 8001854:	08d7      	lsrs	r7, r2, #3
 8001856:	e634      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001858:	2301      	movs	r3, #1
 800185a:	08cf      	lsrs	r7, r1, #3
 800185c:	e631      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800185e:	2280      	movs	r2, #128	@ 0x80
 8001860:	000b      	movs	r3, r1
 8001862:	04d2      	lsls	r2, r2, #19
 8001864:	2001      	movs	r0, #1
 8001866:	4013      	ands	r3, r2
 8001868:	4211      	tst	r1, r2
 800186a:	d000      	beq.n	800186e <__aeabi_fsub+0x4a2>
 800186c:	e6ae      	b.n	80015cc <__aeabi_fsub+0x200>
 800186e:	08cf      	lsrs	r7, r1, #3
 8001870:	e627      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001872:	2b00      	cmp	r3, #0
 8001874:	d100      	bne.n	8001878 <__aeabi_fsub+0x4ac>
 8001876:	e75f      	b.n	8001738 <__aeabi_fsub+0x36c>
 8001878:	1b56      	subs	r6, r2, r5
 800187a:	2d00      	cmp	r5, #0
 800187c:	d101      	bne.n	8001882 <__aeabi_fsub+0x4b6>
 800187e:	0033      	movs	r3, r6
 8001880:	e6e7      	b.n	8001652 <__aeabi_fsub+0x286>
 8001882:	2380      	movs	r3, #128	@ 0x80
 8001884:	4660      	mov	r0, ip
 8001886:	04db      	lsls	r3, r3, #19
 8001888:	4318      	orrs	r0, r3
 800188a:	4684      	mov	ip, r0
 800188c:	e6eb      	b.n	8001666 <__aeabi_fsub+0x29a>
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	7dffffff 	.word	0x7dffffff

08001894 <__aeabi_fcmpun>:
 8001894:	0243      	lsls	r3, r0, #9
 8001896:	024a      	lsls	r2, r1, #9
 8001898:	0040      	lsls	r0, r0, #1
 800189a:	0049      	lsls	r1, r1, #1
 800189c:	0a5b      	lsrs	r3, r3, #9
 800189e:	0a52      	lsrs	r2, r2, #9
 80018a0:	0e09      	lsrs	r1, r1, #24
 80018a2:	0e00      	lsrs	r0, r0, #24
 80018a4:	28ff      	cmp	r0, #255	@ 0xff
 80018a6:	d006      	beq.n	80018b6 <__aeabi_fcmpun+0x22>
 80018a8:	2000      	movs	r0, #0
 80018aa:	29ff      	cmp	r1, #255	@ 0xff
 80018ac:	d102      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018ae:	1e53      	subs	r3, r2, #1
 80018b0:	419a      	sbcs	r2, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	4770      	bx	lr
 80018b6:	38fe      	subs	r0, #254	@ 0xfe
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1fb      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018bc:	e7f4      	b.n	80018a8 <__aeabi_fcmpun+0x14>
 80018be:	46c0      	nop			@ (mov r8, r8)

080018c0 <__aeabi_f2iz>:
 80018c0:	0241      	lsls	r1, r0, #9
 80018c2:	0042      	lsls	r2, r0, #1
 80018c4:	0fc3      	lsrs	r3, r0, #31
 80018c6:	0a49      	lsrs	r1, r1, #9
 80018c8:	2000      	movs	r0, #0
 80018ca:	0e12      	lsrs	r2, r2, #24
 80018cc:	2a7e      	cmp	r2, #126	@ 0x7e
 80018ce:	dd03      	ble.n	80018d8 <__aeabi_f2iz+0x18>
 80018d0:	2a9d      	cmp	r2, #157	@ 0x9d
 80018d2:	dd02      	ble.n	80018da <__aeabi_f2iz+0x1a>
 80018d4:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <__aeabi_f2iz+0x3c>)
 80018d6:	1898      	adds	r0, r3, r2
 80018d8:	4770      	bx	lr
 80018da:	2080      	movs	r0, #128	@ 0x80
 80018dc:	0400      	lsls	r0, r0, #16
 80018de:	4301      	orrs	r1, r0
 80018e0:	2a95      	cmp	r2, #149	@ 0x95
 80018e2:	dc07      	bgt.n	80018f4 <__aeabi_f2iz+0x34>
 80018e4:	2096      	movs	r0, #150	@ 0x96
 80018e6:	1a82      	subs	r2, r0, r2
 80018e8:	40d1      	lsrs	r1, r2
 80018ea:	4248      	negs	r0, r1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1f3      	bne.n	80018d8 <__aeabi_f2iz+0x18>
 80018f0:	0008      	movs	r0, r1
 80018f2:	e7f1      	b.n	80018d8 <__aeabi_f2iz+0x18>
 80018f4:	3a96      	subs	r2, #150	@ 0x96
 80018f6:	4091      	lsls	r1, r2
 80018f8:	e7f7      	b.n	80018ea <__aeabi_f2iz+0x2a>
 80018fa:	46c0      	nop			@ (mov r8, r8)
 80018fc:	7fffffff 	.word	0x7fffffff

08001900 <__aeabi_i2f>:
 8001900:	b570      	push	{r4, r5, r6, lr}
 8001902:	2800      	cmp	r0, #0
 8001904:	d012      	beq.n	800192c <__aeabi_i2f+0x2c>
 8001906:	17c3      	asrs	r3, r0, #31
 8001908:	18c5      	adds	r5, r0, r3
 800190a:	405d      	eors	r5, r3
 800190c:	0fc4      	lsrs	r4, r0, #31
 800190e:	0028      	movs	r0, r5
 8001910:	f7fe fe0e 	bl	8000530 <__clzsi2>
 8001914:	239e      	movs	r3, #158	@ 0x9e
 8001916:	1a1b      	subs	r3, r3, r0
 8001918:	2b96      	cmp	r3, #150	@ 0x96
 800191a:	dc0f      	bgt.n	800193c <__aeabi_i2f+0x3c>
 800191c:	2808      	cmp	r0, #8
 800191e:	d038      	beq.n	8001992 <__aeabi_i2f+0x92>
 8001920:	3808      	subs	r0, #8
 8001922:	4085      	lsls	r5, r0
 8001924:	026d      	lsls	r5, r5, #9
 8001926:	0a6d      	lsrs	r5, r5, #9
 8001928:	b2d8      	uxtb	r0, r3
 800192a:	e002      	b.n	8001932 <__aeabi_i2f+0x32>
 800192c:	2400      	movs	r4, #0
 800192e:	2000      	movs	r0, #0
 8001930:	2500      	movs	r5, #0
 8001932:	05c0      	lsls	r0, r0, #23
 8001934:	4328      	orrs	r0, r5
 8001936:	07e4      	lsls	r4, r4, #31
 8001938:	4320      	orrs	r0, r4
 800193a:	bd70      	pop	{r4, r5, r6, pc}
 800193c:	2b99      	cmp	r3, #153	@ 0x99
 800193e:	dc14      	bgt.n	800196a <__aeabi_i2f+0x6a>
 8001940:	1f42      	subs	r2, r0, #5
 8001942:	4095      	lsls	r5, r2
 8001944:	002a      	movs	r2, r5
 8001946:	4915      	ldr	r1, [pc, #84]	@ (800199c <__aeabi_i2f+0x9c>)
 8001948:	4011      	ands	r1, r2
 800194a:	0755      	lsls	r5, r2, #29
 800194c:	d01c      	beq.n	8001988 <__aeabi_i2f+0x88>
 800194e:	250f      	movs	r5, #15
 8001950:	402a      	ands	r2, r5
 8001952:	2a04      	cmp	r2, #4
 8001954:	d018      	beq.n	8001988 <__aeabi_i2f+0x88>
 8001956:	3104      	adds	r1, #4
 8001958:	08ca      	lsrs	r2, r1, #3
 800195a:	0149      	lsls	r1, r1, #5
 800195c:	d515      	bpl.n	800198a <__aeabi_i2f+0x8a>
 800195e:	239f      	movs	r3, #159	@ 0x9f
 8001960:	0252      	lsls	r2, r2, #9
 8001962:	1a18      	subs	r0, r3, r0
 8001964:	0a55      	lsrs	r5, r2, #9
 8001966:	b2c0      	uxtb	r0, r0
 8001968:	e7e3      	b.n	8001932 <__aeabi_i2f+0x32>
 800196a:	2205      	movs	r2, #5
 800196c:	0029      	movs	r1, r5
 800196e:	1a12      	subs	r2, r2, r0
 8001970:	40d1      	lsrs	r1, r2
 8001972:	0002      	movs	r2, r0
 8001974:	321b      	adds	r2, #27
 8001976:	4095      	lsls	r5, r2
 8001978:	002a      	movs	r2, r5
 800197a:	1e55      	subs	r5, r2, #1
 800197c:	41aa      	sbcs	r2, r5
 800197e:	430a      	orrs	r2, r1
 8001980:	4906      	ldr	r1, [pc, #24]	@ (800199c <__aeabi_i2f+0x9c>)
 8001982:	4011      	ands	r1, r2
 8001984:	0755      	lsls	r5, r2, #29
 8001986:	d1e2      	bne.n	800194e <__aeabi_i2f+0x4e>
 8001988:	08ca      	lsrs	r2, r1, #3
 800198a:	0252      	lsls	r2, r2, #9
 800198c:	0a55      	lsrs	r5, r2, #9
 800198e:	b2d8      	uxtb	r0, r3
 8001990:	e7cf      	b.n	8001932 <__aeabi_i2f+0x32>
 8001992:	026d      	lsls	r5, r5, #9
 8001994:	0a6d      	lsrs	r5, r5, #9
 8001996:	308e      	adds	r0, #142	@ 0x8e
 8001998:	e7cb      	b.n	8001932 <__aeabi_i2f+0x32>
 800199a:	46c0      	nop			@ (mov r8, r8)
 800199c:	fbffffff 	.word	0xfbffffff

080019a0 <__aeabi_ui2f>:
 80019a0:	b510      	push	{r4, lr}
 80019a2:	1e04      	subs	r4, r0, #0
 80019a4:	d00d      	beq.n	80019c2 <__aeabi_ui2f+0x22>
 80019a6:	f7fe fdc3 	bl	8000530 <__clzsi2>
 80019aa:	239e      	movs	r3, #158	@ 0x9e
 80019ac:	1a1b      	subs	r3, r3, r0
 80019ae:	2b96      	cmp	r3, #150	@ 0x96
 80019b0:	dc0c      	bgt.n	80019cc <__aeabi_ui2f+0x2c>
 80019b2:	2808      	cmp	r0, #8
 80019b4:	d034      	beq.n	8001a20 <__aeabi_ui2f+0x80>
 80019b6:	3808      	subs	r0, #8
 80019b8:	4084      	lsls	r4, r0
 80019ba:	0264      	lsls	r4, r4, #9
 80019bc:	0a64      	lsrs	r4, r4, #9
 80019be:	b2d8      	uxtb	r0, r3
 80019c0:	e001      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019c2:	2000      	movs	r0, #0
 80019c4:	2400      	movs	r4, #0
 80019c6:	05c0      	lsls	r0, r0, #23
 80019c8:	4320      	orrs	r0, r4
 80019ca:	bd10      	pop	{r4, pc}
 80019cc:	2b99      	cmp	r3, #153	@ 0x99
 80019ce:	dc13      	bgt.n	80019f8 <__aeabi_ui2f+0x58>
 80019d0:	1f42      	subs	r2, r0, #5
 80019d2:	4094      	lsls	r4, r2
 80019d4:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <__aeabi_ui2f+0x88>)
 80019d6:	4022      	ands	r2, r4
 80019d8:	0761      	lsls	r1, r4, #29
 80019da:	d01c      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019dc:	210f      	movs	r1, #15
 80019de:	4021      	ands	r1, r4
 80019e0:	2904      	cmp	r1, #4
 80019e2:	d018      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019e4:	3204      	adds	r2, #4
 80019e6:	08d4      	lsrs	r4, r2, #3
 80019e8:	0152      	lsls	r2, r2, #5
 80019ea:	d515      	bpl.n	8001a18 <__aeabi_ui2f+0x78>
 80019ec:	239f      	movs	r3, #159	@ 0x9f
 80019ee:	0264      	lsls	r4, r4, #9
 80019f0:	1a18      	subs	r0, r3, r0
 80019f2:	0a64      	lsrs	r4, r4, #9
 80019f4:	b2c0      	uxtb	r0, r0
 80019f6:	e7e6      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019f8:	0002      	movs	r2, r0
 80019fa:	0021      	movs	r1, r4
 80019fc:	321b      	adds	r2, #27
 80019fe:	4091      	lsls	r1, r2
 8001a00:	000a      	movs	r2, r1
 8001a02:	1e51      	subs	r1, r2, #1
 8001a04:	418a      	sbcs	r2, r1
 8001a06:	2105      	movs	r1, #5
 8001a08:	1a09      	subs	r1, r1, r0
 8001a0a:	40cc      	lsrs	r4, r1
 8001a0c:	4314      	orrs	r4, r2
 8001a0e:	4a06      	ldr	r2, [pc, #24]	@ (8001a28 <__aeabi_ui2f+0x88>)
 8001a10:	4022      	ands	r2, r4
 8001a12:	0761      	lsls	r1, r4, #29
 8001a14:	d1e2      	bne.n	80019dc <__aeabi_ui2f+0x3c>
 8001a16:	08d4      	lsrs	r4, r2, #3
 8001a18:	0264      	lsls	r4, r4, #9
 8001a1a:	0a64      	lsrs	r4, r4, #9
 8001a1c:	b2d8      	uxtb	r0, r3
 8001a1e:	e7d2      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a20:	0264      	lsls	r4, r4, #9
 8001a22:	0a64      	lsrs	r4, r4, #9
 8001a24:	308e      	adds	r0, #142	@ 0x8e
 8001a26:	e7ce      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a28:	fbffffff 	.word	0xfbffffff

08001a2c <__aeabi_dadd>:
 8001a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2e:	464f      	mov	r7, r9
 8001a30:	4646      	mov	r6, r8
 8001a32:	46d6      	mov	lr, sl
 8001a34:	b5c0      	push	{r6, r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	9000      	str	r0, [sp, #0]
 8001a3a:	9101      	str	r1, [sp, #4]
 8001a3c:	030e      	lsls	r6, r1, #12
 8001a3e:	004c      	lsls	r4, r1, #1
 8001a40:	0fcd      	lsrs	r5, r1, #31
 8001a42:	0a71      	lsrs	r1, r6, #9
 8001a44:	9e00      	ldr	r6, [sp, #0]
 8001a46:	005f      	lsls	r7, r3, #1
 8001a48:	0f76      	lsrs	r6, r6, #29
 8001a4a:	430e      	orrs	r6, r1
 8001a4c:	9900      	ldr	r1, [sp, #0]
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	00c9      	lsls	r1, r1, #3
 8001a54:	4689      	mov	r9, r1
 8001a56:	0319      	lsls	r1, r3, #12
 8001a58:	0d7b      	lsrs	r3, r7, #21
 8001a5a:	4698      	mov	r8, r3
 8001a5c:	9b01      	ldr	r3, [sp, #4]
 8001a5e:	0a49      	lsrs	r1, r1, #9
 8001a60:	0fdb      	lsrs	r3, r3, #31
 8001a62:	469c      	mov	ip, r3
 8001a64:	9b00      	ldr	r3, [sp, #0]
 8001a66:	9a00      	ldr	r2, [sp, #0]
 8001a68:	0f5b      	lsrs	r3, r3, #29
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	4641      	mov	r1, r8
 8001a6e:	0d64      	lsrs	r4, r4, #21
 8001a70:	00d2      	lsls	r2, r2, #3
 8001a72:	1a61      	subs	r1, r4, r1
 8001a74:	4565      	cmp	r5, ip
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x4e>
 8001a78:	e0a6      	b.n	8001bc8 <__aeabi_dadd+0x19c>
 8001a7a:	2900      	cmp	r1, #0
 8001a7c:	dd72      	ble.n	8001b64 <__aeabi_dadd+0x138>
 8001a7e:	4647      	mov	r7, r8
 8001a80:	2f00      	cmp	r7, #0
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x5a>
 8001a84:	e0dd      	b.n	8001c42 <__aeabi_dadd+0x216>
 8001a86:	4fcc      	ldr	r7, [pc, #816]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001a88:	42bc      	cmp	r4, r7
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x62>
 8001a8c:	e19a      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001a8e:	2701      	movs	r7, #1
 8001a90:	2938      	cmp	r1, #56	@ 0x38
 8001a92:	dc17      	bgt.n	8001ac4 <__aeabi_dadd+0x98>
 8001a94:	2780      	movs	r7, #128	@ 0x80
 8001a96:	043f      	lsls	r7, r7, #16
 8001a98:	433b      	orrs	r3, r7
 8001a9a:	291f      	cmp	r1, #31
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dadd+0x74>
 8001a9e:	e1dd      	b.n	8001e5c <__aeabi_dadd+0x430>
 8001aa0:	2720      	movs	r7, #32
 8001aa2:	1a78      	subs	r0, r7, r1
 8001aa4:	001f      	movs	r7, r3
 8001aa6:	4087      	lsls	r7, r0
 8001aa8:	46ba      	mov	sl, r7
 8001aaa:	0017      	movs	r7, r2
 8001aac:	40cf      	lsrs	r7, r1
 8001aae:	4684      	mov	ip, r0
 8001ab0:	0038      	movs	r0, r7
 8001ab2:	4657      	mov	r7, sl
 8001ab4:	4307      	orrs	r7, r0
 8001ab6:	4660      	mov	r0, ip
 8001ab8:	4082      	lsls	r2, r0
 8001aba:	40cb      	lsrs	r3, r1
 8001abc:	1e50      	subs	r0, r2, #1
 8001abe:	4182      	sbcs	r2, r0
 8001ac0:	1af6      	subs	r6, r6, r3
 8001ac2:	4317      	orrs	r7, r2
 8001ac4:	464b      	mov	r3, r9
 8001ac6:	1bdf      	subs	r7, r3, r7
 8001ac8:	45b9      	cmp	r9, r7
 8001aca:	4180      	sbcs	r0, r0
 8001acc:	4240      	negs	r0, r0
 8001ace:	1a36      	subs	r6, r6, r0
 8001ad0:	0233      	lsls	r3, r6, #8
 8001ad2:	d400      	bmi.n	8001ad6 <__aeabi_dadd+0xaa>
 8001ad4:	e0ff      	b.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001ad6:	0276      	lsls	r6, r6, #9
 8001ad8:	0a76      	lsrs	r6, r6, #9
 8001ada:	2e00      	cmp	r6, #0
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_dadd+0xb4>
 8001ade:	e13c      	b.n	8001d5a <__aeabi_dadd+0x32e>
 8001ae0:	0030      	movs	r0, r6
 8001ae2:	f7fe fd25 	bl	8000530 <__clzsi2>
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	3b08      	subs	r3, #8
 8001aea:	2120      	movs	r1, #32
 8001aec:	0038      	movs	r0, r7
 8001aee:	1aca      	subs	r2, r1, r3
 8001af0:	40d0      	lsrs	r0, r2
 8001af2:	409e      	lsls	r6, r3
 8001af4:	0002      	movs	r2, r0
 8001af6:	409f      	lsls	r7, r3
 8001af8:	4332      	orrs	r2, r6
 8001afa:	429c      	cmp	r4, r3
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dadd+0xd4>
 8001afe:	e1a6      	b.n	8001e4e <__aeabi_dadd+0x422>
 8001b00:	1b18      	subs	r0, r3, r4
 8001b02:	3001      	adds	r0, #1
 8001b04:	1a09      	subs	r1, r1, r0
 8001b06:	003e      	movs	r6, r7
 8001b08:	408f      	lsls	r7, r1
 8001b0a:	40c6      	lsrs	r6, r0
 8001b0c:	1e7b      	subs	r3, r7, #1
 8001b0e:	419f      	sbcs	r7, r3
 8001b10:	0013      	movs	r3, r2
 8001b12:	408b      	lsls	r3, r1
 8001b14:	4337      	orrs	r7, r6
 8001b16:	431f      	orrs	r7, r3
 8001b18:	40c2      	lsrs	r2, r0
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	0016      	movs	r6, r2
 8001b1e:	2400      	movs	r4, #0
 8001b20:	4313      	orrs	r3, r2
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dadd+0xfa>
 8001b24:	e1df      	b.n	8001ee6 <__aeabi_dadd+0x4ba>
 8001b26:	077b      	lsls	r3, r7, #29
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dadd+0x100>
 8001b2a:	e332      	b.n	8002192 <__aeabi_dadd+0x766>
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	003a      	movs	r2, r7
 8001b30:	403b      	ands	r3, r7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d004      	beq.n	8001b40 <__aeabi_dadd+0x114>
 8001b36:	1d3a      	adds	r2, r7, #4
 8001b38:	42ba      	cmp	r2, r7
 8001b3a:	41bf      	sbcs	r7, r7
 8001b3c:	427f      	negs	r7, r7
 8001b3e:	19f6      	adds	r6, r6, r7
 8001b40:	0233      	lsls	r3, r6, #8
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dadd+0x11a>
 8001b44:	e323      	b.n	800218e <__aeabi_dadd+0x762>
 8001b46:	4b9c      	ldr	r3, [pc, #624]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b48:	3401      	adds	r4, #1
 8001b4a:	429c      	cmp	r4, r3
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dadd+0x124>
 8001b4e:	e0b4      	b.n	8001cba <__aeabi_dadd+0x28e>
 8001b50:	4b9a      	ldr	r3, [pc, #616]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001b52:	0564      	lsls	r4, r4, #21
 8001b54:	401e      	ands	r6, r3
 8001b56:	0d64      	lsrs	r4, r4, #21
 8001b58:	0777      	lsls	r7, r6, #29
 8001b5a:	08d2      	lsrs	r2, r2, #3
 8001b5c:	0276      	lsls	r6, r6, #9
 8001b5e:	4317      	orrs	r7, r2
 8001b60:	0b36      	lsrs	r6, r6, #12
 8001b62:	e0ac      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001b64:	2900      	cmp	r1, #0
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dadd+0x13e>
 8001b68:	e07e      	b.n	8001c68 <__aeabi_dadd+0x23c>
 8001b6a:	4641      	mov	r1, r8
 8001b6c:	1b09      	subs	r1, r1, r4
 8001b6e:	2c00      	cmp	r4, #0
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dadd+0x148>
 8001b72:	e160      	b.n	8001e36 <__aeabi_dadd+0x40a>
 8001b74:	0034      	movs	r4, r6
 8001b76:	4648      	mov	r0, r9
 8001b78:	4304      	orrs	r4, r0
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dadd+0x152>
 8001b7c:	e1c9      	b.n	8001f12 <__aeabi_dadd+0x4e6>
 8001b7e:	1e4c      	subs	r4, r1, #1
 8001b80:	2901      	cmp	r1, #1
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dadd+0x15a>
 8001b84:	e22e      	b.n	8001fe4 <__aeabi_dadd+0x5b8>
 8001b86:	4d8c      	ldr	r5, [pc, #560]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b88:	42a9      	cmp	r1, r5
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dadd+0x162>
 8001b8c:	e224      	b.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001b8e:	2701      	movs	r7, #1
 8001b90:	2c38      	cmp	r4, #56	@ 0x38
 8001b92:	dc11      	bgt.n	8001bb8 <__aeabi_dadd+0x18c>
 8001b94:	0021      	movs	r1, r4
 8001b96:	291f      	cmp	r1, #31
 8001b98:	dd00      	ble.n	8001b9c <__aeabi_dadd+0x170>
 8001b9a:	e20b      	b.n	8001fb4 <__aeabi_dadd+0x588>
 8001b9c:	2420      	movs	r4, #32
 8001b9e:	0037      	movs	r7, r6
 8001ba0:	4648      	mov	r0, r9
 8001ba2:	1a64      	subs	r4, r4, r1
 8001ba4:	40a7      	lsls	r7, r4
 8001ba6:	40c8      	lsrs	r0, r1
 8001ba8:	4307      	orrs	r7, r0
 8001baa:	4648      	mov	r0, r9
 8001bac:	40a0      	lsls	r0, r4
 8001bae:	40ce      	lsrs	r6, r1
 8001bb0:	1e44      	subs	r4, r0, #1
 8001bb2:	41a0      	sbcs	r0, r4
 8001bb4:	1b9b      	subs	r3, r3, r6
 8001bb6:	4307      	orrs	r7, r0
 8001bb8:	1bd7      	subs	r7, r2, r7
 8001bba:	42ba      	cmp	r2, r7
 8001bbc:	4192      	sbcs	r2, r2
 8001bbe:	4252      	negs	r2, r2
 8001bc0:	4665      	mov	r5, ip
 8001bc2:	4644      	mov	r4, r8
 8001bc4:	1a9e      	subs	r6, r3, r2
 8001bc6:	e783      	b.n	8001ad0 <__aeabi_dadd+0xa4>
 8001bc8:	2900      	cmp	r1, #0
 8001bca:	dc00      	bgt.n	8001bce <__aeabi_dadd+0x1a2>
 8001bcc:	e09c      	b.n	8001d08 <__aeabi_dadd+0x2dc>
 8001bce:	4647      	mov	r7, r8
 8001bd0:	2f00      	cmp	r7, #0
 8001bd2:	d167      	bne.n	8001ca4 <__aeabi_dadd+0x278>
 8001bd4:	001f      	movs	r7, r3
 8001bd6:	4317      	orrs	r7, r2
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dadd+0x1b0>
 8001bda:	e0e4      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001bdc:	1e48      	subs	r0, r1, #1
 8001bde:	2901      	cmp	r1, #1
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dadd+0x1b8>
 8001be2:	e19b      	b.n	8001f1c <__aeabi_dadd+0x4f0>
 8001be4:	4f74      	ldr	r7, [pc, #464]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001be6:	42b9      	cmp	r1, r7
 8001be8:	d100      	bne.n	8001bec <__aeabi_dadd+0x1c0>
 8001bea:	e0eb      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001bec:	2701      	movs	r7, #1
 8001bee:	0001      	movs	r1, r0
 8001bf0:	2838      	cmp	r0, #56	@ 0x38
 8001bf2:	dc11      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001bf4:	291f      	cmp	r1, #31
 8001bf6:	dd00      	ble.n	8001bfa <__aeabi_dadd+0x1ce>
 8001bf8:	e1c7      	b.n	8001f8a <__aeabi_dadd+0x55e>
 8001bfa:	2720      	movs	r7, #32
 8001bfc:	1a78      	subs	r0, r7, r1
 8001bfe:	001f      	movs	r7, r3
 8001c00:	4684      	mov	ip, r0
 8001c02:	4087      	lsls	r7, r0
 8001c04:	0010      	movs	r0, r2
 8001c06:	40c8      	lsrs	r0, r1
 8001c08:	4307      	orrs	r7, r0
 8001c0a:	4660      	mov	r0, ip
 8001c0c:	4082      	lsls	r2, r0
 8001c0e:	40cb      	lsrs	r3, r1
 8001c10:	1e50      	subs	r0, r2, #1
 8001c12:	4182      	sbcs	r2, r0
 8001c14:	18f6      	adds	r6, r6, r3
 8001c16:	4317      	orrs	r7, r2
 8001c18:	444f      	add	r7, r9
 8001c1a:	454f      	cmp	r7, r9
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1836      	adds	r6, r6, r0
 8001c22:	0233      	lsls	r3, r6, #8
 8001c24:	d557      	bpl.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001c26:	4b64      	ldr	r3, [pc, #400]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c28:	3401      	adds	r4, #1
 8001c2a:	429c      	cmp	r4, r3
 8001c2c:	d045      	beq.n	8001cba <__aeabi_dadd+0x28e>
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4b62      	ldr	r3, [pc, #392]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001c32:	087a      	lsrs	r2, r7, #1
 8001c34:	401e      	ands	r6, r3
 8001c36:	4039      	ands	r1, r7
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	07f7      	lsls	r7, r6, #31
 8001c3c:	4317      	orrs	r7, r2
 8001c3e:	0876      	lsrs	r6, r6, #1
 8001c40:	e771      	b.n	8001b26 <__aeabi_dadd+0xfa>
 8001c42:	001f      	movs	r7, r3
 8001c44:	4317      	orrs	r7, r2
 8001c46:	d100      	bne.n	8001c4a <__aeabi_dadd+0x21e>
 8001c48:	e0ad      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001c4a:	1e4f      	subs	r7, r1, #1
 8001c4c:	46bc      	mov	ip, r7
 8001c4e:	2901      	cmp	r1, #1
 8001c50:	d100      	bne.n	8001c54 <__aeabi_dadd+0x228>
 8001c52:	e182      	b.n	8001f5a <__aeabi_dadd+0x52e>
 8001c54:	4f58      	ldr	r7, [pc, #352]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c56:	42b9      	cmp	r1, r7
 8001c58:	d100      	bne.n	8001c5c <__aeabi_dadd+0x230>
 8001c5a:	e190      	b.n	8001f7e <__aeabi_dadd+0x552>
 8001c5c:	4661      	mov	r1, ip
 8001c5e:	2701      	movs	r7, #1
 8001c60:	2938      	cmp	r1, #56	@ 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_dadd+0x23a>
 8001c64:	e72e      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001c66:	e718      	b.n	8001a9a <__aeabi_dadd+0x6e>
 8001c68:	4f55      	ldr	r7, [pc, #340]	@ (8001dc0 <__aeabi_dadd+0x394>)
 8001c6a:	1c61      	adds	r1, r4, #1
 8001c6c:	4239      	tst	r1, r7
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dadd+0x246>
 8001c70:	e0d0      	b.n	8001e14 <__aeabi_dadd+0x3e8>
 8001c72:	0031      	movs	r1, r6
 8001c74:	4648      	mov	r0, r9
 8001c76:	001f      	movs	r7, r3
 8001c78:	4301      	orrs	r1, r0
 8001c7a:	4317      	orrs	r7, r2
 8001c7c:	2c00      	cmp	r4, #0
 8001c7e:	d000      	beq.n	8001c82 <__aeabi_dadd+0x256>
 8001c80:	e13d      	b.n	8001efe <__aeabi_dadd+0x4d2>
 8001c82:	2900      	cmp	r1, #0
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dadd+0x25c>
 8001c86:	e1bc      	b.n	8002002 <__aeabi_dadd+0x5d6>
 8001c88:	2f00      	cmp	r7, #0
 8001c8a:	d000      	beq.n	8001c8e <__aeabi_dadd+0x262>
 8001c8c:	e1bf      	b.n	800200e <__aeabi_dadd+0x5e2>
 8001c8e:	464b      	mov	r3, r9
 8001c90:	2100      	movs	r1, #0
 8001c92:	08d8      	lsrs	r0, r3, #3
 8001c94:	0777      	lsls	r7, r6, #29
 8001c96:	4307      	orrs	r7, r0
 8001c98:	08f0      	lsrs	r0, r6, #3
 8001c9a:	0306      	lsls	r6, r0, #12
 8001c9c:	054c      	lsls	r4, r1, #21
 8001c9e:	0b36      	lsrs	r6, r6, #12
 8001ca0:	0d64      	lsrs	r4, r4, #21
 8001ca2:	e00c      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001ca4:	4f44      	ldr	r7, [pc, #272]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ca6:	42bc      	cmp	r4, r7
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dadd+0x280>
 8001caa:	e08b      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001cac:	2701      	movs	r7, #1
 8001cae:	2938      	cmp	r1, #56	@ 0x38
 8001cb0:	dcb2      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001cb2:	2780      	movs	r7, #128	@ 0x80
 8001cb4:	043f      	lsls	r7, r7, #16
 8001cb6:	433b      	orrs	r3, r7
 8001cb8:	e79c      	b.n	8001bf4 <__aeabi_dadd+0x1c8>
 8001cba:	2600      	movs	r6, #0
 8001cbc:	2700      	movs	r7, #0
 8001cbe:	0524      	lsls	r4, r4, #20
 8001cc0:	4334      	orrs	r4, r6
 8001cc2:	07ed      	lsls	r5, r5, #31
 8001cc4:	432c      	orrs	r4, r5
 8001cc6:	0038      	movs	r0, r7
 8001cc8:	0021      	movs	r1, r4
 8001cca:	b002      	add	sp, #8
 8001ccc:	bce0      	pop	{r5, r6, r7}
 8001cce:	46ba      	mov	sl, r7
 8001cd0:	46b1      	mov	r9, r6
 8001cd2:	46a8      	mov	r8, r5
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd6:	077b      	lsls	r3, r7, #29
 8001cd8:	d004      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001cda:	230f      	movs	r3, #15
 8001cdc:	403b      	ands	r3, r7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001ce2:	e728      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001ce4:	08f8      	lsrs	r0, r7, #3
 8001ce6:	4b34      	ldr	r3, [pc, #208]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ce8:	0777      	lsls	r7, r6, #29
 8001cea:	4307      	orrs	r7, r0
 8001cec:	08f0      	lsrs	r0, r6, #3
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	d000      	beq.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001cf2:	e24a      	b.n	800218a <__aeabi_dadd+0x75e>
 8001cf4:	003b      	movs	r3, r7
 8001cf6:	4303      	orrs	r3, r0
 8001cf8:	d059      	beq.n	8001dae <__aeabi_dadd+0x382>
 8001cfa:	2680      	movs	r6, #128	@ 0x80
 8001cfc:	0336      	lsls	r6, r6, #12
 8001cfe:	4306      	orrs	r6, r0
 8001d00:	0336      	lsls	r6, r6, #12
 8001d02:	4c2d      	ldr	r4, [pc, #180]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d04:	0b36      	lsrs	r6, r6, #12
 8001d06:	e7da      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001d08:	2900      	cmp	r1, #0
 8001d0a:	d061      	beq.n	8001dd0 <__aeabi_dadd+0x3a4>
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	1b09      	subs	r1, r1, r4
 8001d10:	2c00      	cmp	r4, #0
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dadd+0x2ea>
 8001d14:	e0b9      	b.n	8001e8a <__aeabi_dadd+0x45e>
 8001d16:	4c28      	ldr	r4, [pc, #160]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d18:	45a0      	cmp	r8, r4
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_dadd+0x2f2>
 8001d1c:	e1a5      	b.n	800206a <__aeabi_dadd+0x63e>
 8001d1e:	2701      	movs	r7, #1
 8001d20:	2938      	cmp	r1, #56	@ 0x38
 8001d22:	dc13      	bgt.n	8001d4c <__aeabi_dadd+0x320>
 8001d24:	2480      	movs	r4, #128	@ 0x80
 8001d26:	0424      	lsls	r4, r4, #16
 8001d28:	4326      	orrs	r6, r4
 8001d2a:	291f      	cmp	r1, #31
 8001d2c:	dd00      	ble.n	8001d30 <__aeabi_dadd+0x304>
 8001d2e:	e1c8      	b.n	80020c2 <__aeabi_dadd+0x696>
 8001d30:	2420      	movs	r4, #32
 8001d32:	0037      	movs	r7, r6
 8001d34:	4648      	mov	r0, r9
 8001d36:	1a64      	subs	r4, r4, r1
 8001d38:	40a7      	lsls	r7, r4
 8001d3a:	40c8      	lsrs	r0, r1
 8001d3c:	4307      	orrs	r7, r0
 8001d3e:	4648      	mov	r0, r9
 8001d40:	40a0      	lsls	r0, r4
 8001d42:	40ce      	lsrs	r6, r1
 8001d44:	1e44      	subs	r4, r0, #1
 8001d46:	41a0      	sbcs	r0, r4
 8001d48:	199b      	adds	r3, r3, r6
 8001d4a:	4307      	orrs	r7, r0
 8001d4c:	18bf      	adds	r7, r7, r2
 8001d4e:	4297      	cmp	r7, r2
 8001d50:	4192      	sbcs	r2, r2
 8001d52:	4252      	negs	r2, r2
 8001d54:	4644      	mov	r4, r8
 8001d56:	18d6      	adds	r6, r2, r3
 8001d58:	e763      	b.n	8001c22 <__aeabi_dadd+0x1f6>
 8001d5a:	0038      	movs	r0, r7
 8001d5c:	f7fe fbe8 	bl	8000530 <__clzsi2>
 8001d60:	0003      	movs	r3, r0
 8001d62:	3318      	adds	r3, #24
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dadd+0x33e>
 8001d68:	e6bf      	b.n	8001aea <__aeabi_dadd+0xbe>
 8001d6a:	003a      	movs	r2, r7
 8001d6c:	3808      	subs	r0, #8
 8001d6e:	4082      	lsls	r2, r0
 8001d70:	429c      	cmp	r4, r3
 8001d72:	dd00      	ble.n	8001d76 <__aeabi_dadd+0x34a>
 8001d74:	e083      	b.n	8001e7e <__aeabi_dadd+0x452>
 8001d76:	1b1b      	subs	r3, r3, r4
 8001d78:	1c58      	adds	r0, r3, #1
 8001d7a:	281f      	cmp	r0, #31
 8001d7c:	dc00      	bgt.n	8001d80 <__aeabi_dadd+0x354>
 8001d7e:	e1b4      	b.n	80020ea <__aeabi_dadd+0x6be>
 8001d80:	0017      	movs	r7, r2
 8001d82:	3b1f      	subs	r3, #31
 8001d84:	40df      	lsrs	r7, r3
 8001d86:	2820      	cmp	r0, #32
 8001d88:	d005      	beq.n	8001d96 <__aeabi_dadd+0x36a>
 8001d8a:	2340      	movs	r3, #64	@ 0x40
 8001d8c:	1a1b      	subs	r3, r3, r0
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	1e53      	subs	r3, r2, #1
 8001d92:	419a      	sbcs	r2, r3
 8001d94:	4317      	orrs	r7, r2
 8001d96:	2400      	movs	r4, #0
 8001d98:	2f00      	cmp	r7, #0
 8001d9a:	d00a      	beq.n	8001db2 <__aeabi_dadd+0x386>
 8001d9c:	077b      	lsls	r3, r7, #29
 8001d9e:	d000      	beq.n	8001da2 <__aeabi_dadd+0x376>
 8001da0:	e6c4      	b.n	8001b2c <__aeabi_dadd+0x100>
 8001da2:	0026      	movs	r6, r4
 8001da4:	e79e      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001da6:	464b      	mov	r3, r9
 8001da8:	000c      	movs	r4, r1
 8001daa:	08d8      	lsrs	r0, r3, #3
 8001dac:	e79b      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001dae:	2700      	movs	r7, #0
 8001db0:	4c01      	ldr	r4, [pc, #4]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001db2:	2600      	movs	r6, #0
 8001db4:	e783      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	ff7fffff 	.word	0xff7fffff
 8001dc0:	000007fe 	.word	0x000007fe
 8001dc4:	464b      	mov	r3, r9
 8001dc6:	0777      	lsls	r7, r6, #29
 8001dc8:	08d8      	lsrs	r0, r3, #3
 8001dca:	4307      	orrs	r7, r0
 8001dcc:	08f0      	lsrs	r0, r6, #3
 8001dce:	e791      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001dd0:	4fcd      	ldr	r7, [pc, #820]	@ (8002108 <__aeabi_dadd+0x6dc>)
 8001dd2:	1c61      	adds	r1, r4, #1
 8001dd4:	4239      	tst	r1, r7
 8001dd6:	d16b      	bne.n	8001eb0 <__aeabi_dadd+0x484>
 8001dd8:	0031      	movs	r1, r6
 8001dda:	4648      	mov	r0, r9
 8001ddc:	4301      	orrs	r1, r0
 8001dde:	2c00      	cmp	r4, #0
 8001de0:	d000      	beq.n	8001de4 <__aeabi_dadd+0x3b8>
 8001de2:	e14b      	b.n	800207c <__aeabi_dadd+0x650>
 8001de4:	001f      	movs	r7, r3
 8001de6:	4317      	orrs	r7, r2
 8001de8:	2900      	cmp	r1, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dadd+0x3c2>
 8001dec:	e181      	b.n	80020f2 <__aeabi_dadd+0x6c6>
 8001dee:	2f00      	cmp	r7, #0
 8001df0:	d100      	bne.n	8001df4 <__aeabi_dadd+0x3c8>
 8001df2:	e74c      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001df4:	444a      	add	r2, r9
 8001df6:	454a      	cmp	r2, r9
 8001df8:	4180      	sbcs	r0, r0
 8001dfa:	18f6      	adds	r6, r6, r3
 8001dfc:	4240      	negs	r0, r0
 8001dfe:	1836      	adds	r6, r6, r0
 8001e00:	0233      	lsls	r3, r6, #8
 8001e02:	d500      	bpl.n	8001e06 <__aeabi_dadd+0x3da>
 8001e04:	e1b0      	b.n	8002168 <__aeabi_dadd+0x73c>
 8001e06:	0017      	movs	r7, r2
 8001e08:	4691      	mov	r9, r2
 8001e0a:	4337      	orrs	r7, r6
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dadd+0x3e4>
 8001e0e:	e73e      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001e10:	2600      	movs	r6, #0
 8001e12:	e754      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001e14:	4649      	mov	r1, r9
 8001e16:	1a89      	subs	r1, r1, r2
 8001e18:	4688      	mov	r8, r1
 8001e1a:	45c1      	cmp	r9, r8
 8001e1c:	41bf      	sbcs	r7, r7
 8001e1e:	1af1      	subs	r1, r6, r3
 8001e20:	427f      	negs	r7, r7
 8001e22:	1bc9      	subs	r1, r1, r7
 8001e24:	020f      	lsls	r7, r1, #8
 8001e26:	d461      	bmi.n	8001eec <__aeabi_dadd+0x4c0>
 8001e28:	4647      	mov	r7, r8
 8001e2a:	430f      	orrs	r7, r1
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dadd+0x404>
 8001e2e:	e0bd      	b.n	8001fac <__aeabi_dadd+0x580>
 8001e30:	000e      	movs	r6, r1
 8001e32:	4647      	mov	r7, r8
 8001e34:	e651      	b.n	8001ada <__aeabi_dadd+0xae>
 8001e36:	4cb5      	ldr	r4, [pc, #724]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e38:	45a0      	cmp	r8, r4
 8001e3a:	d100      	bne.n	8001e3e <__aeabi_dadd+0x412>
 8001e3c:	e100      	b.n	8002040 <__aeabi_dadd+0x614>
 8001e3e:	2701      	movs	r7, #1
 8001e40:	2938      	cmp	r1, #56	@ 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dadd+0x41a>
 8001e44:	e6b8      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001e46:	2480      	movs	r4, #128	@ 0x80
 8001e48:	0424      	lsls	r4, r4, #16
 8001e4a:	4326      	orrs	r6, r4
 8001e4c:	e6a3      	b.n	8001b96 <__aeabi_dadd+0x16a>
 8001e4e:	4eb0      	ldr	r6, [pc, #704]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e50:	1ae4      	subs	r4, r4, r3
 8001e52:	4016      	ands	r6, r2
 8001e54:	077b      	lsls	r3, r7, #29
 8001e56:	d000      	beq.n	8001e5a <__aeabi_dadd+0x42e>
 8001e58:	e73f      	b.n	8001cda <__aeabi_dadd+0x2ae>
 8001e5a:	e743      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001e5c:	000f      	movs	r7, r1
 8001e5e:	0018      	movs	r0, r3
 8001e60:	3f20      	subs	r7, #32
 8001e62:	40f8      	lsrs	r0, r7
 8001e64:	4684      	mov	ip, r0
 8001e66:	2920      	cmp	r1, #32
 8001e68:	d003      	beq.n	8001e72 <__aeabi_dadd+0x446>
 8001e6a:	2740      	movs	r7, #64	@ 0x40
 8001e6c:	1a79      	subs	r1, r7, r1
 8001e6e:	408b      	lsls	r3, r1
 8001e70:	431a      	orrs	r2, r3
 8001e72:	1e53      	subs	r3, r2, #1
 8001e74:	419a      	sbcs	r2, r3
 8001e76:	4663      	mov	r3, ip
 8001e78:	0017      	movs	r7, r2
 8001e7a:	431f      	orrs	r7, r3
 8001e7c:	e622      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001e7e:	48a4      	ldr	r0, [pc, #656]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e80:	1ae1      	subs	r1, r4, r3
 8001e82:	4010      	ands	r0, r2
 8001e84:	0747      	lsls	r7, r0, #29
 8001e86:	08c0      	lsrs	r0, r0, #3
 8001e88:	e707      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001e8a:	0034      	movs	r4, r6
 8001e8c:	4648      	mov	r0, r9
 8001e8e:	4304      	orrs	r4, r0
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dadd+0x468>
 8001e92:	e0fa      	b.n	800208a <__aeabi_dadd+0x65e>
 8001e94:	1e4c      	subs	r4, r1, #1
 8001e96:	2901      	cmp	r1, #1
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dadd+0x470>
 8001e9a:	e0d7      	b.n	800204c <__aeabi_dadd+0x620>
 8001e9c:	4f9b      	ldr	r7, [pc, #620]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e9e:	42b9      	cmp	r1, r7
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dadd+0x478>
 8001ea2:	e0e2      	b.n	800206a <__aeabi_dadd+0x63e>
 8001ea4:	2701      	movs	r7, #1
 8001ea6:	2c38      	cmp	r4, #56	@ 0x38
 8001ea8:	dd00      	ble.n	8001eac <__aeabi_dadd+0x480>
 8001eaa:	e74f      	b.n	8001d4c <__aeabi_dadd+0x320>
 8001eac:	0021      	movs	r1, r4
 8001eae:	e73c      	b.n	8001d2a <__aeabi_dadd+0x2fe>
 8001eb0:	4c96      	ldr	r4, [pc, #600]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001eb2:	42a1      	cmp	r1, r4
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_dadd+0x48c>
 8001eb6:	e0dd      	b.n	8002074 <__aeabi_dadd+0x648>
 8001eb8:	444a      	add	r2, r9
 8001eba:	454a      	cmp	r2, r9
 8001ebc:	4180      	sbcs	r0, r0
 8001ebe:	18f3      	adds	r3, r6, r3
 8001ec0:	4240      	negs	r0, r0
 8001ec2:	1818      	adds	r0, r3, r0
 8001ec4:	07c7      	lsls	r7, r0, #31
 8001ec6:	0852      	lsrs	r2, r2, #1
 8001ec8:	4317      	orrs	r7, r2
 8001eca:	0846      	lsrs	r6, r0, #1
 8001ecc:	0752      	lsls	r2, r2, #29
 8001ece:	d005      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	000c      	movs	r4, r1
 8001ed4:	403a      	ands	r2, r7
 8001ed6:	2a04      	cmp	r2, #4
 8001ed8:	d000      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001eda:	e62c      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001edc:	0776      	lsls	r6, r6, #29
 8001ede:	08ff      	lsrs	r7, r7, #3
 8001ee0:	4337      	orrs	r7, r6
 8001ee2:	0900      	lsrs	r0, r0, #4
 8001ee4:	e6d9      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001ee6:	2700      	movs	r7, #0
 8001ee8:	2600      	movs	r6, #0
 8001eea:	e6e8      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001eec:	4649      	mov	r1, r9
 8001eee:	1a57      	subs	r7, r2, r1
 8001ef0:	42ba      	cmp	r2, r7
 8001ef2:	4192      	sbcs	r2, r2
 8001ef4:	1b9e      	subs	r6, r3, r6
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	4665      	mov	r5, ip
 8001efa:	1ab6      	subs	r6, r6, r2
 8001efc:	e5ed      	b.n	8001ada <__aeabi_dadd+0xae>
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dadd+0x4d8>
 8001f02:	e0c6      	b.n	8002092 <__aeabi_dadd+0x666>
 8001f04:	2f00      	cmp	r7, #0
 8001f06:	d167      	bne.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001f08:	2680      	movs	r6, #128	@ 0x80
 8001f0a:	2500      	movs	r5, #0
 8001f0c:	4c7f      	ldr	r4, [pc, #508]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001f0e:	0336      	lsls	r6, r6, #12
 8001f10:	e6d5      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001f12:	4665      	mov	r5, ip
 8001f14:	000c      	movs	r4, r1
 8001f16:	001e      	movs	r6, r3
 8001f18:	08d0      	lsrs	r0, r2, #3
 8001f1a:	e6e4      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001f1c:	444a      	add	r2, r9
 8001f1e:	454a      	cmp	r2, r9
 8001f20:	4180      	sbcs	r0, r0
 8001f22:	18f3      	adds	r3, r6, r3
 8001f24:	4240      	negs	r0, r0
 8001f26:	1818      	adds	r0, r3, r0
 8001f28:	0011      	movs	r1, r2
 8001f2a:	0203      	lsls	r3, r0, #8
 8001f2c:	d400      	bmi.n	8001f30 <__aeabi_dadd+0x504>
 8001f2e:	e096      	b.n	800205e <__aeabi_dadd+0x632>
 8001f30:	4b77      	ldr	r3, [pc, #476]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001f32:	0849      	lsrs	r1, r1, #1
 8001f34:	4018      	ands	r0, r3
 8001f36:	07c3      	lsls	r3, r0, #31
 8001f38:	430b      	orrs	r3, r1
 8001f3a:	0844      	lsrs	r4, r0, #1
 8001f3c:	0749      	lsls	r1, r1, #29
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dadd+0x516>
 8001f40:	e129      	b.n	8002196 <__aeabi_dadd+0x76a>
 8001f42:	220f      	movs	r2, #15
 8001f44:	401a      	ands	r2, r3
 8001f46:	2a04      	cmp	r2, #4
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dadd+0x520>
 8001f4a:	e0ea      	b.n	8002122 <__aeabi_dadd+0x6f6>
 8001f4c:	1d1f      	adds	r7, r3, #4
 8001f4e:	429f      	cmp	r7, r3
 8001f50:	41b6      	sbcs	r6, r6
 8001f52:	4276      	negs	r6, r6
 8001f54:	1936      	adds	r6, r6, r4
 8001f56:	2402      	movs	r4, #2
 8001f58:	e6c4      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001f5a:	4649      	mov	r1, r9
 8001f5c:	1a8f      	subs	r7, r1, r2
 8001f5e:	45b9      	cmp	r9, r7
 8001f60:	4180      	sbcs	r0, r0
 8001f62:	1af6      	subs	r6, r6, r3
 8001f64:	4240      	negs	r0, r0
 8001f66:	1a36      	subs	r6, r6, r0
 8001f68:	0233      	lsls	r3, r6, #8
 8001f6a:	d406      	bmi.n	8001f7a <__aeabi_dadd+0x54e>
 8001f6c:	0773      	lsls	r3, r6, #29
 8001f6e:	08ff      	lsrs	r7, r7, #3
 8001f70:	2101      	movs	r1, #1
 8001f72:	431f      	orrs	r7, r3
 8001f74:	08f0      	lsrs	r0, r6, #3
 8001f76:	e690      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001f78:	4665      	mov	r5, ip
 8001f7a:	2401      	movs	r4, #1
 8001f7c:	e5ab      	b.n	8001ad6 <__aeabi_dadd+0xaa>
 8001f7e:	464b      	mov	r3, r9
 8001f80:	0777      	lsls	r7, r6, #29
 8001f82:	08d8      	lsrs	r0, r3, #3
 8001f84:	4307      	orrs	r7, r0
 8001f86:	08f0      	lsrs	r0, r6, #3
 8001f88:	e6b4      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001f8a:	000f      	movs	r7, r1
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	3f20      	subs	r7, #32
 8001f90:	40f8      	lsrs	r0, r7
 8001f92:	4684      	mov	ip, r0
 8001f94:	2920      	cmp	r1, #32
 8001f96:	d003      	beq.n	8001fa0 <__aeabi_dadd+0x574>
 8001f98:	2740      	movs	r7, #64	@ 0x40
 8001f9a:	1a79      	subs	r1, r7, r1
 8001f9c:	408b      	lsls	r3, r1
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	1e53      	subs	r3, r2, #1
 8001fa2:	419a      	sbcs	r2, r3
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	0017      	movs	r7, r2
 8001fa8:	431f      	orrs	r7, r3
 8001faa:	e635      	b.n	8001c18 <__aeabi_dadd+0x1ec>
 8001fac:	2500      	movs	r5, #0
 8001fae:	2400      	movs	r4, #0
 8001fb0:	2600      	movs	r6, #0
 8001fb2:	e684      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001fb4:	000c      	movs	r4, r1
 8001fb6:	0035      	movs	r5, r6
 8001fb8:	3c20      	subs	r4, #32
 8001fba:	40e5      	lsrs	r5, r4
 8001fbc:	2920      	cmp	r1, #32
 8001fbe:	d005      	beq.n	8001fcc <__aeabi_dadd+0x5a0>
 8001fc0:	2440      	movs	r4, #64	@ 0x40
 8001fc2:	1a61      	subs	r1, r4, r1
 8001fc4:	408e      	lsls	r6, r1
 8001fc6:	4649      	mov	r1, r9
 8001fc8:	4331      	orrs	r1, r6
 8001fca:	4689      	mov	r9, r1
 8001fcc:	4648      	mov	r0, r9
 8001fce:	1e41      	subs	r1, r0, #1
 8001fd0:	4188      	sbcs	r0, r1
 8001fd2:	0007      	movs	r7, r0
 8001fd4:	432f      	orrs	r7, r5
 8001fd6:	e5ef      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001fd8:	08d2      	lsrs	r2, r2, #3
 8001fda:	075f      	lsls	r7, r3, #29
 8001fdc:	4665      	mov	r5, ip
 8001fde:	4317      	orrs	r7, r2
 8001fe0:	08d8      	lsrs	r0, r3, #3
 8001fe2:	e687      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001fe4:	1a17      	subs	r7, r2, r0
 8001fe6:	42ba      	cmp	r2, r7
 8001fe8:	4192      	sbcs	r2, r2
 8001fea:	1b9e      	subs	r6, r3, r6
 8001fec:	4252      	negs	r2, r2
 8001fee:	1ab6      	subs	r6, r6, r2
 8001ff0:	0233      	lsls	r3, r6, #8
 8001ff2:	d4c1      	bmi.n	8001f78 <__aeabi_dadd+0x54c>
 8001ff4:	0773      	lsls	r3, r6, #29
 8001ff6:	08ff      	lsrs	r7, r7, #3
 8001ff8:	4665      	mov	r5, ip
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	431f      	orrs	r7, r3
 8001ffe:	08f0      	lsrs	r0, r6, #3
 8002000:	e64b      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8002002:	2f00      	cmp	r7, #0
 8002004:	d07b      	beq.n	80020fe <__aeabi_dadd+0x6d2>
 8002006:	4665      	mov	r5, ip
 8002008:	001e      	movs	r6, r3
 800200a:	4691      	mov	r9, r2
 800200c:	e63f      	b.n	8001c8e <__aeabi_dadd+0x262>
 800200e:	1a81      	subs	r1, r0, r2
 8002010:	4688      	mov	r8, r1
 8002012:	45c1      	cmp	r9, r8
 8002014:	41a4      	sbcs	r4, r4
 8002016:	1af1      	subs	r1, r6, r3
 8002018:	4264      	negs	r4, r4
 800201a:	1b09      	subs	r1, r1, r4
 800201c:	2480      	movs	r4, #128	@ 0x80
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4221      	tst	r1, r4
 8002022:	d077      	beq.n	8002114 <__aeabi_dadd+0x6e8>
 8002024:	1a10      	subs	r0, r2, r0
 8002026:	4282      	cmp	r2, r0
 8002028:	4192      	sbcs	r2, r2
 800202a:	0007      	movs	r7, r0
 800202c:	1b9e      	subs	r6, r3, r6
 800202e:	4252      	negs	r2, r2
 8002030:	1ab6      	subs	r6, r6, r2
 8002032:	4337      	orrs	r7, r6
 8002034:	d000      	beq.n	8002038 <__aeabi_dadd+0x60c>
 8002036:	e0a0      	b.n	800217a <__aeabi_dadd+0x74e>
 8002038:	4665      	mov	r5, ip
 800203a:	2400      	movs	r4, #0
 800203c:	2600      	movs	r6, #0
 800203e:	e63e      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002040:	075f      	lsls	r7, r3, #29
 8002042:	08d2      	lsrs	r2, r2, #3
 8002044:	4665      	mov	r5, ip
 8002046:	4317      	orrs	r7, r2
 8002048:	08d8      	lsrs	r0, r3, #3
 800204a:	e653      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800204c:	1881      	adds	r1, r0, r2
 800204e:	4291      	cmp	r1, r2
 8002050:	4192      	sbcs	r2, r2
 8002052:	18f0      	adds	r0, r6, r3
 8002054:	4252      	negs	r2, r2
 8002056:	1880      	adds	r0, r0, r2
 8002058:	0203      	lsls	r3, r0, #8
 800205a:	d500      	bpl.n	800205e <__aeabi_dadd+0x632>
 800205c:	e768      	b.n	8001f30 <__aeabi_dadd+0x504>
 800205e:	0747      	lsls	r7, r0, #29
 8002060:	08c9      	lsrs	r1, r1, #3
 8002062:	430f      	orrs	r7, r1
 8002064:	08c0      	lsrs	r0, r0, #3
 8002066:	2101      	movs	r1, #1
 8002068:	e617      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800206a:	08d2      	lsrs	r2, r2, #3
 800206c:	075f      	lsls	r7, r3, #29
 800206e:	4317      	orrs	r7, r2
 8002070:	08d8      	lsrs	r0, r3, #3
 8002072:	e63f      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002074:	000c      	movs	r4, r1
 8002076:	2600      	movs	r6, #0
 8002078:	2700      	movs	r7, #0
 800207a:	e620      	b.n	8001cbe <__aeabi_dadd+0x292>
 800207c:	2900      	cmp	r1, #0
 800207e:	d156      	bne.n	800212e <__aeabi_dadd+0x702>
 8002080:	075f      	lsls	r7, r3, #29
 8002082:	08d2      	lsrs	r2, r2, #3
 8002084:	4317      	orrs	r7, r2
 8002086:	08d8      	lsrs	r0, r3, #3
 8002088:	e634      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800208a:	000c      	movs	r4, r1
 800208c:	001e      	movs	r6, r3
 800208e:	08d0      	lsrs	r0, r2, #3
 8002090:	e629      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8002092:	08c1      	lsrs	r1, r0, #3
 8002094:	0770      	lsls	r0, r6, #29
 8002096:	4301      	orrs	r1, r0
 8002098:	08f0      	lsrs	r0, r6, #3
 800209a:	2f00      	cmp	r7, #0
 800209c:	d062      	beq.n	8002164 <__aeabi_dadd+0x738>
 800209e:	2480      	movs	r4, #128	@ 0x80
 80020a0:	0324      	lsls	r4, r4, #12
 80020a2:	4220      	tst	r0, r4
 80020a4:	d007      	beq.n	80020b6 <__aeabi_dadd+0x68a>
 80020a6:	08de      	lsrs	r6, r3, #3
 80020a8:	4226      	tst	r6, r4
 80020aa:	d104      	bne.n	80020b6 <__aeabi_dadd+0x68a>
 80020ac:	4665      	mov	r5, ip
 80020ae:	0030      	movs	r0, r6
 80020b0:	08d1      	lsrs	r1, r2, #3
 80020b2:	075b      	lsls	r3, r3, #29
 80020b4:	4319      	orrs	r1, r3
 80020b6:	0f4f      	lsrs	r7, r1, #29
 80020b8:	00c9      	lsls	r1, r1, #3
 80020ba:	08c9      	lsrs	r1, r1, #3
 80020bc:	077f      	lsls	r7, r7, #29
 80020be:	430f      	orrs	r7, r1
 80020c0:	e618      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 80020c2:	000c      	movs	r4, r1
 80020c4:	0030      	movs	r0, r6
 80020c6:	3c20      	subs	r4, #32
 80020c8:	40e0      	lsrs	r0, r4
 80020ca:	4684      	mov	ip, r0
 80020cc:	2920      	cmp	r1, #32
 80020ce:	d005      	beq.n	80020dc <__aeabi_dadd+0x6b0>
 80020d0:	2440      	movs	r4, #64	@ 0x40
 80020d2:	1a61      	subs	r1, r4, r1
 80020d4:	408e      	lsls	r6, r1
 80020d6:	4649      	mov	r1, r9
 80020d8:	4331      	orrs	r1, r6
 80020da:	4689      	mov	r9, r1
 80020dc:	4648      	mov	r0, r9
 80020de:	1e41      	subs	r1, r0, #1
 80020e0:	4188      	sbcs	r0, r1
 80020e2:	4661      	mov	r1, ip
 80020e4:	0007      	movs	r7, r0
 80020e6:	430f      	orrs	r7, r1
 80020e8:	e630      	b.n	8001d4c <__aeabi_dadd+0x320>
 80020ea:	2120      	movs	r1, #32
 80020ec:	2700      	movs	r7, #0
 80020ee:	1a09      	subs	r1, r1, r0
 80020f0:	e50e      	b.n	8001b10 <__aeabi_dadd+0xe4>
 80020f2:	001e      	movs	r6, r3
 80020f4:	2f00      	cmp	r7, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dadd+0x6ce>
 80020f8:	e522      	b.n	8001b40 <__aeabi_dadd+0x114>
 80020fa:	2400      	movs	r4, #0
 80020fc:	e758      	b.n	8001fb0 <__aeabi_dadd+0x584>
 80020fe:	2500      	movs	r5, #0
 8002100:	2400      	movs	r4, #0
 8002102:	2600      	movs	r6, #0
 8002104:	e5db      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	000007fe 	.word	0x000007fe
 800210c:	000007ff 	.word	0x000007ff
 8002110:	ff7fffff 	.word	0xff7fffff
 8002114:	4647      	mov	r7, r8
 8002116:	430f      	orrs	r7, r1
 8002118:	d100      	bne.n	800211c <__aeabi_dadd+0x6f0>
 800211a:	e747      	b.n	8001fac <__aeabi_dadd+0x580>
 800211c:	000e      	movs	r6, r1
 800211e:	46c1      	mov	r9, r8
 8002120:	e5b5      	b.n	8001c8e <__aeabi_dadd+0x262>
 8002122:	08df      	lsrs	r7, r3, #3
 8002124:	0764      	lsls	r4, r4, #29
 8002126:	2102      	movs	r1, #2
 8002128:	4327      	orrs	r7, r4
 800212a:	0900      	lsrs	r0, r0, #4
 800212c:	e5b5      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800212e:	0019      	movs	r1, r3
 8002130:	08c0      	lsrs	r0, r0, #3
 8002132:	0777      	lsls	r7, r6, #29
 8002134:	4307      	orrs	r7, r0
 8002136:	4311      	orrs	r1, r2
 8002138:	08f0      	lsrs	r0, r6, #3
 800213a:	2900      	cmp	r1, #0
 800213c:	d100      	bne.n	8002140 <__aeabi_dadd+0x714>
 800213e:	e5d9      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002140:	2180      	movs	r1, #128	@ 0x80
 8002142:	0309      	lsls	r1, r1, #12
 8002144:	4208      	tst	r0, r1
 8002146:	d007      	beq.n	8002158 <__aeabi_dadd+0x72c>
 8002148:	08dc      	lsrs	r4, r3, #3
 800214a:	420c      	tst	r4, r1
 800214c:	d104      	bne.n	8002158 <__aeabi_dadd+0x72c>
 800214e:	08d2      	lsrs	r2, r2, #3
 8002150:	075b      	lsls	r3, r3, #29
 8002152:	431a      	orrs	r2, r3
 8002154:	0017      	movs	r7, r2
 8002156:	0020      	movs	r0, r4
 8002158:	0f7b      	lsrs	r3, r7, #29
 800215a:	00ff      	lsls	r7, r7, #3
 800215c:	08ff      	lsrs	r7, r7, #3
 800215e:	075b      	lsls	r3, r3, #29
 8002160:	431f      	orrs	r7, r3
 8002162:	e5c7      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002164:	000f      	movs	r7, r1
 8002166:	e5c5      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <__aeabi_dadd+0x788>)
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	4033      	ands	r3, r6
 800216e:	075f      	lsls	r7, r3, #29
 8002170:	025b      	lsls	r3, r3, #9
 8002172:	2401      	movs	r4, #1
 8002174:	4317      	orrs	r7, r2
 8002176:	0b1e      	lsrs	r6, r3, #12
 8002178:	e5a1      	b.n	8001cbe <__aeabi_dadd+0x292>
 800217a:	4226      	tst	r6, r4
 800217c:	d012      	beq.n	80021a4 <__aeabi_dadd+0x778>
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <__aeabi_dadd+0x788>)
 8002180:	4665      	mov	r5, ip
 8002182:	0002      	movs	r2, r0
 8002184:	2401      	movs	r4, #1
 8002186:	401e      	ands	r6, r3
 8002188:	e4e6      	b.n	8001b58 <__aeabi_dadd+0x12c>
 800218a:	0021      	movs	r1, r4
 800218c:	e585      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800218e:	0017      	movs	r7, r2
 8002190:	e5a8      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8002192:	003a      	movs	r2, r7
 8002194:	e4d4      	b.n	8001b40 <__aeabi_dadd+0x114>
 8002196:	08db      	lsrs	r3, r3, #3
 8002198:	0764      	lsls	r4, r4, #29
 800219a:	431c      	orrs	r4, r3
 800219c:	0027      	movs	r7, r4
 800219e:	2102      	movs	r1, #2
 80021a0:	0900      	lsrs	r0, r0, #4
 80021a2:	e57a      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021a4:	08c0      	lsrs	r0, r0, #3
 80021a6:	0777      	lsls	r7, r6, #29
 80021a8:	4307      	orrs	r7, r0
 80021aa:	4665      	mov	r5, ip
 80021ac:	2100      	movs	r1, #0
 80021ae:	08f0      	lsrs	r0, r6, #3
 80021b0:	e573      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	ff7fffff 	.word	0xff7fffff

080021b8 <__aeabi_ddiv>:
 80021b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ba:	46de      	mov	lr, fp
 80021bc:	4645      	mov	r5, r8
 80021be:	4657      	mov	r7, sl
 80021c0:	464e      	mov	r6, r9
 80021c2:	b5e0      	push	{r5, r6, r7, lr}
 80021c4:	b087      	sub	sp, #28
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	030b      	lsls	r3, r1, #12
 80021cc:	0b1b      	lsrs	r3, r3, #12
 80021ce:	469b      	mov	fp, r3
 80021d0:	0fca      	lsrs	r2, r1, #31
 80021d2:	004b      	lsls	r3, r1, #1
 80021d4:	0004      	movs	r4, r0
 80021d6:	4680      	mov	r8, r0
 80021d8:	0d5b      	lsrs	r3, r3, #21
 80021da:	9202      	str	r2, [sp, #8]
 80021dc:	d100      	bne.n	80021e0 <__aeabi_ddiv+0x28>
 80021de:	e098      	b.n	8002312 <__aeabi_ddiv+0x15a>
 80021e0:	4a7c      	ldr	r2, [pc, #496]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d037      	beq.n	8002256 <__aeabi_ddiv+0x9e>
 80021e6:	4659      	mov	r1, fp
 80021e8:	0f42      	lsrs	r2, r0, #29
 80021ea:	00c9      	lsls	r1, r1, #3
 80021ec:	430a      	orrs	r2, r1
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	0409      	lsls	r1, r1, #16
 80021f2:	4311      	orrs	r1, r2
 80021f4:	00c2      	lsls	r2, r0, #3
 80021f6:	4690      	mov	r8, r2
 80021f8:	4a77      	ldr	r2, [pc, #476]	@ (80023d8 <__aeabi_ddiv+0x220>)
 80021fa:	4689      	mov	r9, r1
 80021fc:	4692      	mov	sl, r2
 80021fe:	449a      	add	sl, r3
 8002200:	2300      	movs	r3, #0
 8002202:	2400      	movs	r4, #0
 8002204:	9303      	str	r3, [sp, #12]
 8002206:	9e00      	ldr	r6, [sp, #0]
 8002208:	9f01      	ldr	r7, [sp, #4]
 800220a:	033b      	lsls	r3, r7, #12
 800220c:	0b1b      	lsrs	r3, r3, #12
 800220e:	469b      	mov	fp, r3
 8002210:	007b      	lsls	r3, r7, #1
 8002212:	0030      	movs	r0, r6
 8002214:	0d5b      	lsrs	r3, r3, #21
 8002216:	0ffd      	lsrs	r5, r7, #31
 8002218:	2b00      	cmp	r3, #0
 800221a:	d059      	beq.n	80022d0 <__aeabi_ddiv+0x118>
 800221c:	4a6d      	ldr	r2, [pc, #436]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d048      	beq.n	80022b4 <__aeabi_ddiv+0xfc>
 8002222:	4659      	mov	r1, fp
 8002224:	0f72      	lsrs	r2, r6, #29
 8002226:	00c9      	lsls	r1, r1, #3
 8002228:	430a      	orrs	r2, r1
 800222a:	2180      	movs	r1, #128	@ 0x80
 800222c:	0409      	lsls	r1, r1, #16
 800222e:	4311      	orrs	r1, r2
 8002230:	468b      	mov	fp, r1
 8002232:	4969      	ldr	r1, [pc, #420]	@ (80023d8 <__aeabi_ddiv+0x220>)
 8002234:	00f2      	lsls	r2, r6, #3
 8002236:	468c      	mov	ip, r1
 8002238:	4651      	mov	r1, sl
 800223a:	4463      	add	r3, ip
 800223c:	1acb      	subs	r3, r1, r3
 800223e:	469a      	mov	sl, r3
 8002240:	2100      	movs	r1, #0
 8002242:	9e02      	ldr	r6, [sp, #8]
 8002244:	406e      	eors	r6, r5
 8002246:	b2f6      	uxtb	r6, r6
 8002248:	2c0f      	cmp	r4, #15
 800224a:	d900      	bls.n	800224e <__aeabi_ddiv+0x96>
 800224c:	e0ce      	b.n	80023ec <__aeabi_ddiv+0x234>
 800224e:	4b63      	ldr	r3, [pc, #396]	@ (80023dc <__aeabi_ddiv+0x224>)
 8002250:	00a4      	lsls	r4, r4, #2
 8002252:	591b      	ldr	r3, [r3, r4]
 8002254:	469f      	mov	pc, r3
 8002256:	465a      	mov	r2, fp
 8002258:	4302      	orrs	r2, r0
 800225a:	4691      	mov	r9, r2
 800225c:	d000      	beq.n	8002260 <__aeabi_ddiv+0xa8>
 800225e:	e090      	b.n	8002382 <__aeabi_ddiv+0x1ca>
 8002260:	469a      	mov	sl, r3
 8002262:	2302      	movs	r3, #2
 8002264:	4690      	mov	r8, r2
 8002266:	2408      	movs	r4, #8
 8002268:	9303      	str	r3, [sp, #12]
 800226a:	e7cc      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800226c:	46cb      	mov	fp, r9
 800226e:	4642      	mov	r2, r8
 8002270:	9d02      	ldr	r5, [sp, #8]
 8002272:	9903      	ldr	r1, [sp, #12]
 8002274:	2902      	cmp	r1, #2
 8002276:	d100      	bne.n	800227a <__aeabi_ddiv+0xc2>
 8002278:	e1de      	b.n	8002638 <__aeabi_ddiv+0x480>
 800227a:	2903      	cmp	r1, #3
 800227c:	d100      	bne.n	8002280 <__aeabi_ddiv+0xc8>
 800227e:	e08d      	b.n	800239c <__aeabi_ddiv+0x1e4>
 8002280:	2901      	cmp	r1, #1
 8002282:	d000      	beq.n	8002286 <__aeabi_ddiv+0xce>
 8002284:	e179      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002286:	002e      	movs	r6, r5
 8002288:	2200      	movs	r2, #0
 800228a:	2300      	movs	r3, #0
 800228c:	2400      	movs	r4, #0
 800228e:	4690      	mov	r8, r2
 8002290:	051b      	lsls	r3, r3, #20
 8002292:	4323      	orrs	r3, r4
 8002294:	07f6      	lsls	r6, r6, #31
 8002296:	4333      	orrs	r3, r6
 8002298:	4640      	mov	r0, r8
 800229a:	0019      	movs	r1, r3
 800229c:	b007      	add	sp, #28
 800229e:	bcf0      	pop	{r4, r5, r6, r7}
 80022a0:	46bb      	mov	fp, r7
 80022a2:	46b2      	mov	sl, r6
 80022a4:	46a9      	mov	r9, r5
 80022a6:	46a0      	mov	r8, r4
 80022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022aa:	2200      	movs	r2, #0
 80022ac:	2400      	movs	r4, #0
 80022ae:	4690      	mov	r8, r2
 80022b0:	4b48      	ldr	r3, [pc, #288]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80022b2:	e7ed      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80022b4:	465a      	mov	r2, fp
 80022b6:	9b00      	ldr	r3, [sp, #0]
 80022b8:	431a      	orrs	r2, r3
 80022ba:	4b49      	ldr	r3, [pc, #292]	@ (80023e0 <__aeabi_ddiv+0x228>)
 80022bc:	469c      	mov	ip, r3
 80022be:	44e2      	add	sl, ip
 80022c0:	2a00      	cmp	r2, #0
 80022c2:	d159      	bne.n	8002378 <__aeabi_ddiv+0x1c0>
 80022c4:	2302      	movs	r3, #2
 80022c6:	431c      	orrs	r4, r3
 80022c8:	2300      	movs	r3, #0
 80022ca:	2102      	movs	r1, #2
 80022cc:	469b      	mov	fp, r3
 80022ce:	e7b8      	b.n	8002242 <__aeabi_ddiv+0x8a>
 80022d0:	465a      	mov	r2, fp
 80022d2:	9b00      	ldr	r3, [sp, #0]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	d049      	beq.n	800236c <__aeabi_ddiv+0x1b4>
 80022d8:	465b      	mov	r3, fp
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d100      	bne.n	80022e0 <__aeabi_ddiv+0x128>
 80022de:	e19c      	b.n	800261a <__aeabi_ddiv+0x462>
 80022e0:	4658      	mov	r0, fp
 80022e2:	f7fe f925 	bl	8000530 <__clzsi2>
 80022e6:	0002      	movs	r2, r0
 80022e8:	0003      	movs	r3, r0
 80022ea:	3a0b      	subs	r2, #11
 80022ec:	271d      	movs	r7, #29
 80022ee:	9e00      	ldr	r6, [sp, #0]
 80022f0:	1aba      	subs	r2, r7, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	4658      	mov	r0, fp
 80022f6:	40d6      	lsrs	r6, r2
 80022f8:	3908      	subs	r1, #8
 80022fa:	4088      	lsls	r0, r1
 80022fc:	0032      	movs	r2, r6
 80022fe:	4302      	orrs	r2, r0
 8002300:	4693      	mov	fp, r2
 8002302:	9a00      	ldr	r2, [sp, #0]
 8002304:	408a      	lsls	r2, r1
 8002306:	4937      	ldr	r1, [pc, #220]	@ (80023e4 <__aeabi_ddiv+0x22c>)
 8002308:	4453      	add	r3, sl
 800230a:	468a      	mov	sl, r1
 800230c:	2100      	movs	r1, #0
 800230e:	449a      	add	sl, r3
 8002310:	e797      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002312:	465b      	mov	r3, fp
 8002314:	4303      	orrs	r3, r0
 8002316:	4699      	mov	r9, r3
 8002318:	d021      	beq.n	800235e <__aeabi_ddiv+0x1a6>
 800231a:	465b      	mov	r3, fp
 800231c:	2b00      	cmp	r3, #0
 800231e:	d100      	bne.n	8002322 <__aeabi_ddiv+0x16a>
 8002320:	e169      	b.n	80025f6 <__aeabi_ddiv+0x43e>
 8002322:	4658      	mov	r0, fp
 8002324:	f7fe f904 	bl	8000530 <__clzsi2>
 8002328:	230b      	movs	r3, #11
 800232a:	425b      	negs	r3, r3
 800232c:	469c      	mov	ip, r3
 800232e:	0002      	movs	r2, r0
 8002330:	4484      	add	ip, r0
 8002332:	4666      	mov	r6, ip
 8002334:	231d      	movs	r3, #29
 8002336:	1b9b      	subs	r3, r3, r6
 8002338:	0026      	movs	r6, r4
 800233a:	0011      	movs	r1, r2
 800233c:	4658      	mov	r0, fp
 800233e:	40de      	lsrs	r6, r3
 8002340:	3908      	subs	r1, #8
 8002342:	4088      	lsls	r0, r1
 8002344:	0033      	movs	r3, r6
 8002346:	4303      	orrs	r3, r0
 8002348:	4699      	mov	r9, r3
 800234a:	0023      	movs	r3, r4
 800234c:	408b      	lsls	r3, r1
 800234e:	4698      	mov	r8, r3
 8002350:	4b25      	ldr	r3, [pc, #148]	@ (80023e8 <__aeabi_ddiv+0x230>)
 8002352:	2400      	movs	r4, #0
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	469a      	mov	sl, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9303      	str	r3, [sp, #12]
 800235c:	e753      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800235e:	2300      	movs	r3, #0
 8002360:	4698      	mov	r8, r3
 8002362:	469a      	mov	sl, r3
 8002364:	3301      	adds	r3, #1
 8002366:	2404      	movs	r4, #4
 8002368:	9303      	str	r3, [sp, #12]
 800236a:	e74c      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800236c:	2301      	movs	r3, #1
 800236e:	431c      	orrs	r4, r3
 8002370:	2300      	movs	r3, #0
 8002372:	2101      	movs	r1, #1
 8002374:	469b      	mov	fp, r3
 8002376:	e764      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002378:	2303      	movs	r3, #3
 800237a:	0032      	movs	r2, r6
 800237c:	2103      	movs	r1, #3
 800237e:	431c      	orrs	r4, r3
 8002380:	e75f      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002382:	469a      	mov	sl, r3
 8002384:	2303      	movs	r3, #3
 8002386:	46d9      	mov	r9, fp
 8002388:	240c      	movs	r4, #12
 800238a:	9303      	str	r3, [sp, #12]
 800238c:	e73b      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800238e:	2300      	movs	r3, #0
 8002390:	2480      	movs	r4, #128	@ 0x80
 8002392:	4698      	mov	r8, r3
 8002394:	2600      	movs	r6, #0
 8002396:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 8002398:	0324      	lsls	r4, r4, #12
 800239a:	e779      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800239c:	2480      	movs	r4, #128	@ 0x80
 800239e:	465b      	mov	r3, fp
 80023a0:	0324      	lsls	r4, r4, #12
 80023a2:	431c      	orrs	r4, r3
 80023a4:	0324      	lsls	r4, r4, #12
 80023a6:	002e      	movs	r6, r5
 80023a8:	4690      	mov	r8, r2
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ac:	0b24      	lsrs	r4, r4, #12
 80023ae:	e76f      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023b0:	2480      	movs	r4, #128	@ 0x80
 80023b2:	464b      	mov	r3, r9
 80023b4:	0324      	lsls	r4, r4, #12
 80023b6:	4223      	tst	r3, r4
 80023b8:	d002      	beq.n	80023c0 <__aeabi_ddiv+0x208>
 80023ba:	465b      	mov	r3, fp
 80023bc:	4223      	tst	r3, r4
 80023be:	d0f0      	beq.n	80023a2 <__aeabi_ddiv+0x1ea>
 80023c0:	2480      	movs	r4, #128	@ 0x80
 80023c2:	464b      	mov	r3, r9
 80023c4:	0324      	lsls	r4, r4, #12
 80023c6:	431c      	orrs	r4, r3
 80023c8:	0324      	lsls	r4, r4, #12
 80023ca:	9e02      	ldr	r6, [sp, #8]
 80023cc:	4b01      	ldr	r3, [pc, #4]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ce:	0b24      	lsrs	r4, r4, #12
 80023d0:	e75e      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023d2:	46c0      	nop			@ (mov r8, r8)
 80023d4:	000007ff 	.word	0x000007ff
 80023d8:	fffffc01 	.word	0xfffffc01
 80023dc:	08026c18 	.word	0x08026c18
 80023e0:	fffff801 	.word	0xfffff801
 80023e4:	000003f3 	.word	0x000003f3
 80023e8:	fffffc0d 	.word	0xfffffc0d
 80023ec:	45cb      	cmp	fp, r9
 80023ee:	d200      	bcs.n	80023f2 <__aeabi_ddiv+0x23a>
 80023f0:	e0f8      	b.n	80025e4 <__aeabi_ddiv+0x42c>
 80023f2:	d100      	bne.n	80023f6 <__aeabi_ddiv+0x23e>
 80023f4:	e0f3      	b.n	80025de <__aeabi_ddiv+0x426>
 80023f6:	2301      	movs	r3, #1
 80023f8:	425b      	negs	r3, r3
 80023fa:	469c      	mov	ip, r3
 80023fc:	4644      	mov	r4, r8
 80023fe:	4648      	mov	r0, r9
 8002400:	2500      	movs	r5, #0
 8002402:	44e2      	add	sl, ip
 8002404:	465b      	mov	r3, fp
 8002406:	0e17      	lsrs	r7, r2, #24
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	431f      	orrs	r7, r3
 800240c:	0c19      	lsrs	r1, r3, #16
 800240e:	043b      	lsls	r3, r7, #16
 8002410:	0212      	lsls	r2, r2, #8
 8002412:	9700      	str	r7, [sp, #0]
 8002414:	0c1f      	lsrs	r7, r3, #16
 8002416:	4691      	mov	r9, r2
 8002418:	9102      	str	r1, [sp, #8]
 800241a:	9703      	str	r7, [sp, #12]
 800241c:	f7fd ff20 	bl	8000260 <__aeabi_uidivmod>
 8002420:	0002      	movs	r2, r0
 8002422:	437a      	muls	r2, r7
 8002424:	040b      	lsls	r3, r1, #16
 8002426:	0c21      	lsrs	r1, r4, #16
 8002428:	4680      	mov	r8, r0
 800242a:	4319      	orrs	r1, r3
 800242c:	428a      	cmp	r2, r1
 800242e:	d909      	bls.n	8002444 <__aeabi_ddiv+0x28c>
 8002430:	9f00      	ldr	r7, [sp, #0]
 8002432:	2301      	movs	r3, #1
 8002434:	46bc      	mov	ip, r7
 8002436:	425b      	negs	r3, r3
 8002438:	4461      	add	r1, ip
 800243a:	469c      	mov	ip, r3
 800243c:	44e0      	add	r8, ip
 800243e:	428f      	cmp	r7, r1
 8002440:	d800      	bhi.n	8002444 <__aeabi_ddiv+0x28c>
 8002442:	e15c      	b.n	80026fe <__aeabi_ddiv+0x546>
 8002444:	1a88      	subs	r0, r1, r2
 8002446:	9902      	ldr	r1, [sp, #8]
 8002448:	f7fd ff0a 	bl	8000260 <__aeabi_uidivmod>
 800244c:	9a03      	ldr	r2, [sp, #12]
 800244e:	0424      	lsls	r4, r4, #16
 8002450:	4342      	muls	r2, r0
 8002452:	0409      	lsls	r1, r1, #16
 8002454:	0c24      	lsrs	r4, r4, #16
 8002456:	0003      	movs	r3, r0
 8002458:	430c      	orrs	r4, r1
 800245a:	42a2      	cmp	r2, r4
 800245c:	d906      	bls.n	800246c <__aeabi_ddiv+0x2b4>
 800245e:	9900      	ldr	r1, [sp, #0]
 8002460:	3b01      	subs	r3, #1
 8002462:	468c      	mov	ip, r1
 8002464:	4464      	add	r4, ip
 8002466:	42a1      	cmp	r1, r4
 8002468:	d800      	bhi.n	800246c <__aeabi_ddiv+0x2b4>
 800246a:	e142      	b.n	80026f2 <__aeabi_ddiv+0x53a>
 800246c:	1aa0      	subs	r0, r4, r2
 800246e:	4642      	mov	r2, r8
 8002470:	0412      	lsls	r2, r2, #16
 8002472:	431a      	orrs	r2, r3
 8002474:	4693      	mov	fp, r2
 8002476:	464b      	mov	r3, r9
 8002478:	4659      	mov	r1, fp
 800247a:	0c1b      	lsrs	r3, r3, #16
 800247c:	001f      	movs	r7, r3
 800247e:	9304      	str	r3, [sp, #16]
 8002480:	040b      	lsls	r3, r1, #16
 8002482:	4649      	mov	r1, r9
 8002484:	0409      	lsls	r1, r1, #16
 8002486:	0c09      	lsrs	r1, r1, #16
 8002488:	000c      	movs	r4, r1
 800248a:	0c1b      	lsrs	r3, r3, #16
 800248c:	435c      	muls	r4, r3
 800248e:	0c12      	lsrs	r2, r2, #16
 8002490:	437b      	muls	r3, r7
 8002492:	4688      	mov	r8, r1
 8002494:	4351      	muls	r1, r2
 8002496:	437a      	muls	r2, r7
 8002498:	0c27      	lsrs	r7, r4, #16
 800249a:	46bc      	mov	ip, r7
 800249c:	185b      	adds	r3, r3, r1
 800249e:	4463      	add	r3, ip
 80024a0:	4299      	cmp	r1, r3
 80024a2:	d903      	bls.n	80024ac <__aeabi_ddiv+0x2f4>
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	0249      	lsls	r1, r1, #9
 80024a8:	468c      	mov	ip, r1
 80024aa:	4462      	add	r2, ip
 80024ac:	0c19      	lsrs	r1, r3, #16
 80024ae:	0424      	lsls	r4, r4, #16
 80024b0:	041b      	lsls	r3, r3, #16
 80024b2:	0c24      	lsrs	r4, r4, #16
 80024b4:	188a      	adds	r2, r1, r2
 80024b6:	191c      	adds	r4, r3, r4
 80024b8:	4290      	cmp	r0, r2
 80024ba:	d302      	bcc.n	80024c2 <__aeabi_ddiv+0x30a>
 80024bc:	d116      	bne.n	80024ec <__aeabi_ddiv+0x334>
 80024be:	42a5      	cmp	r5, r4
 80024c0:	d214      	bcs.n	80024ec <__aeabi_ddiv+0x334>
 80024c2:	465b      	mov	r3, fp
 80024c4:	9f00      	ldr	r7, [sp, #0]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	444d      	add	r5, r9
 80024ca:	9305      	str	r3, [sp, #20]
 80024cc:	454d      	cmp	r5, r9
 80024ce:	419b      	sbcs	r3, r3
 80024d0:	46bc      	mov	ip, r7
 80024d2:	425b      	negs	r3, r3
 80024d4:	4463      	add	r3, ip
 80024d6:	18c0      	adds	r0, r0, r3
 80024d8:	4287      	cmp	r7, r0
 80024da:	d300      	bcc.n	80024de <__aeabi_ddiv+0x326>
 80024dc:	e102      	b.n	80026e4 <__aeabi_ddiv+0x52c>
 80024de:	4282      	cmp	r2, r0
 80024e0:	d900      	bls.n	80024e4 <__aeabi_ddiv+0x32c>
 80024e2:	e129      	b.n	8002738 <__aeabi_ddiv+0x580>
 80024e4:	d100      	bne.n	80024e8 <__aeabi_ddiv+0x330>
 80024e6:	e124      	b.n	8002732 <__aeabi_ddiv+0x57a>
 80024e8:	9b05      	ldr	r3, [sp, #20]
 80024ea:	469b      	mov	fp, r3
 80024ec:	1b2c      	subs	r4, r5, r4
 80024ee:	42a5      	cmp	r5, r4
 80024f0:	41ad      	sbcs	r5, r5
 80024f2:	9b00      	ldr	r3, [sp, #0]
 80024f4:	1a80      	subs	r0, r0, r2
 80024f6:	426d      	negs	r5, r5
 80024f8:	1b40      	subs	r0, r0, r5
 80024fa:	4283      	cmp	r3, r0
 80024fc:	d100      	bne.n	8002500 <__aeabi_ddiv+0x348>
 80024fe:	e10f      	b.n	8002720 <__aeabi_ddiv+0x568>
 8002500:	9902      	ldr	r1, [sp, #8]
 8002502:	f7fd fead 	bl	8000260 <__aeabi_uidivmod>
 8002506:	9a03      	ldr	r2, [sp, #12]
 8002508:	040b      	lsls	r3, r1, #16
 800250a:	4342      	muls	r2, r0
 800250c:	0c21      	lsrs	r1, r4, #16
 800250e:	0005      	movs	r5, r0
 8002510:	4319      	orrs	r1, r3
 8002512:	428a      	cmp	r2, r1
 8002514:	d900      	bls.n	8002518 <__aeabi_ddiv+0x360>
 8002516:	e0cb      	b.n	80026b0 <__aeabi_ddiv+0x4f8>
 8002518:	1a88      	subs	r0, r1, r2
 800251a:	9902      	ldr	r1, [sp, #8]
 800251c:	f7fd fea0 	bl	8000260 <__aeabi_uidivmod>
 8002520:	9a03      	ldr	r2, [sp, #12]
 8002522:	0424      	lsls	r4, r4, #16
 8002524:	4342      	muls	r2, r0
 8002526:	0409      	lsls	r1, r1, #16
 8002528:	0c24      	lsrs	r4, r4, #16
 800252a:	0003      	movs	r3, r0
 800252c:	430c      	orrs	r4, r1
 800252e:	42a2      	cmp	r2, r4
 8002530:	d900      	bls.n	8002534 <__aeabi_ddiv+0x37c>
 8002532:	e0ca      	b.n	80026ca <__aeabi_ddiv+0x512>
 8002534:	4641      	mov	r1, r8
 8002536:	1aa4      	subs	r4, r4, r2
 8002538:	042a      	lsls	r2, r5, #16
 800253a:	431a      	orrs	r2, r3
 800253c:	9f04      	ldr	r7, [sp, #16]
 800253e:	0413      	lsls	r3, r2, #16
 8002540:	0c1b      	lsrs	r3, r3, #16
 8002542:	4359      	muls	r1, r3
 8002544:	4640      	mov	r0, r8
 8002546:	437b      	muls	r3, r7
 8002548:	469c      	mov	ip, r3
 800254a:	0c15      	lsrs	r5, r2, #16
 800254c:	4368      	muls	r0, r5
 800254e:	0c0b      	lsrs	r3, r1, #16
 8002550:	4484      	add	ip, r0
 8002552:	4463      	add	r3, ip
 8002554:	437d      	muls	r5, r7
 8002556:	4298      	cmp	r0, r3
 8002558:	d903      	bls.n	8002562 <__aeabi_ddiv+0x3aa>
 800255a:	2080      	movs	r0, #128	@ 0x80
 800255c:	0240      	lsls	r0, r0, #9
 800255e:	4684      	mov	ip, r0
 8002560:	4465      	add	r5, ip
 8002562:	0c18      	lsrs	r0, r3, #16
 8002564:	0409      	lsls	r1, r1, #16
 8002566:	041b      	lsls	r3, r3, #16
 8002568:	0c09      	lsrs	r1, r1, #16
 800256a:	1940      	adds	r0, r0, r5
 800256c:	185b      	adds	r3, r3, r1
 800256e:	4284      	cmp	r4, r0
 8002570:	d327      	bcc.n	80025c2 <__aeabi_ddiv+0x40a>
 8002572:	d023      	beq.n	80025bc <__aeabi_ddiv+0x404>
 8002574:	2301      	movs	r3, #1
 8002576:	0035      	movs	r5, r6
 8002578:	431a      	orrs	r2, r3
 800257a:	4b94      	ldr	r3, [pc, #592]	@ (80027cc <__aeabi_ddiv+0x614>)
 800257c:	4453      	add	r3, sl
 800257e:	2b00      	cmp	r3, #0
 8002580:	dd60      	ble.n	8002644 <__aeabi_ddiv+0x48c>
 8002582:	0751      	lsls	r1, r2, #29
 8002584:	d000      	beq.n	8002588 <__aeabi_ddiv+0x3d0>
 8002586:	e086      	b.n	8002696 <__aeabi_ddiv+0x4de>
 8002588:	002e      	movs	r6, r5
 800258a:	08d1      	lsrs	r1, r2, #3
 800258c:	465a      	mov	r2, fp
 800258e:	01d2      	lsls	r2, r2, #7
 8002590:	d506      	bpl.n	80025a0 <__aeabi_ddiv+0x3e8>
 8002592:	465a      	mov	r2, fp
 8002594:	4b8e      	ldr	r3, [pc, #568]	@ (80027d0 <__aeabi_ddiv+0x618>)
 8002596:	401a      	ands	r2, r3
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	4693      	mov	fp, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4453      	add	r3, sl
 80025a0:	4a8c      	ldr	r2, [pc, #560]	@ (80027d4 <__aeabi_ddiv+0x61c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	dd00      	ble.n	80025a8 <__aeabi_ddiv+0x3f0>
 80025a6:	e680      	b.n	80022aa <__aeabi_ddiv+0xf2>
 80025a8:	465a      	mov	r2, fp
 80025aa:	0752      	lsls	r2, r2, #29
 80025ac:	430a      	orrs	r2, r1
 80025ae:	4690      	mov	r8, r2
 80025b0:	465a      	mov	r2, fp
 80025b2:	055b      	lsls	r3, r3, #21
 80025b4:	0254      	lsls	r4, r2, #9
 80025b6:	0b24      	lsrs	r4, r4, #12
 80025b8:	0d5b      	lsrs	r3, r3, #21
 80025ba:	e669      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80025bc:	0035      	movs	r5, r6
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0db      	beq.n	800257a <__aeabi_ddiv+0x3c2>
 80025c2:	9d00      	ldr	r5, [sp, #0]
 80025c4:	1e51      	subs	r1, r2, #1
 80025c6:	46ac      	mov	ip, r5
 80025c8:	4464      	add	r4, ip
 80025ca:	42ac      	cmp	r4, r5
 80025cc:	d200      	bcs.n	80025d0 <__aeabi_ddiv+0x418>
 80025ce:	e09e      	b.n	800270e <__aeabi_ddiv+0x556>
 80025d0:	4284      	cmp	r4, r0
 80025d2:	d200      	bcs.n	80025d6 <__aeabi_ddiv+0x41e>
 80025d4:	e0e1      	b.n	800279a <__aeabi_ddiv+0x5e2>
 80025d6:	d100      	bne.n	80025da <__aeabi_ddiv+0x422>
 80025d8:	e0ee      	b.n	80027b8 <__aeabi_ddiv+0x600>
 80025da:	000a      	movs	r2, r1
 80025dc:	e7ca      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 80025de:	4542      	cmp	r2, r8
 80025e0:	d900      	bls.n	80025e4 <__aeabi_ddiv+0x42c>
 80025e2:	e708      	b.n	80023f6 <__aeabi_ddiv+0x23e>
 80025e4:	464b      	mov	r3, r9
 80025e6:	07dc      	lsls	r4, r3, #31
 80025e8:	0858      	lsrs	r0, r3, #1
 80025ea:	4643      	mov	r3, r8
 80025ec:	085b      	lsrs	r3, r3, #1
 80025ee:	431c      	orrs	r4, r3
 80025f0:	4643      	mov	r3, r8
 80025f2:	07dd      	lsls	r5, r3, #31
 80025f4:	e706      	b.n	8002404 <__aeabi_ddiv+0x24c>
 80025f6:	f7fd ff9b 	bl	8000530 <__clzsi2>
 80025fa:	2315      	movs	r3, #21
 80025fc:	469c      	mov	ip, r3
 80025fe:	4484      	add	ip, r0
 8002600:	0002      	movs	r2, r0
 8002602:	4663      	mov	r3, ip
 8002604:	3220      	adds	r2, #32
 8002606:	2b1c      	cmp	r3, #28
 8002608:	dc00      	bgt.n	800260c <__aeabi_ddiv+0x454>
 800260a:	e692      	b.n	8002332 <__aeabi_ddiv+0x17a>
 800260c:	0023      	movs	r3, r4
 800260e:	3808      	subs	r0, #8
 8002610:	4083      	lsls	r3, r0
 8002612:	4699      	mov	r9, r3
 8002614:	2300      	movs	r3, #0
 8002616:	4698      	mov	r8, r3
 8002618:	e69a      	b.n	8002350 <__aeabi_ddiv+0x198>
 800261a:	f7fd ff89 	bl	8000530 <__clzsi2>
 800261e:	0002      	movs	r2, r0
 8002620:	0003      	movs	r3, r0
 8002622:	3215      	adds	r2, #21
 8002624:	3320      	adds	r3, #32
 8002626:	2a1c      	cmp	r2, #28
 8002628:	dc00      	bgt.n	800262c <__aeabi_ddiv+0x474>
 800262a:	e65f      	b.n	80022ec <__aeabi_ddiv+0x134>
 800262c:	9900      	ldr	r1, [sp, #0]
 800262e:	3808      	subs	r0, #8
 8002630:	4081      	lsls	r1, r0
 8002632:	2200      	movs	r2, #0
 8002634:	468b      	mov	fp, r1
 8002636:	e666      	b.n	8002306 <__aeabi_ddiv+0x14e>
 8002638:	2200      	movs	r2, #0
 800263a:	002e      	movs	r6, r5
 800263c:	2400      	movs	r4, #0
 800263e:	4690      	mov	r8, r2
 8002640:	4b65      	ldr	r3, [pc, #404]	@ (80027d8 <__aeabi_ddiv+0x620>)
 8002642:	e625      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002644:	002e      	movs	r6, r5
 8002646:	2101      	movs	r1, #1
 8002648:	1ac9      	subs	r1, r1, r3
 800264a:	2938      	cmp	r1, #56	@ 0x38
 800264c:	dd00      	ble.n	8002650 <__aeabi_ddiv+0x498>
 800264e:	e61b      	b.n	8002288 <__aeabi_ddiv+0xd0>
 8002650:	291f      	cmp	r1, #31
 8002652:	dc7e      	bgt.n	8002752 <__aeabi_ddiv+0x59a>
 8002654:	4861      	ldr	r0, [pc, #388]	@ (80027dc <__aeabi_ddiv+0x624>)
 8002656:	0014      	movs	r4, r2
 8002658:	4450      	add	r0, sl
 800265a:	465b      	mov	r3, fp
 800265c:	4082      	lsls	r2, r0
 800265e:	4083      	lsls	r3, r0
 8002660:	40cc      	lsrs	r4, r1
 8002662:	1e50      	subs	r0, r2, #1
 8002664:	4182      	sbcs	r2, r0
 8002666:	4323      	orrs	r3, r4
 8002668:	431a      	orrs	r2, r3
 800266a:	465b      	mov	r3, fp
 800266c:	40cb      	lsrs	r3, r1
 800266e:	0751      	lsls	r1, r2, #29
 8002670:	d009      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 8002672:	210f      	movs	r1, #15
 8002674:	4011      	ands	r1, r2
 8002676:	2904      	cmp	r1, #4
 8002678:	d005      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 800267a:	1d11      	adds	r1, r2, #4
 800267c:	4291      	cmp	r1, r2
 800267e:	4192      	sbcs	r2, r2
 8002680:	4252      	negs	r2, r2
 8002682:	189b      	adds	r3, r3, r2
 8002684:	000a      	movs	r2, r1
 8002686:	0219      	lsls	r1, r3, #8
 8002688:	d400      	bmi.n	800268c <__aeabi_ddiv+0x4d4>
 800268a:	e09b      	b.n	80027c4 <__aeabi_ddiv+0x60c>
 800268c:	2200      	movs	r2, #0
 800268e:	2301      	movs	r3, #1
 8002690:	2400      	movs	r4, #0
 8002692:	4690      	mov	r8, r2
 8002694:	e5fc      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002696:	210f      	movs	r1, #15
 8002698:	4011      	ands	r1, r2
 800269a:	2904      	cmp	r1, #4
 800269c:	d100      	bne.n	80026a0 <__aeabi_ddiv+0x4e8>
 800269e:	e773      	b.n	8002588 <__aeabi_ddiv+0x3d0>
 80026a0:	1d11      	adds	r1, r2, #4
 80026a2:	4291      	cmp	r1, r2
 80026a4:	4192      	sbcs	r2, r2
 80026a6:	4252      	negs	r2, r2
 80026a8:	002e      	movs	r6, r5
 80026aa:	08c9      	lsrs	r1, r1, #3
 80026ac:	4493      	add	fp, r2
 80026ae:	e76d      	b.n	800258c <__aeabi_ddiv+0x3d4>
 80026b0:	9b00      	ldr	r3, [sp, #0]
 80026b2:	3d01      	subs	r5, #1
 80026b4:	469c      	mov	ip, r3
 80026b6:	4461      	add	r1, ip
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d900      	bls.n	80026be <__aeabi_ddiv+0x506>
 80026bc:	e72c      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026be:	428a      	cmp	r2, r1
 80026c0:	d800      	bhi.n	80026c4 <__aeabi_ddiv+0x50c>
 80026c2:	e729      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026c4:	1e85      	subs	r5, r0, #2
 80026c6:	4461      	add	r1, ip
 80026c8:	e726      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026ca:	9900      	ldr	r1, [sp, #0]
 80026cc:	3b01      	subs	r3, #1
 80026ce:	468c      	mov	ip, r1
 80026d0:	4464      	add	r4, ip
 80026d2:	42a1      	cmp	r1, r4
 80026d4:	d900      	bls.n	80026d8 <__aeabi_ddiv+0x520>
 80026d6:	e72d      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026d8:	42a2      	cmp	r2, r4
 80026da:	d800      	bhi.n	80026de <__aeabi_ddiv+0x526>
 80026dc:	e72a      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026de:	1e83      	subs	r3, r0, #2
 80026e0:	4464      	add	r4, ip
 80026e2:	e727      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026e4:	4287      	cmp	r7, r0
 80026e6:	d000      	beq.n	80026ea <__aeabi_ddiv+0x532>
 80026e8:	e6fe      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026ea:	45a9      	cmp	r9, r5
 80026ec:	d900      	bls.n	80026f0 <__aeabi_ddiv+0x538>
 80026ee:	e6fb      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026f0:	e6f5      	b.n	80024de <__aeabi_ddiv+0x326>
 80026f2:	42a2      	cmp	r2, r4
 80026f4:	d800      	bhi.n	80026f8 <__aeabi_ddiv+0x540>
 80026f6:	e6b9      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026f8:	1e83      	subs	r3, r0, #2
 80026fa:	4464      	add	r4, ip
 80026fc:	e6b6      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026fe:	428a      	cmp	r2, r1
 8002700:	d800      	bhi.n	8002704 <__aeabi_ddiv+0x54c>
 8002702:	e69f      	b.n	8002444 <__aeabi_ddiv+0x28c>
 8002704:	46bc      	mov	ip, r7
 8002706:	1e83      	subs	r3, r0, #2
 8002708:	4698      	mov	r8, r3
 800270a:	4461      	add	r1, ip
 800270c:	e69a      	b.n	8002444 <__aeabi_ddiv+0x28c>
 800270e:	000a      	movs	r2, r1
 8002710:	4284      	cmp	r4, r0
 8002712:	d000      	beq.n	8002716 <__aeabi_ddiv+0x55e>
 8002714:	e72e      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 8002716:	454b      	cmp	r3, r9
 8002718:	d000      	beq.n	800271c <__aeabi_ddiv+0x564>
 800271a:	e72b      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 800271c:	0035      	movs	r5, r6
 800271e:	e72c      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <__aeabi_ddiv+0x614>)
 8002722:	4a2f      	ldr	r2, [pc, #188]	@ (80027e0 <__aeabi_ddiv+0x628>)
 8002724:	4453      	add	r3, sl
 8002726:	4592      	cmp	sl, r2
 8002728:	db43      	blt.n	80027b2 <__aeabi_ddiv+0x5fa>
 800272a:	2201      	movs	r2, #1
 800272c:	2100      	movs	r1, #0
 800272e:	4493      	add	fp, r2
 8002730:	e72c      	b.n	800258c <__aeabi_ddiv+0x3d4>
 8002732:	42ac      	cmp	r4, r5
 8002734:	d800      	bhi.n	8002738 <__aeabi_ddiv+0x580>
 8002736:	e6d7      	b.n	80024e8 <__aeabi_ddiv+0x330>
 8002738:	2302      	movs	r3, #2
 800273a:	425b      	negs	r3, r3
 800273c:	469c      	mov	ip, r3
 800273e:	9900      	ldr	r1, [sp, #0]
 8002740:	444d      	add	r5, r9
 8002742:	454d      	cmp	r5, r9
 8002744:	419b      	sbcs	r3, r3
 8002746:	44e3      	add	fp, ip
 8002748:	468c      	mov	ip, r1
 800274a:	425b      	negs	r3, r3
 800274c:	4463      	add	r3, ip
 800274e:	18c0      	adds	r0, r0, r3
 8002750:	e6cc      	b.n	80024ec <__aeabi_ddiv+0x334>
 8002752:	201f      	movs	r0, #31
 8002754:	4240      	negs	r0, r0
 8002756:	1ac3      	subs	r3, r0, r3
 8002758:	4658      	mov	r0, fp
 800275a:	40d8      	lsrs	r0, r3
 800275c:	2920      	cmp	r1, #32
 800275e:	d004      	beq.n	800276a <__aeabi_ddiv+0x5b2>
 8002760:	4659      	mov	r1, fp
 8002762:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <__aeabi_ddiv+0x62c>)
 8002764:	4453      	add	r3, sl
 8002766:	4099      	lsls	r1, r3
 8002768:	430a      	orrs	r2, r1
 800276a:	1e53      	subs	r3, r2, #1
 800276c:	419a      	sbcs	r2, r3
 800276e:	2307      	movs	r3, #7
 8002770:	0019      	movs	r1, r3
 8002772:	4302      	orrs	r2, r0
 8002774:	2400      	movs	r4, #0
 8002776:	4011      	ands	r1, r2
 8002778:	4213      	tst	r3, r2
 800277a:	d009      	beq.n	8002790 <__aeabi_ddiv+0x5d8>
 800277c:	3308      	adds	r3, #8
 800277e:	4013      	ands	r3, r2
 8002780:	2b04      	cmp	r3, #4
 8002782:	d01d      	beq.n	80027c0 <__aeabi_ddiv+0x608>
 8002784:	1d13      	adds	r3, r2, #4
 8002786:	4293      	cmp	r3, r2
 8002788:	4189      	sbcs	r1, r1
 800278a:	001a      	movs	r2, r3
 800278c:	4249      	negs	r1, r1
 800278e:	0749      	lsls	r1, r1, #29
 8002790:	08d2      	lsrs	r2, r2, #3
 8002792:	430a      	orrs	r2, r1
 8002794:	4690      	mov	r8, r2
 8002796:	2300      	movs	r3, #0
 8002798:	e57a      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800279a:	4649      	mov	r1, r9
 800279c:	9f00      	ldr	r7, [sp, #0]
 800279e:	004d      	lsls	r5, r1, #1
 80027a0:	454d      	cmp	r5, r9
 80027a2:	4189      	sbcs	r1, r1
 80027a4:	46bc      	mov	ip, r7
 80027a6:	4249      	negs	r1, r1
 80027a8:	4461      	add	r1, ip
 80027aa:	46a9      	mov	r9, r5
 80027ac:	3a02      	subs	r2, #2
 80027ae:	1864      	adds	r4, r4, r1
 80027b0:	e7ae      	b.n	8002710 <__aeabi_ddiv+0x558>
 80027b2:	2201      	movs	r2, #1
 80027b4:	4252      	negs	r2, r2
 80027b6:	e746      	b.n	8002646 <__aeabi_ddiv+0x48e>
 80027b8:	4599      	cmp	r9, r3
 80027ba:	d3ee      	bcc.n	800279a <__aeabi_ddiv+0x5e2>
 80027bc:	000a      	movs	r2, r1
 80027be:	e7aa      	b.n	8002716 <__aeabi_ddiv+0x55e>
 80027c0:	2100      	movs	r1, #0
 80027c2:	e7e5      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027c4:	0759      	lsls	r1, r3, #29
 80027c6:	025b      	lsls	r3, r3, #9
 80027c8:	0b1c      	lsrs	r4, r3, #12
 80027ca:	e7e1      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027cc:	000003ff 	.word	0x000003ff
 80027d0:	feffffff 	.word	0xfeffffff
 80027d4:	000007fe 	.word	0x000007fe
 80027d8:	000007ff 	.word	0x000007ff
 80027dc:	0000041e 	.word	0x0000041e
 80027e0:	fffffc02 	.word	0xfffffc02
 80027e4:	0000043e 	.word	0x0000043e

080027e8 <__eqdf2>:
 80027e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ea:	4657      	mov	r7, sl
 80027ec:	46de      	mov	lr, fp
 80027ee:	464e      	mov	r6, r9
 80027f0:	4645      	mov	r5, r8
 80027f2:	b5e0      	push	{r5, r6, r7, lr}
 80027f4:	000d      	movs	r5, r1
 80027f6:	0004      	movs	r4, r0
 80027f8:	0fe8      	lsrs	r0, r5, #31
 80027fa:	4683      	mov	fp, r0
 80027fc:	0309      	lsls	r1, r1, #12
 80027fe:	0fd8      	lsrs	r0, r3, #31
 8002800:	0b09      	lsrs	r1, r1, #12
 8002802:	4682      	mov	sl, r0
 8002804:	4819      	ldr	r0, [pc, #100]	@ (800286c <__eqdf2+0x84>)
 8002806:	468c      	mov	ip, r1
 8002808:	031f      	lsls	r7, r3, #12
 800280a:	0069      	lsls	r1, r5, #1
 800280c:	005e      	lsls	r6, r3, #1
 800280e:	0d49      	lsrs	r1, r1, #21
 8002810:	0b3f      	lsrs	r7, r7, #12
 8002812:	0d76      	lsrs	r6, r6, #21
 8002814:	4281      	cmp	r1, r0
 8002816:	d018      	beq.n	800284a <__eqdf2+0x62>
 8002818:	4286      	cmp	r6, r0
 800281a:	d00f      	beq.n	800283c <__eqdf2+0x54>
 800281c:	2001      	movs	r0, #1
 800281e:	42b1      	cmp	r1, r6
 8002820:	d10d      	bne.n	800283e <__eqdf2+0x56>
 8002822:	45bc      	cmp	ip, r7
 8002824:	d10b      	bne.n	800283e <__eqdf2+0x56>
 8002826:	4294      	cmp	r4, r2
 8002828:	d109      	bne.n	800283e <__eqdf2+0x56>
 800282a:	45d3      	cmp	fp, sl
 800282c:	d01c      	beq.n	8002868 <__eqdf2+0x80>
 800282e:	2900      	cmp	r1, #0
 8002830:	d105      	bne.n	800283e <__eqdf2+0x56>
 8002832:	4660      	mov	r0, ip
 8002834:	4320      	orrs	r0, r4
 8002836:	1e43      	subs	r3, r0, #1
 8002838:	4198      	sbcs	r0, r3
 800283a:	e000      	b.n	800283e <__eqdf2+0x56>
 800283c:	2001      	movs	r0, #1
 800283e:	bcf0      	pop	{r4, r5, r6, r7}
 8002840:	46bb      	mov	fp, r7
 8002842:	46b2      	mov	sl, r6
 8002844:	46a9      	mov	r9, r5
 8002846:	46a0      	mov	r8, r4
 8002848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284a:	2001      	movs	r0, #1
 800284c:	428e      	cmp	r6, r1
 800284e:	d1f6      	bne.n	800283e <__eqdf2+0x56>
 8002850:	4661      	mov	r1, ip
 8002852:	4339      	orrs	r1, r7
 8002854:	000f      	movs	r7, r1
 8002856:	4317      	orrs	r7, r2
 8002858:	4327      	orrs	r7, r4
 800285a:	d1f0      	bne.n	800283e <__eqdf2+0x56>
 800285c:	465b      	mov	r3, fp
 800285e:	4652      	mov	r2, sl
 8002860:	1a98      	subs	r0, r3, r2
 8002862:	1e43      	subs	r3, r0, #1
 8002864:	4198      	sbcs	r0, r3
 8002866:	e7ea      	b.n	800283e <__eqdf2+0x56>
 8002868:	2000      	movs	r0, #0
 800286a:	e7e8      	b.n	800283e <__eqdf2+0x56>
 800286c:	000007ff 	.word	0x000007ff

08002870 <__gedf2>:
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	4657      	mov	r7, sl
 8002874:	464e      	mov	r6, r9
 8002876:	4645      	mov	r5, r8
 8002878:	46de      	mov	lr, fp
 800287a:	b5e0      	push	{r5, r6, r7, lr}
 800287c:	000d      	movs	r5, r1
 800287e:	030e      	lsls	r6, r1, #12
 8002880:	0049      	lsls	r1, r1, #1
 8002882:	0d49      	lsrs	r1, r1, #21
 8002884:	468a      	mov	sl, r1
 8002886:	0fdf      	lsrs	r7, r3, #31
 8002888:	0fe9      	lsrs	r1, r5, #31
 800288a:	46bc      	mov	ip, r7
 800288c:	b083      	sub	sp, #12
 800288e:	4f2f      	ldr	r7, [pc, #188]	@ (800294c <__gedf2+0xdc>)
 8002890:	0004      	movs	r4, r0
 8002892:	4680      	mov	r8, r0
 8002894:	9101      	str	r1, [sp, #4]
 8002896:	0058      	lsls	r0, r3, #1
 8002898:	0319      	lsls	r1, r3, #12
 800289a:	4691      	mov	r9, r2
 800289c:	0b36      	lsrs	r6, r6, #12
 800289e:	0b09      	lsrs	r1, r1, #12
 80028a0:	0d40      	lsrs	r0, r0, #21
 80028a2:	45ba      	cmp	sl, r7
 80028a4:	d01d      	beq.n	80028e2 <__gedf2+0x72>
 80028a6:	42b8      	cmp	r0, r7
 80028a8:	d00d      	beq.n	80028c6 <__gedf2+0x56>
 80028aa:	4657      	mov	r7, sl
 80028ac:	2f00      	cmp	r7, #0
 80028ae:	d12a      	bne.n	8002906 <__gedf2+0x96>
 80028b0:	4334      	orrs	r4, r6
 80028b2:	2800      	cmp	r0, #0
 80028b4:	d124      	bne.n	8002900 <__gedf2+0x90>
 80028b6:	430a      	orrs	r2, r1
 80028b8:	d036      	beq.n	8002928 <__gedf2+0xb8>
 80028ba:	2c00      	cmp	r4, #0
 80028bc:	d141      	bne.n	8002942 <__gedf2+0xd2>
 80028be:	4663      	mov	r3, ip
 80028c0:	0058      	lsls	r0, r3, #1
 80028c2:	3801      	subs	r0, #1
 80028c4:	e015      	b.n	80028f2 <__gedf2+0x82>
 80028c6:	4311      	orrs	r1, r2
 80028c8:	d138      	bne.n	800293c <__gedf2+0xcc>
 80028ca:	4653      	mov	r3, sl
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <__gedf2+0x64>
 80028d0:	4326      	orrs	r6, r4
 80028d2:	d0f4      	beq.n	80028be <__gedf2+0x4e>
 80028d4:	9b01      	ldr	r3, [sp, #4]
 80028d6:	4563      	cmp	r3, ip
 80028d8:	d107      	bne.n	80028ea <__gedf2+0x7a>
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	0058      	lsls	r0, r3, #1
 80028de:	3801      	subs	r0, #1
 80028e0:	e007      	b.n	80028f2 <__gedf2+0x82>
 80028e2:	4326      	orrs	r6, r4
 80028e4:	d12a      	bne.n	800293c <__gedf2+0xcc>
 80028e6:	4550      	cmp	r0, sl
 80028e8:	d021      	beq.n	800292e <__gedf2+0xbe>
 80028ea:	2001      	movs	r0, #1
 80028ec:	9b01      	ldr	r3, [sp, #4]
 80028ee:	425f      	negs	r7, r3
 80028f0:	4338      	orrs	r0, r7
 80028f2:	b003      	add	sp, #12
 80028f4:	bcf0      	pop	{r4, r5, r6, r7}
 80028f6:	46bb      	mov	fp, r7
 80028f8:	46b2      	mov	sl, r6
 80028fa:	46a9      	mov	r9, r5
 80028fc:	46a0      	mov	r8, r4
 80028fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002900:	2c00      	cmp	r4, #0
 8002902:	d0dc      	beq.n	80028be <__gedf2+0x4e>
 8002904:	e7e6      	b.n	80028d4 <__gedf2+0x64>
 8002906:	2800      	cmp	r0, #0
 8002908:	d0ef      	beq.n	80028ea <__gedf2+0x7a>
 800290a:	9b01      	ldr	r3, [sp, #4]
 800290c:	4563      	cmp	r3, ip
 800290e:	d1ec      	bne.n	80028ea <__gedf2+0x7a>
 8002910:	4582      	cmp	sl, r0
 8002912:	dcea      	bgt.n	80028ea <__gedf2+0x7a>
 8002914:	dbe1      	blt.n	80028da <__gedf2+0x6a>
 8002916:	428e      	cmp	r6, r1
 8002918:	d8e7      	bhi.n	80028ea <__gedf2+0x7a>
 800291a:	d1de      	bne.n	80028da <__gedf2+0x6a>
 800291c:	45c8      	cmp	r8, r9
 800291e:	d8e4      	bhi.n	80028ea <__gedf2+0x7a>
 8002920:	2000      	movs	r0, #0
 8002922:	45c8      	cmp	r8, r9
 8002924:	d2e5      	bcs.n	80028f2 <__gedf2+0x82>
 8002926:	e7d8      	b.n	80028da <__gedf2+0x6a>
 8002928:	2c00      	cmp	r4, #0
 800292a:	d0e2      	beq.n	80028f2 <__gedf2+0x82>
 800292c:	e7dd      	b.n	80028ea <__gedf2+0x7a>
 800292e:	4311      	orrs	r1, r2
 8002930:	d104      	bne.n	800293c <__gedf2+0xcc>
 8002932:	9b01      	ldr	r3, [sp, #4]
 8002934:	4563      	cmp	r3, ip
 8002936:	d1d8      	bne.n	80028ea <__gedf2+0x7a>
 8002938:	2000      	movs	r0, #0
 800293a:	e7da      	b.n	80028f2 <__gedf2+0x82>
 800293c:	2002      	movs	r0, #2
 800293e:	4240      	negs	r0, r0
 8002940:	e7d7      	b.n	80028f2 <__gedf2+0x82>
 8002942:	9b01      	ldr	r3, [sp, #4]
 8002944:	4563      	cmp	r3, ip
 8002946:	d0e6      	beq.n	8002916 <__gedf2+0xa6>
 8002948:	e7cf      	b.n	80028ea <__gedf2+0x7a>
 800294a:	46c0      	nop			@ (mov r8, r8)
 800294c:	000007ff 	.word	0x000007ff

08002950 <__ledf2>:
 8002950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002952:	4657      	mov	r7, sl
 8002954:	464e      	mov	r6, r9
 8002956:	4645      	mov	r5, r8
 8002958:	46de      	mov	lr, fp
 800295a:	b5e0      	push	{r5, r6, r7, lr}
 800295c:	000d      	movs	r5, r1
 800295e:	030e      	lsls	r6, r1, #12
 8002960:	0049      	lsls	r1, r1, #1
 8002962:	0d49      	lsrs	r1, r1, #21
 8002964:	468a      	mov	sl, r1
 8002966:	0fdf      	lsrs	r7, r3, #31
 8002968:	0fe9      	lsrs	r1, r5, #31
 800296a:	46bc      	mov	ip, r7
 800296c:	b083      	sub	sp, #12
 800296e:	4f2e      	ldr	r7, [pc, #184]	@ (8002a28 <__ledf2+0xd8>)
 8002970:	0004      	movs	r4, r0
 8002972:	4680      	mov	r8, r0
 8002974:	9101      	str	r1, [sp, #4]
 8002976:	0058      	lsls	r0, r3, #1
 8002978:	0319      	lsls	r1, r3, #12
 800297a:	4691      	mov	r9, r2
 800297c:	0b36      	lsrs	r6, r6, #12
 800297e:	0b09      	lsrs	r1, r1, #12
 8002980:	0d40      	lsrs	r0, r0, #21
 8002982:	45ba      	cmp	sl, r7
 8002984:	d01e      	beq.n	80029c4 <__ledf2+0x74>
 8002986:	42b8      	cmp	r0, r7
 8002988:	d00d      	beq.n	80029a6 <__ledf2+0x56>
 800298a:	4657      	mov	r7, sl
 800298c:	2f00      	cmp	r7, #0
 800298e:	d127      	bne.n	80029e0 <__ledf2+0x90>
 8002990:	4334      	orrs	r4, r6
 8002992:	2800      	cmp	r0, #0
 8002994:	d133      	bne.n	80029fe <__ledf2+0xae>
 8002996:	430a      	orrs	r2, r1
 8002998:	d034      	beq.n	8002a04 <__ledf2+0xb4>
 800299a:	2c00      	cmp	r4, #0
 800299c:	d140      	bne.n	8002a20 <__ledf2+0xd0>
 800299e:	4663      	mov	r3, ip
 80029a0:	0058      	lsls	r0, r3, #1
 80029a2:	3801      	subs	r0, #1
 80029a4:	e015      	b.n	80029d2 <__ledf2+0x82>
 80029a6:	4311      	orrs	r1, r2
 80029a8:	d112      	bne.n	80029d0 <__ledf2+0x80>
 80029aa:	4653      	mov	r3, sl
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <__ledf2+0x64>
 80029b0:	4326      	orrs	r6, r4
 80029b2:	d0f4      	beq.n	800299e <__ledf2+0x4e>
 80029b4:	9b01      	ldr	r3, [sp, #4]
 80029b6:	4563      	cmp	r3, ip
 80029b8:	d01d      	beq.n	80029f6 <__ledf2+0xa6>
 80029ba:	2001      	movs	r0, #1
 80029bc:	9b01      	ldr	r3, [sp, #4]
 80029be:	425f      	negs	r7, r3
 80029c0:	4338      	orrs	r0, r7
 80029c2:	e006      	b.n	80029d2 <__ledf2+0x82>
 80029c4:	4326      	orrs	r6, r4
 80029c6:	d103      	bne.n	80029d0 <__ledf2+0x80>
 80029c8:	4550      	cmp	r0, sl
 80029ca:	d1f6      	bne.n	80029ba <__ledf2+0x6a>
 80029cc:	4311      	orrs	r1, r2
 80029ce:	d01c      	beq.n	8002a0a <__ledf2+0xba>
 80029d0:	2002      	movs	r0, #2
 80029d2:	b003      	add	sp, #12
 80029d4:	bcf0      	pop	{r4, r5, r6, r7}
 80029d6:	46bb      	mov	fp, r7
 80029d8:	46b2      	mov	sl, r6
 80029da:	46a9      	mov	r9, r5
 80029dc:	46a0      	mov	r8, r4
 80029de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d0ea      	beq.n	80029ba <__ledf2+0x6a>
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	4563      	cmp	r3, ip
 80029e8:	d1e7      	bne.n	80029ba <__ledf2+0x6a>
 80029ea:	4582      	cmp	sl, r0
 80029ec:	dce5      	bgt.n	80029ba <__ledf2+0x6a>
 80029ee:	db02      	blt.n	80029f6 <__ledf2+0xa6>
 80029f0:	428e      	cmp	r6, r1
 80029f2:	d8e2      	bhi.n	80029ba <__ledf2+0x6a>
 80029f4:	d00e      	beq.n	8002a14 <__ledf2+0xc4>
 80029f6:	9b01      	ldr	r3, [sp, #4]
 80029f8:	0058      	lsls	r0, r3, #1
 80029fa:	3801      	subs	r0, #1
 80029fc:	e7e9      	b.n	80029d2 <__ledf2+0x82>
 80029fe:	2c00      	cmp	r4, #0
 8002a00:	d0cd      	beq.n	800299e <__ledf2+0x4e>
 8002a02:	e7d7      	b.n	80029b4 <__ledf2+0x64>
 8002a04:	2c00      	cmp	r4, #0
 8002a06:	d0e4      	beq.n	80029d2 <__ledf2+0x82>
 8002a08:	e7d7      	b.n	80029ba <__ledf2+0x6a>
 8002a0a:	9b01      	ldr	r3, [sp, #4]
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	4563      	cmp	r3, ip
 8002a10:	d0df      	beq.n	80029d2 <__ledf2+0x82>
 8002a12:	e7d2      	b.n	80029ba <__ledf2+0x6a>
 8002a14:	45c8      	cmp	r8, r9
 8002a16:	d8d0      	bhi.n	80029ba <__ledf2+0x6a>
 8002a18:	2000      	movs	r0, #0
 8002a1a:	45c8      	cmp	r8, r9
 8002a1c:	d2d9      	bcs.n	80029d2 <__ledf2+0x82>
 8002a1e:	e7ea      	b.n	80029f6 <__ledf2+0xa6>
 8002a20:	9b01      	ldr	r3, [sp, #4]
 8002a22:	4563      	cmp	r3, ip
 8002a24:	d0e4      	beq.n	80029f0 <__ledf2+0xa0>
 8002a26:	e7c8      	b.n	80029ba <__ledf2+0x6a>
 8002a28:	000007ff 	.word	0x000007ff

08002a2c <__aeabi_dmul>:
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	4657      	mov	r7, sl
 8002a30:	464e      	mov	r6, r9
 8002a32:	46de      	mov	lr, fp
 8002a34:	4645      	mov	r5, r8
 8002a36:	b5e0      	push	{r5, r6, r7, lr}
 8002a38:	001f      	movs	r7, r3
 8002a3a:	030b      	lsls	r3, r1, #12
 8002a3c:	0b1b      	lsrs	r3, r3, #12
 8002a3e:	0016      	movs	r6, r2
 8002a40:	469a      	mov	sl, r3
 8002a42:	0fca      	lsrs	r2, r1, #31
 8002a44:	004b      	lsls	r3, r1, #1
 8002a46:	0004      	movs	r4, r0
 8002a48:	4691      	mov	r9, r2
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	0d5b      	lsrs	r3, r3, #21
 8002a4e:	d100      	bne.n	8002a52 <__aeabi_dmul+0x26>
 8002a50:	e1cf      	b.n	8002df2 <__aeabi_dmul+0x3c6>
 8002a52:	4acd      	ldr	r2, [pc, #820]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d055      	beq.n	8002b04 <__aeabi_dmul+0xd8>
 8002a58:	4651      	mov	r1, sl
 8002a5a:	0f42      	lsrs	r2, r0, #29
 8002a5c:	00c9      	lsls	r1, r1, #3
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	2180      	movs	r1, #128	@ 0x80
 8002a62:	0409      	lsls	r1, r1, #16
 8002a64:	4311      	orrs	r1, r2
 8002a66:	00c2      	lsls	r2, r0, #3
 8002a68:	4690      	mov	r8, r2
 8002a6a:	4ac8      	ldr	r2, [pc, #800]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a6c:	468a      	mov	sl, r1
 8002a6e:	4693      	mov	fp, r2
 8002a70:	449b      	add	fp, r3
 8002a72:	2300      	movs	r3, #0
 8002a74:	2500      	movs	r5, #0
 8002a76:	9302      	str	r3, [sp, #8]
 8002a78:	033c      	lsls	r4, r7, #12
 8002a7a:	007b      	lsls	r3, r7, #1
 8002a7c:	0ffa      	lsrs	r2, r7, #31
 8002a7e:	9601      	str	r6, [sp, #4]
 8002a80:	0b24      	lsrs	r4, r4, #12
 8002a82:	0d5b      	lsrs	r3, r3, #21
 8002a84:	9200      	str	r2, [sp, #0]
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dmul+0x5e>
 8002a88:	e188      	b.n	8002d9c <__aeabi_dmul+0x370>
 8002a8a:	4abf      	ldr	r2, [pc, #764]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dmul+0x66>
 8002a90:	e092      	b.n	8002bb8 <__aeabi_dmul+0x18c>
 8002a92:	4abe      	ldr	r2, [pc, #760]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a94:	4694      	mov	ip, r2
 8002a96:	4463      	add	r3, ip
 8002a98:	449b      	add	fp, r3
 8002a9a:	2d0a      	cmp	r5, #10
 8002a9c:	dc42      	bgt.n	8002b24 <__aeabi_dmul+0xf8>
 8002a9e:	00e4      	lsls	r4, r4, #3
 8002aa0:	0f73      	lsrs	r3, r6, #29
 8002aa2:	4323      	orrs	r3, r4
 8002aa4:	2480      	movs	r4, #128	@ 0x80
 8002aa6:	4649      	mov	r1, r9
 8002aa8:	0424      	lsls	r4, r4, #16
 8002aaa:	431c      	orrs	r4, r3
 8002aac:	00f3      	lsls	r3, r6, #3
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	9b00      	ldr	r3, [sp, #0]
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	4059      	eors	r1, r3
 8002ab6:	b2cb      	uxtb	r3, r1
 8002ab8:	9303      	str	r3, [sp, #12]
 8002aba:	2d02      	cmp	r5, #2
 8002abc:	dc00      	bgt.n	8002ac0 <__aeabi_dmul+0x94>
 8002abe:	e094      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	40ab      	lsls	r3, r5
 8002ac4:	001d      	movs	r5, r3
 8002ac6:	23a6      	movs	r3, #166	@ 0xa6
 8002ac8:	002a      	movs	r2, r5
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	401a      	ands	r2, r3
 8002ace:	421d      	tst	r5, r3
 8002ad0:	d000      	beq.n	8002ad4 <__aeabi_dmul+0xa8>
 8002ad2:	e229      	b.n	8002f28 <__aeabi_dmul+0x4fc>
 8002ad4:	2390      	movs	r3, #144	@ 0x90
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	421d      	tst	r5, r3
 8002ada:	d100      	bne.n	8002ade <__aeabi_dmul+0xb2>
 8002adc:	e24d      	b.n	8002f7a <__aeabi_dmul+0x54e>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2480      	movs	r4, #128	@ 0x80
 8002ae2:	4699      	mov	r9, r3
 8002ae4:	0324      	lsls	r4, r4, #12
 8002ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002ae8:	0010      	movs	r0, r2
 8002aea:	464a      	mov	r2, r9
 8002aec:	051b      	lsls	r3, r3, #20
 8002aee:	4323      	orrs	r3, r4
 8002af0:	07d2      	lsls	r2, r2, #31
 8002af2:	4313      	orrs	r3, r2
 8002af4:	0019      	movs	r1, r3
 8002af6:	b005      	add	sp, #20
 8002af8:	bcf0      	pop	{r4, r5, r6, r7}
 8002afa:	46bb      	mov	fp, r7
 8002afc:	46b2      	mov	sl, r6
 8002afe:	46a9      	mov	r9, r5
 8002b00:	46a0      	mov	r8, r4
 8002b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b04:	4652      	mov	r2, sl
 8002b06:	4302      	orrs	r2, r0
 8002b08:	4690      	mov	r8, r2
 8002b0a:	d000      	beq.n	8002b0e <__aeabi_dmul+0xe2>
 8002b0c:	e1ac      	b.n	8002e68 <__aeabi_dmul+0x43c>
 8002b0e:	469b      	mov	fp, r3
 8002b10:	2302      	movs	r3, #2
 8002b12:	4692      	mov	sl, r2
 8002b14:	2508      	movs	r5, #8
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	e7ae      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002b1a:	9b00      	ldr	r3, [sp, #0]
 8002b1c:	46a2      	mov	sl, r4
 8002b1e:	4699      	mov	r9, r3
 8002b20:	9b01      	ldr	r3, [sp, #4]
 8002b22:	4698      	mov	r8, r3
 8002b24:	9b02      	ldr	r3, [sp, #8]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d100      	bne.n	8002b2c <__aeabi_dmul+0x100>
 8002b2a:	e1ca      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d100      	bne.n	8002b32 <__aeabi_dmul+0x106>
 8002b30:	e192      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d110      	bne.n	8002b58 <__aeabi_dmul+0x12c>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2400      	movs	r4, #0
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	e7d4      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002b3e:	2201      	movs	r2, #1
 8002b40:	087b      	lsrs	r3, r7, #1
 8002b42:	403a      	ands	r2, r7
 8002b44:	4313      	orrs	r3, r2
 8002b46:	4652      	mov	r2, sl
 8002b48:	07d2      	lsls	r2, r2, #31
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	4698      	mov	r8, r3
 8002b4e:	4653      	mov	r3, sl
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	469a      	mov	sl, r3
 8002b54:	9b03      	ldr	r3, [sp, #12]
 8002b56:	4699      	mov	r9, r3
 8002b58:	465b      	mov	r3, fp
 8002b5a:	1c58      	adds	r0, r3, #1
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	445b      	add	r3, fp
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	dc00      	bgt.n	8002b68 <__aeabi_dmul+0x13c>
 8002b66:	e1b1      	b.n	8002ecc <__aeabi_dmul+0x4a0>
 8002b68:	4642      	mov	r2, r8
 8002b6a:	0752      	lsls	r2, r2, #29
 8002b6c:	d00b      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b6e:	220f      	movs	r2, #15
 8002b70:	4641      	mov	r1, r8
 8002b72:	400a      	ands	r2, r1
 8002b74:	2a04      	cmp	r2, #4
 8002b76:	d006      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b78:	4642      	mov	r2, r8
 8002b7a:	1d11      	adds	r1, r2, #4
 8002b7c:	4541      	cmp	r1, r8
 8002b7e:	4192      	sbcs	r2, r2
 8002b80:	4688      	mov	r8, r1
 8002b82:	4252      	negs	r2, r2
 8002b84:	4492      	add	sl, r2
 8002b86:	4652      	mov	r2, sl
 8002b88:	01d2      	lsls	r2, r2, #7
 8002b8a:	d506      	bpl.n	8002b9a <__aeabi_dmul+0x16e>
 8002b8c:	4652      	mov	r2, sl
 8002b8e:	4b80      	ldr	r3, [pc, #512]	@ (8002d90 <__aeabi_dmul+0x364>)
 8002b90:	401a      	ands	r2, r3
 8002b92:	2380      	movs	r3, #128	@ 0x80
 8002b94:	4692      	mov	sl, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	18c3      	adds	r3, r0, r3
 8002b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d94 <__aeabi_dmul+0x368>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	dd00      	ble.n	8002ba2 <__aeabi_dmul+0x176>
 8002ba0:	e18f      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002ba2:	4642      	mov	r2, r8
 8002ba4:	08d1      	lsrs	r1, r2, #3
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	0752      	lsls	r2, r2, #29
 8002baa:	430a      	orrs	r2, r1
 8002bac:	4651      	mov	r1, sl
 8002bae:	055b      	lsls	r3, r3, #21
 8002bb0:	024c      	lsls	r4, r1, #9
 8002bb2:	0b24      	lsrs	r4, r4, #12
 8002bb4:	0d5b      	lsrs	r3, r3, #21
 8002bb6:	e797      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002bb8:	4b73      	ldr	r3, [pc, #460]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002bba:	4326      	orrs	r6, r4
 8002bbc:	469c      	mov	ip, r3
 8002bbe:	44e3      	add	fp, ip
 8002bc0:	2e00      	cmp	r6, #0
 8002bc2:	d100      	bne.n	8002bc6 <__aeabi_dmul+0x19a>
 8002bc4:	e16f      	b.n	8002ea6 <__aeabi_dmul+0x47a>
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	4649      	mov	r1, r9
 8002bca:	431d      	orrs	r5, r3
 8002bcc:	9b00      	ldr	r3, [sp, #0]
 8002bce:	4059      	eors	r1, r3
 8002bd0:	b2cb      	uxtb	r3, r1
 8002bd2:	9303      	str	r3, [sp, #12]
 8002bd4:	2d0a      	cmp	r5, #10
 8002bd6:	dd00      	ble.n	8002bda <__aeabi_dmul+0x1ae>
 8002bd8:	e133      	b.n	8002e42 <__aeabi_dmul+0x416>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	40ab      	lsls	r3, r5
 8002bde:	001d      	movs	r5, r3
 8002be0:	2303      	movs	r3, #3
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	2288      	movs	r2, #136	@ 0x88
 8002be6:	422a      	tst	r2, r5
 8002be8:	d197      	bne.n	8002b1a <__aeabi_dmul+0xee>
 8002bea:	4642      	mov	r2, r8
 8002bec:	4643      	mov	r3, r8
 8002bee:	0412      	lsls	r2, r2, #16
 8002bf0:	0c12      	lsrs	r2, r2, #16
 8002bf2:	0016      	movs	r6, r2
 8002bf4:	9801      	ldr	r0, [sp, #4]
 8002bf6:	0c1d      	lsrs	r5, r3, #16
 8002bf8:	0c03      	lsrs	r3, r0, #16
 8002bfa:	0400      	lsls	r0, r0, #16
 8002bfc:	0c00      	lsrs	r0, r0, #16
 8002bfe:	4346      	muls	r6, r0
 8002c00:	46b4      	mov	ip, r6
 8002c02:	001e      	movs	r6, r3
 8002c04:	436e      	muls	r6, r5
 8002c06:	9600      	str	r6, [sp, #0]
 8002c08:	0016      	movs	r6, r2
 8002c0a:	0007      	movs	r7, r0
 8002c0c:	435e      	muls	r6, r3
 8002c0e:	4661      	mov	r1, ip
 8002c10:	46b0      	mov	r8, r6
 8002c12:	436f      	muls	r7, r5
 8002c14:	0c0e      	lsrs	r6, r1, #16
 8002c16:	44b8      	add	r8, r7
 8002c18:	4446      	add	r6, r8
 8002c1a:	42b7      	cmp	r7, r6
 8002c1c:	d905      	bls.n	8002c2a <__aeabi_dmul+0x1fe>
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	0249      	lsls	r1, r1, #9
 8002c22:	4688      	mov	r8, r1
 8002c24:	9f00      	ldr	r7, [sp, #0]
 8002c26:	4447      	add	r7, r8
 8002c28:	9700      	str	r7, [sp, #0]
 8002c2a:	4661      	mov	r1, ip
 8002c2c:	0409      	lsls	r1, r1, #16
 8002c2e:	0c09      	lsrs	r1, r1, #16
 8002c30:	0c37      	lsrs	r7, r6, #16
 8002c32:	0436      	lsls	r6, r6, #16
 8002c34:	468c      	mov	ip, r1
 8002c36:	0031      	movs	r1, r6
 8002c38:	4461      	add	r1, ip
 8002c3a:	9101      	str	r1, [sp, #4]
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	0c26      	lsrs	r6, r4, #16
 8002c40:	0424      	lsls	r4, r4, #16
 8002c42:	0c24      	lsrs	r4, r4, #16
 8002c44:	4361      	muls	r1, r4
 8002c46:	468c      	mov	ip, r1
 8002c48:	0021      	movs	r1, r4
 8002c4a:	4369      	muls	r1, r5
 8002c4c:	4689      	mov	r9, r1
 8002c4e:	4661      	mov	r1, ip
 8002c50:	0c09      	lsrs	r1, r1, #16
 8002c52:	4688      	mov	r8, r1
 8002c54:	4372      	muls	r2, r6
 8002c56:	444a      	add	r2, r9
 8002c58:	4442      	add	r2, r8
 8002c5a:	4375      	muls	r5, r6
 8002c5c:	4591      	cmp	r9, r2
 8002c5e:	d903      	bls.n	8002c68 <__aeabi_dmul+0x23c>
 8002c60:	2180      	movs	r1, #128	@ 0x80
 8002c62:	0249      	lsls	r1, r1, #9
 8002c64:	4688      	mov	r8, r1
 8002c66:	4445      	add	r5, r8
 8002c68:	0c11      	lsrs	r1, r2, #16
 8002c6a:	4688      	mov	r8, r1
 8002c6c:	4661      	mov	r1, ip
 8002c6e:	0409      	lsls	r1, r1, #16
 8002c70:	0c09      	lsrs	r1, r1, #16
 8002c72:	468c      	mov	ip, r1
 8002c74:	0412      	lsls	r2, r2, #16
 8002c76:	4462      	add	r2, ip
 8002c78:	18b9      	adds	r1, r7, r2
 8002c7a:	9102      	str	r1, [sp, #8]
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	0c09      	lsrs	r1, r1, #16
 8002c80:	468c      	mov	ip, r1
 8002c82:	4651      	mov	r1, sl
 8002c84:	040f      	lsls	r7, r1, #16
 8002c86:	0c3f      	lsrs	r7, r7, #16
 8002c88:	0039      	movs	r1, r7
 8002c8a:	4341      	muls	r1, r0
 8002c8c:	4445      	add	r5, r8
 8002c8e:	4688      	mov	r8, r1
 8002c90:	4661      	mov	r1, ip
 8002c92:	4341      	muls	r1, r0
 8002c94:	468a      	mov	sl, r1
 8002c96:	4641      	mov	r1, r8
 8002c98:	4660      	mov	r0, ip
 8002c9a:	0c09      	lsrs	r1, r1, #16
 8002c9c:	4689      	mov	r9, r1
 8002c9e:	4358      	muls	r0, r3
 8002ca0:	437b      	muls	r3, r7
 8002ca2:	4453      	add	r3, sl
 8002ca4:	444b      	add	r3, r9
 8002ca6:	459a      	cmp	sl, r3
 8002ca8:	d903      	bls.n	8002cb2 <__aeabi_dmul+0x286>
 8002caa:	2180      	movs	r1, #128	@ 0x80
 8002cac:	0249      	lsls	r1, r1, #9
 8002cae:	4689      	mov	r9, r1
 8002cb0:	4448      	add	r0, r9
 8002cb2:	0c19      	lsrs	r1, r3, #16
 8002cb4:	4689      	mov	r9, r1
 8002cb6:	4641      	mov	r1, r8
 8002cb8:	0409      	lsls	r1, r1, #16
 8002cba:	0c09      	lsrs	r1, r1, #16
 8002cbc:	4688      	mov	r8, r1
 8002cbe:	0039      	movs	r1, r7
 8002cc0:	4361      	muls	r1, r4
 8002cc2:	041b      	lsls	r3, r3, #16
 8002cc4:	4443      	add	r3, r8
 8002cc6:	4688      	mov	r8, r1
 8002cc8:	4661      	mov	r1, ip
 8002cca:	434c      	muls	r4, r1
 8002ccc:	4371      	muls	r1, r6
 8002cce:	468c      	mov	ip, r1
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	4377      	muls	r7, r6
 8002cd4:	0c0e      	lsrs	r6, r1, #16
 8002cd6:	193f      	adds	r7, r7, r4
 8002cd8:	19f6      	adds	r6, r6, r7
 8002cda:	4448      	add	r0, r9
 8002cdc:	42b4      	cmp	r4, r6
 8002cde:	d903      	bls.n	8002ce8 <__aeabi_dmul+0x2bc>
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	0249      	lsls	r1, r1, #9
 8002ce4:	4689      	mov	r9, r1
 8002ce6:	44cc      	add	ip, r9
 8002ce8:	9902      	ldr	r1, [sp, #8]
 8002cea:	9f00      	ldr	r7, [sp, #0]
 8002cec:	4689      	mov	r9, r1
 8002cee:	0431      	lsls	r1, r6, #16
 8002cf0:	444f      	add	r7, r9
 8002cf2:	4689      	mov	r9, r1
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	4297      	cmp	r7, r2
 8002cf8:	4192      	sbcs	r2, r2
 8002cfa:	040c      	lsls	r4, r1, #16
 8002cfc:	0c24      	lsrs	r4, r4, #16
 8002cfe:	444c      	add	r4, r9
 8002d00:	18ff      	adds	r7, r7, r3
 8002d02:	4252      	negs	r2, r2
 8002d04:	1964      	adds	r4, r4, r5
 8002d06:	18a1      	adds	r1, r4, r2
 8002d08:	429f      	cmp	r7, r3
 8002d0a:	419b      	sbcs	r3, r3
 8002d0c:	4688      	mov	r8, r1
 8002d0e:	4682      	mov	sl, r0
 8002d10:	425b      	negs	r3, r3
 8002d12:	4699      	mov	r9, r3
 8002d14:	4590      	cmp	r8, r2
 8002d16:	4192      	sbcs	r2, r2
 8002d18:	42ac      	cmp	r4, r5
 8002d1a:	41a4      	sbcs	r4, r4
 8002d1c:	44c2      	add	sl, r8
 8002d1e:	44d1      	add	r9, sl
 8002d20:	4252      	negs	r2, r2
 8002d22:	4264      	negs	r4, r4
 8002d24:	4314      	orrs	r4, r2
 8002d26:	4599      	cmp	r9, r3
 8002d28:	419b      	sbcs	r3, r3
 8002d2a:	4582      	cmp	sl, r0
 8002d2c:	4192      	sbcs	r2, r2
 8002d2e:	425b      	negs	r3, r3
 8002d30:	4252      	negs	r2, r2
 8002d32:	4313      	orrs	r3, r2
 8002d34:	464a      	mov	r2, r9
 8002d36:	0c36      	lsrs	r6, r6, #16
 8002d38:	19a4      	adds	r4, r4, r6
 8002d3a:	18e3      	adds	r3, r4, r3
 8002d3c:	4463      	add	r3, ip
 8002d3e:	025b      	lsls	r3, r3, #9
 8002d40:	0dd2      	lsrs	r2, r2, #23
 8002d42:	431a      	orrs	r2, r3
 8002d44:	9901      	ldr	r1, [sp, #4]
 8002d46:	4692      	mov	sl, r2
 8002d48:	027a      	lsls	r2, r7, #9
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	1e50      	subs	r0, r2, #1
 8002d4e:	4182      	sbcs	r2, r0
 8002d50:	0dff      	lsrs	r7, r7, #23
 8002d52:	4317      	orrs	r7, r2
 8002d54:	464a      	mov	r2, r9
 8002d56:	0252      	lsls	r2, r2, #9
 8002d58:	4317      	orrs	r7, r2
 8002d5a:	46b8      	mov	r8, r7
 8002d5c:	01db      	lsls	r3, r3, #7
 8002d5e:	d500      	bpl.n	8002d62 <__aeabi_dmul+0x336>
 8002d60:	e6ed      	b.n	8002b3e <__aeabi_dmul+0x112>
 8002d62:	4b0d      	ldr	r3, [pc, #52]	@ (8002d98 <__aeabi_dmul+0x36c>)
 8002d64:	9a03      	ldr	r2, [sp, #12]
 8002d66:	445b      	add	r3, fp
 8002d68:	4691      	mov	r9, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	dc00      	bgt.n	8002d70 <__aeabi_dmul+0x344>
 8002d6e:	e0ac      	b.n	8002eca <__aeabi_dmul+0x49e>
 8002d70:	003a      	movs	r2, r7
 8002d72:	0752      	lsls	r2, r2, #29
 8002d74:	d100      	bne.n	8002d78 <__aeabi_dmul+0x34c>
 8002d76:	e710      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d78:	220f      	movs	r2, #15
 8002d7a:	4658      	mov	r0, fp
 8002d7c:	403a      	ands	r2, r7
 8002d7e:	2a04      	cmp	r2, #4
 8002d80:	d000      	beq.n	8002d84 <__aeabi_dmul+0x358>
 8002d82:	e6f9      	b.n	8002b78 <__aeabi_dmul+0x14c>
 8002d84:	e709      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	000007ff 	.word	0x000007ff
 8002d8c:	fffffc01 	.word	0xfffffc01
 8002d90:	feffffff 	.word	0xfeffffff
 8002d94:	000007fe 	.word	0x000007fe
 8002d98:	000003ff 	.word	0x000003ff
 8002d9c:	0022      	movs	r2, r4
 8002d9e:	4332      	orrs	r2, r6
 8002da0:	d06f      	beq.n	8002e82 <__aeabi_dmul+0x456>
 8002da2:	2c00      	cmp	r4, #0
 8002da4:	d100      	bne.n	8002da8 <__aeabi_dmul+0x37c>
 8002da6:	e0c2      	b.n	8002f2e <__aeabi_dmul+0x502>
 8002da8:	0020      	movs	r0, r4
 8002daa:	f7fd fbc1 	bl	8000530 <__clzsi2>
 8002dae:	0002      	movs	r2, r0
 8002db0:	0003      	movs	r3, r0
 8002db2:	3a0b      	subs	r2, #11
 8002db4:	201d      	movs	r0, #29
 8002db6:	1a82      	subs	r2, r0, r2
 8002db8:	0030      	movs	r0, r6
 8002dba:	0019      	movs	r1, r3
 8002dbc:	40d0      	lsrs	r0, r2
 8002dbe:	3908      	subs	r1, #8
 8002dc0:	408c      	lsls	r4, r1
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	4322      	orrs	r2, r4
 8002dc6:	0034      	movs	r4, r6
 8002dc8:	408c      	lsls	r4, r1
 8002dca:	4659      	mov	r1, fp
 8002dcc:	1acb      	subs	r3, r1, r3
 8002dce:	4986      	ldr	r1, [pc, #536]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002dd0:	468b      	mov	fp, r1
 8002dd2:	449b      	add	fp, r3
 8002dd4:	2d0a      	cmp	r5, #10
 8002dd6:	dd00      	ble.n	8002dda <__aeabi_dmul+0x3ae>
 8002dd8:	e6a4      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002dda:	4649      	mov	r1, r9
 8002ddc:	9b00      	ldr	r3, [sp, #0]
 8002dde:	9401      	str	r4, [sp, #4]
 8002de0:	4059      	eors	r1, r3
 8002de2:	b2cb      	uxtb	r3, r1
 8002de4:	0014      	movs	r4, r2
 8002de6:	2000      	movs	r0, #0
 8002de8:	9303      	str	r3, [sp, #12]
 8002dea:	2d02      	cmp	r5, #2
 8002dec:	dd00      	ble.n	8002df0 <__aeabi_dmul+0x3c4>
 8002dee:	e667      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002df0:	e6fb      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002df2:	4653      	mov	r3, sl
 8002df4:	4303      	orrs	r3, r0
 8002df6:	4698      	mov	r8, r3
 8002df8:	d03c      	beq.n	8002e74 <__aeabi_dmul+0x448>
 8002dfa:	4653      	mov	r3, sl
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_dmul+0x3d6>
 8002e00:	e0a3      	b.n	8002f4a <__aeabi_dmul+0x51e>
 8002e02:	4650      	mov	r0, sl
 8002e04:	f7fd fb94 	bl	8000530 <__clzsi2>
 8002e08:	230b      	movs	r3, #11
 8002e0a:	425b      	negs	r3, r3
 8002e0c:	469c      	mov	ip, r3
 8002e0e:	0002      	movs	r2, r0
 8002e10:	4484      	add	ip, r0
 8002e12:	0011      	movs	r1, r2
 8002e14:	4650      	mov	r0, sl
 8002e16:	3908      	subs	r1, #8
 8002e18:	4088      	lsls	r0, r1
 8002e1a:	231d      	movs	r3, #29
 8002e1c:	4680      	mov	r8, r0
 8002e1e:	4660      	mov	r0, ip
 8002e20:	1a1b      	subs	r3, r3, r0
 8002e22:	0020      	movs	r0, r4
 8002e24:	40d8      	lsrs	r0, r3
 8002e26:	0003      	movs	r3, r0
 8002e28:	4640      	mov	r0, r8
 8002e2a:	4303      	orrs	r3, r0
 8002e2c:	469a      	mov	sl, r3
 8002e2e:	0023      	movs	r3, r4
 8002e30:	408b      	lsls	r3, r1
 8002e32:	4698      	mov	r8, r3
 8002e34:	4b6c      	ldr	r3, [pc, #432]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002e36:	2500      	movs	r5, #0
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	469b      	mov	fp, r3
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9302      	str	r3, [sp, #8]
 8002e40:	e61a      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e42:	2d0f      	cmp	r5, #15
 8002e44:	d000      	beq.n	8002e48 <__aeabi_dmul+0x41c>
 8002e46:	e0c9      	b.n	8002fdc <__aeabi_dmul+0x5b0>
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	4652      	mov	r2, sl
 8002e4c:	031b      	lsls	r3, r3, #12
 8002e4e:	421a      	tst	r2, r3
 8002e50:	d002      	beq.n	8002e58 <__aeabi_dmul+0x42c>
 8002e52:	421c      	tst	r4, r3
 8002e54:	d100      	bne.n	8002e58 <__aeabi_dmul+0x42c>
 8002e56:	e092      	b.n	8002f7e <__aeabi_dmul+0x552>
 8002e58:	2480      	movs	r4, #128	@ 0x80
 8002e5a:	4653      	mov	r3, sl
 8002e5c:	0324      	lsls	r4, r4, #12
 8002e5e:	431c      	orrs	r4, r3
 8002e60:	0324      	lsls	r4, r4, #12
 8002e62:	4642      	mov	r2, r8
 8002e64:	0b24      	lsrs	r4, r4, #12
 8002e66:	e63e      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002e68:	469b      	mov	fp, r3
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	4680      	mov	r8, r0
 8002e6e:	250c      	movs	r5, #12
 8002e70:	9302      	str	r3, [sp, #8]
 8002e72:	e601      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e74:	2300      	movs	r3, #0
 8002e76:	469a      	mov	sl, r3
 8002e78:	469b      	mov	fp, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	2504      	movs	r5, #4
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	e5fa      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e82:	2101      	movs	r1, #1
 8002e84:	430d      	orrs	r5, r1
 8002e86:	2d0a      	cmp	r5, #10
 8002e88:	dd00      	ble.n	8002e8c <__aeabi_dmul+0x460>
 8002e8a:	e64b      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	9800      	ldr	r0, [sp, #0]
 8002e90:	4041      	eors	r1, r0
 8002e92:	b2c9      	uxtb	r1, r1
 8002e94:	9103      	str	r1, [sp, #12]
 8002e96:	2d02      	cmp	r5, #2
 8002e98:	dc00      	bgt.n	8002e9c <__aeabi_dmul+0x470>
 8002e9a:	e096      	b.n	8002fca <__aeabi_dmul+0x59e>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2400      	movs	r4, #0
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	e60c      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	9a00      	ldr	r2, [sp, #0]
 8002eac:	432b      	orrs	r3, r5
 8002eae:	4051      	eors	r1, r2
 8002eb0:	b2ca      	uxtb	r2, r1
 8002eb2:	9203      	str	r2, [sp, #12]
 8002eb4:	2b0a      	cmp	r3, #10
 8002eb6:	dd00      	ble.n	8002eba <__aeabi_dmul+0x48e>
 8002eb8:	e634      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002eba:	2d00      	cmp	r5, #0
 8002ebc:	d157      	bne.n	8002f6e <__aeabi_dmul+0x542>
 8002ebe:	9b03      	ldr	r3, [sp, #12]
 8002ec0:	4699      	mov	r9, r3
 8002ec2:	2400      	movs	r4, #0
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	4b49      	ldr	r3, [pc, #292]	@ (8002fec <__aeabi_dmul+0x5c0>)
 8002ec8:	e60e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002eca:	4658      	mov	r0, fp
 8002ecc:	2101      	movs	r1, #1
 8002ece:	1ac9      	subs	r1, r1, r3
 8002ed0:	2938      	cmp	r1, #56	@ 0x38
 8002ed2:	dd00      	ble.n	8002ed6 <__aeabi_dmul+0x4aa>
 8002ed4:	e62f      	b.n	8002b36 <__aeabi_dmul+0x10a>
 8002ed6:	291f      	cmp	r1, #31
 8002ed8:	dd56      	ble.n	8002f88 <__aeabi_dmul+0x55c>
 8002eda:	221f      	movs	r2, #31
 8002edc:	4654      	mov	r4, sl
 8002ede:	4252      	negs	r2, r2
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	40dc      	lsrs	r4, r3
 8002ee4:	2920      	cmp	r1, #32
 8002ee6:	d007      	beq.n	8002ef8 <__aeabi_dmul+0x4cc>
 8002ee8:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <__aeabi_dmul+0x5c4>)
 8002eea:	4642      	mov	r2, r8
 8002eec:	469c      	mov	ip, r3
 8002eee:	4653      	mov	r3, sl
 8002ef0:	4460      	add	r0, ip
 8002ef2:	4083      	lsls	r3, r0
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	4690      	mov	r8, r2
 8002ef8:	4642      	mov	r2, r8
 8002efa:	2107      	movs	r1, #7
 8002efc:	1e53      	subs	r3, r2, #1
 8002efe:	419a      	sbcs	r2, r3
 8002f00:	000b      	movs	r3, r1
 8002f02:	4322      	orrs	r2, r4
 8002f04:	4013      	ands	r3, r2
 8002f06:	2400      	movs	r4, #0
 8002f08:	4211      	tst	r1, r2
 8002f0a:	d009      	beq.n	8002f20 <__aeabi_dmul+0x4f4>
 8002f0c:	230f      	movs	r3, #15
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d05d      	beq.n	8002fd0 <__aeabi_dmul+0x5a4>
 8002f14:	1d11      	adds	r1, r2, #4
 8002f16:	4291      	cmp	r1, r2
 8002f18:	419b      	sbcs	r3, r3
 8002f1a:	000a      	movs	r2, r1
 8002f1c:	425b      	negs	r3, r3
 8002f1e:	075b      	lsls	r3, r3, #29
 8002f20:	08d2      	lsrs	r2, r2, #3
 8002f22:	431a      	orrs	r2, r3
 8002f24:	2300      	movs	r3, #0
 8002f26:	e5df      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002f28:	9b03      	ldr	r3, [sp, #12]
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	e5fa      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002f2e:	9801      	ldr	r0, [sp, #4]
 8002f30:	f7fd fafe 	bl	8000530 <__clzsi2>
 8002f34:	0002      	movs	r2, r0
 8002f36:	0003      	movs	r3, r0
 8002f38:	3215      	adds	r2, #21
 8002f3a:	3320      	adds	r3, #32
 8002f3c:	2a1c      	cmp	r2, #28
 8002f3e:	dc00      	bgt.n	8002f42 <__aeabi_dmul+0x516>
 8002f40:	e738      	b.n	8002db4 <__aeabi_dmul+0x388>
 8002f42:	9a01      	ldr	r2, [sp, #4]
 8002f44:	3808      	subs	r0, #8
 8002f46:	4082      	lsls	r2, r0
 8002f48:	e73f      	b.n	8002dca <__aeabi_dmul+0x39e>
 8002f4a:	f7fd faf1 	bl	8000530 <__clzsi2>
 8002f4e:	2315      	movs	r3, #21
 8002f50:	469c      	mov	ip, r3
 8002f52:	4484      	add	ip, r0
 8002f54:	0002      	movs	r2, r0
 8002f56:	4663      	mov	r3, ip
 8002f58:	3220      	adds	r2, #32
 8002f5a:	2b1c      	cmp	r3, #28
 8002f5c:	dc00      	bgt.n	8002f60 <__aeabi_dmul+0x534>
 8002f5e:	e758      	b.n	8002e12 <__aeabi_dmul+0x3e6>
 8002f60:	2300      	movs	r3, #0
 8002f62:	4698      	mov	r8, r3
 8002f64:	0023      	movs	r3, r4
 8002f66:	3808      	subs	r0, #8
 8002f68:	4083      	lsls	r3, r0
 8002f6a:	469a      	mov	sl, r3
 8002f6c:	e762      	b.n	8002e34 <__aeabi_dmul+0x408>
 8002f6e:	001d      	movs	r5, r3
 8002f70:	2300      	movs	r3, #0
 8002f72:	2400      	movs	r4, #0
 8002f74:	2002      	movs	r0, #2
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	e5a2      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002f7a:	9002      	str	r0, [sp, #8]
 8002f7c:	e632      	b.n	8002be4 <__aeabi_dmul+0x1b8>
 8002f7e:	431c      	orrs	r4, r3
 8002f80:	9b00      	ldr	r3, [sp, #0]
 8002f82:	9a01      	ldr	r2, [sp, #4]
 8002f84:	4699      	mov	r9, r3
 8002f86:	e5ae      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002f88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff4 <__aeabi_dmul+0x5c8>)
 8002f8a:	4652      	mov	r2, sl
 8002f8c:	18c3      	adds	r3, r0, r3
 8002f8e:	4640      	mov	r0, r8
 8002f90:	409a      	lsls	r2, r3
 8002f92:	40c8      	lsrs	r0, r1
 8002f94:	4302      	orrs	r2, r0
 8002f96:	4640      	mov	r0, r8
 8002f98:	4098      	lsls	r0, r3
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	1e58      	subs	r0, r3, #1
 8002f9e:	4183      	sbcs	r3, r0
 8002fa0:	4654      	mov	r4, sl
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	40cc      	lsrs	r4, r1
 8002fa6:	0753      	lsls	r3, r2, #29
 8002fa8:	d009      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002faa:	230f      	movs	r3, #15
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d005      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002fb2:	1d13      	adds	r3, r2, #4
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	4192      	sbcs	r2, r2
 8002fb8:	4252      	negs	r2, r2
 8002fba:	18a4      	adds	r4, r4, r2
 8002fbc:	001a      	movs	r2, r3
 8002fbe:	0223      	lsls	r3, r4, #8
 8002fc0:	d508      	bpl.n	8002fd4 <__aeabi_dmul+0x5a8>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	2400      	movs	r4, #0
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	e58e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fca:	4689      	mov	r9, r1
 8002fcc:	2400      	movs	r4, #0
 8002fce:	e58b      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e7a5      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fd4:	0763      	lsls	r3, r4, #29
 8002fd6:	0264      	lsls	r4, r4, #9
 8002fd8:	0b24      	lsrs	r4, r4, #12
 8002fda:	e7a1      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fdc:	9b00      	ldr	r3, [sp, #0]
 8002fde:	46a2      	mov	sl, r4
 8002fe0:	4699      	mov	r9, r3
 8002fe2:	9b01      	ldr	r3, [sp, #4]
 8002fe4:	4698      	mov	r8, r3
 8002fe6:	e737      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002fe8:	fffffc0d 	.word	0xfffffc0d
 8002fec:	000007ff 	.word	0x000007ff
 8002ff0:	0000043e 	.word	0x0000043e
 8002ff4:	0000041e 	.word	0x0000041e

08002ff8 <__aeabi_dsub>:
 8002ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffa:	4657      	mov	r7, sl
 8002ffc:	464e      	mov	r6, r9
 8002ffe:	4645      	mov	r5, r8
 8003000:	46de      	mov	lr, fp
 8003002:	b5e0      	push	{r5, r6, r7, lr}
 8003004:	b083      	sub	sp, #12
 8003006:	9000      	str	r0, [sp, #0]
 8003008:	9101      	str	r1, [sp, #4]
 800300a:	030c      	lsls	r4, r1, #12
 800300c:	004d      	lsls	r5, r1, #1
 800300e:	0fce      	lsrs	r6, r1, #31
 8003010:	0a61      	lsrs	r1, r4, #9
 8003012:	9c00      	ldr	r4, [sp, #0]
 8003014:	005f      	lsls	r7, r3, #1
 8003016:	0f64      	lsrs	r4, r4, #29
 8003018:	430c      	orrs	r4, r1
 800301a:	9900      	ldr	r1, [sp, #0]
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	00c8      	lsls	r0, r1, #3
 8003022:	0319      	lsls	r1, r3, #12
 8003024:	0d7b      	lsrs	r3, r7, #21
 8003026:	4699      	mov	r9, r3
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	4fcc      	ldr	r7, [pc, #816]	@ (800335c <__aeabi_dsub+0x364>)
 800302c:	0fdb      	lsrs	r3, r3, #31
 800302e:	469c      	mov	ip, r3
 8003030:	0a4b      	lsrs	r3, r1, #9
 8003032:	9900      	ldr	r1, [sp, #0]
 8003034:	4680      	mov	r8, r0
 8003036:	0f49      	lsrs	r1, r1, #29
 8003038:	4319      	orrs	r1, r3
 800303a:	9b00      	ldr	r3, [sp, #0]
 800303c:	468b      	mov	fp, r1
 800303e:	00da      	lsls	r2, r3, #3
 8003040:	4692      	mov	sl, r2
 8003042:	0d6d      	lsrs	r5, r5, #21
 8003044:	45b9      	cmp	r9, r7
 8003046:	d100      	bne.n	800304a <__aeabi_dsub+0x52>
 8003048:	e0bf      	b.n	80031ca <__aeabi_dsub+0x1d2>
 800304a:	2301      	movs	r3, #1
 800304c:	4661      	mov	r1, ip
 800304e:	4059      	eors	r1, r3
 8003050:	464b      	mov	r3, r9
 8003052:	468c      	mov	ip, r1
 8003054:	1aeb      	subs	r3, r5, r3
 8003056:	428e      	cmp	r6, r1
 8003058:	d075      	beq.n	8003146 <__aeabi_dsub+0x14e>
 800305a:	2b00      	cmp	r3, #0
 800305c:	dc00      	bgt.n	8003060 <__aeabi_dsub+0x68>
 800305e:	e2a3      	b.n	80035a8 <__aeabi_dsub+0x5b0>
 8003060:	4649      	mov	r1, r9
 8003062:	2900      	cmp	r1, #0
 8003064:	d100      	bne.n	8003068 <__aeabi_dsub+0x70>
 8003066:	e0ce      	b.n	8003206 <__aeabi_dsub+0x20e>
 8003068:	42bd      	cmp	r5, r7
 800306a:	d100      	bne.n	800306e <__aeabi_dsub+0x76>
 800306c:	e200      	b.n	8003470 <__aeabi_dsub+0x478>
 800306e:	2701      	movs	r7, #1
 8003070:	2b38      	cmp	r3, #56	@ 0x38
 8003072:	dc19      	bgt.n	80030a8 <__aeabi_dsub+0xb0>
 8003074:	2780      	movs	r7, #128	@ 0x80
 8003076:	4659      	mov	r1, fp
 8003078:	043f      	lsls	r7, r7, #16
 800307a:	4339      	orrs	r1, r7
 800307c:	468b      	mov	fp, r1
 800307e:	2b1f      	cmp	r3, #31
 8003080:	dd00      	ble.n	8003084 <__aeabi_dsub+0x8c>
 8003082:	e1fa      	b.n	800347a <__aeabi_dsub+0x482>
 8003084:	2720      	movs	r7, #32
 8003086:	1af9      	subs	r1, r7, r3
 8003088:	468c      	mov	ip, r1
 800308a:	4659      	mov	r1, fp
 800308c:	4667      	mov	r7, ip
 800308e:	40b9      	lsls	r1, r7
 8003090:	000f      	movs	r7, r1
 8003092:	0011      	movs	r1, r2
 8003094:	40d9      	lsrs	r1, r3
 8003096:	430f      	orrs	r7, r1
 8003098:	4661      	mov	r1, ip
 800309a:	408a      	lsls	r2, r1
 800309c:	1e51      	subs	r1, r2, #1
 800309e:	418a      	sbcs	r2, r1
 80030a0:	4659      	mov	r1, fp
 80030a2:	40d9      	lsrs	r1, r3
 80030a4:	4317      	orrs	r7, r2
 80030a6:	1a64      	subs	r4, r4, r1
 80030a8:	1bc7      	subs	r7, r0, r7
 80030aa:	42b8      	cmp	r0, r7
 80030ac:	4180      	sbcs	r0, r0
 80030ae:	4240      	negs	r0, r0
 80030b0:	1a24      	subs	r4, r4, r0
 80030b2:	0223      	lsls	r3, r4, #8
 80030b4:	d400      	bmi.n	80030b8 <__aeabi_dsub+0xc0>
 80030b6:	e140      	b.n	800333a <__aeabi_dsub+0x342>
 80030b8:	0264      	lsls	r4, r4, #9
 80030ba:	0a64      	lsrs	r4, r4, #9
 80030bc:	2c00      	cmp	r4, #0
 80030be:	d100      	bne.n	80030c2 <__aeabi_dsub+0xca>
 80030c0:	e154      	b.n	800336c <__aeabi_dsub+0x374>
 80030c2:	0020      	movs	r0, r4
 80030c4:	f7fd fa34 	bl	8000530 <__clzsi2>
 80030c8:	0003      	movs	r3, r0
 80030ca:	3b08      	subs	r3, #8
 80030cc:	2120      	movs	r1, #32
 80030ce:	0038      	movs	r0, r7
 80030d0:	1aca      	subs	r2, r1, r3
 80030d2:	40d0      	lsrs	r0, r2
 80030d4:	409c      	lsls	r4, r3
 80030d6:	0002      	movs	r2, r0
 80030d8:	409f      	lsls	r7, r3
 80030da:	4322      	orrs	r2, r4
 80030dc:	429d      	cmp	r5, r3
 80030de:	dd00      	ble.n	80030e2 <__aeabi_dsub+0xea>
 80030e0:	e1a6      	b.n	8003430 <__aeabi_dsub+0x438>
 80030e2:	1b58      	subs	r0, r3, r5
 80030e4:	3001      	adds	r0, #1
 80030e6:	1a09      	subs	r1, r1, r0
 80030e8:	003c      	movs	r4, r7
 80030ea:	408f      	lsls	r7, r1
 80030ec:	40c4      	lsrs	r4, r0
 80030ee:	1e7b      	subs	r3, r7, #1
 80030f0:	419f      	sbcs	r7, r3
 80030f2:	0013      	movs	r3, r2
 80030f4:	408b      	lsls	r3, r1
 80030f6:	4327      	orrs	r7, r4
 80030f8:	431f      	orrs	r7, r3
 80030fa:	40c2      	lsrs	r2, r0
 80030fc:	003b      	movs	r3, r7
 80030fe:	0014      	movs	r4, r2
 8003100:	2500      	movs	r5, #0
 8003102:	4313      	orrs	r3, r2
 8003104:	d100      	bne.n	8003108 <__aeabi_dsub+0x110>
 8003106:	e1f7      	b.n	80034f8 <__aeabi_dsub+0x500>
 8003108:	077b      	lsls	r3, r7, #29
 800310a:	d100      	bne.n	800310e <__aeabi_dsub+0x116>
 800310c:	e377      	b.n	80037fe <__aeabi_dsub+0x806>
 800310e:	230f      	movs	r3, #15
 8003110:	0038      	movs	r0, r7
 8003112:	403b      	ands	r3, r7
 8003114:	2b04      	cmp	r3, #4
 8003116:	d004      	beq.n	8003122 <__aeabi_dsub+0x12a>
 8003118:	1d38      	adds	r0, r7, #4
 800311a:	42b8      	cmp	r0, r7
 800311c:	41bf      	sbcs	r7, r7
 800311e:	427f      	negs	r7, r7
 8003120:	19e4      	adds	r4, r4, r7
 8003122:	0223      	lsls	r3, r4, #8
 8003124:	d400      	bmi.n	8003128 <__aeabi_dsub+0x130>
 8003126:	e368      	b.n	80037fa <__aeabi_dsub+0x802>
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <__aeabi_dsub+0x364>)
 800312a:	3501      	adds	r5, #1
 800312c:	429d      	cmp	r5, r3
 800312e:	d100      	bne.n	8003132 <__aeabi_dsub+0x13a>
 8003130:	e0f4      	b.n	800331c <__aeabi_dsub+0x324>
 8003132:	4b8b      	ldr	r3, [pc, #556]	@ (8003360 <__aeabi_dsub+0x368>)
 8003134:	056d      	lsls	r5, r5, #21
 8003136:	401c      	ands	r4, r3
 8003138:	0d6d      	lsrs	r5, r5, #21
 800313a:	0767      	lsls	r7, r4, #29
 800313c:	08c0      	lsrs	r0, r0, #3
 800313e:	0264      	lsls	r4, r4, #9
 8003140:	4307      	orrs	r7, r0
 8003142:	0b24      	lsrs	r4, r4, #12
 8003144:	e0ec      	b.n	8003320 <__aeabi_dsub+0x328>
 8003146:	2b00      	cmp	r3, #0
 8003148:	dc00      	bgt.n	800314c <__aeabi_dsub+0x154>
 800314a:	e329      	b.n	80037a0 <__aeabi_dsub+0x7a8>
 800314c:	4649      	mov	r1, r9
 800314e:	2900      	cmp	r1, #0
 8003150:	d000      	beq.n	8003154 <__aeabi_dsub+0x15c>
 8003152:	e0d6      	b.n	8003302 <__aeabi_dsub+0x30a>
 8003154:	4659      	mov	r1, fp
 8003156:	4311      	orrs	r1, r2
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x164>
 800315a:	e12e      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800315c:	1e59      	subs	r1, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d100      	bne.n	8003164 <__aeabi_dsub+0x16c>
 8003162:	e1e6      	b.n	8003532 <__aeabi_dsub+0x53a>
 8003164:	42bb      	cmp	r3, r7
 8003166:	d100      	bne.n	800316a <__aeabi_dsub+0x172>
 8003168:	e182      	b.n	8003470 <__aeabi_dsub+0x478>
 800316a:	2701      	movs	r7, #1
 800316c:	000b      	movs	r3, r1
 800316e:	2938      	cmp	r1, #56	@ 0x38
 8003170:	dc14      	bgt.n	800319c <__aeabi_dsub+0x1a4>
 8003172:	2b1f      	cmp	r3, #31
 8003174:	dd00      	ble.n	8003178 <__aeabi_dsub+0x180>
 8003176:	e23c      	b.n	80035f2 <__aeabi_dsub+0x5fa>
 8003178:	2720      	movs	r7, #32
 800317a:	1af9      	subs	r1, r7, r3
 800317c:	468c      	mov	ip, r1
 800317e:	4659      	mov	r1, fp
 8003180:	4667      	mov	r7, ip
 8003182:	40b9      	lsls	r1, r7
 8003184:	000f      	movs	r7, r1
 8003186:	0011      	movs	r1, r2
 8003188:	40d9      	lsrs	r1, r3
 800318a:	430f      	orrs	r7, r1
 800318c:	4661      	mov	r1, ip
 800318e:	408a      	lsls	r2, r1
 8003190:	1e51      	subs	r1, r2, #1
 8003192:	418a      	sbcs	r2, r1
 8003194:	4659      	mov	r1, fp
 8003196:	40d9      	lsrs	r1, r3
 8003198:	4317      	orrs	r7, r2
 800319a:	1864      	adds	r4, r4, r1
 800319c:	183f      	adds	r7, r7, r0
 800319e:	4287      	cmp	r7, r0
 80031a0:	4180      	sbcs	r0, r0
 80031a2:	4240      	negs	r0, r0
 80031a4:	1824      	adds	r4, r4, r0
 80031a6:	0223      	lsls	r3, r4, #8
 80031a8:	d400      	bmi.n	80031ac <__aeabi_dsub+0x1b4>
 80031aa:	e0c6      	b.n	800333a <__aeabi_dsub+0x342>
 80031ac:	4b6b      	ldr	r3, [pc, #428]	@ (800335c <__aeabi_dsub+0x364>)
 80031ae:	3501      	adds	r5, #1
 80031b0:	429d      	cmp	r5, r3
 80031b2:	d100      	bne.n	80031b6 <__aeabi_dsub+0x1be>
 80031b4:	e0b2      	b.n	800331c <__aeabi_dsub+0x324>
 80031b6:	2101      	movs	r1, #1
 80031b8:	4b69      	ldr	r3, [pc, #420]	@ (8003360 <__aeabi_dsub+0x368>)
 80031ba:	087a      	lsrs	r2, r7, #1
 80031bc:	401c      	ands	r4, r3
 80031be:	4039      	ands	r1, r7
 80031c0:	430a      	orrs	r2, r1
 80031c2:	07e7      	lsls	r7, r4, #31
 80031c4:	4317      	orrs	r7, r2
 80031c6:	0864      	lsrs	r4, r4, #1
 80031c8:	e79e      	b.n	8003108 <__aeabi_dsub+0x110>
 80031ca:	4b66      	ldr	r3, [pc, #408]	@ (8003364 <__aeabi_dsub+0x36c>)
 80031cc:	4311      	orrs	r1, r2
 80031ce:	468a      	mov	sl, r1
 80031d0:	18eb      	adds	r3, r5, r3
 80031d2:	2900      	cmp	r1, #0
 80031d4:	d028      	beq.n	8003228 <__aeabi_dsub+0x230>
 80031d6:	4566      	cmp	r6, ip
 80031d8:	d02c      	beq.n	8003234 <__aeabi_dsub+0x23c>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d05b      	beq.n	8003296 <__aeabi_dsub+0x29e>
 80031de:	2d00      	cmp	r5, #0
 80031e0:	d100      	bne.n	80031e4 <__aeabi_dsub+0x1ec>
 80031e2:	e12c      	b.n	800343e <__aeabi_dsub+0x446>
 80031e4:	465b      	mov	r3, fp
 80031e6:	4666      	mov	r6, ip
 80031e8:	075f      	lsls	r7, r3, #29
 80031ea:	08d2      	lsrs	r2, r2, #3
 80031ec:	4317      	orrs	r7, r2
 80031ee:	08dd      	lsrs	r5, r3, #3
 80031f0:	003b      	movs	r3, r7
 80031f2:	432b      	orrs	r3, r5
 80031f4:	d100      	bne.n	80031f8 <__aeabi_dsub+0x200>
 80031f6:	e0e2      	b.n	80033be <__aeabi_dsub+0x3c6>
 80031f8:	2480      	movs	r4, #128	@ 0x80
 80031fa:	0324      	lsls	r4, r4, #12
 80031fc:	432c      	orrs	r4, r5
 80031fe:	0324      	lsls	r4, r4, #12
 8003200:	4d56      	ldr	r5, [pc, #344]	@ (800335c <__aeabi_dsub+0x364>)
 8003202:	0b24      	lsrs	r4, r4, #12
 8003204:	e08c      	b.n	8003320 <__aeabi_dsub+0x328>
 8003206:	4659      	mov	r1, fp
 8003208:	4311      	orrs	r1, r2
 800320a:	d100      	bne.n	800320e <__aeabi_dsub+0x216>
 800320c:	e0d5      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800320e:	1e59      	subs	r1, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	d100      	bne.n	8003216 <__aeabi_dsub+0x21e>
 8003214:	e1b9      	b.n	800358a <__aeabi_dsub+0x592>
 8003216:	42bb      	cmp	r3, r7
 8003218:	d100      	bne.n	800321c <__aeabi_dsub+0x224>
 800321a:	e1b1      	b.n	8003580 <__aeabi_dsub+0x588>
 800321c:	2701      	movs	r7, #1
 800321e:	000b      	movs	r3, r1
 8003220:	2938      	cmp	r1, #56	@ 0x38
 8003222:	dd00      	ble.n	8003226 <__aeabi_dsub+0x22e>
 8003224:	e740      	b.n	80030a8 <__aeabi_dsub+0xb0>
 8003226:	e72a      	b.n	800307e <__aeabi_dsub+0x86>
 8003228:	4661      	mov	r1, ip
 800322a:	2701      	movs	r7, #1
 800322c:	4079      	eors	r1, r7
 800322e:	468c      	mov	ip, r1
 8003230:	4566      	cmp	r6, ip
 8003232:	d1d2      	bne.n	80031da <__aeabi_dsub+0x1e2>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d100      	bne.n	800323a <__aeabi_dsub+0x242>
 8003238:	e0c5      	b.n	80033c6 <__aeabi_dsub+0x3ce>
 800323a:	2d00      	cmp	r5, #0
 800323c:	d000      	beq.n	8003240 <__aeabi_dsub+0x248>
 800323e:	e155      	b.n	80034ec <__aeabi_dsub+0x4f4>
 8003240:	464b      	mov	r3, r9
 8003242:	0025      	movs	r5, r4
 8003244:	4305      	orrs	r5, r0
 8003246:	d100      	bne.n	800324a <__aeabi_dsub+0x252>
 8003248:	e212      	b.n	8003670 <__aeabi_dsub+0x678>
 800324a:	1e59      	subs	r1, r3, #1
 800324c:	468c      	mov	ip, r1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d100      	bne.n	8003254 <__aeabi_dsub+0x25c>
 8003252:	e249      	b.n	80036e8 <__aeabi_dsub+0x6f0>
 8003254:	4d41      	ldr	r5, [pc, #260]	@ (800335c <__aeabi_dsub+0x364>)
 8003256:	42ab      	cmp	r3, r5
 8003258:	d100      	bne.n	800325c <__aeabi_dsub+0x264>
 800325a:	e28f      	b.n	800377c <__aeabi_dsub+0x784>
 800325c:	2701      	movs	r7, #1
 800325e:	2938      	cmp	r1, #56	@ 0x38
 8003260:	dc11      	bgt.n	8003286 <__aeabi_dsub+0x28e>
 8003262:	4663      	mov	r3, ip
 8003264:	2b1f      	cmp	r3, #31
 8003266:	dd00      	ble.n	800326a <__aeabi_dsub+0x272>
 8003268:	e25b      	b.n	8003722 <__aeabi_dsub+0x72a>
 800326a:	4661      	mov	r1, ip
 800326c:	2320      	movs	r3, #32
 800326e:	0027      	movs	r7, r4
 8003270:	1a5b      	subs	r3, r3, r1
 8003272:	0005      	movs	r5, r0
 8003274:	4098      	lsls	r0, r3
 8003276:	409f      	lsls	r7, r3
 8003278:	40cd      	lsrs	r5, r1
 800327a:	1e43      	subs	r3, r0, #1
 800327c:	4198      	sbcs	r0, r3
 800327e:	40cc      	lsrs	r4, r1
 8003280:	432f      	orrs	r7, r5
 8003282:	4307      	orrs	r7, r0
 8003284:	44a3      	add	fp, r4
 8003286:	18bf      	adds	r7, r7, r2
 8003288:	4297      	cmp	r7, r2
 800328a:	4192      	sbcs	r2, r2
 800328c:	4252      	negs	r2, r2
 800328e:	445a      	add	r2, fp
 8003290:	0014      	movs	r4, r2
 8003292:	464d      	mov	r5, r9
 8003294:	e787      	b.n	80031a6 <__aeabi_dsub+0x1ae>
 8003296:	4f34      	ldr	r7, [pc, #208]	@ (8003368 <__aeabi_dsub+0x370>)
 8003298:	1c6b      	adds	r3, r5, #1
 800329a:	423b      	tst	r3, r7
 800329c:	d000      	beq.n	80032a0 <__aeabi_dsub+0x2a8>
 800329e:	e0b6      	b.n	800340e <__aeabi_dsub+0x416>
 80032a0:	4659      	mov	r1, fp
 80032a2:	0023      	movs	r3, r4
 80032a4:	4311      	orrs	r1, r2
 80032a6:	000f      	movs	r7, r1
 80032a8:	4303      	orrs	r3, r0
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	d000      	beq.n	80032b0 <__aeabi_dsub+0x2b8>
 80032ae:	e126      	b.n	80034fe <__aeabi_dsub+0x506>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d100      	bne.n	80032b6 <__aeabi_dsub+0x2be>
 80032b4:	e1c0      	b.n	8003638 <__aeabi_dsub+0x640>
 80032b6:	2900      	cmp	r1, #0
 80032b8:	d100      	bne.n	80032bc <__aeabi_dsub+0x2c4>
 80032ba:	e0a1      	b.n	8003400 <__aeabi_dsub+0x408>
 80032bc:	1a83      	subs	r3, r0, r2
 80032be:	4698      	mov	r8, r3
 80032c0:	465b      	mov	r3, fp
 80032c2:	4540      	cmp	r0, r8
 80032c4:	41ad      	sbcs	r5, r5
 80032c6:	1ae3      	subs	r3, r4, r3
 80032c8:	426d      	negs	r5, r5
 80032ca:	1b5b      	subs	r3, r3, r5
 80032cc:	2580      	movs	r5, #128	@ 0x80
 80032ce:	042d      	lsls	r5, r5, #16
 80032d0:	422b      	tst	r3, r5
 80032d2:	d100      	bne.n	80032d6 <__aeabi_dsub+0x2de>
 80032d4:	e14b      	b.n	800356e <__aeabi_dsub+0x576>
 80032d6:	465b      	mov	r3, fp
 80032d8:	1a10      	subs	r0, r2, r0
 80032da:	4282      	cmp	r2, r0
 80032dc:	4192      	sbcs	r2, r2
 80032de:	1b1c      	subs	r4, r3, r4
 80032e0:	0007      	movs	r7, r0
 80032e2:	2601      	movs	r6, #1
 80032e4:	4663      	mov	r3, ip
 80032e6:	4252      	negs	r2, r2
 80032e8:	1aa4      	subs	r4, r4, r2
 80032ea:	4327      	orrs	r7, r4
 80032ec:	401e      	ands	r6, r3
 80032ee:	2f00      	cmp	r7, #0
 80032f0:	d100      	bne.n	80032f4 <__aeabi_dsub+0x2fc>
 80032f2:	e142      	b.n	800357a <__aeabi_dsub+0x582>
 80032f4:	422c      	tst	r4, r5
 80032f6:	d100      	bne.n	80032fa <__aeabi_dsub+0x302>
 80032f8:	e26d      	b.n	80037d6 <__aeabi_dsub+0x7de>
 80032fa:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <__aeabi_dsub+0x368>)
 80032fc:	2501      	movs	r5, #1
 80032fe:	401c      	ands	r4, r3
 8003300:	e71b      	b.n	800313a <__aeabi_dsub+0x142>
 8003302:	42bd      	cmp	r5, r7
 8003304:	d100      	bne.n	8003308 <__aeabi_dsub+0x310>
 8003306:	e13b      	b.n	8003580 <__aeabi_dsub+0x588>
 8003308:	2701      	movs	r7, #1
 800330a:	2b38      	cmp	r3, #56	@ 0x38
 800330c:	dd00      	ble.n	8003310 <__aeabi_dsub+0x318>
 800330e:	e745      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003310:	2780      	movs	r7, #128	@ 0x80
 8003312:	4659      	mov	r1, fp
 8003314:	043f      	lsls	r7, r7, #16
 8003316:	4339      	orrs	r1, r7
 8003318:	468b      	mov	fp, r1
 800331a:	e72a      	b.n	8003172 <__aeabi_dsub+0x17a>
 800331c:	2400      	movs	r4, #0
 800331e:	2700      	movs	r7, #0
 8003320:	052d      	lsls	r5, r5, #20
 8003322:	4325      	orrs	r5, r4
 8003324:	07f6      	lsls	r6, r6, #31
 8003326:	4335      	orrs	r5, r6
 8003328:	0038      	movs	r0, r7
 800332a:	0029      	movs	r1, r5
 800332c:	b003      	add	sp, #12
 800332e:	bcf0      	pop	{r4, r5, r6, r7}
 8003330:	46bb      	mov	fp, r7
 8003332:	46b2      	mov	sl, r6
 8003334:	46a9      	mov	r9, r5
 8003336:	46a0      	mov	r8, r4
 8003338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800333a:	077b      	lsls	r3, r7, #29
 800333c:	d004      	beq.n	8003348 <__aeabi_dsub+0x350>
 800333e:	230f      	movs	r3, #15
 8003340:	403b      	ands	r3, r7
 8003342:	2b04      	cmp	r3, #4
 8003344:	d000      	beq.n	8003348 <__aeabi_dsub+0x350>
 8003346:	e6e7      	b.n	8003118 <__aeabi_dsub+0x120>
 8003348:	002b      	movs	r3, r5
 800334a:	08f8      	lsrs	r0, r7, #3
 800334c:	4a03      	ldr	r2, [pc, #12]	@ (800335c <__aeabi_dsub+0x364>)
 800334e:	0767      	lsls	r7, r4, #29
 8003350:	4307      	orrs	r7, r0
 8003352:	08e5      	lsrs	r5, r4, #3
 8003354:	4293      	cmp	r3, r2
 8003356:	d100      	bne.n	800335a <__aeabi_dsub+0x362>
 8003358:	e74a      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800335a:	e0a5      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800335c:	000007ff 	.word	0x000007ff
 8003360:	ff7fffff 	.word	0xff7fffff
 8003364:	fffff801 	.word	0xfffff801
 8003368:	000007fe 	.word	0x000007fe
 800336c:	0038      	movs	r0, r7
 800336e:	f7fd f8df 	bl	8000530 <__clzsi2>
 8003372:	0003      	movs	r3, r0
 8003374:	3318      	adds	r3, #24
 8003376:	2b1f      	cmp	r3, #31
 8003378:	dc00      	bgt.n	800337c <__aeabi_dsub+0x384>
 800337a:	e6a7      	b.n	80030cc <__aeabi_dsub+0xd4>
 800337c:	003a      	movs	r2, r7
 800337e:	3808      	subs	r0, #8
 8003380:	4082      	lsls	r2, r0
 8003382:	429d      	cmp	r5, r3
 8003384:	dd00      	ble.n	8003388 <__aeabi_dsub+0x390>
 8003386:	e08a      	b.n	800349e <__aeabi_dsub+0x4a6>
 8003388:	1b5b      	subs	r3, r3, r5
 800338a:	1c58      	adds	r0, r3, #1
 800338c:	281f      	cmp	r0, #31
 800338e:	dc00      	bgt.n	8003392 <__aeabi_dsub+0x39a>
 8003390:	e1d8      	b.n	8003744 <__aeabi_dsub+0x74c>
 8003392:	0017      	movs	r7, r2
 8003394:	3b1f      	subs	r3, #31
 8003396:	40df      	lsrs	r7, r3
 8003398:	2820      	cmp	r0, #32
 800339a:	d005      	beq.n	80033a8 <__aeabi_dsub+0x3b0>
 800339c:	2340      	movs	r3, #64	@ 0x40
 800339e:	1a1b      	subs	r3, r3, r0
 80033a0:	409a      	lsls	r2, r3
 80033a2:	1e53      	subs	r3, r2, #1
 80033a4:	419a      	sbcs	r2, r3
 80033a6:	4317      	orrs	r7, r2
 80033a8:	2500      	movs	r5, #0
 80033aa:	2f00      	cmp	r7, #0
 80033ac:	d100      	bne.n	80033b0 <__aeabi_dsub+0x3b8>
 80033ae:	e0e5      	b.n	800357c <__aeabi_dsub+0x584>
 80033b0:	077b      	lsls	r3, r7, #29
 80033b2:	d000      	beq.n	80033b6 <__aeabi_dsub+0x3be>
 80033b4:	e6ab      	b.n	800310e <__aeabi_dsub+0x116>
 80033b6:	002c      	movs	r4, r5
 80033b8:	e7c6      	b.n	8003348 <__aeabi_dsub+0x350>
 80033ba:	08c0      	lsrs	r0, r0, #3
 80033bc:	e7c6      	b.n	800334c <__aeabi_dsub+0x354>
 80033be:	2700      	movs	r7, #0
 80033c0:	2400      	movs	r4, #0
 80033c2:	4dd1      	ldr	r5, [pc, #836]	@ (8003708 <__aeabi_dsub+0x710>)
 80033c4:	e7ac      	b.n	8003320 <__aeabi_dsub+0x328>
 80033c6:	4fd1      	ldr	r7, [pc, #836]	@ (800370c <__aeabi_dsub+0x714>)
 80033c8:	1c6b      	adds	r3, r5, #1
 80033ca:	423b      	tst	r3, r7
 80033cc:	d171      	bne.n	80034b2 <__aeabi_dsub+0x4ba>
 80033ce:	0023      	movs	r3, r4
 80033d0:	4303      	orrs	r3, r0
 80033d2:	2d00      	cmp	r5, #0
 80033d4:	d000      	beq.n	80033d8 <__aeabi_dsub+0x3e0>
 80033d6:	e14e      	b.n	8003676 <__aeabi_dsub+0x67e>
 80033d8:	4657      	mov	r7, sl
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d100      	bne.n	80033e0 <__aeabi_dsub+0x3e8>
 80033de:	e1b5      	b.n	800374c <__aeabi_dsub+0x754>
 80033e0:	2f00      	cmp	r7, #0
 80033e2:	d00d      	beq.n	8003400 <__aeabi_dsub+0x408>
 80033e4:	1883      	adds	r3, r0, r2
 80033e6:	4283      	cmp	r3, r0
 80033e8:	4180      	sbcs	r0, r0
 80033ea:	445c      	add	r4, fp
 80033ec:	4240      	negs	r0, r0
 80033ee:	1824      	adds	r4, r4, r0
 80033f0:	0222      	lsls	r2, r4, #8
 80033f2:	d500      	bpl.n	80033f6 <__aeabi_dsub+0x3fe>
 80033f4:	e1c8      	b.n	8003788 <__aeabi_dsub+0x790>
 80033f6:	001f      	movs	r7, r3
 80033f8:	4698      	mov	r8, r3
 80033fa:	4327      	orrs	r7, r4
 80033fc:	d100      	bne.n	8003400 <__aeabi_dsub+0x408>
 80033fe:	e0bc      	b.n	800357a <__aeabi_dsub+0x582>
 8003400:	4643      	mov	r3, r8
 8003402:	0767      	lsls	r7, r4, #29
 8003404:	08db      	lsrs	r3, r3, #3
 8003406:	431f      	orrs	r7, r3
 8003408:	08e5      	lsrs	r5, r4, #3
 800340a:	2300      	movs	r3, #0
 800340c:	e04c      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800340e:	1a83      	subs	r3, r0, r2
 8003410:	4698      	mov	r8, r3
 8003412:	465b      	mov	r3, fp
 8003414:	4540      	cmp	r0, r8
 8003416:	41bf      	sbcs	r7, r7
 8003418:	1ae3      	subs	r3, r4, r3
 800341a:	427f      	negs	r7, r7
 800341c:	1bdb      	subs	r3, r3, r7
 800341e:	021f      	lsls	r7, r3, #8
 8003420:	d47c      	bmi.n	800351c <__aeabi_dsub+0x524>
 8003422:	4647      	mov	r7, r8
 8003424:	431f      	orrs	r7, r3
 8003426:	d100      	bne.n	800342a <__aeabi_dsub+0x432>
 8003428:	e0a6      	b.n	8003578 <__aeabi_dsub+0x580>
 800342a:	001c      	movs	r4, r3
 800342c:	4647      	mov	r7, r8
 800342e:	e645      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003430:	4cb7      	ldr	r4, [pc, #732]	@ (8003710 <__aeabi_dsub+0x718>)
 8003432:	1aed      	subs	r5, r5, r3
 8003434:	4014      	ands	r4, r2
 8003436:	077b      	lsls	r3, r7, #29
 8003438:	d000      	beq.n	800343c <__aeabi_dsub+0x444>
 800343a:	e780      	b.n	800333e <__aeabi_dsub+0x346>
 800343c:	e784      	b.n	8003348 <__aeabi_dsub+0x350>
 800343e:	464b      	mov	r3, r9
 8003440:	0025      	movs	r5, r4
 8003442:	4305      	orrs	r5, r0
 8003444:	d066      	beq.n	8003514 <__aeabi_dsub+0x51c>
 8003446:	1e5f      	subs	r7, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d100      	bne.n	800344e <__aeabi_dsub+0x456>
 800344c:	e0fc      	b.n	8003648 <__aeabi_dsub+0x650>
 800344e:	4dae      	ldr	r5, [pc, #696]	@ (8003708 <__aeabi_dsub+0x710>)
 8003450:	42ab      	cmp	r3, r5
 8003452:	d100      	bne.n	8003456 <__aeabi_dsub+0x45e>
 8003454:	e15e      	b.n	8003714 <__aeabi_dsub+0x71c>
 8003456:	4666      	mov	r6, ip
 8003458:	2f38      	cmp	r7, #56	@ 0x38
 800345a:	dc00      	bgt.n	800345e <__aeabi_dsub+0x466>
 800345c:	e0b4      	b.n	80035c8 <__aeabi_dsub+0x5d0>
 800345e:	2001      	movs	r0, #1
 8003460:	1a17      	subs	r7, r2, r0
 8003462:	42ba      	cmp	r2, r7
 8003464:	4192      	sbcs	r2, r2
 8003466:	465b      	mov	r3, fp
 8003468:	4252      	negs	r2, r2
 800346a:	464d      	mov	r5, r9
 800346c:	1a9c      	subs	r4, r3, r2
 800346e:	e620      	b.n	80030b2 <__aeabi_dsub+0xba>
 8003470:	0767      	lsls	r7, r4, #29
 8003472:	08c0      	lsrs	r0, r0, #3
 8003474:	4307      	orrs	r7, r0
 8003476:	08e5      	lsrs	r5, r4, #3
 8003478:	e6ba      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800347a:	001f      	movs	r7, r3
 800347c:	4659      	mov	r1, fp
 800347e:	3f20      	subs	r7, #32
 8003480:	40f9      	lsrs	r1, r7
 8003482:	000f      	movs	r7, r1
 8003484:	2b20      	cmp	r3, #32
 8003486:	d005      	beq.n	8003494 <__aeabi_dsub+0x49c>
 8003488:	2140      	movs	r1, #64	@ 0x40
 800348a:	1acb      	subs	r3, r1, r3
 800348c:	4659      	mov	r1, fp
 800348e:	4099      	lsls	r1, r3
 8003490:	430a      	orrs	r2, r1
 8003492:	4692      	mov	sl, r2
 8003494:	4653      	mov	r3, sl
 8003496:	1e5a      	subs	r2, r3, #1
 8003498:	4193      	sbcs	r3, r2
 800349a:	431f      	orrs	r7, r3
 800349c:	e604      	b.n	80030a8 <__aeabi_dsub+0xb0>
 800349e:	1aeb      	subs	r3, r5, r3
 80034a0:	4d9b      	ldr	r5, [pc, #620]	@ (8003710 <__aeabi_dsub+0x718>)
 80034a2:	4015      	ands	r5, r2
 80034a4:	076f      	lsls	r7, r5, #29
 80034a6:	08ed      	lsrs	r5, r5, #3
 80034a8:	032c      	lsls	r4, r5, #12
 80034aa:	055d      	lsls	r5, r3, #21
 80034ac:	0b24      	lsrs	r4, r4, #12
 80034ae:	0d6d      	lsrs	r5, r5, #21
 80034b0:	e736      	b.n	8003320 <__aeabi_dsub+0x328>
 80034b2:	4d95      	ldr	r5, [pc, #596]	@ (8003708 <__aeabi_dsub+0x710>)
 80034b4:	42ab      	cmp	r3, r5
 80034b6:	d100      	bne.n	80034ba <__aeabi_dsub+0x4c2>
 80034b8:	e0d6      	b.n	8003668 <__aeabi_dsub+0x670>
 80034ba:	1882      	adds	r2, r0, r2
 80034bc:	0021      	movs	r1, r4
 80034be:	4282      	cmp	r2, r0
 80034c0:	4180      	sbcs	r0, r0
 80034c2:	4459      	add	r1, fp
 80034c4:	4240      	negs	r0, r0
 80034c6:	1808      	adds	r0, r1, r0
 80034c8:	07c7      	lsls	r7, r0, #31
 80034ca:	0852      	lsrs	r2, r2, #1
 80034cc:	4317      	orrs	r7, r2
 80034ce:	0844      	lsrs	r4, r0, #1
 80034d0:	0752      	lsls	r2, r2, #29
 80034d2:	d400      	bmi.n	80034d6 <__aeabi_dsub+0x4de>
 80034d4:	e185      	b.n	80037e2 <__aeabi_dsub+0x7ea>
 80034d6:	220f      	movs	r2, #15
 80034d8:	001d      	movs	r5, r3
 80034da:	403a      	ands	r2, r7
 80034dc:	2a04      	cmp	r2, #4
 80034de:	d000      	beq.n	80034e2 <__aeabi_dsub+0x4ea>
 80034e0:	e61a      	b.n	8003118 <__aeabi_dsub+0x120>
 80034e2:	08ff      	lsrs	r7, r7, #3
 80034e4:	0764      	lsls	r4, r4, #29
 80034e6:	4327      	orrs	r7, r4
 80034e8:	0905      	lsrs	r5, r0, #4
 80034ea:	e7dd      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80034ec:	465b      	mov	r3, fp
 80034ee:	08d2      	lsrs	r2, r2, #3
 80034f0:	075f      	lsls	r7, r3, #29
 80034f2:	4317      	orrs	r7, r2
 80034f4:	08dd      	lsrs	r5, r3, #3
 80034f6:	e67b      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80034f8:	2700      	movs	r7, #0
 80034fa:	2400      	movs	r4, #0
 80034fc:	e710      	b.n	8003320 <__aeabi_dsub+0x328>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d000      	beq.n	8003504 <__aeabi_dsub+0x50c>
 8003502:	e0d6      	b.n	80036b2 <__aeabi_dsub+0x6ba>
 8003504:	2900      	cmp	r1, #0
 8003506:	d000      	beq.n	800350a <__aeabi_dsub+0x512>
 8003508:	e12f      	b.n	800376a <__aeabi_dsub+0x772>
 800350a:	2480      	movs	r4, #128	@ 0x80
 800350c:	2600      	movs	r6, #0
 800350e:	4d7e      	ldr	r5, [pc, #504]	@ (8003708 <__aeabi_dsub+0x710>)
 8003510:	0324      	lsls	r4, r4, #12
 8003512:	e705      	b.n	8003320 <__aeabi_dsub+0x328>
 8003514:	4666      	mov	r6, ip
 8003516:	465c      	mov	r4, fp
 8003518:	08d0      	lsrs	r0, r2, #3
 800351a:	e717      	b.n	800334c <__aeabi_dsub+0x354>
 800351c:	465b      	mov	r3, fp
 800351e:	1a17      	subs	r7, r2, r0
 8003520:	42ba      	cmp	r2, r7
 8003522:	4192      	sbcs	r2, r2
 8003524:	1b1c      	subs	r4, r3, r4
 8003526:	2601      	movs	r6, #1
 8003528:	4663      	mov	r3, ip
 800352a:	4252      	negs	r2, r2
 800352c:	1aa4      	subs	r4, r4, r2
 800352e:	401e      	ands	r6, r3
 8003530:	e5c4      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003532:	1883      	adds	r3, r0, r2
 8003534:	4283      	cmp	r3, r0
 8003536:	4180      	sbcs	r0, r0
 8003538:	445c      	add	r4, fp
 800353a:	4240      	negs	r0, r0
 800353c:	1825      	adds	r5, r4, r0
 800353e:	022a      	lsls	r2, r5, #8
 8003540:	d400      	bmi.n	8003544 <__aeabi_dsub+0x54c>
 8003542:	e0da      	b.n	80036fa <__aeabi_dsub+0x702>
 8003544:	4a72      	ldr	r2, [pc, #456]	@ (8003710 <__aeabi_dsub+0x718>)
 8003546:	085b      	lsrs	r3, r3, #1
 8003548:	4015      	ands	r5, r2
 800354a:	07ea      	lsls	r2, r5, #31
 800354c:	431a      	orrs	r2, r3
 800354e:	0869      	lsrs	r1, r5, #1
 8003550:	075b      	lsls	r3, r3, #29
 8003552:	d400      	bmi.n	8003556 <__aeabi_dsub+0x55e>
 8003554:	e14a      	b.n	80037ec <__aeabi_dsub+0x7f4>
 8003556:	230f      	movs	r3, #15
 8003558:	4013      	ands	r3, r2
 800355a:	2b04      	cmp	r3, #4
 800355c:	d100      	bne.n	8003560 <__aeabi_dsub+0x568>
 800355e:	e0fc      	b.n	800375a <__aeabi_dsub+0x762>
 8003560:	1d17      	adds	r7, r2, #4
 8003562:	4297      	cmp	r7, r2
 8003564:	41a4      	sbcs	r4, r4
 8003566:	4264      	negs	r4, r4
 8003568:	2502      	movs	r5, #2
 800356a:	1864      	adds	r4, r4, r1
 800356c:	e6ec      	b.n	8003348 <__aeabi_dsub+0x350>
 800356e:	4647      	mov	r7, r8
 8003570:	001c      	movs	r4, r3
 8003572:	431f      	orrs	r7, r3
 8003574:	d000      	beq.n	8003578 <__aeabi_dsub+0x580>
 8003576:	e743      	b.n	8003400 <__aeabi_dsub+0x408>
 8003578:	2600      	movs	r6, #0
 800357a:	2500      	movs	r5, #0
 800357c:	2400      	movs	r4, #0
 800357e:	e6cf      	b.n	8003320 <__aeabi_dsub+0x328>
 8003580:	08c0      	lsrs	r0, r0, #3
 8003582:	0767      	lsls	r7, r4, #29
 8003584:	4307      	orrs	r7, r0
 8003586:	08e5      	lsrs	r5, r4, #3
 8003588:	e632      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800358a:	1a87      	subs	r7, r0, r2
 800358c:	465b      	mov	r3, fp
 800358e:	42b8      	cmp	r0, r7
 8003590:	4180      	sbcs	r0, r0
 8003592:	1ae4      	subs	r4, r4, r3
 8003594:	4240      	negs	r0, r0
 8003596:	1a24      	subs	r4, r4, r0
 8003598:	0223      	lsls	r3, r4, #8
 800359a:	d428      	bmi.n	80035ee <__aeabi_dsub+0x5f6>
 800359c:	0763      	lsls	r3, r4, #29
 800359e:	08ff      	lsrs	r7, r7, #3
 80035a0:	431f      	orrs	r7, r3
 80035a2:	08e5      	lsrs	r5, r4, #3
 80035a4:	2301      	movs	r3, #1
 80035a6:	e77f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d100      	bne.n	80035ae <__aeabi_dsub+0x5b6>
 80035ac:	e673      	b.n	8003296 <__aeabi_dsub+0x29e>
 80035ae:	464b      	mov	r3, r9
 80035b0:	1b5f      	subs	r7, r3, r5
 80035b2:	003b      	movs	r3, r7
 80035b4:	2d00      	cmp	r5, #0
 80035b6:	d100      	bne.n	80035ba <__aeabi_dsub+0x5c2>
 80035b8:	e742      	b.n	8003440 <__aeabi_dsub+0x448>
 80035ba:	2f38      	cmp	r7, #56	@ 0x38
 80035bc:	dd00      	ble.n	80035c0 <__aeabi_dsub+0x5c8>
 80035be:	e0ec      	b.n	800379a <__aeabi_dsub+0x7a2>
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	000e      	movs	r6, r1
 80035c4:	041b      	lsls	r3, r3, #16
 80035c6:	431c      	orrs	r4, r3
 80035c8:	2f1f      	cmp	r7, #31
 80035ca:	dc25      	bgt.n	8003618 <__aeabi_dsub+0x620>
 80035cc:	2520      	movs	r5, #32
 80035ce:	0023      	movs	r3, r4
 80035d0:	1bed      	subs	r5, r5, r7
 80035d2:	0001      	movs	r1, r0
 80035d4:	40a8      	lsls	r0, r5
 80035d6:	40ab      	lsls	r3, r5
 80035d8:	40f9      	lsrs	r1, r7
 80035da:	1e45      	subs	r5, r0, #1
 80035dc:	41a8      	sbcs	r0, r5
 80035de:	430b      	orrs	r3, r1
 80035e0:	40fc      	lsrs	r4, r7
 80035e2:	4318      	orrs	r0, r3
 80035e4:	465b      	mov	r3, fp
 80035e6:	1b1b      	subs	r3, r3, r4
 80035e8:	469b      	mov	fp, r3
 80035ea:	e739      	b.n	8003460 <__aeabi_dsub+0x468>
 80035ec:	4666      	mov	r6, ip
 80035ee:	2501      	movs	r5, #1
 80035f0:	e562      	b.n	80030b8 <__aeabi_dsub+0xc0>
 80035f2:	001f      	movs	r7, r3
 80035f4:	4659      	mov	r1, fp
 80035f6:	3f20      	subs	r7, #32
 80035f8:	40f9      	lsrs	r1, r7
 80035fa:	468c      	mov	ip, r1
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d005      	beq.n	800360c <__aeabi_dsub+0x614>
 8003600:	2740      	movs	r7, #64	@ 0x40
 8003602:	4659      	mov	r1, fp
 8003604:	1afb      	subs	r3, r7, r3
 8003606:	4099      	lsls	r1, r3
 8003608:	430a      	orrs	r2, r1
 800360a:	4692      	mov	sl, r2
 800360c:	4657      	mov	r7, sl
 800360e:	1e7b      	subs	r3, r7, #1
 8003610:	419f      	sbcs	r7, r3
 8003612:	4663      	mov	r3, ip
 8003614:	431f      	orrs	r7, r3
 8003616:	e5c1      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003618:	003b      	movs	r3, r7
 800361a:	0025      	movs	r5, r4
 800361c:	3b20      	subs	r3, #32
 800361e:	40dd      	lsrs	r5, r3
 8003620:	2f20      	cmp	r7, #32
 8003622:	d004      	beq.n	800362e <__aeabi_dsub+0x636>
 8003624:	2340      	movs	r3, #64	@ 0x40
 8003626:	1bdb      	subs	r3, r3, r7
 8003628:	409c      	lsls	r4, r3
 800362a:	4320      	orrs	r0, r4
 800362c:	4680      	mov	r8, r0
 800362e:	4640      	mov	r0, r8
 8003630:	1e43      	subs	r3, r0, #1
 8003632:	4198      	sbcs	r0, r3
 8003634:	4328      	orrs	r0, r5
 8003636:	e713      	b.n	8003460 <__aeabi_dsub+0x468>
 8003638:	2900      	cmp	r1, #0
 800363a:	d09d      	beq.n	8003578 <__aeabi_dsub+0x580>
 800363c:	2601      	movs	r6, #1
 800363e:	4663      	mov	r3, ip
 8003640:	465c      	mov	r4, fp
 8003642:	4690      	mov	r8, r2
 8003644:	401e      	ands	r6, r3
 8003646:	e6db      	b.n	8003400 <__aeabi_dsub+0x408>
 8003648:	1a17      	subs	r7, r2, r0
 800364a:	465b      	mov	r3, fp
 800364c:	42ba      	cmp	r2, r7
 800364e:	4192      	sbcs	r2, r2
 8003650:	1b1c      	subs	r4, r3, r4
 8003652:	4252      	negs	r2, r2
 8003654:	1aa4      	subs	r4, r4, r2
 8003656:	0223      	lsls	r3, r4, #8
 8003658:	d4c8      	bmi.n	80035ec <__aeabi_dsub+0x5f4>
 800365a:	0763      	lsls	r3, r4, #29
 800365c:	08ff      	lsrs	r7, r7, #3
 800365e:	431f      	orrs	r7, r3
 8003660:	4666      	mov	r6, ip
 8003662:	2301      	movs	r3, #1
 8003664:	08e5      	lsrs	r5, r4, #3
 8003666:	e71f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003668:	001d      	movs	r5, r3
 800366a:	2400      	movs	r4, #0
 800366c:	2700      	movs	r7, #0
 800366e:	e657      	b.n	8003320 <__aeabi_dsub+0x328>
 8003670:	465c      	mov	r4, fp
 8003672:	08d0      	lsrs	r0, r2, #3
 8003674:	e66a      	b.n	800334c <__aeabi_dsub+0x354>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d100      	bne.n	800367c <__aeabi_dsub+0x684>
 800367a:	e737      	b.n	80034ec <__aeabi_dsub+0x4f4>
 800367c:	4653      	mov	r3, sl
 800367e:	08c0      	lsrs	r0, r0, #3
 8003680:	0767      	lsls	r7, r4, #29
 8003682:	4307      	orrs	r7, r0
 8003684:	08e5      	lsrs	r5, r4, #3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d100      	bne.n	800368c <__aeabi_dsub+0x694>
 800368a:	e5b1      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800368c:	2380      	movs	r3, #128	@ 0x80
 800368e:	031b      	lsls	r3, r3, #12
 8003690:	421d      	tst	r5, r3
 8003692:	d008      	beq.n	80036a6 <__aeabi_dsub+0x6ae>
 8003694:	4659      	mov	r1, fp
 8003696:	08c8      	lsrs	r0, r1, #3
 8003698:	4218      	tst	r0, r3
 800369a:	d104      	bne.n	80036a6 <__aeabi_dsub+0x6ae>
 800369c:	08d2      	lsrs	r2, r2, #3
 800369e:	0749      	lsls	r1, r1, #29
 80036a0:	430a      	orrs	r2, r1
 80036a2:	0017      	movs	r7, r2
 80036a4:	0005      	movs	r5, r0
 80036a6:	0f7b      	lsrs	r3, r7, #29
 80036a8:	00ff      	lsls	r7, r7, #3
 80036aa:	08ff      	lsrs	r7, r7, #3
 80036ac:	075b      	lsls	r3, r3, #29
 80036ae:	431f      	orrs	r7, r3
 80036b0:	e59e      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036b2:	08c0      	lsrs	r0, r0, #3
 80036b4:	0763      	lsls	r3, r4, #29
 80036b6:	4318      	orrs	r0, r3
 80036b8:	08e5      	lsrs	r5, r4, #3
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d053      	beq.n	8003766 <__aeabi_dsub+0x76e>
 80036be:	2380      	movs	r3, #128	@ 0x80
 80036c0:	031b      	lsls	r3, r3, #12
 80036c2:	421d      	tst	r5, r3
 80036c4:	d00a      	beq.n	80036dc <__aeabi_dsub+0x6e4>
 80036c6:	4659      	mov	r1, fp
 80036c8:	08cc      	lsrs	r4, r1, #3
 80036ca:	421c      	tst	r4, r3
 80036cc:	d106      	bne.n	80036dc <__aeabi_dsub+0x6e4>
 80036ce:	2601      	movs	r6, #1
 80036d0:	4663      	mov	r3, ip
 80036d2:	0025      	movs	r5, r4
 80036d4:	08d0      	lsrs	r0, r2, #3
 80036d6:	0749      	lsls	r1, r1, #29
 80036d8:	4308      	orrs	r0, r1
 80036da:	401e      	ands	r6, r3
 80036dc:	0f47      	lsrs	r7, r0, #29
 80036de:	00c0      	lsls	r0, r0, #3
 80036e0:	08c0      	lsrs	r0, r0, #3
 80036e2:	077f      	lsls	r7, r7, #29
 80036e4:	4307      	orrs	r7, r0
 80036e6:	e583      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036e8:	1883      	adds	r3, r0, r2
 80036ea:	4293      	cmp	r3, r2
 80036ec:	4192      	sbcs	r2, r2
 80036ee:	445c      	add	r4, fp
 80036f0:	4252      	negs	r2, r2
 80036f2:	18a5      	adds	r5, r4, r2
 80036f4:	022a      	lsls	r2, r5, #8
 80036f6:	d500      	bpl.n	80036fa <__aeabi_dsub+0x702>
 80036f8:	e724      	b.n	8003544 <__aeabi_dsub+0x54c>
 80036fa:	076f      	lsls	r7, r5, #29
 80036fc:	08db      	lsrs	r3, r3, #3
 80036fe:	431f      	orrs	r7, r3
 8003700:	08ed      	lsrs	r5, r5, #3
 8003702:	2301      	movs	r3, #1
 8003704:	e6d0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	000007ff 	.word	0x000007ff
 800370c:	000007fe 	.word	0x000007fe
 8003710:	ff7fffff 	.word	0xff7fffff
 8003714:	465b      	mov	r3, fp
 8003716:	08d2      	lsrs	r2, r2, #3
 8003718:	075f      	lsls	r7, r3, #29
 800371a:	4666      	mov	r6, ip
 800371c:	4317      	orrs	r7, r2
 800371e:	08dd      	lsrs	r5, r3, #3
 8003720:	e566      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003722:	0025      	movs	r5, r4
 8003724:	3b20      	subs	r3, #32
 8003726:	40dd      	lsrs	r5, r3
 8003728:	4663      	mov	r3, ip
 800372a:	2b20      	cmp	r3, #32
 800372c:	d005      	beq.n	800373a <__aeabi_dsub+0x742>
 800372e:	2340      	movs	r3, #64	@ 0x40
 8003730:	4661      	mov	r1, ip
 8003732:	1a5b      	subs	r3, r3, r1
 8003734:	409c      	lsls	r4, r3
 8003736:	4320      	orrs	r0, r4
 8003738:	4680      	mov	r8, r0
 800373a:	4647      	mov	r7, r8
 800373c:	1e7b      	subs	r3, r7, #1
 800373e:	419f      	sbcs	r7, r3
 8003740:	432f      	orrs	r7, r5
 8003742:	e5a0      	b.n	8003286 <__aeabi_dsub+0x28e>
 8003744:	2120      	movs	r1, #32
 8003746:	2700      	movs	r7, #0
 8003748:	1a09      	subs	r1, r1, r0
 800374a:	e4d2      	b.n	80030f2 <__aeabi_dsub+0xfa>
 800374c:	2f00      	cmp	r7, #0
 800374e:	d100      	bne.n	8003752 <__aeabi_dsub+0x75a>
 8003750:	e713      	b.n	800357a <__aeabi_dsub+0x582>
 8003752:	465c      	mov	r4, fp
 8003754:	0017      	movs	r7, r2
 8003756:	2500      	movs	r5, #0
 8003758:	e5f6      	b.n	8003348 <__aeabi_dsub+0x350>
 800375a:	08d7      	lsrs	r7, r2, #3
 800375c:	0749      	lsls	r1, r1, #29
 800375e:	2302      	movs	r3, #2
 8003760:	430f      	orrs	r7, r1
 8003762:	092d      	lsrs	r5, r5, #4
 8003764:	e6a0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003766:	0007      	movs	r7, r0
 8003768:	e542      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800376a:	465b      	mov	r3, fp
 800376c:	2601      	movs	r6, #1
 800376e:	075f      	lsls	r7, r3, #29
 8003770:	08dd      	lsrs	r5, r3, #3
 8003772:	4663      	mov	r3, ip
 8003774:	08d2      	lsrs	r2, r2, #3
 8003776:	4317      	orrs	r7, r2
 8003778:	401e      	ands	r6, r3
 800377a:	e539      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800377c:	465b      	mov	r3, fp
 800377e:	08d2      	lsrs	r2, r2, #3
 8003780:	075f      	lsls	r7, r3, #29
 8003782:	4317      	orrs	r7, r2
 8003784:	08dd      	lsrs	r5, r3, #3
 8003786:	e533      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003788:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <__aeabi_dsub+0x80c>)
 800378a:	08db      	lsrs	r3, r3, #3
 800378c:	4022      	ands	r2, r4
 800378e:	0757      	lsls	r7, r2, #29
 8003790:	0252      	lsls	r2, r2, #9
 8003792:	2501      	movs	r5, #1
 8003794:	431f      	orrs	r7, r3
 8003796:	0b14      	lsrs	r4, r2, #12
 8003798:	e5c2      	b.n	8003320 <__aeabi_dsub+0x328>
 800379a:	000e      	movs	r6, r1
 800379c:	2001      	movs	r0, #1
 800379e:	e65f      	b.n	8003460 <__aeabi_dsub+0x468>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00d      	beq.n	80037c0 <__aeabi_dsub+0x7c8>
 80037a4:	464b      	mov	r3, r9
 80037a6:	1b5b      	subs	r3, r3, r5
 80037a8:	469c      	mov	ip, r3
 80037aa:	2d00      	cmp	r5, #0
 80037ac:	d100      	bne.n	80037b0 <__aeabi_dsub+0x7b8>
 80037ae:	e548      	b.n	8003242 <__aeabi_dsub+0x24a>
 80037b0:	2701      	movs	r7, #1
 80037b2:	2b38      	cmp	r3, #56	@ 0x38
 80037b4:	dd00      	ble.n	80037b8 <__aeabi_dsub+0x7c0>
 80037b6:	e566      	b.n	8003286 <__aeabi_dsub+0x28e>
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	041b      	lsls	r3, r3, #16
 80037bc:	431c      	orrs	r4, r3
 80037be:	e550      	b.n	8003262 <__aeabi_dsub+0x26a>
 80037c0:	1c6b      	adds	r3, r5, #1
 80037c2:	4d11      	ldr	r5, [pc, #68]	@ (8003808 <__aeabi_dsub+0x810>)
 80037c4:	422b      	tst	r3, r5
 80037c6:	d000      	beq.n	80037ca <__aeabi_dsub+0x7d2>
 80037c8:	e673      	b.n	80034b2 <__aeabi_dsub+0x4ba>
 80037ca:	4659      	mov	r1, fp
 80037cc:	0023      	movs	r3, r4
 80037ce:	4311      	orrs	r1, r2
 80037d0:	468a      	mov	sl, r1
 80037d2:	4303      	orrs	r3, r0
 80037d4:	e600      	b.n	80033d8 <__aeabi_dsub+0x3e0>
 80037d6:	0767      	lsls	r7, r4, #29
 80037d8:	08c0      	lsrs	r0, r0, #3
 80037da:	2300      	movs	r3, #0
 80037dc:	4307      	orrs	r7, r0
 80037de:	08e5      	lsrs	r5, r4, #3
 80037e0:	e662      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037e2:	0764      	lsls	r4, r4, #29
 80037e4:	08ff      	lsrs	r7, r7, #3
 80037e6:	4327      	orrs	r7, r4
 80037e8:	0905      	lsrs	r5, r0, #4
 80037ea:	e65d      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037ec:	08d2      	lsrs	r2, r2, #3
 80037ee:	0749      	lsls	r1, r1, #29
 80037f0:	4311      	orrs	r1, r2
 80037f2:	000f      	movs	r7, r1
 80037f4:	2302      	movs	r3, #2
 80037f6:	092d      	lsrs	r5, r5, #4
 80037f8:	e656      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037fa:	0007      	movs	r7, r0
 80037fc:	e5a4      	b.n	8003348 <__aeabi_dsub+0x350>
 80037fe:	0038      	movs	r0, r7
 8003800:	e48f      	b.n	8003122 <__aeabi_dsub+0x12a>
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	ff7fffff 	.word	0xff7fffff
 8003808:	000007fe 	.word	0x000007fe

0800380c <__aeabi_dcmpun>:
 800380c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800380e:	46c6      	mov	lr, r8
 8003810:	031e      	lsls	r6, r3, #12
 8003812:	0b36      	lsrs	r6, r6, #12
 8003814:	46b0      	mov	r8, r6
 8003816:	4e0d      	ldr	r6, [pc, #52]	@ (800384c <__aeabi_dcmpun+0x40>)
 8003818:	030c      	lsls	r4, r1, #12
 800381a:	004d      	lsls	r5, r1, #1
 800381c:	005f      	lsls	r7, r3, #1
 800381e:	b500      	push	{lr}
 8003820:	0b24      	lsrs	r4, r4, #12
 8003822:	0d6d      	lsrs	r5, r5, #21
 8003824:	0d7f      	lsrs	r7, r7, #21
 8003826:	42b5      	cmp	r5, r6
 8003828:	d00b      	beq.n	8003842 <__aeabi_dcmpun+0x36>
 800382a:	4908      	ldr	r1, [pc, #32]	@ (800384c <__aeabi_dcmpun+0x40>)
 800382c:	2000      	movs	r0, #0
 800382e:	428f      	cmp	r7, r1
 8003830:	d104      	bne.n	800383c <__aeabi_dcmpun+0x30>
 8003832:	4646      	mov	r6, r8
 8003834:	4316      	orrs	r6, r2
 8003836:	0030      	movs	r0, r6
 8003838:	1e43      	subs	r3, r0, #1
 800383a:	4198      	sbcs	r0, r3
 800383c:	bc80      	pop	{r7}
 800383e:	46b8      	mov	r8, r7
 8003840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003842:	4304      	orrs	r4, r0
 8003844:	2001      	movs	r0, #1
 8003846:	2c00      	cmp	r4, #0
 8003848:	d1f8      	bne.n	800383c <__aeabi_dcmpun+0x30>
 800384a:	e7ee      	b.n	800382a <__aeabi_dcmpun+0x1e>
 800384c:	000007ff 	.word	0x000007ff

08003850 <__aeabi_d2iz>:
 8003850:	000b      	movs	r3, r1
 8003852:	0002      	movs	r2, r0
 8003854:	b570      	push	{r4, r5, r6, lr}
 8003856:	4d16      	ldr	r5, [pc, #88]	@ (80038b0 <__aeabi_d2iz+0x60>)
 8003858:	030c      	lsls	r4, r1, #12
 800385a:	b082      	sub	sp, #8
 800385c:	0049      	lsls	r1, r1, #1
 800385e:	2000      	movs	r0, #0
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	9301      	str	r3, [sp, #4]
 8003864:	0b24      	lsrs	r4, r4, #12
 8003866:	0d49      	lsrs	r1, r1, #21
 8003868:	0fde      	lsrs	r6, r3, #31
 800386a:	42a9      	cmp	r1, r5
 800386c:	dd04      	ble.n	8003878 <__aeabi_d2iz+0x28>
 800386e:	4811      	ldr	r0, [pc, #68]	@ (80038b4 <__aeabi_d2iz+0x64>)
 8003870:	4281      	cmp	r1, r0
 8003872:	dd03      	ble.n	800387c <__aeabi_d2iz+0x2c>
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <__aeabi_d2iz+0x68>)
 8003876:	18f0      	adds	r0, r6, r3
 8003878:	b002      	add	sp, #8
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	2080      	movs	r0, #128	@ 0x80
 800387e:	0340      	lsls	r0, r0, #13
 8003880:	4320      	orrs	r0, r4
 8003882:	4c0e      	ldr	r4, [pc, #56]	@ (80038bc <__aeabi_d2iz+0x6c>)
 8003884:	1a64      	subs	r4, r4, r1
 8003886:	2c1f      	cmp	r4, #31
 8003888:	dd08      	ble.n	800389c <__aeabi_d2iz+0x4c>
 800388a:	4b0d      	ldr	r3, [pc, #52]	@ (80038c0 <__aeabi_d2iz+0x70>)
 800388c:	1a5b      	subs	r3, r3, r1
 800388e:	40d8      	lsrs	r0, r3
 8003890:	0003      	movs	r3, r0
 8003892:	4258      	negs	r0, r3
 8003894:	2e00      	cmp	r6, #0
 8003896:	d1ef      	bne.n	8003878 <__aeabi_d2iz+0x28>
 8003898:	0018      	movs	r0, r3
 800389a:	e7ed      	b.n	8003878 <__aeabi_d2iz+0x28>
 800389c:	4b09      	ldr	r3, [pc, #36]	@ (80038c4 <__aeabi_d2iz+0x74>)
 800389e:	9a00      	ldr	r2, [sp, #0]
 80038a0:	469c      	mov	ip, r3
 80038a2:	0003      	movs	r3, r0
 80038a4:	4461      	add	r1, ip
 80038a6:	408b      	lsls	r3, r1
 80038a8:	40e2      	lsrs	r2, r4
 80038aa:	4313      	orrs	r3, r2
 80038ac:	e7f1      	b.n	8003892 <__aeabi_d2iz+0x42>
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	000003fe 	.word	0x000003fe
 80038b4:	0000041d 	.word	0x0000041d
 80038b8:	7fffffff 	.word	0x7fffffff
 80038bc:	00000433 	.word	0x00000433
 80038c0:	00000413 	.word	0x00000413
 80038c4:	fffffbed 	.word	0xfffffbed

080038c8 <__aeabi_i2d>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d016      	beq.n	80038fc <__aeabi_i2d+0x34>
 80038ce:	17c3      	asrs	r3, r0, #31
 80038d0:	18c5      	adds	r5, r0, r3
 80038d2:	405d      	eors	r5, r3
 80038d4:	0fc4      	lsrs	r4, r0, #31
 80038d6:	0028      	movs	r0, r5
 80038d8:	f7fc fe2a 	bl	8000530 <__clzsi2>
 80038dc:	4b10      	ldr	r3, [pc, #64]	@ (8003920 <__aeabi_i2d+0x58>)
 80038de:	1a1b      	subs	r3, r3, r0
 80038e0:	055b      	lsls	r3, r3, #21
 80038e2:	0d5b      	lsrs	r3, r3, #21
 80038e4:	280a      	cmp	r0, #10
 80038e6:	dc14      	bgt.n	8003912 <__aeabi_i2d+0x4a>
 80038e8:	0002      	movs	r2, r0
 80038ea:	002e      	movs	r6, r5
 80038ec:	3215      	adds	r2, #21
 80038ee:	4096      	lsls	r6, r2
 80038f0:	220b      	movs	r2, #11
 80038f2:	1a12      	subs	r2, r2, r0
 80038f4:	40d5      	lsrs	r5, r2
 80038f6:	032d      	lsls	r5, r5, #12
 80038f8:	0b2d      	lsrs	r5, r5, #12
 80038fa:	e003      	b.n	8003904 <__aeabi_i2d+0x3c>
 80038fc:	2400      	movs	r4, #0
 80038fe:	2300      	movs	r3, #0
 8003900:	2500      	movs	r5, #0
 8003902:	2600      	movs	r6, #0
 8003904:	051b      	lsls	r3, r3, #20
 8003906:	432b      	orrs	r3, r5
 8003908:	07e4      	lsls	r4, r4, #31
 800390a:	4323      	orrs	r3, r4
 800390c:	0030      	movs	r0, r6
 800390e:	0019      	movs	r1, r3
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	380b      	subs	r0, #11
 8003914:	4085      	lsls	r5, r0
 8003916:	032d      	lsls	r5, r5, #12
 8003918:	2600      	movs	r6, #0
 800391a:	0b2d      	lsrs	r5, r5, #12
 800391c:	e7f2      	b.n	8003904 <__aeabi_i2d+0x3c>
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	0000041e 	.word	0x0000041e

08003924 <__aeabi_ui2d>:
 8003924:	b510      	push	{r4, lr}
 8003926:	1e04      	subs	r4, r0, #0
 8003928:	d010      	beq.n	800394c <__aeabi_ui2d+0x28>
 800392a:	f7fc fe01 	bl	8000530 <__clzsi2>
 800392e:	4b0e      	ldr	r3, [pc, #56]	@ (8003968 <__aeabi_ui2d+0x44>)
 8003930:	1a1b      	subs	r3, r3, r0
 8003932:	055b      	lsls	r3, r3, #21
 8003934:	0d5b      	lsrs	r3, r3, #21
 8003936:	280a      	cmp	r0, #10
 8003938:	dc0f      	bgt.n	800395a <__aeabi_ui2d+0x36>
 800393a:	220b      	movs	r2, #11
 800393c:	0021      	movs	r1, r4
 800393e:	1a12      	subs	r2, r2, r0
 8003940:	40d1      	lsrs	r1, r2
 8003942:	3015      	adds	r0, #21
 8003944:	030a      	lsls	r2, r1, #12
 8003946:	4084      	lsls	r4, r0
 8003948:	0b12      	lsrs	r2, r2, #12
 800394a:	e001      	b.n	8003950 <__aeabi_ui2d+0x2c>
 800394c:	2300      	movs	r3, #0
 800394e:	2200      	movs	r2, #0
 8003950:	051b      	lsls	r3, r3, #20
 8003952:	4313      	orrs	r3, r2
 8003954:	0020      	movs	r0, r4
 8003956:	0019      	movs	r1, r3
 8003958:	bd10      	pop	{r4, pc}
 800395a:	0022      	movs	r2, r4
 800395c:	380b      	subs	r0, #11
 800395e:	4082      	lsls	r2, r0
 8003960:	0312      	lsls	r2, r2, #12
 8003962:	2400      	movs	r4, #0
 8003964:	0b12      	lsrs	r2, r2, #12
 8003966:	e7f3      	b.n	8003950 <__aeabi_ui2d+0x2c>
 8003968:	0000041e 	.word	0x0000041e

0800396c <__aeabi_f2d>:
 800396c:	b570      	push	{r4, r5, r6, lr}
 800396e:	0242      	lsls	r2, r0, #9
 8003970:	0043      	lsls	r3, r0, #1
 8003972:	0fc4      	lsrs	r4, r0, #31
 8003974:	20fe      	movs	r0, #254	@ 0xfe
 8003976:	0e1b      	lsrs	r3, r3, #24
 8003978:	1c59      	adds	r1, r3, #1
 800397a:	0a55      	lsrs	r5, r2, #9
 800397c:	4208      	tst	r0, r1
 800397e:	d00c      	beq.n	800399a <__aeabi_f2d+0x2e>
 8003980:	21e0      	movs	r1, #224	@ 0xe0
 8003982:	0089      	lsls	r1, r1, #2
 8003984:	468c      	mov	ip, r1
 8003986:	076d      	lsls	r5, r5, #29
 8003988:	0b12      	lsrs	r2, r2, #12
 800398a:	4463      	add	r3, ip
 800398c:	051b      	lsls	r3, r3, #20
 800398e:	4313      	orrs	r3, r2
 8003990:	07e4      	lsls	r4, r4, #31
 8003992:	4323      	orrs	r3, r4
 8003994:	0028      	movs	r0, r5
 8003996:	0019      	movs	r1, r3
 8003998:	bd70      	pop	{r4, r5, r6, pc}
 800399a:	2b00      	cmp	r3, #0
 800399c:	d114      	bne.n	80039c8 <__aeabi_f2d+0x5c>
 800399e:	2d00      	cmp	r5, #0
 80039a0:	d01b      	beq.n	80039da <__aeabi_f2d+0x6e>
 80039a2:	0028      	movs	r0, r5
 80039a4:	f7fc fdc4 	bl	8000530 <__clzsi2>
 80039a8:	280a      	cmp	r0, #10
 80039aa:	dc1c      	bgt.n	80039e6 <__aeabi_f2d+0x7a>
 80039ac:	230b      	movs	r3, #11
 80039ae:	002a      	movs	r2, r5
 80039b0:	1a1b      	subs	r3, r3, r0
 80039b2:	40da      	lsrs	r2, r3
 80039b4:	0003      	movs	r3, r0
 80039b6:	3315      	adds	r3, #21
 80039b8:	409d      	lsls	r5, r3
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <__aeabi_f2d+0x88>)
 80039bc:	0312      	lsls	r2, r2, #12
 80039be:	1a1b      	subs	r3, r3, r0
 80039c0:	055b      	lsls	r3, r3, #21
 80039c2:	0b12      	lsrs	r2, r2, #12
 80039c4:	0d5b      	lsrs	r3, r3, #21
 80039c6:	e7e1      	b.n	800398c <__aeabi_f2d+0x20>
 80039c8:	2d00      	cmp	r5, #0
 80039ca:	d009      	beq.n	80039e0 <__aeabi_f2d+0x74>
 80039cc:	0b13      	lsrs	r3, r2, #12
 80039ce:	2280      	movs	r2, #128	@ 0x80
 80039d0:	0312      	lsls	r2, r2, #12
 80039d2:	431a      	orrs	r2, r3
 80039d4:	076d      	lsls	r5, r5, #29
 80039d6:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039d8:	e7d8      	b.n	800398c <__aeabi_f2d+0x20>
 80039da:	2300      	movs	r3, #0
 80039dc:	2200      	movs	r2, #0
 80039de:	e7d5      	b.n	800398c <__aeabi_f2d+0x20>
 80039e0:	2200      	movs	r2, #0
 80039e2:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039e4:	e7d2      	b.n	800398c <__aeabi_f2d+0x20>
 80039e6:	0003      	movs	r3, r0
 80039e8:	002a      	movs	r2, r5
 80039ea:	3b0b      	subs	r3, #11
 80039ec:	409a      	lsls	r2, r3
 80039ee:	2500      	movs	r5, #0
 80039f0:	e7e3      	b.n	80039ba <__aeabi_f2d+0x4e>
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	00000389 	.word	0x00000389
 80039f8:	000007ff 	.word	0x000007ff

080039fc <__aeabi_d2f>:
 80039fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039fe:	004b      	lsls	r3, r1, #1
 8003a00:	030f      	lsls	r7, r1, #12
 8003a02:	0d5b      	lsrs	r3, r3, #21
 8003a04:	4c3a      	ldr	r4, [pc, #232]	@ (8003af0 <__aeabi_d2f+0xf4>)
 8003a06:	0f45      	lsrs	r5, r0, #29
 8003a08:	b083      	sub	sp, #12
 8003a0a:	0a7f      	lsrs	r7, r7, #9
 8003a0c:	1c5e      	adds	r6, r3, #1
 8003a0e:	432f      	orrs	r7, r5
 8003a10:	9000      	str	r0, [sp, #0]
 8003a12:	9101      	str	r1, [sp, #4]
 8003a14:	0fca      	lsrs	r2, r1, #31
 8003a16:	00c5      	lsls	r5, r0, #3
 8003a18:	4226      	tst	r6, r4
 8003a1a:	d00b      	beq.n	8003a34 <__aeabi_d2f+0x38>
 8003a1c:	4935      	ldr	r1, [pc, #212]	@ (8003af4 <__aeabi_d2f+0xf8>)
 8003a1e:	185c      	adds	r4, r3, r1
 8003a20:	2cfe      	cmp	r4, #254	@ 0xfe
 8003a22:	dd13      	ble.n	8003a4c <__aeabi_d2f+0x50>
 8003a24:	20ff      	movs	r0, #255	@ 0xff
 8003a26:	2300      	movs	r3, #0
 8003a28:	05c0      	lsls	r0, r0, #23
 8003a2a:	4318      	orrs	r0, r3
 8003a2c:	07d2      	lsls	r2, r2, #31
 8003a2e:	4310      	orrs	r0, r2
 8003a30:	b003      	add	sp, #12
 8003a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a34:	433d      	orrs	r5, r7
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <__aeabi_d2f+0x42>
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	e7f4      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a3e:	2d00      	cmp	r5, #0
 8003a40:	d0f0      	beq.n	8003a24 <__aeabi_d2f+0x28>
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	03db      	lsls	r3, r3, #15
 8003a46:	20ff      	movs	r0, #255	@ 0xff
 8003a48:	433b      	orrs	r3, r7
 8003a4a:	e7ed      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a4c:	2c00      	cmp	r4, #0
 8003a4e:	dd0c      	ble.n	8003a6a <__aeabi_d2f+0x6e>
 8003a50:	9b00      	ldr	r3, [sp, #0]
 8003a52:	00ff      	lsls	r7, r7, #3
 8003a54:	019b      	lsls	r3, r3, #6
 8003a56:	1e58      	subs	r0, r3, #1
 8003a58:	4183      	sbcs	r3, r0
 8003a5a:	0f69      	lsrs	r1, r5, #29
 8003a5c:	433b      	orrs	r3, r7
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	0759      	lsls	r1, r3, #29
 8003a62:	d127      	bne.n	8003ab4 <__aeabi_d2f+0xb8>
 8003a64:	08db      	lsrs	r3, r3, #3
 8003a66:	b2e0      	uxtb	r0, r4
 8003a68:	e7de      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a6a:	0021      	movs	r1, r4
 8003a6c:	3117      	adds	r1, #23
 8003a6e:	db31      	blt.n	8003ad4 <__aeabi_d2f+0xd8>
 8003a70:	2180      	movs	r1, #128	@ 0x80
 8003a72:	201e      	movs	r0, #30
 8003a74:	0409      	lsls	r1, r1, #16
 8003a76:	4339      	orrs	r1, r7
 8003a78:	1b00      	subs	r0, r0, r4
 8003a7a:	281f      	cmp	r0, #31
 8003a7c:	dd2d      	ble.n	8003ada <__aeabi_d2f+0xde>
 8003a7e:	2602      	movs	r6, #2
 8003a80:	4276      	negs	r6, r6
 8003a82:	1b34      	subs	r4, r6, r4
 8003a84:	000e      	movs	r6, r1
 8003a86:	40e6      	lsrs	r6, r4
 8003a88:	0034      	movs	r4, r6
 8003a8a:	2820      	cmp	r0, #32
 8003a8c:	d004      	beq.n	8003a98 <__aeabi_d2f+0x9c>
 8003a8e:	481a      	ldr	r0, [pc, #104]	@ (8003af8 <__aeabi_d2f+0xfc>)
 8003a90:	4684      	mov	ip, r0
 8003a92:	4463      	add	r3, ip
 8003a94:	4099      	lsls	r1, r3
 8003a96:	430d      	orrs	r5, r1
 8003a98:	002b      	movs	r3, r5
 8003a9a:	1e59      	subs	r1, r3, #1
 8003a9c:	418b      	sbcs	r3, r1
 8003a9e:	4323      	orrs	r3, r4
 8003aa0:	0759      	lsls	r1, r3, #29
 8003aa2:	d003      	beq.n	8003aac <__aeabi_d2f+0xb0>
 8003aa4:	210f      	movs	r1, #15
 8003aa6:	4019      	ands	r1, r3
 8003aa8:	2904      	cmp	r1, #4
 8003aaa:	d10b      	bne.n	8003ac4 <__aeabi_d2f+0xc8>
 8003aac:	019b      	lsls	r3, r3, #6
 8003aae:	2000      	movs	r0, #0
 8003ab0:	0a5b      	lsrs	r3, r3, #9
 8003ab2:	e7b9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ab4:	210f      	movs	r1, #15
 8003ab6:	4019      	ands	r1, r3
 8003ab8:	2904      	cmp	r1, #4
 8003aba:	d104      	bne.n	8003ac6 <__aeabi_d2f+0xca>
 8003abc:	019b      	lsls	r3, r3, #6
 8003abe:	0a5b      	lsrs	r3, r3, #9
 8003ac0:	b2e0      	uxtb	r0, r4
 8003ac2:	e7b1      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ac4:	2400      	movs	r4, #0
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	0159      	lsls	r1, r3, #5
 8003aca:	d5f7      	bpl.n	8003abc <__aeabi_d2f+0xc0>
 8003acc:	3401      	adds	r4, #1
 8003ace:	2300      	movs	r3, #0
 8003ad0:	b2e0      	uxtb	r0, r4
 8003ad2:	e7a9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e7a6      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ada:	4c08      	ldr	r4, [pc, #32]	@ (8003afc <__aeabi_d2f+0x100>)
 8003adc:	191c      	adds	r4, r3, r4
 8003ade:	002b      	movs	r3, r5
 8003ae0:	40a5      	lsls	r5, r4
 8003ae2:	40c3      	lsrs	r3, r0
 8003ae4:	40a1      	lsls	r1, r4
 8003ae6:	1e68      	subs	r0, r5, #1
 8003ae8:	4185      	sbcs	r5, r0
 8003aea:	4329      	orrs	r1, r5
 8003aec:	430b      	orrs	r3, r1
 8003aee:	e7d7      	b.n	8003aa0 <__aeabi_d2f+0xa4>
 8003af0:	000007fe 	.word	0x000007fe
 8003af4:	fffffc80 	.word	0xfffffc80
 8003af8:	fffffca2 	.word	0xfffffca2
 8003afc:	fffffc82 	.word	0xfffffc82

08003b00 <__clzdi2>:
 8003b00:	b510      	push	{r4, lr}
 8003b02:	2900      	cmp	r1, #0
 8003b04:	d103      	bne.n	8003b0e <__clzdi2+0xe>
 8003b06:	f7fc fd13 	bl	8000530 <__clzsi2>
 8003b0a:	3020      	adds	r0, #32
 8003b0c:	e002      	b.n	8003b14 <__clzdi2+0x14>
 8003b0e:	0008      	movs	r0, r1
 8003b10:	f7fc fd0e 	bl	8000530 <__clzsi2>
 8003b14:	bd10      	pop	{r4, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)

08003b18 <__divdi3>:
 8003b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b1a:	464f      	mov	r7, r9
 8003b1c:	4646      	mov	r6, r8
 8003b1e:	46d6      	mov	lr, sl
 8003b20:	b5c0      	push	{r6, r7, lr}
 8003b22:	0006      	movs	r6, r0
 8003b24:	000f      	movs	r7, r1
 8003b26:	0010      	movs	r0, r2
 8003b28:	0019      	movs	r1, r3
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	2f00      	cmp	r7, #0
 8003b2e:	db5d      	blt.n	8003bec <__divdi3+0xd4>
 8003b30:	0034      	movs	r4, r6
 8003b32:	003d      	movs	r5, r7
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	db0b      	blt.n	8003b50 <__divdi3+0x38>
 8003b38:	0016      	movs	r6, r2
 8003b3a:	001f      	movs	r7, r3
 8003b3c:	42ab      	cmp	r3, r5
 8003b3e:	d917      	bls.n	8003b70 <__divdi3+0x58>
 8003b40:	2000      	movs	r0, #0
 8003b42:	2100      	movs	r1, #0
 8003b44:	b002      	add	sp, #8
 8003b46:	bce0      	pop	{r5, r6, r7}
 8003b48:	46ba      	mov	sl, r7
 8003b4a:	46b1      	mov	r9, r6
 8003b4c:	46a8      	mov	r8, r5
 8003b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b50:	2700      	movs	r7, #0
 8003b52:	4246      	negs	r6, r0
 8003b54:	418f      	sbcs	r7, r1
 8003b56:	42af      	cmp	r7, r5
 8003b58:	d8f2      	bhi.n	8003b40 <__divdi3+0x28>
 8003b5a:	d100      	bne.n	8003b5e <__divdi3+0x46>
 8003b5c:	e0a0      	b.n	8003ca0 <__divdi3+0x188>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	425b      	negs	r3, r3
 8003b62:	4699      	mov	r9, r3
 8003b64:	e009      	b.n	8003b7a <__divdi3+0x62>
 8003b66:	2700      	movs	r7, #0
 8003b68:	4246      	negs	r6, r0
 8003b6a:	418f      	sbcs	r7, r1
 8003b6c:	42af      	cmp	r7, r5
 8003b6e:	d8e7      	bhi.n	8003b40 <__divdi3+0x28>
 8003b70:	42af      	cmp	r7, r5
 8003b72:	d100      	bne.n	8003b76 <__divdi3+0x5e>
 8003b74:	e090      	b.n	8003c98 <__divdi3+0x180>
 8003b76:	2300      	movs	r3, #0
 8003b78:	4699      	mov	r9, r3
 8003b7a:	0039      	movs	r1, r7
 8003b7c:	0030      	movs	r0, r6
 8003b7e:	f7ff ffbf 	bl	8003b00 <__clzdi2>
 8003b82:	4680      	mov	r8, r0
 8003b84:	0029      	movs	r1, r5
 8003b86:	0020      	movs	r0, r4
 8003b88:	f7ff ffba 	bl	8003b00 <__clzdi2>
 8003b8c:	4643      	mov	r3, r8
 8003b8e:	1a1b      	subs	r3, r3, r0
 8003b90:	4698      	mov	r8, r3
 8003b92:	3b20      	subs	r3, #32
 8003b94:	d475      	bmi.n	8003c82 <__divdi3+0x16a>
 8003b96:	0031      	movs	r1, r6
 8003b98:	4099      	lsls	r1, r3
 8003b9a:	469a      	mov	sl, r3
 8003b9c:	000b      	movs	r3, r1
 8003b9e:	0031      	movs	r1, r6
 8003ba0:	4640      	mov	r0, r8
 8003ba2:	4081      	lsls	r1, r0
 8003ba4:	000a      	movs	r2, r1
 8003ba6:	42ab      	cmp	r3, r5
 8003ba8:	d82e      	bhi.n	8003c08 <__divdi3+0xf0>
 8003baa:	d02b      	beq.n	8003c04 <__divdi3+0xec>
 8003bac:	4651      	mov	r1, sl
 8003bae:	1aa4      	subs	r4, r4, r2
 8003bb0:	419d      	sbcs	r5, r3
 8003bb2:	2900      	cmp	r1, #0
 8003bb4:	da00      	bge.n	8003bb8 <__divdi3+0xa0>
 8003bb6:	e090      	b.n	8003cda <__divdi3+0x1c2>
 8003bb8:	2100      	movs	r1, #0
 8003bba:	2000      	movs	r0, #0
 8003bbc:	2601      	movs	r6, #1
 8003bbe:	9000      	str	r0, [sp, #0]
 8003bc0:	9101      	str	r1, [sp, #4]
 8003bc2:	4651      	mov	r1, sl
 8003bc4:	408e      	lsls	r6, r1
 8003bc6:	9601      	str	r6, [sp, #4]
 8003bc8:	4641      	mov	r1, r8
 8003bca:	2601      	movs	r6, #1
 8003bcc:	408e      	lsls	r6, r1
 8003bce:	4641      	mov	r1, r8
 8003bd0:	9600      	str	r6, [sp, #0]
 8003bd2:	2900      	cmp	r1, #0
 8003bd4:	d11f      	bne.n	8003c16 <__divdi3+0xfe>
 8003bd6:	9800      	ldr	r0, [sp, #0]
 8003bd8:	9901      	ldr	r1, [sp, #4]
 8003bda:	464b      	mov	r3, r9
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0b1      	beq.n	8003b44 <__divdi3+0x2c>
 8003be0:	0003      	movs	r3, r0
 8003be2:	000c      	movs	r4, r1
 8003be4:	2100      	movs	r1, #0
 8003be6:	4258      	negs	r0, r3
 8003be8:	41a1      	sbcs	r1, r4
 8003bea:	e7ab      	b.n	8003b44 <__divdi3+0x2c>
 8003bec:	2500      	movs	r5, #0
 8003bee:	4274      	negs	r4, r6
 8003bf0:	41bd      	sbcs	r5, r7
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dbb7      	blt.n	8003b66 <__divdi3+0x4e>
 8003bf6:	0016      	movs	r6, r2
 8003bf8:	001f      	movs	r7, r3
 8003bfa:	42ab      	cmp	r3, r5
 8003bfc:	d8a0      	bhi.n	8003b40 <__divdi3+0x28>
 8003bfe:	42af      	cmp	r7, r5
 8003c00:	d1ad      	bne.n	8003b5e <__divdi3+0x46>
 8003c02:	e04d      	b.n	8003ca0 <__divdi3+0x188>
 8003c04:	42a1      	cmp	r1, r4
 8003c06:	d9d1      	bls.n	8003bac <__divdi3+0x94>
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	9000      	str	r0, [sp, #0]
 8003c0e:	9101      	str	r1, [sp, #4]
 8003c10:	4641      	mov	r1, r8
 8003c12:	2900      	cmp	r1, #0
 8003c14:	d0df      	beq.n	8003bd6 <__divdi3+0xbe>
 8003c16:	07d9      	lsls	r1, r3, #31
 8003c18:	0856      	lsrs	r6, r2, #1
 8003c1a:	085f      	lsrs	r7, r3, #1
 8003c1c:	430e      	orrs	r6, r1
 8003c1e:	4643      	mov	r3, r8
 8003c20:	e00e      	b.n	8003c40 <__divdi3+0x128>
 8003c22:	42af      	cmp	r7, r5
 8003c24:	d101      	bne.n	8003c2a <__divdi3+0x112>
 8003c26:	42a6      	cmp	r6, r4
 8003c28:	d80c      	bhi.n	8003c44 <__divdi3+0x12c>
 8003c2a:	1ba4      	subs	r4, r4, r6
 8003c2c:	41bd      	sbcs	r5, r7
 8003c2e:	2101      	movs	r1, #1
 8003c30:	1924      	adds	r4, r4, r4
 8003c32:	416d      	adcs	r5, r5
 8003c34:	2200      	movs	r2, #0
 8003c36:	3b01      	subs	r3, #1
 8003c38:	1864      	adds	r4, r4, r1
 8003c3a:	4155      	adcs	r5, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d006      	beq.n	8003c4e <__divdi3+0x136>
 8003c40:	42af      	cmp	r7, r5
 8003c42:	d9ee      	bls.n	8003c22 <__divdi3+0x10a>
 8003c44:	3b01      	subs	r3, #1
 8003c46:	1924      	adds	r4, r4, r4
 8003c48:	416d      	adcs	r5, r5
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f8      	bne.n	8003c40 <__divdi3+0x128>
 8003c4e:	9a00      	ldr	r2, [sp, #0]
 8003c50:	9b01      	ldr	r3, [sp, #4]
 8003c52:	4651      	mov	r1, sl
 8003c54:	1912      	adds	r2, r2, r4
 8003c56:	416b      	adcs	r3, r5
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	db25      	blt.n	8003ca8 <__divdi3+0x190>
 8003c5c:	002e      	movs	r6, r5
 8003c5e:	002c      	movs	r4, r5
 8003c60:	40ce      	lsrs	r6, r1
 8003c62:	4641      	mov	r1, r8
 8003c64:	40cc      	lsrs	r4, r1
 8003c66:	4651      	mov	r1, sl
 8003c68:	2900      	cmp	r1, #0
 8003c6a:	db2d      	blt.n	8003cc8 <__divdi3+0x1b0>
 8003c6c:	0034      	movs	r4, r6
 8003c6e:	408c      	lsls	r4, r1
 8003c70:	0021      	movs	r1, r4
 8003c72:	4644      	mov	r4, r8
 8003c74:	40a6      	lsls	r6, r4
 8003c76:	0030      	movs	r0, r6
 8003c78:	1a12      	subs	r2, r2, r0
 8003c7a:	418b      	sbcs	r3, r1
 8003c7c:	9200      	str	r2, [sp, #0]
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	e7a9      	b.n	8003bd6 <__divdi3+0xbe>
 8003c82:	4642      	mov	r2, r8
 8003c84:	0038      	movs	r0, r7
 8003c86:	469a      	mov	sl, r3
 8003c88:	2320      	movs	r3, #32
 8003c8a:	0031      	movs	r1, r6
 8003c8c:	4090      	lsls	r0, r2
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	40d9      	lsrs	r1, r3
 8003c92:	0003      	movs	r3, r0
 8003c94:	430b      	orrs	r3, r1
 8003c96:	e782      	b.n	8003b9e <__divdi3+0x86>
 8003c98:	42a6      	cmp	r6, r4
 8003c9a:	d900      	bls.n	8003c9e <__divdi3+0x186>
 8003c9c:	e750      	b.n	8003b40 <__divdi3+0x28>
 8003c9e:	e76a      	b.n	8003b76 <__divdi3+0x5e>
 8003ca0:	42a6      	cmp	r6, r4
 8003ca2:	d800      	bhi.n	8003ca6 <__divdi3+0x18e>
 8003ca4:	e75b      	b.n	8003b5e <__divdi3+0x46>
 8003ca6:	e74b      	b.n	8003b40 <__divdi3+0x28>
 8003ca8:	4640      	mov	r0, r8
 8003caa:	2120      	movs	r1, #32
 8003cac:	1a09      	subs	r1, r1, r0
 8003cae:	0028      	movs	r0, r5
 8003cb0:	4088      	lsls	r0, r1
 8003cb2:	0026      	movs	r6, r4
 8003cb4:	0001      	movs	r1, r0
 8003cb6:	4640      	mov	r0, r8
 8003cb8:	40c6      	lsrs	r6, r0
 8003cba:	002c      	movs	r4, r5
 8003cbc:	430e      	orrs	r6, r1
 8003cbe:	4641      	mov	r1, r8
 8003cc0:	40cc      	lsrs	r4, r1
 8003cc2:	4651      	mov	r1, sl
 8003cc4:	2900      	cmp	r1, #0
 8003cc6:	dad1      	bge.n	8003c6c <__divdi3+0x154>
 8003cc8:	4640      	mov	r0, r8
 8003cca:	2120      	movs	r1, #32
 8003ccc:	0035      	movs	r5, r6
 8003cce:	4084      	lsls	r4, r0
 8003cd0:	1a09      	subs	r1, r1, r0
 8003cd2:	40cd      	lsrs	r5, r1
 8003cd4:	0021      	movs	r1, r4
 8003cd6:	4329      	orrs	r1, r5
 8003cd8:	e7cb      	b.n	8003c72 <__divdi3+0x15a>
 8003cda:	4641      	mov	r1, r8
 8003cdc:	2620      	movs	r6, #32
 8003cde:	2701      	movs	r7, #1
 8003ce0:	1a76      	subs	r6, r6, r1
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	40f7      	lsrs	r7, r6
 8003ce8:	9000      	str	r0, [sp, #0]
 8003cea:	9101      	str	r1, [sp, #4]
 8003cec:	9701      	str	r7, [sp, #4]
 8003cee:	e76b      	b.n	8003bc8 <__divdi3+0xb0>

08003cf0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003cf4:	f3bf 8f4f 	dsb	sy
}
 8003cf8:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cfa:	4b04      	ldr	r3, [pc, #16]	@ (8003d0c <__NVIC_SystemReset+0x1c>)
 8003cfc:	4a04      	ldr	r2, [pc, #16]	@ (8003d10 <__NVIC_SystemReset+0x20>)
 8003cfe:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003d00:	f3bf 8f4f 	dsb	sy
}
 8003d04:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003d06:	46c0      	nop			@ (mov r8, r8)
 8003d08:	e7fd      	b.n	8003d06 <__NVIC_SystemReset+0x16>
 8003d0a:	46c0      	nop			@ (mov r8, r8)
 8003d0c:	e000ed00 	.word	0xe000ed00
 8003d10:	05fa0004 	.word	0x05fa0004

08003d14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d18:	f00a f980 	bl	800e01c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d1c:	f000 f842 	bl	8003da4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Early GPIO init for bootloader check - MX_GPIO_Init will be called again below but that is OK */
  MX_GPIO_Init();
 8003d20:	f000 fc06 	bl	8004530 <MX_GPIO_Init>
  CheckBootloaderEntry();  /* Check if user wants bootloader (B2 button held 2s) */
 8003d24:	f000 fd70 	bl	8004808 <CheckBootloaderEntry>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d28:	f000 fc02 	bl	8004530 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d2c:	f000 fbda 	bl	80044e4 <MX_DMA_Init>
  MX_USB_PCD_Init();
 8003d30:	f000 fb90 	bl	8004454 <MX_USB_PCD_Init>
  MX_USBX_Device_Init();
 8003d34:	f01b f82e 	bl	801ed94 <MX_USBX_Device_Init>
  MX_LPTIM2_Init();
 8003d38:	f000 f9c8 	bl	80040cc <MX_LPTIM2_Init>
  MX_TIM2_Init();
 8003d3c:	f000 fb0c 	bl	8004358 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003d40:	f000 f984 	bl	800404c <MX_I2C1_Init>
  MX_RTC_Init();
 8003d44:	f000 fa28 	bl	8004198 <MX_RTC_Init>
  MX_ADC1_Init();
 8003d48:	f000 f8be 	bl	8003ec8 <MX_ADC1_Init>
  MX_RNG_Init();
 8003d4c:	f000 fa0c 	bl	8004168 <MX_RNG_Init>
  MX_SPI1_Init();
 8003d50:	f000 fac2 	bl	80042d8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // LED power supply will be enabled via 'ledinit' command
  HAL_GPIO_WritePin(CTL_LEN_GPIO_Port, CTL_LEN_Pin, GPIO_PIN_SET);
 8003d54:	4b11      	ldr	r3, [pc, #68]	@ (8003d9c <main+0x88>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	2120      	movs	r1, #32
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	f00c fe3b 	bl	80109d6 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003d60:	2064      	movs	r0, #100	@ 0x64
 8003d62:	f00a f9d9 	bl	800e118 <HAL_Delay>

  // Initialize ANALOG driver (ADC with VREFINT calibration)
  ANALOG_Init(&hadc1);
 8003d66:	4b0e      	ldr	r3, [pc, #56]	@ (8003da0 <main+0x8c>)
 8003d68:	0018      	movs	r0, r3
 8003d6a:	f007 ff61 	bl	800bc30 <ANALOG_Init>

  // Initialize charger driver
  CHARGER_Init();
 8003d6e:	f008 ff03 	bl	800cb78 <CHARGER_Init>

  // Initialize PDM microphone driver (SPI1+DMA). After this, MIC_Task() will process 50ms windows.
  MIC_Init();
 8003d72:	f009 fc37 	bl	800d5e4 <MIC_Init>
  // MIC_Start() is handled by the driver automatically if needed (powersave/continuous).

  USB_CLI_Init();
 8003d76:	f001 fbdd 	bl	8005534 <USB_CLI_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      ux_device_stack_tasks_run();
 8003d7a:	f018 ffcf 	bl	801cd1c <_ux_device_stack_tasks_run>
      USB_CLI_Task();
 8003d7e:	f001 fbf3 	bl	8005568 <USB_CLI_Task>
      ANALOG_Task();
 8003d82:	f008 f81b 	bl	800bdbc <ANALOG_Task>
      CHARGER_Task();
 8003d86:	f008 ff15 	bl	800cbb4 <CHARGER_Task>
      BEEP_Task();
 8003d8a:	f007 feed 	bl	800bb68 <BEEP_Task>
      MIC_Task();
 8003d8e:	f009 fc9f 	bl	800d6d0 <MIC_Task>
      BL_Task();
 8003d92:	f000 fca1 	bl	80046d8 <BL_Task>
      // Power save: MCU sleeps, wakes on interrupt (USB, UART, EXTI, SysTick...)
      __WFI();
 8003d96:	bf30      	wfi
      ux_device_stack_tasks_run();
 8003d98:	46c0      	nop			@ (mov r8, r8)
 8003d9a:	e7ee      	b.n	8003d7a <main+0x66>
 8003d9c:	50000400 	.word	0x50000400
 8003da0:	200002f4 	.word	0x200002f4

08003da4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b09f      	sub	sp, #124	@ 0x7c
 8003da8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003daa:	242c      	movs	r4, #44	@ 0x2c
 8003dac:	193b      	adds	r3, r7, r4
 8003dae:	0018      	movs	r0, r3
 8003db0:	234c      	movs	r3, #76	@ 0x4c
 8003db2:	001a      	movs	r2, r3
 8003db4:	2100      	movs	r1, #0
 8003db6:	f01d f8c1 	bl	8020f3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003dba:	231c      	movs	r3, #28
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	2310      	movs	r3, #16
 8003dc2:	001a      	movs	r2, r3
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	f01d f8b9 	bl	8020f3c <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8003dca:	1d3b      	adds	r3, r7, #4
 8003dcc:	0018      	movs	r0, r3
 8003dce:	2318      	movs	r3, #24
 8003dd0:	001a      	movs	r2, r3
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	f01d f8b2 	bl	8020f3c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dd8:	2380      	movs	r3, #128	@ 0x80
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f010 fe51 	bl	8014a84 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003de2:	f010 fe07 	bl	80149f4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003de6:	4a36      	ldr	r2, [pc, #216]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003de8:	2390      	movs	r3, #144	@ 0x90
 8003dea:	58d3      	ldr	r3, [r2, r3]
 8003dec:	4934      	ldr	r1, [pc, #208]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003dee:	2218      	movs	r2, #24
 8003df0:	4393      	bics	r3, r2
 8003df2:	2290      	movs	r2, #144	@ 0x90
 8003df4:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8003df6:	193b      	adds	r3, r7, r4
 8003df8:	2236      	movs	r2, #54	@ 0x36
 8003dfa:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003dfc:	193b      	adds	r3, r7, r4
 8003dfe:	2281      	movs	r2, #129	@ 0x81
 8003e00:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e02:	193b      	adds	r3, r7, r4
 8003e04:	2280      	movs	r2, #128	@ 0x80
 8003e06:	0052      	lsls	r2, r2, #1
 8003e08:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003e0a:	0021      	movs	r1, r4
 8003e0c:	187b      	adds	r3, r7, r1
 8003e0e:	2240      	movs	r2, #64	@ 0x40
 8003e10:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003e12:	187b      	adds	r3, r7, r1
 8003e14:	2201      	movs	r2, #1
 8003e16:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003e18:	187b      	adds	r3, r7, r1
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003e1e:	187b      	adds	r3, r7, r1
 8003e20:	22b0      	movs	r2, #176	@ 0xb0
 8003e22:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003e24:	187b      	adds	r3, r7, r1
 8003e26:	2201      	movs	r2, #1
 8003e28:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003e2a:	187b      	adds	r3, r7, r1
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	0018      	movs	r0, r3
 8003e34:	f010 ff88 	bl	8014d48 <HAL_RCC_OscConfig>
 8003e38:	1e03      	subs	r3, r0, #0
 8003e3a:	d001      	beq.n	8003e40 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003e3c:	f000 fd11 	bl	8004862 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e40:	211c      	movs	r1, #28
 8003e42:	187b      	adds	r3, r7, r1
 8003e44:	2207      	movs	r2, #7
 8003e46:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003e48:	187b      	adds	r3, r7, r1
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e4e:	187b      	adds	r3, r7, r1
 8003e50:	2200      	movs	r2, #0
 8003e52:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e54:	187b      	adds	r3, r7, r1
 8003e56:	2200      	movs	r2, #0
 8003e58:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003e5a:	187b      	adds	r3, r7, r1
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f011 fb9c 	bl	801559c <HAL_RCC_ClockConfig>
 8003e64:	1e03      	subs	r3, r0, #0
 8003e66:	d001      	beq.n	8003e6c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003e68:	f000 fcfb 	bl	8004862 <Error_Handler>
  }

  /** Enable the CRS clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8003e6c:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003e6e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e70:	4b13      	ldr	r3, [pc, #76]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003e72:	2180      	movs	r1, #128	@ 0x80
 8003e74:	0249      	lsls	r1, r1, #9
 8003e76:	430a      	orrs	r2, r1
 8003e78:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e7a:	4b11      	ldr	r3, [pc, #68]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003e7c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e7e:	2380      	movs	r3, #128	@ 0x80
 8003e80:	025b      	lsls	r3, r3, #9
 8003e82:	4013      	ands	r3, r2
 8003e84:	603b      	str	r3, [r7, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 8003e88:	1d3b      	adds	r3, r7, #4
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 8003e8e:	1d3b      	adds	r3, r7, #4
 8003e90:	2280      	movs	r2, #128	@ 0x80
 8003e92:	0592      	lsls	r2, r2, #22
 8003e94:	605a      	str	r2, [r3, #4]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8003e96:	1d3b      	adds	r3, r7, #4
 8003e98:	2200      	movs	r2, #0
 8003e9a:	609a      	str	r2, [r3, #8]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8003e9c:	1d3b      	adds	r3, r7, #4
 8003e9e:	4a09      	ldr	r2, [pc, #36]	@ (8003ec4 <SystemClock_Config+0x120>)
 8003ea0:	60da      	str	r2, [r3, #12]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 8003ea2:	1d3b      	adds	r3, r7, #4
 8003ea4:	2222      	movs	r2, #34	@ 0x22
 8003ea6:	611a      	str	r2, [r3, #16]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 8003ea8:	1d3b      	adds	r3, r7, #4
 8003eaa:	2220      	movs	r2, #32
 8003eac:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 8003eae:	1d3b      	adds	r3, r7, #4
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	f011 ff8d 	bl	8015dd0 <HAL_RCCEx_CRSConfig>
}
 8003eb6:	46c0      	nop			@ (mov r8, r8)
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	b01f      	add	sp, #124	@ 0x7c
 8003ebc:	bd90      	pop	{r4, r7, pc}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	0000bb7f 	.word	0x0000bb7f

08003ec8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08a      	sub	sp, #40	@ 0x28
 8003ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003ece:	231c      	movs	r3, #28
 8003ed0:	18fb      	adds	r3, r7, r3
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	230c      	movs	r3, #12
 8003ed6:	001a      	movs	r2, r3
 8003ed8:	2100      	movs	r1, #0
 8003eda:	f01d f82f 	bl	8020f3c <memset>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003ede:	1d3b      	adds	r3, r7, #4
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	2318      	movs	r3, #24
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	f01d f828 	bl	8020f3c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003eec:	4b4f      	ldr	r3, [pc, #316]	@ (800402c <MX_ADC1_Init+0x164>)
 8003eee:	4a50      	ldr	r2, [pc, #320]	@ (8004030 <MX_ADC1_Init+0x168>)
 8003ef0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800402c <MX_ADC1_Init+0x164>)
 8003ef4:	22c0      	movs	r2, #192	@ 0xc0
 8003ef6:	0612      	lsls	r2, r2, #24
 8003ef8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003efa:	4b4c      	ldr	r3, [pc, #304]	@ (800402c <MX_ADC1_Init+0x164>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003f00:	4b4a      	ldr	r3, [pc, #296]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8003f06:	4b49      	ldr	r3, [pc, #292]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f08:	2280      	movs	r2, #128	@ 0x80
 8003f0a:	0612      	lsls	r2, r2, #24
 8003f0c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003f0e:	4b47      	ldr	r3, [pc, #284]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f10:	2204      	movs	r2, #4
 8003f12:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003f14:	4b45      	ldr	r3, [pc, #276]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003f1a:	4b44      	ldr	r3, [pc, #272]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003f20:	4b42      	ldr	r3, [pc, #264]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003f26:	4b41      	ldr	r3, [pc, #260]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f28:	2201      	movs	r2, #1
 8003f2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003f2c:	4b3f      	ldr	r3, [pc, #252]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f2e:	2220      	movs	r2, #32
 8003f30:	2100      	movs	r1, #0
 8003f32:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f34:	4b3d      	ldr	r3, [pc, #244]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003f3a:	4b3c      	ldr	r3, [pc, #240]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003f40:	4b3a      	ldr	r3, [pc, #232]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f42:	222c      	movs	r2, #44	@ 0x2c
 8003f44:	2100      	movs	r1, #0
 8003f46:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003f48:	4b38      	ldr	r3, [pc, #224]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003f4e:	4b37      	ldr	r3, [pc, #220]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f50:	2207      	movs	r2, #7
 8003f52:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003f54:	4b35      	ldr	r3, [pc, #212]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f56:	223c      	movs	r2, #60	@ 0x3c
 8003f58:	2100      	movs	r1, #0
 8003f5a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003f5c:	4b33      	ldr	r3, [pc, #204]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f62:	4b32      	ldr	r3, [pc, #200]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f64:	0018      	movs	r0, r3
 8003f66:	f00a fb45 	bl	800e5f4 <HAL_ADC_Init>
 8003f6a:	1e03      	subs	r3, r0, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8003f6e:	f000 fc78 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003f72:	211c      	movs	r1, #28
 8003f74:	187b      	adds	r3, r7, r1
 8003f76:	4a2f      	ldr	r2, [pc, #188]	@ (8004034 <MX_ADC1_Init+0x16c>)
 8003f78:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003f7a:	187b      	adds	r3, r7, r1
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f80:	187a      	adds	r2, r7, r1
 8003f82:	4b2a      	ldr	r3, [pc, #168]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f84:	0011      	movs	r1, r2
 8003f86:	0018      	movs	r0, r3
 8003f88:	f00a ff78 	bl	800ee7c <HAL_ADC_ConfigChannel>
 8003f8c:	1e03      	subs	r3, r0, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8003f90:	f000 fc67 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003f94:	211c      	movs	r1, #28
 8003f96:	187b      	adds	r3, r7, r1
 8003f98:	4a27      	ldr	r2, [pc, #156]	@ (8004038 <MX_ADC1_Init+0x170>)
 8003f9a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f9c:	187a      	adds	r2, r7, r1
 8003f9e:	4b23      	ldr	r3, [pc, #140]	@ (800402c <MX_ADC1_Init+0x164>)
 8003fa0:	0011      	movs	r1, r2
 8003fa2:	0018      	movs	r0, r3
 8003fa4:	f00a ff6a 	bl	800ee7c <HAL_ADC_ConfigChannel>
 8003fa8:	1e03      	subs	r3, r0, #0
 8003faa:	d001      	beq.n	8003fb0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8003fac:	f000 fc59 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8003fb0:	211c      	movs	r1, #28
 8003fb2:	187b      	adds	r3, r7, r1
 8003fb4:	4a21      	ldr	r2, [pc, #132]	@ (800403c <MX_ADC1_Init+0x174>)
 8003fb6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fb8:	187a      	adds	r2, r7, r1
 8003fba:	4b1c      	ldr	r3, [pc, #112]	@ (800402c <MX_ADC1_Init+0x164>)
 8003fbc:	0011      	movs	r1, r2
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f00a ff5c 	bl	800ee7c <HAL_ADC_ConfigChannel>
 8003fc4:	1e03      	subs	r3, r0, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8003fc8:	f000 fc4b 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8003fcc:	211c      	movs	r1, #28
 8003fce:	187b      	adds	r3, r7, r1
 8003fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8004040 <MX_ADC1_Init+0x178>)
 8003fd2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fd4:	187a      	adds	r2, r7, r1
 8003fd6:	4b15      	ldr	r3, [pc, #84]	@ (800402c <MX_ADC1_Init+0x164>)
 8003fd8:	0011      	movs	r1, r2
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f00a ff4e 	bl	800ee7c <HAL_ADC_ConfigChannel>
 8003fe0:	1e03      	subs	r3, r0, #0
 8003fe2:	d001      	beq.n	8003fe8 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8003fe4:	f000 fc3d 	bl	8004862 <Error_Handler>
  }

  /** Configure the WatchDogs 2
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_2;
 8003fe8:	1d3b      	adds	r3, r7, #4
 8003fea:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <MX_ADC1_Init+0x17c>)
 8003fec:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003fee:	1d3b      	adds	r3, r7, #4
 8003ff0:	22c0      	movs	r2, #192	@ 0xc0
 8003ff2:	0412      	lsls	r2, r2, #16
 8003ff4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003ff6:	1d3a      	adds	r2, r7, #4
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800402c <MX_ADC1_Init+0x164>)
 8003ffa:	0011      	movs	r1, r2
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	f00b f8a9 	bl	800f154 <HAL_ADC_AnalogWDGConfig>
 8004002:	1e03      	subs	r3, r0, #0
 8004004:	d001      	beq.n	800400a <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8004006:	f000 fc2c 	bl	8004862 <Error_Handler>
  }

  /** Configure the WatchDogs 3
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_3;
 800400a:	1d3b      	adds	r3, r7, #4
 800400c:	4a0e      	ldr	r2, [pc, #56]	@ (8004048 <MX_ADC1_Init+0x180>)
 800400e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8004010:	1d3a      	adds	r2, r7, #4
 8004012:	4b06      	ldr	r3, [pc, #24]	@ (800402c <MX_ADC1_Init+0x164>)
 8004014:	0011      	movs	r1, r2
 8004016:	0018      	movs	r0, r3
 8004018:	f00b f89c 	bl	800f154 <HAL_ADC_AnalogWDGConfig>
 800401c:	1e03      	subs	r3, r0, #0
 800401e:	d001      	beq.n	8004024 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 8004020:	f000 fc1f 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004024:	46c0      	nop			@ (mov r8, r8)
 8004026:	46bd      	mov	sp, r7
 8004028:	b00a      	add	sp, #40	@ 0x28
 800402a:	bd80      	pop	{r7, pc}
 800402c:	200002f4 	.word	0x200002f4
 8004030:	40012400 	.word	0x40012400
 8004034:	b0001000 	.word	0xb0001000
 8004038:	38004000 	.word	0x38004000
 800403c:	44020000 	.word	0x44020000
 8004040:	b4002000 	.word	0xb4002000
 8004044:	0017ffff 	.word	0x0017ffff
 8004048:	0027ffff 	.word	0x0027ffff

0800404c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004050:	4b1b      	ldr	r3, [pc, #108]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004052:	4a1c      	ldr	r2, [pc, #112]	@ (80040c4 <MX_I2C1_Init+0x78>)
 8004054:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303EFD;
 8004056:	4b1a      	ldr	r3, [pc, #104]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004058:	4a1b      	ldr	r2, [pc, #108]	@ (80040c8 <MX_I2C1_Init+0x7c>)
 800405a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800405c:	4b18      	ldr	r3, [pc, #96]	@ (80040c0 <MX_I2C1_Init+0x74>)
 800405e:	2200      	movs	r2, #0
 8004060:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004062:	4b17      	ldr	r3, [pc, #92]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004064:	2201      	movs	r2, #1
 8004066:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004068:	4b15      	ldr	r3, [pc, #84]	@ (80040c0 <MX_I2C1_Init+0x74>)
 800406a:	2200      	movs	r2, #0
 800406c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800406e:	4b14      	ldr	r3, [pc, #80]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004070:	2200      	movs	r2, #0
 8004072:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004074:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004076:	2200      	movs	r2, #0
 8004078:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800407a:	4b11      	ldr	r3, [pc, #68]	@ (80040c0 <MX_I2C1_Init+0x74>)
 800407c:	2200      	movs	r2, #0
 800407e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004080:	4b0f      	ldr	r3, [pc, #60]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004082:	2200      	movs	r2, #0
 8004084:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004086:	4b0e      	ldr	r3, [pc, #56]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004088:	0018      	movs	r0, r3
 800408a:	f00c fcff 	bl	8010a8c <HAL_I2C_Init>
 800408e:	1e03      	subs	r3, r0, #0
 8004090:	d001      	beq.n	8004096 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004092:	f000 fbe6 	bl	8004862 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004098:	2100      	movs	r1, #0
 800409a:	0018      	movs	r0, r3
 800409c:	f00d fafa 	bl	8011694 <HAL_I2CEx_ConfigAnalogFilter>
 80040a0:	1e03      	subs	r3, r0, #0
 80040a2:	d001      	beq.n	80040a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80040a4:	f000 fbdd 	bl	8004862 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80040a8:	4b05      	ldr	r3, [pc, #20]	@ (80040c0 <MX_I2C1_Init+0x74>)
 80040aa:	2100      	movs	r1, #0
 80040ac:	0018      	movs	r0, r3
 80040ae:	f00d fb3d 	bl	801172c <HAL_I2CEx_ConfigDigitalFilter>
 80040b2:	1e03      	subs	r3, r0, #0
 80040b4:	d001      	beq.n	80040ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040b6:	f000 fbd4 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040ba:	46c0      	nop			@ (mov r8, r8)
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	20000358 	.word	0x20000358
 80040c4:	40005400 	.word	0x40005400
 80040c8:	20303efd 	.word	0x20303efd

080040cc <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LPTIM_OC_ConfigTypeDef sConfig1 = {0};
 80040d2:	003b      	movs	r3, r7
 80040d4:	0018      	movs	r0, r3
 80040d6:	2308      	movs	r3, #8
 80040d8:	001a      	movs	r2, r3
 80040da:	2100      	movs	r1, #0
 80040dc:	f01c ff2e 	bl	8020f3c <memset>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80040e0:	4b1e      	ldr	r3, [pc, #120]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004160 <MX_LPTIM2_Init+0x94>)
 80040e4:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80040e6:	4b1d      	ldr	r3, [pc, #116]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 80040ec:	4b1b      	ldr	r3, [pc, #108]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040ee:	2280      	movs	r2, #128	@ 0x80
 80040f0:	0112      	lsls	r2, r2, #4
 80040f2:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80040f4:	4b19      	ldr	r3, [pc, #100]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004164 <MX_LPTIM2_Init+0x98>)
 80040f8:	615a      	str	r2, [r3, #20]
  hlptim2.Init.Period = 4000;
 80040fa:	4b18      	ldr	r3, [pc, #96]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040fc:	22fa      	movs	r2, #250	@ 0xfa
 80040fe:	0112      	lsls	r2, r2, #4
 8004100:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 8004102:	4b16      	ldr	r3, [pc, #88]	@ (800415c <MX_LPTIM2_Init+0x90>)
 8004104:	2280      	movs	r2, #128	@ 0x80
 8004106:	03d2      	lsls	r2, r2, #15
 8004108:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800410a:	4b14      	ldr	r3, [pc, #80]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800410c:	2200      	movs	r2, #0
 800410e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8004110:	4b12      	ldr	r3, [pc, #72]	@ (800415c <MX_LPTIM2_Init+0x90>)
 8004112:	2200      	movs	r2, #0
 8004114:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.RepetitionCounter = 0;
 8004116:	4b11      	ldr	r3, [pc, #68]	@ (800415c <MX_LPTIM2_Init+0x90>)
 8004118:	2200      	movs	r2, #0
 800411a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800411c:	4b0f      	ldr	r3, [pc, #60]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800411e:	0018      	movs	r0, r3
 8004120:	f00d fb50 	bl	80117c4 <HAL_LPTIM_Init>
 8004124:	1e03      	subs	r3, r0, #0
 8004126:	d001      	beq.n	800412c <MX_LPTIM2_Init+0x60>
  {
    Error_Handler();
 8004128:	f000 fb9b 	bl	8004862 <Error_Handler>
  }
  sConfig1.Pulse = 0;
 800412c:	003b      	movs	r3, r7
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
  sConfig1.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 8004132:	003b      	movs	r3, r7
 8004134:	2200      	movs	r2, #0
 8004136:	605a      	str	r2, [r3, #4]
  if (HAL_LPTIM_OC_ConfigChannel(&hlptim2, &sConfig1, LPTIM_CHANNEL_1) != HAL_OK)
 8004138:	0039      	movs	r1, r7
 800413a:	4b08      	ldr	r3, [pc, #32]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800413c:	2200      	movs	r2, #0
 800413e:	0018      	movs	r0, r3
 8004140:	f00e f8aa 	bl	8012298 <HAL_LPTIM_OC_ConfigChannel>
 8004144:	1e03      	subs	r3, r0, #0
 8004146:	d001      	beq.n	800414c <MX_LPTIM2_Init+0x80>
  {
    Error_Handler();
 8004148:	f000 fb8b 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */
  HAL_LPTIM_MspPostInit(&hlptim2);
 800414c:	4b03      	ldr	r3, [pc, #12]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800414e:	0018      	movs	r0, r3
 8004150:	f000 fcde 	bl	8004b10 <HAL_LPTIM_MspPostInit>

}
 8004154:	46c0      	nop			@ (mov r8, r8)
 8004156:	46bd      	mov	sp, r7
 8004158:	b002      	add	sp, #8
 800415a:	bd80      	pop	{r7, pc}
 800415c:	200003ac 	.word	0x200003ac
 8004160:	40009400 	.word	0x40009400
 8004164:	0000ffff 	.word	0x0000ffff

08004168 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800416c:	4b08      	ldr	r3, [pc, #32]	@ (8004190 <MX_RNG_Init+0x28>)
 800416e:	4a09      	ldr	r2, [pc, #36]	@ (8004194 <MX_RNG_Init+0x2c>)
 8004170:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8004172:	4b07      	ldr	r3, [pc, #28]	@ (8004190 <MX_RNG_Init+0x28>)
 8004174:	2200      	movs	r2, #0
 8004176:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8004178:	4b05      	ldr	r3, [pc, #20]	@ (8004190 <MX_RNG_Init+0x28>)
 800417a:	0018      	movs	r0, r3
 800417c:	f011 fe6e 	bl	8015e5c <HAL_RNG_Init>
 8004180:	1e03      	subs	r3, r0, #0
 8004182:	d001      	beq.n	8004188 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8004184:	f000 fb6d 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8004188:	46c0      	nop			@ (mov r8, r8)
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	46c0      	nop			@ (mov r8, r8)
 8004190:	20000404 	.word	0x20000404
 8004194:	40025000 	.word	0x40025000

08004198 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b092      	sub	sp, #72	@ 0x48
 800419c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800419e:	2334      	movs	r3, #52	@ 0x34
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	0018      	movs	r0, r3
 80041a4:	2314      	movs	r3, #20
 80041a6:	001a      	movs	r2, r3
 80041a8:	2100      	movs	r1, #0
 80041aa:	f01c fec7 	bl	8020f3c <memset>
  RTC_DateTypeDef sDate = {0};
 80041ae:	2330      	movs	r3, #48	@ 0x30
 80041b0:	18fb      	adds	r3, r7, r3
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80041b6:	003b      	movs	r3, r7
 80041b8:	0018      	movs	r0, r3
 80041ba:	2330      	movs	r3, #48	@ 0x30
 80041bc:	001a      	movs	r2, r3
 80041be:	2100      	movs	r1, #0
 80041c0:	f01c febc 	bl	8020f3c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80041c4:	4b41      	ldr	r3, [pc, #260]	@ (80042cc <MX_RTC_Init+0x134>)
 80041c6:	4a42      	ldr	r2, [pc, #264]	@ (80042d0 <MX_RTC_Init+0x138>)
 80041c8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80041ca:	4b40      	ldr	r3, [pc, #256]	@ (80042cc <MX_RTC_Init+0x134>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80041d0:	4b3e      	ldr	r3, [pc, #248]	@ (80042cc <MX_RTC_Init+0x134>)
 80041d2:	227f      	movs	r2, #127	@ 0x7f
 80041d4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80041d6:	4b3d      	ldr	r3, [pc, #244]	@ (80042cc <MX_RTC_Init+0x134>)
 80041d8:	22ff      	movs	r2, #255	@ 0xff
 80041da:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80041dc:	4b3b      	ldr	r3, [pc, #236]	@ (80042cc <MX_RTC_Init+0x134>)
 80041de:	2200      	movs	r2, #0
 80041e0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80041e2:	4b3a      	ldr	r3, [pc, #232]	@ (80042cc <MX_RTC_Init+0x134>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80041e8:	4b38      	ldr	r3, [pc, #224]	@ (80042cc <MX_RTC_Init+0x134>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80041ee:	4b37      	ldr	r3, [pc, #220]	@ (80042cc <MX_RTC_Init+0x134>)
 80041f0:	2280      	movs	r2, #128	@ 0x80
 80041f2:	05d2      	lsls	r2, r2, #23
 80041f4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80041f6:	4b35      	ldr	r3, [pc, #212]	@ (80042cc <MX_RTC_Init+0x134>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80041fc:	4b33      	ldr	r3, [pc, #204]	@ (80042cc <MX_RTC_Init+0x134>)
 80041fe:	2200      	movs	r2, #0
 8004200:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004202:	4b32      	ldr	r3, [pc, #200]	@ (80042cc <MX_RTC_Init+0x134>)
 8004204:	0018      	movs	r0, r3
 8004206:	f011 ffe5 	bl	80161d4 <HAL_RTC_Init>
 800420a:	1e03      	subs	r3, r0, #0
 800420c:	d001      	beq.n	8004212 <MX_RTC_Init+0x7a>
  {
    Error_Handler();
 800420e:	f000 fb28 	bl	8004862 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8004212:	2134      	movs	r1, #52	@ 0x34
 8004214:	187b      	adds	r3, r7, r1
 8004216:	2200      	movs	r2, #0
 8004218:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800421a:	187b      	adds	r3, r7, r1
 800421c:	2200      	movs	r2, #0
 800421e:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8004220:	187b      	adds	r3, r7, r1
 8004222:	2200      	movs	r2, #0
 8004224:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004226:	187b      	adds	r3, r7, r1
 8004228:	2200      	movs	r2, #0
 800422a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800422c:	187b      	adds	r3, r7, r1
 800422e:	2200      	movs	r2, #0
 8004230:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004232:	1879      	adds	r1, r7, r1
 8004234:	4b25      	ldr	r3, [pc, #148]	@ (80042cc <MX_RTC_Init+0x134>)
 8004236:	2201      	movs	r2, #1
 8004238:	0018      	movs	r0, r3
 800423a:	f012 f871 	bl	8016320 <HAL_RTC_SetTime>
 800423e:	1e03      	subs	r3, r0, #0
 8004240:	d001      	beq.n	8004246 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8004242:	f000 fb0e 	bl	8004862 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004246:	2130      	movs	r1, #48	@ 0x30
 8004248:	187b      	adds	r3, r7, r1
 800424a:	2201      	movs	r2, #1
 800424c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800424e:	187b      	adds	r3, r7, r1
 8004250:	2201      	movs	r2, #1
 8004252:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8004254:	187b      	adds	r3, r7, r1
 8004256:	2201      	movs	r2, #1
 8004258:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800425a:	187b      	adds	r3, r7, r1
 800425c:	2200      	movs	r2, #0
 800425e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004260:	1879      	adds	r1, r7, r1
 8004262:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <MX_RTC_Init+0x134>)
 8004264:	2201      	movs	r2, #1
 8004266:	0018      	movs	r0, r3
 8004268:	f012 f97e 	bl	8016568 <HAL_RTC_SetDate>
 800426c:	1e03      	subs	r3, r0, #0
 800426e:	d001      	beq.n	8004274 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8004270:	f000 faf7 	bl	8004862 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8004274:	003b      	movs	r3, r7
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800427a:	003b      	movs	r3, r7
 800427c:	2200      	movs	r2, #0
 800427e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8004280:	003b      	movs	r3, r7
 8004282:	2200      	movs	r2, #0
 8004284:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8004286:	003b      	movs	r3, r7
 8004288:	2200      	movs	r2, #0
 800428a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 800428c:	003b      	movs	r3, r7
 800428e:	4a11      	ldr	r2, [pc, #68]	@ (80042d4 <MX_RTC_Init+0x13c>)
 8004290:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004292:	003b      	movs	r3, r7
 8004294:	2200      	movs	r2, #0
 8004296:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004298:	003b      	movs	r3, r7
 800429a:	2200      	movs	r2, #0
 800429c:	621a      	str	r2, [r3, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 800429e:	003b      	movs	r3, r7
 80042a0:	2224      	movs	r2, #36	@ 0x24
 80042a2:	2101      	movs	r1, #1
 80042a4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80042a6:	003b      	movs	r3, r7
 80042a8:	2280      	movs	r2, #128	@ 0x80
 80042aa:	0052      	lsls	r2, r2, #1
 80042ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80042ae:	0039      	movs	r1, r7
 80042b0:	4b06      	ldr	r3, [pc, #24]	@ (80042cc <MX_RTC_Init+0x134>)
 80042b2:	2201      	movs	r2, #1
 80042b4:	0018      	movs	r0, r3
 80042b6:	f012 fa4b 	bl	8016750 <HAL_RTC_SetAlarm_IT>
 80042ba:	1e03      	subs	r3, r0, #0
 80042bc:	d001      	beq.n	80042c2 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 80042be:	f000 fad0 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80042c2:	46c0      	nop			@ (mov r8, r8)
 80042c4:	46bd      	mov	sp, r7
 80042c6:	b012      	add	sp, #72	@ 0x48
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	20000418 	.word	0x20000418
 80042d0:	40002800 	.word	0x40002800
 80042d4:	80000080 	.word	0x80000080

080042d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80042dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042de:	4a1d      	ldr	r2, [pc, #116]	@ (8004354 <MX_SPI1_Init+0x7c>)
 80042e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042e4:	2282      	movs	r2, #130	@ 0x82
 80042e6:	0052      	lsls	r2, r2, #1
 80042e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80042ea:	4b19      	ldr	r3, [pc, #100]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042ec:	2280      	movs	r2, #128	@ 0x80
 80042ee:	00d2      	lsls	r2, r2, #3
 80042f0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80042f2:	4b17      	ldr	r3, [pc, #92]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042f4:	22f0      	movs	r2, #240	@ 0xf0
 80042f6:	0112      	lsls	r2, r2, #4
 80042f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80042fa:	4b15      	ldr	r3, [pc, #84]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042fc:	2202      	movs	r2, #2
 80042fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004300:	4b13      	ldr	r3, [pc, #76]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004302:	2200      	movs	r2, #0
 8004304:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004306:	4b12      	ldr	r3, [pc, #72]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004308:	2280      	movs	r2, #128	@ 0x80
 800430a:	0092      	lsls	r2, r2, #2
 800430c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800430e:	4b10      	ldr	r3, [pc, #64]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004310:	2228      	movs	r2, #40	@ 0x28
 8004312:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004314:	4b0e      	ldr	r3, [pc, #56]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004316:	2200      	movs	r2, #0
 8004318:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800431a:	4b0d      	ldr	r3, [pc, #52]	@ (8004350 <MX_SPI1_Init+0x78>)
 800431c:	2200      	movs	r2, #0
 800431e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004320:	4b0b      	ldr	r3, [pc, #44]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004322:	2200      	movs	r2, #0
 8004324:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004326:	4b0a      	ldr	r3, [pc, #40]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004328:	2207      	movs	r2, #7
 800432a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800432c:	4b08      	ldr	r3, [pc, #32]	@ (8004350 <MX_SPI1_Init+0x78>)
 800432e:	2200      	movs	r2, #0
 8004330:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004332:	4b07      	ldr	r3, [pc, #28]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004334:	2200      	movs	r2, #0
 8004336:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004338:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <MX_SPI1_Init+0x78>)
 800433a:	0018      	movs	r0, r3
 800433c:	f012 fc25 	bl	8016b8a <HAL_SPI_Init>
 8004340:	1e03      	subs	r3, r0, #0
 8004342:	d001      	beq.n	8004348 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8004344:	f000 fa8d 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004348:	46c0      	nop			@ (mov r8, r8)
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	46c0      	nop			@ (mov r8, r8)
 8004350:	20000448 	.word	0x20000448
 8004354:	40013000 	.word	0x40013000

08004358 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08e      	sub	sp, #56	@ 0x38
 800435c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800435e:	2328      	movs	r3, #40	@ 0x28
 8004360:	18fb      	adds	r3, r7, r3
 8004362:	0018      	movs	r0, r3
 8004364:	2310      	movs	r3, #16
 8004366:	001a      	movs	r2, r3
 8004368:	2100      	movs	r1, #0
 800436a:	f01c fde7 	bl	8020f3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800436e:	231c      	movs	r3, #28
 8004370:	18fb      	adds	r3, r7, r3
 8004372:	0018      	movs	r0, r3
 8004374:	230c      	movs	r3, #12
 8004376:	001a      	movs	r2, r3
 8004378:	2100      	movs	r1, #0
 800437a:	f01c fddf 	bl	8020f3c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800437e:	003b      	movs	r3, r7
 8004380:	0018      	movs	r0, r3
 8004382:	231c      	movs	r3, #28
 8004384:	001a      	movs	r2, r3
 8004386:	2100      	movs	r1, #0
 8004388:	f01c fdd8 	bl	8020f3c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800438c:	4b30      	ldr	r3, [pc, #192]	@ (8004450 <MX_TIM2_Init+0xf8>)
 800438e:	2280      	movs	r2, #128	@ 0x80
 8004390:	05d2      	lsls	r2, r2, #23
 8004392:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004394:	4b2e      	ldr	r3, [pc, #184]	@ (8004450 <MX_TIM2_Init+0xf8>)
 8004396:	2200      	movs	r2, #0
 8004398:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800439a:	4b2d      	ldr	r3, [pc, #180]	@ (8004450 <MX_TIM2_Init+0xf8>)
 800439c:	2200      	movs	r2, #0
 800439e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 80043a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043a2:	223b      	movs	r2, #59	@ 0x3b
 80043a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043ac:	4b28      	ldr	r3, [pc, #160]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80043b2:	4b27      	ldr	r3, [pc, #156]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043b4:	0018      	movs	r0, r3
 80043b6:	f013 fd73 	bl	8017ea0 <HAL_TIM_Base_Init>
 80043ba:	1e03      	subs	r3, r0, #0
 80043bc:	d001      	beq.n	80043c2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80043be:	f000 fa50 	bl	8004862 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043c2:	2128      	movs	r1, #40	@ 0x28
 80043c4:	187b      	adds	r3, r7, r1
 80043c6:	2280      	movs	r2, #128	@ 0x80
 80043c8:	0152      	lsls	r2, r2, #5
 80043ca:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80043cc:	187a      	adds	r2, r7, r1
 80043ce:	4b20      	ldr	r3, [pc, #128]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043d0:	0011      	movs	r1, r2
 80043d2:	0018      	movs	r0, r3
 80043d4:	f014 fb06 	bl	80189e4 <HAL_TIM_ConfigClockSource>
 80043d8:	1e03      	subs	r3, r0, #0
 80043da:	d001      	beq.n	80043e0 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80043dc:	f000 fa41 	bl	8004862 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80043e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043e2:	0018      	movs	r0, r3
 80043e4:	f013 fdb4 	bl	8017f50 <HAL_TIM_PWM_Init>
 80043e8:	1e03      	subs	r3, r0, #0
 80043ea:	d001      	beq.n	80043f0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80043ec:	f000 fa39 	bl	8004862 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043f0:	211c      	movs	r1, #28
 80043f2:	187b      	adds	r3, r7, r1
 80043f4:	2200      	movs	r2, #0
 80043f6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043f8:	187b      	adds	r3, r7, r1
 80043fa:	2200      	movs	r2, #0
 80043fc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80043fe:	187a      	adds	r2, r7, r1
 8004400:	4b13      	ldr	r3, [pc, #76]	@ (8004450 <MX_TIM2_Init+0xf8>)
 8004402:	0011      	movs	r1, r2
 8004404:	0018      	movs	r0, r3
 8004406:	f015 f8af 	bl	8019568 <HAL_TIMEx_MasterConfigSynchronization>
 800440a:	1e03      	subs	r3, r0, #0
 800440c:	d001      	beq.n	8004412 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800440e:	f000 fa28 	bl	8004862 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004412:	003b      	movs	r3, r7
 8004414:	2260      	movs	r2, #96	@ 0x60
 8004416:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004418:	003b      	movs	r3, r7
 800441a:	2200      	movs	r2, #0
 800441c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800441e:	003b      	movs	r3, r7
 8004420:	2200      	movs	r2, #0
 8004422:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004424:	003b      	movs	r3, r7
 8004426:	2200      	movs	r2, #0
 8004428:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800442a:	0039      	movs	r1, r7
 800442c:	4b08      	ldr	r3, [pc, #32]	@ (8004450 <MX_TIM2_Init+0xf8>)
 800442e:	2200      	movs	r2, #0
 8004430:	0018      	movs	r0, r3
 8004432:	f014 f9d7 	bl	80187e4 <HAL_TIM_PWM_ConfigChannel>
 8004436:	1e03      	subs	r3, r0, #0
 8004438:	d001      	beq.n	800443e <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 800443a:	f000 fa12 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800443e:	4b04      	ldr	r3, [pc, #16]	@ (8004450 <MX_TIM2_Init+0xf8>)
 8004440:	0018      	movs	r0, r3
 8004442:	f000 fd29 	bl	8004e98 <HAL_TIM_MspPostInit>

}
 8004446:	46c0      	nop			@ (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	b00e      	add	sp, #56	@ 0x38
 800444c:	bd80      	pop	{r7, pc}
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	2000050c 	.word	0x2000050c

08004454 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8004458:	4b20      	ldr	r3, [pc, #128]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800445a:	4a21      	ldr	r2, [pc, #132]	@ (80044e0 <MX_USB_PCD_Init+0x8c>)
 800445c:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800445e:	4b1f      	ldr	r3, [pc, #124]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004460:	2208      	movs	r2, #8
 8004462:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8004464:	4b1d      	ldr	r3, [pc, #116]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004466:	2202      	movs	r2, #2
 8004468:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800446a:	4b1c      	ldr	r3, [pc, #112]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800446c:	2202      	movs	r2, #2
 800446e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8004470:	4b1a      	ldr	r3, [pc, #104]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004472:	2200      	movs	r2, #0
 8004474:	721a      	strb	r2, [r3, #8]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8004476:	4b19      	ldr	r3, [pc, #100]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004478:	2200      	movs	r2, #0
 800447a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800447c:	4b17      	ldr	r3, [pc, #92]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800447e:	2200      	movs	r2, #0
 8004480:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8004482:	4b16      	ldr	r3, [pc, #88]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004484:	2200      	movs	r2, #0
 8004486:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8004488:	4b14      	ldr	r3, [pc, #80]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800448a:	0018      	movs	r0, r3
 800448c:	f00e fd2a 	bl	8012ee4 <HAL_PCD_Init>
 8004490:	1e03      	subs	r3, r0, #0
 8004492:	d001      	beq.n	8004498 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8004494:	f000 f9e5 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x00 , PCD_SNG_BUF, 0x20);//EP0 OUT
 8004498:	4810      	ldr	r0, [pc, #64]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800449a:	2320      	movs	r3, #32
 800449c:	2200      	movs	r2, #0
 800449e:	2100      	movs	r1, #0
 80044a0:	f010 fa2c 	bl	80148fc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x80 , PCD_SNG_BUF, 0x60);//EP0 IN
 80044a4:	480d      	ldr	r0, [pc, #52]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044a6:	2360      	movs	r3, #96	@ 0x60
 80044a8:	2200      	movs	r2, #0
 80044aa:	2180      	movs	r1, #128	@ 0x80
 80044ac:	f010 fa26 	bl	80148fc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x81 , PCD_SNG_BUF, 0xA0);//EP1 IN
 80044b0:	480a      	ldr	r0, [pc, #40]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044b2:	23a0      	movs	r3, #160	@ 0xa0
 80044b4:	2200      	movs	r2, #0
 80044b6:	2181      	movs	r1, #129	@ 0x81
 80044b8:	f010 fa20 	bl	80148fc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x82 , PCD_SNG_BUF, 0xE0);//EP2 IN
 80044bc:	4807      	ldr	r0, [pc, #28]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044be:	23e0      	movs	r3, #224	@ 0xe0
 80044c0:	2200      	movs	r2, #0
 80044c2:	2182      	movs	r1, #130	@ 0x82
 80044c4:	f010 fa1a 	bl	80148fc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x03 , PCD_SNG_BUF, 0xF0);//EP3 OUT
 80044c8:	4804      	ldr	r0, [pc, #16]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044ca:	23f0      	movs	r3, #240	@ 0xf0
 80044cc:	2200      	movs	r2, #0
 80044ce:	2103      	movs	r1, #3
 80044d0:	f010 fa14 	bl	80148fc <HAL_PCDEx_PMAConfig>
    /* NOTE: Do NOT start USB or init USBX DCD here.
     * It is done in MX_USBX_Device_Init() after USBX stack is ready.
     */
  /* USER CODE END USB_Init 2 */

}
 80044d4:	46c0      	nop			@ (mov r8, r8)
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	46c0      	nop			@ (mov r8, r8)
 80044dc:	200005b8 	.word	0x200005b8
 80044e0:	40005c00 	.word	0x40005c00

080044e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80044ea:	4b10      	ldr	r3, [pc, #64]	@ (800452c <MX_DMA_Init+0x48>)
 80044ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80044ee:	4b0f      	ldr	r3, [pc, #60]	@ (800452c <MX_DMA_Init+0x48>)
 80044f0:	2101      	movs	r1, #1
 80044f2:	430a      	orrs	r2, r1
 80044f4:	649a      	str	r2, [r3, #72]	@ 0x48
 80044f6:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <MX_DMA_Init+0x48>)
 80044f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fa:	2201      	movs	r2, #1
 80044fc:	4013      	ands	r3, r2
 80044fe:	607b      	str	r3, [r7, #4]
 8004500:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004502:	2200      	movs	r2, #0
 8004504:	2100      	movs	r1, #0
 8004506:	2009      	movs	r0, #9
 8004508:	f00b fb8a 	bl	800fc20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800450c:	2009      	movs	r0, #9
 800450e:	f00b fb9c 	bl	800fc4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8004512:	2200      	movs	r2, #0
 8004514:	2100      	movs	r1, #0
 8004516:	200a      	movs	r0, #10
 8004518:	f00b fb82 	bl	800fc20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800451c:	200a      	movs	r0, #10
 800451e:	f00b fb94 	bl	800fc4a <HAL_NVIC_EnableIRQ>

}
 8004522:	46c0      	nop			@ (mov r8, r8)
 8004524:	46bd      	mov	sp, r7
 8004526:	b002      	add	sp, #8
 8004528:	bd80      	pop	{r7, pc}
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	40021000 	.word	0x40021000

08004530 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004530:	b590      	push	{r4, r7, lr}
 8004532:	b08b      	sub	sp, #44	@ 0x2c
 8004534:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004536:	2414      	movs	r4, #20
 8004538:	193b      	adds	r3, r7, r4
 800453a:	0018      	movs	r0, r3
 800453c:	2314      	movs	r3, #20
 800453e:	001a      	movs	r2, r3
 8004540:	2100      	movs	r1, #0
 8004542:	f01c fcfb 	bl	8020f3c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004546:	4b61      	ldr	r3, [pc, #388]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004548:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800454a:	4b60      	ldr	r3, [pc, #384]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800454c:	2104      	movs	r1, #4
 800454e:	430a      	orrs	r2, r1
 8004550:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004552:	4b5e      	ldr	r3, [pc, #376]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004556:	2204      	movs	r2, #4
 8004558:	4013      	ands	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
 800455c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800455e:	4b5b      	ldr	r3, [pc, #364]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004560:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004562:	4b5a      	ldr	r3, [pc, #360]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004564:	2101      	movs	r1, #1
 8004566:	430a      	orrs	r2, r1
 8004568:	64da      	str	r2, [r3, #76]	@ 0x4c
 800456a:	4b58      	ldr	r3, [pc, #352]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800456c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456e:	2201      	movs	r2, #1
 8004570:	4013      	ands	r3, r2
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004576:	4b55      	ldr	r3, [pc, #340]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004578:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800457a:	4b54      	ldr	r3, [pc, #336]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800457c:	2102      	movs	r1, #2
 800457e:	430a      	orrs	r2, r1
 8004580:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004582:	4b52      	ldr	r3, [pc, #328]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004586:	2202      	movs	r2, #2
 8004588:	4013      	ands	r3, r2
 800458a:	60bb      	str	r3, [r7, #8]
 800458c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800458e:	4b4f      	ldr	r3, [pc, #316]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004590:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004592:	4b4e      	ldr	r3, [pc, #312]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004594:	2120      	movs	r1, #32
 8004596:	430a      	orrs	r2, r1
 8004598:	64da      	str	r2, [r3, #76]	@ 0x4c
 800459a:	4b4c      	ldr	r3, [pc, #304]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800459c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800459e:	2220      	movs	r2, #32
 80045a0:	4013      	ands	r3, r2
 80045a2:	607b      	str	r3, [r7, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80045a6:	2380      	movs	r3, #128	@ 0x80
 80045a8:	0059      	lsls	r1, r3, #1
 80045aa:	23a0      	movs	r3, #160	@ 0xa0
 80045ac:	05db      	lsls	r3, r3, #23
 80045ae:	2200      	movs	r2, #0
 80045b0:	0018      	movs	r0, r3
 80045b2:	f00c fa10 	bl	80109d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CTL_CEN_Pin|CTL_LEN_Pin, GPIO_PIN_RESET);
 80045b6:	4b46      	ldr	r3, [pc, #280]	@ (80046d0 <MX_GPIO_Init+0x1a0>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	2130      	movs	r1, #48	@ 0x30
 80045bc:	0018      	movs	r0, r3
 80045be:	f00c fa0a 	bl	80109d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80045c2:	193b      	adds	r3, r7, r4
 80045c4:	2201      	movs	r2, #1
 80045c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045c8:	193b      	adds	r3, r7, r4
 80045ca:	2200      	movs	r2, #0
 80045cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ce:	193b      	adds	r3, r7, r4
 80045d0:	2200      	movs	r2, #0
 80045d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80045d4:	193a      	adds	r2, r7, r4
 80045d6:	23a0      	movs	r3, #160	@ 0xa0
 80045d8:	05db      	lsls	r3, r3, #23
 80045da:	0011      	movs	r1, r2
 80045dc:	0018      	movs	r0, r3
 80045de:	f00c f869 	bl	80106b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 80045e2:	193b      	adds	r3, r7, r4
 80045e4:	2204      	movs	r2, #4
 80045e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80045e8:	193b      	adds	r3, r7, r4
 80045ea:	22c4      	movs	r2, #196	@ 0xc4
 80045ec:	0392      	lsls	r2, r2, #14
 80045ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f0:	193b      	adds	r3, r7, r4
 80045f2:	2200      	movs	r2, #0
 80045f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 80045f6:	193a      	adds	r2, r7, r4
 80045f8:	23a0      	movs	r3, #160	@ 0xa0
 80045fa:	05db      	lsls	r3, r3, #23
 80045fc:	0011      	movs	r1, r2
 80045fe:	0018      	movs	r0, r3
 8004600:	f00c f858 	bl	80106b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Pin */
  GPIO_InitStruct.Pin = USB_Pin;
 8004604:	193b      	adds	r3, r7, r4
 8004606:	2208      	movs	r2, #8
 8004608:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800460a:	193b      	adds	r3, r7, r4
 800460c:	22c4      	movs	r2, #196	@ 0xc4
 800460e:	0392      	lsls	r2, r2, #14
 8004610:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004612:	193b      	adds	r3, r7, r4
 8004614:	2200      	movs	r2, #0
 8004616:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_GPIO_Port, &GPIO_InitStruct);
 8004618:	193a      	adds	r2, r7, r4
 800461a:	23a0      	movs	r3, #160	@ 0xa0
 800461c:	05db      	lsls	r3, r3, #23
 800461e:	0011      	movs	r1, r2
 8004620:	0018      	movs	r0, r3
 8004622:	f00c f847 	bl	80106b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8004626:	0021      	movs	r1, r4
 8004628:	187b      	adds	r3, r7, r1
 800462a:	2280      	movs	r2, #128	@ 0x80
 800462c:	0052      	lsls	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004630:	000c      	movs	r4, r1
 8004632:	193b      	adds	r3, r7, r4
 8004634:	2201      	movs	r2, #1
 8004636:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004638:	193b      	adds	r3, r7, r4
 800463a:	2200      	movs	r2, #0
 800463c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800463e:	193b      	adds	r3, r7, r4
 8004640:	2200      	movs	r2, #0
 8004642:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8004644:	193a      	adds	r2, r7, r4
 8004646:	23a0      	movs	r3, #160	@ 0xa0
 8004648:	05db      	lsls	r3, r3, #23
 800464a:	0011      	movs	r1, r2
 800464c:	0018      	movs	r0, r3
 800464e:	f00c f831 	bl	80106b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : STA_CHG_Pin */
  GPIO_InitStruct.Pin = STA_CHG_Pin;
 8004652:	193b      	adds	r3, r7, r4
 8004654:	2208      	movs	r2, #8
 8004656:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004658:	193b      	adds	r3, r7, r4
 800465a:	2200      	movs	r2, #0
 800465c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800465e:	193b      	adds	r3, r7, r4
 8004660:	2201      	movs	r2, #1
 8004662:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(STA_CHG_GPIO_Port, &GPIO_InitStruct);
 8004664:	193b      	adds	r3, r7, r4
 8004666:	4a1a      	ldr	r2, [pc, #104]	@ (80046d0 <MX_GPIO_Init+0x1a0>)
 8004668:	0019      	movs	r1, r3
 800466a:	0010      	movs	r0, r2
 800466c:	f00c f822 	bl	80106b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CTL_CEN_Pin CTL_LEN_Pin */
  GPIO_InitStruct.Pin = CTL_CEN_Pin|CTL_LEN_Pin;
 8004670:	193b      	adds	r3, r7, r4
 8004672:	2230      	movs	r2, #48	@ 0x30
 8004674:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004676:	193b      	adds	r3, r7, r4
 8004678:	2201      	movs	r2, #1
 800467a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800467c:	193b      	adds	r3, r7, r4
 800467e:	2200      	movs	r2, #0
 8004680:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004682:	193b      	adds	r3, r7, r4
 8004684:	2200      	movs	r2, #0
 8004686:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004688:	193b      	adds	r3, r7, r4
 800468a:	4a11      	ldr	r2, [pc, #68]	@ (80046d0 <MX_GPIO_Init+0x1a0>)
 800468c:	0019      	movs	r1, r3
 800468e:	0010      	movs	r0, r2
 8004690:	f00c f810 	bl	80106b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BL_Pin */
  GPIO_InitStruct.Pin = BL_Pin;
 8004694:	0021      	movs	r1, r4
 8004696:	187b      	adds	r3, r7, r1
 8004698:	2208      	movs	r2, #8
 800469a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800469c:	187b      	adds	r3, r7, r1
 800469e:	2200      	movs	r2, #0
 80046a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a2:	187b      	adds	r3, r7, r1
 80046a4:	2200      	movs	r2, #0
 80046a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BL_GPIO_Port, &GPIO_InitStruct);
 80046a8:	187b      	adds	r3, r7, r1
 80046aa:	4a0a      	ldr	r2, [pc, #40]	@ (80046d4 <MX_GPIO_Init+0x1a4>)
 80046ac:	0019      	movs	r1, r3
 80046ae:	0010      	movs	r0, r2
 80046b0:	f00c f800 	bl	80106b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80046b4:	2200      	movs	r2, #0
 80046b6:	2100      	movs	r1, #0
 80046b8:	2006      	movs	r0, #6
 80046ba:	f00b fab1 	bl	800fc20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80046be:	2006      	movs	r0, #6
 80046c0:	f00b fac3 	bl	800fc4a <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80046c4:	46c0      	nop			@ (mov r8, r8)
 80046c6:	46bd      	mov	sp, r7
 80046c8:	b00b      	add	sp, #44	@ 0x2c
 80046ca:	bd90      	pop	{r4, r7, pc}
 80046cc:	40021000 	.word	0x40021000
 80046d0:	50000400 	.word	0x50000400
 80046d4:	50001400 	.word	0x50001400

080046d8 <BL_Task>:
static volatile uint32_t s_bl_hold_ms = 0u;
static volatile uint8_t s_bl_reset_req = 0u;
static volatile uint8_t s_bl_pressed = 0u;

static void BL_Task(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
    if (s_bl_reset_req)
 80046dc:	4b04      	ldr	r3, [pc, #16]	@ (80046f0 <BL_Task+0x18>)
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <BL_Task+0x12>
    {
        NVIC_SystemReset();
 80046e6:	f7ff fb03 	bl	8003cf0 <__NVIC_SystemReset>
    }
}
 80046ea:	46c0      	nop			@ (mov r8, r8)
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	20000894 	.word	0x20000894

080046f4 <JumpToBootloader>:
 * @brief Jump to STM32 system bootloader
 * @note Deinitializes all peripherals and jumps to system memory bootloader
 *       STM32U073: System memory 26KB at 0x1FFF0000 (from AN2606)
 */
static void JumpToBootloader(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b088      	sub	sp, #32
 80046f8:	af00      	add	r7, sp, #0
    /* STM32U073 system memory bootloader address (AN2606 section 86) */
    #define BOOT_ADD 0x1FFF0000UL
    
    /* Visual indication - blink LED 2x before jumping */
    for (int i = 0; i < 2; i++)
 80046fa:	2300      	movs	r3, #0
 80046fc:	61fb      	str	r3, [r7, #28]
 80046fe:	e018      	b.n	8004732 <JumpToBootloader+0x3e>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8004700:	2380      	movs	r3, #128	@ 0x80
 8004702:	0059      	lsls	r1, r3, #1
 8004704:	23a0      	movs	r3, #160	@ 0xa0
 8004706:	05db      	lsls	r3, r3, #23
 8004708:	2201      	movs	r2, #1
 800470a:	0018      	movs	r0, r3
 800470c:	f00c f963 	bl	80109d6 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8004710:	2064      	movs	r0, #100	@ 0x64
 8004712:	f009 fd01 	bl	800e118 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004716:	2380      	movs	r3, #128	@ 0x80
 8004718:	0059      	lsls	r1, r3, #1
 800471a:	23a0      	movs	r3, #160	@ 0xa0
 800471c:	05db      	lsls	r3, r3, #23
 800471e:	2200      	movs	r2, #0
 8004720:	0018      	movs	r0, r3
 8004722:	f00c f958 	bl	80109d6 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8004726:	2064      	movs	r0, #100	@ 0x64
 8004728:	f009 fcf6 	bl	800e118 <HAL_Delay>
    for (int i = 0; i < 2; i++)
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	3301      	adds	r3, #1
 8004730:	61fb      	str	r3, [r7, #28]
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	2b01      	cmp	r3, #1
 8004736:	dde3      	ble.n	8004700 <JumpToBootloader+0xc>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004738:	b672      	cpsid	i
}
 800473a:	46c0      	nop			@ (mov r8, r8)
    
    /* 1. Disable all interrupts */
    __disable_irq();
    
    /* 2. Reset USB peripheral */
    USB_DRD_FS->CNTR = 0x0003;
 800473c:	4b2a      	ldr	r3, [pc, #168]	@ (80047e8 <JumpToBootloader+0xf4>)
 800473e:	2203      	movs	r2, #3
 8004740:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* 3. De-init LPTIM */
    HAL_LPTIM_DeInit(&hlptim2);
 8004742:	4b2a      	ldr	r3, [pc, #168]	@ (80047ec <JumpToBootloader+0xf8>)
 8004744:	0018      	movs	r0, r3
 8004746:	f00d f98f 	bl	8011a68 <HAL_LPTIM_DeInit>
    
    /* 4. Reset clock to default state (HSI) */
    HAL_RCC_DeInit();
 800474a:	f010 fa5f 	bl	8014c0c <HAL_RCC_DeInit>
    
    /* 5. Disable Systick timer */
    SysTick->CTRL = 0;
 800474e:	4b28      	ldr	r3, [pc, #160]	@ (80047f0 <JumpToBootloader+0xfc>)
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8004754:	4b26      	ldr	r3, [pc, #152]	@ (80047f0 <JumpToBootloader+0xfc>)
 8004756:	2200      	movs	r2, #0
 8004758:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 800475a:	4b25      	ldr	r3, [pc, #148]	@ (80047f0 <JumpToBootloader+0xfc>)
 800475c:	2200      	movs	r2, #0
 800475e:	609a      	str	r2, [r3, #8]
    
    /* 6. Clear all NVIC interrupt bits */
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8004760:	231b      	movs	r3, #27
 8004762:	18fb      	adds	r3, r7, r3
 8004764:	2200      	movs	r2, #0
 8004766:	701a      	strb	r2, [r3, #0]
 8004768:	e015      	b.n	8004796 <JumpToBootloader+0xa2>
    {
        NVIC->ICER[i] = 0xFFFFFFFF;
 800476a:	4922      	ldr	r1, [pc, #136]	@ (80047f4 <JumpToBootloader+0x100>)
 800476c:	201b      	movs	r0, #27
 800476e:	183b      	adds	r3, r7, r0
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	3320      	adds	r3, #32
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	2201      	movs	r2, #1
 8004778:	4252      	negs	r2, r2
 800477a:	505a      	str	r2, [r3, r1]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800477c:	491d      	ldr	r1, [pc, #116]	@ (80047f4 <JumpToBootloader+0x100>)
 800477e:	183b      	adds	r3, r7, r0
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	3360      	adds	r3, #96	@ 0x60
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	2201      	movs	r2, #1
 8004788:	4252      	negs	r2, r2
 800478a:	505a      	str	r2, [r3, r1]
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 800478c:	183b      	adds	r3, r7, r0
 800478e:	781a      	ldrb	r2, [r3, #0]
 8004790:	183b      	adds	r3, r7, r0
 8004792:	3201      	adds	r2, #1
 8004794:	701a      	strb	r2, [r3, #0]
 8004796:	231b      	movs	r3, #27
 8004798:	18fb      	adds	r3, r7, r3
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d0e4      	beq.n	800476a <JumpToBootloader+0x76>
    }
    
    /* 7. Enable SYSCFG clock for memory remap */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a0:	4b15      	ldr	r3, [pc, #84]	@ (80047f8 <JumpToBootloader+0x104>)
 80047a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80047a4:	4b14      	ldr	r3, [pc, #80]	@ (80047f8 <JumpToBootloader+0x104>)
 80047a6:	2101      	movs	r1, #1
 80047a8:	430a      	orrs	r2, r1
 80047aa:	661a      	str	r2, [r3, #96]	@ 0x60
 80047ac:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <JumpToBootloader+0x104>)
 80047ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047b0:	2201      	movs	r2, #1
 80047b2:	4013      	ands	r3, r2
 80047b4:	607b      	str	r3, [r7, #4]
 80047b6:	687b      	ldr	r3, [r7, #4]
    
    /* 8. Remap system memory to 0x00000000 - MUST be before MSP/jump */
    SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE_0;
 80047b8:	4b10      	ldr	r3, [pc, #64]	@ (80047fc <JumpToBootloader+0x108>)
 80047ba:	2201      	movs	r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
    
    /* 9. Read bootloader stack pointer and reset vector */
    uint32_t bootloader_stack = *(__IO uint32_t *)(BOOT_ADD);
 80047be:	4b10      	ldr	r3, [pc, #64]	@ (8004800 <JumpToBootloader+0x10c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	617b      	str	r3, [r7, #20]
    uint32_t bootloader_reset = *(__IO uint32_t *)(BOOT_ADD + 4);
 80047c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004804 <JumpToBootloader+0x110>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	613b      	str	r3, [r7, #16]
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	f383 8808 	msr	MSP, r3
}
 80047d4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 80047d6:	b662      	cpsie	i
}
 80047d8:	46c0      	nop			@ (mov r8, r8)
    
    /* 11. Re-enable interrupts */
    __enable_irq();
    
    /* 12. Jump to bootloader reset handler */
    void (*jump_to_boot)(void) = (void (*)(void))(bootloader_reset);
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	60fb      	str	r3, [r7, #12]
    jump_to_boot();
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	4798      	blx	r3
    
    /* Should never reach here */
    while (1);
 80047e2:	46c0      	nop			@ (mov r8, r8)
 80047e4:	e7fd      	b.n	80047e2 <JumpToBootloader+0xee>
 80047e6:	46c0      	nop			@ (mov r8, r8)
 80047e8:	40005c00 	.word	0x40005c00
 80047ec:	200003ac 	.word	0x200003ac
 80047f0:	e000e010 	.word	0xe000e010
 80047f4:	e000e100 	.word	0xe000e100
 80047f8:	40021000 	.word	0x40021000
 80047fc:	40010000 	.word	0x40010000
 8004800:	1fff0000 	.word	0x1fff0000
 8004804:	1fff0004 	.word	0x1fff0004

08004808 <CheckBootloaderEntry>:
 *       - Button pressed: blocks here (no other peripherals init)
 *       - Released before 2s: continues normal boot
 *       - Held for 2s: jumps to bootloader
 */
static void CheckBootloaderEntry(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
    /* B2_Pin already initialized by MX_GPIO_Init() */
    
    /* If button not pressed, continue immediately */
    if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) != GPIO_PIN_SET)
 800480e:	23a0      	movs	r3, #160	@ 0xa0
 8004810:	05db      	lsls	r3, r3, #23
 8004812:	2104      	movs	r1, #4
 8004814:	0018      	movs	r0, r3
 8004816:	f00c f8c1 	bl	801099c <HAL_GPIO_ReadPin>
 800481a:	0003      	movs	r3, r0
 800481c:	2b01      	cmp	r3, #1
 800481e:	d11a      	bne.n	8004856 <CheckBootloaderEntry+0x4e>
    {
        return;
    }
    
    /* Button is pressed - block here and wait */
    uint32_t start_tick = HAL_GetTick();
 8004820:	f009 fc70 	bl	800e104 <HAL_GetTick>
 8004824:	0003      	movs	r3, r0
 8004826:	607b      	str	r3, [r7, #4]
    
    while (1)
    {
        /* Button released - continue normal boot */
        if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_RESET)
 8004828:	23a0      	movs	r3, #160	@ 0xa0
 800482a:	05db      	lsls	r3, r3, #23
 800482c:	2104      	movs	r1, #4
 800482e:	0018      	movs	r0, r3
 8004830:	f00c f8b4 	bl	801099c <HAL_GPIO_ReadPin>
 8004834:	1e03      	subs	r3, r0, #0
 8004836:	d010      	beq.n	800485a <CheckBootloaderEntry+0x52>
        {
            return;  /* Exit and continue with peripheral initialization */
        }
        
        /* Button held for 2 seconds - jump to bootloader */
        if ((HAL_GetTick() - start_tick) >= 2000)
 8004838:	f009 fc64 	bl	800e104 <HAL_GetTick>
 800483c:	0002      	movs	r2, r0
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	1ad2      	subs	r2, r2, r3
 8004842:	23fa      	movs	r3, #250	@ 0xfa
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	429a      	cmp	r2, r3
 8004848:	d301      	bcc.n	800484e <CheckBootloaderEntry+0x46>
        {
            JumpToBootloader();
 800484a:	f7ff ff53 	bl	80046f4 <JumpToBootloader>
            /* Never returns */
        }
        
        HAL_Delay(10); /* Check every 10ms for faster response */
 800484e:	200a      	movs	r0, #10
 8004850:	f009 fc62 	bl	800e118 <HAL_Delay>
        if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_RESET)
 8004854:	e7e8      	b.n	8004828 <CheckBootloaderEntry+0x20>
        return;
 8004856:	46c0      	nop			@ (mov r8, r8)
 8004858:	e000      	b.n	800485c <CheckBootloaderEntry+0x54>
            return;  /* Exit and continue with peripheral initialization */
 800485a:	46c0      	nop			@ (mov r8, r8)
    }
}
 800485c:	46bd      	mov	sp, r7
 800485e:	b002      	add	sp, #8
 8004860:	bd80      	pop	{r7, pc}

08004862 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004866:	b672      	cpsid	i
}
 8004868:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800486a:	46c0      	nop			@ (mov r8, r8)
 800486c:	e7fd      	b.n	800486a <Error_Handler+0x8>
	...

08004870 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004876:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <HAL_MspInit+0x44>)
 8004878:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800487a:	4b0e      	ldr	r3, [pc, #56]	@ (80048b4 <HAL_MspInit+0x44>)
 800487c:	2180      	movs	r1, #128	@ 0x80
 800487e:	0549      	lsls	r1, r1, #21
 8004880:	430a      	orrs	r2, r1
 8004882:	659a      	str	r2, [r3, #88]	@ 0x58
 8004884:	4b0b      	ldr	r3, [pc, #44]	@ (80048b4 <HAL_MspInit+0x44>)
 8004886:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004888:	2380      	movs	r3, #128	@ 0x80
 800488a:	055b      	lsls	r3, r3, #21
 800488c:	4013      	ands	r3, r2
 800488e:	607b      	str	r3, [r7, #4]
 8004890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004892:	4b08      	ldr	r3, [pc, #32]	@ (80048b4 <HAL_MspInit+0x44>)
 8004894:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004896:	4b07      	ldr	r3, [pc, #28]	@ (80048b4 <HAL_MspInit+0x44>)
 8004898:	2101      	movs	r1, #1
 800489a:	430a      	orrs	r2, r1
 800489c:	661a      	str	r2, [r3, #96]	@ 0x60
 800489e:	4b05      	ldr	r3, [pc, #20]	@ (80048b4 <HAL_MspInit+0x44>)
 80048a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048a2:	2201      	movs	r2, #1
 80048a4:	4013      	ands	r3, r2
 80048a6:	603b      	str	r3, [r7, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048aa:	46c0      	nop			@ (mov r8, r8)
 80048ac:	46bd      	mov	sp, r7
 80048ae:	b002      	add	sp, #8
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	46c0      	nop			@ (mov r8, r8)
 80048b4:	40021000 	.word	0x40021000

080048b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80048b8:	b590      	push	{r4, r7, lr}
 80048ba:	b09d      	sub	sp, #116	@ 0x74
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c0:	235c      	movs	r3, #92	@ 0x5c
 80048c2:	18fb      	adds	r3, r7, r3
 80048c4:	0018      	movs	r0, r3
 80048c6:	2314      	movs	r3, #20
 80048c8:	001a      	movs	r2, r3
 80048ca:	2100      	movs	r1, #0
 80048cc:	f01c fb36 	bl	8020f3c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048d0:	2418      	movs	r4, #24
 80048d2:	193b      	adds	r3, r7, r4
 80048d4:	0018      	movs	r0, r3
 80048d6:	2344      	movs	r3, #68	@ 0x44
 80048d8:	001a      	movs	r2, r3
 80048da:	2100      	movs	r1, #0
 80048dc:	f01c fb2e 	bl	8020f3c <memset>
  if(hadc->Instance==ADC1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a36      	ldr	r2, [pc, #216]	@ (80049c0 <HAL_ADC_MspInit+0x108>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d165      	bne.n	80049b6 <HAL_ADC_MspInit+0xfe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80048ea:	193b      	adds	r3, r7, r4
 80048ec:	2280      	movs	r2, #128	@ 0x80
 80048ee:	01d2      	lsls	r2, r2, #7
 80048f0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 80048f2:	193b      	adds	r3, r7, r4
 80048f4:	2280      	movs	r2, #128	@ 0x80
 80048f6:	0592      	lsls	r2, r2, #22
 80048f8:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048fa:	193b      	adds	r3, r7, r4
 80048fc:	0018      	movs	r0, r3
 80048fe:	f011 f841 	bl	8015984 <HAL_RCCEx_PeriphCLKConfig>
 8004902:	1e03      	subs	r3, r0, #0
 8004904:	d001      	beq.n	800490a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8004906:	f7ff ffac 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800490a:	4b2e      	ldr	r3, [pc, #184]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800490c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800490e:	4b2d      	ldr	r3, [pc, #180]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004910:	2180      	movs	r1, #128	@ 0x80
 8004912:	0349      	lsls	r1, r1, #13
 8004914:	430a      	orrs	r2, r1
 8004916:	661a      	str	r2, [r3, #96]	@ 0x60
 8004918:	4b2a      	ldr	r3, [pc, #168]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800491a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800491c:	2380      	movs	r3, #128	@ 0x80
 800491e:	035b      	lsls	r3, r3, #13
 8004920:	4013      	ands	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004926:	4b27      	ldr	r3, [pc, #156]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004928:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800492a:	4b26      	ldr	r3, [pc, #152]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800492c:	2101      	movs	r1, #1
 800492e:	430a      	orrs	r2, r1
 8004930:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004932:	4b24      	ldr	r3, [pc, #144]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004936:	2201      	movs	r2, #1
 8004938:	4013      	ands	r3, r2
 800493a:	613b      	str	r3, [r7, #16]
 800493c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800493e:	4b21      	ldr	r3, [pc, #132]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004940:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004942:	4b20      	ldr	r3, [pc, #128]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004944:	2102      	movs	r1, #2
 8004946:	430a      	orrs	r2, r1
 8004948:	64da      	str	r2, [r3, #76]	@ 0x4c
 800494a:	4b1e      	ldr	r3, [pc, #120]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800494c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800494e:	2202      	movs	r2, #2
 8004950:	4013      	ands	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]
 8004954:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN14
    PB0     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = AN_LIGHT_Pin;
 8004956:	245c      	movs	r4, #92	@ 0x5c
 8004958:	193b      	adds	r3, r7, r4
 800495a:	2280      	movs	r2, #128	@ 0x80
 800495c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800495e:	193b      	adds	r3, r7, r4
 8004960:	2203      	movs	r2, #3
 8004962:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004964:	193b      	adds	r3, r7, r4
 8004966:	2200      	movs	r2, #0
 8004968:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_LIGHT_GPIO_Port, &GPIO_InitStruct);
 800496a:	193a      	adds	r2, r7, r4
 800496c:	23a0      	movs	r3, #160	@ 0xa0
 800496e:	05db      	lsls	r3, r3, #23
 8004970:	0011      	movs	r1, r2
 8004972:	0018      	movs	r0, r3
 8004974:	f00b fe9e 	bl	80106b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AN_BATT_Pin;
 8004978:	193b      	adds	r3, r7, r4
 800497a:	2201      	movs	r2, #1
 800497c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800497e:	193b      	adds	r3, r7, r4
 8004980:	2203      	movs	r2, #3
 8004982:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004984:	193b      	adds	r3, r7, r4
 8004986:	2200      	movs	r2, #0
 8004988:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_BATT_GPIO_Port, &GPIO_InitStruct);
 800498a:	193b      	adds	r3, r7, r4
 800498c:	4a0e      	ldr	r2, [pc, #56]	@ (80049c8 <HAL_ADC_MspInit+0x110>)
 800498e:	0019      	movs	r1, r3
 8004990:	0010      	movs	r0, r2
 8004992:	f00b fe8f 	bl	80106b4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 0, 0);
 8004996:	2200      	movs	r2, #0
 8004998:	2100      	movs	r1, #0
 800499a:	200c      	movs	r0, #12
 800499c:	f00b f940 	bl	800fc20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 80049a0:	200c      	movs	r0, #12
 80049a2:	f00b f952 	bl	800fc4a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* ADC interrupt used by non-blocking analog driver (shared with COMP on STM32U073) */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 3, 0);
 80049a6:	2200      	movs	r2, #0
 80049a8:	2103      	movs	r1, #3
 80049aa:	200c      	movs	r0, #12
 80049ac:	f00b f938 	bl	800fc20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 80049b0:	200c      	movs	r0, #12
 80049b2:	f00b f94a 	bl	800fc4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	46bd      	mov	sp, r7
 80049ba:	b01d      	add	sp, #116	@ 0x74
 80049bc:	bd90      	pop	{r4, r7, pc}
 80049be:	46c0      	nop			@ (mov r8, r8)
 80049c0:	40012400 	.word	0x40012400
 80049c4:	40021000 	.word	0x40021000
 80049c8:	50000400 	.word	0x50000400

080049cc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80049cc:	b590      	push	{r4, r7, lr}
 80049ce:	b09b      	sub	sp, #108	@ 0x6c
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049d4:	2354      	movs	r3, #84	@ 0x54
 80049d6:	18fb      	adds	r3, r7, r3
 80049d8:	0018      	movs	r0, r3
 80049da:	2314      	movs	r3, #20
 80049dc:	001a      	movs	r2, r3
 80049de:	2100      	movs	r1, #0
 80049e0:	f01c faac 	bl	8020f3c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049e4:	2410      	movs	r4, #16
 80049e6:	193b      	adds	r3, r7, r4
 80049e8:	0018      	movs	r0, r3
 80049ea:	2344      	movs	r3, #68	@ 0x44
 80049ec:	001a      	movs	r2, r3
 80049ee:	2100      	movs	r1, #0
 80049f0:	f01c faa4 	bl	8020f3c <memset>
  if(hi2c->Instance==I2C1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a22      	ldr	r2, [pc, #136]	@ (8004a84 <HAL_I2C_MspInit+0xb8>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d13d      	bne.n	8004a7a <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80049fe:	193b      	adds	r3, r7, r4
 8004a00:	2220      	movs	r2, #32
 8004a02:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004a04:	193b      	adds	r3, r7, r4
 8004a06:	2200      	movs	r2, #0
 8004a08:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a0a:	193b      	adds	r3, r7, r4
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f010 ffb9 	bl	8015984 <HAL_RCCEx_PeriphCLKConfig>
 8004a12:	1e03      	subs	r3, r0, #0
 8004a14:	d001      	beq.n	8004a1a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004a16:	f7ff ff24 	bl	8004862 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a20:	2102      	movs	r1, #2
 8004a22:	430a      	orrs	r2, r1
 8004a24:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a26:	4b18      	ldr	r3, [pc, #96]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	60fb      	str	r3, [r7, #12]
 8004a30:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a32:	2154      	movs	r1, #84	@ 0x54
 8004a34:	187b      	adds	r3, r7, r1
 8004a36:	22c0      	movs	r2, #192	@ 0xc0
 8004a38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a3a:	187b      	adds	r3, r7, r1
 8004a3c:	2212      	movs	r2, #18
 8004a3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a40:	187b      	adds	r3, r7, r1
 8004a42:	2201      	movs	r2, #1
 8004a44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a46:	187b      	adds	r3, r7, r1
 8004a48:	2200      	movs	r2, #0
 8004a4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a4c:	187b      	adds	r3, r7, r1
 8004a4e:	2204      	movs	r2, #4
 8004a50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a52:	187b      	adds	r3, r7, r1
 8004a54:	4a0d      	ldr	r2, [pc, #52]	@ (8004a8c <HAL_I2C_MspInit+0xc0>)
 8004a56:	0019      	movs	r1, r3
 8004a58:	0010      	movs	r0, r2
 8004a5a:	f00b fe2b 	bl	80106b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a60:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a62:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a64:	2180      	movs	r1, #128	@ 0x80
 8004a66:	0389      	lsls	r1, r1, #14
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a6c:	4b06      	ldr	r3, [pc, #24]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a6e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a70:	2380      	movs	r3, #128	@ 0x80
 8004a72:	039b      	lsls	r3, r3, #14
 8004a74:	4013      	ands	r3, r2
 8004a76:	60bb      	str	r3, [r7, #8]
 8004a78:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004a7a:	46c0      	nop			@ (mov r8, r8)
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b01b      	add	sp, #108	@ 0x6c
 8004a80:	bd90      	pop	{r4, r7, pc}
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	40005400 	.word	0x40005400
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	50000400 	.word	0x50000400

08004a90 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8004a90:	b590      	push	{r4, r7, lr}
 8004a92:	b095      	sub	sp, #84	@ 0x54
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a98:	240c      	movs	r4, #12
 8004a9a:	193b      	adds	r3, r7, r4
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	2344      	movs	r3, #68	@ 0x44
 8004aa0:	001a      	movs	r2, r3
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	f01c fa4a 	bl	8020f3c <memset>
  if(hlptim->Instance==LPTIM2)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a16      	ldr	r2, [pc, #88]	@ (8004b08 <HAL_LPTIM_MspInit+0x78>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d125      	bne.n	8004afe <HAL_LPTIM_MspInit+0x6e>

    /* USER CODE END LPTIM2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8004ab2:	193b      	adds	r3, r7, r4
 8004ab4:	2280      	movs	r2, #128	@ 0x80
 8004ab6:	0052      	lsls	r2, r2, #1
 8004ab8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_HSI;
 8004aba:	193b      	adds	r3, r7, r4
 8004abc:	2280      	movs	r2, #128	@ 0x80
 8004abe:	0392      	lsls	r2, r2, #14
 8004ac0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ac2:	193b      	adds	r3, r7, r4
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f010 ff5d 	bl	8015984 <HAL_RCCEx_PeriphCLKConfig>
 8004aca:	1e03      	subs	r3, r0, #0
 8004acc:	d001      	beq.n	8004ad2 <HAL_LPTIM_MspInit+0x42>
    {
      Error_Handler();
 8004ace:	f7ff fec8 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8004b0c <HAL_LPTIM_MspInit+0x7c>)
 8004ad4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b0c <HAL_LPTIM_MspInit+0x7c>)
 8004ad8:	2180      	movs	r1, #128	@ 0x80
 8004ada:	05c9      	lsls	r1, r1, #23
 8004adc:	430a      	orrs	r2, r1
 8004ade:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8004b0c <HAL_LPTIM_MspInit+0x7c>)
 8004ae2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004ae4:	2380      	movs	r3, #128	@ 0x80
 8004ae6:	05db      	lsls	r3, r3, #23
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60bb      	str	r3, [r7, #8]
 8004aec:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 8004aee:	2200      	movs	r2, #0
 8004af0:	2100      	movs	r1, #0
 8004af2:	2012      	movs	r0, #18
 8004af4:	f00b f894 	bl	800fc20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8004af8:	2012      	movs	r0, #18
 8004afa:	f00b f8a6 	bl	800fc4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM2_MspInit 1 */

  }

}
 8004afe:	46c0      	nop			@ (mov r8, r8)
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b015      	add	sp, #84	@ 0x54
 8004b04:	bd90      	pop	{r4, r7, pc}
 8004b06:	46c0      	nop			@ (mov r8, r8)
 8004b08:	40009400 	.word	0x40009400
 8004b0c:	40021000 	.word	0x40021000

08004b10 <HAL_LPTIM_MspPostInit>:

void HAL_LPTIM_MspPostInit(LPTIM_HandleTypeDef* hlptim)
{
 8004b10:	b590      	push	{r4, r7, lr}
 8004b12:	b089      	sub	sp, #36	@ 0x24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b18:	240c      	movs	r4, #12
 8004b1a:	193b      	adds	r3, r7, r4
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	2314      	movs	r3, #20
 8004b20:	001a      	movs	r2, r3
 8004b22:	2100      	movs	r1, #0
 8004b24:	f01c fa0a 	bl	8020f3c <memset>
  if(hlptim->Instance==LPTIM2)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a14      	ldr	r2, [pc, #80]	@ (8004b80 <HAL_LPTIM_MspPostInit+0x70>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d122      	bne.n	8004b78 <HAL_LPTIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN LPTIM2_MspPostInit 0 */

    /* USER CODE END LPTIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b32:	4b14      	ldr	r3, [pc, #80]	@ (8004b84 <HAL_LPTIM_MspPostInit+0x74>)
 8004b34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b36:	4b13      	ldr	r3, [pc, #76]	@ (8004b84 <HAL_LPTIM_MspPostInit+0x74>)
 8004b38:	2101      	movs	r1, #1
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004b3e:	4b11      	ldr	r3, [pc, #68]	@ (8004b84 <HAL_LPTIM_MspPostInit+0x74>)
 8004b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b42:	2201      	movs	r2, #1
 8004b44:	4013      	ands	r3, r2
 8004b46:	60bb      	str	r3, [r7, #8]
 8004b48:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM2 GPIO Configuration
    PA4     ------> LPTIM2_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8004b4a:	0021      	movs	r1, r4
 8004b4c:	187b      	adds	r3, r7, r1
 8004b4e:	2210      	movs	r2, #16
 8004b50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b52:	187b      	adds	r3, r7, r1
 8004b54:	2202      	movs	r2, #2
 8004b56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b58:	187b      	adds	r3, r7, r1
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b5e:	187b      	adds	r3, r7, r1
 8004b60:	2200      	movs	r2, #0
 8004b62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8004b64:	187b      	adds	r3, r7, r1
 8004b66:	220e      	movs	r2, #14
 8004b68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8004b6a:	187a      	adds	r2, r7, r1
 8004b6c:	23a0      	movs	r3, #160	@ 0xa0
 8004b6e:	05db      	lsls	r3, r3, #23
 8004b70:	0011      	movs	r1, r2
 8004b72:	0018      	movs	r0, r3
 8004b74:	f00b fd9e 	bl	80106b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN LPTIM2_MspPostInit 1 */

    /* USER CODE END LPTIM2_MspPostInit 1 */
  }

}
 8004b78:	46c0      	nop			@ (mov r8, r8)
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	b009      	add	sp, #36	@ 0x24
 8004b7e:	bd90      	pop	{r4, r7, pc}
 8004b80:	40009400 	.word	0x40009400
 8004b84:	40021000 	.word	0x40021000

08004b88 <HAL_LPTIM_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* hlptim)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM2)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a07      	ldr	r2, [pc, #28]	@ (8004bb4 <HAL_LPTIM_MspDeInit+0x2c>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d108      	bne.n	8004bac <HAL_LPTIM_MspDeInit+0x24>
  {
    /* USER CODE BEGIN LPTIM2_MspDeInit 0 */

    /* USER CODE END LPTIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 8004b9a:	4b07      	ldr	r3, [pc, #28]	@ (8004bb8 <HAL_LPTIM_MspDeInit+0x30>)
 8004b9c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b9e:	4b06      	ldr	r3, [pc, #24]	@ (8004bb8 <HAL_LPTIM_MspDeInit+0x30>)
 8004ba0:	4906      	ldr	r1, [pc, #24]	@ (8004bbc <HAL_LPTIM_MspDeInit+0x34>)
 8004ba2:	400a      	ands	r2, r1
 8004ba4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* LPTIM2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM7_LPTIM2_IRQn);
 8004ba6:	2012      	movs	r0, #18
 8004ba8:	f00b f85f 	bl	800fc6a <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

    /* USER CODE END LPTIM2_MspDeInit 1 */
  }

}
 8004bac:	46c0      	nop			@ (mov r8, r8)
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	b002      	add	sp, #8
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40009400 	.word	0x40009400
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	bfffffff 	.word	0xbfffffff

08004bc0 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8004bc0:	b590      	push	{r4, r7, lr}
 8004bc2:	b095      	sub	sp, #84	@ 0x54
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bc8:	240c      	movs	r4, #12
 8004bca:	193b      	adds	r3, r7, r4
 8004bcc:	0018      	movs	r0, r3
 8004bce:	2344      	movs	r3, #68	@ 0x44
 8004bd0:	001a      	movs	r2, r3
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	f01c f9b2 	bl	8020f3c <memset>
  if(hrng->Instance==RNG)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a12      	ldr	r2, [pc, #72]	@ (8004c28 <HAL_RNG_MspInit+0x68>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d11d      	bne.n	8004c1e <HAL_RNG_MspInit+0x5e>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8004be2:	193b      	adds	r3, r7, r4
 8004be4:	2280      	movs	r2, #128	@ 0x80
 8004be6:	0192      	lsls	r2, r2, #6
 8004be8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_MSI;
 8004bea:	193b      	adds	r3, r7, r4
 8004bec:	2280      	movs	r2, #128	@ 0x80
 8004bee:	04d2      	lsls	r2, r2, #19
 8004bf0:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bf2:	193b      	adds	r3, r7, r4
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	f010 fec5 	bl	8015984 <HAL_RCCEx_PeriphCLKConfig>
 8004bfa:	1e03      	subs	r3, r0, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_RNG_MspInit+0x42>
    {
      Error_Handler();
 8004bfe:	f7ff fe30 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004c02:	4b0a      	ldr	r3, [pc, #40]	@ (8004c2c <HAL_RNG_MspInit+0x6c>)
 8004c04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c06:	4b09      	ldr	r3, [pc, #36]	@ (8004c2c <HAL_RNG_MspInit+0x6c>)
 8004c08:	2180      	movs	r1, #128	@ 0x80
 8004c0a:	02c9      	lsls	r1, r1, #11
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004c10:	4b06      	ldr	r3, [pc, #24]	@ (8004c2c <HAL_RNG_MspInit+0x6c>)
 8004c12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c14:	2380      	movs	r3, #128	@ 0x80
 8004c16:	02db      	lsls	r3, r3, #11
 8004c18:	4013      	ands	r3, r2
 8004c1a:	60bb      	str	r3, [r7, #8]
 8004c1c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8004c1e:	46c0      	nop			@ (mov r8, r8)
 8004c20:	46bd      	mov	sp, r7
 8004c22:	b015      	add	sp, #84	@ 0x54
 8004c24:	bd90      	pop	{r4, r7, pc}
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	40025000 	.word	0x40025000
 8004c2c:	40021000 	.word	0x40021000

08004c30 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004c30:	b590      	push	{r4, r7, lr}
 8004c32:	b095      	sub	sp, #84	@ 0x54
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c38:	240c      	movs	r4, #12
 8004c3a:	193b      	adds	r3, r7, r4
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	2344      	movs	r3, #68	@ 0x44
 8004c40:	001a      	movs	r2, r3
 8004c42:	2100      	movs	r1, #0
 8004c44:	f01c f97a 	bl	8020f3c <memset>
  if(hrtc->Instance==RTC)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8004cb8 <HAL_RTC_MspInit+0x88>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d12e      	bne.n	8004cb0 <HAL_RTC_MspInit+0x80>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004c52:	193b      	adds	r3, r7, r4
 8004c54:	2280      	movs	r2, #128	@ 0x80
 8004c56:	0212      	lsls	r2, r2, #8
 8004c58:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004c5a:	193b      	adds	r3, r7, r4
 8004c5c:	2280      	movs	r2, #128	@ 0x80
 8004c5e:	0052      	lsls	r2, r2, #1
 8004c60:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c62:	193b      	adds	r3, r7, r4
 8004c64:	0018      	movs	r0, r3
 8004c66:	f010 fe8d 	bl	8015984 <HAL_RCCEx_PeriphCLKConfig>
 8004c6a:	1e03      	subs	r3, r0, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004c6e:	f7ff fdf8 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004c72:	4a12      	ldr	r2, [pc, #72]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c74:	2390      	movs	r3, #144	@ 0x90
 8004c76:	58d3      	ldr	r3, [r2, r3]
 8004c78:	4910      	ldr	r1, [pc, #64]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c7a:	2280      	movs	r2, #128	@ 0x80
 8004c7c:	0212      	lsls	r2, r2, #8
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	2290      	movs	r2, #144	@ 0x90
 8004c82:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004c84:	4b0d      	ldr	r3, [pc, #52]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c86:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c88:	4b0c      	ldr	r3, [pc, #48]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c8a:	2180      	movs	r1, #128	@ 0x80
 8004c8c:	00c9      	lsls	r1, r1, #3
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c92:	4b0a      	ldr	r3, [pc, #40]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c94:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c96:	2380      	movs	r3, #128	@ 0x80
 8004c98:	00db      	lsls	r3, r3, #3
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	2002      	movs	r0, #2
 8004ca6:	f00a ffbb 	bl	800fc20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8004caa:	2002      	movs	r0, #2
 8004cac:	f00a ffcd 	bl	800fc4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004cb0:	46c0      	nop			@ (mov r8, r8)
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	b015      	add	sp, #84	@ 0x54
 8004cb6:	bd90      	pop	{r4, r7, pc}
 8004cb8:	40002800 	.word	0x40002800
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004cc0:	b590      	push	{r4, r7, lr}
 8004cc2:	b08b      	sub	sp, #44	@ 0x2c
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc8:	2414      	movs	r4, #20
 8004cca:	193b      	adds	r3, r7, r4
 8004ccc:	0018      	movs	r0, r3
 8004cce:	2314      	movs	r3, #20
 8004cd0:	001a      	movs	r2, r3
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	f01c f932 	bl	8020f3c <memset>
  if(hspi->Instance==SPI1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a40      	ldr	r2, [pc, #256]	@ (8004de0 <HAL_SPI_MspInit+0x120>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d17a      	bne.n	8004dd8 <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004ce2:	4b40      	ldr	r3, [pc, #256]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004ce4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004ce8:	2180      	movs	r1, #128	@ 0x80
 8004cea:	0149      	lsls	r1, r1, #5
 8004cec:	430a      	orrs	r2, r1
 8004cee:	661a      	str	r2, [r3, #96]	@ 0x60
 8004cf0:	4b3c      	ldr	r3, [pc, #240]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004cf2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004cf4:	2380      	movs	r3, #128	@ 0x80
 8004cf6:	015b      	lsls	r3, r3, #5
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
 8004cfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cfe:	4b39      	ldr	r3, [pc, #228]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004d00:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d02:	4b38      	ldr	r3, [pc, #224]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004d04:	2101      	movs	r1, #1
 8004d06:	430a      	orrs	r2, r1
 8004d08:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004d0a:	4b36      	ldr	r3, [pc, #216]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d0e:	2201      	movs	r2, #1
 8004d10:	4013      	ands	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004d16:	193b      	adds	r3, r7, r4
 8004d18:	2220      	movs	r2, #32
 8004d1a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d1c:	193b      	adds	r3, r7, r4
 8004d1e:	2202      	movs	r2, #2
 8004d20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d22:	193b      	adds	r3, r7, r4
 8004d24:	2200      	movs	r2, #0
 8004d26:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d28:	193b      	adds	r3, r7, r4
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004d2e:	193b      	adds	r3, r7, r4
 8004d30:	2205      	movs	r2, #5
 8004d32:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d34:	193a      	adds	r2, r7, r4
 8004d36:	23a0      	movs	r3, #160	@ 0xa0
 8004d38:	05db      	lsls	r3, r3, #23
 8004d3a:	0011      	movs	r1, r2
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f00b fcb9 	bl	80106b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004d42:	0021      	movs	r1, r4
 8004d44:	187b      	adds	r3, r7, r1
 8004d46:	2240      	movs	r2, #64	@ 0x40
 8004d48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d4a:	187b      	adds	r3, r7, r1
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004d50:	187b      	adds	r3, r7, r1
 8004d52:	2202      	movs	r2, #2
 8004d54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d56:	187b      	adds	r3, r7, r1
 8004d58:	2202      	movs	r2, #2
 8004d5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004d5c:	187b      	adds	r3, r7, r1
 8004d5e:	2205      	movs	r2, #5
 8004d60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d62:	187a      	adds	r2, r7, r1
 8004d64:	23a0      	movs	r3, #160	@ 0xa0
 8004d66:	05db      	lsls	r3, r3, #23
 8004d68:	0011      	movs	r1, r2
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f00b fca2 	bl	80106b4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel1;
 8004d70:	4b1d      	ldr	r3, [pc, #116]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d72:	4a1e      	ldr	r2, [pc, #120]	@ (8004dec <HAL_SPI_MspInit+0x12c>)
 8004d74:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004d76:	4b1c      	ldr	r3, [pc, #112]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d78:	2224      	movs	r2, #36	@ 0x24
 8004d7a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d82:	4b19      	ldr	r3, [pc, #100]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d88:	4b17      	ldr	r3, [pc, #92]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d8a:	2280      	movs	r2, #128	@ 0x80
 8004d8c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d8e:	4b16      	ldr	r3, [pc, #88]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d90:	2280      	movs	r2, #128	@ 0x80
 8004d92:	0052      	lsls	r2, r2, #1
 8004d94:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d96:	4b14      	ldr	r3, [pc, #80]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d98:	2280      	movs	r2, #128	@ 0x80
 8004d9a:	00d2      	lsls	r2, r2, #3
 8004d9c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8004d9e:	4b12      	ldr	r3, [pc, #72]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004da4:	4b10      	ldr	r3, [pc, #64]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004da6:	2280      	movs	r2, #128	@ 0x80
 8004da8:	0152      	lsls	r2, r2, #5
 8004daa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8004dac:	4b0e      	ldr	r3, [pc, #56]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004dae:	0018      	movs	r0, r3
 8004db0:	f00a ff78 	bl	800fca4 <HAL_DMA_Init>
 8004db4:	1e03      	subs	r3, r0, #0
 8004db6:	d001      	beq.n	8004dbc <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 8004db8:	f7ff fd53 	bl	8004862 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004dc0:	659a      	str	r2, [r3, #88]	@ 0x58
 8004dc2:	4b09      	ldr	r3, [pc, #36]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2100      	movs	r1, #0
 8004dcc:	2019      	movs	r0, #25
 8004dce:	f00a ff27 	bl	800fc20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004dd2:	2019      	movs	r0, #25
 8004dd4:	f00a ff39 	bl	800fc4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004dd8:	46c0      	nop			@ (mov r8, r8)
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	b00b      	add	sp, #44	@ 0x2c
 8004dde:	bd90      	pop	{r4, r7, pc}
 8004de0:	40013000 	.word	0x40013000
 8004de4:	40021000 	.word	0x40021000
 8004de8:	200004ac 	.word	0x200004ac
 8004dec:	40020008 	.word	0x40020008

08004df0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	2380      	movs	r3, #128	@ 0x80
 8004dfe:	05db      	lsls	r3, r3, #23
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d13f      	bne.n	8004e84 <HAL_TIM_Base_MspInit+0x94>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e04:	4b21      	ldr	r3, [pc, #132]	@ (8004e8c <HAL_TIM_Base_MspInit+0x9c>)
 8004e06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e08:	4b20      	ldr	r3, [pc, #128]	@ (8004e8c <HAL_TIM_Base_MspInit+0x9c>)
 8004e0a:	2101      	movs	r1, #1
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e10:	4b1e      	ldr	r3, [pc, #120]	@ (8004e8c <HAL_TIM_Base_MspInit+0x9c>)
 8004e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e14:	2201      	movs	r2, #1
 8004e16:	4013      	ands	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel2;
 8004e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004e94 <HAL_TIM_Base_MspInit+0xa4>)
 8004e20:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8004e22:	4b1b      	ldr	r3, [pc, #108]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e24:	2230      	movs	r2, #48	@ 0x30
 8004e26:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e28:	4b19      	ldr	r3, [pc, #100]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e2a:	2210      	movs	r2, #16
 8004e2c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e2e:	4b18      	ldr	r3, [pc, #96]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004e34:	4b16      	ldr	r3, [pc, #88]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e36:	2280      	movs	r2, #128	@ 0x80
 8004e38:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004e3a:	4b15      	ldr	r3, [pc, #84]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e3c:	2280      	movs	r2, #128	@ 0x80
 8004e3e:	0092      	lsls	r2, r2, #2
 8004e40:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004e42:	4b13      	ldr	r3, [pc, #76]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e44:	2280      	movs	r2, #128	@ 0x80
 8004e46:	0112      	lsls	r2, r2, #4
 8004e48:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8004e4a:	4b11      	ldr	r3, [pc, #68]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8004e50:	4b0f      	ldr	r3, [pc, #60]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e52:	2280      	movs	r2, #128	@ 0x80
 8004e54:	0192      	lsls	r2, r2, #6
 8004e56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8004e58:	4b0d      	ldr	r3, [pc, #52]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e5a:	0018      	movs	r0, r3
 8004e5c:	f00a ff22 	bl	800fca4 <HAL_DMA_Init>
 8004e60:	1e03      	subs	r3, r0, #0
 8004e62:	d001      	beq.n	8004e68 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8004e64:	f7ff fcfd 	bl	8004862 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a09      	ldr	r2, [pc, #36]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e6e:	4b08      	ldr	r3, [pc, #32]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004e74:	2200      	movs	r2, #0
 8004e76:	2100      	movs	r1, #0
 8004e78:	200f      	movs	r0, #15
 8004e7a:	f00a fed1 	bl	800fc20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e7e:	200f      	movs	r0, #15
 8004e80:	f00a fee3 	bl	800fc4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004e84:	46c0      	nop			@ (mov r8, r8)
 8004e86:	46bd      	mov	sp, r7
 8004e88:	b004      	add	sp, #16
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	20000558 	.word	0x20000558
 8004e94:	4002001c 	.word	0x4002001c

08004e98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e98:	b590      	push	{r4, r7, lr}
 8004e9a:	b089      	sub	sp, #36	@ 0x24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ea0:	240c      	movs	r4, #12
 8004ea2:	193b      	adds	r3, r7, r4
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	2314      	movs	r3, #20
 8004ea8:	001a      	movs	r2, r3
 8004eaa:	2100      	movs	r1, #0
 8004eac:	f01c f846 	bl	8020f3c <memset>
  if(htim->Instance==TIM2)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	2380      	movs	r3, #128	@ 0x80
 8004eb6:	05db      	lsls	r3, r3, #23
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d123      	bne.n	8004f04 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebc:	4b13      	ldr	r3, [pc, #76]	@ (8004f0c <HAL_TIM_MspPostInit+0x74>)
 8004ebe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ec0:	4b12      	ldr	r3, [pc, #72]	@ (8004f0c <HAL_TIM_MspPostInit+0x74>)
 8004ec2:	2101      	movs	r1, #1
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ec8:	4b10      	ldr	r3, [pc, #64]	@ (8004f0c <HAL_TIM_MspPostInit+0x74>)
 8004eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ecc:	2201      	movs	r2, #1
 8004ece:	4013      	ands	r3, r2
 8004ed0:	60bb      	str	r3, [r7, #8]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = CTL_LED_Pin;
 8004ed4:	193b      	adds	r3, r7, r4
 8004ed6:	2280      	movs	r2, #128	@ 0x80
 8004ed8:	0212      	lsls	r2, r2, #8
 8004eda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004edc:	0021      	movs	r1, r4
 8004ede:	187b      	adds	r3, r7, r1
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee4:	187b      	adds	r3, r7, r1
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eea:	187b      	adds	r3, r7, r1
 8004eec:	2200      	movs	r2, #0
 8004eee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004ef0:	187b      	adds	r3, r7, r1
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CTL_LED_GPIO_Port, &GPIO_InitStruct);
 8004ef6:	187a      	adds	r2, r7, r1
 8004ef8:	23a0      	movs	r3, #160	@ 0xa0
 8004efa:	05db      	lsls	r3, r3, #23
 8004efc:	0011      	movs	r1, r2
 8004efe:	0018      	movs	r0, r3
 8004f00:	f00b fbd8 	bl	80106b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004f04:	46c0      	nop			@ (mov r8, r8)
 8004f06:	46bd      	mov	sp, r7
 8004f08:	b009      	add	sp, #36	@ 0x24
 8004f0a:	bd90      	pop	{r4, r7, pc}
 8004f0c:	40021000 	.word	0x40021000

08004f10 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004f10:	b590      	push	{r4, r7, lr}
 8004f12:	b095      	sub	sp, #84	@ 0x54
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f18:	240c      	movs	r4, #12
 8004f1a:	193b      	adds	r3, r7, r4
 8004f1c:	0018      	movs	r0, r3
 8004f1e:	2344      	movs	r3, #68	@ 0x44
 8004f20:	001a      	movs	r2, r3
 8004f22:	2100      	movs	r1, #0
 8004f24:	f01c f80a 	bl	8020f3c <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a17      	ldr	r2, [pc, #92]	@ (8004f8c <HAL_PCD_MspInit+0x7c>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d127      	bne.n	8004f82 <HAL_PCD_MspInit+0x72>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004f32:	193b      	adds	r3, r7, r4
 8004f34:	2280      	movs	r2, #128	@ 0x80
 8004f36:	0152      	lsls	r2, r2, #5
 8004f38:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004f3a:	193b      	adds	r3, r7, r4
 8004f3c:	22c0      	movs	r2, #192	@ 0xc0
 8004f3e:	0512      	lsls	r2, r2, #20
 8004f40:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f42:	193b      	adds	r3, r7, r4
 8004f44:	0018      	movs	r0, r3
 8004f46:	f010 fd1d 	bl	8015984 <HAL_RCCEx_PeriphCLKConfig>
 8004f4a:	1e03      	subs	r3, r0, #0
 8004f4c:	d001      	beq.n	8004f52 <HAL_PCD_MspInit+0x42>
    {
      Error_Handler();
 8004f4e:	f7ff fc88 	bl	8004862 <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
 8004f52:	f00f fe4d 	bl	8014bf0 <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004f56:	4b0e      	ldr	r3, [pc, #56]	@ (8004f90 <HAL_PCD_MspInit+0x80>)
 8004f58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f90 <HAL_PCD_MspInit+0x80>)
 8004f5c:	2180      	movs	r1, #128	@ 0x80
 8004f5e:	0189      	lsls	r1, r1, #6
 8004f60:	430a      	orrs	r2, r1
 8004f62:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f64:	4b0a      	ldr	r3, [pc, #40]	@ (8004f90 <HAL_PCD_MspInit+0x80>)
 8004f66:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f68:	2380      	movs	r3, #128	@ 0x80
 8004f6a:	019b      	lsls	r3, r3, #6
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	60bb      	str	r3, [r7, #8]
 8004f70:	68bb      	ldr	r3, [r7, #8]
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 0, 0);
 8004f72:	2200      	movs	r2, #0
 8004f74:	2100      	movs	r1, #0
 8004f76:	2008      	movs	r0, #8
 8004f78:	f00a fe52 	bl	800fc20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8004f7c:	2008      	movs	r0, #8
 8004f7e:	f00a fe64 	bl	800fc4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8004f82:	46c0      	nop			@ (mov r8, r8)
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b015      	add	sp, #84	@ 0x54
 8004f88:	bd90      	pop	{r4, r7, pc}
 8004f8a:	46c0      	nop			@ (mov r8, r8)
 8004f8c:	40005c00 	.word	0x40005c00
 8004f90:	40021000 	.word	0x40021000

08004f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f98:	46c0      	nop			@ (mov r8, r8)
 8004f9a:	e7fd      	b.n	8004f98 <NMI_Handler+0x4>

08004f9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fa0:	46c0      	nop			@ (mov r8, r8)
 8004fa2:	e7fd      	b.n	8004fa0 <HardFault_Handler+0x4>

08004fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004fa8:	46c0      	nop			@ (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fb2:	46c0      	nop			@ (mov r8, r8)
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fbc:	f009 f890 	bl	800e0e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fc0:	46c0      	nop			@ (mov r8, r8)
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI lines 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 8004fca:	2004      	movs	r0, #4
 8004fcc:	f00b fd20 	bl	8010a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_Pin);
 8004fd0:	2008      	movs	r0, #8
 8004fd2:	f00b fd1d 	bl	8010a10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004fe0:	4b03      	ldr	r3, [pc, #12]	@ (8004ff0 <RTC_TAMP_IRQHandler+0x14>)
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f011 fd0a 	bl	80169fc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8004fe8:	46c0      	nop			@ (mov r8, r8)
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	46c0      	nop			@ (mov r8, r8)
 8004ff0:	20000418 	.word	0x20000418

08004ff4 <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8004ff8:	4b03      	ldr	r3, [pc, #12]	@ (8005008 <USB_DRD_FS_IRQHandler+0x14>)
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f00e f8b0 	bl	8013160 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8005000:	46c0      	nop			@ (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	46c0      	nop			@ (mov r8, r8)
 8005008:	200005b8 	.word	0x200005b8

0800500c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005010:	4b03      	ldr	r3, [pc, #12]	@ (8005020 <DMA1_Channel1_IRQHandler+0x14>)
 8005012:	0018      	movs	r0, r3
 8005014:	f00b f840 	bl	8010098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005018:	46c0      	nop			@ (mov r8, r8)
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	46c0      	nop			@ (mov r8, r8)
 8005020:	200004ac 	.word	0x200004ac

08005024 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8005028:	4b03      	ldr	r3, [pc, #12]	@ (8005038 <DMA1_Channel2_3_IRQHandler+0x14>)
 800502a:	0018      	movs	r0, r3
 800502c:	f00b f834 	bl	8010098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8005030:	46c0      	nop			@ (mov r8, r8)
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	46c0      	nop			@ (mov r8, r8)
 8005038:	20000558 	.word	0x20000558

0800503c <ADC_COMP1_2_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18).
  */
void ADC_COMP1_2_IRQHandler(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 0 */

  /* USER CODE END ADC_COMP1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005040:	4b03      	ldr	r3, [pc, #12]	@ (8005050 <ADC_COMP1_2_IRQHandler+0x14>)
 8005042:	0018      	movs	r0, r3
 8005044:	f009 fda8 	bl	800eb98 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 1 */

  /* USER CODE END ADC_COMP1_2_IRQn 1 */
}
 8005048:	46c0      	nop			@ (mov r8, r8)
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	200002f4 	.word	0x200002f4

08005054 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 Global Interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005058:	4b03      	ldr	r3, [pc, #12]	@ (8005068 <TIM2_IRQHandler+0x14>)
 800505a:	0018      	movs	r0, r3
 800505c:	f013 faba 	bl	80185d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005060:	46c0      	nop			@ (mov r8, r8)
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	2000050c 	.word	0x2000050c

0800506c <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt (combined with EXTI 32).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8005070:	4b03      	ldr	r3, [pc, #12]	@ (8005080 <TIM7_LPTIM2_IRQHandler+0x14>)
 8005072:	0018      	movs	r0, r3
 8005074:	f00d f983 	bl	801237e <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8005078:	46c0      	nop			@ (mov r8, r8)
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	46c0      	nop			@ (mov r8, r8)
 8005080:	200003ac 	.word	0x200003ac

08005084 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005088:	4b03      	ldr	r3, [pc, #12]	@ (8005098 <SPI1_IRQHandler+0x14>)
 800508a:	0018      	movs	r0, r3
 800508c:	f012 fa1e 	bl	80174cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005090:	46c0      	nop			@ (mov r8, r8)
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	46c0      	nop			@ (mov r8, r8)
 8005098:	20000448 	.word	0x20000448

0800509c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  return 1;
 80050a0:	2301      	movs	r3, #1
}
 80050a2:	0018      	movs	r0, r3
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <_kill>:

int _kill(int pid, int sig)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80050b2:	f01b ffe3 	bl	802107c <__errno>
 80050b6:	0003      	movs	r3, r0
 80050b8:	2216      	movs	r2, #22
 80050ba:	601a      	str	r2, [r3, #0]
  return -1;
 80050bc:	2301      	movs	r3, #1
 80050be:	425b      	negs	r3, r3
}
 80050c0:	0018      	movs	r0, r3
 80050c2:	46bd      	mov	sp, r7
 80050c4:	b002      	add	sp, #8
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <_exit>:

void _exit (int status)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80050d0:	2301      	movs	r3, #1
 80050d2:	425a      	negs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	0011      	movs	r1, r2
 80050d8:	0018      	movs	r0, r3
 80050da:	f7ff ffe5 	bl	80050a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80050de:	46c0      	nop			@ (mov r8, r8)
 80050e0:	e7fd      	b.n	80050de <_exit+0x16>

080050e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b086      	sub	sp, #24
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	60f8      	str	r0, [r7, #12]
 80050ea:	60b9      	str	r1, [r7, #8]
 80050ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ee:	2300      	movs	r3, #0
 80050f0:	617b      	str	r3, [r7, #20]
 80050f2:	e00a      	b.n	800510a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80050f4:	e000      	b.n	80050f8 <_read+0x16>
 80050f6:	bf00      	nop
 80050f8:	0001      	movs	r1, r0
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	60ba      	str	r2, [r7, #8]
 8005100:	b2ca      	uxtb	r2, r1
 8005102:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	3301      	adds	r3, #1
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	dbf0      	blt.n	80050f4 <_read+0x12>
  }

  return len;
 8005112:	687b      	ldr	r3, [r7, #4]
}
 8005114:	0018      	movs	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	b006      	add	sp, #24
 800511a:	bd80      	pop	{r7, pc}

0800511c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005128:	2300      	movs	r3, #0
 800512a:	617b      	str	r3, [r7, #20]
 800512c:	e009      	b.n	8005142 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	60ba      	str	r2, [r7, #8]
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	0018      	movs	r0, r3
 8005138:	e000      	b.n	800513c <_write+0x20>
 800513a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	3301      	adds	r3, #1
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	429a      	cmp	r2, r3
 8005148:	dbf1      	blt.n	800512e <_write+0x12>
  }
  return len;
 800514a:	687b      	ldr	r3, [r7, #4]
}
 800514c:	0018      	movs	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	b006      	add	sp, #24
 8005152:	bd80      	pop	{r7, pc}

08005154 <_close>:

int _close(int file)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800515c:	2301      	movs	r3, #1
 800515e:	425b      	negs	r3, r3
}
 8005160:	0018      	movs	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	b002      	add	sp, #8
 8005166:	bd80      	pop	{r7, pc}

08005168 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2280      	movs	r2, #128	@ 0x80
 8005176:	0192      	lsls	r2, r2, #6
 8005178:	605a      	str	r2, [r3, #4]
  return 0;
 800517a:	2300      	movs	r3, #0
}
 800517c:	0018      	movs	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	b002      	add	sp, #8
 8005182:	bd80      	pop	{r7, pc}

08005184 <_isatty>:

int _isatty(int file)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800518c:	2301      	movs	r3, #1
}
 800518e:	0018      	movs	r0, r3
 8005190:	46bd      	mov	sp, r7
 8005192:	b002      	add	sp, #8
 8005194:	bd80      	pop	{r7, pc}

08005196 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b084      	sub	sp, #16
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	60b9      	str	r1, [r7, #8]
 80051a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	0018      	movs	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	b004      	add	sp, #16
 80051aa:	bd80      	pop	{r7, pc}

080051ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <_sbrk+0x5c>)
 80051b6:	4b15      	ldr	r3, [pc, #84]	@ (800520c <_sbrk+0x60>)
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051c0:	4b13      	ldr	r3, [pc, #76]	@ (8005210 <_sbrk+0x64>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d102      	bne.n	80051ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051c8:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <_sbrk+0x64>)
 80051ca:	4a12      	ldr	r2, [pc, #72]	@ (8005214 <_sbrk+0x68>)
 80051cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051ce:	4b10      	ldr	r3, [pc, #64]	@ (8005210 <_sbrk+0x64>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	18d3      	adds	r3, r2, r3
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d207      	bcs.n	80051ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051dc:	f01b ff4e 	bl	802107c <__errno>
 80051e0:	0003      	movs	r3, r0
 80051e2:	220c      	movs	r2, #12
 80051e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051e6:	2301      	movs	r3, #1
 80051e8:	425b      	negs	r3, r3
 80051ea:	e009      	b.n	8005200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051ec:	4b08      	ldr	r3, [pc, #32]	@ (8005210 <_sbrk+0x64>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051f2:	4b07      	ldr	r3, [pc, #28]	@ (8005210 <_sbrk+0x64>)
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	18d2      	adds	r2, r2, r3
 80051fa:	4b05      	ldr	r3, [pc, #20]	@ (8005210 <_sbrk+0x64>)
 80051fc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80051fe:	68fb      	ldr	r3, [r7, #12]
}
 8005200:	0018      	movs	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	b006      	add	sp, #24
 8005206:	bd80      	pop	{r7, pc}
 8005208:	2000a000 	.word	0x2000a000
 800520c:	00000400 	.word	0x00000400
 8005210:	20000898 	.word	0x20000898
 8005214:	20006998 	.word	0x20006998

08005218 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800521e:	4b12      	ldr	r3, [pc, #72]	@ (8005268 <SystemInit+0x50>)
 8005220:	2280      	movs	r2, #128	@ 0x80
 8005222:	0512      	lsls	r2, r2, #20
 8005224:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 8005226:	4a11      	ldr	r2, [pc, #68]	@ (800526c <SystemInit+0x54>)
 8005228:	2380      	movs	r3, #128	@ 0x80
 800522a:	58d3      	ldr	r3, [r2, r3]
 800522c:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 800522e:	4b0f      	ldr	r3, [pc, #60]	@ (800526c <SystemInit+0x54>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	2380      	movs	r3, #128	@ 0x80
 8005238:	025b      	lsls	r3, r3, #9
 800523a:	4013      	ands	r3, r2
 800523c:	d010      	beq.n	8005260 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	22ff      	movs	r2, #255	@ 0xff
 8005242:	4013      	ands	r3, r2
 8005244:	2bcc      	cmp	r3, #204	@ 0xcc
 8005246:	d00b      	beq.n	8005260 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	22ff      	movs	r2, #255	@ 0xff
 800524c:	4013      	ands	r3, r2
 800524e:	2baa      	cmp	r3, #170	@ 0xaa
 8005250:	d006      	beq.n	8005260 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 8005252:	4b06      	ldr	r3, [pc, #24]	@ (800526c <SystemInit+0x54>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4b05      	ldr	r3, [pc, #20]	@ (800526c <SystemInit+0x54>)
 8005258:	2180      	movs	r1, #128	@ 0x80
 800525a:	02c9      	lsls	r1, r1, #11
 800525c:	430a      	orrs	r2, r1
 800525e:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 8005260:	46c0      	nop			@ (mov r8, r8)
 8005262:	46bd      	mov	sp, r7
 8005264:	b002      	add	sp, #8
 8005266:	bd80      	pop	{r7, pc}
 8005268:	e000ed00 	.word	0xe000ed00
 800526c:	40022000 	.word	0x40022000

08005270 <dbg_led_blink>:

static char s_line[USB_CLI_LINE_MAX];
static uint32_t s_line_len;

static void dbg_led_blink(uint8_t times)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	0002      	movs	r2, r0
 8005278:	1dfb      	adds	r3, r7, #7
 800527a:	701a      	strb	r2, [r3, #0]
    /*
     * Visible error blink on HW: must be >= 100ms.
     * Keep it short so it doesn't disturb USB/CLI responsiveness too much.
     */
    const uint32_t on_ms  = 120;
 800527c:	2378      	movs	r3, #120	@ 0x78
 800527e:	613b      	str	r3, [r7, #16]
    const uint32_t off_ms = 120;
 8005280:	2378      	movs	r3, #120	@ 0x78
 8005282:	60fb      	str	r3, [r7, #12]

    if (times > 2) times = 2;
 8005284:	1dfb      	adds	r3, r7, #7
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	2b02      	cmp	r3, #2
 800528a:	d902      	bls.n	8005292 <dbg_led_blink+0x22>
 800528c:	1dfb      	adds	r3, r7, #7
 800528e:	2202      	movs	r2, #2
 8005290:	701a      	strb	r2, [r3, #0]
    if (times == 0) return;
 8005292:	1dfb      	adds	r3, r7, #7
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d02a      	beq.n	80052f0 <dbg_led_blink+0x80>

    for (uint8_t i = 0; i < times; i++)
 800529a:	2317      	movs	r3, #23
 800529c:	18fb      	adds	r3, r7, r3
 800529e:	2200      	movs	r2, #0
 80052a0:	701a      	strb	r2, [r3, #0]
 80052a2:	e01d      	b.n	80052e0 <dbg_led_blink+0x70>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80052a4:	2380      	movs	r3, #128	@ 0x80
 80052a6:	0059      	lsls	r1, r3, #1
 80052a8:	23a0      	movs	r3, #160	@ 0xa0
 80052aa:	05db      	lsls	r3, r3, #23
 80052ac:	2201      	movs	r2, #1
 80052ae:	0018      	movs	r0, r3
 80052b0:	f00b fb91 	bl	80109d6 <HAL_GPIO_WritePin>
        HAL_Delay(on_ms);
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	0018      	movs	r0, r3
 80052b8:	f008 ff2e 	bl	800e118 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	0059      	lsls	r1, r3, #1
 80052c0:	23a0      	movs	r3, #160	@ 0xa0
 80052c2:	05db      	lsls	r3, r3, #23
 80052c4:	2200      	movs	r2, #0
 80052c6:	0018      	movs	r0, r3
 80052c8:	f00b fb85 	bl	80109d6 <HAL_GPIO_WritePin>
        HAL_Delay(off_ms);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	0018      	movs	r0, r3
 80052d0:	f008 ff22 	bl	800e118 <HAL_Delay>
    for (uint8_t i = 0; i < times; i++)
 80052d4:	2117      	movs	r1, #23
 80052d6:	187b      	adds	r3, r7, r1
 80052d8:	781a      	ldrb	r2, [r3, #0]
 80052da:	187b      	adds	r3, r7, r1
 80052dc:	3201      	adds	r2, #1
 80052de:	701a      	strb	r2, [r3, #0]
 80052e0:	2317      	movs	r3, #23
 80052e2:	18fa      	adds	r2, r7, r3
 80052e4:	1dfb      	adds	r3, r7, #7
 80052e6:	7812      	ldrb	r2, [r2, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d3da      	bcc.n	80052a4 <dbg_led_blink+0x34>
 80052ee:	e000      	b.n	80052f2 <dbg_led_blink+0x82>
    if (times == 0) return;
 80052f0:	46c0      	nop			@ (mov r8, r8)
    }
}
 80052f2:	46bd      	mov	sp, r7
 80052f4:	b006      	add	sp, #24
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <cdc_write_str>:

void cdc_write_str(const char *s)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00d      	beq.n	8005322 <cdc_write_str+0x2a>
    uint32_t sent = 0;
 8005306:	2300      	movs	r3, #0
 8005308:	60fb      	str	r3, [r7, #12]

    /* Non-blocking: if TX not ready (return=2) or not connected, just drop. */
    (void)USBD_CDC_ACM_Transmit((uint8_t*)s, (uint32_t)strlen(s), &sent);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	0018      	movs	r0, r3
 800530e:	f7fa ff05 	bl	800011c <strlen>
 8005312:	0001      	movs	r1, r0
 8005314:	230c      	movs	r3, #12
 8005316:	18fa      	adds	r2, r7, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	0018      	movs	r0, r3
 800531c:	f019 fe50 	bl	801efc0 <USBD_CDC_ACM_Transmit>
 8005320:	e000      	b.n	8005324 <cdc_write_str+0x2c>
    if (s == NULL) return;
 8005322:	46c0      	nop			@ (mov r8, r8)
}
 8005324:	46bd      	mov	sp, r7
 8005326:	b004      	add	sp, #16
 8005328:	bd80      	pop	{r7, pc}

0800532a <cdc_writef>:

static void cdc_writef(const char *fmt, ...)
{
 800532a:	b40f      	push	{r0, r1, r2, r3}
 800532c:	b590      	push	{r4, r7, lr}
 800532e:	b0b5      	sub	sp, #212	@ 0xd4
 8005330:	af00      	add	r7, sp, #0
    char buf[200];
    va_list ap;
    va_start(ap, fmt);
 8005332:	23dc      	movs	r3, #220	@ 0xdc
 8005334:	2108      	movs	r1, #8
 8005336:	185b      	adds	r3, r3, r1
 8005338:	19db      	adds	r3, r3, r7
 800533a:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	22d8      	movs	r2, #216	@ 0xd8
 8005340:	1852      	adds	r2, r2, r1
 8005342:	19d2      	adds	r2, r2, r7
 8005344:	6812      	ldr	r2, [r2, #0]
 8005346:	2408      	movs	r4, #8
 8005348:	1938      	adds	r0, r7, r4
 800534a:	21c8      	movs	r1, #200	@ 0xc8
 800534c:	f01b fdea 	bl	8020f24 <vsniprintf>
    va_end(ap);
    cdc_write_str(buf);
 8005350:	193b      	adds	r3, r7, r4
 8005352:	0018      	movs	r0, r3
 8005354:	f7ff ffd0 	bl	80052f8 <cdc_write_str>
}
 8005358:	46c0      	nop			@ (mov r8, r8)
 800535a:	46bd      	mov	sp, r7
 800535c:	b035      	add	sp, #212	@ 0xd4
 800535e:	bc90      	pop	{r4, r7}
 8005360:	bc08      	pop	{r3}
 8005362:	b004      	add	sp, #16
 8005364:	4718      	bx	r3

08005366 <cdc_echo_char>:

static void cdc_echo_char(char c)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b084      	sub	sp, #16
 800536a:	af00      	add	r7, sp, #0
 800536c:	0002      	movs	r2, r0
 800536e:	1dfb      	adds	r3, r7, #7
 8005370:	701a      	strb	r2, [r3, #0]
    uint32_t sent = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
    (void)USBD_CDC_ACM_Transmit((uint8_t*)&c, 1, &sent);
 8005376:	230c      	movs	r3, #12
 8005378:	18fa      	adds	r2, r7, r3
 800537a:	1dfb      	adds	r3, r7, #7
 800537c:	2101      	movs	r1, #1
 800537e:	0018      	movs	r0, r3
 8005380:	f019 fe1e 	bl	801efc0 <USBD_CDC_ACM_Transmit>
}
 8005384:	46c0      	nop			@ (mov r8, r8)
 8005386:	46bd      	mov	sp, r7
 8005388:	b004      	add	sp, #16
 800538a:	bd80      	pop	{r7, pc}

0800538c <cdc_prompt>:

static void cdc_prompt(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
    cdc_write_str("> ");
 8005390:	4b03      	ldr	r3, [pc, #12]	@ (80053a0 <cdc_prompt+0x14>)
 8005392:	0018      	movs	r0, r3
 8005394:	f7ff ffb0 	bl	80052f8 <cdc_write_str>
}
 8005398:	46c0      	nop			@ (mov r8, r8)
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	46c0      	nop			@ (mov r8, r8)
 80053a0:	080256c0 	.word	0x080256c0

080053a4 <print_help>:

/* Pascal interpreter mode */
static uint8_t s_pascal_mode = 0;

static void print_help(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
    cdc_write_str(
 80053a8:	4b03      	ldr	r3, [pc, #12]	@ (80053b8 <print_help+0x14>)
 80053aa:	0018      	movs	r0, r3
 80053ac:	f7ff ffa4 	bl	80052f8 <cdc_write_str>
        "  BEEP(freq,vol,ms)\r\n"
        "\r\n"
        "NOTES:\r\n"
        "  Use parentheses and commas in calls.\r\n"
        "\r\n");
}
 80053b0:	46c0      	nop			@ (mov r8, r8)
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	46c0      	nop			@ (mov r8, r8)
 80053b8:	080256c4 	.word	0x080256c4

080053bc <handle_line>:




static void handle_line(char *line)
{
 80053bc:	b590      	push	{r4, r7, lr}
 80053be:	b09b      	sub	sp, #108	@ 0x6c
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
    while (*line == ' ' || *line == '\t') line++;
 80053c4:	e002      	b.n	80053cc <handle_line+0x10>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3301      	adds	r3, #1
 80053ca:	607b      	str	r3, [r7, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	2b20      	cmp	r3, #32
 80053d2:	d0f8      	beq.n	80053c6 <handle_line+0xa>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	2b09      	cmp	r3, #9
 80053da:	d0f4      	beq.n	80053c6 <handle_line+0xa>
    if (*line == '\0') return;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d100      	bne.n	80053e6 <handle_line+0x2a>
 80053e4:	e08b      	b.n	80054fe <handle_line+0x142>

    /* normalize CRLF */
    size_t n = strlen(line);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	0018      	movs	r0, r3
 80053ea:	f7fa fe97 	bl	800011c <strlen>
 80053ee:	0003      	movs	r3, r0
 80053f0:	667b      	str	r3, [r7, #100]	@ 0x64
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 80053f2:	e007      	b.n	8005404 <handle_line+0x48>
        line[--n] = '\0';
 80053f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053f6:	3b01      	subs	r3, #1
 80053f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053fe:	18d3      	adds	r3, r2, r3
 8005400:	2200      	movs	r2, #0
 8005402:	701a      	strb	r2, [r3, #0]
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8005404:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00d      	beq.n	8005426 <handle_line+0x6a>
 800540a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800540c:	3b01      	subs	r3, #1
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	18d3      	adds	r3, r2, r3
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b0d      	cmp	r3, #13
 8005416:	d0ed      	beq.n	80053f4 <handle_line+0x38>
 8005418:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800541a:	3b01      	subs	r3, #1
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	18d3      	adds	r3, r2, r3
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	2b0a      	cmp	r3, #10
 8005424:	d0e6      	beq.n	80053f4 <handle_line+0x38>

    if (strcmp(line, "ledstatus") == 0)
 8005426:	4a38      	ldr	r2, [pc, #224]	@ (8005508 <handle_line+0x14c>)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	0011      	movs	r1, r2
 800542c:	0018      	movs	r0, r3
 800542e:	f7fa fe6b 	bl	8000108 <strcmp>
 8005432:	1e03      	subs	r3, r0, #0
 8005434:	d10e      	bne.n	8005454 <handle_line+0x98>
    {
        char buf[80];
        led_hw_status(buf, sizeof(buf));
 8005436:	240c      	movs	r4, #12
 8005438:	193b      	adds	r3, r7, r4
 800543a:	2150      	movs	r1, #80	@ 0x50
 800543c:	0018      	movs	r0, r3
 800543e:	f007 fc53 	bl	800cce8 <led_hw_status>
        cdc_write_str(buf);
 8005442:	193b      	adds	r3, r7, r4
 8005444:	0018      	movs	r0, r3
 8005446:	f7ff ff57 	bl	80052f8 <cdc_write_str>
        cdc_write_str("\r\n");
 800544a:	4b30      	ldr	r3, [pc, #192]	@ (800550c <handle_line+0x150>)
 800544c:	0018      	movs	r0, r3
 800544e:	f7ff ff53 	bl	80052f8 <cdc_write_str>
 8005452:	e055      	b.n	8005500 <handle_line+0x144>
        return;
    }

    if (strcmp(line, "help") == 0)
 8005454:	4a2e      	ldr	r2, [pc, #184]	@ (8005510 <handle_line+0x154>)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	0011      	movs	r1, r2
 800545a:	0018      	movs	r0, r3
 800545c:	f7fa fe54 	bl	8000108 <strcmp>
 8005460:	1e03      	subs	r3, r0, #0
 8005462:	d102      	bne.n	800546a <handle_line+0xae>
    {
        print_help();
 8005464:	f7ff ff9e 	bl	80053a4 <print_help>
        return;
 8005468:	e04a      	b.n	8005500 <handle_line+0x144>
    }

    if (strcmp(line, "ping") == 0)
 800546a:	4a2a      	ldr	r2, [pc, #168]	@ (8005514 <handle_line+0x158>)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	0011      	movs	r1, r2
 8005470:	0018      	movs	r0, r3
 8005472:	f7fa fe49 	bl	8000108 <strcmp>
 8005476:	1e03      	subs	r3, r0, #0
 8005478:	d104      	bne.n	8005484 <handle_line+0xc8>
    {
        cdc_write_str("pong\r\n");
 800547a:	4b27      	ldr	r3, [pc, #156]	@ (8005518 <handle_line+0x15c>)
 800547c:	0018      	movs	r0, r3
 800547e:	f7ff ff3b 	bl	80052f8 <cdc_write_str>
        return;
 8005482:	e03d      	b.n	8005500 <handle_line+0x144>
    }

    if (strcmp(line, "pascal") == 0 || strcmp(line, "PASCAL") == 0)
 8005484:	4a25      	ldr	r2, [pc, #148]	@ (800551c <handle_line+0x160>)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	0011      	movs	r1, r2
 800548a:	0018      	movs	r0, r3
 800548c:	f7fa fe3c 	bl	8000108 <strcmp>
 8005490:	1e03      	subs	r3, r0, #0
 8005492:	d007      	beq.n	80054a4 <handle_line+0xe8>
 8005494:	4a22      	ldr	r2, [pc, #136]	@ (8005520 <handle_line+0x164>)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	0011      	movs	r1, r2
 800549a:	0018      	movs	r0, r3
 800549c:	f7fa fe34 	bl	8000108 <strcmp>
 80054a0:	1e03      	subs	r3, r0, #0
 80054a2:	d105      	bne.n	80054b0 <handle_line+0xf4>
    {
        s_pascal_mode = 1;
 80054a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005524 <handle_line+0x168>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	701a      	strb	r2, [r3, #0]
        mp_start_session();
 80054aa:	f005 faf5 	bl	800aa98 <mp_start_session>
        return;
 80054ae:	e027      	b.n	8005500 <handle_line+0x144>
    }

    int32_t ret = 0;
 80054b0:	2300      	movs	r3, #0
 80054b2:	663b      	str	r3, [r7, #96]	@ 0x60
    bool has_ret = false;
 80054b4:	245f      	movs	r4, #95	@ 0x5f
 80054b6:	193b      	adds	r3, r7, r4
 80054b8:	2200      	movs	r2, #0
 80054ba:	701a      	strb	r2, [r3, #0]
    if (mp_exec_builtin_line(line, &ret, &has_ret))
 80054bc:	193a      	adds	r2, r7, r4
 80054be:	2360      	movs	r3, #96	@ 0x60
 80054c0:	18f9      	adds	r1, r7, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	0018      	movs	r0, r3
 80054c6:	f000 fb07 	bl	8005ad8 <mp_exec_builtin_line>
 80054ca:	1e03      	subs	r3, r0, #0
 80054cc:	d00f      	beq.n	80054ee <handle_line+0x132>
    {
        if (has_ret)
 80054ce:	193b      	adds	r3, r7, r4
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d006      	beq.n	80054e4 <handle_line+0x128>
        {
            cdc_writef("%ld\r\n", (long)ret);
 80054d6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80054d8:	4b13      	ldr	r3, [pc, #76]	@ (8005528 <handle_line+0x16c>)
 80054da:	0011      	movs	r1, r2
 80054dc:	0018      	movs	r0, r3
 80054de:	f7ff ff24 	bl	800532a <cdc_writef>
        }
        else
        {
            cdc_write_str("OK\r\n");
        }
        return;
 80054e2:	e00d      	b.n	8005500 <handle_line+0x144>
            cdc_write_str("OK\r\n");
 80054e4:	4b11      	ldr	r3, [pc, #68]	@ (800552c <handle_line+0x170>)
 80054e6:	0018      	movs	r0, r3
 80054e8:	f7ff ff06 	bl	80052f8 <cdc_write_str>
        return;
 80054ec:	e008      	b.n	8005500 <handle_line+0x144>
    }

    dbg_led_blink(1);
 80054ee:	2001      	movs	r0, #1
 80054f0:	f7ff febe 	bl	8005270 <dbg_led_blink>
    cdc_write_str("ERR unknown, type: help\r\n");
 80054f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005530 <handle_line+0x174>)
 80054f6:	0018      	movs	r0, r3
 80054f8:	f7ff fefe 	bl	80052f8 <cdc_write_str>
 80054fc:	e000      	b.n	8005500 <handle_line+0x144>
    if (*line == '\0') return;
 80054fe:	46c0      	nop			@ (mov r8, r8)
}
 8005500:	46bd      	mov	sp, r7
 8005502:	b01b      	add	sp, #108	@ 0x6c
 8005504:	bd90      	pop	{r4, r7, pc}
 8005506:	46c0      	nop			@ (mov r8, r8)
 8005508:	08025848 	.word	0x08025848
 800550c:	08025854 	.word	0x08025854
 8005510:	08025858 	.word	0x08025858
 8005514:	08025860 	.word	0x08025860
 8005518:	08025868 	.word	0x08025868
 800551c:	08025870 	.word	0x08025870
 8005520:	08025878 	.word	0x08025878
 8005524:	20000920 	.word	0x20000920
 8005528:	08025880 	.word	0x08025880
 800552c:	08025888 	.word	0x08025888
 8005530:	08025890 	.word	0x08025890

08005534 <USB_CLI_Init>:


void USB_CLI_Init(void)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	af00      	add	r7, sp, #0
    s_line_len = 0;
 8005538:	4b08      	ldr	r3, [pc, #32]	@ (800555c <USB_CLI_Init+0x28>)
 800553a:	2200      	movs	r2, #0
 800553c:	601a      	str	r2, [r3, #0]
    memset(s_line, 0, sizeof(s_line));
 800553e:	4b08      	ldr	r3, [pc, #32]	@ (8005560 <USB_CLI_Init+0x2c>)
 8005540:	2280      	movs	r2, #128	@ 0x80
 8005542:	2100      	movs	r1, #0
 8005544:	0018      	movs	r0, r3
 8005546:	f01b fcf9 	bl	8020f3c <memset>
    cdc_write_str("USB CLI ready. Type: help\r\n");
 800554a:	4b06      	ldr	r3, [pc, #24]	@ (8005564 <USB_CLI_Init+0x30>)
 800554c:	0018      	movs	r0, r3
 800554e:	f7ff fed3 	bl	80052f8 <cdc_write_str>
    cdc_prompt();
 8005552:	f7ff ff1b 	bl	800538c <cdc_prompt>
}
 8005556:	46c0      	nop			@ (mov r8, r8)
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	2000091c 	.word	0x2000091c
 8005560:	2000089c 	.word	0x2000089c
 8005564:	080258ac 	.word	0x080258ac

08005568 <USB_CLI_Task>:

void USB_CLI_Task(void)
{
 8005568:	b590      	push	{r4, r7, lr}
 800556a:	b095      	sub	sp, #84	@ 0x54
 800556c:	af00      	add	r7, sp, #0
    uint8_t rx[USB_CLI_RX_CHUNK];
    uint32_t got = 0;
 800556e:	2300      	movs	r3, #0
 8005570:	603b      	str	r3, [r7, #0]
    /* If Pascal mode is active, run Pascal task and route input there */
    if (s_pascal_mode)
 8005572:	4b5d      	ldr	r3, [pc, #372]	@ (80056e8 <USB_CLI_Task+0x180>)
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d039      	beq.n	80055ee <USB_CLI_Task+0x86>
    {
        mp_task();  /* Run VM time-slice + abort check */
 800557a:	f005 fb2b 	bl	800abd4 <mp_task>
        
        /* Check if user typed EXIT or session ended */
        if (mp_exit_pending() || !mp_is_active())
 800557e:	f005 fabd 	bl	800aafc <mp_exit_pending>
 8005582:	1e03      	subs	r3, r0, #0
 8005584:	d108      	bne.n	8005598 <USB_CLI_Task+0x30>
 8005586:	f005 faaf 	bl	800aae8 <mp_is_active>
 800558a:	0003      	movs	r3, r0
 800558c:	001a      	movs	r2, r3
 800558e:	2301      	movs	r3, #1
 8005590:	4053      	eors	r3, r2
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00b      	beq.n	80055b0 <USB_CLI_Task+0x48>
        {
            s_pascal_mode = 0;
 8005598:	4b53      	ldr	r3, [pc, #332]	@ (80056e8 <USB_CLI_Task+0x180>)
 800559a:	2200      	movs	r2, #0
 800559c:	701a      	strb	r2, [r3, #0]
            mp_stop_session();
 800559e:	f005 fa99 	bl	800aad4 <mp_stop_session>
            cdc_write_str("\r\nPASCAL EXIT\r\n");
 80055a2:	4b52      	ldr	r3, [pc, #328]	@ (80056ec <USB_CLI_Task+0x184>)
 80055a4:	0018      	movs	r0, r3
 80055a6:	f7ff fea7 	bl	80052f8 <cdc_write_str>
            cdc_prompt();
 80055aa:	f7ff feef 	bl	800538c <cdc_prompt>
            return;
 80055ae:	e098      	b.n	80056e2 <USB_CLI_Task+0x17a>
        }

        /* Route incoming chars to Pascal */
        if (USBD_CDC_ACM_Receive(rx, sizeof(rx), &got) == 0 && got > 0)
 80055b0:	003a      	movs	r2, r7
 80055b2:	1d3b      	adds	r3, r7, #4
 80055b4:	2140      	movs	r1, #64	@ 0x40
 80055b6:	0018      	movs	r0, r3
 80055b8:	f019 fd3c 	bl	801f034 <USBD_CDC_ACM_Receive>
 80055bc:	1e03      	subs	r3, r0, #0
 80055be:	d000      	beq.n	80055c2 <USB_CLI_Task+0x5a>
 80055c0:	e08c      	b.n	80056dc <USB_CLI_Task+0x174>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d100      	bne.n	80055ca <USB_CLI_Task+0x62>
 80055c8:	e088      	b.n	80056dc <USB_CLI_Task+0x174>
        {
            for (uint32_t i = 0; i < got; i++)
 80055ca:	2300      	movs	r3, #0
 80055cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055ce:	e009      	b.n	80055e4 <USB_CLI_Task+0x7c>
            {
                mp_feed_char((char)rx[i]);
 80055d0:	1d3a      	adds	r2, r7, #4
 80055d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d4:	18d3      	adds	r3, r2, r3
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	0018      	movs	r0, r3
 80055da:	f005 fa99 	bl	800ab10 <mp_feed_char>
            for (uint32_t i = 0; i < got; i++)
 80055de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055e0:	3301      	adds	r3, #1
 80055e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d3f1      	bcc.n	80055d0 <USB_CLI_Task+0x68>
            }
        }
        return;
 80055ec:	e076      	b.n	80056dc <USB_CLI_Task+0x174>
    }

    if (USBD_CDC_ACM_Receive(rx, sizeof(rx), &got) != 0 || got == 0)
 80055ee:	003a      	movs	r2, r7
 80055f0:	1d3b      	adds	r3, r7, #4
 80055f2:	2140      	movs	r1, #64	@ 0x40
 80055f4:	0018      	movs	r0, r3
 80055f6:	f019 fd1d 	bl	801f034 <USBD_CDC_ACM_Receive>
 80055fa:	1e03      	subs	r3, r0, #0
 80055fc:	d000      	beq.n	8005600 <USB_CLI_Task+0x98>
 80055fe:	e06f      	b.n	80056e0 <USB_CLI_Task+0x178>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d100      	bne.n	8005608 <USB_CLI_Task+0xa0>
 8005606:	e06b      	b.n	80056e0 <USB_CLI_Task+0x178>
        return;

    for (uint32_t i = 0; i < got; i++)
 8005608:	2300      	movs	r3, #0
 800560a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800560c:	e061      	b.n	80056d2 <USB_CLI_Task+0x16a>
    {
        char c = (char)rx[i];
 800560e:	2047      	movs	r0, #71	@ 0x47
 8005610:	183b      	adds	r3, r7, r0
 8005612:	1d39      	adds	r1, r7, #4
 8005614:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005616:	188a      	adds	r2, r1, r2
 8005618:	7812      	ldrb	r2, [r2, #0]
 800561a:	701a      	strb	r2, [r3, #0]

        /* Basic line editing + echo */
        if (c == '\b' || c == 0x7F)
 800561c:	183b      	adds	r3, r7, r0
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d003      	beq.n	800562c <USB_CLI_Task+0xc4>
 8005624:	183b      	adds	r3, r7, r0
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	2b7f      	cmp	r3, #127	@ 0x7f
 800562a:	d10d      	bne.n	8005648 <USB_CLI_Task+0xe0>
        {
            if (s_line_len > 0)
 800562c:	4b30      	ldr	r3, [pc, #192]	@ (80056f0 <USB_CLI_Task+0x188>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d04a      	beq.n	80056ca <USB_CLI_Task+0x162>
            {
                s_line_len--;
 8005634:	4b2e      	ldr	r3, [pc, #184]	@ (80056f0 <USB_CLI_Task+0x188>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	1e5a      	subs	r2, r3, #1
 800563a:	4b2d      	ldr	r3, [pc, #180]	@ (80056f0 <USB_CLI_Task+0x188>)
 800563c:	601a      	str	r2, [r3, #0]
                cdc_write_str("\b \b");
 800563e:	4b2d      	ldr	r3, [pc, #180]	@ (80056f4 <USB_CLI_Task+0x18c>)
 8005640:	0018      	movs	r0, r3
 8005642:	f7ff fe59 	bl	80052f8 <cdc_write_str>
            }
            continue;
 8005646:	e040      	b.n	80056ca <USB_CLI_Task+0x162>
        }

        if (c == '\r' || c == '\n')
 8005648:	2247      	movs	r2, #71	@ 0x47
 800564a:	18bb      	adds	r3, r7, r2
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	2b0d      	cmp	r3, #13
 8005650:	d003      	beq.n	800565a <USB_CLI_Task+0xf2>
 8005652:	18bb      	adds	r3, r7, r2
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	2b0a      	cmp	r3, #10
 8005658:	d116      	bne.n	8005688 <USB_CLI_Task+0x120>
        {
            /* terminal-friendly newline */
            cdc_write_str("\r\n");
 800565a:	4b27      	ldr	r3, [pc, #156]	@ (80056f8 <USB_CLI_Task+0x190>)
 800565c:	0018      	movs	r0, r3
 800565e:	f7ff fe4b 	bl	80052f8 <cdc_write_str>

            if (s_line_len > 0)
 8005662:	4b23      	ldr	r3, [pc, #140]	@ (80056f0 <USB_CLI_Task+0x188>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <USB_CLI_Task+0x11a>
            {
                s_line[s_line_len] = '\0';
 800566a:	4b21      	ldr	r3, [pc, #132]	@ (80056f0 <USB_CLI_Task+0x188>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a23      	ldr	r2, [pc, #140]	@ (80056fc <USB_CLI_Task+0x194>)
 8005670:	2100      	movs	r1, #0
 8005672:	54d1      	strb	r1, [r2, r3]
                handle_line(s_line);
 8005674:	4b21      	ldr	r3, [pc, #132]	@ (80056fc <USB_CLI_Task+0x194>)
 8005676:	0018      	movs	r0, r3
 8005678:	f7ff fea0 	bl	80053bc <handle_line>
                s_line_len = 0;
 800567c:	4b1c      	ldr	r3, [pc, #112]	@ (80056f0 <USB_CLI_Task+0x188>)
 800567e:	2200      	movs	r2, #0
 8005680:	601a      	str	r2, [r3, #0]
            }
            cdc_prompt();
 8005682:	f7ff fe83 	bl	800538c <cdc_prompt>
            continue;
 8005686:	e021      	b.n	80056cc <USB_CLI_Task+0x164>
        }

        /* Echo typed character */
        cdc_echo_char(c);
 8005688:	2447      	movs	r4, #71	@ 0x47
 800568a:	193b      	adds	r3, r7, r4
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	0018      	movs	r0, r3
 8005690:	f7ff fe69 	bl	8005366 <cdc_echo_char>

        if (s_line_len < (USB_CLI_LINE_MAX - 1U))
 8005694:	4b16      	ldr	r3, [pc, #88]	@ (80056f0 <USB_CLI_Task+0x188>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b7e      	cmp	r3, #126	@ 0x7e
 800569a:	d809      	bhi.n	80056b0 <USB_CLI_Task+0x148>
        {
            s_line[s_line_len++] = c;
 800569c:	4b14      	ldr	r3, [pc, #80]	@ (80056f0 <USB_CLI_Task+0x188>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	1c59      	adds	r1, r3, #1
 80056a2:	4a13      	ldr	r2, [pc, #76]	@ (80056f0 <USB_CLI_Task+0x188>)
 80056a4:	6011      	str	r1, [r2, #0]
 80056a6:	4a15      	ldr	r2, [pc, #84]	@ (80056fc <USB_CLI_Task+0x194>)
 80056a8:	1939      	adds	r1, r7, r4
 80056aa:	7809      	ldrb	r1, [r1, #0]
 80056ac:	54d1      	strb	r1, [r2, r3]
 80056ae:	e00d      	b.n	80056cc <USB_CLI_Task+0x164>
        }
        else
        {
            /* overflow -> reset */
            s_line_len = 0;
 80056b0:	4b0f      	ldr	r3, [pc, #60]	@ (80056f0 <USB_CLI_Task+0x188>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	601a      	str	r2, [r3, #0]
            dbg_led_blink(2);
 80056b6:	2002      	movs	r0, #2
 80056b8:	f7ff fdda 	bl	8005270 <dbg_led_blink>
            cdc_write_str("\r\nERR line too long\r\n");
 80056bc:	4b10      	ldr	r3, [pc, #64]	@ (8005700 <USB_CLI_Task+0x198>)
 80056be:	0018      	movs	r0, r3
 80056c0:	f7ff fe1a 	bl	80052f8 <cdc_write_str>
            cdc_prompt();
 80056c4:	f7ff fe62 	bl	800538c <cdc_prompt>
 80056c8:	e000      	b.n	80056cc <USB_CLI_Task+0x164>
            continue;
 80056ca:	46c0      	nop			@ (mov r8, r8)
    for (uint32_t i = 0; i < got; i++)
 80056cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056ce:	3301      	adds	r3, #1
 80056d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d399      	bcc.n	800560e <USB_CLI_Task+0xa6>
 80056da:	e002      	b.n	80056e2 <USB_CLI_Task+0x17a>
        return;
 80056dc:	46c0      	nop			@ (mov r8, r8)
 80056de:	e000      	b.n	80056e2 <USB_CLI_Task+0x17a>
        return;
 80056e0:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 80056e2:	46bd      	mov	sp, r7
 80056e4:	b015      	add	sp, #84	@ 0x54
 80056e6:	bd90      	pop	{r4, r7, pc}
 80056e8:	20000920 	.word	0x20000920
 80056ec:	080258c8 	.word	0x080258c8
 80056f0:	2000091c 	.word	0x2000091c
 80056f4:	080258d8 	.word	0x080258d8
 80056f8:	08025854 	.word	0x08025854
 80056fc:	2000089c 	.word	0x2000089c
 8005700:	080258dc 	.word	0x080258dc

08005704 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005704:	480d      	ldr	r0, [pc, #52]	@ (800573c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005706:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005708:	f7ff fd86 	bl	8005218 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800570c:	480c      	ldr	r0, [pc, #48]	@ (8005740 <LoopForever+0x6>)
  ldr r1, =_edata
 800570e:	490d      	ldr	r1, [pc, #52]	@ (8005744 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005710:	4a0d      	ldr	r2, [pc, #52]	@ (8005748 <LoopForever+0xe>)
  movs r3, #0
 8005712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005714:	e002      	b.n	800571c <LoopCopyDataInit>

08005716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800571a:	3304      	adds	r3, #4

0800571c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800571c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800571e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005720:	d3f9      	bcc.n	8005716 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005722:	4a0a      	ldr	r2, [pc, #40]	@ (800574c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005724:	4c0a      	ldr	r4, [pc, #40]	@ (8005750 <LoopForever+0x16>)
  movs r3, #0
 8005726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005728:	e001      	b.n	800572e <LoopFillZerobss>

0800572a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800572a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800572c:	3204      	adds	r2, #4

0800572e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800572e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005730:	d3fb      	bcc.n	800572a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005732:	f01b fca9 	bl	8021088 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005736:	f7fe faed 	bl	8003d14 <main>

0800573a <LoopForever>:

LoopForever:
  b LoopForever
 800573a:	e7fe      	b.n	800573a <LoopForever>
  ldr   r0, =_estack
 800573c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8005740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005744:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8005748:	08027458 	.word	0x08027458
  ldr r2, =_sbss
 800574c:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 8005750:	20006994 	.word	0x20006994

08005754 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005754:	e7fe      	b.n	8005754 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>

08005756 <mp_puts>:
extern RNG_HandleTypeDef hrng;
extern const uint32_t __flash_data_start__;
extern const uint32_t __flash_data_end__;

/* ============================ Minimal utils ============================ */
static void mp_puts(const char *s){ while (*s) mp_hal_putchar(*s++); }
 8005756:	b580      	push	{r7, lr}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
 800575e:	e006      	b.n	800576e <mp_puts+0x18>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	1c5a      	adds	r2, r3, #1
 8005764:	607a      	str	r2, [r7, #4]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	0018      	movs	r0, r3
 800576a:	f006 f857 	bl	800b81c <mp_hal_putchar>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f4      	bne.n	8005760 <mp_puts+0xa>
 8005776:	46c0      	nop			@ (mov r8, r8)
 8005778:	46c0      	nop			@ (mov r8, r8)
 800577a:	46bd      	mov	sp, r7
 800577c:	b002      	add	sp, #8
 800577e:	bd80      	pop	{r7, pc}

08005780 <mp_putcrlf>:
static void mp_putcrlf(void){ mp_puts("\r\n"); }
 8005780:	b580      	push	{r7, lr}
 8005782:	af00      	add	r7, sp, #0
 8005784:	4b03      	ldr	r3, [pc, #12]	@ (8005794 <mp_putcrlf+0x14>)
 8005786:	0018      	movs	r0, r3
 8005788:	f7ff ffe5 	bl	8005756 <mp_puts>
 800578c:	46c0      	nop			@ (mov r8, r8)
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	46c0      	nop			@ (mov r8, r8)
 8005794:	080258f4 	.word	0x080258f4

08005798 <mp_stricmp>:
static int builtin_id(const char *name);
static void time_update_vars(int32_t *vars);
static void time_print_ymdhm(void);
static bool is_time0_call(const char *line);

static int mp_stricmp(const char *a, const char *b){
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  while (*a && *b){
 80057a2:	e044      	b.n	800582e <mp_stricmp+0x96>
    char ca = (char)tolower((unsigned char)*a++);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	1c5a      	adds	r2, r3, #1
 80057a8:	607a      	str	r2, [r7, #4]
 80057aa:	210f      	movs	r1, #15
 80057ac:	187a      	adds	r2, r7, r1
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	7013      	strb	r3, [r2, #0]
 80057b2:	187b      	adds	r3, r7, r1
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	1c5a      	adds	r2, r3, #1
 80057b8:	4b26      	ldr	r3, [pc, #152]	@ (8005854 <mp_stricmp+0xbc>)
 80057ba:	18d3      	adds	r3, r2, r3
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	001a      	movs	r2, r3
 80057c0:	2303      	movs	r3, #3
 80057c2:	4013      	ands	r3, r2
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d103      	bne.n	80057d0 <mp_stricmp+0x38>
 80057c8:	187b      	adds	r3, r7, r1
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	3320      	adds	r3, #32
 80057ce:	e002      	b.n	80057d6 <mp_stricmp+0x3e>
 80057d0:	230f      	movs	r3, #15
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	220e      	movs	r2, #14
 80057d8:	18ba      	adds	r2, r7, r2
 80057da:	7013      	strb	r3, [r2, #0]
    char cb = (char)tolower((unsigned char)*b++);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	603a      	str	r2, [r7, #0]
 80057e2:	210d      	movs	r1, #13
 80057e4:	187a      	adds	r2, r7, r1
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	7013      	strb	r3, [r2, #0]
 80057ea:	187b      	adds	r3, r7, r1
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	4b18      	ldr	r3, [pc, #96]	@ (8005854 <mp_stricmp+0xbc>)
 80057f2:	18d3      	adds	r3, r2, r3
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	001a      	movs	r2, r3
 80057f8:	2303      	movs	r3, #3
 80057fa:	4013      	ands	r3, r2
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d103      	bne.n	8005808 <mp_stricmp+0x70>
 8005800:	187b      	adds	r3, r7, r1
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	3320      	adds	r3, #32
 8005806:	e002      	b.n	800580e <mp_stricmp+0x76>
 8005808:	230d      	movs	r3, #13
 800580a:	18fb      	adds	r3, r7, r3
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	210c      	movs	r1, #12
 8005810:	187a      	adds	r2, r7, r1
 8005812:	7013      	strb	r3, [r2, #0]
    if (ca != cb) return (int)(unsigned char)ca - (int)(unsigned char)cb;
 8005814:	200e      	movs	r0, #14
 8005816:	183a      	adds	r2, r7, r0
 8005818:	187b      	adds	r3, r7, r1
 800581a:	7812      	ldrb	r2, [r2, #0]
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	429a      	cmp	r2, r3
 8005820:	d005      	beq.n	800582e <mp_stricmp+0x96>
 8005822:	183b      	adds	r3, r7, r0
 8005824:	781a      	ldrb	r2, [r3, #0]
 8005826:	187b      	adds	r3, r7, r1
 8005828:	781b      	ldrb	r3, [r3, #0]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	e00d      	b.n	800584a <mp_stricmp+0xb2>
  while (*a && *b){
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <mp_stricmp+0xa6>
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1b2      	bne.n	80057a4 <mp_stricmp+0xc>
  }
  return (int)(unsigned char)*a - (int)(unsigned char)*b;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	001a      	movs	r2, r3
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	1ad3      	subs	r3, r2, r3
}
 800584a:	0018      	movs	r0, r3
 800584c:	46bd      	mov	sp, r7
 800584e:	b004      	add	sp, #16
 8005850:	bd80      	pop	{r7, pc}
 8005852:	46c0      	nop			@ (mov r8, r8)
 8005854:	08026ffc 	.word	0x08026ffc

08005858 <mp_itoa>:

static void mp_itoa(int v, char *out){
 8005858:	b580      	push	{r7, lr}
 800585a:	b08a      	sub	sp, #40	@ 0x28
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  char tmp[16];
  int n=0;
 8005862:	2300      	movs	r3, #0
 8005864:	627b      	str	r3, [r7, #36]	@ 0x24
  if (v==0){ out[0]='0'; out[1]=0; return; }
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d107      	bne.n	800587c <mp_itoa+0x24>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2230      	movs	r2, #48	@ 0x30
 8005870:	701a      	strb	r2, [r3, #0]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	3301      	adds	r3, #1
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
 800587a:	e051      	b.n	8005920 <mp_itoa+0xc8>
  bool neg = (v<0);
 800587c:	211b      	movs	r1, #27
 800587e:	187b      	adds	r3, r7, r1
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	0fd2      	lsrs	r2, r2, #31
 8005884:	701a      	strb	r2, [r3, #0]
  unsigned int x = neg ? (unsigned int)(-v) : (unsigned int)v;
 8005886:	187b      	adds	r3, r7, r1
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d002      	beq.n	8005894 <mp_itoa+0x3c>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	425b      	negs	r3, r3
 8005892:	e000      	b.n	8005896 <mp_itoa+0x3e>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 8005898:	e015      	b.n	80058c6 <mp_itoa+0x6e>
    tmp[n++] = (char)('0' + (x % 10));
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	210a      	movs	r1, #10
 800589e:	0018      	movs	r0, r3
 80058a0:	f7fa fcde 	bl	8000260 <__aeabi_uidivmod>
 80058a4:	000b      	movs	r3, r1
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058aa:	1c59      	adds	r1, r3, #1
 80058ac:	6279      	str	r1, [r7, #36]	@ 0x24
 80058ae:	3230      	adds	r2, #48	@ 0x30
 80058b0:	b2d1      	uxtb	r1, r2
 80058b2:	2208      	movs	r2, #8
 80058b4:	18ba      	adds	r2, r7, r2
 80058b6:	54d1      	strb	r1, [r2, r3]
    x /= 10;
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	210a      	movs	r1, #10
 80058bc:	0018      	movs	r0, r3
 80058be:	f7fa fc49 	bl	8000154 <__udivsi3>
 80058c2:	0003      	movs	r3, r0
 80058c4:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <mp_itoa+0x7a>
 80058cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ce:	2b0f      	cmp	r3, #15
 80058d0:	dde3      	ble.n	800589a <mp_itoa+0x42>
  }
  int i=0;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
  if (neg) out[i++]='-';
 80058d6:	231b      	movs	r3, #27
 80058d8:	18fb      	adds	r3, r7, r3
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d017      	beq.n	8005910 <mp_itoa+0xb8>
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	61fa      	str	r2, [r7, #28]
 80058e6:	001a      	movs	r2, r3
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	189b      	adds	r3, r3, r2
 80058ec:	222d      	movs	r2, #45	@ 0x2d
 80058ee:	701a      	strb	r2, [r3, #0]
  while (n>0) out[i++] = tmp[--n];
 80058f0:	e00e      	b.n	8005910 <mp_itoa+0xb8>
 80058f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f4:	3b01      	subs	r3, #1
 80058f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	61fa      	str	r2, [r7, #28]
 80058fe:	001a      	movs	r2, r3
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	189b      	adds	r3, r3, r2
 8005904:	2208      	movs	r2, #8
 8005906:	18b9      	adds	r1, r7, r2
 8005908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800590a:	188a      	adds	r2, r1, r2
 800590c:	7812      	ldrb	r2, [r2, #0]
 800590e:	701a      	strb	r2, [r3, #0]
 8005910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005912:	2b00      	cmp	r3, #0
 8005914:	dced      	bgt.n	80058f2 <mp_itoa+0x9a>
  out[i]=0;
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	18d3      	adds	r3, r2, r3
 800591c:	2200      	movs	r2, #0
 800591e:	701a      	strb	r2, [r3, #0]
}
 8005920:	46bd      	mov	sp, r7
 8005922:	b00a      	add	sp, #40	@ 0x28
 8005924:	bd80      	pop	{r7, pc}

08005926 <mp_put2>:

static void mp_put2(uint8_t v){
 8005926:	b590      	push	{r4, r7, lr}
 8005928:	b085      	sub	sp, #20
 800592a:	af00      	add	r7, sp, #0
 800592c:	0002      	movs	r2, r0
 800592e:	1dfb      	adds	r3, r7, #7
 8005930:	701a      	strb	r2, [r3, #0]
  char b[3];
  b[0] = (char)('0' + ((v / 10u) % 10u));
 8005932:	1dfb      	adds	r3, r7, #7
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	210a      	movs	r1, #10
 8005938:	0018      	movs	r0, r3
 800593a:	f7fa fc0b 	bl	8000154 <__udivsi3>
 800593e:	0003      	movs	r3, r0
 8005940:	b2db      	uxtb	r3, r3
 8005942:	210a      	movs	r1, #10
 8005944:	0018      	movs	r0, r3
 8005946:	f7fa fc8b 	bl	8000260 <__aeabi_uidivmod>
 800594a:	000b      	movs	r3, r1
 800594c:	b2db      	uxtb	r3, r3
 800594e:	3330      	adds	r3, #48	@ 0x30
 8005950:	b2da      	uxtb	r2, r3
 8005952:	240c      	movs	r4, #12
 8005954:	193b      	adds	r3, r7, r4
 8005956:	701a      	strb	r2, [r3, #0]
  b[1] = (char)('0' + (v % 10u));
 8005958:	1dfb      	adds	r3, r7, #7
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	210a      	movs	r1, #10
 800595e:	0018      	movs	r0, r3
 8005960:	f7fa fc7e 	bl	8000260 <__aeabi_uidivmod>
 8005964:	000b      	movs	r3, r1
 8005966:	b2db      	uxtb	r3, r3
 8005968:	3330      	adds	r3, #48	@ 0x30
 800596a:	b2da      	uxtb	r2, r3
 800596c:	193b      	adds	r3, r7, r4
 800596e:	705a      	strb	r2, [r3, #1]
  b[2] = 0;
 8005970:	193b      	adds	r3, r7, r4
 8005972:	2200      	movs	r2, #0
 8005974:	709a      	strb	r2, [r3, #2]
  mp_puts(b);
 8005976:	193b      	adds	r3, r7, r4
 8005978:	0018      	movs	r0, r3
 800597a:	f7ff feec 	bl	8005756 <mp_puts>
}
 800597e:	46c0      	nop			@ (mov r8, r8)
 8005980:	46bd      	mov	sp, r7
 8005982:	b005      	add	sp, #20
 8005984:	bd90      	pop	{r4, r7, pc}
	...

08005988 <mp_utoa_hex>:

static void mp_utoa_hex(uint32_t v, char *out){
 8005988:	b580      	push	{r7, lr}
 800598a:	b088      	sub	sp, #32
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  static const char hex[] = "0123456789ABCDEF";
  char tmp[9];
  int n=0;
 8005992:	2300      	movs	r3, #0
 8005994:	61fb      	str	r3, [r7, #28]
  if (v==0){ out[0]='0'; out[1]=0; return; }
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d115      	bne.n	80059c8 <mp_utoa_hex+0x40>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	2230      	movs	r2, #48	@ 0x30
 80059a0:	701a      	strb	r2, [r3, #0]
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	3301      	adds	r3, #1
 80059a6:	2200      	movs	r2, #0
 80059a8:	701a      	strb	r2, [r3, #0]
 80059aa:	e02d      	b.n	8005a08 <mp_utoa_hex+0x80>
  while (v && n < (int)sizeof(tmp)){
    tmp[n++] = hex[v & 0xFu];
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	220f      	movs	r2, #15
 80059b0:	401a      	ands	r2, r3
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	1c59      	adds	r1, r3, #1
 80059b6:	61f9      	str	r1, [r7, #28]
 80059b8:	4915      	ldr	r1, [pc, #84]	@ (8005a10 <mp_utoa_hex+0x88>)
 80059ba:	5c89      	ldrb	r1, [r1, r2]
 80059bc:	220c      	movs	r2, #12
 80059be:	18ba      	adds	r2, r7, r2
 80059c0:	54d1      	strb	r1, [r2, r3]
    v >>= 4;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	091b      	lsrs	r3, r3, #4
 80059c6:	607b      	str	r3, [r7, #4]
  while (v && n < (int)sizeof(tmp)){
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d002      	beq.n	80059d4 <mp_utoa_hex+0x4c>
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	2b08      	cmp	r3, #8
 80059d2:	ddeb      	ble.n	80059ac <mp_utoa_hex+0x24>
  }
  int i=0;
 80059d4:	2300      	movs	r3, #0
 80059d6:	61bb      	str	r3, [r7, #24]
  while (n>0) out[i++] = tmp[--n];
 80059d8:	e00e      	b.n	80059f8 <mp_utoa_hex+0x70>
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	3b01      	subs	r3, #1
 80059de:	61fb      	str	r3, [r7, #28]
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	1c5a      	adds	r2, r3, #1
 80059e4:	61ba      	str	r2, [r7, #24]
 80059e6:	001a      	movs	r2, r3
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	189b      	adds	r3, r3, r2
 80059ec:	220c      	movs	r2, #12
 80059ee:	18b9      	adds	r1, r7, r2
 80059f0:	69fa      	ldr	r2, [r7, #28]
 80059f2:	188a      	adds	r2, r1, r2
 80059f4:	7812      	ldrb	r2, [r2, #0]
 80059f6:	701a      	strb	r2, [r3, #0]
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	dced      	bgt.n	80059da <mp_utoa_hex+0x52>
  out[i]=0;
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	18d3      	adds	r3, r2, r3
 8005a04:	2200      	movs	r2, #0
 8005a06:	701a      	strb	r2, [r3, #0]
}
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	b008      	add	sp, #32
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	46c0      	nop			@ (mov r8, r8)
 8005a10:	08026e94 	.word	0x08026e94

08005a14 <parse_int>:

static bool parse_int(const char **p, int *out){
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  while (**p==' '||**p=='\t') (*p)++;
 8005a1e:	e004      	b.n	8005a2a <parse_int+0x16>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	2b20      	cmp	r3, #32
 8005a32:	d0f5      	beq.n	8005a20 <parse_int+0xc>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	2b09      	cmp	r3, #9
 8005a3c:	d0f0      	beq.n	8005a20 <parse_int+0xc>
  if (!isdigit((unsigned char)**p) && **p!='-') return false;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	4b23      	ldr	r3, [pc, #140]	@ (8005ad4 <parse_int+0xc0>)
 8005a48:	18d3      	adds	r3, r2, r3
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	001a      	movs	r2, r3
 8005a4e:	2304      	movs	r3, #4
 8005a50:	4013      	ands	r3, r2
 8005a52:	d106      	bne.n	8005a62 <parse_int+0x4e>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b2d      	cmp	r3, #45	@ 0x2d
 8005a5c:	d001      	beq.n	8005a62 <parse_int+0x4e>
 8005a5e:	2300      	movs	r3, #0
 8005a60:	e033      	b.n	8005aca <parse_int+0xb6>
  int sign=1;
 8005a62:	2301      	movs	r3, #1
 8005a64:	60fb      	str	r3, [r7, #12]
  if (**p=='-'){ sign=-1; (*p)++; }
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	2b2d      	cmp	r3, #45	@ 0x2d
 8005a6e:	d107      	bne.n	8005a80 <parse_int+0x6c>
 8005a70:	2301      	movs	r3, #1
 8005a72:	425b      	negs	r3, r3
 8005a74:	60fb      	str	r3, [r7, #12]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	1c5a      	adds	r2, r3, #1
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	601a      	str	r2, [r3, #0]
  int v=0;
 8005a80:	2300      	movs	r3, #0
 8005a82:	60bb      	str	r3, [r7, #8]
  while (isdigit((unsigned char)**p)){ v = v*10 + (**p - '0'); (*p)++; }
 8005a84:	e010      	b.n	8005aa8 <parse_int+0x94>
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	0013      	movs	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	189b      	adds	r3, r3, r2
 8005a8e:	005b      	lsls	r3, r3, #1
 8005a90:	001a      	movs	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	3b30      	subs	r3, #48	@ 0x30
 8005a9a:	18d3      	adds	r3, r2, r3
 8005a9c:	60bb      	str	r3, [r7, #8]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	1c5a      	adds	r2, r3, #1
 8005ab0:	4b08      	ldr	r3, [pc, #32]	@ (8005ad4 <parse_int+0xc0>)
 8005ab2:	18d3      	adds	r3, r2, r3
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	001a      	movs	r2, r3
 8005ab8:	2304      	movs	r3, #4
 8005aba:	4013      	ands	r3, r2
 8005abc:	d1e3      	bne.n	8005a86 <parse_int+0x72>
  *out = v*sign;
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	435a      	muls	r2, r3
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	601a      	str	r2, [r3, #0]
  return true;
 8005ac8:	2301      	movs	r3, #1
}
 8005aca:	0018      	movs	r0, r3
 8005acc:	46bd      	mov	sp, r7
 8005ace:	b004      	add	sp, #16
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	46c0      	nop			@ (mov r8, r8)
 8005ad4:	08026ffc 	.word	0x08026ffc

08005ad8 <mp_exec_builtin_line>:

bool mp_exec_builtin_line(const char *line, int32_t *ret_out, bool *has_ret){
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b096      	sub	sp, #88	@ 0x58
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  if (!line) return false;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <mp_exec_builtin_line+0x16>
 8005aea:	2300      	movs	r3, #0
 8005aec:	e147      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>
  const char *p = line;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	643b      	str	r3, [r7, #64]	@ 0x40
  while (*p==' '||*p=='\t') p++;
 8005af2:	e002      	b.n	8005afa <mp_exec_builtin_line+0x22>
 8005af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005af6:	3301      	adds	r3, #1
 8005af8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	2b20      	cmp	r3, #32
 8005b00:	d0f8      	beq.n	8005af4 <mp_exec_builtin_line+0x1c>
 8005b02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	2b09      	cmp	r3, #9
 8005b08:	d0f4      	beq.n	8005af4 <mp_exec_builtin_line+0x1c>
  if (!is_id0(*p)) return false;
 8005b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	0018      	movs	r0, r3
 8005b10:	f000 fb16 	bl	8006140 <is_id0>
 8005b14:	0003      	movs	r3, r0
 8005b16:	001a      	movs	r2, r3
 8005b18:	2301      	movs	r3, #1
 8005b1a:	4053      	eors	r3, r2
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <mp_exec_builtin_line+0x4e>
 8005b22:	2300      	movs	r3, #0
 8005b24:	e12b      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>

  char name[MP_NAME_LEN];
  uint16_t i=0;
 8005b26:	2356      	movs	r3, #86	@ 0x56
 8005b28:	18fb      	adds	r3, r7, r3
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	801a      	strh	r2, [r3, #0]
  while (is_idn(*p) && i < (MP_NAME_LEN-1)) name[i++] = *p++;
 8005b2e:	e00c      	b.n	8005b4a <mp_exec_builtin_line+0x72>
 8005b30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b32:	1c5a      	adds	r2, r3, #1
 8005b34:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b36:	2156      	movs	r1, #86	@ 0x56
 8005b38:	187a      	adds	r2, r7, r1
 8005b3a:	8812      	ldrh	r2, [r2, #0]
 8005b3c:	1879      	adds	r1, r7, r1
 8005b3e:	1c50      	adds	r0, r2, #1
 8005b40:	8008      	strh	r0, [r1, #0]
 8005b42:	7819      	ldrb	r1, [r3, #0]
 8005b44:	2334      	movs	r3, #52	@ 0x34
 8005b46:	18fb      	adds	r3, r7, r3
 8005b48:	5499      	strb	r1, [r3, r2]
 8005b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	0018      	movs	r0, r3
 8005b50:	f000 fb18 	bl	8006184 <is_idn>
 8005b54:	1e03      	subs	r3, r0, #0
 8005b56:	d004      	beq.n	8005b62 <mp_exec_builtin_line+0x8a>
 8005b58:	2356      	movs	r3, #86	@ 0x56
 8005b5a:	18fb      	adds	r3, r7, r3
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	2b0a      	cmp	r3, #10
 8005b60:	d9e6      	bls.n	8005b30 <mp_exec_builtin_line+0x58>
  name[i]=0;
 8005b62:	2356      	movs	r3, #86	@ 0x56
 8005b64:	18fb      	adds	r3, r7, r3
 8005b66:	881b      	ldrh	r3, [r3, #0]
 8005b68:	2234      	movs	r2, #52	@ 0x34
 8005b6a:	18ba      	adds	r2, r7, r2
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	54d1      	strb	r1, [r2, r3]

  while (*p==' '||*p=='\t') p++;
 8005b70:	e002      	b.n	8005b78 <mp_exec_builtin_line+0xa0>
 8005b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b74:	3301      	adds	r3, #1
 8005b76:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	2b20      	cmp	r3, #32
 8005b7e:	d0f8      	beq.n	8005b72 <mp_exec_builtin_line+0x9a>
 8005b80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	2b09      	cmp	r3, #9
 8005b86:	d0f4      	beq.n	8005b72 <mp_exec_builtin_line+0x9a>
  if (*p!='(') return false;
 8005b88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b8a:	781b      	ldrb	r3, [r3, #0]
 8005b8c:	2b28      	cmp	r3, #40	@ 0x28
 8005b8e:	d001      	beq.n	8005b94 <mp_exec_builtin_line+0xbc>
 8005b90:	2300      	movs	r3, #0
 8005b92:	e0f4      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>
  p++;
 8005b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b96:	3301      	adds	r3, #1
 8005b98:	643b      	str	r3, [r7, #64]	@ 0x40

  int32_t argv[8];
  uint8_t argc=0;
 8005b9a:	2355      	movs	r3, #85	@ 0x55
 8005b9c:	18fb      	adds	r3, r7, r3
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	701a      	strb	r2, [r3, #0]
  while (1){
    while (*p==' '||*p=='\t') p++;
 8005ba2:	e002      	b.n	8005baa <mp_exec_builtin_line+0xd2>
 8005ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005baa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	2b20      	cmp	r3, #32
 8005bb0:	d0f8      	beq.n	8005ba4 <mp_exec_builtin_line+0xcc>
 8005bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bb4:	781b      	ldrb	r3, [r3, #0]
 8005bb6:	2b09      	cmp	r3, #9
 8005bb8:	d0f4      	beq.n	8005ba4 <mp_exec_builtin_line+0xcc>
    if (*p==')'){ p++; break; }
 8005bba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	2b29      	cmp	r3, #41	@ 0x29
 8005bc0:	d103      	bne.n	8005bca <mp_exec_builtin_line+0xf2>
 8005bc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bc8:	e043      	b.n	8005c52 <mp_exec_builtin_line+0x17a>
    if (argc>=8) return false;
 8005bca:	2355      	movs	r3, #85	@ 0x55
 8005bcc:	18fb      	adds	r3, r7, r3
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	2b07      	cmp	r3, #7
 8005bd2:	d901      	bls.n	8005bd8 <mp_exec_builtin_line+0x100>
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	e0d2      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>
    int v=0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	613b      	str	r3, [r7, #16]
    if (!parse_int(&p, &v)) return false;
 8005bdc:	2310      	movs	r3, #16
 8005bde:	18fa      	adds	r2, r7, r3
 8005be0:	2340      	movs	r3, #64	@ 0x40
 8005be2:	18fb      	adds	r3, r7, r3
 8005be4:	0011      	movs	r1, r2
 8005be6:	0018      	movs	r0, r3
 8005be8:	f7ff ff14 	bl	8005a14 <parse_int>
 8005bec:	0003      	movs	r3, r0
 8005bee:	001a      	movs	r2, r3
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	4053      	eors	r3, r2
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <mp_exec_builtin_line+0x126>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	e0bf      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>
    argv[argc++] = (int32_t)v;
 8005bfe:	2255      	movs	r2, #85	@ 0x55
 8005c00:	18bb      	adds	r3, r7, r2
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	18ba      	adds	r2, r7, r2
 8005c06:	1c59      	adds	r1, r3, #1
 8005c08:	7011      	strb	r1, [r2, #0]
 8005c0a:	001a      	movs	r2, r3
 8005c0c:	6939      	ldr	r1, [r7, #16]
 8005c0e:	2314      	movs	r3, #20
 8005c10:	18fb      	adds	r3, r7, r3
 8005c12:	0092      	lsls	r2, r2, #2
 8005c14:	50d1      	str	r1, [r2, r3]
    while (*p==' '||*p=='\t') p++;
 8005c16:	e002      	b.n	8005c1e <mp_exec_builtin_line+0x146>
 8005c18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	2b20      	cmp	r3, #32
 8005c24:	d0f8      	beq.n	8005c18 <mp_exec_builtin_line+0x140>
 8005c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	2b09      	cmp	r3, #9
 8005c2c:	d0f4      	beq.n	8005c18 <mp_exec_builtin_line+0x140>
    if (*p==','){ p++; continue; }
 8005c2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	2b2c      	cmp	r3, #44	@ 0x2c
 8005c34:	d103      	bne.n	8005c3e <mp_exec_builtin_line+0x166>
 8005c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c38:	3301      	adds	r3, #1
 8005c3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c3c:	e00a      	b.n	8005c54 <mp_exec_builtin_line+0x17c>
    if (*p==')'){ p++; break; }
 8005c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	2b29      	cmp	r3, #41	@ 0x29
 8005c44:	d103      	bne.n	8005c4e <mp_exec_builtin_line+0x176>
 8005c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c48:	3301      	adds	r3, #1
 8005c4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c4c:	e001      	b.n	8005c52 <mp_exec_builtin_line+0x17a>
    return false;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	e095      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>
  }

  while (*p==' '||*p=='\t') p++;
 8005c52:	e003      	b.n	8005c5c <mp_exec_builtin_line+0x184>
  while (1){
 8005c54:	e7a5      	b.n	8005ba2 <mp_exec_builtin_line+0xca>
  while (*p==' '||*p=='\t') p++;
 8005c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c58:	3301      	adds	r3, #1
 8005c5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	2b20      	cmp	r3, #32
 8005c62:	d0f8      	beq.n	8005c56 <mp_exec_builtin_line+0x17e>
 8005c64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	2b09      	cmp	r3, #9
 8005c6a:	d0f4      	beq.n	8005c56 <mp_exec_builtin_line+0x17e>
  if (*p) return false;
 8005c6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <mp_exec_builtin_line+0x1a0>
 8005c74:	2300      	movs	r3, #0
 8005c76:	e082      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>

  int id = builtin_id(name);
 8005c78:	2334      	movs	r3, #52	@ 0x34
 8005c7a:	18fb      	adds	r3, r7, r3
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	f000 ffbb 	bl	8006bf8 <builtin_id>
 8005c82:	0003      	movs	r3, r0
 8005c84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (id < 0) return false;
 8005c86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	da01      	bge.n	8005c90 <mp_exec_builtin_line+0x1b8>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	e076      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>

  bool ret = false;
 8005c90:	2354      	movs	r3, #84	@ 0x54
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	2200      	movs	r2, #0
 8005c96:	701a      	strb	r2, [r3, #0]
  if (id==3 || id==4 || id==5 || id==6 || id==7 || id==8 || id==9 || id==12) ret = true;
 8005c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c9a:	2b03      	cmp	r3, #3
 8005c9c:	d014      	beq.n	8005cc8 <mp_exec_builtin_line+0x1f0>
 8005c9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d011      	beq.n	8005cc8 <mp_exec_builtin_line+0x1f0>
 8005ca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca6:	2b05      	cmp	r3, #5
 8005ca8:	d00e      	beq.n	8005cc8 <mp_exec_builtin_line+0x1f0>
 8005caa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cac:	2b06      	cmp	r3, #6
 8005cae:	d00b      	beq.n	8005cc8 <mp_exec_builtin_line+0x1f0>
 8005cb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb2:	2b07      	cmp	r3, #7
 8005cb4:	d008      	beq.n	8005cc8 <mp_exec_builtin_line+0x1f0>
 8005cb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d005      	beq.n	8005cc8 <mp_exec_builtin_line+0x1f0>
 8005cbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cbe:	2b09      	cmp	r3, #9
 8005cc0:	d002      	beq.n	8005cc8 <mp_exec_builtin_line+0x1f0>
 8005cc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cc4:	2b0c      	cmp	r3, #12
 8005cc6:	d103      	bne.n	8005cd0 <mp_exec_builtin_line+0x1f8>
 8005cc8:	2354      	movs	r3, #84	@ 0x54
 8005cca:	18fb      	adds	r3, r7, r3
 8005ccc:	2201      	movs	r2, #1
 8005cce:	701a      	strb	r2, [r3, #0]
  if (id==11 && argc==0) ret = true;
 8005cd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd2:	2b0b      	cmp	r3, #11
 8005cd4:	d108      	bne.n	8005ce8 <mp_exec_builtin_line+0x210>
 8005cd6:	2355      	movs	r3, #85	@ 0x55
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d103      	bne.n	8005ce8 <mp_exec_builtin_line+0x210>
 8005ce0:	2354      	movs	r3, #84	@ 0x54
 8005ce2:	18fb      	adds	r3, r7, r3
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	701a      	strb	r2, [r3, #0]
  if (has_ret) *has_ret = ret;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d004      	beq.n	8005cf8 <mp_exec_builtin_line+0x220>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2254      	movs	r2, #84	@ 0x54
 8005cf2:	18ba      	adds	r2, r7, r2
 8005cf4:	7812      	ldrb	r2, [r2, #0]
 8005cf6:	701a      	strb	r2, [r3, #0]

  int32_t r = 0;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (id==2){
 8005cfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d125      	bne.n	8005d4e <mp_exec_builtin_line+0x276>
    if (argc!=1 || argv[0] < 0) return false;
 8005d02:	2355      	movs	r3, #85	@ 0x55
 8005d04:	18fb      	adds	r3, r7, r3
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d104      	bne.n	8005d16 <mp_exec_builtin_line+0x23e>
 8005d0c:	2314      	movs	r3, #20
 8005d0e:	18fb      	adds	r3, r7, r3
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	da01      	bge.n	8005d1a <mp_exec_builtin_line+0x242>
 8005d16:	2300      	movs	r3, #0
 8005d18:	e031      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>
    uint32_t ms = (uint32_t)argv[0];
 8005d1a:	2314      	movs	r3, #20
 8005d1c:	18fb      	adds	r3, r7, r3
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint32_t start = HAL_GetTick();
 8005d22:	f008 f9ef 	bl	800e104 <HAL_GetTick>
 8005d26:	0003      	movs	r3, r0
 8005d28:	647b      	str	r3, [r7, #68]	@ 0x44
    while ((uint32_t)(HAL_GetTick() - start) < ms){
 8005d2a:	e005      	b.n	8005d38 <mp_exec_builtin_line+0x260>
      HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8005d2c:	2380      	movs	r3, #128	@ 0x80
 8005d2e:	01db      	lsls	r3, r3, #7
 8005d30:	2101      	movs	r1, #1
 8005d32:	0018      	movs	r0, r3
 8005d34:	f00e fe6c 	bl	8014a10 <HAL_PWR_EnterSLEEPMode>
    while ((uint32_t)(HAL_GetTick() - start) < ms){
 8005d38:	f008 f9e4 	bl	800e104 <HAL_GetTick>
 8005d3c:	0002      	movs	r2, r0
 8005d3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d8f1      	bhi.n	8005d2c <mp_exec_builtin_line+0x254>
    }
    r = 0;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d4c:	e010      	b.n	8005d70 <mp_exec_builtin_line+0x298>
  } else {
    r = mp_user_builtin((uint8_t)id, argc, argv);
 8005d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d50:	b2d8      	uxtb	r0, r3
 8005d52:	2314      	movs	r3, #20
 8005d54:	18fa      	adds	r2, r7, r3
 8005d56:	2355      	movs	r3, #85	@ 0x55
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	0019      	movs	r1, r3
 8005d5e:	f005 f95b 	bl	800b018 <mp_user_builtin>
 8005d62:	0003      	movs	r3, r0
 8005d64:	653b      	str	r3, [r7, #80]	@ 0x50
    if (r < 0) return false;
 8005d66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	da01      	bge.n	8005d70 <mp_exec_builtin_line+0x298>
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	e006      	b.n	8005d7e <mp_exec_builtin_line+0x2a6>
  }
  if (ret_out) *ret_out = r;
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d002      	beq.n	8005d7c <mp_exec_builtin_line+0x2a4>
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005d7a:	601a      	str	r2, [r3, #0]
  return true;
 8005d7c:	2301      	movs	r3, #1
}
 8005d7e:	0018      	movs	r0, r3
 8005d80:	46bd      	mov	sp, r7
 8005d82:	b016      	add	sp, #88	@ 0x58
 8005d84:	bd80      	pop	{r7, pc}
	...

08005d88 <fnv1a16_ci>:

static uint16_t fnv1a16_ci(const char *s){
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  uint32_t h = 2166136261u;
 8005d90:	4b1f      	ldr	r3, [pc, #124]	@ (8005e10 <fnv1a16_ci+0x88>)
 8005d92:	60fb      	str	r3, [r7, #12]
  while (*s){
 8005d94:	e02d      	b.n	8005df2 <fnv1a16_ci+0x6a>
    char c = (char)tolower((unsigned char)*s++);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	1c5a      	adds	r2, r3, #1
 8005d9a:	607a      	str	r2, [r7, #4]
 8005d9c:	210b      	movs	r1, #11
 8005d9e:	187a      	adds	r2, r7, r1
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	7013      	strb	r3, [r2, #0]
 8005da4:	187b      	adds	r3, r7, r1
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	4b1a      	ldr	r3, [pc, #104]	@ (8005e14 <fnv1a16_ci+0x8c>)
 8005dac:	18d3      	adds	r3, r2, r3
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	001a      	movs	r2, r3
 8005db2:	2303      	movs	r3, #3
 8005db4:	4013      	ands	r3, r2
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d103      	bne.n	8005dc2 <fnv1a16_ci+0x3a>
 8005dba:	187b      	adds	r3, r7, r1
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	3320      	adds	r3, #32
 8005dc0:	e002      	b.n	8005dc8 <fnv1a16_ci+0x40>
 8005dc2:	230b      	movs	r3, #11
 8005dc4:	18fb      	adds	r3, r7, r3
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	210a      	movs	r1, #10
 8005dca:	187a      	adds	r2, r7, r1
 8005dcc:	7013      	strb	r3, [r2, #0]
    h ^= (uint8_t)c;
 8005dce:	187b      	adds	r3, r7, r1
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	4053      	eors	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]
    h *= 16777619u;
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	0013      	movs	r3, r2
 8005ddc:	041b      	lsls	r3, r3, #16
 8005dde:	189b      	adds	r3, r3, r2
 8005de0:	005b      	lsls	r3, r3, #1
 8005de2:	189b      	adds	r3, r3, r2
 8005de4:	00db      	lsls	r3, r3, #3
 8005de6:	189b      	adds	r3, r3, r2
 8005de8:	00db      	lsls	r3, r3, #3
 8005dea:	189b      	adds	r3, r3, r2
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	189b      	adds	r3, r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]
  while (*s){
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1cd      	bne.n	8005d96 <fnv1a16_ci+0xe>
  }
  return (uint16_t)((h ^ (h>>16)) & 0xFFFFu);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	0c1b      	lsrs	r3, r3, #16
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	4053      	eors	r3, r2
 8005e06:	b29b      	uxth	r3, r3
}
 8005e08:	0018      	movs	r0, r3
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	b004      	add	sp, #16
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	811c9dc5 	.word	0x811c9dc5
 8005e14:	08026ffc 	.word	0x08026ffc

08005e18 <ed_init>:
typedef struct {
  mp_line_t lines[MP_MAX_LINES];
  uint8_t count;
} mp_editor_t;

static void ed_init(mp_editor_t *ed){ memset(ed, 0, sizeof(*ed)); }
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	4a04      	ldr	r2, [pc, #16]	@ (8005e34 <ed_init+0x1c>)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2100      	movs	r1, #0
 8005e26:	0018      	movs	r0, r3
 8005e28:	f01b f888 	bl	8020f3c <memset>
 8005e2c:	46c0      	nop			@ (mov r8, r8)
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	b002      	add	sp, #8
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	00000edc 	.word	0x00000edc

08005e38 <ed_find>:

static int ed_find(const mp_editor_t *ed, int line_no){
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == line_no) return (int)i;
 8005e42:	230f      	movs	r3, #15
 8005e44:	18fb      	adds	r3, r7, r3
 8005e46:	2200      	movs	r2, #0
 8005e48:	701a      	strb	r2, [r3, #0]
 8005e4a:	e012      	b.n	8005e72 <ed_find+0x3a>
 8005e4c:	200f      	movs	r0, #15
 8005e4e:	183b      	adds	r3, r7, r0
 8005e50:	781a      	ldrb	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	214c      	movs	r1, #76	@ 0x4c
 8005e56:	434a      	muls	r2, r1
 8005e58:	58d3      	ldr	r3, [r2, r3]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d102      	bne.n	8005e66 <ed_find+0x2e>
 8005e60:	183b      	adds	r3, r7, r0
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	e00f      	b.n	8005e86 <ed_find+0x4e>
 8005e66:	210f      	movs	r1, #15
 8005e68:	187b      	adds	r3, r7, r1
 8005e6a:	781a      	ldrb	r2, [r3, #0]
 8005e6c:	187b      	adds	r3, r7, r1
 8005e6e:	3201      	adds	r2, #1
 8005e70:	701a      	strb	r2, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a06      	ldr	r2, [pc, #24]	@ (8005e90 <ed_find+0x58>)
 8005e76:	5c9b      	ldrb	r3, [r3, r2]
 8005e78:	220f      	movs	r2, #15
 8005e7a:	18ba      	adds	r2, r7, r2
 8005e7c:	7812      	ldrb	r2, [r2, #0]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d3e4      	bcc.n	8005e4c <ed_find+0x14>
  return -1;
 8005e82:	2301      	movs	r3, #1
 8005e84:	425b      	negs	r3, r3
}
 8005e86:	0018      	movs	r0, r3
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	b004      	add	sp, #16
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	46c0      	nop			@ (mov r8, r8)
 8005e90:	00000ed8 	.word	0x00000ed8

08005e94 <ed_insert_pos>:

static int ed_insert_pos(const mp_editor_t *ed, int line_no){
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  int pos=0;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]
  while (pos < (int)ed->count && ed->lines[pos].line_no < line_no) pos++;
 8005ea2:	e002      	b.n	8005eaa <ed_insert_pos+0x16>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	60fb      	str	r3, [r7, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a09      	ldr	r2, [pc, #36]	@ (8005ed4 <ed_insert_pos+0x40>)
 8005eae:	5c9b      	ldrb	r3, [r3, r2]
 8005eb0:	001a      	movs	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	da07      	bge.n	8005ec8 <ed_insert_pos+0x34>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	214c      	movs	r1, #76	@ 0x4c
 8005ebe:	434a      	muls	r2, r1
 8005ec0:	58d3      	ldr	r3, [r2, r3]
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	dced      	bgt.n	8005ea4 <ed_insert_pos+0x10>
  return pos;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
}
 8005eca:	0018      	movs	r0, r3
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	b004      	add	sp, #16
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	46c0      	nop			@ (mov r8, r8)
 8005ed4:	00000ed8 	.word	0x00000ed8

08005ed8 <ed_delete>:

static bool ed_delete(mp_editor_t *ed, int line_no){
 8005ed8:	b590      	push	{r4, r7, lr}
 8005eda:	b085      	sub	sp, #20
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  int idx = ed_find(ed, line_no);
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	0011      	movs	r1, r2
 8005ee8:	0018      	movs	r0, r3
 8005eea:	f7ff ffa5 	bl	8005e38 <ed_find>
 8005eee:	0003      	movs	r3, r0
 8005ef0:	60bb      	str	r3, [r7, #8]
  if (idx < 0) return false;
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	da01      	bge.n	8005efc <ed_delete+0x24>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	e024      	b.n	8005f46 <ed_delete+0x6e>
  for (int i=idx; i<(int)ed->count-1; i++) ed->lines[i] = ed->lines[i+1];
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	e011      	b.n	8005f26 <ed_delete+0x4e>
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	3301      	adds	r3, #1
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	214c      	movs	r1, #76	@ 0x4c
 8005f0c:	4351      	muls	r1, r2
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	244c      	movs	r4, #76	@ 0x4c
 8005f12:	4363      	muls	r3, r4
 8005f14:	1840      	adds	r0, r0, r1
 8005f16:	18d3      	adds	r3, r2, r3
 8005f18:	224c      	movs	r2, #76	@ 0x4c
 8005f1a:	0019      	movs	r1, r3
 8005f1c:	f01b f8e6 	bl	80210ec <memcpy>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	3301      	adds	r3, #1
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a09      	ldr	r2, [pc, #36]	@ (8005f50 <ed_delete+0x78>)
 8005f2a:	5c9b      	ldrb	r3, [r3, r2]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	dbe6      	blt.n	8005f02 <ed_delete+0x2a>
  ed->count--;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a06      	ldr	r2, [pc, #24]	@ (8005f50 <ed_delete+0x78>)
 8005f38:	5c9b      	ldrb	r3, [r3, r2]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	b2d9      	uxtb	r1, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a03      	ldr	r2, [pc, #12]	@ (8005f50 <ed_delete+0x78>)
 8005f42:	5499      	strb	r1, [r3, r2]
  return true;
 8005f44:	2301      	movs	r3, #1
}
 8005f46:	0018      	movs	r0, r3
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	b005      	add	sp, #20
 8005f4c:	bd90      	pop	{r4, r7, pc}
 8005f4e:	46c0      	nop			@ (mov r8, r8)
 8005f50:	00000ed8 	.word	0x00000ed8

08005f54 <ed_set>:

static bool ed_set(mp_editor_t *ed, int line_no, const char *text){
 8005f54:	b590      	push	{r4, r7, lr}
 8005f56:	b089      	sub	sp, #36	@ 0x24
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
  if (line_no <= 0) return false;
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	dc01      	bgt.n	8005f6a <ed_set+0x16>
 8005f66:	2300      	movs	r3, #0
 8005f68:	e07c      	b.n	8006064 <ed_set+0x110>
  if (!text || text[0]==0) { (void)ed_delete(ed, line_no); return true; }
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d003      	beq.n	8005f78 <ed_set+0x24>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d107      	bne.n	8005f88 <ed_set+0x34>
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	0011      	movs	r1, r2
 8005f7e:	0018      	movs	r0, r3
 8005f80:	f7ff ffaa 	bl	8005ed8 <ed_delete>
 8005f84:	2301      	movs	r3, #1
 8005f86:	e06d      	b.n	8006064 <ed_set+0x110>

  int idx = ed_find(ed, line_no);
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	0011      	movs	r1, r2
 8005f8e:	0018      	movs	r0, r3
 8005f90:	f7ff ff52 	bl	8005e38 <ed_find>
 8005f94:	0003      	movs	r3, r0
 8005f96:	61bb      	str	r3, [r7, #24]
  if (idx >= 0){
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	db15      	blt.n	8005fca <ed_set+0x76>
    strncpy(ed->lines[idx].text, text, MP_LINE_LEN);
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	224c      	movs	r2, #76	@ 0x4c
 8005fa2:	4353      	muls	r3, r2
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	18d3      	adds	r3, r2, r3
 8005fa8:	3304      	adds	r3, #4
 8005faa:	6879      	ldr	r1, [r7, #4]
 8005fac:	2248      	movs	r2, #72	@ 0x48
 8005fae:	0018      	movs	r0, r3
 8005fb0:	f01a ffdd 	bl	8020f6e <strncpy>
    ed->lines[idx].text[MP_LINE_LEN-1]=0;
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	214b      	movs	r1, #75	@ 0x4b
 8005fba:	204c      	movs	r0, #76	@ 0x4c
 8005fbc:	4343      	muls	r3, r0
 8005fbe:	18d3      	adds	r3, r2, r3
 8005fc0:	185b      	adds	r3, r3, r1
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	701a      	strb	r2, [r3, #0]
    return true;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e04c      	b.n	8006064 <ed_set+0x110>
  }

  if (ed->count >= MP_MAX_LINES) return false;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	4a27      	ldr	r2, [pc, #156]	@ (800606c <ed_set+0x118>)
 8005fce:	5c9b      	ldrb	r3, [r3, r2]
 8005fd0:	2b31      	cmp	r3, #49	@ 0x31
 8005fd2:	d901      	bls.n	8005fd8 <ed_set+0x84>
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	e045      	b.n	8006064 <ed_set+0x110>
  int pos = ed_insert_pos(ed, line_no);
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	0011      	movs	r1, r2
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f7ff ff58 	bl	8005e94 <ed_insert_pos>
 8005fe4:	0003      	movs	r3, r0
 8005fe6:	617b      	str	r3, [r7, #20]
  for (int i=(int)ed->count; i>pos; i--) ed->lines[i] = ed->lines[i-1];
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	4a20      	ldr	r2, [pc, #128]	@ (800606c <ed_set+0x118>)
 8005fec:	5c9b      	ldrb	r3, [r3, r2]
 8005fee:	61fb      	str	r3, [r7, #28]
 8005ff0:	e011      	b.n	8006016 <ed_set+0xc2>
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	69fa      	ldr	r2, [r7, #28]
 8005ffa:	214c      	movs	r1, #76	@ 0x4c
 8005ffc:	4351      	muls	r1, r2
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	244c      	movs	r4, #76	@ 0x4c
 8006002:	4363      	muls	r3, r4
 8006004:	1840      	adds	r0, r0, r1
 8006006:	18d3      	adds	r3, r2, r3
 8006008:	224c      	movs	r2, #76	@ 0x4c
 800600a:	0019      	movs	r1, r3
 800600c:	f01b f86e 	bl	80210ec <memcpy>
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	3b01      	subs	r3, #1
 8006014:	61fb      	str	r3, [r7, #28]
 8006016:	69fa      	ldr	r2, [r7, #28]
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	429a      	cmp	r2, r3
 800601c:	dce9      	bgt.n	8005ff2 <ed_set+0x9e>
  ed->lines[pos].line_no = line_no;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	214c      	movs	r1, #76	@ 0x4c
 8006024:	434a      	muls	r2, r1
 8006026:	68b9      	ldr	r1, [r7, #8]
 8006028:	50d1      	str	r1, [r2, r3]
  strncpy(ed->lines[pos].text, text, MP_LINE_LEN);
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	224c      	movs	r2, #76	@ 0x4c
 800602e:	4353      	muls	r3, r2
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	18d3      	adds	r3, r2, r3
 8006034:	3304      	adds	r3, #4
 8006036:	6879      	ldr	r1, [r7, #4]
 8006038:	2248      	movs	r2, #72	@ 0x48
 800603a:	0018      	movs	r0, r3
 800603c:	f01a ff97 	bl	8020f6e <strncpy>
  ed->lines[pos].text[MP_LINE_LEN-1]=0;
 8006040:	68fa      	ldr	r2, [r7, #12]
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	214b      	movs	r1, #75	@ 0x4b
 8006046:	204c      	movs	r0, #76	@ 0x4c
 8006048:	4343      	muls	r3, r0
 800604a:	18d3      	adds	r3, r2, r3
 800604c:	185b      	adds	r3, r3, r1
 800604e:	2200      	movs	r2, #0
 8006050:	701a      	strb	r2, [r3, #0]
  ed->count++;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4a05      	ldr	r2, [pc, #20]	@ (800606c <ed_set+0x118>)
 8006056:	5c9b      	ldrb	r3, [r3, r2]
 8006058:	3301      	adds	r3, #1
 800605a:	b2d9      	uxtb	r1, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4a03      	ldr	r2, [pc, #12]	@ (800606c <ed_set+0x118>)
 8006060:	5499      	strb	r1, [r3, r2]
  return true;
 8006062:	2301      	movs	r3, #1
}
 8006064:	0018      	movs	r0, r3
 8006066:	46bd      	mov	sp, r7
 8006068:	b009      	add	sp, #36	@ 0x24
 800606a:	bd90      	pop	{r4, r7, pc}
 800606c:	00000ed8 	.word	0x00000ed8

08006070 <ed_list>:
  int m = 0;
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no > m) m = ed->lines[i].line_no;
  return m;
}

static void ed_list(const mp_editor_t *ed){
 8006070:	b5b0      	push	{r4, r5, r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  char num[16];
  for (uint8_t i=0;i<ed->count;i++){
 8006078:	231f      	movs	r3, #31
 800607a:	18fb      	adds	r3, r7, r3
 800607c:	2200      	movs	r2, #0
 800607e:	701a      	strb	r2, [r3, #0]
 8006080:	e025      	b.n	80060ce <ed_list+0x5e>
    mp_itoa(ed->lines[i].line_no, num);
 8006082:	241f      	movs	r4, #31
 8006084:	193b      	adds	r3, r7, r4
 8006086:	781a      	ldrb	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	214c      	movs	r1, #76	@ 0x4c
 800608c:	434a      	muls	r2, r1
 800608e:	58d3      	ldr	r3, [r2, r3]
 8006090:	250c      	movs	r5, #12
 8006092:	197a      	adds	r2, r7, r5
 8006094:	0011      	movs	r1, r2
 8006096:	0018      	movs	r0, r3
 8006098:	f7ff fbde 	bl	8005858 <mp_itoa>
    mp_puts(num); mp_puts(" "); mp_puts(ed->lines[i].text); mp_putcrlf();
 800609c:	197b      	adds	r3, r7, r5
 800609e:	0018      	movs	r0, r3
 80060a0:	f7ff fb59 	bl	8005756 <mp_puts>
 80060a4:	4b10      	ldr	r3, [pc, #64]	@ (80060e8 <ed_list+0x78>)
 80060a6:	0018      	movs	r0, r3
 80060a8:	f7ff fb55 	bl	8005756 <mp_puts>
 80060ac:	193b      	adds	r3, r7, r4
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	224c      	movs	r2, #76	@ 0x4c
 80060b2:	4353      	muls	r3, r2
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	18d3      	adds	r3, r2, r3
 80060b8:	3304      	adds	r3, #4
 80060ba:	0018      	movs	r0, r3
 80060bc:	f7ff fb4b 	bl	8005756 <mp_puts>
 80060c0:	f7ff fb5e 	bl	8005780 <mp_putcrlf>
  for (uint8_t i=0;i<ed->count;i++){
 80060c4:	193b      	adds	r3, r7, r4
 80060c6:	781a      	ldrb	r2, [r3, #0]
 80060c8:	193b      	adds	r3, r7, r4
 80060ca:	3201      	adds	r2, #1
 80060cc:	701a      	strb	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a06      	ldr	r2, [pc, #24]	@ (80060ec <ed_list+0x7c>)
 80060d2:	5c9b      	ldrb	r3, [r3, r2]
 80060d4:	221f      	movs	r2, #31
 80060d6:	18ba      	adds	r2, r7, r2
 80060d8:	7812      	ldrb	r2, [r2, #0]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d3d1      	bcc.n	8006082 <ed_list+0x12>
  }
}
 80060de:	46c0      	nop			@ (mov r8, r8)
 80060e0:	46c0      	nop			@ (mov r8, r8)
 80060e2:	46bd      	mov	sp, r7
 80060e4:	b008      	add	sp, #32
 80060e6:	bdb0      	pop	{r4, r5, r7, pc}
 80060e8:	080258f8 	.word	0x080258f8
 80060ec:	00000ed8 	.word	0x00000ed8

080060f0 <sysvar_find>:
  {"TIMEH", SV_TIMEH}, {"TIMEM", SV_TIMEM}, {"TIMES", SV_TIMES},
  {"ALH", SV_ALH}, {"ALM", SV_ALM}, {"ALS", SV_ALS},
  {"TIMEY", SV_TIMEY}, {"TIMEMO", SV_TIMEMO}, {"TIMED", SV_TIMED},
};

static int sysvar_find(const char *name){
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 80060f8:	2300      	movs	r3, #0
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	e014      	b.n	8006128 <sysvar_find+0x38>
    if (!mp_stricmp(name, g_sysvars[i].name)) return g_sysvars[i].idx;
 80060fe:	4b0f      	ldr	r3, [pc, #60]	@ (800613c <sysvar_find+0x4c>)
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	00d2      	lsls	r2, r2, #3
 8006104:	58d2      	ldr	r2, [r2, r3]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	0011      	movs	r1, r2
 800610a:	0018      	movs	r0, r3
 800610c:	f7ff fb44 	bl	8005798 <mp_stricmp>
 8006110:	1e03      	subs	r3, r0, #0
 8006112:	d106      	bne.n	8006122 <sysvar_find+0x32>
 8006114:	4a09      	ldr	r2, [pc, #36]	@ (800613c <sysvar_find+0x4c>)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	00db      	lsls	r3, r3, #3
 800611a:	18d3      	adds	r3, r2, r3
 800611c:	3304      	adds	r3, #4
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	e007      	b.n	8006132 <sysvar_find+0x42>
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	3301      	adds	r3, #1
 8006126:	60fb      	str	r3, [r7, #12]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2b1b      	cmp	r3, #27
 800612c:	d9e7      	bls.n	80060fe <sysvar_find+0xe>
  }
  return -1;
 800612e:	2301      	movs	r3, #1
 8006130:	425b      	negs	r3, r3
}
 8006132:	0018      	movs	r0, r3
 8006134:	46bd      	mov	sp, r7
 8006136:	b004      	add	sp, #16
 8006138:	bd80      	pop	{r7, pc}
 800613a:	46c0      	nop			@ (mov r8, r8)
 800613c:	08026c98 	.word	0x08026c98

08006140 <is_id0>:
  uint8_t line_count;
  uint8_t line_idx;
  uint16_t line_no;
} lex_t;

static bool is_id0(char c){ return (c=='_') || isalpha((unsigned char)c); }
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	0002      	movs	r2, r0
 8006148:	1dfb      	adds	r3, r7, #7
 800614a:	701a      	strb	r2, [r3, #0]
 800614c:	1dfb      	adds	r3, r7, #7
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	2b5f      	cmp	r3, #95	@ 0x5f
 8006152:	d009      	beq.n	8006168 <is_id0+0x28>
 8006154:	1dfb      	adds	r3, r7, #7
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	4b09      	ldr	r3, [pc, #36]	@ (8006180 <is_id0+0x40>)
 800615c:	18d3      	adds	r3, r2, r3
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	001a      	movs	r2, r3
 8006162:	2303      	movs	r3, #3
 8006164:	4013      	ands	r3, r2
 8006166:	d001      	beq.n	800616c <is_id0+0x2c>
 8006168:	2301      	movs	r3, #1
 800616a:	e000      	b.n	800616e <is_id0+0x2e>
 800616c:	2300      	movs	r3, #0
 800616e:	1c1a      	adds	r2, r3, #0
 8006170:	2301      	movs	r3, #1
 8006172:	4013      	ands	r3, r2
 8006174:	b2db      	uxtb	r3, r3
 8006176:	0018      	movs	r0, r3
 8006178:	46bd      	mov	sp, r7
 800617a:	b002      	add	sp, #8
 800617c:	bd80      	pop	{r7, pc}
 800617e:	46c0      	nop			@ (mov r8, r8)
 8006180:	08026ffc 	.word	0x08026ffc

08006184 <is_idn>:
static bool is_idn(char c){ return (c=='_') || isalnum((unsigned char)c); }
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
 800618a:	0002      	movs	r2, r0
 800618c:	1dfb      	adds	r3, r7, #7
 800618e:	701a      	strb	r2, [r3, #0]
 8006190:	1dfb      	adds	r3, r7, #7
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	2b5f      	cmp	r3, #95	@ 0x5f
 8006196:	d009      	beq.n	80061ac <is_idn+0x28>
 8006198:	1dfb      	adds	r3, r7, #7
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	1c5a      	adds	r2, r3, #1
 800619e:	4b09      	ldr	r3, [pc, #36]	@ (80061c4 <is_idn+0x40>)
 80061a0:	18d3      	adds	r3, r2, r3
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	001a      	movs	r2, r3
 80061a6:	2307      	movs	r3, #7
 80061a8:	4013      	ands	r3, r2
 80061aa:	d001      	beq.n	80061b0 <is_idn+0x2c>
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <is_idn+0x2e>
 80061b0:	2300      	movs	r3, #0
 80061b2:	1c1a      	adds	r2, r3, #0
 80061b4:	2301      	movs	r3, #1
 80061b6:	4013      	ands	r3, r2
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	0018      	movs	r0, r3
 80061bc:	46bd      	mov	sp, r7
 80061be:	b002      	add	sp, #8
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	46c0      	nop			@ (mov r8, r8)
 80061c4:	08026ffc 	.word	0x08026ffc

080061c8 <lex_init_prog>:


static void lex_init_prog(lex_t *lx, const char *s, const uint16_t *line_nos, uint8_t line_count){
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]
 80061d4:	001a      	movs	r2, r3
 80061d6:	1cfb      	adds	r3, r7, #3
 80061d8:	701a      	strb	r2, [r3, #0]
  lx->s = s;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	601a      	str	r2, [r3, #0]
  lx->pos = 0;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	809a      	strh	r2, [r3, #4]
  memset(&lx->cur, 0, sizeof(lx->cur));
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	3308      	adds	r3, #8
 80061ea:	2214      	movs	r2, #20
 80061ec:	2100      	movs	r1, #0
 80061ee:	0018      	movs	r0, r3
 80061f0:	f01a fea4 	bl	8020f3c <memset>
  lx->line_nos = line_nos;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	61da      	str	r2, [r3, #28]
  lx->line_count = line_count;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	1cfa      	adds	r2, r7, #3
 80061fe:	2120      	movs	r1, #32
 8006200:	7812      	ldrb	r2, [r2, #0]
 8006202:	545a      	strb	r2, [r3, r1]
  lx->line_idx = 0;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2221      	movs	r2, #33	@ 0x21
 8006208:	2100      	movs	r1, #0
 800620a:	5499      	strb	r1, [r3, r2]
  lx->line_no = (line_nos && line_count) ? line_nos[0] : 0;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d006      	beq.n	8006220 <lex_init_prog+0x58>
 8006212:	1cfb      	adds	r3, r7, #3
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d002      	beq.n	8006220 <lex_init_prog+0x58>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	881a      	ldrh	r2, [r3, #0]
 800621e:	e000      	b.n	8006222 <lex_init_prog+0x5a>
 8006220:	2200      	movs	r2, #0
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	845a      	strh	r2, [r3, #34]	@ 0x22
}
 8006226:	46c0      	nop			@ (mov r8, r8)
 8006228:	46bd      	mov	sp, r7
 800622a:	b004      	add	sp, #16
 800622c:	bd80      	pop	{r7, pc}

0800622e <lex_skip_ws>:

static void lex_skip_ws(lex_t *lx){
 800622e:	b580      	push	{r7, lr}
 8006230:	b082      	sub	sp, #8
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  while (lx->s[lx->pos] && (lx->s[lx->pos]==' ' || lx->s[lx->pos]=='\t' || lx->s[lx->pos]=='\r' || lx->s[lx->pos]=='\n')){
 8006236:	e03d      	b.n	80062b4 <lex_skip_ws+0x86>
    if (lx->s[lx->pos]=='\n'){
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	8892      	ldrh	r2, [r2, #4]
 8006240:	189b      	adds	r3, r3, r2
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	2b0a      	cmp	r3, #10
 8006246:	d12f      	bne.n	80062a8 <lex_skip_ws+0x7a>
      if (lx->line_nos && lx->line_count && (uint8_t)(lx->line_idx + 1) < lx->line_count){
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d021      	beq.n	8006294 <lex_skip_ws+0x66>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2220      	movs	r2, #32
 8006254:	5c9b      	ldrb	r3, [r3, r2]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d01c      	beq.n	8006294 <lex_skip_ws+0x66>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2221      	movs	r2, #33	@ 0x21
 800625e:	5c9b      	ldrb	r3, [r3, r2]
 8006260:	3301      	adds	r3, #1
 8006262:	b2da      	uxtb	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2120      	movs	r1, #32
 8006268:	5c5b      	ldrb	r3, [r3, r1]
 800626a:	429a      	cmp	r2, r3
 800626c:	d212      	bcs.n	8006294 <lex_skip_ws+0x66>
        lx->line_idx++;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2221      	movs	r2, #33	@ 0x21
 8006272:	5c9b      	ldrb	r3, [r3, r2]
 8006274:	3301      	adds	r3, #1
 8006276:	b2d9      	uxtb	r1, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2221      	movs	r2, #33	@ 0x21
 800627c:	5499      	strb	r1, [r3, r2]
        lx->line_no = lx->line_nos[lx->line_idx];
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	69da      	ldr	r2, [r3, #28]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2121      	movs	r1, #33	@ 0x21
 8006286:	5c5b      	ldrb	r3, [r3, r1]
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	18d3      	adds	r3, r2, r3
 800628c:	881a      	ldrh	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	845a      	strh	r2, [r3, #34]	@ 0x22
 8006292:	e009      	b.n	80062a8 <lex_skip_ws+0x7a>
      } else if (!lx->line_nos){
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d105      	bne.n	80062a8 <lex_skip_ws+0x7a>
        lx->line_no++;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80062a0:	3301      	adds	r3, #1
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	845a      	strh	r2, [r3, #34]	@ 0x22
      }
    }
    lx->pos++;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	889b      	ldrh	r3, [r3, #4]
 80062ac:	3301      	adds	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	809a      	strh	r2, [r3, #4]
  while (lx->s[lx->pos] && (lx->s[lx->pos]==' ' || lx->s[lx->pos]=='\t' || lx->s[lx->pos]=='\r' || lx->s[lx->pos]=='\n')){
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	8892      	ldrh	r2, [r2, #4]
 80062bc:	189b      	adds	r3, r3, r2
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d01f      	beq.n	8006304 <lex_skip_ws+0xd6>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	8892      	ldrh	r2, [r2, #4]
 80062cc:	189b      	adds	r3, r3, r2
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	2b20      	cmp	r3, #32
 80062d2:	d0b1      	beq.n	8006238 <lex_skip_ws+0xa>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	8892      	ldrh	r2, [r2, #4]
 80062dc:	189b      	adds	r3, r3, r2
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	2b09      	cmp	r3, #9
 80062e2:	d0a9      	beq.n	8006238 <lex_skip_ws+0xa>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	8892      	ldrh	r2, [r2, #4]
 80062ec:	189b      	adds	r3, r3, r2
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	2b0d      	cmp	r3, #13
 80062f2:	d0a1      	beq.n	8006238 <lex_skip_ws+0xa>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	8892      	ldrh	r2, [r2, #4]
 80062fc:	189b      	adds	r3, r3, r2
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	2b0a      	cmp	r3, #10
 8006302:	d099      	beq.n	8006238 <lex_skip_ws+0xa>
  }
}
 8006304:	46c0      	nop			@ (mov r8, r8)
 8006306:	46bd      	mov	sp, r7
 8006308:	b002      	add	sp, #8
 800630a:	bd80      	pop	{r7, pc}

0800630c <kw>:

static bool kw(const char *id, const char *w){
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  while (*id && *w){
 8006316:	e040      	b.n	800639a <kw+0x8e>
    char a=(char)tolower((unsigned char)*id++);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	1c5a      	adds	r2, r3, #1
 800631c:	607a      	str	r2, [r7, #4]
 800631e:	210f      	movs	r1, #15
 8006320:	187a      	adds	r2, r7, r1
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	7013      	strb	r3, [r2, #0]
 8006326:	187b      	adds	r3, r7, r1
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	1c5a      	adds	r2, r3, #1
 800632c:	4b28      	ldr	r3, [pc, #160]	@ (80063d0 <kw+0xc4>)
 800632e:	18d3      	adds	r3, r2, r3
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	001a      	movs	r2, r3
 8006334:	2303      	movs	r3, #3
 8006336:	4013      	ands	r3, r2
 8006338:	2b01      	cmp	r3, #1
 800633a:	d103      	bne.n	8006344 <kw+0x38>
 800633c:	187b      	adds	r3, r7, r1
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	3320      	adds	r3, #32
 8006342:	e002      	b.n	800634a <kw+0x3e>
 8006344:	230f      	movs	r3, #15
 8006346:	18fb      	adds	r3, r7, r3
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	220e      	movs	r2, #14
 800634c:	18ba      	adds	r2, r7, r2
 800634e:	7013      	strb	r3, [r2, #0]
    char b=(char)tolower((unsigned char)*w++);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	1c5a      	adds	r2, r3, #1
 8006354:	603a      	str	r2, [r7, #0]
 8006356:	210d      	movs	r1, #13
 8006358:	187a      	adds	r2, r7, r1
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	7013      	strb	r3, [r2, #0]
 800635e:	187b      	adds	r3, r7, r1
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	1c5a      	adds	r2, r3, #1
 8006364:	4b1a      	ldr	r3, [pc, #104]	@ (80063d0 <kw+0xc4>)
 8006366:	18d3      	adds	r3, r2, r3
 8006368:	781b      	ldrb	r3, [r3, #0]
 800636a:	001a      	movs	r2, r3
 800636c:	2303      	movs	r3, #3
 800636e:	4013      	ands	r3, r2
 8006370:	2b01      	cmp	r3, #1
 8006372:	d103      	bne.n	800637c <kw+0x70>
 8006374:	187b      	adds	r3, r7, r1
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	3320      	adds	r3, #32
 800637a:	e002      	b.n	8006382 <kw+0x76>
 800637c:	230d      	movs	r3, #13
 800637e:	18fb      	adds	r3, r7, r3
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	210c      	movs	r1, #12
 8006384:	187a      	adds	r2, r7, r1
 8006386:	7013      	strb	r3, [r2, #0]
    if (a!=b) return false;
 8006388:	230e      	movs	r3, #14
 800638a:	18fa      	adds	r2, r7, r3
 800638c:	187b      	adds	r3, r7, r1
 800638e:	7812      	ldrb	r2, [r2, #0]
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	429a      	cmp	r2, r3
 8006394:	d001      	beq.n	800639a <kw+0x8e>
 8006396:	2300      	movs	r3, #0
 8006398:	e016      	b.n	80063c8 <kw+0xbc>
  while (*id && *w){
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d003      	beq.n	80063aa <kw+0x9e>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1b6      	bne.n	8006318 <kw+0xc>
  }
  return (*id==0 && *w==0);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d105      	bne.n	80063be <kw+0xb2>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d101      	bne.n	80063be <kw+0xb2>
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <kw+0xb4>
 80063be:	2300      	movs	r3, #0
 80063c0:	1c1a      	adds	r2, r3, #0
 80063c2:	2301      	movs	r3, #1
 80063c4:	4013      	ands	r3, r2
 80063c6:	b2db      	uxtb	r3, r3
}
 80063c8:	0018      	movs	r0, r3
 80063ca:	46bd      	mov	sp, r7
 80063cc:	b004      	add	sp, #16
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	08026ffc 	.word	0x08026ffc

080063d4 <kw_kind>:

static tok_t kw_kind(const char *id){
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  if (kw(id,"if")) return T_IF;
 80063dc:	4a43      	ldr	r2, [pc, #268]	@ (80064ec <kw_kind+0x118>)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	0011      	movs	r1, r2
 80063e2:	0018      	movs	r0, r3
 80063e4:	f7ff ff92 	bl	800630c <kw>
 80063e8:	1e03      	subs	r3, r0, #0
 80063ea:	d001      	beq.n	80063f0 <kw_kind+0x1c>
 80063ec:	2313      	movs	r3, #19
 80063ee:	e078      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"then")) return T_THEN;
 80063f0:	4a3f      	ldr	r2, [pc, #252]	@ (80064f0 <kw_kind+0x11c>)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	0011      	movs	r1, r2
 80063f6:	0018      	movs	r0, r3
 80063f8:	f7ff ff88 	bl	800630c <kw>
 80063fc:	1e03      	subs	r3, r0, #0
 80063fe:	d001      	beq.n	8006404 <kw_kind+0x30>
 8006400:	2314      	movs	r3, #20
 8006402:	e06e      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"else")) return T_ELSE;
 8006404:	4a3b      	ldr	r2, [pc, #236]	@ (80064f4 <kw_kind+0x120>)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	0011      	movs	r1, r2
 800640a:	0018      	movs	r0, r3
 800640c:	f7ff ff7e 	bl	800630c <kw>
 8006410:	1e03      	subs	r3, r0, #0
 8006412:	d001      	beq.n	8006418 <kw_kind+0x44>
 8006414:	2315      	movs	r3, #21
 8006416:	e064      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"while")) return T_WHILE;
 8006418:	4a37      	ldr	r2, [pc, #220]	@ (80064f8 <kw_kind+0x124>)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	0011      	movs	r1, r2
 800641e:	0018      	movs	r0, r3
 8006420:	f7ff ff74 	bl	800630c <kw>
 8006424:	1e03      	subs	r3, r0, #0
 8006426:	d001      	beq.n	800642c <kw_kind+0x58>
 8006428:	2316      	movs	r3, #22
 800642a:	e05a      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"do")) return T_DO;
 800642c:	4a33      	ldr	r2, [pc, #204]	@ (80064fc <kw_kind+0x128>)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	0011      	movs	r1, r2
 8006432:	0018      	movs	r0, r3
 8006434:	f7ff ff6a 	bl	800630c <kw>
 8006438:	1e03      	subs	r3, r0, #0
 800643a:	d001      	beq.n	8006440 <kw_kind+0x6c>
 800643c:	2317      	movs	r3, #23
 800643e:	e050      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"begin")) return T_BEGIN;
 8006440:	4a2f      	ldr	r2, [pc, #188]	@ (8006500 <kw_kind+0x12c>)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	0011      	movs	r1, r2
 8006446:	0018      	movs	r0, r3
 8006448:	f7ff ff60 	bl	800630c <kw>
 800644c:	1e03      	subs	r3, r0, #0
 800644e:	d001      	beq.n	8006454 <kw_kind+0x80>
 8006450:	2318      	movs	r3, #24
 8006452:	e046      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"end")) return T_END;
 8006454:	4a2b      	ldr	r2, [pc, #172]	@ (8006504 <kw_kind+0x130>)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	0011      	movs	r1, r2
 800645a:	0018      	movs	r0, r3
 800645c:	f7ff ff56 	bl	800630c <kw>
 8006460:	1e03      	subs	r3, r0, #0
 8006462:	d001      	beq.n	8006468 <kw_kind+0x94>
 8006464:	2319      	movs	r3, #25
 8006466:	e03c      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"repeat")) return T_REPEAT;
 8006468:	4a27      	ldr	r2, [pc, #156]	@ (8006508 <kw_kind+0x134>)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	0011      	movs	r1, r2
 800646e:	0018      	movs	r0, r3
 8006470:	f7ff ff4c 	bl	800630c <kw>
 8006474:	1e03      	subs	r3, r0, #0
 8006476:	d001      	beq.n	800647c <kw_kind+0xa8>
 8006478:	231a      	movs	r3, #26
 800647a:	e032      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"until")) return T_UNTIL;
 800647c:	4a23      	ldr	r2, [pc, #140]	@ (800650c <kw_kind+0x138>)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	0011      	movs	r1, r2
 8006482:	0018      	movs	r0, r3
 8006484:	f7ff ff42 	bl	800630c <kw>
 8006488:	1e03      	subs	r3, r0, #0
 800648a:	d001      	beq.n	8006490 <kw_kind+0xbc>
 800648c:	231b      	movs	r3, #27
 800648e:	e028      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"goto")) return T_GOTO;
 8006490:	4a1f      	ldr	r2, [pc, #124]	@ (8006510 <kw_kind+0x13c>)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	0011      	movs	r1, r2
 8006496:	0018      	movs	r0, r3
 8006498:	f7ff ff38 	bl	800630c <kw>
 800649c:	1e03      	subs	r3, r0, #0
 800649e:	d001      	beq.n	80064a4 <kw_kind+0xd0>
 80064a0:	231c      	movs	r3, #28
 80064a2:	e01e      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"and")) return T_AND;
 80064a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006514 <kw_kind+0x140>)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	0011      	movs	r1, r2
 80064aa:	0018      	movs	r0, r3
 80064ac:	f7ff ff2e 	bl	800630c <kw>
 80064b0:	1e03      	subs	r3, r0, #0
 80064b2:	d001      	beq.n	80064b8 <kw_kind+0xe4>
 80064b4:	231d      	movs	r3, #29
 80064b6:	e014      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"or")) return T_OR;
 80064b8:	4a17      	ldr	r2, [pc, #92]	@ (8006518 <kw_kind+0x144>)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	0011      	movs	r1, r2
 80064be:	0018      	movs	r0, r3
 80064c0:	f7ff ff24 	bl	800630c <kw>
 80064c4:	1e03      	subs	r3, r0, #0
 80064c6:	d001      	beq.n	80064cc <kw_kind+0xf8>
 80064c8:	231e      	movs	r3, #30
 80064ca:	e00a      	b.n	80064e2 <kw_kind+0x10e>
  if (kw(id,"not")) return T_NOT;
 80064cc:	4a13      	ldr	r2, [pc, #76]	@ (800651c <kw_kind+0x148>)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	0011      	movs	r1, r2
 80064d2:	0018      	movs	r0, r3
 80064d4:	f7ff ff1a 	bl	800630c <kw>
 80064d8:	1e03      	subs	r3, r0, #0
 80064da:	d001      	beq.n	80064e0 <kw_kind+0x10c>
 80064dc:	231f      	movs	r3, #31
 80064de:	e000      	b.n	80064e2 <kw_kind+0x10e>
  return T_ID;
 80064e0:	2302      	movs	r3, #2
}
 80064e2:	0018      	movs	r0, r3
 80064e4:	46bd      	mov	sp, r7
 80064e6:	b002      	add	sp, #8
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	46c0      	nop			@ (mov r8, r8)
 80064ec:	080259a0 	.word	0x080259a0
 80064f0:	080259a4 	.word	0x080259a4
 80064f4:	080259ac 	.word	0x080259ac
 80064f8:	080259b4 	.word	0x080259b4
 80064fc:	080259bc 	.word	0x080259bc
 8006500:	080259c0 	.word	0x080259c0
 8006504:	080259c8 	.word	0x080259c8
 8006508:	080259cc 	.word	0x080259cc
 800650c:	080259d4 	.word	0x080259d4
 8006510:	080259dc 	.word	0x080259dc
 8006514:	080259e4 	.word	0x080259e4
 8006518:	080259e8 	.word	0x080259e8
 800651c:	080259ec 	.word	0x080259ec

08006520 <lex_next>:

static void lex_next(lex_t *lx){
 8006520:	b5b0      	push	{r4, r5, r7, lr}
 8006522:	b08c      	sub	sp, #48	@ 0x30
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  lex_skip_ws(lx);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	0018      	movs	r0, r3
 800652c:	f7ff fe7f 	bl	800622e <lex_skip_ws>
  char c = lx->s[lx->pos];
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	8892      	ldrh	r2, [r2, #4]
 8006538:	189a      	adds	r2, r3, r2
 800653a:	2529      	movs	r5, #41	@ 0x29
 800653c:	197b      	adds	r3, r7, r5
 800653e:	7812      	ldrb	r2, [r2, #0]
 8006540:	701a      	strb	r2, [r3, #0]
  token_t t; memset(&t,0,sizeof(t)); t.k=T_EOF;
 8006542:	2414      	movs	r4, #20
 8006544:	193b      	adds	r3, r7, r4
 8006546:	2214      	movs	r2, #20
 8006548:	2100      	movs	r1, #0
 800654a:	0018      	movs	r0, r3
 800654c:	f01a fcf6 	bl	8020f3c <memset>
 8006550:	0021      	movs	r1, r4
 8006552:	187b      	adds	r3, r7, r1
 8006554:	2200      	movs	r2, #0
 8006556:	701a      	strb	r2, [r3, #0]

  if (!c){ lx->cur=t; return; }
 8006558:	197b      	adds	r3, r7, r5
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d107      	bne.n	8006570 <lex_next+0x50>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	187a      	adds	r2, r7, r1
 8006564:	3308      	adds	r3, #8
 8006566:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006568:	c313      	stmia	r3!, {r0, r1, r4}
 800656a:	ca03      	ldmia	r2!, {r0, r1}
 800656c:	c303      	stmia	r3!, {r0, r1}
 800656e:	e16e      	b.n	800684e <lex_next+0x32e>

  if (isdigit((unsigned char)c)){
 8006570:	2329      	movs	r3, #41	@ 0x29
 8006572:	18fb      	adds	r3, r7, r3
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	1c5a      	adds	r2, r3, #1
 8006578:	4bb6      	ldr	r3, [pc, #728]	@ (8006854 <lex_next+0x334>)
 800657a:	18d3      	adds	r3, r2, r3
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	001a      	movs	r2, r3
 8006580:	2304      	movs	r3, #4
 8006582:	4013      	ands	r3, r2
 8006584:	d034      	beq.n	80065f0 <lex_next+0xd0>
    int32_t v=0;
 8006586:	2300      	movs	r3, #0
 8006588:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (isdigit((unsigned char)lx->s[lx->pos])){
 800658a:	e014      	b.n	80065b6 <lex_next+0x96>
      v = (int32_t)(v*10 + (lx->s[lx->pos]-'0'));
 800658c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800658e:	0013      	movs	r3, r2
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	189b      	adds	r3, r3, r2
 8006594:	005b      	lsls	r3, r3, #1
 8006596:	0019      	movs	r1, r3
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	8892      	ldrh	r2, [r2, #4]
 80065a0:	189b      	adds	r3, r3, r2
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	3b30      	subs	r3, #48	@ 0x30
 80065a6:	18cb      	adds	r3, r1, r3
 80065a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      lx->pos++;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	889b      	ldrh	r3, [r3, #4]
 80065ae:	3301      	adds	r3, #1
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	809a      	strh	r2, [r3, #4]
    while (isdigit((unsigned char)lx->s[lx->pos])){
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	8892      	ldrh	r2, [r2, #4]
 80065be:	189b      	adds	r3, r3, r2
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	1c5a      	adds	r2, r3, #1
 80065c4:	4ba3      	ldr	r3, [pc, #652]	@ (8006854 <lex_next+0x334>)
 80065c6:	18d3      	adds	r3, r2, r3
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	001a      	movs	r2, r3
 80065cc:	2304      	movs	r3, #4
 80065ce:	4013      	ands	r3, r2
 80065d0:	d1dc      	bne.n	800658c <lex_next+0x6c>
    }
    t.k=T_NUM; t.num=v; lx->cur=t; return;
 80065d2:	2114      	movs	r1, #20
 80065d4:	187b      	adds	r3, r7, r1
 80065d6:	2201      	movs	r2, #1
 80065d8:	701a      	strb	r2, [r3, #0]
 80065da:	187b      	adds	r3, r7, r1
 80065dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065de:	605a      	str	r2, [r3, #4]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	187a      	adds	r2, r7, r1
 80065e4:	3308      	adds	r3, #8
 80065e6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80065e8:	c313      	stmia	r3!, {r0, r1, r4}
 80065ea:	ca03      	ldmia	r2!, {r0, r1}
 80065ec:	c303      	stmia	r3!, {r0, r1}
 80065ee:	e12e      	b.n	800684e <lex_next+0x32e>
  }

  if (is_id0(c)){
 80065f0:	2329      	movs	r3, #41	@ 0x29
 80065f2:	18fb      	adds	r3, r7, r3
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	0018      	movs	r0, r3
 80065f8:	f7ff fda2 	bl	8006140 <is_id0>
 80065fc:	1e03      	subs	r3, r0, #0
 80065fe:	d04c      	beq.n	800669a <lex_next+0x17a>
    char buf[MP_NAME_LEN];
    uint16_t i=0;
 8006600:	232a      	movs	r3, #42	@ 0x2a
 8006602:	18fb      	adds	r3, r7, r3
 8006604:	2200      	movs	r2, #0
 8006606:	801a      	strh	r2, [r3, #0]
    while (is_idn(lx->s[lx->pos]) && i < (MP_NAME_LEN-1)) buf[i++] = lx->s[lx->pos++];
 8006608:	e013      	b.n	8006632 <lex_next+0x112>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	889b      	ldrh	r3, [r3, #4]
 8006612:	1c59      	adds	r1, r3, #1
 8006614:	b288      	uxth	r0, r1
 8006616:	6879      	ldr	r1, [r7, #4]
 8006618:	8088      	strh	r0, [r1, #4]
 800661a:	18d2      	adds	r2, r2, r3
 800661c:	212a      	movs	r1, #42	@ 0x2a
 800661e:	187b      	adds	r3, r7, r1
 8006620:	881b      	ldrh	r3, [r3, #0]
 8006622:	1879      	adds	r1, r7, r1
 8006624:	1c58      	adds	r0, r3, #1
 8006626:	8008      	strh	r0, [r1, #0]
 8006628:	0019      	movs	r1, r3
 800662a:	7812      	ldrb	r2, [r2, #0]
 800662c:	2308      	movs	r3, #8
 800662e:	18fb      	adds	r3, r7, r3
 8006630:	545a      	strb	r2, [r3, r1]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	8892      	ldrh	r2, [r2, #4]
 800663a:	189b      	adds	r3, r3, r2
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	0018      	movs	r0, r3
 8006640:	f7ff fda0 	bl	8006184 <is_idn>
 8006644:	1e03      	subs	r3, r0, #0
 8006646:	d004      	beq.n	8006652 <lex_next+0x132>
 8006648:	232a      	movs	r3, #42	@ 0x2a
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	881b      	ldrh	r3, [r3, #0]
 800664e:	2b0a      	cmp	r3, #10
 8006650:	d9db      	bls.n	800660a <lex_next+0xea>
    buf[i]=0;
 8006652:	232a      	movs	r3, #42	@ 0x2a
 8006654:	18fb      	adds	r3, r7, r3
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	2408      	movs	r4, #8
 800665a:	193a      	adds	r2, r7, r4
 800665c:	2100      	movs	r1, #0
 800665e:	54d1      	strb	r1, [r2, r3]
    t.k = kw_kind(buf);
 8006660:	193b      	adds	r3, r7, r4
 8006662:	0018      	movs	r0, r3
 8006664:	f7ff feb6 	bl	80063d4 <kw_kind>
 8006668:	0003      	movs	r3, r0
 800666a:	001a      	movs	r2, r3
 800666c:	2014      	movs	r0, #20
 800666e:	183b      	adds	r3, r7, r0
 8006670:	701a      	strb	r2, [r3, #0]
    strncpy(t.id, buf, MP_NAME_LEN);
 8006672:	1939      	adds	r1, r7, r4
 8006674:	0004      	movs	r4, r0
 8006676:	183b      	adds	r3, r7, r0
 8006678:	3308      	adds	r3, #8
 800667a:	220c      	movs	r2, #12
 800667c:	0018      	movs	r0, r3
 800667e:	f01a fc76 	bl	8020f6e <strncpy>
    t.id[MP_NAME_LEN-1]=0;
 8006682:	0020      	movs	r0, r4
 8006684:	183b      	adds	r3, r7, r0
 8006686:	2200      	movs	r2, #0
 8006688:	74da      	strb	r2, [r3, #19]
    lx->cur=t; return;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	183a      	adds	r2, r7, r0
 800668e:	3308      	adds	r3, #8
 8006690:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006692:	c313      	stmia	r3!, {r0, r1, r4}
 8006694:	ca03      	ldmia	r2!, {r0, r1}
 8006696:	c303      	stmia	r3!, {r0, r1}
 8006698:	e0d9      	b.n	800684e <lex_next+0x32e>
  }

  if (c==':' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_ASSIGN; lx->cur=t; return; }
 800669a:	2329      	movs	r3, #41	@ 0x29
 800669c:	18fb      	adds	r3, r7, r3
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	2b3a      	cmp	r3, #58	@ 0x3a
 80066a2:	d11a      	bne.n	80066da <lex_next+0x1ba>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	889b      	ldrh	r3, [r3, #4]
 80066ac:	3301      	adds	r3, #1
 80066ae:	18d3      	adds	r3, r2, r3
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	2b3d      	cmp	r3, #61	@ 0x3d
 80066b4:	d111      	bne.n	80066da <lex_next+0x1ba>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	889b      	ldrh	r3, [r3, #4]
 80066ba:	3302      	adds	r3, #2
 80066bc:	b29a      	uxth	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	809a      	strh	r2, [r3, #4]
 80066c2:	2114      	movs	r1, #20
 80066c4:	187b      	adds	r3, r7, r1
 80066c6:	2203      	movs	r2, #3
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	187a      	adds	r2, r7, r1
 80066ce:	3308      	adds	r3, #8
 80066d0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80066d2:	c313      	stmia	r3!, {r0, r1, r4}
 80066d4:	ca03      	ldmia	r2!, {r0, r1}
 80066d6:	c303      	stmia	r3!, {r0, r1}
 80066d8:	e0b9      	b.n	800684e <lex_next+0x32e>
  if (c=='<' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_LTE; lx->cur=t; return; }
 80066da:	2329      	movs	r3, #41	@ 0x29
 80066dc:	18fb      	adds	r3, r7, r3
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	2b3c      	cmp	r3, #60	@ 0x3c
 80066e2:	d11a      	bne.n	800671a <lex_next+0x1fa>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	889b      	ldrh	r3, [r3, #4]
 80066ec:	3301      	adds	r3, #1
 80066ee:	18d3      	adds	r3, r2, r3
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	2b3d      	cmp	r3, #61	@ 0x3d
 80066f4:	d111      	bne.n	800671a <lex_next+0x1fa>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	889b      	ldrh	r3, [r3, #4]
 80066fa:	3302      	adds	r3, #2
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	809a      	strh	r2, [r3, #4]
 8006702:	2114      	movs	r1, #20
 8006704:	187b      	adds	r3, r7, r1
 8006706:	2210      	movs	r2, #16
 8006708:	701a      	strb	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	187a      	adds	r2, r7, r1
 800670e:	3308      	adds	r3, #8
 8006710:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006712:	c313      	stmia	r3!, {r0, r1, r4}
 8006714:	ca03      	ldmia	r2!, {r0, r1}
 8006716:	c303      	stmia	r3!, {r0, r1}
 8006718:	e099      	b.n	800684e <lex_next+0x32e>
  if (c=='>' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_GTE; lx->cur=t; return; }
 800671a:	2329      	movs	r3, #41	@ 0x29
 800671c:	18fb      	adds	r3, r7, r3
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	2b3e      	cmp	r3, #62	@ 0x3e
 8006722:	d11a      	bne.n	800675a <lex_next+0x23a>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	889b      	ldrh	r3, [r3, #4]
 800672c:	3301      	adds	r3, #1
 800672e:	18d3      	adds	r3, r2, r3
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	2b3d      	cmp	r3, #61	@ 0x3d
 8006734:	d111      	bne.n	800675a <lex_next+0x23a>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	889b      	ldrh	r3, [r3, #4]
 800673a:	3302      	adds	r3, #2
 800673c:	b29a      	uxth	r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	809a      	strh	r2, [r3, #4]
 8006742:	2114      	movs	r1, #20
 8006744:	187b      	adds	r3, r7, r1
 8006746:	2212      	movs	r2, #18
 8006748:	701a      	strb	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	187a      	adds	r2, r7, r1
 800674e:	3308      	adds	r3, #8
 8006750:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006752:	c313      	stmia	r3!, {r0, r1, r4}
 8006754:	ca03      	ldmia	r2!, {r0, r1}
 8006756:	c303      	stmia	r3!, {r0, r1}
 8006758:	e079      	b.n	800684e <lex_next+0x32e>
  if (c=='<' && lx->s[lx->pos+1]=='>'){ lx->pos+=2; t.k=T_NEQ; lx->cur=t; return; }
 800675a:	2329      	movs	r3, #41	@ 0x29
 800675c:	18fb      	adds	r3, r7, r3
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	2b3c      	cmp	r3, #60	@ 0x3c
 8006762:	d11a      	bne.n	800679a <lex_next+0x27a>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	889b      	ldrh	r3, [r3, #4]
 800676c:	3301      	adds	r3, #1
 800676e:	18d3      	adds	r3, r2, r3
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	2b3e      	cmp	r3, #62	@ 0x3e
 8006774:	d111      	bne.n	800679a <lex_next+0x27a>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	889b      	ldrh	r3, [r3, #4]
 800677a:	3302      	adds	r3, #2
 800677c:	b29a      	uxth	r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	809a      	strh	r2, [r3, #4]
 8006782:	2114      	movs	r1, #20
 8006784:	187b      	adds	r3, r7, r1
 8006786:	220e      	movs	r2, #14
 8006788:	701a      	strb	r2, [r3, #0]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	187a      	adds	r2, r7, r1
 800678e:	3308      	adds	r3, #8
 8006790:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006792:	c313      	stmia	r3!, {r0, r1, r4}
 8006794:	ca03      	ldmia	r2!, {r0, r1}
 8006796:	c303      	stmia	r3!, {r0, r1}
 8006798:	e059      	b.n	800684e <lex_next+0x32e>

  lx->pos++;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	889b      	ldrh	r3, [r3, #4]
 800679e:	3301      	adds	r3, #1
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	809a      	strh	r2, [r3, #4]
  switch(c){
 80067a6:	2329      	movs	r3, #41	@ 0x29
 80067a8:	18fb      	adds	r3, r7, r3
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	3b25      	subs	r3, #37	@ 0x25
 80067ae:	2b19      	cmp	r3, #25
 80067b0:	d840      	bhi.n	8006834 <lex_next+0x314>
 80067b2:	009a      	lsls	r2, r3, #2
 80067b4:	4b28      	ldr	r3, [pc, #160]	@ (8006858 <lex_next+0x338>)
 80067b6:	18d3      	adds	r3, r2, r3
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	469f      	mov	pc, r3
    case ';': t.k=T_SEMI; break;
 80067bc:	2314      	movs	r3, #20
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	2204      	movs	r2, #4
 80067c2:	701a      	strb	r2, [r3, #0]
 80067c4:	e03b      	b.n	800683e <lex_next+0x31e>
    case '(': t.k=T_LP; break;
 80067c6:	2314      	movs	r3, #20
 80067c8:	18fb      	adds	r3, r7, r3
 80067ca:	2205      	movs	r2, #5
 80067cc:	701a      	strb	r2, [r3, #0]
 80067ce:	e036      	b.n	800683e <lex_next+0x31e>
    case ')': t.k=T_RP; break;
 80067d0:	2314      	movs	r3, #20
 80067d2:	18fb      	adds	r3, r7, r3
 80067d4:	2206      	movs	r2, #6
 80067d6:	701a      	strb	r2, [r3, #0]
 80067d8:	e031      	b.n	800683e <lex_next+0x31e>
    case ',': t.k=T_COMMA; break;
 80067da:	2314      	movs	r3, #20
 80067dc:	18fb      	adds	r3, r7, r3
 80067de:	2207      	movs	r2, #7
 80067e0:	701a      	strb	r2, [r3, #0]
 80067e2:	e02c      	b.n	800683e <lex_next+0x31e>
    case '+': t.k=T_PLUS; break;
 80067e4:	2314      	movs	r3, #20
 80067e6:	18fb      	adds	r3, r7, r3
 80067e8:	2208      	movs	r2, #8
 80067ea:	701a      	strb	r2, [r3, #0]
 80067ec:	e027      	b.n	800683e <lex_next+0x31e>
    case '-': t.k=T_MINUS; break;
 80067ee:	2314      	movs	r3, #20
 80067f0:	18fb      	adds	r3, r7, r3
 80067f2:	2209      	movs	r2, #9
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	e022      	b.n	800683e <lex_next+0x31e>
    case '*': t.k=T_MUL; break;
 80067f8:	2314      	movs	r3, #20
 80067fa:	18fb      	adds	r3, r7, r3
 80067fc:	220a      	movs	r2, #10
 80067fe:	701a      	strb	r2, [r3, #0]
 8006800:	e01d      	b.n	800683e <lex_next+0x31e>
    case '/': t.k=T_DIV; break;
 8006802:	2314      	movs	r3, #20
 8006804:	18fb      	adds	r3, r7, r3
 8006806:	220b      	movs	r2, #11
 8006808:	701a      	strb	r2, [r3, #0]
 800680a:	e018      	b.n	800683e <lex_next+0x31e>
    case '%': t.k=T_MOD; break;
 800680c:	2314      	movs	r3, #20
 800680e:	18fb      	adds	r3, r7, r3
 8006810:	220c      	movs	r2, #12
 8006812:	701a      	strb	r2, [r3, #0]
 8006814:	e013      	b.n	800683e <lex_next+0x31e>
    case '=': t.k=T_EQ; break;
 8006816:	2314      	movs	r3, #20
 8006818:	18fb      	adds	r3, r7, r3
 800681a:	220d      	movs	r2, #13
 800681c:	701a      	strb	r2, [r3, #0]
 800681e:	e00e      	b.n	800683e <lex_next+0x31e>
    case '<': t.k=T_LT; break;
 8006820:	2314      	movs	r3, #20
 8006822:	18fb      	adds	r3, r7, r3
 8006824:	220f      	movs	r2, #15
 8006826:	701a      	strb	r2, [r3, #0]
 8006828:	e009      	b.n	800683e <lex_next+0x31e>
    case '>': t.k=T_GT; break;
 800682a:	2314      	movs	r3, #20
 800682c:	18fb      	adds	r3, r7, r3
 800682e:	2211      	movs	r2, #17
 8006830:	701a      	strb	r2, [r3, #0]
 8006832:	e004      	b.n	800683e <lex_next+0x31e>
    default:  t.k=T_EOF; break;
 8006834:	2314      	movs	r3, #20
 8006836:	18fb      	adds	r3, r7, r3
 8006838:	2200      	movs	r2, #0
 800683a:	701a      	strb	r2, [r3, #0]
 800683c:	46c0      	nop			@ (mov r8, r8)
  }
  lx->cur=t;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2214      	movs	r2, #20
 8006842:	18ba      	adds	r2, r7, r2
 8006844:	3308      	adds	r3, #8
 8006846:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006848:	c313      	stmia	r3!, {r0, r1, r4}
 800684a:	ca03      	ldmia	r2!, {r0, r1}
 800684c:	c303      	stmia	r3!, {r0, r1}
}
 800684e:	46bd      	mov	sp, r7
 8006850:	b00c      	add	sp, #48	@ 0x30
 8006852:	bdb0      	pop	{r4, r5, r7, pc}
 8006854:	08026ffc 	.word	0x08026ffc
 8006858:	08026d78 	.word	0x08026d78

0800685c <set_err>:
  uint8_t fix_n;
} program_t;

static const char *g_err=0;
static int g_err_line=-1;
static void set_err(const char *e, int line){ if(!g_err){ g_err=e; g_err_line=line; } }
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
 8006866:	4b07      	ldr	r3, [pc, #28]	@ (8006884 <set_err+0x28>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d105      	bne.n	800687a <set_err+0x1e>
 800686e:	4b05      	ldr	r3, [pc, #20]	@ (8006884 <set_err+0x28>)
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	4b04      	ldr	r3, [pc, #16]	@ (8006888 <set_err+0x2c>)
 8006876:	683a      	ldr	r2, [r7, #0]
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	46c0      	nop			@ (mov r8, r8)
 800687c:	46bd      	mov	sp, r7
 800687e:	b002      	add	sp, #8
 8006880:	bd80      	pop	{r7, pc}
 8006882:	46c0      	nop			@ (mov r8, r8)
 8006884:	20000924 	.word	0x20000924
 8006888:	20000004 	.word	0x20000004

0800688c <emit_u8>:

static bool emit_u8(program_t *p, uint8_t b){ if (p->len+1>MP_BC_MAX) return false; p->bc[p->len++]=b; return true; }
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	000a      	movs	r2, r1
 8006896:	1cfb      	adds	r3, r7, #3
 8006898:	701a      	strb	r2, [r3, #0]
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	23c0      	movs	r3, #192	@ 0xc0
 800689e:	00db      	lsls	r3, r3, #3
 80068a0:	5ad2      	ldrh	r2, [r2, r3]
 80068a2:	23c0      	movs	r3, #192	@ 0xc0
 80068a4:	00db      	lsls	r3, r3, #3
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d301      	bcc.n	80068ae <emit_u8+0x22>
 80068aa:	2300      	movs	r3, #0
 80068ac:	e00f      	b.n	80068ce <emit_u8+0x42>
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	23c0      	movs	r3, #192	@ 0xc0
 80068b2:	00db      	lsls	r3, r3, #3
 80068b4:	5ad3      	ldrh	r3, [r2, r3]
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	b290      	uxth	r0, r2
 80068ba:	6879      	ldr	r1, [r7, #4]
 80068bc:	22c0      	movs	r2, #192	@ 0xc0
 80068be:	00d2      	lsls	r2, r2, #3
 80068c0:	5288      	strh	r0, [r1, r2]
 80068c2:	0019      	movs	r1, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	1cfa      	adds	r2, r7, #3
 80068c8:	7812      	ldrb	r2, [r2, #0]
 80068ca:	545a      	strb	r2, [r3, r1]
 80068cc:	2301      	movs	r3, #1
 80068ce:	0018      	movs	r0, r3
 80068d0:	46bd      	mov	sp, r7
 80068d2:	b002      	add	sp, #8
 80068d4:	bd80      	pop	{r7, pc}
	...

080068d8 <emit_u16>:
static bool emit_u16(program_t *p, uint16_t v){
 80068d8:	b590      	push	{r4, r7, lr}
 80068da:	b083      	sub	sp, #12
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	000a      	movs	r2, r1
 80068e2:	1cbb      	adds	r3, r7, #2
 80068e4:	801a      	strh	r2, [r3, #0]
  if (p->len+2>MP_BC_MAX) return false;
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	23c0      	movs	r3, #192	@ 0xc0
 80068ea:	00db      	lsls	r3, r3, #3
 80068ec:	5ad3      	ldrh	r3, [r2, r3]
 80068ee:	4a16      	ldr	r2, [pc, #88]	@ (8006948 <emit_u16+0x70>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d901      	bls.n	80068f8 <emit_u16+0x20>
 80068f4:	2300      	movs	r3, #0
 80068f6:	e022      	b.n	800693e <emit_u16+0x66>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	23c0      	movs	r3, #192	@ 0xc0
 80068fc:	00db      	lsls	r3, r3, #3
 80068fe:	5ad3      	ldrh	r3, [r2, r3]
 8006900:	1c5a      	adds	r2, r3, #1
 8006902:	b290      	uxth	r0, r2
 8006904:	6879      	ldr	r1, [r7, #4]
 8006906:	22c0      	movs	r2, #192	@ 0xc0
 8006908:	00d2      	lsls	r2, r2, #3
 800690a:	5288      	strh	r0, [r1, r2]
 800690c:	001a      	movs	r2, r3
 800690e:	1cbb      	adds	r3, r7, #2
 8006910:	881b      	ldrh	r3, [r3, #0]
 8006912:	b2d9      	uxtb	r1, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 8006918:	1cbb      	adds	r3, r7, #2
 800691a:	881b      	ldrh	r3, [r3, #0]
 800691c:	0a1b      	lsrs	r3, r3, #8
 800691e:	b298      	uxth	r0, r3
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	23c0      	movs	r3, #192	@ 0xc0
 8006924:	00db      	lsls	r3, r3, #3
 8006926:	5ad3      	ldrh	r3, [r2, r3]
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	b294      	uxth	r4, r2
 800692c:	6879      	ldr	r1, [r7, #4]
 800692e:	22c0      	movs	r2, #192	@ 0xc0
 8006930:	00d2      	lsls	r2, r2, #3
 8006932:	528c      	strh	r4, [r1, r2]
 8006934:	001a      	movs	r2, r3
 8006936:	b2c1      	uxtb	r1, r0
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	5499      	strb	r1, [r3, r2]
  return true;
 800693c:	2301      	movs	r3, #1
}
 800693e:	0018      	movs	r0, r3
 8006940:	46bd      	mov	sp, r7
 8006942:	b003      	add	sp, #12
 8006944:	bd90      	pop	{r4, r7, pc}
 8006946:	46c0      	nop			@ (mov r8, r8)
 8006948:	000005fe 	.word	0x000005fe

0800694c <emit_u32>:
static bool emit_u32(program_t *p, uint32_t v){
 800694c:	b590      	push	{r4, r7, lr}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  if (p->len+4>MP_BC_MAX) return false;
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	23c0      	movs	r3, #192	@ 0xc0
 800695a:	00db      	lsls	r3, r3, #3
 800695c:	5ad3      	ldrh	r3, [r2, r3]
 800695e:	4a24      	ldr	r2, [pc, #144]	@ (80069f0 <emit_u32+0xa4>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d901      	bls.n	8006968 <emit_u32+0x1c>
 8006964:	2300      	movs	r3, #0
 8006966:	e03f      	b.n	80069e8 <emit_u32+0x9c>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	23c0      	movs	r3, #192	@ 0xc0
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	5ad3      	ldrh	r3, [r2, r3]
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	b290      	uxth	r0, r2
 8006974:	6879      	ldr	r1, [r7, #4]
 8006976:	22c0      	movs	r2, #192	@ 0xc0
 8006978:	00d2      	lsls	r2, r2, #3
 800697a:	5288      	strh	r0, [r1, r2]
 800697c:	001a      	movs	r2, r3
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	b2d9      	uxtb	r1, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	0a18      	lsrs	r0, r3, #8
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	23c0      	movs	r3, #192	@ 0xc0
 800698e:	00db      	lsls	r3, r3, #3
 8006990:	5ad3      	ldrh	r3, [r2, r3]
 8006992:	1c5a      	adds	r2, r3, #1
 8006994:	b294      	uxth	r4, r2
 8006996:	6879      	ldr	r1, [r7, #4]
 8006998:	22c0      	movs	r2, #192	@ 0xc0
 800699a:	00d2      	lsls	r2, r2, #3
 800699c:	528c      	strh	r4, [r1, r2]
 800699e:	001a      	movs	r2, r3
 80069a0:	b2c1      	uxtb	r1, r0
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>16)&0xFF);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	0c18      	lsrs	r0, r3, #16
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	23c0      	movs	r3, #192	@ 0xc0
 80069ae:	00db      	lsls	r3, r3, #3
 80069b0:	5ad3      	ldrh	r3, [r2, r3]
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	b294      	uxth	r4, r2
 80069b6:	6879      	ldr	r1, [r7, #4]
 80069b8:	22c0      	movs	r2, #192	@ 0xc0
 80069ba:	00d2      	lsls	r2, r2, #3
 80069bc:	528c      	strh	r4, [r1, r2]
 80069be:	001a      	movs	r2, r3
 80069c0:	b2c1      	uxtb	r1, r0
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>24)&0xFF);
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	0e18      	lsrs	r0, r3, #24
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	23c0      	movs	r3, #192	@ 0xc0
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	5ad3      	ldrh	r3, [r2, r3]
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	b294      	uxth	r4, r2
 80069d6:	6879      	ldr	r1, [r7, #4]
 80069d8:	22c0      	movs	r2, #192	@ 0xc0
 80069da:	00d2      	lsls	r2, r2, #3
 80069dc:	528c      	strh	r4, [r1, r2]
 80069de:	001a      	movs	r2, r3
 80069e0:	b2c1      	uxtb	r1, r0
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	5499      	strb	r1, [r3, r2]
  return true;
 80069e6:	2301      	movs	r3, #1
}
 80069e8:	0018      	movs	r0, r3
 80069ea:	46bd      	mov	sp, r7
 80069ec:	b003      	add	sp, #12
 80069ee:	bd90      	pop	{r4, r7, pc}
 80069f0:	000005fc 	.word	0x000005fc

080069f4 <emit_pushi>:
static bool emit_pushi(program_t *p, int32_t v){ return emit_u8(p, OP_PUSHI) && emit_u32(p, (uint32_t)v); }
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	6039      	str	r1, [r7, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2101      	movs	r1, #1
 8006a02:	0018      	movs	r0, r3
 8006a04:	f7ff ff42 	bl	800688c <emit_u8>
 8006a08:	1e03      	subs	r3, r0, #0
 8006a0a:	d009      	beq.n	8006a20 <emit_pushi+0x2c>
 8006a0c:	683a      	ldr	r2, [r7, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	0011      	movs	r1, r2
 8006a12:	0018      	movs	r0, r3
 8006a14:	f7ff ff9a 	bl	800694c <emit_u32>
 8006a18:	1e03      	subs	r3, r0, #0
 8006a1a:	d001      	beq.n	8006a20 <emit_pushi+0x2c>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e000      	b.n	8006a22 <emit_pushi+0x2e>
 8006a20:	2300      	movs	r3, #0
 8006a22:	1c1a      	adds	r2, r3, #0
 8006a24:	2301      	movs	r3, #1
 8006a26:	4013      	ands	r3, r2
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	0018      	movs	r0, r3
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	b002      	add	sp, #8
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <patch_u16>:
static bool patch_u16(program_t *p, uint16_t at, uint16_t v){
 8006a32:	b580      	push	{r7, lr}
 8006a34:	b082      	sub	sp, #8
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
 8006a3a:	0008      	movs	r0, r1
 8006a3c:	0011      	movs	r1, r2
 8006a3e:	1cbb      	adds	r3, r7, #2
 8006a40:	1c02      	adds	r2, r0, #0
 8006a42:	801a      	strh	r2, [r3, #0]
 8006a44:	003b      	movs	r3, r7
 8006a46:	1c0a      	adds	r2, r1, #0
 8006a48:	801a      	strh	r2, [r3, #0]
  if (at+1 >= p->len) return false;
 8006a4a:	1cbb      	adds	r3, r7, #2
 8006a4c:	881b      	ldrh	r3, [r3, #0]
 8006a4e:	3301      	adds	r3, #1
 8006a50:	6879      	ldr	r1, [r7, #4]
 8006a52:	22c0      	movs	r2, #192	@ 0xc0
 8006a54:	00d2      	lsls	r2, r2, #3
 8006a56:	5a8a      	ldrh	r2, [r1, r2]
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	db01      	blt.n	8006a60 <patch_u16+0x2e>
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	e011      	b.n	8006a84 <patch_u16+0x52>
  p->bc[at]=(uint8_t)(v&0xFF);
 8006a60:	1cbb      	adds	r3, r7, #2
 8006a62:	881b      	ldrh	r3, [r3, #0]
 8006a64:	003a      	movs	r2, r7
 8006a66:	8812      	ldrh	r2, [r2, #0]
 8006a68:	b2d1      	uxtb	r1, r2
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	54d1      	strb	r1, [r2, r3]
  p->bc[at+1]=(uint8_t)((v>>8)&0xFF);
 8006a6e:	003b      	movs	r3, r7
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	0a1b      	lsrs	r3, r3, #8
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	1cbb      	adds	r3, r7, #2
 8006a78:	881b      	ldrh	r3, [r3, #0]
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	b2d1      	uxtb	r1, r2
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	54d1      	strb	r1, [r2, r3]
  return true;
 8006a82:	2301      	movs	r3, #1
}
 8006a84:	0018      	movs	r0, r3
 8006a86:	46bd      	mov	sp, r7
 8006a88:	b002      	add	sp, #8
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <sym_find>:

static int sym_find(const symtab_t *st, const char *name){
 8006a8c:	b590      	push	{r4, r7, lr}
 8006a8e:	b085      	sub	sp, #20
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	0018      	movs	r0, r3
 8006a9a:	f7ff fb29 	bl	80060f0 <sysvar_find>
 8006a9e:	0003      	movs	r3, r0
 8006aa0:	60bb      	str	r3, [r7, #8]
  if (sv >= 0) return sv;
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	db01      	blt.n	8006aac <sym_find+0x20>
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	e032      	b.n	8006b12 <sym_find+0x86>
  for (uint8_t i=0;i<st->count;i++) if (!strncmp(st->syms[i].name, name, MP_NAME_LEN)) return st->syms[i].idx;
 8006aac:	230f      	movs	r3, #15
 8006aae:	18fb      	adds	r3, r7, r3
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	701a      	strb	r2, [r3, #0]
 8006ab4:	e022      	b.n	8006afc <sym_find+0x70>
 8006ab6:	240f      	movs	r4, #15
 8006ab8:	193b      	adds	r3, r7, r4
 8006aba:	781a      	ldrb	r2, [r3, #0]
 8006abc:	0013      	movs	r3, r2
 8006abe:	005b      	lsls	r3, r3, #1
 8006ac0:	189b      	adds	r3, r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	189b      	adds	r3, r3, r2
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	18d3      	adds	r3, r2, r3
 8006aca:	6839      	ldr	r1, [r7, #0]
 8006acc:	220c      	movs	r2, #12
 8006ace:	0018      	movs	r0, r3
 8006ad0:	f01a fa3c 	bl	8020f4c <strncmp>
 8006ad4:	1e03      	subs	r3, r0, #0
 8006ad6:	d10b      	bne.n	8006af0 <sym_find+0x64>
 8006ad8:	193b      	adds	r3, r7, r4
 8006ada:	781a      	ldrb	r2, [r3, #0]
 8006adc:	6879      	ldr	r1, [r7, #4]
 8006ade:	0013      	movs	r3, r2
 8006ae0:	005b      	lsls	r3, r3, #1
 8006ae2:	189b      	adds	r3, r3, r2
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	189b      	adds	r3, r3, r2
 8006ae8:	18cb      	adds	r3, r1, r3
 8006aea:	330c      	adds	r3, #12
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	e010      	b.n	8006b12 <sym_find+0x86>
 8006af0:	210f      	movs	r1, #15
 8006af2:	187b      	adds	r3, r7, r1
 8006af4:	781a      	ldrb	r2, [r3, #0]
 8006af6:	187b      	adds	r3, r7, r1
 8006af8:	3201      	adds	r2, #1
 8006afa:	701a      	strb	r2, [r3, #0]
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	2382      	movs	r3, #130	@ 0x82
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	5cd3      	ldrb	r3, [r2, r3]
 8006b04:	220f      	movs	r2, #15
 8006b06:	18ba      	adds	r2, r7, r2
 8006b08:	7812      	ldrb	r2, [r2, #0]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d3d3      	bcc.n	8006ab6 <sym_find+0x2a>
  return -1;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	425b      	negs	r3, r3
}
 8006b12:	0018      	movs	r0, r3
 8006b14:	46bd      	mov	sp, r7
 8006b16:	b005      	add	sp, #20
 8006b18:	bd90      	pop	{r4, r7, pc}

08006b1a <sym_get_or_add>:
static int sym_get_or_add(symtab_t *st, const char *name){
 8006b1a:	b590      	push	{r4, r7, lr}
 8006b1c:	b087      	sub	sp, #28
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	0018      	movs	r0, r3
 8006b28:	f7ff fae2 	bl	80060f0 <sysvar_find>
 8006b2c:	0003      	movs	r3, r0
 8006b2e:	617b      	str	r3, [r7, #20]
  if (sv >= 0) return sv;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	db01      	blt.n	8006b3a <sym_get_or_add+0x20>
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	e059      	b.n	8006bee <sym_get_or_add+0xd4>

  int f=sym_find(st,name);
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	0011      	movs	r1, r2
 8006b40:	0018      	movs	r0, r3
 8006b42:	f7ff ffa3 	bl	8006a8c <sym_find>
 8006b46:	0003      	movs	r3, r0
 8006b48:	613b      	str	r3, [r7, #16]
  if (f>=0) return f;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	db01      	blt.n	8006b54 <sym_get_or_add+0x3a>
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	e04c      	b.n	8006bee <sym_get_or_add+0xd4>
  if ((uint16_t)SYSVAR_COUNT + st->count >= MP_MAX_VARS) return -1;
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	2382      	movs	r3, #130	@ 0x82
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	5cd3      	ldrb	r3, [r2, r3]
 8006b5c:	2b0f      	cmp	r3, #15
 8006b5e:	d902      	bls.n	8006b66 <sym_get_or_add+0x4c>
 8006b60:	2301      	movs	r3, #1
 8006b62:	425b      	negs	r3, r3
 8006b64:	e043      	b.n	8006bee <sym_get_or_add+0xd4>

  uint8_t idx = (uint8_t)(SYSVAR_COUNT + st->count);
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	2382      	movs	r3, #130	@ 0x82
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	5cd2      	ldrb	r2, [r2, r3]
 8006b6e:	240f      	movs	r4, #15
 8006b70:	193b      	adds	r3, r7, r4
 8006b72:	3218      	adds	r2, #24
 8006b74:	701a      	strb	r2, [r3, #0]
  strncpy(st->syms[st->count].name, name, MP_NAME_LEN);
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	2382      	movs	r3, #130	@ 0x82
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	5cd3      	ldrb	r3, [r2, r3]
 8006b7e:	001a      	movs	r2, r3
 8006b80:	0013      	movs	r3, r2
 8006b82:	005b      	lsls	r3, r3, #1
 8006b84:	189b      	adds	r3, r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	189b      	adds	r3, r3, r2
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	18d3      	adds	r3, r2, r3
 8006b8e:	6839      	ldr	r1, [r7, #0]
 8006b90:	220c      	movs	r2, #12
 8006b92:	0018      	movs	r0, r3
 8006b94:	f01a f9eb 	bl	8020f6e <strncpy>
  st->syms[st->count].name[MP_NAME_LEN-1]=0;
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	2382      	movs	r3, #130	@ 0x82
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	5cd3      	ldrb	r3, [r2, r3]
 8006ba0:	001a      	movs	r2, r3
 8006ba2:	6879      	ldr	r1, [r7, #4]
 8006ba4:	0013      	movs	r3, r2
 8006ba6:	005b      	lsls	r3, r3, #1
 8006ba8:	189b      	adds	r3, r3, r2
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	189b      	adds	r3, r3, r2
 8006bae:	18cb      	adds	r3, r1, r3
 8006bb0:	330b      	adds	r3, #11
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	701a      	strb	r2, [r3, #0]
  st->syms[st->count].idx=idx;
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	2382      	movs	r3, #130	@ 0x82
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	5cd3      	ldrb	r3, [r2, r3]
 8006bbe:	001a      	movs	r2, r3
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	0013      	movs	r3, r2
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	189b      	adds	r3, r3, r2
 8006bcc:	18cb      	adds	r3, r1, r3
 8006bce:	330c      	adds	r3, #12
 8006bd0:	193a      	adds	r2, r7, r4
 8006bd2:	7812      	ldrb	r2, [r2, #0]
 8006bd4:	701a      	strb	r2, [r3, #0]
  st->count++;
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	2382      	movs	r3, #130	@ 0x82
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	5cd3      	ldrb	r3, [r2, r3]
 8006bde:	3301      	adds	r3, #1
 8006be0:	b2d9      	uxtb	r1, r3
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	2382      	movs	r3, #130	@ 0x82
 8006be6:	009b      	lsls	r3, r3, #2
 8006be8:	54d1      	strb	r1, [r2, r3]
  return idx;
 8006bea:	193b      	adds	r3, r7, r4
 8006bec:	781b      	ldrb	r3, [r3, #0]
}
 8006bee:	0018      	movs	r0, r3
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	b007      	add	sp, #28
 8006bf4:	bd90      	pop	{r4, r7, pc}
	...

08006bf8 <builtin_id>:

/* -------- Builtin name -> id table (EDIT HERE) --------
   - led(i, v) for digital
   - led(i, r, g, b, w) for RGBW (your use-case)
*/
static int builtin_id(const char *name){
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  if (!mp_stricmp(name,"led"))   return 1;
 8006c00:	4a5c      	ldr	r2, [pc, #368]	@ (8006d74 <builtin_id+0x17c>)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	0011      	movs	r1, r2
 8006c06:	0018      	movs	r0, r3
 8006c08:	f7fe fdc6 	bl	8005798 <mp_stricmp>
 8006c0c:	1e03      	subs	r3, r0, #0
 8006c0e:	d101      	bne.n	8006c14 <builtin_id+0x1c>
 8006c10:	2301      	movs	r3, #1
 8006c12:	e0ab      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"wait"))  return 2;
 8006c14:	4a58      	ldr	r2, [pc, #352]	@ (8006d78 <builtin_id+0x180>)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	0011      	movs	r1, r2
 8006c1a:	0018      	movs	r0, r3
 8006c1c:	f7fe fdbc 	bl	8005798 <mp_stricmp>
 8006c20:	1e03      	subs	r3, r0, #0
 8006c22:	d101      	bne.n	8006c28 <builtin_id+0x30>
 8006c24:	2302      	movs	r3, #2
 8006c26:	e0a1      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"delay")) return 2;  /* alias for wait */
 8006c28:	4a54      	ldr	r2, [pc, #336]	@ (8006d7c <builtin_id+0x184>)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	0011      	movs	r1, r2
 8006c2e:	0018      	movs	r0, r3
 8006c30:	f7fe fdb2 	bl	8005798 <mp_stricmp>
 8006c34:	1e03      	subs	r3, r0, #0
 8006c36:	d101      	bne.n	8006c3c <builtin_id+0x44>
 8006c38:	2302      	movs	r3, #2
 8006c3a:	e097      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"battery")) return 3;
 8006c3c:	4a50      	ldr	r2, [pc, #320]	@ (8006d80 <builtin_id+0x188>)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	0011      	movs	r1, r2
 8006c42:	0018      	movs	r0, r3
 8006c44:	f7fe fda8 	bl	8005798 <mp_stricmp>
 8006c48:	1e03      	subs	r3, r0, #0
 8006c4a:	d101      	bne.n	8006c50 <builtin_id+0x58>
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e08d      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"rng"))   return 4;
 8006c50:	4a4c      	ldr	r2, [pc, #304]	@ (8006d84 <builtin_id+0x18c>)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	0011      	movs	r1, r2
 8006c56:	0018      	movs	r0, r3
 8006c58:	f7fe fd9e 	bl	8005798 <mp_stricmp>
 8006c5c:	1e03      	subs	r3, r0, #0
 8006c5e:	d101      	bne.n	8006c64 <builtin_id+0x6c>
 8006c60:	2304      	movs	r3, #4
 8006c62:	e083      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"temp"))  return 5;
 8006c64:	4a48      	ldr	r2, [pc, #288]	@ (8006d88 <builtin_id+0x190>)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	0011      	movs	r1, r2
 8006c6a:	0018      	movs	r0, r3
 8006c6c:	f7fe fd94 	bl	8005798 <mp_stricmp>
 8006c70:	1e03      	subs	r3, r0, #0
 8006c72:	d101      	bne.n	8006c78 <builtin_id+0x80>
 8006c74:	2305      	movs	r3, #5
 8006c76:	e079      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"hum"))   return 6;
 8006c78:	4a44      	ldr	r2, [pc, #272]	@ (8006d8c <builtin_id+0x194>)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	0011      	movs	r1, r2
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f7fe fd8a 	bl	8005798 <mp_stricmp>
 8006c84:	1e03      	subs	r3, r0, #0
 8006c86:	d101      	bne.n	8006c8c <builtin_id+0x94>
 8006c88:	2306      	movs	r3, #6
 8006c8a:	e06f      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"press")) return 7;
 8006c8c:	4a40      	ldr	r2, [pc, #256]	@ (8006d90 <builtin_id+0x198>)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	0011      	movs	r1, r2
 8006c92:	0018      	movs	r0, r3
 8006c94:	f7fe fd80 	bl	8005798 <mp_stricmp>
 8006c98:	1e03      	subs	r3, r0, #0
 8006c9a:	d101      	bne.n	8006ca0 <builtin_id+0xa8>
 8006c9c:	2307      	movs	r3, #7
 8006c9e:	e065      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"btn"))   return 8;
 8006ca0:	4a3c      	ldr	r2, [pc, #240]	@ (8006d94 <builtin_id+0x19c>)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	0011      	movs	r1, r2
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f7fe fd76 	bl	8005798 <mp_stricmp>
 8006cac:	1e03      	subs	r3, r0, #0
 8006cae:	d101      	bne.n	8006cb4 <builtin_id+0xbc>
 8006cb0:	2308      	movs	r3, #8
 8006cb2:	e05b      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"mic"))   return 9;
 8006cb4:	4a38      	ldr	r2, [pc, #224]	@ (8006d98 <builtin_id+0x1a0>)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	0011      	movs	r1, r2
 8006cba:	0018      	movs	r0, r3
 8006cbc:	f7fe fd6c 	bl	8005798 <mp_stricmp>
 8006cc0:	1e03      	subs	r3, r0, #0
 8006cc2:	d101      	bne.n	8006cc8 <builtin_id+0xd0>
 8006cc4:	2309      	movs	r3, #9
 8006cc6:	e051      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"time")) return 10; /* time() or time(yy,mo,dd,hh,mm) */
 8006cc8:	4a34      	ldr	r2, [pc, #208]	@ (8006d9c <builtin_id+0x1a4>)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	0011      	movs	r1, r2
 8006cce:	0018      	movs	r0, r3
 8006cd0:	f7fe fd62 	bl	8005798 <mp_stricmp>
 8006cd4:	1e03      	subs	r3, r0, #0
 8006cd6:	d101      	bne.n	8006cdc <builtin_id+0xe4>
 8006cd8:	230a      	movs	r3, #10
 8006cda:	e047      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"settime")) return 10; /* alias */
 8006cdc:	4a30      	ldr	r2, [pc, #192]	@ (8006da0 <builtin_id+0x1a8>)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	0011      	movs	r1, r2
 8006ce2:	0018      	movs	r0, r3
 8006ce4:	f7fe fd58 	bl	8005798 <mp_stricmp>
 8006ce8:	1e03      	subs	r3, r0, #0
 8006cea:	d101      	bne.n	8006cf0 <builtin_id+0xf8>
 8006cec:	230a      	movs	r3, #10
 8006cee:	e03d      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"setalarm"))return 11; /* setalarm(h,m,s) */
 8006cf0:	4a2c      	ldr	r2, [pc, #176]	@ (8006da4 <builtin_id+0x1ac>)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	0011      	movs	r1, r2
 8006cf6:	0018      	movs	r0, r3
 8006cf8:	f7fe fd4e 	bl	8005798 <mp_stricmp>
 8006cfc:	1e03      	subs	r3, r0, #0
 8006cfe:	d101      	bne.n	8006d04 <builtin_id+0x10c>
 8006d00:	230b      	movs	r3, #11
 8006d02:	e033      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"alarm")) return 11; /* alias for setalarm */
 8006d04:	4a28      	ldr	r2, [pc, #160]	@ (8006da8 <builtin_id+0x1b0>)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	0011      	movs	r1, r2
 8006d0a:	0018      	movs	r0, r3
 8006d0c:	f7fe fd44 	bl	8005798 <mp_stricmp>
 8006d10:	1e03      	subs	r3, r0, #0
 8006d12:	d101      	bne.n	8006d18 <builtin_id+0x120>
 8006d14:	230b      	movs	r3, #11
 8006d16:	e029      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"light")) return 12;
 8006d18:	4a24      	ldr	r2, [pc, #144]	@ (8006dac <builtin_id+0x1b4>)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	0011      	movs	r1, r2
 8006d1e:	0018      	movs	r0, r3
 8006d20:	f7fe fd3a 	bl	8005798 <mp_stricmp>
 8006d24:	1e03      	subs	r3, r0, #0
 8006d26:	d101      	bne.n	8006d2c <builtin_id+0x134>
 8006d28:	230c      	movs	r3, #12
 8006d2a:	e01f      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"ledon")) return 13;
 8006d2c:	4a20      	ldr	r2, [pc, #128]	@ (8006db0 <builtin_id+0x1b8>)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	0011      	movs	r1, r2
 8006d32:	0018      	movs	r0, r3
 8006d34:	f7fe fd30 	bl	8005798 <mp_stricmp>
 8006d38:	1e03      	subs	r3, r0, #0
 8006d3a:	d101      	bne.n	8006d40 <builtin_id+0x148>
 8006d3c:	230d      	movs	r3, #13
 8006d3e:	e015      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"ledoff")) return 14;
 8006d40:	4a1c      	ldr	r2, [pc, #112]	@ (8006db4 <builtin_id+0x1bc>)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	0011      	movs	r1, r2
 8006d46:	0018      	movs	r0, r3
 8006d48:	f7fe fd26 	bl	8005798 <mp_stricmp>
 8006d4c:	1e03      	subs	r3, r0, #0
 8006d4e:	d101      	bne.n	8006d54 <builtin_id+0x15c>
 8006d50:	230e      	movs	r3, #14
 8006d52:	e00b      	b.n	8006d6c <builtin_id+0x174>
  if (!mp_stricmp(name,"beep")) return 15;
 8006d54:	4a18      	ldr	r2, [pc, #96]	@ (8006db8 <builtin_id+0x1c0>)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	0011      	movs	r1, r2
 8006d5a:	0018      	movs	r0, r3
 8006d5c:	f7fe fd1c 	bl	8005798 <mp_stricmp>
 8006d60:	1e03      	subs	r3, r0, #0
 8006d62:	d101      	bne.n	8006d68 <builtin_id+0x170>
 8006d64:	230f      	movs	r3, #15
 8006d66:	e001      	b.n	8006d6c <builtin_id+0x174>
  return -1;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	425b      	negs	r3, r3
}
 8006d6c:	0018      	movs	r0, r3
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	b002      	add	sp, #8
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	080259f0 	.word	0x080259f0
 8006d78:	080259f4 	.word	0x080259f4
 8006d7c:	080259fc 	.word	0x080259fc
 8006d80:	08025a04 	.word	0x08025a04
 8006d84:	08025a0c 	.word	0x08025a0c
 8006d88:	08025a10 	.word	0x08025a10
 8006d8c:	08025a18 	.word	0x08025a18
 8006d90:	08025a1c 	.word	0x08025a1c
 8006d94:	08025a24 	.word	0x08025a24
 8006d98:	08025a28 	.word	0x08025a28
 8006d9c:	08025a2c 	.word	0x08025a2c
 8006da0:	08025a34 	.word	0x08025a34
 8006da4:	08025a3c 	.word	0x08025a3c
 8006da8:	08025a48 	.word	0x08025a48
 8006dac:	08025a50 	.word	0x08025a50
 8006db0:	08025a58 	.word	0x08025a58
 8006db4:	08025a60 	.word	0x08025a60
 8006db8:	08025a68 	.word	0x08025a68

08006dbc <nx>:
  program_t *p;
  int line;
  uint8_t line_count;
  int16_t last_line_idx;
} Ctx;
static void nx(Ctx *c){
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  lex_next(&c->lx);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	0018      	movs	r0, r3
 8006dc8:	f7ff fbaa 	bl	8006520 <lex_next>
  if (c->line_count && c->p){
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	222c      	movs	r2, #44	@ 0x2c
 8006dd0:	5c9b      	ldrb	r3, [r3, r2]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d06a      	beq.n	8006eac <nx+0xf0>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d066      	beq.n	8006eac <nx+0xf0>
    int16_t cur = (int16_t)c->lx.line_idx;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2221      	movs	r2, #33	@ 0x21
 8006de2:	5c9a      	ldrb	r2, [r3, r2]
 8006de4:	210c      	movs	r1, #12
 8006de6:	187b      	adds	r3, r7, r1
 8006de8:	801a      	strh	r2, [r3, #0]
    if (c->last_line_idx != cur){
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	222e      	movs	r2, #46	@ 0x2e
 8006dee:	5e9b      	ldrsh	r3, [r3, r2]
 8006df0:	187a      	adds	r2, r7, r1
 8006df2:	2100      	movs	r1, #0
 8006df4:	5e52      	ldrsh	r2, [r2, r1]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d058      	beq.n	8006eac <nx+0xf0>
      int16_t from = (c->last_line_idx < 0) ? 0 : (int16_t)(c->last_line_idx + 1);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	222e      	movs	r2, #46	@ 0x2e
 8006dfe:	5e9b      	ldrsh	r3, [r3, r2]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	db07      	blt.n	8006e14 <nx+0x58>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	222e      	movs	r2, #46	@ 0x2e
 8006e08:	5e9b      	ldrsh	r3, [r3, r2]
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	b21a      	sxth	r2, r3
 8006e12:	e000      	b.n	8006e16 <nx+0x5a>
 8006e14:	2200      	movs	r2, #0
 8006e16:	210a      	movs	r1, #10
 8006e18:	187b      	adds	r3, r7, r1
 8006e1a:	801a      	strh	r2, [r3, #0]
      for (int16_t i = from; i <= cur && i < (int16_t)c->line_count; i++){
 8006e1c:	230e      	movs	r3, #14
 8006e1e:	18fb      	adds	r3, r7, r3
 8006e20:	187a      	adds	r2, r7, r1
 8006e22:	8812      	ldrh	r2, [r2, #0]
 8006e24:	801a      	strh	r2, [r3, #0]
 8006e26:	e02a      	b.n	8006e7e <nx+0xc2>
        if (c->p->line_addr[i] == 0xFFFFu) c->p->line_addr[i] = c->p->len;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e2c:	210e      	movs	r1, #14
 8006e2e:	187b      	adds	r3, r7, r1
 8006e30:	2000      	movs	r0, #0
 8006e32:	5e1b      	ldrsh	r3, [r3, r0]
 8006e34:	4822      	ldr	r0, [pc, #136]	@ (8006ec0 <nx+0x104>)
 8006e36:	4684      	mov	ip, r0
 8006e38:	4463      	add	r3, ip
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	18d3      	adds	r3, r2, r3
 8006e3e:	3304      	adds	r3, #4
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	4a20      	ldr	r2, [pc, #128]	@ (8006ec4 <nx+0x108>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d111      	bne.n	8006e6c <nx+0xb0>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e50:	187b      	adds	r3, r7, r1
 8006e52:	2100      	movs	r1, #0
 8006e54:	5e5b      	ldrsh	r3, [r3, r1]
 8006e56:	21c0      	movs	r1, #192	@ 0xc0
 8006e58:	00c9      	lsls	r1, r1, #3
 8006e5a:	5a41      	ldrh	r1, [r0, r1]
 8006e5c:	4818      	ldr	r0, [pc, #96]	@ (8006ec0 <nx+0x104>)
 8006e5e:	4684      	mov	ip, r0
 8006e60:	4463      	add	r3, ip
 8006e62:	005b      	lsls	r3, r3, #1
 8006e64:	18d3      	adds	r3, r2, r3
 8006e66:	3304      	adds	r3, #4
 8006e68:	1c0a      	adds	r2, r1, #0
 8006e6a:	801a      	strh	r2, [r3, #0]
      for (int16_t i = from; i <= cur && i < (int16_t)c->line_count; i++){
 8006e6c:	210e      	movs	r1, #14
 8006e6e:	187b      	adds	r3, r7, r1
 8006e70:	2200      	movs	r2, #0
 8006e72:	5e9b      	ldrsh	r3, [r3, r2]
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	3301      	adds	r3, #1
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	187b      	adds	r3, r7, r1
 8006e7c:	801a      	strh	r2, [r3, #0]
 8006e7e:	210e      	movs	r1, #14
 8006e80:	187a      	adds	r2, r7, r1
 8006e82:	230c      	movs	r3, #12
 8006e84:	18fb      	adds	r3, r7, r3
 8006e86:	2000      	movs	r0, #0
 8006e88:	5e12      	ldrsh	r2, [r2, r0]
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	5e1b      	ldrsh	r3, [r3, r0]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	dc07      	bgt.n	8006ea2 <nx+0xe6>
 8006e92:	187b      	adds	r3, r7, r1
 8006e94:	2200      	movs	r2, #0
 8006e96:	5e9b      	ldrsh	r3, [r3, r2]
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	212c      	movs	r1, #44	@ 0x2c
 8006e9c:	5c52      	ldrb	r2, [r2, r1]
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	dbc2      	blt.n	8006e28 <nx+0x6c>
      }
      c->last_line_idx = cur;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	220c      	movs	r2, #12
 8006ea6:	18ba      	adds	r2, r7, r2
 8006ea8:	8812      	ldrh	r2, [r2, #0]
 8006eaa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    }
  }
  c->line = c->lx.line_no;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8006eb0:	001a      	movs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006eb6:	46c0      	nop			@ (mov r8, r8)
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	b004      	add	sp, #16
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	46c0      	nop			@ (mov r8, r8)
 8006ec0:	00000404 	.word	0x00000404
 8006ec4:	0000ffff 	.word	0x0000ffff

08006ec8 <ac>:
static bool ac(Ctx *c, tok_t k){ if (c->lx.cur.k==k){ nx(c); return true; } return false; }
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	000a      	movs	r2, r1
 8006ed2:	1cfb      	adds	r3, r7, #3
 8006ed4:	701a      	strb	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	7a1b      	ldrb	r3, [r3, #8]
 8006eda:	1cfa      	adds	r2, r7, #3
 8006edc:	7812      	ldrb	r2, [r2, #0]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d105      	bne.n	8006eee <ac+0x26>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	f7ff ff69 	bl	8006dbc <nx>
 8006eea:	2301      	movs	r3, #1
 8006eec:	e000      	b.n	8006ef0 <ac+0x28>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	0018      	movs	r0, r3
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	b002      	add	sp, #8
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <ex>:
static bool ex(Ctx *c, tok_t k, const char *msg){ if (ac(c,k)) return true; set_err(msg,c->line); return false; }
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	607a      	str	r2, [r7, #4]
 8006f02:	200b      	movs	r0, #11
 8006f04:	183b      	adds	r3, r7, r0
 8006f06:	1c0a      	adds	r2, r1, #0
 8006f08:	701a      	strb	r2, [r3, #0]
 8006f0a:	183b      	adds	r3, r7, r0
 8006f0c:	781a      	ldrb	r2, [r3, #0]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	0011      	movs	r1, r2
 8006f12:	0018      	movs	r0, r3
 8006f14:	f7ff ffd8 	bl	8006ec8 <ac>
 8006f18:	1e03      	subs	r3, r0, #0
 8006f1a:	d001      	beq.n	8006f20 <ex+0x28>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e007      	b.n	8006f30 <ex+0x38>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	0011      	movs	r1, r2
 8006f28:	0018      	movs	r0, r3
 8006f2a:	f7ff fc97 	bl	800685c <set_err>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	0018      	movs	r0, r3
 8006f32:	46bd      	mov	sp, r7
 8006f34:	b004      	add	sp, #16
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <primary>:

static bool expr(Ctx *c);

static bool primary(Ctx *c){
 8006f38:	b590      	push	{r4, r7, lr}
 8006f3a:	b08b      	sub	sp, #44	@ 0x2c
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k==T_NUM){
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	7a1b      	ldrb	r3, [r3, #8]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d11f      	bne.n	8006f88 <primary+0x50>
    int32_t v=c->lx.cur.num; nx(c);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	61bb      	str	r3, [r7, #24]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	0018      	movs	r0, r3
 8006f52:	f7ff ff33 	bl	8006dbc <nx>
    if (!emit_pushi(c->p, v)){ set_err("bytecode overflow", c->line); return false; }
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5a:	69ba      	ldr	r2, [r7, #24]
 8006f5c:	0011      	movs	r1, r2
 8006f5e:	0018      	movs	r0, r3
 8006f60:	f7ff fd48 	bl	80069f4 <emit_pushi>
 8006f64:	0003      	movs	r3, r0
 8006f66:	001a      	movs	r2, r3
 8006f68:	2301      	movs	r3, #1
 8006f6a:	4053      	eors	r3, r2
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d008      	beq.n	8006f84 <primary+0x4c>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f76:	4b96      	ldr	r3, [pc, #600]	@ (80071d0 <primary+0x298>)
 8006f78:	0011      	movs	r1, r2
 8006f7a:	0018      	movs	r0, r3
 8006f7c:	f7ff fc6e 	bl	800685c <set_err>
 8006f80:	2300      	movs	r3, #0
 8006f82:	e120      	b.n	80071c6 <primary+0x28e>
    return true;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e11e      	b.n	80071c6 <primary+0x28e>
  }
  if (c->lx.cur.k==T_ID){
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	7a1b      	ldrb	r3, [r3, #8]
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d000      	beq.n	8006f92 <primary+0x5a>
 8006f90:	e0f5      	b.n	800717e <primary+0x246>
    char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	3310      	adds	r3, #16
 8006f96:	0019      	movs	r1, r3
 8006f98:	240c      	movs	r4, #12
 8006f9a:	193b      	adds	r3, r7, r4
 8006f9c:	220c      	movs	r2, #12
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	f019 ffe5 	bl	8020f6e <strncpy>
 8006fa4:	193b      	adds	r3, r7, r4
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	72da      	strb	r2, [r3, #11]
    nx(c);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	0018      	movs	r0, r3
 8006fae:	f7ff ff05 	bl	8006dbc <nx>

    if (ac(c, T_LP)){
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2105      	movs	r1, #5
 8006fb6:	0018      	movs	r0, r3
 8006fb8:	f7ff ff86 	bl	8006ec8 <ac>
 8006fbc:	1e03      	subs	r3, r0, #0
 8006fbe:	d100      	bne.n	8006fc2 <primary+0x8a>
 8006fc0:	e09d      	b.n	80070fe <primary+0x1c6>
      int id = builtin_id(nm);
 8006fc2:	193b      	adds	r3, r7, r4
 8006fc4:	0018      	movs	r0, r3
 8006fc6:	f7ff fe17 	bl	8006bf8 <builtin_id>
 8006fca:	0003      	movs	r3, r0
 8006fcc:	61fb      	str	r3, [r7, #28]
      if (id<0){ set_err("unknown function", c->line); return false; }
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	da08      	bge.n	8006fe6 <primary+0xae>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006fd8:	4b7e      	ldr	r3, [pc, #504]	@ (80071d4 <primary+0x29c>)
 8006fda:	0011      	movs	r1, r2
 8006fdc:	0018      	movs	r0, r3
 8006fde:	f7ff fc3d 	bl	800685c <set_err>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	e0ef      	b.n	80071c6 <primary+0x28e>

      uint8_t argc=0;
 8006fe6:	2327      	movs	r3, #39	@ 0x27
 8006fe8:	18fb      	adds	r3, r7, r3
 8006fea:	2200      	movs	r2, #0
 8006fec:	701a      	strb	r2, [r3, #0]
      if (!ac(c, T_RP)){
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2106      	movs	r1, #6
 8006ff2:	0018      	movs	r0, r3
 8006ff4:	f7ff ff68 	bl	8006ec8 <ac>
 8006ff8:	0003      	movs	r3, r0
 8006ffa:	001a      	movs	r2, r3
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	4053      	eors	r3, r2
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b00      	cmp	r3, #0
 8007004:	d038      	beq.n	8007078 <primary+0x140>
        while (1){
          if (!expr(c)) return false;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	0018      	movs	r0, r3
 800700a:	f000 fb2b 	bl	8007664 <expr>
 800700e:	0003      	movs	r3, r0
 8007010:	001a      	movs	r2, r3
 8007012:	2301      	movs	r3, #1
 8007014:	4053      	eors	r3, r2
 8007016:	b2db      	uxtb	r3, r3
 8007018:	2b00      	cmp	r3, #0
 800701a:	d001      	beq.n	8007020 <primary+0xe8>
 800701c:	2300      	movs	r3, #0
 800701e:	e0d2      	b.n	80071c6 <primary+0x28e>
          argc++;
 8007020:	2127      	movs	r1, #39	@ 0x27
 8007022:	187b      	adds	r3, r7, r1
 8007024:	781a      	ldrb	r2, [r3, #0]
 8007026:	187b      	adds	r3, r7, r1
 8007028:	3201      	adds	r2, #1
 800702a:	701a      	strb	r2, [r3, #0]
          if (argc>8){ set_err("too many args", c->line); return false; }
 800702c:	187b      	adds	r3, r7, r1
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	2b08      	cmp	r3, #8
 8007032:	d908      	bls.n	8007046 <primary+0x10e>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007038:	4b67      	ldr	r3, [pc, #412]	@ (80071d8 <primary+0x2a0>)
 800703a:	0011      	movs	r1, r2
 800703c:	0018      	movs	r0, r3
 800703e:	f7ff fc0d 	bl	800685c <set_err>
 8007042:	2300      	movs	r3, #0
 8007044:	e0bf      	b.n	80071c6 <primary+0x28e>
          if (ac(c, T_COMMA)) continue;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2107      	movs	r1, #7
 800704a:	0018      	movs	r0, r3
 800704c:	f7ff ff3c 	bl	8006ec8 <ac>
 8007050:	1e03      	subs	r3, r0, #0
 8007052:	d10e      	bne.n	8007072 <primary+0x13a>
          if (!ex(c, T_RP, "expected ')'")) return false;
 8007054:	4a61      	ldr	r2, [pc, #388]	@ (80071dc <primary+0x2a4>)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2106      	movs	r1, #6
 800705a:	0018      	movs	r0, r3
 800705c:	f7ff ff4c 	bl	8006ef8 <ex>
 8007060:	0003      	movs	r3, r0
 8007062:	001a      	movs	r2, r3
 8007064:	2301      	movs	r3, #1
 8007066:	4053      	eors	r3, r2
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <primary+0x13e>
 800706e:	2300      	movs	r3, #0
 8007070:	e0a9      	b.n	80071c6 <primary+0x28e>
          if (ac(c, T_COMMA)) continue;
 8007072:	46c0      	nop			@ (mov r8, r8)
          if (!expr(c)) return false;
 8007074:	e7c7      	b.n	8007006 <primary+0xce>
          break;
 8007076:	46c0      	nop			@ (mov r8, r8)
        }
      }

      if (id==2){
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	2b02      	cmp	r3, #2
 800707c:	d108      	bne.n	8007090 <primary+0x158>
        set_err("wait/delay only as statement", c->line); return false;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007082:	4b57      	ldr	r3, [pc, #348]	@ (80071e0 <primary+0x2a8>)
 8007084:	0011      	movs	r1, r2
 8007086:	0018      	movs	r0, r3
 8007088:	f7ff fbe8 	bl	800685c <set_err>
 800708c:	2300      	movs	r3, #0
 800708e:	e09a      	b.n	80071c6 <primary+0x28e>
      }

      if (!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007094:	2115      	movs	r1, #21
 8007096:	0018      	movs	r0, r3
 8007098:	f7ff fbf8 	bl	800688c <emit_u8>
 800709c:	0003      	movs	r3, r0
 800709e:	001a      	movs	r2, r3
 80070a0:	2301      	movs	r3, #1
 80070a2:	4053      	eors	r3, r2
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d11e      	bne.n	80070e8 <primary+0x1b0>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ae:	69fa      	ldr	r2, [r7, #28]
 80070b0:	b2d2      	uxtb	r2, r2
 80070b2:	0011      	movs	r1, r2
 80070b4:	0018      	movs	r0, r3
 80070b6:	f7ff fbe9 	bl	800688c <emit_u8>
 80070ba:	0003      	movs	r3, r0
 80070bc:	001a      	movs	r2, r3
 80070be:	2301      	movs	r3, #1
 80070c0:	4053      	eors	r3, r2
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d10f      	bne.n	80070e8 <primary+0x1b0>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070cc:	2327      	movs	r3, #39	@ 0x27
 80070ce:	18fb      	adds	r3, r7, r3
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	0019      	movs	r1, r3
 80070d4:	0010      	movs	r0, r2
 80070d6:	f7ff fbd9 	bl	800688c <emit_u8>
 80070da:	0003      	movs	r3, r0
 80070dc:	001a      	movs	r2, r3
 80070de:	2301      	movs	r3, #1
 80070e0:	4053      	eors	r3, r2
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d008      	beq.n	80070fa <primary+0x1c2>
        set_err("bytecode overflow", c->line); return false;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070ec:	4b38      	ldr	r3, [pc, #224]	@ (80071d0 <primary+0x298>)
 80070ee:	0011      	movs	r1, r2
 80070f0:	0018      	movs	r0, r3
 80070f2:	f7ff fbb3 	bl	800685c <set_err>
 80070f6:	2300      	movs	r3, #0
 80070f8:	e065      	b.n	80071c6 <primary+0x28e>
      }
      return true;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e063      	b.n	80071c6 <primary+0x28e>
    }

    int idx=sym_get_or_add(&c->p->st, nm);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007102:	4a38      	ldr	r2, [pc, #224]	@ (80071e4 <primary+0x2ac>)
 8007104:	4694      	mov	ip, r2
 8007106:	4463      	add	r3, ip
 8007108:	220c      	movs	r2, #12
 800710a:	18ba      	adds	r2, r7, r2
 800710c:	0011      	movs	r1, r2
 800710e:	0018      	movs	r0, r3
 8007110:	f7ff fd03 	bl	8006b1a <sym_get_or_add>
 8007114:	0003      	movs	r3, r0
 8007116:	623b      	str	r3, [r7, #32]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 8007118:	6a3b      	ldr	r3, [r7, #32]
 800711a:	2b00      	cmp	r3, #0
 800711c:	da08      	bge.n	8007130 <primary+0x1f8>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007122:	4b31      	ldr	r3, [pc, #196]	@ (80071e8 <primary+0x2b0>)
 8007124:	0011      	movs	r1, r2
 8007126:	0018      	movs	r0, r3
 8007128:	f7ff fb98 	bl	800685c <set_err>
 800712c:	2300      	movs	r3, #0
 800712e:	e04a      	b.n	80071c6 <primary+0x28e>
    if (!emit_u8(c->p, OP_LOAD) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007134:	2102      	movs	r1, #2
 8007136:	0018      	movs	r0, r3
 8007138:	f7ff fba8 	bl	800688c <emit_u8>
 800713c:	0003      	movs	r3, r0
 800713e:	001a      	movs	r2, r3
 8007140:	2301      	movs	r3, #1
 8007142:	4053      	eors	r3, r2
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10e      	bne.n	8007168 <primary+0x230>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714e:	6a3a      	ldr	r2, [r7, #32]
 8007150:	b2d2      	uxtb	r2, r2
 8007152:	0011      	movs	r1, r2
 8007154:	0018      	movs	r0, r3
 8007156:	f7ff fb99 	bl	800688c <emit_u8>
 800715a:	0003      	movs	r3, r0
 800715c:	001a      	movs	r2, r3
 800715e:	2301      	movs	r3, #1
 8007160:	4053      	eors	r3, r2
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b00      	cmp	r3, #0
 8007166:	d008      	beq.n	800717a <primary+0x242>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800716c:	4b18      	ldr	r3, [pc, #96]	@ (80071d0 <primary+0x298>)
 800716e:	0011      	movs	r1, r2
 8007170:	0018      	movs	r0, r3
 8007172:	f7ff fb73 	bl	800685c <set_err>
 8007176:	2300      	movs	r3, #0
 8007178:	e025      	b.n	80071c6 <primary+0x28e>
    return true;
 800717a:	2301      	movs	r3, #1
 800717c:	e023      	b.n	80071c6 <primary+0x28e>
  }
  if (ac(c, T_LP)){
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2105      	movs	r1, #5
 8007182:	0018      	movs	r0, r3
 8007184:	f7ff fea0 	bl	8006ec8 <ac>
 8007188:	1e03      	subs	r3, r0, #0
 800718a:	d014      	beq.n	80071b6 <primary+0x27e>
    if (!expr(c)) return false;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	0018      	movs	r0, r3
 8007190:	f000 fa68 	bl	8007664 <expr>
 8007194:	0003      	movs	r3, r0
 8007196:	001a      	movs	r2, r3
 8007198:	2301      	movs	r3, #1
 800719a:	4053      	eors	r3, r2
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <primary+0x26e>
 80071a2:	2300      	movs	r3, #0
 80071a4:	e00f      	b.n	80071c6 <primary+0x28e>
    return ex(c, T_RP, "expected ')'");
 80071a6:	4a0d      	ldr	r2, [pc, #52]	@ (80071dc <primary+0x2a4>)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2106      	movs	r1, #6
 80071ac:	0018      	movs	r0, r3
 80071ae:	f7ff fea3 	bl	8006ef8 <ex>
 80071b2:	0003      	movs	r3, r0
 80071b4:	e007      	b.n	80071c6 <primary+0x28e>
  }
  set_err("expected number/identifier/(expr)", c->line);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071ba:	4b0c      	ldr	r3, [pc, #48]	@ (80071ec <primary+0x2b4>)
 80071bc:	0011      	movs	r1, r2
 80071be:	0018      	movs	r0, r3
 80071c0:	f7ff fb4c 	bl	800685c <set_err>
  return false;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	0018      	movs	r0, r3
 80071c8:	46bd      	mov	sp, r7
 80071ca:	b00b      	add	sp, #44	@ 0x2c
 80071cc:	bd90      	pop	{r4, r7, pc}
 80071ce:	46c0      	nop			@ (mov r8, r8)
 80071d0:	08025a70 	.word	0x08025a70
 80071d4:	08025a84 	.word	0x08025a84
 80071d8:	08025a98 	.word	0x08025a98
 80071dc:	08025aa8 	.word	0x08025aa8
 80071e0:	08025ab8 	.word	0x08025ab8
 80071e4:	00000602 	.word	0x00000602
 80071e8:	08025ad8 	.word	0x08025ad8
 80071ec:	08025aec 	.word	0x08025aec

080071f0 <unary>:

static bool unary(Ctx *c){
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  if (ac(c, T_MINUS)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NEG)){ set_err("bytecode overflow", c->line); return false; } return true; }
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2109      	movs	r1, #9
 80071fc:	0018      	movs	r0, r3
 80071fe:	f7ff fe63 	bl	8006ec8 <ac>
 8007202:	1e03      	subs	r3, r0, #0
 8007204:	d024      	beq.n	8007250 <unary+0x60>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	0018      	movs	r0, r3
 800720a:	f7ff fff1 	bl	80071f0 <unary>
 800720e:	0003      	movs	r3, r0
 8007210:	001a      	movs	r2, r3
 8007212:	2301      	movs	r3, #1
 8007214:	4053      	eors	r3, r2
 8007216:	b2db      	uxtb	r3, r3
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <unary+0x30>
 800721c:	2300      	movs	r3, #0
 800721e:	e048      	b.n	80072b2 <unary+0xc2>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007224:	2109      	movs	r1, #9
 8007226:	0018      	movs	r0, r3
 8007228:	f7ff fb30 	bl	800688c <emit_u8>
 800722c:	0003      	movs	r3, r0
 800722e:	001a      	movs	r2, r3
 8007230:	2301      	movs	r3, #1
 8007232:	4053      	eors	r3, r2
 8007234:	b2db      	uxtb	r3, r3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d008      	beq.n	800724c <unary+0x5c>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800723e:	4b1f      	ldr	r3, [pc, #124]	@ (80072bc <unary+0xcc>)
 8007240:	0011      	movs	r1, r2
 8007242:	0018      	movs	r0, r3
 8007244:	f7ff fb0a 	bl	800685c <set_err>
 8007248:	2300      	movs	r3, #0
 800724a:	e032      	b.n	80072b2 <unary+0xc2>
 800724c:	2301      	movs	r3, #1
 800724e:	e030      	b.n	80072b2 <unary+0xc2>
  if (ac(c, T_NOT)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NOT)){ set_err("bytecode overflow", c->line); return false; } return true; }
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	211f      	movs	r1, #31
 8007254:	0018      	movs	r0, r3
 8007256:	f7ff fe37 	bl	8006ec8 <ac>
 800725a:	1e03      	subs	r3, r0, #0
 800725c:	d024      	beq.n	80072a8 <unary+0xb8>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	0018      	movs	r0, r3
 8007262:	f7ff ffc5 	bl	80071f0 <unary>
 8007266:	0003      	movs	r3, r0
 8007268:	001a      	movs	r2, r3
 800726a:	2301      	movs	r3, #1
 800726c:	4053      	eors	r3, r2
 800726e:	b2db      	uxtb	r3, r3
 8007270:	2b00      	cmp	r3, #0
 8007272:	d001      	beq.n	8007278 <unary+0x88>
 8007274:	2300      	movs	r3, #0
 8007276:	e01c      	b.n	80072b2 <unary+0xc2>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727c:	2112      	movs	r1, #18
 800727e:	0018      	movs	r0, r3
 8007280:	f7ff fb04 	bl	800688c <emit_u8>
 8007284:	0003      	movs	r3, r0
 8007286:	001a      	movs	r2, r3
 8007288:	2301      	movs	r3, #1
 800728a:	4053      	eors	r3, r2
 800728c:	b2db      	uxtb	r3, r3
 800728e:	2b00      	cmp	r3, #0
 8007290:	d008      	beq.n	80072a4 <unary+0xb4>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007296:	4b09      	ldr	r3, [pc, #36]	@ (80072bc <unary+0xcc>)
 8007298:	0011      	movs	r1, r2
 800729a:	0018      	movs	r0, r3
 800729c:	f7ff fade 	bl	800685c <set_err>
 80072a0:	2300      	movs	r3, #0
 80072a2:	e006      	b.n	80072b2 <unary+0xc2>
 80072a4:	2301      	movs	r3, #1
 80072a6:	e004      	b.n	80072b2 <unary+0xc2>
  return primary(c);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	0018      	movs	r0, r3
 80072ac:	f7ff fe44 	bl	8006f38 <primary>
 80072b0:	0003      	movs	r3, r0
}
 80072b2:	0018      	movs	r0, r3
 80072b4:	46bd      	mov	sp, r7
 80072b6:	b002      	add	sp, #8
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	46c0      	nop			@ (mov r8, r8)
 80072bc:	08025a70 	.word	0x08025a70

080072c0 <mul>:

static bool mul(Ctx *c){
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  if (!unary(c)) return false;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	0018      	movs	r0, r3
 80072cc:	f7ff ff90 	bl	80071f0 <unary>
 80072d0:	0003      	movs	r3, r0
 80072d2:	001a      	movs	r2, r3
 80072d4:	2301      	movs	r3, #1
 80072d6:	4053      	eors	r3, r2
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d040      	beq.n	8007360 <mul+0xa0>
 80072de:	2300      	movs	r3, #0
 80072e0:	e04b      	b.n	800737a <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
    tok_t op=c->lx.cur.k; nx(c);
 80072e2:	230f      	movs	r3, #15
 80072e4:	18fb      	adds	r3, r7, r3
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	7a12      	ldrb	r2, [r2, #8]
 80072ea:	701a      	strb	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	0018      	movs	r0, r3
 80072f0:	f7ff fd64 	bl	8006dbc <nx>
    if(!unary(c)) return false;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	0018      	movs	r0, r3
 80072f8:	f7ff ff7a 	bl	80071f0 <unary>
 80072fc:	0003      	movs	r3, r0
 80072fe:	001a      	movs	r2, r3
 8007300:	2301      	movs	r3, #1
 8007302:	4053      	eors	r3, r2
 8007304:	b2db      	uxtb	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <mul+0x4e>
 800730a:	2300      	movs	r3, #0
 800730c:	e035      	b.n	800737a <mul+0xba>
    uint8_t bc=(op==T_MUL)?OP_MUL:(op==T_DIV)?OP_DIV:OP_MOD;
 800730e:	220f      	movs	r2, #15
 8007310:	18bb      	adds	r3, r7, r2
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	2b0a      	cmp	r3, #10
 8007316:	d007      	beq.n	8007328 <mul+0x68>
 8007318:	18bb      	adds	r3, r7, r2
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	2b0b      	cmp	r3, #11
 800731e:	d101      	bne.n	8007324 <mul+0x64>
 8007320:	2307      	movs	r3, #7
 8007322:	e002      	b.n	800732a <mul+0x6a>
 8007324:	2308      	movs	r3, #8
 8007326:	e000      	b.n	800732a <mul+0x6a>
 8007328:	2306      	movs	r3, #6
 800732a:	210e      	movs	r1, #14
 800732c:	187a      	adds	r2, r7, r1
 800732e:	7013      	strb	r3, [r2, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007334:	187b      	adds	r3, r7, r1
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	0019      	movs	r1, r3
 800733a:	0010      	movs	r0, r2
 800733c:	f7ff faa6 	bl	800688c <emit_u8>
 8007340:	0003      	movs	r3, r0
 8007342:	001a      	movs	r2, r3
 8007344:	2301      	movs	r3, #1
 8007346:	4053      	eors	r3, r2
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d008      	beq.n	8007360 <mul+0xa0>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007352:	4b0c      	ldr	r3, [pc, #48]	@ (8007384 <mul+0xc4>)
 8007354:	0011      	movs	r1, r2
 8007356:	0018      	movs	r0, r3
 8007358:	f7ff fa80 	bl	800685c <set_err>
 800735c:	2300      	movs	r3, #0
 800735e:	e00c      	b.n	800737a <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	7a1b      	ldrb	r3, [r3, #8]
 8007364:	2b0a      	cmp	r3, #10
 8007366:	d0bc      	beq.n	80072e2 <mul+0x22>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	7a1b      	ldrb	r3, [r3, #8]
 800736c:	2b0b      	cmp	r3, #11
 800736e:	d0b8      	beq.n	80072e2 <mul+0x22>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	7a1b      	ldrb	r3, [r3, #8]
 8007374:	2b0c      	cmp	r3, #12
 8007376:	d0b4      	beq.n	80072e2 <mul+0x22>
  }
  return true;
 8007378:	2301      	movs	r3, #1
}
 800737a:	0018      	movs	r0, r3
 800737c:	46bd      	mov	sp, r7
 800737e:	b004      	add	sp, #16
 8007380:	bd80      	pop	{r7, pc}
 8007382:	46c0      	nop			@ (mov r8, r8)
 8007384:	08025a70 	.word	0x08025a70

08007388 <add>:

static bool add(Ctx *c){
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  if (!mul(c)) return false;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	0018      	movs	r0, r3
 8007394:	f7ff ff94 	bl	80072c0 <mul>
 8007398:	0003      	movs	r3, r0
 800739a:	001a      	movs	r2, r3
 800739c:	2301      	movs	r3, #1
 800739e:	4053      	eors	r3, r2
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d03a      	beq.n	800741c <add+0x94>
 80073a6:	2300      	movs	r3, #0
 80073a8:	e041      	b.n	800742e <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
    tok_t op=c->lx.cur.k; nx(c);
 80073aa:	230f      	movs	r3, #15
 80073ac:	18fb      	adds	r3, r7, r3
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	7a12      	ldrb	r2, [r2, #8]
 80073b2:	701a      	strb	r2, [r3, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	0018      	movs	r0, r3
 80073b8:	f7ff fd00 	bl	8006dbc <nx>
    if(!mul(c)) return false;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	0018      	movs	r0, r3
 80073c0:	f7ff ff7e 	bl	80072c0 <mul>
 80073c4:	0003      	movs	r3, r0
 80073c6:	001a      	movs	r2, r3
 80073c8:	2301      	movs	r3, #1
 80073ca:	4053      	eors	r3, r2
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d001      	beq.n	80073d6 <add+0x4e>
 80073d2:	2300      	movs	r3, #0
 80073d4:	e02b      	b.n	800742e <add+0xa6>
    uint8_t bc=(op==T_PLUS)?OP_ADD:OP_SUB;
 80073d6:	230f      	movs	r3, #15
 80073d8:	18fb      	adds	r3, r7, r3
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	2b08      	cmp	r3, #8
 80073de:	d101      	bne.n	80073e4 <add+0x5c>
 80073e0:	2204      	movs	r2, #4
 80073e2:	e000      	b.n	80073e6 <add+0x5e>
 80073e4:	2205      	movs	r2, #5
 80073e6:	210e      	movs	r1, #14
 80073e8:	187b      	adds	r3, r7, r1
 80073ea:	701a      	strb	r2, [r3, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80073f0:	187b      	adds	r3, r7, r1
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	0019      	movs	r1, r3
 80073f6:	0010      	movs	r0, r2
 80073f8:	f7ff fa48 	bl	800688c <emit_u8>
 80073fc:	0003      	movs	r3, r0
 80073fe:	001a      	movs	r2, r3
 8007400:	2301      	movs	r3, #1
 8007402:	4053      	eors	r3, r2
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b00      	cmp	r3, #0
 8007408:	d008      	beq.n	800741c <add+0x94>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800740e:	4b0a      	ldr	r3, [pc, #40]	@ (8007438 <add+0xb0>)
 8007410:	0011      	movs	r1, r2
 8007412:	0018      	movs	r0, r3
 8007414:	f7ff fa22 	bl	800685c <set_err>
 8007418:	2300      	movs	r3, #0
 800741a:	e008      	b.n	800742e <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	7a1b      	ldrb	r3, [r3, #8]
 8007420:	2b08      	cmp	r3, #8
 8007422:	d0c2      	beq.n	80073aa <add+0x22>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	7a1b      	ldrb	r3, [r3, #8]
 8007428:	2b09      	cmp	r3, #9
 800742a:	d0be      	beq.n	80073aa <add+0x22>
  }
  return true;
 800742c:	2301      	movs	r3, #1
}
 800742e:	0018      	movs	r0, r3
 8007430:	46bd      	mov	sp, r7
 8007432:	b004      	add	sp, #16
 8007434:	bd80      	pop	{r7, pc}
 8007436:	46c0      	nop			@ (mov r8, r8)
 8007438:	08025a70 	.word	0x08025a70

0800743c <cmp>:

static bool cmp(Ctx *c){
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  if (!add(c)) return false;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	0018      	movs	r0, r3
 8007448:	f7ff ff9e 	bl	8007388 <add>
 800744c:	0003      	movs	r3, r0
 800744e:	001a      	movs	r2, r3
 8007450:	2301      	movs	r3, #1
 8007452:	4053      	eors	r3, r2
 8007454:	b2db      	uxtb	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d05e      	beq.n	8007518 <cmp+0xdc>
 800745a:	2300      	movs	r3, #0
 800745c:	e075      	b.n	800754a <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
    tok_t op=c->lx.cur.k; nx(c);
 800745e:	230e      	movs	r3, #14
 8007460:	18fb      	adds	r3, r7, r3
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	7a12      	ldrb	r2, [r2, #8]
 8007466:	701a      	strb	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	0018      	movs	r0, r3
 800746c:	f7ff fca6 	bl	8006dbc <nx>
    if(!add(c)) return false;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	0018      	movs	r0, r3
 8007474:	f7ff ff88 	bl	8007388 <add>
 8007478:	0003      	movs	r3, r0
 800747a:	001a      	movs	r2, r3
 800747c:	2301      	movs	r3, #1
 800747e:	4053      	eors	r3, r2
 8007480:	b2db      	uxtb	r3, r3
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <cmp+0x4e>
 8007486:	2300      	movs	r3, #0
 8007488:	e05f      	b.n	800754a <cmp+0x10e>
    uint8_t bc=OP_EQ;
 800748a:	230f      	movs	r3, #15
 800748c:	18fb      	adds	r3, r7, r3
 800748e:	220a      	movs	r2, #10
 8007490:	701a      	strb	r2, [r3, #0]
    switch(op){
 8007492:	230e      	movs	r3, #14
 8007494:	18fb      	adds	r3, r7, r3
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	3b0d      	subs	r3, #13
 800749a:	2b05      	cmp	r3, #5
 800749c:	d822      	bhi.n	80074e4 <cmp+0xa8>
 800749e:	009a      	lsls	r2, r3, #2
 80074a0:	4b2c      	ldr	r3, [pc, #176]	@ (8007554 <cmp+0x118>)
 80074a2:	18d3      	adds	r3, r2, r3
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	469f      	mov	pc, r3
      case T_EQ: bc=OP_EQ; break;
 80074a8:	230f      	movs	r3, #15
 80074aa:	18fb      	adds	r3, r7, r3
 80074ac:	220a      	movs	r2, #10
 80074ae:	701a      	strb	r2, [r3, #0]
 80074b0:	e019      	b.n	80074e6 <cmp+0xaa>
      case T_NEQ: bc=OP_NEQ; break;
 80074b2:	230f      	movs	r3, #15
 80074b4:	18fb      	adds	r3, r7, r3
 80074b6:	220b      	movs	r2, #11
 80074b8:	701a      	strb	r2, [r3, #0]
 80074ba:	e014      	b.n	80074e6 <cmp+0xaa>
      case T_LT: bc=OP_LT; break;
 80074bc:	230f      	movs	r3, #15
 80074be:	18fb      	adds	r3, r7, r3
 80074c0:	220c      	movs	r2, #12
 80074c2:	701a      	strb	r2, [r3, #0]
 80074c4:	e00f      	b.n	80074e6 <cmp+0xaa>
      case T_LTE: bc=OP_LTE; break;
 80074c6:	230f      	movs	r3, #15
 80074c8:	18fb      	adds	r3, r7, r3
 80074ca:	220d      	movs	r2, #13
 80074cc:	701a      	strb	r2, [r3, #0]
 80074ce:	e00a      	b.n	80074e6 <cmp+0xaa>
      case T_GT: bc=OP_GT; break;
 80074d0:	230f      	movs	r3, #15
 80074d2:	18fb      	adds	r3, r7, r3
 80074d4:	220e      	movs	r2, #14
 80074d6:	701a      	strb	r2, [r3, #0]
 80074d8:	e005      	b.n	80074e6 <cmp+0xaa>
      case T_GTE: bc=OP_GTE; break;
 80074da:	230f      	movs	r3, #15
 80074dc:	18fb      	adds	r3, r7, r3
 80074de:	220f      	movs	r2, #15
 80074e0:	701a      	strb	r2, [r3, #0]
 80074e2:	e000      	b.n	80074e6 <cmp+0xaa>
      default: break;
 80074e4:	46c0      	nop			@ (mov r8, r8)
    }
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074ea:	230f      	movs	r3, #15
 80074ec:	18fb      	adds	r3, r7, r3
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	0019      	movs	r1, r3
 80074f2:	0010      	movs	r0, r2
 80074f4:	f7ff f9ca 	bl	800688c <emit_u8>
 80074f8:	0003      	movs	r3, r0
 80074fa:	001a      	movs	r2, r3
 80074fc:	2301      	movs	r3, #1
 80074fe:	4053      	eors	r3, r2
 8007500:	b2db      	uxtb	r3, r3
 8007502:	2b00      	cmp	r3, #0
 8007504:	d008      	beq.n	8007518 <cmp+0xdc>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800750a:	4b13      	ldr	r3, [pc, #76]	@ (8007558 <cmp+0x11c>)
 800750c:	0011      	movs	r1, r2
 800750e:	0018      	movs	r0, r3
 8007510:	f7ff f9a4 	bl	800685c <set_err>
 8007514:	2300      	movs	r3, #0
 8007516:	e018      	b.n	800754a <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	7a1b      	ldrb	r3, [r3, #8]
 800751c:	2b0d      	cmp	r3, #13
 800751e:	d09e      	beq.n	800745e <cmp+0x22>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	7a1b      	ldrb	r3, [r3, #8]
 8007524:	2b0e      	cmp	r3, #14
 8007526:	d09a      	beq.n	800745e <cmp+0x22>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	7a1b      	ldrb	r3, [r3, #8]
 800752c:	2b0f      	cmp	r3, #15
 800752e:	d096      	beq.n	800745e <cmp+0x22>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	7a1b      	ldrb	r3, [r3, #8]
 8007534:	2b10      	cmp	r3, #16
 8007536:	d092      	beq.n	800745e <cmp+0x22>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	7a1b      	ldrb	r3, [r3, #8]
 800753c:	2b11      	cmp	r3, #17
 800753e:	d08e      	beq.n	800745e <cmp+0x22>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	7a1b      	ldrb	r3, [r3, #8]
 8007544:	2b12      	cmp	r3, #18
 8007546:	d08a      	beq.n	800745e <cmp+0x22>
  }
  return true;
 8007548:	2301      	movs	r3, #1
}
 800754a:	0018      	movs	r0, r3
 800754c:	46bd      	mov	sp, r7
 800754e:	b004      	add	sp, #16
 8007550:	bd80      	pop	{r7, pc}
 8007552:	46c0      	nop			@ (mov r8, r8)
 8007554:	08026de0 	.word	0x08026de0
 8007558:	08025a70 	.word	0x08025a70

0800755c <land>:

static bool land(Ctx *c){
 800755c:	b580      	push	{r7, lr}
 800755e:	b082      	sub	sp, #8
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  if (!cmp(c)) return false;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	0018      	movs	r0, r3
 8007568:	f7ff ff68 	bl	800743c <cmp>
 800756c:	0003      	movs	r3, r0
 800756e:	001a      	movs	r2, r3
 8007570:	2301      	movs	r3, #1
 8007572:	4053      	eors	r3, r2
 8007574:	b2db      	uxtb	r3, r3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d024      	beq.n	80075c4 <land+0x68>
 800757a:	2300      	movs	r3, #0
 800757c:	e02a      	b.n	80075d4 <land+0x78>
  while (ac(c, T_AND)){ if(!cmp(c)) return false; if(!emit_u8(c->p, OP_AND)){ set_err("bytecode overflow", c->line); return false; } }
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	0018      	movs	r0, r3
 8007582:	f7ff ff5b 	bl	800743c <cmp>
 8007586:	0003      	movs	r3, r0
 8007588:	001a      	movs	r2, r3
 800758a:	2301      	movs	r3, #1
 800758c:	4053      	eors	r3, r2
 800758e:	b2db      	uxtb	r3, r3
 8007590:	2b00      	cmp	r3, #0
 8007592:	d001      	beq.n	8007598 <land+0x3c>
 8007594:	2300      	movs	r3, #0
 8007596:	e01d      	b.n	80075d4 <land+0x78>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759c:	2110      	movs	r1, #16
 800759e:	0018      	movs	r0, r3
 80075a0:	f7ff f974 	bl	800688c <emit_u8>
 80075a4:	0003      	movs	r3, r0
 80075a6:	001a      	movs	r2, r3
 80075a8:	2301      	movs	r3, #1
 80075aa:	4053      	eors	r3, r2
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d008      	beq.n	80075c4 <land+0x68>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075b6:	4b09      	ldr	r3, [pc, #36]	@ (80075dc <land+0x80>)
 80075b8:	0011      	movs	r1, r2
 80075ba:	0018      	movs	r0, r3
 80075bc:	f7ff f94e 	bl	800685c <set_err>
 80075c0:	2300      	movs	r3, #0
 80075c2:	e007      	b.n	80075d4 <land+0x78>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	211d      	movs	r1, #29
 80075c8:	0018      	movs	r0, r3
 80075ca:	f7ff fc7d 	bl	8006ec8 <ac>
 80075ce:	1e03      	subs	r3, r0, #0
 80075d0:	d1d5      	bne.n	800757e <land+0x22>
  return true;
 80075d2:	2301      	movs	r3, #1
}
 80075d4:	0018      	movs	r0, r3
 80075d6:	46bd      	mov	sp, r7
 80075d8:	b002      	add	sp, #8
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	08025a70 	.word	0x08025a70

080075e0 <lor>:

static bool lor(Ctx *c){
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  if (!land(c)) return false;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	0018      	movs	r0, r3
 80075ec:	f7ff ffb6 	bl	800755c <land>
 80075f0:	0003      	movs	r3, r0
 80075f2:	001a      	movs	r2, r3
 80075f4:	2301      	movs	r3, #1
 80075f6:	4053      	eors	r3, r2
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d024      	beq.n	8007648 <lor+0x68>
 80075fe:	2300      	movs	r3, #0
 8007600:	e02a      	b.n	8007658 <lor+0x78>
  while (ac(c, T_OR)){ if(!land(c)) return false; if(!emit_u8(c->p, OP_OR)){ set_err("bytecode overflow", c->line); return false; } }
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	0018      	movs	r0, r3
 8007606:	f7ff ffa9 	bl	800755c <land>
 800760a:	0003      	movs	r3, r0
 800760c:	001a      	movs	r2, r3
 800760e:	2301      	movs	r3, #1
 8007610:	4053      	eors	r3, r2
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b00      	cmp	r3, #0
 8007616:	d001      	beq.n	800761c <lor+0x3c>
 8007618:	2300      	movs	r3, #0
 800761a:	e01d      	b.n	8007658 <lor+0x78>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007620:	2111      	movs	r1, #17
 8007622:	0018      	movs	r0, r3
 8007624:	f7ff f932 	bl	800688c <emit_u8>
 8007628:	0003      	movs	r3, r0
 800762a:	001a      	movs	r2, r3
 800762c:	2301      	movs	r3, #1
 800762e:	4053      	eors	r3, r2
 8007630:	b2db      	uxtb	r3, r3
 8007632:	2b00      	cmp	r3, #0
 8007634:	d008      	beq.n	8007648 <lor+0x68>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800763a:	4b09      	ldr	r3, [pc, #36]	@ (8007660 <lor+0x80>)
 800763c:	0011      	movs	r1, r2
 800763e:	0018      	movs	r0, r3
 8007640:	f7ff f90c 	bl	800685c <set_err>
 8007644:	2300      	movs	r3, #0
 8007646:	e007      	b.n	8007658 <lor+0x78>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	211e      	movs	r1, #30
 800764c:	0018      	movs	r0, r3
 800764e:	f7ff fc3b 	bl	8006ec8 <ac>
 8007652:	1e03      	subs	r3, r0, #0
 8007654:	d1d5      	bne.n	8007602 <lor+0x22>
  return true;
 8007656:	2301      	movs	r3, #1
}
 8007658:	0018      	movs	r0, r3
 800765a:	46bd      	mov	sp, r7
 800765c:	b002      	add	sp, #8
 800765e:	bd80      	pop	{r7, pc}
 8007660:	08025a70 	.word	0x08025a70

08007664 <expr>:

static bool expr(Ctx *c){ return lor(c); }
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	0018      	movs	r0, r3
 8007670:	f7ff ffb6 	bl	80075e0 <lor>
 8007674:	0003      	movs	r3, r0
 8007676:	0018      	movs	r0, r3
 8007678:	46bd      	mov	sp, r7
 800767a:	b002      	add	sp, #8
 800767c:	bd80      	pop	{r7, pc}

0800767e <stmt_list_until>:

/* -------- Statements -------- */
static bool stmt(Ctx *c);

static bool stmt_list_until(Ctx *c, tok_t until){
 800767e:	b580      	push	{r7, lr}
 8007680:	b082      	sub	sp, #8
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
 8007686:	000a      	movs	r2, r1
 8007688:	1cfb      	adds	r3, r7, #3
 800768a:	701a      	strb	r2, [r3, #0]
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 800768c:	e011      	b.n	80076b2 <stmt_list_until+0x34>
    if(!stmt(c)) return false;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	0018      	movs	r0, r3
 8007692:	f000 fc5d 	bl	8007f50 <stmt>
 8007696:	0003      	movs	r3, r0
 8007698:	001a      	movs	r2, r3
 800769a:	2301      	movs	r3, #1
 800769c:	4053      	eors	r3, r2
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d001      	beq.n	80076a8 <stmt_list_until+0x2a>
 80076a4:	2300      	movs	r3, #0
 80076a6:	e00f      	b.n	80076c8 <stmt_list_until+0x4a>
    ac(c, T_SEMI);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2104      	movs	r1, #4
 80076ac:	0018      	movs	r0, r3
 80076ae:	f7ff fc0b 	bl	8006ec8 <ac>
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	7a1b      	ldrb	r3, [r3, #8]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d005      	beq.n	80076c6 <stmt_list_until+0x48>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	7a1b      	ldrb	r3, [r3, #8]
 80076be:	1cfa      	adds	r2, r7, #3
 80076c0:	7812      	ldrb	r2, [r2, #0]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d1e3      	bne.n	800768e <stmt_list_until+0x10>
  }
  return true;
 80076c6:	2301      	movs	r3, #1
}
 80076c8:	0018      	movs	r0, r3
 80076ca:	46bd      	mov	sp, r7
 80076cc:	b002      	add	sp, #8
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <block_or_single>:

static bool block_or_single(Ctx *c){
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  if (ac(c, T_BEGIN)){
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2118      	movs	r1, #24
 80076dc:	0018      	movs	r0, r3
 80076de:	f7ff fbf3 	bl	8006ec8 <ac>
 80076e2:	1e03      	subs	r3, r0, #0
 80076e4:	d015      	beq.n	8007712 <block_or_single+0x42>
    if(!stmt_list_until(c, T_END)) return false;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2119      	movs	r1, #25
 80076ea:	0018      	movs	r0, r3
 80076ec:	f7ff ffc7 	bl	800767e <stmt_list_until>
 80076f0:	0003      	movs	r3, r0
 80076f2:	001a      	movs	r2, r3
 80076f4:	2301      	movs	r3, #1
 80076f6:	4053      	eors	r3, r2
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d001      	beq.n	8007702 <block_or_single+0x32>
 80076fe:	2300      	movs	r3, #0
 8007700:	e00c      	b.n	800771c <block_or_single+0x4c>
    return ex(c, T_END, "expected 'end'");
 8007702:	4a08      	ldr	r2, [pc, #32]	@ (8007724 <block_or_single+0x54>)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2119      	movs	r1, #25
 8007708:	0018      	movs	r0, r3
 800770a:	f7ff fbf5 	bl	8006ef8 <ex>
 800770e:	0003      	movs	r3, r0
 8007710:	e004      	b.n	800771c <block_or_single+0x4c>
  }
  return stmt(c);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	0018      	movs	r0, r3
 8007716:	f000 fc1b 	bl	8007f50 <stmt>
 800771a:	0003      	movs	r3, r0
}
 800771c:	0018      	movs	r0, r3
 800771e:	46bd      	mov	sp, r7
 8007720:	b002      	add	sp, #8
 8007722:	bd80      	pop	{r7, pc}
 8007724:	08025b10 	.word	0x08025b10

08007728 <st_if>:

static bool st_if(Ctx *c){
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  if(!expr(c)) return false;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	0018      	movs	r0, r3
 8007734:	f7ff ff96 	bl	8007664 <expr>
 8007738:	0003      	movs	r3, r0
 800773a:	001a      	movs	r2, r3
 800773c:	2301      	movs	r3, #1
 800773e:	4053      	eors	r3, r2
 8007740:	b2db      	uxtb	r3, r3
 8007742:	2b00      	cmp	r3, #0
 8007744:	d001      	beq.n	800774a <st_if+0x22>
 8007746:	2300      	movs	r3, #0
 8007748:	e0e0      	b.n	800790c <st_if+0x1e4>
  if(!ex(c, T_THEN, "expected 'then'")) return false;
 800774a:	4a72      	ldr	r2, [pc, #456]	@ (8007914 <st_if+0x1ec>)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2114      	movs	r1, #20
 8007750:	0018      	movs	r0, r3
 8007752:	f7ff fbd1 	bl	8006ef8 <ex>
 8007756:	0003      	movs	r3, r0
 8007758:	001a      	movs	r2, r3
 800775a:	2301      	movs	r3, #1
 800775c:	4053      	eors	r3, r2
 800775e:	b2db      	uxtb	r3, r3
 8007760:	2b00      	cmp	r3, #0
 8007762:	d001      	beq.n	8007768 <st_if+0x40>
 8007764:	2300      	movs	r3, #0
 8007766:	e0d1      	b.n	800790c <st_if+0x1e4>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800776c:	2114      	movs	r1, #20
 800776e:	0018      	movs	r0, r3
 8007770:	f7ff f88c 	bl	800688c <emit_u8>
 8007774:	0003      	movs	r3, r0
 8007776:	001a      	movs	r2, r3
 8007778:	2301      	movs	r3, #1
 800777a:	4053      	eors	r3, r2
 800777c:	b2db      	uxtb	r3, r3
 800777e:	2b00      	cmp	r3, #0
 8007780:	d10c      	bne.n	800779c <st_if+0x74>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007786:	2100      	movs	r1, #0
 8007788:	0018      	movs	r0, r3
 800778a:	f7ff f8a5 	bl	80068d8 <emit_u16>
 800778e:	0003      	movs	r3, r0
 8007790:	001a      	movs	r2, r3
 8007792:	2301      	movs	r3, #1
 8007794:	4053      	eors	r3, r2
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b00      	cmp	r3, #0
 800779a:	d008      	beq.n	80077ae <st_if+0x86>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80077a0:	4b5d      	ldr	r3, [pc, #372]	@ (8007918 <st_if+0x1f0>)
 80077a2:	0011      	movs	r1, r2
 80077a4:	0018      	movs	r0, r3
 80077a6:	f7ff f859 	bl	800685c <set_err>
 80077aa:	2300      	movs	r3, #0
 80077ac:	e0ae      	b.n	800790c <st_if+0x1e4>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077b2:	23c0      	movs	r3, #192	@ 0xc0
 80077b4:	00db      	lsls	r3, r3, #3
 80077b6:	5ad2      	ldrh	r2, [r2, r3]
 80077b8:	230e      	movs	r3, #14
 80077ba:	18fb      	adds	r3, r7, r3
 80077bc:	3a02      	subs	r2, #2
 80077be:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	0018      	movs	r0, r3
 80077c4:	f7ff ff84 	bl	80076d0 <block_or_single>
 80077c8:	0003      	movs	r3, r0
 80077ca:	001a      	movs	r2, r3
 80077cc:	2301      	movs	r3, #1
 80077ce:	4053      	eors	r3, r2
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <st_if+0xb2>
 80077d6:	2300      	movs	r3, #0
 80077d8:	e098      	b.n	800790c <st_if+0x1e4>

  if (ac(c, T_ELSE)){
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2115      	movs	r1, #21
 80077de:	0018      	movs	r0, r3
 80077e0:	f7ff fb72 	bl	8006ec8 <ac>
 80077e4:	1e03      	subs	r3, r0, #0
 80077e6:	d100      	bne.n	80077ea <st_if+0xc2>
 80077e8:	e072      	b.n	80078d0 <st_if+0x1a8>
    if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ee:	2113      	movs	r1, #19
 80077f0:	0018      	movs	r0, r3
 80077f2:	f7ff f84b 	bl	800688c <emit_u8>
 80077f6:	0003      	movs	r3, r0
 80077f8:	001a      	movs	r2, r3
 80077fa:	2301      	movs	r3, #1
 80077fc:	4053      	eors	r3, r2
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10c      	bne.n	800781e <st_if+0xf6>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007808:	2100      	movs	r1, #0
 800780a:	0018      	movs	r0, r3
 800780c:	f7ff f864 	bl	80068d8 <emit_u16>
 8007810:	0003      	movs	r3, r0
 8007812:	001a      	movs	r2, r3
 8007814:	2301      	movs	r3, #1
 8007816:	4053      	eors	r3, r2
 8007818:	b2db      	uxtb	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d008      	beq.n	8007830 <st_if+0x108>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007822:	4b3d      	ldr	r3, [pc, #244]	@ (8007918 <st_if+0x1f0>)
 8007824:	0011      	movs	r1, r2
 8007826:	0018      	movs	r0, r3
 8007828:	f7ff f818 	bl	800685c <set_err>
 800782c:	2300      	movs	r3, #0
 800782e:	e06d      	b.n	800790c <st_if+0x1e4>
    uint16_t jmp_patch = (uint16_t)(c->p->len - 2);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007834:	23c0      	movs	r3, #192	@ 0xc0
 8007836:	00db      	lsls	r3, r3, #3
 8007838:	5ad2      	ldrh	r2, [r2, r3]
 800783a:	230c      	movs	r3, #12
 800783c:	18fb      	adds	r3, r7, r3
 800783e:	3a02      	subs	r2, #2
 8007840:	801a      	strh	r2, [r3, #0]

    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800784a:	23c0      	movs	r3, #192	@ 0xc0
 800784c:	00db      	lsls	r3, r3, #3
 800784e:	5ad2      	ldrh	r2, [r2, r3]
 8007850:	230e      	movs	r3, #14
 8007852:	18fb      	adds	r3, r7, r3
 8007854:	881b      	ldrh	r3, [r3, #0]
 8007856:	0019      	movs	r1, r3
 8007858:	f7ff f8eb 	bl	8006a32 <patch_u16>
 800785c:	0003      	movs	r3, r0
 800785e:	001a      	movs	r2, r3
 8007860:	2301      	movs	r3, #1
 8007862:	4053      	eors	r3, r2
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d008      	beq.n	800787c <st_if+0x154>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800786e:	4b2b      	ldr	r3, [pc, #172]	@ (800791c <st_if+0x1f4>)
 8007870:	0011      	movs	r1, r2
 8007872:	0018      	movs	r0, r3
 8007874:	f7fe fff2 	bl	800685c <set_err>
 8007878:	2300      	movs	r3, #0
 800787a:	e047      	b.n	800790c <st_if+0x1e4>
    if(!block_or_single(c)) return false;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	0018      	movs	r0, r3
 8007880:	f7ff ff26 	bl	80076d0 <block_or_single>
 8007884:	0003      	movs	r3, r0
 8007886:	001a      	movs	r2, r3
 8007888:	2301      	movs	r3, #1
 800788a:	4053      	eors	r3, r2
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <st_if+0x16e>
 8007892:	2300      	movs	r3, #0
 8007894:	e03a      	b.n	800790c <st_if+0x1e4>
    if(!patch_u16(c->p, jmp_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800789e:	23c0      	movs	r3, #192	@ 0xc0
 80078a0:	00db      	lsls	r3, r3, #3
 80078a2:	5ad2      	ldrh	r2, [r2, r3]
 80078a4:	230c      	movs	r3, #12
 80078a6:	18fb      	adds	r3, r7, r3
 80078a8:	881b      	ldrh	r3, [r3, #0]
 80078aa:	0019      	movs	r1, r3
 80078ac:	f7ff f8c1 	bl	8006a32 <patch_u16>
 80078b0:	0003      	movs	r3, r0
 80078b2:	001a      	movs	r2, r3
 80078b4:	2301      	movs	r3, #1
 80078b6:	4053      	eors	r3, r2
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d025      	beq.n	800790a <st_if+0x1e2>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078c2:	4b16      	ldr	r3, [pc, #88]	@ (800791c <st_if+0x1f4>)
 80078c4:	0011      	movs	r1, r2
 80078c6:	0018      	movs	r0, r3
 80078c8:	f7fe ffc8 	bl	800685c <set_err>
 80078cc:	2300      	movs	r3, #0
 80078ce:	e01d      	b.n	800790c <st_if+0x1e4>
  } else {
    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078d8:	23c0      	movs	r3, #192	@ 0xc0
 80078da:	00db      	lsls	r3, r3, #3
 80078dc:	5ad2      	ldrh	r2, [r2, r3]
 80078de:	230e      	movs	r3, #14
 80078e0:	18fb      	adds	r3, r7, r3
 80078e2:	881b      	ldrh	r3, [r3, #0]
 80078e4:	0019      	movs	r1, r3
 80078e6:	f7ff f8a4 	bl	8006a32 <patch_u16>
 80078ea:	0003      	movs	r3, r0
 80078ec:	001a      	movs	r2, r3
 80078ee:	2301      	movs	r3, #1
 80078f0:	4053      	eors	r3, r2
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d008      	beq.n	800790a <st_if+0x1e2>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078fc:	4b07      	ldr	r3, [pc, #28]	@ (800791c <st_if+0x1f4>)
 80078fe:	0011      	movs	r1, r2
 8007900:	0018      	movs	r0, r3
 8007902:	f7fe ffab 	bl	800685c <set_err>
 8007906:	2300      	movs	r3, #0
 8007908:	e000      	b.n	800790c <st_if+0x1e4>
  }
  return true;
 800790a:	2301      	movs	r3, #1
}
 800790c:	0018      	movs	r0, r3
 800790e:	46bd      	mov	sp, r7
 8007910:	b004      	add	sp, #16
 8007912:	bd80      	pop	{r7, pc}
 8007914:	08025b20 	.word	0x08025b20
 8007918:	08025a70 	.word	0x08025a70
 800791c:	08025b30 	.word	0x08025b30

08007920 <st_while>:

static bool st_while(Ctx *c){
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800792c:	230e      	movs	r3, #14
 800792e:	18fb      	adds	r3, r7, r3
 8007930:	22c0      	movs	r2, #192	@ 0xc0
 8007932:	00d2      	lsls	r2, r2, #3
 8007934:	5a8a      	ldrh	r2, [r1, r2]
 8007936:	801a      	strh	r2, [r3, #0]
  if(!expr(c)) return false;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	0018      	movs	r0, r3
 800793c:	f7ff fe92 	bl	8007664 <expr>
 8007940:	0003      	movs	r3, r0
 8007942:	001a      	movs	r2, r3
 8007944:	2301      	movs	r3, #1
 8007946:	4053      	eors	r3, r2
 8007948:	b2db      	uxtb	r3, r3
 800794a:	2b00      	cmp	r3, #0
 800794c:	d001      	beq.n	8007952 <st_while+0x32>
 800794e:	2300      	movs	r3, #0
 8007950:	e08b      	b.n	8007a6a <st_while+0x14a>
  if(!ex(c, T_DO, "expected 'do'")) return false;
 8007952:	4a48      	ldr	r2, [pc, #288]	@ (8007a74 <st_while+0x154>)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2117      	movs	r1, #23
 8007958:	0018      	movs	r0, r3
 800795a:	f7ff facd 	bl	8006ef8 <ex>
 800795e:	0003      	movs	r3, r0
 8007960:	001a      	movs	r2, r3
 8007962:	2301      	movs	r3, #1
 8007964:	4053      	eors	r3, r2
 8007966:	b2db      	uxtb	r3, r3
 8007968:	2b00      	cmp	r3, #0
 800796a:	d001      	beq.n	8007970 <st_while+0x50>
 800796c:	2300      	movs	r3, #0
 800796e:	e07c      	b.n	8007a6a <st_while+0x14a>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007974:	2114      	movs	r1, #20
 8007976:	0018      	movs	r0, r3
 8007978:	f7fe ff88 	bl	800688c <emit_u8>
 800797c:	0003      	movs	r3, r0
 800797e:	001a      	movs	r2, r3
 8007980:	2301      	movs	r3, #1
 8007982:	4053      	eors	r3, r2
 8007984:	b2db      	uxtb	r3, r3
 8007986:	2b00      	cmp	r3, #0
 8007988:	d10c      	bne.n	80079a4 <st_while+0x84>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800798e:	2100      	movs	r1, #0
 8007990:	0018      	movs	r0, r3
 8007992:	f7fe ffa1 	bl	80068d8 <emit_u16>
 8007996:	0003      	movs	r3, r0
 8007998:	001a      	movs	r2, r3
 800799a:	2301      	movs	r3, #1
 800799c:	4053      	eors	r3, r2
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d008      	beq.n	80079b6 <st_while+0x96>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079a8:	4b33      	ldr	r3, [pc, #204]	@ (8007a78 <st_while+0x158>)
 80079aa:	0011      	movs	r1, r2
 80079ac:	0018      	movs	r0, r3
 80079ae:	f7fe ff55 	bl	800685c <set_err>
 80079b2:	2300      	movs	r3, #0
 80079b4:	e059      	b.n	8007a6a <st_while+0x14a>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079ba:	23c0      	movs	r3, #192	@ 0xc0
 80079bc:	00db      	lsls	r3, r3, #3
 80079be:	5ad2      	ldrh	r2, [r2, r3]
 80079c0:	230c      	movs	r3, #12
 80079c2:	18fb      	adds	r3, r7, r3
 80079c4:	3a02      	subs	r2, #2
 80079c6:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	0018      	movs	r0, r3
 80079cc:	f7ff fe80 	bl	80076d0 <block_or_single>
 80079d0:	0003      	movs	r3, r0
 80079d2:	001a      	movs	r2, r3
 80079d4:	2301      	movs	r3, #1
 80079d6:	4053      	eors	r3, r2
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d001      	beq.n	80079e2 <st_while+0xc2>
 80079de:	2300      	movs	r3, #0
 80079e0:	e043      	b.n	8007a6a <st_while+0x14a>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e6:	2113      	movs	r1, #19
 80079e8:	0018      	movs	r0, r3
 80079ea:	f7fe ff4f 	bl	800688c <emit_u8>
 80079ee:	0003      	movs	r3, r0
 80079f0:	001a      	movs	r2, r3
 80079f2:	2301      	movs	r3, #1
 80079f4:	4053      	eors	r3, r2
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d10f      	bne.n	8007a1c <st_while+0xfc>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a00:	230e      	movs	r3, #14
 8007a02:	18fb      	adds	r3, r7, r3
 8007a04:	881b      	ldrh	r3, [r3, #0]
 8007a06:	0019      	movs	r1, r3
 8007a08:	0010      	movs	r0, r2
 8007a0a:	f7fe ff65 	bl	80068d8 <emit_u16>
 8007a0e:	0003      	movs	r3, r0
 8007a10:	001a      	movs	r2, r3
 8007a12:	2301      	movs	r3, #1
 8007a14:	4053      	eors	r3, r2
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d008      	beq.n	8007a2e <st_while+0x10e>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a20:	4b15      	ldr	r3, [pc, #84]	@ (8007a78 <st_while+0x158>)
 8007a22:	0011      	movs	r1, r2
 8007a24:	0018      	movs	r0, r3
 8007a26:	f7fe ff19 	bl	800685c <set_err>
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	e01d      	b.n	8007a6a <st_while+0x14a>
  if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a36:	23c0      	movs	r3, #192	@ 0xc0
 8007a38:	00db      	lsls	r3, r3, #3
 8007a3a:	5ad2      	ldrh	r2, [r2, r3]
 8007a3c:	230c      	movs	r3, #12
 8007a3e:	18fb      	adds	r3, r7, r3
 8007a40:	881b      	ldrh	r3, [r3, #0]
 8007a42:	0019      	movs	r1, r3
 8007a44:	f7fe fff5 	bl	8006a32 <patch_u16>
 8007a48:	0003      	movs	r3, r0
 8007a4a:	001a      	movs	r2, r3
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	4053      	eors	r3, r2
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d008      	beq.n	8007a68 <st_while+0x148>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a5a:	4b08      	ldr	r3, [pc, #32]	@ (8007a7c <st_while+0x15c>)
 8007a5c:	0011      	movs	r1, r2
 8007a5e:	0018      	movs	r0, r3
 8007a60:	f7fe fefc 	bl	800685c <set_err>
 8007a64:	2300      	movs	r3, #0
 8007a66:	e000      	b.n	8007a6a <st_while+0x14a>
  return true;
 8007a68:	2301      	movs	r3, #1
}
 8007a6a:	0018      	movs	r0, r3
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	b004      	add	sp, #16
 8007a70:	bd80      	pop	{r7, pc}
 8007a72:	46c0      	nop			@ (mov r8, r8)
 8007a74:	08025b40 	.word	0x08025b40
 8007a78:	08025a70 	.word	0x08025a70
 8007a7c:	08025b30 	.word	0x08025b30

08007a80 <st_repeat>:

static bool st_repeat(Ctx *c){
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007a8c:	230e      	movs	r3, #14
 8007a8e:	18fb      	adds	r3, r7, r3
 8007a90:	22c0      	movs	r2, #192	@ 0xc0
 8007a92:	00d2      	lsls	r2, r2, #3
 8007a94:	5a8a      	ldrh	r2, [r1, r2]
 8007a96:	801a      	strh	r2, [r3, #0]
  if(!stmt_list_until(c, T_UNTIL)) return false;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	211b      	movs	r1, #27
 8007a9c:	0018      	movs	r0, r3
 8007a9e:	f7ff fdee 	bl	800767e <stmt_list_until>
 8007aa2:	0003      	movs	r3, r0
 8007aa4:	001a      	movs	r2, r3
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	4053      	eors	r3, r2
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d001      	beq.n	8007ab4 <st_repeat+0x34>
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	e042      	b.n	8007b3a <st_repeat+0xba>
  if(!ex(c, T_UNTIL, "expected 'until'")) return false;
 8007ab4:	4a23      	ldr	r2, [pc, #140]	@ (8007b44 <st_repeat+0xc4>)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	211b      	movs	r1, #27
 8007aba:	0018      	movs	r0, r3
 8007abc:	f7ff fa1c 	bl	8006ef8 <ex>
 8007ac0:	0003      	movs	r3, r0
 8007ac2:	001a      	movs	r2, r3
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	4053      	eors	r3, r2
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d001      	beq.n	8007ad2 <st_repeat+0x52>
 8007ace:	2300      	movs	r3, #0
 8007ad0:	e033      	b.n	8007b3a <st_repeat+0xba>
  if(!expr(c)) return false;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	0018      	movs	r0, r3
 8007ad6:	f7ff fdc5 	bl	8007664 <expr>
 8007ada:	0003      	movs	r3, r0
 8007adc:	001a      	movs	r2, r3
 8007ade:	2301      	movs	r3, #1
 8007ae0:	4053      	eors	r3, r2
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d001      	beq.n	8007aec <st_repeat+0x6c>
 8007ae8:	2300      	movs	r3, #0
 8007aea:	e026      	b.n	8007b3a <st_repeat+0xba>
  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af0:	2114      	movs	r1, #20
 8007af2:	0018      	movs	r0, r3
 8007af4:	f7fe feca 	bl	800688c <emit_u8>
 8007af8:	0003      	movs	r3, r0
 8007afa:	001a      	movs	r2, r3
 8007afc:	2301      	movs	r3, #1
 8007afe:	4053      	eors	r3, r2
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10f      	bne.n	8007b26 <st_repeat+0xa6>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b0a:	230e      	movs	r3, #14
 8007b0c:	18fb      	adds	r3, r7, r3
 8007b0e:	881b      	ldrh	r3, [r3, #0]
 8007b10:	0019      	movs	r1, r3
 8007b12:	0010      	movs	r0, r2
 8007b14:	f7fe fee0 	bl	80068d8 <emit_u16>
 8007b18:	0003      	movs	r3, r0
 8007b1a:	001a      	movs	r2, r3
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	4053      	eors	r3, r2
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d008      	beq.n	8007b38 <st_repeat+0xb8>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b2a:	4b07      	ldr	r3, [pc, #28]	@ (8007b48 <st_repeat+0xc8>)
 8007b2c:	0011      	movs	r1, r2
 8007b2e:	0018      	movs	r0, r3
 8007b30:	f7fe fe94 	bl	800685c <set_err>
 8007b34:	2300      	movs	r3, #0
 8007b36:	e000      	b.n	8007b3a <st_repeat+0xba>
  return true;
 8007b38:	2301      	movs	r3, #1
}
 8007b3a:	0018      	movs	r0, r3
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	b004      	add	sp, #16
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	46c0      	nop			@ (mov r8, r8)
 8007b44:	08025b50 	.word	0x08025b50
 8007b48:	08025a70 	.word	0x08025a70

08007b4c <st_goto>:

static bool st_goto(Ctx *c){
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k != T_NUM){ set_err("goto needs line number", c->line); return false; }
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	7a1b      	ldrb	r3, [r3, #8]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d008      	beq.n	8007b6e <st_goto+0x22>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b60:	4b3e      	ldr	r3, [pc, #248]	@ (8007c5c <st_goto+0x110>)
 8007b62:	0011      	movs	r1, r2
 8007b64:	0018      	movs	r0, r3
 8007b66:	f7fe fe79 	bl	800685c <set_err>
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e071      	b.n	8007c52 <st_goto+0x106>
  uint16_t tgt = (uint16_t)c->lx.cur.num;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68da      	ldr	r2, [r3, #12]
 8007b72:	230e      	movs	r3, #14
 8007b74:	18fb      	adds	r3, r7, r3
 8007b76:	801a      	strh	r2, [r3, #0]
  nx(c);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	0018      	movs	r0, r3
 8007b7c:	f7ff f91e 	bl	8006dbc <nx>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b84:	2113      	movs	r1, #19
 8007b86:	0018      	movs	r0, r3
 8007b88:	f7fe fe80 	bl	800688c <emit_u8>
 8007b8c:	0003      	movs	r3, r0
 8007b8e:	001a      	movs	r2, r3
 8007b90:	2301      	movs	r3, #1
 8007b92:	4053      	eors	r3, r2
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10c      	bne.n	8007bb4 <st_goto+0x68>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b9e:	2100      	movs	r1, #0
 8007ba0:	0018      	movs	r0, r3
 8007ba2:	f7fe fe99 	bl	80068d8 <emit_u16>
 8007ba6:	0003      	movs	r3, r0
 8007ba8:	001a      	movs	r2, r3
 8007baa:	2301      	movs	r3, #1
 8007bac:	4053      	eors	r3, r2
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d008      	beq.n	8007bc6 <st_goto+0x7a>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bb8:	4b29      	ldr	r3, [pc, #164]	@ (8007c60 <st_goto+0x114>)
 8007bba:	0011      	movs	r1, r2
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	f7fe fe4d 	bl	800685c <set_err>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	e045      	b.n	8007c52 <st_goto+0x106>
  uint16_t patchpos = (uint16_t)(c->p->len - 2);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bca:	23c0      	movs	r3, #192	@ 0xc0
 8007bcc:	00db      	lsls	r3, r3, #3
 8007bce:	5ad2      	ldrh	r2, [r2, r3]
 8007bd0:	230c      	movs	r3, #12
 8007bd2:	18fb      	adds	r3, r7, r3
 8007bd4:	3a02      	subs	r2, #2
 8007bd6:	801a      	strh	r2, [r3, #0]

  if (c->p->fix_n >= MP_MAX_FIXUPS){ set_err("too many gotos", c->line); return false; }
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bdc:	2393      	movs	r3, #147	@ 0x93
 8007bde:	011b      	lsls	r3, r3, #4
 8007be0:	5cd3      	ldrb	r3, [r2, r3]
 8007be2:	2b2f      	cmp	r3, #47	@ 0x2f
 8007be4:	d908      	bls.n	8007bf8 <st_goto+0xac>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bea:	4b1e      	ldr	r3, [pc, #120]	@ (8007c64 <st_goto+0x118>)
 8007bec:	0011      	movs	r1, r2
 8007bee:	0018      	movs	r0, r3
 8007bf0:	f7fe fe34 	bl	800685c <set_err>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	e02c      	b.n	8007c52 <st_goto+0x106>
  c->p->fix[c->p->fix_n].line_no = tgt;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007c00:	2393      	movs	r3, #147	@ 0x93
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	5ccb      	ldrb	r3, [r1, r3]
 8007c06:	2187      	movs	r1, #135	@ 0x87
 8007c08:	0089      	lsls	r1, r1, #2
 8007c0a:	468c      	mov	ip, r1
 8007c0c:	4463      	add	r3, ip
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	210e      	movs	r1, #14
 8007c12:	1879      	adds	r1, r7, r1
 8007c14:	8809      	ldrh	r1, [r1, #0]
 8007c16:	5299      	strh	r1, [r3, r2]
  c->p->fix[c->p->fix_n].bc_patch = patchpos;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007c20:	2393      	movs	r3, #147	@ 0x93
 8007c22:	011b      	lsls	r3, r3, #4
 8007c24:	5ccb      	ldrb	r3, [r1, r3]
 8007c26:	2187      	movs	r1, #135	@ 0x87
 8007c28:	0089      	lsls	r1, r1, #2
 8007c2a:	468c      	mov	ip, r1
 8007c2c:	4463      	add	r3, ip
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	18d3      	adds	r3, r2, r3
 8007c32:	3302      	adds	r3, #2
 8007c34:	220c      	movs	r2, #12
 8007c36:	18ba      	adds	r2, r7, r2
 8007c38:	8812      	ldrh	r2, [r2, #0]
 8007c3a:	801a      	strh	r2, [r3, #0]
  c->p->fix_n++;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c40:	2293      	movs	r2, #147	@ 0x93
 8007c42:	0112      	lsls	r2, r2, #4
 8007c44:	5c9a      	ldrb	r2, [r3, r2]
 8007c46:	3201      	adds	r2, #1
 8007c48:	b2d1      	uxtb	r1, r2
 8007c4a:	2293      	movs	r2, #147	@ 0x93
 8007c4c:	0112      	lsls	r2, r2, #4
 8007c4e:	5499      	strb	r1, [r3, r2]
  return true;
 8007c50:	2301      	movs	r3, #1
}
 8007c52:	0018      	movs	r0, r3
 8007c54:	46bd      	mov	sp, r7
 8007c56:	b004      	add	sp, #16
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	46c0      	nop			@ (mov r8, r8)
 8007c5c:	08025b64 	.word	0x08025b64
 8007c60:	08025a70 	.word	0x08025a70
 8007c64:	08025b7c 	.word	0x08025b7c

08007c68 <st_assign_or_call>:

static bool st_assign_or_call(Ctx *c){
 8007c68:	b590      	push	{r4, r7, lr}
 8007c6a:	b08b      	sub	sp, #44	@ 0x2c
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	3310      	adds	r3, #16
 8007c74:	0019      	movs	r1, r3
 8007c76:	240c      	movs	r4, #12
 8007c78:	193b      	adds	r3, r7, r4
 8007c7a:	220c      	movs	r2, #12
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f019 f976 	bl	8020f6e <strncpy>
 8007c82:	193b      	adds	r3, r7, r4
 8007c84:	2200      	movs	r2, #0
 8007c86:	72da      	strb	r2, [r3, #11]
  nx(c);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	0018      	movs	r0, r3
 8007c8c:	f7ff f896 	bl	8006dbc <nx>

  if (ac(c, T_ASSIGN)){
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2103      	movs	r1, #3
 8007c94:	0018      	movs	r0, r3
 8007c96:	f7ff f917 	bl	8006ec8 <ac>
 8007c9a:	1e03      	subs	r3, r0, #0
 8007c9c:	d04c      	beq.n	8007d38 <st_assign_or_call+0xd0>
    if(!expr(c)) return false;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	0018      	movs	r0, r3
 8007ca2:	f7ff fcdf 	bl	8007664 <expr>
 8007ca6:	0003      	movs	r3, r0
 8007ca8:	001a      	movs	r2, r3
 8007caa:	2301      	movs	r3, #1
 8007cac:	4053      	eors	r3, r2
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d001      	beq.n	8007cb8 <st_assign_or_call+0x50>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	e134      	b.n	8007f22 <st_assign_or_call+0x2ba>
    int idx = sym_get_or_add(&c->p->st, nm);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cbc:	4a9b      	ldr	r2, [pc, #620]	@ (8007f2c <st_assign_or_call+0x2c4>)
 8007cbe:	4694      	mov	ip, r2
 8007cc0:	4463      	add	r3, ip
 8007cc2:	220c      	movs	r2, #12
 8007cc4:	18ba      	adds	r2, r7, r2
 8007cc6:	0011      	movs	r1, r2
 8007cc8:	0018      	movs	r0, r3
 8007cca:	f7fe ff26 	bl	8006b1a <sym_get_or_add>
 8007cce:	0003      	movs	r3, r0
 8007cd0:	61bb      	str	r3, [r7, #24]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	da08      	bge.n	8007cea <st_assign_or_call+0x82>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cdc:	4b94      	ldr	r3, [pc, #592]	@ (8007f30 <st_assign_or_call+0x2c8>)
 8007cde:	0011      	movs	r1, r2
 8007ce0:	0018      	movs	r0, r3
 8007ce2:	f7fe fdbb 	bl	800685c <set_err>
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	e11b      	b.n	8007f22 <st_assign_or_call+0x2ba>
    if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cee:	2103      	movs	r1, #3
 8007cf0:	0018      	movs	r0, r3
 8007cf2:	f7fe fdcb 	bl	800688c <emit_u8>
 8007cf6:	0003      	movs	r3, r0
 8007cf8:	001a      	movs	r2, r3
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	4053      	eors	r3, r2
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d10e      	bne.n	8007d22 <st_assign_or_call+0xba>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	b2d2      	uxtb	r2, r2
 8007d0c:	0011      	movs	r1, r2
 8007d0e:	0018      	movs	r0, r3
 8007d10:	f7fe fdbc 	bl	800688c <emit_u8>
 8007d14:	0003      	movs	r3, r0
 8007d16:	001a      	movs	r2, r3
 8007d18:	2301      	movs	r3, #1
 8007d1a:	4053      	eors	r3, r2
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d008      	beq.n	8007d34 <st_assign_or_call+0xcc>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d26:	4b83      	ldr	r3, [pc, #524]	@ (8007f34 <st_assign_or_call+0x2cc>)
 8007d28:	0011      	movs	r1, r2
 8007d2a:	0018      	movs	r0, r3
 8007d2c:	f7fe fd96 	bl	800685c <set_err>
 8007d30:	2300      	movs	r3, #0
 8007d32:	e0f6      	b.n	8007f22 <st_assign_or_call+0x2ba>
    return true;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e0f4      	b.n	8007f22 <st_assign_or_call+0x2ba>
  }

  if (!ac(c, T_LP)){ set_err("expected ':=' or '('", c->line); return false; }
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2105      	movs	r1, #5
 8007d3c:	0018      	movs	r0, r3
 8007d3e:	f7ff f8c3 	bl	8006ec8 <ac>
 8007d42:	0003      	movs	r3, r0
 8007d44:	001a      	movs	r2, r3
 8007d46:	2301      	movs	r3, #1
 8007d48:	4053      	eors	r3, r2
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d008      	beq.n	8007d62 <st_assign_or_call+0xfa>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d54:	4b78      	ldr	r3, [pc, #480]	@ (8007f38 <st_assign_or_call+0x2d0>)
 8007d56:	0011      	movs	r1, r2
 8007d58:	0018      	movs	r0, r3
 8007d5a:	f7fe fd7f 	bl	800685c <set_err>
 8007d5e:	2300      	movs	r3, #0
 8007d60:	e0df      	b.n	8007f22 <st_assign_or_call+0x2ba>
  int id = builtin_id(nm);
 8007d62:	230c      	movs	r3, #12
 8007d64:	18fb      	adds	r3, r7, r3
 8007d66:	0018      	movs	r0, r3
 8007d68:	f7fe ff46 	bl	8006bf8 <builtin_id>
 8007d6c:	0003      	movs	r3, r0
 8007d6e:	623b      	str	r3, [r7, #32]
  if (id<0){ set_err("unknown function", c->line); return false; }
 8007d70:	6a3b      	ldr	r3, [r7, #32]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	da08      	bge.n	8007d88 <st_assign_or_call+0x120>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d7a:	4b70      	ldr	r3, [pc, #448]	@ (8007f3c <st_assign_or_call+0x2d4>)
 8007d7c:	0011      	movs	r1, r2
 8007d7e:	0018      	movs	r0, r3
 8007d80:	f7fe fd6c 	bl	800685c <set_err>
 8007d84:	2300      	movs	r3, #0
 8007d86:	e0cc      	b.n	8007f22 <st_assign_or_call+0x2ba>

  uint8_t argc=0;
 8007d88:	2327      	movs	r3, #39	@ 0x27
 8007d8a:	18fb      	adds	r3, r7, r3
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	701a      	strb	r2, [r3, #0]
  if (!ac(c, T_RP)){
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2106      	movs	r1, #6
 8007d94:	0018      	movs	r0, r3
 8007d96:	f7ff f897 	bl	8006ec8 <ac>
 8007d9a:	0003      	movs	r3, r0
 8007d9c:	001a      	movs	r2, r3
 8007d9e:	2301      	movs	r3, #1
 8007da0:	4053      	eors	r3, r2
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d038      	beq.n	8007e1a <st_assign_or_call+0x1b2>
    while (1){
      if(!expr(c)) return false;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	0018      	movs	r0, r3
 8007dac:	f7ff fc5a 	bl	8007664 <expr>
 8007db0:	0003      	movs	r3, r0
 8007db2:	001a      	movs	r2, r3
 8007db4:	2301      	movs	r3, #1
 8007db6:	4053      	eors	r3, r2
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <st_assign_or_call+0x15a>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	e0af      	b.n	8007f22 <st_assign_or_call+0x2ba>
      argc++;
 8007dc2:	2127      	movs	r1, #39	@ 0x27
 8007dc4:	187b      	adds	r3, r7, r1
 8007dc6:	781a      	ldrb	r2, [r3, #0]
 8007dc8:	187b      	adds	r3, r7, r1
 8007dca:	3201      	adds	r2, #1
 8007dcc:	701a      	strb	r2, [r3, #0]
      if (argc>8){ set_err("too many args", c->line); return false; }
 8007dce:	187b      	adds	r3, r7, r1
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	2b08      	cmp	r3, #8
 8007dd4:	d908      	bls.n	8007de8 <st_assign_or_call+0x180>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007dda:	4b59      	ldr	r3, [pc, #356]	@ (8007f40 <st_assign_or_call+0x2d8>)
 8007ddc:	0011      	movs	r1, r2
 8007dde:	0018      	movs	r0, r3
 8007de0:	f7fe fd3c 	bl	800685c <set_err>
 8007de4:	2300      	movs	r3, #0
 8007de6:	e09c      	b.n	8007f22 <st_assign_or_call+0x2ba>
      if (ac(c, T_COMMA)) continue;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2107      	movs	r1, #7
 8007dec:	0018      	movs	r0, r3
 8007dee:	f7ff f86b 	bl	8006ec8 <ac>
 8007df2:	1e03      	subs	r3, r0, #0
 8007df4:	d10e      	bne.n	8007e14 <st_assign_or_call+0x1ac>
      if(!ex(c, T_RP, "expected ')'")) return false;
 8007df6:	4a53      	ldr	r2, [pc, #332]	@ (8007f44 <st_assign_or_call+0x2dc>)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2106      	movs	r1, #6
 8007dfc:	0018      	movs	r0, r3
 8007dfe:	f7ff f87b 	bl	8006ef8 <ex>
 8007e02:	0003      	movs	r3, r0
 8007e04:	001a      	movs	r2, r3
 8007e06:	2301      	movs	r3, #1
 8007e08:	4053      	eors	r3, r2
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d003      	beq.n	8007e18 <st_assign_or_call+0x1b0>
 8007e10:	2300      	movs	r3, #0
 8007e12:	e086      	b.n	8007f22 <st_assign_or_call+0x2ba>
      if (ac(c, T_COMMA)) continue;
 8007e14:	46c0      	nop			@ (mov r8, r8)
      if(!expr(c)) return false;
 8007e16:	e7c7      	b.n	8007da8 <st_assign_or_call+0x140>
      break;
 8007e18:	46c0      	nop			@ (mov r8, r8)
    }
  }

  if (id==2 && argc!=1){ set_err("wait/delay expects 1 arg", c->line); return false; }
 8007e1a:	6a3b      	ldr	r3, [r7, #32]
 8007e1c:	2b02      	cmp	r3, #2
 8007e1e:	d10d      	bne.n	8007e3c <st_assign_or_call+0x1d4>
 8007e20:	2327      	movs	r3, #39	@ 0x27
 8007e22:	18fb      	adds	r3, r7, r3
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d008      	beq.n	8007e3c <st_assign_or_call+0x1d4>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e2e:	4b46      	ldr	r3, [pc, #280]	@ (8007f48 <st_assign_or_call+0x2e0>)
 8007e30:	0011      	movs	r1, r2
 8007e32:	0018      	movs	r0, r3
 8007e34:	f7fe fd12 	bl	800685c <set_err>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	e072      	b.n	8007f22 <st_assign_or_call+0x2ba>

  if(!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){ set_err("bytecode overflow", c->line); return false; }
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e40:	2115      	movs	r1, #21
 8007e42:	0018      	movs	r0, r3
 8007e44:	f7fe fd22 	bl	800688c <emit_u8>
 8007e48:	0003      	movs	r3, r0
 8007e4a:	001a      	movs	r2, r3
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	4053      	eors	r3, r2
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d11e      	bne.n	8007e94 <st_assign_or_call+0x22c>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5a:	6a3a      	ldr	r2, [r7, #32]
 8007e5c:	b2d2      	uxtb	r2, r2
 8007e5e:	0011      	movs	r1, r2
 8007e60:	0018      	movs	r0, r3
 8007e62:	f7fe fd13 	bl	800688c <emit_u8>
 8007e66:	0003      	movs	r3, r0
 8007e68:	001a      	movs	r2, r3
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	4053      	eors	r3, r2
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10f      	bne.n	8007e94 <st_assign_or_call+0x22c>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e78:	2327      	movs	r3, #39	@ 0x27
 8007e7a:	18fb      	adds	r3, r7, r3
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	0019      	movs	r1, r3
 8007e80:	0010      	movs	r0, r2
 8007e82:	f7fe fd03 	bl	800688c <emit_u8>
 8007e86:	0003      	movs	r3, r0
 8007e88:	001a      	movs	r2, r3
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	4053      	eors	r3, r2
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d008      	beq.n	8007ea6 <st_assign_or_call+0x23e>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e98:	4b26      	ldr	r3, [pc, #152]	@ (8007f34 <st_assign_or_call+0x2cc>)
 8007e9a:	0011      	movs	r1, r2
 8007e9c:	0018      	movs	r0, r3
 8007e9e:	f7fe fcdd 	bl	800685c <set_err>
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	e03d      	b.n	8007f22 <st_assign_or_call+0x2ba>

  int dump = sym_get_or_add(&c->p->st, "__");
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eaa:	4a20      	ldr	r2, [pc, #128]	@ (8007f2c <st_assign_or_call+0x2c4>)
 8007eac:	4694      	mov	ip, r2
 8007eae:	4463      	add	r3, ip
 8007eb0:	4a26      	ldr	r2, [pc, #152]	@ (8007f4c <st_assign_or_call+0x2e4>)
 8007eb2:	0011      	movs	r1, r2
 8007eb4:	0018      	movs	r0, r3
 8007eb6:	f7fe fe30 	bl	8006b1a <sym_get_or_add>
 8007eba:	0003      	movs	r3, r0
 8007ebc:	61fb      	str	r3, [r7, #28]
  if (dump<0){ set_err("too many variables", c->line); return false; }
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	da08      	bge.n	8007ed6 <st_assign_or_call+0x26e>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ec8:	4b19      	ldr	r3, [pc, #100]	@ (8007f30 <st_assign_or_call+0x2c8>)
 8007eca:	0011      	movs	r1, r2
 8007ecc:	0018      	movs	r0, r3
 8007ece:	f7fe fcc5 	bl	800685c <set_err>
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	e025      	b.n	8007f22 <st_assign_or_call+0x2ba>
  if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)dump)){ set_err("bytecode overflow", c->line); return false; }
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eda:	2103      	movs	r1, #3
 8007edc:	0018      	movs	r0, r3
 8007ede:	f7fe fcd5 	bl	800688c <emit_u8>
 8007ee2:	0003      	movs	r3, r0
 8007ee4:	001a      	movs	r2, r3
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	4053      	eors	r3, r2
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10e      	bne.n	8007f0e <st_assign_or_call+0x2a6>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef4:	69fa      	ldr	r2, [r7, #28]
 8007ef6:	b2d2      	uxtb	r2, r2
 8007ef8:	0011      	movs	r1, r2
 8007efa:	0018      	movs	r0, r3
 8007efc:	f7fe fcc6 	bl	800688c <emit_u8>
 8007f00:	0003      	movs	r3, r0
 8007f02:	001a      	movs	r2, r3
 8007f04:	2301      	movs	r3, #1
 8007f06:	4053      	eors	r3, r2
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d008      	beq.n	8007f20 <st_assign_or_call+0x2b8>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f12:	4b08      	ldr	r3, [pc, #32]	@ (8007f34 <st_assign_or_call+0x2cc>)
 8007f14:	0011      	movs	r1, r2
 8007f16:	0018      	movs	r0, r3
 8007f18:	f7fe fca0 	bl	800685c <set_err>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	e000      	b.n	8007f22 <st_assign_or_call+0x2ba>
  return true;
 8007f20:	2301      	movs	r3, #1
}
 8007f22:	0018      	movs	r0, r3
 8007f24:	46bd      	mov	sp, r7
 8007f26:	b00b      	add	sp, #44	@ 0x2c
 8007f28:	bd90      	pop	{r4, r7, pc}
 8007f2a:	46c0      	nop			@ (mov r8, r8)
 8007f2c:	00000602 	.word	0x00000602
 8007f30:	08025ad8 	.word	0x08025ad8
 8007f34:	08025a70 	.word	0x08025a70
 8007f38:	08025b8c 	.word	0x08025b8c
 8007f3c:	08025a84 	.word	0x08025a84
 8007f40:	08025a98 	.word	0x08025a98
 8007f44:	08025aa8 	.word	0x08025aa8
 8007f48:	08025ba4 	.word	0x08025ba4
 8007f4c:	08025bc0 	.word	0x08025bc0

08007f50 <stmt>:

static bool stmt(Ctx *c){
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  if (ac(c, T_IF)) return st_if(c);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2113      	movs	r1, #19
 8007f5c:	0018      	movs	r0, r3
 8007f5e:	f7fe ffb3 	bl	8006ec8 <ac>
 8007f62:	1e03      	subs	r3, r0, #0
 8007f64:	d005      	beq.n	8007f72 <stmt+0x22>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	0018      	movs	r0, r3
 8007f6a:	f7ff fbdd 	bl	8007728 <st_if>
 8007f6e:	0003      	movs	r3, r0
 8007f70:	e05e      	b.n	8008030 <stmt+0xe0>
  if (ac(c, T_WHILE)) return st_while(c);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2116      	movs	r1, #22
 8007f76:	0018      	movs	r0, r3
 8007f78:	f7fe ffa6 	bl	8006ec8 <ac>
 8007f7c:	1e03      	subs	r3, r0, #0
 8007f7e:	d005      	beq.n	8007f8c <stmt+0x3c>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	0018      	movs	r0, r3
 8007f84:	f7ff fccc 	bl	8007920 <st_while>
 8007f88:	0003      	movs	r3, r0
 8007f8a:	e051      	b.n	8008030 <stmt+0xe0>
  if (ac(c, T_REPEAT)) return st_repeat(c);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	211a      	movs	r1, #26
 8007f90:	0018      	movs	r0, r3
 8007f92:	f7fe ff99 	bl	8006ec8 <ac>
 8007f96:	1e03      	subs	r3, r0, #0
 8007f98:	d005      	beq.n	8007fa6 <stmt+0x56>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	0018      	movs	r0, r3
 8007f9e:	f7ff fd6f 	bl	8007a80 <st_repeat>
 8007fa2:	0003      	movs	r3, r0
 8007fa4:	e044      	b.n	8008030 <stmt+0xe0>
  if (ac(c, T_GOTO)) return st_goto(c);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	211c      	movs	r1, #28
 8007faa:	0018      	movs	r0, r3
 8007fac:	f7fe ff8c 	bl	8006ec8 <ac>
 8007fb0:	1e03      	subs	r3, r0, #0
 8007fb2:	d005      	beq.n	8007fc0 <stmt+0x70>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	0018      	movs	r0, r3
 8007fb8:	f7ff fdc8 	bl	8007b4c <st_goto>
 8007fbc:	0003      	movs	r3, r0
 8007fbe:	e037      	b.n	8008030 <stmt+0xe0>

  if (ac(c, T_BEGIN)){
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2118      	movs	r1, #24
 8007fc4:	0018      	movs	r0, r3
 8007fc6:	f7fe ff7f 	bl	8006ec8 <ac>
 8007fca:	1e03      	subs	r3, r0, #0
 8007fcc:	d015      	beq.n	8007ffa <stmt+0xaa>
    if(!stmt_list_until(c, T_END)) return false;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2119      	movs	r1, #25
 8007fd2:	0018      	movs	r0, r3
 8007fd4:	f7ff fb53 	bl	800767e <stmt_list_until>
 8007fd8:	0003      	movs	r3, r0
 8007fda:	001a      	movs	r2, r3
 8007fdc:	2301      	movs	r3, #1
 8007fde:	4053      	eors	r3, r2
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d001      	beq.n	8007fea <stmt+0x9a>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	e022      	b.n	8008030 <stmt+0xe0>
    return ex(c, T_END, "expected 'end'");
 8007fea:	4a13      	ldr	r2, [pc, #76]	@ (8008038 <stmt+0xe8>)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2119      	movs	r1, #25
 8007ff0:	0018      	movs	r0, r3
 8007ff2:	f7fe ff81 	bl	8006ef8 <ex>
 8007ff6:	0003      	movs	r3, r0
 8007ff8:	e01a      	b.n	8008030 <stmt+0xe0>
  }
  if (ac(c, T_END)) return true;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2119      	movs	r1, #25
 8007ffe:	0018      	movs	r0, r3
 8008000:	f7fe ff62 	bl	8006ec8 <ac>
 8008004:	1e03      	subs	r3, r0, #0
 8008006:	d001      	beq.n	800800c <stmt+0xbc>
 8008008:	2301      	movs	r3, #1
 800800a:	e011      	b.n	8008030 <stmt+0xe0>

  if (c->lx.cur.k == T_ID) return st_assign_or_call(c);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	7a1b      	ldrb	r3, [r3, #8]
 8008010:	2b02      	cmp	r3, #2
 8008012:	d105      	bne.n	8008020 <stmt+0xd0>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	0018      	movs	r0, r3
 8008018:	f7ff fe26 	bl	8007c68 <st_assign_or_call>
 800801c:	0003      	movs	r3, r0
 800801e:	e007      	b.n	8008030 <stmt+0xe0>
  set_err("expected statement", c->line);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008024:	4b05      	ldr	r3, [pc, #20]	@ (800803c <stmt+0xec>)
 8008026:	0011      	movs	r1, r2
 8008028:	0018      	movs	r0, r3
 800802a:	f7fe fc17 	bl	800685c <set_err>
  return false;
 800802e:	2300      	movs	r3, #0
}
 8008030:	0018      	movs	r0, r3
 8008032:	46bd      	mov	sp, r7
 8008034:	b002      	add	sp, #8
 8008036:	bd80      	pop	{r7, pc}
 8008038:	08025b10 	.word	0x08025b10
 800803c:	08025bc4 	.word	0x08025bc4

08008040 <compile_program>:

static int editor_index_by_line(const mp_editor_t *ed, uint16_t line_no);

static bool compile_program(const mp_editor_t *ed, program_t *out){
 8008040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008042:	4cdb      	ldr	r4, [pc, #876]	@ (80083b0 <compile_program+0x370>)
 8008044:	44a5      	add	sp, r4
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
 800804a:	6039      	str	r1, [r7, #0]
  memset(out, 0, sizeof(*out));
 800804c:	4ad9      	ldr	r2, [pc, #868]	@ (80083b4 <compile_program+0x374>)
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	2100      	movs	r1, #0
 8008052:	0018      	movs	r0, r3
 8008054:	f018 ff72 	bl	8020f3c <memset>
  for (uint8_t i=0;i<MP_MAX_LINES;i++) out->line_addr[i]=0xFFFFu;
 8008058:	4bd7      	ldr	r3, [pc, #860]	@ (80083b8 <compile_program+0x378>)
 800805a:	18fb      	adds	r3, r7, r3
 800805c:	2200      	movs	r2, #0
 800805e:	701a      	strb	r2, [r3, #0]
 8008060:	e011      	b.n	8008086 <compile_program+0x46>
 8008062:	49d5      	ldr	r1, [pc, #852]	@ (80083b8 <compile_program+0x378>)
 8008064:	187b      	adds	r3, r7, r1
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	683a      	ldr	r2, [r7, #0]
 800806a:	48d4      	ldr	r0, [pc, #848]	@ (80083bc <compile_program+0x37c>)
 800806c:	4684      	mov	ip, r0
 800806e:	4463      	add	r3, ip
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	18d3      	adds	r3, r2, r3
 8008074:	3304      	adds	r3, #4
 8008076:	2201      	movs	r2, #1
 8008078:	4252      	negs	r2, r2
 800807a:	801a      	strh	r2, [r3, #0]
 800807c:	187b      	adds	r3, r7, r1
 800807e:	781a      	ldrb	r2, [r3, #0]
 8008080:	187b      	adds	r3, r7, r1
 8008082:	3201      	adds	r2, #1
 8008084:	701a      	strb	r2, [r3, #0]
 8008086:	4bcc      	ldr	r3, [pc, #816]	@ (80083b8 <compile_program+0x378>)
 8008088:	18fb      	adds	r3, r7, r3
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	2b31      	cmp	r3, #49	@ 0x31
 800808e:	d9e8      	bls.n	8008062 <compile_program+0x22>
  g_err=0; g_err_line=-1;
 8008090:	4bcb      	ldr	r3, [pc, #812]	@ (80083c0 <compile_program+0x380>)
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]
 8008096:	4bcb      	ldr	r3, [pc, #812]	@ (80083c4 <compile_program+0x384>)
 8008098:	2201      	movs	r2, #1
 800809a:	4252      	negs	r2, r2
 800809c:	601a      	str	r2, [r3, #0]
  if (MP_MAX_VARS < SYSVAR_COUNT + 8){
    set_err("MP_MAX_VARS too small for system vars", -1);
    return false;
  }

  if (ed->count == 0){
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4ac9      	ldr	r2, [pc, #804]	@ (80083c8 <compile_program+0x388>)
 80080a2:	5c9b      	ldrb	r3, [r3, r2]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d118      	bne.n	80080da <compile_program+0x9a>
    if(!emit_u8(out, OP_HALT)) set_err("bytecode overflow", -1);
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	2100      	movs	r1, #0
 80080ac:	0018      	movs	r0, r3
 80080ae:	f7fe fbed 	bl	800688c <emit_u8>
 80080b2:	0003      	movs	r3, r0
 80080b4:	001a      	movs	r2, r3
 80080b6:	2301      	movs	r3, #1
 80080b8:	4053      	eors	r3, r2
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d006      	beq.n	80080ce <compile_program+0x8e>
 80080c0:	2301      	movs	r3, #1
 80080c2:	425a      	negs	r2, r3
 80080c4:	4bc1      	ldr	r3, [pc, #772]	@ (80083cc <compile_program+0x38c>)
 80080c6:	0011      	movs	r1, r2
 80080c8:	0018      	movs	r0, r3
 80080ca:	f7fe fbc7 	bl	800685c <set_err>
    return (g_err==0);
 80080ce:	4bbc      	ldr	r3, [pc, #752]	@ (80083c0 <compile_program+0x380>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	425a      	negs	r2, r3
 80080d4:	4153      	adcs	r3, r2
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	e1a7      	b.n	800842a <compile_program+0x3ea>
  }

  char buf[MP_MAX_LINES * MP_LINE_LEN];
  uint16_t line_nos[MP_MAX_LINES];
  size_t pos = 0;
 80080da:	2300      	movs	r3, #0
 80080dc:	4abc      	ldr	r2, [pc, #752]	@ (80083d0 <compile_program+0x390>)
 80080de:	18ba      	adds	r2, r7, r2
 80080e0:	6013      	str	r3, [r2, #0]
  for (uint8_t i=0;i<ed->count;i++){
 80080e2:	4bbc      	ldr	r3, [pc, #752]	@ (80083d4 <compile_program+0x394>)
 80080e4:	18fb      	adds	r3, r7, r3
 80080e6:	2200      	movs	r2, #0
 80080e8:	701a      	strb	r2, [r3, #0]
 80080ea:	e06c      	b.n	80081c6 <compile_program+0x186>
    line_nos[i] = (uint16_t)ed->lines[i].line_no;
 80080ec:	4cb9      	ldr	r4, [pc, #740]	@ (80083d4 <compile_program+0x394>)
 80080ee:	193b      	adds	r3, r7, r4
 80080f0:	781a      	ldrb	r2, [r3, #0]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	214c      	movs	r1, #76	@ 0x4c
 80080f6:	434a      	muls	r2, r1
 80080f8:	58d1      	ldr	r1, [r2, r3]
 80080fa:	193b      	adds	r3, r7, r4
 80080fc:	781a      	ldrb	r2, [r3, #0]
 80080fe:	b289      	uxth	r1, r1
 8008100:	4bb5      	ldr	r3, [pc, #724]	@ (80083d8 <compile_program+0x398>)
 8008102:	20ec      	movs	r0, #236	@ 0xec
 8008104:	0100      	lsls	r0, r0, #4
 8008106:	181b      	adds	r3, r3, r0
 8008108:	19db      	adds	r3, r3, r7
 800810a:	0052      	lsls	r2, r2, #1
 800810c:	52d1      	strh	r1, [r2, r3]
    size_t len = strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 800810e:	193b      	adds	r3, r7, r4
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	224c      	movs	r2, #76	@ 0x4c
 8008114:	4353      	muls	r3, r2
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	18d3      	adds	r3, r2, r3
 800811a:	3304      	adds	r3, #4
 800811c:	2147      	movs	r1, #71	@ 0x47
 800811e:	0018      	movs	r0, r3
 8008120:	f018 ff39 	bl	8020f96 <strnlen>
 8008124:	0003      	movs	r3, r0
 8008126:	49ad      	ldr	r1, [pc, #692]	@ (80083dc <compile_program+0x39c>)
 8008128:	187a      	adds	r2, r7, r1
 800812a:	6013      	str	r3, [r2, #0]
    if (pos + len + 1 >= sizeof(buf)){
 800812c:	4ba8      	ldr	r3, [pc, #672]	@ (80083d0 <compile_program+0x390>)
 800812e:	18fb      	adds	r3, r7, r3
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	187b      	adds	r3, r7, r1
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	18d3      	adds	r3, r2, r3
 8008138:	1c5a      	adds	r2, r3, #1
 800813a:	23e1      	movs	r3, #225	@ 0xe1
 800813c:	011b      	lsls	r3, r3, #4
 800813e:	429a      	cmp	r2, r3
 8008140:	d30c      	bcc.n	800815c <compile_program+0x11c>
      set_err("program too long", ed->lines[i].line_no);
 8008142:	193b      	adds	r3, r7, r4
 8008144:	781a      	ldrb	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	214c      	movs	r1, #76	@ 0x4c
 800814a:	434a      	muls	r2, r1
 800814c:	58d2      	ldr	r2, [r2, r3]
 800814e:	4ba4      	ldr	r3, [pc, #656]	@ (80083e0 <compile_program+0x3a0>)
 8008150:	0011      	movs	r1, r2
 8008152:	0018      	movs	r0, r3
 8008154:	f7fe fb82 	bl	800685c <set_err>
      return false;
 8008158:	2300      	movs	r3, #0
 800815a:	e166      	b.n	800842a <compile_program+0x3ea>
    }
    memcpy(&buf[pos], ed->lines[i].text, len);
 800815c:	239c      	movs	r3, #156	@ 0x9c
 800815e:	18fa      	adds	r2, r7, r3
 8008160:	4c9b      	ldr	r4, [pc, #620]	@ (80083d0 <compile_program+0x390>)
 8008162:	193b      	adds	r3, r7, r4
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	18d0      	adds	r0, r2, r3
 8008168:	4d9a      	ldr	r5, [pc, #616]	@ (80083d4 <compile_program+0x394>)
 800816a:	197b      	adds	r3, r7, r5
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	224c      	movs	r2, #76	@ 0x4c
 8008170:	4353      	muls	r3, r2
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	18d3      	adds	r3, r2, r3
 8008176:	3304      	adds	r3, #4
 8008178:	4e98      	ldr	r6, [pc, #608]	@ (80083dc <compile_program+0x39c>)
 800817a:	19ba      	adds	r2, r7, r6
 800817c:	6812      	ldr	r2, [r2, #0]
 800817e:	0019      	movs	r1, r3
 8008180:	f018 ffb4 	bl	80210ec <memcpy>
    pos += len;
 8008184:	193b      	adds	r3, r7, r4
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	19bb      	adds	r3, r7, r6
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	18d3      	adds	r3, r2, r3
 800818e:	193a      	adds	r2, r7, r4
 8008190:	6013      	str	r3, [r2, #0]
    if (i + 1 < ed->count) buf[pos++] = '\n';
 8008192:	197b      	adds	r3, r7, r5
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	3301      	adds	r3, #1
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	498b      	ldr	r1, [pc, #556]	@ (80083c8 <compile_program+0x388>)
 800819c:	5c52      	ldrb	r2, [r2, r1]
 800819e:	4293      	cmp	r3, r2
 80081a0:	da0b      	bge.n	80081ba <compile_program+0x17a>
 80081a2:	193b      	adds	r3, r7, r4
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	1c5a      	adds	r2, r3, #1
 80081a8:	1939      	adds	r1, r7, r4
 80081aa:	600a      	str	r2, [r1, #0]
 80081ac:	4a8d      	ldr	r2, [pc, #564]	@ (80083e4 <compile_program+0x3a4>)
 80081ae:	21ec      	movs	r1, #236	@ 0xec
 80081b0:	0109      	lsls	r1, r1, #4
 80081b2:	1852      	adds	r2, r2, r1
 80081b4:	19d2      	adds	r2, r2, r7
 80081b6:	210a      	movs	r1, #10
 80081b8:	54d1      	strb	r1, [r2, r3]
  for (uint8_t i=0;i<ed->count;i++){
 80081ba:	4986      	ldr	r1, [pc, #536]	@ (80083d4 <compile_program+0x394>)
 80081bc:	187b      	adds	r3, r7, r1
 80081be:	781a      	ldrb	r2, [r3, #0]
 80081c0:	187b      	adds	r3, r7, r1
 80081c2:	3201      	adds	r2, #1
 80081c4:	701a      	strb	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	4a7f      	ldr	r2, [pc, #508]	@ (80083c8 <compile_program+0x388>)
 80081ca:	5c9b      	ldrb	r3, [r3, r2]
 80081cc:	4a81      	ldr	r2, [pc, #516]	@ (80083d4 <compile_program+0x394>)
 80081ce:	18ba      	adds	r2, r7, r2
 80081d0:	7812      	ldrb	r2, [r2, #0]
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d38a      	bcc.n	80080ec <compile_program+0xac>
  }
  buf[pos] = 0;
 80081d6:	4b83      	ldr	r3, [pc, #524]	@ (80083e4 <compile_program+0x3a4>)
 80081d8:	24ec      	movs	r4, #236	@ 0xec
 80081da:	0124      	lsls	r4, r4, #4
 80081dc:	191b      	adds	r3, r3, r4
 80081de:	19da      	adds	r2, r3, r7
 80081e0:	4b7b      	ldr	r3, [pc, #492]	@ (80083d0 <compile_program+0x390>)
 80081e2:	18fb      	adds	r3, r7, r3
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	18d3      	adds	r3, r2, r3
 80081e8:	2200      	movs	r2, #0
 80081ea:	701a      	strb	r2, [r3, #0]

  Ctx c; memset(&c, 0, sizeof(c));
 80081ec:	2508      	movs	r5, #8
 80081ee:	197b      	adds	r3, r7, r5
 80081f0:	2230      	movs	r2, #48	@ 0x30
 80081f2:	2100      	movs	r1, #0
 80081f4:	0018      	movs	r0, r3
 80081f6:	f018 fea1 	bl	8020f3c <memset>
  c.p = out;
 80081fa:	4b7b      	ldr	r3, [pc, #492]	@ (80083e8 <compile_program+0x3a8>)
 80081fc:	191b      	adds	r3, r3, r4
 80081fe:	19db      	adds	r3, r3, r7
 8008200:	683a      	ldr	r2, [r7, #0]
 8008202:	625a      	str	r2, [r3, #36]	@ 0x24
  c.line_count = ed->count;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4a70      	ldr	r2, [pc, #448]	@ (80083c8 <compile_program+0x388>)
 8008208:	5c99      	ldrb	r1, [r3, r2]
 800820a:	4b77      	ldr	r3, [pc, #476]	@ (80083e8 <compile_program+0x3a8>)
 800820c:	191b      	adds	r3, r3, r4
 800820e:	19db      	adds	r3, r3, r7
 8008210:	222c      	movs	r2, #44	@ 0x2c
 8008212:	5499      	strb	r1, [r3, r2]
  c.last_line_idx = -1;
 8008214:	4b74      	ldr	r3, [pc, #464]	@ (80083e8 <compile_program+0x3a8>)
 8008216:	191b      	adds	r3, r3, r4
 8008218:	19db      	adds	r3, r3, r7
 800821a:	2201      	movs	r2, #1
 800821c:	4252      	negs	r2, r2
 800821e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  lex_init_prog(&c.lx, buf, line_nos, ed->count);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4a69      	ldr	r2, [pc, #420]	@ (80083c8 <compile_program+0x388>)
 8008224:	5c9b      	ldrb	r3, [r3, r2]
 8008226:	2238      	movs	r2, #56	@ 0x38
 8008228:	18ba      	adds	r2, r7, r2
 800822a:	219c      	movs	r1, #156	@ 0x9c
 800822c:	1879      	adds	r1, r7, r1
 800822e:	1978      	adds	r0, r7, r5
 8008230:	f7fd ffca 	bl	80061c8 <lex_init_prog>
  nx(&c);
 8008234:	197b      	adds	r3, r7, r5
 8008236:	0018      	movs	r0, r3
 8008238:	f7fe fdc0 	bl	8006dbc <nx>
  if(!stmt_list_until(&c, T_EOF)) return false;
 800823c:	197b      	adds	r3, r7, r5
 800823e:	2100      	movs	r1, #0
 8008240:	0018      	movs	r0, r3
 8008242:	f7ff fa1c 	bl	800767e <stmt_list_until>
 8008246:	0003      	movs	r3, r0
 8008248:	001a      	movs	r2, r3
 800824a:	2301      	movs	r3, #1
 800824c:	4053      	eors	r3, r2
 800824e:	b2db      	uxtb	r3, r3
 8008250:	2b00      	cmp	r3, #0
 8008252:	d001      	beq.n	8008258 <compile_program+0x218>
 8008254:	2300      	movs	r3, #0
 8008256:	e0e8      	b.n	800842a <compile_program+0x3ea>

  if (!g_err){
 8008258:	4b59      	ldr	r3, [pc, #356]	@ (80083c0 <compile_program+0x380>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d112      	bne.n	8008286 <compile_program+0x246>
    if(!emit_u8(out, OP_HALT)) set_err("bytecode overflow", -1);
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	2100      	movs	r1, #0
 8008264:	0018      	movs	r0, r3
 8008266:	f7fe fb11 	bl	800688c <emit_u8>
 800826a:	0003      	movs	r3, r0
 800826c:	001a      	movs	r2, r3
 800826e:	2301      	movs	r3, #1
 8008270:	4053      	eors	r3, r2
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b00      	cmp	r3, #0
 8008276:	d006      	beq.n	8008286 <compile_program+0x246>
 8008278:	2301      	movs	r3, #1
 800827a:	425a      	negs	r2, r3
 800827c:	4b53      	ldr	r3, [pc, #332]	@ (80083cc <compile_program+0x38c>)
 800827e:	0011      	movs	r1, r2
 8008280:	0018      	movs	r0, r3
 8008282:	f7fe faeb 	bl	800685c <set_err>
  }

  for (uint8_t i=0;i<ed->count;i++){
 8008286:	4b59      	ldr	r3, [pc, #356]	@ (80083ec <compile_program+0x3ac>)
 8008288:	18fb      	adds	r3, r7, r3
 800828a:	2200      	movs	r2, #0
 800828c:	701a      	strb	r2, [r3, #0]
 800828e:	e022      	b.n	80082d6 <compile_program+0x296>
    if (out->line_addr[i] == 0xFFFFu) out->line_addr[i] = out->len;
 8008290:	4956      	ldr	r1, [pc, #344]	@ (80083ec <compile_program+0x3ac>)
 8008292:	187b      	adds	r3, r7, r1
 8008294:	781b      	ldrb	r3, [r3, #0]
 8008296:	683a      	ldr	r2, [r7, #0]
 8008298:	4848      	ldr	r0, [pc, #288]	@ (80083bc <compile_program+0x37c>)
 800829a:	4684      	mov	ip, r0
 800829c:	4463      	add	r3, ip
 800829e:	005b      	lsls	r3, r3, #1
 80082a0:	18d3      	adds	r3, r2, r3
 80082a2:	3304      	adds	r3, #4
 80082a4:	881b      	ldrh	r3, [r3, #0]
 80082a6:	4a52      	ldr	r2, [pc, #328]	@ (80083f0 <compile_program+0x3b0>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d10e      	bne.n	80082ca <compile_program+0x28a>
 80082ac:	187b      	adds	r3, r7, r1
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	6839      	ldr	r1, [r7, #0]
 80082b2:	22c0      	movs	r2, #192	@ 0xc0
 80082b4:	00d2      	lsls	r2, r2, #3
 80082b6:	5a89      	ldrh	r1, [r1, r2]
 80082b8:	683a      	ldr	r2, [r7, #0]
 80082ba:	4840      	ldr	r0, [pc, #256]	@ (80083bc <compile_program+0x37c>)
 80082bc:	4684      	mov	ip, r0
 80082be:	4463      	add	r3, ip
 80082c0:	005b      	lsls	r3, r3, #1
 80082c2:	18d3      	adds	r3, r2, r3
 80082c4:	3304      	adds	r3, #4
 80082c6:	1c0a      	adds	r2, r1, #0
 80082c8:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0;i<ed->count;i++){
 80082ca:	4948      	ldr	r1, [pc, #288]	@ (80083ec <compile_program+0x3ac>)
 80082cc:	187b      	adds	r3, r7, r1
 80082ce:	781a      	ldrb	r2, [r3, #0]
 80082d0:	187b      	adds	r3, r7, r1
 80082d2:	3201      	adds	r2, #1
 80082d4:	701a      	strb	r2, [r3, #0]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a3b      	ldr	r2, [pc, #236]	@ (80083c8 <compile_program+0x388>)
 80082da:	5c9b      	ldrb	r3, [r3, r2]
 80082dc:	4a43      	ldr	r2, [pc, #268]	@ (80083ec <compile_program+0x3ac>)
 80082de:	18ba      	adds	r2, r7, r2
 80082e0:	7812      	ldrb	r2, [r2, #0]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d3d4      	bcc.n	8008290 <compile_program+0x250>
  }

  if (!g_err){
 80082e6:	4b36      	ldr	r3, [pc, #216]	@ (80083c0 <compile_program+0x380>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d000      	beq.n	80082f0 <compile_program+0x2b0>
 80082ee:	e097      	b.n	8008420 <compile_program+0x3e0>
    for (uint8_t f=0; f<out->fix_n; f++){
 80082f0:	4b40      	ldr	r3, [pc, #256]	@ (80083f4 <compile_program+0x3b4>)
 80082f2:	18fb      	adds	r3, r7, r3
 80082f4:	2200      	movs	r2, #0
 80082f6:	701a      	strb	r2, [r3, #0]
 80082f8:	e088      	b.n	800840c <compile_program+0x3cc>
      int idx = editor_index_by_line(ed, out->fix[f].line_no);
 80082fa:	4c3e      	ldr	r4, [pc, #248]	@ (80083f4 <compile_program+0x3b4>)
 80082fc:	193b      	adds	r3, r7, r4
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	683a      	ldr	r2, [r7, #0]
 8008302:	2187      	movs	r1, #135	@ 0x87
 8008304:	0089      	lsls	r1, r1, #2
 8008306:	468c      	mov	ip, r1
 8008308:	4463      	add	r3, ip
 800830a:	009b      	lsls	r3, r3, #2
 800830c:	5a9a      	ldrh	r2, [r3, r2]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	0011      	movs	r1, r2
 8008312:	0018      	movs	r0, r3
 8008314:	f000 f894 	bl	8008440 <editor_index_by_line>
 8008318:	0003      	movs	r3, r0
 800831a:	22eb      	movs	r2, #235	@ 0xeb
 800831c:	0112      	lsls	r2, r2, #4
 800831e:	18b9      	adds	r1, r7, r2
 8008320:	600b      	str	r3, [r1, #0]
      if (idx < 0){ set_err("goto target line not found", (int)out->fix[f].line_no); break; }
 8008322:	18bb      	adds	r3, r7, r2
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2b00      	cmp	r3, #0
 8008328:	da0f      	bge.n	800834a <compile_program+0x30a>
 800832a:	193b      	adds	r3, r7, r4
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	2187      	movs	r1, #135	@ 0x87
 8008332:	0089      	lsls	r1, r1, #2
 8008334:	468c      	mov	ip, r1
 8008336:	4463      	add	r3, ip
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	5a9b      	ldrh	r3, [r3, r2]
 800833c:	001a      	movs	r2, r3
 800833e:	4b2e      	ldr	r3, [pc, #184]	@ (80083f8 <compile_program+0x3b8>)
 8008340:	0011      	movs	r1, r2
 8008342:	0018      	movs	r0, r3
 8008344:	f7fe fa8a 	bl	800685c <set_err>
 8008348:	e06a      	b.n	8008420 <compile_program+0x3e0>
      if(!patch_u16(out, out->fix[f].bc_patch, out->line_addr[idx])) { set_err("patch failed", (int)out->fix[f].line_no); break; }
 800834a:	4c2a      	ldr	r4, [pc, #168]	@ (80083f4 <compile_program+0x3b4>)
 800834c:	193b      	adds	r3, r7, r4
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	683a      	ldr	r2, [r7, #0]
 8008352:	2187      	movs	r1, #135	@ 0x87
 8008354:	0089      	lsls	r1, r1, #2
 8008356:	468c      	mov	ip, r1
 8008358:	4463      	add	r3, ip
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	18d3      	adds	r3, r2, r3
 800835e:	3302      	adds	r3, #2
 8008360:	8819      	ldrh	r1, [r3, #0]
 8008362:	683a      	ldr	r2, [r7, #0]
 8008364:	23eb      	movs	r3, #235	@ 0xeb
 8008366:	011b      	lsls	r3, r3, #4
 8008368:	18fb      	adds	r3, r7, r3
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4813      	ldr	r0, [pc, #76]	@ (80083bc <compile_program+0x37c>)
 800836e:	4684      	mov	ip, r0
 8008370:	4463      	add	r3, ip
 8008372:	005b      	lsls	r3, r3, #1
 8008374:	18d3      	adds	r3, r2, r3
 8008376:	3304      	adds	r3, #4
 8008378:	881a      	ldrh	r2, [r3, #0]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	0018      	movs	r0, r3
 800837e:	f7fe fb58 	bl	8006a32 <patch_u16>
 8008382:	0003      	movs	r3, r0
 8008384:	001a      	movs	r2, r3
 8008386:	2301      	movs	r3, #1
 8008388:	4053      	eors	r3, r2
 800838a:	b2db      	uxtb	r3, r3
 800838c:	2b00      	cmp	r3, #0
 800838e:	d037      	beq.n	8008400 <compile_program+0x3c0>
 8008390:	193b      	adds	r3, r7, r4
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	683a      	ldr	r2, [r7, #0]
 8008396:	2187      	movs	r1, #135	@ 0x87
 8008398:	0089      	lsls	r1, r1, #2
 800839a:	468c      	mov	ip, r1
 800839c:	4463      	add	r3, ip
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	5a9b      	ldrh	r3, [r3, r2]
 80083a2:	001a      	movs	r2, r3
 80083a4:	4b15      	ldr	r3, [pc, #84]	@ (80083fc <compile_program+0x3bc>)
 80083a6:	0011      	movs	r1, r2
 80083a8:	0018      	movs	r0, r3
 80083aa:	f7fe fa57 	bl	800685c <set_err>
 80083ae:	e037      	b.n	8008420 <compile_program+0x3e0>
 80083b0:	fffff13c 	.word	0xfffff13c
 80083b4:	00000932 	.word	0x00000932
 80083b8:	00000ebf 	.word	0x00000ebf
 80083bc:	00000404 	.word	0x00000404
 80083c0:	20000924 	.word	0x20000924
 80083c4:	20000004 	.word	0x20000004
 80083c8:	00000ed8 	.word	0x00000ed8
 80083cc:	08025a70 	.word	0x08025a70
 80083d0:	00000eb8 	.word	0x00000eb8
 80083d4:	00000eb7 	.word	0x00000eb7
 80083d8:	fffff178 	.word	0xfffff178
 80083dc:	00000eac 	.word	0x00000eac
 80083e0:	08025bd8 	.word	0x08025bd8
 80083e4:	fffff1dc 	.word	0xfffff1dc
 80083e8:	fffff148 	.word	0xfffff148
 80083ec:	00000eb6 	.word	0x00000eb6
 80083f0:	0000ffff 	.word	0x0000ffff
 80083f4:	00000eb5 	.word	0x00000eb5
 80083f8:	08025bec 	.word	0x08025bec
 80083fc:	08025b30 	.word	0x08025b30
    for (uint8_t f=0; f<out->fix_n; f++){
 8008400:	490c      	ldr	r1, [pc, #48]	@ (8008434 <compile_program+0x3f4>)
 8008402:	187b      	adds	r3, r7, r1
 8008404:	781a      	ldrb	r2, [r3, #0]
 8008406:	187b      	adds	r3, r7, r1
 8008408:	3201      	adds	r2, #1
 800840a:	701a      	strb	r2, [r3, #0]
 800840c:	683a      	ldr	r2, [r7, #0]
 800840e:	2393      	movs	r3, #147	@ 0x93
 8008410:	011b      	lsls	r3, r3, #4
 8008412:	5cd3      	ldrb	r3, [r2, r3]
 8008414:	4a07      	ldr	r2, [pc, #28]	@ (8008434 <compile_program+0x3f4>)
 8008416:	18ba      	adds	r2, r7, r2
 8008418:	7812      	ldrb	r2, [r2, #0]
 800841a:	429a      	cmp	r2, r3
 800841c:	d200      	bcs.n	8008420 <compile_program+0x3e0>
 800841e:	e76c      	b.n	80082fa <compile_program+0x2ba>
    }
  }
  return (g_err==0);
 8008420:	4b05      	ldr	r3, [pc, #20]	@ (8008438 <compile_program+0x3f8>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	425a      	negs	r2, r3
 8008426:	4153      	adcs	r3, r2
 8008428:	b2db      	uxtb	r3, r3
}
 800842a:	0018      	movs	r0, r3
 800842c:	46bd      	mov	sp, r7
 800842e:	4b03      	ldr	r3, [pc, #12]	@ (800843c <compile_program+0x3fc>)
 8008430:	449d      	add	sp, r3
 8008432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008434:	00000eb5 	.word	0x00000eb5
 8008438:	20000924 	.word	0x20000924
 800843c:	00000ec4 	.word	0x00000ec4

08008440 <editor_index_by_line>:

static int editor_index_by_line(const mp_editor_t *ed, uint16_t line_no){
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	000a      	movs	r2, r1
 800844a:	1cbb      	adds	r3, r7, #2
 800844c:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == (int)line_no) return i;
 800844e:	230f      	movs	r3, #15
 8008450:	18fb      	adds	r3, r7, r3
 8008452:	2200      	movs	r2, #0
 8008454:	701a      	strb	r2, [r3, #0]
 8008456:	e013      	b.n	8008480 <editor_index_by_line+0x40>
 8008458:	200f      	movs	r0, #15
 800845a:	183b      	adds	r3, r7, r0
 800845c:	781a      	ldrb	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	214c      	movs	r1, #76	@ 0x4c
 8008462:	434a      	muls	r2, r1
 8008464:	58d2      	ldr	r2, [r2, r3]
 8008466:	1cbb      	adds	r3, r7, #2
 8008468:	881b      	ldrh	r3, [r3, #0]
 800846a:	429a      	cmp	r2, r3
 800846c:	d102      	bne.n	8008474 <editor_index_by_line+0x34>
 800846e:	183b      	adds	r3, r7, r0
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	e00f      	b.n	8008494 <editor_index_by_line+0x54>
 8008474:	210f      	movs	r1, #15
 8008476:	187b      	adds	r3, r7, r1
 8008478:	781a      	ldrb	r2, [r3, #0]
 800847a:	187b      	adds	r3, r7, r1
 800847c:	3201      	adds	r2, #1
 800847e:	701a      	strb	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a06      	ldr	r2, [pc, #24]	@ (800849c <editor_index_by_line+0x5c>)
 8008484:	5c9b      	ldrb	r3, [r3, r2]
 8008486:	220f      	movs	r2, #15
 8008488:	18ba      	adds	r2, r7, r2
 800848a:	7812      	ldrb	r2, [r2, #0]
 800848c:	429a      	cmp	r2, r3
 800848e:	d3e3      	bcc.n	8008458 <editor_index_by_line+0x18>
  return -1;
 8008490:	2301      	movs	r3, #1
 8008492:	425b      	negs	r3, r3
}
 8008494:	0018      	movs	r0, r3
 8008496:	46bd      	mov	sp, r7
 8008498:	b004      	add	sp, #16
 800849a:	bd80      	pop	{r7, pc}
 800849c:	00000ed8 	.word	0x00000ed8

080084a0 <vm_reset>:
  bool stop_req;
  bool sleeping;
  uint32_t wake_ms;
} vm_t;

static void vm_reset(vm_t *vm){
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  memset(vm,0,sizeof(*vm));
 80084a8:	23a8      	movs	r3, #168	@ 0xa8
 80084aa:	005a      	lsls	r2, r3, #1
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2100      	movs	r1, #0
 80084b0:	0018      	movs	r0, r3
 80084b2:	f018 fd43 	bl	8020f3c <memset>
  vm->running = true;
 80084b6:	687a      	ldr	r2, [r7, #4]
 80084b8:	23a3      	movs	r3, #163	@ 0xa3
 80084ba:	005b      	lsls	r3, r3, #1
 80084bc:	2101      	movs	r1, #1
 80084be:	54d1      	strb	r1, [r2, r3]
}
 80084c0:	46c0      	nop			@ (mov r8, r8)
 80084c2:	46bd      	mov	sp, r7
 80084c4:	b002      	add	sp, #8
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <push>:
static bool push(vm_t *vm, int32_t v){ if(vm->sp>=MP_STACK_SIZE) return false; vm->stack[vm->sp++]=v; return true; }
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b082      	sub	sp, #8
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	22a0      	movs	r2, #160	@ 0xa0
 80084d6:	589b      	ldr	r3, [r3, r2]
 80084d8:	2b27      	cmp	r3, #39	@ 0x27
 80084da:	dd01      	ble.n	80084e0 <push+0x18>
 80084dc:	2300      	movs	r3, #0
 80084de:	e00b      	b.n	80084f8 <push+0x30>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	22a0      	movs	r2, #160	@ 0xa0
 80084e4:	589b      	ldr	r3, [r3, r2]
 80084e6:	1c59      	adds	r1, r3, #1
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	20a0      	movs	r0, #160	@ 0xa0
 80084ec:	5011      	str	r1, [r2, r0]
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	009b      	lsls	r3, r3, #2
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	5099      	str	r1, [r3, r2]
 80084f6:	2301      	movs	r3, #1
 80084f8:	0018      	movs	r0, r3
 80084fa:	46bd      	mov	sp, r7
 80084fc:	b002      	add	sp, #8
 80084fe:	bd80      	pop	{r7, pc}

08008500 <pop>:
static bool pop(vm_t *vm, int32_t *o){ if(vm->sp<=0) return false; *o=vm->stack[--vm->sp]; return true; }
 8008500:	b580      	push	{r7, lr}
 8008502:	b082      	sub	sp, #8
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	22a0      	movs	r2, #160	@ 0xa0
 800850e:	589b      	ldr	r3, [r3, r2]
 8008510:	2b00      	cmp	r3, #0
 8008512:	dc01      	bgt.n	8008518 <pop+0x18>
 8008514:	2300      	movs	r3, #0
 8008516:	e00f      	b.n	8008538 <pop+0x38>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	22a0      	movs	r2, #160	@ 0xa0
 800851c:	589b      	ldr	r3, [r3, r2]
 800851e:	1e5a      	subs	r2, r3, #1
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	21a0      	movs	r1, #160	@ 0xa0
 8008524:	505a      	str	r2, [r3, r1]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	22a0      	movs	r2, #160	@ 0xa0
 800852a:	589a      	ldr	r2, [r3, r2]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	0092      	lsls	r2, r2, #2
 8008530:	58d2      	ldr	r2, [r2, r3]
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	601a      	str	r2, [r3, #0]
 8008536:	2301      	movs	r3, #1
 8008538:	0018      	movs	r0, r3
 800853a:	46bd      	mov	sp, r7
 800853c:	b002      	add	sp, #8
 800853e:	bd80      	pop	{r7, pc}

08008540 <rd_u16>:
static uint16_t rd_u16(const uint8_t *bc, uint16_t *ip){ uint16_t v=(uint16_t)bc[*ip] | ((uint16_t)bc[*ip+1]<<8); *ip+=2; return v; }
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	6039      	str	r1, [r7, #0]
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	881b      	ldrh	r3, [r3, #0]
 800854e:	001a      	movs	r2, r3
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	189b      	adds	r3, r3, r2
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	b21a      	sxth	r2, r3
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	881b      	ldrh	r3, [r3, #0]
 800855c:	3301      	adds	r3, #1
 800855e:	6879      	ldr	r1, [r7, #4]
 8008560:	18cb      	adds	r3, r1, r3
 8008562:	781b      	ldrb	r3, [r3, #0]
 8008564:	b21b      	sxth	r3, r3
 8008566:	021b      	lsls	r3, r3, #8
 8008568:	b21b      	sxth	r3, r3
 800856a:	4313      	orrs	r3, r2
 800856c:	b21a      	sxth	r2, r3
 800856e:	210e      	movs	r1, #14
 8008570:	187b      	adds	r3, r7, r1
 8008572:	801a      	strh	r2, [r3, #0]
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	881b      	ldrh	r3, [r3, #0]
 8008578:	3302      	adds	r3, #2
 800857a:	b29a      	uxth	r2, r3
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	801a      	strh	r2, [r3, #0]
 8008580:	187b      	adds	r3, r7, r1
 8008582:	881b      	ldrh	r3, [r3, #0]
 8008584:	0018      	movs	r0, r3
 8008586:	46bd      	mov	sp, r7
 8008588:	b004      	add	sp, #16
 800858a:	bd80      	pop	{r7, pc}

0800858c <rd_i32>:
static int32_t rd_i32(const uint8_t *bc, uint16_t *ip){
 800858c:	b580      	push	{r7, lr}
 800858e:	b084      	sub	sp, #16
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  uint32_t v=(uint32_t)bc[*ip] | ((uint32_t)bc[*ip+1]<<8) | ((uint32_t)bc[*ip+2]<<16) | ((uint32_t)bc[*ip+3]<<24);
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	881b      	ldrh	r3, [r3, #0]
 800859a:	001a      	movs	r2, r3
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	189b      	adds	r3, r3, r2
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	0019      	movs	r1, r3
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	881b      	ldrh	r3, [r3, #0]
 80085a8:	3301      	adds	r3, #1
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	18d3      	adds	r3, r2, r3
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	021b      	lsls	r3, r3, #8
 80085b2:	000a      	movs	r2, r1
 80085b4:	431a      	orrs	r2, r3
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	881b      	ldrh	r3, [r3, #0]
 80085ba:	3302      	adds	r3, #2
 80085bc:	6879      	ldr	r1, [r7, #4]
 80085be:	18cb      	adds	r3, r1, r3
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	041b      	lsls	r3, r3, #16
 80085c4:	431a      	orrs	r2, r3
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	881b      	ldrh	r3, [r3, #0]
 80085ca:	3303      	adds	r3, #3
 80085cc:	6879      	ldr	r1, [r7, #4]
 80085ce:	18cb      	adds	r3, r1, r3
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	061b      	lsls	r3, r3, #24
 80085d4:	4313      	orrs	r3, r2
 80085d6:	60fb      	str	r3, [r7, #12]
  *ip+=4; return (int32_t)v;
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	881b      	ldrh	r3, [r3, #0]
 80085dc:	3304      	adds	r3, #4
 80085de:	b29a      	uxth	r2, r3
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	801a      	strh	r2, [r3, #0]
 80085e4:	68fb      	ldr	r3, [r7, #12]
}
 80085e6:	0018      	movs	r0, r3
 80085e8:	46bd      	mov	sp, r7
 80085ea:	b004      	add	sp, #16
 80085ec:	bd80      	pop	{r7, pc}
	...

080085f0 <vm_step>:

static bool vm_step(vm_t *vm, const program_t *p, uint32_t now_ms, uint16_t max_ops){
 80085f0:	b5b0      	push	{r4, r5, r7, lr}
 80085f2:	b098      	sub	sp, #96	@ 0x60
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
 80085fc:	001a      	movs	r2, r3
 80085fe:	1cbb      	adds	r3, r7, #2
 8008600:	801a      	strh	r2, [r3, #0]
  if (!vm->running) return false;
 8008602:	68fa      	ldr	r2, [r7, #12]
 8008604:	23a3      	movs	r3, #163	@ 0xa3
 8008606:	005b      	lsls	r3, r3, #1
 8008608:	5cd3      	ldrb	r3, [r2, r3]
 800860a:	2201      	movs	r2, #1
 800860c:	4053      	eors	r3, r2
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b00      	cmp	r3, #0
 8008612:	d002      	beq.n	800861a <vm_step+0x2a>
 8008614:	2300      	movs	r3, #0
 8008616:	f000 fd55 	bl	80090c4 <vm_step+0xad4>
  if (vm->stop_req){ vm->running=false; return false; }
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	2348      	movs	r3, #72	@ 0x48
 800861e:	33ff      	adds	r3, #255	@ 0xff
 8008620:	5cd3      	ldrb	r3, [r2, r3]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d007      	beq.n	8008636 <vm_step+0x46>
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	23a3      	movs	r3, #163	@ 0xa3
 800862a:	005b      	lsls	r3, r3, #1
 800862c:	2100      	movs	r1, #0
 800862e:	54d1      	strb	r1, [r2, r3]
 8008630:	2300      	movs	r3, #0
 8008632:	f000 fd47 	bl	80090c4 <vm_step+0xad4>

  if (vm->sleeping){
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	23a4      	movs	r3, #164	@ 0xa4
 800863a:	005b      	lsls	r3, r3, #1
 800863c:	5cd3      	ldrb	r3, [r2, r3]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00e      	beq.n	8008660 <vm_step+0x70>
    if ((int32_t)(now_ms - vm->wake_ms) < 0) return true;
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	23a6      	movs	r3, #166	@ 0xa6
 8008646:	005b      	lsls	r3, r3, #1
 8008648:	58d3      	ldr	r3, [r2, r3]
 800864a:	687a      	ldr	r2, [r7, #4]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	d502      	bpl.n	8008656 <vm_step+0x66>
 8008650:	2301      	movs	r3, #1
 8008652:	f000 fd37 	bl	80090c4 <vm_step+0xad4>
    vm->sleeping=false;
 8008656:	68fa      	ldr	r2, [r7, #12]
 8008658:	23a4      	movs	r3, #164	@ 0xa4
 800865a:	005b      	lsls	r3, r3, #1
 800865c:	2100      	movs	r1, #0
 800865e:	54d1      	strb	r1, [r2, r3]
  }

  uint16_t ops=0;
 8008660:	235e      	movs	r3, #94	@ 0x5e
 8008662:	18fb      	adds	r3, r7, r3
 8008664:	2200      	movs	r2, #0
 8008666:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 8008668:	f000 fd19 	bl	800909e <vm_step+0xaae>
    if (vm->ip >= p->len){ vm->running=false; break; }
 800866c:	68fa      	ldr	r2, [r7, #12]
 800866e:	23a2      	movs	r3, #162	@ 0xa2
 8008670:	005b      	lsls	r3, r3, #1
 8008672:	5ad2      	ldrh	r2, [r2, r3]
 8008674:	68b9      	ldr	r1, [r7, #8]
 8008676:	23c0      	movs	r3, #192	@ 0xc0
 8008678:	00db      	lsls	r3, r3, #3
 800867a:	5acb      	ldrh	r3, [r1, r3]
 800867c:	429a      	cmp	r2, r3
 800867e:	d306      	bcc.n	800868e <vm_step+0x9e>
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	23a3      	movs	r3, #163	@ 0xa3
 8008684:	005b      	lsls	r3, r3, #1
 8008686:	2100      	movs	r1, #0
 8008688:	54d1      	strb	r1, [r2, r3]
 800868a:	f000 fd17 	bl	80090bc <vm_step+0xacc>
    uint8_t op = p->bc[vm->ip++];
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	23a2      	movs	r3, #162	@ 0xa2
 8008692:	005b      	lsls	r3, r3, #1
 8008694:	5ad3      	ldrh	r3, [r2, r3]
 8008696:	1c5a      	adds	r2, r3, #1
 8008698:	b290      	uxth	r0, r2
 800869a:	68f9      	ldr	r1, [r7, #12]
 800869c:	22a2      	movs	r2, #162	@ 0xa2
 800869e:	0052      	lsls	r2, r2, #1
 80086a0:	5288      	strh	r0, [r1, r2]
 80086a2:	0019      	movs	r1, r3
 80086a4:	2053      	movs	r0, #83	@ 0x53
 80086a6:	183b      	adds	r3, r7, r0
 80086a8:	68ba      	ldr	r2, [r7, #8]
 80086aa:	5c52      	ldrb	r2, [r2, r1]
 80086ac:	701a      	strb	r2, [r3, #0]

    int32_t a,b;
    switch((op_t)op){
 80086ae:	183b      	adds	r3, r7, r0
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	2b16      	cmp	r3, #22
 80086b4:	d901      	bls.n	80086ba <vm_step+0xca>
 80086b6:	f000 fcbd 	bl	8009034 <vm_step+0xa44>
 80086ba:	009a      	lsls	r2, r3, #2
 80086bc:	4be2      	ldr	r3, [pc, #904]	@ (8008a48 <vm_step+0x458>)
 80086be:	18d3      	adds	r3, r2, r3
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	469f      	mov	pc, r3
      case OP_HALT: vm->running=false; break;
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	23a3      	movs	r3, #163	@ 0xa3
 80086c8:	005b      	lsls	r3, r3, #1
 80086ca:	2100      	movs	r1, #0
 80086cc:	54d1      	strb	r1, [r2, r3]
 80086ce:	f000 fce0 	bl	8009092 <vm_step+0xaa2>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	3345      	adds	r3, #69	@ 0x45
 80086d8:	33ff      	adds	r3, #255	@ 0xff
 80086da:	0019      	movs	r1, r3
 80086dc:	0010      	movs	r0, r2
 80086de:	f7ff ff55 	bl	800858c <rd_i32>
 80086e2:	0002      	movs	r2, r0
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	0011      	movs	r1, r2
 80086e8:	0018      	movs	r0, r3
 80086ea:	f7ff feed 	bl	80084c8 <push>
 80086ee:	0003      	movs	r3, r0
 80086f0:	001a      	movs	r2, r3
 80086f2:	2301      	movs	r3, #1
 80086f4:	4053      	eors	r3, r2
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d101      	bne.n	8008700 <vm_step+0x110>
 80086fc:	f000 fca0 	bl	8009040 <vm_step+0xa50>
 8008700:	68fa      	ldr	r2, [r7, #12]
 8008702:	23a3      	movs	r3, #163	@ 0xa3
 8008704:	005b      	lsls	r3, r3, #1
 8008706:	2100      	movs	r1, #0
 8008708:	54d1      	strb	r1, [r2, r3]
 800870a:	f000 fc99 	bl	8009040 <vm_step+0xa50>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 800870e:	68fa      	ldr	r2, [r7, #12]
 8008710:	23a2      	movs	r3, #162	@ 0xa2
 8008712:	005b      	lsls	r3, r3, #1
 8008714:	5ad3      	ldrh	r3, [r2, r3]
 8008716:	1c5a      	adds	r2, r3, #1
 8008718:	b290      	uxth	r0, r2
 800871a:	68f9      	ldr	r1, [r7, #12]
 800871c:	22a2      	movs	r2, #162	@ 0xa2
 800871e:	0052      	lsls	r2, r2, #1
 8008720:	5288      	strh	r0, [r1, r2]
 8008722:	0019      	movs	r1, r3
 8008724:	203e      	movs	r0, #62	@ 0x3e
 8008726:	183b      	adds	r3, r7, r0
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	5c52      	ldrb	r2, [r2, r1]
 800872c:	701a      	strb	r2, [r3, #0]
 800872e:	0002      	movs	r2, r0
 8008730:	18bb      	adds	r3, r7, r2
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	2b27      	cmp	r3, #39	@ 0x27
 8008736:	d815      	bhi.n	8008764 <vm_step+0x174>
 8008738:	18bb      	adds	r3, r7, r2
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	3328      	adds	r3, #40	@ 0x28
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	18d3      	adds	r3, r2, r3
 8008744:	3304      	adds	r3, #4
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	0011      	movs	r1, r2
 800874c:	0018      	movs	r0, r3
 800874e:	f7ff febb 	bl	80084c8 <push>
 8008752:	0003      	movs	r3, r0
 8008754:	001a      	movs	r2, r3
 8008756:	2301      	movs	r3, #1
 8008758:	4053      	eors	r3, r2
 800875a:	b2db      	uxtb	r3, r3
 800875c:	2b00      	cmp	r3, #0
 800875e:	d101      	bne.n	8008764 <vm_step+0x174>
 8008760:	f000 fc70 	bl	8009044 <vm_step+0xa54>
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	23a3      	movs	r3, #163	@ 0xa3
 8008768:	005b      	lsls	r3, r3, #1
 800876a:	2100      	movs	r1, #0
 800876c:	54d1      	strb	r1, [r2, r3]
 800876e:	f000 fc69 	bl	8009044 <vm_step+0xa54>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	23a2      	movs	r3, #162	@ 0xa2
 8008776:	005b      	lsls	r3, r3, #1
 8008778:	5ad3      	ldrh	r3, [r2, r3]
 800877a:	1c5a      	adds	r2, r3, #1
 800877c:	b290      	uxth	r0, r2
 800877e:	68f9      	ldr	r1, [r7, #12]
 8008780:	22a2      	movs	r2, #162	@ 0xa2
 8008782:	0052      	lsls	r2, r2, #1
 8008784:	5288      	strh	r0, [r1, r2]
 8008786:	0019      	movs	r1, r3
 8008788:	233f      	movs	r3, #63	@ 0x3f
 800878a:	18fb      	adds	r3, r7, r3
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	5c52      	ldrb	r2, [r2, r1]
 8008790:	701a      	strb	r2, [r3, #0]
 8008792:	2338      	movs	r3, #56	@ 0x38
 8008794:	18fa      	adds	r2, r7, r3
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	0011      	movs	r1, r2
 800879a:	0018      	movs	r0, r3
 800879c:	f7ff feb0 	bl	8008500 <pop>
 80087a0:	0003      	movs	r3, r0
 80087a2:	001a      	movs	r2, r3
 80087a4:	2301      	movs	r3, #1
 80087a6:	4053      	eors	r3, r2
 80087a8:	b2db      	uxtb	r3, r3
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d006      	beq.n	80087bc <vm_step+0x1cc>
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	23a3      	movs	r3, #163	@ 0xa3
 80087b2:	005b      	lsls	r3, r3, #1
 80087b4:	2100      	movs	r1, #0
 80087b6:	54d1      	strb	r1, [r2, r3]
 80087b8:	f000 fc46 	bl	8009048 <vm_step+0xa58>
 80087bc:	223f      	movs	r2, #63	@ 0x3f
 80087be:	18bb      	adds	r3, r7, r2
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	2b27      	cmp	r3, #39	@ 0x27
 80087c4:	d901      	bls.n	80087ca <vm_step+0x1da>
 80087c6:	f000 fc3f 	bl	8009048 <vm_step+0xa58>
 80087ca:	18bb      	adds	r3, r7, r2
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087d0:	68f9      	ldr	r1, [r7, #12]
 80087d2:	3328      	adds	r3, #40	@ 0x28
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	18cb      	adds	r3, r1, r3
 80087d8:	3304      	adds	r3, #4
 80087da:	601a      	str	r2, [r3, #0]
 80087dc:	f000 fc34 	bl	8009048 <vm_step+0xa58>

      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 80087e0:	2334      	movs	r3, #52	@ 0x34
 80087e2:	18fa      	adds	r2, r7, r3
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	0011      	movs	r1, r2
 80087e8:	0018      	movs	r0, r3
 80087ea:	f7ff fe89 	bl	8008500 <pop>
 80087ee:	0003      	movs	r3, r0
 80087f0:	001a      	movs	r2, r3
 80087f2:	2301      	movs	r3, #1
 80087f4:	4053      	eors	r3, r2
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d11e      	bne.n	800883a <vm_step+0x24a>
 80087fc:	2338      	movs	r3, #56	@ 0x38
 80087fe:	18fa      	adds	r2, r7, r3
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	0011      	movs	r1, r2
 8008804:	0018      	movs	r0, r3
 8008806:	f7ff fe7b 	bl	8008500 <pop>
 800880a:	0003      	movs	r3, r0
 800880c:	001a      	movs	r2, r3
 800880e:	2301      	movs	r3, #1
 8008810:	4053      	eors	r3, r2
 8008812:	b2db      	uxtb	r3, r3
 8008814:	2b00      	cmp	r3, #0
 8008816:	d110      	bne.n	800883a <vm_step+0x24a>
 8008818:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800881a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800881c:	18d2      	adds	r2, r2, r3
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	0011      	movs	r1, r2
 8008822:	0018      	movs	r0, r3
 8008824:	f7ff fe50 	bl	80084c8 <push>
 8008828:	0003      	movs	r3, r0
 800882a:	001a      	movs	r2, r3
 800882c:	2301      	movs	r3, #1
 800882e:	4053      	eors	r3, r2
 8008830:	b2db      	uxtb	r3, r3
 8008832:	2b00      	cmp	r3, #0
 8008834:	d101      	bne.n	800883a <vm_step+0x24a>
 8008836:	f000 fc09 	bl	800904c <vm_step+0xa5c>
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	23a3      	movs	r3, #163	@ 0xa3
 800883e:	005b      	lsls	r3, r3, #1
 8008840:	2100      	movs	r1, #0
 8008842:	54d1      	strb	r1, [r2, r3]
 8008844:	f000 fc02 	bl	800904c <vm_step+0xa5c>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 8008848:	2334      	movs	r3, #52	@ 0x34
 800884a:	18fa      	adds	r2, r7, r3
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	0011      	movs	r1, r2
 8008850:	0018      	movs	r0, r3
 8008852:	f7ff fe55 	bl	8008500 <pop>
 8008856:	0003      	movs	r3, r0
 8008858:	001a      	movs	r2, r3
 800885a:	2301      	movs	r3, #1
 800885c:	4053      	eors	r3, r2
 800885e:	b2db      	uxtb	r3, r3
 8008860:	2b00      	cmp	r3, #0
 8008862:	d11e      	bne.n	80088a2 <vm_step+0x2b2>
 8008864:	2338      	movs	r3, #56	@ 0x38
 8008866:	18fa      	adds	r2, r7, r3
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	0011      	movs	r1, r2
 800886c:	0018      	movs	r0, r3
 800886e:	f7ff fe47 	bl	8008500 <pop>
 8008872:	0003      	movs	r3, r0
 8008874:	001a      	movs	r2, r3
 8008876:	2301      	movs	r3, #1
 8008878:	4053      	eors	r3, r2
 800887a:	b2db      	uxtb	r3, r3
 800887c:	2b00      	cmp	r3, #0
 800887e:	d110      	bne.n	80088a2 <vm_step+0x2b2>
 8008880:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008884:	1ad2      	subs	r2, r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	0011      	movs	r1, r2
 800888a:	0018      	movs	r0, r3
 800888c:	f7ff fe1c 	bl	80084c8 <push>
 8008890:	0003      	movs	r3, r0
 8008892:	001a      	movs	r2, r3
 8008894:	2301      	movs	r3, #1
 8008896:	4053      	eors	r3, r2
 8008898:	b2db      	uxtb	r3, r3
 800889a:	2b00      	cmp	r3, #0
 800889c:	d101      	bne.n	80088a2 <vm_step+0x2b2>
 800889e:	f000 fbd7 	bl	8009050 <vm_step+0xa60>
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	23a3      	movs	r3, #163	@ 0xa3
 80088a6:	005b      	lsls	r3, r3, #1
 80088a8:	2100      	movs	r1, #0
 80088aa:	54d1      	strb	r1, [r2, r3]
 80088ac:	f000 fbd0 	bl	8009050 <vm_step+0xa60>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 80088b0:	2334      	movs	r3, #52	@ 0x34
 80088b2:	18fa      	adds	r2, r7, r3
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	0011      	movs	r1, r2
 80088b8:	0018      	movs	r0, r3
 80088ba:	f7ff fe21 	bl	8008500 <pop>
 80088be:	0003      	movs	r3, r0
 80088c0:	001a      	movs	r2, r3
 80088c2:	2301      	movs	r3, #1
 80088c4:	4053      	eors	r3, r2
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d11e      	bne.n	800890a <vm_step+0x31a>
 80088cc:	2338      	movs	r3, #56	@ 0x38
 80088ce:	18fa      	adds	r2, r7, r3
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	0011      	movs	r1, r2
 80088d4:	0018      	movs	r0, r3
 80088d6:	f7ff fe13 	bl	8008500 <pop>
 80088da:	0003      	movs	r3, r0
 80088dc:	001a      	movs	r2, r3
 80088de:	2301      	movs	r3, #1
 80088e0:	4053      	eors	r3, r2
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d110      	bne.n	800890a <vm_step+0x31a>
 80088e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088ec:	435a      	muls	r2, r3
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	0011      	movs	r1, r2
 80088f2:	0018      	movs	r0, r3
 80088f4:	f7ff fde8 	bl	80084c8 <push>
 80088f8:	0003      	movs	r3, r0
 80088fa:	001a      	movs	r2, r3
 80088fc:	2301      	movs	r3, #1
 80088fe:	4053      	eors	r3, r2
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b00      	cmp	r3, #0
 8008904:	d101      	bne.n	800890a <vm_step+0x31a>
 8008906:	f000 fba5 	bl	8009054 <vm_step+0xa64>
 800890a:	68fa      	ldr	r2, [r7, #12]
 800890c:	23a3      	movs	r3, #163	@ 0xa3
 800890e:	005b      	lsls	r3, r3, #1
 8008910:	2100      	movs	r1, #0
 8008912:	54d1      	strb	r1, [r2, r3]
 8008914:	f000 fb9e 	bl	8009054 <vm_step+0xa64>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 8008918:	2334      	movs	r3, #52	@ 0x34
 800891a:	18fa      	adds	r2, r7, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	0011      	movs	r1, r2
 8008920:	0018      	movs	r0, r3
 8008922:	f7ff fded 	bl	8008500 <pop>
 8008926:	0003      	movs	r3, r0
 8008928:	001a      	movs	r2, r3
 800892a:	2301      	movs	r3, #1
 800892c:	4053      	eors	r3, r2
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b00      	cmp	r3, #0
 8008932:	d125      	bne.n	8008980 <vm_step+0x390>
 8008934:	2338      	movs	r3, #56	@ 0x38
 8008936:	18fa      	adds	r2, r7, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	0011      	movs	r1, r2
 800893c:	0018      	movs	r0, r3
 800893e:	f7ff fddf 	bl	8008500 <pop>
 8008942:	0003      	movs	r3, r0
 8008944:	001a      	movs	r2, r3
 8008946:	2301      	movs	r3, #1
 8008948:	4053      	eors	r3, r2
 800894a:	b2db      	uxtb	r3, r3
 800894c:	2b00      	cmp	r3, #0
 800894e:	d117      	bne.n	8008980 <vm_step+0x390>
 8008950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008952:	2b00      	cmp	r3, #0
 8008954:	d014      	beq.n	8008980 <vm_step+0x390>
 8008956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008958:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800895a:	0011      	movs	r1, r2
 800895c:	0018      	movs	r0, r3
 800895e:	f7f7 fc83 	bl	8000268 <__divsi3>
 8008962:	0003      	movs	r3, r0
 8008964:	001a      	movs	r2, r3
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	0011      	movs	r1, r2
 800896a:	0018      	movs	r0, r3
 800896c:	f7ff fdac 	bl	80084c8 <push>
 8008970:	0003      	movs	r3, r0
 8008972:	001a      	movs	r2, r3
 8008974:	2301      	movs	r3, #1
 8008976:	4053      	eors	r3, r2
 8008978:	b2db      	uxtb	r3, r3
 800897a:	2b00      	cmp	r3, #0
 800897c:	d100      	bne.n	8008980 <vm_step+0x390>
 800897e:	e36b      	b.n	8009058 <vm_step+0xa68>
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	23a3      	movs	r3, #163	@ 0xa3
 8008984:	005b      	lsls	r3, r3, #1
 8008986:	2100      	movs	r1, #0
 8008988:	54d1      	strb	r1, [r2, r3]
 800898a:	e365      	b.n	8009058 <vm_step+0xa68>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 800898c:	2334      	movs	r3, #52	@ 0x34
 800898e:	18fa      	adds	r2, r7, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	0011      	movs	r1, r2
 8008994:	0018      	movs	r0, r3
 8008996:	f7ff fdb3 	bl	8008500 <pop>
 800899a:	0003      	movs	r3, r0
 800899c:	001a      	movs	r2, r3
 800899e:	2301      	movs	r3, #1
 80089a0:	4053      	eors	r3, r2
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d125      	bne.n	80089f4 <vm_step+0x404>
 80089a8:	2338      	movs	r3, #56	@ 0x38
 80089aa:	18fa      	adds	r2, r7, r3
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	0011      	movs	r1, r2
 80089b0:	0018      	movs	r0, r3
 80089b2:	f7ff fda5 	bl	8008500 <pop>
 80089b6:	0003      	movs	r3, r0
 80089b8:	001a      	movs	r2, r3
 80089ba:	2301      	movs	r3, #1
 80089bc:	4053      	eors	r3, r2
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d117      	bne.n	80089f4 <vm_step+0x404>
 80089c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d014      	beq.n	80089f4 <vm_step+0x404>
 80089ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80089ce:	0011      	movs	r1, r2
 80089d0:	0018      	movs	r0, r3
 80089d2:	f7f7 fd2f 	bl	8000434 <__aeabi_idivmod>
 80089d6:	000b      	movs	r3, r1
 80089d8:	001a      	movs	r2, r3
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	0011      	movs	r1, r2
 80089de:	0018      	movs	r0, r3
 80089e0:	f7ff fd72 	bl	80084c8 <push>
 80089e4:	0003      	movs	r3, r0
 80089e6:	001a      	movs	r2, r3
 80089e8:	2301      	movs	r3, #1
 80089ea:	4053      	eors	r3, r2
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d100      	bne.n	80089f4 <vm_step+0x404>
 80089f2:	e333      	b.n	800905c <vm_step+0xa6c>
 80089f4:	68fa      	ldr	r2, [r7, #12]
 80089f6:	23a3      	movs	r3, #163	@ 0xa3
 80089f8:	005b      	lsls	r3, r3, #1
 80089fa:	2100      	movs	r1, #0
 80089fc:	54d1      	strb	r1, [r2, r3]
 80089fe:	e32d      	b.n	800905c <vm_step+0xa6c>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 8008a00:	2338      	movs	r3, #56	@ 0x38
 8008a02:	18fa      	adds	r2, r7, r3
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	0011      	movs	r1, r2
 8008a08:	0018      	movs	r0, r3
 8008a0a:	f7ff fd79 	bl	8008500 <pop>
 8008a0e:	0003      	movs	r3, r0
 8008a10:	001a      	movs	r2, r3
 8008a12:	2301      	movs	r3, #1
 8008a14:	4053      	eors	r3, r2
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d10e      	bne.n	8008a3a <vm_step+0x44a>
 8008a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1e:	425a      	negs	r2, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	0011      	movs	r1, r2
 8008a24:	0018      	movs	r0, r3
 8008a26:	f7ff fd4f 	bl	80084c8 <push>
 8008a2a:	0003      	movs	r3, r0
 8008a2c:	001a      	movs	r2, r3
 8008a2e:	2301      	movs	r3, #1
 8008a30:	4053      	eors	r3, r2
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d100      	bne.n	8008a3a <vm_step+0x44a>
 8008a38:	e312      	b.n	8009060 <vm_step+0xa70>
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	23a3      	movs	r3, #163	@ 0xa3
 8008a3e:	005b      	lsls	r3, r3, #1
 8008a40:	2100      	movs	r1, #0
 8008a42:	54d1      	strb	r1, [r2, r3]
 8008a44:	e30c      	b.n	8009060 <vm_step+0xa70>
 8008a46:	46c0      	nop			@ (mov r8, r8)
 8008a48:	08026df8 	.word	0x08026df8

      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 8008a4c:	2334      	movs	r3, #52	@ 0x34
 8008a4e:	18fa      	adds	r2, r7, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	0011      	movs	r1, r2
 8008a54:	0018      	movs	r0, r3
 8008a56:	f7ff fd53 	bl	8008500 <pop>
 8008a5a:	0003      	movs	r3, r0
 8008a5c:	001a      	movs	r2, r3
 8008a5e:	2301      	movs	r3, #1
 8008a60:	4053      	eors	r3, r2
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d121      	bne.n	8008aac <vm_step+0x4bc>
 8008a68:	2338      	movs	r3, #56	@ 0x38
 8008a6a:	18fa      	adds	r2, r7, r3
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	0011      	movs	r1, r2
 8008a70:	0018      	movs	r0, r3
 8008a72:	f7ff fd45 	bl	8008500 <pop>
 8008a76:	0003      	movs	r3, r0
 8008a78:	001a      	movs	r2, r3
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	4053      	eors	r3, r2
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d113      	bne.n	8008aac <vm_step+0x4bc>
 8008a84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a88:	1ad3      	subs	r3, r2, r3
 8008a8a:	425a      	negs	r2, r3
 8008a8c:	4153      	adcs	r3, r2
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	001a      	movs	r2, r3
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	0011      	movs	r1, r2
 8008a96:	0018      	movs	r0, r3
 8008a98:	f7ff fd16 	bl	80084c8 <push>
 8008a9c:	0003      	movs	r3, r0
 8008a9e:	001a      	movs	r2, r3
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	4053      	eors	r3, r2
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d100      	bne.n	8008aac <vm_step+0x4bc>
 8008aaa:	e2db      	b.n	8009064 <vm_step+0xa74>
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	23a3      	movs	r3, #163	@ 0xa3
 8008ab0:	005b      	lsls	r3, r3, #1
 8008ab2:	2100      	movs	r1, #0
 8008ab4:	54d1      	strb	r1, [r2, r3]
 8008ab6:	e2d5      	b.n	8009064 <vm_step+0xa74>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 8008ab8:	2334      	movs	r3, #52	@ 0x34
 8008aba:	18fa      	adds	r2, r7, r3
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	0011      	movs	r1, r2
 8008ac0:	0018      	movs	r0, r3
 8008ac2:	f7ff fd1d 	bl	8008500 <pop>
 8008ac6:	0003      	movs	r3, r0
 8008ac8:	001a      	movs	r2, r3
 8008aca:	2301      	movs	r3, #1
 8008acc:	4053      	eors	r3, r2
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d121      	bne.n	8008b18 <vm_step+0x528>
 8008ad4:	2338      	movs	r3, #56	@ 0x38
 8008ad6:	18fa      	adds	r2, r7, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	0011      	movs	r1, r2
 8008adc:	0018      	movs	r0, r3
 8008ade:	f7ff fd0f 	bl	8008500 <pop>
 8008ae2:	0003      	movs	r3, r0
 8008ae4:	001a      	movs	r2, r3
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	4053      	eors	r3, r2
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d113      	bne.n	8008b18 <vm_step+0x528>
 8008af0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008af4:	1ad3      	subs	r3, r2, r3
 8008af6:	1e5a      	subs	r2, r3, #1
 8008af8:	4193      	sbcs	r3, r2
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	001a      	movs	r2, r3
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	0011      	movs	r1, r2
 8008b02:	0018      	movs	r0, r3
 8008b04:	f7ff fce0 	bl	80084c8 <push>
 8008b08:	0003      	movs	r3, r0
 8008b0a:	001a      	movs	r2, r3
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	4053      	eors	r3, r2
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d100      	bne.n	8008b18 <vm_step+0x528>
 8008b16:	e2a7      	b.n	8009068 <vm_step+0xa78>
 8008b18:	68fa      	ldr	r2, [r7, #12]
 8008b1a:	23a3      	movs	r3, #163	@ 0xa3
 8008b1c:	005b      	lsls	r3, r3, #1
 8008b1e:	2100      	movs	r1, #0
 8008b20:	54d1      	strb	r1, [r2, r3]
 8008b22:	e2a1      	b.n	8009068 <vm_step+0xa78>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 8008b24:	2334      	movs	r3, #52	@ 0x34
 8008b26:	18fa      	adds	r2, r7, r3
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	0011      	movs	r1, r2
 8008b2c:	0018      	movs	r0, r3
 8008b2e:	f7ff fce7 	bl	8008500 <pop>
 8008b32:	0003      	movs	r3, r0
 8008b34:	001a      	movs	r2, r3
 8008b36:	2301      	movs	r3, #1
 8008b38:	4053      	eors	r3, r2
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d123      	bne.n	8008b88 <vm_step+0x598>
 8008b40:	2338      	movs	r3, #56	@ 0x38
 8008b42:	18fa      	adds	r2, r7, r3
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	0011      	movs	r1, r2
 8008b48:	0018      	movs	r0, r3
 8008b4a:	f7ff fcd9 	bl	8008500 <pop>
 8008b4e:	0003      	movs	r3, r0
 8008b50:	001a      	movs	r2, r3
 8008b52:	2301      	movs	r3, #1
 8008b54:	4053      	eors	r3, r2
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d115      	bne.n	8008b88 <vm_step+0x598>
 8008b5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b60:	2101      	movs	r1, #1
 8008b62:	429a      	cmp	r2, r3
 8008b64:	db01      	blt.n	8008b6a <vm_step+0x57a>
 8008b66:	2300      	movs	r3, #0
 8008b68:	1c19      	adds	r1, r3, #0
 8008b6a:	b2cb      	uxtb	r3, r1
 8008b6c:	001a      	movs	r2, r3
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	0011      	movs	r1, r2
 8008b72:	0018      	movs	r0, r3
 8008b74:	f7ff fca8 	bl	80084c8 <push>
 8008b78:	0003      	movs	r3, r0
 8008b7a:	001a      	movs	r2, r3
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	4053      	eors	r3, r2
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d100      	bne.n	8008b88 <vm_step+0x598>
 8008b86:	e271      	b.n	800906c <vm_step+0xa7c>
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	23a3      	movs	r3, #163	@ 0xa3
 8008b8c:	005b      	lsls	r3, r3, #1
 8008b8e:	2100      	movs	r1, #0
 8008b90:	54d1      	strb	r1, [r2, r3]
 8008b92:	e26b      	b.n	800906c <vm_step+0xa7c>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 8008b94:	2334      	movs	r3, #52	@ 0x34
 8008b96:	18fa      	adds	r2, r7, r3
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	0011      	movs	r1, r2
 8008b9c:	0018      	movs	r0, r3
 8008b9e:	f7ff fcaf 	bl	8008500 <pop>
 8008ba2:	0003      	movs	r3, r0
 8008ba4:	001a      	movs	r2, r3
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	4053      	eors	r3, r2
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d123      	bne.n	8008bf8 <vm_step+0x608>
 8008bb0:	2338      	movs	r3, #56	@ 0x38
 8008bb2:	18fa      	adds	r2, r7, r3
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	0011      	movs	r1, r2
 8008bb8:	0018      	movs	r0, r3
 8008bba:	f7ff fca1 	bl	8008500 <pop>
 8008bbe:	0003      	movs	r3, r0
 8008bc0:	001a      	movs	r2, r3
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	4053      	eors	r3, r2
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d115      	bne.n	8008bf8 <vm_step+0x608>
 8008bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008bd0:	0fd8      	lsrs	r0, r3, #31
 8008bd2:	17d1      	asrs	r1, r2, #31
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	4148      	adcs	r0, r1
 8008bd8:	0003      	movs	r3, r0
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	001a      	movs	r2, r3
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	0011      	movs	r1, r2
 8008be2:	0018      	movs	r0, r3
 8008be4:	f7ff fc70 	bl	80084c8 <push>
 8008be8:	0003      	movs	r3, r0
 8008bea:	001a      	movs	r2, r3
 8008bec:	2301      	movs	r3, #1
 8008bee:	4053      	eors	r3, r2
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d100      	bne.n	8008bf8 <vm_step+0x608>
 8008bf6:	e23b      	b.n	8009070 <vm_step+0xa80>
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	23a3      	movs	r3, #163	@ 0xa3
 8008bfc:	005b      	lsls	r3, r3, #1
 8008bfe:	2100      	movs	r1, #0
 8008c00:	54d1      	strb	r1, [r2, r3]
 8008c02:	e235      	b.n	8009070 <vm_step+0xa80>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 8008c04:	2334      	movs	r3, #52	@ 0x34
 8008c06:	18fa      	adds	r2, r7, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	0011      	movs	r1, r2
 8008c0c:	0018      	movs	r0, r3
 8008c0e:	f7ff fc77 	bl	8008500 <pop>
 8008c12:	0003      	movs	r3, r0
 8008c14:	001a      	movs	r2, r3
 8008c16:	2301      	movs	r3, #1
 8008c18:	4053      	eors	r3, r2
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d123      	bne.n	8008c68 <vm_step+0x678>
 8008c20:	2338      	movs	r3, #56	@ 0x38
 8008c22:	18fa      	adds	r2, r7, r3
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	0011      	movs	r1, r2
 8008c28:	0018      	movs	r0, r3
 8008c2a:	f7ff fc69 	bl	8008500 <pop>
 8008c2e:	0003      	movs	r3, r0
 8008c30:	001a      	movs	r2, r3
 8008c32:	2301      	movs	r3, #1
 8008c34:	4053      	eors	r3, r2
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d115      	bne.n	8008c68 <vm_step+0x678>
 8008c3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c40:	2101      	movs	r1, #1
 8008c42:	429a      	cmp	r2, r3
 8008c44:	dc01      	bgt.n	8008c4a <vm_step+0x65a>
 8008c46:	2300      	movs	r3, #0
 8008c48:	1c19      	adds	r1, r3, #0
 8008c4a:	b2cb      	uxtb	r3, r1
 8008c4c:	001a      	movs	r2, r3
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	0011      	movs	r1, r2
 8008c52:	0018      	movs	r0, r3
 8008c54:	f7ff fc38 	bl	80084c8 <push>
 8008c58:	0003      	movs	r3, r0
 8008c5a:	001a      	movs	r2, r3
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	4053      	eors	r3, r2
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d100      	bne.n	8008c68 <vm_step+0x678>
 8008c66:	e205      	b.n	8009074 <vm_step+0xa84>
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	23a3      	movs	r3, #163	@ 0xa3
 8008c6c:	005b      	lsls	r3, r3, #1
 8008c6e:	2100      	movs	r1, #0
 8008c70:	54d1      	strb	r1, [r2, r3]
 8008c72:	e1ff      	b.n	8009074 <vm_step+0xa84>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 8008c74:	2334      	movs	r3, #52	@ 0x34
 8008c76:	18fa      	adds	r2, r7, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	0011      	movs	r1, r2
 8008c7c:	0018      	movs	r0, r3
 8008c7e:	f7ff fc3f 	bl	8008500 <pop>
 8008c82:	0003      	movs	r3, r0
 8008c84:	001a      	movs	r2, r3
 8008c86:	2301      	movs	r3, #1
 8008c88:	4053      	eors	r3, r2
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d123      	bne.n	8008cd8 <vm_step+0x6e8>
 8008c90:	2338      	movs	r3, #56	@ 0x38
 8008c92:	18fa      	adds	r2, r7, r3
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	0011      	movs	r1, r2
 8008c98:	0018      	movs	r0, r3
 8008c9a:	f7ff fc31 	bl	8008500 <pop>
 8008c9e:	0003      	movs	r3, r0
 8008ca0:	001a      	movs	r2, r3
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	4053      	eors	r3, r2
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d115      	bne.n	8008cd8 <vm_step+0x6e8>
 8008cac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cb0:	17d0      	asrs	r0, r2, #31
 8008cb2:	0fd9      	lsrs	r1, r3, #31
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	4148      	adcs	r0, r1
 8008cb8:	0003      	movs	r3, r0
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	001a      	movs	r2, r3
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	0011      	movs	r1, r2
 8008cc2:	0018      	movs	r0, r3
 8008cc4:	f7ff fc00 	bl	80084c8 <push>
 8008cc8:	0003      	movs	r3, r0
 8008cca:	001a      	movs	r2, r3
 8008ccc:	2301      	movs	r3, #1
 8008cce:	4053      	eors	r3, r2
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d100      	bne.n	8008cd8 <vm_step+0x6e8>
 8008cd6:	e1cf      	b.n	8009078 <vm_step+0xa88>
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	23a3      	movs	r3, #163	@ 0xa3
 8008cdc:	005b      	lsls	r3, r3, #1
 8008cde:	2100      	movs	r1, #0
 8008ce0:	54d1      	strb	r1, [r2, r3]
 8008ce2:	e1c9      	b.n	8009078 <vm_step+0xa88>

      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 8008ce4:	2334      	movs	r3, #52	@ 0x34
 8008ce6:	18fa      	adds	r2, r7, r3
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	0011      	movs	r1, r2
 8008cec:	0018      	movs	r0, r3
 8008cee:	f7ff fc07 	bl	8008500 <pop>
 8008cf2:	0003      	movs	r3, r0
 8008cf4:	001a      	movs	r2, r3
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	4053      	eors	r3, r2
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d123      	bne.n	8008d48 <vm_step+0x758>
 8008d00:	2338      	movs	r3, #56	@ 0x38
 8008d02:	18fa      	adds	r2, r7, r3
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	0011      	movs	r1, r2
 8008d08:	0018      	movs	r0, r3
 8008d0a:	f7ff fbf9 	bl	8008500 <pop>
 8008d0e:	0003      	movs	r3, r0
 8008d10:	001a      	movs	r2, r3
 8008d12:	2301      	movs	r3, #1
 8008d14:	4053      	eors	r3, r2
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d115      	bne.n	8008d48 <vm_step+0x758>
 8008d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d004      	beq.n	8008d2c <vm_step+0x73c>
 8008d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d001      	beq.n	8008d2c <vm_step+0x73c>
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e000      	b.n	8008d2e <vm_step+0x73e>
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	68fa      	ldr	r2, [r7, #12]
 8008d30:	0019      	movs	r1, r3
 8008d32:	0010      	movs	r0, r2
 8008d34:	f7ff fbc8 	bl	80084c8 <push>
 8008d38:	0003      	movs	r3, r0
 8008d3a:	001a      	movs	r2, r3
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	4053      	eors	r3, r2
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d100      	bne.n	8008d48 <vm_step+0x758>
 8008d46:	e199      	b.n	800907c <vm_step+0xa8c>
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	23a3      	movs	r3, #163	@ 0xa3
 8008d4c:	005b      	lsls	r3, r3, #1
 8008d4e:	2100      	movs	r1, #0
 8008d50:	54d1      	strb	r1, [r2, r3]
 8008d52:	e193      	b.n	800907c <vm_step+0xa8c>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 8008d54:	2334      	movs	r3, #52	@ 0x34
 8008d56:	18fa      	adds	r2, r7, r3
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	0011      	movs	r1, r2
 8008d5c:	0018      	movs	r0, r3
 8008d5e:	f7ff fbcf 	bl	8008500 <pop>
 8008d62:	0003      	movs	r3, r0
 8008d64:	001a      	movs	r2, r3
 8008d66:	2301      	movs	r3, #1
 8008d68:	4053      	eors	r3, r2
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d123      	bne.n	8008db8 <vm_step+0x7c8>
 8008d70:	2338      	movs	r3, #56	@ 0x38
 8008d72:	18fa      	adds	r2, r7, r3
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	0011      	movs	r1, r2
 8008d78:	0018      	movs	r0, r3
 8008d7a:	f7ff fbc1 	bl	8008500 <pop>
 8008d7e:	0003      	movs	r3, r0
 8008d80:	001a      	movs	r2, r3
 8008d82:	2301      	movs	r3, #1
 8008d84:	4053      	eors	r3, r2
 8008d86:	b2db      	uxtb	r3, r3
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d115      	bne.n	8008db8 <vm_step+0x7c8>
 8008d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d102      	bne.n	8008d98 <vm_step+0x7a8>
 8008d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d001      	beq.n	8008d9c <vm_step+0x7ac>
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e000      	b.n	8008d9e <vm_step+0x7ae>
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	0019      	movs	r1, r3
 8008da2:	0010      	movs	r0, r2
 8008da4:	f7ff fb90 	bl	80084c8 <push>
 8008da8:	0003      	movs	r3, r0
 8008daa:	001a      	movs	r2, r3
 8008dac:	2301      	movs	r3, #1
 8008dae:	4053      	eors	r3, r2
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d100      	bne.n	8008db8 <vm_step+0x7c8>
 8008db6:	e163      	b.n	8009080 <vm_step+0xa90>
 8008db8:	68fa      	ldr	r2, [r7, #12]
 8008dba:	23a3      	movs	r3, #163	@ 0xa3
 8008dbc:	005b      	lsls	r3, r3, #1
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	54d1      	strb	r1, [r2, r3]
 8008dc2:	e15d      	b.n	8009080 <vm_step+0xa90>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 8008dc4:	2338      	movs	r3, #56	@ 0x38
 8008dc6:	18fa      	adds	r2, r7, r3
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	0011      	movs	r1, r2
 8008dcc:	0018      	movs	r0, r3
 8008dce:	f7ff fb97 	bl	8008500 <pop>
 8008dd2:	0003      	movs	r3, r0
 8008dd4:	001a      	movs	r2, r3
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	4053      	eors	r3, r2
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d111      	bne.n	8008e04 <vm_step+0x814>
 8008de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de2:	425a      	negs	r2, r3
 8008de4:	4153      	adcs	r3, r2
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	001a      	movs	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	0011      	movs	r1, r2
 8008dee:	0018      	movs	r0, r3
 8008df0:	f7ff fb6a 	bl	80084c8 <push>
 8008df4:	0003      	movs	r3, r0
 8008df6:	001a      	movs	r2, r3
 8008df8:	2301      	movs	r3, #1
 8008dfa:	4053      	eors	r3, r2
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d100      	bne.n	8008e04 <vm_step+0x814>
 8008e02:	e13f      	b.n	8009084 <vm_step+0xa94>
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	23a3      	movs	r3, #163	@ 0xa3
 8008e08:	005b      	lsls	r3, r3, #1
 8008e0a:	2100      	movs	r1, #0
 8008e0c:	54d1      	strb	r1, [r2, r3]
 8008e0e:	e139      	b.n	8009084 <vm_step+0xa94>

      case OP_JMP: { uint16_t addr=rd_u16(p->bc,&vm->ip); vm->ip=addr; } break;
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	3345      	adds	r3, #69	@ 0x45
 8008e16:	33ff      	adds	r3, #255	@ 0xff
 8008e18:	2540      	movs	r5, #64	@ 0x40
 8008e1a:	197c      	adds	r4, r7, r5
 8008e1c:	0019      	movs	r1, r3
 8008e1e:	0010      	movs	r0, r2
 8008e20:	f7ff fb8e 	bl	8008540 <rd_u16>
 8008e24:	0003      	movs	r3, r0
 8008e26:	8023      	strh	r3, [r4, #0]
 8008e28:	68fa      	ldr	r2, [r7, #12]
 8008e2a:	1979      	adds	r1, r7, r5
 8008e2c:	23a2      	movs	r3, #162	@ 0xa2
 8008e2e:	005b      	lsls	r3, r3, #1
 8008e30:	8809      	ldrh	r1, [r1, #0]
 8008e32:	52d1      	strh	r1, [r2, r3]
 8008e34:	e12d      	b.n	8009092 <vm_step+0xaa2>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 8008e36:	68ba      	ldr	r2, [r7, #8]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	3345      	adds	r3, #69	@ 0x45
 8008e3c:	33ff      	adds	r3, #255	@ 0xff
 8008e3e:	2142      	movs	r1, #66	@ 0x42
 8008e40:	187c      	adds	r4, r7, r1
 8008e42:	0019      	movs	r1, r3
 8008e44:	0010      	movs	r0, r2
 8008e46:	f7ff fb7b 	bl	8008540 <rd_u16>
 8008e4a:	0003      	movs	r3, r0
 8008e4c:	8023      	strh	r3, [r4, #0]
 8008e4e:	2338      	movs	r3, #56	@ 0x38
 8008e50:	18fa      	adds	r2, r7, r3
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	0011      	movs	r1, r2
 8008e56:	0018      	movs	r0, r3
 8008e58:	f7ff fb52 	bl	8008500 <pop>
 8008e5c:	0003      	movs	r3, r0
 8008e5e:	001a      	movs	r2, r3
 8008e60:	2301      	movs	r3, #1
 8008e62:	4053      	eors	r3, r2
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d005      	beq.n	8008e76 <vm_step+0x886>
 8008e6a:	68fa      	ldr	r2, [r7, #12]
 8008e6c:	23a3      	movs	r3, #163	@ 0xa3
 8008e6e:	005b      	lsls	r3, r3, #1
 8008e70:	2100      	movs	r1, #0
 8008e72:	54d1      	strb	r1, [r2, r3]
 8008e74:	e108      	b.n	8009088 <vm_step+0xa98>
 8008e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d000      	beq.n	8008e7e <vm_step+0x88e>
 8008e7c:	e104      	b.n	8009088 <vm_step+0xa98>
 8008e7e:	68fa      	ldr	r2, [r7, #12]
 8008e80:	2342      	movs	r3, #66	@ 0x42
 8008e82:	18f9      	adds	r1, r7, r3
 8008e84:	23a2      	movs	r3, #162	@ 0xa2
 8008e86:	005b      	lsls	r3, r3, #1
 8008e88:	8809      	ldrh	r1, [r1, #0]
 8008e8a:	52d1      	strh	r1, [r2, r3]
 8008e8c:	e0fc      	b.n	8009088 <vm_step+0xa98>

      case OP_CALL: {
        uint8_t id = p->bc[vm->ip++];
 8008e8e:	68fa      	ldr	r2, [r7, #12]
 8008e90:	23a2      	movs	r3, #162	@ 0xa2
 8008e92:	005b      	lsls	r3, r3, #1
 8008e94:	5ad3      	ldrh	r3, [r2, r3]
 8008e96:	1c5a      	adds	r2, r3, #1
 8008e98:	b290      	uxth	r0, r2
 8008e9a:	68f9      	ldr	r1, [r7, #12]
 8008e9c:	22a2      	movs	r2, #162	@ 0xa2
 8008e9e:	0052      	lsls	r2, r2, #1
 8008ea0:	5288      	strh	r0, [r1, r2]
 8008ea2:	0019      	movs	r1, r3
 8008ea4:	234b      	movs	r3, #75	@ 0x4b
 8008ea6:	18fb      	adds	r3, r7, r3
 8008ea8:	68ba      	ldr	r2, [r7, #8]
 8008eaa:	5c52      	ldrb	r2, [r2, r1]
 8008eac:	701a      	strb	r2, [r3, #0]
        uint8_t argc = p->bc[vm->ip++];
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	23a2      	movs	r3, #162	@ 0xa2
 8008eb2:	005b      	lsls	r3, r3, #1
 8008eb4:	5ad3      	ldrh	r3, [r2, r3]
 8008eb6:	1c5a      	adds	r2, r3, #1
 8008eb8:	b290      	uxth	r0, r2
 8008eba:	68f9      	ldr	r1, [r7, #12]
 8008ebc:	22a2      	movs	r2, #162	@ 0xa2
 8008ebe:	0052      	lsls	r2, r2, #1
 8008ec0:	5288      	strh	r0, [r1, r2]
 8008ec2:	0019      	movs	r1, r3
 8008ec4:	204a      	movs	r0, #74	@ 0x4a
 8008ec6:	183b      	adds	r3, r7, r0
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	5c52      	ldrb	r2, [r2, r1]
 8008ecc:	701a      	strb	r2, [r3, #0]
        int32_t argv[8];
        if (argc>8 || argc>(uint8_t)vm->sp){ vm->running=false; break; }
 8008ece:	0001      	movs	r1, r0
 8008ed0:	187b      	adds	r3, r7, r1
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	2b08      	cmp	r3, #8
 8008ed6:	d807      	bhi.n	8008ee8 <vm_step+0x8f8>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	22a0      	movs	r2, #160	@ 0xa0
 8008edc:	589b      	ldr	r3, [r3, r2]
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	187a      	adds	r2, r7, r1
 8008ee2:	7812      	ldrb	r2, [r2, #0]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d905      	bls.n	8008ef4 <vm_step+0x904>
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	23a3      	movs	r3, #163	@ 0xa3
 8008eec:	005b      	lsls	r3, r3, #1
 8008eee:	2100      	movs	r1, #0
 8008ef0:	54d1      	strb	r1, [r2, r3]
 8008ef2:	e0ce      	b.n	8009092 <vm_step+0xaa2>
        for (int i=(int)argc-1;i>=0;i--){ if(!pop(vm,&argv[i])){ vm->running=false; break; } }
 8008ef4:	234a      	movs	r3, #74	@ 0x4a
 8008ef6:	18fb      	adds	r3, r7, r3
 8008ef8:	781b      	ldrb	r3, [r3, #0]
 8008efa:	3b01      	subs	r3, #1
 8008efc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008efe:	e019      	b.n	8008f34 <vm_step+0x944>
 8008f00:	2314      	movs	r3, #20
 8008f02:	18fa      	adds	r2, r7, r3
 8008f04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	18d2      	adds	r2, r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	0011      	movs	r1, r2
 8008f0e:	0018      	movs	r0, r3
 8008f10:	f7ff faf6 	bl	8008500 <pop>
 8008f14:	0003      	movs	r3, r0
 8008f16:	001a      	movs	r2, r3
 8008f18:	2301      	movs	r3, #1
 8008f1a:	4053      	eors	r3, r2
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d005      	beq.n	8008f2e <vm_step+0x93e>
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	23a3      	movs	r3, #163	@ 0xa3
 8008f26:	005b      	lsls	r3, r3, #1
 8008f28:	2100      	movs	r1, #0
 8008f2a:	54d1      	strb	r1, [r2, r3]
 8008f2c:	e005      	b.n	8008f3a <vm_step+0x94a>
 8008f2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f30:	3b01      	subs	r3, #1
 8008f32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	dae2      	bge.n	8008f00 <vm_step+0x910>
        if (!vm->running) break;
 8008f3a:	68fa      	ldr	r2, [r7, #12]
 8008f3c:	23a3      	movs	r3, #163	@ 0xa3
 8008f3e:	005b      	lsls	r3, r3, #1
 8008f40:	5cd3      	ldrb	r3, [r2, r3]
 8008f42:	2201      	movs	r2, #1
 8008f44:	4053      	eors	r3, r2
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d000      	beq.n	8008f4e <vm_step+0x95e>
 8008f4c:	e09e      	b.n	800908c <vm_step+0xa9c>

        if (id==2){
 8008f4e:	234b      	movs	r3, #75	@ 0x4b
 8008f50:	18fb      	adds	r3, r7, r3
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d135      	bne.n	8008fc4 <vm_step+0x9d4>
          if (argc!=1){ vm->running=false; break; }
 8008f58:	234a      	movs	r3, #74	@ 0x4a
 8008f5a:	18fb      	adds	r3, r7, r3
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d005      	beq.n	8008f6e <vm_step+0x97e>
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	23a3      	movs	r3, #163	@ 0xa3
 8008f66:	005b      	lsls	r3, r3, #1
 8008f68:	2100      	movs	r1, #0
 8008f6a:	54d1      	strb	r1, [r2, r3]
 8008f6c:	e091      	b.n	8009092 <vm_step+0xaa2>
          int32_t ms = argv[0];
 8008f6e:	2314      	movs	r3, #20
 8008f70:	18fb      	adds	r3, r7, r3
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	657b      	str	r3, [r7, #84]	@ 0x54
          if (ms < 0) ms = 0;
 8008f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	da01      	bge.n	8008f80 <vm_step+0x990>
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	657b      	str	r3, [r7, #84]	@ 0x54
          vm->sleeping=true;
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	23a4      	movs	r3, #164	@ 0xa4
 8008f84:	005b      	lsls	r3, r3, #1
 8008f86:	2101      	movs	r1, #1
 8008f88:	54d1      	strb	r1, [r2, r3]
          vm->wake_ms = now_ms + (uint32_t)ms;
 8008f8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	18d1      	adds	r1, r2, r3
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	23a6      	movs	r3, #166	@ 0xa6
 8008f94:	005b      	lsls	r3, r3, #1
 8008f96:	50d1      	str	r1, [r2, r3]
          if(!push(vm,0)) vm->running=false;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	0018      	movs	r0, r3
 8008f9e:	f7ff fa93 	bl	80084c8 <push>
 8008fa2:	0003      	movs	r3, r0
 8008fa4:	001a      	movs	r2, r3
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	4053      	eors	r3, r2
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d004      	beq.n	8008fba <vm_step+0x9ca>
 8008fb0:	68fa      	ldr	r2, [r7, #12]
 8008fb2:	23a3      	movs	r3, #163	@ 0xa3
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	2100      	movs	r1, #0
 8008fb8:	54d1      	strb	r1, [r2, r3]
          return vm->running;
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	23a3      	movs	r3, #163	@ 0xa3
 8008fbe:	005b      	lsls	r3, r3, #1
 8008fc0:	5cd3      	ldrb	r3, [r2, r3]
 8008fc2:	e07f      	b.n	80090c4 <vm_step+0xad4>
        }

        int32_t r = mp_user_builtin(id, argc, argv);
 8008fc4:	2314      	movs	r3, #20
 8008fc6:	18fa      	adds	r2, r7, r3
 8008fc8:	234a      	movs	r3, #74	@ 0x4a
 8008fca:	18fb      	adds	r3, r7, r3
 8008fcc:	7819      	ldrb	r1, [r3, #0]
 8008fce:	234b      	movs	r3, #75	@ 0x4b
 8008fd0:	18fb      	adds	r3, r7, r3
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	0018      	movs	r0, r3
 8008fd6:	f002 f81f 	bl	800b018 <mp_user_builtin>
 8008fda:	0003      	movs	r3, r0
 8008fdc:	647b      	str	r3, [r7, #68]	@ 0x44
        if(!push(vm,r)) vm->running=false;
 8008fde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	0011      	movs	r1, r2
 8008fe4:	0018      	movs	r0, r3
 8008fe6:	f7ff fa6f 	bl	80084c8 <push>
 8008fea:	0003      	movs	r3, r0
 8008fec:	001a      	movs	r2, r3
 8008fee:	2301      	movs	r3, #1
 8008ff0:	4053      	eors	r3, r2
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d04b      	beq.n	8009090 <vm_step+0xaa0>
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	23a3      	movs	r3, #163	@ 0xa3
 8008ffc:	005b      	lsls	r3, r3, #1
 8008ffe:	2100      	movs	r1, #0
 8009000:	54d1      	strb	r1, [r2, r3]
      } break;
 8009002:	e045      	b.n	8009090 <vm_step+0xaa0>

      case OP_SLEEP: {
        uint32_t ms = (uint32_t)rd_i32(p->bc, &vm->ip);
 8009004:	68ba      	ldr	r2, [r7, #8]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	3345      	adds	r3, #69	@ 0x45
 800900a:	33ff      	adds	r3, #255	@ 0xff
 800900c:	0019      	movs	r1, r3
 800900e:	0010      	movs	r0, r2
 8009010:	f7ff fabc 	bl	800858c <rd_i32>
 8009014:	0003      	movs	r3, r0
 8009016:	64fb      	str	r3, [r7, #76]	@ 0x4c
        vm->sleeping=true;
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	23a4      	movs	r3, #164	@ 0xa4
 800901c:	005b      	lsls	r3, r3, #1
 800901e:	2101      	movs	r1, #1
 8009020:	54d1      	strb	r1, [r2, r3]
        vm->wake_ms = now_ms + ms;
 8009022:	687a      	ldr	r2, [r7, #4]
 8009024:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009026:	18d1      	adds	r1, r2, r3
 8009028:	68fa      	ldr	r2, [r7, #12]
 800902a:	23a6      	movs	r3, #166	@ 0xa6
 800902c:	005b      	lsls	r3, r3, #1
 800902e:	50d1      	str	r1, [r2, r3]
        return true;
 8009030:	2301      	movs	r3, #1
 8009032:	e047      	b.n	80090c4 <vm_step+0xad4>
      } break;

      default: vm->running=false; break;
 8009034:	68fa      	ldr	r2, [r7, #12]
 8009036:	23a3      	movs	r3, #163	@ 0xa3
 8009038:	005b      	lsls	r3, r3, #1
 800903a:	2100      	movs	r1, #0
 800903c:	54d1      	strb	r1, [r2, r3]
 800903e:	e028      	b.n	8009092 <vm_step+0xaa2>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 8009040:	46c0      	nop			@ (mov r8, r8)
 8009042:	e026      	b.n	8009092 <vm_step+0xaa2>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 8009044:	46c0      	nop			@ (mov r8, r8)
 8009046:	e024      	b.n	8009092 <vm_step+0xaa2>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 8009048:	46c0      	nop			@ (mov r8, r8)
 800904a:	e022      	b.n	8009092 <vm_step+0xaa2>
      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 800904c:	46c0      	nop			@ (mov r8, r8)
 800904e:	e020      	b.n	8009092 <vm_step+0xaa2>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 8009050:	46c0      	nop			@ (mov r8, r8)
 8009052:	e01e      	b.n	8009092 <vm_step+0xaa2>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 8009054:	46c0      	nop			@ (mov r8, r8)
 8009056:	e01c      	b.n	8009092 <vm_step+0xaa2>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 8009058:	46c0      	nop			@ (mov r8, r8)
 800905a:	e01a      	b.n	8009092 <vm_step+0xaa2>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 800905c:	46c0      	nop			@ (mov r8, r8)
 800905e:	e018      	b.n	8009092 <vm_step+0xaa2>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 8009060:	46c0      	nop			@ (mov r8, r8)
 8009062:	e016      	b.n	8009092 <vm_step+0xaa2>
      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 8009064:	46c0      	nop			@ (mov r8, r8)
 8009066:	e014      	b.n	8009092 <vm_step+0xaa2>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 8009068:	46c0      	nop			@ (mov r8, r8)
 800906a:	e012      	b.n	8009092 <vm_step+0xaa2>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 800906c:	46c0      	nop			@ (mov r8, r8)
 800906e:	e010      	b.n	8009092 <vm_step+0xaa2>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 8009070:	46c0      	nop			@ (mov r8, r8)
 8009072:	e00e      	b.n	8009092 <vm_step+0xaa2>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 8009074:	46c0      	nop			@ (mov r8, r8)
 8009076:	e00c      	b.n	8009092 <vm_step+0xaa2>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 8009078:	46c0      	nop			@ (mov r8, r8)
 800907a:	e00a      	b.n	8009092 <vm_step+0xaa2>
      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 800907c:	46c0      	nop			@ (mov r8, r8)
 800907e:	e008      	b.n	8009092 <vm_step+0xaa2>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 8009080:	46c0      	nop			@ (mov r8, r8)
 8009082:	e006      	b.n	8009092 <vm_step+0xaa2>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 8009084:	46c0      	nop			@ (mov r8, r8)
 8009086:	e004      	b.n	8009092 <vm_step+0xaa2>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 8009088:	46c0      	nop			@ (mov r8, r8)
 800908a:	e002      	b.n	8009092 <vm_step+0xaa2>
        if (!vm->running) break;
 800908c:	46c0      	nop			@ (mov r8, r8)
 800908e:	e000      	b.n	8009092 <vm_step+0xaa2>
      } break;
 8009090:	46c0      	nop			@ (mov r8, r8)
    }
    ops++;
 8009092:	215e      	movs	r1, #94	@ 0x5e
 8009094:	187b      	adds	r3, r7, r1
 8009096:	881a      	ldrh	r2, [r3, #0]
 8009098:	187b      	adds	r3, r7, r1
 800909a:	3201      	adds	r2, #1
 800909c:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	23a3      	movs	r3, #163	@ 0xa3
 80090a2:	005b      	lsls	r3, r3, #1
 80090a4:	5cd3      	ldrb	r3, [r2, r3]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d008      	beq.n	80090bc <vm_step+0xacc>
 80090aa:	235e      	movs	r3, #94	@ 0x5e
 80090ac:	18fa      	adds	r2, r7, r3
 80090ae:	1cbb      	adds	r3, r7, #2
 80090b0:	8812      	ldrh	r2, [r2, #0]
 80090b2:	881b      	ldrh	r3, [r3, #0]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d201      	bcs.n	80090bc <vm_step+0xacc>
 80090b8:	f7ff fad8 	bl	800866c <vm_step+0x7c>
  }
  return vm->running;
 80090bc:	68fa      	ldr	r2, [r7, #12]
 80090be:	23a3      	movs	r3, #163	@ 0xa3
 80090c0:	005b      	lsls	r3, r3, #1
 80090c2:	5cd3      	ldrb	r3, [r2, r3]
}
 80090c4:	0018      	movs	r0, r3
 80090c6:	46bd      	mov	sp, r7
 80090c8:	b018      	add	sp, #96	@ 0x60
 80090ca:	bdb0      	pop	{r4, r5, r7, pc}

080090cc <fnv1a32_update>:
  uint8_t  reserved[3];
  uint32_t data_len;
  uint32_t checksum;
} mp_hdr_t;

static uint32_t fnv1a32_update(uint32_t h, const void *data, uint32_t len){
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b086      	sub	sp, #24
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	607a      	str	r2, [r7, #4]
  const uint8_t *p=(const uint8_t*)data;
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	613b      	str	r3, [r7, #16]
  for (uint32_t i=0;i<len;i++){ h ^= p[i]; h *= 16777619u; }
 80090dc:	2300      	movs	r3, #0
 80090de:	617b      	str	r3, [r7, #20]
 80090e0:	e017      	b.n	8009112 <fnv1a32_update+0x46>
 80090e2:	693a      	ldr	r2, [r7, #16]
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	18d3      	adds	r3, r2, r3
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	001a      	movs	r2, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	4053      	eors	r3, r2
 80090f0:	60fb      	str	r3, [r7, #12]
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	0013      	movs	r3, r2
 80090f6:	041b      	lsls	r3, r3, #16
 80090f8:	189b      	adds	r3, r3, r2
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	189b      	adds	r3, r3, r2
 80090fe:	00db      	lsls	r3, r3, #3
 8009100:	189b      	adds	r3, r3, r2
 8009102:	00db      	lsls	r3, r3, #3
 8009104:	189b      	adds	r3, r3, r2
 8009106:	005b      	lsls	r3, r3, #1
 8009108:	189b      	adds	r3, r3, r2
 800910a:	60fb      	str	r3, [r7, #12]
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	3301      	adds	r3, #1
 8009110:	617b      	str	r3, [r7, #20]
 8009112:	697a      	ldr	r2, [r7, #20]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	429a      	cmp	r2, r3
 8009118:	d3e3      	bcc.n	80090e2 <fnv1a32_update+0x16>
  return h;
 800911a:	68fb      	ldr	r3, [r7, #12]
}
 800911c:	0018      	movs	r0, r3
 800911e:	46bd      	mov	sp, r7
 8009120:	b006      	add	sp, #24
 8009122:	bd80      	pop	{r7, pc}

08009124 <flash_data_start>:

static uint32_t flash_data_start(void){
 8009124:	b580      	push	{r7, lr}
 8009126:	af00      	add	r7, sp, #0
  return (uint32_t)&__flash_data_start__;
 8009128:	4b01      	ldr	r3, [pc, #4]	@ (8009130 <flash_data_start+0xc>)
}
 800912a:	0018      	movs	r0, r3
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	0803a000 	.word	0x0803a000

08009134 <flash_data_end>:

static uint32_t flash_data_end(void){
 8009134:	b580      	push	{r7, lr}
 8009136:	af00      	add	r7, sp, #0
  return (uint32_t)&__flash_data_end__;
 8009138:	4b01      	ldr	r3, [pc, #4]	@ (8009140 <flash_data_end+0xc>)
}
 800913a:	0018      	movs	r0, r3
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}
 8009140:	08040000 	.word	0x08040000

08009144 <flash_data_size>:

static uint32_t flash_data_size(void){
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
  uint32_t start = flash_data_start();
 800914a:	f7ff ffeb 	bl	8009124 <flash_data_start>
 800914e:	0003      	movs	r3, r0
 8009150:	607b      	str	r3, [r7, #4]
  uint32_t end = flash_data_end();
 8009152:	f7ff ffef 	bl	8009134 <flash_data_end>
 8009156:	0003      	movs	r3, r0
 8009158:	603b      	str	r3, [r7, #0]
  return (end > start) ? (end - start) : 0u;
 800915a:	683a      	ldr	r2, [r7, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	429a      	cmp	r2, r3
 8009160:	d903      	bls.n	800916a <flash_data_size+0x26>
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	1ad3      	subs	r3, r2, r3
 8009168:	e000      	b.n	800916c <flash_data_size+0x28>
 800916a:	2300      	movs	r3, #0
}
 800916c:	0018      	movs	r0, r3
 800916e:	46bd      	mov	sp, r7
 8009170:	b002      	add	sp, #8
 8009172:	bd80      	pop	{r7, pc}

08009174 <flash_err_clear>:

static const char *g_flash_err = 0;
static uint32_t g_flash_hal_err = 0;

static void flash_err_clear(void){
 8009174:	b580      	push	{r7, lr}
 8009176:	af00      	add	r7, sp, #0
  g_flash_err = 0;
 8009178:	4b04      	ldr	r3, [pc, #16]	@ (800918c <flash_err_clear+0x18>)
 800917a:	2200      	movs	r2, #0
 800917c:	601a      	str	r2, [r3, #0]
  g_flash_hal_err = 0;
 800917e:	4b04      	ldr	r3, [pc, #16]	@ (8009190 <flash_err_clear+0x1c>)
 8009180:	2200      	movs	r2, #0
 8009182:	601a      	str	r2, [r3, #0]
}
 8009184:	46c0      	nop			@ (mov r8, r8)
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
 800918a:	46c0      	nop			@ (mov r8, r8)
 800918c:	20000928 	.word	0x20000928
 8009190:	2000092c 	.word	0x2000092c

08009194 <flash_err_set>:

static void flash_err_set(const char *msg){
 8009194:	b580      	push	{r7, lr}
 8009196:	b082      	sub	sp, #8
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  g_flash_err = msg;
 800919c:	4b05      	ldr	r3, [pc, #20]	@ (80091b4 <flash_err_set+0x20>)
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	601a      	str	r2, [r3, #0]
  g_flash_hal_err = HAL_FLASH_GetError();
 80091a2:	f007 f975 	bl	8010490 <HAL_FLASH_GetError>
 80091a6:	0002      	movs	r2, r0
 80091a8:	4b03      	ldr	r3, [pc, #12]	@ (80091b8 <flash_err_set+0x24>)
 80091aa:	601a      	str	r2, [r3, #0]
}
 80091ac:	46c0      	nop			@ (mov r8, r8)
 80091ae:	46bd      	mov	sp, r7
 80091b0:	b002      	add	sp, #8
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	20000928 	.word	0x20000928
 80091b8:	2000092c 	.word	0x2000092c

080091bc <flash_clear_errors>:

static void flash_clear_errors(void){
 80091bc:	b580      	push	{r7, lr}
 80091be:	af00      	add	r7, sp, #0
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80091c0:	4b11      	ldr	r3, [pc, #68]	@ (8009208 <flash_clear_errors+0x4c>)
 80091c2:	2201      	movs	r2, #1
 80091c4:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80091c6:	4b10      	ldr	r3, [pc, #64]	@ (8009208 <flash_clear_errors+0x4c>)
 80091c8:	2202      	movs	r2, #2
 80091ca:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PROGERR);
 80091cc:	4b0e      	ldr	r3, [pc, #56]	@ (8009208 <flash_clear_errors+0x4c>)
 80091ce:	2208      	movs	r2, #8
 80091d0:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80091d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009208 <flash_clear_errors+0x4c>)
 80091d4:	2210      	movs	r2, #16
 80091d6:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80091d8:	4b0b      	ldr	r3, [pc, #44]	@ (8009208 <flash_clear_errors+0x4c>)
 80091da:	2220      	movs	r2, #32
 80091dc:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SIZERR);
 80091de:	4b0a      	ldr	r3, [pc, #40]	@ (8009208 <flash_clear_errors+0x4c>)
 80091e0:	2240      	movs	r2, #64	@ 0x40
 80091e2:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80091e4:	4b08      	ldr	r3, [pc, #32]	@ (8009208 <flash_clear_errors+0x4c>)
 80091e6:	2280      	movs	r2, #128	@ 0x80
 80091e8:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_MISERR);
 80091ea:	4b07      	ldr	r3, [pc, #28]	@ (8009208 <flash_clear_errors+0x4c>)
 80091ec:	2280      	movs	r2, #128	@ 0x80
 80091ee:	0052      	lsls	r2, r2, #1
 80091f0:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_FASTERR);
 80091f2:	4b05      	ldr	r3, [pc, #20]	@ (8009208 <flash_clear_errors+0x4c>)
 80091f4:	2280      	movs	r2, #128	@ 0x80
 80091f6:	0092      	lsls	r2, r2, #2
 80091f8:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80091fa:	4b03      	ldr	r3, [pc, #12]	@ (8009208 <flash_clear_errors+0x4c>)
 80091fc:	2280      	movs	r2, #128	@ 0x80
 80091fe:	0212      	lsls	r2, r2, #8
 8009200:	611a      	str	r2, [r3, #16]
}
 8009202:	46c0      	nop			@ (mov r8, r8)
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	40022000 	.word	0x40022000

0800920c <slot_size_bytes>:

static uint32_t slot_size_bytes(void){
 800920c:	b580      	push	{r7, lr}
 800920e:	b082      	sub	sp, #8
 8009210:	af00      	add	r7, sp, #0
  uint32_t total = flash_data_size();
 8009212:	f7ff ff97 	bl	8009144 <flash_data_size>
 8009216:	0003      	movs	r3, r0
 8009218:	607b      	str	r3, [r7, #4]
  if (total == 0) return 0u;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d101      	bne.n	8009224 <slot_size_bytes+0x18>
 8009220:	2300      	movs	r3, #0
 8009222:	e00b      	b.n	800923c <slot_size_bytes+0x30>
  uint32_t slot = total / (uint32_t)MP_FLASH_SLOT_COUNT;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2103      	movs	r1, #3
 8009228:	0018      	movs	r0, r3
 800922a:	f7f6 ff93 	bl	8000154 <__udivsi3>
 800922e:	0003      	movs	r3, r0
 8009230:	603b      	str	r3, [r7, #0]
  slot = (slot / (uint32_t)MP_FLASH_PAGE_SIZE) * (uint32_t)MP_FLASH_PAGE_SIZE;
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	0adb      	lsrs	r3, r3, #11
 8009236:	02db      	lsls	r3, r3, #11
 8009238:	603b      	str	r3, [r7, #0]
  return slot;
 800923a:	683b      	ldr	r3, [r7, #0]
}
 800923c:	0018      	movs	r0, r3
 800923e:	46bd      	mov	sp, r7
 8009240:	b002      	add	sp, #8
 8009242:	bd80      	pop	{r7, pc}

08009244 <slot_base_addr>:

static uint32_t slot_base_addr(uint8_t slot){
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	0002      	movs	r2, r0
 800924c:	1dfb      	adds	r3, r7, #7
 800924e:	701a      	strb	r2, [r3, #0]
  uint32_t ss = slot_size_bytes();
 8009250:	f7ff ffdc 	bl	800920c <slot_size_bytes>
 8009254:	0003      	movs	r3, r0
 8009256:	60fb      	str	r3, [r7, #12]
  uint32_t start = flash_data_start();
 8009258:	f7ff ff64 	bl	8009124 <flash_data_start>
 800925c:	0003      	movs	r3, r0
 800925e:	60bb      	str	r3, [r7, #8]
  if (slot < 1) slot = 1;
 8009260:	1dfb      	adds	r3, r7, #7
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d102      	bne.n	800926e <slot_base_addr+0x2a>
 8009268:	1dfb      	adds	r3, r7, #7
 800926a:	2201      	movs	r2, #1
 800926c:	701a      	strb	r2, [r3, #0]
  if (slot > MP_FLASH_SLOT_COUNT) slot = MP_FLASH_SLOT_COUNT;
 800926e:	1dfb      	adds	r3, r7, #7
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	2b03      	cmp	r3, #3
 8009274:	d902      	bls.n	800927c <slot_base_addr+0x38>
 8009276:	1dfb      	adds	r3, r7, #7
 8009278:	2203      	movs	r2, #3
 800927a:	701a      	strb	r2, [r3, #0]
  return start + ss * (uint32_t)(slot - 1);
 800927c:	1dfb      	adds	r3, r7, #7
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	3b01      	subs	r3, #1
 8009282:	001a      	movs	r2, r3
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	435a      	muls	r2, r3
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	18d3      	adds	r3, r2, r3
}
 800928c:	0018      	movs	r0, r3
 800928e:	46bd      	mov	sp, r7
 8009290:	b004      	add	sp, #16
 8009292:	bd80      	pop	{r7, pc}

08009294 <flash_unlock>:

static bool flash_unlock(void){ return (HAL_FLASH_Unlock()==HAL_OK); }
 8009294:	b580      	push	{r7, lr}
 8009296:	af00      	add	r7, sp, #0
 8009298:	f007 f8ba 	bl	8010410 <HAL_FLASH_Unlock>
 800929c:	0003      	movs	r3, r0
 800929e:	425a      	negs	r2, r3
 80092a0:	4153      	adcs	r3, r2
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	0018      	movs	r0, r3
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <flash_lock>:
static void flash_lock(void){ (void)HAL_FLASH_Lock(); }
 80092aa:	b580      	push	{r7, lr}
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	f007 f8d3 	bl	8010458 <HAL_FLASH_Lock>
 80092b2:	46c0      	nop			@ (mov r8, r8)
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <flash_erase_region>:

static bool flash_erase_region(uint32_t addr, uint32_t size){
 80092b8:	b590      	push	{r4, r7, lr}
 80092ba:	b08d      	sub	sp, #52	@ 0x34
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  if (size==0) return true;
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d101      	bne.n	80092cc <flash_erase_region+0x14>
 80092c8:	2301      	movs	r3, #1
 80092ca:	e03b      	b.n	8009344 <flash_erase_region+0x8c>
  uint32_t start=addr;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t end=addr + size - 1;
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	18d3      	adds	r3, r2, r3
 80092d6:	3b01      	subs	r3, #1
 80092d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t page = (start - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 80092da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092dc:	22f8      	movs	r2, #248	@ 0xf8
 80092de:	0612      	lsls	r2, r2, #24
 80092e0:	4694      	mov	ip, r2
 80092e2:	4463      	add	r3, ip
 80092e4:	0adb      	lsrs	r3, r3, #11
 80092e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t page_end = (end - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 80092e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ea:	22f8      	movs	r2, #248	@ 0xf8
 80092ec:	0612      	lsls	r2, r2, #24
 80092ee:	4694      	mov	ip, r2
 80092f0:	4463      	add	r3, ip
 80092f2:	0adb      	lsrs	r3, r3, #11
 80092f4:	623b      	str	r3, [r7, #32]

  if (page_end < page) return false;
 80092f6:	6a3a      	ldr	r2, [r7, #32]
 80092f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d201      	bcs.n	8009302 <flash_erase_region+0x4a>
 80092fe:	2300      	movs	r3, #0
 8009300:	e020      	b.n	8009344 <flash_erase_region+0x8c>

  FLASH_EraseInitTypeDef ei; memset(&ei,0,sizeof(ei));
 8009302:	2410      	movs	r4, #16
 8009304:	193b      	adds	r3, r7, r4
 8009306:	2210      	movs	r2, #16
 8009308:	2100      	movs	r1, #0
 800930a:	0018      	movs	r0, r3
 800930c:	f017 fe16 	bl	8020f3c <memset>
  uint32_t page_error=0;
 8009310:	2300      	movs	r3, #0
 8009312:	60fb      	str	r3, [r7, #12]
  ei.TypeErase = FLASH_TYPEERASE_PAGES;
 8009314:	0021      	movs	r1, r4
 8009316:	187b      	adds	r3, r7, r1
 8009318:	2202      	movs	r2, #2
 800931a:	601a      	str	r2, [r3, #0]
  ei.Page = page;
 800931c:	187b      	adds	r3, r7, r1
 800931e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009320:	609a      	str	r2, [r3, #8]
  ei.NbPages = (page_end - page) + 1;
 8009322:	6a3a      	ldr	r2, [r7, #32]
 8009324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009326:	1ad3      	subs	r3, r2, r3
 8009328:	1c5a      	adds	r2, r3, #1
 800932a:	187b      	adds	r3, r7, r1
 800932c:	60da      	str	r2, [r3, #12]
  return (HAL_FLASHEx_Erase(&ei, &page_error) == HAL_OK);
 800932e:	230c      	movs	r3, #12
 8009330:	18fa      	adds	r2, r7, r3
 8009332:	187b      	adds	r3, r7, r1
 8009334:	0011      	movs	r1, r2
 8009336:	0018      	movs	r0, r3
 8009338:	f007 f922 	bl	8010580 <HAL_FLASHEx_Erase>
 800933c:	0003      	movs	r3, r0
 800933e:	425a      	negs	r2, r3
 8009340:	4153      	adcs	r3, r2
 8009342:	b2db      	uxtb	r3, r3
}
 8009344:	0018      	movs	r0, r3
 8009346:	46bd      	mov	sp, r7
 8009348:	b00d      	add	sp, #52	@ 0x34
 800934a:	bd90      	pop	{r4, r7, pc}

0800934c <flash_prog_dw>:
  uint32_t addr;
  uint8_t buf[8];
  uint8_t fill;
} flash_stream_t;

static bool flash_prog_dw(uint32_t addr, const uint8_t *buf){
 800934c:	b580      	push	{r7, lr}
 800934e:	b086      	sub	sp, #24
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	6039      	str	r1, [r7, #0]
  uint64_t dw = 0xFFFFFFFFFFFFFFFFull;
 8009356:	2201      	movs	r2, #1
 8009358:	4252      	negs	r2, r2
 800935a:	17d3      	asrs	r3, r2, #31
 800935c:	60ba      	str	r2, [r7, #8]
 800935e:	60fb      	str	r3, [r7, #12]
  uint8_t *pdw = (uint8_t*)&dw;
 8009360:	2308      	movs	r3, #8
 8009362:	18fb      	adds	r3, r7, r3
 8009364:	613b      	str	r3, [r7, #16]
  for (uint32_t k=0;k<8;k++) pdw[k] = buf[k];
 8009366:	2300      	movs	r3, #0
 8009368:	617b      	str	r3, [r7, #20]
 800936a:	e00a      	b.n	8009382 <flash_prog_dw+0x36>
 800936c:	683a      	ldr	r2, [r7, #0]
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	18d2      	adds	r2, r2, r3
 8009372:	6939      	ldr	r1, [r7, #16]
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	18cb      	adds	r3, r1, r3
 8009378:	7812      	ldrb	r2, [r2, #0]
 800937a:	701a      	strb	r2, [r3, #0]
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	3301      	adds	r3, #1
 8009380:	617b      	str	r3, [r7, #20]
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	2b07      	cmp	r3, #7
 8009386:	d9f1      	bls.n	800936c <flash_prog_dw+0x20>
  return (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, dw) == HAL_OK);
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	6879      	ldr	r1, [r7, #4]
 800938e:	2001      	movs	r0, #1
 8009390:	f006 fff0 	bl	8010374 <HAL_FLASH_Program>
 8009394:	0003      	movs	r3, r0
 8009396:	425a      	negs	r2, r3
 8009398:	4153      	adcs	r3, r2
 800939a:	b2db      	uxtb	r3, r3
}
 800939c:	0018      	movs	r0, r3
 800939e:	46bd      	mov	sp, r7
 80093a0:	b006      	add	sp, #24
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <flash_stream_init>:

static bool flash_stream_init(flash_stream_t *s, uint32_t base){
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  if (!s || (base & 0x7u)) return false;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d003      	beq.n	80093bc <flash_stream_init+0x18>
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	2207      	movs	r2, #7
 80093b8:	4013      	ands	r3, r2
 80093ba:	d001      	beq.n	80093c0 <flash_stream_init+0x1c>
 80093bc:	2300      	movs	r3, #0
 80093be:	e00d      	b.n	80093dc <flash_stream_init+0x38>
  s->addr = base;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	601a      	str	r2, [r3, #0]
  s->fill = 0;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2200      	movs	r2, #0
 80093ca:	731a      	strb	r2, [r3, #12]
  memset(s->buf, 0xFF, sizeof(s->buf));
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	3304      	adds	r3, #4
 80093d0:	2208      	movs	r2, #8
 80093d2:	21ff      	movs	r1, #255	@ 0xff
 80093d4:	0018      	movs	r0, r3
 80093d6:	f017 fdb1 	bl	8020f3c <memset>
  return true;
 80093da:	2301      	movs	r3, #1
}
 80093dc:	0018      	movs	r0, r3
 80093de:	46bd      	mov	sp, r7
 80093e0:	b002      	add	sp, #8
 80093e2:	bd80      	pop	{r7, pc}

080093e4 <flash_stream_write>:

static bool flash_stream_write(flash_stream_t *s, const uint8_t *data, uint32_t len){
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b086      	sub	sp, #24
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	60b9      	str	r1, [r7, #8]
 80093ee:	607a      	str	r2, [r7, #4]
  if (!s || !data) return false;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d002      	beq.n	80093fc <flash_stream_write+0x18>
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d101      	bne.n	8009400 <flash_stream_write+0x1c>
 80093fc:	2300      	movs	r3, #0
 80093fe:	e03d      	b.n	800947c <flash_stream_write+0x98>
  for (uint32_t i=0;i<len;i++){
 8009400:	2300      	movs	r3, #0
 8009402:	617b      	str	r3, [r7, #20]
 8009404:	e035      	b.n	8009472 <flash_stream_write+0x8e>
    s->buf[s->fill++] = data[i];
 8009406:	68ba      	ldr	r2, [r7, #8]
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	18d2      	adds	r2, r2, r3
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	7b1b      	ldrb	r3, [r3, #12]
 8009410:	1c59      	adds	r1, r3, #1
 8009412:	b2c8      	uxtb	r0, r1
 8009414:	68f9      	ldr	r1, [r7, #12]
 8009416:	7308      	strb	r0, [r1, #12]
 8009418:	0019      	movs	r1, r3
 800941a:	7812      	ldrb	r2, [r2, #0]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	185b      	adds	r3, r3, r1
 8009420:	711a      	strb	r2, [r3, #4]
    if (s->fill == 8){
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	7b1b      	ldrb	r3, [r3, #12]
 8009426:	2b08      	cmp	r3, #8
 8009428:	d120      	bne.n	800946c <flash_stream_write+0x88>
      if (!flash_prog_dw(s->addr, s->buf)) return false;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681a      	ldr	r2, [r3, #0]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	3304      	adds	r3, #4
 8009432:	0019      	movs	r1, r3
 8009434:	0010      	movs	r0, r2
 8009436:	f7ff ff89 	bl	800934c <flash_prog_dw>
 800943a:	0003      	movs	r3, r0
 800943c:	001a      	movs	r2, r3
 800943e:	2301      	movs	r3, #1
 8009440:	4053      	eors	r3, r2
 8009442:	b2db      	uxtb	r3, r3
 8009444:	2b00      	cmp	r3, #0
 8009446:	d001      	beq.n	800944c <flash_stream_write+0x68>
 8009448:	2300      	movs	r3, #0
 800944a:	e017      	b.n	800947c <flash_stream_write+0x98>
      s->addr += 8;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	3308      	adds	r3, #8
 8009452:	001a      	movs	r2, r3
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	601a      	str	r2, [r3, #0]
      s->fill = 0;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	731a      	strb	r2, [r3, #12]
      memset(s->buf, 0xFF, sizeof(s->buf));
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	3304      	adds	r3, #4
 8009462:	2208      	movs	r2, #8
 8009464:	21ff      	movs	r1, #255	@ 0xff
 8009466:	0018      	movs	r0, r3
 8009468:	f017 fd68 	bl	8020f3c <memset>
  for (uint32_t i=0;i<len;i++){
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	3301      	adds	r3, #1
 8009470:	617b      	str	r3, [r7, #20]
 8009472:	697a      	ldr	r2, [r7, #20]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	429a      	cmp	r2, r3
 8009478:	d3c5      	bcc.n	8009406 <flash_stream_write+0x22>
    }
  }
  return true;
 800947a:	2301      	movs	r3, #1
}
 800947c:	0018      	movs	r0, r3
 800947e:	46bd      	mov	sp, r7
 8009480:	b006      	add	sp, #24
 8009482:	bd80      	pop	{r7, pc}

08009484 <flash_stream_flush>:

static bool flash_stream_flush(flash_stream_t *s){
 8009484:	b580      	push	{r7, lr}
 8009486:	b082      	sub	sp, #8
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  if (!s) return false;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d101      	bne.n	8009496 <flash_stream_flush+0x12>
 8009492:	2300      	movs	r3, #0
 8009494:	e027      	b.n	80094e6 <flash_stream_flush+0x62>
  if (s->fill == 0) return true;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	7b1b      	ldrb	r3, [r3, #12]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d101      	bne.n	80094a2 <flash_stream_flush+0x1e>
 800949e:	2301      	movs	r3, #1
 80094a0:	e021      	b.n	80094e6 <flash_stream_flush+0x62>
  if (!flash_prog_dw(s->addr, s->buf)) return false;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	3304      	adds	r3, #4
 80094aa:	0019      	movs	r1, r3
 80094ac:	0010      	movs	r0, r2
 80094ae:	f7ff ff4d 	bl	800934c <flash_prog_dw>
 80094b2:	0003      	movs	r3, r0
 80094b4:	001a      	movs	r2, r3
 80094b6:	2301      	movs	r3, #1
 80094b8:	4053      	eors	r3, r2
 80094ba:	b2db      	uxtb	r3, r3
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d001      	beq.n	80094c4 <flash_stream_flush+0x40>
 80094c0:	2300      	movs	r3, #0
 80094c2:	e010      	b.n	80094e6 <flash_stream_flush+0x62>
  s->addr += 8;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	3308      	adds	r3, #8
 80094ca:	001a      	movs	r2, r3
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	601a      	str	r2, [r3, #0]
  s->fill = 0;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	731a      	strb	r2, [r3, #12]
  memset(s->buf, 0xFF, sizeof(s->buf));
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	3304      	adds	r3, #4
 80094da:	2208      	movs	r2, #8
 80094dc:	21ff      	movs	r1, #255	@ 0xff
 80094de:	0018      	movs	r0, r3
 80094e0:	f017 fd2c 	bl	8020f3c <memset>
  return true;
 80094e4:	2301      	movs	r3, #1
}
 80094e6:	0018      	movs	r0, r3
 80094e8:	46bd      	mov	sp, r7
 80094ea:	b002      	add	sp, #8
 80094ec:	bd80      	pop	{r7, pc}
	...

080094f0 <storage_erase_slot>:

static bool storage_erase_slot(uint8_t slot){
 80094f0:	b5b0      	push	{r4, r5, r7, lr}
 80094f2:	b086      	sub	sp, #24
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	0002      	movs	r2, r0
 80094f8:	1dfb      	adds	r3, r7, #7
 80094fa:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 80094fc:	f7ff fe3a 	bl	8009174 <flash_err_clear>
  uint32_t base = slot_base_addr(slot);
 8009500:	1dfb      	adds	r3, r7, #7
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	0018      	movs	r0, r3
 8009506:	f7ff fe9d 	bl	8009244 <slot_base_addr>
 800950a:	0003      	movs	r3, r0
 800950c:	617b      	str	r3, [r7, #20]
  uint32_t size = slot_size_bytes();
 800950e:	f7ff fe7d 	bl	800920c <slot_size_bytes>
 8009512:	0003      	movs	r3, r0
 8009514:	613b      	str	r3, [r7, #16]
  if (size == 0){ flash_err_set("slot size"); return false; }
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d105      	bne.n	8009528 <storage_erase_slot+0x38>
 800951c:	4b21      	ldr	r3, [pc, #132]	@ (80095a4 <storage_erase_slot+0xb4>)
 800951e:	0018      	movs	r0, r3
 8009520:	f7ff fe38 	bl	8009194 <flash_err_set>
 8009524:	2300      	movs	r3, #0
 8009526:	e038      	b.n	800959a <storage_erase_slot+0xaa>
  if ((base + size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 8009528:	697a      	ldr	r2, [r7, #20]
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	18d4      	adds	r4, r2, r3
 800952e:	f7ff fe01 	bl	8009134 <flash_data_end>
 8009532:	0003      	movs	r3, r0
 8009534:	429c      	cmp	r4, r3
 8009536:	d905      	bls.n	8009544 <storage_erase_slot+0x54>
 8009538:	4b1b      	ldr	r3, [pc, #108]	@ (80095a8 <storage_erase_slot+0xb8>)
 800953a:	0018      	movs	r0, r3
 800953c:	f7ff fe2a 	bl	8009194 <flash_err_set>
 8009540:	2300      	movs	r3, #0
 8009542:	e02a      	b.n	800959a <storage_erase_slot+0xaa>
  flash_clear_errors();
 8009544:	f7ff fe3a 	bl	80091bc <flash_clear_errors>
  if(!flash_unlock()){ flash_err_set("unlock"); return false; }
 8009548:	f7ff fea4 	bl	8009294 <flash_unlock>
 800954c:	0003      	movs	r3, r0
 800954e:	001a      	movs	r2, r3
 8009550:	2301      	movs	r3, #1
 8009552:	4053      	eors	r3, r2
 8009554:	b2db      	uxtb	r3, r3
 8009556:	2b00      	cmp	r3, #0
 8009558:	d005      	beq.n	8009566 <storage_erase_slot+0x76>
 800955a:	4b14      	ldr	r3, [pc, #80]	@ (80095ac <storage_erase_slot+0xbc>)
 800955c:	0018      	movs	r0, r3
 800955e:	f7ff fe19 	bl	8009194 <flash_err_set>
 8009562:	2300      	movs	r3, #0
 8009564:	e019      	b.n	800959a <storage_erase_slot+0xaa>
  bool ok = flash_erase_region(base, size);
 8009566:	250f      	movs	r5, #15
 8009568:	197c      	adds	r4, r7, r5
 800956a:	693a      	ldr	r2, [r7, #16]
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	0011      	movs	r1, r2
 8009570:	0018      	movs	r0, r3
 8009572:	f7ff fea1 	bl	80092b8 <flash_erase_region>
 8009576:	0003      	movs	r3, r0
 8009578:	7023      	strb	r3, [r4, #0]
  if (!ok) flash_err_set("erase");
 800957a:	197b      	adds	r3, r7, r5
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	2201      	movs	r2, #1
 8009580:	4053      	eors	r3, r2
 8009582:	b2db      	uxtb	r3, r3
 8009584:	2b00      	cmp	r3, #0
 8009586:	d003      	beq.n	8009590 <storage_erase_slot+0xa0>
 8009588:	4b09      	ldr	r3, [pc, #36]	@ (80095b0 <storage_erase_slot+0xc0>)
 800958a:	0018      	movs	r0, r3
 800958c:	f7ff fe02 	bl	8009194 <flash_err_set>
  flash_lock();
 8009590:	f7ff fe8b 	bl	80092aa <flash_lock>
  return ok;
 8009594:	230f      	movs	r3, #15
 8009596:	18fb      	adds	r3, r7, r3
 8009598:	781b      	ldrb	r3, [r3, #0]
}
 800959a:	0018      	movs	r0, r3
 800959c:	46bd      	mov	sp, r7
 800959e:	b006      	add	sp, #24
 80095a0:	bdb0      	pop	{r4, r5, r7, pc}
 80095a2:	46c0      	nop			@ (mov r8, r8)
 80095a4:	08025c08 	.word	0x08025c08
 80095a8:	08025c14 	.word	0x08025c14
 80095ac:	08025c20 	.word	0x08025c20
 80095b0:	08025c28 	.word	0x08025c28

080095b4 <storage_save_slot>:

static bool storage_save_slot(uint8_t slot, const mp_editor_t *ed, bool autorun){
 80095b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095b6:	b097      	sub	sp, #92	@ 0x5c
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6039      	str	r1, [r7, #0]
 80095bc:	0011      	movs	r1, r2
 80095be:	1dfb      	adds	r3, r7, #7
 80095c0:	1c02      	adds	r2, r0, #0
 80095c2:	701a      	strb	r2, [r3, #0]
 80095c4:	1dbb      	adds	r3, r7, #6
 80095c6:	1c0a      	adds	r2, r1, #0
 80095c8:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 80095ca:	f7ff fdd3 	bl	8009174 <flash_err_clear>
  mp_hdr_t hdr; memset(&hdr,0,sizeof(hdr));
 80095ce:	2424      	movs	r4, #36	@ 0x24
 80095d0:	193b      	adds	r3, r7, r4
 80095d2:	2214      	movs	r2, #20
 80095d4:	2100      	movs	r1, #0
 80095d6:	0018      	movs	r0, r3
 80095d8:	f017 fcb0 	bl	8020f3c <memset>
  hdr.magic = MP_MAGIC;
 80095dc:	0021      	movs	r1, r4
 80095de:	187b      	adds	r3, r7, r1
 80095e0:	4adb      	ldr	r2, [pc, #876]	@ (8009950 <storage_save_slot+0x39c>)
 80095e2:	601a      	str	r2, [r3, #0]
  hdr.version = 2;
 80095e4:	187b      	adds	r3, r7, r1
 80095e6:	2202      	movs	r2, #2
 80095e8:	809a      	strh	r2, [r3, #4]
  hdr.count = ed->count;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	4ad9      	ldr	r2, [pc, #868]	@ (8009954 <storage_save_slot+0x3a0>)
 80095ee:	5c9b      	ldrb	r3, [r3, r2]
 80095f0:	001a      	movs	r2, r3
 80095f2:	187b      	adds	r3, r7, r1
 80095f4:	80da      	strh	r2, [r3, #6]
  hdr.autorun = autorun ? 1 : 0;
 80095f6:	1dbb      	adds	r3, r7, #6
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	001a      	movs	r2, r3
 80095fc:	187b      	adds	r3, r7, r1
 80095fe:	721a      	strb	r2, [r3, #8]

  uint32_t data_len=0;
 8009600:	2300      	movs	r3, #0
 8009602:	657b      	str	r3, [r7, #84]	@ 0x54
  for (uint8_t i=0;i<ed->count;i++){
 8009604:	2353      	movs	r3, #83	@ 0x53
 8009606:	18fb      	adds	r3, r7, r3
 8009608:	2200      	movs	r2, #0
 800960a:	701a      	strb	r2, [r3, #0]
 800960c:	e01a      	b.n	8009644 <storage_save_slot+0x90>
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 800960e:	2453      	movs	r4, #83	@ 0x53
 8009610:	193b      	adds	r3, r7, r4
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	224c      	movs	r2, #76	@ 0x4c
 8009616:	4353      	muls	r3, r2
 8009618:	683a      	ldr	r2, [r7, #0]
 800961a:	18d3      	adds	r3, r2, r3
 800961c:	3304      	adds	r3, #4
 800961e:	2147      	movs	r1, #71	@ 0x47
 8009620:	0018      	movs	r0, r3
 8009622:	f017 fcb8 	bl	8020f96 <strnlen>
 8009626:	0002      	movs	r2, r0
 8009628:	2138      	movs	r1, #56	@ 0x38
 800962a:	187b      	adds	r3, r7, r1
 800962c:	701a      	strb	r2, [r3, #0]
    data_len += 2 + 1 + slen;
 800962e:	187b      	adds	r3, r7, r1
 8009630:	781a      	ldrb	r2, [r3, #0]
 8009632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009634:	18d3      	adds	r3, r2, r3
 8009636:	3303      	adds	r3, #3
 8009638:	657b      	str	r3, [r7, #84]	@ 0x54
  for (uint8_t i=0;i<ed->count;i++){
 800963a:	193b      	adds	r3, r7, r4
 800963c:	781a      	ldrb	r2, [r3, #0]
 800963e:	193b      	adds	r3, r7, r4
 8009640:	3201      	adds	r2, #1
 8009642:	701a      	strb	r2, [r3, #0]
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	4ac3      	ldr	r2, [pc, #780]	@ (8009954 <storage_save_slot+0x3a0>)
 8009648:	5c9b      	ldrb	r3, [r3, r2]
 800964a:	2253      	movs	r2, #83	@ 0x53
 800964c:	18ba      	adds	r2, r7, r2
 800964e:	7812      	ldrb	r2, [r2, #0]
 8009650:	429a      	cmp	r2, r3
 8009652:	d3dc      	bcc.n	800960e <storage_save_slot+0x5a>
  }
  hdr.data_len = data_len;
 8009654:	2124      	movs	r1, #36	@ 0x24
 8009656:	187b      	adds	r3, r7, r1
 8009658:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800965a:	60da      	str	r2, [r3, #12]
  hdr.checksum = 0;
 800965c:	187b      	adds	r3, r7, r1
 800965e:	2200      	movs	r2, #0
 8009660:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 8009662:	4bbd      	ldr	r3, [pc, #756]	@ (8009958 <storage_save_slot+0x3a4>)
 8009664:	64fb      	str	r3, [r7, #76]	@ 0x4c
  h = fnv1a32_update(h, &hdr, sizeof(hdr));
 8009666:	1879      	adds	r1, r7, r1
 8009668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800966a:	2214      	movs	r2, #20
 800966c:	0018      	movs	r0, r3
 800966e:	f7ff fd2d 	bl	80090cc <fnv1a32_update>
 8009672:	0003      	movs	r3, r0
 8009674:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 8009676:	234b      	movs	r3, #75	@ 0x4b
 8009678:	18fb      	adds	r3, r7, r3
 800967a:	2200      	movs	r2, #0
 800967c:	701a      	strb	r2, [r3, #0]
 800967e:	e03f      	b.n	8009700 <storage_save_slot+0x14c>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 8009680:	244b      	movs	r4, #75	@ 0x4b
 8009682:	193b      	adds	r3, r7, r4
 8009684:	781a      	ldrb	r2, [r3, #0]
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	214c      	movs	r1, #76	@ 0x4c
 800968a:	434a      	muls	r2, r1
 800968c:	58d3      	ldr	r3, [r2, r3]
 800968e:	b29a      	uxth	r2, r3
 8009690:	2612      	movs	r6, #18
 8009692:	19bb      	adds	r3, r7, r6
 8009694:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 8009696:	193b      	adds	r3, r7, r4
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	224c      	movs	r2, #76	@ 0x4c
 800969c:	4353      	muls	r3, r2
 800969e:	683a      	ldr	r2, [r7, #0]
 80096a0:	18d3      	adds	r3, r2, r3
 80096a2:	3304      	adds	r3, #4
 80096a4:	2147      	movs	r1, #71	@ 0x47
 80096a6:	0018      	movs	r0, r3
 80096a8:	f017 fc75 	bl	8020f96 <strnlen>
 80096ac:	0003      	movs	r3, r0
 80096ae:	b2da      	uxtb	r2, r3
 80096b0:	2511      	movs	r5, #17
 80096b2:	197b      	adds	r3, r7, r5
 80096b4:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, &ln, 2);
 80096b6:	19b9      	adds	r1, r7, r6
 80096b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096ba:	2202      	movs	r2, #2
 80096bc:	0018      	movs	r0, r3
 80096be:	f7ff fd05 	bl	80090cc <fnv1a32_update>
 80096c2:	0003      	movs	r3, r0
 80096c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    h = fnv1a32_update(h, &slen, 1);
 80096c6:	1979      	adds	r1, r7, r5
 80096c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096ca:	2201      	movs	r2, #1
 80096cc:	0018      	movs	r0, r3
 80096ce:	f7ff fcfd 	bl	80090cc <fnv1a32_update>
 80096d2:	0003      	movs	r3, r0
 80096d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    h = fnv1a32_update(h, ed->lines[i].text, slen);
 80096d6:	193b      	adds	r3, r7, r4
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	224c      	movs	r2, #76	@ 0x4c
 80096dc:	4353      	muls	r3, r2
 80096de:	683a      	ldr	r2, [r7, #0]
 80096e0:	18d3      	adds	r3, r2, r3
 80096e2:	1d19      	adds	r1, r3, #4
 80096e4:	197b      	adds	r3, r7, r5
 80096e6:	781b      	ldrb	r3, [r3, #0]
 80096e8:	001a      	movs	r2, r3
 80096ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096ec:	0018      	movs	r0, r3
 80096ee:	f7ff fced 	bl	80090cc <fnv1a32_update>
 80096f2:	0003      	movs	r3, r0
 80096f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 80096f6:	193b      	adds	r3, r7, r4
 80096f8:	781a      	ldrb	r2, [r3, #0]
 80096fa:	193b      	adds	r3, r7, r4
 80096fc:	3201      	adds	r2, #1
 80096fe:	701a      	strb	r2, [r3, #0]
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	4a94      	ldr	r2, [pc, #592]	@ (8009954 <storage_save_slot+0x3a0>)
 8009704:	5c9b      	ldrb	r3, [r3, r2]
 8009706:	224b      	movs	r2, #75	@ 0x4b
 8009708:	18ba      	adds	r2, r7, r2
 800970a:	7812      	ldrb	r2, [r2, #0]
 800970c:	429a      	cmp	r2, r3
 800970e:	d3b7      	bcc.n	8009680 <storage_save_slot+0xcc>
  }
  hdr.checksum = h;
 8009710:	2324      	movs	r3, #36	@ 0x24
 8009712:	18fb      	adds	r3, r7, r3
 8009714:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009716:	611a      	str	r2, [r3, #16]

  uint32_t total = sizeof(hdr) + data_len;
 8009718:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800971a:	3314      	adds	r3, #20
 800971c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t slot_size = slot_size_bytes();
 800971e:	f7ff fd75 	bl	800920c <slot_size_bytes>
 8009722:	0003      	movs	r3, r0
 8009724:	643b      	str	r3, [r7, #64]	@ 0x40
  if (slot_size == 0){ flash_err_set("slot size"); return false; }
 8009726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009728:	2b00      	cmp	r3, #0
 800972a:	d105      	bne.n	8009738 <storage_save_slot+0x184>
 800972c:	4b8b      	ldr	r3, [pc, #556]	@ (800995c <storage_save_slot+0x3a8>)
 800972e:	0018      	movs	r0, r3
 8009730:	f7ff fd30 	bl	8009194 <flash_err_set>
 8009734:	2300      	movs	r3, #0
 8009736:	e106      	b.n	8009946 <storage_save_slot+0x392>
  if (total > slot_size){ flash_err_set("too big"); return false; }
 8009738:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800973a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800973c:	429a      	cmp	r2, r3
 800973e:	d905      	bls.n	800974c <storage_save_slot+0x198>
 8009740:	4b87      	ldr	r3, [pc, #540]	@ (8009960 <storage_save_slot+0x3ac>)
 8009742:	0018      	movs	r0, r3
 8009744:	f7ff fd26 	bl	8009194 <flash_err_set>
 8009748:	2300      	movs	r3, #0
 800974a:	e0fc      	b.n	8009946 <storage_save_slot+0x392>

  uint32_t base = slot_base_addr(slot);
 800974c:	1dfb      	adds	r3, r7, #7
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	0018      	movs	r0, r3
 8009752:	f7ff fd77 	bl	8009244 <slot_base_addr>
 8009756:	0003      	movs	r3, r0
 8009758:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((base + slot_size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 800975a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800975c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800975e:	18d4      	adds	r4, r2, r3
 8009760:	f7ff fce8 	bl	8009134 <flash_data_end>
 8009764:	0003      	movs	r3, r0
 8009766:	429c      	cmp	r4, r3
 8009768:	d905      	bls.n	8009776 <storage_save_slot+0x1c2>
 800976a:	4b7e      	ldr	r3, [pc, #504]	@ (8009964 <storage_save_slot+0x3b0>)
 800976c:	0018      	movs	r0, r3
 800976e:	f7ff fd11 	bl	8009194 <flash_err_set>
 8009772:	2300      	movs	r3, #0
 8009774:	e0e7      	b.n	8009946 <storage_save_slot+0x392>

  flash_clear_errors();
 8009776:	f7ff fd21 	bl	80091bc <flash_clear_errors>
  if(!flash_unlock()){ flash_err_set("unlock"); return false; }
 800977a:	f7ff fd8b 	bl	8009294 <flash_unlock>
 800977e:	0003      	movs	r3, r0
 8009780:	001a      	movs	r2, r3
 8009782:	2301      	movs	r3, #1
 8009784:	4053      	eors	r3, r2
 8009786:	b2db      	uxtb	r3, r3
 8009788:	2b00      	cmp	r3, #0
 800978a:	d005      	beq.n	8009798 <storage_save_slot+0x1e4>
 800978c:	4b76      	ldr	r3, [pc, #472]	@ (8009968 <storage_save_slot+0x3b4>)
 800978e:	0018      	movs	r0, r3
 8009790:	f7ff fd00 	bl	8009194 <flash_err_set>
 8009794:	2300      	movs	r3, #0
 8009796:	e0d6      	b.n	8009946 <storage_save_slot+0x392>
  bool ok = flash_erase_region(base, slot_size);
 8009798:	254a      	movs	r5, #74	@ 0x4a
 800979a:	197c      	adds	r4, r7, r5
 800979c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800979e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097a0:	0011      	movs	r1, r2
 80097a2:	0018      	movs	r0, r3
 80097a4:	f7ff fd88 	bl	80092b8 <flash_erase_region>
 80097a8:	0003      	movs	r3, r0
 80097aa:	7023      	strb	r3, [r4, #0]
  if (!ok){ flash_err_set("erase"); }
 80097ac:	197b      	adds	r3, r7, r5
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	2201      	movs	r2, #1
 80097b2:	4053      	eors	r3, r2
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d003      	beq.n	80097c2 <storage_save_slot+0x20e>
 80097ba:	4b6c      	ldr	r3, [pc, #432]	@ (800996c <storage_save_slot+0x3b8>)
 80097bc:	0018      	movs	r0, r3
 80097be:	f7ff fce9 	bl	8009194 <flash_err_set>

  flash_stream_t fs;
  if (ok && !flash_stream_init(&fs, base)){
 80097c2:	244a      	movs	r4, #74	@ 0x4a
 80097c4:	193b      	adds	r3, r7, r4
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d014      	beq.n	80097f6 <storage_save_slot+0x242>
 80097cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80097ce:	2314      	movs	r3, #20
 80097d0:	18fb      	adds	r3, r7, r3
 80097d2:	0011      	movs	r1, r2
 80097d4:	0018      	movs	r0, r3
 80097d6:	f7ff fde5 	bl	80093a4 <flash_stream_init>
 80097da:	0003      	movs	r3, r0
 80097dc:	001a      	movs	r2, r3
 80097de:	2301      	movs	r3, #1
 80097e0:	4053      	eors	r3, r2
 80097e2:	b2db      	uxtb	r3, r3
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d006      	beq.n	80097f6 <storage_save_slot+0x242>
    flash_err_set("align");
 80097e8:	4b61      	ldr	r3, [pc, #388]	@ (8009970 <storage_save_slot+0x3bc>)
 80097ea:	0018      	movs	r0, r3
 80097ec:	f7ff fcd2 	bl	8009194 <flash_err_set>
    ok = false;
 80097f0:	193b      	adds	r3, r7, r4
 80097f2:	2200      	movs	r2, #0
 80097f4:	701a      	strb	r2, [r3, #0]
  }
  if (ok){
 80097f6:	254a      	movs	r5, #74	@ 0x4a
 80097f8:	197b      	adds	r3, r7, r5
 80097fa:	781b      	ldrb	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d015      	beq.n	800982c <storage_save_slot+0x278>
    ok = flash_stream_write(&fs, (const uint8_t*)&hdr, sizeof(hdr));
 8009800:	197c      	adds	r4, r7, r5
 8009802:	2324      	movs	r3, #36	@ 0x24
 8009804:	18f9      	adds	r1, r7, r3
 8009806:	2314      	movs	r3, #20
 8009808:	18fb      	adds	r3, r7, r3
 800980a:	2214      	movs	r2, #20
 800980c:	0018      	movs	r0, r3
 800980e:	f7ff fde9 	bl	80093e4 <flash_stream_write>
 8009812:	0003      	movs	r3, r0
 8009814:	7023      	strb	r3, [r4, #0]
    if (!ok) flash_err_set("prog hdr");
 8009816:	197b      	adds	r3, r7, r5
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	2201      	movs	r2, #1
 800981c:	4053      	eors	r3, r2
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b00      	cmp	r3, #0
 8009822:	d003      	beq.n	800982c <storage_save_slot+0x278>
 8009824:	4b53      	ldr	r3, [pc, #332]	@ (8009974 <storage_save_slot+0x3c0>)
 8009826:	0018      	movs	r0, r3
 8009828:	f7ff fcb4 	bl	8009194 <flash_err_set>
  }

  for (uint8_t i=0;i<ed->count && ok;i++){
 800982c:	2349      	movs	r3, #73	@ 0x49
 800982e:	18fb      	adds	r3, r7, r3
 8009830:	2200      	movs	r2, #0
 8009832:	701a      	strb	r2, [r3, #0]
 8009834:	e05d      	b.n	80098f2 <storage_save_slot+0x33e>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 8009836:	2549      	movs	r5, #73	@ 0x49
 8009838:	197b      	adds	r3, r7, r5
 800983a:	781a      	ldrb	r2, [r3, #0]
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	214c      	movs	r1, #76	@ 0x4c
 8009840:	434a      	muls	r2, r1
 8009842:	58d2      	ldr	r2, [r2, r3]
 8009844:	243a      	movs	r4, #58	@ 0x3a
 8009846:	193b      	adds	r3, r7, r4
 8009848:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 800984a:	197b      	adds	r3, r7, r5
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	224c      	movs	r2, #76	@ 0x4c
 8009850:	4353      	muls	r3, r2
 8009852:	683a      	ldr	r2, [r7, #0]
 8009854:	18d3      	adds	r3, r2, r3
 8009856:	3304      	adds	r3, #4
 8009858:	2147      	movs	r1, #71	@ 0x47
 800985a:	0018      	movs	r0, r3
 800985c:	f017 fb9b 	bl	8020f96 <strnlen>
 8009860:	0002      	movs	r2, r0
 8009862:	2039      	movs	r0, #57	@ 0x39
 8009864:	183b      	adds	r3, r7, r0
 8009866:	701a      	strb	r2, [r3, #0]
    uint8_t rec_hdr[3] = { (uint8_t)(ln&0xFF), (uint8_t)((ln>>8)&0xFF), slen };
 8009868:	193b      	adds	r3, r7, r4
 800986a:	881b      	ldrh	r3, [r3, #0]
 800986c:	b2da      	uxtb	r2, r3
 800986e:	210c      	movs	r1, #12
 8009870:	187b      	adds	r3, r7, r1
 8009872:	701a      	strb	r2, [r3, #0]
 8009874:	193b      	adds	r3, r7, r4
 8009876:	881b      	ldrh	r3, [r3, #0]
 8009878:	0a1b      	lsrs	r3, r3, #8
 800987a:	b29b      	uxth	r3, r3
 800987c:	b2da      	uxtb	r2, r3
 800987e:	187b      	adds	r3, r7, r1
 8009880:	705a      	strb	r2, [r3, #1]
 8009882:	187b      	adds	r3, r7, r1
 8009884:	0006      	movs	r6, r0
 8009886:	183a      	adds	r2, r7, r0
 8009888:	7812      	ldrb	r2, [r2, #0]
 800988a:	709a      	strb	r2, [r3, #2]
    ok = flash_stream_write(&fs, rec_hdr, 3);
 800988c:	204a      	movs	r0, #74	@ 0x4a
 800988e:	183c      	adds	r4, r7, r0
 8009890:	1879      	adds	r1, r7, r1
 8009892:	2314      	movs	r3, #20
 8009894:	18fb      	adds	r3, r7, r3
 8009896:	2203      	movs	r2, #3
 8009898:	0018      	movs	r0, r3
 800989a:	f7ff fda3 	bl	80093e4 <flash_stream_write>
 800989e:	0003      	movs	r3, r0
 80098a0:	7023      	strb	r3, [r4, #0]
    if (ok){ ok = flash_stream_write(&fs, (const uint8_t*)ed->lines[i].text, slen); }
 80098a2:	204a      	movs	r0, #74	@ 0x4a
 80098a4:	183b      	adds	r3, r7, r0
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d010      	beq.n	80098ce <storage_save_slot+0x31a>
 80098ac:	197b      	adds	r3, r7, r5
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	224c      	movs	r2, #76	@ 0x4c
 80098b2:	4353      	muls	r3, r2
 80098b4:	683a      	ldr	r2, [r7, #0]
 80098b6:	18d3      	adds	r3, r2, r3
 80098b8:	1d19      	adds	r1, r3, #4
 80098ba:	19bb      	adds	r3, r7, r6
 80098bc:	781a      	ldrb	r2, [r3, #0]
 80098be:	183c      	adds	r4, r7, r0
 80098c0:	2314      	movs	r3, #20
 80098c2:	18fb      	adds	r3, r7, r3
 80098c4:	0018      	movs	r0, r3
 80098c6:	f7ff fd8d 	bl	80093e4 <flash_stream_write>
 80098ca:	0003      	movs	r3, r0
 80098cc:	7023      	strb	r3, [r4, #0]
    if (!ok){ flash_err_set("prog data"); }
 80098ce:	234a      	movs	r3, #74	@ 0x4a
 80098d0:	18fb      	adds	r3, r7, r3
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	2201      	movs	r2, #1
 80098d6:	4053      	eors	r3, r2
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d003      	beq.n	80098e6 <storage_save_slot+0x332>
 80098de:	4b26      	ldr	r3, [pc, #152]	@ (8009978 <storage_save_slot+0x3c4>)
 80098e0:	0018      	movs	r0, r3
 80098e2:	f7ff fc57 	bl	8009194 <flash_err_set>
  for (uint8_t i=0;i<ed->count && ok;i++){
 80098e6:	2149      	movs	r1, #73	@ 0x49
 80098e8:	187b      	adds	r3, r7, r1
 80098ea:	781a      	ldrb	r2, [r3, #0]
 80098ec:	187b      	adds	r3, r7, r1
 80098ee:	3201      	adds	r2, #1
 80098f0:	701a      	strb	r2, [r3, #0]
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	4a17      	ldr	r2, [pc, #92]	@ (8009954 <storage_save_slot+0x3a0>)
 80098f6:	5c9b      	ldrb	r3, [r3, r2]
 80098f8:	2249      	movs	r2, #73	@ 0x49
 80098fa:	18ba      	adds	r2, r7, r2
 80098fc:	7812      	ldrb	r2, [r2, #0]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d204      	bcs.n	800990c <storage_save_slot+0x358>
 8009902:	234a      	movs	r3, #74	@ 0x4a
 8009904:	18fb      	adds	r3, r7, r3
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d194      	bne.n	8009836 <storage_save_slot+0x282>
  }
  if (ok && !flash_stream_flush(&fs)){
 800990c:	244a      	movs	r4, #74	@ 0x4a
 800990e:	193b      	adds	r3, r7, r4
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d012      	beq.n	800993c <storage_save_slot+0x388>
 8009916:	2314      	movs	r3, #20
 8009918:	18fb      	adds	r3, r7, r3
 800991a:	0018      	movs	r0, r3
 800991c:	f7ff fdb2 	bl	8009484 <flash_stream_flush>
 8009920:	0003      	movs	r3, r0
 8009922:	001a      	movs	r2, r3
 8009924:	2301      	movs	r3, #1
 8009926:	4053      	eors	r3, r2
 8009928:	b2db      	uxtb	r3, r3
 800992a:	2b00      	cmp	r3, #0
 800992c:	d006      	beq.n	800993c <storage_save_slot+0x388>
    flash_err_set("prog data");
 800992e:	4b12      	ldr	r3, [pc, #72]	@ (8009978 <storage_save_slot+0x3c4>)
 8009930:	0018      	movs	r0, r3
 8009932:	f7ff fc2f 	bl	8009194 <flash_err_set>
    ok = false;
 8009936:	193b      	adds	r3, r7, r4
 8009938:	2200      	movs	r2, #0
 800993a:	701a      	strb	r2, [r3, #0]
  }

  flash_lock();
 800993c:	f7ff fcb5 	bl	80092aa <flash_lock>
  return ok;
 8009940:	234a      	movs	r3, #74	@ 0x4a
 8009942:	18fb      	adds	r3, r7, r3
 8009944:	781b      	ldrb	r3, [r3, #0]
}
 8009946:	0018      	movs	r0, r3
 8009948:	46bd      	mov	sp, r7
 800994a:	b017      	add	sp, #92	@ 0x5c
 800994c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800994e:	46c0      	nop			@ (mov r8, r8)
 8009950:	4d505033 	.word	0x4d505033
 8009954:	00000ed8 	.word	0x00000ed8
 8009958:	811c9dc5 	.word	0x811c9dc5
 800995c:	08025c08 	.word	0x08025c08
 8009960:	08025c30 	.word	0x08025c30
 8009964:	08025c14 	.word	0x08025c14
 8009968:	08025c20 	.word	0x08025c20
 800996c:	08025c28 	.word	0x08025c28
 8009970:	08025c38 	.word	0x08025c38
 8009974:	08025c40 	.word	0x08025c40
 8009978:	08025c4c 	.word	0x08025c4c

0800997c <storage_load_slot>:

static bool storage_load_slot(uint8_t slot, mp_editor_t *ed, bool *autorun_out){
 800997c:	b5b0      	push	{r4, r5, r7, lr}
 800997e:	b094      	sub	sp, #80	@ 0x50
 8009980:	af00      	add	r7, sp, #0
 8009982:	60b9      	str	r1, [r7, #8]
 8009984:	607a      	str	r2, [r7, #4]
 8009986:	240f      	movs	r4, #15
 8009988:	193b      	adds	r3, r7, r4
 800998a:	1c02      	adds	r2, r0, #0
 800998c:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 800998e:	f7ff fbf1 	bl	8009174 <flash_err_clear>
  uint32_t base = slot_base_addr(slot);
 8009992:	193b      	adds	r3, r7, r4
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	0018      	movs	r0, r3
 8009998:	f7ff fc54 	bl	8009244 <slot_base_addr>
 800999c:	0003      	movs	r3, r0
 800999e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t slot_size = slot_size_bytes();
 80099a0:	f7ff fc34 	bl	800920c <slot_size_bytes>
 80099a4:	0003      	movs	r3, r0
 80099a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (slot_size == 0){ flash_err_set("slot size"); return false; }
 80099a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d105      	bne.n	80099ba <storage_load_slot+0x3e>
 80099ae:	4b8f      	ldr	r3, [pc, #572]	@ (8009bec <storage_load_slot+0x270>)
 80099b0:	0018      	movs	r0, r3
 80099b2:	f7ff fbef 	bl	8009194 <flash_err_set>
 80099b6:	2300      	movs	r3, #0
 80099b8:	e114      	b.n	8009be4 <storage_load_slot+0x268>
  if ((base + slot_size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 80099ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80099bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099be:	18d4      	adds	r4, r2, r3
 80099c0:	f7ff fbb8 	bl	8009134 <flash_data_end>
 80099c4:	0003      	movs	r3, r0
 80099c6:	429c      	cmp	r4, r3
 80099c8:	d905      	bls.n	80099d6 <storage_load_slot+0x5a>
 80099ca:	4b89      	ldr	r3, [pc, #548]	@ (8009bf0 <storage_load_slot+0x274>)
 80099cc:	0018      	movs	r0, r3
 80099ce:	f7ff fbe1 	bl	8009194 <flash_err_set>
 80099d2:	2300      	movs	r3, #0
 80099d4:	e106      	b.n	8009be4 <storage_load_slot+0x268>
  const mp_hdr_t *hdr = (const mp_hdr_t*)base;
 80099d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099d8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (hdr->magic != MP_MAGIC || hdr->version != 2) return false;
 80099da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099dc:	781a      	ldrb	r2, [r3, #0]
 80099de:	7859      	ldrb	r1, [r3, #1]
 80099e0:	0209      	lsls	r1, r1, #8
 80099e2:	430a      	orrs	r2, r1
 80099e4:	7899      	ldrb	r1, [r3, #2]
 80099e6:	0409      	lsls	r1, r1, #16
 80099e8:	430a      	orrs	r2, r1
 80099ea:	78db      	ldrb	r3, [r3, #3]
 80099ec:	061b      	lsls	r3, r3, #24
 80099ee:	4313      	orrs	r3, r2
 80099f0:	001a      	movs	r2, r3
 80099f2:	4b80      	ldr	r3, [pc, #512]	@ (8009bf4 <storage_load_slot+0x278>)
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d107      	bne.n	8009a08 <storage_load_slot+0x8c>
 80099f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099fa:	791a      	ldrb	r2, [r3, #4]
 80099fc:	795b      	ldrb	r3, [r3, #5]
 80099fe:	021b      	lsls	r3, r3, #8
 8009a00:	4313      	orrs	r3, r2
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	2b02      	cmp	r3, #2
 8009a06:	d001      	beq.n	8009a0c <storage_load_slot+0x90>
 8009a08:	2300      	movs	r3, #0
 8009a0a:	e0eb      	b.n	8009be4 <storage_load_slot+0x268>
  if (hdr->count > MP_MAX_LINES) return false;
 8009a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a0e:	799a      	ldrb	r2, [r3, #6]
 8009a10:	79db      	ldrb	r3, [r3, #7]
 8009a12:	021b      	lsls	r3, r3, #8
 8009a14:	4313      	orrs	r3, r2
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	2b32      	cmp	r3, #50	@ 0x32
 8009a1a:	d901      	bls.n	8009a20 <storage_load_slot+0xa4>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	e0e1      	b.n	8009be4 <storage_load_slot+0x268>

  uint32_t total = sizeof(*hdr) + hdr->data_len;
 8009a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a22:	7b1a      	ldrb	r2, [r3, #12]
 8009a24:	7b59      	ldrb	r1, [r3, #13]
 8009a26:	0209      	lsls	r1, r1, #8
 8009a28:	430a      	orrs	r2, r1
 8009a2a:	7b99      	ldrb	r1, [r3, #14]
 8009a2c:	0409      	lsls	r1, r1, #16
 8009a2e:	430a      	orrs	r2, r1
 8009a30:	7bdb      	ldrb	r3, [r3, #15]
 8009a32:	061b      	lsls	r3, r3, #24
 8009a34:	4313      	orrs	r3, r2
 8009a36:	3314      	adds	r3, #20
 8009a38:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total > slot_size) return false;
 8009a3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d901      	bls.n	8009a46 <storage_load_slot+0xca>
 8009a42:	2300      	movs	r3, #0
 8009a44:	e0ce      	b.n	8009be4 <storage_load_slot+0x268>

  mp_hdr_t h0 = *hdr;
 8009a46:	2414      	movs	r4, #20
 8009a48:	193a      	adds	r2, r7, r4
 8009a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a4c:	0010      	movs	r0, r2
 8009a4e:	0019      	movs	r1, r3
 8009a50:	2314      	movs	r3, #20
 8009a52:	001a      	movs	r2, r3
 8009a54:	f017 fb4a 	bl	80210ec <memcpy>
  uint32_t stored = h0.checksum;
 8009a58:	193b      	adds	r3, r7, r4
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  h0.checksum = 0;
 8009a5e:	193b      	adds	r3, r7, r4
 8009a60:	2200      	movs	r2, #0
 8009a62:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 8009a64:	4b64      	ldr	r3, [pc, #400]	@ (8009bf8 <storage_load_slot+0x27c>)
 8009a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  h = fnv1a32_update(h, &h0, sizeof(h0));
 8009a68:	1939      	adds	r1, r7, r4
 8009a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a6c:	2214      	movs	r2, #20
 8009a6e:	0018      	movs	r0, r3
 8009a70:	f7ff fb2c 	bl	80090cc <fnv1a32_update>
 8009a74:	0003      	movs	r3, r0
 8009a76:	64fb      	str	r3, [r7, #76]	@ 0x4c

  const uint8_t *p = (const uint8_t*)base + sizeof(*hdr);
 8009a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a7a:	3314      	adds	r3, #20
 8009a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t remain = hdr->data_len;
 8009a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a80:	7b1a      	ldrb	r2, [r3, #12]
 8009a82:	7b59      	ldrb	r1, [r3, #13]
 8009a84:	0209      	lsls	r1, r1, #8
 8009a86:	430a      	orrs	r2, r1
 8009a88:	7b99      	ldrb	r1, [r3, #14]
 8009a8a:	0409      	lsls	r1, r1, #16
 8009a8c:	430a      	orrs	r2, r1
 8009a8e:	7bdb      	ldrb	r3, [r3, #15]
 8009a90:	061b      	lsls	r3, r3, #24
 8009a92:	4313      	orrs	r3, r2
 8009a94:	647b      	str	r3, [r7, #68]	@ 0x44

  ed_init(ed);
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	0018      	movs	r0, r3
 8009a9a:	f7fc f9bd 	bl	8005e18 <ed_init>
  for (uint16_t i=0;i<hdr->count;i++){
 8009a9e:	2342      	movs	r3, #66	@ 0x42
 8009aa0:	18fb      	adds	r3, r7, r3
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	801a      	strh	r2, [r3, #0]
 8009aa6:	e080      	b.n	8009baa <storage_load_slot+0x22e>
    if (remain < 3) return false;
 8009aa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009aaa:	2b02      	cmp	r3, #2
 8009aac:	d801      	bhi.n	8009ab2 <storage_load_slot+0x136>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	e098      	b.n	8009be4 <storage_load_slot+0x268>
    uint16_t ln = (uint16_t)p[0] | ((uint16_t)p[1]<<8);
 8009ab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	b21a      	sxth	r2, r3
 8009ab8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009aba:	3301      	adds	r3, #1
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	b21b      	sxth	r3, r3
 8009ac0:	021b      	lsls	r3, r3, #8
 8009ac2:	b21b      	sxth	r3, r3
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	b21a      	sxth	r2, r3
 8009ac8:	232a      	movs	r3, #42	@ 0x2a
 8009aca:	18fb      	adds	r3, r7, r3
 8009acc:	801a      	strh	r2, [r3, #0]
    uint8_t slen = p[2];
 8009ace:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ad0:	1c9a      	adds	r2, r3, #2
 8009ad2:	2429      	movs	r4, #41	@ 0x29
 8009ad4:	193b      	adds	r3, r7, r4
 8009ad6:	7812      	ldrb	r2, [r2, #0]
 8009ad8:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, p, 3);
 8009ada:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009adc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ade:	2203      	movs	r2, #3
 8009ae0:	0018      	movs	r0, r3
 8009ae2:	f7ff faf3 	bl	80090cc <fnv1a32_update>
 8009ae6:	0003      	movs	r3, r0
 8009ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    p += 3; remain -= 3;
 8009aea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009aec:	3303      	adds	r3, #3
 8009aee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009af2:	3b03      	subs	r3, #3
 8009af4:	647b      	str	r3, [r7, #68]	@ 0x44
    if (remain < slen) return false;
 8009af6:	193b      	adds	r3, r7, r4
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d201      	bcs.n	8009b04 <storage_load_slot+0x188>
 8009b00:	2300      	movs	r3, #0
 8009b02:	e06f      	b.n	8009be4 <storage_load_slot+0x268>
    h = fnv1a32_update(h, p, slen);
 8009b04:	2429      	movs	r4, #41	@ 0x29
 8009b06:	193b      	adds	r3, r7, r4
 8009b08:	781a      	ldrb	r2, [r3, #0]
 8009b0a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b0e:	0018      	movs	r0, r3
 8009b10:	f7ff fadc 	bl	80090cc <fnv1a32_update>
 8009b14:	0003      	movs	r3, r0
 8009b16:	64fb      	str	r3, [r7, #76]	@ 0x4c

    ed->lines[i].line_no = (int)ln;
 8009b18:	2342      	movs	r3, #66	@ 0x42
 8009b1a:	18fb      	adds	r3, r7, r3
 8009b1c:	881a      	ldrh	r2, [r3, #0]
 8009b1e:	232a      	movs	r3, #42	@ 0x2a
 8009b20:	18fb      	adds	r3, r7, r3
 8009b22:	8819      	ldrh	r1, [r3, #0]
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	204c      	movs	r0, #76	@ 0x4c
 8009b28:	4342      	muls	r2, r0
 8009b2a:	50d1      	str	r1, [r2, r3]
    uint8_t cpy = slen;
 8009b2c:	2141      	movs	r1, #65	@ 0x41
 8009b2e:	187b      	adds	r3, r7, r1
 8009b30:	193a      	adds	r2, r7, r4
 8009b32:	7812      	ldrb	r2, [r2, #0]
 8009b34:	701a      	strb	r2, [r3, #0]
    if (cpy > (MP_LINE_LEN-1)) cpy = (uint8_t)(MP_LINE_LEN-1);
 8009b36:	187b      	adds	r3, r7, r1
 8009b38:	781b      	ldrb	r3, [r3, #0]
 8009b3a:	2b47      	cmp	r3, #71	@ 0x47
 8009b3c:	d902      	bls.n	8009b44 <storage_load_slot+0x1c8>
 8009b3e:	187b      	adds	r3, r7, r1
 8009b40:	2247      	movs	r2, #71	@ 0x47
 8009b42:	701a      	strb	r2, [r3, #0]
    memcpy(ed->lines[i].text, p, cpy);
 8009b44:	2442      	movs	r4, #66	@ 0x42
 8009b46:	193b      	adds	r3, r7, r4
 8009b48:	881b      	ldrh	r3, [r3, #0]
 8009b4a:	224c      	movs	r2, #76	@ 0x4c
 8009b4c:	4353      	muls	r3, r2
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	18d3      	adds	r3, r2, r3
 8009b52:	1d18      	adds	r0, r3, #4
 8009b54:	2541      	movs	r5, #65	@ 0x41
 8009b56:	197b      	adds	r3, r7, r5
 8009b58:	781a      	ldrb	r2, [r3, #0]
 8009b5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b5c:	0019      	movs	r1, r3
 8009b5e:	f017 fac5 	bl	80210ec <memcpy>
    ed->lines[i].text[cpy]=0;
 8009b62:	193b      	adds	r3, r7, r4
 8009b64:	881a      	ldrh	r2, [r3, #0]
 8009b66:	197b      	adds	r3, r7, r5
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	68b9      	ldr	r1, [r7, #8]
 8009b6c:	204c      	movs	r0, #76	@ 0x4c
 8009b6e:	4342      	muls	r2, r0
 8009b70:	188a      	adds	r2, r1, r2
 8009b72:	18d3      	adds	r3, r2, r3
 8009b74:	3304      	adds	r3, #4
 8009b76:	2200      	movs	r2, #0
 8009b78:	701a      	strb	r2, [r3, #0]
    p += slen; remain -= slen;
 8009b7a:	2129      	movs	r1, #41	@ 0x29
 8009b7c:	187b      	adds	r3, r7, r1
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b82:	18d3      	adds	r3, r2, r3
 8009b84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b86:	187b      	adds	r3, r7, r1
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b8c:	1ad3      	subs	r3, r2, r3
 8009b8e:	647b      	str	r3, [r7, #68]	@ 0x44
    ed->count++;
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	4a1a      	ldr	r2, [pc, #104]	@ (8009bfc <storage_load_slot+0x280>)
 8009b94:	5c9b      	ldrb	r3, [r3, r2]
 8009b96:	3301      	adds	r3, #1
 8009b98:	b2d9      	uxtb	r1, r3
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	4a17      	ldr	r2, [pc, #92]	@ (8009bfc <storage_load_slot+0x280>)
 8009b9e:	5499      	strb	r1, [r3, r2]
  for (uint16_t i=0;i<hdr->count;i++){
 8009ba0:	193b      	adds	r3, r7, r4
 8009ba2:	881a      	ldrh	r2, [r3, #0]
 8009ba4:	193b      	adds	r3, r7, r4
 8009ba6:	3201      	adds	r2, #1
 8009ba8:	801a      	strh	r2, [r3, #0]
 8009baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bac:	799a      	ldrb	r2, [r3, #6]
 8009bae:	79db      	ldrb	r3, [r3, #7]
 8009bb0:	021b      	lsls	r3, r3, #8
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	2242      	movs	r2, #66	@ 0x42
 8009bb8:	18ba      	adds	r2, r7, r2
 8009bba:	8812      	ldrh	r2, [r2, #0]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d200      	bcs.n	8009bc2 <storage_load_slot+0x246>
 8009bc0:	e772      	b.n	8009aa8 <storage_load_slot+0x12c>
  }

  if (h != stored) return false;
 8009bc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d001      	beq.n	8009bce <storage_load_slot+0x252>
 8009bca:	2300      	movs	r3, #0
 8009bcc:	e00a      	b.n	8009be4 <storage_load_slot+0x268>
  if (autorun_out) *autorun_out = (hdr->autorun != 0);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d006      	beq.n	8009be2 <storage_load_slot+0x266>
 8009bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bd6:	7a1b      	ldrb	r3, [r3, #8]
 8009bd8:	1e5a      	subs	r2, r3, #1
 8009bda:	4193      	sbcs	r3, r2
 8009bdc:	b2da      	uxtb	r2, r3
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	701a      	strb	r2, [r3, #0]
  return true;
 8009be2:	2301      	movs	r3, #1
}
 8009be4:	0018      	movs	r0, r3
 8009be6:	46bd      	mov	sp, r7
 8009be8:	b014      	add	sp, #80	@ 0x50
 8009bea:	bdb0      	pop	{r4, r5, r7, pc}
 8009bec:	08025c08 	.word	0x08025c08
 8009bf0:	08025c14 	.word	0x08025c14
 8009bf4:	4d505033 	.word	0x4d505033
 8009bf8:	811c9dc5 	.word	0x811c9dc5
 8009bfc:	00000ed8 	.word	0x00000ed8

08009c00 <mp_prompt>:

static bool g_edit=false;
static int  g_next_line=10;
static int  g_step=10;

static void mp_prompt(void){
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
  if (g_edit){
 8009c06:	4b10      	ldr	r3, [pc, #64]	@ (8009c48 <mp_prompt+0x48>)
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d013      	beq.n	8009c36 <mp_prompt+0x36>
    /* In EDIT mode, show line number with > prefix for alignment */
    char b[16];
    mp_itoa(g_next_line, b);
 8009c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8009c4c <mp_prompt+0x4c>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	003a      	movs	r2, r7
 8009c14:	0011      	movs	r1, r2
 8009c16:	0018      	movs	r0, r3
 8009c18:	f7fb fe1e 	bl	8005858 <mp_itoa>
    mp_puts("> ");
 8009c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c50 <mp_prompt+0x50>)
 8009c1e:	0018      	movs	r0, r3
 8009c20:	f7fb fd99 	bl	8005756 <mp_puts>
    mp_puts(b);
 8009c24:	003b      	movs	r3, r7
 8009c26:	0018      	movs	r0, r3
 8009c28:	f7fb fd95 	bl	8005756 <mp_puts>
    mp_puts(" ");
 8009c2c:	4b09      	ldr	r3, [pc, #36]	@ (8009c54 <mp_prompt+0x54>)
 8009c2e:	0018      	movs	r0, r3
 8009c30:	f7fb fd91 	bl	8005756 <mp_puts>
  } else {
    /* Normal mode, show > prompt */
    mp_puts("> ");
  }
}
 8009c34:	e003      	b.n	8009c3e <mp_prompt+0x3e>
    mp_puts("> ");
 8009c36:	4b06      	ldr	r3, [pc, #24]	@ (8009c50 <mp_prompt+0x50>)
 8009c38:	0018      	movs	r0, r3
 8009c3a:	f7fb fd8c 	bl	8005756 <mp_puts>
}
 8009c3e:	46c0      	nop			@ (mov r8, r8)
 8009c40:	46bd      	mov	sp, r7
 8009c42:	b004      	add	sp, #16
 8009c44:	bd80      	pop	{r7, pc}
 8009c46:	46c0      	nop			@ (mov r8, r8)
 8009c48:	20002294 	.word	0x20002294
 8009c4c:	2000000c 	.word	0x2000000c
 8009c50:	08025c58 	.word	0x08025c58
 8009c54:	080258f8 	.word	0x080258f8

08009c58 <help>:

static void help(void){
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	af00      	add	r7, sp, #0
  mp_puts("MiniPascal monitor\r\n");
 8009c5c:	4b9b      	ldr	r3, [pc, #620]	@ (8009ecc <help+0x274>)
 8009c5e:	0018      	movs	r0, r3
 8009c60:	f7fb fd79 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009c64:	4b9a      	ldr	r3, [pc, #616]	@ (8009ed0 <help+0x278>)
 8009c66:	0018      	movs	r0, r3
 8009c68:	f7fb fd75 	bl	8005756 <mp_puts>
  mp_puts("=== COMMANDS ===\r\n");
 8009c6c:	4b99      	ldr	r3, [pc, #612]	@ (8009ed4 <help+0x27c>)
 8009c6e:	0018      	movs	r0, r3
 8009c70:	f7fb fd71 	bl	8005756 <mp_puts>
  mp_puts("  EDIT         enter edit mode (new program)\r\n");
 8009c74:	4b98      	ldr	r3, [pc, #608]	@ (8009ed8 <help+0x280>)
 8009c76:	0018      	movs	r0, r3
 8009c78:	f7fb fd6d 	bl	8005756 <mp_puts>
  mp_puts("  END.         exit edit mode\r\n");
 8009c7c:	4b97      	ldr	r3, [pc, #604]	@ (8009edc <help+0x284>)
 8009c7e:	0018      	movs	r0, r3
 8009c80:	f7fb fd69 	bl	8005756 <mp_puts>
  mp_puts("  NEW          clear program\r\n");
 8009c84:	4b96      	ldr	r3, [pc, #600]	@ (8009ee0 <help+0x288>)
 8009c86:	0018      	movs	r0, r3
 8009c88:	f7fb fd65 	bl	8005756 <mp_puts>
  mp_puts("  LIST         show program\r\n");
 8009c8c:	4b95      	ldr	r3, [pc, #596]	@ (8009ee4 <help+0x28c>)
 8009c8e:	0018      	movs	r0, r3
 8009c90:	f7fb fd61 	bl	8005756 <mp_puts>
  mp_puts("  RUN          compile and run\r\n");
 8009c94:	4b94      	ldr	r3, [pc, #592]	@ (8009ee8 <help+0x290>)
 8009c96:	0018      	movs	r0, r3
 8009c98:	f7fb fd5d 	bl	8005756 <mp_puts>
  mp_puts("  STOP         stop running\r\n");
 8009c9c:	4b93      	ldr	r3, [pc, #588]	@ (8009eec <help+0x294>)
 8009c9e:	0018      	movs	r0, r3
 8009ca0:	f7fb fd59 	bl	8005756 <mp_puts>
  mp_puts("  EXIT         exit Pascal mode\r\n");
 8009ca4:	4b92      	ldr	r3, [pc, #584]	@ (8009ef0 <help+0x298>)
 8009ca6:	0018      	movs	r0, r3
 8009ca8:	f7fb fd55 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009cac:	4b88      	ldr	r3, [pc, #544]	@ (8009ed0 <help+0x278>)
 8009cae:	0018      	movs	r0, r3
 8009cb0:	f7fb fd51 	bl	8005756 <mp_puts>
  mp_puts("=== EDIT MODE ===\r\n");
 8009cb4:	4b8f      	ldr	r3, [pc, #572]	@ (8009ef4 <help+0x29c>)
 8009cb6:	0018      	movs	r0, r3
 8009cb8:	f7fb fd4d 	bl	8005756 <mp_puts>
  mp_puts("  Type statements without line numbers.\r\n");
 8009cbc:	4b8e      	ldr	r3, [pc, #568]	@ (8009ef8 <help+0x2a0>)
 8009cbe:	0018      	movs	r0, r3
 8009cc0:	f7fb fd49 	bl	8005756 <mp_puts>
  mp_puts("  (Line numbers are optional and will be stripped.)\r\n");
 8009cc4:	4b8d      	ldr	r3, [pc, #564]	@ (8009efc <help+0x2a4>)
 8009cc6:	0018      	movs	r0, r3
 8009cc8:	f7fb fd45 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009ccc:	4b80      	ldr	r3, [pc, #512]	@ (8009ed0 <help+0x278>)
 8009cce:	0018      	movs	r0, r3
 8009cd0:	f7fb fd41 	bl	8005756 <mp_puts>
  mp_puts("=== FLASH STORAGE ===\r\n");
 8009cd4:	4b8a      	ldr	r3, [pc, #552]	@ (8009f00 <help+0x2a8>)
 8009cd6:	0018      	movs	r0, r3
 8009cd8:	f7fb fd3d 	bl	8005756 <mp_puts>
  mp_puts("  SAVE 1       save to slot 1 (1-3)\r\n");
 8009cdc:	4b89      	ldr	r3, [pc, #548]	@ (8009f04 <help+0x2ac>)
 8009cde:	0018      	movs	r0, r3
 8009ce0:	f7fb fd39 	bl	8005756 <mp_puts>
  mp_puts("  SAVE 1 START save and run\r\n");
 8009ce4:	4b88      	ldr	r3, [pc, #544]	@ (8009f08 <help+0x2b0>)
 8009ce6:	0018      	movs	r0, r3
 8009ce8:	f7fb fd35 	bl	8005756 <mp_puts>
  mp_puts("  LOAD 1       load from slot\r\n");
 8009cec:	4b87      	ldr	r3, [pc, #540]	@ (8009f0c <help+0x2b4>)
 8009cee:	0018      	movs	r0, r3
 8009cf0:	f7fb fd31 	bl	8005756 <mp_puts>
  mp_puts("  ERASE 1      erase slot\r\n");
 8009cf4:	4b86      	ldr	r3, [pc, #536]	@ (8009f10 <help+0x2b8>)
 8009cf6:	0018      	movs	r0, r3
 8009cf8:	f7fb fd2d 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009cfc:	4b74      	ldr	r3, [pc, #464]	@ (8009ed0 <help+0x278>)
 8009cfe:	0018      	movs	r0, r3
 8009d00:	f7fb fd29 	bl	8005756 <mp_puts>
  mp_puts("=== PASCAL FUNCTIONS ===\r\n");
 8009d04:	4b83      	ldr	r3, [pc, #524]	@ (8009f14 <help+0x2bc>)
 8009d06:	0018      	movs	r0, r3
 8009d08:	f7fb fd25 	bl	8005756 <mp_puts>
  mp_puts("  LED(idx,r,g,b,w)    set LED color (idx 1-12)\r\n");
 8009d0c:	4b82      	ldr	r3, [pc, #520]	@ (8009f18 <help+0x2c0>)
 8009d0e:	0018      	movs	r0, r3
 8009d10:	f7fb fd21 	bl	8005756 <mp_puts>
  mp_puts("  LEDON(r,g,b,w)      set all LEDs on\r\n");
 8009d14:	4b81      	ldr	r3, [pc, #516]	@ (8009f1c <help+0x2c4>)
 8009d16:	0018      	movs	r0, r3
 8009d18:	f7fb fd1d 	bl	8005756 <mp_puts>
  mp_puts("  LEDOFF()            turn all LEDs off\r\n");
 8009d1c:	4b80      	ldr	r3, [pc, #512]	@ (8009f20 <help+0x2c8>)
 8009d1e:	0018      	movs	r0, r3
 8009d20:	f7fb fd19 	bl	8005756 <mp_puts>
  mp_puts("  WAIT(ms)            delay milliseconds\r\n");
 8009d24:	4b7f      	ldr	r3, [pc, #508]	@ (8009f24 <help+0x2cc>)
 8009d26:	0018      	movs	r0, r3
 8009d28:	f7fb fd15 	bl	8005756 <mp_puts>
  mp_puts("  DELAY(ms)           same as WAIT\r\n");
 8009d2c:	4b7e      	ldr	r3, [pc, #504]	@ (8009f28 <help+0x2d0>)
 8009d2e:	0018      	movs	r0, r3
 8009d30:	f7fb fd11 	bl	8005756 <mp_puts>
  mp_puts("  BEEP(freq,vol,ms)   beep tone (vol 0-50)\r\n");
 8009d34:	4b7d      	ldr	r3, [pc, #500]	@ (8009f2c <help+0x2d4>)
 8009d36:	0018      	movs	r0, r3
 8009d38:	f7fb fd0d 	bl	8005756 <mp_puts>
  mp_puts("  GOTO n              jump to line n\r\n");
 8009d3c:	4b7c      	ldr	r3, [pc, #496]	@ (8009f30 <help+0x2d8>)
 8009d3e:	0018      	movs	r0, r3
 8009d40:	f7fb fd09 	bl	8005756 <mp_puts>
  mp_puts("  TIME()              update TIMEY/TIMEMO/TIMED/TIMEH/TIMEM (and TIMES)\r\n");
 8009d44:	4b7b      	ldr	r3, [pc, #492]	@ (8009f34 <help+0x2dc>)
 8009d46:	0018      	movs	r0, r3
 8009d48:	f7fb fd05 	bl	8005756 <mp_puts>
  mp_puts("  TIME() in CLI prints: YY,MM,DD,HH,MM\r\n");
 8009d4c:	4b7a      	ldr	r3, [pc, #488]	@ (8009f38 <help+0x2e0>)
 8009d4e:	0018      	movs	r0, r3
 8009d50:	f7fb fd01 	bl	8005756 <mp_puts>
  mp_puts("  TIME(yy,mo,dd,hh,mm) set RTC date/time\r\n");
 8009d54:	4b79      	ldr	r3, [pc, #484]	@ (8009f3c <help+0x2e4>)
 8009d56:	0018      	movs	r0, r3
 8009d58:	f7fb fcfd 	bl	8005756 <mp_puts>
  mp_puts("  SETTIME(...)        alias for TIME\r\n");
 8009d5c:	4b78      	ldr	r3, [pc, #480]	@ (8009f40 <help+0x2e8>)
 8009d5e:	0018      	movs	r0, r3
 8009d60:	f7fb fcf9 	bl	8005756 <mp_puts>
  mp_puts("  ALARM(h,m,s)        set alarm\r\n");
 8009d64:	4b77      	ldr	r3, [pc, #476]	@ (8009f44 <help+0x2ec>)
 8009d66:	0018      	movs	r0, r3
 8009d68:	f7fb fcf5 	bl	8005756 <mp_puts>
  mp_puts("  ALARM()             read alarm state (0/1)\r\n");
 8009d6c:	4b76      	ldr	r3, [pc, #472]	@ (8009f48 <help+0x2f0>)
 8009d6e:	0018      	movs	r0, r3
 8009d70:	f7fb fcf1 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009d74:	4b56      	ldr	r3, [pc, #344]	@ (8009ed0 <help+0x278>)
 8009d76:	0018      	movs	r0, r3
 8009d78:	f7fb fced 	bl	8005756 <mp_puts>
  mp_puts("=== READ FUNCTIONS (return value) ===\r\n");
 8009d7c:	4b73      	ldr	r3, [pc, #460]	@ (8009f4c <help+0x2f4>)
 8009d7e:	0018      	movs	r0, r3
 8009d80:	f7fb fce9 	bl	8005756 <mp_puts>
  mp_puts("  BATTERY()    battery mV\r\n");
 8009d84:	4b72      	ldr	r3, [pc, #456]	@ (8009f50 <help+0x2f8>)
 8009d86:	0018      	movs	r0, r3
 8009d88:	f7fb fce5 	bl	8005756 <mp_puts>
  mp_puts("  LIGHT()      light lux\r\n");
 8009d8c:	4b71      	ldr	r3, [pc, #452]	@ (8009f54 <help+0x2fc>)
 8009d8e:	0018      	movs	r0, r3
 8009d90:	f7fb fce1 	bl	8005756 <mp_puts>
  mp_puts("  RNG()        random number\r\n");
 8009d94:	4b70      	ldr	r3, [pc, #448]	@ (8009f58 <help+0x300>)
 8009d96:	0018      	movs	r0, r3
 8009d98:	f7fb fcdd 	bl	8005756 <mp_puts>
  mp_puts("  TEMP()       temperature (x100)\r\n");
 8009d9c:	4b6f      	ldr	r3, [pc, #444]	@ (8009f5c <help+0x304>)
 8009d9e:	0018      	movs	r0, r3
 8009da0:	f7fb fcd9 	bl	8005756 <mp_puts>
  mp_puts("  HUM()        humidity (x100)\r\n");
 8009da4:	4b6e      	ldr	r3, [pc, #440]	@ (8009f60 <help+0x308>)
 8009da6:	0018      	movs	r0, r3
 8009da8:	f7fb fcd5 	bl	8005756 <mp_puts>
  mp_puts("  PRESS()      pressure (x100)\r\n");
 8009dac:	4b6d      	ldr	r3, [pc, #436]	@ (8009f64 <help+0x30c>)
 8009dae:	0018      	movs	r0, r3
 8009db0:	f7fb fcd1 	bl	8005756 <mp_puts>
  mp_puts("  BTN()        button state\r\n");
 8009db4:	4b6c      	ldr	r3, [pc, #432]	@ (8009f68 <help+0x310>)
 8009db6:	0018      	movs	r0, r3
 8009db8:	f7fb fccd 	bl	8005756 <mp_puts>
  mp_puts("  MIC()        microphone level\r\n");
 8009dbc:	4b6b      	ldr	r3, [pc, #428]	@ (8009f6c <help+0x314>)
 8009dbe:	0018      	movs	r0, r3
 8009dc0:	f7fb fcc9 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009dc4:	4b42      	ldr	r3, [pc, #264]	@ (8009ed0 <help+0x278>)
 8009dc6:	0018      	movs	r0, r3
 8009dc8:	f7fb fcc5 	bl	8005756 <mp_puts>
  mp_puts("=== FLOW CONTROL ===\r\n");
 8009dcc:	4b68      	ldr	r3, [pc, #416]	@ (8009f70 <help+0x318>)
 8009dce:	0018      	movs	r0, r3
 8009dd0:	f7fb fcc1 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=1\r\n");
 8009dd4:	4b67      	ldr	r3, [pc, #412]	@ (8009f74 <help+0x31c>)
 8009dd6:	0018      	movs	r0, r3
 8009dd8:	f7fb fcbd 	bl	8005756 <mp_puts>
  mp_puts("  20 if (x>0) then led(1,255,0,0,0)\r\n");
 8009ddc:	4b66      	ldr	r3, [pc, #408]	@ (8009f78 <help+0x320>)
 8009dde:	0018      	movs	r0, r3
 8009de0:	f7fb fcb9 	bl	8005756 <mp_puts>
  mp_puts("  30 end\r\n");
 8009de4:	4b65      	ldr	r3, [pc, #404]	@ (8009f7c <help+0x324>)
 8009de6:	0018      	movs	r0, r3
 8009de8:	f7fb fcb5 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009dec:	4b38      	ldr	r3, [pc, #224]	@ (8009ed0 <help+0x278>)
 8009dee:	0018      	movs	r0, r3
 8009df0:	f7fb fcb1 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=1\r\n");
 8009df4:	4b5f      	ldr	r3, [pc, #380]	@ (8009f74 <help+0x31c>)
 8009df6:	0018      	movs	r0, r3
 8009df8:	f7fb fcad 	bl	8005756 <mp_puts>
  mp_puts("  20 if (x>0) then begin\r\n");
 8009dfc:	4b60      	ldr	r3, [pc, #384]	@ (8009f80 <help+0x328>)
 8009dfe:	0018      	movs	r0, r3
 8009e00:	f7fb fca9 	bl	8005756 <mp_puts>
  mp_puts("  30 led(1,255,0,0,0)\r\n");
 8009e04:	4b5f      	ldr	r3, [pc, #380]	@ (8009f84 <help+0x32c>)
 8009e06:	0018      	movs	r0, r3
 8009e08:	f7fb fca5 	bl	8005756 <mp_puts>
  mp_puts("  40 end\r\n");
 8009e0c:	4b5e      	ldr	r3, [pc, #376]	@ (8009f88 <help+0x330>)
 8009e0e:	0018      	movs	r0, r3
 8009e10:	f7fb fca1 	bl	8005756 <mp_puts>
  mp_puts("  50 end\r\n");
 8009e14:	4b5d      	ldr	r3, [pc, #372]	@ (8009f8c <help+0x334>)
 8009e16:	0018      	movs	r0, r3
 8009e18:	f7fb fc9d 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009e1c:	4b2c      	ldr	r3, [pc, #176]	@ (8009ed0 <help+0x278>)
 8009e1e:	0018      	movs	r0, r3
 8009e20:	f7fb fc99 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=3\r\n");
 8009e24:	4b5a      	ldr	r3, [pc, #360]	@ (8009f90 <help+0x338>)
 8009e26:	0018      	movs	r0, r3
 8009e28:	f7fb fc95 	bl	8005756 <mp_puts>
  mp_puts("  20 while (x>0) do begin\r\n");
 8009e2c:	4b59      	ldr	r3, [pc, #356]	@ (8009f94 <help+0x33c>)
 8009e2e:	0018      	movs	r0, r3
 8009e30:	f7fb fc91 	bl	8005756 <mp_puts>
  mp_puts("  30 led(x,255,0,0,0)\r\n");
 8009e34:	4b58      	ldr	r3, [pc, #352]	@ (8009f98 <help+0x340>)
 8009e36:	0018      	movs	r0, r3
 8009e38:	f7fb fc8d 	bl	8005756 <mp_puts>
  mp_puts("  40 x:=x-1\r\n");
 8009e3c:	4b57      	ldr	r3, [pc, #348]	@ (8009f9c <help+0x344>)
 8009e3e:	0018      	movs	r0, r3
 8009e40:	f7fb fc89 	bl	8005756 <mp_puts>
  mp_puts("  50 end\r\n");
 8009e44:	4b51      	ldr	r3, [pc, #324]	@ (8009f8c <help+0x334>)
 8009e46:	0018      	movs	r0, r3
 8009e48:	f7fb fc85 	bl	8005756 <mp_puts>
  mp_puts("  60 end\r\n");
 8009e4c:	4b54      	ldr	r3, [pc, #336]	@ (8009fa0 <help+0x348>)
 8009e4e:	0018      	movs	r0, r3
 8009e50:	f7fb fc81 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009e54:	4b1e      	ldr	r3, [pc, #120]	@ (8009ed0 <help+0x278>)
 8009e56:	0018      	movs	r0, r3
 8009e58:	f7fb fc7d 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=3\r\n");
 8009e5c:	4b4c      	ldr	r3, [pc, #304]	@ (8009f90 <help+0x338>)
 8009e5e:	0018      	movs	r0, r3
 8009e60:	f7fb fc79 	bl	8005756 <mp_puts>
  mp_puts("  20 repeat\r\n");
 8009e64:	4b4f      	ldr	r3, [pc, #316]	@ (8009fa4 <help+0x34c>)
 8009e66:	0018      	movs	r0, r3
 8009e68:	f7fb fc75 	bl	8005756 <mp_puts>
  mp_puts("  30 x:=x-1\r\n");
 8009e6c:	4b4e      	ldr	r3, [pc, #312]	@ (8009fa8 <help+0x350>)
 8009e6e:	0018      	movs	r0, r3
 8009e70:	f7fb fc71 	bl	8005756 <mp_puts>
  mp_puts("  40 until (x<1)\r\n");
 8009e74:	4b4d      	ldr	r3, [pc, #308]	@ (8009fac <help+0x354>)
 8009e76:	0018      	movs	r0, r3
 8009e78:	f7fb fc6d 	bl	8005756 <mp_puts>
  mp_puts("  50 end\r\n");
 8009e7c:	4b43      	ldr	r3, [pc, #268]	@ (8009f8c <help+0x334>)
 8009e7e:	0018      	movs	r0, r3
 8009e80:	f7fb fc69 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009e84:	4b12      	ldr	r3, [pc, #72]	@ (8009ed0 <help+0x278>)
 8009e86:	0018      	movs	r0, r3
 8009e88:	f7fb fc65 	bl	8005756 <mp_puts>
  mp_puts("=== VARIABLES ===\r\n");
 8009e8c:	4b48      	ldr	r3, [pc, #288]	@ (8009fb0 <help+0x358>)
 8009e8e:	0018      	movs	r0, r3
 8009e90:	f7fb fc61 	bl	8005756 <mp_puts>
  mp_puts("  x := 5       assign\r\n");
 8009e94:	4b47      	ldr	r3, [pc, #284]	@ (8009fb4 <help+0x35c>)
 8009e96:	0018      	movs	r0, r3
 8009e98:	f7fb fc5d 	bl	8005756 <mp_puts>
  mp_puts("  x := x + 1   expression\r\n");
 8009e9c:	4b46      	ldr	r3, [pc, #280]	@ (8009fb8 <help+0x360>)
 8009e9e:	0018      	movs	r0, r3
 8009ea0:	f7fb fc59 	bl	8005756 <mp_puts>
  mp_puts("  IF x>5 THEN GOTO 100\r\n");
 8009ea4:	4b45      	ldr	r3, [pc, #276]	@ (8009fbc <help+0x364>)
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	f7fb fc55 	bl	8005756 <mp_puts>
  mp_puts("  TIME() then TIMEY/TIMEMO/TIMED/TIMEH/TIMEM\r\n");
 8009eac:	4b44      	ldr	r3, [pc, #272]	@ (8009fc0 <help+0x368>)
 8009eae:	0018      	movs	r0, r3
 8009eb0:	f7fb fc51 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009eb4:	4b06      	ldr	r3, [pc, #24]	@ (8009ed0 <help+0x278>)
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	f7fb fc4d 	bl	8005756 <mp_puts>
  mp_puts("Tip: hold B2 5s to reset MCU\r\n");
 8009ebc:	4b41      	ldr	r3, [pc, #260]	@ (8009fc4 <help+0x36c>)
 8009ebe:	0018      	movs	r0, r3
 8009ec0:	f7fb fc49 	bl	8005756 <mp_puts>
}
 8009ec4:	46c0      	nop			@ (mov r8, r8)
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	46c0      	nop			@ (mov r8, r8)
 8009ecc:	08025c5c 	.word	0x08025c5c
 8009ed0:	080258f4 	.word	0x080258f4
 8009ed4:	08025c74 	.word	0x08025c74
 8009ed8:	08025c88 	.word	0x08025c88
 8009edc:	08025cb8 	.word	0x08025cb8
 8009ee0:	08025cd8 	.word	0x08025cd8
 8009ee4:	08025cf8 	.word	0x08025cf8
 8009ee8:	08025d18 	.word	0x08025d18
 8009eec:	08025d3c 	.word	0x08025d3c
 8009ef0:	08025d5c 	.word	0x08025d5c
 8009ef4:	08025d80 	.word	0x08025d80
 8009ef8:	08025d94 	.word	0x08025d94
 8009efc:	08025dc0 	.word	0x08025dc0
 8009f00:	08025df8 	.word	0x08025df8
 8009f04:	08025e10 	.word	0x08025e10
 8009f08:	08025e38 	.word	0x08025e38
 8009f0c:	08025e58 	.word	0x08025e58
 8009f10:	08025e78 	.word	0x08025e78
 8009f14:	08025e94 	.word	0x08025e94
 8009f18:	08025eb0 	.word	0x08025eb0
 8009f1c:	08025ee4 	.word	0x08025ee4
 8009f20:	08025f0c 	.word	0x08025f0c
 8009f24:	08025f38 	.word	0x08025f38
 8009f28:	08025f64 	.word	0x08025f64
 8009f2c:	08025f8c 	.word	0x08025f8c
 8009f30:	08025fbc 	.word	0x08025fbc
 8009f34:	08025fe4 	.word	0x08025fe4
 8009f38:	08026030 	.word	0x08026030
 8009f3c:	0802605c 	.word	0x0802605c
 8009f40:	08026088 	.word	0x08026088
 8009f44:	080260b0 	.word	0x080260b0
 8009f48:	080260d4 	.word	0x080260d4
 8009f4c:	08026104 	.word	0x08026104
 8009f50:	0802612c 	.word	0x0802612c
 8009f54:	08026148 	.word	0x08026148
 8009f58:	08026164 	.word	0x08026164
 8009f5c:	08026184 	.word	0x08026184
 8009f60:	080261a8 	.word	0x080261a8
 8009f64:	080261cc 	.word	0x080261cc
 8009f68:	080261f0 	.word	0x080261f0
 8009f6c:	08026210 	.word	0x08026210
 8009f70:	08026234 	.word	0x08026234
 8009f74:	0802624c 	.word	0x0802624c
 8009f78:	08026258 	.word	0x08026258
 8009f7c:	08026280 	.word	0x08026280
 8009f80:	0802628c 	.word	0x0802628c
 8009f84:	080262a8 	.word	0x080262a8
 8009f88:	080262c0 	.word	0x080262c0
 8009f8c:	080262cc 	.word	0x080262cc
 8009f90:	080262d8 	.word	0x080262d8
 8009f94:	080262e4 	.word	0x080262e4
 8009f98:	08026300 	.word	0x08026300
 8009f9c:	08026318 	.word	0x08026318
 8009fa0:	08026328 	.word	0x08026328
 8009fa4:	08026334 	.word	0x08026334
 8009fa8:	08026344 	.word	0x08026344
 8009fac:	08026354 	.word	0x08026354
 8009fb0:	08026368 	.word	0x08026368
 8009fb4:	0802637c 	.word	0x0802637c
 8009fb8:	08026394 	.word	0x08026394
 8009fbc:	080263b0 	.word	0x080263b0
 8009fc0:	080263cc 	.word	0x080263cc
 8009fc4:	080263fc 	.word	0x080263fc

08009fc8 <compile_or_report>:
static void compile_or_report(void){
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
  g_have_prog=false;
 8009fce:	4b21      	ldr	r3, [pc, #132]	@ (800a054 <compile_or_report+0x8c>)
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	701a      	strb	r2, [r3, #0]
  memset(&g_prog,0,sizeof(g_prog));
 8009fd4:	4a20      	ldr	r2, [pc, #128]	@ (800a058 <compile_or_report+0x90>)
 8009fd6:	4b21      	ldr	r3, [pc, #132]	@ (800a05c <compile_or_report+0x94>)
 8009fd8:	2100      	movs	r1, #0
 8009fda:	0018      	movs	r0, r3
 8009fdc:	f016 ffae 	bl	8020f3c <memset>
  if (!compile_program(&g_ed, &g_prog)){
 8009fe0:	4a1e      	ldr	r2, [pc, #120]	@ (800a05c <compile_or_report+0x94>)
 8009fe2:	4b1f      	ldr	r3, [pc, #124]	@ (800a060 <compile_or_report+0x98>)
 8009fe4:	0011      	movs	r1, r2
 8009fe6:	0018      	movs	r0, r3
 8009fe8:	f7fe f82a 	bl	8008040 <compile_program>
 8009fec:	0003      	movs	r3, r0
 8009fee:	001a      	movs	r2, r3
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	4053      	eors	r3, r2
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d026      	beq.n	800a048 <compile_or_report+0x80>
    mp_puts("Compile error");
 8009ffa:	4b1a      	ldr	r3, [pc, #104]	@ (800a064 <compile_or_report+0x9c>)
 8009ffc:	0018      	movs	r0, r3
 8009ffe:	f7fb fbaa 	bl	8005756 <mp_puts>
    if (g_err_line>0){
 800a002:	4b19      	ldr	r3, [pc, #100]	@ (800a068 <compile_or_report+0xa0>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	2b00      	cmp	r3, #0
 800a008:	dd0e      	ble.n	800a028 <compile_or_report+0x60>
      char b[16]; mp_puts(" at line "); mp_itoa(g_err_line,b); mp_puts(b);
 800a00a:	4b18      	ldr	r3, [pc, #96]	@ (800a06c <compile_or_report+0xa4>)
 800a00c:	0018      	movs	r0, r3
 800a00e:	f7fb fba2 	bl	8005756 <mp_puts>
 800a012:	4b15      	ldr	r3, [pc, #84]	@ (800a068 <compile_or_report+0xa0>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	003a      	movs	r2, r7
 800a018:	0011      	movs	r1, r2
 800a01a:	0018      	movs	r0, r3
 800a01c:	f7fb fc1c 	bl	8005858 <mp_itoa>
 800a020:	003b      	movs	r3, r7
 800a022:	0018      	movs	r0, r3
 800a024:	f7fb fb97 	bl	8005756 <mp_puts>
    }
    if (g_err){ mp_puts(": "); mp_puts(g_err); }
 800a028:	4b11      	ldr	r3, [pc, #68]	@ (800a070 <compile_or_report+0xa8>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d008      	beq.n	800a042 <compile_or_report+0x7a>
 800a030:	4b10      	ldr	r3, [pc, #64]	@ (800a074 <compile_or_report+0xac>)
 800a032:	0018      	movs	r0, r3
 800a034:	f7fb fb8f 	bl	8005756 <mp_puts>
 800a038:	4b0d      	ldr	r3, [pc, #52]	@ (800a070 <compile_or_report+0xa8>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	0018      	movs	r0, r3
 800a03e:	f7fb fb8a 	bl	8005756 <mp_puts>
    mp_putcrlf();
 800a042:	f7fb fb9d 	bl	8005780 <mp_putcrlf>
    return;
 800a046:	e002      	b.n	800a04e <compile_or_report+0x86>
  }
  g_have_prog=true;
 800a048:	4b02      	ldr	r3, [pc, #8]	@ (800a054 <compile_or_report+0x8c>)
 800a04a:	2201      	movs	r2, #1
 800a04c:	701a      	strb	r2, [r3, #0]
}
 800a04e:	46bd      	mov	sp, r7
 800a050:	b004      	add	sp, #16
 800a052:	bd80      	pop	{r7, pc}
 800a054:	20002290 	.word	0x20002290
 800a058:	00000932 	.word	0x00000932
 800a05c:	2000180c 	.word	0x2000180c
 800a060:	20000930 	.word	0x20000930
 800a064:	0802641c 	.word	0x0802641c
 800a068:	20000004 	.word	0x20000004
 800a06c:	0802642c 	.word	0x0802642c
 800a070:	20000924 	.word	0x20000924
 800a074:	08026438 	.word	0x08026438

0800a078 <cmd_run>:

static void cmd_run(void){
 800a078:	b580      	push	{r7, lr}
 800a07a:	af00      	add	r7, sp, #0
  compile_or_report();
 800a07c:	f7ff ffa4 	bl	8009fc8 <compile_or_report>
  if (!g_have_prog) return;
 800a080:	4b09      	ldr	r3, [pc, #36]	@ (800a0a8 <cmd_run+0x30>)
 800a082:	781b      	ldrb	r3, [r3, #0]
 800a084:	2201      	movs	r2, #1
 800a086:	4053      	eors	r3, r2
 800a088:	b2db      	uxtb	r3, r3
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d108      	bne.n	800a0a0 <cmd_run+0x28>
  vm_reset(&g_vm);
 800a08e:	4b07      	ldr	r3, [pc, #28]	@ (800a0ac <cmd_run+0x34>)
 800a090:	0018      	movs	r0, r3
 800a092:	f7fe fa05 	bl	80084a0 <vm_reset>
  mp_puts("RUN\r\n");
 800a096:	4b06      	ldr	r3, [pc, #24]	@ (800a0b0 <cmd_run+0x38>)
 800a098:	0018      	movs	r0, r3
 800a09a:	f7fb fb5c 	bl	8005756 <mp_puts>
 800a09e:	e000      	b.n	800a0a2 <cmd_run+0x2a>
  if (!g_have_prog) return;
 800a0a0:	46c0      	nop			@ (mov r8, r8)
}
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
 800a0a6:	46c0      	nop			@ (mov r8, r8)
 800a0a8:	20002290 	.word	0x20002290
 800a0ac:	20002140 	.word	0x20002140
 800a0b0:	0802643c 	.word	0x0802643c

0800a0b4 <cmd_stop>:

static void cmd_stop(void){
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	af00      	add	r7, sp, #0
  g_vm.stop_req=true;
 800a0b8:	4a05      	ldr	r2, [pc, #20]	@ (800a0d0 <cmd_stop+0x1c>)
 800a0ba:	2348      	movs	r3, #72	@ 0x48
 800a0bc:	33ff      	adds	r3, #255	@ 0xff
 800a0be:	2101      	movs	r1, #1
 800a0c0:	54d1      	strb	r1, [r2, r3]
  mp_puts("STOP\r\n");
 800a0c2:	4b04      	ldr	r3, [pc, #16]	@ (800a0d4 <cmd_stop+0x20>)
 800a0c4:	0018      	movs	r0, r3
 800a0c6:	f7fb fb46 	bl	8005756 <mp_puts>
}
 800a0ca:	46c0      	nop			@ (mov r8, r8)
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	20002140 	.word	0x20002140
 800a0d4:	08026444 	.word	0x08026444

0800a0d8 <handle_edit_line>:

static void handle_edit_line(const char *line){
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b086      	sub	sp, #24
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  /* In EDIT mode, END. finishes editing (so END can be used in code). */
  if (!mp_stricmp(line, "END.")){
 800a0e0:	4a38      	ldr	r2, [pc, #224]	@ (800a1c4 <handle_edit_line+0xec>)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	0011      	movs	r1, r2
 800a0e6:	0018      	movs	r0, r3
 800a0e8:	f7fb fb56 	bl	8005798 <mp_stricmp>
 800a0ec:	1e03      	subs	r3, r0, #0
 800a0ee:	d107      	bne.n	800a100 <handle_edit_line+0x28>
    g_edit=false;
 800a0f0:	4b35      	ldr	r3, [pc, #212]	@ (800a1c8 <handle_edit_line+0xf0>)
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	701a      	strb	r2, [r3, #0]
    mp_puts("EDIT OFF\r\n");
 800a0f6:	4b35      	ldr	r3, [pc, #212]	@ (800a1cc <handle_edit_line+0xf4>)
 800a0f8:	0018      	movs	r0, r3
 800a0fa:	f7fb fb2c 	bl	8005756 <mp_puts>
    return;
 800a0fe:	e05e      	b.n	800a1be <handle_edit_line+0xe6>
  }

  int line_no = g_next_line;
 800a100:	4b33      	ldr	r3, [pc, #204]	@ (800a1d0 <handle_edit_line+0xf8>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	617b      	str	r3, [r7, #20]
  const char *p = line;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	613b      	str	r3, [r7, #16]
  while (*p==' '||*p=='\t') p++;
 800a10a:	e002      	b.n	800a112 <handle_edit_line+0x3a>
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	3301      	adds	r3, #1
 800a110:	613b      	str	r3, [r7, #16]
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	2b20      	cmp	r3, #32
 800a118:	d0f8      	beq.n	800a10c <handle_edit_line+0x34>
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	2b09      	cmp	r3, #9
 800a120:	d0f4      	beq.n	800a10c <handle_edit_line+0x34>
  int ln=0;
 800a122:	2300      	movs	r3, #0
 800a124:	60fb      	str	r3, [r7, #12]
  const char *p_num = p;
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	60bb      	str	r3, [r7, #8]
  if (parse_int(&p_num,&ln)){
 800a12a:	230c      	movs	r3, #12
 800a12c:	18fa      	adds	r2, r7, r3
 800a12e:	2308      	movs	r3, #8
 800a130:	18fb      	adds	r3, r7, r3
 800a132:	0011      	movs	r1, r2
 800a134:	0018      	movs	r0, r3
 800a136:	f7fb fc6d 	bl	8005a14 <parse_int>
 800a13a:	1e03      	subs	r3, r0, #0
 800a13c:	d01a      	beq.n	800a174 <handle_edit_line+0x9c>
    if (*p_num==' '||*p_num=='\t'){
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	2b20      	cmp	r3, #32
 800a144:	d007      	beq.n	800a156 <handle_edit_line+0x7e>
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	2b09      	cmp	r3, #9
 800a14c:	d112      	bne.n	800a174 <handle_edit_line+0x9c>
      while (*p_num==' '||*p_num=='\t') p_num++;
 800a14e:	e002      	b.n	800a156 <handle_edit_line+0x7e>
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	3301      	adds	r3, #1
 800a154:	60bb      	str	r3, [r7, #8]
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	2b20      	cmp	r3, #32
 800a15c:	d0f8      	beq.n	800a150 <handle_edit_line+0x78>
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	2b09      	cmp	r3, #9
 800a164:	d0f4      	beq.n	800a150 <handle_edit_line+0x78>
      if (ln > 0){
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	dd03      	ble.n	800a174 <handle_edit_line+0x9c>
        line_no = ln;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	617b      	str	r3, [r7, #20]
        line = p_num;
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	607b      	str	r3, [r7, #4]
      }
    }
  }

  /* Store the line at the current (or provided) line number. */
  if (!ed_set(&g_ed, line_no, line)){
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	6979      	ldr	r1, [r7, #20]
 800a178:	4b16      	ldr	r3, [pc, #88]	@ (800a1d4 <handle_edit_line+0xfc>)
 800a17a:	0018      	movs	r0, r3
 800a17c:	f7fb feea 	bl	8005f54 <ed_set>
 800a180:	0003      	movs	r3, r0
 800a182:	001a      	movs	r2, r3
 800a184:	2301      	movs	r3, #1
 800a186:	4053      	eors	r3, r2
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d004      	beq.n	800a198 <handle_edit_line+0xc0>
    mp_puts("ERR: Line store failed");
 800a18e:	4b12      	ldr	r3, [pc, #72]	@ (800a1d8 <handle_edit_line+0x100>)
 800a190:	0018      	movs	r0, r3
 800a192:	f7fb fae0 	bl	8005756 <mp_puts>
    return;
 800a196:	e012      	b.n	800a1be <handle_edit_line+0xe6>
  }

  /* Move to next line number - no confirmation, just next prompt */
  if (line_no == g_next_line) g_next_line += g_step;
 800a198:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d0 <handle_edit_line+0xf8>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	697a      	ldr	r2, [r7, #20]
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d107      	bne.n	800a1b2 <handle_edit_line+0xda>
 800a1a2:	4b0b      	ldr	r3, [pc, #44]	@ (800a1d0 <handle_edit_line+0xf8>)
 800a1a4:	681a      	ldr	r2, [r3, #0]
 800a1a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a1dc <handle_edit_line+0x104>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	18d2      	adds	r2, r2, r3
 800a1ac:	4b08      	ldr	r3, [pc, #32]	@ (800a1d0 <handle_edit_line+0xf8>)
 800a1ae:	601a      	str	r2, [r3, #0]
 800a1b0:	e005      	b.n	800a1be <handle_edit_line+0xe6>
  else g_next_line = line_no + g_step;
 800a1b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a1dc <handle_edit_line+0x104>)
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	18d2      	adds	r2, r2, r3
 800a1ba:	4b05      	ldr	r3, [pc, #20]	@ (800a1d0 <handle_edit_line+0xf8>)
 800a1bc:	601a      	str	r2, [r3, #0]
}
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	b006      	add	sp, #24
 800a1c2:	bd80      	pop	{r7, pc}
 800a1c4:	0802644c 	.word	0x0802644c
 800a1c8:	20002294 	.word	0x20002294
 800a1cc:	08026454 	.word	0x08026454
 800a1d0:	2000000c 	.word	0x2000000c
 800a1d4:	20000930 	.word	0x20000930
 800a1d8:	08026460 	.word	0x08026460
 800a1dc:	20000010 	.word	0x20000010

0800a1e0 <parse_slot_opt>:

static bool parse_slot_opt(const char *args, uint8_t *slot_out){
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b084      	sub	sp, #16
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
  const char *p=args;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	60fb      	str	r3, [r7, #12]
  int s=0;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	60bb      	str	r3, [r7, #8]
  if (!parse_int(&p,&s)) return false;
 800a1f2:	2308      	movs	r3, #8
 800a1f4:	18fa      	adds	r2, r7, r3
 800a1f6:	230c      	movs	r3, #12
 800a1f8:	18fb      	adds	r3, r7, r3
 800a1fa:	0011      	movs	r1, r2
 800a1fc:	0018      	movs	r0, r3
 800a1fe:	f7fb fc09 	bl	8005a14 <parse_int>
 800a202:	0003      	movs	r3, r0
 800a204:	001a      	movs	r2, r3
 800a206:	2301      	movs	r3, #1
 800a208:	4053      	eors	r3, r2
 800a20a:	b2db      	uxtb	r3, r3
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d001      	beq.n	800a214 <parse_slot_opt+0x34>
 800a210:	2300      	movs	r3, #0
 800a212:	e00c      	b.n	800a22e <parse_slot_opt+0x4e>
  if (s<1 || s>(int)MP_FLASH_SLOT_COUNT) return false;
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	2b00      	cmp	r3, #0
 800a218:	dd02      	ble.n	800a220 <parse_slot_opt+0x40>
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	2b03      	cmp	r3, #3
 800a21e:	dd01      	ble.n	800a224 <parse_slot_opt+0x44>
 800a220:	2300      	movs	r3, #0
 800a222:	e004      	b.n	800a22e <parse_slot_opt+0x4e>
  *slot_out=(uint8_t)s;
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	b2da      	uxtb	r2, r3
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	701a      	strb	r2, [r3, #0]
  return true;
 800a22c:	2301      	movs	r3, #1
}
 800a22e:	0018      	movs	r0, r3
 800a230:	46bd      	mov	sp, r7
 800a232:	b004      	add	sp, #16
 800a234:	bd80      	pop	{r7, pc}
	...

0800a238 <handle_line>:





static void handle_line(char *line){
 800a238:	b5b0      	push	{r4, r5, r7, lr}
 800a23a:	b0a8      	sub	sp, #160	@ 0xa0
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  while (*line==' '||*line=='\t') line++;
 800a240:	e002      	b.n	800a248 <handle_line+0x10>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	3301      	adds	r3, #1
 800a246:	607b      	str	r3, [r7, #4]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	2b20      	cmp	r3, #32
 800a24e:	d0f8      	beq.n	800a242 <handle_line+0xa>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	2b09      	cmp	r3, #9
 800a256:	d0f4      	beq.n	800a242 <handle_line+0xa>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d108      	bne.n	800a272 <handle_line+0x3a>
 800a260:	4bb5      	ldr	r3, [pc, #724]	@ (800a538 <handle_line+0x300>)
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	2201      	movs	r2, #1
 800a266:	4053      	eors	r3, r2
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d001      	beq.n	800a272 <handle_line+0x3a>
 800a26e:	f000 fbff 	bl	800aa70 <handle_line+0x838>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d101      	bne.n	800a27e <handle_line+0x46>
 800a27a:	f000 fbfb 	bl	800aa74 <handle_line+0x83c>

  if (g_edit){
 800a27e:	4bae      	ldr	r3, [pc, #696]	@ (800a538 <handle_line+0x300>)
 800a280:	781b      	ldrb	r3, [r3, #0]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d005      	beq.n	800a292 <handle_line+0x5a>
    handle_edit_line(line);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	0018      	movs	r0, r3
 800a28a:	f7ff ff25 	bl	800a0d8 <handle_edit_line>
    return;
 800a28e:	f000 fbf8 	bl	800aa82 <handle_line+0x84a>
  }

  if (isdigit((unsigned char)line[0])){
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	1c5a      	adds	r2, r3, #1
 800a298:	4ba8      	ldr	r3, [pc, #672]	@ (800a53c <handle_line+0x304>)
 800a29a:	18d3      	adds	r3, r2, r3
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	001a      	movs	r2, r3
 800a2a0:	2304      	movs	r3, #4
 800a2a2:	4013      	ands	r3, r2
 800a2a4:	d038      	beq.n	800a318 <handle_line+0xe0>
    const char *p=line;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	67bb      	str	r3, [r7, #120]	@ 0x78
    int ln=0;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	677b      	str	r3, [r7, #116]	@ 0x74
    if (!parse_int(&p,&ln)){ mp_puts("Bad line\r\n"); return; }
 800a2ae:	2374      	movs	r3, #116	@ 0x74
 800a2b0:	18fa      	adds	r2, r7, r3
 800a2b2:	2378      	movs	r3, #120	@ 0x78
 800a2b4:	18fb      	adds	r3, r7, r3
 800a2b6:	0011      	movs	r1, r2
 800a2b8:	0018      	movs	r0, r3
 800a2ba:	f7fb fbab 	bl	8005a14 <parse_int>
 800a2be:	0003      	movs	r3, r0
 800a2c0:	001a      	movs	r2, r3
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	4053      	eors	r3, r2
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d008      	beq.n	800a2de <handle_line+0xa6>
 800a2cc:	4b9c      	ldr	r3, [pc, #624]	@ (800a540 <handle_line+0x308>)
 800a2ce:	0018      	movs	r0, r3
 800a2d0:	f7fb fa41 	bl	8005756 <mp_puts>
 800a2d4:	f000 fbd5 	bl	800aa82 <handle_line+0x84a>
    while (*p==' '||*p=='\t') p++;
 800a2d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2da:	3301      	adds	r3, #1
 800a2dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a2de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2e0:	781b      	ldrb	r3, [r3, #0]
 800a2e2:	2b20      	cmp	r3, #32
 800a2e4:	d0f8      	beq.n	800a2d8 <handle_line+0xa0>
 800a2e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2e8:	781b      	ldrb	r3, [r3, #0]
 800a2ea:	2b09      	cmp	r3, #9
 800a2ec:	d0f4      	beq.n	800a2d8 <handle_line+0xa0>
    if (!ed_set(&g_ed, ln, p)) mp_puts("Line store failed\r\n");
 800a2ee:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800a2f0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800a2f2:	4b94      	ldr	r3, [pc, #592]	@ (800a544 <handle_line+0x30c>)
 800a2f4:	0018      	movs	r0, r3
 800a2f6:	f7fb fe2d 	bl	8005f54 <ed_set>
 800a2fa:	0003      	movs	r3, r0
 800a2fc:	001a      	movs	r2, r3
 800a2fe:	2301      	movs	r3, #1
 800a300:	4053      	eors	r3, r2
 800a302:	b2db      	uxtb	r3, r3
 800a304:	2b00      	cmp	r3, #0
 800a306:	d101      	bne.n	800a30c <handle_line+0xd4>
 800a308:	f000 fbb6 	bl	800aa78 <handle_line+0x840>
 800a30c:	4b8e      	ldr	r3, [pc, #568]	@ (800a548 <handle_line+0x310>)
 800a30e:	0018      	movs	r0, r3
 800a310:	f7fb fa21 	bl	8005756 <mp_puts>
    return;
 800a314:	f000 fbb0 	bl	800aa78 <handle_line+0x840>
  }

  char cmd[16]={0};
 800a318:	237c      	movs	r3, #124	@ 0x7c
 800a31a:	18fb      	adds	r3, r7, r3
 800a31c:	0018      	movs	r0, r3
 800a31e:	2310      	movs	r3, #16
 800a320:	001a      	movs	r2, r3
 800a322:	2100      	movs	r1, #0
 800a324:	f016 fe0a 	bl	8020f3c <memset>
  int i=0;
 800a328:	2300      	movs	r3, #0
 800a32a:	229c      	movs	r2, #156	@ 0x9c
 800a32c:	18ba      	adds	r2, r7, r2
 800a32e:	6013      	str	r3, [r2, #0]
  while (line[i] && !isspace((unsigned char)line[i]) && i < (int)sizeof(cmd)-1){ cmd[i]=line[i]; i++; }
 800a330:	e011      	b.n	800a356 <handle_line+0x11e>
 800a332:	209c      	movs	r0, #156	@ 0x9c
 800a334:	183b      	adds	r3, r7, r0
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	687a      	ldr	r2, [r7, #4]
 800a33a:	18d3      	adds	r3, r2, r3
 800a33c:	7819      	ldrb	r1, [r3, #0]
 800a33e:	237c      	movs	r3, #124	@ 0x7c
 800a340:	18fa      	adds	r2, r7, r3
 800a342:	183b      	adds	r3, r7, r0
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	18d3      	adds	r3, r2, r3
 800a348:	1c0a      	adds	r2, r1, #0
 800a34a:	701a      	strb	r2, [r3, #0]
 800a34c:	183b      	adds	r3, r7, r0
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	3301      	adds	r3, #1
 800a352:	183a      	adds	r2, r7, r0
 800a354:	6013      	str	r3, [r2, #0]
 800a356:	219c      	movs	r1, #156	@ 0x9c
 800a358:	187b      	adds	r3, r7, r1
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	18d3      	adds	r3, r2, r3
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d010      	beq.n	800a388 <handle_line+0x150>
 800a366:	187b      	adds	r3, r7, r1
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	18d3      	adds	r3, r2, r3
 800a36e:	781b      	ldrb	r3, [r3, #0]
 800a370:	1c5a      	adds	r2, r3, #1
 800a372:	4b72      	ldr	r3, [pc, #456]	@ (800a53c <handle_line+0x304>)
 800a374:	18d3      	adds	r3, r2, r3
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	001a      	movs	r2, r3
 800a37a:	2308      	movs	r3, #8
 800a37c:	4013      	ands	r3, r2
 800a37e:	d103      	bne.n	800a388 <handle_line+0x150>
 800a380:	187b      	adds	r3, r7, r1
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	2b0e      	cmp	r3, #14
 800a386:	ddd4      	ble.n	800a332 <handle_line+0xfa>
  cmd[i]=0;
 800a388:	237c      	movs	r3, #124	@ 0x7c
 800a38a:	18fa      	adds	r2, r7, r3
 800a38c:	219c      	movs	r1, #156	@ 0x9c
 800a38e:	187b      	adds	r3, r7, r1
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	18d3      	adds	r3, r2, r3
 800a394:	2200      	movs	r2, #0
 800a396:	701a      	strb	r2, [r3, #0]
  char *args=line+i; while (*args==' '||*args=='\t') args++;
 800a398:	187b      	adds	r3, r7, r1
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	18d3      	adds	r3, r2, r3
 800a3a0:	2298      	movs	r2, #152	@ 0x98
 800a3a2:	18ba      	adds	r2, r7, r2
 800a3a4:	6013      	str	r3, [r2, #0]
 800a3a6:	e005      	b.n	800a3b4 <handle_line+0x17c>
 800a3a8:	2298      	movs	r2, #152	@ 0x98
 800a3aa:	18bb      	adds	r3, r7, r2
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	18ba      	adds	r2, r7, r2
 800a3b2:	6013      	str	r3, [r2, #0]
 800a3b4:	2298      	movs	r2, #152	@ 0x98
 800a3b6:	18bb      	adds	r3, r7, r2
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	781b      	ldrb	r3, [r3, #0]
 800a3bc:	2b20      	cmp	r3, #32
 800a3be:	d0f3      	beq.n	800a3a8 <handle_line+0x170>
 800a3c0:	18bb      	adds	r3, r7, r2
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	2b09      	cmp	r3, #9
 800a3c8:	d0ee      	beq.n	800a3a8 <handle_line+0x170>

  if (!mp_stricmp(cmd,"HELP")) { help(); return; }
 800a3ca:	4a60      	ldr	r2, [pc, #384]	@ (800a54c <handle_line+0x314>)
 800a3cc:	237c      	movs	r3, #124	@ 0x7c
 800a3ce:	18fb      	adds	r3, r7, r3
 800a3d0:	0011      	movs	r1, r2
 800a3d2:	0018      	movs	r0, r3
 800a3d4:	f7fb f9e0 	bl	8005798 <mp_stricmp>
 800a3d8:	1e03      	subs	r3, r0, #0
 800a3da:	d102      	bne.n	800a3e2 <handle_line+0x1aa>
 800a3dc:	f7ff fc3c 	bl	8009c58 <help>
 800a3e0:	e34f      	b.n	800aa82 <handle_line+0x84a>
  if (!mp_stricmp(cmd,"NEW"))  { ed_init(&g_ed); mp_puts("OK\r\n"); return; }
 800a3e2:	4a5b      	ldr	r2, [pc, #364]	@ (800a550 <handle_line+0x318>)
 800a3e4:	237c      	movs	r3, #124	@ 0x7c
 800a3e6:	18fb      	adds	r3, r7, r3
 800a3e8:	0011      	movs	r1, r2
 800a3ea:	0018      	movs	r0, r3
 800a3ec:	f7fb f9d4 	bl	8005798 <mp_stricmp>
 800a3f0:	1e03      	subs	r3, r0, #0
 800a3f2:	d108      	bne.n	800a406 <handle_line+0x1ce>
 800a3f4:	4b53      	ldr	r3, [pc, #332]	@ (800a544 <handle_line+0x30c>)
 800a3f6:	0018      	movs	r0, r3
 800a3f8:	f7fb fd0e 	bl	8005e18 <ed_init>
 800a3fc:	4b55      	ldr	r3, [pc, #340]	@ (800a554 <handle_line+0x31c>)
 800a3fe:	0018      	movs	r0, r3
 800a400:	f7fb f9a9 	bl	8005756 <mp_puts>
 800a404:	e33d      	b.n	800aa82 <handle_line+0x84a>
  if (!mp_stricmp(cmd,"LIST")) { ed_list(&g_ed); return; }
 800a406:	4a54      	ldr	r2, [pc, #336]	@ (800a558 <handle_line+0x320>)
 800a408:	237c      	movs	r3, #124	@ 0x7c
 800a40a:	18fb      	adds	r3, r7, r3
 800a40c:	0011      	movs	r1, r2
 800a40e:	0018      	movs	r0, r3
 800a410:	f7fb f9c2 	bl	8005798 <mp_stricmp>
 800a414:	1e03      	subs	r3, r0, #0
 800a416:	d104      	bne.n	800a422 <handle_line+0x1ea>
 800a418:	4b4a      	ldr	r3, [pc, #296]	@ (800a544 <handle_line+0x30c>)
 800a41a:	0018      	movs	r0, r3
 800a41c:	f7fb fe28 	bl	8006070 <ed_list>
 800a420:	e32f      	b.n	800aa82 <handle_line+0x84a>
  if (!mp_stricmp(cmd,"DEL"))  { int ln=0; const char *p=args; if(parse_int(&p,&ln) && ed_delete(&g_ed,ln)) mp_puts("OK\r\n"); else mp_puts("Not found\r\n"); return; }
 800a422:	4a4e      	ldr	r2, [pc, #312]	@ (800a55c <handle_line+0x324>)
 800a424:	237c      	movs	r3, #124	@ 0x7c
 800a426:	18fb      	adds	r3, r7, r3
 800a428:	0011      	movs	r1, r2
 800a42a:	0018      	movs	r0, r3
 800a42c:	f7fb f9b4 	bl	8005798 <mp_stricmp>
 800a430:	1e03      	subs	r3, r0, #0
 800a432:	d121      	bne.n	800a478 <handle_line+0x240>
 800a434:	2300      	movs	r3, #0
 800a436:	673b      	str	r3, [r7, #112]	@ 0x70
 800a438:	2398      	movs	r3, #152	@ 0x98
 800a43a:	18fb      	adds	r3, r7, r3
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a440:	2370      	movs	r3, #112	@ 0x70
 800a442:	18fa      	adds	r2, r7, r3
 800a444:	236c      	movs	r3, #108	@ 0x6c
 800a446:	18fb      	adds	r3, r7, r3
 800a448:	0011      	movs	r1, r2
 800a44a:	0018      	movs	r0, r3
 800a44c:	f7fb fae2 	bl	8005a14 <parse_int>
 800a450:	1e03      	subs	r3, r0, #0
 800a452:	d00c      	beq.n	800a46e <handle_line+0x236>
 800a454:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a456:	4b3b      	ldr	r3, [pc, #236]	@ (800a544 <handle_line+0x30c>)
 800a458:	0011      	movs	r1, r2
 800a45a:	0018      	movs	r0, r3
 800a45c:	f7fb fd3c 	bl	8005ed8 <ed_delete>
 800a460:	1e03      	subs	r3, r0, #0
 800a462:	d004      	beq.n	800a46e <handle_line+0x236>
 800a464:	4b3b      	ldr	r3, [pc, #236]	@ (800a554 <handle_line+0x31c>)
 800a466:	0018      	movs	r0, r3
 800a468:	f7fb f975 	bl	8005756 <mp_puts>
 800a46c:	e309      	b.n	800aa82 <handle_line+0x84a>
 800a46e:	4b3c      	ldr	r3, [pc, #240]	@ (800a560 <handle_line+0x328>)
 800a470:	0018      	movs	r0, r3
 800a472:	f7fb f970 	bl	8005756 <mp_puts>
 800a476:	e304      	b.n	800aa82 <handle_line+0x84a>
  if (!mp_stricmp(cmd,"RUN"))  { cmd_run(); return; }
 800a478:	4a3a      	ldr	r2, [pc, #232]	@ (800a564 <handle_line+0x32c>)
 800a47a:	237c      	movs	r3, #124	@ 0x7c
 800a47c:	18fb      	adds	r3, r7, r3
 800a47e:	0011      	movs	r1, r2
 800a480:	0018      	movs	r0, r3
 800a482:	f7fb f989 	bl	8005798 <mp_stricmp>
 800a486:	1e03      	subs	r3, r0, #0
 800a488:	d102      	bne.n	800a490 <handle_line+0x258>
 800a48a:	f7ff fdf5 	bl	800a078 <cmd_run>
 800a48e:	e2f8      	b.n	800aa82 <handle_line+0x84a>
  if (!mp_stricmp(cmd,"STOP")) { cmd_stop(); return; }
 800a490:	4a35      	ldr	r2, [pc, #212]	@ (800a568 <handle_line+0x330>)
 800a492:	237c      	movs	r3, #124	@ 0x7c
 800a494:	18fb      	adds	r3, r7, r3
 800a496:	0011      	movs	r1, r2
 800a498:	0018      	movs	r0, r3
 800a49a:	f7fb f97d 	bl	8005798 <mp_stricmp>
 800a49e:	1e03      	subs	r3, r0, #0
 800a4a0:	d102      	bne.n	800a4a8 <handle_line+0x270>
 800a4a2:	f7ff fe07 	bl	800a0b4 <cmd_stop>
 800a4a6:	e2ec      	b.n	800aa82 <handle_line+0x84a>
  if (!mp_stricmp(cmd,"EXIT")) { g_exit_pending=true; return; }
 800a4a8:	4a30      	ldr	r2, [pc, #192]	@ (800a56c <handle_line+0x334>)
 800a4aa:	237c      	movs	r3, #124	@ 0x7c
 800a4ac:	18fb      	adds	r3, r7, r3
 800a4ae:	0011      	movs	r1, r2
 800a4b0:	0018      	movs	r0, r3
 800a4b2:	f7fb f971 	bl	8005798 <mp_stricmp>
 800a4b6:	1e03      	subs	r3, r0, #0
 800a4b8:	d103      	bne.n	800a4c2 <handle_line+0x28a>
 800a4ba:	4b2d      	ldr	r3, [pc, #180]	@ (800a570 <handle_line+0x338>)
 800a4bc:	2201      	movs	r2, #1
 800a4be:	701a      	strb	r2, [r3, #0]
 800a4c0:	e2df      	b.n	800aa82 <handle_line+0x84a>

  if (!mp_stricmp(cmd,"SLOT")) {
 800a4c2:	4a2c      	ldr	r2, [pc, #176]	@ (800a574 <handle_line+0x33c>)
 800a4c4:	237c      	movs	r3, #124	@ 0x7c
 800a4c6:	18fb      	adds	r3, r7, r3
 800a4c8:	0011      	movs	r1, r2
 800a4ca:	0018      	movs	r0, r3
 800a4cc:	f7fb f964 	bl	8005798 <mp_stricmp>
 800a4d0:	1e03      	subs	r3, r0, #0
 800a4d2:	d155      	bne.n	800a580 <handle_line+0x348>
    uint8_t s=g_slot;
 800a4d4:	4b28      	ldr	r3, [pc, #160]	@ (800a578 <handle_line+0x340>)
 800a4d6:	781a      	ldrb	r2, [r3, #0]
 800a4d8:	246b      	movs	r4, #107	@ 0x6b
 800a4da:	193b      	adds	r3, r7, r4
 800a4dc:	701a      	strb	r2, [r3, #0]
    if (*args && parse_slot_opt(args,&s)) { g_slot=s; mp_puts("OK\r\n"); }
 800a4de:	2198      	movs	r1, #152	@ 0x98
 800a4e0:	187b      	adds	r3, r7, r1
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d011      	beq.n	800a50e <handle_line+0x2d6>
 800a4ea:	193a      	adds	r2, r7, r4
 800a4ec:	187b      	adds	r3, r7, r1
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	0011      	movs	r1, r2
 800a4f2:	0018      	movs	r0, r3
 800a4f4:	f7ff fe74 	bl	800a1e0 <parse_slot_opt>
 800a4f8:	1e03      	subs	r3, r0, #0
 800a4fa:	d008      	beq.n	800a50e <handle_line+0x2d6>
 800a4fc:	193b      	adds	r3, r7, r4
 800a4fe:	781a      	ldrb	r2, [r3, #0]
 800a500:	4b1d      	ldr	r3, [pc, #116]	@ (800a578 <handle_line+0x340>)
 800a502:	701a      	strb	r2, [r3, #0]
 800a504:	4b13      	ldr	r3, [pc, #76]	@ (800a554 <handle_line+0x31c>)
 800a506:	0018      	movs	r0, r3
 800a508:	f7fb f925 	bl	8005756 <mp_puts>
 800a50c:	e2b9      	b.n	800aa82 <handle_line+0x84a>
    else { char b[16]; mp_puts("SLOT "); mp_itoa(g_slot,b); mp_puts(b); mp_putcrlf(); }
 800a50e:	4b1b      	ldr	r3, [pc, #108]	@ (800a57c <handle_line+0x344>)
 800a510:	0018      	movs	r0, r3
 800a512:	f7fb f920 	bl	8005756 <mp_puts>
 800a516:	4b18      	ldr	r3, [pc, #96]	@ (800a578 <handle_line+0x340>)
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	001a      	movs	r2, r3
 800a51c:	2458      	movs	r4, #88	@ 0x58
 800a51e:	193b      	adds	r3, r7, r4
 800a520:	0019      	movs	r1, r3
 800a522:	0010      	movs	r0, r2
 800a524:	f7fb f998 	bl	8005858 <mp_itoa>
 800a528:	193b      	adds	r3, r7, r4
 800a52a:	0018      	movs	r0, r3
 800a52c:	f7fb f913 	bl	8005756 <mp_puts>
 800a530:	f7fb f926 	bl	8005780 <mp_putcrlf>
 800a534:	e2a5      	b.n	800aa82 <handle_line+0x84a>
 800a536:	46c0      	nop			@ (mov r8, r8)
 800a538:	20002294 	.word	0x20002294
 800a53c:	08026ffc 	.word	0x08026ffc
 800a540:	08026478 	.word	0x08026478
 800a544:	20000930 	.word	0x20000930
 800a548:	08026484 	.word	0x08026484
 800a54c:	08026498 	.word	0x08026498
 800a550:	080264a0 	.word	0x080264a0
 800a554:	080264a4 	.word	0x080264a4
 800a558:	080264ac 	.word	0x080264ac
 800a55c:	080264b4 	.word	0x080264b4
 800a560:	080264b8 	.word	0x080264b8
 800a564:	080264c4 	.word	0x080264c4
 800a568:	080264c8 	.word	0x080264c8
 800a56c:	080264d0 	.word	0x080264d0
 800a570:	20002293 	.word	0x20002293
 800a574:	080264d8 	.word	0x080264d8
 800a578:	20000008 	.word	0x20000008
 800a57c:	080264e0 	.word	0x080264e0
    return;
  }
  if (!mp_stricmp(cmd,"SAVE") || !mp_stricmp(cmd,"FLASH")) {
 800a580:	4ad0      	ldr	r2, [pc, #832]	@ (800a8c4 <handle_line+0x68c>)
 800a582:	247c      	movs	r4, #124	@ 0x7c
 800a584:	193b      	adds	r3, r7, r4
 800a586:	0011      	movs	r1, r2
 800a588:	0018      	movs	r0, r3
 800a58a:	f7fb f905 	bl	8005798 <mp_stricmp>
 800a58e:	1e03      	subs	r3, r0, #0
 800a590:	d008      	beq.n	800a5a4 <handle_line+0x36c>
 800a592:	4acd      	ldr	r2, [pc, #820]	@ (800a8c8 <handle_line+0x690>)
 800a594:	193b      	adds	r3, r7, r4
 800a596:	0011      	movs	r1, r2
 800a598:	0018      	movs	r0, r3
 800a59a:	f7fb f8fd 	bl	8005798 <mp_stricmp>
 800a59e:	1e03      	subs	r3, r0, #0
 800a5a0:	d000      	beq.n	800a5a4 <handle_line+0x36c>
 800a5a2:	e09a      	b.n	800a6da <handle_line+0x4a2>
         3) save the program text into the slot
       SAVE <slot> START:
         does the same AND:
         4) starts RUN immediately
    */
    uint8_t s = g_slot;
 800a5a4:	4bc9      	ldr	r3, [pc, #804]	@ (800a8cc <handle_line+0x694>)
 800a5a6:	781a      	ldrb	r2, [r3, #0]
 800a5a8:	2057      	movs	r0, #87	@ 0x57
 800a5aa:	183b      	adds	r3, r7, r0
 800a5ac:	701a      	strb	r2, [r3, #0]
    bool want_autorun = false;
 800a5ae:	2397      	movs	r3, #151	@ 0x97
 800a5b0:	18fb      	adds	r3, r7, r3
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	701a      	strb	r2, [r3, #0]

    if (*args){
 800a5b6:	2198      	movs	r1, #152	@ 0x98
 800a5b8:	187b      	adds	r3, r7, r1
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	781b      	ldrb	r3, [r3, #0]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d026      	beq.n	800a610 <handle_line+0x3d8>
      /* First optional number = slot */
      (void)parse_slot_opt(args, &s);
 800a5c2:	183a      	adds	r2, r7, r0
 800a5c4:	000c      	movs	r4, r1
 800a5c6:	193b      	adds	r3, r7, r4
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	0011      	movs	r1, r2
 800a5cc:	0018      	movs	r0, r3
 800a5ce:	f7ff fe07 	bl	800a1e0 <parse_slot_opt>

      /* Look for keyword START anywhere after the slot number */
      if (strstr(args, "START") || strstr(args, "start") || strstr(args, "Start")){
 800a5d2:	4abf      	ldr	r2, [pc, #764]	@ (800a8d0 <handle_line+0x698>)
 800a5d4:	193b      	adds	r3, r7, r4
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	0011      	movs	r1, r2
 800a5da:	0018      	movs	r0, r3
 800a5dc:	f016 fce6 	bl	8020fac <strstr>
 800a5e0:	1e03      	subs	r3, r0, #0
 800a5e2:	d111      	bne.n	800a608 <handle_line+0x3d0>
 800a5e4:	4abb      	ldr	r2, [pc, #748]	@ (800a8d4 <handle_line+0x69c>)
 800a5e6:	193b      	adds	r3, r7, r4
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	0011      	movs	r1, r2
 800a5ec:	0018      	movs	r0, r3
 800a5ee:	f016 fcdd 	bl	8020fac <strstr>
 800a5f2:	1e03      	subs	r3, r0, #0
 800a5f4:	d108      	bne.n	800a608 <handle_line+0x3d0>
 800a5f6:	4ab8      	ldr	r2, [pc, #736]	@ (800a8d8 <handle_line+0x6a0>)
 800a5f8:	193b      	adds	r3, r7, r4
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	0011      	movs	r1, r2
 800a5fe:	0018      	movs	r0, r3
 800a600:	f016 fcd4 	bl	8020fac <strstr>
 800a604:	1e03      	subs	r3, r0, #0
 800a606:	d003      	beq.n	800a610 <handle_line+0x3d8>
        want_autorun = true;
 800a608:	2397      	movs	r3, #151	@ 0x97
 800a60a:	18fb      	adds	r3, r7, r3
 800a60c:	2201      	movs	r2, #1
 800a60e:	701a      	strb	r2, [r3, #0]
      }
    }

    /* compile first; if compile fails, do not touch flash */
    compile_or_report();
 800a610:	f7ff fcda 	bl	8009fc8 <compile_or_report>
    if (!g_have_prog) return;
 800a614:	4bb1      	ldr	r3, [pc, #708]	@ (800a8dc <handle_line+0x6a4>)
 800a616:	781b      	ldrb	r3, [r3, #0]
 800a618:	2201      	movs	r2, #1
 800a61a:	4053      	eors	r3, r2
 800a61c:	b2db      	uxtb	r3, r3
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d000      	beq.n	800a624 <handle_line+0x3ec>
 800a622:	e22b      	b.n	800aa7c <handle_line+0x844>

    /* Save autorun flag only into the saved slot */
    bool old_ar = g_autorun;
 800a624:	238d      	movs	r3, #141	@ 0x8d
 800a626:	18fb      	adds	r3, r7, r3
 800a628:	4aad      	ldr	r2, [pc, #692]	@ (800a8e0 <handle_line+0x6a8>)
 800a62a:	7812      	ldrb	r2, [r2, #0]
 800a62c:	701a      	strb	r2, [r3, #0]
    g_autorun = want_autorun;
 800a62e:	4bac      	ldr	r3, [pc, #688]	@ (800a8e0 <handle_line+0x6a8>)
 800a630:	2497      	movs	r4, #151	@ 0x97
 800a632:	193a      	adds	r2, r7, r4
 800a634:	7812      	ldrb	r2, [r2, #0]
 800a636:	701a      	strb	r2, [r3, #0]

    if (storage_save_slot(s, &g_ed, g_autorun)){
 800a638:	2557      	movs	r5, #87	@ 0x57
 800a63a:	197b      	adds	r3, r7, r5
 800a63c:	7818      	ldrb	r0, [r3, #0]
 800a63e:	4ba8      	ldr	r3, [pc, #672]	@ (800a8e0 <handle_line+0x6a8>)
 800a640:	781a      	ldrb	r2, [r3, #0]
 800a642:	4ba8      	ldr	r3, [pc, #672]	@ (800a8e4 <handle_line+0x6ac>)
 800a644:	0019      	movs	r1, r3
 800a646:	f7fe ffb5 	bl	80095b4 <storage_save_slot>
 800a64a:	1e03      	subs	r3, r0, #0
 800a64c:	d018      	beq.n	800a680 <handle_line+0x448>
      g_slot = s;
 800a64e:	197b      	adds	r3, r7, r5
 800a650:	781a      	ldrb	r2, [r3, #0]
 800a652:	4b9e      	ldr	r3, [pc, #632]	@ (800a8cc <handle_line+0x694>)
 800a654:	701a      	strb	r2, [r3, #0]
      mp_puts("SAVED\r\n");
 800a656:	4ba4      	ldr	r3, [pc, #656]	@ (800a8e8 <handle_line+0x6b0>)
 800a658:	0018      	movs	r0, r3
 800a65a:	f7fb f87c 	bl	8005756 <mp_puts>

      if (want_autorun){
 800a65e:	193b      	adds	r3, r7, r4
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d100      	bne.n	800a668 <handle_line+0x430>
 800a666:	e20b      	b.n	800aa80 <handle_line+0x848>
        /* Run immediately (VM reset), without re-compiling again */
        vm_reset(&g_vm);
 800a668:	4ba0      	ldr	r3, [pc, #640]	@ (800a8ec <handle_line+0x6b4>)
 800a66a:	0018      	movs	r0, r3
 800a66c:	f7fd ff18 	bl	80084a0 <vm_reset>
        mp_puts("RUN\r\n");
 800a670:	4b9f      	ldr	r3, [pc, #636]	@ (800a8f0 <handle_line+0x6b8>)
 800a672:	0018      	movs	r0, r3
 800a674:	f7fb f86f 	bl	8005756 <mp_puts>
        g_session_active=false; /* drop back to caller */
 800a678:	4b9e      	ldr	r3, [pc, #632]	@ (800a8f4 <handle_line+0x6bc>)
 800a67a:	2200      	movs	r2, #0
 800a67c:	701a      	strb	r2, [r3, #0]
        }
      }
      mp_putcrlf();
      g_autorun = old_ar;
    }
    return;
 800a67e:	e1ff      	b.n	800aa80 <handle_line+0x848>
      mp_puts("SAVE FAIL");
 800a680:	4b9d      	ldr	r3, [pc, #628]	@ (800a8f8 <handle_line+0x6c0>)
 800a682:	0018      	movs	r0, r3
 800a684:	f7fb f867 	bl	8005756 <mp_puts>
      if (g_flash_err){
 800a688:	4b9c      	ldr	r3, [pc, #624]	@ (800a8fc <handle_line+0x6c4>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d01c      	beq.n	800a6ca <handle_line+0x492>
        mp_puts(": ");
 800a690:	4b9b      	ldr	r3, [pc, #620]	@ (800a900 <handle_line+0x6c8>)
 800a692:	0018      	movs	r0, r3
 800a694:	f7fb f85f 	bl	8005756 <mp_puts>
        mp_puts(g_flash_err);
 800a698:	4b98      	ldr	r3, [pc, #608]	@ (800a8fc <handle_line+0x6c4>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	0018      	movs	r0, r3
 800a69e:	f7fb f85a 	bl	8005756 <mp_puts>
        if (g_flash_hal_err){
 800a6a2:	4b98      	ldr	r3, [pc, #608]	@ (800a904 <handle_line+0x6cc>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d00f      	beq.n	800a6ca <handle_line+0x492>
          mp_puts(" err=0x");
 800a6aa:	4b97      	ldr	r3, [pc, #604]	@ (800a908 <handle_line+0x6d0>)
 800a6ac:	0018      	movs	r0, r3
 800a6ae:	f7fb f852 	bl	8005756 <mp_puts>
          mp_utoa_hex(g_flash_hal_err, b);
 800a6b2:	4b94      	ldr	r3, [pc, #592]	@ (800a904 <handle_line+0x6cc>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2448      	movs	r4, #72	@ 0x48
 800a6b8:	193a      	adds	r2, r7, r4
 800a6ba:	0011      	movs	r1, r2
 800a6bc:	0018      	movs	r0, r3
 800a6be:	f7fb f963 	bl	8005988 <mp_utoa_hex>
          mp_puts(b);
 800a6c2:	193b      	adds	r3, r7, r4
 800a6c4:	0018      	movs	r0, r3
 800a6c6:	f7fb f846 	bl	8005756 <mp_puts>
      mp_putcrlf();
 800a6ca:	f7fb f859 	bl	8005780 <mp_putcrlf>
      g_autorun = old_ar;
 800a6ce:	4b84      	ldr	r3, [pc, #528]	@ (800a8e0 <handle_line+0x6a8>)
 800a6d0:	228d      	movs	r2, #141	@ 0x8d
 800a6d2:	18ba      	adds	r2, r7, r2
 800a6d4:	7812      	ldrb	r2, [r2, #0]
 800a6d6:	701a      	strb	r2, [r3, #0]
    return;
 800a6d8:	e1d2      	b.n	800aa80 <handle_line+0x848>
  }
  if (!mp_stricmp(cmd,"LOAD")) {
 800a6da:	4a8c      	ldr	r2, [pc, #560]	@ (800a90c <handle_line+0x6d4>)
 800a6dc:	237c      	movs	r3, #124	@ 0x7c
 800a6de:	18fb      	adds	r3, r7, r3
 800a6e0:	0011      	movs	r1, r2
 800a6e2:	0018      	movs	r0, r3
 800a6e4:	f7fb f858 	bl	8005798 <mp_stricmp>
 800a6e8:	1e03      	subs	r3, r0, #0
 800a6ea:	d132      	bne.n	800a752 <handle_line+0x51a>
    uint8_t s=g_slot;
 800a6ec:	4b77      	ldr	r3, [pc, #476]	@ (800a8cc <handle_line+0x694>)
 800a6ee:	781a      	ldrb	r2, [r3, #0]
 800a6f0:	2147      	movs	r1, #71	@ 0x47
 800a6f2:	187b      	adds	r3, r7, r1
 800a6f4:	701a      	strb	r2, [r3, #0]
    if (*args) (void)parse_slot_opt(args,&s);
 800a6f6:	2098      	movs	r0, #152	@ 0x98
 800a6f8:	183b      	adds	r3, r7, r0
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	781b      	ldrb	r3, [r3, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d006      	beq.n	800a710 <handle_line+0x4d8>
 800a702:	187a      	adds	r2, r7, r1
 800a704:	183b      	adds	r3, r7, r0
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	0011      	movs	r1, r2
 800a70a:	0018      	movs	r0, r3
 800a70c:	f7ff fd68 	bl	800a1e0 <parse_slot_opt>
    bool ar=false;
 800a710:	2146      	movs	r1, #70	@ 0x46
 800a712:	187b      	adds	r3, r7, r1
 800a714:	2200      	movs	r2, #0
 800a716:	701a      	strb	r2, [r3, #0]
    if (storage_load_slot(s, &g_ed, &ar)){ g_autorun=ar; g_slot=s; mp_puts("LOADED\r\n"); } else mp_puts("LOAD FAIL\r\n");
 800a718:	2547      	movs	r5, #71	@ 0x47
 800a71a:	197b      	adds	r3, r7, r5
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	000c      	movs	r4, r1
 800a720:	187a      	adds	r2, r7, r1
 800a722:	4970      	ldr	r1, [pc, #448]	@ (800a8e4 <handle_line+0x6ac>)
 800a724:	0018      	movs	r0, r3
 800a726:	f7ff f929 	bl	800997c <storage_load_slot>
 800a72a:	1e03      	subs	r3, r0, #0
 800a72c:	d00c      	beq.n	800a748 <handle_line+0x510>
 800a72e:	193b      	adds	r3, r7, r4
 800a730:	781a      	ldrb	r2, [r3, #0]
 800a732:	4b6b      	ldr	r3, [pc, #428]	@ (800a8e0 <handle_line+0x6a8>)
 800a734:	701a      	strb	r2, [r3, #0]
 800a736:	197b      	adds	r3, r7, r5
 800a738:	781a      	ldrb	r2, [r3, #0]
 800a73a:	4b64      	ldr	r3, [pc, #400]	@ (800a8cc <handle_line+0x694>)
 800a73c:	701a      	strb	r2, [r3, #0]
 800a73e:	4b74      	ldr	r3, [pc, #464]	@ (800a910 <handle_line+0x6d8>)
 800a740:	0018      	movs	r0, r3
 800a742:	f7fb f808 	bl	8005756 <mp_puts>
 800a746:	e19c      	b.n	800aa82 <handle_line+0x84a>
 800a748:	4b72      	ldr	r3, [pc, #456]	@ (800a914 <handle_line+0x6dc>)
 800a74a:	0018      	movs	r0, r3
 800a74c:	f7fb f803 	bl	8005756 <mp_puts>
 800a750:	e197      	b.n	800aa82 <handle_line+0x84a>
    return;
  }
  if (!mp_stricmp(cmd,"ERASE")) {
 800a752:	4a71      	ldr	r2, [pc, #452]	@ (800a918 <handle_line+0x6e0>)
 800a754:	237c      	movs	r3, #124	@ 0x7c
 800a756:	18fb      	adds	r3, r7, r3
 800a758:	0011      	movs	r1, r2
 800a75a:	0018      	movs	r0, r3
 800a75c:	f7fb f81c 	bl	8005798 <mp_stricmp>
 800a760:	1e03      	subs	r3, r0, #0
 800a762:	d127      	bne.n	800a7b4 <handle_line+0x57c>
    uint8_t s=g_slot;
 800a764:	4b59      	ldr	r3, [pc, #356]	@ (800a8cc <handle_line+0x694>)
 800a766:	781a      	ldrb	r2, [r3, #0]
 800a768:	2145      	movs	r1, #69	@ 0x45
 800a76a:	187b      	adds	r3, r7, r1
 800a76c:	701a      	strb	r2, [r3, #0]
    if (*args) (void)parse_slot_opt(args,&s);
 800a76e:	2098      	movs	r0, #152	@ 0x98
 800a770:	183b      	adds	r3, r7, r0
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	781b      	ldrb	r3, [r3, #0]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d006      	beq.n	800a788 <handle_line+0x550>
 800a77a:	187a      	adds	r2, r7, r1
 800a77c:	183b      	adds	r3, r7, r0
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	0011      	movs	r1, r2
 800a782:	0018      	movs	r0, r3
 800a784:	f7ff fd2c 	bl	800a1e0 <parse_slot_opt>
    if (storage_erase_slot(s)){ g_slot=s; mp_puts("ERASED\r\n"); } else mp_puts("ERASE FAIL\r\n");
 800a788:	2445      	movs	r4, #69	@ 0x45
 800a78a:	193b      	adds	r3, r7, r4
 800a78c:	781b      	ldrb	r3, [r3, #0]
 800a78e:	0018      	movs	r0, r3
 800a790:	f7fe feae 	bl	80094f0 <storage_erase_slot>
 800a794:	1e03      	subs	r3, r0, #0
 800a796:	d008      	beq.n	800a7aa <handle_line+0x572>
 800a798:	193b      	adds	r3, r7, r4
 800a79a:	781a      	ldrb	r2, [r3, #0]
 800a79c:	4b4b      	ldr	r3, [pc, #300]	@ (800a8cc <handle_line+0x694>)
 800a79e:	701a      	strb	r2, [r3, #0]
 800a7a0:	4b5e      	ldr	r3, [pc, #376]	@ (800a91c <handle_line+0x6e4>)
 800a7a2:	0018      	movs	r0, r3
 800a7a4:	f7fa ffd7 	bl	8005756 <mp_puts>
 800a7a8:	e16b      	b.n	800aa82 <handle_line+0x84a>
 800a7aa:	4b5d      	ldr	r3, [pc, #372]	@ (800a920 <handle_line+0x6e8>)
 800a7ac:	0018      	movs	r0, r3
 800a7ae:	f7fa ffd2 	bl	8005756 <mp_puts>
 800a7b2:	e166      	b.n	800aa82 <handle_line+0x84a>
    return;
  }
  if (!mp_stricmp(cmd,"AUTORUN")) {
 800a7b4:	4a5b      	ldr	r2, [pc, #364]	@ (800a924 <handle_line+0x6ec>)
 800a7b6:	237c      	movs	r3, #124	@ 0x7c
 800a7b8:	18fb      	adds	r3, r7, r3
 800a7ba:	0011      	movs	r1, r2
 800a7bc:	0018      	movs	r0, r3
 800a7be:	f7fa ffeb 	bl	8005798 <mp_stricmp>
 800a7c2:	1e03      	subs	r3, r0, #0
 800a7c4:	d128      	bne.n	800a818 <handle_line+0x5e0>
    /* Optional global flag for boot autorun. */
    if (!mp_stricmp(args,"ON")) { g_autorun=true; mp_puts("OK\r\n"); }
 800a7c6:	4a58      	ldr	r2, [pc, #352]	@ (800a928 <handle_line+0x6f0>)
 800a7c8:	2398      	movs	r3, #152	@ 0x98
 800a7ca:	18fb      	adds	r3, r7, r3
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	0011      	movs	r1, r2
 800a7d0:	0018      	movs	r0, r3
 800a7d2:	f7fa ffe1 	bl	8005798 <mp_stricmp>
 800a7d6:	1e03      	subs	r3, r0, #0
 800a7d8:	d107      	bne.n	800a7ea <handle_line+0x5b2>
 800a7da:	4b41      	ldr	r3, [pc, #260]	@ (800a8e0 <handle_line+0x6a8>)
 800a7dc:	2201      	movs	r2, #1
 800a7de:	701a      	strb	r2, [r3, #0]
 800a7e0:	4b52      	ldr	r3, [pc, #328]	@ (800a92c <handle_line+0x6f4>)
 800a7e2:	0018      	movs	r0, r3
 800a7e4:	f7fa ffb7 	bl	8005756 <mp_puts>
    else if (!mp_stricmp(args,"OFF")) { g_autorun=false; mp_puts("OK\r\n"); }
    else mp_puts("Use: AUTORUN ON|OFF\r\n");
    return;
 800a7e8:	e14b      	b.n	800aa82 <handle_line+0x84a>
    else if (!mp_stricmp(args,"OFF")) { g_autorun=false; mp_puts("OK\r\n"); }
 800a7ea:	4a51      	ldr	r2, [pc, #324]	@ (800a930 <handle_line+0x6f8>)
 800a7ec:	2398      	movs	r3, #152	@ 0x98
 800a7ee:	18fb      	adds	r3, r7, r3
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	0011      	movs	r1, r2
 800a7f4:	0018      	movs	r0, r3
 800a7f6:	f7fa ffcf 	bl	8005798 <mp_stricmp>
 800a7fa:	1e03      	subs	r3, r0, #0
 800a7fc:	d107      	bne.n	800a80e <handle_line+0x5d6>
 800a7fe:	4b38      	ldr	r3, [pc, #224]	@ (800a8e0 <handle_line+0x6a8>)
 800a800:	2200      	movs	r2, #0
 800a802:	701a      	strb	r2, [r3, #0]
 800a804:	4b49      	ldr	r3, [pc, #292]	@ (800a92c <handle_line+0x6f4>)
 800a806:	0018      	movs	r0, r3
 800a808:	f7fa ffa5 	bl	8005756 <mp_puts>
    return;
 800a80c:	e139      	b.n	800aa82 <handle_line+0x84a>
    else mp_puts("Use: AUTORUN ON|OFF\r\n");
 800a80e:	4b49      	ldr	r3, [pc, #292]	@ (800a934 <handle_line+0x6fc>)
 800a810:	0018      	movs	r0, r3
 800a812:	f7fa ffa0 	bl	8005756 <mp_puts>
    return;
 800a816:	e134      	b.n	800aa82 <handle_line+0x84a>
  }
  if (!mp_stricmp(cmd,"EDIT")) {
 800a818:	4a47      	ldr	r2, [pc, #284]	@ (800a938 <handle_line+0x700>)
 800a81a:	237c      	movs	r3, #124	@ 0x7c
 800a81c:	18fb      	adds	r3, r7, r3
 800a81e:	0011      	movs	r1, r2
 800a820:	0018      	movs	r0, r3
 800a822:	f7fa ffb9 	bl	8005798 <mp_stricmp>
 800a826:	1e03      	subs	r3, r0, #0
 800a828:	d10e      	bne.n	800a848 <handle_line+0x610>
       - You type Pascal statements line by line, WITHOUT numbers.
       - The monitor assigns 10,20,30,... (or your STEP) automatically.
       - To leave EDIT mode, type END on its own line.
       - Always starts fresh (clears previous code).
    */
    ed_init(&g_ed);  /* Clear previous code */
 800a82a:	4b2e      	ldr	r3, [pc, #184]	@ (800a8e4 <handle_line+0x6ac>)
 800a82c:	0018      	movs	r0, r3
 800a82e:	f7fb faf3 	bl	8005e18 <ed_init>
    g_edit=true;
 800a832:	4b42      	ldr	r3, [pc, #264]	@ (800a93c <handle_line+0x704>)
 800a834:	2201      	movs	r2, #1
 800a836:	701a      	strb	r2, [r3, #0]
    g_next_line = 10;
 800a838:	4b41      	ldr	r3, [pc, #260]	@ (800a940 <handle_line+0x708>)
 800a83a:	220a      	movs	r2, #10
 800a83c:	601a      	str	r2, [r3, #0]
    mp_puts("NEW PROGRAM (type END. to finish, no line numbers)\r\n");
 800a83e:	4b41      	ldr	r3, [pc, #260]	@ (800a944 <handle_line+0x70c>)
 800a840:	0018      	movs	r0, r3
 800a842:	f7fa ff88 	bl	8005756 <mp_puts>
    return;
 800a846:	e11c      	b.n	800aa82 <handle_line+0x84a>
  }

  if (!mp_stricmp(cmd,"STEP")) {
 800a848:	4a3f      	ldr	r2, [pc, #252]	@ (800a948 <handle_line+0x710>)
 800a84a:	237c      	movs	r3, #124	@ 0x7c
 800a84c:	18fb      	adds	r3, r7, r3
 800a84e:	0011      	movs	r1, r2
 800a850:	0018      	movs	r0, r3
 800a852:	f7fa ffa1 	bl	8005798 <mp_stricmp>
 800a856:	1e03      	subs	r3, r0, #0
 800a858:	d11f      	bne.n	800a89a <handle_line+0x662>
    int v=0; const char *p=args;
 800a85a:	2300      	movs	r3, #0
 800a85c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a85e:	2398      	movs	r3, #152	@ 0x98
 800a860:	18fb      	adds	r3, r7, r3
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (parse_int(&p,&v) && v>0){ g_step=v; mp_puts("OK\r\n"); }
 800a866:	2340      	movs	r3, #64	@ 0x40
 800a868:	18fa      	adds	r2, r7, r3
 800a86a:	233c      	movs	r3, #60	@ 0x3c
 800a86c:	18fb      	adds	r3, r7, r3
 800a86e:	0011      	movs	r1, r2
 800a870:	0018      	movs	r0, r3
 800a872:	f7fb f8cf 	bl	8005a14 <parse_int>
 800a876:	1e03      	subs	r3, r0, #0
 800a878:	d00a      	beq.n	800a890 <handle_line+0x658>
 800a87a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	dd07      	ble.n	800a890 <handle_line+0x658>
 800a880:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a882:	4b32      	ldr	r3, [pc, #200]	@ (800a94c <handle_line+0x714>)
 800a884:	601a      	str	r2, [r3, #0]
 800a886:	4b29      	ldr	r3, [pc, #164]	@ (800a92c <handle_line+0x6f4>)
 800a888:	0018      	movs	r0, r3
 800a88a:	f7fa ff64 	bl	8005756 <mp_puts>
 800a88e:	e0f8      	b.n	800aa82 <handle_line+0x84a>
    else mp_puts("Use: STEP <n>\r\n");
 800a890:	4b2f      	ldr	r3, [pc, #188]	@ (800a950 <handle_line+0x718>)
 800a892:	0018      	movs	r0, r3
 800a894:	f7fa ff5f 	bl	8005756 <mp_puts>
 800a898:	e0f3      	b.n	800aa82 <handle_line+0x84a>
    return;
  }

  if (!mp_stricmp(cmd,"ID")) {
 800a89a:	4a2e      	ldr	r2, [pc, #184]	@ (800a954 <handle_line+0x71c>)
 800a89c:	237c      	movs	r3, #124	@ 0x7c
 800a89e:	18fb      	adds	r3, r7, r3
 800a8a0:	0011      	movs	r1, r2
 800a8a2:	0018      	movs	r0, r3
 800a8a4:	f7fa ff78 	bl	8005798 <mp_stricmp>
 800a8a8:	1e03      	subs	r3, r0, #0
 800a8aa:	d000      	beq.n	800a8ae <handle_line+0x676>
 800a8ac:	e0ac      	b.n	800aa08 <handle_line+0x7d0>
    if (!*args){ mp_puts("Use: ID <word>\r\n"); return; }
 800a8ae:	2398      	movs	r3, #152	@ 0x98
 800a8b0:	18fb      	adds	r3, r7, r3
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d150      	bne.n	800a95c <handle_line+0x724>
 800a8ba:	4b27      	ldr	r3, [pc, #156]	@ (800a958 <handle_line+0x720>)
 800a8bc:	0018      	movs	r0, r3
 800a8be:	f7fa ff4a 	bl	8005756 <mp_puts>
 800a8c2:	e0de      	b.n	800aa82 <handle_line+0x84a>
 800a8c4:	080264e8 	.word	0x080264e8
 800a8c8:	080264f0 	.word	0x080264f0
 800a8cc:	20000008 	.word	0x20000008
 800a8d0:	080264f8 	.word	0x080264f8
 800a8d4:	08026500 	.word	0x08026500
 800a8d8:	08026508 	.word	0x08026508
 800a8dc:	20002290 	.word	0x20002290
 800a8e0:	20002291 	.word	0x20002291
 800a8e4:	20000930 	.word	0x20000930
 800a8e8:	08026510 	.word	0x08026510
 800a8ec:	20002140 	.word	0x20002140
 800a8f0:	0802643c 	.word	0x0802643c
 800a8f4:	20002292 	.word	0x20002292
 800a8f8:	08026518 	.word	0x08026518
 800a8fc:	20000928 	.word	0x20000928
 800a900:	08026438 	.word	0x08026438
 800a904:	2000092c 	.word	0x2000092c
 800a908:	08026524 	.word	0x08026524
 800a90c:	0802652c 	.word	0x0802652c
 800a910:	08026534 	.word	0x08026534
 800a914:	08026540 	.word	0x08026540
 800a918:	0802654c 	.word	0x0802654c
 800a91c:	08026554 	.word	0x08026554
 800a920:	08026560 	.word	0x08026560
 800a924:	08026570 	.word	0x08026570
 800a928:	08026578 	.word	0x08026578
 800a92c:	080264a4 	.word	0x080264a4
 800a930:	0802657c 	.word	0x0802657c
 800a934:	08026580 	.word	0x08026580
 800a938:	08026598 	.word	0x08026598
 800a93c:	20002294 	.word	0x20002294
 800a940:	2000000c 	.word	0x2000000c
 800a944:	080265a0 	.word	0x080265a0
 800a948:	080265d8 	.word	0x080265d8
 800a94c:	20000010 	.word	0x20000010
 800a950:	080265e0 	.word	0x080265e0
 800a954:	080265f0 	.word	0x080265f0
 800a958:	080265f4 	.word	0x080265f4
    char w[MP_NAME_LEN]={0};
 800a95c:	2330      	movs	r3, #48	@ 0x30
 800a95e:	18fb      	adds	r3, r7, r3
 800a960:	0018      	movs	r0, r3
 800a962:	230c      	movs	r3, #12
 800a964:	001a      	movs	r2, r3
 800a966:	2100      	movs	r1, #0
 800a968:	f016 fae8 	bl	8020f3c <memset>
    int wi=0;
 800a96c:	2300      	movs	r3, #0
 800a96e:	2290      	movs	r2, #144	@ 0x90
 800a970:	18ba      	adds	r2, r7, r2
 800a972:	6013      	str	r3, [r2, #0]
    while (*args && !isspace((unsigned char)*args) && wi < (MP_NAME_LEN-1)) w[wi++]=*args++;
 800a974:	e00f      	b.n	800a996 <handle_line+0x75e>
 800a976:	2198      	movs	r1, #152	@ 0x98
 800a978:	187b      	adds	r3, r7, r1
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	1c53      	adds	r3, r2, #1
 800a97e:	1879      	adds	r1, r7, r1
 800a980:	600b      	str	r3, [r1, #0]
 800a982:	2090      	movs	r0, #144	@ 0x90
 800a984:	183b      	adds	r3, r7, r0
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	1c59      	adds	r1, r3, #1
 800a98a:	1838      	adds	r0, r7, r0
 800a98c:	6001      	str	r1, [r0, #0]
 800a98e:	7811      	ldrb	r1, [r2, #0]
 800a990:	2230      	movs	r2, #48	@ 0x30
 800a992:	18ba      	adds	r2, r7, r2
 800a994:	54d1      	strb	r1, [r2, r3]
 800a996:	2298      	movs	r2, #152	@ 0x98
 800a998:	18bb      	adds	r3, r7, r2
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d00f      	beq.n	800a9c2 <handle_line+0x78a>
 800a9a2:	18bb      	adds	r3, r7, r2
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	4b37      	ldr	r3, [pc, #220]	@ (800aa88 <handle_line+0x850>)
 800a9ac:	18d3      	adds	r3, r2, r3
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	001a      	movs	r2, r3
 800a9b2:	2308      	movs	r3, #8
 800a9b4:	4013      	ands	r3, r2
 800a9b6:	d104      	bne.n	800a9c2 <handle_line+0x78a>
 800a9b8:	2390      	movs	r3, #144	@ 0x90
 800a9ba:	18fb      	adds	r3, r7, r3
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	2b0a      	cmp	r3, #10
 800a9c0:	ddd9      	ble.n	800a976 <handle_line+0x73e>
    w[wi]=0;
 800a9c2:	2130      	movs	r1, #48	@ 0x30
 800a9c4:	187a      	adds	r2, r7, r1
 800a9c6:	2390      	movs	r3, #144	@ 0x90
 800a9c8:	18fb      	adds	r3, r7, r3
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	18d3      	adds	r3, r2, r3
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	701a      	strb	r2, [r3, #0]
    uint16_t id = fnv1a16_ci(w);
 800a9d2:	258e      	movs	r5, #142	@ 0x8e
 800a9d4:	197c      	adds	r4, r7, r5
 800a9d6:	187b      	adds	r3, r7, r1
 800a9d8:	0018      	movs	r0, r3
 800a9da:	f7fb f9d5 	bl	8005d88 <fnv1a16_ci>
 800a9de:	0003      	movs	r3, r0
 800a9e0:	8023      	strh	r3, [r4, #0]
    char b[16];
    mp_puts("ID="); mp_itoa((int)id,b); mp_puts(b); mp_putcrlf();
 800a9e2:	4b2a      	ldr	r3, [pc, #168]	@ (800aa8c <handle_line+0x854>)
 800a9e4:	0018      	movs	r0, r3
 800a9e6:	f7fa feb6 	bl	8005756 <mp_puts>
 800a9ea:	197b      	adds	r3, r7, r5
 800a9ec:	881b      	ldrh	r3, [r3, #0]
 800a9ee:	2420      	movs	r4, #32
 800a9f0:	193a      	adds	r2, r7, r4
 800a9f2:	0011      	movs	r1, r2
 800a9f4:	0018      	movs	r0, r3
 800a9f6:	f7fa ff2f 	bl	8005858 <mp_itoa>
 800a9fa:	193b      	adds	r3, r7, r4
 800a9fc:	0018      	movs	r0, r3
 800a9fe:	f7fa feaa 	bl	8005756 <mp_puts>
 800aa02:	f7fa febd 	bl	8005780 <mp_putcrlf>
    return;
 800aa06:	e03c      	b.n	800aa82 <handle_line+0x84a>
  }

  {
    int32_t ret = 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	61fb      	str	r3, [r7, #28]
    bool has_ret = false;
 800aa0c:	241b      	movs	r4, #27
 800aa0e:	193b      	adds	r3, r7, r4
 800aa10:	2200      	movs	r2, #0
 800aa12:	701a      	strb	r2, [r3, #0]
    if (mp_exec_builtin_line(line, &ret, &has_ret)){
 800aa14:	193a      	adds	r2, r7, r4
 800aa16:	231c      	movs	r3, #28
 800aa18:	18f9      	adds	r1, r7, r3
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	0018      	movs	r0, r3
 800aa1e:	f7fb f85b 	bl	8005ad8 <mp_exec_builtin_line>
 800aa22:	1e03      	subs	r3, r0, #0
 800aa24:	d01f      	beq.n	800aa66 <handle_line+0x82e>
      if (has_ret){
 800aa26:	193b      	adds	r3, r7, r4
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d00d      	beq.n	800aa4a <handle_line+0x812>
        char b[16];
        mp_itoa(ret, b);
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	2408      	movs	r4, #8
 800aa32:	193a      	adds	r2, r7, r4
 800aa34:	0011      	movs	r1, r2
 800aa36:	0018      	movs	r0, r3
 800aa38:	f7fa ff0e 	bl	8005858 <mp_itoa>
        mp_puts(b);
 800aa3c:	193b      	adds	r3, r7, r4
 800aa3e:	0018      	movs	r0, r3
 800aa40:	f7fa fe89 	bl	8005756 <mp_puts>
        mp_putcrlf();
 800aa44:	f7fa fe9c 	bl	8005780 <mp_putcrlf>
      } else if (is_time0_call(line)){
        time_print_ymdhm();
      } else {
        mp_puts("OK\r\n");
      }
      return;
 800aa48:	e01b      	b.n	800aa82 <handle_line+0x84a>
      } else if (is_time0_call(line)){
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	0018      	movs	r0, r3
 800aa4e:	f000 fa4f 	bl	800aef0 <is_time0_call>
 800aa52:	1e03      	subs	r3, r0, #0
 800aa54:	d002      	beq.n	800aa5c <handle_line+0x824>
        time_print_ymdhm();
 800aa56:	f000 fa05 	bl	800ae64 <time_print_ymdhm>
      return;
 800aa5a:	e012      	b.n	800aa82 <handle_line+0x84a>
        mp_puts("OK\r\n");
 800aa5c:	4b0c      	ldr	r3, [pc, #48]	@ (800aa90 <handle_line+0x858>)
 800aa5e:	0018      	movs	r0, r3
 800aa60:	f7fa fe79 	bl	8005756 <mp_puts>
 800aa64:	e00d      	b.n	800aa82 <handle_line+0x84a>
    }
  }

  mp_puts("Unknown command. Type HELP\r\n");
 800aa66:	4b0b      	ldr	r3, [pc, #44]	@ (800aa94 <handle_line+0x85c>)
 800aa68:	0018      	movs	r0, r3
 800aa6a:	f7fa fe74 	bl	8005756 <mp_puts>
 800aa6e:	e008      	b.n	800aa82 <handle_line+0x84a>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800aa70:	46c0      	nop			@ (mov r8, r8)
 800aa72:	e006      	b.n	800aa82 <handle_line+0x84a>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800aa74:	46c0      	nop			@ (mov r8, r8)
 800aa76:	e004      	b.n	800aa82 <handle_line+0x84a>
    return;
 800aa78:	46c0      	nop			@ (mov r8, r8)
 800aa7a:	e002      	b.n	800aa82 <handle_line+0x84a>
    if (!g_have_prog) return;
 800aa7c:	46c0      	nop			@ (mov r8, r8)
 800aa7e:	e000      	b.n	800aa82 <handle_line+0x84a>
    return;
 800aa80:	46c0      	nop			@ (mov r8, r8)
}
 800aa82:	46bd      	mov	sp, r7
 800aa84:	b028      	add	sp, #160	@ 0xa0
 800aa86:	bdb0      	pop	{r4, r5, r7, pc}
 800aa88:	08026ffc 	.word	0x08026ffc
 800aa8c:	08026608 	.word	0x08026608
 800aa90:	080264a4 	.word	0x080264a4
 800aa94:	0802660c 	.word	0x0802660c

0800aa98 <mp_start_session>:
  mp_prompt();
}

void mp_request_stop(void){ g_vm.stop_req=true; }

void mp_start_session(void){
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	af00      	add	r7, sp, #0
  g_session_active = true;
 800aa9c:	4b09      	ldr	r3, [pc, #36]	@ (800aac4 <mp_start_session+0x2c>)
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	701a      	strb	r2, [r3, #0]
  g_exit_pending = false;
 800aaa2:	4b09      	ldr	r3, [pc, #36]	@ (800aac8 <mp_start_session+0x30>)
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	701a      	strb	r2, [r3, #0]
  g_edit = false;
 800aaa8:	4b08      	ldr	r3, [pc, #32]	@ (800aacc <mp_start_session+0x34>)
 800aaaa:	2200      	movs	r2, #0
 800aaac:	701a      	strb	r2, [r3, #0]
  
  mp_putcrlf();
 800aaae:	f7fa fe67 	bl	8005780 <mp_putcrlf>
  mp_puts("PASCAL READY (HELP for commands, EDIT to program, EXIT to quit)\r\n");
 800aab2:	4b07      	ldr	r3, [pc, #28]	@ (800aad0 <mp_start_session+0x38>)
 800aab4:	0018      	movs	r0, r3
 800aab6:	f7fa fe4e 	bl	8005756 <mp_puts>
  mp_prompt();
 800aaba:	f7ff f8a1 	bl	8009c00 <mp_prompt>
}
 800aabe:	46c0      	nop			@ (mov r8, r8)
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	20002292 	.word	0x20002292
 800aac8:	20002293 	.word	0x20002293
 800aacc:	20002294 	.word	0x20002294
 800aad0:	0802667c 	.word	0x0802667c

0800aad4 <mp_stop_session>:

void mp_stop_session(void){ g_session_active=false; }
 800aad4:	b580      	push	{r7, lr}
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	4b02      	ldr	r3, [pc, #8]	@ (800aae4 <mp_stop_session+0x10>)
 800aada:	2200      	movs	r2, #0
 800aadc:	701a      	strb	r2, [r3, #0]
 800aade:	46c0      	nop			@ (mov r8, r8)
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	20002292 	.word	0x20002292

0800aae8 <mp_is_active>:
bool mp_is_active(void){ return g_session_active; }
 800aae8:	b580      	push	{r7, lr}
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	4b02      	ldr	r3, [pc, #8]	@ (800aaf8 <mp_is_active+0x10>)
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	0018      	movs	r0, r3
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}
 800aaf6:	46c0      	nop			@ (mov r8, r8)
 800aaf8:	20002292 	.word	0x20002292

0800aafc <mp_exit_pending>:
bool mp_exit_pending(void){ return g_exit_pending; }
 800aafc:	b580      	push	{r7, lr}
 800aafe:	af00      	add	r7, sp, #0
 800ab00:	4b02      	ldr	r3, [pc, #8]	@ (800ab0c <mp_exit_pending+0x10>)
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	0018      	movs	r0, r3
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	46c0      	nop			@ (mov r8, r8)
 800ab0c:	20002293 	.word	0x20002293

0800ab10 <mp_feed_char>:

void mp_feed_char(char c){
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b084      	sub	sp, #16
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	0002      	movs	r2, r0
 800ab18:	1dfb      	adds	r3, r7, #7
 800ab1a:	701a      	strb	r2, [r3, #0]
  static char line[MP_LINE_LEN];
  static uint16_t n=0;
  
  /* Handle CR - some terminals send CR+LF, treat CR as Enter */
  if (c=='\r' || c=='\n'){
 800ab1c:	1dfb      	adds	r3, r7, #7
 800ab1e:	781b      	ldrb	r3, [r3, #0]
 800ab20:	2b0d      	cmp	r3, #13
 800ab22:	d003      	beq.n	800ab2c <mp_feed_char+0x1c>
 800ab24:	1dfb      	adds	r3, r7, #7
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	2b0a      	cmp	r3, #10
 800ab2a:	d113      	bne.n	800ab54 <mp_feed_char+0x44>
    mp_puts("\r\n");  /* Echo newline */
 800ab2c:	4b25      	ldr	r3, [pc, #148]	@ (800abc4 <mp_feed_char+0xb4>)
 800ab2e:	0018      	movs	r0, r3
 800ab30:	f7fa fe11 	bl	8005756 <mp_puts>
    line[n]=0; n=0;
 800ab34:	4b24      	ldr	r3, [pc, #144]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab36:	881b      	ldrh	r3, [r3, #0]
 800ab38:	001a      	movs	r2, r3
 800ab3a:	4b24      	ldr	r3, [pc, #144]	@ (800abcc <mp_feed_char+0xbc>)
 800ab3c:	2100      	movs	r1, #0
 800ab3e:	5499      	strb	r1, [r3, r2]
 800ab40:	4b21      	ldr	r3, [pc, #132]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab42:	2200      	movs	r2, #0
 800ab44:	801a      	strh	r2, [r3, #0]
    handle_line(line);  /* Always call - even empty line needs g_edit prompt */
 800ab46:	4b21      	ldr	r3, [pc, #132]	@ (800abcc <mp_feed_char+0xbc>)
 800ab48:	0018      	movs	r0, r3
 800ab4a:	f7ff fb75 	bl	800a238 <handle_line>
    mp_prompt();
 800ab4e:	f7ff f857 	bl	8009c00 <mp_prompt>
    return;
 800ab52:	e033      	b.n	800abbc <mp_feed_char+0xac>
  }
  
  /* Backspace handling with echo */
  if (c==0x08 || c==0x7F){ 
 800ab54:	1dfb      	adds	r3, r7, #7
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	2b08      	cmp	r3, #8
 800ab5a:	d003      	beq.n	800ab64 <mp_feed_char+0x54>
 800ab5c:	1dfb      	adds	r3, r7, #7
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	2b7f      	cmp	r3, #127	@ 0x7f
 800ab62:	d10e      	bne.n	800ab82 <mp_feed_char+0x72>
    if (n>0) {
 800ab64:	4b18      	ldr	r3, [pc, #96]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab66:	881b      	ldrh	r3, [r3, #0]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d026      	beq.n	800abba <mp_feed_char+0xaa>
      n--;
 800ab6c:	4b16      	ldr	r3, [pc, #88]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab6e:	881b      	ldrh	r3, [r3, #0]
 800ab70:	3b01      	subs	r3, #1
 800ab72:	b29a      	uxth	r2, r3
 800ab74:	4b14      	ldr	r3, [pc, #80]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab76:	801a      	strh	r2, [r3, #0]
      mp_puts("\b \b");  /* Erase character on screen */
 800ab78:	4b15      	ldr	r3, [pc, #84]	@ (800abd0 <mp_feed_char+0xc0>)
 800ab7a:	0018      	movs	r0, r3
 800ab7c:	f7fa fdeb 	bl	8005756 <mp_puts>
    }
    return; 
 800ab80:	e01b      	b.n	800abba <mp_feed_char+0xaa>
  }
  
  /* Regular character - store and echo */
  if (n < (MP_LINE_LEN-1)) {
 800ab82:	4b11      	ldr	r3, [pc, #68]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab84:	881b      	ldrh	r3, [r3, #0]
 800ab86:	2b46      	cmp	r3, #70	@ 0x46
 800ab88:	d818      	bhi.n	800abbc <mp_feed_char+0xac>
    line[n++] = c;
 800ab8a:	4b0f      	ldr	r3, [pc, #60]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab8c:	881b      	ldrh	r3, [r3, #0]
 800ab8e:	1c5a      	adds	r2, r3, #1
 800ab90:	b291      	uxth	r1, r2
 800ab92:	4a0d      	ldr	r2, [pc, #52]	@ (800abc8 <mp_feed_char+0xb8>)
 800ab94:	8011      	strh	r1, [r2, #0]
 800ab96:	0019      	movs	r1, r3
 800ab98:	4b0c      	ldr	r3, [pc, #48]	@ (800abcc <mp_feed_char+0xbc>)
 800ab9a:	1dfa      	adds	r2, r7, #7
 800ab9c:	7812      	ldrb	r2, [r2, #0]
 800ab9e:	545a      	strb	r2, [r3, r1]
    char echo[2] = {c, 0};
 800aba0:	210c      	movs	r1, #12
 800aba2:	187b      	adds	r3, r7, r1
 800aba4:	1dfa      	adds	r2, r7, #7
 800aba6:	7812      	ldrb	r2, [r2, #0]
 800aba8:	701a      	strb	r2, [r3, #0]
 800abaa:	187b      	adds	r3, r7, r1
 800abac:	2200      	movs	r2, #0
 800abae:	705a      	strb	r2, [r3, #1]
    mp_puts(echo);  /* Echo the character */
 800abb0:	187b      	adds	r3, r7, r1
 800abb2:	0018      	movs	r0, r3
 800abb4:	f7fa fdcf 	bl	8005756 <mp_puts>
 800abb8:	e000      	b.n	800abbc <mp_feed_char+0xac>
    return; 
 800abba:	46c0      	nop			@ (mov r8, r8)
  }
}
 800abbc:	46bd      	mov	sp, r7
 800abbe:	b004      	add	sp, #16
 800abc0:	bd80      	pop	{r7, pc}
 800abc2:	46c0      	nop			@ (mov r8, r8)
 800abc4:	080258f4 	.word	0x080258f4
 800abc8:	20002296 	.word	0x20002296
 800abcc:	20002298 	.word	0x20002298
 800abd0:	080266c0 	.word	0x080266c0

0800abd4 <mp_task>:

void mp_task(void){ mp_poll(); if (g_exit_pending) g_session_active=false; }
 800abd4:	b580      	push	{r7, lr}
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	f000 f80e 	bl	800abf8 <mp_poll>
 800abdc:	4b04      	ldr	r3, [pc, #16]	@ (800abf0 <mp_task+0x1c>)
 800abde:	781b      	ldrb	r3, [r3, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d002      	beq.n	800abea <mp_task+0x16>
 800abe4:	4b03      	ldr	r3, [pc, #12]	@ (800abf4 <mp_task+0x20>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	701a      	strb	r2, [r3, #0]
 800abea:	46c0      	nop			@ (mov r8, r8)
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}
 800abf0:	20002293 	.word	0x20002293
 800abf4:	20002292 	.word	0x20002292

0800abf8 <mp_poll>:

void mp_poll(void){
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b082      	sub	sp, #8
 800abfc:	af00      	add	r7, sp, #0
  uint32_t now = mp_hal_millis();
 800abfe:	f000 fe23 	bl	800b848 <mp_hal_millis>
 800ac02:	0003      	movs	r3, r0
 800ac04:	607b      	str	r3, [r7, #4]

  static uint32_t last_time_ms = 0;
  if ((uint32_t)(now - last_time_ms) >= 1000u){
 800ac06:	4b3a      	ldr	r3, [pc, #232]	@ (800acf0 <mp_poll+0xf8>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	687a      	ldr	r2, [r7, #4]
 800ac0c:	1ad2      	subs	r2, r2, r3
 800ac0e:	23fa      	movs	r3, #250	@ 0xfa
 800ac10:	009b      	lsls	r3, r3, #2
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d306      	bcc.n	800ac24 <mp_poll+0x2c>
    last_time_ms = now;
 800ac16:	4b36      	ldr	r3, [pc, #216]	@ (800acf0 <mp_poll+0xf8>)
 800ac18:	687a      	ldr	r2, [r7, #4]
 800ac1a:	601a      	str	r2, [r3, #0]
    time_update_vars(g_vm.vars);
 800ac1c:	4b35      	ldr	r3, [pc, #212]	@ (800acf4 <mp_poll+0xfc>)
 800ac1e:	0018      	movs	r0, r3
 800ac20:	f000 f8d6 	bl	800add0 <time_update_vars>
  }
  
  if (g_vm.running && g_have_prog && g_vm.stop_req){
 800ac24:	4a34      	ldr	r2, [pc, #208]	@ (800acf8 <mp_poll+0x100>)
 800ac26:	23a3      	movs	r3, #163	@ 0xa3
 800ac28:	005b      	lsls	r3, r3, #1
 800ac2a:	5cd3      	ldrb	r3, [r2, r3]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d01a      	beq.n	800ac66 <mp_poll+0x6e>
 800ac30:	4b32      	ldr	r3, [pc, #200]	@ (800acfc <mp_poll+0x104>)
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d016      	beq.n	800ac66 <mp_poll+0x6e>
 800ac38:	4a2f      	ldr	r2, [pc, #188]	@ (800acf8 <mp_poll+0x100>)
 800ac3a:	2348      	movs	r3, #72	@ 0x48
 800ac3c:	33ff      	adds	r3, #255	@ 0xff
 800ac3e:	5cd3      	ldrb	r3, [r2, r3]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d010      	beq.n	800ac66 <mp_poll+0x6e>
    g_vm.running = false;
 800ac44:	4a2c      	ldr	r2, [pc, #176]	@ (800acf8 <mp_poll+0x100>)
 800ac46:	23a3      	movs	r3, #163	@ 0xa3
 800ac48:	005b      	lsls	r3, r3, #1
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	54d1      	strb	r1, [r2, r3]
    g_vm.sleeping = false;
 800ac4e:	4a2a      	ldr	r2, [pc, #168]	@ (800acf8 <mp_poll+0x100>)
 800ac50:	23a4      	movs	r3, #164	@ 0xa4
 800ac52:	005b      	lsls	r3, r3, #1
 800ac54:	2100      	movs	r1, #0
 800ac56:	54d1      	strb	r1, [r2, r3]
    mp_puts("\r\nDONE\r\n");
 800ac58:	4b29      	ldr	r3, [pc, #164]	@ (800ad00 <mp_poll+0x108>)
 800ac5a:	0018      	movs	r0, r3
 800ac5c:	f7fa fd7b 	bl	8005756 <mp_puts>
    mp_prompt();
 800ac60:	f7fe ffce 	bl	8009c00 <mp_prompt>
    return;
 800ac64:	e041      	b.n	800acea <mp_poll+0xf2>
  }

  if (g_vm.running && g_have_prog && g_vm.sleeping){
 800ac66:	4a24      	ldr	r2, [pc, #144]	@ (800acf8 <mp_poll+0x100>)
 800ac68:	23a3      	movs	r3, #163	@ 0xa3
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	5cd3      	ldrb	r3, [r2, r3]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d01c      	beq.n	800acac <mp_poll+0xb4>
 800ac72:	4b22      	ldr	r3, [pc, #136]	@ (800acfc <mp_poll+0x104>)
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d018      	beq.n	800acac <mp_poll+0xb4>
 800ac7a:	4a1f      	ldr	r2, [pc, #124]	@ (800acf8 <mp_poll+0x100>)
 800ac7c:	23a4      	movs	r3, #164	@ 0xa4
 800ac7e:	005b      	lsls	r3, r3, #1
 800ac80:	5cd3      	ldrb	r3, [r2, r3]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d012      	beq.n	800acac <mp_poll+0xb4>
    if ((int32_t)(now - g_vm.wake_ms) < 0){
 800ac86:	4a1c      	ldr	r2, [pc, #112]	@ (800acf8 <mp_poll+0x100>)
 800ac88:	23a6      	movs	r3, #166	@ 0xa6
 800ac8a:	005b      	lsls	r3, r3, #1
 800ac8c:	58d3      	ldr	r3, [r2, r3]
 800ac8e:	687a      	ldr	r2, [r7, #4]
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	d506      	bpl.n	800aca2 <mp_poll+0xaa>
      HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800ac94:	2380      	movs	r3, #128	@ 0x80
 800ac96:	01db      	lsls	r3, r3, #7
 800ac98:	2101      	movs	r1, #1
 800ac9a:	0018      	movs	r0, r3
 800ac9c:	f009 feb8 	bl	8014a10 <HAL_PWR_EnterSLEEPMode>
      return;
 800aca0:	e023      	b.n	800acea <mp_poll+0xf2>
    }
    g_vm.sleeping = false;
 800aca2:	4a15      	ldr	r2, [pc, #84]	@ (800acf8 <mp_poll+0x100>)
 800aca4:	23a4      	movs	r3, #164	@ 0xa4
 800aca6:	005b      	lsls	r3, r3, #1
 800aca8:	2100      	movs	r1, #0
 800acaa:	54d1      	strb	r1, [r2, r3]
  }

  if (g_vm.running && g_have_prog){
 800acac:	4a12      	ldr	r2, [pc, #72]	@ (800acf8 <mp_poll+0x100>)
 800acae:	23a3      	movs	r3, #163	@ 0xa3
 800acb0:	005b      	lsls	r3, r3, #1
 800acb2:	5cd3      	ldrb	r3, [r2, r3]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d018      	beq.n	800acea <mp_poll+0xf2>
 800acb8:	4b10      	ldr	r3, [pc, #64]	@ (800acfc <mp_poll+0x104>)
 800acba:	781b      	ldrb	r3, [r3, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d014      	beq.n	800acea <mp_poll+0xf2>
    (void)vm_step(&g_vm, &g_prog, now, 64);
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	4910      	ldr	r1, [pc, #64]	@ (800ad04 <mp_poll+0x10c>)
 800acc4:	480c      	ldr	r0, [pc, #48]	@ (800acf8 <mp_poll+0x100>)
 800acc6:	2340      	movs	r3, #64	@ 0x40
 800acc8:	f7fd fc92 	bl	80085f0 <vm_step>
    if (!g_vm.running){
 800accc:	4a0a      	ldr	r2, [pc, #40]	@ (800acf8 <mp_poll+0x100>)
 800acce:	23a3      	movs	r3, #163	@ 0xa3
 800acd0:	005b      	lsls	r3, r3, #1
 800acd2:	5cd3      	ldrb	r3, [r2, r3]
 800acd4:	2201      	movs	r2, #1
 800acd6:	4053      	eors	r3, r2
 800acd8:	b2db      	uxtb	r3, r3
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d005      	beq.n	800acea <mp_poll+0xf2>
      mp_puts("\r\nDONE\r\n");
 800acde:	4b08      	ldr	r3, [pc, #32]	@ (800ad00 <mp_poll+0x108>)
 800ace0:	0018      	movs	r0, r3
 800ace2:	f7fa fd38 	bl	8005756 <mp_puts>
      mp_prompt();
 800ace6:	f7fe ff8b 	bl	8009c00 <mp_prompt>
    }
  }
}
 800acea:	46bd      	mov	sp, r7
 800acec:	b002      	add	sp, #8
 800acee:	bd80      	pop	{r7, pc}
 800acf0:	200022e0 	.word	0x200022e0
 800acf4:	200021e4 	.word	0x200021e4
 800acf8:	20002140 	.word	0x20002140
 800acfc:	20002290 	.word	0x20002290
 800ad00:	080266c4 	.word	0x080266c4
 800ad04:	2000180c 	.word	0x2000180c

0800ad08 <time_read_ymdhms>:
  
  b1_last = b1;
  b2_last = b2;
}

static bool time_read_ymdhms(int *yy, int *mo, int *dd, int *hh, int *mm, int *ss){
 800ad08:	b590      	push	{r4, r7, lr}
 800ad0a:	b095      	sub	sp, #84	@ 0x54
 800ad0c:	af04      	add	r7, sp, #16
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	60b9      	str	r1, [r7, #8]
 800ad12:	607a      	str	r2, [r7, #4]
 800ad14:	603b      	str	r3, [r7, #0]
  if (!yy || !mo || !dd || !hh || !mm || !ss) return false;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d00e      	beq.n	800ad3a <time_read_ymdhms+0x32>
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d00b      	beq.n	800ad3a <time_read_ymdhms+0x32>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d008      	beq.n	800ad3a <time_read_ymdhms+0x32>
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d005      	beq.n	800ad3a <time_read_ymdhms+0x32>
 800ad2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d002      	beq.n	800ad3a <time_read_ymdhms+0x32>
 800ad34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d101      	bne.n	800ad3e <time_read_ymdhms+0x36>
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	e042      	b.n	800adc4 <time_read_ymdhms+0xbc>
  char dt[RTC_DATETIME_STRING_SIZE];
  if (RTC_ReadClock(dt) != HAL_OK) return false;
 800ad3e:	2328      	movs	r3, #40	@ 0x28
 800ad40:	18fb      	adds	r3, r7, r3
 800ad42:	0018      	movs	r0, r3
 800ad44:	f002 fdcc 	bl	800d8e0 <RTC_ReadClock>
 800ad48:	1e03      	subs	r3, r0, #0
 800ad4a:	d001      	beq.n	800ad50 <time_read_ymdhms+0x48>
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	e039      	b.n	800adc4 <time_read_ymdhms+0xbc>
  int t_h=0,t_m=0,t_s=0,t_y=0,t_mo=0,t_d=0;
 800ad50:	2300      	movs	r3, #0
 800ad52:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad54:	2300      	movs	r3, #0
 800ad56:	623b      	str	r3, [r7, #32]
 800ad58:	2300      	movs	r3, #0
 800ad5a:	61fb      	str	r3, [r7, #28]
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	61bb      	str	r3, [r7, #24]
 800ad60:	2300      	movs	r3, #0
 800ad62:	617b      	str	r3, [r7, #20]
 800ad64:	2300      	movs	r3, #0
 800ad66:	613b      	str	r3, [r7, #16]
  if (sscanf(dt, "%02d:%02d:%02d_%02d.%02d.%02d", &t_h,&t_m,&t_s,&t_y,&t_mo,&t_d) != 6) return false;
 800ad68:	2320      	movs	r3, #32
 800ad6a:	18fc      	adds	r4, r7, r3
 800ad6c:	2324      	movs	r3, #36	@ 0x24
 800ad6e:	18fa      	adds	r2, r7, r3
 800ad70:	4916      	ldr	r1, [pc, #88]	@ (800adcc <time_read_ymdhms+0xc4>)
 800ad72:	2328      	movs	r3, #40	@ 0x28
 800ad74:	18f8      	adds	r0, r7, r3
 800ad76:	2310      	movs	r3, #16
 800ad78:	18fb      	adds	r3, r7, r3
 800ad7a:	9303      	str	r3, [sp, #12]
 800ad7c:	2314      	movs	r3, #20
 800ad7e:	18fb      	adds	r3, r7, r3
 800ad80:	9302      	str	r3, [sp, #8]
 800ad82:	2318      	movs	r3, #24
 800ad84:	18fb      	adds	r3, r7, r3
 800ad86:	9301      	str	r3, [sp, #4]
 800ad88:	231c      	movs	r3, #28
 800ad8a:	18fb      	adds	r3, r7, r3
 800ad8c:	9300      	str	r3, [sp, #0]
 800ad8e:	0023      	movs	r3, r4
 800ad90:	f016 f822 	bl	8020dd8 <siscanf>
 800ad94:	0003      	movs	r3, r0
 800ad96:	2b06      	cmp	r3, #6
 800ad98:	d001      	beq.n	800ad9e <time_read_ymdhms+0x96>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	e012      	b.n	800adc4 <time_read_ymdhms+0xbc>
  *yy = t_y; *mo = t_mo; *dd = t_d; *hh = t_h; *mm = t_m; *ss = t_s;
 800ad9e:	69ba      	ldr	r2, [r7, #24]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	601a      	str	r2, [r3, #0]
 800ada4:	697a      	ldr	r2, [r7, #20]
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	601a      	str	r2, [r3, #0]
 800adaa:	693a      	ldr	r2, [r7, #16]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	601a      	str	r2, [r3, #0]
 800adb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	601a      	str	r2, [r3, #0]
 800adb6:	6a3a      	ldr	r2, [r7, #32]
 800adb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adba:	601a      	str	r2, [r3, #0]
 800adbc:	69fa      	ldr	r2, [r7, #28]
 800adbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800adc0:	601a      	str	r2, [r3, #0]
  return true;
 800adc2:	2301      	movs	r3, #1
}
 800adc4:	0018      	movs	r0, r3
 800adc6:	46bd      	mov	sp, r7
 800adc8:	b011      	add	sp, #68	@ 0x44
 800adca:	bd90      	pop	{r4, r7, pc}
 800adcc:	080266d0 	.word	0x080266d0

0800add0 <time_update_vars>:

static void time_update_vars(int32_t *vars){
 800add0:	b590      	push	{r4, r7, lr}
 800add2:	b08b      	sub	sp, #44	@ 0x2c
 800add4:	af02      	add	r7, sp, #8
 800add6:	6078      	str	r0, [r7, #4]
  if (!vars) return;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d03c      	beq.n	800ae58 <time_update_vars+0x88>
  int yy=0,mo=0,dd=0,hh=0,mm=0,ss=0;
 800adde:	2300      	movs	r3, #0
 800ade0:	61fb      	str	r3, [r7, #28]
 800ade2:	2300      	movs	r3, #0
 800ade4:	61bb      	str	r3, [r7, #24]
 800ade6:	2300      	movs	r3, #0
 800ade8:	617b      	str	r3, [r7, #20]
 800adea:	2300      	movs	r3, #0
 800adec:	613b      	str	r3, [r7, #16]
 800adee:	2300      	movs	r3, #0
 800adf0:	60fb      	str	r3, [r7, #12]
 800adf2:	2300      	movs	r3, #0
 800adf4:	60bb      	str	r3, [r7, #8]
  if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return;
 800adf6:	2310      	movs	r3, #16
 800adf8:	18fc      	adds	r4, r7, r3
 800adfa:	2314      	movs	r3, #20
 800adfc:	18fa      	adds	r2, r7, r3
 800adfe:	2318      	movs	r3, #24
 800ae00:	18f9      	adds	r1, r7, r3
 800ae02:	231c      	movs	r3, #28
 800ae04:	18f8      	adds	r0, r7, r3
 800ae06:	2308      	movs	r3, #8
 800ae08:	18fb      	adds	r3, r7, r3
 800ae0a:	9301      	str	r3, [sp, #4]
 800ae0c:	230c      	movs	r3, #12
 800ae0e:	18fb      	adds	r3, r7, r3
 800ae10:	9300      	str	r3, [sp, #0]
 800ae12:	0023      	movs	r3, r4
 800ae14:	f7ff ff78 	bl	800ad08 <time_read_ymdhms>
 800ae18:	0003      	movs	r3, r0
 800ae1a:	001a      	movs	r2, r3
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	4053      	eors	r3, r2
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d11a      	bne.n	800ae5c <time_update_vars+0x8c>
  vars[SV_TIMEY] = yy;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	3354      	adds	r3, #84	@ 0x54
 800ae2a:	69fa      	ldr	r2, [r7, #28]
 800ae2c:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEMO] = mo;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	3358      	adds	r3, #88	@ 0x58
 800ae32:	69ba      	ldr	r2, [r7, #24]
 800ae34:	601a      	str	r2, [r3, #0]
  vars[SV_TIMED] = dd;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	335c      	adds	r3, #92	@ 0x5c
 800ae3a:	697a      	ldr	r2, [r7, #20]
 800ae3c:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEH] = hh;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	333c      	adds	r3, #60	@ 0x3c
 800ae42:	693a      	ldr	r2, [r7, #16]
 800ae44:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEM] = mm;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	3340      	adds	r3, #64	@ 0x40
 800ae4a:	68fa      	ldr	r2, [r7, #12]
 800ae4c:	601a      	str	r2, [r3, #0]
  vars[SV_TIMES] = ss;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	3344      	adds	r3, #68	@ 0x44
 800ae52:	68ba      	ldr	r2, [r7, #8]
 800ae54:	601a      	str	r2, [r3, #0]
 800ae56:	e002      	b.n	800ae5e <time_update_vars+0x8e>
  if (!vars) return;
 800ae58:	46c0      	nop			@ (mov r8, r8)
 800ae5a:	e000      	b.n	800ae5e <time_update_vars+0x8e>
  if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return;
 800ae5c:	46c0      	nop			@ (mov r8, r8)
}
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	b009      	add	sp, #36	@ 0x24
 800ae62:	bd90      	pop	{r4, r7, pc}

0800ae64 <time_print_ymdhm>:

static void time_print_ymdhm(void){
 800ae64:	b580      	push	{r7, lr}
 800ae66:	af00      	add	r7, sp, #0
  time_update_vars(g_vm.vars);
 800ae68:	4b1e      	ldr	r3, [pc, #120]	@ (800aee4 <time_print_ymdhm+0x80>)
 800ae6a:	0018      	movs	r0, r3
 800ae6c:	f7ff ffb0 	bl	800add0 <time_update_vars>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEY]); mp_puts(",");
 800ae70:	4b1d      	ldr	r3, [pc, #116]	@ (800aee8 <time_print_ymdhm+0x84>)
 800ae72:	22f8      	movs	r2, #248	@ 0xf8
 800ae74:	589b      	ldr	r3, [r3, r2]
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	0018      	movs	r0, r3
 800ae7a:	f7fa fd54 	bl	8005926 <mp_put2>
 800ae7e:	4b1b      	ldr	r3, [pc, #108]	@ (800aeec <time_print_ymdhm+0x88>)
 800ae80:	0018      	movs	r0, r3
 800ae82:	f7fa fc68 	bl	8005756 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEMO]); mp_puts(",");
 800ae86:	4b18      	ldr	r3, [pc, #96]	@ (800aee8 <time_print_ymdhm+0x84>)
 800ae88:	22fc      	movs	r2, #252	@ 0xfc
 800ae8a:	589b      	ldr	r3, [r3, r2]
 800ae8c:	b2db      	uxtb	r3, r3
 800ae8e:	0018      	movs	r0, r3
 800ae90:	f7fa fd49 	bl	8005926 <mp_put2>
 800ae94:	4b15      	ldr	r3, [pc, #84]	@ (800aeec <time_print_ymdhm+0x88>)
 800ae96:	0018      	movs	r0, r3
 800ae98:	f7fa fc5d 	bl	8005756 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMED]); mp_puts(",");
 800ae9c:	4a12      	ldr	r2, [pc, #72]	@ (800aee8 <time_print_ymdhm+0x84>)
 800ae9e:	2380      	movs	r3, #128	@ 0x80
 800aea0:	005b      	lsls	r3, r3, #1
 800aea2:	58d3      	ldr	r3, [r2, r3]
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	0018      	movs	r0, r3
 800aea8:	f7fa fd3d 	bl	8005926 <mp_put2>
 800aeac:	4b0f      	ldr	r3, [pc, #60]	@ (800aeec <time_print_ymdhm+0x88>)
 800aeae:	0018      	movs	r0, r3
 800aeb0:	f7fa fc51 	bl	8005756 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEH]); mp_puts(",");
 800aeb4:	4b0c      	ldr	r3, [pc, #48]	@ (800aee8 <time_print_ymdhm+0x84>)
 800aeb6:	22e0      	movs	r2, #224	@ 0xe0
 800aeb8:	589b      	ldr	r3, [r3, r2]
 800aeba:	b2db      	uxtb	r3, r3
 800aebc:	0018      	movs	r0, r3
 800aebe:	f7fa fd32 	bl	8005926 <mp_put2>
 800aec2:	4b0a      	ldr	r3, [pc, #40]	@ (800aeec <time_print_ymdhm+0x88>)
 800aec4:	0018      	movs	r0, r3
 800aec6:	f7fa fc46 	bl	8005756 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEM]);
 800aeca:	4b07      	ldr	r3, [pc, #28]	@ (800aee8 <time_print_ymdhm+0x84>)
 800aecc:	22e4      	movs	r2, #228	@ 0xe4
 800aece:	589b      	ldr	r3, [r3, r2]
 800aed0:	b2db      	uxtb	r3, r3
 800aed2:	0018      	movs	r0, r3
 800aed4:	f7fa fd27 	bl	8005926 <mp_put2>
  mp_putcrlf();
 800aed8:	f7fa fc52 	bl	8005780 <mp_putcrlf>
}
 800aedc:	46c0      	nop			@ (mov r8, r8)
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	46c0      	nop			@ (mov r8, r8)
 800aee4:	200021e4 	.word	0x200021e4
 800aee8:	20002140 	.word	0x20002140
 800aeec:	080266f0 	.word	0x080266f0

0800aef0 <is_time0_call>:

static bool is_time0_call(const char *line){
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b088      	sub	sp, #32
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
  if (!line) return false;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d101      	bne.n	800af02 <is_time0_call+0x12>
 800aefe:	2300      	movs	r3, #0
 800af00:	e084      	b.n	800b00c <is_time0_call+0x11c>
  const char *p = line;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	61fb      	str	r3, [r7, #28]
  while (*p==' '||*p=='\t') p++;
 800af06:	e002      	b.n	800af0e <is_time0_call+0x1e>
 800af08:	69fb      	ldr	r3, [r7, #28]
 800af0a:	3301      	adds	r3, #1
 800af0c:	61fb      	str	r3, [r7, #28]
 800af0e:	69fb      	ldr	r3, [r7, #28]
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	2b20      	cmp	r3, #32
 800af14:	d0f8      	beq.n	800af08 <is_time0_call+0x18>
 800af16:	69fb      	ldr	r3, [r7, #28]
 800af18:	781b      	ldrb	r3, [r3, #0]
 800af1a:	2b09      	cmp	r3, #9
 800af1c:	d0f4      	beq.n	800af08 <is_time0_call+0x18>
  if (!is_id0(*p)) return false;
 800af1e:	69fb      	ldr	r3, [r7, #28]
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	0018      	movs	r0, r3
 800af24:	f7fb f90c 	bl	8006140 <is_id0>
 800af28:	0003      	movs	r3, r0
 800af2a:	001a      	movs	r2, r3
 800af2c:	2301      	movs	r3, #1
 800af2e:	4053      	eors	r3, r2
 800af30:	b2db      	uxtb	r3, r3
 800af32:	2b00      	cmp	r3, #0
 800af34:	d001      	beq.n	800af3a <is_time0_call+0x4a>
 800af36:	2300      	movs	r3, #0
 800af38:	e068      	b.n	800b00c <is_time0_call+0x11c>
  char name[MP_NAME_LEN];
  uint16_t i=0;
 800af3a:	231a      	movs	r3, #26
 800af3c:	18fb      	adds	r3, r7, r3
 800af3e:	2200      	movs	r2, #0
 800af40:	801a      	strh	r2, [r3, #0]
  while (is_idn(*p) && i < (MP_NAME_LEN-1)) name[i++] = *p++;
 800af42:	e00c      	b.n	800af5e <is_time0_call+0x6e>
 800af44:	69fb      	ldr	r3, [r7, #28]
 800af46:	1c5a      	adds	r2, r3, #1
 800af48:	61fa      	str	r2, [r7, #28]
 800af4a:	211a      	movs	r1, #26
 800af4c:	187a      	adds	r2, r7, r1
 800af4e:	8812      	ldrh	r2, [r2, #0]
 800af50:	1879      	adds	r1, r7, r1
 800af52:	1c50      	adds	r0, r2, #1
 800af54:	8008      	strh	r0, [r1, #0]
 800af56:	7819      	ldrb	r1, [r3, #0]
 800af58:	230c      	movs	r3, #12
 800af5a:	18fb      	adds	r3, r7, r3
 800af5c:	5499      	strb	r1, [r3, r2]
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	781b      	ldrb	r3, [r3, #0]
 800af62:	0018      	movs	r0, r3
 800af64:	f7fb f90e 	bl	8006184 <is_idn>
 800af68:	1e03      	subs	r3, r0, #0
 800af6a:	d004      	beq.n	800af76 <is_time0_call+0x86>
 800af6c:	231a      	movs	r3, #26
 800af6e:	18fb      	adds	r3, r7, r3
 800af70:	881b      	ldrh	r3, [r3, #0]
 800af72:	2b0a      	cmp	r3, #10
 800af74:	d9e6      	bls.n	800af44 <is_time0_call+0x54>
  name[i]=0;
 800af76:	231a      	movs	r3, #26
 800af78:	18fb      	adds	r3, r7, r3
 800af7a:	881b      	ldrh	r3, [r3, #0]
 800af7c:	200c      	movs	r0, #12
 800af7e:	183a      	adds	r2, r7, r0
 800af80:	2100      	movs	r1, #0
 800af82:	54d1      	strb	r1, [r2, r3]
  if (mp_stricmp(name, "time") != 0) return false;
 800af84:	4a23      	ldr	r2, [pc, #140]	@ (800b014 <is_time0_call+0x124>)
 800af86:	183b      	adds	r3, r7, r0
 800af88:	0011      	movs	r1, r2
 800af8a:	0018      	movs	r0, r3
 800af8c:	f7fa fc04 	bl	8005798 <mp_stricmp>
 800af90:	1e03      	subs	r3, r0, #0
 800af92:	d004      	beq.n	800af9e <is_time0_call+0xae>
 800af94:	2300      	movs	r3, #0
 800af96:	e039      	b.n	800b00c <is_time0_call+0x11c>
  while (*p==' '||*p=='\t') p++;
 800af98:	69fb      	ldr	r3, [r7, #28]
 800af9a:	3301      	adds	r3, #1
 800af9c:	61fb      	str	r3, [r7, #28]
 800af9e:	69fb      	ldr	r3, [r7, #28]
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	2b20      	cmp	r3, #32
 800afa4:	d0f8      	beq.n	800af98 <is_time0_call+0xa8>
 800afa6:	69fb      	ldr	r3, [r7, #28]
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	2b09      	cmp	r3, #9
 800afac:	d0f4      	beq.n	800af98 <is_time0_call+0xa8>
  if (*p!='(') return false;
 800afae:	69fb      	ldr	r3, [r7, #28]
 800afb0:	781b      	ldrb	r3, [r3, #0]
 800afb2:	2b28      	cmp	r3, #40	@ 0x28
 800afb4:	d001      	beq.n	800afba <is_time0_call+0xca>
 800afb6:	2300      	movs	r3, #0
 800afb8:	e028      	b.n	800b00c <is_time0_call+0x11c>
  p++;
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	3301      	adds	r3, #1
 800afbe:	61fb      	str	r3, [r7, #28]
  while (*p==' '||*p=='\t') p++;
 800afc0:	e002      	b.n	800afc8 <is_time0_call+0xd8>
 800afc2:	69fb      	ldr	r3, [r7, #28]
 800afc4:	3301      	adds	r3, #1
 800afc6:	61fb      	str	r3, [r7, #28]
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	2b20      	cmp	r3, #32
 800afce:	d0f8      	beq.n	800afc2 <is_time0_call+0xd2>
 800afd0:	69fb      	ldr	r3, [r7, #28]
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	2b09      	cmp	r3, #9
 800afd6:	d0f4      	beq.n	800afc2 <is_time0_call+0xd2>
  if (*p!=')') return false;
 800afd8:	69fb      	ldr	r3, [r7, #28]
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	2b29      	cmp	r3, #41	@ 0x29
 800afde:	d001      	beq.n	800afe4 <is_time0_call+0xf4>
 800afe0:	2300      	movs	r3, #0
 800afe2:	e013      	b.n	800b00c <is_time0_call+0x11c>
  p++;
 800afe4:	69fb      	ldr	r3, [r7, #28]
 800afe6:	3301      	adds	r3, #1
 800afe8:	61fb      	str	r3, [r7, #28]
  while (*p==' '||*p=='\t') p++;
 800afea:	e002      	b.n	800aff2 <is_time0_call+0x102>
 800afec:	69fb      	ldr	r3, [r7, #28]
 800afee:	3301      	adds	r3, #1
 800aff0:	61fb      	str	r3, [r7, #28]
 800aff2:	69fb      	ldr	r3, [r7, #28]
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	2b20      	cmp	r3, #32
 800aff8:	d0f8      	beq.n	800afec <is_time0_call+0xfc>
 800affa:	69fb      	ldr	r3, [r7, #28]
 800affc:	781b      	ldrb	r3, [r3, #0]
 800affe:	2b09      	cmp	r3, #9
 800b000:	d0f4      	beq.n	800afec <is_time0_call+0xfc>
  return (*p==0);
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	425a      	negs	r2, r3
 800b008:	4153      	adcs	r3, r2
 800b00a:	b2db      	uxtb	r3, r3
}
 800b00c:	0018      	movs	r0, r3
 800b00e:	46bd      	mov	sp, r7
 800b010:	b008      	add	sp, #32
 800b012:	bd80      	pop	{r7, pc}
 800b014:	08025a2c 	.word	0x08025a2c

0800b018 <mp_user_builtin>:

/* ============================ Builtin functions ============================ */
int32_t mp_user_builtin(uint8_t id, uint8_t argc, const int32_t *argv){
 800b018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b01a:	b0ab      	sub	sp, #172	@ 0xac
 800b01c:	af06      	add	r7, sp, #24
 800b01e:	603a      	str	r2, [r7, #0]
 800b020:	1dfb      	adds	r3, r7, #7
 800b022:	1c02      	adds	r2, r0, #0
 800b024:	701a      	strb	r2, [r3, #0]
 800b026:	1dbb      	adds	r3, r7, #6
 800b028:	1c0a      	adds	r2, r1, #0
 800b02a:	701a      	strb	r2, [r3, #0]
  switch(id){
 800b02c:	1dfb      	adds	r3, r7, #7
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	2b0f      	cmp	r3, #15
 800b032:	d901      	bls.n	800b038 <mp_user_builtin+0x20>
 800b034:	f000 fbe7 	bl	800b806 <mp_user_builtin+0x7ee>
 800b038:	009a      	lsls	r2, r3, #2
 800b03a:	4bcc      	ldr	r3, [pc, #816]	@ (800b36c <mp_user_builtin+0x354>)
 800b03c:	18d3      	adds	r3, r2, r3
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	469f      	mov	pc, r3
    case 1: /* led(...) */
      if (argc==2){ /* led(index, w) simple white */
 800b042:	1dbb      	adds	r3, r7, #6
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	2b02      	cmp	r3, #2
 800b048:	d132      	bne.n	800b0b0 <mp_user_builtin+0x98>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	dd05      	ble.n	800b05e <mp_user_builtin+0x46>
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	b2db      	uxtb	r3, r3
 800b058:	3b01      	subs	r3, #1
 800b05a:	b2da      	uxtb	r2, r3
 800b05c:	e000      	b.n	800b060 <mp_user_builtin+0x48>
 800b05e:	2200      	movs	r2, #0
 800b060:	2363      	movs	r3, #99	@ 0x63
 800b062:	18fb      	adds	r3, r7, r3
 800b064:	701a      	strb	r2, [r3, #0]
        uint8_t w = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	3304      	adds	r3, #4
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	db0b      	blt.n	800b088 <mp_user_builtin+0x70>
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	3304      	adds	r3, #4
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	2bff      	cmp	r3, #255	@ 0xff
 800b078:	dc04      	bgt.n	800b084 <mp_user_builtin+0x6c>
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	3304      	adds	r3, #4
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	b2db      	uxtb	r3, r3
 800b082:	e002      	b.n	800b08a <mp_user_builtin+0x72>
 800b084:	23ff      	movs	r3, #255	@ 0xff
 800b086:	e000      	b.n	800b08a <mp_user_builtin+0x72>
 800b088:	2300      	movs	r3, #0
 800b08a:	2162      	movs	r1, #98	@ 0x62
 800b08c:	187a      	adds	r2, r7, r1
 800b08e:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, 0, 0, 0, w);
 800b090:	2363      	movs	r3, #99	@ 0x63
 800b092:	18fb      	adds	r3, r7, r3
 800b094:	7818      	ldrb	r0, [r3, #0]
 800b096:	187b      	adds	r3, r7, r1
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	9300      	str	r3, [sp, #0]
 800b09c:	2300      	movs	r3, #0
 800b09e:	2200      	movs	r2, #0
 800b0a0:	2100      	movs	r1, #0
 800b0a2:	f001 fe57 	bl	800cd54 <led_set_RGBW>
        led_render();
 800b0a6:	f001 fec9 	bl	800ce3c <led_render>
        return 0;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	f000 fbad 	bl	800b80a <mp_user_builtin+0x7f2>
      }
      if (argc==5){
 800b0b0:	1dbb      	adds	r3, r7, #6
 800b0b2:	781b      	ldrb	r3, [r3, #0]
 800b0b4:	2b05      	cmp	r3, #5
 800b0b6:	d000      	beq.n	800b0ba <mp_user_builtin+0xa2>
 800b0b8:	e077      	b.n	800b1aa <mp_user_builtin+0x192>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	dd05      	ble.n	800b0ce <mp_user_builtin+0xb6>
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	b2da      	uxtb	r2, r3
 800b0cc:	e000      	b.n	800b0d0 <mp_user_builtin+0xb8>
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	2368      	movs	r3, #104	@ 0x68
 800b0d2:	18fb      	adds	r3, r7, r3
 800b0d4:	701a      	strb	r2, [r3, #0]
        uint8_t r = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	3304      	adds	r3, #4
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	db0b      	blt.n	800b0f8 <mp_user_builtin+0xe0>
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	2bff      	cmp	r3, #255	@ 0xff
 800b0e8:	dc04      	bgt.n	800b0f4 <mp_user_builtin+0xdc>
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	3304      	adds	r3, #4
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	e002      	b.n	800b0fa <mp_user_builtin+0xe2>
 800b0f4:	23ff      	movs	r3, #255	@ 0xff
 800b0f6:	e000      	b.n	800b0fa <mp_user_builtin+0xe2>
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	2267      	movs	r2, #103	@ 0x67
 800b0fc:	18ba      	adds	r2, r7, r2
 800b0fe:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	3308      	adds	r3, #8
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	db0b      	blt.n	800b122 <mp_user_builtin+0x10a>
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	3308      	adds	r3, #8
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	2bff      	cmp	r3, #255	@ 0xff
 800b112:	dc04      	bgt.n	800b11e <mp_user_builtin+0x106>
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	3308      	adds	r3, #8
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	e002      	b.n	800b124 <mp_user_builtin+0x10c>
 800b11e:	23ff      	movs	r3, #255	@ 0xff
 800b120:	e000      	b.n	800b124 <mp_user_builtin+0x10c>
 800b122:	2300      	movs	r3, #0
 800b124:	2266      	movs	r2, #102	@ 0x66
 800b126:	18ba      	adds	r2, r7, r2
 800b128:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	330c      	adds	r3, #12
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	2b00      	cmp	r3, #0
 800b132:	db0b      	blt.n	800b14c <mp_user_builtin+0x134>
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	330c      	adds	r3, #12
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	2bff      	cmp	r3, #255	@ 0xff
 800b13c:	dc04      	bgt.n	800b148 <mp_user_builtin+0x130>
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	330c      	adds	r3, #12
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	b2db      	uxtb	r3, r3
 800b146:	e002      	b.n	800b14e <mp_user_builtin+0x136>
 800b148:	23ff      	movs	r3, #255	@ 0xff
 800b14a:	e000      	b.n	800b14e <mp_user_builtin+0x136>
 800b14c:	2300      	movs	r3, #0
 800b14e:	2265      	movs	r2, #101	@ 0x65
 800b150:	18ba      	adds	r2, r7, r2
 800b152:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[4]<0)?0:(argv[4]>255?255:(uint8_t)argv[4]);
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	3310      	adds	r3, #16
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	db0b      	blt.n	800b176 <mp_user_builtin+0x15e>
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	3310      	adds	r3, #16
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2bff      	cmp	r3, #255	@ 0xff
 800b166:	dc04      	bgt.n	800b172 <mp_user_builtin+0x15a>
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	3310      	adds	r3, #16
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	b2db      	uxtb	r3, r3
 800b170:	e002      	b.n	800b178 <mp_user_builtin+0x160>
 800b172:	23ff      	movs	r3, #255	@ 0xff
 800b174:	e000      	b.n	800b178 <mp_user_builtin+0x160>
 800b176:	2300      	movs	r3, #0
 800b178:	2564      	movs	r5, #100	@ 0x64
 800b17a:	197a      	adds	r2, r7, r5
 800b17c:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, r, g, b, w);
 800b17e:	2365      	movs	r3, #101	@ 0x65
 800b180:	18fb      	adds	r3, r7, r3
 800b182:	781c      	ldrb	r4, [r3, #0]
 800b184:	2366      	movs	r3, #102	@ 0x66
 800b186:	18fb      	adds	r3, r7, r3
 800b188:	781a      	ldrb	r2, [r3, #0]
 800b18a:	2367      	movs	r3, #103	@ 0x67
 800b18c:	18fb      	adds	r3, r7, r3
 800b18e:	7819      	ldrb	r1, [r3, #0]
 800b190:	2368      	movs	r3, #104	@ 0x68
 800b192:	18fb      	adds	r3, r7, r3
 800b194:	7818      	ldrb	r0, [r3, #0]
 800b196:	197b      	adds	r3, r7, r5
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	9300      	str	r3, [sp, #0]
 800b19c:	0023      	movs	r3, r4
 800b19e:	f001 fdd9 	bl	800cd54 <led_set_RGBW>
        led_render();
 800b1a2:	f001 fe4b 	bl	800ce3c <led_render>
        return 0;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	e32f      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      return -1;
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	425b      	negs	r3, r3
 800b1ae:	e32c      	b.n	800b80a <mp_user_builtin+0x7f2>

    case 2: /* wait(ms) handled specially => OP_SLEEP */
      return 0;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	e32a      	b.n	800b80a <mp_user_builtin+0x7f2>

    case 3: /* battery() -> mV */
      if (argc==0){
 800b1b4:	1dbb      	adds	r3, r7, #6
 800b1b6:	781b      	ldrb	r3, [r3, #0]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d123      	bne.n	800b204 <mp_user_builtin+0x1ec>
        ANALOG_RequestUpdate();
 800b1bc:	f000 fdf4 	bl	800bda8 <ANALOG_RequestUpdate>
        float v = ANALOG_GetBat();
 800b1c0:	f000 ff6e 	bl	800c0a0 <ANALOG_GetBat>
 800b1c4:	1c03      	adds	r3, r0, #0
 800b1c6:	248c      	movs	r4, #140	@ 0x8c
 800b1c8:	193a      	adds	r2, r7, r4
 800b1ca:	6013      	str	r3, [r2, #0]
        if (v < 0.0f) v = 0.0f;
 800b1cc:	2100      	movs	r1, #0
 800b1ce:	193b      	adds	r3, r7, r4
 800b1d0:	6818      	ldr	r0, [r3, #0]
 800b1d2:	f7f5 f985 	bl	80004e0 <__aeabi_fcmplt>
 800b1d6:	1e03      	subs	r3, r0, #0
 800b1d8:	d002      	beq.n	800b1e0 <mp_user_builtin+0x1c8>
 800b1da:	2300      	movs	r3, #0
 800b1dc:	193a      	adds	r2, r7, r4
 800b1de:	6013      	str	r3, [r2, #0]
        return (int32_t)(v * 1000.0f + 0.5f);
 800b1e0:	4963      	ldr	r1, [pc, #396]	@ (800b370 <mp_user_builtin+0x358>)
 800b1e2:	238c      	movs	r3, #140	@ 0x8c
 800b1e4:	18fb      	adds	r3, r7, r3
 800b1e6:	6818      	ldr	r0, [r3, #0]
 800b1e8:	f7f5 ff96 	bl	8001118 <__aeabi_fmul>
 800b1ec:	1c03      	adds	r3, r0, #0
 800b1ee:	21fc      	movs	r1, #252	@ 0xfc
 800b1f0:	0589      	lsls	r1, r1, #22
 800b1f2:	1c18      	adds	r0, r3, #0
 800b1f4:	f7f5 fbd0 	bl	8000998 <__aeabi_fadd>
 800b1f8:	1c03      	adds	r3, r0, #0
 800b1fa:	1c18      	adds	r0, r3, #0
 800b1fc:	f7f6 fb60 	bl	80018c0 <__aeabi_f2iz>
 800b200:	0003      	movs	r3, r0
 800b202:	e302      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      return -1;
 800b204:	2301      	movs	r3, #1
 800b206:	425b      	negs	r3, r3
 800b208:	e2ff      	b.n	800b80a <mp_user_builtin+0x7f2>

    case 4: /* rng() -> 0..255 */
      {
        uint32_t r=0; if (HAL_RNG_GenerateRandomNumber(&hrng,&r)==HAL_OK) return (int32_t)(r & 0xFF); return -1;
 800b20a:	2300      	movs	r3, #0
 800b20c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b20e:	235c      	movs	r3, #92	@ 0x5c
 800b210:	18fa      	adds	r2, r7, r3
 800b212:	4b58      	ldr	r3, [pc, #352]	@ (800b374 <mp_user_builtin+0x35c>)
 800b214:	0011      	movs	r1, r2
 800b216:	0018      	movs	r0, r3
 800b218:	f00a fec4 	bl	8015fa4 <HAL_RNG_GenerateRandomNumber>
 800b21c:	1e03      	subs	r3, r0, #0
 800b21e:	d104      	bne.n	800b22a <mp_user_builtin+0x212>
 800b220:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b222:	001a      	movs	r2, r3
 800b224:	23ff      	movs	r3, #255	@ 0xff
 800b226:	4013      	ands	r3, r2
 800b228:	e2ef      	b.n	800b80a <mp_user_builtin+0x7f2>
 800b22a:	2301      	movs	r3, #1
 800b22c:	425b      	negs	r3, r3
 800b22e:	e2ec      	b.n	800b80a <mp_user_builtin+0x7f2>
      }

    case 5: /* temp() -> degC*10 */
      {
        float t=0.0f; if (T(&t)==HAL_OK) return (int32_t)(t*10.0f); return -1;
 800b230:	2300      	movs	r3, #0
 800b232:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b234:	2358      	movs	r3, #88	@ 0x58
 800b236:	18fb      	adds	r3, r7, r3
 800b238:	0018      	movs	r0, r3
 800b23a:	f000 ffe3 	bl	800c204 <T>
 800b23e:	1e03      	subs	r3, r0, #0
 800b240:	d10a      	bne.n	800b258 <mp_user_builtin+0x240>
 800b242:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b244:	494c      	ldr	r1, [pc, #304]	@ (800b378 <mp_user_builtin+0x360>)
 800b246:	1c18      	adds	r0, r3, #0
 800b248:	f7f5 ff66 	bl	8001118 <__aeabi_fmul>
 800b24c:	1c03      	adds	r3, r0, #0
 800b24e:	1c18      	adds	r0, r3, #0
 800b250:	f7f6 fb36 	bl	80018c0 <__aeabi_f2iz>
 800b254:	0003      	movs	r3, r0
 800b256:	e2d8      	b.n	800b80a <mp_user_builtin+0x7f2>
 800b258:	2301      	movs	r3, #1
 800b25a:	425b      	negs	r3, r3
 800b25c:	e2d5      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
    case 6: /* hum() -> %*10 */
      {
        float h=0.0f; if (RH(&h)==HAL_OK) return (int32_t)(h*10.0f); return -1;
 800b25e:	2300      	movs	r3, #0
 800b260:	657b      	str	r3, [r7, #84]	@ 0x54
 800b262:	2354      	movs	r3, #84	@ 0x54
 800b264:	18fb      	adds	r3, r7, r3
 800b266:	0018      	movs	r0, r3
 800b268:	f000 ffa0 	bl	800c1ac <RH>
 800b26c:	1e03      	subs	r3, r0, #0
 800b26e:	d10a      	bne.n	800b286 <mp_user_builtin+0x26e>
 800b270:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b272:	4941      	ldr	r1, [pc, #260]	@ (800b378 <mp_user_builtin+0x360>)
 800b274:	1c18      	adds	r0, r3, #0
 800b276:	f7f5 ff4f 	bl	8001118 <__aeabi_fmul>
 800b27a:	1c03      	adds	r3, r0, #0
 800b27c:	1c18      	adds	r0, r3, #0
 800b27e:	f7f6 fb1f 	bl	80018c0 <__aeabi_f2iz>
 800b282:	0003      	movs	r3, r0
 800b284:	e2c1      	b.n	800b80a <mp_user_builtin+0x7f2>
 800b286:	2301      	movs	r3, #1
 800b288:	425b      	negs	r3, r3
 800b28a:	e2be      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
    case 7: /* press() -> hPa*10 */
      {
        float p=0.0f; if (P(&p)==HAL_OK) return (int32_t)(p*10.0f); return -1;
 800b28c:	2300      	movs	r3, #0
 800b28e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b290:	2350      	movs	r3, #80	@ 0x50
 800b292:	18fb      	adds	r3, r7, r3
 800b294:	0018      	movs	r0, r3
 800b296:	f000 ffe1 	bl	800c25c <P>
 800b29a:	1e03      	subs	r3, r0, #0
 800b29c:	d10a      	bne.n	800b2b4 <mp_user_builtin+0x29c>
 800b29e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2a0:	4935      	ldr	r1, [pc, #212]	@ (800b378 <mp_user_builtin+0x360>)
 800b2a2:	1c18      	adds	r0, r3, #0
 800b2a4:	f7f5 ff38 	bl	8001118 <__aeabi_fmul>
 800b2a8:	1c03      	adds	r3, r0, #0
 800b2aa:	1c18      	adds	r0, r3, #0
 800b2ac:	f7f6 fb08 	bl	80018c0 <__aeabi_f2iz>
 800b2b0:	0003      	movs	r3, r0
 800b2b2:	e2aa      	b.n	800b80a <mp_user_builtin+0x7f2>
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	425b      	negs	r3, r3
 800b2b8:	e2a7      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
    case 8: /* btn() -> B1B2BL as decimal 0-111 */
      {
        uint8_t b1 = (uint8_t)HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 800b2ba:	256b      	movs	r5, #107	@ 0x6b
 800b2bc:	197c      	adds	r4, r7, r5
 800b2be:	23a0      	movs	r3, #160	@ 0xa0
 800b2c0:	05db      	lsls	r3, r3, #23
 800b2c2:	2101      	movs	r1, #1
 800b2c4:	0018      	movs	r0, r3
 800b2c6:	f005 fb69 	bl	801099c <HAL_GPIO_ReadPin>
 800b2ca:	0003      	movs	r3, r0
 800b2cc:	7023      	strb	r3, [r4, #0]
        uint8_t b2 = (uint8_t)HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 800b2ce:	266a      	movs	r6, #106	@ 0x6a
 800b2d0:	19bc      	adds	r4, r7, r6
 800b2d2:	23a0      	movs	r3, #160	@ 0xa0
 800b2d4:	05db      	lsls	r3, r3, #23
 800b2d6:	2104      	movs	r1, #4
 800b2d8:	0018      	movs	r0, r3
 800b2da:	f005 fb5f 	bl	801099c <HAL_GPIO_ReadPin>
 800b2de:	0003      	movs	r3, r0
 800b2e0:	7023      	strb	r3, [r4, #0]
        uint8_t bl = (uint8_t)HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin);
 800b2e2:	2369      	movs	r3, #105	@ 0x69
 800b2e4:	18fc      	adds	r4, r7, r3
 800b2e6:	4b25      	ldr	r3, [pc, #148]	@ (800b37c <mp_user_builtin+0x364>)
 800b2e8:	2108      	movs	r1, #8
 800b2ea:	0018      	movs	r0, r3
 800b2ec:	f005 fb56 	bl	801099c <HAL_GPIO_ReadPin>
 800b2f0:	0003      	movs	r3, r0
 800b2f2:	7023      	strb	r3, [r4, #0]
        return (int32_t)(b1*100 + b2*10 + bl);
 800b2f4:	197b      	adds	r3, r7, r5
 800b2f6:	781b      	ldrb	r3, [r3, #0]
 800b2f8:	2264      	movs	r2, #100	@ 0x64
 800b2fa:	435a      	muls	r2, r3
 800b2fc:	0011      	movs	r1, r2
 800b2fe:	19bb      	adds	r3, r7, r6
 800b300:	781a      	ldrb	r2, [r3, #0]
 800b302:	0013      	movs	r3, r2
 800b304:	009b      	lsls	r3, r3, #2
 800b306:	189b      	adds	r3, r3, r2
 800b308:	005b      	lsls	r3, r3, #1
 800b30a:	18ca      	adds	r2, r1, r3
 800b30c:	2369      	movs	r3, #105	@ 0x69
 800b30e:	18fb      	adds	r3, r7, r3
 800b310:	781b      	ldrb	r3, [r3, #0]
 800b312:	18d3      	adds	r3, r2, r3
 800b314:	e279      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
    case 9: /* mic() -> dbfs*100 */
      {
        float db=MIC_LastDbFS();
 800b316:	f002 fad9 	bl	800d8cc <MIC_LastDbFS>
 800b31a:	1c03      	adds	r3, r0, #0
 800b31c:	66fb      	str	r3, [r7, #108]	@ 0x6c
        return (int32_t)(db*100.0f);
 800b31e:	4918      	ldr	r1, [pc, #96]	@ (800b380 <mp_user_builtin+0x368>)
 800b320:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b322:	f7f5 fef9 	bl	8001118 <__aeabi_fmul>
 800b326:	1c03      	adds	r3, r0, #0
 800b328:	1c18      	adds	r0, r3, #0
 800b32a:	f7f6 fac9 	bl	80018c0 <__aeabi_f2iz>
 800b32e:	0003      	movs	r3, r0
 800b330:	e26b      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
    case 10: /* time() or time(yy,mo,dd,hh,mm) */
      if (argc==0){
 800b332:	1dbb      	adds	r3, r7, #6
 800b334:	781b      	ldrb	r3, [r3, #0]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d105      	bne.n	800b346 <mp_user_builtin+0x32e>
        time_update_vars(g_vm.vars);
 800b33a:	4b12      	ldr	r3, [pc, #72]	@ (800b384 <mp_user_builtin+0x36c>)
 800b33c:	0018      	movs	r0, r3
 800b33e:	f7ff fd47 	bl	800add0 <time_update_vars>
        return 0;
 800b342:	2300      	movs	r3, #0
 800b344:	e261      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      if (argc==5){
 800b346:	1dbb      	adds	r3, r7, #6
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	2b05      	cmp	r3, #5
 800b34c:	d000      	beq.n	800b350 <mp_user_builtin+0x338>
 800b34e:	e0a0      	b.n	800b492 <mp_user_builtin+0x47a>
        uint8_t yy = (argv[0]<0)?0:(argv[0]>99?99:(uint8_t)argv[0]);
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	2b00      	cmp	r3, #0
 800b356:	db17      	blt.n	800b388 <mp_user_builtin+0x370>
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	2b63      	cmp	r3, #99	@ 0x63
 800b35e:	dc03      	bgt.n	800b368 <mp_user_builtin+0x350>
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	b2db      	uxtb	r3, r3
 800b366:	e010      	b.n	800b38a <mp_user_builtin+0x372>
 800b368:	2363      	movs	r3, #99	@ 0x63
 800b36a:	e00e      	b.n	800b38a <mp_user_builtin+0x372>
 800b36c:	08026e54 	.word	0x08026e54
 800b370:	447a0000 	.word	0x447a0000
 800b374:	20000404 	.word	0x20000404
 800b378:	41200000 	.word	0x41200000
 800b37c:	50001400 	.word	0x50001400
 800b380:	42c80000 	.word	0x42c80000
 800b384:	200021e4 	.word	0x200021e4
 800b388:	2300      	movs	r3, #0
 800b38a:	2274      	movs	r2, #116	@ 0x74
 800b38c:	18ba      	adds	r2, r7, r2
 800b38e:	7013      	strb	r3, [r2, #0]
        uint8_t mo = (argv[1]<1)?1:(argv[1]>12?12:(uint8_t)argv[1]);
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	3304      	adds	r3, #4
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2b00      	cmp	r3, #0
 800b398:	dd0b      	ble.n	800b3b2 <mp_user_builtin+0x39a>
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	3304      	adds	r3, #4
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	2b0c      	cmp	r3, #12
 800b3a2:	dc04      	bgt.n	800b3ae <mp_user_builtin+0x396>
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	3304      	adds	r3, #4
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	e002      	b.n	800b3b4 <mp_user_builtin+0x39c>
 800b3ae:	230c      	movs	r3, #12
 800b3b0:	e000      	b.n	800b3b4 <mp_user_builtin+0x39c>
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	2273      	movs	r2, #115	@ 0x73
 800b3b6:	18ba      	adds	r2, r7, r2
 800b3b8:	7013      	strb	r3, [r2, #0]
        uint8_t dd = (argv[2]<1)?1:(argv[2]>31?31:(uint8_t)argv[2]);
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	3308      	adds	r3, #8
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	dd0b      	ble.n	800b3dc <mp_user_builtin+0x3c4>
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	3308      	adds	r3, #8
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	2b1f      	cmp	r3, #31
 800b3cc:	dc04      	bgt.n	800b3d8 <mp_user_builtin+0x3c0>
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	3308      	adds	r3, #8
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	e002      	b.n	800b3de <mp_user_builtin+0x3c6>
 800b3d8:	231f      	movs	r3, #31
 800b3da:	e000      	b.n	800b3de <mp_user_builtin+0x3c6>
 800b3dc:	2301      	movs	r3, #1
 800b3de:	2272      	movs	r2, #114	@ 0x72
 800b3e0:	18ba      	adds	r2, r7, r2
 800b3e2:	7013      	strb	r3, [r2, #0]
        uint8_t hh = (argv[3]<0)?0:(argv[3]>23?23:(uint8_t)argv[3]);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	330c      	adds	r3, #12
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	db0b      	blt.n	800b406 <mp_user_builtin+0x3ee>
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	330c      	adds	r3, #12
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	2b17      	cmp	r3, #23
 800b3f6:	dc04      	bgt.n	800b402 <mp_user_builtin+0x3ea>
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	330c      	adds	r3, #12
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	b2db      	uxtb	r3, r3
 800b400:	e002      	b.n	800b408 <mp_user_builtin+0x3f0>
 800b402:	2317      	movs	r3, #23
 800b404:	e000      	b.n	800b408 <mp_user_builtin+0x3f0>
 800b406:	2300      	movs	r3, #0
 800b408:	2271      	movs	r2, #113	@ 0x71
 800b40a:	18ba      	adds	r2, r7, r2
 800b40c:	7013      	strb	r3, [r2, #0]
        uint8_t mm = (argv[4]<0)?0:(argv[4]>59?59:(uint8_t)argv[4]);
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	3310      	adds	r3, #16
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2b00      	cmp	r3, #0
 800b416:	db0b      	blt.n	800b430 <mp_user_builtin+0x418>
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	3310      	adds	r3, #16
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	2b3b      	cmp	r3, #59	@ 0x3b
 800b420:	dc04      	bgt.n	800b42c <mp_user_builtin+0x414>
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	3310      	adds	r3, #16
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	e002      	b.n	800b432 <mp_user_builtin+0x41a>
 800b42c:	233b      	movs	r3, #59	@ 0x3b
 800b42e:	e000      	b.n	800b432 <mp_user_builtin+0x41a>
 800b430:	2300      	movs	r3, #0
 800b432:	2170      	movs	r1, #112	@ 0x70
 800b434:	187a      	adds	r2, r7, r1
 800b436:	7013      	strb	r3, [r2, #0]
        char buf[RTC_DATETIME_STRING_SIZE];
        snprintf(buf,sizeof(buf), "%02u:%02u:%02u_%02u.%02u.%02u", hh, mm, 0u, yy, mo, dd);
 800b438:	2371      	movs	r3, #113	@ 0x71
 800b43a:	18fb      	adds	r3, r7, r3
 800b43c:	781e      	ldrb	r6, [r3, #0]
 800b43e:	187b      	adds	r3, r7, r1
 800b440:	781b      	ldrb	r3, [r3, #0]
 800b442:	2274      	movs	r2, #116	@ 0x74
 800b444:	18ba      	adds	r2, r7, r2
 800b446:	7812      	ldrb	r2, [r2, #0]
 800b448:	2173      	movs	r1, #115	@ 0x73
 800b44a:	1879      	adds	r1, r7, r1
 800b44c:	7809      	ldrb	r1, [r1, #0]
 800b44e:	2072      	movs	r0, #114	@ 0x72
 800b450:	1838      	adds	r0, r7, r0
 800b452:	7800      	ldrb	r0, [r0, #0]
 800b454:	4dbe      	ldr	r5, [pc, #760]	@ (800b750 <mp_user_builtin+0x738>)
 800b456:	2438      	movs	r4, #56	@ 0x38
 800b458:	193c      	adds	r4, r7, r4
 800b45a:	9004      	str	r0, [sp, #16]
 800b45c:	9103      	str	r1, [sp, #12]
 800b45e:	9202      	str	r2, [sp, #8]
 800b460:	2200      	movs	r2, #0
 800b462:	9201      	str	r2, [sp, #4]
 800b464:	9300      	str	r3, [sp, #0]
 800b466:	0033      	movs	r3, r6
 800b468:	002a      	movs	r2, r5
 800b46a:	2118      	movs	r1, #24
 800b46c:	0020      	movs	r0, r4
 800b46e:	f015 fc5b 	bl	8020d28 <sniprintf>
        if (RTC_SetClock(buf)==HAL_OK){
 800b472:	2438      	movs	r4, #56	@ 0x38
 800b474:	193b      	adds	r3, r7, r4
 800b476:	0018      	movs	r0, r3
 800b478:	f002 fa84 	bl	800d984 <RTC_SetClock>
 800b47c:	1e03      	subs	r3, r0, #0
 800b47e:	d105      	bne.n	800b48c <mp_user_builtin+0x474>
          time_update_vars(g_vm.vars);
 800b480:	4bb4      	ldr	r3, [pc, #720]	@ (800b754 <mp_user_builtin+0x73c>)
 800b482:	0018      	movs	r0, r3
 800b484:	f7ff fca4 	bl	800add0 <time_update_vars>
          return 0;
 800b488:	2300      	movs	r3, #0
 800b48a:	e1be      	b.n	800b80a <mp_user_builtin+0x7f2>
        }
        return -1;
 800b48c:	2301      	movs	r3, #1
 800b48e:	425b      	negs	r3, r3
 800b490:	e1bb      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      if (argc==3){
 800b492:	1dbb      	adds	r3, r7, #6
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	2b03      	cmp	r3, #3
 800b498:	d14d      	bne.n	800b536 <mp_user_builtin+0x51e>
        int yy=0,mo=0,dd=0,hh=0,mm=0,ss=0;
 800b49a:	2300      	movs	r3, #0
 800b49c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b49e:	2300      	movs	r3, #0
 800b4a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	623b      	str	r3, [r7, #32]
        if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return -1;
 800b4b2:	2328      	movs	r3, #40	@ 0x28
 800b4b4:	18fc      	adds	r4, r7, r3
 800b4b6:	232c      	movs	r3, #44	@ 0x2c
 800b4b8:	18fa      	adds	r2, r7, r3
 800b4ba:	2330      	movs	r3, #48	@ 0x30
 800b4bc:	18f9      	adds	r1, r7, r3
 800b4be:	2334      	movs	r3, #52	@ 0x34
 800b4c0:	18f8      	adds	r0, r7, r3
 800b4c2:	2320      	movs	r3, #32
 800b4c4:	18fb      	adds	r3, r7, r3
 800b4c6:	9301      	str	r3, [sp, #4]
 800b4c8:	2324      	movs	r3, #36	@ 0x24
 800b4ca:	18fb      	adds	r3, r7, r3
 800b4cc:	9300      	str	r3, [sp, #0]
 800b4ce:	0023      	movs	r3, r4
 800b4d0:	f7ff fc1a 	bl	800ad08 <time_read_ymdhms>
 800b4d4:	0003      	movs	r3, r0
 800b4d6:	001a      	movs	r2, r3
 800b4d8:	2301      	movs	r3, #1
 800b4da:	4053      	eors	r3, r2
 800b4dc:	b2db      	uxtb	r3, r3
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d002      	beq.n	800b4e8 <mp_user_builtin+0x4d0>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	425b      	negs	r3, r3
 800b4e6:	e190      	b.n	800b80a <mp_user_builtin+0x7f2>
        char buf[RTC_DATETIME_STRING_SIZE];
        snprintf(buf,sizeof(buf), "%02ld:%02ld:%02ld_%02d.%02d.%02d", (long)argv[0], (long)argv[1], (long)argv[2], yy, mo, dd);
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	469c      	mov	ip, r3
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	3304      	adds	r3, #4
 800b4f2:	681a      	ldr	r2, [r3, #0]
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	3308      	adds	r3, #8
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b4fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b4fe:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 800b500:	4e95      	ldr	r6, [pc, #596]	@ (800b758 <mp_user_builtin+0x740>)
 800b502:	2508      	movs	r5, #8
 800b504:	197d      	adds	r5, r7, r5
 800b506:	9404      	str	r4, [sp, #16]
 800b508:	9003      	str	r0, [sp, #12]
 800b50a:	9102      	str	r1, [sp, #8]
 800b50c:	9301      	str	r3, [sp, #4]
 800b50e:	9200      	str	r2, [sp, #0]
 800b510:	4663      	mov	r3, ip
 800b512:	0032      	movs	r2, r6
 800b514:	2118      	movs	r1, #24
 800b516:	0028      	movs	r0, r5
 800b518:	f015 fc06 	bl	8020d28 <sniprintf>
        if (RTC_SetClock(buf)==HAL_OK){
 800b51c:	2508      	movs	r5, #8
 800b51e:	197b      	adds	r3, r7, r5
 800b520:	0018      	movs	r0, r3
 800b522:	f002 fa2f 	bl	800d984 <RTC_SetClock>
 800b526:	1e03      	subs	r3, r0, #0
 800b528:	d105      	bne.n	800b536 <mp_user_builtin+0x51e>
          time_update_vars(g_vm.vars);
 800b52a:	4b8a      	ldr	r3, [pc, #552]	@ (800b754 <mp_user_builtin+0x73c>)
 800b52c:	0018      	movs	r0, r3
 800b52e:	f7ff fc4f 	bl	800add0 <time_update_vars>
          return 0;
 800b532:	2300      	movs	r3, #0
 800b534:	e169      	b.n	800b80a <mp_user_builtin+0x7f2>
        }
      }
      return -1;
 800b536:	2301      	movs	r3, #1
 800b538:	425b      	negs	r3, r3
 800b53a:	e166      	b.n	800b80a <mp_user_builtin+0x7f2>
    case 11: /* setalarm(h,m,s) daily, alarm() -> active */
      if (argc==0){
 800b53c:	1dbb      	adds	r3, r7, #6
 800b53e:	781b      	ldrb	r3, [r3, #0]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d103      	bne.n	800b54c <mp_user_builtin+0x534>
        return (int32_t)RTC_AlarmTrigger;
 800b544:	4b85      	ldr	r3, [pc, #532]	@ (800b75c <mp_user_builtin+0x744>)
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	e15e      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      if (argc>=2){
 800b54c:	1dbb      	adds	r3, r7, #6
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	2b01      	cmp	r3, #1
 800b552:	d950      	bls.n	800b5f6 <mp_user_builtin+0x5de>
        uint8_t hh = (argv[0]<0)?0:(argv[0]>23?23:(uint8_t)argv[0]);
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	db09      	blt.n	800b570 <mp_user_builtin+0x558>
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	2b17      	cmp	r3, #23
 800b562:	dc03      	bgt.n	800b56c <mp_user_builtin+0x554>
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	e002      	b.n	800b572 <mp_user_builtin+0x55a>
 800b56c:	2317      	movs	r3, #23
 800b56e:	e000      	b.n	800b572 <mp_user_builtin+0x55a>
 800b570:	2300      	movs	r3, #0
 800b572:	2277      	movs	r2, #119	@ 0x77
 800b574:	18ba      	adds	r2, r7, r2
 800b576:	7013      	strb	r3, [r2, #0]
        uint8_t mm = (argv[1]<0)?0:(argv[1]>59?59:(uint8_t)argv[1]);
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	3304      	adds	r3, #4
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	db0b      	blt.n	800b59a <mp_user_builtin+0x582>
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	3304      	adds	r3, #4
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	2b3b      	cmp	r3, #59	@ 0x3b
 800b58a:	dc04      	bgt.n	800b596 <mp_user_builtin+0x57e>
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	3304      	adds	r3, #4
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	b2db      	uxtb	r3, r3
 800b594:	e002      	b.n	800b59c <mp_user_builtin+0x584>
 800b596:	233b      	movs	r3, #59	@ 0x3b
 800b598:	e000      	b.n	800b59c <mp_user_builtin+0x584>
 800b59a:	2300      	movs	r3, #0
 800b59c:	2276      	movs	r2, #118	@ 0x76
 800b59e:	18ba      	adds	r2, r7, r2
 800b5a0:	7013      	strb	r3, [r2, #0]
        uint8_t dur= (argc>=3)? ((argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2])) : 30;
 800b5a2:	1dbb      	adds	r3, r7, #6
 800b5a4:	781b      	ldrb	r3, [r3, #0]
 800b5a6:	2b02      	cmp	r3, #2
 800b5a8:	d912      	bls.n	800b5d0 <mp_user_builtin+0x5b8>
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	3308      	adds	r3, #8
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	db0b      	blt.n	800b5cc <mp_user_builtin+0x5b4>
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	3308      	adds	r3, #8
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	2bff      	cmp	r3, #255	@ 0xff
 800b5bc:	dc04      	bgt.n	800b5c8 <mp_user_builtin+0x5b0>
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	3308      	adds	r3, #8
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	e004      	b.n	800b5d2 <mp_user_builtin+0x5ba>
 800b5c8:	23ff      	movs	r3, #255	@ 0xff
 800b5ca:	e002      	b.n	800b5d2 <mp_user_builtin+0x5ba>
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	e000      	b.n	800b5d2 <mp_user_builtin+0x5ba>
 800b5d0:	231e      	movs	r3, #30
 800b5d2:	2175      	movs	r1, #117	@ 0x75
 800b5d4:	187a      	adds	r2, r7, r1
 800b5d6:	7013      	strb	r3, [r2, #0]
        if (RTC_SetDailyAlarm(hh, mm, dur)==HAL_OK) return 0;
 800b5d8:	187b      	adds	r3, r7, r1
 800b5da:	781a      	ldrb	r2, [r3, #0]
 800b5dc:	2376      	movs	r3, #118	@ 0x76
 800b5de:	18fb      	adds	r3, r7, r3
 800b5e0:	7819      	ldrb	r1, [r3, #0]
 800b5e2:	2377      	movs	r3, #119	@ 0x77
 800b5e4:	18fb      	adds	r3, r7, r3
 800b5e6:	781b      	ldrb	r3, [r3, #0]
 800b5e8:	0018      	movs	r0, r3
 800b5ea:	f002 fb13 	bl	800dc14 <RTC_SetDailyAlarm>
 800b5ee:	1e03      	subs	r3, r0, #0
 800b5f0:	d101      	bne.n	800b5f6 <mp_user_builtin+0x5de>
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	e109      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      return -1;
 800b5f6:	2301      	movs	r3, #1
 800b5f8:	425b      	negs	r3, r3
 800b5fa:	e106      	b.n	800b80a <mp_user_builtin+0x7f2>
    case 12: /* light() -> lux */
      if (argc==0){
 800b5fc:	1dbb      	adds	r3, r7, #6
 800b5fe:	781b      	ldrb	r3, [r3, #0]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d11e      	bne.n	800b642 <mp_user_builtin+0x62a>
        ANALOG_RequestUpdate();
 800b604:	f000 fbd0 	bl	800bda8 <ANALOG_RequestUpdate>
        float l = ANALOG_GetLight();
 800b608:	f000 fd40 	bl	800c08c <ANALOG_GetLight>
 800b60c:	1c03      	adds	r3, r0, #0
 800b60e:	2488      	movs	r4, #136	@ 0x88
 800b610:	193a      	adds	r2, r7, r4
 800b612:	6013      	str	r3, [r2, #0]
        if (l < 0.0f) l = 0.0f;
 800b614:	2100      	movs	r1, #0
 800b616:	193b      	adds	r3, r7, r4
 800b618:	6818      	ldr	r0, [r3, #0]
 800b61a:	f7f4 ff61 	bl	80004e0 <__aeabi_fcmplt>
 800b61e:	1e03      	subs	r3, r0, #0
 800b620:	d002      	beq.n	800b628 <mp_user_builtin+0x610>
 800b622:	2300      	movs	r3, #0
 800b624:	193a      	adds	r2, r7, r4
 800b626:	6013      	str	r3, [r2, #0]
        return (int32_t)(l + 0.5f);
 800b628:	21fc      	movs	r1, #252	@ 0xfc
 800b62a:	0589      	lsls	r1, r1, #22
 800b62c:	2388      	movs	r3, #136	@ 0x88
 800b62e:	18fb      	adds	r3, r7, r3
 800b630:	6818      	ldr	r0, [r3, #0]
 800b632:	f7f5 f9b1 	bl	8000998 <__aeabi_fadd>
 800b636:	1c03      	adds	r3, r0, #0
 800b638:	1c18      	adds	r0, r3, #0
 800b63a:	f7f6 f941 	bl	80018c0 <__aeabi_f2iz>
 800b63e:	0003      	movs	r3, r0
 800b640:	e0e3      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      return -1;
 800b642:	2301      	movs	r3, #1
 800b644:	425b      	negs	r3, r3
 800b646:	e0e0      	b.n	800b80a <mp_user_builtin+0x7f2>
    case 13: /* ledon(r,g,b,w) */
      if (argc==0){
 800b648:	1dbb      	adds	r3, r7, #6
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d103      	bne.n	800b658 <mp_user_builtin+0x640>
        led_render();
 800b650:	f001 fbf4 	bl	800ce3c <led_render>
        return 0;
 800b654:	2300      	movs	r3, #0
 800b656:	e0d8      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      if (argc==4){
 800b658:	1dbb      	adds	r3, r7, #6
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	2b04      	cmp	r3, #4
 800b65e:	d162      	bne.n	800b726 <mp_user_builtin+0x70e>
        uint8_t r = (argv[0]<0)?0:(argv[0]>255?255:(uint8_t)argv[0]);
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	db09      	blt.n	800b67c <mp_user_builtin+0x664>
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	2bff      	cmp	r3, #255	@ 0xff
 800b66e:	dc03      	bgt.n	800b678 <mp_user_builtin+0x660>
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	b2db      	uxtb	r3, r3
 800b676:	e002      	b.n	800b67e <mp_user_builtin+0x666>
 800b678:	23ff      	movs	r3, #255	@ 0xff
 800b67a:	e000      	b.n	800b67e <mp_user_builtin+0x666>
 800b67c:	2300      	movs	r3, #0
 800b67e:	227b      	movs	r2, #123	@ 0x7b
 800b680:	18ba      	adds	r2, r7, r2
 800b682:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	3304      	adds	r3, #4
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	db0b      	blt.n	800b6a6 <mp_user_builtin+0x68e>
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	3304      	adds	r3, #4
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	2bff      	cmp	r3, #255	@ 0xff
 800b696:	dc04      	bgt.n	800b6a2 <mp_user_builtin+0x68a>
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	3304      	adds	r3, #4
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	e002      	b.n	800b6a8 <mp_user_builtin+0x690>
 800b6a2:	23ff      	movs	r3, #255	@ 0xff
 800b6a4:	e000      	b.n	800b6a8 <mp_user_builtin+0x690>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	227a      	movs	r2, #122	@ 0x7a
 800b6aa:	18ba      	adds	r2, r7, r2
 800b6ac:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	3308      	adds	r3, #8
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	db0b      	blt.n	800b6d0 <mp_user_builtin+0x6b8>
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	3308      	adds	r3, #8
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	2bff      	cmp	r3, #255	@ 0xff
 800b6c0:	dc04      	bgt.n	800b6cc <mp_user_builtin+0x6b4>
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	3308      	adds	r3, #8
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	b2db      	uxtb	r3, r3
 800b6ca:	e002      	b.n	800b6d2 <mp_user_builtin+0x6ba>
 800b6cc:	23ff      	movs	r3, #255	@ 0xff
 800b6ce:	e000      	b.n	800b6d2 <mp_user_builtin+0x6ba>
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	2279      	movs	r2, #121	@ 0x79
 800b6d4:	18ba      	adds	r2, r7, r2
 800b6d6:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	330c      	adds	r3, #12
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	db0b      	blt.n	800b6fa <mp_user_builtin+0x6e2>
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	330c      	adds	r3, #12
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	2bff      	cmp	r3, #255	@ 0xff
 800b6ea:	dc04      	bgt.n	800b6f6 <mp_user_builtin+0x6de>
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	330c      	adds	r3, #12
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	b2db      	uxtb	r3, r3
 800b6f4:	e002      	b.n	800b6fc <mp_user_builtin+0x6e4>
 800b6f6:	23ff      	movs	r3, #255	@ 0xff
 800b6f8:	e000      	b.n	800b6fc <mp_user_builtin+0x6e4>
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	2178      	movs	r1, #120	@ 0x78
 800b6fe:	187a      	adds	r2, r7, r1
 800b700:	7013      	strb	r3, [r2, #0]
        led_set_all_RGBW(r, g, b, w);
 800b702:	187b      	adds	r3, r7, r1
 800b704:	781c      	ldrb	r4, [r3, #0]
 800b706:	2379      	movs	r3, #121	@ 0x79
 800b708:	18fb      	adds	r3, r7, r3
 800b70a:	781a      	ldrb	r2, [r3, #0]
 800b70c:	237a      	movs	r3, #122	@ 0x7a
 800b70e:	18fb      	adds	r3, r7, r3
 800b710:	7819      	ldrb	r1, [r3, #0]
 800b712:	237b      	movs	r3, #123	@ 0x7b
 800b714:	18fb      	adds	r3, r7, r3
 800b716:	7818      	ldrb	r0, [r3, #0]
 800b718:	0023      	movs	r3, r4
 800b71a:	f001 fb59 	bl	800cdd0 <led_set_all_RGBW>
        led_render();
 800b71e:	f001 fb8d 	bl	800ce3c <led_render>
        return 0;
 800b722:	2300      	movs	r3, #0
 800b724:	e071      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      return -1;
 800b726:	2301      	movs	r3, #1
 800b728:	425b      	negs	r3, r3
 800b72a:	e06e      	b.n	800b80a <mp_user_builtin+0x7f2>
    case 14: /* ledoff() */
      if (argc==0){
 800b72c:	1dbb      	adds	r3, r7, #6
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d109      	bne.n	800b748 <mp_user_builtin+0x730>
        led_set_all_RGBW(0, 0, 0, 0);
 800b734:	2300      	movs	r3, #0
 800b736:	2200      	movs	r2, #0
 800b738:	2100      	movs	r1, #0
 800b73a:	2000      	movs	r0, #0
 800b73c:	f001 fb48 	bl	800cdd0 <led_set_all_RGBW>
        led_render();
 800b740:	f001 fb7c 	bl	800ce3c <led_render>
        return 0;
 800b744:	2300      	movs	r3, #0
 800b746:	e060      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      return -1;
 800b748:	2301      	movs	r3, #1
 800b74a:	425b      	negs	r3, r3
 800b74c:	e05d      	b.n	800b80a <mp_user_builtin+0x7f2>
 800b74e:	46c0      	nop			@ (mov r8, r8)
 800b750:	080266f4 	.word	0x080266f4
 800b754:	200021e4 	.word	0x200021e4
 800b758:	08026714 	.word	0x08026714
 800b75c:	20003afb 	.word	0x20003afb
    case 15: /* beep(freq,vol,ms) */
      if (argc==3){
 800b760:	1dbb      	adds	r3, r7, #6
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	2b03      	cmp	r3, #3
 800b766:	d14b      	bne.n	800b800 <mp_user_builtin+0x7e8>
        int32_t f = argv[0];
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2284      	movs	r2, #132	@ 0x84
 800b76e:	18b9      	adds	r1, r7, r2
 800b770:	600b      	str	r3, [r1, #0]
        int32_t v = argv[1];
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	3304      	adds	r3, #4
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	2180      	movs	r1, #128	@ 0x80
 800b77a:	1879      	adds	r1, r7, r1
 800b77c:	600b      	str	r3, [r1, #0]
        int32_t ms = argv[2];
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	3308      	adds	r3, #8
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (f < 1) f = 1;
 800b786:	18bb      	adds	r3, r7, r2
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	dc02      	bgt.n	800b794 <mp_user_builtin+0x77c>
 800b78e:	2301      	movs	r3, #1
 800b790:	18ba      	adds	r2, r7, r2
 800b792:	6013      	str	r3, [r2, #0]
        if (f > 20000) f = 20000;
 800b794:	2184      	movs	r1, #132	@ 0x84
 800b796:	187b      	adds	r3, r7, r1
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	4a1e      	ldr	r2, [pc, #120]	@ (800b814 <mp_user_builtin+0x7fc>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	dd02      	ble.n	800b7a6 <mp_user_builtin+0x78e>
 800b7a0:	4b1c      	ldr	r3, [pc, #112]	@ (800b814 <mp_user_builtin+0x7fc>)
 800b7a2:	187a      	adds	r2, r7, r1
 800b7a4:	6013      	str	r3, [r2, #0]
        if (v < 0) v = 0;
 800b7a6:	2280      	movs	r2, #128	@ 0x80
 800b7a8:	18bb      	adds	r3, r7, r2
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	da02      	bge.n	800b7b6 <mp_user_builtin+0x79e>
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	18ba      	adds	r2, r7, r2
 800b7b4:	6013      	str	r3, [r2, #0]
        if (v > 50) v = 50;
 800b7b6:	2280      	movs	r2, #128	@ 0x80
 800b7b8:	18bb      	adds	r3, r7, r2
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	2b32      	cmp	r3, #50	@ 0x32
 800b7be:	dd02      	ble.n	800b7c6 <mp_user_builtin+0x7ae>
 800b7c0:	2332      	movs	r3, #50	@ 0x32
 800b7c2:	18ba      	adds	r2, r7, r2
 800b7c4:	6013      	str	r3, [r2, #0]
        if (ms < 0) ms = 0;
 800b7c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	da01      	bge.n	800b7d0 <mp_user_builtin+0x7b8>
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
        BEEP((uint16_t)f, (uint8_t)v, (float)ms / 1000.0f);
 800b7d0:	2384      	movs	r3, #132	@ 0x84
 800b7d2:	18fb      	adds	r3, r7, r3
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	b29c      	uxth	r4, r3
 800b7d8:	2380      	movs	r3, #128	@ 0x80
 800b7da:	18fb      	adds	r3, r7, r3
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	b2dd      	uxtb	r5, r3
 800b7e0:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800b7e2:	f7f6 f88d 	bl	8001900 <__aeabi_i2f>
 800b7e6:	1c03      	adds	r3, r0, #0
 800b7e8:	490b      	ldr	r1, [pc, #44]	@ (800b818 <mp_user_builtin+0x800>)
 800b7ea:	1c18      	adds	r0, r3, #0
 800b7ec:	f7f5 fac6 	bl	8000d7c <__aeabi_fdiv>
 800b7f0:	1c03      	adds	r3, r0, #0
 800b7f2:	1c1a      	adds	r2, r3, #0
 800b7f4:	0029      	movs	r1, r5
 800b7f6:	0020      	movs	r0, r4
 800b7f8:	f000 f984 	bl	800bb04 <BEEP>
        return 0;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	e004      	b.n	800b80a <mp_user_builtin+0x7f2>
      }
      return -1;
 800b800:	2301      	movs	r3, #1
 800b802:	425b      	negs	r3, r3
 800b804:	e001      	b.n	800b80a <mp_user_builtin+0x7f2>
    default:
      return -1;
 800b806:	2301      	movs	r3, #1
 800b808:	425b      	negs	r3, r3
  }
}
 800b80a:	0018      	movs	r0, r3
 800b80c:	46bd      	mov	sp, r7
 800b80e:	b025      	add	sp, #148	@ 0x94
 800b810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b812:	46c0      	nop			@ (mov r8, r8)
 800b814:	00004e20 	.word	0x00004e20
 800b818:	447a0000 	.word	0x447a0000

0800b81c <mp_hal_putchar>:

int mp_hal_getchar(void){
  /* Non-blocking: use USB CDC RX buffer? Not available here. Stubbed to -1. */
  return -1;
}
void mp_hal_putchar(char c){
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b084      	sub	sp, #16
 800b820:	af00      	add	r7, sp, #0
 800b822:	0002      	movs	r2, r0
 800b824:	1dfb      	adds	r3, r7, #7
 800b826:	701a      	strb	r2, [r3, #0]
  /* Routed via USB CLI printf helper */
  char b[2]={c,0};
 800b828:	210c      	movs	r1, #12
 800b82a:	187b      	adds	r3, r7, r1
 800b82c:	1dfa      	adds	r2, r7, #7
 800b82e:	7812      	ldrb	r2, [r2, #0]
 800b830:	701a      	strb	r2, [r3, #0]
 800b832:	187b      	adds	r3, r7, r1
 800b834:	2200      	movs	r2, #0
 800b836:	705a      	strb	r2, [r3, #1]
  cdc_write_str(b);
 800b838:	187b      	adds	r3, r7, r1
 800b83a:	0018      	movs	r0, r3
 800b83c:	f7f9 fd5c 	bl	80052f8 <cdc_write_str>
}
 800b840:	46c0      	nop			@ (mov r8, r8)
 800b842:	46bd      	mov	sp, r7
 800b844:	b004      	add	sp, #16
 800b846:	bd80      	pop	{r7, pc}

0800b848 <mp_hal_millis>:
uint32_t mp_hal_millis(void){ return HAL_GetTick(); }
 800b848:	b580      	push	{r7, lr}
 800b84a:	af00      	add	r7, sp, #0
 800b84c:	f002 fc5a 	bl	800e104 <HAL_GetTick>
 800b850:	0003      	movs	r3, r0
 800b852:	0018      	movs	r0, r3
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}

0800b858 <alarm_stop>:
static uint16_t s_alarm_req_freq_hz;
static uint8_t  s_alarm_req_volume;
static float    s_alarm_req_time_s;

static void alarm_stop(void)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800b85c:	4b06      	ldr	r3, [pc, #24]	@ (800b878 <alarm_stop+0x20>)
 800b85e:	2200      	movs	r2, #0
 800b860:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800b862:	4b06      	ldr	r3, [pc, #24]	@ (800b87c <alarm_stop+0x24>)
 800b864:	2200      	movs	r2, #0
 800b866:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800b868:	4b05      	ldr	r3, [pc, #20]	@ (800b880 <alarm_stop+0x28>)
 800b86a:	2100      	movs	r1, #0
 800b86c:	0018      	movs	r0, r3
 800b86e:	f006 fb65 	bl	8011f3c <HAL_LPTIM_PWM_Stop_IT>
}
 800b872:	46c0      	nop			@ (mov r8, r8)
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}
 800b878:	200022e8 	.word	0x200022e8
 800b87c:	200022e4 	.word	0x200022e4
 800b880:	200003ac 	.word	0x200003ac

0800b884 <alarm_stop_from_isr>:

static void alarm_stop_from_isr(void)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800b888:	4b06      	ldr	r3, [pc, #24]	@ (800b8a4 <alarm_stop_from_isr+0x20>)
 800b88a:	2200      	movs	r2, #0
 800b88c:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800b88e:	4b06      	ldr	r3, [pc, #24]	@ (800b8a8 <alarm_stop_from_isr+0x24>)
 800b890:	2200      	movs	r2, #0
 800b892:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800b894:	4b05      	ldr	r3, [pc, #20]	@ (800b8ac <alarm_stop_from_isr+0x28>)
 800b896:	2100      	movs	r1, #0
 800b898:	0018      	movs	r0, r3
 800b89a:	f006 fb4f 	bl	8011f3c <HAL_LPTIM_PWM_Stop_IT>
}
 800b89e:	46c0      	nop			@ (mov r8, r8)
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}
 800b8a4:	200022e8 	.word	0x200022e8
 800b8a8:	200022e4 	.word	0x200022e4
 800b8ac:	200003ac 	.word	0x200003ac

0800b8b0 <alarm_start_it>:

static void alarm_start_it(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800b8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8b2:	b08f      	sub	sp, #60	@ 0x3c
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	60ba      	str	r2, [r7, #8]
 800b8b8:	260e      	movs	r6, #14
 800b8ba:	19bb      	adds	r3, r7, r6
 800b8bc:	1c02      	adds	r2, r0, #0
 800b8be:	801a      	strh	r2, [r3, #0]
 800b8c0:	200d      	movs	r0, #13
 800b8c2:	183b      	adds	r3, r7, r0
 800b8c4:	1c0a      	adds	r2, r1, #0
 800b8c6:	701a      	strb	r2, [r3, #0]
    if (freq_hz == 0u)
 800b8c8:	19bb      	adds	r3, r7, r6
 800b8ca:	881b      	ldrh	r3, [r3, #0]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d100      	bne.n	800b8d2 <alarm_start_it+0x22>
 800b8d0:	e0d8      	b.n	800ba84 <alarm_start_it+0x1d4>
        return;

    if (volume > 50u)
 800b8d2:	183b      	adds	r3, r7, r0
 800b8d4:	781b      	ldrb	r3, [r3, #0]
 800b8d6:	2b32      	cmp	r3, #50	@ 0x32
 800b8d8:	d902      	bls.n	800b8e0 <alarm_start_it+0x30>
        volume = 50u;
 800b8da:	183b      	adds	r3, r7, r0
 800b8dc:	2232      	movs	r2, #50	@ 0x32
 800b8de:	701a      	strb	r2, [r3, #0]

    if (time_s <= 0.0f || volume == 0u)
 800b8e0:	2100      	movs	r1, #0
 800b8e2:	68b8      	ldr	r0, [r7, #8]
 800b8e4:	f7f4 fe06 	bl	80004f4 <__aeabi_fcmple>
 800b8e8:	1e03      	subs	r3, r0, #0
 800b8ea:	d104      	bne.n	800b8f6 <alarm_start_it+0x46>
 800b8ec:	230d      	movs	r3, #13
 800b8ee:	18fb      	adds	r3, r7, r3
 800b8f0:	781b      	ldrb	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d102      	bne.n	800b8fc <alarm_start_it+0x4c>
    {
        alarm_stop();
 800b8f6:	f7ff ffaf 	bl	800b858 <alarm_stop>
        return;
 800b8fa:	e0c8      	b.n	800ba8e <alarm_start_it+0x1de>
    }

    /* Stop any previous tone */
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800b8fc:	4b65      	ldr	r3, [pc, #404]	@ (800ba94 <alarm_start_it+0x1e4>)
 800b8fe:	2100      	movs	r1, #0
 800b900:	0018      	movs	r0, r3
 800b902:	f006 fb1b 	bl	8011f3c <HAL_LPTIM_PWM_Stop_IT>

    /*
     * Reset HAL state to allow reconfiguration.
     * HAL checks State and ChannelState before operations.
     */
    ALARM_LPTIM->State = HAL_LPTIM_STATE_READY;
 800b906:	4b63      	ldr	r3, [pc, #396]	@ (800ba94 <alarm_start_it+0x1e4>)
 800b908:	2252      	movs	r2, #82	@ 0x52
 800b90a:	2101      	movs	r1, #1
 800b90c:	5499      	strb	r1, [r3, r2]
    ALARM_LPTIM->ChannelState[0] = HAL_LPTIM_CHANNEL_STATE_READY;
 800b90e:	4b61      	ldr	r3, [pc, #388]	@ (800ba94 <alarm_start_it+0x1e4>)
 800b910:	2253      	movs	r2, #83	@ 0x53
 800b912:	2101      	movs	r1, #1
 800b914:	5499      	strb	r1, [r3, r2]
     * ARR = ticks - 1  (16-bit, max 0xFFFF)
     * 
     * Datasheet formula: duty_cycle = (CCR / ARR) * 100 %
     * So for volume% duty: CCR = ARR * volume / 100
     */
    const uint32_t f = (uint32_t)freq_hz;
 800b916:	230e      	movs	r3, #14
 800b918:	18fb      	adds	r3, r7, r3
 800b91a:	881b      	ldrh	r3, [r3, #0]
 800b91c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t ticks = (ALARM_LPTIM_CLK_HZ + (f / 2u)) / f;
 800b91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b920:	085b      	lsrs	r3, r3, #1
 800b922:	4a5d      	ldr	r2, [pc, #372]	@ (800ba98 <alarm_start_it+0x1e8>)
 800b924:	4694      	mov	ip, r2
 800b926:	4463      	add	r3, ip
 800b928:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b92a:	0018      	movs	r0, r3
 800b92c:	f7f4 fc12 	bl	8000154 <__udivsi3>
 800b930:	0003      	movs	r3, r0
 800b932:	637b      	str	r3, [r7, #52]	@ 0x34

    if (ticks < 2u) ticks = 2u;
 800b934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b936:	2b01      	cmp	r3, #1
 800b938:	d801      	bhi.n	800b93e <alarm_start_it+0x8e>
 800b93a:	2302      	movs	r3, #2
 800b93c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (ticks > 65536u) ticks = 65536u;
 800b93e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b940:	2380      	movs	r3, #128	@ 0x80
 800b942:	025b      	lsls	r3, r3, #9
 800b944:	429a      	cmp	r2, r3
 800b946:	d902      	bls.n	800b94e <alarm_start_it+0x9e>
 800b948:	2380      	movs	r3, #128	@ 0x80
 800b94a:	025b      	lsls	r3, r3, #9
 800b94c:	637b      	str	r3, [r7, #52]	@ 0x34

    const uint32_t arr = ticks - 1u;
 800b94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b950:	3b01      	subs	r3, #1
 800b952:	623b      	str	r3, [r7, #32]

    /* CCR = ARR * volume / 100 => duty = CCR/ARR = volume% */
    uint32_t pulse = (arr * (uint32_t)volume) / 100u;
 800b954:	260d      	movs	r6, #13
 800b956:	19bb      	adds	r3, r7, r6
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	6a3a      	ldr	r2, [r7, #32]
 800b95c:	4353      	muls	r3, r2
 800b95e:	2164      	movs	r1, #100	@ 0x64
 800b960:	0018      	movs	r0, r3
 800b962:	f7f4 fbf7 	bl	8000154 <__udivsi3>
 800b966:	0003      	movs	r3, r0
 800b968:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse == 0u && volume > 0u) pulse = 1u;
 800b96a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d105      	bne.n	800b97c <alarm_start_it+0xcc>
 800b970:	19bb      	adds	r3, r7, r6
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d001      	beq.n	800b97c <alarm_start_it+0xcc>
 800b978:	2301      	movs	r3, #1
 800b97a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse > arr) pulse = arr;
 800b97c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b97e:	6a3b      	ldr	r3, [r7, #32]
 800b980:	429a      	cmp	r2, r3
 800b982:	d901      	bls.n	800b988 <alarm_start_it+0xd8>
 800b984:	6a3b      	ldr	r3, [r7, #32]
 800b986:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update ARR via HAL - this also re-inits LPTIM with correct settings */
    ALARM_LPTIM->Init.Period = arr;
 800b988:	4b42      	ldr	r3, [pc, #264]	@ (800ba94 <alarm_start_it+0x1e4>)
 800b98a:	6a3a      	ldr	r2, [r7, #32]
 800b98c:	621a      	str	r2, [r3, #32]
    if (HAL_LPTIM_Init(ALARM_LPTIM) != HAL_OK)
 800b98e:	4b41      	ldr	r3, [pc, #260]	@ (800ba94 <alarm_start_it+0x1e4>)
 800b990:	0018      	movs	r0, r3
 800b992:	f005 ff17 	bl	80117c4 <HAL_LPTIM_Init>
 800b996:	1e03      	subs	r3, r0, #0
 800b998:	d000      	beq.n	800b99c <alarm_start_it+0xec>
 800b99a:	e075      	b.n	800ba88 <alarm_start_it+0x1d8>
        return;

    /* Configure pulse (CCR) */
    LPTIM_OC_ConfigTypeDef oc = {0};
 800b99c:	260c      	movs	r6, #12
 800b99e:	2108      	movs	r1, #8
 800b9a0:	1873      	adds	r3, r6, r1
 800b9a2:	19db      	adds	r3, r3, r7
 800b9a4:	0018      	movs	r0, r3
 800b9a6:	2308      	movs	r3, #8
 800b9a8:	001a      	movs	r2, r3
 800b9aa:	2100      	movs	r1, #0
 800b9ac:	f015 fac6 	bl	8020f3c <memset>
    oc.Pulse      = pulse;
 800b9b0:	2108      	movs	r1, #8
 800b9b2:	1873      	adds	r3, r6, r1
 800b9b4:	19db      	adds	r3, r3, r7
 800b9b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9b8:	601a      	str	r2, [r3, #0]
    oc.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800b9ba:	1873      	adds	r3, r6, r1
 800b9bc:	19db      	adds	r3, r3, r7
 800b9be:	2200      	movs	r2, #0
 800b9c0:	605a      	str	r2, [r3, #4]
    if (HAL_LPTIM_OC_ConfigChannel(ALARM_LPTIM, &oc, ALARM_CHANNEL) != HAL_OK)
 800b9c2:	1873      	adds	r3, r6, r1
 800b9c4:	19d9      	adds	r1, r3, r7
 800b9c6:	4b33      	ldr	r3, [pc, #204]	@ (800ba94 <alarm_start_it+0x1e4>)
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	0018      	movs	r0, r3
 800b9cc:	f006 fc64 	bl	8012298 <HAL_LPTIM_OC_ConfigChannel>
 800b9d0:	1e03      	subs	r3, r0, #0
 800b9d2:	d15b      	bne.n	800ba8c <alarm_start_it+0x1dc>
        return;

    /* Calculate number of periods for the requested duration */
    if (time_s > 3600.0f) time_s = 3600.0f;
 800b9d4:	4931      	ldr	r1, [pc, #196]	@ (800ba9c <alarm_start_it+0x1ec>)
 800b9d6:	68b8      	ldr	r0, [r7, #8]
 800b9d8:	f7f4 fd96 	bl	8000508 <__aeabi_fcmpgt>
 800b9dc:	1e03      	subs	r3, r0, #0
 800b9de:	d001      	beq.n	800b9e4 <alarm_start_it+0x134>
 800b9e0:	4b2e      	ldr	r3, [pc, #184]	@ (800ba9c <alarm_start_it+0x1ec>)
 800b9e2:	60bb      	str	r3, [r7, #8]
    uint32_t duration_ms = (uint32_t)(time_s * 1000.0f + 0.5f);
 800b9e4:	492e      	ldr	r1, [pc, #184]	@ (800baa0 <alarm_start_it+0x1f0>)
 800b9e6:	68b8      	ldr	r0, [r7, #8]
 800b9e8:	f7f5 fb96 	bl	8001118 <__aeabi_fmul>
 800b9ec:	1c03      	adds	r3, r0, #0
 800b9ee:	21fc      	movs	r1, #252	@ 0xfc
 800b9f0:	0589      	lsls	r1, r1, #22
 800b9f2:	1c18      	adds	r0, r3, #0
 800b9f4:	f7f4 ffd0 	bl	8000998 <__aeabi_fadd>
 800b9f8:	1c03      	adds	r3, r0, #0
 800b9fa:	1c18      	adds	r0, r3, #0
 800b9fc:	f7f4 fe28 	bl	8000650 <__aeabi_f2uiz>
 800ba00:	0003      	movs	r3, r0
 800ba02:	61fb      	str	r3, [r7, #28]

    uint64_t periods64 = ((uint64_t)f * (uint64_t)duration_ms + 999u) / 1000u;
 800ba04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba06:	001c      	movs	r4, r3
 800ba08:	2300      	movs	r3, #0
 800ba0a:	001d      	movs	r5, r3
 800ba0c:	69fb      	ldr	r3, [r7, #28]
 800ba0e:	603b      	str	r3, [r7, #0]
 800ba10:	2300      	movs	r3, #0
 800ba12:	607b      	str	r3, [r7, #4]
 800ba14:	683a      	ldr	r2, [r7, #0]
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	0020      	movs	r0, r4
 800ba1a:	0029      	movs	r1, r5
 800ba1c:	f7f4 fdea 	bl	80005f4 <__aeabi_lmul>
 800ba20:	0002      	movs	r2, r0
 800ba22:	000b      	movs	r3, r1
 800ba24:	0010      	movs	r0, r2
 800ba26:	0019      	movs	r1, r3
 800ba28:	4a1e      	ldr	r2, [pc, #120]	@ (800baa4 <alarm_start_it+0x1f4>)
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	1880      	adds	r0, r0, r2
 800ba2e:	4159      	adcs	r1, r3
 800ba30:	22fa      	movs	r2, #250	@ 0xfa
 800ba32:	0092      	lsls	r2, r2, #2
 800ba34:	2300      	movs	r3, #0
 800ba36:	f7f4 fdbd 	bl	80005b4 <__aeabi_uldivmod>
 800ba3a:	0002      	movs	r2, r0
 800ba3c:	000b      	movs	r3, r1
 800ba3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ba40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 == 0u) periods64 = 1u;
 800ba42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba46:	4313      	orrs	r3, r2
 800ba48:	d103      	bne.n	800ba52 <alarm_start_it+0x1a2>
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ba50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 > 0xFFFFFFFFu) periods64 = 0xFFFFFFFFu;
 800ba52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d004      	beq.n	800ba62 <alarm_start_it+0x1b2>
 800ba58:	2201      	movs	r2, #1
 800ba5a:	4252      	negs	r2, r2
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ba60:	62fb      	str	r3, [r7, #44]	@ 0x2c

    s_alarm_remaining_periods = (uint32_t)periods64;
 800ba62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba64:	4b10      	ldr	r3, [pc, #64]	@ (800baa8 <alarm_start_it+0x1f8>)
 800ba66:	601a      	str	r2, [r3, #0]
    s_alarm_active = 1u;
 800ba68:	4b10      	ldr	r3, [pc, #64]	@ (800baac <alarm_start_it+0x1fc>)
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	701a      	strb	r2, [r3, #0]

    /* Start PWM with interrupts for auto-stop via ARRM callback */
    if (HAL_LPTIM_PWM_Start_IT(ALARM_LPTIM, ALARM_CHANNEL) != HAL_OK)
 800ba6e:	4b09      	ldr	r3, [pc, #36]	@ (800ba94 <alarm_start_it+0x1e4>)
 800ba70:	2100      	movs	r1, #0
 800ba72:	0018      	movs	r0, r3
 800ba74:	f006 f942 	bl	8011cfc <HAL_LPTIM_PWM_Start_IT>
 800ba78:	1e03      	subs	r3, r0, #0
 800ba7a:	d008      	beq.n	800ba8e <alarm_start_it+0x1de>
    {
        s_alarm_active = 0u;
 800ba7c:	4b0b      	ldr	r3, [pc, #44]	@ (800baac <alarm_start_it+0x1fc>)
 800ba7e:	2200      	movs	r2, #0
 800ba80:	701a      	strb	r2, [r3, #0]
        return;
 800ba82:	e004      	b.n	800ba8e <alarm_start_it+0x1de>
        return;
 800ba84:	46c0      	nop			@ (mov r8, r8)
 800ba86:	e002      	b.n	800ba8e <alarm_start_it+0x1de>
        return;
 800ba88:	46c0      	nop			@ (mov r8, r8)
 800ba8a:	e000      	b.n	800ba8e <alarm_start_it+0x1de>
        return;
 800ba8c:	46c0      	nop			@ (mov r8, r8)
    }
}
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	b00f      	add	sp, #60	@ 0x3c
 800ba92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba94:	200003ac 	.word	0x200003ac
 800ba98:	000f4240 	.word	0x000f4240
 800ba9c:	45610000 	.word	0x45610000
 800baa0:	447a0000 	.word	0x447a0000
 800baa4:	000003e7 	.word	0x000003e7
 800baa8:	200022e4 	.word	0x200022e4
 800baac:	200022e8 	.word	0x200022e8

0800bab0 <HAL_LPTIM_AutoReloadMatchCallback>:

/* HAL callback - mus by povolen LPTIM2 IRQ + HAL_LPTIM_IRQHandler(&hlptim2) v ISR */
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b082      	sub	sp, #8
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
    if (hlptim != ALARM_LPTIM) return;
 800bab8:	687a      	ldr	r2, [r7, #4]
 800baba:	4b0f      	ldr	r3, [pc, #60]	@ (800baf8 <HAL_LPTIM_AutoReloadMatchCallback+0x48>)
 800babc:	429a      	cmp	r2, r3
 800babe:	d114      	bne.n	800baea <HAL_LPTIM_AutoReloadMatchCallback+0x3a>
    if (!s_alarm_active) return;
 800bac0:	4b0e      	ldr	r3, [pc, #56]	@ (800bafc <HAL_LPTIM_AutoReloadMatchCallback+0x4c>)
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	b2db      	uxtb	r3, r3
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d011      	beq.n	800baee <HAL_LPTIM_AutoReloadMatchCallback+0x3e>

    if (s_alarm_remaining_periods > 0u)
 800baca:	4b0d      	ldr	r3, [pc, #52]	@ (800bb00 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d004      	beq.n	800badc <HAL_LPTIM_AutoReloadMatchCallback+0x2c>
        s_alarm_remaining_periods--;
 800bad2:	4b0b      	ldr	r3, [pc, #44]	@ (800bb00 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	1e5a      	subs	r2, r3, #1
 800bad8:	4b09      	ldr	r3, [pc, #36]	@ (800bb00 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bada:	601a      	str	r2, [r3, #0]

    if (s_alarm_remaining_periods == 0u)
 800badc:	4b08      	ldr	r3, [pc, #32]	@ (800bb00 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d105      	bne.n	800baf0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
        alarm_stop_from_isr();
 800bae4:	f7ff fece 	bl	800b884 <alarm_stop_from_isr>
 800bae8:	e002      	b.n	800baf0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (hlptim != ALARM_LPTIM) return;
 800baea:	46c0      	nop			@ (mov r8, r8)
 800baec:	e000      	b.n	800baf0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (!s_alarm_active) return;
 800baee:	46c0      	nop			@ (mov r8, r8)
}
 800baf0:	46bd      	mov	sp, r7
 800baf2:	b002      	add	sp, #8
 800baf4:	bd80      	pop	{r7, pc}
 800baf6:	46c0      	nop			@ (mov r8, r8)
 800baf8:	200003ac 	.word	0x200003ac
 800bafc:	200022e8 	.word	0x200022e8
 800bb00:	200022e4 	.word	0x200022e4

0800bb04 <BEEP>:
 * @param freq_hz Frekvencia v Hz
 * @param volume Duty 0-50 (%) (50% = max)
 * @param time_s Trvanie v s
 */
void BEEP(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	603a      	str	r2, [r7, #0]
 800bb0c:	1dbb      	adds	r3, r7, #6
 800bb0e:	1c02      	adds	r2, r0, #0
 800bb10:	801a      	strh	r2, [r3, #0]
 800bb12:	1d7b      	adds	r3, r7, #5
 800bb14:	1c0a      	adds	r2, r1, #0
 800bb16:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb18:	f3ef 8305 	mrs	r3, IPSR
 800bb1c:	60fb      	str	r3, [r7, #12]
  return(result);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
    /* If called from interrupt context, only stash params; run from main loop via BEEP_Task(). */
    if (__get_IPSR() != 0u)
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d00e      	beq.n	800bb42 <BEEP+0x3e>
    {
        s_alarm_req_freq_hz = freq_hz;
 800bb24:	4b0c      	ldr	r3, [pc, #48]	@ (800bb58 <BEEP+0x54>)
 800bb26:	1dba      	adds	r2, r7, #6
 800bb28:	8812      	ldrh	r2, [r2, #0]
 800bb2a:	801a      	strh	r2, [r3, #0]
        s_alarm_req_volume  = volume;
 800bb2c:	4b0b      	ldr	r3, [pc, #44]	@ (800bb5c <BEEP+0x58>)
 800bb2e:	1d7a      	adds	r2, r7, #5
 800bb30:	7812      	ldrb	r2, [r2, #0]
 800bb32:	701a      	strb	r2, [r3, #0]
        s_alarm_req_time_s  = time_s;
 800bb34:	4b0a      	ldr	r3, [pc, #40]	@ (800bb60 <BEEP+0x5c>)
 800bb36:	683a      	ldr	r2, [r7, #0]
 800bb38:	601a      	str	r2, [r3, #0]
        s_alarm_pending = 1u;
 800bb3a:	4b0a      	ldr	r3, [pc, #40]	@ (800bb64 <BEEP+0x60>)
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	701a      	strb	r2, [r3, #0]
        return;
 800bb40:	e007      	b.n	800bb52 <BEEP+0x4e>
    }

    alarm_start_it(freq_hz, volume, time_s);
 800bb42:	683a      	ldr	r2, [r7, #0]
 800bb44:	1d7b      	adds	r3, r7, #5
 800bb46:	7819      	ldrb	r1, [r3, #0]
 800bb48:	1dbb      	adds	r3, r7, #6
 800bb4a:	881b      	ldrh	r3, [r3, #0]
 800bb4c:	0018      	movs	r0, r3
 800bb4e:	f7ff feaf 	bl	800b8b0 <alarm_start_it>
}
 800bb52:	46bd      	mov	sp, r7
 800bb54:	b004      	add	sp, #16
 800bb56:	bd80      	pop	{r7, pc}
 800bb58:	200022ea 	.word	0x200022ea
 800bb5c:	200022ec 	.word	0x200022ec
 800bb60:	200022f0 	.word	0x200022f0
 800bb64:	200022e9 	.word	0x200022e9

0800bb68 <BEEP_Task>:

void BEEP_Task(void)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	af00      	add	r7, sp, #0
    if (s_alarm_pending == 0u)
 800bb6c:	4b0a      	ldr	r3, [pc, #40]	@ (800bb98 <BEEP_Task+0x30>)
 800bb6e:	781b      	ldrb	r3, [r3, #0]
 800bb70:	b2db      	uxtb	r3, r3
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d00c      	beq.n	800bb90 <BEEP_Task+0x28>
        return;

    s_alarm_pending = 0u;
 800bb76:	4b08      	ldr	r3, [pc, #32]	@ (800bb98 <BEEP_Task+0x30>)
 800bb78:	2200      	movs	r2, #0
 800bb7a:	701a      	strb	r2, [r3, #0]
    alarm_start_it(s_alarm_req_freq_hz, s_alarm_req_volume, s_alarm_req_time_s);
 800bb7c:	4b07      	ldr	r3, [pc, #28]	@ (800bb9c <BEEP_Task+0x34>)
 800bb7e:	8818      	ldrh	r0, [r3, #0]
 800bb80:	4b07      	ldr	r3, [pc, #28]	@ (800bba0 <BEEP_Task+0x38>)
 800bb82:	7819      	ldrb	r1, [r3, #0]
 800bb84:	4b07      	ldr	r3, [pc, #28]	@ (800bba4 <BEEP_Task+0x3c>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	1c1a      	adds	r2, r3, #0
 800bb8a:	f7ff fe91 	bl	800b8b0 <alarm_start_it>
 800bb8e:	e000      	b.n	800bb92 <BEEP_Task+0x2a>
        return;
 800bb90:	46c0      	nop			@ (mov r8, r8)
}
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	46c0      	nop			@ (mov r8, r8)
 800bb98:	200022e9 	.word	0x200022e9
 800bb9c:	200022ea 	.word	0x200022ea
 800bba0:	200022ec 	.word	0x200022ec
 800bba4:	200022f0 	.word	0x200022f0

0800bba8 <ANALOG_CalcVddaFromVrefint>:
static void ANALOG_ConfigChannel(uint32_t channel);
static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc);
static void ANALOG_StartStep(analog_step_t step);

static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc)
{
 800bba8:	b590      	push	{r4, r7, lr}
 800bbaa:	b085      	sub	sp, #20
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
    uint16_t vrefint_cal = *VREFINT_CAL_ADDR;
 800bbb0:	4a1b      	ldr	r2, [pc, #108]	@ (800bc20 <ANALOG_CalcVddaFromVrefint+0x78>)
 800bbb2:	210a      	movs	r1, #10
 800bbb4:	187b      	adds	r3, r7, r1
 800bbb6:	8812      	ldrh	r2, [r2, #0]
 800bbb8:	801a      	strh	r2, [r3, #0]
    if (vrefint_adc == 0U || vrefint_cal == 0U)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d003      	beq.n	800bbc8 <ANALOG_CalcVddaFromVrefint+0x20>
 800bbc0:	187b      	adds	r3, r7, r1
 800bbc2:	881b      	ldrh	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d101      	bne.n	800bbcc <ANALOG_CalcVddaFromVrefint+0x24>
        return ANALOG_VREF;
 800bbc8:	4b16      	ldr	r3, [pc, #88]	@ (800bc24 <ANALOG_CalcVddaFromVrefint+0x7c>)
 800bbca:	e025      	b.n	800bc18 <ANALOG_CalcVddaFromVrefint+0x70>

    float vdda = ((float)VREFINT_CAL_VREF / 1000.0f) * ((float)vrefint_cal / (float)vrefint_adc);
 800bbcc:	230a      	movs	r3, #10
 800bbce:	18fb      	adds	r3, r7, r3
 800bbd0:	881b      	ldrh	r3, [r3, #0]
 800bbd2:	0018      	movs	r0, r3
 800bbd4:	f7f5 fee4 	bl	80019a0 <__aeabi_ui2f>
 800bbd8:	1c04      	adds	r4, r0, #0
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f7f5 fee0 	bl	80019a0 <__aeabi_ui2f>
 800bbe0:	1c03      	adds	r3, r0, #0
 800bbe2:	1c19      	adds	r1, r3, #0
 800bbe4:	1c20      	adds	r0, r4, #0
 800bbe6:	f7f5 f8c9 	bl	8000d7c <__aeabi_fdiv>
 800bbea:	1c03      	adds	r3, r0, #0
 800bbec:	490e      	ldr	r1, [pc, #56]	@ (800bc28 <ANALOG_CalcVddaFromVrefint+0x80>)
 800bbee:	1c18      	adds	r0, r3, #0
 800bbf0:	f7f5 fa92 	bl	8001118 <__aeabi_fmul>
 800bbf4:	1c03      	adds	r3, r0, #0
 800bbf6:	60fb      	str	r3, [r7, #12]

    /* sanity */
    if (vdda < 2.0f || vdda > 3.6f)
 800bbf8:	2180      	movs	r1, #128	@ 0x80
 800bbfa:	05c9      	lsls	r1, r1, #23
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f7f4 fc6f 	bl	80004e0 <__aeabi_fcmplt>
 800bc02:	1e03      	subs	r3, r0, #0
 800bc04:	d105      	bne.n	800bc12 <ANALOG_CalcVddaFromVrefint+0x6a>
 800bc06:	4909      	ldr	r1, [pc, #36]	@ (800bc2c <ANALOG_CalcVddaFromVrefint+0x84>)
 800bc08:	68f8      	ldr	r0, [r7, #12]
 800bc0a:	f7f4 fc7d 	bl	8000508 <__aeabi_fcmpgt>
 800bc0e:	1e03      	subs	r3, r0, #0
 800bc10:	d001      	beq.n	800bc16 <ANALOG_CalcVddaFromVrefint+0x6e>
        vdda = ANALOG_VREF;
 800bc12:	4b04      	ldr	r3, [pc, #16]	@ (800bc24 <ANALOG_CalcVddaFromVrefint+0x7c>)
 800bc14:	60fb      	str	r3, [r7, #12]

    return vdda;
 800bc16:	68fb      	ldr	r3, [r7, #12]
}
 800bc18:	1c18      	adds	r0, r3, #0
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	b005      	add	sp, #20
 800bc1e:	bd90      	pop	{r4, r7, pc}
 800bc20:	1fff6ea4 	.word	0x1fff6ea4
 800bc24:	40533333 	.word	0x40533333
 800bc28:	40400000 	.word	0x40400000
 800bc2c:	40666666 	.word	0x40666666

0800bc30 <ANALOG_Init>:

void ANALOG_Init(ADC_HandleTypeDef *hadc)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b082      	sub	sp, #8
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
    s_hadc = hadc;
 800bc38:	4b09      	ldr	r3, [pc, #36]	@ (800bc60 <ANALOG_Init+0x30>)
 800bc3a:	687a      	ldr	r2, [r7, #4]
 800bc3c:	601a      	str	r2, [r3, #0]

    (void)HAL_ADC_Stop(s_hadc);
 800bc3e:	4b08      	ldr	r3, [pc, #32]	@ (800bc60 <ANALOG_Init+0x30>)
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	0018      	movs	r0, r3
 800bc44:	f002 fecc 	bl	800e9e0 <HAL_ADC_Stop>
    (void)HAL_ADCEx_Calibration_Start(s_hadc);
 800bc48:	4b05      	ldr	r3, [pc, #20]	@ (800bc60 <ANALOG_Init+0x30>)
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	0018      	movs	r0, r3
 800bc4e:	f003 fdf9 	bl	800f844 <HAL_ADCEx_Calibration_Start>

    /* Start first background update (non-blocking) */
    ANALOG_RequestUpdate();
 800bc52:	f000 f8a9 	bl	800bda8 <ANALOG_RequestUpdate>
}
 800bc56:	46c0      	nop			@ (mov r8, r8)
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	b002      	add	sp, #8
 800bc5c:	bd80      	pop	{r7, pc}
 800bc5e:	46c0      	nop			@ (mov r8, r8)
 800bc60:	200022f4 	.word	0x200022f4

0800bc64 <ANALOG_ConfigChannel>:

static void ANALOG_ConfigChannel(uint32_t channel)
{
 800bc64:	b590      	push	{r4, r7, lr}
 800bc66:	b087      	sub	sp, #28
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800bc6c:	240c      	movs	r4, #12
 800bc6e:	193b      	adds	r3, r7, r4
 800bc70:	0018      	movs	r0, r3
 800bc72:	230c      	movs	r3, #12
 800bc74:	001a      	movs	r2, r3
 800bc76:	2100      	movs	r1, #0
 800bc78:	f015 f960 	bl	8020f3c <memset>

    sConfig.Channel = channel;
 800bc7c:	0021      	movs	r1, r4
 800bc7e:	187b      	adds	r3, r7, r1
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	601a      	str	r2, [r3, #0]
    /* main.c config: ScanConvMode = ADC_SCAN_SEQ_FIXED -> rank fixed by channel number */
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800bc84:	187b      	adds	r3, r7, r1
 800bc86:	2201      	movs	r2, #1
 800bc88:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800bc8a:	187b      	adds	r3, r7, r1
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	609a      	str	r2, [r3, #8]
     * Then PollForConversion() returns the first rank repeatedly and all our
     * reads look identical.
     *
     * Force single-channel selection by overwriting CHSELR.
     */
    (void)HAL_ADC_ConfigChannel(s_hadc, &sConfig);
 800bc90:	4b08      	ldr	r3, [pc, #32]	@ (800bcb4 <ANALOG_ConfigChannel+0x50>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	187a      	adds	r2, r7, r1
 800bc96:	0011      	movs	r1, r2
 800bc98:	0018      	movs	r0, r3
 800bc9a:	f003 f8ef 	bl	800ee7c <HAL_ADC_ConfigChannel>
    s_hadc->Instance->CHSELR = (channel & ADC_CHSELR_CHSEL);
 800bc9e:	4b05      	ldr	r3, [pc, #20]	@ (800bcb4 <ANALOG_ConfigChannel+0x50>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	687a      	ldr	r2, [r7, #4]
 800bca6:	0252      	lsls	r2, r2, #9
 800bca8:	0a52      	lsrs	r2, r2, #9
 800bcaa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bcac:	46c0      	nop			@ (mov r8, r8)
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	b007      	add	sp, #28
 800bcb2:	bd90      	pop	{r4, r7, pc}
 800bcb4:	200022f4 	.word	0x200022f4

0800bcb8 <ANALOG_StartStep>:

static void ANALOG_StartStep(analog_step_t step)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	0002      	movs	r2, r0
 800bcc0:	1dfb      	adds	r3, r7, #7
 800bcc2:	701a      	strb	r2, [r3, #0]
    if (s_hadc == NULL)
 800bcc4:	4b2e      	ldr	r3, [pc, #184]	@ (800bd80 <ANALOG_StartStep+0xc8>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d053      	beq.n	800bd74 <ANALOG_StartStep+0xbc>
        return;

    s_step = step;
 800bccc:	4b2d      	ldr	r3, [pc, #180]	@ (800bd84 <ANALOG_StartStep+0xcc>)
 800bcce:	1dfa      	adds	r2, r7, #7
 800bcd0:	7812      	ldrb	r2, [r2, #0]
 800bcd2:	701a      	strb	r2, [r3, #0]
    s_accum = 0U;
 800bcd4:	4b2c      	ldr	r3, [pc, #176]	@ (800bd88 <ANALOG_StartStep+0xd0>)
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	601a      	str	r2, [r3, #0]

    switch (step)
 800bcda:	1dfb      	adds	r3, r7, #7
 800bcdc:	781b      	ldrb	r3, [r3, #0]
 800bcde:	2b04      	cmp	r3, #4
 800bce0:	d020      	beq.n	800bd24 <ANALOG_StartStep+0x6c>
 800bce2:	dc27      	bgt.n	800bd34 <ANALOG_StartStep+0x7c>
 800bce4:	2b03      	cmp	r3, #3
 800bce6:	d015      	beq.n	800bd14 <ANALOG_StartStep+0x5c>
 800bce8:	dc24      	bgt.n	800bd34 <ANALOG_StartStep+0x7c>
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	d002      	beq.n	800bcf4 <ANALOG_StartStep+0x3c>
 800bcee:	2b02      	cmp	r3, #2
 800bcf0:	d008      	beq.n	800bd04 <ANALOG_StartStep+0x4c>
 800bcf2:	e01f      	b.n	800bd34 <ANALOG_StartStep+0x7c>
    {
        case ANALOG_STEP_VREFINT:
            s_samples_left = (uint32_t)ANALOG_VREF_SAMPLES;
 800bcf4:	4b25      	ldr	r3, [pc, #148]	@ (800bd8c <ANALOG_StartStep+0xd4>)
 800bcf6:	2204      	movs	r2, #4
 800bcf8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ADC_CHANNEL_VREFINT);
 800bcfa:	4b25      	ldr	r3, [pc, #148]	@ (800bd90 <ANALOG_StartStep+0xd8>)
 800bcfc:	0018      	movs	r0, r3
 800bcfe:	f7ff ffb1 	bl	800bc64 <ANALOG_ConfigChannel>
            break;
 800bd02:	e01b      	b.n	800bd3c <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT_DUMMY:
            /* PB0/ADC1_IN17: dummy shot after channel switch (no scan used) */
            s_samples_left = 1U;
 800bd04:	4b21      	ldr	r3, [pc, #132]	@ (800bd8c <ANALOG_StartStep+0xd4>)
 800bd06:	2201      	movs	r2, #1
 800bd08:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800bd0a:	4b22      	ldr	r3, [pc, #136]	@ (800bd94 <ANALOG_StartStep+0xdc>)
 800bd0c:	0018      	movs	r0, r3
 800bd0e:	f7ff ffa9 	bl	800bc64 <ANALOG_ConfigChannel>
            break;
 800bd12:	e013      	b.n	800bd3c <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800bd14:	4b1d      	ldr	r3, [pc, #116]	@ (800bd8c <ANALOG_StartStep+0xd4>)
 800bd16:	220a      	movs	r2, #10
 800bd18:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800bd1a:	4b1e      	ldr	r3, [pc, #120]	@ (800bd94 <ANALOG_StartStep+0xdc>)
 800bd1c:	0018      	movs	r0, r3
 800bd1e:	f7ff ffa1 	bl	800bc64 <ANALOG_ConfigChannel>
            break;
 800bd22:	e00b      	b.n	800bd3c <ANALOG_StartStep+0x84>

        case ANALOG_STEP_LIGHT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800bd24:	4b19      	ldr	r3, [pc, #100]	@ (800bd8c <ANALOG_StartStep+0xd4>)
 800bd26:	220a      	movs	r2, #10
 800bd28:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_LIGHT_CHANNEL);
 800bd2a:	4b1b      	ldr	r3, [pc, #108]	@ (800bd98 <ANALOG_StartStep+0xe0>)
 800bd2c:	0018      	movs	r0, r3
 800bd2e:	f7ff ff99 	bl	800bc64 <ANALOG_ConfigChannel>
            break;
 800bd32:	e003      	b.n	800bd3c <ANALOG_StartStep+0x84>

        default:
            s_samples_left = 0U;
 800bd34:	4b15      	ldr	r3, [pc, #84]	@ (800bd8c <ANALOG_StartStep+0xd4>)
 800bd36:	2200      	movs	r2, #0
 800bd38:	601a      	str	r2, [r3, #0]
            break;
 800bd3a:	46c0      	nop			@ (mov r8, r8)
    }

    if (s_samples_left == 0U)
 800bd3c:	4b13      	ldr	r3, [pc, #76]	@ (800bd8c <ANALOG_StartStep+0xd4>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d019      	beq.n	800bd78 <ANALOG_StartStep+0xc0>
        return;

    /* Start single-shot conversion (non-blocking). */
    if (HAL_ADC_Start(s_hadc) != HAL_OK)
 800bd44:	4b0e      	ldr	r3, [pc, #56]	@ (800bd80 <ANALOG_StartStep+0xc8>)
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	0018      	movs	r0, r3
 800bd4a:	f002 fdfb 	bl	800e944 <HAL_ADC_Start>
 800bd4e:	1e03      	subs	r3, r0, #0
 800bd50:	d00c      	beq.n	800bd6c <ANALOG_StartStep+0xb4>
    {
        s_step = ANALOG_STEP_IDLE;
 800bd52:	4b0c      	ldr	r3, [pc, #48]	@ (800bd84 <ANALOG_StartStep+0xcc>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	701a      	strb	r2, [r3, #0]
        s_busy = 0U;
 800bd58:	4b10      	ldr	r3, [pc, #64]	@ (800bd9c <ANALOG_StartStep+0xe4>)
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 800bd5e:	4b10      	ldr	r3, [pc, #64]	@ (800bda0 <ANALOG_StartStep+0xe8>)
 800bd60:	2200      	movs	r2, #0
 800bd62:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 800bd64:	4b0f      	ldr	r3, [pc, #60]	@ (800bda4 <ANALOG_StartStep+0xec>)
 800bd66:	2200      	movs	r2, #0
 800bd68:	701a      	strb	r2, [r3, #0]
        return;
 800bd6a:	e006      	b.n	800bd7a <ANALOG_StartStep+0xc2>
    }
    s_conv_running = 1U;
 800bd6c:	4b0d      	ldr	r3, [pc, #52]	@ (800bda4 <ANALOG_StartStep+0xec>)
 800bd6e:	2201      	movs	r2, #1
 800bd70:	701a      	strb	r2, [r3, #0]
 800bd72:	e002      	b.n	800bd7a <ANALOG_StartStep+0xc2>
        return;
 800bd74:	46c0      	nop			@ (mov r8, r8)
 800bd76:	e000      	b.n	800bd7a <ANALOG_StartStep+0xc2>
        return;
 800bd78:	46c0      	nop			@ (mov r8, r8)
}
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	b002      	add	sp, #8
 800bd7e:	bd80      	pop	{r7, pc}
 800bd80:	200022f4 	.word	0x200022f4
 800bd84:	2000230c 	.word	0x2000230c
 800bd88:	20002310 	.word	0x20002310
 800bd8c:	20002314 	.word	0x20002314
 800bd90:	b0001000 	.word	0xb0001000
 800bd94:	44020000 	.word	0x44020000
 800bd98:	38004000 	.word	0x38004000
 800bd9c:	20002318 	.word	0x20002318
 800bda0:	20002319 	.word	0x20002319
 800bda4:	20002320 	.word	0x20002320

0800bda8 <ANALOG_RequestUpdate>:

void ANALOG_RequestUpdate(void)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	af00      	add	r7, sp, #0
    s_update_requested = 1U;
 800bdac:	4b02      	ldr	r3, [pc, #8]	@ (800bdb8 <ANALOG_RequestUpdate+0x10>)
 800bdae:	2201      	movs	r2, #1
 800bdb0:	701a      	strb	r2, [r3, #0]
}
 800bdb2:	46c0      	nop			@ (mov r8, r8)
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	20002319 	.word	0x20002319

0800bdbc <ANALOG_Task>:
{
    return s_busy;
}

void ANALOG_Task(void)
{
 800bdbc:	b5b0      	push	{r4, r5, r7, lr}
 800bdbe:	b08a      	sub	sp, #40	@ 0x28
 800bdc0:	af00      	add	r7, sp, #0
    /* Start a new non-blocking sequence if requested */
    if ((s_hadc != NULL) && (s_busy == 0U) && (s_update_requested != 0U))
 800bdc2:	4b9e      	ldr	r3, [pc, #632]	@ (800c03c <ANALOG_Task+0x280>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d016      	beq.n	800bdf8 <ANALOG_Task+0x3c>
 800bdca:	4b9d      	ldr	r3, [pc, #628]	@ (800c040 <ANALOG_Task+0x284>)
 800bdcc:	781b      	ldrb	r3, [r3, #0]
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d111      	bne.n	800bdf8 <ANALOG_Task+0x3c>
 800bdd4:	4b9b      	ldr	r3, [pc, #620]	@ (800c044 <ANALOG_Task+0x288>)
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	b2db      	uxtb	r3, r3
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d00c      	beq.n	800bdf8 <ANALOG_Task+0x3c>
    {
        s_busy = 1U;
 800bdde:	4b98      	ldr	r3, [pc, #608]	@ (800c040 <ANALOG_Task+0x284>)
 800bde0:	2201      	movs	r2, #1
 800bde2:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 800bde4:	4b98      	ldr	r3, [pc, #608]	@ (800c048 <ANALOG_Task+0x28c>)
 800bde6:	2200      	movs	r2, #0
 800bde8:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 800bdea:	4b96      	ldr	r3, [pc, #600]	@ (800c044 <ANALOG_Task+0x288>)
 800bdec:	2200      	movs	r2, #0
 800bdee:	701a      	strb	r2, [r3, #0]
        ANALOG_StartStep(ANALOG_STEP_VREFINT);
 800bdf0:	2001      	movs	r0, #1
 800bdf2:	f7ff ff61 	bl	800bcb8 <ANALOG_StartStep>
        return;
 800bdf6:	e11e      	b.n	800c036 <ANALOG_Task+0x27a>
    }

    /* Progress conversion state machine without blocking */
    if ((s_hadc != NULL) && (s_busy != 0U) && (s_conv_running != 0U))
 800bdf8:	4b90      	ldr	r3, [pc, #576]	@ (800c03c <ANALOG_Task+0x280>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d100      	bne.n	800be02 <ANALOG_Task+0x46>
 800be00:	e119      	b.n	800c036 <ANALOG_Task+0x27a>
 800be02:	4b8f      	ldr	r3, [pc, #572]	@ (800c040 <ANALOG_Task+0x284>)
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	b2db      	uxtb	r3, r3
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d100      	bne.n	800be0e <ANALOG_Task+0x52>
 800be0c:	e113      	b.n	800c036 <ANALOG_Task+0x27a>
 800be0e:	4b8e      	ldr	r3, [pc, #568]	@ (800c048 <ANALOG_Task+0x28c>)
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	b2db      	uxtb	r3, r3
 800be14:	2b00      	cmp	r3, #0
 800be16:	d100      	bne.n	800be1a <ANALOG_Task+0x5e>
 800be18:	e10d      	b.n	800c036 <ANALOG_Task+0x27a>
    {
        HAL_StatusTypeDef st = HAL_ADC_PollForConversion(s_hadc, 0U);
 800be1a:	4b88      	ldr	r3, [pc, #544]	@ (800c03c <ANALOG_Task+0x280>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	251f      	movs	r5, #31
 800be20:	197c      	adds	r4, r7, r5
 800be22:	2100      	movs	r1, #0
 800be24:	0018      	movs	r0, r3
 800be26:	f002 fe17 	bl	800ea58 <HAL_ADC_PollForConversion>
 800be2a:	0003      	movs	r3, r0
 800be2c:	7023      	strb	r3, [r4, #0]
        if (st == HAL_TIMEOUT)
 800be2e:	197b      	adds	r3, r7, r5
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	2b03      	cmp	r3, #3
 800be34:	d100      	bne.n	800be38 <ANALOG_Task+0x7c>
 800be36:	e0fd      	b.n	800c034 <ANALOG_Task+0x278>
        {
            return; /* not ready yet */
        }

        if (st != HAL_OK)
 800be38:	197b      	adds	r3, r7, r5
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d00e      	beq.n	800be5e <ANALOG_Task+0xa2>
        {
            (void)HAL_ADC_Stop(s_hadc);
 800be40:	4b7e      	ldr	r3, [pc, #504]	@ (800c03c <ANALOG_Task+0x280>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	0018      	movs	r0, r3
 800be46:	f002 fdcb 	bl	800e9e0 <HAL_ADC_Stop>
            s_step = ANALOG_STEP_IDLE;
 800be4a:	4b80      	ldr	r3, [pc, #512]	@ (800c04c <ANALOG_Task+0x290>)
 800be4c:	2200      	movs	r2, #0
 800be4e:	701a      	strb	r2, [r3, #0]
            s_busy = 0U;
 800be50:	4b7b      	ldr	r3, [pc, #492]	@ (800c040 <ANALOG_Task+0x284>)
 800be52:	2200      	movs	r2, #0
 800be54:	701a      	strb	r2, [r3, #0]
            s_conv_running = 0U;
 800be56:	4b7c      	ldr	r3, [pc, #496]	@ (800c048 <ANALOG_Task+0x28c>)
 800be58:	2200      	movs	r2, #0
 800be5a:	701a      	strb	r2, [r3, #0]
            return;
 800be5c:	e0eb      	b.n	800c036 <ANALOG_Task+0x27a>
        }

        uint32_t v = HAL_ADC_GetValue(s_hadc);
 800be5e:	4b77      	ldr	r3, [pc, #476]	@ (800c03c <ANALOG_Task+0x280>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	0018      	movs	r0, r3
 800be64:	f002 fe8c 	bl	800eb80 <HAL_ADC_GetValue>
 800be68:	0003      	movs	r3, r0
 800be6a:	61bb      	str	r3, [r7, #24]
        (void)HAL_ADC_Stop(s_hadc);
 800be6c:	4b73      	ldr	r3, [pc, #460]	@ (800c03c <ANALOG_Task+0x280>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	0018      	movs	r0, r3
 800be72:	f002 fdb5 	bl	800e9e0 <HAL_ADC_Stop>
        s_conv_running = 0U;
 800be76:	4b74      	ldr	r3, [pc, #464]	@ (800c048 <ANALOG_Task+0x28c>)
 800be78:	2200      	movs	r2, #0
 800be7a:	701a      	strb	r2, [r3, #0]

        /* Dummy shot for IN17 after channel switch */
        if (s_step == ANALOG_STEP_BAT_DUMMY)
 800be7c:	4b73      	ldr	r3, [pc, #460]	@ (800c04c <ANALOG_Task+0x290>)
 800be7e:	781b      	ldrb	r3, [r3, #0]
 800be80:	b2db      	uxtb	r3, r3
 800be82:	2b02      	cmp	r3, #2
 800be84:	d103      	bne.n	800be8e <ANALOG_Task+0xd2>
        {
            ANALOG_StartStep(ANALOG_STEP_BAT);
 800be86:	2003      	movs	r0, #3
 800be88:	f7ff ff16 	bl	800bcb8 <ANALOG_StartStep>
            return;
 800be8c:	e0d3      	b.n	800c036 <ANALOG_Task+0x27a>
        }

        s_accum += v;
 800be8e:	4b70      	ldr	r3, [pc, #448]	@ (800c050 <ANALOG_Task+0x294>)
 800be90:	681a      	ldr	r2, [r3, #0]
 800be92:	69bb      	ldr	r3, [r7, #24]
 800be94:	18d2      	adds	r2, r2, r3
 800be96:	4b6e      	ldr	r3, [pc, #440]	@ (800c050 <ANALOG_Task+0x294>)
 800be98:	601a      	str	r2, [r3, #0]
        if (s_samples_left > 0U)
 800be9a:	4b6e      	ldr	r3, [pc, #440]	@ (800c054 <ANALOG_Task+0x298>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d004      	beq.n	800beac <ANALOG_Task+0xf0>
            s_samples_left--;
 800bea2:	4b6c      	ldr	r3, [pc, #432]	@ (800c054 <ANALOG_Task+0x298>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	1e5a      	subs	r2, r3, #1
 800bea8:	4b6a      	ldr	r3, [pc, #424]	@ (800c054 <ANALOG_Task+0x298>)
 800beaa:	601a      	str	r2, [r3, #0]

        if (s_samples_left > 0U)
 800beac:	4b69      	ldr	r3, [pc, #420]	@ (800c054 <ANALOG_Task+0x298>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d011      	beq.n	800bed8 <ANALOG_Task+0x11c>
        {
            /* next sample on same channel */
            if (HAL_ADC_Start(s_hadc) == HAL_OK)
 800beb4:	4b61      	ldr	r3, [pc, #388]	@ (800c03c <ANALOG_Task+0x280>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	0018      	movs	r0, r3
 800beba:	f002 fd43 	bl	800e944 <HAL_ADC_Start>
 800bebe:	1e03      	subs	r3, r0, #0
 800bec0:	d103      	bne.n	800beca <ANALOG_Task+0x10e>
                s_conv_running = 1U;
 800bec2:	4b61      	ldr	r3, [pc, #388]	@ (800c048 <ANALOG_Task+0x28c>)
 800bec4:	2201      	movs	r2, #1
 800bec6:	701a      	strb	r2, [r3, #0]
            else
            {
                s_step = ANALOG_STEP_IDLE;
                s_busy = 0U;
            }
            return;
 800bec8:	e0b5      	b.n	800c036 <ANALOG_Task+0x27a>
                s_step = ANALOG_STEP_IDLE;
 800beca:	4b60      	ldr	r3, [pc, #384]	@ (800c04c <ANALOG_Task+0x290>)
 800becc:	2200      	movs	r2, #0
 800bece:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800bed0:	4b5b      	ldr	r3, [pc, #364]	@ (800c040 <ANALOG_Task+0x284>)
 800bed2:	2200      	movs	r2, #0
 800bed4:	701a      	strb	r2, [r3, #0]
            return;
 800bed6:	e0ae      	b.n	800c036 <ANALOG_Task+0x27a>
        }

        /* Step finished: compute avg and transition */
        uint32_t avg = 0U;
 800bed8:	2300      	movs	r3, #0
 800beda:	617b      	str	r3, [r7, #20]
        switch (s_step)
 800bedc:	4b5b      	ldr	r3, [pc, #364]	@ (800c04c <ANALOG_Task+0x290>)
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	b2db      	uxtb	r3, r3
 800bee2:	2b04      	cmp	r3, #4
 800bee4:	d027      	beq.n	800bf36 <ANALOG_Task+0x17a>
 800bee6:	dd00      	ble.n	800beea <ANALOG_Task+0x12e>
 800bee8:	e09d      	b.n	800c026 <ANALOG_Task+0x26a>
 800beea:	2b01      	cmp	r3, #1
 800beec:	d002      	beq.n	800bef4 <ANALOG_Task+0x138>
 800beee:	2b03      	cmp	r3, #3
 800bef0:	d012      	beq.n	800bf18 <ANALOG_Task+0x15c>
 800bef2:	e098      	b.n	800c026 <ANALOG_Task+0x26a>
        {
            case ANALOG_STEP_VREFINT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_VREF_SAMPLES);
 800bef4:	4b56      	ldr	r3, [pc, #344]	@ (800c050 <ANALOG_Task+0x294>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	089b      	lsrs	r3, r3, #2
 800befa:	617b      	str	r3, [r7, #20]
                s_raw_vrefint = avg;
 800befc:	4b56      	ldr	r3, [pc, #344]	@ (800c058 <ANALOG_Task+0x29c>)
 800befe:	697a      	ldr	r2, [r7, #20]
 800bf00:	601a      	str	r2, [r3, #0]
                s_vdda_actual = ANALOG_CalcVddaFromVrefint(avg);
 800bf02:	697b      	ldr	r3, [r7, #20]
 800bf04:	0018      	movs	r0, r3
 800bf06:	f7ff fe4f 	bl	800bba8 <ANALOG_CalcVddaFromVrefint>
 800bf0a:	1c02      	adds	r2, r0, #0
 800bf0c:	4b53      	ldr	r3, [pc, #332]	@ (800c05c <ANALOG_Task+0x2a0>)
 800bf0e:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_BAT_DUMMY);
 800bf10:	2002      	movs	r0, #2
 800bf12:	f7ff fed1 	bl	800bcb8 <ANALOG_StartStep>
                return;
 800bf16:	e08e      	b.n	800c036 <ANALOG_Task+0x27a>

            case ANALOG_STEP_BAT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800bf18:	4b4d      	ldr	r3, [pc, #308]	@ (800c050 <ANALOG_Task+0x294>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	210a      	movs	r1, #10
 800bf1e:	0018      	movs	r0, r3
 800bf20:	f7f4 f918 	bl	8000154 <__udivsi3>
 800bf24:	0003      	movs	r3, r0
 800bf26:	617b      	str	r3, [r7, #20]
                s_raw_bat = avg;
 800bf28:	4b4d      	ldr	r3, [pc, #308]	@ (800c060 <ANALOG_Task+0x2a4>)
 800bf2a:	697a      	ldr	r2, [r7, #20]
 800bf2c:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_LIGHT);
 800bf2e:	2004      	movs	r0, #4
 800bf30:	f7ff fec2 	bl	800bcb8 <ANALOG_StartStep>
                return;
 800bf34:	e07f      	b.n	800c036 <ANALOG_Task+0x27a>

            case ANALOG_STEP_LIGHT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800bf36:	4b46      	ldr	r3, [pc, #280]	@ (800c050 <ANALOG_Task+0x294>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	210a      	movs	r1, #10
 800bf3c:	0018      	movs	r0, r3
 800bf3e:	f7f4 f909 	bl	8000154 <__udivsi3>
 800bf42:	0003      	movs	r3, r0
 800bf44:	617b      	str	r3, [r7, #20]
                s_raw_light = avg;
 800bf46:	4b47      	ldr	r3, [pc, #284]	@ (800c064 <ANALOG_Task+0x2a8>)
 800bf48:	697a      	ldr	r2, [r7, #20]
 800bf4a:	601a      	str	r2, [r3, #0]
                /* Finalize: compute corrected raws + derived values */
                {
                    float vdda = s_vdda_actual;
 800bf4c:	4b43      	ldr	r3, [pc, #268]	@ (800c05c <ANALOG_Task+0x2a0>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	613b      	str	r3, [r7, #16]

                    /* Battery voltage from raw using actual VDDA */
                    float v_adc = ((float)s_raw_bat / ANALOG_ADC_MAX_VALUE) * vdda;
 800bf52:	4b43      	ldr	r3, [pc, #268]	@ (800c060 <ANALOG_Task+0x2a4>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	0018      	movs	r0, r3
 800bf58:	f7f5 fd22 	bl	80019a0 <__aeabi_ui2f>
 800bf5c:	1c03      	adds	r3, r0, #0
 800bf5e:	4942      	ldr	r1, [pc, #264]	@ (800c068 <ANALOG_Task+0x2ac>)
 800bf60:	1c18      	adds	r0, r3, #0
 800bf62:	f7f4 ff0b 	bl	8000d7c <__aeabi_fdiv>
 800bf66:	1c03      	adds	r3, r0, #0
 800bf68:	1c19      	adds	r1, r3, #0
 800bf6a:	6938      	ldr	r0, [r7, #16]
 800bf6c:	f7f5 f8d4 	bl	8001118 <__aeabi_fmul>
 800bf70:	1c03      	adds	r3, r0, #0
 800bf72:	60fb      	str	r3, [r7, #12]
                    float v_bat = 0.0f;
 800bf74:	2300      	movs	r3, #0
 800bf76:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (ANALOG_BAT_DIVIDER > 0.0f)
                        v_bat = v_adc / ANALOG_BAT_DIVIDER;
 800bf78:	493c      	ldr	r1, [pc, #240]	@ (800c06c <ANALOG_Task+0x2b0>)
 800bf7a:	68f8      	ldr	r0, [r7, #12]
 800bf7c:	f7f4 fefe 	bl	8000d7c <__aeabi_fdiv>
 800bf80:	1c03      	adds	r3, r0, #0
 800bf82:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat < 0.0f) v_bat = 0.0f;
 800bf84:	2100      	movs	r1, #0
 800bf86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf88:	f7f4 faaa 	bl	80004e0 <__aeabi_fcmplt>
 800bf8c:	1e03      	subs	r3, r0, #0
 800bf8e:	d001      	beq.n	800bf94 <ANALOG_Task+0x1d8>
 800bf90:	2300      	movs	r3, #0
 800bf92:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat > 5.0f) v_bat = 5.0f;
 800bf94:	4936      	ldr	r1, [pc, #216]	@ (800c070 <ANALOG_Task+0x2b4>)
 800bf96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf98:	f7f4 fab6 	bl	8000508 <__aeabi_fcmpgt>
 800bf9c:	1e03      	subs	r3, r0, #0
 800bf9e:	d001      	beq.n	800bfa4 <ANALOG_Task+0x1e8>
 800bfa0:	4b33      	ldr	r3, [pc, #204]	@ (800c070 <ANALOG_Task+0x2b4>)
 800bfa2:	627b      	str	r3, [r7, #36]	@ 0x24
                    s_bat_v = v_bat;
 800bfa4:	4b33      	ldr	r3, [pc, #204]	@ (800c074 <ANALOG_Task+0x2b8>)
 800bfa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfa8:	601a      	str	r2, [r3, #0]

                    /* Light: photodiode current -> lux */
                    float v_light = ((float)s_raw_light / ANALOG_ADC_MAX_VALUE) * vdda;
 800bfaa:	4b2e      	ldr	r3, [pc, #184]	@ (800c064 <ANALOG_Task+0x2a8>)
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	0018      	movs	r0, r3
 800bfb0:	f7f5 fcf6 	bl	80019a0 <__aeabi_ui2f>
 800bfb4:	1c03      	adds	r3, r0, #0
 800bfb6:	492c      	ldr	r1, [pc, #176]	@ (800c068 <ANALOG_Task+0x2ac>)
 800bfb8:	1c18      	adds	r0, r3, #0
 800bfba:	f7f4 fedf 	bl	8000d7c <__aeabi_fdiv>
 800bfbe:	1c03      	adds	r3, r0, #0
 800bfc0:	1c19      	adds	r1, r3, #0
 800bfc2:	6938      	ldr	r0, [r7, #16]
 800bfc4:	f7f5 f8a8 	bl	8001118 <__aeabi_fmul>
 800bfc8:	1c03      	adds	r3, r0, #0
 800bfca:	60bb      	str	r3, [r7, #8]
                    float current = v_light / ANALOG_TIA_RESISTOR;
 800bfcc:	492a      	ldr	r1, [pc, #168]	@ (800c078 <ANALOG_Task+0x2bc>)
 800bfce:	68b8      	ldr	r0, [r7, #8]
 800bfd0:	f7f4 fed4 	bl	8000d7c <__aeabi_fdiv>
 800bfd4:	1c03      	adds	r3, r0, #0
 800bfd6:	607b      	str	r3, [r7, #4]
                    float lux = 0.0f;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	623b      	str	r3, [r7, #32]
                    if (ANALOG_PD_A_PER_LUX > 0.0f)
                        lux = current / ANALOG_PD_A_PER_LUX;
 800bfdc:	4927      	ldr	r1, [pc, #156]	@ (800c07c <ANALOG_Task+0x2c0>)
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f7f4 fecc 	bl	8000d7c <__aeabi_fdiv>
 800bfe4:	1c03      	adds	r3, r0, #0
 800bfe6:	623b      	str	r3, [r7, #32]
                    if (lux < 0.0f) lux = 0.0f;
 800bfe8:	2100      	movs	r1, #0
 800bfea:	6a38      	ldr	r0, [r7, #32]
 800bfec:	f7f4 fa78 	bl	80004e0 <__aeabi_fcmplt>
 800bff0:	1e03      	subs	r3, r0, #0
 800bff2:	d001      	beq.n	800bff8 <ANALOG_Task+0x23c>
 800bff4:	2300      	movs	r3, #0
 800bff6:	623b      	str	r3, [r7, #32]
                    if (lux > 100000.0f) lux = 100000.0f;
 800bff8:	4921      	ldr	r1, [pc, #132]	@ (800c080 <ANALOG_Task+0x2c4>)
 800bffa:	6a38      	ldr	r0, [r7, #32]
 800bffc:	f7f4 fa84 	bl	8000508 <__aeabi_fcmpgt>
 800c000:	1e03      	subs	r3, r0, #0
 800c002:	d001      	beq.n	800c008 <ANALOG_Task+0x24c>
 800c004:	4b1e      	ldr	r3, [pc, #120]	@ (800c080 <ANALOG_Task+0x2c4>)
 800c006:	623b      	str	r3, [r7, #32]
                    s_light_lux = lux;
 800c008:	4b1e      	ldr	r3, [pc, #120]	@ (800c084 <ANALOG_Task+0x2c8>)
 800c00a:	6a3a      	ldr	r2, [r7, #32]
 800c00c:	601a      	str	r2, [r3, #0]

                    s_update_id++;
 800c00e:	4b1e      	ldr	r3, [pc, #120]	@ (800c088 <ANALOG_Task+0x2cc>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	1c5a      	adds	r2, r3, #1
 800c014:	4b1c      	ldr	r3, [pc, #112]	@ (800c088 <ANALOG_Task+0x2cc>)
 800c016:	601a      	str	r2, [r3, #0]
                }

                s_step = ANALOG_STEP_IDLE;
 800c018:	4b0c      	ldr	r3, [pc, #48]	@ (800c04c <ANALOG_Task+0x290>)
 800c01a:	2200      	movs	r2, #0
 800c01c:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800c01e:	4b08      	ldr	r3, [pc, #32]	@ (800c040 <ANALOG_Task+0x284>)
 800c020:	2200      	movs	r2, #0
 800c022:	701a      	strb	r2, [r3, #0]
                return;
 800c024:	e007      	b.n	800c036 <ANALOG_Task+0x27a>

            default:
                s_step = ANALOG_STEP_IDLE;
 800c026:	4b09      	ldr	r3, [pc, #36]	@ (800c04c <ANALOG_Task+0x290>)
 800c028:	2200      	movs	r2, #0
 800c02a:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800c02c:	4b04      	ldr	r3, [pc, #16]	@ (800c040 <ANALOG_Task+0x284>)
 800c02e:	2200      	movs	r2, #0
 800c030:	701a      	strb	r2, [r3, #0]
                return;
 800c032:	e000      	b.n	800c036 <ANALOG_Task+0x27a>
            return; /* not ready yet */
 800c034:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800c036:	46bd      	mov	sp, r7
 800c038:	b00a      	add	sp, #40	@ 0x28
 800c03a:	bdb0      	pop	{r4, r5, r7, pc}
 800c03c:	200022f4 	.word	0x200022f4
 800c040:	20002318 	.word	0x20002318
 800c044:	20002319 	.word	0x20002319
 800c048:	20002320 	.word	0x20002320
 800c04c:	2000230c 	.word	0x2000230c
 800c050:	20002310 	.word	0x20002310
 800c054:	20002314 	.word	0x20002314
 800c058:	200022f8 	.word	0x200022f8
 800c05c:	20000014 	.word	0x20000014
 800c060:	200022fc 	.word	0x200022fc
 800c064:	20002300 	.word	0x20002300
 800c068:	457ff000 	.word	0x457ff000
 800c06c:	3ea3b360 	.word	0x3ea3b360
 800c070:	40a00000 	.word	0x40a00000
 800c074:	20002304 	.word	0x20002304
 800c078:	48a12200 	.word	0x48a12200
 800c07c:	3183f0ff 	.word	0x3183f0ff
 800c080:	47c35000 	.word	0x47c35000
 800c084:	20002308 	.word	0x20002308
 800c088:	2000231c 	.word	0x2000231c

0800c08c <ANALOG_GetLight>:
{
    return s_update_id;
}

float ANALOG_GetLight(void)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	af00      	add	r7, sp, #0
    return s_light_lux;
 800c090:	4b02      	ldr	r3, [pc, #8]	@ (800c09c <ANALOG_GetLight+0x10>)
 800c092:	681b      	ldr	r3, [r3, #0]
}
 800c094:	1c18      	adds	r0, r3, #0
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	46c0      	nop			@ (mov r8, r8)
 800c09c:	20002308 	.word	0x20002308

0800c0a0 <ANALOG_GetBat>:

float ANALOG_GetBat(void)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	af00      	add	r7, sp, #0
    return s_bat_v;
 800c0a4:	4b02      	ldr	r3, [pc, #8]	@ (800c0b0 <ANALOG_GetBat+0x10>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
}
 800c0a8:	1c18      	adds	r0, r3, #0
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	46c0      	nop			@ (mov r8, r8)
 800c0b0:	20002304 	.word	0x20002304

0800c0b4 <BME280_Init>:
static uint32_t BME280_CompensateP(int32_t adc_P);
static uint32_t BME280_CompensateH(int32_t adc_H);
static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data);

HAL_StatusTypeDef BME280_Init(I2C_HandleTypeDef *hi2c)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b084      	sub	sp, #16
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d101      	bne.n	800c0c6 <BME280_Init+0x12>
        return HAL_ERROR;
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	e04d      	b.n	800c162 <BME280_Init+0xae>
    }
    
    bme280_i2c = hi2c;
 800c0c6:	4b29      	ldr	r3, [pc, #164]	@ (800c16c <BME280_Init+0xb8>)
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	601a      	str	r2, [r3, #0]
    init_time = HAL_GetTick();
 800c0cc:	f002 f81a 	bl	800e104 <HAL_GetTick>
 800c0d0:	0002      	movs	r2, r0
 800c0d2:	4b27      	ldr	r3, [pc, #156]	@ (800c170 <BME280_Init+0xbc>)
 800c0d4:	601a      	str	r2, [r3, #0]
    
    uint8_t chip_id = 0;
 800c0d6:	210d      	movs	r1, #13
 800c0d8:	187b      	adds	r3, r7, r1
 800c0da:	2200      	movs	r2, #0
 800c0dc:	701a      	strb	r2, [r3, #0]
    if (BME280_ReadReg(BME280_REG_ID, &chip_id) != HAL_OK) {
 800c0de:	187b      	adds	r3, r7, r1
 800c0e0:	0019      	movs	r1, r3
 800c0e2:	20d0      	movs	r0, #208	@ 0xd0
 800c0e4:	f000 f91c 	bl	800c320 <BME280_ReadReg>
 800c0e8:	1e03      	subs	r3, r0, #0
 800c0ea:	d004      	beq.n	800c0f6 <BME280_Init+0x42>
        bme280_i2c = NULL;
 800c0ec:	4b1f      	ldr	r3, [pc, #124]	@ (800c16c <BME280_Init+0xb8>)
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	e035      	b.n	800c162 <BME280_Init+0xae>
    }
    
    if (chip_id != BME280_CHIP_ID) {
 800c0f6:	230d      	movs	r3, #13
 800c0f8:	18fb      	adds	r3, r7, r3
 800c0fa:	781b      	ldrb	r3, [r3, #0]
 800c0fc:	2b60      	cmp	r3, #96	@ 0x60
 800c0fe:	d004      	beq.n	800c10a <BME280_Init+0x56>
        bme280_i2c = NULL;
 800c100:	4b1a      	ldr	r3, [pc, #104]	@ (800c16c <BME280_Init+0xb8>)
 800c102:	2200      	movs	r2, #0
 800c104:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800c106:	2301      	movs	r3, #1
 800c108:	e02b      	b.n	800c162 <BME280_Init+0xae>
    }
    
    BME280_WriteReg(BME280_REG_RESET, BME280_SOFT_RESET);
 800c10a:	21b6      	movs	r1, #182	@ 0xb6
 800c10c:	20e0      	movs	r0, #224	@ 0xe0
 800c10e:	f000 f8d1 	bl	800c2b4 <BME280_WriteReg>
    HAL_Delay(10);
 800c112:	200a      	movs	r0, #10
 800c114:	f002 f800 	bl	800e118 <HAL_Delay>
    
    if (BME280_ReadCalibrationData() != HAL_OK) {
 800c118:	f000 f9f8 	bl	800c50c <BME280_ReadCalibrationData>
 800c11c:	1e03      	subs	r3, r0, #0
 800c11e:	d004      	beq.n	800c12a <BME280_Init+0x76>
        bme280_i2c = NULL;
 800c120:	4b12      	ldr	r3, [pc, #72]	@ (800c16c <BME280_Init+0xb8>)
 800c122:	2200      	movs	r2, #0
 800c124:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800c126:	2301      	movs	r3, #1
 800c128:	e01b      	b.n	800c162 <BME280_Init+0xae>
    }
    
    // Max accuracy: oversampling x16, filter x16
    BME280_WriteReg(BME280_REG_CTRL_HUM, BME280_OVERSAMPLING_16X);
 800c12a:	2105      	movs	r1, #5
 800c12c:	20f2      	movs	r0, #242	@ 0xf2
 800c12e:	f000 f8c1 	bl	800c2b4 <BME280_WriteReg>
    
    uint8_t config = (BME280_STANDBY_0_5_MS << 5) | (BME280_FILTER_16 << 2);
 800c132:	210f      	movs	r1, #15
 800c134:	187b      	adds	r3, r7, r1
 800c136:	2210      	movs	r2, #16
 800c138:	701a      	strb	r2, [r3, #0]
    BME280_WriteReg(BME280_REG_CONFIG, config);
 800c13a:	187b      	adds	r3, r7, r1
 800c13c:	781b      	ldrb	r3, [r3, #0]
 800c13e:	0019      	movs	r1, r3
 800c140:	20f5      	movs	r0, #245	@ 0xf5
 800c142:	f000 f8b7 	bl	800c2b4 <BME280_WriteReg>
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800c146:	210e      	movs	r1, #14
 800c148:	187b      	adds	r3, r7, r1
 800c14a:	22b7      	movs	r2, #183	@ 0xb7
 800c14c:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_NORMAL_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800c14e:	187b      	adds	r3, r7, r1
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	0019      	movs	r1, r3
 800c154:	20f4      	movs	r0, #244	@ 0xf4
 800c156:	f000 f8ad 	bl	800c2b4 <BME280_WriteReg>
    
    HAL_Delay(100);
 800c15a:	2064      	movs	r0, #100	@ 0x64
 800c15c:	f001 ffdc 	bl	800e118 <HAL_Delay>
    
    return HAL_OK;
 800c160:	2300      	movs	r3, #0
}
 800c162:	0018      	movs	r0, r3
 800c164:	46bd      	mov	sp, r7
 800c166:	b004      	add	sp, #16
 800c168:	bd80      	pop	{r7, pc}
 800c16a:	46c0      	nop			@ (mov r8, r8)
 800c16c:	20002324 	.word	0x20002324
 800c170:	20002350 	.word	0x20002350

0800c174 <BME280_Deinit>:

HAL_StatusTypeDef BME280_Deinit(void)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	af00      	add	r7, sp, #0
    if (bme280_i2c == NULL) {
 800c17a:	4b0b      	ldr	r3, [pc, #44]	@ (800c1a8 <BME280_Deinit+0x34>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <BME280_Deinit+0x12>
        return HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	e00c      	b.n	800c1a0 <BME280_Deinit+0x2c>
    }
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800c186:	1dfb      	adds	r3, r7, #7
 800c188:	22b4      	movs	r2, #180	@ 0xb4
 800c18a:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_SLEEP_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800c18c:	1dfb      	adds	r3, r7, #7
 800c18e:	781b      	ldrb	r3, [r3, #0]
 800c190:	0019      	movs	r1, r3
 800c192:	20f4      	movs	r0, #244	@ 0xf4
 800c194:	f000 f88e 	bl	800c2b4 <BME280_WriteReg>
    
    bme280_i2c = NULL;
 800c198:	4b03      	ldr	r3, [pc, #12]	@ (800c1a8 <BME280_Deinit+0x34>)
 800c19a:	2200      	movs	r2, #0
 800c19c:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 800c19e:	2300      	movs	r3, #0
}
 800c1a0:	0018      	movs	r0, r3
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	b002      	add	sp, #8
 800c1a6:	bd80      	pop	{r7, pc}
 800c1a8:	20002324 	.word	0x20002324

0800c1ac <RH>:

HAL_StatusTypeDef RH(float *humidity)
{
 800c1ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1ae:	b087      	sub	sp, #28
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c1b4:	4b12      	ldr	r3, [pc, #72]	@ (800c200 <RH+0x54>)
 800c1b6:	0018      	movs	r0, r3
 800c1b8:	f7ff ff7c 	bl	800c0b4 <BME280_Init>
 800c1bc:	1e03      	subs	r3, r0, #0
 800c1be:	d001      	beq.n	800c1c4 <RH+0x18>
        return HAL_ERROR;
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	e018      	b.n	800c1f6 <RH+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c1c4:	2064      	movs	r0, #100	@ 0x64
 800c1c6:	f001 ffa7 	bl	800e118 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800c1ca:	2517      	movs	r5, #23
 800c1cc:	197c      	adds	r4, r7, r5
 800c1ce:	2608      	movs	r6, #8
 800c1d0:	19bb      	adds	r3, r7, r6
 800c1d2:	0018      	movs	r0, r3
 800c1d4:	f000 f912 	bl	800c3fc <BME280_ReadSensorData>
 800c1d8:	0003      	movs	r3, r0
 800c1da:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c1dc:	f7ff ffca 	bl	800c174 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c1e0:	197b      	adds	r3, r7, r5
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d103      	bne.n	800c1f0 <RH+0x44>
        *humidity = data.humidity;
 800c1e8:	19bb      	adds	r3, r7, r6
 800c1ea:	689a      	ldr	r2, [r3, #8]
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c1f0:	2317      	movs	r3, #23
 800c1f2:	18fb      	adds	r3, r7, r3
 800c1f4:	781b      	ldrb	r3, [r3, #0]
}
 800c1f6:	0018      	movs	r0, r3
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	b007      	add	sp, #28
 800c1fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1fe:	46c0      	nop			@ (mov r8, r8)
 800c200:	20000358 	.word	0x20000358

0800c204 <T>:

HAL_StatusTypeDef T(float *temperature)
{
 800c204:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c206:	b087      	sub	sp, #28
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c20c:	4b12      	ldr	r3, [pc, #72]	@ (800c258 <T+0x54>)
 800c20e:	0018      	movs	r0, r3
 800c210:	f7ff ff50 	bl	800c0b4 <BME280_Init>
 800c214:	1e03      	subs	r3, r0, #0
 800c216:	d001      	beq.n	800c21c <T+0x18>
        return HAL_ERROR;
 800c218:	2301      	movs	r3, #1
 800c21a:	e018      	b.n	800c24e <T+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c21c:	2064      	movs	r0, #100	@ 0x64
 800c21e:	f001 ff7b 	bl	800e118 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800c222:	2517      	movs	r5, #23
 800c224:	197c      	adds	r4, r7, r5
 800c226:	2608      	movs	r6, #8
 800c228:	19bb      	adds	r3, r7, r6
 800c22a:	0018      	movs	r0, r3
 800c22c:	f000 f8e6 	bl	800c3fc <BME280_ReadSensorData>
 800c230:	0003      	movs	r3, r0
 800c232:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c234:	f7ff ff9e 	bl	800c174 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c238:	197b      	adds	r3, r7, r5
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d103      	bne.n	800c248 <T+0x44>
        *temperature = data.temperature;
 800c240:	19bb      	adds	r3, r7, r6
 800c242:	681a      	ldr	r2, [r3, #0]
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c248:	2317      	movs	r3, #23
 800c24a:	18fb      	adds	r3, r7, r3
 800c24c:	781b      	ldrb	r3, [r3, #0]
}
 800c24e:	0018      	movs	r0, r3
 800c250:	46bd      	mov	sp, r7
 800c252:	b007      	add	sp, #28
 800c254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c256:	46c0      	nop			@ (mov r8, r8)
 800c258:	20000358 	.word	0x20000358

0800c25c <P>:

HAL_StatusTypeDef P(float *pressure)
{
 800c25c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c25e:	b087      	sub	sp, #28
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c264:	4b12      	ldr	r3, [pc, #72]	@ (800c2b0 <P+0x54>)
 800c266:	0018      	movs	r0, r3
 800c268:	f7ff ff24 	bl	800c0b4 <BME280_Init>
 800c26c:	1e03      	subs	r3, r0, #0
 800c26e:	d001      	beq.n	800c274 <P+0x18>
        return HAL_ERROR;
 800c270:	2301      	movs	r3, #1
 800c272:	e018      	b.n	800c2a6 <P+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c274:	2064      	movs	r0, #100	@ 0x64
 800c276:	f001 ff4f 	bl	800e118 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800c27a:	2517      	movs	r5, #23
 800c27c:	197c      	adds	r4, r7, r5
 800c27e:	2608      	movs	r6, #8
 800c280:	19bb      	adds	r3, r7, r6
 800c282:	0018      	movs	r0, r3
 800c284:	f000 f8ba 	bl	800c3fc <BME280_ReadSensorData>
 800c288:	0003      	movs	r3, r0
 800c28a:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c28c:	f7ff ff72 	bl	800c174 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c290:	197b      	adds	r3, r7, r5
 800c292:	781b      	ldrb	r3, [r3, #0]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d103      	bne.n	800c2a0 <P+0x44>
        *pressure = data.pressure;
 800c298:	19bb      	adds	r3, r7, r6
 800c29a:	685a      	ldr	r2, [r3, #4]
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c2a0:	2317      	movs	r3, #23
 800c2a2:	18fb      	adds	r3, r7, r3
 800c2a4:	781b      	ldrb	r3, [r3, #0]
}
 800c2a6:	0018      	movs	r0, r3
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	b007      	add	sp, #28
 800c2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ae:	46c0      	nop			@ (mov r8, r8)
 800c2b0:	20000358 	.word	0x20000358

0800c2b4 <BME280_WriteReg>:
    
    return status;
}

static HAL_StatusTypeDef BME280_WriteReg(uint8_t reg, uint8_t value)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af04      	add	r7, sp, #16
 800c2ba:	0002      	movs	r2, r0
 800c2bc:	1dfb      	adds	r3, r7, #7
 800c2be:	701a      	strb	r2, [r3, #0]
 800c2c0:	1dbb      	adds	r3, r7, #6
 800c2c2:	1c0a      	adds	r2, r1, #0
 800c2c4:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c2c6:	f001 ff1d 	bl	800e104 <HAL_GetTick>
 800c2ca:	0002      	movs	r2, r0
 800c2cc:	4b10      	ldr	r3, [pc, #64]	@ (800c310 <BME280_WriteReg+0x5c>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	1ad3      	subs	r3, r2, r3
 800c2d2:	4a10      	ldr	r2, [pc, #64]	@ (800c314 <BME280_WriteReg+0x60>)
 800c2d4:	4293      	cmp	r3, r2
 800c2d6:	d904      	bls.n	800c2e2 <BME280_WriteReg+0x2e>
        bme280_i2c = NULL;
 800c2d8:	4b0f      	ldr	r3, [pc, #60]	@ (800c318 <BME280_WriteReg+0x64>)
 800c2da:	2200      	movs	r2, #0
 800c2dc:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c2de:	2303      	movs	r3, #3
 800c2e0:	e012      	b.n	800c308 <BME280_WriteReg+0x54>
    }
    return HAL_I2C_Mem_Write(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, BME280_I2C_TIMEOUT_MS);
 800c2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c318 <BME280_WriteReg+0x64>)
 800c2e4:	6818      	ldr	r0, [r3, #0]
 800c2e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c31c <BME280_WriteReg+0x68>)
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	0019      	movs	r1, r3
 800c2ec:	1dfb      	adds	r3, r7, #7
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	b29a      	uxth	r2, r3
 800c2f2:	23fa      	movs	r3, #250	@ 0xfa
 800c2f4:	005b      	lsls	r3, r3, #1
 800c2f6:	9302      	str	r3, [sp, #8]
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	9301      	str	r3, [sp, #4]
 800c2fc:	1dbb      	adds	r3, r7, #6
 800c2fe:	9300      	str	r3, [sp, #0]
 800c300:	2301      	movs	r3, #1
 800c302:	f004 fc69 	bl	8010bd8 <HAL_I2C_Mem_Write>
 800c306:	0003      	movs	r3, r0
}
 800c308:	0018      	movs	r0, r3
 800c30a:	46bd      	mov	sp, r7
 800c30c:	b002      	add	sp, #8
 800c30e:	bd80      	pop	{r7, pc}
 800c310:	20002350 	.word	0x20002350
 800c314:	00001388 	.word	0x00001388
 800c318:	20002324 	.word	0x20002324
 800c31c:	20000018 	.word	0x20000018

0800c320 <BME280_ReadReg>:

static HAL_StatusTypeDef BME280_ReadReg(uint8_t reg, uint8_t *value)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af04      	add	r7, sp, #16
 800c326:	0002      	movs	r2, r0
 800c328:	6039      	str	r1, [r7, #0]
 800c32a:	1dfb      	adds	r3, r7, #7
 800c32c:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c32e:	f001 fee9 	bl	800e104 <HAL_GetTick>
 800c332:	0002      	movs	r2, r0
 800c334:	4b10      	ldr	r3, [pc, #64]	@ (800c378 <BME280_ReadReg+0x58>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	1ad3      	subs	r3, r2, r3
 800c33a:	4a10      	ldr	r2, [pc, #64]	@ (800c37c <BME280_ReadReg+0x5c>)
 800c33c:	4293      	cmp	r3, r2
 800c33e:	d904      	bls.n	800c34a <BME280_ReadReg+0x2a>
        bme280_i2c = NULL;
 800c340:	4b0f      	ldr	r3, [pc, #60]	@ (800c380 <BME280_ReadReg+0x60>)
 800c342:	2200      	movs	r2, #0
 800c344:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c346:	2303      	movs	r3, #3
 800c348:	e012      	b.n	800c370 <BME280_ReadReg+0x50>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, value, 1, BME280_I2C_TIMEOUT_MS);
 800c34a:	4b0d      	ldr	r3, [pc, #52]	@ (800c380 <BME280_ReadReg+0x60>)
 800c34c:	6818      	ldr	r0, [r3, #0]
 800c34e:	4b0d      	ldr	r3, [pc, #52]	@ (800c384 <BME280_ReadReg+0x64>)
 800c350:	781b      	ldrb	r3, [r3, #0]
 800c352:	0019      	movs	r1, r3
 800c354:	1dfb      	adds	r3, r7, #7
 800c356:	781b      	ldrb	r3, [r3, #0]
 800c358:	b29a      	uxth	r2, r3
 800c35a:	23fa      	movs	r3, #250	@ 0xfa
 800c35c:	005b      	lsls	r3, r3, #1
 800c35e:	9302      	str	r3, [sp, #8]
 800c360:	2301      	movs	r3, #1
 800c362:	9301      	str	r3, [sp, #4]
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	9300      	str	r3, [sp, #0]
 800c368:	2301      	movs	r3, #1
 800c36a:	f004 fd63 	bl	8010e34 <HAL_I2C_Mem_Read>
 800c36e:	0003      	movs	r3, r0
}
 800c370:	0018      	movs	r0, r3
 800c372:	46bd      	mov	sp, r7
 800c374:	b002      	add	sp, #8
 800c376:	bd80      	pop	{r7, pc}
 800c378:	20002350 	.word	0x20002350
 800c37c:	00001388 	.word	0x00001388
 800c380:	20002324 	.word	0x20002324
 800c384:	20000018 	.word	0x20000018

0800c388 <BME280_ReadRegs>:

static HAL_StatusTypeDef BME280_ReadRegs(uint8_t reg, uint8_t *buffer, uint16_t len)
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b086      	sub	sp, #24
 800c38c:	af04      	add	r7, sp, #16
 800c38e:	6039      	str	r1, [r7, #0]
 800c390:	0011      	movs	r1, r2
 800c392:	1dfb      	adds	r3, r7, #7
 800c394:	1c02      	adds	r2, r0, #0
 800c396:	701a      	strb	r2, [r3, #0]
 800c398:	1d3b      	adds	r3, r7, #4
 800c39a:	1c0a      	adds	r2, r1, #0
 800c39c:	801a      	strh	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c39e:	f001 feb1 	bl	800e104 <HAL_GetTick>
 800c3a2:	0002      	movs	r2, r0
 800c3a4:	4b11      	ldr	r3, [pc, #68]	@ (800c3ec <BME280_ReadRegs+0x64>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	1ad3      	subs	r3, r2, r3
 800c3aa:	4a11      	ldr	r2, [pc, #68]	@ (800c3f0 <BME280_ReadRegs+0x68>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d904      	bls.n	800c3ba <BME280_ReadRegs+0x32>
        bme280_i2c = NULL;
 800c3b0:	4b10      	ldr	r3, [pc, #64]	@ (800c3f4 <BME280_ReadRegs+0x6c>)
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c3b6:	2303      	movs	r3, #3
 800c3b8:	e013      	b.n	800c3e2 <BME280_ReadRegs+0x5a>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, buffer, len, BME280_I2C_TIMEOUT_MS);
 800c3ba:	4b0e      	ldr	r3, [pc, #56]	@ (800c3f4 <BME280_ReadRegs+0x6c>)
 800c3bc:	6818      	ldr	r0, [r3, #0]
 800c3be:	4b0e      	ldr	r3, [pc, #56]	@ (800c3f8 <BME280_ReadRegs+0x70>)
 800c3c0:	781b      	ldrb	r3, [r3, #0]
 800c3c2:	0019      	movs	r1, r3
 800c3c4:	1dfb      	adds	r3, r7, #7
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	b29a      	uxth	r2, r3
 800c3ca:	23fa      	movs	r3, #250	@ 0xfa
 800c3cc:	005b      	lsls	r3, r3, #1
 800c3ce:	9302      	str	r3, [sp, #8]
 800c3d0:	1d3b      	adds	r3, r7, #4
 800c3d2:	881b      	ldrh	r3, [r3, #0]
 800c3d4:	9301      	str	r3, [sp, #4]
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	9300      	str	r3, [sp, #0]
 800c3da:	2301      	movs	r3, #1
 800c3dc:	f004 fd2a 	bl	8010e34 <HAL_I2C_Mem_Read>
 800c3e0:	0003      	movs	r3, r0
}
 800c3e2:	0018      	movs	r0, r3
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	b002      	add	sp, #8
 800c3e8:	bd80      	pop	{r7, pc}
 800c3ea:	46c0      	nop			@ (mov r8, r8)
 800c3ec:	20002350 	.word	0x20002350
 800c3f0:	00001388 	.word	0x00001388
 800c3f4:	20002324 	.word	0x20002324
 800c3f8:	20000018 	.word	0x20000018

0800c3fc <BME280_ReadSensorData>:

static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b08a      	sub	sp, #40	@ 0x28
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
    if (bme280_i2c == NULL || data == NULL) {
 800c404:	4b3e      	ldr	r3, [pc, #248]	@ (800c500 <BME280_ReadSensorData+0x104>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d002      	beq.n	800c412 <BME280_ReadSensorData+0x16>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d101      	bne.n	800c416 <BME280_ReadSensorData+0x1a>
        return HAL_ERROR;
 800c412:	2301      	movs	r3, #1
 800c414:	e06f      	b.n	800c4f6 <BME280_ReadSensorData+0xfa>
    }
    
    uint8_t sensor_data[8];
    if (BME280_ReadRegs(BME280_REG_PRESS_MSB, sensor_data, 8) != HAL_OK) {
 800c416:	2308      	movs	r3, #8
 800c418:	18fb      	adds	r3, r7, r3
 800c41a:	2208      	movs	r2, #8
 800c41c:	0019      	movs	r1, r3
 800c41e:	20f7      	movs	r0, #247	@ 0xf7
 800c420:	f7ff ffb2 	bl	800c388 <BME280_ReadRegs>
 800c424:	1e03      	subs	r3, r0, #0
 800c426:	d001      	beq.n	800c42c <BME280_ReadSensorData+0x30>
        return HAL_ERROR;
 800c428:	2301      	movs	r3, #1
 800c42a:	e064      	b.n	800c4f6 <BME280_ReadSensorData+0xfa>
    }
    
    int32_t adc_P = (sensor_data[0] << 12) | (sensor_data[1] << 4) | (sensor_data[2] >> 4);
 800c42c:	2108      	movs	r1, #8
 800c42e:	187b      	adds	r3, r7, r1
 800c430:	781b      	ldrb	r3, [r3, #0]
 800c432:	031a      	lsls	r2, r3, #12
 800c434:	187b      	adds	r3, r7, r1
 800c436:	785b      	ldrb	r3, [r3, #1]
 800c438:	011b      	lsls	r3, r3, #4
 800c43a:	4313      	orrs	r3, r2
 800c43c:	187a      	adds	r2, r7, r1
 800c43e:	7892      	ldrb	r2, [r2, #2]
 800c440:	0912      	lsrs	r2, r2, #4
 800c442:	b2d2      	uxtb	r2, r2
 800c444:	4313      	orrs	r3, r2
 800c446:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t adc_T = (sensor_data[3] << 12) | (sensor_data[4] << 4) | (sensor_data[5] >> 4);
 800c448:	187b      	adds	r3, r7, r1
 800c44a:	78db      	ldrb	r3, [r3, #3]
 800c44c:	031a      	lsls	r2, r3, #12
 800c44e:	187b      	adds	r3, r7, r1
 800c450:	791b      	ldrb	r3, [r3, #4]
 800c452:	011b      	lsls	r3, r3, #4
 800c454:	4313      	orrs	r3, r2
 800c456:	187a      	adds	r2, r7, r1
 800c458:	7952      	ldrb	r2, [r2, #5]
 800c45a:	0912      	lsrs	r2, r2, #4
 800c45c:	b2d2      	uxtb	r2, r2
 800c45e:	4313      	orrs	r3, r2
 800c460:	623b      	str	r3, [r7, #32]
    int32_t adc_H = (sensor_data[6] << 8) | sensor_data[7];
 800c462:	187b      	adds	r3, r7, r1
 800c464:	799b      	ldrb	r3, [r3, #6]
 800c466:	021b      	lsls	r3, r3, #8
 800c468:	187a      	adds	r2, r7, r1
 800c46a:	79d2      	ldrb	r2, [r2, #7]
 800c46c:	4313      	orrs	r3, r2
 800c46e:	61fb      	str	r3, [r7, #28]
    
    int32_t temp = BME280_CompensateT(adc_T);
 800c470:	6a3b      	ldr	r3, [r7, #32]
 800c472:	0018      	movs	r0, r3
 800c474:	f000 f934 	bl	800c6e0 <BME280_CompensateT>
 800c478:	0003      	movs	r3, r0
 800c47a:	61bb      	str	r3, [r7, #24]
    data->temperature = temp / 100.0f;
 800c47c:	69b8      	ldr	r0, [r7, #24]
 800c47e:	f7f5 fa3f 	bl	8001900 <__aeabi_i2f>
 800c482:	1c03      	adds	r3, r0, #0
 800c484:	491f      	ldr	r1, [pc, #124]	@ (800c504 <BME280_ReadSensorData+0x108>)
 800c486:	1c18      	adds	r0, r3, #0
 800c488:	f7f4 fc78 	bl	8000d7c <__aeabi_fdiv>
 800c48c:	1c03      	adds	r3, r0, #0
 800c48e:	1c1a      	adds	r2, r3, #0
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	601a      	str	r2, [r3, #0]
    
    uint32_t press = BME280_CompensateP(adc_P);
 800c494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c496:	0018      	movs	r0, r3
 800c498:	f000 f95a 	bl	800c750 <BME280_CompensateP>
 800c49c:	0003      	movs	r3, r0
 800c49e:	617b      	str	r3, [r7, #20]
    data->pressure = press / 256.0f / 100.0f;
 800c4a0:	6978      	ldr	r0, [r7, #20]
 800c4a2:	f7f5 fa7d 	bl	80019a0 <__aeabi_ui2f>
 800c4a6:	1c03      	adds	r3, r0, #0
 800c4a8:	2187      	movs	r1, #135	@ 0x87
 800c4aa:	05c9      	lsls	r1, r1, #23
 800c4ac:	1c18      	adds	r0, r3, #0
 800c4ae:	f7f4 fc65 	bl	8000d7c <__aeabi_fdiv>
 800c4b2:	1c03      	adds	r3, r0, #0
 800c4b4:	4913      	ldr	r1, [pc, #76]	@ (800c504 <BME280_ReadSensorData+0x108>)
 800c4b6:	1c18      	adds	r0, r3, #0
 800c4b8:	f7f4 fc60 	bl	8000d7c <__aeabi_fdiv>
 800c4bc:	1c03      	adds	r3, r0, #0
 800c4be:	1c1a      	adds	r2, r3, #0
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	605a      	str	r2, [r3, #4]
    
    uint32_t hum = BME280_CompensateH(adc_H);
 800c4c4:	69fb      	ldr	r3, [r7, #28]
 800c4c6:	0018      	movs	r0, r3
 800c4c8:	f000 fade 	bl	800ca88 <BME280_CompensateH>
 800c4cc:	0003      	movs	r3, r0
 800c4ce:	613b      	str	r3, [r7, #16]
    data->humidity = hum / 1024.0f;
 800c4d0:	6938      	ldr	r0, [r7, #16]
 800c4d2:	f7f5 fa65 	bl	80019a0 <__aeabi_ui2f>
 800c4d6:	1c03      	adds	r3, r0, #0
 800c4d8:	2189      	movs	r1, #137	@ 0x89
 800c4da:	05c9      	lsls	r1, r1, #23
 800c4dc:	1c18      	adds	r0, r3, #0
 800c4de:	f7f4 fc4d 	bl	8000d7c <__aeabi_fdiv>
 800c4e2:	1c03      	adds	r3, r0, #0
 800c4e4:	1c1a      	adds	r2, r3, #0
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	609a      	str	r2, [r3, #8]
    
    init_time = HAL_GetTick();  // Reset timeout on successful read
 800c4ea:	f001 fe0b 	bl	800e104 <HAL_GetTick>
 800c4ee:	0002      	movs	r2, r0
 800c4f0:	4b05      	ldr	r3, [pc, #20]	@ (800c508 <BME280_ReadSensorData+0x10c>)
 800c4f2:	601a      	str	r2, [r3, #0]
    
    return HAL_OK;
 800c4f4:	2300      	movs	r3, #0
}
 800c4f6:	0018      	movs	r0, r3
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	b00a      	add	sp, #40	@ 0x28
 800c4fc:	bd80      	pop	{r7, pc}
 800c4fe:	46c0      	nop			@ (mov r8, r8)
 800c500:	20002324 	.word	0x20002324
 800c504:	42c80000 	.word	0x42c80000
 800c508:	20002350 	.word	0x20002350

0800c50c <BME280_ReadCalibrationData>:

static HAL_StatusTypeDef BME280_ReadCalibrationData(void)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b08a      	sub	sp, #40	@ 0x28
 800c510:	af00      	add	r7, sp, #0
    uint8_t calib[26];
    uint8_t calib_h[7];
    
    if (BME280_ReadRegs(BME280_REG_CALIB00, calib, 26) != HAL_OK) {
 800c512:	230c      	movs	r3, #12
 800c514:	18fb      	adds	r3, r7, r3
 800c516:	221a      	movs	r2, #26
 800c518:	0019      	movs	r1, r3
 800c51a:	2088      	movs	r0, #136	@ 0x88
 800c51c:	f7ff ff34 	bl	800c388 <BME280_ReadRegs>
 800c520:	1e03      	subs	r3, r0, #0
 800c522:	d001      	beq.n	800c528 <BME280_ReadCalibrationData+0x1c>
        return HAL_ERROR;
 800c524:	2301      	movs	r3, #1
 800c526:	e0d4      	b.n	800c6d2 <BME280_ReadCalibrationData+0x1c6>
    }
    
    if (BME280_ReadRegs(BME280_REG_CALIB26, calib_h, 7) != HAL_OK) {
 800c528:	1d3b      	adds	r3, r7, #4
 800c52a:	2207      	movs	r2, #7
 800c52c:	0019      	movs	r1, r3
 800c52e:	20e1      	movs	r0, #225	@ 0xe1
 800c530:	f7ff ff2a 	bl	800c388 <BME280_ReadRegs>
 800c534:	1e03      	subs	r3, r0, #0
 800c536:	d001      	beq.n	800c53c <BME280_ReadCalibrationData+0x30>
        return HAL_ERROR;
 800c538:	2301      	movs	r3, #1
 800c53a:	e0ca      	b.n	800c6d2 <BME280_ReadCalibrationData+0x1c6>
    }
    
    calib_data.dig_T1 = (calib[1] << 8) | calib[0];
 800c53c:	210c      	movs	r1, #12
 800c53e:	187b      	adds	r3, r7, r1
 800c540:	785b      	ldrb	r3, [r3, #1]
 800c542:	b21b      	sxth	r3, r3
 800c544:	021b      	lsls	r3, r3, #8
 800c546:	b21a      	sxth	r2, r3
 800c548:	187b      	adds	r3, r7, r1
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	b21b      	sxth	r3, r3
 800c54e:	4313      	orrs	r3, r2
 800c550:	b21b      	sxth	r3, r3
 800c552:	b29a      	uxth	r2, r3
 800c554:	4b61      	ldr	r3, [pc, #388]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c556:	801a      	strh	r2, [r3, #0]
    calib_data.dig_T2 = (calib[3] << 8) | calib[2];
 800c558:	187b      	adds	r3, r7, r1
 800c55a:	78db      	ldrb	r3, [r3, #3]
 800c55c:	b21b      	sxth	r3, r3
 800c55e:	021b      	lsls	r3, r3, #8
 800c560:	b21a      	sxth	r2, r3
 800c562:	187b      	adds	r3, r7, r1
 800c564:	789b      	ldrb	r3, [r3, #2]
 800c566:	b21b      	sxth	r3, r3
 800c568:	4313      	orrs	r3, r2
 800c56a:	b21a      	sxth	r2, r3
 800c56c:	4b5b      	ldr	r3, [pc, #364]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c56e:	805a      	strh	r2, [r3, #2]
    calib_data.dig_T3 = (calib[5] << 8) | calib[4];
 800c570:	187b      	adds	r3, r7, r1
 800c572:	795b      	ldrb	r3, [r3, #5]
 800c574:	b21b      	sxth	r3, r3
 800c576:	021b      	lsls	r3, r3, #8
 800c578:	b21a      	sxth	r2, r3
 800c57a:	187b      	adds	r3, r7, r1
 800c57c:	791b      	ldrb	r3, [r3, #4]
 800c57e:	b21b      	sxth	r3, r3
 800c580:	4313      	orrs	r3, r2
 800c582:	b21a      	sxth	r2, r3
 800c584:	4b55      	ldr	r3, [pc, #340]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c586:	809a      	strh	r2, [r3, #4]
    
    calib_data.dig_P1 = (calib[7] << 8) | calib[6];
 800c588:	187b      	adds	r3, r7, r1
 800c58a:	79db      	ldrb	r3, [r3, #7]
 800c58c:	b21b      	sxth	r3, r3
 800c58e:	021b      	lsls	r3, r3, #8
 800c590:	b21a      	sxth	r2, r3
 800c592:	187b      	adds	r3, r7, r1
 800c594:	799b      	ldrb	r3, [r3, #6]
 800c596:	b21b      	sxth	r3, r3
 800c598:	4313      	orrs	r3, r2
 800c59a:	b21b      	sxth	r3, r3
 800c59c:	b29a      	uxth	r2, r3
 800c59e:	4b4f      	ldr	r3, [pc, #316]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c5a0:	80da      	strh	r2, [r3, #6]
    calib_data.dig_P2 = (calib[9] << 8) | calib[8];
 800c5a2:	187b      	adds	r3, r7, r1
 800c5a4:	7a5b      	ldrb	r3, [r3, #9]
 800c5a6:	b21b      	sxth	r3, r3
 800c5a8:	021b      	lsls	r3, r3, #8
 800c5aa:	b21a      	sxth	r2, r3
 800c5ac:	187b      	adds	r3, r7, r1
 800c5ae:	7a1b      	ldrb	r3, [r3, #8]
 800c5b0:	b21b      	sxth	r3, r3
 800c5b2:	4313      	orrs	r3, r2
 800c5b4:	b21a      	sxth	r2, r3
 800c5b6:	4b49      	ldr	r3, [pc, #292]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c5b8:	811a      	strh	r2, [r3, #8]
    calib_data.dig_P3 = (calib[11] << 8) | calib[10];
 800c5ba:	187b      	adds	r3, r7, r1
 800c5bc:	7adb      	ldrb	r3, [r3, #11]
 800c5be:	b21b      	sxth	r3, r3
 800c5c0:	021b      	lsls	r3, r3, #8
 800c5c2:	b21a      	sxth	r2, r3
 800c5c4:	187b      	adds	r3, r7, r1
 800c5c6:	7a9b      	ldrb	r3, [r3, #10]
 800c5c8:	b21b      	sxth	r3, r3
 800c5ca:	4313      	orrs	r3, r2
 800c5cc:	b21a      	sxth	r2, r3
 800c5ce:	4b43      	ldr	r3, [pc, #268]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c5d0:	815a      	strh	r2, [r3, #10]
    calib_data.dig_P4 = (calib[13] << 8) | calib[12];
 800c5d2:	187b      	adds	r3, r7, r1
 800c5d4:	7b5b      	ldrb	r3, [r3, #13]
 800c5d6:	b21b      	sxth	r3, r3
 800c5d8:	021b      	lsls	r3, r3, #8
 800c5da:	b21a      	sxth	r2, r3
 800c5dc:	187b      	adds	r3, r7, r1
 800c5de:	7b1b      	ldrb	r3, [r3, #12]
 800c5e0:	b21b      	sxth	r3, r3
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	b21a      	sxth	r2, r3
 800c5e6:	4b3d      	ldr	r3, [pc, #244]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c5e8:	819a      	strh	r2, [r3, #12]
    calib_data.dig_P5 = (calib[15] << 8) | calib[14];
 800c5ea:	187b      	adds	r3, r7, r1
 800c5ec:	7bdb      	ldrb	r3, [r3, #15]
 800c5ee:	b21b      	sxth	r3, r3
 800c5f0:	021b      	lsls	r3, r3, #8
 800c5f2:	b21a      	sxth	r2, r3
 800c5f4:	187b      	adds	r3, r7, r1
 800c5f6:	7b9b      	ldrb	r3, [r3, #14]
 800c5f8:	b21b      	sxth	r3, r3
 800c5fa:	4313      	orrs	r3, r2
 800c5fc:	b21a      	sxth	r2, r3
 800c5fe:	4b37      	ldr	r3, [pc, #220]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c600:	81da      	strh	r2, [r3, #14]
    calib_data.dig_P6 = (calib[17] << 8) | calib[16];
 800c602:	187b      	adds	r3, r7, r1
 800c604:	7c5b      	ldrb	r3, [r3, #17]
 800c606:	b21b      	sxth	r3, r3
 800c608:	021b      	lsls	r3, r3, #8
 800c60a:	b21a      	sxth	r2, r3
 800c60c:	187b      	adds	r3, r7, r1
 800c60e:	7c1b      	ldrb	r3, [r3, #16]
 800c610:	b21b      	sxth	r3, r3
 800c612:	4313      	orrs	r3, r2
 800c614:	b21a      	sxth	r2, r3
 800c616:	4b31      	ldr	r3, [pc, #196]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c618:	821a      	strh	r2, [r3, #16]
    calib_data.dig_P7 = (calib[19] << 8) | calib[18];
 800c61a:	187b      	adds	r3, r7, r1
 800c61c:	7cdb      	ldrb	r3, [r3, #19]
 800c61e:	b21b      	sxth	r3, r3
 800c620:	021b      	lsls	r3, r3, #8
 800c622:	b21a      	sxth	r2, r3
 800c624:	187b      	adds	r3, r7, r1
 800c626:	7c9b      	ldrb	r3, [r3, #18]
 800c628:	b21b      	sxth	r3, r3
 800c62a:	4313      	orrs	r3, r2
 800c62c:	b21a      	sxth	r2, r3
 800c62e:	4b2b      	ldr	r3, [pc, #172]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c630:	825a      	strh	r2, [r3, #18]
    calib_data.dig_P8 = (calib[21] << 8) | calib[20];
 800c632:	187b      	adds	r3, r7, r1
 800c634:	7d5b      	ldrb	r3, [r3, #21]
 800c636:	b21b      	sxth	r3, r3
 800c638:	021b      	lsls	r3, r3, #8
 800c63a:	b21a      	sxth	r2, r3
 800c63c:	187b      	adds	r3, r7, r1
 800c63e:	7d1b      	ldrb	r3, [r3, #20]
 800c640:	b21b      	sxth	r3, r3
 800c642:	4313      	orrs	r3, r2
 800c644:	b21a      	sxth	r2, r3
 800c646:	4b25      	ldr	r3, [pc, #148]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c648:	829a      	strh	r2, [r3, #20]
    calib_data.dig_P9 = (calib[23] << 8) | calib[22];
 800c64a:	187b      	adds	r3, r7, r1
 800c64c:	7ddb      	ldrb	r3, [r3, #23]
 800c64e:	b21b      	sxth	r3, r3
 800c650:	021b      	lsls	r3, r3, #8
 800c652:	b21a      	sxth	r2, r3
 800c654:	187b      	adds	r3, r7, r1
 800c656:	7d9b      	ldrb	r3, [r3, #22]
 800c658:	b21b      	sxth	r3, r3
 800c65a:	4313      	orrs	r3, r2
 800c65c:	b21a      	sxth	r2, r3
 800c65e:	4b1f      	ldr	r3, [pc, #124]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c660:	82da      	strh	r2, [r3, #22]
    
    calib_data.dig_H1 = calib[25];
 800c662:	187b      	adds	r3, r7, r1
 800c664:	7e5a      	ldrb	r2, [r3, #25]
 800c666:	4b1d      	ldr	r3, [pc, #116]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c668:	761a      	strb	r2, [r3, #24]
    calib_data.dig_H2 = (calib_h[1] << 8) | calib_h[0];
 800c66a:	1d3b      	adds	r3, r7, #4
 800c66c:	785b      	ldrb	r3, [r3, #1]
 800c66e:	b21b      	sxth	r3, r3
 800c670:	021b      	lsls	r3, r3, #8
 800c672:	b21a      	sxth	r2, r3
 800c674:	1d3b      	adds	r3, r7, #4
 800c676:	781b      	ldrb	r3, [r3, #0]
 800c678:	b21b      	sxth	r3, r3
 800c67a:	4313      	orrs	r3, r2
 800c67c:	b21a      	sxth	r2, r3
 800c67e:	4b17      	ldr	r3, [pc, #92]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c680:	835a      	strh	r2, [r3, #26]
    calib_data.dig_H3 = calib_h[2];
 800c682:	1d3b      	adds	r3, r7, #4
 800c684:	789a      	ldrb	r2, [r3, #2]
 800c686:	4b15      	ldr	r3, [pc, #84]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c688:	771a      	strb	r2, [r3, #28]
    calib_data.dig_H4 = (calib_h[3] << 4) | (calib_h[4] & 0x0F);
 800c68a:	1d3b      	adds	r3, r7, #4
 800c68c:	78db      	ldrb	r3, [r3, #3]
 800c68e:	b21b      	sxth	r3, r3
 800c690:	011b      	lsls	r3, r3, #4
 800c692:	b21a      	sxth	r2, r3
 800c694:	1d3b      	adds	r3, r7, #4
 800c696:	791b      	ldrb	r3, [r3, #4]
 800c698:	b21b      	sxth	r3, r3
 800c69a:	210f      	movs	r1, #15
 800c69c:	400b      	ands	r3, r1
 800c69e:	b21b      	sxth	r3, r3
 800c6a0:	4313      	orrs	r3, r2
 800c6a2:	b21a      	sxth	r2, r3
 800c6a4:	4b0d      	ldr	r3, [pc, #52]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c6a6:	83da      	strh	r2, [r3, #30]
    calib_data.dig_H5 = (calib_h[5] << 4) | (calib_h[4] >> 4);
 800c6a8:	1d3b      	adds	r3, r7, #4
 800c6aa:	795b      	ldrb	r3, [r3, #5]
 800c6ac:	b21b      	sxth	r3, r3
 800c6ae:	011b      	lsls	r3, r3, #4
 800c6b0:	b21a      	sxth	r2, r3
 800c6b2:	1d3b      	adds	r3, r7, #4
 800c6b4:	791b      	ldrb	r3, [r3, #4]
 800c6b6:	091b      	lsrs	r3, r3, #4
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	b21b      	sxth	r3, r3
 800c6bc:	4313      	orrs	r3, r2
 800c6be:	b21a      	sxth	r2, r3
 800c6c0:	4b06      	ldr	r3, [pc, #24]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c6c2:	841a      	strh	r2, [r3, #32]
    calib_data.dig_H6 = calib_h[6];
 800c6c4:	1d3b      	adds	r3, r7, #4
 800c6c6:	799b      	ldrb	r3, [r3, #6]
 800c6c8:	b259      	sxtb	r1, r3
 800c6ca:	4b04      	ldr	r3, [pc, #16]	@ (800c6dc <BME280_ReadCalibrationData+0x1d0>)
 800c6cc:	2222      	movs	r2, #34	@ 0x22
 800c6ce:	5499      	strb	r1, [r3, r2]
    
    return HAL_OK;
 800c6d0:	2300      	movs	r3, #0
}
 800c6d2:	0018      	movs	r0, r3
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	b00a      	add	sp, #40	@ 0x28
 800c6d8:	bd80      	pop	{r7, pc}
 800c6da:	46c0      	nop			@ (mov r8, r8)
 800c6dc:	20002328 	.word	0x20002328

0800c6e0 <BME280_CompensateT>:

static int32_t BME280_CompensateT(int32_t adc_T)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    
    var1 = ((((adc_T >> 3) - ((int32_t)calib_data.dig_T1 << 1))) * ((int32_t)calib_data.dig_T2)) >> 11;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	10da      	asrs	r2, r3, #3
 800c6ec:	4b16      	ldr	r3, [pc, #88]	@ (800c748 <BME280_CompensateT+0x68>)
 800c6ee:	881b      	ldrh	r3, [r3, #0]
 800c6f0:	005b      	lsls	r3, r3, #1
 800c6f2:	1ad3      	subs	r3, r2, r3
 800c6f4:	4a14      	ldr	r2, [pc, #80]	@ (800c748 <BME280_CompensateT+0x68>)
 800c6f6:	2102      	movs	r1, #2
 800c6f8:	5e52      	ldrsh	r2, [r2, r1]
 800c6fa:	4353      	muls	r3, r2
 800c6fc:	12db      	asrs	r3, r3, #11
 800c6fe:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)calib_data.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib_data.dig_T1))) >> 12) * ((int32_t)calib_data.dig_T3)) >> 14;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	111b      	asrs	r3, r3, #4
 800c704:	4a10      	ldr	r2, [pc, #64]	@ (800c748 <BME280_CompensateT+0x68>)
 800c706:	8812      	ldrh	r2, [r2, #0]
 800c708:	1a9b      	subs	r3, r3, r2
 800c70a:	687a      	ldr	r2, [r7, #4]
 800c70c:	1112      	asrs	r2, r2, #4
 800c70e:	490e      	ldr	r1, [pc, #56]	@ (800c748 <BME280_CompensateT+0x68>)
 800c710:	8809      	ldrh	r1, [r1, #0]
 800c712:	1a52      	subs	r2, r2, r1
 800c714:	4353      	muls	r3, r2
 800c716:	131b      	asrs	r3, r3, #12
 800c718:	4a0b      	ldr	r2, [pc, #44]	@ (800c748 <BME280_CompensateT+0x68>)
 800c71a:	2104      	movs	r1, #4
 800c71c:	5e52      	ldrsh	r2, [r2, r1]
 800c71e:	4353      	muls	r3, r2
 800c720:	139b      	asrs	r3, r3, #14
 800c722:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 800c724:	697a      	ldr	r2, [r7, #20]
 800c726:	693b      	ldr	r3, [r7, #16]
 800c728:	18d2      	adds	r2, r2, r3
 800c72a:	4b08      	ldr	r3, [pc, #32]	@ (800c74c <BME280_CompensateT+0x6c>)
 800c72c:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 800c72e:	4b07      	ldr	r3, [pc, #28]	@ (800c74c <BME280_CompensateT+0x6c>)
 800c730:	681a      	ldr	r2, [r3, #0]
 800c732:	0013      	movs	r3, r2
 800c734:	009b      	lsls	r3, r3, #2
 800c736:	189b      	adds	r3, r3, r2
 800c738:	3380      	adds	r3, #128	@ 0x80
 800c73a:	121b      	asrs	r3, r3, #8
 800c73c:	60fb      	str	r3, [r7, #12]
    
    return T;
 800c73e:	68fb      	ldr	r3, [r7, #12]
}
 800c740:	0018      	movs	r0, r3
 800c742:	46bd      	mov	sp, r7
 800c744:	b006      	add	sp, #24
 800c746:	bd80      	pop	{r7, pc}
 800c748:	20002328 	.word	0x20002328
 800c74c:	2000234c 	.word	0x2000234c

0800c750 <BME280_CompensateP>:

static uint32_t BME280_CompensateP(int32_t adc_P)
{
 800c750:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c752:	b0ad      	sub	sp, #180	@ 0xb4
 800c754:	af00      	add	r7, sp, #0
 800c756:	2394      	movs	r3, #148	@ 0x94
 800c758:	18fb      	adds	r3, r7, r3
 800c75a:	6018      	str	r0, [r3, #0]
    int64_t var1, var2, p;
    
    var1 = ((int64_t)t_fine) - 128000;
 800c75c:	4bc6      	ldr	r3, [pc, #792]	@ (800ca78 <BME280_CompensateP+0x328>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	001c      	movs	r4, r3
 800c762:	17db      	asrs	r3, r3, #31
 800c764:	001d      	movs	r5, r3
 800c766:	4ac5      	ldr	r2, [pc, #788]	@ (800ca7c <BME280_CompensateP+0x32c>)
 800c768:	2301      	movs	r3, #1
 800c76a:	425b      	negs	r3, r3
 800c76c:	1912      	adds	r2, r2, r4
 800c76e:	416b      	adcs	r3, r5
 800c770:	24a8      	movs	r4, #168	@ 0xa8
 800c772:	1939      	adds	r1, r7, r4
 800c774:	600a      	str	r2, [r1, #0]
 800c776:	604b      	str	r3, [r1, #4]
    var2 = var1 * var1 * (int64_t)calib_data.dig_P6;
 800c778:	193b      	adds	r3, r7, r4
 800c77a:	681a      	ldr	r2, [r3, #0]
 800c77c:	685b      	ldr	r3, [r3, #4]
 800c77e:	1939      	adds	r1, r7, r4
 800c780:	6808      	ldr	r0, [r1, #0]
 800c782:	6849      	ldr	r1, [r1, #4]
 800c784:	f7f3 ff36 	bl	80005f4 <__aeabi_lmul>
 800c788:	0002      	movs	r2, r0
 800c78a:	000b      	movs	r3, r1
 800c78c:	0010      	movs	r0, r2
 800c78e:	0019      	movs	r1, r3
 800c790:	4bbb      	ldr	r3, [pc, #748]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c792:	2210      	movs	r2, #16
 800c794:	5e9b      	ldrsh	r3, [r3, r2]
 800c796:	653b      	str	r3, [r7, #80]	@ 0x50
 800c798:	17db      	asrs	r3, r3, #31
 800c79a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c79c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c79e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c7a0:	f7f3 ff28 	bl	80005f4 <__aeabi_lmul>
 800c7a4:	0002      	movs	r2, r0
 800c7a6:	000b      	movs	r3, r1
 800c7a8:	25a0      	movs	r5, #160	@ 0xa0
 800c7aa:	1979      	adds	r1, r7, r5
 800c7ac:	600a      	str	r2, [r1, #0]
 800c7ae:	604b      	str	r3, [r1, #4]
    var2 = var2 + ((var1 * (int64_t)calib_data.dig_P5) << 17);
 800c7b0:	4bb3      	ldr	r3, [pc, #716]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c7b2:	220e      	movs	r2, #14
 800c7b4:	5e9b      	ldrsh	r3, [r3, r2]
 800c7b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c7b8:	17db      	asrs	r3, r3, #31
 800c7ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c7bc:	193b      	adds	r3, r7, r4
 800c7be:	681a      	ldr	r2, [r3, #0]
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800c7c4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c7c6:	f7f3 ff15 	bl	80005f4 <__aeabi_lmul>
 800c7ca:	0002      	movs	r2, r0
 800c7cc:	000b      	movs	r3, r1
 800c7ce:	0bd1      	lsrs	r1, r2, #15
 800c7d0:	468c      	mov	ip, r1
 800c7d2:	0458      	lsls	r0, r3, #17
 800c7d4:	268c      	movs	r6, #140	@ 0x8c
 800c7d6:	19b9      	adds	r1, r7, r6
 800c7d8:	6008      	str	r0, [r1, #0]
 800c7da:	19b8      	adds	r0, r7, r6
 800c7dc:	6800      	ldr	r0, [r0, #0]
 800c7de:	4661      	mov	r1, ip
 800c7e0:	4308      	orrs	r0, r1
 800c7e2:	19b9      	adds	r1, r7, r6
 800c7e4:	6008      	str	r0, [r1, #0]
 800c7e6:	0453      	lsls	r3, r2, #17
 800c7e8:	2188      	movs	r1, #136	@ 0x88
 800c7ea:	187a      	adds	r2, r7, r1
 800c7ec:	6013      	str	r3, [r2, #0]
 800c7ee:	197b      	adds	r3, r7, r5
 800c7f0:	681a      	ldr	r2, [r3, #0]
 800c7f2:	685b      	ldr	r3, [r3, #4]
 800c7f4:	1879      	adds	r1, r7, r1
 800c7f6:	6808      	ldr	r0, [r1, #0]
 800c7f8:	6849      	ldr	r1, [r1, #4]
 800c7fa:	1812      	adds	r2, r2, r0
 800c7fc:	414b      	adcs	r3, r1
 800c7fe:	1979      	adds	r1, r7, r5
 800c800:	600a      	str	r2, [r1, #0]
 800c802:	604b      	str	r3, [r1, #4]
    var2 = var2 + (((int64_t)calib_data.dig_P4) << 35);
 800c804:	4b9e      	ldr	r3, [pc, #632]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c806:	220c      	movs	r2, #12
 800c808:	5e9b      	ldrsh	r3, [r3, r2]
 800c80a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c80c:	17db      	asrs	r3, r3, #31
 800c80e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c810:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c812:	00db      	lsls	r3, r3, #3
 800c814:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c816:	2300      	movs	r3, #0
 800c818:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c81a:	197b      	adds	r3, r7, r5
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	685b      	ldr	r3, [r3, #4]
 800c820:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c822:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c824:	1812      	adds	r2, r2, r0
 800c826:	414b      	adcs	r3, r1
 800c828:	1979      	adds	r1, r7, r5
 800c82a:	600a      	str	r2, [r1, #0]
 800c82c:	604b      	str	r3, [r1, #4]
    var1 = ((var1 * var1 * (int64_t)calib_data.dig_P3) >> 8) + ((var1 * (int64_t)calib_data.dig_P2) << 12);
 800c82e:	193b      	adds	r3, r7, r4
 800c830:	681a      	ldr	r2, [r3, #0]
 800c832:	685b      	ldr	r3, [r3, #4]
 800c834:	1939      	adds	r1, r7, r4
 800c836:	6808      	ldr	r0, [r1, #0]
 800c838:	6849      	ldr	r1, [r1, #4]
 800c83a:	f7f3 fedb 	bl	80005f4 <__aeabi_lmul>
 800c83e:	0002      	movs	r2, r0
 800c840:	000b      	movs	r3, r1
 800c842:	0010      	movs	r0, r2
 800c844:	0019      	movs	r1, r3
 800c846:	4b8e      	ldr	r3, [pc, #568]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c848:	220a      	movs	r2, #10
 800c84a:	5e9b      	ldrsh	r3, [r3, r2]
 800c84c:	633b      	str	r3, [r7, #48]	@ 0x30
 800c84e:	17db      	asrs	r3, r3, #31
 800c850:	637b      	str	r3, [r7, #52]	@ 0x34
 800c852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c856:	f7f3 fecd 	bl	80005f4 <__aeabi_lmul>
 800c85a:	0002      	movs	r2, r0
 800c85c:	000b      	movs	r3, r1
 800c85e:	0619      	lsls	r1, r3, #24
 800c860:	0a10      	lsrs	r0, r2, #8
 800c862:	2580      	movs	r5, #128	@ 0x80
 800c864:	197e      	adds	r6, r7, r5
 800c866:	6030      	str	r0, [r6, #0]
 800c868:	1978      	adds	r0, r7, r5
 800c86a:	6800      	ldr	r0, [r0, #0]
 800c86c:	4308      	orrs	r0, r1
 800c86e:	1979      	adds	r1, r7, r5
 800c870:	6008      	str	r0, [r1, #0]
 800c872:	121b      	asrs	r3, r3, #8
 800c874:	2284      	movs	r2, #132	@ 0x84
 800c876:	18ba      	adds	r2, r7, r2
 800c878:	6013      	str	r3, [r2, #0]
 800c87a:	4b81      	ldr	r3, [pc, #516]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c87c:	2208      	movs	r2, #8
 800c87e:	5e9b      	ldrsh	r3, [r3, r2]
 800c880:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c882:	17db      	asrs	r3, r3, #31
 800c884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c886:	193b      	adds	r3, r7, r4
 800c888:	681a      	ldr	r2, [r3, #0]
 800c88a:	685b      	ldr	r3, [r3, #4]
 800c88c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c88e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c890:	f7f3 feb0 	bl	80005f4 <__aeabi_lmul>
 800c894:	0002      	movs	r2, r0
 800c896:	000b      	movs	r3, r1
 800c898:	0d11      	lsrs	r1, r2, #20
 800c89a:	0318      	lsls	r0, r3, #12
 800c89c:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800c89e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800c8a0:	4308      	orrs	r0, r1
 800c8a2:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800c8a4:	0313      	lsls	r3, r2, #12
 800c8a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c8a8:	197b      	adds	r3, r7, r5
 800c8aa:	681a      	ldr	r2, [r3, #0]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800c8b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c8b2:	1812      	adds	r2, r2, r0
 800c8b4:	414b      	adcs	r3, r1
 800c8b6:	1939      	adds	r1, r7, r4
 800c8b8:	600a      	str	r2, [r1, #0]
 800c8ba:	604b      	str	r3, [r1, #4]
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)calib_data.dig_P1) >> 33;
 800c8bc:	193b      	adds	r3, r7, r4
 800c8be:	6818      	ldr	r0, [r3, #0]
 800c8c0:	6859      	ldr	r1, [r3, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	2380      	movs	r3, #128	@ 0x80
 800c8c6:	021b      	lsls	r3, r3, #8
 800c8c8:	1880      	adds	r0, r0, r2
 800c8ca:	4159      	adcs	r1, r3
 800c8cc:	4b6c      	ldr	r3, [pc, #432]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c8ce:	88db      	ldrh	r3, [r3, #6]
 800c8d0:	623b      	str	r3, [r7, #32]
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8d6:	6a3a      	ldr	r2, [r7, #32]
 800c8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8da:	f7f3 fe8b 	bl	80005f4 <__aeabi_lmul>
 800c8de:	0002      	movs	r2, r0
 800c8e0:	000b      	movs	r3, r1
 800c8e2:	1059      	asrs	r1, r3, #1
 800c8e4:	1938      	adds	r0, r7, r4
 800c8e6:	6001      	str	r1, [r0, #0]
 800c8e8:	17db      	asrs	r3, r3, #31
 800c8ea:	21ac      	movs	r1, #172	@ 0xac
 800c8ec:	187a      	adds	r2, r7, r1
 800c8ee:	6013      	str	r3, [r2, #0]
    
    if (var1 == 0) {
 800c8f0:	193b      	adds	r3, r7, r4
 800c8f2:	681a      	ldr	r2, [r3, #0]
 800c8f4:	187b      	adds	r3, r7, r1
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	431a      	orrs	r2, r3
 800c8fa:	d101      	bne.n	800c900 <BME280_CompensateP+0x1b0>
        return 0;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	e0b6      	b.n	800ca6e <BME280_CompensateP+0x31e>
    }
    
    p = 1048576 - adc_P;
 800c900:	2394      	movs	r3, #148	@ 0x94
 800c902:	18fb      	adds	r3, r7, r3
 800c904:	681a      	ldr	r2, [r3, #0]
 800c906:	2380      	movs	r3, #128	@ 0x80
 800c908:	035b      	lsls	r3, r3, #13
 800c90a:	1a9b      	subs	r3, r3, r2
 800c90c:	2498      	movs	r4, #152	@ 0x98
 800c90e:	193a      	adds	r2, r7, r4
 800c910:	6013      	str	r3, [r2, #0]
 800c912:	17db      	asrs	r3, r3, #31
 800c914:	259c      	movs	r5, #156	@ 0x9c
 800c916:	197a      	adds	r2, r7, r5
 800c918:	6013      	str	r3, [r2, #0]
    p = (((p << 31) - var2) * 3125) / var1;
 800c91a:	193b      	adds	r3, r7, r4
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	105b      	asrs	r3, r3, #1
 800c920:	61fb      	str	r3, [r7, #28]
 800c922:	193b      	adds	r3, r7, r4
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	07db      	lsls	r3, r3, #31
 800c928:	61bb      	str	r3, [r7, #24]
 800c92a:	23a0      	movs	r3, #160	@ 0xa0
 800c92c:	18fa      	adds	r2, r7, r3
 800c92e:	6853      	ldr	r3, [r2, #4]
 800c930:	6812      	ldr	r2, [r2, #0]
 800c932:	69b8      	ldr	r0, [r7, #24]
 800c934:	69f9      	ldr	r1, [r7, #28]
 800c936:	1a80      	subs	r0, r0, r2
 800c938:	4199      	sbcs	r1, r3
 800c93a:	4a52      	ldr	r2, [pc, #328]	@ (800ca84 <BME280_CompensateP+0x334>)
 800c93c:	2300      	movs	r3, #0
 800c93e:	f7f3 fe59 	bl	80005f4 <__aeabi_lmul>
 800c942:	0002      	movs	r2, r0
 800c944:	000b      	movs	r3, r1
 800c946:	0010      	movs	r0, r2
 800c948:	0019      	movs	r1, r3
 800c94a:	26a8      	movs	r6, #168	@ 0xa8
 800c94c:	19ba      	adds	r2, r7, r6
 800c94e:	6853      	ldr	r3, [r2, #4]
 800c950:	6812      	ldr	r2, [r2, #0]
 800c952:	f7f3 fe0b 	bl	800056c <__aeabi_ldivmod>
 800c956:	0002      	movs	r2, r0
 800c958:	000b      	movs	r3, r1
 800c95a:	1939      	adds	r1, r7, r4
 800c95c:	600a      	str	r2, [r1, #0]
 800c95e:	604b      	str	r3, [r1, #4]
    var1 = (((int64_t)calib_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800c960:	4b47      	ldr	r3, [pc, #284]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c962:	2216      	movs	r2, #22
 800c964:	5e9b      	ldrsh	r3, [r3, r2]
 800c966:	613b      	str	r3, [r7, #16]
 800c968:	17db      	asrs	r3, r3, #31
 800c96a:	617b      	str	r3, [r7, #20]
 800c96c:	197a      	adds	r2, r7, r5
 800c96e:	6813      	ldr	r3, [r2, #0]
 800c970:	04da      	lsls	r2, r3, #19
 800c972:	1939      	adds	r1, r7, r4
 800c974:	680b      	ldr	r3, [r1, #0]
 800c976:	0b5b      	lsrs	r3, r3, #13
 800c978:	673b      	str	r3, [r7, #112]	@ 0x70
 800c97a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c97c:	4313      	orrs	r3, r2
 800c97e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c980:	197a      	adds	r2, r7, r5
 800c982:	6813      	ldr	r3, [r2, #0]
 800c984:	135b      	asrs	r3, r3, #13
 800c986:	677b      	str	r3, [r7, #116]	@ 0x74
 800c988:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c98a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c98c:	6938      	ldr	r0, [r7, #16]
 800c98e:	6979      	ldr	r1, [r7, #20]
 800c990:	f7f3 fe30 	bl	80005f4 <__aeabi_lmul>
 800c994:	0002      	movs	r2, r0
 800c996:	000b      	movs	r3, r1
 800c998:	0010      	movs	r0, r2
 800c99a:	0019      	movs	r1, r3
 800c99c:	197a      	adds	r2, r7, r5
 800c99e:	6813      	ldr	r3, [r2, #0]
 800c9a0:	04da      	lsls	r2, r3, #19
 800c9a2:	193b      	adds	r3, r7, r4
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	0b5b      	lsrs	r3, r3, #13
 800c9a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c9aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c9b0:	197a      	adds	r2, r7, r5
 800c9b2:	6813      	ldr	r3, [r2, #0]
 800c9b4:	135b      	asrs	r3, r3, #13
 800c9b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c9b8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c9ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9bc:	f7f3 fe1a 	bl	80005f4 <__aeabi_lmul>
 800c9c0:	0002      	movs	r2, r0
 800c9c2:	000b      	movs	r3, r1
 800c9c4:	01d9      	lsls	r1, r3, #7
 800c9c6:	0e50      	lsrs	r0, r2, #25
 800c9c8:	4301      	orrs	r1, r0
 800c9ca:	19b8      	adds	r0, r7, r6
 800c9cc:	6001      	str	r1, [r0, #0]
 800c9ce:	165b      	asrs	r3, r3, #25
 800c9d0:	22ac      	movs	r2, #172	@ 0xac
 800c9d2:	18ba      	adds	r2, r7, r2
 800c9d4:	6013      	str	r3, [r2, #0]
    var2 = (((int64_t)calib_data.dig_P8) * p) >> 19;
 800c9d6:	4b2a      	ldr	r3, [pc, #168]	@ (800ca80 <BME280_CompensateP+0x330>)
 800c9d8:	2214      	movs	r2, #20
 800c9da:	5e9b      	ldrsh	r3, [r3, r2]
 800c9dc:	60bb      	str	r3, [r7, #8]
 800c9de:	17db      	asrs	r3, r3, #31
 800c9e0:	60fb      	str	r3, [r7, #12]
 800c9e2:	193a      	adds	r2, r7, r4
 800c9e4:	6853      	ldr	r3, [r2, #4]
 800c9e6:	6812      	ldr	r2, [r2, #0]
 800c9e8:	68b8      	ldr	r0, [r7, #8]
 800c9ea:	68f9      	ldr	r1, [r7, #12]
 800c9ec:	f7f3 fe02 	bl	80005f4 <__aeabi_lmul>
 800c9f0:	0002      	movs	r2, r0
 800c9f2:	000b      	movs	r3, r1
 800c9f4:	0359      	lsls	r1, r3, #13
 800c9f6:	0cd0      	lsrs	r0, r2, #19
 800c9f8:	4301      	orrs	r1, r0
 800c9fa:	25a0      	movs	r5, #160	@ 0xa0
 800c9fc:	1978      	adds	r0, r7, r5
 800c9fe:	6001      	str	r1, [r0, #0]
 800ca00:	14db      	asrs	r3, r3, #19
 800ca02:	22a4      	movs	r2, #164	@ 0xa4
 800ca04:	18ba      	adds	r2, r7, r2
 800ca06:	6013      	str	r3, [r2, #0]
    p = ((p + var1 + var2) >> 8) + (((int64_t)calib_data.dig_P7) << 4);
 800ca08:	193b      	adds	r3, r7, r4
 800ca0a:	6818      	ldr	r0, [r3, #0]
 800ca0c:	6859      	ldr	r1, [r3, #4]
 800ca0e:	19bb      	adds	r3, r7, r6
 800ca10:	681a      	ldr	r2, [r3, #0]
 800ca12:	685b      	ldr	r3, [r3, #4]
 800ca14:	1880      	adds	r0, r0, r2
 800ca16:	4159      	adcs	r1, r3
 800ca18:	197b      	adds	r3, r7, r5
 800ca1a:	681a      	ldr	r2, [r3, #0]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	1812      	adds	r2, r2, r0
 800ca20:	414b      	adcs	r3, r1
 800ca22:	0619      	lsls	r1, r3, #24
 800ca24:	0a10      	lsrs	r0, r2, #8
 800ca26:	6638      	str	r0, [r7, #96]	@ 0x60
 800ca28:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800ca2a:	4308      	orrs	r0, r1
 800ca2c:	6638      	str	r0, [r7, #96]	@ 0x60
 800ca2e:	121b      	asrs	r3, r3, #8
 800ca30:	667b      	str	r3, [r7, #100]	@ 0x64
 800ca32:	4b13      	ldr	r3, [pc, #76]	@ (800ca80 <BME280_CompensateP+0x330>)
 800ca34:	2212      	movs	r2, #18
 800ca36:	5e9b      	ldrsh	r3, [r3, r2]
 800ca38:	603b      	str	r3, [r7, #0]
 800ca3a:	17db      	asrs	r3, r3, #31
 800ca3c:	607b      	str	r3, [r7, #4]
 800ca3e:	6839      	ldr	r1, [r7, #0]
 800ca40:	687a      	ldr	r2, [r7, #4]
 800ca42:	000b      	movs	r3, r1
 800ca44:	0f1b      	lsrs	r3, r3, #28
 800ca46:	0010      	movs	r0, r2
 800ca48:	0100      	lsls	r0, r0, #4
 800ca4a:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800ca4c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800ca4e:	4318      	orrs	r0, r3
 800ca50:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800ca52:	000b      	movs	r3, r1
 800ca54:	011b      	lsls	r3, r3, #4
 800ca56:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ca58:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ca5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca5c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ca5e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800ca60:	1812      	adds	r2, r2, r0
 800ca62:	414b      	adcs	r3, r1
 800ca64:	1939      	adds	r1, r7, r4
 800ca66:	600a      	str	r2, [r1, #0]
 800ca68:	604b      	str	r3, [r1, #4]
    
    return (uint32_t)p;
 800ca6a:	193b      	adds	r3, r7, r4
 800ca6c:	681b      	ldr	r3, [r3, #0]
}
 800ca6e:	0018      	movs	r0, r3
 800ca70:	46bd      	mov	sp, r7
 800ca72:	b02d      	add	sp, #180	@ 0xb4
 800ca74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca76:	46c0      	nop			@ (mov r8, r8)
 800ca78:	2000234c 	.word	0x2000234c
 800ca7c:	fffe0c00 	.word	0xfffe0c00
 800ca80:	20002328 	.word	0x20002328
 800ca84:	00000c35 	.word	0x00000c35

0800ca88 <BME280_CompensateH>:

static uint32_t BME280_CompensateH(int32_t adc_H)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b084      	sub	sp, #16
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 800ca90:	4b2d      	ldr	r3, [pc, #180]	@ (800cb48 <BME280_CompensateH+0xc0>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4a2d      	ldr	r2, [pc, #180]	@ (800cb4c <BME280_CompensateH+0xc4>)
 800ca96:	4694      	mov	ip, r2
 800ca98:	4463      	add	r3, ip
 800ca9a:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	039a      	lsls	r2, r3, #14
 800caa0:	4b2b      	ldr	r3, [pc, #172]	@ (800cb50 <BME280_CompensateH+0xc8>)
 800caa2:	211e      	movs	r1, #30
 800caa4:	5e5b      	ldrsh	r3, [r3, r1]
 800caa6:	051b      	lsls	r3, r3, #20
 800caa8:	1ad2      	subs	r2, r2, r3
 800caaa:	4b29      	ldr	r3, [pc, #164]	@ (800cb50 <BME280_CompensateH+0xc8>)
 800caac:	2120      	movs	r1, #32
 800caae:	5e5b      	ldrsh	r3, [r3, r1]
 800cab0:	0019      	movs	r1, r3
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	434b      	muls	r3, r1
 800cab6:	1ad3      	subs	r3, r2, r3
 800cab8:	2280      	movs	r2, #128	@ 0x80
 800caba:	01d2      	lsls	r2, r2, #7
 800cabc:	4694      	mov	ip, r2
 800cabe:	4463      	add	r3, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800cac0:	13db      	asrs	r3, r3, #15
 800cac2:	4a23      	ldr	r2, [pc, #140]	@ (800cb50 <BME280_CompensateH+0xc8>)
 800cac4:	2122      	movs	r1, #34	@ 0x22
 800cac6:	5652      	ldrsb	r2, [r2, r1]
 800cac8:	0011      	movs	r1, r2
 800caca:	68fa      	ldr	r2, [r7, #12]
 800cacc:	434a      	muls	r2, r1
 800cace:	1292      	asrs	r2, r2, #10
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800cad0:	491f      	ldr	r1, [pc, #124]	@ (800cb50 <BME280_CompensateH+0xc8>)
 800cad2:	7f09      	ldrb	r1, [r1, #28]
 800cad4:	0008      	movs	r0, r1
 800cad6:	68f9      	ldr	r1, [r7, #12]
 800cad8:	4341      	muls	r1, r0
 800cada:	12c9      	asrs	r1, r1, #11
 800cadc:	2080      	movs	r0, #128	@ 0x80
 800cade:	0200      	lsls	r0, r0, #8
 800cae0:	4684      	mov	ip, r0
 800cae2:	4461      	add	r1, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800cae4:	434a      	muls	r2, r1
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800cae6:	1292      	asrs	r2, r2, #10
 800cae8:	2180      	movs	r1, #128	@ 0x80
 800caea:	0389      	lsls	r1, r1, #14
 800caec:	468c      	mov	ip, r1
 800caee:	4462      	add	r2, ip
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800caf0:	4917      	ldr	r1, [pc, #92]	@ (800cb50 <BME280_CompensateH+0xc8>)
 800caf2:	201a      	movs	r0, #26
 800caf4:	5e09      	ldrsh	r1, [r1, r0]
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800caf6:	434a      	muls	r2, r1
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800caf8:	2180      	movs	r1, #128	@ 0x80
 800cafa:	0189      	lsls	r1, r1, #6
 800cafc:	468c      	mov	ip, r1
 800cafe:	4462      	add	r2, ip
 800cb00:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800cb02:	4353      	muls	r3, r2
 800cb04:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)calib_data.dig_H1)) >> 4));
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	13db      	asrs	r3, r3, #15
 800cb0a:	68fa      	ldr	r2, [r7, #12]
 800cb0c:	13d2      	asrs	r2, r2, #15
 800cb0e:	4353      	muls	r3, r2
 800cb10:	11db      	asrs	r3, r3, #7
 800cb12:	4a0f      	ldr	r2, [pc, #60]	@ (800cb50 <BME280_CompensateH+0xc8>)
 800cb14:	7e12      	ldrb	r2, [r2, #24]
 800cb16:	4353      	muls	r3, r2
 800cb18:	111b      	asrs	r3, r3, #4
 800cb1a:	68fa      	ldr	r2, [r7, #12]
 800cb1c:	1ad3      	subs	r3, r2, r3
 800cb1e:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	da00      	bge.n	800cb28 <BME280_CompensateH+0xa0>
 800cb26:	2300      	movs	r3, #0
 800cb28:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	22c8      	movs	r2, #200	@ 0xc8
 800cb2e:	0552      	lsls	r2, r2, #21
 800cb30:	4293      	cmp	r3, r2
 800cb32:	dd01      	ble.n	800cb38 <BME280_CompensateH+0xb0>
 800cb34:	23c8      	movs	r3, #200	@ 0xc8
 800cb36:	055b      	lsls	r3, r3, #21
 800cb38:	60fb      	str	r3, [r7, #12]
    
    return (uint32_t)(v_x1_u32r >> 12);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	131b      	asrs	r3, r3, #12
 800cb3e:	0018      	movs	r0, r3
 800cb40:	46bd      	mov	sp, r7
 800cb42:	b004      	add	sp, #16
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	46c0      	nop			@ (mov r8, r8)
 800cb48:	2000234c 	.word	0x2000234c
 800cb4c:	fffed400 	.word	0xfffed400
 800cb50:	20002328 	.word	0x20002328

0800cb54 <__NVIC_SystemReset>:
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800cb58:	f3bf 8f4f 	dsb	sy
}
 800cb5c:	46c0      	nop			@ (mov r8, r8)
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800cb5e:	4b04      	ldr	r3, [pc, #16]	@ (800cb70 <__NVIC_SystemReset+0x1c>)
 800cb60:	4a04      	ldr	r2, [pc, #16]	@ (800cb74 <__NVIC_SystemReset+0x20>)
 800cb62:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800cb64:	f3bf 8f4f 	dsb	sy
}
 800cb68:	46c0      	nop			@ (mov r8, r8)
    __NOP();
 800cb6a:	46c0      	nop			@ (mov r8, r8)
 800cb6c:	e7fd      	b.n	800cb6a <__NVIC_SystemReset+0x16>
 800cb6e:	46c0      	nop			@ (mov r8, r8)
 800cb70:	e000ed00 	.word	0xe000ed00
 800cb74:	05fa0004 	.word	0x05fa0004

0800cb78 <CHARGER_Init>:

/* Check battery voltage every 100ms */
#define CHARGER_CHECK_INTERVAL_MS  100

void CHARGER_Init(void)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	af00      	add	r7, sp, #0
    /* CTL_CEN already initialized as GPIO output in main.c */
    /* STA_CHG already initialized as GPIO input in main.c */
    /* LED already initialized as GPIO output in main.c */
    
    /* Start with charging disabled */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800cb7c:	4b09      	ldr	r3, [pc, #36]	@ (800cba4 <CHARGER_Init+0x2c>)
 800cb7e:	2200      	movs	r2, #0
 800cb80:	2110      	movs	r1, #16
 800cb82:	0018      	movs	r0, r3
 800cb84:	f003 ff27 	bl	80109d6 <HAL_GPIO_WritePin>
    charge_enabled = 0;
 800cb88:	4b07      	ldr	r3, [pc, #28]	@ (800cba8 <CHARGER_Init+0x30>)
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	701a      	strb	r2, [r3, #0]
    usb_disconnected = 0;
 800cb8e:	4b07      	ldr	r3, [pc, #28]	@ (800cbac <CHARGER_Init+0x34>)
 800cb90:	2200      	movs	r2, #0
 800cb92:	701a      	strb	r2, [r3, #0]
    
    last_check_tick = HAL_GetTick();
 800cb94:	f001 fab6 	bl	800e104 <HAL_GetTick>
 800cb98:	0002      	movs	r2, r0
 800cb9a:	4b05      	ldr	r3, [pc, #20]	@ (800cbb0 <CHARGER_Init+0x38>)
 800cb9c:	601a      	str	r2, [r3, #0]
}
 800cb9e:	46c0      	nop			@ (mov r8, r8)
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}
 800cba4:	50000400 	.word	0x50000400
 800cba8:	20002354 	.word	0x20002354
 800cbac:	2000235c 	.word	0x2000235c
 800cbb0:	20002358 	.word	0x20002358

0800cbb4 <CHARGER_Task>:

void CHARGER_Task(void)
{
 800cbb4:	b590      	push	{r4, r7, lr}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800cbba:	f001 faa3 	bl	800e104 <HAL_GetTick>
 800cbbe:	0003      	movs	r3, r0
 800cbc0:	60fb      	str	r3, [r7, #12]
    
    /* Check battery voltage periodically */
    if ((now - last_check_tick) >= CHARGER_CHECK_INTERVAL_MS)
 800cbc2:	4b41      	ldr	r3, [pc, #260]	@ (800ccc8 <CHARGER_Task+0x114>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	68fa      	ldr	r2, [r7, #12]
 800cbc8:	1ad3      	subs	r3, r2, r3
 800cbca:	2b63      	cmp	r3, #99	@ 0x63
 800cbcc:	d800      	bhi.n	800cbd0 <CHARGER_Task+0x1c>
 800cbce:	e065      	b.n	800cc9c <CHARGER_Task+0xe8>
    {
        last_check_tick = now;
 800cbd0:	4b3d      	ldr	r3, [pc, #244]	@ (800ccc8 <CHARGER_Task+0x114>)
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	601a      	str	r2, [r3, #0]
        
        float vbat = ANALOG_GetBat();
 800cbd6:	f7ff fa63 	bl	800c0a0 <ANALOG_GetBat>
 800cbda:	1c03      	adds	r3, r0, #0
 800cbdc:	60bb      	str	r3, [r7, #8]
        
        /* Critical low voltage - disconnect USB to save power */
        if (vbat < CHARGER_VBAT_CRITICAL && !usb_disconnected)
 800cbde:	493b      	ldr	r1, [pc, #236]	@ (800cccc <CHARGER_Task+0x118>)
 800cbe0:	68b8      	ldr	r0, [r7, #8]
 800cbe2:	f7f3 fc7d 	bl	80004e0 <__aeabi_fcmplt>
 800cbe6:	1e03      	subs	r3, r0, #0
 800cbe8:	d012      	beq.n	800cc10 <CHARGER_Task+0x5c>
 800cbea:	4b39      	ldr	r3, [pc, #228]	@ (800ccd0 <CHARGER_Task+0x11c>)
 800cbec:	781b      	ldrb	r3, [r3, #0]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d10e      	bne.n	800cc10 <CHARGER_Task+0x5c>
        {
            /* Disconnect USB stack immediately */
            ux_device_stack_disconnect();
 800cbf2:	f00f fbbd 	bl	801c370 <_ux_device_stack_disconnect>
            usb_disconnected = 1;
 800cbf6:	4b36      	ldr	r3, [pc, #216]	@ (800ccd0 <CHARGER_Task+0x11c>)
 800cbf8:	2201      	movs	r2, #1
 800cbfa:	701a      	strb	r2, [r3, #0]
            
            /* Enable charging before entering low power mode */
            HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800cbfc:	4b35      	ldr	r3, [pc, #212]	@ (800ccd4 <CHARGER_Task+0x120>)
 800cbfe:	2201      	movs	r2, #1
 800cc00:	2110      	movs	r1, #16
 800cc02:	0018      	movs	r0, r3
 800cc04:	f003 fee7 	bl	80109d6 <HAL_GPIO_WritePin>
            charge_enabled = 1;
 800cc08:	4b33      	ldr	r3, [pc, #204]	@ (800ccd8 <CHARGER_Task+0x124>)
 800cc0a:	2201      	movs	r2, #1
 800cc0c:	701a      	strb	r2, [r3, #0]
 800cc0e:	e045      	b.n	800cc9c <CHARGER_Task+0xe8>
        }
        /* Voltage recovery - reset MCU if USB is connected */
        else if (vbat > CHARGER_VBAT_RECOVERY && usb_disconnected)
 800cc10:	4932      	ldr	r1, [pc, #200]	@ (800ccdc <CHARGER_Task+0x128>)
 800cc12:	68b8      	ldr	r0, [r7, #8]
 800cc14:	f7f3 fc78 	bl	8000508 <__aeabi_fcmpgt>
 800cc18:	1e03      	subs	r3, r0, #0
 800cc1a:	d012      	beq.n	800cc42 <CHARGER_Task+0x8e>
 800cc1c:	4b2c      	ldr	r3, [pc, #176]	@ (800ccd0 <CHARGER_Task+0x11c>)
 800cc1e:	781b      	ldrb	r3, [r3, #0]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d00e      	beq.n	800cc42 <CHARGER_Task+0x8e>
        {
            /* Check if USB cable is physically connected (VBUS present) */
            GPIO_PinState usb_vbus = HAL_GPIO_ReadPin(USB_GPIO_Port, USB_Pin);
 800cc24:	1dfc      	adds	r4, r7, #7
 800cc26:	23a0      	movs	r3, #160	@ 0xa0
 800cc28:	05db      	lsls	r3, r3, #23
 800cc2a:	2108      	movs	r1, #8
 800cc2c:	0018      	movs	r0, r3
 800cc2e:	f003 feb5 	bl	801099c <HAL_GPIO_ReadPin>
 800cc32:	0003      	movs	r3, r0
 800cc34:	7023      	strb	r3, [r4, #0]
            
            if (usb_vbus == GPIO_PIN_SET)
 800cc36:	1dfb      	adds	r3, r7, #7
 800cc38:	781b      	ldrb	r3, [r3, #0]
 800cc3a:	2b01      	cmp	r3, #1
 800cc3c:	d12d      	bne.n	800cc9a <CHARGER_Task+0xe6>
            {
                /* USB cable connected - reset MCU to reinitialize USB stack */
                NVIC_SystemReset();
 800cc3e:	f7ff ff89 	bl	800cb54 <__NVIC_SystemReset>
            }
        }
        /* Normal voltage-based charge control with hysteresis */
        else if (!usb_disconnected)
 800cc42:	4b23      	ldr	r3, [pc, #140]	@ (800ccd0 <CHARGER_Task+0x11c>)
 800cc44:	781b      	ldrb	r3, [r3, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d128      	bne.n	800cc9c <CHARGER_Task+0xe8>
        {
            if (vbat > CHARGER_VBAT_STOP && charge_enabled)
 800cc4a:	4925      	ldr	r1, [pc, #148]	@ (800cce0 <CHARGER_Task+0x12c>)
 800cc4c:	68b8      	ldr	r0, [r7, #8]
 800cc4e:	f7f3 fc5b 	bl	8000508 <__aeabi_fcmpgt>
 800cc52:	1e03      	subs	r3, r0, #0
 800cc54:	d00d      	beq.n	800cc72 <CHARGER_Task+0xbe>
 800cc56:	4b20      	ldr	r3, [pc, #128]	@ (800ccd8 <CHARGER_Task+0x124>)
 800cc58:	781b      	ldrb	r3, [r3, #0]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d009      	beq.n	800cc72 <CHARGER_Task+0xbe>
            {
                /* Stop charging - voltage too high */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800cc5e:	4b1d      	ldr	r3, [pc, #116]	@ (800ccd4 <CHARGER_Task+0x120>)
 800cc60:	2200      	movs	r2, #0
 800cc62:	2110      	movs	r1, #16
 800cc64:	0018      	movs	r0, r3
 800cc66:	f003 feb6 	bl	80109d6 <HAL_GPIO_WritePin>
                charge_enabled = 0;
 800cc6a:	4b1b      	ldr	r3, [pc, #108]	@ (800ccd8 <CHARGER_Task+0x124>)
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	701a      	strb	r2, [r3, #0]
 800cc70:	e014      	b.n	800cc9c <CHARGER_Task+0xe8>
            }
            else if (vbat < CHARGER_VBAT_START && !charge_enabled)
 800cc72:	491c      	ldr	r1, [pc, #112]	@ (800cce4 <CHARGER_Task+0x130>)
 800cc74:	68b8      	ldr	r0, [r7, #8]
 800cc76:	f7f3 fc33 	bl	80004e0 <__aeabi_fcmplt>
 800cc7a:	1e03      	subs	r3, r0, #0
 800cc7c:	d00e      	beq.n	800cc9c <CHARGER_Task+0xe8>
 800cc7e:	4b16      	ldr	r3, [pc, #88]	@ (800ccd8 <CHARGER_Task+0x124>)
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d10a      	bne.n	800cc9c <CHARGER_Task+0xe8>
            {
                /* Start charging - voltage low enough */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800cc86:	4b13      	ldr	r3, [pc, #76]	@ (800ccd4 <CHARGER_Task+0x120>)
 800cc88:	2201      	movs	r2, #1
 800cc8a:	2110      	movs	r1, #16
 800cc8c:	0018      	movs	r0, r3
 800cc8e:	f003 fea2 	bl	80109d6 <HAL_GPIO_WritePin>
                charge_enabled = 1;
 800cc92:	4b11      	ldr	r3, [pc, #68]	@ (800ccd8 <CHARGER_Task+0x124>)
 800cc94:	2201      	movs	r2, #1
 800cc96:	701a      	strb	r2, [r3, #0]
 800cc98:	e000      	b.n	800cc9c <CHARGER_Task+0xe8>
        {
 800cc9a:	46c0      	nop			@ (mov r8, r8)
            }
        }
    }
    
    /* Update LED to mirror STA_CHG pin (charging status indicator) */
    GPIO_PinState sta_chg = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800cc9c:	1dbc      	adds	r4, r7, #6
 800cc9e:	4b0d      	ldr	r3, [pc, #52]	@ (800ccd4 <CHARGER_Task+0x120>)
 800cca0:	2108      	movs	r1, #8
 800cca2:	0018      	movs	r0, r3
 800cca4:	f003 fe7a 	bl	801099c <HAL_GPIO_ReadPin>
 800cca8:	0003      	movs	r3, r0
 800ccaa:	7023      	strb	r3, [r4, #0]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, sta_chg);
 800ccac:	1dbb      	adds	r3, r7, #6
 800ccae:	781a      	ldrb	r2, [r3, #0]
 800ccb0:	2380      	movs	r3, #128	@ 0x80
 800ccb2:	0059      	lsls	r1, r3, #1
 800ccb4:	23a0      	movs	r3, #160	@ 0xa0
 800ccb6:	05db      	lsls	r3, r3, #23
 800ccb8:	0018      	movs	r0, r3
 800ccba:	f003 fe8c 	bl	80109d6 <HAL_GPIO_WritePin>
}
 800ccbe:	46c0      	nop			@ (mov r8, r8)
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	b005      	add	sp, #20
 800ccc4:	bd90      	pop	{r4, r7, pc}
 800ccc6:	46c0      	nop			@ (mov r8, r8)
 800ccc8:	20002358 	.word	0x20002358
 800cccc:	4039999a 	.word	0x4039999a
 800ccd0:	2000235c 	.word	0x2000235c
 800ccd4:	50000400 	.word	0x50000400
 800ccd8:	20002354 	.word	0x20002354
 800ccdc:	40466666 	.word	0x40466666
 800cce0:	40833333 	.word	0x40833333
 800cce4:	40733333 	.word	0x40733333

0800cce8 <led_hw_status>:
#include "led.h"
#include <string.h>
#include <stdio.h>

// Dummy implementcia pre linker
void led_hw_status(char *buf, size_t len) {
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b082      	sub	sp, #8
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
 800ccf0:	6039      	str	r1, [r7, #0]
  snprintf(buf, len, "not implemented");
 800ccf2:	4a05      	ldr	r2, [pc, #20]	@ (800cd08 <led_hw_status+0x20>)
 800ccf4:	6839      	ldr	r1, [r7, #0]
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	0018      	movs	r0, r3
 800ccfa:	f014 f815 	bl	8020d28 <sniprintf>
}
 800ccfe:	46c0      	nop			@ (mov r8, r8)
 800cd00:	46bd      	mov	sp, r7
 800cd02:	b002      	add	sp, #8
 800cd04:	bd80      	pop	{r7, pc}
 800cd06:	46c0      	nop			@ (mov r8, r8)
 800cd08:	08026738 	.word	0x08026738

0800cd0c <put_byte_msb>:
// Your CubeMX screenshot: Peripheral=Word, Memory=Byte (wrong).
// FIX WITHOUT TOUCHING IOC: we make buffer Word and write Word values (14/36/0).
static uint32_t pwm_buffer[total_slots] = {0};

static inline void put_byte_msb(uint32_t *dst, uint8_t v)
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b084      	sub	sp, #16
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
 800cd14:	000a      	movs	r2, r1
 800cd16:	1cfb      	adds	r3, r7, #3
 800cd18:	701a      	strb	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800cd1a:	2307      	movs	r3, #7
 800cd1c:	60fb      	str	r3, [r7, #12]
 800cd1e:	e011      	b.n	800cd44 <put_byte_msb+0x38>
    *dst++ = (v & (1u << i)) ? bitHightimercount : bitLowtimercount;
 800cd20:	1cfb      	adds	r3, r7, #3
 800cd22:	781a      	ldrb	r2, [r3, #0]
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	40da      	lsrs	r2, r3
 800cd28:	0013      	movs	r3, r2
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	4013      	ands	r3, r2
 800cd2e:	d001      	beq.n	800cd34 <put_byte_msb+0x28>
 800cd30:	2224      	movs	r2, #36	@ 0x24
 800cd32:	e000      	b.n	800cd36 <put_byte_msb+0x2a>
 800cd34:	220e      	movs	r2, #14
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	1d19      	adds	r1, r3, #4
 800cd3a:	6079      	str	r1, [r7, #4]
 800cd3c:	601a      	str	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	3b01      	subs	r3, #1
 800cd42:	60fb      	str	r3, [r7, #12]
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	daea      	bge.n	800cd20 <put_byte_msb+0x14>
  }
}
 800cd4a:	46c0      	nop			@ (mov r8, r8)
 800cd4c:	46c0      	nop			@ (mov r8, r8)
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	b004      	add	sp, #16
 800cd52:	bd80      	pop	{r7, pc}

0800cd54 <led_set_RGBW>:

// Nastav hodnoty pre jeden pixel (uloenie do RAM: RGBW)
void led_set_RGBW(uint8_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800cd54:	b5b0      	push	{r4, r5, r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	0005      	movs	r5, r0
 800cd5c:	000c      	movs	r4, r1
 800cd5e:	0010      	movs	r0, r2
 800cd60:	0019      	movs	r1, r3
 800cd62:	1dfb      	adds	r3, r7, #7
 800cd64:	1c2a      	adds	r2, r5, #0
 800cd66:	701a      	strb	r2, [r3, #0]
 800cd68:	1dbb      	adds	r3, r7, #6
 800cd6a:	1c22      	adds	r2, r4, #0
 800cd6c:	701a      	strb	r2, [r3, #0]
 800cd6e:	1d7b      	adds	r3, r7, #5
 800cd70:	1c02      	adds	r2, r0, #0
 800cd72:	701a      	strb	r2, [r3, #0]
 800cd74:	1d3b      	adds	r3, r7, #4
 800cd76:	1c0a      	adds	r2, r1, #0
 800cd78:	701a      	strb	r2, [r3, #0]
  if (index >= numberofpixels) return;
 800cd7a:	1dfb      	adds	r3, r7, #7
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	2b1d      	cmp	r3, #29
 800cd80:	d820      	bhi.n	800cdc4 <led_set_RGBW+0x70>
  rgbw_arr[index * 4u + 0u] = r;
 800cd82:	1dfb      	adds	r3, r7, #7
 800cd84:	781b      	ldrb	r3, [r3, #0]
 800cd86:	009b      	lsls	r3, r3, #2
 800cd88:	4a10      	ldr	r2, [pc, #64]	@ (800cdcc <led_set_RGBW+0x78>)
 800cd8a:	1db9      	adds	r1, r7, #6
 800cd8c:	7809      	ldrb	r1, [r1, #0]
 800cd8e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 1u] = g;
 800cd90:	1dfb      	adds	r3, r7, #7
 800cd92:	781b      	ldrb	r3, [r3, #0]
 800cd94:	009b      	lsls	r3, r3, #2
 800cd96:	3301      	adds	r3, #1
 800cd98:	4a0c      	ldr	r2, [pc, #48]	@ (800cdcc <led_set_RGBW+0x78>)
 800cd9a:	1d79      	adds	r1, r7, #5
 800cd9c:	7809      	ldrb	r1, [r1, #0]
 800cd9e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 2u] = b;
 800cda0:	1dfb      	adds	r3, r7, #7
 800cda2:	781b      	ldrb	r3, [r3, #0]
 800cda4:	009b      	lsls	r3, r3, #2
 800cda6:	3302      	adds	r3, #2
 800cda8:	4a08      	ldr	r2, [pc, #32]	@ (800cdcc <led_set_RGBW+0x78>)
 800cdaa:	1d39      	adds	r1, r7, #4
 800cdac:	7809      	ldrb	r1, [r1, #0]
 800cdae:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 3u] = w;
 800cdb0:	1dfb      	adds	r3, r7, #7
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	009b      	lsls	r3, r3, #2
 800cdb6:	1cda      	adds	r2, r3, #3
 800cdb8:	4904      	ldr	r1, [pc, #16]	@ (800cdcc <led_set_RGBW+0x78>)
 800cdba:	2318      	movs	r3, #24
 800cdbc:	18fb      	adds	r3, r7, r3
 800cdbe:	781b      	ldrb	r3, [r3, #0]
 800cdc0:	548b      	strb	r3, [r1, r2]
 800cdc2:	e000      	b.n	800cdc6 <led_set_RGBW+0x72>
  if (index >= numberofpixels) return;
 800cdc4:	46c0      	nop			@ (mov r8, r8)
}
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	b002      	add	sp, #8
 800cdca:	bdb0      	pop	{r4, r5, r7, pc}
 800cdcc:	20002360 	.word	0x20002360

0800cdd0 <led_set_all_RGBW>:
{
  led_set_RGBW(index, r, g, b, 0);
}

void led_set_all_RGBW(uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800cdd0:	b5b0      	push	{r4, r5, r7, lr}
 800cdd2:	b086      	sub	sp, #24
 800cdd4:	af02      	add	r7, sp, #8
 800cdd6:	0005      	movs	r5, r0
 800cdd8:	000c      	movs	r4, r1
 800cdda:	0010      	movs	r0, r2
 800cddc:	0019      	movs	r1, r3
 800cdde:	1dfb      	adds	r3, r7, #7
 800cde0:	1c2a      	adds	r2, r5, #0
 800cde2:	701a      	strb	r2, [r3, #0]
 800cde4:	1dbb      	adds	r3, r7, #6
 800cde6:	1c22      	adds	r2, r4, #0
 800cde8:	701a      	strb	r2, [r3, #0]
 800cdea:	1d7b      	adds	r3, r7, #5
 800cdec:	1c02      	adds	r2, r0, #0
 800cdee:	701a      	strb	r2, [r3, #0]
 800cdf0:	1d3b      	adds	r3, r7, #4
 800cdf2:	1c0a      	adds	r2, r1, #0
 800cdf4:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800cdf6:	230f      	movs	r3, #15
 800cdf8:	18fb      	adds	r3, r7, r3
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	701a      	strb	r2, [r3, #0]
 800cdfe:	e013      	b.n	800ce28 <led_set_all_RGBW+0x58>
    led_set_RGBW(i, r, g, b, w);
 800ce00:	1d7b      	adds	r3, r7, #5
 800ce02:	781c      	ldrb	r4, [r3, #0]
 800ce04:	1dbb      	adds	r3, r7, #6
 800ce06:	781a      	ldrb	r2, [r3, #0]
 800ce08:	1dfb      	adds	r3, r7, #7
 800ce0a:	7819      	ldrb	r1, [r3, #0]
 800ce0c:	250f      	movs	r5, #15
 800ce0e:	197b      	adds	r3, r7, r5
 800ce10:	7818      	ldrb	r0, [r3, #0]
 800ce12:	1d3b      	adds	r3, r7, #4
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	9300      	str	r3, [sp, #0]
 800ce18:	0023      	movs	r3, r4
 800ce1a:	f7ff ff9b 	bl	800cd54 <led_set_RGBW>
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800ce1e:	197b      	adds	r3, r7, r5
 800ce20:	197a      	adds	r2, r7, r5
 800ce22:	7812      	ldrb	r2, [r2, #0]
 800ce24:	3201      	adds	r2, #1
 800ce26:	701a      	strb	r2, [r3, #0]
 800ce28:	230f      	movs	r3, #15
 800ce2a:	18fb      	adds	r3, r7, r3
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	2b1d      	cmp	r3, #29
 800ce30:	d9e6      	bls.n	800ce00 <led_set_all_RGBW+0x30>
  }
}
 800ce32:	46c0      	nop			@ (mov r8, r8)
 800ce34:	46c0      	nop			@ (mov r8, r8)
 800ce36:	46bd      	mov	sp, r7
 800ce38:	b004      	add	sp, #16
 800ce3a:	bdb0      	pop	{r4, r5, r7, pc}

0800ce3c <led_render>:
 * then start TIM2 PWM DMA.
 *
 * IMPORTANT: SK6812 RGBW expects GRBW order (MSB first).
 */
void led_render(void)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b084      	sub	sp, #16
 800ce40:	af00      	add	r7, sp, #0
  uint32_t p = 0;
 800ce42:	2300      	movs	r3, #0
 800ce44:	60fb      	str	r3, [r7, #12]
  // stop previous (safe)
  HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 800ce46:	4b3c      	ldr	r3, [pc, #240]	@ (800cf38 <led_render+0xfc>)
 800ce48:	2100      	movs	r1, #0
 800ce4a:	0018      	movs	r0, r3
 800ce4c:	f00b fad8 	bl	8018400 <HAL_TIM_PWM_Stop_DMA>

  for (uint32_t i = 0; i < numberofpixels; i++)
 800ce50:	2300      	movs	r3, #0
 800ce52:	60bb      	str	r3, [r7, #8]
 800ce54:	e051      	b.n	800cefa <led_render+0xbe>
  {
    uint8_t r = rgbw_arr[i * 4u + 0u];
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	009a      	lsls	r2, r3, #2
 800ce5a:	1cfb      	adds	r3, r7, #3
 800ce5c:	4937      	ldr	r1, [pc, #220]	@ (800cf3c <led_render+0x100>)
 800ce5e:	5c8a      	ldrb	r2, [r1, r2]
 800ce60:	701a      	strb	r2, [r3, #0]
    uint8_t g = rgbw_arr[i * 4u + 1u];
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	009b      	lsls	r3, r3, #2
 800ce66:	1c5a      	adds	r2, r3, #1
 800ce68:	1cbb      	adds	r3, r7, #2
 800ce6a:	4934      	ldr	r1, [pc, #208]	@ (800cf3c <led_render+0x100>)
 800ce6c:	5c8a      	ldrb	r2, [r1, r2]
 800ce6e:	701a      	strb	r2, [r3, #0]
    uint8_t b = rgbw_arr[i * 4u + 2u];
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	009b      	lsls	r3, r3, #2
 800ce74:	1c9a      	adds	r2, r3, #2
 800ce76:	1c7b      	adds	r3, r7, #1
 800ce78:	4930      	ldr	r1, [pc, #192]	@ (800cf3c <led_render+0x100>)
 800ce7a:	5c8a      	ldrb	r2, [r1, r2]
 800ce7c:	701a      	strb	r2, [r3, #0]
    uint8_t w = rgbw_arr[i * 4u + 3u];
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	009b      	lsls	r3, r3, #2
 800ce82:	1cda      	adds	r2, r3, #3
 800ce84:	003b      	movs	r3, r7
 800ce86:	492d      	ldr	r1, [pc, #180]	@ (800cf3c <led_render+0x100>)
 800ce88:	5c8a      	ldrb	r2, [r1, r2]
 800ce8a:	701a      	strb	r2, [r3, #0]

    // transmit GRBW (not RGBW)
    put_byte_msb(&pwm_buffer[p], g); p += 8u;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	009a      	lsls	r2, r3, #2
 800ce90:	4b2b      	ldr	r3, [pc, #172]	@ (800cf40 <led_render+0x104>)
 800ce92:	18d2      	adds	r2, r2, r3
 800ce94:	1cbb      	adds	r3, r7, #2
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	0019      	movs	r1, r3
 800ce9a:	0010      	movs	r0, r2
 800ce9c:	f7ff ff36 	bl	800cd0c <put_byte_msb>
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	3308      	adds	r3, #8
 800cea4:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], r); p += 8u;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	009a      	lsls	r2, r3, #2
 800ceaa:	4b25      	ldr	r3, [pc, #148]	@ (800cf40 <led_render+0x104>)
 800ceac:	18d2      	adds	r2, r2, r3
 800ceae:	1cfb      	adds	r3, r7, #3
 800ceb0:	781b      	ldrb	r3, [r3, #0]
 800ceb2:	0019      	movs	r1, r3
 800ceb4:	0010      	movs	r0, r2
 800ceb6:	f7ff ff29 	bl	800cd0c <put_byte_msb>
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	3308      	adds	r3, #8
 800cebe:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], b); p += 8u;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	009a      	lsls	r2, r3, #2
 800cec4:	4b1e      	ldr	r3, [pc, #120]	@ (800cf40 <led_render+0x104>)
 800cec6:	18d2      	adds	r2, r2, r3
 800cec8:	1c7b      	adds	r3, r7, #1
 800ceca:	781b      	ldrb	r3, [r3, #0]
 800cecc:	0019      	movs	r1, r3
 800cece:	0010      	movs	r0, r2
 800ced0:	f7ff ff1c 	bl	800cd0c <put_byte_msb>
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	3308      	adds	r3, #8
 800ced8:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], w); p += 8u;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	009a      	lsls	r2, r3, #2
 800cede:	4b18      	ldr	r3, [pc, #96]	@ (800cf40 <led_render+0x104>)
 800cee0:	18d2      	adds	r2, r2, r3
 800cee2:	003b      	movs	r3, r7
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	0019      	movs	r1, r3
 800cee8:	0010      	movs	r0, r2
 800ceea:	f7ff ff0f 	bl	800cd0c <put_byte_msb>
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	3308      	adds	r3, #8
 800cef2:	60fb      	str	r3, [r7, #12]
  for (uint32_t i = 0; i < numberofpixels; i++)
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	3301      	adds	r3, #1
 800cef8:	60bb      	str	r3, [r7, #8]
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	2b1d      	cmp	r3, #29
 800cefe:	d9aa      	bls.n	800ce56 <led_render+0x1a>
  }

  // reset low
  for (uint32_t k = 0; k < resetslots; k++) {
 800cf00:	2300      	movs	r3, #0
 800cf02:	607b      	str	r3, [r7, #4]
 800cf04:	e009      	b.n	800cf1a <led_render+0xde>
    pwm_buffer[p++] = 0u;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	1c5a      	adds	r2, r3, #1
 800cf0a:	60fa      	str	r2, [r7, #12]
 800cf0c:	4a0c      	ldr	r2, [pc, #48]	@ (800cf40 <led_render+0x104>)
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	2100      	movs	r1, #0
 800cf12:	5099      	str	r1, [r3, r2]
  for (uint32_t k = 0; k < resetslots; k++) {
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	3301      	adds	r3, #1
 800cf18:	607b      	str	r3, [r7, #4]
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	2bef      	cmp	r3, #239	@ 0xef
 800cf1e:	d9f2      	bls.n	800cf06 <led_render+0xca>
  }

  // start new transfer
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwm_buffer, p);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	4a06      	ldr	r2, [pc, #24]	@ (800cf40 <led_render+0x104>)
 800cf26:	4804      	ldr	r0, [pc, #16]	@ (800cf38 <led_render+0xfc>)
 800cf28:	2100      	movs	r1, #0
 800cf2a:	f00b f871 	bl	8018010 <HAL_TIM_PWM_Start_DMA>
}
 800cf2e:	46c0      	nop			@ (mov r8, r8)
 800cf30:	46bd      	mov	sp, r7
 800cf32:	b004      	add	sp, #16
 800cf34:	bd80      	pop	{r7, pc}
 800cf36:	46c0      	nop			@ (mov r8, r8)
 800cf38:	2000050c 	.word	0x2000050c
 800cf3c:	20002360 	.word	0x20002360
 800cf40:	200023d8 	.word	0x200023d8

0800cf44 <mic_get_target_ms>:

/* ===================== PowerSave control (compile-time) =====================
 * MIC_POWERSAVE je nastaven v mic.h a plat a po kompilcii.
 */
static inline uint32_t mic_get_target_ms(void)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	af00      	add	r7, sp, #0
    /* 0 = continuous */
    if (MIC_POWERSAVE == 0u) return 0u;
    /* 1..10 = minimum 10ms */
    if (MIC_POWERSAVE <= 10u) return 10u;
    /* >10 = ms */
    return (uint32_t)MIC_POWERSAVE;
 800cf48:	2364      	movs	r3, #100	@ 0x64
}
 800cf4a:	0018      	movs	r0, r3
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	bd80      	pop	{r7, pc}

0800cf50 <safe_dbfs_from_rms>:
/* ====== pomocn makr ====== */
#define MIC_DBG(...) do { if (s_debug) printf(__VA_ARGS__); } while (0)

/* ====== pomocn funkcie pre error handling a dBFS ====== */
static float safe_dbfs_from_rms(float rms)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b082      	sub	sp, #8
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
    /* ochrana proti log(0) */
    if (rms < 1e-6f) return -120.0f;
 800cf58:	490a      	ldr	r1, [pc, #40]	@ (800cf84 <safe_dbfs_from_rms+0x34>)
 800cf5a:	6878      	ldr	r0, [r7, #4]
 800cf5c:	f7f3 fac0 	bl	80004e0 <__aeabi_fcmplt>
 800cf60:	1e03      	subs	r3, r0, #0
 800cf62:	d001      	beq.n	800cf68 <safe_dbfs_from_rms+0x18>
 800cf64:	4b08      	ldr	r3, [pc, #32]	@ (800cf88 <safe_dbfs_from_rms+0x38>)
 800cf66:	e009      	b.n	800cf7c <safe_dbfs_from_rms+0x2c>
    return 20.0f * log10f(rms);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	1c18      	adds	r0, r3, #0
 800cf6c:	f018 f904 	bl	8025178 <log10f>
 800cf70:	1c03      	adds	r3, r0, #0
 800cf72:	4906      	ldr	r1, [pc, #24]	@ (800cf8c <safe_dbfs_from_rms+0x3c>)
 800cf74:	1c18      	adds	r0, r3, #0
 800cf76:	f7f4 f8cf 	bl	8001118 <__aeabi_fmul>
 800cf7a:	1c03      	adds	r3, r0, #0
}
 800cf7c:	1c18      	adds	r0, r3, #0
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	b002      	add	sp, #8
 800cf82:	bd80      	pop	{r7, pc}
 800cf84:	358637bd 	.word	0x358637bd
 800cf88:	c2f00000 	.word	0xc2f00000
 800cf8c:	41a00000 	.word	0x41a00000

0800cf90 <set_error>:

static void set_error(mic_err_t e, const char *msg)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	b082      	sub	sp, #8
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	0002      	movs	r2, r0
 800cf98:	6039      	str	r1, [r7, #0]
 800cf9a:	1dfb      	adds	r3, r7, #7
 800cf9c:	701a      	strb	r2, [r3, #0]
    s_last_err = e;
 800cf9e:	4b0a      	ldr	r3, [pc, #40]	@ (800cfc8 <set_error+0x38>)
 800cfa0:	1dfa      	adds	r2, r7, #7
 800cfa2:	7812      	ldrb	r2, [r2, #0]
 800cfa4:	701a      	strb	r2, [r3, #0]
    if (msg && s_debug)
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d009      	beq.n	800cfc0 <set_error+0x30>
 800cfac:	4b07      	ldr	r3, [pc, #28]	@ (800cfcc <set_error+0x3c>)
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d005      	beq.n	800cfc0 <set_error+0x30>
        printf("[MIC] %s\r\n", msg);
 800cfb4:	683a      	ldr	r2, [r7, #0]
 800cfb6:	4b06      	ldr	r3, [pc, #24]	@ (800cfd0 <set_error+0x40>)
 800cfb8:	0011      	movs	r1, r2
 800cfba:	0018      	movs	r0, r3
 800cfbc:	f013 fea4 	bl	8020d08 <iprintf>
}
 800cfc0:	46c0      	nop			@ (mov r8, r8)
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	b002      	add	sp, #8
 800cfc6:	bd80      	pop	{r7, pc}
 800cfc8:	20003a9d 	.word	0x20003a9d
 800cfcc:	20003a9c 	.word	0x20003a9c
 800cfd0:	08026748 	.word	0x08026748

0800cfd4 <pdm2pcm_reset>:
#define MIC_FIR_TAPS  8u
static int32_t s_fir_hist[MIC_FIR_TAPS];
static uint32_t s_fir_pos;

static void pdm2pcm_reset(void)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	af00      	add	r7, sp, #0
    s_cic_integrator = 0;
 800cfd8:	4b08      	ldr	r3, [pc, #32]	@ (800cffc <pdm2pcm_reset+0x28>)
 800cfda:	2200      	movs	r2, #0
 800cfdc:	601a      	str	r2, [r3, #0]
    s_cic_comb_prev  = 0;
 800cfde:	4b08      	ldr	r3, [pc, #32]	@ (800d000 <pdm2pcm_reset+0x2c>)
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	601a      	str	r2, [r3, #0]
    memset(s_fir_hist, 0, sizeof(s_fir_hist));
 800cfe4:	4b07      	ldr	r3, [pc, #28]	@ (800d004 <pdm2pcm_reset+0x30>)
 800cfe6:	2220      	movs	r2, #32
 800cfe8:	2100      	movs	r1, #0
 800cfea:	0018      	movs	r0, r3
 800cfec:	f013 ffa6 	bl	8020f3c <memset>
    s_fir_pos = 0u;
 800cff0:	4b05      	ldr	r3, [pc, #20]	@ (800d008 <pdm2pcm_reset+0x34>)
 800cff2:	2200      	movs	r2, #0
 800cff4:	601a      	str	r2, [r3, #0]
}
 800cff6:	46c0      	nop			@ (mov r8, r8)
 800cff8:	46bd      	mov	sp, r7
 800cffa:	bd80      	pop	{r7, pc}
 800cffc:	20003acc 	.word	0x20003acc
 800d000:	20003ad0 	.word	0x20003ad0
 800d004:	20003ad4 	.word	0x20003ad4
 800d008:	20003af4 	.word	0x20003af4

0800d00c <popcount16_inline>:

static inline uint8_t popcount16_inline(uint16_t x)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b084      	sub	sp, #16
 800d010:	af00      	add	r7, sp, #0
 800d012:	0002      	movs	r2, r0
 800d014:	1dbb      	adds	r3, r7, #6
 800d016:	801a      	strh	r2, [r3, #0]
    uint8_t c = 0;
 800d018:	230f      	movs	r3, #15
 800d01a:	18fb      	adds	r3, r7, r3
 800d01c:	2200      	movs	r2, #0
 800d01e:	701a      	strb	r2, [r3, #0]
    while (x)
 800d020:	e00e      	b.n	800d040 <popcount16_inline+0x34>
    {
        x &= (uint16_t)(x - 1u);
 800d022:	1dbb      	adds	r3, r7, #6
 800d024:	881b      	ldrh	r3, [r3, #0]
 800d026:	3b01      	subs	r3, #1
 800d028:	b29a      	uxth	r2, r3
 800d02a:	1dbb      	adds	r3, r7, #6
 800d02c:	1db9      	adds	r1, r7, #6
 800d02e:	8809      	ldrh	r1, [r1, #0]
 800d030:	400a      	ands	r2, r1
 800d032:	801a      	strh	r2, [r3, #0]
        c++;
 800d034:	210f      	movs	r1, #15
 800d036:	187b      	adds	r3, r7, r1
 800d038:	781a      	ldrb	r2, [r3, #0]
 800d03a:	187b      	adds	r3, r7, r1
 800d03c:	3201      	adds	r2, #1
 800d03e:	701a      	strb	r2, [r3, #0]
    while (x)
 800d040:	1dbb      	adds	r3, r7, #6
 800d042:	881b      	ldrh	r3, [r3, #0]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d1ec      	bne.n	800d022 <popcount16_inline+0x16>
    }
    return c;
 800d048:	230f      	movs	r3, #15
 800d04a:	18fb      	adds	r3, r7, r3
 800d04c:	781b      	ldrb	r3, [r3, #0]
}
 800d04e:	0018      	movs	r0, r3
 800d050:	46bd      	mov	sp, r7
 800d052:	b004      	add	sp, #16
 800d054:	bd80      	pop	{r7, pc}

0800d056 <pdm_word_to_cic_input>:
 * 16-bit word je 16 PDM bitov.
 * Pre CIC integrtor chceme set +1/-1 za tieto bity:
 *  ones - zeros = 2*ones - 16  => rozsah [-16..+16]
 */
static inline int32_t pdm_word_to_cic_input(uint16_t w)
{
 800d056:	b580      	push	{r7, lr}
 800d058:	b084      	sub	sp, #16
 800d05a:	af00      	add	r7, sp, #0
 800d05c:	0002      	movs	r2, r0
 800d05e:	1dbb      	adds	r3, r7, #6
 800d060:	801a      	strh	r2, [r3, #0]
    int32_t ones = (int32_t)popcount16_inline(w);
 800d062:	1dbb      	adds	r3, r7, #6
 800d064:	881b      	ldrh	r3, [r3, #0]
 800d066:	0018      	movs	r0, r3
 800d068:	f7ff ffd0 	bl	800d00c <popcount16_inline>
 800d06c:	0003      	movs	r3, r0
 800d06e:	60fb      	str	r3, [r7, #12]
    return (2 * ones) - 16;
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	3b08      	subs	r3, #8
 800d074:	005b      	lsls	r3, r3, #1
}
 800d076:	0018      	movs	r0, r3
 800d078:	46bd      	mov	sp, r7
 800d07a:	b004      	add	sp, #16
 800d07c:	bd80      	pop	{r7, pc}
	...

0800d080 <pdm2pcm_step>:

static inline float pdm2pcm_step(int32_t cic_in)
{
 800d080:	b5b0      	push	{r4, r5, r7, lr}
 800d082:	b088      	sub	sp, #32
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
    /* CIC integrtor */
    s_cic_integrator += cic_in;
 800d088:	4b2c      	ldr	r3, [pc, #176]	@ (800d13c <pdm2pcm_step+0xbc>)
 800d08a:	681a      	ldr	r2, [r3, #0]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	18d2      	adds	r2, r2, r3
 800d090:	4b2a      	ldr	r3, [pc, #168]	@ (800d13c <pdm2pcm_step+0xbc>)
 800d092:	601a      	str	r2, [r3, #0]

    /* CIC comb */
    int32_t comb = s_cic_integrator - s_cic_comb_prev;
 800d094:	4b29      	ldr	r3, [pc, #164]	@ (800d13c <pdm2pcm_step+0xbc>)
 800d096:	681a      	ldr	r2, [r3, #0]
 800d098:	4b29      	ldr	r3, [pc, #164]	@ (800d140 <pdm2pcm_step+0xc0>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	1ad3      	subs	r3, r2, r3
 800d09e:	60fb      	str	r3, [r7, #12]
    s_cic_comb_prev = s_cic_integrator;
 800d0a0:	4b26      	ldr	r3, [pc, #152]	@ (800d13c <pdm2pcm_step+0xbc>)
 800d0a2:	681a      	ldr	r2, [r3, #0]
 800d0a4:	4b26      	ldr	r3, [pc, #152]	@ (800d140 <pdm2pcm_step+0xc0>)
 800d0a6:	601a      	str	r2, [r3, #0]

    /* FIR moving average */
    s_fir_hist[s_fir_pos] = comb;
 800d0a8:	4b26      	ldr	r3, [pc, #152]	@ (800d144 <pdm2pcm_step+0xc4>)
 800d0aa:	681a      	ldr	r2, [r3, #0]
 800d0ac:	4b26      	ldr	r3, [pc, #152]	@ (800d148 <pdm2pcm_step+0xc8>)
 800d0ae:	0092      	lsls	r2, r2, #2
 800d0b0:	68f9      	ldr	r1, [r7, #12]
 800d0b2:	50d1      	str	r1, [r2, r3]
    s_fir_pos = (s_fir_pos + 1u) % MIC_FIR_TAPS;
 800d0b4:	4b23      	ldr	r3, [pc, #140]	@ (800d144 <pdm2pcm_step+0xc4>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	3301      	adds	r3, #1
 800d0ba:	2207      	movs	r2, #7
 800d0bc:	401a      	ands	r2, r3
 800d0be:	4b21      	ldr	r3, [pc, #132]	@ (800d144 <pdm2pcm_step+0xc4>)
 800d0c0:	601a      	str	r2, [r3, #0]

    int64_t acc = 0;
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	61ba      	str	r2, [r7, #24]
 800d0c8:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	617b      	str	r3, [r7, #20]
 800d0ce:	e00f      	b.n	800d0f0 <pdm2pcm_step+0x70>
        acc += (int64_t)s_fir_hist[i];
 800d0d0:	4b1d      	ldr	r3, [pc, #116]	@ (800d148 <pdm2pcm_step+0xc8>)
 800d0d2:	697a      	ldr	r2, [r7, #20]
 800d0d4:	0092      	lsls	r2, r2, #2
 800d0d6:	58d3      	ldr	r3, [r2, r3]
 800d0d8:	001c      	movs	r4, r3
 800d0da:	17db      	asrs	r3, r3, #31
 800d0dc:	001d      	movs	r5, r3
 800d0de:	69ba      	ldr	r2, [r7, #24]
 800d0e0:	69fb      	ldr	r3, [r7, #28]
 800d0e2:	1912      	adds	r2, r2, r4
 800d0e4:	416b      	adcs	r3, r5
 800d0e6:	61ba      	str	r2, [r7, #24]
 800d0e8:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800d0ea:	697b      	ldr	r3, [r7, #20]
 800d0ec:	3301      	adds	r3, #1
 800d0ee:	617b      	str	r3, [r7, #20]
 800d0f0:	697b      	ldr	r3, [r7, #20]
 800d0f2:	2b07      	cmp	r3, #7
 800d0f4:	d9ec      	bls.n	800d0d0 <pdm2pcm_step+0x50>
    /*
     * Normalizcia:
     *  - tento faktor nie je fyziklne kalibrovan, ale dr typick vstup v rozumnom rozsahu.
     *  - ke sa dostane mimo, clipneme.
     */
    float y = (float)acc / (float)(MIC_FIR_TAPS * 256);
 800d0f6:	69b8      	ldr	r0, [r7, #24]
 800d0f8:	69f9      	ldr	r1, [r7, #28]
 800d0fa:	f7f3 fb19 	bl	8000730 <__aeabi_l2f>
 800d0fe:	1c03      	adds	r3, r0, #0
 800d100:	218a      	movs	r1, #138	@ 0x8a
 800d102:	05c9      	lsls	r1, r1, #23
 800d104:	1c18      	adds	r0, r3, #0
 800d106:	f7f3 fe39 	bl	8000d7c <__aeabi_fdiv>
 800d10a:	1c03      	adds	r3, r0, #0
 800d10c:	613b      	str	r3, [r7, #16]
    if (y > 1.0f) y = 1.0f;
 800d10e:	21fe      	movs	r1, #254	@ 0xfe
 800d110:	0589      	lsls	r1, r1, #22
 800d112:	6938      	ldr	r0, [r7, #16]
 800d114:	f7f3 f9f8 	bl	8000508 <__aeabi_fcmpgt>
 800d118:	1e03      	subs	r3, r0, #0
 800d11a:	d002      	beq.n	800d122 <pdm2pcm_step+0xa2>
 800d11c:	23fe      	movs	r3, #254	@ 0xfe
 800d11e:	059b      	lsls	r3, r3, #22
 800d120:	613b      	str	r3, [r7, #16]
    if (y < -1.0f) y = -1.0f;
 800d122:	490a      	ldr	r1, [pc, #40]	@ (800d14c <pdm2pcm_step+0xcc>)
 800d124:	6938      	ldr	r0, [r7, #16]
 800d126:	f7f3 f9db 	bl	80004e0 <__aeabi_fcmplt>
 800d12a:	1e03      	subs	r3, r0, #0
 800d12c:	d001      	beq.n	800d132 <pdm2pcm_step+0xb2>
 800d12e:	4b07      	ldr	r3, [pc, #28]	@ (800d14c <pdm2pcm_step+0xcc>)
 800d130:	613b      	str	r3, [r7, #16]
    return y;
 800d132:	693b      	ldr	r3, [r7, #16]
}
 800d134:	1c18      	adds	r0, r3, #0
 800d136:	46bd      	mov	sp, r7
 800d138:	b008      	add	sp, #32
 800d13a:	bdb0      	pop	{r4, r5, r7, pc}
 800d13c:	20003acc 	.word	0x20003acc
 800d140:	20003ad0 	.word	0x20003ad0
 800d144:	20003af4 	.word	0x20003af4
 800d148:	20003ad4 	.word	0x20003ad4
 800d14c:	bf800000 	.word	0xbf800000

0800d150 <HAL_SPI_RxCpltCallback>:

/* ====== HAL callbacky ====== */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b082      	sub	sp, #8
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800d158:	687a      	ldr	r2, [r7, #4]
 800d15a:	4b05      	ldr	r3, [pc, #20]	@ (800d170 <HAL_SPI_RxCpltCallback+0x20>)
 800d15c:	429a      	cmp	r2, r3
 800d15e:	d102      	bne.n	800d166 <HAL_SPI_RxCpltCallback+0x16>
        s_spi_done = 1u;
 800d160:	4b04      	ldr	r3, [pc, #16]	@ (800d174 <HAL_SPI_RxCpltCallback+0x24>)
 800d162:	2201      	movs	r2, #1
 800d164:	701a      	strb	r2, [r3, #0]
}
 800d166:	46c0      	nop			@ (mov r8, r8)
 800d168:	46bd      	mov	sp, r7
 800d16a:	b002      	add	sp, #8
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	46c0      	nop			@ (mov r8, r8)
 800d170:	20000448 	.word	0x20000448
 800d174:	20003a98 	.word	0x20003a98

0800d178 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b082      	sub	sp, #8
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	4b05      	ldr	r3, [pc, #20]	@ (800d198 <HAL_SPI_ErrorCallback+0x20>)
 800d184:	429a      	cmp	r2, r3
 800d186:	d102      	bne.n	800d18e <HAL_SPI_ErrorCallback+0x16>
        s_spi_err = 1u;
 800d188:	4b04      	ldr	r3, [pc, #16]	@ (800d19c <HAL_SPI_ErrorCallback+0x24>)
 800d18a:	2201      	movs	r2, #1
 800d18c:	701a      	strb	r2, [r3, #0]
}
 800d18e:	46c0      	nop			@ (mov r8, r8)
 800d190:	46bd      	mov	sp, r7
 800d192:	b002      	add	sp, #8
 800d194:	bd80      	pop	{r7, pc}
 800d196:	46c0      	nop			@ (mov r8, r8)
 800d198:	20000448 	.word	0x20000448
 800d19c:	20003a99 	.word	0x20003a99

0800d1a0 <start_dma_block>:

/* ====== vntorne: tart jednho DMA bloku ====== */
static mic_err_t start_dma_block(void)
{
 800d1a0:	b590      	push	{r4, r7, lr}
 800d1a2:	b083      	sub	sp, #12
 800d1a4:	af00      	add	r7, sp, #0
    /* Napl patternom aby sme vedeli zisti, i DMA psalo */
    memset(s_rx_buf, 0xAA, sizeof(s_rx_buf));
 800d1a6:	2380      	movs	r3, #128	@ 0x80
 800d1a8:	00da      	lsls	r2, r3, #3
 800d1aa:	4b38      	ldr	r3, [pc, #224]	@ (800d28c <start_dma_block+0xec>)
 800d1ac:	21aa      	movs	r1, #170	@ 0xaa
 800d1ae:	0018      	movs	r0, r3
 800d1b0:	f013 fec4 	bl	8020f3c <memset>

    s_have_last_dma = 0u;
 800d1b4:	4b36      	ldr	r3, [pc, #216]	@ (800d290 <start_dma_block+0xf0>)
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800d1ba:	4b36      	ldr	r3, [pc, #216]	@ (800d294 <start_dma_block+0xf4>)
 800d1bc:	2280      	movs	r2, #128	@ 0x80
 800d1be:	0092      	lsls	r2, r2, #2
 800d1c0:	601a      	str	r2, [r3, #0]

    s_spi_done = 0u;
 800d1c2:	4b35      	ldr	r3, [pc, #212]	@ (800d298 <start_dma_block+0xf8>)
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	701a      	strb	r2, [r3, #0]
    s_spi_err  = 0u;
 800d1c8:	4b34      	ldr	r3, [pc, #208]	@ (800d29c <start_dma_block+0xfc>)
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	701a      	strb	r2, [r3, #0]

    /* zkladn sanity checky */
    if (hspi1.Instance != SPI1)
 800d1ce:	4b34      	ldr	r3, [pc, #208]	@ (800d2a0 <start_dma_block+0x100>)
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	4a34      	ldr	r2, [pc, #208]	@ (800d2a4 <start_dma_block+0x104>)
 800d1d4:	4293      	cmp	r3, r2
 800d1d6:	d009      	beq.n	800d1ec <start_dma_block+0x4c>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: SPI1 not initialized (hspi1.Instance != SPI1)");
 800d1d8:	4a33      	ldr	r2, [pc, #204]	@ (800d2a8 <start_dma_block+0x108>)
 800d1da:	2301      	movs	r3, #1
 800d1dc:	425b      	negs	r3, r3
 800d1de:	0011      	movs	r1, r2
 800d1e0:	0018      	movs	r0, r3
 800d1e2:	f7ff fed5 	bl	800cf90 <set_error>
        return MIC_ERR_NOT_INIT;
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	425b      	negs	r3, r3
 800d1ea:	e04a      	b.n	800d282 <start_dma_block+0xe2>
    }

    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800d1ec:	4b2c      	ldr	r3, [pc, #176]	@ (800d2a0 <start_dma_block+0x100>)
 800d1ee:	0018      	movs	r0, r3
 800d1f0:	f00a fa82 	bl	80176f8 <HAL_SPI_GetState>
 800d1f4:	0003      	movs	r3, r0
 800d1f6:	2b01      	cmp	r3, #1
 800d1f8:	d009      	beq.n	800d20e <start_dma_block+0x6e>
    {
        set_error(MIC_ERR_SPI_NOT_READY, "ERROR: SPI not READY (busy from other code?)");
 800d1fa:	4a2c      	ldr	r2, [pc, #176]	@ (800d2ac <start_dma_block+0x10c>)
 800d1fc:	2302      	movs	r3, #2
 800d1fe:	425b      	negs	r3, r3
 800d200:	0011      	movs	r1, r2
 800d202:	0018      	movs	r0, r3
 800d204:	f7ff fec4 	bl	800cf90 <set_error>
        return MIC_ERR_SPI_NOT_READY;
 800d208:	2302      	movs	r3, #2
 800d20a:	425b      	negs	r3, r3
 800d20c:	e039      	b.n	800d282 <start_dma_block+0xe2>

    /*
     * tart RX DMA.
     * Size = poet 16-bit elementov (lebo DMA je HALFWORD a SPI je 16-bit v CubeMX).
     */
    HAL_StatusTypeDef st = HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)s_rx_buf, MIC_DMA_WORDS);
 800d20e:	1dfc      	adds	r4, r7, #7
 800d210:	2380      	movs	r3, #128	@ 0x80
 800d212:	009a      	lsls	r2, r3, #2
 800d214:	491d      	ldr	r1, [pc, #116]	@ (800d28c <start_dma_block+0xec>)
 800d216:	4b22      	ldr	r3, [pc, #136]	@ (800d2a0 <start_dma_block+0x100>)
 800d218:	0018      	movs	r0, r3
 800d21a:	f009 fd65 	bl	8016ce8 <HAL_SPI_Receive_DMA>
 800d21e:	0003      	movs	r3, r0
 800d220:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800d222:	1dfb      	adds	r3, r7, #7
 800d224:	781b      	ldrb	r3, [r3, #0]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d01b      	beq.n	800d262 <start_dma_block+0xc2>
    {
        set_error(MIC_ERR_START_DMA, "ERROR: HAL_SPI_Receive_DMA failed");
 800d22a:	4a21      	ldr	r2, [pc, #132]	@ (800d2b0 <start_dma_block+0x110>)
 800d22c:	2303      	movs	r3, #3
 800d22e:	425b      	negs	r3, r3
 800d230:	0011      	movs	r1, r2
 800d232:	0018      	movs	r0, r3
 800d234:	f7ff feac 	bl	800cf90 <set_error>
        if (s_debug)
 800d238:	4b1e      	ldr	r3, [pc, #120]	@ (800d2b4 <start_dma_block+0x114>)
 800d23a:	781b      	ldrb	r3, [r3, #0]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d00d      	beq.n	800d25c <start_dma_block+0xbc>
            printf("[MIC] HAL st=%d state=%d err=0x%08lX\r\n", (int)st, (int)HAL_SPI_GetState(&hspi1), (unsigned long)hspi1.ErrorCode);
 800d240:	1dfb      	adds	r3, r7, #7
 800d242:	781c      	ldrb	r4, [r3, #0]
 800d244:	4b16      	ldr	r3, [pc, #88]	@ (800d2a0 <start_dma_block+0x100>)
 800d246:	0018      	movs	r0, r3
 800d248:	f00a fa56 	bl	80176f8 <HAL_SPI_GetState>
 800d24c:	0003      	movs	r3, r0
 800d24e:	001a      	movs	r2, r3
 800d250:	4b13      	ldr	r3, [pc, #76]	@ (800d2a0 <start_dma_block+0x100>)
 800d252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d254:	4818      	ldr	r0, [pc, #96]	@ (800d2b8 <start_dma_block+0x118>)
 800d256:	0021      	movs	r1, r4
 800d258:	f013 fd56 	bl	8020d08 <iprintf>
        return MIC_ERR_START_DMA;
 800d25c:	2303      	movs	r3, #3
 800d25e:	425b      	negs	r3, r3
 800d260:	e00f      	b.n	800d282 <start_dma_block+0xe2>
    }

    /* Informcia pre debug: BUSY znamen, e SPI generuje CLOCK na PA5 */
    MIC_DBG("[MIC] DMA started. SPI state=%d (2=BUSY => CLOCK on PA5)\r\n", (int)HAL_SPI_GetState(&hspi1));
 800d262:	4b14      	ldr	r3, [pc, #80]	@ (800d2b4 <start_dma_block+0x114>)
 800d264:	781b      	ldrb	r3, [r3, #0]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d00a      	beq.n	800d280 <start_dma_block+0xe0>
 800d26a:	4b0d      	ldr	r3, [pc, #52]	@ (800d2a0 <start_dma_block+0x100>)
 800d26c:	0018      	movs	r0, r3
 800d26e:	f00a fa43 	bl	80176f8 <HAL_SPI_GetState>
 800d272:	0003      	movs	r3, r0
 800d274:	001a      	movs	r2, r3
 800d276:	4b11      	ldr	r3, [pc, #68]	@ (800d2bc <start_dma_block+0x11c>)
 800d278:	0011      	movs	r1, r2
 800d27a:	0018      	movs	r0, r3
 800d27c:	f013 fd44 	bl	8020d08 <iprintf>
    return MIC_ERR_OK;
 800d280:	2300      	movs	r3, #0
}
 800d282:	0018      	movs	r0, r3
 800d284:	46bd      	mov	sp, r7
 800d286:	b003      	add	sp, #12
 800d288:	bd90      	pop	{r4, r7, pc}
 800d28a:	46c0      	nop			@ (mov r8, r8)
 800d28c:	20003698 	.word	0x20003698
 800d290:	20003abc 	.word	0x20003abc
 800d294:	20003ac0 	.word	0x20003ac0
 800d298:	20003a98 	.word	0x20003a98
 800d29c:	20003a99 	.word	0x20003a99
 800d2a0:	20000448 	.word	0x20000448
 800d2a4:	40013000 	.word	0x40013000
 800d2a8:	08026754 	.word	0x08026754
 800d2ac:	0802678c 	.word	0x0802678c
 800d2b0:	080267bc 	.word	0x080267bc
 800d2b4:	20003a9c 	.word	0x20003a9c
 800d2b8:	080267e0 	.word	0x080267e0
 800d2bc:	08026808 	.word	0x08026808

0800d2c0 <process_block_and_update_window>:

/* ====== vntorne: spracovanie jednho DMA bloku ====== */
static mic_err_t process_block_and_update_window(void)
{
 800d2c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2c2:	46c6      	mov	lr, r8
 800d2c4:	b500      	push	{lr}
 800d2c6:	b096      	sub	sp, #88	@ 0x58
 800d2c8:	af04      	add	r7, sp, #16
    /* 1) zisti, i DMA naozaj psalo */
    uint32_t still_aa = 0;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800d2d2:	e00c      	b.n	800d2ee <process_block_and_update_window+0x2e>
        if (s_rx_buf[i] == 0xAAAAu) still_aa++;
 800d2d4:	4bae      	ldr	r3, [pc, #696]	@ (800d590 <process_block_and_update_window+0x2d0>)
 800d2d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d2d8:	0052      	lsls	r2, r2, #1
 800d2da:	5ad3      	ldrh	r3, [r2, r3]
 800d2dc:	4aad      	ldr	r2, [pc, #692]	@ (800d594 <process_block_and_update_window+0x2d4>)
 800d2de:	4293      	cmp	r3, r2
 800d2e0:	d102      	bne.n	800d2e8 <process_block_and_update_window+0x28>
 800d2e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d2e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	643b      	str	r3, [r7, #64]	@ 0x40
 800d2ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d2f0:	2380      	movs	r3, #128	@ 0x80
 800d2f2:	009b      	lsls	r3, r3, #2
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	d3ed      	bcc.n	800d2d4 <process_block_and_update_window+0x14>

    if (still_aa == MIC_DMA_WORDS)
 800d2f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d2fa:	2380      	movs	r3, #128	@ 0x80
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d109      	bne.n	800d316 <process_block_and_update_window+0x56>
    {
        set_error(MIC_ERR_DMA_NO_WRITE, "ERROR: DMA completed but buffer unchanged (0xAAAA) -> DMA not writing");
 800d302:	4aa5      	ldr	r2, [pc, #660]	@ (800d598 <process_block_and_update_window+0x2d8>)
 800d304:	2306      	movs	r3, #6
 800d306:	425b      	negs	r3, r3
 800d308:	0011      	movs	r1, r2
 800d30a:	0018      	movs	r0, r3
 800d30c:	f7ff fe40 	bl	800cf90 <set_error>
        return MIC_ERR_DMA_NO_WRITE;
 800d310:	2306      	movs	r3, #6
 800d312:	425b      	negs	r3, r3
 800d314:	e136      	b.n	800d584 <process_block_and_update_window+0x2c4>
    }

    /* Ulo snapshot pre CLI dump */
    s_have_last_dma = 1u;
 800d316:	4ba1      	ldr	r3, [pc, #644]	@ (800d59c <process_block_and_update_window+0x2dc>)
 800d318:	2201      	movs	r2, #1
 800d31a:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800d31c:	4ba0      	ldr	r3, [pc, #640]	@ (800d5a0 <process_block_and_update_window+0x2e0>)
 800d31e:	2280      	movs	r2, #128	@ 0x80
 800d320:	0092      	lsls	r2, r2, #2
 800d322:	601a      	str	r2, [r3, #0]
     *  - alebo stle 0 -> 0x0000
     * potom popcount d stle 16 alebo 0 => sample je +1 alebo -1 => RMS=1.
     *
     * Detekcia: len ak s 100% vetky dta zl (vetko 0x0000 alebo 0xFFFF)
     */
    uint32_t bad_count = 0u;
 800d324:	2300      	movs	r3, #0
 800d326:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d328:	2300      	movs	r3, #0
 800d32a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d32c:	e015      	b.n	800d35a <process_block_and_update_window+0x9a>
    {
        uint16_t w = s_rx_buf[i];
 800d32e:	200e      	movs	r0, #14
 800d330:	183b      	adds	r3, r7, r0
 800d332:	4a97      	ldr	r2, [pc, #604]	@ (800d590 <process_block_and_update_window+0x2d0>)
 800d334:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d336:	0049      	lsls	r1, r1, #1
 800d338:	5a8a      	ldrh	r2, [r1, r2]
 800d33a:	801a      	strh	r2, [r3, #0]
        /* Potaj slov, ktor s 0x0000 alebo 0xFFFF (typicky stuck) */
        if ((w == 0x0000u) || (w == 0xFFFFu)) bad_count++;
 800d33c:	183b      	adds	r3, r7, r0
 800d33e:	881b      	ldrh	r3, [r3, #0]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d004      	beq.n	800d34e <process_block_and_update_window+0x8e>
 800d344:	183b      	adds	r3, r7, r0
 800d346:	881b      	ldrh	r3, [r3, #0]
 800d348:	4a96      	ldr	r2, [pc, #600]	@ (800d5a4 <process_block_and_update_window+0x2e4>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d102      	bne.n	800d354 <process_block_and_update_window+0x94>
 800d34e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d350:	3301      	adds	r3, #1
 800d352:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d356:	3301      	adds	r3, #1
 800d358:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d35a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d35c:	2380      	movs	r3, #128	@ 0x80
 800d35e:	009b      	lsls	r3, r3, #2
 800d360:	429a      	cmp	r2, r3
 800d362:	d3e4      	bcc.n	800d32e <process_block_and_update_window+0x6e>
    }

    /* Ak 100% dt je 0x0000 alebo 0xFFFF, DATA je urite stuck */
    if (bad_count == MIC_DMA_WORDS)
 800d364:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d366:	2380      	movs	r3, #128	@ 0x80
 800d368:	009b      	lsls	r3, r3, #2
 800d36a:	429a      	cmp	r2, r3
 800d36c:	d109      	bne.n	800d382 <process_block_and_update_window+0xc2>
    {
        set_error(MIC_ERR_DATA_STUCK, "ERROR: PDM DATA stuck (all 0x0000 or 0xFFFF)");
 800d36e:	4a8e      	ldr	r2, [pc, #568]	@ (800d5a8 <process_block_and_update_window+0x2e8>)
 800d370:	2307      	movs	r3, #7
 800d372:	425b      	negs	r3, r3
 800d374:	0011      	movs	r1, r2
 800d376:	0018      	movs	r0, r3
 800d378:	f7ff fe0a 	bl	800cf90 <set_error>
        return MIC_ERR_DATA_STUCK;
 800d37c:	2307      	movs	r3, #7
 800d37e:	425b      	negs	r3, r3
 800d380:	e100      	b.n	800d584 <process_block_and_update_window+0x2c4>
    }

    /* 2) PDM->PCM (CIC+FIR) + decimcia + RMS accumulator */
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d382:	2300      	movs	r3, #0
 800d384:	637b      	str	r3, [r7, #52]	@ 0x34
 800d386:	e0f6      	b.n	800d576 <process_block_and_update_window+0x2b6>
    {
        /* CIC vstup je suma +1/-1 cez 16 bitov */
        int32_t cic_in = pdm_word_to_cic_input(s_rx_buf[i]);
 800d388:	4b81      	ldr	r3, [pc, #516]	@ (800d590 <process_block_and_update_window+0x2d0>)
 800d38a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d38c:	0052      	lsls	r2, r2, #1
 800d38e:	5ad3      	ldrh	r3, [r2, r3]
 800d390:	0018      	movs	r0, r3
 800d392:	f7ff fe60 	bl	800d056 <pdm_word_to_cic_input>
 800d396:	0003      	movs	r3, r0
 800d398:	633b      	str	r3, [r7, #48]	@ 0x30

        /* decimcia: ber len kad MIC_DECIM_N-t word ako vstup PCM */
        if ((s_decim_phase++ % MIC_DECIM_N) != 0u)
 800d39a:	4b84      	ldr	r3, [pc, #528]	@ (800d5ac <process_block_and_update_window+0x2ec>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	1c59      	adds	r1, r3, #1
 800d3a0:	4a82      	ldr	r2, [pc, #520]	@ (800d5ac <process_block_and_update_window+0x2ec>)
 800d3a2:	6011      	str	r1, [r2, #0]
 800d3a4:	2207      	movs	r2, #7
 800d3a6:	4013      	ands	r3, r2
 800d3a8:	d004      	beq.n	800d3b4 <process_block_and_update_window+0xf4>
        {
            /* aj ke neberieme vstup, integrtor mus bea -> volme step, ale vstup ignorujeme */
            (void)pdm2pcm_step(cic_in);
 800d3aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3ac:	0018      	movs	r0, r3
 800d3ae:	f7ff fe67 	bl	800d080 <pdm2pcm_step>
            continue;
 800d3b2:	e0dd      	b.n	800d570 <process_block_and_update_window+0x2b0>
        }

        float s = pdm2pcm_step(cic_in);
 800d3b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3b6:	0018      	movs	r0, r3
 800d3b8:	f7ff fe62 	bl	800d080 <pdm2pcm_step>
 800d3bc:	1c03      	adds	r3, r0, #0
 800d3be:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Akumuluj RMS */
        double sd = (double)s;
 800d3c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d3c2:	f7f6 fad3 	bl	800396c <__aeabi_f2d>
 800d3c6:	0002      	movs	r2, r0
 800d3c8:	000b      	movs	r3, r1
 800d3ca:	623a      	str	r2, [r7, #32]
 800d3cc:	627b      	str	r3, [r7, #36]	@ 0x24
        s_win_sum_sq += sd * sd;
 800d3ce:	6a3a      	ldr	r2, [r7, #32]
 800d3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d2:	6a38      	ldr	r0, [r7, #32]
 800d3d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d3d6:	f7f5 fb29 	bl	8002a2c <__aeabi_dmul>
 800d3da:	0002      	movs	r2, r0
 800d3dc:	000b      	movs	r3, r1
 800d3de:	0010      	movs	r0, r2
 800d3e0:	0019      	movs	r1, r3
 800d3e2:	4b73      	ldr	r3, [pc, #460]	@ (800d5b0 <process_block_and_update_window+0x2f0>)
 800d3e4:	681a      	ldr	r2, [r3, #0]
 800d3e6:	685b      	ldr	r3, [r3, #4]
 800d3e8:	f7f4 fb20 	bl	8001a2c <__aeabi_dadd>
 800d3ec:	0002      	movs	r2, r0
 800d3ee:	000b      	movs	r3, r1
 800d3f0:	496f      	ldr	r1, [pc, #444]	@ (800d5b0 <process_block_and_update_window+0x2f0>)
 800d3f2:	600a      	str	r2, [r1, #0]
 800d3f4:	604b      	str	r3, [r1, #4]

        double a = (sd >= 0.0) ? sd : -sd;
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	6a38      	ldr	r0, [r7, #32]
 800d3fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d3fe:	f7f3 f853 	bl	80004a8 <__aeabi_dcmpge>
 800d402:	1e03      	subs	r3, r0, #0
 800d404:	d002      	beq.n	800d40c <process_block_and_update_window+0x14c>
 800d406:	6a3c      	ldr	r4, [r7, #32]
 800d408:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 800d40a:	e006      	b.n	800d41a <process_block_and_update_window+0x15a>
 800d40c:	6a3b      	ldr	r3, [r7, #32]
 800d40e:	001c      	movs	r4, r3
 800d410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d412:	2280      	movs	r2, #128	@ 0x80
 800d414:	0612      	lsls	r2, r2, #24
 800d416:	405a      	eors	r2, r3
 800d418:	0015      	movs	r5, r2
 800d41a:	61bc      	str	r4, [r7, #24]
 800d41c:	61fd      	str	r5, [r7, #28]
        if (a > s_win_peak) s_win_peak = a;
 800d41e:	4b65      	ldr	r3, [pc, #404]	@ (800d5b4 <process_block_and_update_window+0x2f4>)
 800d420:	681a      	ldr	r2, [r3, #0]
 800d422:	685b      	ldr	r3, [r3, #4]
 800d424:	69b8      	ldr	r0, [r7, #24]
 800d426:	69f9      	ldr	r1, [r7, #28]
 800d428:	f7f3 f834 	bl	8000494 <__aeabi_dcmpgt>
 800d42c:	1e03      	subs	r3, r0, #0
 800d42e:	d004      	beq.n	800d43a <process_block_and_update_window+0x17a>
 800d430:	4960      	ldr	r1, [pc, #384]	@ (800d5b4 <process_block_and_update_window+0x2f4>)
 800d432:	69ba      	ldr	r2, [r7, #24]
 800d434:	69fb      	ldr	r3, [r7, #28]
 800d436:	600a      	str	r2, [r1, #0]
 800d438:	604b      	str	r3, [r1, #4]

        s_win_count++;
 800d43a:	4b5f      	ldr	r3, [pc, #380]	@ (800d5b8 <process_block_and_update_window+0x2f8>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	1c5a      	adds	r2, r3, #1
 800d440:	4b5d      	ldr	r3, [pc, #372]	@ (800d5b8 <process_block_and_update_window+0x2f8>)
 800d442:	601a      	str	r2, [r3, #0]

        /* Ke nazbierame MIC_WINDOW_SAMPLES, vyhodno okno */
        if (s_win_count >= MIC_WINDOW_SAMPLES)
 800d444:	4b5c      	ldr	r3, [pc, #368]	@ (800d5b8 <process_block_and_update_window+0x2f8>)
 800d446:	681a      	ldr	r2, [r3, #0]
 800d448:	239c      	movs	r3, #156	@ 0x9c
 800d44a:	005b      	lsls	r3, r3, #1
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d800      	bhi.n	800d452 <process_block_and_update_window+0x192>
 800d450:	e08e      	b.n	800d570 <process_block_and_update_window+0x2b0>
        {
            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 800d452:	4b57      	ldr	r3, [pc, #348]	@ (800d5b0 <process_block_and_update_window+0x2f0>)
 800d454:	681a      	ldr	r2, [r3, #0]
 800d456:	685b      	ldr	r3, [r3, #4]
 800d458:	603a      	str	r2, [r7, #0]
 800d45a:	607b      	str	r3, [r7, #4]
 800d45c:	4b56      	ldr	r3, [pc, #344]	@ (800d5b8 <process_block_and_update_window+0x2f8>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	0018      	movs	r0, r3
 800d462:	f7f6 fa5f 	bl	8003924 <__aeabi_ui2d>
 800d466:	0002      	movs	r2, r0
 800d468:	000b      	movs	r3, r1
 800d46a:	6838      	ldr	r0, [r7, #0]
 800d46c:	6879      	ldr	r1, [r7, #4]
 800d46e:	f7f4 fea3 	bl	80021b8 <__aeabi_ddiv>
 800d472:	0002      	movs	r2, r0
 800d474:	000b      	movs	r3, r1
 800d476:	0010      	movs	r0, r2
 800d478:	0019      	movs	r1, r3
 800d47a:	f017 fe57 	bl	802512c <sqrt>
 800d47e:	0002      	movs	r2, r0
 800d480:	000b      	movs	r3, r1
 800d482:	0010      	movs	r0, r2
 800d484:	0019      	movs	r1, r3
 800d486:	f7f6 fab9 	bl	80039fc <__aeabi_d2f>
 800d48a:	1c03      	adds	r3, r0, #0
 800d48c:	617b      	str	r3, [r7, #20]
            float dbfs = safe_dbfs_from_rms(rms);
 800d48e:	697b      	ldr	r3, [r7, #20]
 800d490:	1c18      	adds	r0, r3, #0
 800d492:	f7ff fd5d 	bl	800cf50 <safe_dbfs_from_rms>
 800d496:	1c03      	adds	r3, r0, #0
 800d498:	613b      	str	r3, [r7, #16]

            /*
             * Dodaton ochrana: saturcia/nezmyseln daje.
             * Ak RMS alebo peak vyjde skoro 1.0, je to pre farebn hudbu zvyajne chyba zapojenia.
             */
            if (rms > 0.98f || s_win_peak > 0.98)
 800d49a:	4948      	ldr	r1, [pc, #288]	@ (800d5bc <process_block_and_update_window+0x2fc>)
 800d49c:	6978      	ldr	r0, [r7, #20]
 800d49e:	f7f3 f833 	bl	8000508 <__aeabi_fcmpgt>
 800d4a2:	1e03      	subs	r3, r0, #0
 800d4a4:	d108      	bne.n	800d4b8 <process_block_and_update_window+0x1f8>
 800d4a6:	4b43      	ldr	r3, [pc, #268]	@ (800d5b4 <process_block_and_update_window+0x2f4>)
 800d4a8:	6818      	ldr	r0, [r3, #0]
 800d4aa:	6859      	ldr	r1, [r3, #4]
 800d4ac:	4a44      	ldr	r2, [pc, #272]	@ (800d5c0 <process_block_and_update_window+0x300>)
 800d4ae:	4b45      	ldr	r3, [pc, #276]	@ (800d5c4 <process_block_and_update_window+0x304>)
 800d4b0:	f7f2 fff0 	bl	8000494 <__aeabi_dcmpgt>
 800d4b4:	1e03      	subs	r3, r0, #0
 800d4b6:	d028      	beq.n	800d50a <process_block_and_update_window+0x24a>
            {
                MIC_DBG("[MIC] WARNING: saturation suspected: rms=%.4f peak=%.4f\r\n", (double)rms, (double)s_win_peak);
 800d4b8:	4b43      	ldr	r3, [pc, #268]	@ (800d5c8 <process_block_and_update_window+0x308>)
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d00d      	beq.n	800d4dc <process_block_and_update_window+0x21c>
 800d4c0:	6978      	ldr	r0, [r7, #20]
 800d4c2:	f7f6 fa53 	bl	800396c <__aeabi_f2d>
 800d4c6:	4b3b      	ldr	r3, [pc, #236]	@ (800d5b4 <process_block_and_update_window+0x2f4>)
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	685b      	ldr	r3, [r3, #4]
 800d4cc:	4c3f      	ldr	r4, [pc, #252]	@ (800d5cc <process_block_and_update_window+0x30c>)
 800d4ce:	9200      	str	r2, [sp, #0]
 800d4d0:	9301      	str	r3, [sp, #4]
 800d4d2:	0002      	movs	r2, r0
 800d4d4:	000b      	movs	r3, r1
 800d4d6:	0020      	movs	r0, r4
 800d4d8:	f013 fc16 	bl	8020d08 <iprintf>
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (RMS/PEAK ~ 1.0) - likely DATA stuck or wrong clock/polarity");
 800d4dc:	4a3c      	ldr	r2, [pc, #240]	@ (800d5d0 <process_block_and_update_window+0x310>)
 800d4de:	2308      	movs	r3, #8
 800d4e0:	425b      	negs	r3, r3
 800d4e2:	0011      	movs	r1, r2
 800d4e4:	0018      	movs	r0, r3
 800d4e6:	f7ff fd53 	bl	800cf90 <set_error>

                /* reset okna, aby sme sa nezasekli na nekonenom 1.0 */
                s_win_count  = 0u;
 800d4ea:	4b33      	ldr	r3, [pc, #204]	@ (800d5b8 <process_block_and_update_window+0x2f8>)
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	601a      	str	r2, [r3, #0]
                s_win_sum_sq = 0.0;
 800d4f0:	492f      	ldr	r1, [pc, #188]	@ (800d5b0 <process_block_and_update_window+0x2f0>)
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	600a      	str	r2, [r1, #0]
 800d4f8:	604b      	str	r3, [r1, #4]
                s_win_peak   = 0.0;
 800d4fa:	492e      	ldr	r1, [pc, #184]	@ (800d5b4 <process_block_and_update_window+0x2f4>)
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	2300      	movs	r3, #0
 800d500:	600a      	str	r2, [r1, #0]
 800d502:	604b      	str	r3, [r1, #4]
                return MIC_ERR_SIGNAL_SATURATED;
 800d504:	2308      	movs	r3, #8
 800d506:	425b      	negs	r3, r3
 800d508:	e03c      	b.n	800d584 <process_block_and_update_window+0x2c4>
            }

            s_last_rms  = rms;
 800d50a:	4b32      	ldr	r3, [pc, #200]	@ (800d5d4 <process_block_and_update_window+0x314>)
 800d50c:	697a      	ldr	r2, [r7, #20]
 800d50e:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 800d510:	4b31      	ldr	r3, [pc, #196]	@ (800d5d8 <process_block_and_update_window+0x318>)
 800d512:	693a      	ldr	r2, [r7, #16]
 800d514:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 800d516:	4b31      	ldr	r3, [pc, #196]	@ (800d5dc <process_block_and_update_window+0x31c>)
 800d518:	2200      	movs	r2, #0
 800d51a:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] 50ms window ready: n=%lu rms=%.4f dbfs=%.2f peak=%.4f\r\n",
 800d51c:	4b2a      	ldr	r3, [pc, #168]	@ (800d5c8 <process_block_and_update_window+0x308>)
 800d51e:	781b      	ldrb	r3, [r3, #0]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d018      	beq.n	800d556 <process_block_and_update_window+0x296>
 800d524:	4b24      	ldr	r3, [pc, #144]	@ (800d5b8 <process_block_and_update_window+0x2f8>)
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	4698      	mov	r8, r3
 800d52a:	6978      	ldr	r0, [r7, #20]
 800d52c:	f7f6 fa1e 	bl	800396c <__aeabi_f2d>
 800d530:	6038      	str	r0, [r7, #0]
 800d532:	6079      	str	r1, [r7, #4]
 800d534:	6938      	ldr	r0, [r7, #16]
 800d536:	f7f6 fa19 	bl	800396c <__aeabi_f2d>
 800d53a:	4b1e      	ldr	r3, [pc, #120]	@ (800d5b4 <process_block_and_update_window+0x2f4>)
 800d53c:	681a      	ldr	r2, [r3, #0]
 800d53e:	685b      	ldr	r3, [r3, #4]
 800d540:	4e27      	ldr	r6, [pc, #156]	@ (800d5e0 <process_block_and_update_window+0x320>)
 800d542:	9202      	str	r2, [sp, #8]
 800d544:	9303      	str	r3, [sp, #12]
 800d546:	9000      	str	r0, [sp, #0]
 800d548:	9101      	str	r1, [sp, #4]
 800d54a:	683a      	ldr	r2, [r7, #0]
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	4641      	mov	r1, r8
 800d550:	0030      	movs	r0, r6
 800d552:	f013 fbd9 	bl	8020d08 <iprintf>
                    (unsigned long)s_win_count, (double)rms, (double)dbfs, (double)s_win_peak);

            /* reset okna */
            s_win_count  = 0u;
 800d556:	4b18      	ldr	r3, [pc, #96]	@ (800d5b8 <process_block_and_update_window+0x2f8>)
 800d558:	2200      	movs	r2, #0
 800d55a:	601a      	str	r2, [r3, #0]
            s_win_sum_sq = 0.0;
 800d55c:	4914      	ldr	r1, [pc, #80]	@ (800d5b0 <process_block_and_update_window+0x2f0>)
 800d55e:	2200      	movs	r2, #0
 800d560:	2300      	movs	r3, #0
 800d562:	600a      	str	r2, [r1, #0]
 800d564:	604b      	str	r3, [r1, #4]
            s_win_peak   = 0.0;
 800d566:	4913      	ldr	r1, [pc, #76]	@ (800d5b4 <process_block_and_update_window+0x2f4>)
 800d568:	2200      	movs	r2, #0
 800d56a:	2300      	movs	r3, #0
 800d56c:	600a      	str	r2, [r1, #0]
 800d56e:	604b      	str	r3, [r1, #4]
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d572:	3301      	adds	r3, #1
 800d574:	637b      	str	r3, [r7, #52]	@ 0x34
 800d576:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d578:	2380      	movs	r3, #128	@ 0x80
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d200      	bcs.n	800d582 <process_block_and_update_window+0x2c2>
 800d580:	e702      	b.n	800d388 <process_block_and_update_window+0xc8>
        }
    }

    return MIC_ERR_OK;
 800d582:	2300      	movs	r3, #0
}
 800d584:	0018      	movs	r0, r3
 800d586:	46bd      	mov	sp, r7
 800d588:	b012      	add	sp, #72	@ 0x48
 800d58a:	bc80      	pop	{r7}
 800d58c:	46b8      	mov	r8, r7
 800d58e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d590:	20003698 	.word	0x20003698
 800d594:	0000aaaa 	.word	0x0000aaaa
 800d598:	08026844 	.word	0x08026844
 800d59c:	20003abc 	.word	0x20003abc
 800d5a0:	20003ac0 	.word	0x20003ac0
 800d5a4:	0000ffff 	.word	0x0000ffff
 800d5a8:	0802688c 	.word	0x0802688c
 800d5ac:	20003ab8 	.word	0x20003ab8
 800d5b0:	20003aa8 	.word	0x20003aa8
 800d5b4:	20003ab0 	.word	0x20003ab0
 800d5b8:	20003aa4 	.word	0x20003aa4
 800d5bc:	3f7ae148 	.word	0x3f7ae148
 800d5c0:	f5c28f5c 	.word	0xf5c28f5c
 800d5c4:	3fef5c28 	.word	0x3fef5c28
 800d5c8:	20003a9c 	.word	0x20003a9c
 800d5cc:	080268bc 	.word	0x080268bc
 800d5d0:	080268f8 	.word	0x080268f8
 800d5d4:	20003aa0 	.word	0x20003aa0
 800d5d8:	2000001c 	.word	0x2000001c
 800d5dc:	20003a9d 	.word	0x20003a9d
 800d5e0:	08026950 	.word	0x08026950

0800d5e4 <MIC_Init>:
{
    s_debug = (enable != 0u) ? 1u : 0u;
}

void MIC_Init(void)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	af00      	add	r7, sp, #0
    /*
     * Vetko je "softvrov" (HAL handle je u inicializovan v MX_SPI1_Init()).
     * Tu si len nastavme internal state.
     */
    s_inited = 1u;
 800d5e8:	4b1e      	ldr	r3, [pc, #120]	@ (800d664 <MIC_Init+0x80>)
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	701a      	strb	r2, [r3, #0]
    s_running = 0u;
 800d5ee:	4b1e      	ldr	r3, [pc, #120]	@ (800d668 <MIC_Init+0x84>)
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	701a      	strb	r2, [r3, #0]
    s_last_err = MIC_ERR_NOT_INIT;
 800d5f4:	4b1d      	ldr	r3, [pc, #116]	@ (800d66c <MIC_Init+0x88>)
 800d5f6:	22ff      	movs	r2, #255	@ 0xff
 800d5f8:	701a      	strb	r2, [r3, #0]

    s_win_count  = 0u;
 800d5fa:	4b1d      	ldr	r3, [pc, #116]	@ (800d670 <MIC_Init+0x8c>)
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	601a      	str	r2, [r3, #0]
    s_win_sum_sq = 0.0;
 800d600:	491c      	ldr	r1, [pc, #112]	@ (800d674 <MIC_Init+0x90>)
 800d602:	2200      	movs	r2, #0
 800d604:	2300      	movs	r3, #0
 800d606:	600a      	str	r2, [r1, #0]
 800d608:	604b      	str	r3, [r1, #4]
    s_win_peak   = 0.0;
 800d60a:	491b      	ldr	r1, [pc, #108]	@ (800d678 <MIC_Init+0x94>)
 800d60c:	2200      	movs	r2, #0
 800d60e:	2300      	movs	r3, #0
 800d610:	600a      	str	r2, [r1, #0]
 800d612:	604b      	str	r3, [r1, #4]
    s_decim_phase = 0u;
 800d614:	4b19      	ldr	r3, [pc, #100]	@ (800d67c <MIC_Init+0x98>)
 800d616:	2200      	movs	r2, #0
 800d618:	601a      	str	r2, [r3, #0]

    s_last_dbfs = -120.0f;
 800d61a:	4b19      	ldr	r3, [pc, #100]	@ (800d680 <MIC_Init+0x9c>)
 800d61c:	4a19      	ldr	r2, [pc, #100]	@ (800d684 <MIC_Init+0xa0>)
 800d61e:	601a      	str	r2, [r3, #0]
    s_last_rms  = 0.0f;
 800d620:	4b19      	ldr	r3, [pc, #100]	@ (800d688 <MIC_Init+0xa4>)
 800d622:	2200      	movs	r2, #0
 800d624:	601a      	str	r2, [r3, #0]

    /* debug default off */
    /* s_debug zostane ako bolo nastaven pred init (ak by si ho nastavil skr) */

    s_interval_active = 0u;
 800d626:	4b19      	ldr	r3, [pc, #100]	@ (800d68c <MIC_Init+0xa8>)
 800d628:	2200      	movs	r2, #0
 800d62a:	701a      	strb	r2, [r3, #0]
    s_interval_t0_ms  = 0u;
 800d62c:	4b18      	ldr	r3, [pc, #96]	@ (800d690 <MIC_Init+0xac>)
 800d62e:	2200      	movs	r2, #0
 800d630:	601a      	str	r2, [r3, #0]
    s_have_last_dma   = 0u;
 800d632:	4b18      	ldr	r3, [pc, #96]	@ (800d694 <MIC_Init+0xb0>)
 800d634:	2200      	movs	r2, #0
 800d636:	701a      	strb	r2, [r3, #0]
    s_last_dma_words  = MIC_DMA_WORDS;
 800d638:	4b17      	ldr	r3, [pc, #92]	@ (800d698 <MIC_Init+0xb4>)
 800d63a:	2280      	movs	r2, #128	@ 0x80
 800d63c:	0092      	lsls	r2, r2, #2
 800d63e:	601a      	str	r2, [r3, #0]

    pdm2pcm_reset();
 800d640:	f7ff fcc8 	bl	800cfd4 <pdm2pcm_reset>

    MIC_DBG("[MIC] Init done. Window=%ums, samples=%u, decim=%u\r\n",
 800d644:	4b15      	ldr	r3, [pc, #84]	@ (800d69c <MIC_Init+0xb8>)
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d007      	beq.n	800d65c <MIC_Init+0x78>
 800d64c:	233a      	movs	r3, #58	@ 0x3a
 800d64e:	33ff      	adds	r3, #255	@ 0xff
 800d650:	001a      	movs	r2, r3
 800d652:	4813      	ldr	r0, [pc, #76]	@ (800d6a0 <MIC_Init+0xbc>)
 800d654:	2308      	movs	r3, #8
 800d656:	2132      	movs	r1, #50	@ 0x32
 800d658:	f013 fb56 	bl	8020d08 <iprintf>
            (unsigned)MIC_WINDOW_MS, (unsigned)MIC_WINDOW_SAMPLES, (unsigned)MIC_DECIM_N);
}
 800d65c:	46c0      	nop			@ (mov r8, r8)
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	46c0      	nop			@ (mov r8, r8)
 800d664:	20003a9a 	.word	0x20003a9a
 800d668:	20003a9b 	.word	0x20003a9b
 800d66c:	20003a9d 	.word	0x20003a9d
 800d670:	20003aa4 	.word	0x20003aa4
 800d674:	20003aa8 	.word	0x20003aa8
 800d678:	20003ab0 	.word	0x20003ab0
 800d67c:	20003ab8 	.word	0x20003ab8
 800d680:	2000001c 	.word	0x2000001c
 800d684:	c2f00000 	.word	0xc2f00000
 800d688:	20003aa0 	.word	0x20003aa0
 800d68c:	20003ac4 	.word	0x20003ac4
 800d690:	20003ac8 	.word	0x20003ac8
 800d694:	20003abc 	.word	0x20003abc
 800d698:	20003ac0 	.word	0x20003ac0
 800d69c:	20003a9c 	.word	0x20003a9c
 800d6a0:	08026990 	.word	0x08026990

0800d6a4 <MIC_Stop>:
    set_error(MIC_ERR_OK, NULL);
    return MIC_ERR_OK;
}

void MIC_Stop(void)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	af00      	add	r7, sp, #0
    if (!s_running)
 800d6a8:	4b07      	ldr	r3, [pc, #28]	@ (800d6c8 <MIC_Stop+0x24>)
 800d6aa:	781b      	ldrb	r3, [r3, #0]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d007      	beq.n	800d6c0 <MIC_Stop+0x1c>
        return;

    (void)HAL_SPI_Abort(&hspi1);
 800d6b0:	4b06      	ldr	r3, [pc, #24]	@ (800d6cc <MIC_Stop+0x28>)
 800d6b2:	0018      	movs	r0, r3
 800d6b4:	f009 fde8 	bl	8017288 <HAL_SPI_Abort>
    s_running = 0u;
 800d6b8:	4b03      	ldr	r3, [pc, #12]	@ (800d6c8 <MIC_Stop+0x24>)
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	701a      	strb	r2, [r3, #0]
 800d6be:	e000      	b.n	800d6c2 <MIC_Stop+0x1e>
        return;
 800d6c0:	46c0      	nop			@ (mov r8, r8)
}
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	bd80      	pop	{r7, pc}
 800d6c6:	46c0      	nop			@ (mov r8, r8)
 800d6c8:	20003a9b 	.word	0x20003a9b
 800d6cc:	20000448 	.word	0x20000448

0800d6d0 <MIC_Task>:

void MIC_Task(void)
{
 800d6d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6d2:	b08b      	sub	sp, #44	@ 0x2c
 800d6d4:	af04      	add	r7, sp, #16
     *  - MIC_PowerSaveMs = 10..100 -> SPI be len poas merania (interval) a potom sa zastav.
     *
     * Preto tu NEROBME iadny automatick "continuous autostart".
     * Spustenie v powersave reime rob MIC_GetLast50ms() (ke prde prkaz AUDIO).
     */
    if (!s_inited)
 800d6d6:	4b69      	ldr	r3, [pc, #420]	@ (800d87c <MIC_Task+0x1ac>)
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d100      	bne.n	800d6e0 <MIC_Task+0x10>
 800d6de:	e0c4      	b.n	800d86a <MIC_Task+0x19a>
        return;

    if (!s_running)
 800d6e0:	4b67      	ldr	r3, [pc, #412]	@ (800d880 <MIC_Task+0x1b0>)
 800d6e2:	781b      	ldrb	r3, [r3, #0]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d100      	bne.n	800d6ea <MIC_Task+0x1a>
 800d6e8:	e0c1      	b.n	800d86e <MIC_Task+0x19e>
        return;

    /* Ak bola SPI chyba, zastav a nahls */
    if (s_spi_err)
 800d6ea:	4b66      	ldr	r3, [pc, #408]	@ (800d884 <MIC_Task+0x1b4>)
 800d6ec:	781b      	ldrb	r3, [r3, #0]
 800d6ee:	b2db      	uxtb	r3, r3
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d009      	beq.n	800d708 <MIC_Task+0x38>
    {
        set_error(MIC_ERR_SPI_ERROR, "ERROR: SPI error during capture");
 800d6f4:	4a64      	ldr	r2, [pc, #400]	@ (800d888 <MIC_Task+0x1b8>)
 800d6f6:	2305      	movs	r3, #5
 800d6f8:	425b      	negs	r3, r3
 800d6fa:	0011      	movs	r1, r2
 800d6fc:	0018      	movs	r0, r3
 800d6fe:	f7ff fc47 	bl	800cf90 <set_error>
        MIC_Stop();
 800d702:	f7ff ffcf 	bl	800d6a4 <MIC_Stop>
        return;
 800d706:	e0b5      	b.n	800d874 <MIC_Task+0x1a4>
    }

    /* Ak DMA ete nedobehlo, ni nerob */
    if (!s_spi_done)
 800d708:	4b60      	ldr	r3, [pc, #384]	@ (800d88c <MIC_Task+0x1bc>)
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	b2db      	uxtb	r3, r3
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d100      	bne.n	800d714 <MIC_Task+0x44>
 800d712:	e0ae      	b.n	800d872 <MIC_Task+0x1a2>
        return;

    /* DMA dobehlo -> spracuj blok */
    (void)process_block_and_update_window();
 800d714:	f7ff fdd4 	bl	800d2c0 <process_block_and_update_window>
    /*
     * POWERSAVE reim (MIC_PowerSaveMs 1..100):
     *  - ak as ete neuplynul -> pokrauj alm DMA blokom
     *  - ak as u uplynul -> niie vetva "interval done" sprav RMS vpoet a MIC_Stop()
     */
    if (s_interval_active)
 800d718:	4b5d      	ldr	r3, [pc, #372]	@ (800d890 <MIC_Task+0x1c0>)
 800d71a:	781b      	ldrb	r3, [r3, #0]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d011      	beq.n	800d744 <MIC_Task+0x74>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 800d720:	f000 fcf0 	bl	800e104 <HAL_GetTick>
 800d724:	0002      	movs	r2, r0
 800d726:	4b5b      	ldr	r3, [pc, #364]	@ (800d894 <MIC_Task+0x1c4>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	1ad3      	subs	r3, r2, r3
 800d72c:	617b      	str	r3, [r7, #20]
        uint32_t target  = mic_get_target_ms();
 800d72e:	f7ff fc09 	bl	800cf44 <mic_get_target_ms>
 800d732:	0003      	movs	r3, r0
 800d734:	613b      	str	r3, [r7, #16]

        if (elapsed < target)
 800d736:	697a      	ldr	r2, [r7, #20]
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	429a      	cmp	r2, r3
 800d73c:	d202      	bcs.n	800d744 <MIC_Task+0x74>
        {
            (void)start_dma_block();
 800d73e:	f7ff fd2f 	bl	800d1a0 <start_dma_block>
            return;
 800d742:	e097      	b.n	800d874 <MIC_Task+0x1a4>
        }
        /* elapsed >= target -> netartuj al DMA, nechaj to dobehn do MIC_Stop() */
    }

    /* CONTINUOUS: vdy pokrauj alm DMA blokom */
    if (mic_get_target_ms() == 0u)
 800d744:	f7ff fbfe 	bl	800cf44 <mic_get_target_ms>
 800d748:	1e03      	subs	r3, r0, #0
 800d74a:	d102      	bne.n	800d752 <MIC_Task+0x82>
    {
        (void)start_dma_block();
 800d74c:	f7ff fd28 	bl	800d1a0 <start_dma_block>
        return;
 800d750:	e090      	b.n	800d874 <MIC_Task+0x1a4>
    }

    /* ===== interval-finish (elapsed>=target) ===== */
    if (s_interval_active)
 800d752:	4b4f      	ldr	r3, [pc, #316]	@ (800d890 <MIC_Task+0x1c0>)
 800d754:	781b      	ldrb	r3, [r3, #0]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d100      	bne.n	800d75c <MIC_Task+0x8c>
 800d75a:	e08b      	b.n	800d874 <MIC_Task+0x1a4>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 800d75c:	f000 fcd2 	bl	800e104 <HAL_GetTick>
 800d760:	0002      	movs	r2, r0
 800d762:	4b4c      	ldr	r3, [pc, #304]	@ (800d894 <MIC_Task+0x1c4>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	1ad3      	subs	r3, r2, r3
 800d768:	60fb      	str	r3, [r7, #12]
        uint32_t target  = mic_get_target_ms();
 800d76a:	f7ff fbeb 	bl	800cf44 <mic_get_target_ms>
 800d76e:	0003      	movs	r3, r0
 800d770:	60bb      	str	r3, [r7, #8]

        if (elapsed >= target)
 800d772:	68fa      	ldr	r2, [r7, #12]
 800d774:	68bb      	ldr	r3, [r7, #8]
 800d776:	429a      	cmp	r2, r3
 800d778:	d200      	bcs.n	800d77c <MIC_Task+0xac>
 800d77a:	e07b      	b.n	800d874 <MIC_Task+0x1a4>
        {
            if (s_win_count == 0u)
 800d77c:	4b46      	ldr	r3, [pc, #280]	@ (800d898 <MIC_Task+0x1c8>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d10c      	bne.n	800d79e <MIC_Task+0xce>
            {
                set_error(MIC_ERR_TIMEOUT, "ERROR: interval finished but no samples collected");
 800d784:	4a45      	ldr	r2, [pc, #276]	@ (800d89c <MIC_Task+0x1cc>)
 800d786:	2304      	movs	r3, #4
 800d788:	425b      	negs	r3, r3
 800d78a:	0011      	movs	r1, r2
 800d78c:	0018      	movs	r0, r3
 800d78e:	f7ff fbff 	bl	800cf90 <set_error>
                MIC_Stop();
 800d792:	f7ff ff87 	bl	800d6a4 <MIC_Stop>
                s_interval_active = 0u;
 800d796:	4b3e      	ldr	r3, [pc, #248]	@ (800d890 <MIC_Task+0x1c0>)
 800d798:	2200      	movs	r2, #0
 800d79a:	701a      	strb	r2, [r3, #0]
                return;
 800d79c:	e06a      	b.n	800d874 <MIC_Task+0x1a4>
            }

            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 800d79e:	4b40      	ldr	r3, [pc, #256]	@ (800d8a0 <MIC_Task+0x1d0>)
 800d7a0:	681c      	ldr	r4, [r3, #0]
 800d7a2:	685d      	ldr	r5, [r3, #4]
 800d7a4:	4b3c      	ldr	r3, [pc, #240]	@ (800d898 <MIC_Task+0x1c8>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	0018      	movs	r0, r3
 800d7aa:	f7f6 f8bb 	bl	8003924 <__aeabi_ui2d>
 800d7ae:	0002      	movs	r2, r0
 800d7b0:	000b      	movs	r3, r1
 800d7b2:	0020      	movs	r0, r4
 800d7b4:	0029      	movs	r1, r5
 800d7b6:	f7f4 fcff 	bl	80021b8 <__aeabi_ddiv>
 800d7ba:	0002      	movs	r2, r0
 800d7bc:	000b      	movs	r3, r1
 800d7be:	0010      	movs	r0, r2
 800d7c0:	0019      	movs	r1, r3
 800d7c2:	f017 fcb3 	bl	802512c <sqrt>
 800d7c6:	0002      	movs	r2, r0
 800d7c8:	000b      	movs	r3, r1
 800d7ca:	0010      	movs	r0, r2
 800d7cc:	0019      	movs	r1, r3
 800d7ce:	f7f6 f915 	bl	80039fc <__aeabi_d2f>
 800d7d2:	1c03      	adds	r3, r0, #0
 800d7d4:	607b      	str	r3, [r7, #4]
            float dbfs = safe_dbfs_from_rms(rms);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	1c18      	adds	r0, r3, #0
 800d7da:	f7ff fbb9 	bl	800cf50 <safe_dbfs_from_rms>
 800d7de:	1c03      	adds	r3, r0, #0
 800d7e0:	603b      	str	r3, [r7, #0]

            if (rms > 0.98f || s_win_peak > 0.98)
 800d7e2:	4930      	ldr	r1, [pc, #192]	@ (800d8a4 <MIC_Task+0x1d4>)
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f7f2 fe8f 	bl	8000508 <__aeabi_fcmpgt>
 800d7ea:	1e03      	subs	r3, r0, #0
 800d7ec:	d108      	bne.n	800d800 <MIC_Task+0x130>
 800d7ee:	4b2e      	ldr	r3, [pc, #184]	@ (800d8a8 <MIC_Task+0x1d8>)
 800d7f0:	6818      	ldr	r0, [r3, #0]
 800d7f2:	6859      	ldr	r1, [r3, #4]
 800d7f4:	4a2d      	ldr	r2, [pc, #180]	@ (800d8ac <MIC_Task+0x1dc>)
 800d7f6:	4b2e      	ldr	r3, [pc, #184]	@ (800d8b0 <MIC_Task+0x1e0>)
 800d7f8:	f7f2 fe4c 	bl	8000494 <__aeabi_dcmpgt>
 800d7fc:	1e03      	subs	r3, r0, #0
 800d7fe:	d00c      	beq.n	800d81a <MIC_Task+0x14a>
            {
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (interval RMS/PEAK ~ 1.0)");
 800d800:	4a2c      	ldr	r2, [pc, #176]	@ (800d8b4 <MIC_Task+0x1e4>)
 800d802:	2308      	movs	r3, #8
 800d804:	425b      	negs	r3, r3
 800d806:	0011      	movs	r1, r2
 800d808:	0018      	movs	r0, r3
 800d80a:	f7ff fbc1 	bl	800cf90 <set_error>
                MIC_Stop();
 800d80e:	f7ff ff49 	bl	800d6a4 <MIC_Stop>
                s_interval_active = 0u;
 800d812:	4b1f      	ldr	r3, [pc, #124]	@ (800d890 <MIC_Task+0x1c0>)
 800d814:	2200      	movs	r2, #0
 800d816:	701a      	strb	r2, [r3, #0]
                return;
 800d818:	e02c      	b.n	800d874 <MIC_Task+0x1a4>
            }

            s_last_rms  = rms;
 800d81a:	4b27      	ldr	r3, [pc, #156]	@ (800d8b8 <MIC_Task+0x1e8>)
 800d81c:	687a      	ldr	r2, [r7, #4]
 800d81e:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 800d820:	4b26      	ldr	r3, [pc, #152]	@ (800d8bc <MIC_Task+0x1ec>)
 800d822:	683a      	ldr	r2, [r7, #0]
 800d824:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 800d826:	4b26      	ldr	r3, [pc, #152]	@ (800d8c0 <MIC_Task+0x1f0>)
 800d828:	2200      	movs	r2, #0
 800d82a:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] Interval %lums done: n=%lu rms=%.4f dbfs=%.2f\r\n",
 800d82c:	4b25      	ldr	r3, [pc, #148]	@ (800d8c4 <MIC_Task+0x1f4>)
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d014      	beq.n	800d85e <MIC_Task+0x18e>
 800d834:	4b18      	ldr	r3, [pc, #96]	@ (800d898 <MIC_Task+0x1c8>)
 800d836:	681e      	ldr	r6, [r3, #0]
 800d838:	6878      	ldr	r0, [r7, #4]
 800d83a:	f7f6 f897 	bl	800396c <__aeabi_f2d>
 800d83e:	0004      	movs	r4, r0
 800d840:	000d      	movs	r5, r1
 800d842:	6838      	ldr	r0, [r7, #0]
 800d844:	f7f6 f892 	bl	800396c <__aeabi_f2d>
 800d848:	0002      	movs	r2, r0
 800d84a:	000b      	movs	r3, r1
 800d84c:	68b9      	ldr	r1, [r7, #8]
 800d84e:	481e      	ldr	r0, [pc, #120]	@ (800d8c8 <MIC_Task+0x1f8>)
 800d850:	9202      	str	r2, [sp, #8]
 800d852:	9303      	str	r3, [sp, #12]
 800d854:	9400      	str	r4, [sp, #0]
 800d856:	9501      	str	r5, [sp, #4]
 800d858:	0032      	movs	r2, r6
 800d85a:	f013 fa55 	bl	8020d08 <iprintf>
                    (unsigned long)target,
                    (unsigned long)s_win_count,
                    (double)rms,
                    (double)dbfs);

            MIC_Stop();
 800d85e:	f7ff ff21 	bl	800d6a4 <MIC_Stop>
            s_interval_active = 0u;
 800d862:	4b0b      	ldr	r3, [pc, #44]	@ (800d890 <MIC_Task+0x1c0>)
 800d864:	2200      	movs	r2, #0
 800d866:	701a      	strb	r2, [r3, #0]
            return;
 800d868:	e004      	b.n	800d874 <MIC_Task+0x1a4>
        return;
 800d86a:	46c0      	nop			@ (mov r8, r8)
 800d86c:	e002      	b.n	800d874 <MIC_Task+0x1a4>
        return;
 800d86e:	46c0      	nop			@ (mov r8, r8)
 800d870:	e000      	b.n	800d874 <MIC_Task+0x1a4>
        return;
 800d872:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800d874:	46bd      	mov	sp, r7
 800d876:	b007      	add	sp, #28
 800d878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d87a:	46c0      	nop			@ (mov r8, r8)
 800d87c:	20003a9a 	.word	0x20003a9a
 800d880:	20003a9b 	.word	0x20003a9b
 800d884:	20003a99 	.word	0x20003a99
 800d888:	08026a2c 	.word	0x08026a2c
 800d88c:	20003a98 	.word	0x20003a98
 800d890:	20003ac4 	.word	0x20003ac4
 800d894:	20003ac8 	.word	0x20003ac8
 800d898:	20003aa4 	.word	0x20003aa4
 800d89c:	08026a4c 	.word	0x08026a4c
 800d8a0:	20003aa8 	.word	0x20003aa8
 800d8a4:	3f7ae148 	.word	0x3f7ae148
 800d8a8:	20003ab0 	.word	0x20003ab0
 800d8ac:	f5c28f5c 	.word	0xf5c28f5c
 800d8b0:	3fef5c28 	.word	0x3fef5c28
 800d8b4:	08026a80 	.word	0x08026a80
 800d8b8:	20003aa0 	.word	0x20003aa0
 800d8bc:	2000001c 	.word	0x2000001c
 800d8c0:	20003a9d 	.word	0x20003a9d
 800d8c4:	20003a9c 	.word	0x20003a9c
 800d8c8:	08026ab4 	.word	0x08026ab4

0800d8cc <MIC_LastDbFS>:

/* =====================================================================================
 * LEGACY API (jednorazov meranie)  aby existujci CLI fungoval
 * ===================================================================================== */

float MIC_LastDbFS(void) { return s_last_dbfs; }
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	af00      	add	r7, sp, #0
 800d8d0:	4b02      	ldr	r3, [pc, #8]	@ (800d8dc <MIC_LastDbFS+0x10>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	1c18      	adds	r0, r3, #0
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}
 800d8da:	46c0      	nop			@ (mov r8, r8)
 800d8dc:	2000001c 	.word	0x2000001c

0800d8e0 <RTC_ReadClock>:
    // This function is just a placeholder for compatibility
    return HAL_OK;
}

HAL_StatusTypeDef RTC_ReadClock(char *datetime_str)
{
 800d8e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8e2:	b08f      	sub	sp, #60	@ 0x3c
 800d8e4:	af06      	add	r7, sp, #24
 800d8e6:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 800d8e8:	230c      	movs	r3, #12
 800d8ea:	18fb      	adds	r3, r7, r3
 800d8ec:	0018      	movs	r0, r3
 800d8ee:	2314      	movs	r3, #20
 800d8f0:	001a      	movs	r2, r3
 800d8f2:	2100      	movs	r1, #0
 800d8f4:	f013 fb22 	bl	8020f3c <memset>
    RTC_DateTypeDef sDate = {0};
 800d8f8:	2308      	movs	r3, #8
 800d8fa:	18fb      	adds	r3, r7, r3
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	601a      	str	r2, [r3, #0]
    
    if (datetime_str == NULL)
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d101      	bne.n	800d90a <RTC_ReadClock+0x2a>
    {
        return HAL_ERROR;
 800d906:	2301      	movs	r3, #1
 800d908:	e034      	b.n	800d974 <RTC_ReadClock+0x94>
    }
    
    // Read time (reading time locks date register until date is read)
    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800d90a:	230c      	movs	r3, #12
 800d90c:	18f9      	adds	r1, r7, r3
 800d90e:	4b1b      	ldr	r3, [pc, #108]	@ (800d97c <RTC_ReadClock+0x9c>)
 800d910:	2200      	movs	r2, #0
 800d912:	0018      	movs	r0, r3
 800d914:	f008 fdc4 	bl	80164a0 <HAL_RTC_GetTime>
 800d918:	1e03      	subs	r3, r0, #0
 800d91a:	d001      	beq.n	800d920 <RTC_ReadClock+0x40>
    {
        return HAL_ERROR;
 800d91c:	2301      	movs	r3, #1
 800d91e:	e029      	b.n	800d974 <RTC_ReadClock+0x94>
    }
    
    // Read date (this unlocks the time register)
    if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800d920:	2308      	movs	r3, #8
 800d922:	18f9      	adds	r1, r7, r3
 800d924:	4b15      	ldr	r3, [pc, #84]	@ (800d97c <RTC_ReadClock+0x9c>)
 800d926:	2200      	movs	r2, #0
 800d928:	0018      	movs	r0, r3
 800d92a:	f008 fec3 	bl	80166b4 <HAL_RTC_GetDate>
 800d92e:	1e03      	subs	r3, r0, #0
 800d930:	d001      	beq.n	800d936 <RTC_ReadClock+0x56>
    {
        return HAL_ERROR;
 800d932:	2301      	movs	r3, #1
 800d934:	e01e      	b.n	800d974 <RTC_ReadClock+0x94>
    }
    
    // Format: "HH:MM:SS_RR.MM.DD"
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
             "%02d:%02d:%02d_%02d.%02d.%02d",
             sTime.Hours,
 800d936:	220c      	movs	r2, #12
 800d938:	18bb      	adds	r3, r7, r2
 800d93a:	781b      	ldrb	r3, [r3, #0]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d93c:	469c      	mov	ip, r3
             sTime.Minutes,
 800d93e:	18bb      	adds	r3, r7, r2
 800d940:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d942:	0019      	movs	r1, r3
             sTime.Seconds,
 800d944:	18bb      	adds	r3, r7, r2
 800d946:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d948:	001c      	movs	r4, r3
             sDate.Year,
 800d94a:	2208      	movs	r2, #8
 800d94c:	18bb      	adds	r3, r7, r2
 800d94e:	78db      	ldrb	r3, [r3, #3]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d950:	001d      	movs	r5, r3
             sDate.Month,
 800d952:	18bb      	adds	r3, r7, r2
 800d954:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d956:	001e      	movs	r6, r3
             sDate.Date);
 800d958:	18bb      	adds	r3, r7, r2
 800d95a:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d95c:	4a08      	ldr	r2, [pc, #32]	@ (800d980 <RTC_ReadClock+0xa0>)
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	9304      	str	r3, [sp, #16]
 800d962:	9603      	str	r6, [sp, #12]
 800d964:	9502      	str	r5, [sp, #8]
 800d966:	9401      	str	r4, [sp, #4]
 800d968:	9100      	str	r1, [sp, #0]
 800d96a:	4663      	mov	r3, ip
 800d96c:	2118      	movs	r1, #24
 800d96e:	f013 f9db 	bl	8020d28 <sniprintf>
    
    return HAL_OK;
 800d972:	2300      	movs	r3, #0
}
 800d974:	0018      	movs	r0, r3
 800d976:	46bd      	mov	sp, r7
 800d978:	b009      	add	sp, #36	@ 0x24
 800d97a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d97c:	20000418 	.word	0x20000418
 800d980:	08026b14 	.word	0x08026b14

0800d984 <RTC_SetClock>:

HAL_StatusTypeDef RTC_SetClock(const char *datetime_str)
{
 800d984:	b590      	push	{r4, r7, lr}
 800d986:	b093      	sub	sp, #76	@ 0x4c
 800d988:	af04      	add	r7, sp, #16
 800d98a:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 800d98c:	2324      	movs	r3, #36	@ 0x24
 800d98e:	18fb      	adds	r3, r7, r3
 800d990:	0018      	movs	r0, r3
 800d992:	2314      	movs	r3, #20
 800d994:	001a      	movs	r2, r3
 800d996:	2100      	movs	r1, #0
 800d998:	f013 fad0 	bl	8020f3c <memset>
    RTC_DateTypeDef sDate = {0};
 800d99c:	2320      	movs	r3, #32
 800d99e:	18fb      	adds	r3, r7, r3
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	601a      	str	r2, [r3, #0]
    int hours, minutes, seconds, year, month, day;
    
    if (datetime_str == NULL)
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d101      	bne.n	800d9ae <RTC_SetClock+0x2a>
    {
        return HAL_ERROR;
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	e06b      	b.n	800da86 <RTC_SetClock+0x102>
    }
    
    // Parse format: "HH:MM:SS_RR.MM.DD"
    if (sscanf(datetime_str, "%02d:%02d:%02d_%02d.%02d.%02d",
 800d9ae:	2318      	movs	r3, #24
 800d9b0:	18fc      	adds	r4, r7, r3
 800d9b2:	231c      	movs	r3, #28
 800d9b4:	18fa      	adds	r2, r7, r3
 800d9b6:	4936      	ldr	r1, [pc, #216]	@ (800da90 <RTC_SetClock+0x10c>)
 800d9b8:	6878      	ldr	r0, [r7, #4]
 800d9ba:	2308      	movs	r3, #8
 800d9bc:	18fb      	adds	r3, r7, r3
 800d9be:	9303      	str	r3, [sp, #12]
 800d9c0:	230c      	movs	r3, #12
 800d9c2:	18fb      	adds	r3, r7, r3
 800d9c4:	9302      	str	r3, [sp, #8]
 800d9c6:	2310      	movs	r3, #16
 800d9c8:	18fb      	adds	r3, r7, r3
 800d9ca:	9301      	str	r3, [sp, #4]
 800d9cc:	2314      	movs	r3, #20
 800d9ce:	18fb      	adds	r3, r7, r3
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	0023      	movs	r3, r4
 800d9d4:	f013 fa00 	bl	8020dd8 <siscanf>
 800d9d8:	0003      	movs	r3, r0
 800d9da:	2b06      	cmp	r3, #6
 800d9dc:	d001      	beq.n	800d9e2 <RTC_SetClock+0x5e>
               &hours, &minutes, &seconds, &year, &month, &day) != 6)
    {
        return HAL_ERROR;
 800d9de:	2301      	movs	r3, #1
 800d9e0:	e051      	b.n	800da86 <RTC_SetClock+0x102>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 800d9e2:	69fb      	ldr	r3, [r7, #28]
 800d9e4:	2b17      	cmp	r3, #23
 800d9e6:	dc14      	bgt.n	800da12 <RTC_SetClock+0x8e>
 800d9e8:	69bb      	ldr	r3, [r7, #24]
 800d9ea:	2b3b      	cmp	r3, #59	@ 0x3b
 800d9ec:	dc11      	bgt.n	800da12 <RTC_SetClock+0x8e>
 800d9ee:	697b      	ldr	r3, [r7, #20]
 800d9f0:	2b3b      	cmp	r3, #59	@ 0x3b
 800d9f2:	dc0e      	bgt.n	800da12 <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 800d9f4:	693b      	ldr	r3, [r7, #16]
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 800d9f6:	2b63      	cmp	r3, #99	@ 0x63
 800d9f8:	dc0b      	bgt.n	800da12 <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	dd08      	ble.n	800da12 <RTC_SetClock+0x8e>
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2b0c      	cmp	r3, #12
 800da04:	dc05      	bgt.n	800da12 <RTC_SetClock+0x8e>
 800da06:	68bb      	ldr	r3, [r7, #8]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	dd02      	ble.n	800da12 <RTC_SetClock+0x8e>
 800da0c:	68bb      	ldr	r3, [r7, #8]
 800da0e:	2b1f      	cmp	r3, #31
 800da10:	dd01      	ble.n	800da16 <RTC_SetClock+0x92>
    {
        return HAL_ERROR;
 800da12:	2301      	movs	r3, #1
 800da14:	e037      	b.n	800da86 <RTC_SetClock+0x102>
    }
    
    // Set time
    sTime.Hours = hours;
 800da16:	69fb      	ldr	r3, [r7, #28]
 800da18:	b2da      	uxtb	r2, r3
 800da1a:	2124      	movs	r1, #36	@ 0x24
 800da1c:	187b      	adds	r3, r7, r1
 800da1e:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = minutes;
 800da20:	69bb      	ldr	r3, [r7, #24]
 800da22:	b2da      	uxtb	r2, r3
 800da24:	187b      	adds	r3, r7, r1
 800da26:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = seconds;
 800da28:	697b      	ldr	r3, [r7, #20]
 800da2a:	b2da      	uxtb	r2, r3
 800da2c:	187b      	adds	r3, r7, r1
 800da2e:	709a      	strb	r2, [r3, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800da30:	187b      	adds	r3, r7, r1
 800da32:	2200      	movs	r2, #0
 800da34:	60da      	str	r2, [r3, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800da36:	187b      	adds	r3, r7, r1
 800da38:	2200      	movs	r2, #0
 800da3a:	611a      	str	r2, [r3, #16]
    
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800da3c:	1879      	adds	r1, r7, r1
 800da3e:	4b15      	ldr	r3, [pc, #84]	@ (800da94 <RTC_SetClock+0x110>)
 800da40:	2200      	movs	r2, #0
 800da42:	0018      	movs	r0, r3
 800da44:	f008 fc6c 	bl	8016320 <HAL_RTC_SetTime>
 800da48:	1e03      	subs	r3, r0, #0
 800da4a:	d001      	beq.n	800da50 <RTC_SetClock+0xcc>
    {
        return HAL_ERROR;
 800da4c:	2301      	movs	r3, #1
 800da4e:	e01a      	b.n	800da86 <RTC_SetClock+0x102>
    }
    
    // Set date
    sDate.Year = year;
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	b2da      	uxtb	r2, r3
 800da54:	2120      	movs	r1, #32
 800da56:	187b      	adds	r3, r7, r1
 800da58:	70da      	strb	r2, [r3, #3]
    sDate.Month = month;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	b2da      	uxtb	r2, r3
 800da5e:	187b      	adds	r3, r7, r1
 800da60:	705a      	strb	r2, [r3, #1]
    sDate.Date = day;
 800da62:	68bb      	ldr	r3, [r7, #8]
 800da64:	b2da      	uxtb	r2, r3
 800da66:	187b      	adds	r3, r7, r1
 800da68:	709a      	strb	r2, [r3, #2]
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800da6a:	187b      	adds	r3, r7, r1
 800da6c:	2201      	movs	r2, #1
 800da6e:	701a      	strb	r2, [r3, #0]
    
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800da70:	1879      	adds	r1, r7, r1
 800da72:	4b08      	ldr	r3, [pc, #32]	@ (800da94 <RTC_SetClock+0x110>)
 800da74:	2200      	movs	r2, #0
 800da76:	0018      	movs	r0, r3
 800da78:	f008 fd76 	bl	8016568 <HAL_RTC_SetDate>
 800da7c:	1e03      	subs	r3, r0, #0
 800da7e:	d001      	beq.n	800da84 <RTC_SetClock+0x100>
    {
        return HAL_ERROR;
 800da80:	2301      	movs	r3, #1
 800da82:	e000      	b.n	800da86 <RTC_SetClock+0x102>
    }
    
    return HAL_OK;
 800da84:	2300      	movs	r3, #0
}
 800da86:	0018      	movs	r0, r3
 800da88:	46bd      	mov	sp, r7
 800da8a:	b00f      	add	sp, #60	@ 0x3c
 800da8c:	bd90      	pop	{r4, r7, pc}
 800da8e:	46c0      	nop			@ (mov r8, r8)
 800da90:	08026b14 	.word	0x08026b14
 800da94:	20000418 	.word	0x20000418

0800da98 <RTC_SetAlarm>:

HAL_StatusTypeDef RTC_SetAlarm(const char *alarm_str, uint8_t duration_sec, uint8_t callback_interval_sec)
{
 800da98:	b590      	push	{r4, r7, lr}
 800da9a:	b095      	sub	sp, #84	@ 0x54
 800da9c:	af02      	add	r7, sp, #8
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	0008      	movs	r0, r1
 800daa2:	0011      	movs	r1, r2
 800daa4:	1cfb      	adds	r3, r7, #3
 800daa6:	1c02      	adds	r2, r0, #0
 800daa8:	701a      	strb	r2, [r3, #0]
 800daaa:	1cbb      	adds	r3, r7, #2
 800daac:	1c0a      	adds	r2, r1, #0
 800daae:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTypeDef sAlarm = {0};
 800dab0:	2318      	movs	r3, #24
 800dab2:	18fb      	adds	r3, r7, r3
 800dab4:	0018      	movs	r0, r3
 800dab6:	2330      	movs	r3, #48	@ 0x30
 800dab8:	001a      	movs	r2, r3
 800daba:	2100      	movs	r1, #0
 800dabc:	f013 fa3e 	bl	8020f3c <memset>
    int hours, minutes, seconds;
    
    (void)callback_interval_sec; /* Not used - callbacks removed, only trigger flag */
    
    if (alarm_str == NULL)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d101      	bne.n	800daca <RTC_SetAlarm+0x32>
    {
        return HAL_ERROR;
 800dac6:	2301      	movs	r3, #1
 800dac8:	e08f      	b.n	800dbea <RTC_SetAlarm+0x152>
    }
    
    // Check if alarm should be disabled (single "0" character or duration 0)
    if ((alarm_str[0] == '0' && alarm_str[1] == '\0') || duration_sec == 0)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	781b      	ldrb	r3, [r3, #0]
 800dace:	2b30      	cmp	r3, #48	@ 0x30
 800dad0:	d104      	bne.n	800dadc <RTC_SetAlarm+0x44>
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	3301      	adds	r3, #1
 800dad6:	781b      	ldrb	r3, [r3, #0]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d003      	beq.n	800dae4 <RTC_SetAlarm+0x4c>
 800dadc:	1cfb      	adds	r3, r7, #3
 800dade:	781b      	ldrb	r3, [r3, #0]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d11b      	bne.n	800db1c <RTC_SetAlarm+0x84>
    {
        alarm_active = 0;
 800dae4:	4b43      	ldr	r3, [pc, #268]	@ (800dbf4 <RTC_SetAlarm+0x15c>)
 800dae6:	2200      	movs	r2, #0
 800dae8:	701a      	strb	r2, [r3, #0]
        alarm_duration_sec = 0;
 800daea:	4b43      	ldr	r3, [pc, #268]	@ (800dbf8 <RTC_SetAlarm+0x160>)
 800daec:	2200      	movs	r2, #0
 800daee:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 800daf0:	4b42      	ldr	r3, [pc, #264]	@ (800dbfc <RTC_SetAlarm+0x164>)
 800daf2:	2200      	movs	r2, #0
 800daf4:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 0;
 800daf6:	4b42      	ldr	r3, [pc, #264]	@ (800dc00 <RTC_SetAlarm+0x168>)
 800daf8:	2200      	movs	r2, #0
 800dafa:	701a      	strb	r2, [r3, #0]
        alarm_cfg_valid = 0;
 800dafc:	4b41      	ldr	r3, [pc, #260]	@ (800dc04 <RTC_SetAlarm+0x16c>)
 800dafe:	2200      	movs	r2, #0
 800db00:	701a      	strb	r2, [r3, #0]
        
        if (HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A) != HAL_OK)
 800db02:	2380      	movs	r3, #128	@ 0x80
 800db04:	005a      	lsls	r2, r3, #1
 800db06:	4b40      	ldr	r3, [pc, #256]	@ (800dc08 <RTC_SetAlarm+0x170>)
 800db08:	0011      	movs	r1, r2
 800db0a:	0018      	movs	r0, r3
 800db0c:	f008 ff30 	bl	8016970 <HAL_RTC_DeactivateAlarm>
 800db10:	1e03      	subs	r3, r0, #0
 800db12:	d001      	beq.n	800db18 <RTC_SetAlarm+0x80>
        {
            return HAL_ERROR;
 800db14:	2301      	movs	r3, #1
 800db16:	e068      	b.n	800dbea <RTC_SetAlarm+0x152>
        }
        return HAL_OK;
 800db18:	2300      	movs	r3, #0
 800db1a:	e066      	b.n	800dbea <RTC_SetAlarm+0x152>
    }
    
    // Parse format: "HH:MM:SS"
    if (sscanf(alarm_str, "%02d:%02d:%02d", &hours, &minutes, &seconds) != 3)
 800db1c:	2310      	movs	r3, #16
 800db1e:	18fc      	adds	r4, r7, r3
 800db20:	2314      	movs	r3, #20
 800db22:	18fa      	adds	r2, r7, r3
 800db24:	4939      	ldr	r1, [pc, #228]	@ (800dc0c <RTC_SetAlarm+0x174>)
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	230c      	movs	r3, #12
 800db2a:	18fb      	adds	r3, r7, r3
 800db2c:	9300      	str	r3, [sp, #0]
 800db2e:	0023      	movs	r3, r4
 800db30:	f013 f952 	bl	8020dd8 <siscanf>
 800db34:	0003      	movs	r3, r0
 800db36:	2b03      	cmp	r3, #3
 800db38:	d001      	beq.n	800db3e <RTC_SetAlarm+0xa6>
    {
        return HAL_ERROR;
 800db3a:	2301      	movs	r3, #1
 800db3c:	e055      	b.n	800dbea <RTC_SetAlarm+0x152>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59)
 800db3e:	697b      	ldr	r3, [r7, #20]
 800db40:	2b17      	cmp	r3, #23
 800db42:	dc05      	bgt.n	800db50 <RTC_SetAlarm+0xb8>
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	2b3b      	cmp	r3, #59	@ 0x3b
 800db48:	dc02      	bgt.n	800db50 <RTC_SetAlarm+0xb8>
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	2b3b      	cmp	r3, #59	@ 0x3b
 800db4e:	dd01      	ble.n	800db54 <RTC_SetAlarm+0xbc>
    {
        return HAL_ERROR;
 800db50:	2301      	movs	r3, #1
 800db52:	e04a      	b.n	800dbea <RTC_SetAlarm+0x152>
    }
    
    // Store duration
    alarm_duration_sec = duration_sec;
 800db54:	4b28      	ldr	r3, [pc, #160]	@ (800dbf8 <RTC_SetAlarm+0x160>)
 800db56:	1cfa      	adds	r2, r7, #3
 800db58:	7812      	ldrb	r2, [r2, #0]
 800db5a:	701a      	strb	r2, [r3, #0]
    alarm_elapsed_sec = 0;
 800db5c:	4b27      	ldr	r3, [pc, #156]	@ (800dbfc <RTC_SetAlarm+0x164>)
 800db5e:	2200      	movs	r2, #0
 800db60:	701a      	strb	r2, [r3, #0]
    alarm_active = 0;
 800db62:	4b24      	ldr	r3, [pc, #144]	@ (800dbf4 <RTC_SetAlarm+0x15c>)
 800db64:	2200      	movs	r2, #0
 800db66:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 800db68:	4b25      	ldr	r3, [pc, #148]	@ (800dc00 <RTC_SetAlarm+0x168>)
 800db6a:	2200      	movs	r2, #0
 800db6c:	701a      	strb	r2, [r3, #0]
    
    // Configure alarm
    sAlarm.AlarmTime.Hours = hours;
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	b2da      	uxtb	r2, r3
 800db72:	2118      	movs	r1, #24
 800db74:	187b      	adds	r3, r7, r1
 800db76:	701a      	strb	r2, [r3, #0]
    sAlarm.AlarmTime.Minutes = minutes;
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	b2da      	uxtb	r2, r3
 800db7c:	187b      	adds	r3, r7, r1
 800db7e:	705a      	strb	r2, [r3, #1]
    sAlarm.AlarmTime.Seconds = seconds;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	b2da      	uxtb	r2, r3
 800db84:	187b      	adds	r3, r7, r1
 800db86:	709a      	strb	r2, [r3, #2]
    sAlarm.AlarmTime.SubSeconds = 0;
 800db88:	0008      	movs	r0, r1
 800db8a:	183b      	adds	r3, r7, r0
 800db8c:	2200      	movs	r2, #0
 800db8e:	605a      	str	r2, [r3, #4]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800db90:	183b      	adds	r3, r7, r0
 800db92:	2200      	movs	r2, #0
 800db94:	60da      	str	r2, [r3, #12]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800db96:	183b      	adds	r3, r7, r0
 800db98:	2200      	movs	r2, #0
 800db9a:	611a      	str	r2, [r3, #16]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800db9c:	183b      	adds	r3, r7, r0
 800db9e:	2280      	movs	r2, #128	@ 0x80
 800dba0:	0612      	lsls	r2, r2, #24
 800dba2:	615a      	str	r2, [r3, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800dba4:	183b      	adds	r3, r7, r0
 800dba6:	2200      	movs	r2, #0
 800dba8:	619a      	str	r2, [r3, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800dbaa:	183b      	adds	r3, r7, r0
 800dbac:	2200      	movs	r2, #0
 800dbae:	621a      	str	r2, [r3, #32]
    sAlarm.AlarmDateWeekDay = 1;
 800dbb0:	183b      	adds	r3, r7, r0
 800dbb2:	2224      	movs	r2, #36	@ 0x24
 800dbb4:	2101      	movs	r1, #1
 800dbb6:	5499      	strb	r1, [r3, r2]
    sAlarm.Alarm = RTC_ALARM_A;
 800dbb8:	0001      	movs	r1, r0
 800dbba:	187b      	adds	r3, r7, r1
 800dbbc:	2280      	movs	r2, #128	@ 0x80
 800dbbe:	0052      	lsls	r2, r2, #1
 800dbc0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800dbc2:	1879      	adds	r1, r7, r1
 800dbc4:	4b10      	ldr	r3, [pc, #64]	@ (800dc08 <RTC_SetAlarm+0x170>)
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	0018      	movs	r0, r3
 800dbca:	f008 fdc1 	bl	8016750 <HAL_RTC_SetAlarm_IT>
 800dbce:	1e03      	subs	r3, r0, #0
 800dbd0:	d001      	beq.n	800dbd6 <RTC_SetAlarm+0x13e>
    {
        return HAL_ERROR;
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	e009      	b.n	800dbea <RTC_SetAlarm+0x152>
    }
    
    /* Enable EXTI line 28 for RTC Alarm interrupt - required on STM32U0 */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800dbd6:	4a0e      	ldr	r2, [pc, #56]	@ (800dc10 <RTC_SetAlarm+0x178>)
 800dbd8:	2380      	movs	r3, #128	@ 0x80
 800dbda:	58d3      	ldr	r3, [r2, r3]
 800dbdc:	490c      	ldr	r1, [pc, #48]	@ (800dc10 <RTC_SetAlarm+0x178>)
 800dbde:	2280      	movs	r2, #128	@ 0x80
 800dbe0:	0552      	lsls	r2, r2, #21
 800dbe2:	4313      	orrs	r3, r2
 800dbe4:	2280      	movs	r2, #128	@ 0x80
 800dbe6:	508b      	str	r3, [r1, r2]
    
    return HAL_OK;
 800dbe8:	2300      	movs	r3, #0
}
 800dbea:	0018      	movs	r0, r3
 800dbec:	46bd      	mov	sp, r7
 800dbee:	b013      	add	sp, #76	@ 0x4c
 800dbf0:	bd90      	pop	{r4, r7, pc}
 800dbf2:	46c0      	nop			@ (mov r8, r8)
 800dbf4:	20003afa 	.word	0x20003afa
 800dbf8:	20003af8 	.word	0x20003af8
 800dbfc:	20003af9 	.word	0x20003af9
 800dc00:	20003afb 	.word	0x20003afb
 800dc04:	20003aff 	.word	0x20003aff
 800dc08:	20000418 	.word	0x20000418
 800dc0c:	08026b34 	.word	0x08026b34
 800dc10:	40021800 	.word	0x40021800

0800dc14 <RTC_SetDailyAlarm>:

HAL_StatusTypeDef RTC_SetDailyAlarm(uint8_t hh, uint8_t mm, uint8_t duration_sec)
{
 800dc14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc16:	b08f      	sub	sp, #60	@ 0x3c
 800dc18:	af02      	add	r7, sp, #8
 800dc1a:	0004      	movs	r4, r0
 800dc1c:	0008      	movs	r0, r1
 800dc1e:	0011      	movs	r1, r2
 800dc20:	1dfb      	adds	r3, r7, #7
 800dc22:	1c22      	adds	r2, r4, #0
 800dc24:	701a      	strb	r2, [r3, #0]
 800dc26:	1dbb      	adds	r3, r7, #6
 800dc28:	1c02      	adds	r2, r0, #0
 800dc2a:	701a      	strb	r2, [r3, #0]
 800dc2c:	1d7b      	adds	r3, r7, #5
 800dc2e:	1c0a      	adds	r2, r1, #0
 800dc30:	701a      	strb	r2, [r3, #0]
    if (duration_sec == 0)
 800dc32:	1d7b      	adds	r3, r7, #5
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d107      	bne.n	800dc4a <RTC_SetDailyAlarm+0x36>
    {
        return RTC_SetAlarm("0", 0, 0);
 800dc3a:	4b5a      	ldr	r3, [pc, #360]	@ (800dda4 <RTC_SetDailyAlarm+0x190>)
 800dc3c:	2200      	movs	r2, #0
 800dc3e:	2100      	movs	r1, #0
 800dc40:	0018      	movs	r0, r3
 800dc42:	f7ff ff29 	bl	800da98 <RTC_SetAlarm>
 800dc46:	0003      	movs	r3, r0
 800dc48:	e0a8      	b.n	800dd9c <RTC_SetDailyAlarm+0x188>
    }

    if (hh > 23 || mm > 59 || duration_sec > 255)
 800dc4a:	1dfb      	adds	r3, r7, #7
 800dc4c:	781b      	ldrb	r3, [r3, #0]
 800dc4e:	2b17      	cmp	r3, #23
 800dc50:	d803      	bhi.n	800dc5a <RTC_SetDailyAlarm+0x46>
 800dc52:	1dbb      	adds	r3, r7, #6
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	2b3b      	cmp	r3, #59	@ 0x3b
 800dc58:	d901      	bls.n	800dc5e <RTC_SetDailyAlarm+0x4a>
    {
        return HAL_ERROR;
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	e09e      	b.n	800dd9c <RTC_SetDailyAlarm+0x188>
    }

    /* Cache config immediately so CLI can read back even before next IRQ */
    alarm_cfg_hh = hh;
 800dc5e:	4b52      	ldr	r3, [pc, #328]	@ (800dda8 <RTC_SetDailyAlarm+0x194>)
 800dc60:	1dfa      	adds	r2, r7, #7
 800dc62:	7812      	ldrb	r2, [r2, #0]
 800dc64:	701a      	strb	r2, [r3, #0]
    alarm_cfg_mm = mm;
 800dc66:	4b51      	ldr	r3, [pc, #324]	@ (800ddac <RTC_SetDailyAlarm+0x198>)
 800dc68:	1dba      	adds	r2, r7, #6
 800dc6a:	7812      	ldrb	r2, [r2, #0]
 800dc6c:	701a      	strb	r2, [r3, #0]
    alarm_cfg_duration = duration_sec;
 800dc6e:	4b50      	ldr	r3, [pc, #320]	@ (800ddb0 <RTC_SetDailyAlarm+0x19c>)
 800dc70:	1d7a      	adds	r2, r7, #5
 800dc72:	7812      	ldrb	r2, [r2, #0]
 800dc74:	701a      	strb	r2, [r3, #0]
    alarm_cfg_valid = 1;
 800dc76:	4b4f      	ldr	r3, [pc, #316]	@ (800ddb4 <RTC_SetDailyAlarm+0x1a0>)
 800dc78:	2201      	movs	r2, #1
 800dc7a:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 800dc7c:	4b4e      	ldr	r3, [pc, #312]	@ (800ddb8 <RTC_SetDailyAlarm+0x1a4>)
 800dc7e:	2200      	movs	r2, #0
 800dc80:	701a      	strb	r2, [r3, #0]

    /* Determine next trigger second based on current time */
    RTC_TimeTypeDef now = {0};
 800dc82:	2418      	movs	r4, #24
 800dc84:	193b      	adds	r3, r7, r4
 800dc86:	0018      	movs	r0, r3
 800dc88:	2314      	movs	r3, #20
 800dc8a:	001a      	movs	r2, r3
 800dc8c:	2100      	movs	r1, #0
 800dc8e:	f013 f955 	bl	8020f3c <memset>
    RTC_DateTypeDef nowDate = {0};
 800dc92:	2514      	movs	r5, #20
 800dc94:	197b      	adds	r3, r7, r5
 800dc96:	2200      	movs	r2, #0
 800dc98:	601a      	str	r2, [r3, #0]
    HAL_RTC_GetTime(&hrtc, &now, RTC_FORMAT_BIN);
 800dc9a:	1939      	adds	r1, r7, r4
 800dc9c:	4b47      	ldr	r3, [pc, #284]	@ (800ddbc <RTC_SetDailyAlarm+0x1a8>)
 800dc9e:	2200      	movs	r2, #0
 800dca0:	0018      	movs	r0, r3
 800dca2:	f008 fbfd 	bl	80164a0 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &nowDate, RTC_FORMAT_BIN); /* MUST read date to unlock RTC shadow registers! */
 800dca6:	1979      	adds	r1, r7, r5
 800dca8:	4b44      	ldr	r3, [pc, #272]	@ (800ddbc <RTC_SetDailyAlarm+0x1a8>)
 800dcaa:	2200      	movs	r2, #0
 800dcac:	0018      	movs	r0, r3
 800dcae:	f008 fd01 	bl	80166b4 <HAL_RTC_GetDate>

    uint8_t ah = hh;
 800dcb2:	262f      	movs	r6, #47	@ 0x2f
 800dcb4:	19bb      	adds	r3, r7, r6
 800dcb6:	1dfa      	adds	r2, r7, #7
 800dcb8:	7812      	ldrb	r2, [r2, #0]
 800dcba:	701a      	strb	r2, [r3, #0]
    uint8_t am = mm;
 800dcbc:	252e      	movs	r5, #46	@ 0x2e
 800dcbe:	197b      	adds	r3, r7, r5
 800dcc0:	1dba      	adds	r2, r7, #6
 800dcc2:	7812      	ldrb	r2, [r2, #0]
 800dcc4:	701a      	strb	r2, [r3, #0]
    uint8_t as = 0; /* default to :00 */
 800dcc6:	212d      	movs	r1, #45	@ 0x2d
 800dcc8:	187b      	adds	r3, r7, r1
 800dcca:	2200      	movs	r2, #0
 800dccc:	701a      	strb	r2, [r3, #0]

    if (now.Hours == hh && now.Minutes == mm)
 800dcce:	193b      	adds	r3, r7, r4
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	1dfa      	adds	r2, r7, #7
 800dcd4:	7812      	ldrb	r2, [r2, #0]
 800dcd6:	429a      	cmp	r2, r3
 800dcd8:	d12f      	bne.n	800dd3a <RTC_SetDailyAlarm+0x126>
 800dcda:	193b      	adds	r3, r7, r4
 800dcdc:	785b      	ldrb	r3, [r3, #1]
 800dcde:	1dba      	adds	r2, r7, #6
 800dce0:	7812      	ldrb	r2, [r2, #0]
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d129      	bne.n	800dd3a <RTC_SetDailyAlarm+0x126>
    {
        /* We are in the target minute already; trigger on next second */
        if (now.Seconds >= 59)
 800dce6:	193b      	adds	r3, r7, r4
 800dce8:	789b      	ldrb	r3, [r3, #2]
 800dcea:	2b3a      	cmp	r3, #58	@ 0x3a
 800dcec:	d91d      	bls.n	800dd2a <RTC_SetDailyAlarm+0x116>
        {
            /* roll to next minute */
            as = 0;
 800dcee:	187b      	adds	r3, r7, r1
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	701a      	strb	r2, [r3, #0]
            am = (mm + 1) % 60;
 800dcf4:	1dbb      	adds	r3, r7, #6
 800dcf6:	781b      	ldrb	r3, [r3, #0]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	213c      	movs	r1, #60	@ 0x3c
 800dcfc:	0018      	movs	r0, r3
 800dcfe:	f7f2 fb99 	bl	8000434 <__aeabi_idivmod>
 800dd02:	000b      	movs	r3, r1
 800dd04:	001a      	movs	r2, r3
 800dd06:	197b      	adds	r3, r7, r5
 800dd08:	701a      	strb	r2, [r3, #0]
            if (am == 0)
 800dd0a:	197b      	adds	r3, r7, r5
 800dd0c:	781b      	ldrb	r3, [r3, #0]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d118      	bne.n	800dd44 <RTC_SetDailyAlarm+0x130>
            {
                ah = (hh + 1) % 24;
 800dd12:	1dfb      	adds	r3, r7, #7
 800dd14:	781b      	ldrb	r3, [r3, #0]
 800dd16:	3301      	adds	r3, #1
 800dd18:	2118      	movs	r1, #24
 800dd1a:	0018      	movs	r0, r3
 800dd1c:	f7f2 fb8a 	bl	8000434 <__aeabi_idivmod>
 800dd20:	000b      	movs	r3, r1
 800dd22:	001a      	movs	r2, r3
 800dd24:	19bb      	adds	r3, r7, r6
 800dd26:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 800dd28:	e00c      	b.n	800dd44 <RTC_SetDailyAlarm+0x130>
            }
        }
        else
        {
            as = now.Seconds + 1;
 800dd2a:	2318      	movs	r3, #24
 800dd2c:	18fb      	adds	r3, r7, r3
 800dd2e:	789a      	ldrb	r2, [r3, #2]
 800dd30:	232d      	movs	r3, #45	@ 0x2d
 800dd32:	18fb      	adds	r3, r7, r3
 800dd34:	3201      	adds	r2, #1
 800dd36:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 800dd38:	e004      	b.n	800dd44 <RTC_SetDailyAlarm+0x130>
    }
    else
    {
        /* If current time already past target, leave as hh:mm:00 (will fire next day) */
        /* If current time before target, keep hh:mm:00 today */
        as = 0;
 800dd3a:	232d      	movs	r3, #45	@ 0x2d
 800dd3c:	18fb      	adds	r3, r7, r3
 800dd3e:	2200      	movs	r2, #0
 800dd40:	701a      	strb	r2, [r3, #0]
 800dd42:	e000      	b.n	800dd46 <RTC_SetDailyAlarm+0x132>
        if (now.Seconds >= 59)
 800dd44:	46c0      	nop			@ (mov r8, r8)
    }

    char buf[RTC_ALARM_STRING_SIZE];
    snprintf(buf, sizeof(buf), "%02u:%02u:%02u", ah, am, as);
 800dd46:	232f      	movs	r3, #47	@ 0x2f
 800dd48:	18fb      	adds	r3, r7, r3
 800dd4a:	781c      	ldrb	r4, [r3, #0]
 800dd4c:	232e      	movs	r3, #46	@ 0x2e
 800dd4e:	18fb      	adds	r3, r7, r3
 800dd50:	781b      	ldrb	r3, [r3, #0]
 800dd52:	222d      	movs	r2, #45	@ 0x2d
 800dd54:	18ba      	adds	r2, r7, r2
 800dd56:	7812      	ldrb	r2, [r2, #0]
 800dd58:	4919      	ldr	r1, [pc, #100]	@ (800ddc0 <RTC_SetDailyAlarm+0x1ac>)
 800dd5a:	2508      	movs	r5, #8
 800dd5c:	1978      	adds	r0, r7, r5
 800dd5e:	9201      	str	r2, [sp, #4]
 800dd60:	9300      	str	r3, [sp, #0]
 800dd62:	0023      	movs	r3, r4
 800dd64:	000a      	movs	r2, r1
 800dd66:	210a      	movs	r1, #10
 800dd68:	f012 ffde 	bl	8020d28 <sniprintf>
    HAL_StatusTypeDef st = RTC_SetAlarm(buf, duration_sec, 1); /* callback_interval ignored */
 800dd6c:	262c      	movs	r6, #44	@ 0x2c
 800dd6e:	19bc      	adds	r4, r7, r6
 800dd70:	1d7b      	adds	r3, r7, #5
 800dd72:	7819      	ldrb	r1, [r3, #0]
 800dd74:	197b      	adds	r3, r7, r5
 800dd76:	2201      	movs	r2, #1
 800dd78:	0018      	movs	r0, r3
 800dd7a:	f7ff fe8d 	bl	800da98 <RTC_SetAlarm>
 800dd7e:	0003      	movs	r3, r0
 800dd80:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800dd82:	19bb      	adds	r3, r7, r6
 800dd84:	781b      	ldrb	r3, [r3, #0]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d005      	beq.n	800dd96 <RTC_SetDailyAlarm+0x182>
    {
        /* rollback cache on failure */
        alarm_cfg_valid = 0;
 800dd8a:	4b0a      	ldr	r3, [pc, #40]	@ (800ddb4 <RTC_SetDailyAlarm+0x1a0>)
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	701a      	strb	r2, [r3, #0]
        alarm_cfg_duration = 0;
 800dd90:	4b07      	ldr	r3, [pc, #28]	@ (800ddb0 <RTC_SetDailyAlarm+0x19c>)
 800dd92:	2200      	movs	r2, #0
 800dd94:	701a      	strb	r2, [r3, #0]
    }
    return st;
 800dd96:	232c      	movs	r3, #44	@ 0x2c
 800dd98:	18fb      	adds	r3, r7, r3
 800dd9a:	781b      	ldrb	r3, [r3, #0]
}
 800dd9c:	0018      	movs	r0, r3
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	b00d      	add	sp, #52	@ 0x34
 800dda2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dda4:	08026b44 	.word	0x08026b44
 800dda8:	20003afc 	.word	0x20003afc
 800ddac:	20003afd 	.word	0x20003afd
 800ddb0:	20003afe 	.word	0x20003afe
 800ddb4:	20003aff 	.word	0x20003aff
 800ddb8:	20003afb 	.word	0x20003afb
 800ddbc:	20000418 	.word	0x20000418
 800ddc0:	08026b48 	.word	0x08026b48

0800ddc4 <HAL_RTC_AlarmAEventCallback>:
}



void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc_ptr)
{
 800ddc4:	b5b0      	push	{r4, r5, r7, lr}
 800ddc6:	b09a      	sub	sp, #104	@ 0x68
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
    if (!alarm_active)
 800ddcc:	4b8f      	ldr	r3, [pc, #572]	@ (800e00c <HAL_RTC_AlarmAEventCallback+0x248>)
 800ddce:	781b      	ldrb	r3, [r3, #0]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d000      	beq.n	800ddd6 <HAL_RTC_AlarmAEventCallback+0x12>
 800ddd4:	e081      	b.n	800deda <HAL_RTC_AlarmAEventCallback+0x116>
    {
        /* First alarm trigger - start duration counting */
        alarm_active = 1;
 800ddd6:	4b8d      	ldr	r3, [pc, #564]	@ (800e00c <HAL_RTC_AlarmAEventCallback+0x248>)
 800ddd8:	2201      	movs	r2, #1
 800ddda:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 800dddc:	4b8c      	ldr	r3, [pc, #560]	@ (800e010 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800ddde:	2200      	movs	r2, #0
 800dde0:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 1;
 800dde2:	4b8c      	ldr	r3, [pc, #560]	@ (800e014 <HAL_RTC_AlarmAEventCallback+0x250>)
 800dde4:	2201      	movs	r2, #1
 800dde6:	701a      	strb	r2, [r3, #0]
        
        RTC_TimeTypeDef sTime = {0};
 800dde8:	244c      	movs	r4, #76	@ 0x4c
 800ddea:	193b      	adds	r3, r7, r4
 800ddec:	0018      	movs	r0, r3
 800ddee:	2314      	movs	r3, #20
 800ddf0:	001a      	movs	r2, r3
 800ddf2:	2100      	movs	r1, #0
 800ddf4:	f013 f8a2 	bl	8020f3c <memset>
        RTC_AlarmTypeDef sAlarm = {0};
 800ddf8:	2308      	movs	r3, #8
 800ddfa:	18fb      	adds	r3, r7, r3
 800ddfc:	0018      	movs	r0, r3
 800ddfe:	2330      	movs	r3, #48	@ 0x30
 800de00:	001a      	movs	r2, r3
 800de02:	2100      	movs	r1, #0
 800de04:	f013 f89a 	bl	8020f3c <memset>
        
        HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 800de08:	1939      	adds	r1, r7, r4
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	2200      	movs	r2, #0
 800de0e:	0018      	movs	r0, r3
 800de10:	f008 fb46 	bl	80164a0 <HAL_RTC_GetTime>
        
        /* Schedule next tick +1s with proper carry to minutes/hours */
        uint8_t nsec = sTime.Seconds + 1;
 800de14:	0021      	movs	r1, r4
 800de16:	193b      	adds	r3, r7, r4
 800de18:	789a      	ldrb	r2, [r3, #2]
 800de1a:	2467      	movs	r4, #103	@ 0x67
 800de1c:	193b      	adds	r3, r7, r4
 800de1e:	3201      	adds	r2, #1
 800de20:	701a      	strb	r2, [r3, #0]
        uint8_t nmin = sTime.Minutes;
 800de22:	2066      	movs	r0, #102	@ 0x66
 800de24:	183b      	adds	r3, r7, r0
 800de26:	187a      	adds	r2, r7, r1
 800de28:	7852      	ldrb	r2, [r2, #1]
 800de2a:	701a      	strb	r2, [r3, #0]
        uint8_t nhrs = sTime.Hours;
 800de2c:	2565      	movs	r5, #101	@ 0x65
 800de2e:	197b      	adds	r3, r7, r5
 800de30:	187a      	adds	r2, r7, r1
 800de32:	7812      	ldrb	r2, [r2, #0]
 800de34:	701a      	strb	r2, [r3, #0]
        if (nsec >= 60)
 800de36:	193b      	adds	r3, r7, r4
 800de38:	781b      	ldrb	r3, [r3, #0]
 800de3a:	2b3b      	cmp	r3, #59	@ 0x3b
 800de3c:	d919      	bls.n	800de72 <HAL_RTC_AlarmAEventCallback+0xae>
        {
            nsec = 0;
 800de3e:	193b      	adds	r3, r7, r4
 800de40:	2200      	movs	r2, #0
 800de42:	701a      	strb	r2, [r3, #0]
            nmin++;
 800de44:	183b      	adds	r3, r7, r0
 800de46:	781a      	ldrb	r2, [r3, #0]
 800de48:	183b      	adds	r3, r7, r0
 800de4a:	3201      	adds	r2, #1
 800de4c:	701a      	strb	r2, [r3, #0]
            if (nmin >= 60)
 800de4e:	183b      	adds	r3, r7, r0
 800de50:	781b      	ldrb	r3, [r3, #0]
 800de52:	2b3b      	cmp	r3, #59	@ 0x3b
 800de54:	d90d      	bls.n	800de72 <HAL_RTC_AlarmAEventCallback+0xae>
            {
                nmin = 0;
 800de56:	183b      	adds	r3, r7, r0
 800de58:	2200      	movs	r2, #0
 800de5a:	701a      	strb	r2, [r3, #0]
                nhrs = (nhrs + 1) % 24;
 800de5c:	197b      	adds	r3, r7, r5
 800de5e:	781b      	ldrb	r3, [r3, #0]
 800de60:	3301      	adds	r3, #1
 800de62:	2118      	movs	r1, #24
 800de64:	0018      	movs	r0, r3
 800de66:	f7f2 fae5 	bl	8000434 <__aeabi_idivmod>
 800de6a:	000b      	movs	r3, r1
 800de6c:	001a      	movs	r2, r3
 800de6e:	197b      	adds	r3, r7, r5
 800de70:	701a      	strb	r2, [r3, #0]
            }
        }

        sAlarm.AlarmTime.Hours = nhrs;
 800de72:	2108      	movs	r1, #8
 800de74:	187b      	adds	r3, r7, r1
 800de76:	2265      	movs	r2, #101	@ 0x65
 800de78:	18ba      	adds	r2, r7, r2
 800de7a:	7812      	ldrb	r2, [r2, #0]
 800de7c:	701a      	strb	r2, [r3, #0]
        sAlarm.AlarmTime.Minutes = nmin;
 800de7e:	187b      	adds	r3, r7, r1
 800de80:	2266      	movs	r2, #102	@ 0x66
 800de82:	18ba      	adds	r2, r7, r2
 800de84:	7812      	ldrb	r2, [r2, #0]
 800de86:	705a      	strb	r2, [r3, #1]
        sAlarm.AlarmTime.Seconds = nsec;
 800de88:	187b      	adds	r3, r7, r1
 800de8a:	2267      	movs	r2, #103	@ 0x67
 800de8c:	18ba      	adds	r2, r7, r2
 800de8e:	7812      	ldrb	r2, [r2, #0]
 800de90:	709a      	strb	r2, [r3, #2]
        sAlarm.AlarmTime.SubSeconds = 0;
 800de92:	0008      	movs	r0, r1
 800de94:	183b      	adds	r3, r7, r0
 800de96:	2200      	movs	r2, #0
 800de98:	605a      	str	r2, [r3, #4]
        sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800de9a:	183b      	adds	r3, r7, r0
 800de9c:	2200      	movs	r2, #0
 800de9e:	60da      	str	r2, [r3, #12]
        sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800dea0:	183b      	adds	r3, r7, r0
 800dea2:	2200      	movs	r2, #0
 800dea4:	611a      	str	r2, [r3, #16]
        sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800dea6:	183b      	adds	r3, r7, r0
 800dea8:	2280      	movs	r2, #128	@ 0x80
 800deaa:	0612      	lsls	r2, r2, #24
 800deac:	615a      	str	r2, [r3, #20]
        sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800deae:	183b      	adds	r3, r7, r0
 800deb0:	2200      	movs	r2, #0
 800deb2:	619a      	str	r2, [r3, #24]
        sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800deb4:	183b      	adds	r3, r7, r0
 800deb6:	2200      	movs	r2, #0
 800deb8:	621a      	str	r2, [r3, #32]
        sAlarm.AlarmDateWeekDay = 1;
 800deba:	183b      	adds	r3, r7, r0
 800debc:	2224      	movs	r2, #36	@ 0x24
 800debe:	2101      	movs	r1, #1
 800dec0:	5499      	strb	r1, [r3, r2]
        sAlarm.Alarm = RTC_ALARM_A;
 800dec2:	0001      	movs	r1, r0
 800dec4:	187b      	adds	r3, r7, r1
 800dec6:	2280      	movs	r2, #128	@ 0x80
 800dec8:	0052      	lsls	r2, r2, #1
 800deca:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 800decc:	1879      	adds	r1, r7, r1
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2200      	movs	r2, #0
 800ded2:	0018      	movs	r0, r3
 800ded4:	f008 fc3c 	bl	8016750 <HAL_RTC_SetAlarm_IT>
            sAlarm.Alarm = RTC_ALARM_A;
            
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
        }
    }
 800ded8:	e094      	b.n	800e004 <HAL_RTC_AlarmAEventCallback+0x240>
        alarm_elapsed_sec++;
 800deda:	4b4d      	ldr	r3, [pc, #308]	@ (800e010 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dedc:	781b      	ldrb	r3, [r3, #0]
 800dede:	3301      	adds	r3, #1
 800dee0:	b2da      	uxtb	r2, r3
 800dee2:	4b4b      	ldr	r3, [pc, #300]	@ (800e010 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dee4:	701a      	strb	r2, [r3, #0]
        if (alarm_elapsed_sec >= alarm_duration_sec)
 800dee6:	4b4a      	ldr	r3, [pc, #296]	@ (800e010 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dee8:	781a      	ldrb	r2, [r3, #0]
 800deea:	4b4b      	ldr	r3, [pc, #300]	@ (800e018 <HAL_RTC_AlarmAEventCallback+0x254>)
 800deec:	781b      	ldrb	r3, [r3, #0]
 800deee:	429a      	cmp	r2, r3
 800def0:	d310      	bcc.n	800df14 <HAL_RTC_AlarmAEventCallback+0x150>
            alarm_active = 0;
 800def2:	4b46      	ldr	r3, [pc, #280]	@ (800e00c <HAL_RTC_AlarmAEventCallback+0x248>)
 800def4:	2200      	movs	r2, #0
 800def6:	701a      	strb	r2, [r3, #0]
            alarm_elapsed_sec = 0;
 800def8:	4b45      	ldr	r3, [pc, #276]	@ (800e010 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800defa:	2200      	movs	r2, #0
 800defc:	701a      	strb	r2, [r3, #0]
            RTC_AlarmTrigger = 0;
 800defe:	4b45      	ldr	r3, [pc, #276]	@ (800e014 <HAL_RTC_AlarmAEventCallback+0x250>)
 800df00:	2200      	movs	r2, #0
 800df02:	701a      	strb	r2, [r3, #0]
            HAL_RTC_DeactivateAlarm(hrtc_ptr, RTC_ALARM_A);
 800df04:	2380      	movs	r3, #128	@ 0x80
 800df06:	005a      	lsls	r2, r3, #1
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	0011      	movs	r1, r2
 800df0c:	0018      	movs	r0, r3
 800df0e:	f008 fd2f 	bl	8016970 <HAL_RTC_DeactivateAlarm>
 800df12:	e077      	b.n	800e004 <HAL_RTC_AlarmAEventCallback+0x240>
            RTC_TimeTypeDef sTime = {0};
 800df14:	2438      	movs	r4, #56	@ 0x38
 800df16:	193b      	adds	r3, r7, r4
 800df18:	0018      	movs	r0, r3
 800df1a:	2314      	movs	r3, #20
 800df1c:	001a      	movs	r2, r3
 800df1e:	2100      	movs	r1, #0
 800df20:	f013 f80c 	bl	8020f3c <memset>
            RTC_AlarmTypeDef sAlarm = {0};
 800df24:	2308      	movs	r3, #8
 800df26:	18fb      	adds	r3, r7, r3
 800df28:	0018      	movs	r0, r3
 800df2a:	2330      	movs	r3, #48	@ 0x30
 800df2c:	001a      	movs	r2, r3
 800df2e:	2100      	movs	r1, #0
 800df30:	f013 f804 	bl	8020f3c <memset>
            HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 800df34:	1939      	adds	r1, r7, r4
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2200      	movs	r2, #0
 800df3a:	0018      	movs	r0, r3
 800df3c:	f008 fab0 	bl	80164a0 <HAL_RTC_GetTime>
            uint8_t nsec = sTime.Seconds + 1;
 800df40:	0021      	movs	r1, r4
 800df42:	193b      	adds	r3, r7, r4
 800df44:	789a      	ldrb	r2, [r3, #2]
 800df46:	2464      	movs	r4, #100	@ 0x64
 800df48:	193b      	adds	r3, r7, r4
 800df4a:	3201      	adds	r2, #1
 800df4c:	701a      	strb	r2, [r3, #0]
            uint8_t nmin = sTime.Minutes;
 800df4e:	2063      	movs	r0, #99	@ 0x63
 800df50:	183b      	adds	r3, r7, r0
 800df52:	187a      	adds	r2, r7, r1
 800df54:	7852      	ldrb	r2, [r2, #1]
 800df56:	701a      	strb	r2, [r3, #0]
            uint8_t nhrs = sTime.Hours;
 800df58:	2562      	movs	r5, #98	@ 0x62
 800df5a:	197b      	adds	r3, r7, r5
 800df5c:	187a      	adds	r2, r7, r1
 800df5e:	7812      	ldrb	r2, [r2, #0]
 800df60:	701a      	strb	r2, [r3, #0]
            if (nsec >= 60)
 800df62:	193b      	adds	r3, r7, r4
 800df64:	781b      	ldrb	r3, [r3, #0]
 800df66:	2b3b      	cmp	r3, #59	@ 0x3b
 800df68:	d919      	bls.n	800df9e <HAL_RTC_AlarmAEventCallback+0x1da>
                nsec = 0;
 800df6a:	193b      	adds	r3, r7, r4
 800df6c:	2200      	movs	r2, #0
 800df6e:	701a      	strb	r2, [r3, #0]
                nmin++;
 800df70:	183b      	adds	r3, r7, r0
 800df72:	781a      	ldrb	r2, [r3, #0]
 800df74:	183b      	adds	r3, r7, r0
 800df76:	3201      	adds	r2, #1
 800df78:	701a      	strb	r2, [r3, #0]
                if (nmin >= 60)
 800df7a:	183b      	adds	r3, r7, r0
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	2b3b      	cmp	r3, #59	@ 0x3b
 800df80:	d90d      	bls.n	800df9e <HAL_RTC_AlarmAEventCallback+0x1da>
                    nmin = 0;
 800df82:	183b      	adds	r3, r7, r0
 800df84:	2200      	movs	r2, #0
 800df86:	701a      	strb	r2, [r3, #0]
                    nhrs = (nhrs + 1) % 24;
 800df88:	197b      	adds	r3, r7, r5
 800df8a:	781b      	ldrb	r3, [r3, #0]
 800df8c:	3301      	adds	r3, #1
 800df8e:	2118      	movs	r1, #24
 800df90:	0018      	movs	r0, r3
 800df92:	f7f2 fa4f 	bl	8000434 <__aeabi_idivmod>
 800df96:	000b      	movs	r3, r1
 800df98:	001a      	movs	r2, r3
 800df9a:	197b      	adds	r3, r7, r5
 800df9c:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Hours = nhrs;
 800df9e:	2108      	movs	r1, #8
 800dfa0:	187b      	adds	r3, r7, r1
 800dfa2:	2262      	movs	r2, #98	@ 0x62
 800dfa4:	18ba      	adds	r2, r7, r2
 800dfa6:	7812      	ldrb	r2, [r2, #0]
 800dfa8:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Minutes = nmin;
 800dfaa:	187b      	adds	r3, r7, r1
 800dfac:	2263      	movs	r2, #99	@ 0x63
 800dfae:	18ba      	adds	r2, r7, r2
 800dfb0:	7812      	ldrb	r2, [r2, #0]
 800dfb2:	705a      	strb	r2, [r3, #1]
            sAlarm.AlarmTime.Seconds = nsec;
 800dfb4:	187b      	adds	r3, r7, r1
 800dfb6:	2264      	movs	r2, #100	@ 0x64
 800dfb8:	18ba      	adds	r2, r7, r2
 800dfba:	7812      	ldrb	r2, [r2, #0]
 800dfbc:	709a      	strb	r2, [r3, #2]
            sAlarm.AlarmTime.SubSeconds = 0;
 800dfbe:	0008      	movs	r0, r1
 800dfc0:	183b      	adds	r3, r7, r0
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	605a      	str	r2, [r3, #4]
            sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800dfc6:	183b      	adds	r3, r7, r0
 800dfc8:	2200      	movs	r2, #0
 800dfca:	60da      	str	r2, [r3, #12]
            sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800dfcc:	183b      	adds	r3, r7, r0
 800dfce:	2200      	movs	r2, #0
 800dfd0:	611a      	str	r2, [r3, #16]
            sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800dfd2:	183b      	adds	r3, r7, r0
 800dfd4:	2280      	movs	r2, #128	@ 0x80
 800dfd6:	0612      	lsls	r2, r2, #24
 800dfd8:	615a      	str	r2, [r3, #20]
            sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800dfda:	183b      	adds	r3, r7, r0
 800dfdc:	2200      	movs	r2, #0
 800dfde:	619a      	str	r2, [r3, #24]
            sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800dfe0:	183b      	adds	r3, r7, r0
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	621a      	str	r2, [r3, #32]
            sAlarm.AlarmDateWeekDay = 1;
 800dfe6:	183b      	adds	r3, r7, r0
 800dfe8:	2224      	movs	r2, #36	@ 0x24
 800dfea:	2101      	movs	r1, #1
 800dfec:	5499      	strb	r1, [r3, r2]
            sAlarm.Alarm = RTC_ALARM_A;
 800dfee:	0001      	movs	r1, r0
 800dff0:	187b      	adds	r3, r7, r1
 800dff2:	2280      	movs	r2, #128	@ 0x80
 800dff4:	0052      	lsls	r2, r2, #1
 800dff6:	62da      	str	r2, [r3, #44]	@ 0x2c
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 800dff8:	1879      	adds	r1, r7, r1
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	2200      	movs	r2, #0
 800dffe:	0018      	movs	r0, r3
 800e000:	f008 fba6 	bl	8016750 <HAL_RTC_SetAlarm_IT>
 800e004:	46c0      	nop			@ (mov r8, r8)
 800e006:	46bd      	mov	sp, r7
 800e008:	b01a      	add	sp, #104	@ 0x68
 800e00a:	bdb0      	pop	{r4, r5, r7, pc}
 800e00c:	20003afa 	.word	0x20003afa
 800e010:	20003af9 	.word	0x20003af9
 800e014:	20003afb 	.word	0x20003afb
 800e018:	20003af8 	.word	0x20003af8

0800e01c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b082      	sub	sp, #8
 800e020:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800e022:	1dfb      	adds	r3, r7, #7
 800e024:	2200      	movs	r2, #0
 800e026:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800e028:	2003      	movs	r0, #3
 800e02a:	f000 f80f 	bl	800e04c <HAL_InitTick>
 800e02e:	1e03      	subs	r3, r0, #0
 800e030:	d003      	beq.n	800e03a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800e032:	1dfb      	adds	r3, r7, #7
 800e034:	2201      	movs	r2, #1
 800e036:	701a      	strb	r2, [r3, #0]
 800e038:	e001      	b.n	800e03e <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800e03a:	f7f6 fc19 	bl	8004870 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800e03e:	1dfb      	adds	r3, r7, #7
 800e040:	781b      	ldrb	r3, [r3, #0]
}
 800e042:	0018      	movs	r0, r3
 800e044:	46bd      	mov	sp, r7
 800e046:	b002      	add	sp, #8
 800e048:	bd80      	pop	{r7, pc}
	...

0800e04c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e04c:	b590      	push	{r4, r7, lr}
 800e04e:	b085      	sub	sp, #20
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800e054:	230f      	movs	r3, #15
 800e056:	18fb      	adds	r3, r7, r3
 800e058:	2200      	movs	r2, #0
 800e05a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0U)
 800e05c:	4b1d      	ldr	r3, [pc, #116]	@ (800e0d4 <HAL_InitTick+0x88>)
 800e05e:	781b      	ldrb	r3, [r3, #0]
 800e060:	2b00      	cmp	r3, #0
 800e062:	d02b      	beq.n	800e0bc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800e064:	4b1c      	ldr	r3, [pc, #112]	@ (800e0d8 <HAL_InitTick+0x8c>)
 800e066:	681c      	ldr	r4, [r3, #0]
 800e068:	4b1a      	ldr	r3, [pc, #104]	@ (800e0d4 <HAL_InitTick+0x88>)
 800e06a:	781b      	ldrb	r3, [r3, #0]
 800e06c:	0019      	movs	r1, r3
 800e06e:	23fa      	movs	r3, #250	@ 0xfa
 800e070:	0098      	lsls	r0, r3, #2
 800e072:	f7f2 f86f 	bl	8000154 <__udivsi3>
 800e076:	0003      	movs	r3, r0
 800e078:	0019      	movs	r1, r3
 800e07a:	0020      	movs	r0, r4
 800e07c:	f7f2 f86a 	bl	8000154 <__udivsi3>
 800e080:	0003      	movs	r3, r0
 800e082:	0018      	movs	r0, r3
 800e084:	f001 fe01 	bl	800fc8a <HAL_SYSTICK_Config>
 800e088:	1e03      	subs	r3, r0, #0
 800e08a:	d112      	bne.n	800e0b2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2b03      	cmp	r3, #3
 800e090:	d80a      	bhi.n	800e0a8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e092:	6879      	ldr	r1, [r7, #4]
 800e094:	2301      	movs	r3, #1
 800e096:	425b      	negs	r3, r3
 800e098:	2200      	movs	r2, #0
 800e09a:	0018      	movs	r0, r3
 800e09c:	f001 fdc0 	bl	800fc20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800e0a0:	4b0e      	ldr	r3, [pc, #56]	@ (800e0dc <HAL_InitTick+0x90>)
 800e0a2:	687a      	ldr	r2, [r7, #4]
 800e0a4:	601a      	str	r2, [r3, #0]
 800e0a6:	e00d      	b.n	800e0c4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800e0a8:	230f      	movs	r3, #15
 800e0aa:	18fb      	adds	r3, r7, r3
 800e0ac:	2201      	movs	r2, #1
 800e0ae:	701a      	strb	r2, [r3, #0]
 800e0b0:	e008      	b.n	800e0c4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800e0b2:	230f      	movs	r3, #15
 800e0b4:	18fb      	adds	r3, r7, r3
 800e0b6:	2201      	movs	r2, #1
 800e0b8:	701a      	strb	r2, [r3, #0]
 800e0ba:	e003      	b.n	800e0c4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800e0bc:	230f      	movs	r3, #15
 800e0be:	18fb      	adds	r3, r7, r3
 800e0c0:	2201      	movs	r2, #1
 800e0c2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800e0c4:	230f      	movs	r3, #15
 800e0c6:	18fb      	adds	r3, r7, r3
 800e0c8:	781b      	ldrb	r3, [r3, #0]
}
 800e0ca:	0018      	movs	r0, r3
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	b005      	add	sp, #20
 800e0d0:	bd90      	pop	{r4, r7, pc}
 800e0d2:	46c0      	nop			@ (mov r8, r8)
 800e0d4:	20000024 	.word	0x20000024
 800e0d8:	20000000 	.word	0x20000000
 800e0dc:	20000020 	.word	0x20000020

0800e0e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800e0e4:	4b05      	ldr	r3, [pc, #20]	@ (800e0fc <HAL_IncTick+0x1c>)
 800e0e6:	781b      	ldrb	r3, [r3, #0]
 800e0e8:	001a      	movs	r2, r3
 800e0ea:	4b05      	ldr	r3, [pc, #20]	@ (800e100 <HAL_IncTick+0x20>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	18d2      	adds	r2, r2, r3
 800e0f0:	4b03      	ldr	r3, [pc, #12]	@ (800e100 <HAL_IncTick+0x20>)
 800e0f2:	601a      	str	r2, [r3, #0]
}
 800e0f4:	46c0      	nop			@ (mov r8, r8)
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}
 800e0fa:	46c0      	nop			@ (mov r8, r8)
 800e0fc:	20000024 	.word	0x20000024
 800e100:	20003b00 	.word	0x20003b00

0800e104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e104:	b580      	push	{r7, lr}
 800e106:	af00      	add	r7, sp, #0
  return uwTick;
 800e108:	4b02      	ldr	r3, [pc, #8]	@ (800e114 <HAL_GetTick+0x10>)
 800e10a:	681b      	ldr	r3, [r3, #0]
}
 800e10c:	0018      	movs	r0, r3
 800e10e:	46bd      	mov	sp, r7
 800e110:	bd80      	pop	{r7, pc}
 800e112:	46c0      	nop			@ (mov r8, r8)
 800e114:	20003b00 	.word	0x20003b00

0800e118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b084      	sub	sp, #16
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800e120:	f7ff fff0 	bl	800e104 <HAL_GetTick>
 800e124:	0003      	movs	r3, r0
 800e126:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	3301      	adds	r3, #1
 800e130:	d005      	beq.n	800e13e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800e132:	4b0a      	ldr	r3, [pc, #40]	@ (800e15c <HAL_Delay+0x44>)
 800e134:	781b      	ldrb	r3, [r3, #0]
 800e136:	001a      	movs	r2, r3
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	189b      	adds	r3, r3, r2
 800e13c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800e13e:	46c0      	nop			@ (mov r8, r8)
 800e140:	f7ff ffe0 	bl	800e104 <HAL_GetTick>
 800e144:	0002      	movs	r2, r0
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	1ad3      	subs	r3, r2, r3
 800e14a:	68fa      	ldr	r2, [r7, #12]
 800e14c:	429a      	cmp	r2, r3
 800e14e:	d8f7      	bhi.n	800e140 <HAL_Delay+0x28>
  {
  }
}
 800e150:	46c0      	nop			@ (mov r8, r8)
 800e152:	46c0      	nop			@ (mov r8, r8)
 800e154:	46bd      	mov	sp, r7
 800e156:	b004      	add	sp, #16
 800e158:	bd80      	pop	{r7, pc}
 800e15a:	46c0      	nop			@ (mov r8, r8)
 800e15c:	20000024 	.word	0x20000024

0800e160 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b082      	sub	sp, #8
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	4a05      	ldr	r2, [pc, #20]	@ (800e184 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800e170:	401a      	ands	r2, r3
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	431a      	orrs	r2, r3
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	601a      	str	r2, [r3, #0]
}
 800e17a:	46c0      	nop			@ (mov r8, r8)
 800e17c:	46bd      	mov	sp, r7
 800e17e:	b002      	add	sp, #8
 800e180:	bd80      	pop	{r7, pc}
 800e182:	46c0      	nop			@ (mov r8, r8)
 800e184:	fe3fffff 	.word	0xfe3fffff

0800e188 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b082      	sub	sp, #8
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681a      	ldr	r2, [r3, #0]
 800e194:	23e0      	movs	r3, #224	@ 0xe0
 800e196:	045b      	lsls	r3, r3, #17
 800e198:	4013      	ands	r3, r2
}
 800e19a:	0018      	movs	r0, r3
 800e19c:	46bd      	mov	sp, r7
 800e19e:	b002      	add	sp, #8
 800e1a0:	bd80      	pop	{r7, pc}

0800e1a2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800e1a2:	b580      	push	{r7, lr}
 800e1a4:	b084      	sub	sp, #16
 800e1a6:	af00      	add	r7, sp, #0
 800e1a8:	60f8      	str	r0, [r7, #12]
 800e1aa:	60b9      	str	r1, [r7, #8]
 800e1ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	695b      	ldr	r3, [r3, #20]
 800e1b2:	68ba      	ldr	r2, [r7, #8]
 800e1b4:	2104      	movs	r1, #4
 800e1b6:	400a      	ands	r2, r1
 800e1b8:	2107      	movs	r1, #7
 800e1ba:	4091      	lsls	r1, r2
 800e1bc:	000a      	movs	r2, r1
 800e1be:	43d2      	mvns	r2, r2
 800e1c0:	401a      	ands	r2, r3
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	2104      	movs	r1, #4
 800e1c6:	400b      	ands	r3, r1
 800e1c8:	6879      	ldr	r1, [r7, #4]
 800e1ca:	4099      	lsls	r1, r3
 800e1cc:	000b      	movs	r3, r1
 800e1ce:	431a      	orrs	r2, r3
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800e1d4:	46c0      	nop			@ (mov r8, r8)
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	b004      	add	sp, #16
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b082      	sub	sp, #8
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
 800e1e4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	695b      	ldr	r3, [r3, #20]
 800e1ea:	683a      	ldr	r2, [r7, #0]
 800e1ec:	2104      	movs	r1, #4
 800e1ee:	400a      	ands	r2, r1
 800e1f0:	2107      	movs	r1, #7
 800e1f2:	4091      	lsls	r1, r2
 800e1f4:	000a      	movs	r2, r1
 800e1f6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	2104      	movs	r1, #4
 800e1fc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800e1fe:	40da      	lsrs	r2, r3
 800e200:	0013      	movs	r3, r2
}
 800e202:	0018      	movs	r0, r3
 800e204:	46bd      	mov	sp, r7
 800e206:	b002      	add	sp, #8
 800e208:	bd80      	pop	{r7, pc}

0800e20a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800e20a:	b580      	push	{r7, lr}
 800e20c:	b082      	sub	sp, #8
 800e20e:	af00      	add	r7, sp, #0
 800e210:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	68da      	ldr	r2, [r3, #12]
 800e216:	23c0      	movs	r3, #192	@ 0xc0
 800e218:	011b      	lsls	r3, r3, #4
 800e21a:	4013      	ands	r3, r2
 800e21c:	d101      	bne.n	800e222 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800e21e:	2301      	movs	r3, #1
 800e220:	e000      	b.n	800e224 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800e222:	2300      	movs	r3, #0
}
 800e224:	0018      	movs	r0, r3
 800e226:	46bd      	mov	sp, r7
 800e228:	b002      	add	sp, #8
 800e22a:	bd80      	pop	{r7, pc}

0800e22c <LL_ADC_REG_SetSequencerRanks>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b084      	sub	sp, #16
 800e230:	af00      	add	r7, sp, #0
 800e232:	60f8      	str	r0, [r7, #12]
 800e234:	60b9      	str	r1, [r7, #8]
 800e236:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e23c:	68ba      	ldr	r2, [r7, #8]
 800e23e:	211f      	movs	r1, #31
 800e240:	400a      	ands	r2, r1
 800e242:	210f      	movs	r1, #15
 800e244:	4091      	lsls	r1, r2
 800e246:	000a      	movs	r2, r1
 800e248:	43d2      	mvns	r2, r2
 800e24a:	401a      	ands	r2, r3
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	0e9b      	lsrs	r3, r3, #26
 800e250:	210f      	movs	r1, #15
 800e252:	4019      	ands	r1, r3
 800e254:	68bb      	ldr	r3, [r7, #8]
 800e256:	201f      	movs	r0, #31
 800e258:	4003      	ands	r3, r0
 800e25a:	4099      	lsls	r1, r3
 800e25c:	000b      	movs	r3, r1
 800e25e:	431a      	orrs	r2, r3
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800e264:	46c0      	nop			@ (mov r8, r8)
 800e266:	46bd      	mov	sp, r7
 800e268:	b004      	add	sp, #16
 800e26a:	bd80      	pop	{r7, pc}

0800e26c <LL_ADC_REG_SetSequencerChAdd>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b082      	sub	sp, #8
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
 800e274:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	025b      	lsls	r3, r3, #9
 800e27e:	0a5b      	lsrs	r3, r3, #9
 800e280:	431a      	orrs	r2, r3
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e286:	46c0      	nop			@ (mov r8, r8)
 800e288:	46bd      	mov	sp, r7
 800e28a:	b002      	add	sp, #8
 800e28c:	bd80      	pop	{r7, pc}

0800e28e <LL_ADC_REG_SetSequencerChRem>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800e28e:	b580      	push	{r7, lr}
 800e290:	b082      	sub	sp, #8
 800e292:	af00      	add	r7, sp, #0
 800e294:	6078      	str	r0, [r7, #4]
 800e296:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e29c:	683a      	ldr	r2, [r7, #0]
 800e29e:	0252      	lsls	r2, r2, #9
 800e2a0:	0a52      	lsrs	r2, r2, #9
 800e2a2:	43d2      	mvns	r2, r2
 800e2a4:	401a      	ands	r2, r3
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e2aa:	46c0      	nop			@ (mov r8, r8)
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	b002      	add	sp, #8
 800e2b0:	bd80      	pop	{r7, pc}

0800e2b2 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800e2b2:	b580      	push	{r7, lr}
 800e2b4:	b082      	sub	sp, #8
 800e2b6:	af00      	add	r7, sp, #0
 800e2b8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	68db      	ldr	r3, [r3, #12]
 800e2be:	2203      	movs	r2, #3
 800e2c0:	4013      	ands	r3, r2
}
 800e2c2:	0018      	movs	r0, r3
 800e2c4:	46bd      	mov	sp, r7
 800e2c6:	b002      	add	sp, #8
 800e2c8:	bd80      	pop	{r7, pc}
	...

0800e2cc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b084      	sub	sp, #16
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	60f8      	str	r0, [r7, #12]
 800e2d4:	60b9      	str	r1, [r7, #8]
 800e2d6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	695b      	ldr	r3, [r3, #20]
 800e2dc:	68ba      	ldr	r2, [r7, #8]
 800e2de:	0212      	lsls	r2, r2, #8
 800e2e0:	43d2      	mvns	r2, r2
 800e2e2:	401a      	ands	r2, r3
 800e2e4:	68bb      	ldr	r3, [r7, #8]
 800e2e6:	021b      	lsls	r3, r3, #8
 800e2e8:	6879      	ldr	r1, [r7, #4]
 800e2ea:	400b      	ands	r3, r1
 800e2ec:	4904      	ldr	r1, [pc, #16]	@ (800e300 <LL_ADC_SetChannelSamplingTime+0x34>)
 800e2ee:	400b      	ands	r3, r1
 800e2f0:	431a      	orrs	r2, r3
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800e2f6:	46c0      	nop			@ (mov r8, r8)
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	b004      	add	sp, #16
 800e2fc:	bd80      	pop	{r7, pc}
 800e2fe:	46c0      	nop			@ (mov r8, r8)
 800e300:	7fffff00 	.word	0x7fffff00

0800e304 <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  *         @arg @ref LL_ADC_AWD_CH_DACCH1_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b086      	sub	sp, #24
 800e308:	af00      	add	r7, sp, #0
 800e30a:	60f8      	str	r0, [r7, #12]
 800e30c:	60b9      	str	r1, [r7, #8]
 800e30e:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	4a11      	ldr	r2, [pc, #68]	@ (800e358 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800e314:	4293      	cmp	r3, r2
 800e316:	d103      	bne.n	800e320 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	330c      	adds	r3, #12
 800e31c:	617b      	str	r3, [r7, #20]
 800e31e:	e009      	b.n	800e334 <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	33a0      	adds	r3, #160	@ 0xa0
 800e324:	0019      	movs	r1, r3
 800e326:	68bb      	ldr	r3, [r7, #8]
 800e328:	0d5b      	lsrs	r3, r3, #21
 800e32a:	009b      	lsls	r3, r3, #2
 800e32c:	2204      	movs	r2, #4
 800e32e:	4013      	ands	r3, r2
 800e330:	18cb      	adds	r3, r1, r3
 800e332:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 800e334:	697b      	ldr	r3, [r7, #20]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	68ba      	ldr	r2, [r7, #8]
 800e33a:	4908      	ldr	r1, [pc, #32]	@ (800e35c <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 800e33c:	400a      	ands	r2, r1
 800e33e:	43d2      	mvns	r2, r2
 800e340:	401a      	ands	r2, r3
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	68b9      	ldr	r1, [r7, #8]
 800e346:	400b      	ands	r3, r1
 800e348:	431a      	orrs	r2, r3
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800e34e:	46c0      	nop			@ (mov r8, r8)
 800e350:	46bd      	mov	sp, r7
 800e352:	b006      	add	sp, #24
 800e354:	bd80      	pop	{r7, pc}
 800e356:	46c0      	nop			@ (mov r8, r8)
 800e358:	7cc00000 	.word	0x7cc00000
 800e35c:	7cc7ffff 	.word	0x7cc7ffff

0800e360 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b086      	sub	sp, #24
 800e364:	af00      	add	r7, sp, #0
 800e366:	60f8      	str	r0, [r7, #12]
 800e368:	60b9      	str	r1, [r7, #8]
 800e36a:	607a      	str	r2, [r7, #4]
 800e36c:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	3320      	adds	r3, #32
 800e372:	0018      	movs	r0, r3
 800e374:	68bb      	ldr	r3, [r7, #8]
 800e376:	0d1b      	lsrs	r3, r3, #20
 800e378:	2203      	movs	r2, #3
 800e37a:	401a      	ands	r2, r3
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	0d5b      	lsrs	r3, r3, #21
 800e380:	2101      	movs	r1, #1
 800e382:	400b      	ands	r3, r1
 800e384:	18d3      	adds	r3, r2, r3
 800e386:	009b      	lsls	r3, r3, #2
 800e388:	18c3      	adds	r3, r0, r3
 800e38a:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 800e38c:	697b      	ldr	r3, [r7, #20]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4a06      	ldr	r2, [pc, #24]	@ (800e3ac <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 800e392:	401a      	ands	r2, r3
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	0419      	lsls	r1, r3, #16
 800e398:	683b      	ldr	r3, [r7, #0]
 800e39a:	430b      	orrs	r3, r1
 800e39c:	431a      	orrs	r2, r3
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800e3a2:	46c0      	nop			@ (mov r8, r8)
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	b006      	add	sp, #24
 800e3a8:	bd80      	pop	{r7, pc}
 800e3aa:	46c0      	nop			@ (mov r8, r8)
 800e3ac:	f000f000 	.word	0xf000f000

0800e3b0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b082      	sub	sp, #8
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	689b      	ldr	r3, [r3, #8]
 800e3bc:	4a05      	ldr	r2, [pc, #20]	@ (800e3d4 <LL_ADC_EnableInternalRegulator+0x24>)
 800e3be:	4013      	ands	r3, r2
 800e3c0:	2280      	movs	r2, #128	@ 0x80
 800e3c2:	0552      	lsls	r2, r2, #21
 800e3c4:	431a      	orrs	r2, r3
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800e3ca:	46c0      	nop			@ (mov r8, r8)
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	b002      	add	sp, #8
 800e3d0:	bd80      	pop	{r7, pc}
 800e3d2:	46c0      	nop			@ (mov r8, r8)
 800e3d4:	6fffffe8 	.word	0x6fffffe8

0800e3d8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b082      	sub	sp, #8
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	689a      	ldr	r2, [r3, #8]
 800e3e4:	2380      	movs	r3, #128	@ 0x80
 800e3e6:	055b      	lsls	r3, r3, #21
 800e3e8:	401a      	ands	r2, r3
 800e3ea:	2380      	movs	r3, #128	@ 0x80
 800e3ec:	055b      	lsls	r3, r3, #21
 800e3ee:	429a      	cmp	r2, r3
 800e3f0:	d101      	bne.n	800e3f6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	e000      	b.n	800e3f8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800e3f6:	2300      	movs	r3, #0
}
 800e3f8:	0018      	movs	r0, r3
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	b002      	add	sp, #8
 800e3fe:	bd80      	pop	{r7, pc}

0800e400 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b082      	sub	sp, #8
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	689b      	ldr	r3, [r3, #8]
 800e40c:	4a04      	ldr	r2, [pc, #16]	@ (800e420 <LL_ADC_Enable+0x20>)
 800e40e:	4013      	ands	r3, r2
 800e410:	2201      	movs	r2, #1
 800e412:	431a      	orrs	r2, r3
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800e418:	46c0      	nop			@ (mov r8, r8)
 800e41a:	46bd      	mov	sp, r7
 800e41c:	b002      	add	sp, #8
 800e41e:	bd80      	pop	{r7, pc}
 800e420:	7fffffe8 	.word	0x7fffffe8

0800e424 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b082      	sub	sp, #8
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	689b      	ldr	r3, [r3, #8]
 800e430:	4a04      	ldr	r2, [pc, #16]	@ (800e444 <LL_ADC_Disable+0x20>)
 800e432:	4013      	ands	r3, r2
 800e434:	2202      	movs	r2, #2
 800e436:	431a      	orrs	r2, r3
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800e43c:	46c0      	nop			@ (mov r8, r8)
 800e43e:	46bd      	mov	sp, r7
 800e440:	b002      	add	sp, #8
 800e442:	bd80      	pop	{r7, pc}
 800e444:	7fffffe8 	.word	0x7fffffe8

0800e448 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	689b      	ldr	r3, [r3, #8]
 800e454:	2201      	movs	r2, #1
 800e456:	4013      	ands	r3, r2
 800e458:	2b01      	cmp	r3, #1
 800e45a:	d101      	bne.n	800e460 <LL_ADC_IsEnabled+0x18>
 800e45c:	2301      	movs	r3, #1
 800e45e:	e000      	b.n	800e462 <LL_ADC_IsEnabled+0x1a>
 800e460:	2300      	movs	r3, #0
}
 800e462:	0018      	movs	r0, r3
 800e464:	46bd      	mov	sp, r7
 800e466:	b002      	add	sp, #8
 800e468:	bd80      	pop	{r7, pc}

0800e46a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800e46a:	b580      	push	{r7, lr}
 800e46c:	b082      	sub	sp, #8
 800e46e:	af00      	add	r7, sp, #0
 800e470:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	689b      	ldr	r3, [r3, #8]
 800e476:	2202      	movs	r2, #2
 800e478:	4013      	ands	r3, r2
 800e47a:	2b02      	cmp	r3, #2
 800e47c:	d101      	bne.n	800e482 <LL_ADC_IsDisableOngoing+0x18>
 800e47e:	2301      	movs	r3, #1
 800e480:	e000      	b.n	800e484 <LL_ADC_IsDisableOngoing+0x1a>
 800e482:	2300      	movs	r3, #0
}
 800e484:	0018      	movs	r0, r3
 800e486:	46bd      	mov	sp, r7
 800e488:	b002      	add	sp, #8
 800e48a:	bd80      	pop	{r7, pc}

0800e48c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b082      	sub	sp, #8
 800e490:	af00      	add	r7, sp, #0
 800e492:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	689b      	ldr	r3, [r3, #8]
 800e498:	4a04      	ldr	r2, [pc, #16]	@ (800e4ac <LL_ADC_REG_StartConversion+0x20>)
 800e49a:	4013      	ands	r3, r2
 800e49c:	2204      	movs	r2, #4
 800e49e:	431a      	orrs	r2, r3
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800e4a4:	46c0      	nop			@ (mov r8, r8)
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	b002      	add	sp, #8
 800e4aa:	bd80      	pop	{r7, pc}
 800e4ac:	7fffffe8 	.word	0x7fffffe8

0800e4b0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b082      	sub	sp, #8
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	689b      	ldr	r3, [r3, #8]
 800e4bc:	4a04      	ldr	r2, [pc, #16]	@ (800e4d0 <LL_ADC_REG_StopConversion+0x20>)
 800e4be:	4013      	ands	r3, r2
 800e4c0:	2210      	movs	r2, #16
 800e4c2:	431a      	orrs	r2, r3
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800e4c8:	46c0      	nop			@ (mov r8, r8)
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	b002      	add	sp, #8
 800e4ce:	bd80      	pop	{r7, pc}
 800e4d0:	7fffffe8 	.word	0x7fffffe8

0800e4d4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b082      	sub	sp, #8
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	689b      	ldr	r3, [r3, #8]
 800e4e0:	2204      	movs	r2, #4
 800e4e2:	4013      	ands	r3, r2
 800e4e4:	2b04      	cmp	r3, #4
 800e4e6:	d101      	bne.n	800e4ec <LL_ADC_REG_IsConversionOngoing+0x18>
 800e4e8:	2301      	movs	r3, #1
 800e4ea:	e000      	b.n	800e4ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 800e4ec:	2300      	movs	r3, #0
}
 800e4ee:	0018      	movs	r0, r3
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	b002      	add	sp, #8
 800e4f4:	bd80      	pop	{r7, pc}

0800e4f6 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 800e4f6:	b580      	push	{r7, lr}
 800e4f8:	b082      	sub	sp, #8
 800e4fa:	af00      	add	r7, sp, #0
 800e4fc:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2280      	movs	r2, #128	@ 0x80
 800e502:	601a      	str	r2, [r3, #0]
}
 800e504:	46c0      	nop			@ (mov r8, r8)
 800e506:	46bd      	mov	sp, r7
 800e508:	b002      	add	sp, #8
 800e50a:	bd80      	pop	{r7, pc}

0800e50c <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b082      	sub	sp, #8
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2280      	movs	r2, #128	@ 0x80
 800e518:	0052      	lsls	r2, r2, #1
 800e51a:	601a      	str	r2, [r3, #0]
}
 800e51c:	46c0      	nop			@ (mov r8, r8)
 800e51e:	46bd      	mov	sp, r7
 800e520:	b002      	add	sp, #8
 800e522:	bd80      	pop	{r7, pc}

0800e524 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b082      	sub	sp, #8
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2280      	movs	r2, #128	@ 0x80
 800e530:	0092      	lsls	r2, r2, #2
 800e532:	601a      	str	r2, [r3, #0]
}
 800e534:	46c0      	nop			@ (mov r8, r8)
 800e536:	46bd      	mov	sp, r7
 800e538:	b002      	add	sp, #8
 800e53a:	bd80      	pop	{r7, pc}

0800e53c <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b082      	sub	sp, #8
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	2280      	movs	r2, #128	@ 0x80
 800e54a:	431a      	orrs	r2, r3
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	605a      	str	r2, [r3, #4]
}
 800e550:	46c0      	nop			@ (mov r8, r8)
 800e552:	46bd      	mov	sp, r7
 800e554:	b002      	add	sp, #8
 800e556:	bd80      	pop	{r7, pc}

0800e558 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b082      	sub	sp, #8
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	685b      	ldr	r3, [r3, #4]
 800e564:	2280      	movs	r2, #128	@ 0x80
 800e566:	0052      	lsls	r2, r2, #1
 800e568:	431a      	orrs	r2, r3
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	605a      	str	r2, [r3, #4]
}
 800e56e:	46c0      	nop			@ (mov r8, r8)
 800e570:	46bd      	mov	sp, r7
 800e572:	b002      	add	sp, #8
 800e574:	bd80      	pop	{r7, pc}

0800e576 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800e576:	b580      	push	{r7, lr}
 800e578:	b082      	sub	sp, #8
 800e57a:	af00      	add	r7, sp, #0
 800e57c:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	685b      	ldr	r3, [r3, #4]
 800e582:	2280      	movs	r2, #128	@ 0x80
 800e584:	0092      	lsls	r2, r2, #2
 800e586:	431a      	orrs	r2, r3
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	605a      	str	r2, [r3, #4]
}
 800e58c:	46c0      	nop			@ (mov r8, r8)
 800e58e:	46bd      	mov	sp, r7
 800e590:	b002      	add	sp, #8
 800e592:	bd80      	pop	{r7, pc}

0800e594 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b082      	sub	sp, #8
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	685b      	ldr	r3, [r3, #4]
 800e5a0:	2280      	movs	r2, #128	@ 0x80
 800e5a2:	4393      	bics	r3, r2
 800e5a4:	001a      	movs	r2, r3
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	605a      	str	r2, [r3, #4]
}
 800e5aa:	46c0      	nop			@ (mov r8, r8)
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	b002      	add	sp, #8
 800e5b0:	bd80      	pop	{r7, pc}
	...

0800e5b4 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b082      	sub	sp, #8
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	685b      	ldr	r3, [r3, #4]
 800e5c0:	4a03      	ldr	r2, [pc, #12]	@ (800e5d0 <LL_ADC_DisableIT_AWD2+0x1c>)
 800e5c2:	401a      	ands	r2, r3
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	605a      	str	r2, [r3, #4]
}
 800e5c8:	46c0      	nop			@ (mov r8, r8)
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	b002      	add	sp, #8
 800e5ce:	bd80      	pop	{r7, pc}
 800e5d0:	fffffeff 	.word	0xfffffeff

0800e5d4 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b082      	sub	sp, #8
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	685b      	ldr	r3, [r3, #4]
 800e5e0:	4a03      	ldr	r2, [pc, #12]	@ (800e5f0 <LL_ADC_DisableIT_AWD3+0x1c>)
 800e5e2:	401a      	ands	r2, r3
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	605a      	str	r2, [r3, #4]
}
 800e5e8:	46c0      	nop			@ (mov r8, r8)
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	b002      	add	sp, #8
 800e5ee:	bd80      	pop	{r7, pc}
 800e5f0:	fffffdff 	.word	0xfffffdff

0800e5f4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b088      	sub	sp, #32
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e5fc:	231f      	movs	r3, #31
 800e5fe:	18fb      	adds	r3, r7, r3
 800e600:	2200      	movs	r2, #0
 800e602:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800e604:	2300      	movs	r3, #0
 800e606:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800e608:	2300      	movs	r3, #0
 800e60a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800e60c:	2300      	movs	r3, #0
 800e60e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d101      	bne.n	800e61a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800e616:	2301      	movs	r3, #1
 800e618:	e17f      	b.n	800e91a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d10a      	bne.n	800e638 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	0018      	movs	r0, r3
 800e626:	f7f6 f947 	bl	80048b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2200      	movs	r2, #0
 800e62e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2254      	movs	r2, #84	@ 0x54
 800e634:	2100      	movs	r1, #0
 800e636:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	0018      	movs	r0, r3
 800e63e:	f7ff fecb 	bl	800e3d8 <LL_ADC_IsInternalRegulatorEnabled>
 800e642:	1e03      	subs	r3, r0, #0
 800e644:	d115      	bne.n	800e672 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	0018      	movs	r0, r3
 800e64c:	f7ff feb0 	bl	800e3b0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800e650:	4bb4      	ldr	r3, [pc, #720]	@ (800e924 <HAL_ADC_Init+0x330>)
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	49b4      	ldr	r1, [pc, #720]	@ (800e928 <HAL_ADC_Init+0x334>)
 800e656:	0018      	movs	r0, r3
 800e658:	f7f1 fd7c 	bl	8000154 <__udivsi3>
 800e65c:	0003      	movs	r3, r0
 800e65e:	3301      	adds	r3, #1
 800e660:	005b      	lsls	r3, r3, #1
 800e662:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800e664:	e002      	b.n	800e66c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	3b01      	subs	r3, #1
 800e66a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d1f9      	bne.n	800e666 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	0018      	movs	r0, r3
 800e678:	f7ff feae 	bl	800e3d8 <LL_ADC_IsInternalRegulatorEnabled>
 800e67c:	1e03      	subs	r3, r0, #0
 800e67e:	d10f      	bne.n	800e6a0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e684:	2210      	movs	r2, #16
 800e686:	431a      	orrs	r2, r3
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e690:	2201      	movs	r2, #1
 800e692:	431a      	orrs	r2, r3
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800e698:	231f      	movs	r3, #31
 800e69a:	18fb      	adds	r3, r7, r3
 800e69c:	2201      	movs	r2, #1
 800e69e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	0018      	movs	r0, r3
 800e6a6:	f7ff ff15 	bl	800e4d4 <LL_ADC_REG_IsConversionOngoing>
 800e6aa:	0003      	movs	r3, r0
 800e6ac:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6b2:	2210      	movs	r2, #16
 800e6b4:	4013      	ands	r3, r2
 800e6b6:	d000      	beq.n	800e6ba <HAL_ADC_Init+0xc6>
 800e6b8:	e122      	b.n	800e900 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800e6ba:	693b      	ldr	r3, [r7, #16]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d000      	beq.n	800e6c2 <HAL_ADC_Init+0xce>
 800e6c0:	e11e      	b.n	800e900 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6c6:	4a99      	ldr	r2, [pc, #612]	@ (800e92c <HAL_ADC_Init+0x338>)
 800e6c8:	4013      	ands	r3, r2
 800e6ca:	2202      	movs	r2, #2
 800e6cc:	431a      	orrs	r2, r3
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	0018      	movs	r0, r3
 800e6d8:	f7ff feb6 	bl	800e448 <LL_ADC_IsEnabled>
 800e6dc:	1e03      	subs	r3, r0, #0
 800e6de:	d000      	beq.n	800e6e2 <HAL_ADC_Init+0xee>
 800e6e0:	e0ad      	b.n	800e83e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	7e1b      	ldrb	r3, [r3, #24]
 800e6ea:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800e6ec:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	7e5b      	ldrb	r3, [r3, #25]
 800e6f2:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800e6f4:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	7e9b      	ldrb	r3, [r3, #26]
 800e6fa:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800e6fc:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e702:	2b00      	cmp	r3, #0
 800e704:	d002      	beq.n	800e70c <HAL_ADC_Init+0x118>
 800e706:	2380      	movs	r3, #128	@ 0x80
 800e708:	015b      	lsls	r3, r3, #5
 800e70a:	e000      	b.n	800e70e <HAL_ADC_Init+0x11a>
 800e70c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800e70e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800e714:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	691b      	ldr	r3, [r3, #16]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	da04      	bge.n	800e728 <HAL_ADC_Init+0x134>
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	691b      	ldr	r3, [r3, #16]
 800e722:	005b      	lsls	r3, r3, #1
 800e724:	085b      	lsrs	r3, r3, #1
 800e726:	e001      	b.n	800e72c <HAL_ADC_Init+0x138>
 800e728:	2380      	movs	r3, #128	@ 0x80
 800e72a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800e72c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	212c      	movs	r1, #44	@ 0x2c
 800e732:	5c5b      	ldrb	r3, [r3, r1]
 800e734:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800e736:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800e738:	69ba      	ldr	r2, [r7, #24]
 800e73a:	4313      	orrs	r3, r2
 800e73c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	2220      	movs	r2, #32
 800e742:	5c9b      	ldrb	r3, [r3, r2]
 800e744:	2b01      	cmp	r3, #1
 800e746:	d115      	bne.n	800e774 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	7e9b      	ldrb	r3, [r3, #26]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d105      	bne.n	800e75c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800e750:	69bb      	ldr	r3, [r7, #24]
 800e752:	2280      	movs	r2, #128	@ 0x80
 800e754:	0252      	lsls	r2, r2, #9
 800e756:	4313      	orrs	r3, r2
 800e758:	61bb      	str	r3, [r7, #24]
 800e75a:	e00b      	b.n	800e774 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e760:	2220      	movs	r2, #32
 800e762:	431a      	orrs	r2, r3
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e76c:	2201      	movs	r2, #1
 800e76e:	431a      	orrs	r2, r3
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d00a      	beq.n	800e792 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e780:	23e0      	movs	r3, #224	@ 0xe0
 800e782:	005b      	lsls	r3, r3, #1
 800e784:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800e78a:	4313      	orrs	r3, r2
 800e78c:	69ba      	ldr	r2, [r7, #24]
 800e78e:	4313      	orrs	r3, r2
 800e790:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	68db      	ldr	r3, [r3, #12]
 800e798:	4a65      	ldr	r2, [pc, #404]	@ (800e930 <HAL_ADC_Init+0x33c>)
 800e79a:	4013      	ands	r3, r2
 800e79c:	0019      	movs	r1, r3
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	69ba      	ldr	r2, [r7, #24]
 800e7a4:	430a      	orrs	r2, r1
 800e7a6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	685b      	ldr	r3, [r3, #4]
 800e7ac:	0f9b      	lsrs	r3, r3, #30
 800e7ae:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	697a      	ldr	r2, [r7, #20]
 800e7b8:	4313      	orrs	r3, r2
 800e7ba:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	223c      	movs	r2, #60	@ 0x3c
 800e7c0:	5c9b      	ldrb	r3, [r3, r2]
 800e7c2:	2b01      	cmp	r3, #1
 800e7c4:	d111      	bne.n	800e7ea <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	685b      	ldr	r3, [r3, #4]
 800e7ca:	0f9b      	lsrs	r3, r3, #30
 800e7cc:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e7d2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800e7d8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800e7de:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800e7e0:	697b      	ldr	r3, [r7, #20]
 800e7e2:	4313      	orrs	r3, r2
 800e7e4:	2201      	movs	r2, #1
 800e7e6:	4313      	orrs	r3, r2
 800e7e8:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	691b      	ldr	r3, [r3, #16]
 800e7f0:	4a50      	ldr	r2, [pc, #320]	@ (800e934 <HAL_ADC_Init+0x340>)
 800e7f2:	4013      	ands	r3, r2
 800e7f4:	0019      	movs	r1, r3
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	697a      	ldr	r2, [r7, #20]
 800e7fc:	430a      	orrs	r2, r1
 800e7fe:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	685a      	ldr	r2, [r3, #4]
 800e804:	23c0      	movs	r3, #192	@ 0xc0
 800e806:	061b      	lsls	r3, r3, #24
 800e808:	429a      	cmp	r2, r3
 800e80a:	d018      	beq.n	800e83e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800e810:	2380      	movs	r3, #128	@ 0x80
 800e812:	05db      	lsls	r3, r3, #23
 800e814:	429a      	cmp	r2, r3
 800e816:	d012      	beq.n	800e83e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800e81c:	2380      	movs	r3, #128	@ 0x80
 800e81e:	061b      	lsls	r3, r3, #24
 800e820:	429a      	cmp	r2, r3
 800e822:	d00c      	beq.n	800e83e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800e824:	4b44      	ldr	r3, [pc, #272]	@ (800e938 <HAL_ADC_Init+0x344>)
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	4a44      	ldr	r2, [pc, #272]	@ (800e93c <HAL_ADC_Init+0x348>)
 800e82a:	4013      	ands	r3, r2
 800e82c:	0019      	movs	r1, r3
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	685a      	ldr	r2, [r3, #4]
 800e832:	23f0      	movs	r3, #240	@ 0xf0
 800e834:	039b      	lsls	r3, r3, #14
 800e836:	401a      	ands	r2, r3
 800e838:	4b3f      	ldr	r3, [pc, #252]	@ (800e938 <HAL_ADC_Init+0x344>)
 800e83a:	430a      	orrs	r2, r1
 800e83c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	6818      	ldr	r0, [r3, #0]
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e846:	001a      	movs	r2, r3
 800e848:	2100      	movs	r1, #0
 800e84a:	f7ff fcaa 	bl	800e1a2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	6818      	ldr	r0, [r3, #0]
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e856:	493a      	ldr	r1, [pc, #232]	@ (800e940 <HAL_ADC_Init+0x34c>)
 800e858:	001a      	movs	r2, r3
 800e85a:	f7ff fca2 	bl	800e1a2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	691b      	ldr	r3, [r3, #16]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d109      	bne.n	800e87a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	2110      	movs	r1, #16
 800e872:	4249      	negs	r1, r1
 800e874:	430a      	orrs	r2, r1
 800e876:	629a      	str	r2, [r3, #40]	@ 0x28
 800e878:	e018      	b.n	800e8ac <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	691a      	ldr	r2, [r3, #16]
 800e87e:	2380      	movs	r3, #128	@ 0x80
 800e880:	039b      	lsls	r3, r3, #14
 800e882:	429a      	cmp	r2, r3
 800e884:	d112      	bne.n	800e8ac <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	69db      	ldr	r3, [r3, #28]
 800e890:	3b01      	subs	r3, #1
 800e892:	009b      	lsls	r3, r3, #2
 800e894:	221c      	movs	r2, #28
 800e896:	4013      	ands	r3, r2
 800e898:	2210      	movs	r2, #16
 800e89a:	4252      	negs	r2, r2
 800e89c:	409a      	lsls	r2, r3
 800e89e:	0011      	movs	r1, r2
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	430a      	orrs	r2, r1
 800e8aa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	2100      	movs	r1, #0
 800e8b2:	0018      	movs	r0, r3
 800e8b4:	f7ff fc92 	bl	800e1dc <LL_ADC_GetSamplingTimeCommonChannels>
 800e8b8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d10b      	bne.n	800e8da <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8cc:	2203      	movs	r2, #3
 800e8ce:	4393      	bics	r3, r2
 800e8d0:	2201      	movs	r2, #1
 800e8d2:	431a      	orrs	r2, r3
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e8d8:	e01c      	b.n	800e914 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8de:	2212      	movs	r2, #18
 800e8e0:	4393      	bics	r3, r2
 800e8e2:	2210      	movs	r2, #16
 800e8e4:	431a      	orrs	r2, r3
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e8ee:	2201      	movs	r2, #1
 800e8f0:	431a      	orrs	r2, r3
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800e8f6:	231f      	movs	r3, #31
 800e8f8:	18fb      	adds	r3, r7, r3
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e8fe:	e009      	b.n	800e914 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e904:	2210      	movs	r2, #16
 800e906:	431a      	orrs	r2, r3
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800e90c:	231f      	movs	r3, #31
 800e90e:	18fb      	adds	r3, r7, r3
 800e910:	2201      	movs	r2, #1
 800e912:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800e914:	231f      	movs	r3, #31
 800e916:	18fb      	adds	r3, r7, r3
 800e918:	781b      	ldrb	r3, [r3, #0]
}
 800e91a:	0018      	movs	r0, r3
 800e91c:	46bd      	mov	sp, r7
 800e91e:	b008      	add	sp, #32
 800e920:	bd80      	pop	{r7, pc}
 800e922:	46c0      	nop			@ (mov r8, r8)
 800e924:	20000000 	.word	0x20000000
 800e928:	00030d40 	.word	0x00030d40
 800e92c:	fffffefd 	.word	0xfffffefd
 800e930:	ffde0201 	.word	0xffde0201
 800e934:	1ffffc02 	.word	0x1ffffc02
 800e938:	40012708 	.word	0x40012708
 800e93c:	ffc3ffff 	.word	0xffc3ffff
 800e940:	7fffff04 	.word	0x7fffff04

0800e944 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800e944:	b5b0      	push	{r4, r5, r7, lr}
 800e946:	b084      	sub	sp, #16
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	0018      	movs	r0, r3
 800e952:	f7ff fdbf 	bl	800e4d4 <LL_ADC_REG_IsConversionOngoing>
 800e956:	1e03      	subs	r3, r0, #0
 800e958:	d135      	bne.n	800e9c6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	2254      	movs	r2, #84	@ 0x54
 800e95e:	5c9b      	ldrb	r3, [r3, r2]
 800e960:	2b01      	cmp	r3, #1
 800e962:	d101      	bne.n	800e968 <HAL_ADC_Start+0x24>
 800e964:	2302      	movs	r3, #2
 800e966:	e035      	b.n	800e9d4 <HAL_ADC_Start+0x90>
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2254      	movs	r2, #84	@ 0x54
 800e96c:	2101      	movs	r1, #1
 800e96e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800e970:	250f      	movs	r5, #15
 800e972:	197c      	adds	r4, r7, r5
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	0018      	movs	r0, r3
 800e978:	f000 fde8 	bl	800f54c <ADC_Enable>
 800e97c:	0003      	movs	r3, r0
 800e97e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800e980:	197b      	adds	r3, r7, r5
 800e982:	781b      	ldrb	r3, [r3, #0]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d119      	bne.n	800e9bc <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e98c:	4a13      	ldr	r2, [pc, #76]	@ (800e9dc <HAL_ADC_Start+0x98>)
 800e98e:	4013      	ands	r3, r2
 800e990:	2280      	movs	r2, #128	@ 0x80
 800e992:	0052      	lsls	r2, r2, #1
 800e994:	431a      	orrs	r2, r3
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	2200      	movs	r2, #0
 800e99e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	221c      	movs	r2, #28
 800e9a6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	2254      	movs	r2, #84	@ 0x54
 800e9ac:	2100      	movs	r1, #0
 800e9ae:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	0018      	movs	r0, r3
 800e9b6:	f7ff fd69 	bl	800e48c <LL_ADC_REG_StartConversion>
 800e9ba:	e008      	b.n	800e9ce <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2254      	movs	r2, #84	@ 0x54
 800e9c0:	2100      	movs	r1, #0
 800e9c2:	5499      	strb	r1, [r3, r2]
 800e9c4:	e003      	b.n	800e9ce <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800e9c6:	230f      	movs	r3, #15
 800e9c8:	18fb      	adds	r3, r7, r3
 800e9ca:	2202      	movs	r2, #2
 800e9cc:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800e9ce:	230f      	movs	r3, #15
 800e9d0:	18fb      	adds	r3, r7, r3
 800e9d2:	781b      	ldrb	r3, [r3, #0]
}
 800e9d4:	0018      	movs	r0, r3
 800e9d6:	46bd      	mov	sp, r7
 800e9d8:	b004      	add	sp, #16
 800e9da:	bdb0      	pop	{r4, r5, r7, pc}
 800e9dc:	fffff0fe 	.word	0xfffff0fe

0800e9e0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800e9e0:	b5b0      	push	{r4, r5, r7, lr}
 800e9e2:	b084      	sub	sp, #16
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	2254      	movs	r2, #84	@ 0x54
 800e9ec:	5c9b      	ldrb	r3, [r3, r2]
 800e9ee:	2b01      	cmp	r3, #1
 800e9f0:	d101      	bne.n	800e9f6 <HAL_ADC_Stop+0x16>
 800e9f2:	2302      	movs	r3, #2
 800e9f4:	e029      	b.n	800ea4a <HAL_ADC_Stop+0x6a>
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2254      	movs	r2, #84	@ 0x54
 800e9fa:	2101      	movs	r1, #1
 800e9fc:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800e9fe:	250f      	movs	r5, #15
 800ea00:	197c      	adds	r4, r7, r5
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	0018      	movs	r0, r3
 800ea06:	f000 fd5f 	bl	800f4c8 <ADC_ConversionStop>
 800ea0a:	0003      	movs	r3, r0
 800ea0c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800ea0e:	197b      	adds	r3, r7, r5
 800ea10:	781b      	ldrb	r3, [r3, #0]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d112      	bne.n	800ea3c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800ea16:	197c      	adds	r4, r7, r5
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	0018      	movs	r0, r3
 800ea1c:	f000 fe1c 	bl	800f658 <ADC_Disable>
 800ea20:	0003      	movs	r3, r0
 800ea22:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800ea24:	197b      	adds	r3, r7, r5
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d107      	bne.n	800ea3c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea30:	4a08      	ldr	r2, [pc, #32]	@ (800ea54 <HAL_ADC_Stop+0x74>)
 800ea32:	4013      	ands	r3, r2
 800ea34:	2201      	movs	r2, #1
 800ea36:	431a      	orrs	r2, r3
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2254      	movs	r2, #84	@ 0x54
 800ea40:	2100      	movs	r1, #0
 800ea42:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800ea44:	230f      	movs	r3, #15
 800ea46:	18fb      	adds	r3, r7, r3
 800ea48:	781b      	ldrb	r3, [r3, #0]
}
 800ea4a:	0018      	movs	r0, r3
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	b004      	add	sp, #16
 800ea50:	bdb0      	pop	{r4, r5, r7, pc}
 800ea52:	46c0      	nop			@ (mov r8, r8)
 800ea54:	fffffefe 	.word	0xfffffefe

0800ea58 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b084      	sub	sp, #16
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
 800ea60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	695b      	ldr	r3, [r3, #20]
 800ea66:	2b08      	cmp	r3, #8
 800ea68:	d102      	bne.n	800ea70 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800ea6a:	2308      	movs	r3, #8
 800ea6c:	60fb      	str	r3, [r7, #12]
 800ea6e:	e00f      	b.n	800ea90 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	68db      	ldr	r3, [r3, #12]
 800ea76:	2201      	movs	r2, #1
 800ea78:	4013      	ands	r3, r2
 800ea7a:	d007      	beq.n	800ea8c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea80:	2220      	movs	r2, #32
 800ea82:	431a      	orrs	r2, r3
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800ea88:	2301      	movs	r3, #1
 800ea8a:	e072      	b.n	800eb72 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800ea8c:	2304      	movs	r3, #4
 800ea8e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800ea90:	f7ff fb38 	bl	800e104 <HAL_GetTick>
 800ea94:	0003      	movs	r3, r0
 800ea96:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800ea98:	e01f      	b.n	800eada <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	3301      	adds	r3, #1
 800ea9e:	d01c      	beq.n	800eada <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800eaa0:	f7ff fb30 	bl	800e104 <HAL_GetTick>
 800eaa4:	0002      	movs	r2, r0
 800eaa6:	68bb      	ldr	r3, [r7, #8]
 800eaa8:	1ad3      	subs	r3, r2, r3
 800eaaa:	683a      	ldr	r2, [r7, #0]
 800eaac:	429a      	cmp	r2, r3
 800eaae:	d302      	bcc.n	800eab6 <HAL_ADC_PollForConversion+0x5e>
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d111      	bne.n	800eada <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	68fa      	ldr	r2, [r7, #12]
 800eabe:	4013      	ands	r3, r2
 800eac0:	d10b      	bne.n	800eada <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eac6:	2204      	movs	r2, #4
 800eac8:	431a      	orrs	r2, r3
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2254      	movs	r2, #84	@ 0x54
 800ead2:	2100      	movs	r1, #0
 800ead4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800ead6:	2303      	movs	r3, #3
 800ead8:	e04b      	b.n	800eb72 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	68fa      	ldr	r2, [r7, #12]
 800eae2:	4013      	ands	r3, r2
 800eae4:	d0d9      	beq.n	800ea9a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eaea:	2280      	movs	r2, #128	@ 0x80
 800eaec:	0092      	lsls	r2, r2, #2
 800eaee:	431a      	orrs	r2, r3
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	0018      	movs	r0, r3
 800eafa:	f7ff fb86 	bl	800e20a <LL_ADC_REG_IsTriggerSourceSWStart>
 800eafe:	1e03      	subs	r3, r0, #0
 800eb00:	d02e      	beq.n	800eb60 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	7e9b      	ldrb	r3, [r3, #26]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d12a      	bne.n	800eb60 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	2208      	movs	r2, #8
 800eb12:	4013      	ands	r3, r2
 800eb14:	2b08      	cmp	r3, #8
 800eb16:	d123      	bne.n	800eb60 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	0018      	movs	r0, r3
 800eb1e:	f7ff fcd9 	bl	800e4d4 <LL_ADC_REG_IsConversionOngoing>
 800eb22:	1e03      	subs	r3, r0, #0
 800eb24:	d110      	bne.n	800eb48 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	685a      	ldr	r2, [r3, #4]
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	210c      	movs	r1, #12
 800eb32:	438a      	bics	r2, r1
 800eb34:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb3a:	4a10      	ldr	r2, [pc, #64]	@ (800eb7c <HAL_ADC_PollForConversion+0x124>)
 800eb3c:	4013      	ands	r3, r2
 800eb3e:	2201      	movs	r2, #1
 800eb40:	431a      	orrs	r2, r3
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	659a      	str	r2, [r3, #88]	@ 0x58
 800eb46:	e00b      	b.n	800eb60 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb4c:	2220      	movs	r2, #32
 800eb4e:	431a      	orrs	r2, r3
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb58:	2201      	movs	r2, #1
 800eb5a:	431a      	orrs	r2, r3
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	7e1b      	ldrb	r3, [r3, #24]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d103      	bne.n	800eb70 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	220c      	movs	r2, #12
 800eb6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800eb70:	2300      	movs	r3, #0
}
 800eb72:	0018      	movs	r0, r3
 800eb74:	46bd      	mov	sp, r7
 800eb76:	b004      	add	sp, #16
 800eb78:	bd80      	pop	{r7, pc}
 800eb7a:	46c0      	nop			@ (mov r8, r8)
 800eb7c:	fffffefe 	.word	0xfffffefe

0800eb80 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b082      	sub	sp, #8
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800eb8e:	0018      	movs	r0, r3
 800eb90:	46bd      	mov	sp, r7
 800eb92:	b002      	add	sp, #8
 800eb94:	bd80      	pop	{r7, pc}
	...

0800eb98 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b086      	sub	sp, #24
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800eba0:	2300      	movs	r3, #0
 800eba2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	685b      	ldr	r3, [r3, #4]
 800ebb2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	2202      	movs	r2, #2
 800ebb8:	4013      	ands	r3, r2
 800ebba:	d017      	beq.n	800ebec <HAL_ADC_IRQHandler+0x54>
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	2202      	movs	r2, #2
 800ebc0:	4013      	ands	r3, r2
 800ebc2:	d013      	beq.n	800ebec <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebc8:	2210      	movs	r2, #16
 800ebca:	4013      	ands	r3, r2
 800ebcc:	d106      	bne.n	800ebdc <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebd2:	2280      	movs	r2, #128	@ 0x80
 800ebd4:	0112      	lsls	r2, r2, #4
 800ebd6:	431a      	orrs	r2, r3
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	0018      	movs	r0, r3
 800ebe0:	f000 ff40 	bl	800fa64 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	2202      	movs	r2, #2
 800ebea:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	2204      	movs	r2, #4
 800ebf0:	4013      	ands	r3, r2
 800ebf2:	d003      	beq.n	800ebfc <HAL_ADC_IRQHandler+0x64>
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	2204      	movs	r2, #4
 800ebf8:	4013      	ands	r3, r2
 800ebfa:	d107      	bne.n	800ec0c <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800ebfc:	693b      	ldr	r3, [r7, #16]
 800ebfe:	2208      	movs	r2, #8
 800ec00:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800ec02:	d04d      	beq.n	800eca0 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	2208      	movs	r2, #8
 800ec08:	4013      	ands	r3, r2
 800ec0a:	d049      	beq.n	800eca0 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec10:	2210      	movs	r2, #16
 800ec12:	4013      	ands	r3, r2
 800ec14:	d106      	bne.n	800ec24 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec1a:	2280      	movs	r2, #128	@ 0x80
 800ec1c:	0092      	lsls	r2, r2, #2
 800ec1e:	431a      	orrs	r2, r3
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	0018      	movs	r0, r3
 800ec2a:	f7ff faee 	bl	800e20a <LL_ADC_REG_IsTriggerSourceSWStart>
 800ec2e:	1e03      	subs	r3, r0, #0
 800ec30:	d02e      	beq.n	800ec90 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	7e9b      	ldrb	r3, [r3, #26]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d12a      	bne.n	800ec90 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	2208      	movs	r2, #8
 800ec42:	4013      	ands	r3, r2
 800ec44:	2b08      	cmp	r3, #8
 800ec46:	d123      	bne.n	800ec90 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	0018      	movs	r0, r3
 800ec4e:	f7ff fc41 	bl	800e4d4 <LL_ADC_REG_IsConversionOngoing>
 800ec52:	1e03      	subs	r3, r0, #0
 800ec54:	d110      	bne.n	800ec78 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	685a      	ldr	r2, [r3, #4]
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	210c      	movs	r1, #12
 800ec62:	438a      	bics	r2, r1
 800ec64:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec6a:	4a6f      	ldr	r2, [pc, #444]	@ (800ee28 <HAL_ADC_IRQHandler+0x290>)
 800ec6c:	4013      	ands	r3, r2
 800ec6e:	2201      	movs	r2, #1
 800ec70:	431a      	orrs	r2, r3
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	659a      	str	r2, [r3, #88]	@ 0x58
 800ec76:	e00b      	b.n	800ec90 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec7c:	2220      	movs	r2, #32
 800ec7e:	431a      	orrs	r2, r3
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec88:	2201      	movs	r2, #1
 800ec8a:	431a      	orrs	r2, r3
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	0018      	movs	r0, r3
 800ec94:	f000 f8ca 	bl	800ee2c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	220c      	movs	r2, #12
 800ec9e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800eca0:	693b      	ldr	r3, [r7, #16]
 800eca2:	2280      	movs	r2, #128	@ 0x80
 800eca4:	4013      	ands	r3, r2
 800eca6:	d012      	beq.n	800ecce <HAL_ADC_IRQHandler+0x136>
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	2280      	movs	r2, #128	@ 0x80
 800ecac:	4013      	ands	r3, r2
 800ecae:	d00e      	beq.n	800ecce <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ecb4:	2280      	movs	r2, #128	@ 0x80
 800ecb6:	0252      	lsls	r2, r2, #9
 800ecb8:	431a      	orrs	r2, r3
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	0018      	movs	r0, r3
 800ecc2:	f000 f8bb 	bl	800ee3c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	2280      	movs	r2, #128	@ 0x80
 800eccc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800ecce:	693a      	ldr	r2, [r7, #16]
 800ecd0:	2380      	movs	r3, #128	@ 0x80
 800ecd2:	005b      	lsls	r3, r3, #1
 800ecd4:	4013      	ands	r3, r2
 800ecd6:	d014      	beq.n	800ed02 <HAL_ADC_IRQHandler+0x16a>
 800ecd8:	68fa      	ldr	r2, [r7, #12]
 800ecda:	2380      	movs	r3, #128	@ 0x80
 800ecdc:	005b      	lsls	r3, r3, #1
 800ecde:	4013      	ands	r3, r2
 800ece0:	d00f      	beq.n	800ed02 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ece6:	2280      	movs	r2, #128	@ 0x80
 800ece8:	0292      	lsls	r2, r2, #10
 800ecea:	431a      	orrs	r2, r3
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	0018      	movs	r0, r3
 800ecf4:	f000 fea6 	bl	800fa44 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	2280      	movs	r2, #128	@ 0x80
 800ecfe:	0052      	lsls	r2, r2, #1
 800ed00:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800ed02:	693a      	ldr	r2, [r7, #16]
 800ed04:	2380      	movs	r3, #128	@ 0x80
 800ed06:	009b      	lsls	r3, r3, #2
 800ed08:	4013      	ands	r3, r2
 800ed0a:	d014      	beq.n	800ed36 <HAL_ADC_IRQHandler+0x19e>
 800ed0c:	68fa      	ldr	r2, [r7, #12]
 800ed0e:	2380      	movs	r3, #128	@ 0x80
 800ed10:	009b      	lsls	r3, r3, #2
 800ed12:	4013      	ands	r3, r2
 800ed14:	d00f      	beq.n	800ed36 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed1a:	2280      	movs	r2, #128	@ 0x80
 800ed1c:	02d2      	lsls	r2, r2, #11
 800ed1e:	431a      	orrs	r2, r3
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	0018      	movs	r0, r3
 800ed28:	f000 fe94 	bl	800fa54 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	2280      	movs	r2, #128	@ 0x80
 800ed32:	0092      	lsls	r2, r2, #2
 800ed34:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800ed36:	693b      	ldr	r3, [r7, #16]
 800ed38:	2210      	movs	r2, #16
 800ed3a:	4013      	ands	r3, r2
 800ed3c:	d02b      	beq.n	800ed96 <HAL_ADC_IRQHandler+0x1fe>
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	2210      	movs	r2, #16
 800ed42:	4013      	ands	r3, r2
 800ed44:	d027      	beq.n	800ed96 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d102      	bne.n	800ed54 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800ed4e:	2301      	movs	r3, #1
 800ed50:	617b      	str	r3, [r7, #20]
 800ed52:	e008      	b.n	800ed66 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	0018      	movs	r0, r3
 800ed5a:	f7ff faaa 	bl	800e2b2 <LL_ADC_REG_GetDMATransfer>
 800ed5e:	1e03      	subs	r3, r0, #0
 800ed60:	d001      	beq.n	800ed66 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800ed62:	2301      	movs	r3, #1
 800ed64:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	2b01      	cmp	r3, #1
 800ed6a:	d110      	bne.n	800ed8e <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed70:	2280      	movs	r2, #128	@ 0x80
 800ed72:	00d2      	lsls	r2, r2, #3
 800ed74:	431a      	orrs	r2, r3
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ed7e:	2202      	movs	r2, #2
 800ed80:	431a      	orrs	r2, r3
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	0018      	movs	r0, r3
 800ed8a:	f000 f85f 	bl	800ee4c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	2210      	movs	r2, #16
 800ed94:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	2201      	movs	r2, #1
 800ed9a:	4013      	ands	r3, r2
 800ed9c:	d01a      	beq.n	800edd4 <HAL_ADC_IRQHandler+0x23c>
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	2201      	movs	r2, #1
 800eda2:	4013      	ands	r3, r2
 800eda4:	d016      	beq.n	800edd4 <HAL_ADC_IRQHandler+0x23c>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800edaa:	2210      	movs	r2, #16
 800edac:	4013      	ands	r3, r2
 800edae:	d105      	bne.n	800edbc <HAL_ADC_IRQHandler+0x224>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800edb4:	2201      	movs	r2, #1
 800edb6:	431a      	orrs	r2, r3
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	0018      	movs	r0, r3
 800edc0:	f000 f854 	bl	800ee6c <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	685a      	ldr	r2, [r3, #4]
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	2101      	movs	r1, #1
 800edd0:	438a      	bics	r2, r1
 800edd2:	605a      	str	r2, [r3, #4]
  }

  /* ========== Check End of Calibration flag ========== */
  if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 800edd4:	693a      	ldr	r2, [r7, #16]
 800edd6:	2380      	movs	r3, #128	@ 0x80
 800edd8:	011b      	lsls	r3, r3, #4
 800edda:	4013      	ands	r3, r2
 800eddc:	d00d      	beq.n	800edfa <HAL_ADC_IRQHandler+0x262>
 800edde:	68fa      	ldr	r2, [r7, #12]
 800ede0:	2380      	movs	r3, #128	@ 0x80
 800ede2:	011b      	lsls	r3, r3, #4
 800ede4:	4013      	ands	r3, r2
 800ede6:	d008      	beq.n	800edfa <HAL_ADC_IRQHandler+0x262>
  {
    /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->CalibrationCpltCallback(hadc);
#else
    HAL_ADC_CalibrationCpltCallback(hadc);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	0018      	movs	r0, r3
 800edec:	f000 f836 	bl	800ee5c <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear end of calibration flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	2280      	movs	r2, #128	@ 0x80
 800edf6:	0112      	lsls	r2, r2, #4
 800edf8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800edfa:	693a      	ldr	r2, [r7, #16]
 800edfc:	2380      	movs	r3, #128	@ 0x80
 800edfe:	019b      	lsls	r3, r3, #6
 800ee00:	4013      	ands	r3, r2
 800ee02:	d00d      	beq.n	800ee20 <HAL_ADC_IRQHandler+0x288>
 800ee04:	68fa      	ldr	r2, [r7, #12]
 800ee06:	2380      	movs	r3, #128	@ 0x80
 800ee08:	019b      	lsls	r3, r3, #6
 800ee0a:	4013      	ands	r3, r2
 800ee0c:	d008      	beq.n	800ee20 <HAL_ADC_IRQHandler+0x288>
  {
    /* Channel configuration ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ChannelConfigReadyCallback(hadc);
#else
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	0018      	movs	r0, r3
 800ee12:	f000 fe2f 	bl	800fa74 <HAL_ADCEx_ChannelConfigReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	2280      	movs	r2, #128	@ 0x80
 800ee1c:	0192      	lsls	r2, r2, #6
 800ee1e:	601a      	str	r2, [r3, #0]
  }
}
 800ee20:	46c0      	nop			@ (mov r8, r8)
 800ee22:	46bd      	mov	sp, r7
 800ee24:	b006      	add	sp, #24
 800ee26:	bd80      	pop	{r7, pc}
 800ee28:	fffffefe 	.word	0xfffffefe

0800ee2c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b082      	sub	sp, #8
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800ee34:	46c0      	nop			@ (mov r8, r8)
 800ee36:	46bd      	mov	sp, r7
 800ee38:	b002      	add	sp, #8
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b082      	sub	sp, #8
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800ee44:	46c0      	nop			@ (mov r8, r8)
 800ee46:	46bd      	mov	sp, r7
 800ee48:	b002      	add	sp, #8
 800ee4a:	bd80      	pop	{r7, pc}

0800ee4c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b082      	sub	sp, #8
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800ee54:	46c0      	nop			@ (mov r8, r8)
 800ee56:	46bd      	mov	sp, r7
 800ee58:	b002      	add	sp, #8
 800ee5a:	bd80      	pop	{r7, pc}

0800ee5c <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b082      	sub	sp, #8
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 800ee64:	46c0      	nop			@ (mov r8, r8)
 800ee66:	46bd      	mov	sp, r7
 800ee68:	b002      	add	sp, #8
 800ee6a:	bd80      	pop	{r7, pc}

0800ee6c <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	b082      	sub	sp, #8
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 800ee74:	46c0      	nop			@ (mov r8, r8)
 800ee76:	46bd      	mov	sp, r7
 800ee78:	b002      	add	sp, #8
 800ee7a:	bd80      	pop	{r7, pc}

0800ee7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800ee7c:	b590      	push	{r4, r7, lr}
 800ee7e:	b08b      	sub	sp, #44	@ 0x2c
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
 800ee84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ee86:	2327      	movs	r3, #39	@ 0x27
 800ee88:	18fb      	adds	r3, r7, r3
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800ee8e:	2300      	movs	r3, #0
 800ee90:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2254      	movs	r2, #84	@ 0x54
 800ee96:	5c9b      	ldrb	r3, [r3, r2]
 800ee98:	2b01      	cmp	r3, #1
 800ee9a:	d101      	bne.n	800eea0 <HAL_ADC_ConfigChannel+0x24>
 800ee9c:	2302      	movs	r3, #2
 800ee9e:	e141      	b.n	800f124 <HAL_ADC_ConfigChannel+0x2a8>
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	2254      	movs	r2, #84	@ 0x54
 800eea4:	2101      	movs	r1, #1
 800eea6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	0018      	movs	r0, r3
 800eeae:	f7ff fb11 	bl	800e4d4 <LL_ADC_REG_IsConversionOngoing>
 800eeb2:	1e03      	subs	r3, r0, #0
 800eeb4:	d000      	beq.n	800eeb8 <HAL_ADC_ConfigChannel+0x3c>
 800eeb6:	e124      	b.n	800f102 <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	685b      	ldr	r3, [r3, #4]
 800eebc:	2b02      	cmp	r3, #2
 800eebe:	d100      	bne.n	800eec2 <HAL_ADC_ConfigChannel+0x46>
 800eec0:	e0d8      	b.n	800f074 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	691a      	ldr	r2, [r3, #16]
 800eec6:	2380      	movs	r3, #128	@ 0x80
 800eec8:	061b      	lsls	r3, r3, #24
 800eeca:	429a      	cmp	r2, r3
 800eecc:	d004      	beq.n	800eed8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800eed2:	4a96      	ldr	r2, [pc, #600]	@ (800f12c <HAL_ADC_ConfigChannel+0x2b0>)
 800eed4:	4293      	cmp	r3, r2
 800eed6:	d108      	bne.n	800eeea <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681a      	ldr	r2, [r3, #0]
 800eedc:	683b      	ldr	r3, [r7, #0]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	0019      	movs	r1, r3
 800eee2:	0010      	movs	r0, r2
 800eee4:	f7ff f9c2 	bl	800e26c <LL_ADC_REG_SetSequencerChAdd>
 800eee8:	e060      	b.n	800efac <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	685b      	ldr	r3, [r3, #4]
 800eef2:	211f      	movs	r1, #31
 800eef4:	400b      	ands	r3, r1
 800eef6:	210f      	movs	r1, #15
 800eef8:	4099      	lsls	r1, r3
 800eefa:	000b      	movs	r3, r1
 800eefc:	43db      	mvns	r3, r3
 800eefe:	4013      	ands	r3, r2
 800ef00:	001c      	movs	r4, r3
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	025b      	lsls	r3, r3, #9
 800ef08:	0a5b      	lsrs	r3, r3, #9
 800ef0a:	d105      	bne.n	800ef18 <HAL_ADC_ConfigChannel+0x9c>
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	0e9b      	lsrs	r3, r3, #26
 800ef12:	221f      	movs	r2, #31
 800ef14:	401a      	ands	r2, r3
 800ef16:	e02e      	b.n	800ef76 <HAL_ADC_ConfigChannel+0xfa>
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800ef1e:	231f      	movs	r3, #31
 800ef20:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800ef22:	69bb      	ldr	r3, [r7, #24]
 800ef24:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800ef26:	69bb      	ldr	r3, [r7, #24]
 800ef28:	085b      	lsrs	r3, r3, #1
 800ef2a:	61bb      	str	r3, [r7, #24]
 800ef2c:	e00e      	b.n	800ef4c <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 800ef2e:	693b      	ldr	r3, [r7, #16]
 800ef30:	005b      	lsls	r3, r3, #1
 800ef32:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 800ef34:	69bb      	ldr	r3, [r7, #24]
 800ef36:	2201      	movs	r2, #1
 800ef38:	4013      	ands	r3, r2
 800ef3a:	693a      	ldr	r2, [r7, #16]
 800ef3c:	4313      	orrs	r3, r2
 800ef3e:	613b      	str	r3, [r7, #16]
    s--;
 800ef40:	697b      	ldr	r3, [r7, #20]
 800ef42:	3b01      	subs	r3, #1
 800ef44:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800ef46:	69bb      	ldr	r3, [r7, #24]
 800ef48:	085b      	lsrs	r3, r3, #1
 800ef4a:	61bb      	str	r3, [r7, #24]
 800ef4c:	69bb      	ldr	r3, [r7, #24]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d1ed      	bne.n	800ef2e <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800ef52:	693a      	ldr	r2, [r7, #16]
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	409a      	lsls	r2, r3
 800ef58:	0013      	movs	r3, r2
 800ef5a:	613b      	str	r3, [r7, #16]
  return result;
 800ef5c:	693b      	ldr	r3, [r7, #16]
 800ef5e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800ef60:	69fb      	ldr	r3, [r7, #28]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d101      	bne.n	800ef6a <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 800ef66:	2320      	movs	r3, #32
 800ef68:	e004      	b.n	800ef74 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 800ef6a:	69f8      	ldr	r0, [r7, #28]
 800ef6c:	f7f1 fae0 	bl	8000530 <__clzsi2>
 800ef70:	0003      	movs	r3, r0
 800ef72:	b2db      	uxtb	r3, r3
 800ef74:	001a      	movs	r2, r3
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	685b      	ldr	r3, [r3, #4]
 800ef7a:	211f      	movs	r1, #31
 800ef7c:	400b      	ands	r3, r1
 800ef7e:	409a      	lsls	r2, r3
 800ef80:	0013      	movs	r3, r2
 800ef82:	0022      	movs	r2, r4
 800ef84:	431a      	orrs	r2, r3
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800ef8a:	683b      	ldr	r3, [r7, #0]
 800ef8c:	685b      	ldr	r3, [r3, #4]
 800ef8e:	089b      	lsrs	r3, r3, #2
 800ef90:	1c5a      	adds	r2, r3, #1
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	69db      	ldr	r3, [r3, #28]
 800ef96:	429a      	cmp	r2, r3
 800ef98:	d808      	bhi.n	800efac <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	6818      	ldr	r0, [r3, #0]
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	6859      	ldr	r1, [r3, #4]
 800efa2:	683b      	ldr	r3, [r7, #0]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	001a      	movs	r2, r3
 800efa8:	f7ff f940 	bl	800e22c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	6818      	ldr	r0, [r3, #0]
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	6819      	ldr	r1, [r3, #0]
 800efb4:	683b      	ldr	r3, [r7, #0]
 800efb6:	689b      	ldr	r3, [r3, #8]
 800efb8:	001a      	movs	r2, r3
 800efba:	f7ff f987 	bl	800e2cc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800efbe:	683b      	ldr	r3, [r7, #0]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	db00      	blt.n	800efc8 <HAL_ADC_ConfigChannel+0x14c>
 800efc6:	e0a6      	b.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800efc8:	4b59      	ldr	r3, [pc, #356]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800efca:	0018      	movs	r0, r3
 800efcc:	f7ff f8dc 	bl	800e188 <LL_ADC_GetCommonPathInternalCh>
 800efd0:	0003      	movs	r3, r0
 800efd2:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	4a56      	ldr	r2, [pc, #344]	@ (800f134 <HAL_ADC_ConfigChannel+0x2b8>)
 800efda:	4293      	cmp	r3, r2
 800efdc:	d122      	bne.n	800f024 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800efde:	6a3a      	ldr	r2, [r7, #32]
 800efe0:	2380      	movs	r3, #128	@ 0x80
 800efe2:	041b      	lsls	r3, r3, #16
 800efe4:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800efe6:	d11d      	bne.n	800f024 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800efe8:	6a3b      	ldr	r3, [r7, #32]
 800efea:	2280      	movs	r2, #128	@ 0x80
 800efec:	0412      	lsls	r2, r2, #16
 800efee:	4313      	orrs	r3, r2
 800eff0:	4a4f      	ldr	r2, [pc, #316]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800eff2:	0019      	movs	r1, r3
 800eff4:	0010      	movs	r0, r2
 800eff6:	f7ff f8b3 	bl	800e160 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800effa:	4b4f      	ldr	r3, [pc, #316]	@ (800f138 <HAL_ADC_ConfigChannel+0x2bc>)
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	494f      	ldr	r1, [pc, #316]	@ (800f13c <HAL_ADC_ConfigChannel+0x2c0>)
 800f000:	0018      	movs	r0, r3
 800f002:	f7f1 f8a7 	bl	8000154 <__udivsi3>
 800f006:	0003      	movs	r3, r0
 800f008:	1c5a      	adds	r2, r3, #1
 800f00a:	0013      	movs	r3, r2
 800f00c:	005b      	lsls	r3, r3, #1
 800f00e:	189b      	adds	r3, r3, r2
 800f010:	009b      	lsls	r3, r3, #2
 800f012:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800f014:	e002      	b.n	800f01c <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	3b01      	subs	r3, #1
 800f01a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d1f9      	bne.n	800f016 <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800f022:	e078      	b.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	4a45      	ldr	r2, [pc, #276]	@ (800f140 <HAL_ADC_ConfigChannel+0x2c4>)
 800f02a:	4293      	cmp	r3, r2
 800f02c:	d10e      	bne.n	800f04c <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800f02e:	6a3a      	ldr	r2, [r7, #32]
 800f030:	2380      	movs	r3, #128	@ 0x80
 800f032:	045b      	lsls	r3, r3, #17
 800f034:	4013      	ands	r3, r2
 800f036:	d109      	bne.n	800f04c <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f038:	6a3b      	ldr	r3, [r7, #32]
 800f03a:	2280      	movs	r2, #128	@ 0x80
 800f03c:	0452      	lsls	r2, r2, #17
 800f03e:	4313      	orrs	r3, r2
 800f040:	4a3b      	ldr	r2, [pc, #236]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800f042:	0019      	movs	r1, r3
 800f044:	0010      	movs	r0, r2
 800f046:	f7ff f88b 	bl	800e160 <LL_ADC_SetCommonPathInternalCh>
 800f04a:	e064      	b.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	4a3c      	ldr	r2, [pc, #240]	@ (800f144 <HAL_ADC_ConfigChannel+0x2c8>)
 800f052:	4293      	cmp	r3, r2
 800f054:	d15f      	bne.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800f056:	6a3a      	ldr	r2, [r7, #32]
 800f058:	2380      	movs	r3, #128	@ 0x80
 800f05a:	03db      	lsls	r3, r3, #15
 800f05c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800f05e:	d15a      	bne.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f060:	6a3b      	ldr	r3, [r7, #32]
 800f062:	2280      	movs	r2, #128	@ 0x80
 800f064:	03d2      	lsls	r2, r2, #15
 800f066:	4313      	orrs	r3, r2
 800f068:	4a31      	ldr	r2, [pc, #196]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800f06a:	0019      	movs	r1, r3
 800f06c:	0010      	movs	r0, r2
 800f06e:	f7ff f877 	bl	800e160 <LL_ADC_SetCommonPathInternalCh>
 800f072:	e050      	b.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	691a      	ldr	r2, [r3, #16]
 800f078:	2380      	movs	r3, #128	@ 0x80
 800f07a:	061b      	lsls	r3, r3, #24
 800f07c:	429a      	cmp	r2, r3
 800f07e:	d004      	beq.n	800f08a <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800f084:	4a29      	ldr	r2, [pc, #164]	@ (800f12c <HAL_ADC_ConfigChannel+0x2b0>)
 800f086:	4293      	cmp	r3, r2
 800f088:	d107      	bne.n	800f09a <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681a      	ldr	r2, [r3, #0]
 800f08e:	683b      	ldr	r3, [r7, #0]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	0019      	movs	r1, r3
 800f094:	0010      	movs	r0, r2
 800f096:	f7ff f8fa 	bl	800e28e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800f09a:	683b      	ldr	r3, [r7, #0]
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	da39      	bge.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f0a2:	4b23      	ldr	r3, [pc, #140]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800f0a4:	0018      	movs	r0, r3
 800f0a6:	f7ff f86f 	bl	800e188 <LL_ADC_GetCommonPathInternalCh>
 800f0aa:	0003      	movs	r3, r0
 800f0ac:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	4a20      	ldr	r2, [pc, #128]	@ (800f134 <HAL_ADC_ConfigChannel+0x2b8>)
 800f0b4:	4293      	cmp	r3, r2
 800f0b6:	d108      	bne.n	800f0ca <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f0b8:	6a3b      	ldr	r3, [r7, #32]
 800f0ba:	4a23      	ldr	r2, [pc, #140]	@ (800f148 <HAL_ADC_ConfigChannel+0x2cc>)
 800f0bc:	4013      	ands	r3, r2
 800f0be:	4a1c      	ldr	r2, [pc, #112]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800f0c0:	0019      	movs	r1, r3
 800f0c2:	0010      	movs	r0, r2
 800f0c4:	f7ff f84c 	bl	800e160 <LL_ADC_SetCommonPathInternalCh>
 800f0c8:	e025      	b.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	4a1c      	ldr	r2, [pc, #112]	@ (800f140 <HAL_ADC_ConfigChannel+0x2c4>)
 800f0d0:	4293      	cmp	r3, r2
 800f0d2:	d108      	bne.n	800f0e6 <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f0d4:	6a3b      	ldr	r3, [r7, #32]
 800f0d6:	4a1d      	ldr	r2, [pc, #116]	@ (800f14c <HAL_ADC_ConfigChannel+0x2d0>)
 800f0d8:	4013      	ands	r3, r2
 800f0da:	4a15      	ldr	r2, [pc, #84]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800f0dc:	0019      	movs	r1, r3
 800f0de:	0010      	movs	r0, r2
 800f0e0:	f7ff f83e 	bl	800e160 <LL_ADC_SetCommonPathInternalCh>
 800f0e4:	e017      	b.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	4a16      	ldr	r2, [pc, #88]	@ (800f144 <HAL_ADC_ConfigChannel+0x2c8>)
 800f0ec:	4293      	cmp	r3, r2
 800f0ee:	d112      	bne.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f0f0:	6a3b      	ldr	r3, [r7, #32]
 800f0f2:	4a17      	ldr	r2, [pc, #92]	@ (800f150 <HAL_ADC_ConfigChannel+0x2d4>)
 800f0f4:	4013      	ands	r3, r2
 800f0f6:	4a0e      	ldr	r2, [pc, #56]	@ (800f130 <HAL_ADC_ConfigChannel+0x2b4>)
 800f0f8:	0019      	movs	r1, r3
 800f0fa:	0010      	movs	r0, r2
 800f0fc:	f7ff f830 	bl	800e160 <LL_ADC_SetCommonPathInternalCh>
 800f100:	e009      	b.n	800f116 <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f106:	2220      	movs	r2, #32
 800f108:	431a      	orrs	r2, r3
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800f10e:	2327      	movs	r3, #39	@ 0x27
 800f110:	18fb      	adds	r3, r7, r3
 800f112:	2201      	movs	r2, #1
 800f114:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	2254      	movs	r2, #84	@ 0x54
 800f11a:	2100      	movs	r1, #0
 800f11c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800f11e:	2327      	movs	r3, #39	@ 0x27
 800f120:	18fb      	adds	r3, r7, r3
 800f122:	781b      	ldrb	r3, [r3, #0]
}
 800f124:	0018      	movs	r0, r3
 800f126:	46bd      	mov	sp, r7
 800f128:	b00b      	add	sp, #44	@ 0x2c
 800f12a:	bd90      	pop	{r4, r7, pc}
 800f12c:	80000004 	.word	0x80000004
 800f130:	40012708 	.word	0x40012708
 800f134:	ac000800 	.word	0xac000800
 800f138:	20000000 	.word	0x20000000
 800f13c:	00030d40 	.word	0x00030d40
 800f140:	b4002000 	.word	0xb4002000
 800f144:	b0001000 	.word	0xb0001000
 800f148:	ff7fffff 	.word	0xff7fffff
 800f14c:	feffffff 	.word	0xfeffffff
 800f150:	ffbfffff 	.word	0xffbfffff

0800f154 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 800f154:	b590      	push	{r4, r7, lr}
 800f156:	b08f      	sub	sp, #60	@ 0x3c
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
 800f15c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f15e:	2337      	movs	r3, #55	@ 0x37
 800f160:	18fb      	adds	r3, r7, r3
 800f162:	2200      	movs	r2, #0
 800f164:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 800f166:	2300      	movs	r3, #0
 800f168:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	2254      	movs	r2, #84	@ 0x54
 800f16e:	5c9b      	ldrb	r3, [r3, r2]
 800f170:	2b01      	cmp	r3, #1
 800f172:	d101      	bne.n	800f178 <HAL_ADC_AnalogWDGConfig+0x24>
 800f174:	2302      	movs	r3, #2
 800f176:	e195      	b.n	800f4a4 <HAL_ADC_AnalogWDGConfig+0x350>
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	2254      	movs	r2, #84	@ 0x54
 800f17c:	2101      	movs	r1, #1
 800f17e:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	0018      	movs	r0, r3
 800f186:	f7ff f9a5 	bl	800e4d4 <LL_ADC_REG_IsConversionOngoing>
 800f18a:	1e03      	subs	r3, r0, #0
 800f18c:	d000      	beq.n	800f190 <HAL_ADC_AnalogWDGConfig+0x3c>
 800f18e:	e156      	b.n	800f43e <HAL_ADC_AnalogWDGConfig+0x2ea>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	4ac5      	ldr	r2, [pc, #788]	@ (800f4ac <HAL_ADC_AnalogWDGConfig+0x358>)
 800f196:	4293      	cmp	r3, r2
 800f198:	d162      	bne.n	800f260 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	0018      	movs	r0, r3
 800f1a0:	f7ff f952 	bl	800e448 <LL_ADC_IsEnabled>
 800f1a4:	1e03      	subs	r3, r0, #0
 800f1a6:	d009      	beq.n	800f1bc <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmp_hal_status = ADC_Disable(hadc);
 800f1ac:	2337      	movs	r3, #55	@ 0x37
 800f1ae:	18fc      	adds	r4, r7, r3
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	0018      	movs	r0, r3
 800f1b4:	f000 fa50 	bl	800f658 <ADC_Disable>
 800f1b8:	0003      	movs	r3, r0
 800f1ba:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	685b      	ldr	r3, [r3, #4]
 800f1c0:	2280      	movs	r2, #128	@ 0x80
 800f1c2:	0412      	lsls	r2, r2, #16
 800f1c4:	4293      	cmp	r3, r2
 800f1c6:	d011      	beq.n	800f1ec <HAL_ADC_AnalogWDGConfig+0x98>
 800f1c8:	22c0      	movs	r2, #192	@ 0xc0
 800f1ca:	0412      	lsls	r2, r2, #16
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	d115      	bne.n	800f1fc <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	689b      	ldr	r3, [r3, #8]
 800f1d8:	4ab5      	ldr	r2, [pc, #724]	@ (800f4b0 <HAL_ADC_AnalogWDGConfig+0x35c>)
 800f1da:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800f1dc:	22c0      	movs	r2, #192	@ 0xc0
 800f1de:	0412      	lsls	r2, r2, #16
 800f1e0:	4313      	orrs	r3, r2
 800f1e2:	49b2      	ldr	r1, [pc, #712]	@ (800f4ac <HAL_ADC_AnalogWDGConfig+0x358>)
 800f1e4:	001a      	movs	r2, r3
 800f1e6:	f7ff f88d 	bl	800e304 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 800f1ea:	e00f      	b.n	800f20c <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	4ab0      	ldr	r2, [pc, #704]	@ (800f4b4 <HAL_ADC_AnalogWDGConfig+0x360>)
 800f1f2:	49ae      	ldr	r1, [pc, #696]	@ (800f4ac <HAL_ADC_AnalogWDGConfig+0x358>)
 800f1f4:	0018      	movs	r0, r3
 800f1f6:	f7ff f885 	bl	800e304 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800f1fa:	e007      	b.n	800f20c <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	49aa      	ldr	r1, [pc, #680]	@ (800f4ac <HAL_ADC_AnalogWDGConfig+0x358>)
 800f202:	2200      	movs	r2, #0
 800f204:	0018      	movs	r0, r3
 800f206:	f7ff f87d 	bl	800e304 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800f20a:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 800f20c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f20e:	2b01      	cmp	r3, #1
 800f210:	d10b      	bne.n	800f22a <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 800f212:	2237      	movs	r2, #55	@ 0x37
 800f214:	18bb      	adds	r3, r7, r2
 800f216:	781b      	ldrb	r3, [r3, #0]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d106      	bne.n	800f22a <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 800f21c:	18bc      	adds	r4, r7, r2
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	0018      	movs	r0, r3
 800f222:	f000 f993 	bl	800f54c <ADC_Enable>
 800f226:	0003      	movs	r3, r0
 800f228:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f22e:	4aa2      	ldr	r2, [pc, #648]	@ (800f4b8 <HAL_ADC_AnalogWDGConfig+0x364>)
 800f230:	401a      	ands	r2, r3
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	0018      	movs	r0, r3
 800f23c:	f7ff f95b 	bl	800e4f6 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800f240:	683b      	ldr	r3, [r7, #0]
 800f242:	7b1b      	ldrb	r3, [r3, #12]
 800f244:	2b01      	cmp	r3, #1
 800f246:	d105      	bne.n	800f254 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	0018      	movs	r0, r3
 800f24e:	f7ff f975 	bl	800e53c <LL_ADC_EnableIT_AWD1>
 800f252:	e0f4      	b.n	800f43e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	0018      	movs	r0, r3
 800f25a:	f7ff f99b 	bl	800e594 <LL_ADC_DisableIT_AWD1>
 800f25e:	e0ee      	b.n	800f43e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	685b      	ldr	r3, [r3, #4]
 800f264:	2280      	movs	r2, #128	@ 0x80
 800f266:	0412      	lsls	r2, r2, #16
 800f268:	4293      	cmp	r3, r2
 800f26a:	d100      	bne.n	800f26e <HAL_ADC_AnalogWDGConfig+0x11a>
 800f26c:	e09b      	b.n	800f3a6 <HAL_ADC_AnalogWDGConfig+0x252>
 800f26e:	22c0      	movs	r2, #192	@ 0xc0
 800f270:	0412      	lsls	r2, r2, #16
 800f272:	4293      	cmp	r3, r2
 800f274:	d000      	beq.n	800f278 <HAL_ADC_AnalogWDGConfig+0x124>
 800f276:	e09f      	b.n	800f3b8 <HAL_ADC_AnalogWDGConfig+0x264>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800f278:	683b      	ldr	r3, [r7, #0]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	4a8f      	ldr	r2, [pc, #572]	@ (800f4bc <HAL_ADC_AnalogWDGConfig+0x368>)
 800f27e:	4293      	cmp	r3, r2
 800f280:	d148      	bne.n	800f314 <HAL_ADC_AnalogWDGConfig+0x1c0>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	689b      	ldr	r3, [r3, #8]
 800f286:	025b      	lsls	r3, r3, #9
 800f288:	0a5b      	lsrs	r3, r3, #9
 800f28a:	d108      	bne.n	800f29e <HAL_ADC_AnalogWDGConfig+0x14a>
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	689b      	ldr	r3, [r3, #8]
 800f290:	0e9b      	lsrs	r3, r3, #26
 800f292:	221f      	movs	r2, #31
 800f294:	4013      	ands	r3, r2
 800f296:	2201      	movs	r2, #1
 800f298:	409a      	lsls	r2, r3
 800f29a:	0013      	movs	r3, r2
 800f29c:	e030      	b.n	800f300 <HAL_ADC_AnalogWDGConfig+0x1ac>
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	689b      	ldr	r3, [r3, #8]
 800f2a2:	623b      	str	r3, [r7, #32]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800f2a4:	231f      	movs	r3, #31
 800f2a6:	61fb      	str	r3, [r7, #28]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800f2a8:	6a3b      	ldr	r3, [r7, #32]
 800f2aa:	61bb      	str	r3, [r7, #24]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f2ac:	6a3b      	ldr	r3, [r7, #32]
 800f2ae:	085b      	lsrs	r3, r3, #1
 800f2b0:	623b      	str	r3, [r7, #32]
 800f2b2:	e00e      	b.n	800f2d2 <HAL_ADC_AnalogWDGConfig+0x17e>
    result <<= 1U;
 800f2b4:	69bb      	ldr	r3, [r7, #24]
 800f2b6:	005b      	lsls	r3, r3, #1
 800f2b8:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
 800f2ba:	6a3b      	ldr	r3, [r7, #32]
 800f2bc:	2201      	movs	r2, #1
 800f2be:	4013      	ands	r3, r2
 800f2c0:	69ba      	ldr	r2, [r7, #24]
 800f2c2:	4313      	orrs	r3, r2
 800f2c4:	61bb      	str	r3, [r7, #24]
    s--;
 800f2c6:	69fb      	ldr	r3, [r7, #28]
 800f2c8:	3b01      	subs	r3, #1
 800f2ca:	61fb      	str	r3, [r7, #28]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f2cc:	6a3b      	ldr	r3, [r7, #32]
 800f2ce:	085b      	lsrs	r3, r3, #1
 800f2d0:	623b      	str	r3, [r7, #32]
 800f2d2:	6a3b      	ldr	r3, [r7, #32]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d1ed      	bne.n	800f2b4 <HAL_ADC_AnalogWDGConfig+0x160>
  result <<= s;                        /* shift when v's highest bits are zero */
 800f2d8:	69ba      	ldr	r2, [r7, #24]
 800f2da:	69fb      	ldr	r3, [r7, #28]
 800f2dc:	409a      	lsls	r2, r3
 800f2de:	0013      	movs	r3, r2
 800f2e0:	61bb      	str	r3, [r7, #24]
  return result;
 800f2e2:	69bb      	ldr	r3, [r7, #24]
 800f2e4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800f2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d101      	bne.n	800f2f0 <HAL_ADC_AnalogWDGConfig+0x19c>
    return 32U;
 800f2ec:	2320      	movs	r3, #32
 800f2ee:	e004      	b.n	800f2fa <HAL_ADC_AnalogWDGConfig+0x1a6>
  return __builtin_clz(value);
 800f2f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2f2:	f7f1 f91d 	bl	8000530 <__clzsi2>
 800f2f6:	0003      	movs	r3, r0
 800f2f8:	b2db      	uxtb	r3, r3
 800f2fa:	001a      	movs	r2, r3
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	4093      	lsls	r3, r2
 800f300:	687a      	ldr	r2, [r7, #4]
 800f302:	6812      	ldr	r2, [r2, #0]
 800f304:	21a0      	movs	r1, #160	@ 0xa0
 800f306:	5851      	ldr	r1, [r2, r1]
 800f308:	687a      	ldr	r2, [r7, #4]
 800f30a:	6812      	ldr	r2, [r2, #0]
 800f30c:	430b      	orrs	r3, r1
 800f30e:	21a0      	movs	r1, #160	@ 0xa0
 800f310:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 800f312:	e05a      	b.n	800f3ca <HAL_ADC_AnalogWDGConfig+0x276>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	689b      	ldr	r3, [r3, #8]
 800f318:	025b      	lsls	r3, r3, #9
 800f31a:	0a5b      	lsrs	r3, r3, #9
 800f31c:	d108      	bne.n	800f330 <HAL_ADC_AnalogWDGConfig+0x1dc>
 800f31e:	683b      	ldr	r3, [r7, #0]
 800f320:	689b      	ldr	r3, [r3, #8]
 800f322:	0e9b      	lsrs	r3, r3, #26
 800f324:	221f      	movs	r2, #31
 800f326:	4013      	ands	r3, r2
 800f328:	2201      	movs	r2, #1
 800f32a:	409a      	lsls	r2, r3
 800f32c:	0013      	movs	r3, r2
 800f32e:	e030      	b.n	800f392 <HAL_ADC_AnalogWDGConfig+0x23e>
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	689b      	ldr	r3, [r3, #8]
 800f334:	613b      	str	r3, [r7, #16]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800f336:	231f      	movs	r3, #31
 800f338:	60fb      	str	r3, [r7, #12]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800f33a:	693b      	ldr	r3, [r7, #16]
 800f33c:	60bb      	str	r3, [r7, #8]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f33e:	693b      	ldr	r3, [r7, #16]
 800f340:	085b      	lsrs	r3, r3, #1
 800f342:	613b      	str	r3, [r7, #16]
 800f344:	e00e      	b.n	800f364 <HAL_ADC_AnalogWDGConfig+0x210>
    result <<= 1U;
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	005b      	lsls	r3, r3, #1
 800f34a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
 800f34c:	693b      	ldr	r3, [r7, #16]
 800f34e:	2201      	movs	r2, #1
 800f350:	4013      	ands	r3, r2
 800f352:	68ba      	ldr	r2, [r7, #8]
 800f354:	4313      	orrs	r3, r2
 800f356:	60bb      	str	r3, [r7, #8]
    s--;
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	3b01      	subs	r3, #1
 800f35c:	60fb      	str	r3, [r7, #12]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	085b      	lsrs	r3, r3, #1
 800f362:	613b      	str	r3, [r7, #16]
 800f364:	693b      	ldr	r3, [r7, #16]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d1ed      	bne.n	800f346 <HAL_ADC_AnalogWDGConfig+0x1f2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800f36a:	68ba      	ldr	r2, [r7, #8]
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	409a      	lsls	r2, r3
 800f370:	0013      	movs	r3, r2
 800f372:	60bb      	str	r3, [r7, #8]
  return result;
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800f378:	697b      	ldr	r3, [r7, #20]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d101      	bne.n	800f382 <HAL_ADC_AnalogWDGConfig+0x22e>
    return 32U;
 800f37e:	2320      	movs	r3, #32
 800f380:	e004      	b.n	800f38c <HAL_ADC_AnalogWDGConfig+0x238>
  return __builtin_clz(value);
 800f382:	6978      	ldr	r0, [r7, #20]
 800f384:	f7f1 f8d4 	bl	8000530 <__clzsi2>
 800f388:	0003      	movs	r3, r0
 800f38a:	b2db      	uxtb	r3, r3
 800f38c:	001a      	movs	r2, r3
 800f38e:	2301      	movs	r3, #1
 800f390:	4093      	lsls	r3, r2
 800f392:	687a      	ldr	r2, [r7, #4]
 800f394:	6812      	ldr	r2, [r2, #0]
 800f396:	21a4      	movs	r1, #164	@ 0xa4
 800f398:	5851      	ldr	r1, [r2, r1]
 800f39a:	687a      	ldr	r2, [r7, #4]
 800f39c:	6812      	ldr	r2, [r2, #0]
 800f39e:	430b      	orrs	r3, r1
 800f3a0:	21a4      	movs	r1, #164	@ 0xa4
 800f3a2:	5053      	str	r3, [r2, r1]
          break;
 800f3a4:	e011      	b.n	800f3ca <HAL_ADC_AnalogWDGConfig+0x276>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800f3ae:	4a41      	ldr	r2, [pc, #260]	@ (800f4b4 <HAL_ADC_AnalogWDGConfig+0x360>)
 800f3b0:	0019      	movs	r1, r3
 800f3b2:	f7fe ffa7 	bl	800e304 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 800f3b6:	e008      	b.n	800f3ca <HAL_ADC_AnalogWDGConfig+0x276>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6818      	ldr	r0, [r3, #0]
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	0019      	movs	r1, r3
 800f3c4:	f7fe ff9e 	bl	800e304 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800f3c8:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	4a3b      	ldr	r2, [pc, #236]	@ (800f4bc <HAL_ADC_AnalogWDGConfig+0x368>)
 800f3d0:	4293      	cmp	r3, r2
 800f3d2:	d11a      	bne.n	800f40a <HAL_ADC_AnalogWDGConfig+0x2b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3d8:	4a39      	ldr	r2, [pc, #228]	@ (800f4c0 <HAL_ADC_AnalogWDGConfig+0x36c>)
 800f3da:	401a      	ands	r2, r3
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	0018      	movs	r0, r3
 800f3e6:	f7ff f891 	bl	800e50c <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	7b1b      	ldrb	r3, [r3, #12]
 800f3ee:	2b01      	cmp	r3, #1
 800f3f0:	d105      	bne.n	800f3fe <HAL_ADC_AnalogWDGConfig+0x2aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	0018      	movs	r0, r3
 800f3f8:	f7ff f8ae 	bl	800e558 <LL_ADC_EnableIT_AWD2>
 800f3fc:	e01f      	b.n	800f43e <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	0018      	movs	r0, r3
 800f404:	f7ff f8d6 	bl	800e5b4 <LL_ADC_DisableIT_AWD2>
 800f408:	e019      	b.n	800f43e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f40e:	4a2d      	ldr	r2, [pc, #180]	@ (800f4c4 <HAL_ADC_AnalogWDGConfig+0x370>)
 800f410:	401a      	ands	r2, r3
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	0018      	movs	r0, r3
 800f41c:	f7ff f882 	bl	800e524 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	7b1b      	ldrb	r3, [r3, #12]
 800f424:	2b01      	cmp	r3, #1
 800f426:	d105      	bne.n	800f434 <HAL_ADC_AnalogWDGConfig+0x2e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	0018      	movs	r0, r3
 800f42e:	f7ff f8a2 	bl	800e576 <LL_ADC_EnableIT_AWD3>
 800f432:	e004      	b.n	800f43e <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	0018      	movs	r0, r3
 800f43a:	f7ff f8cb 	bl	800e5d4 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	4a1a      	ldr	r2, [pc, #104]	@ (800f4ac <HAL_ADC_AnalogWDGConfig+0x358>)
 800f444:	4293      	cmp	r3, r2
 800f446:	d118      	bne.n	800f47a <HAL_ADC_AnalogWDGConfig+0x326>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	691a      	ldr	r2, [r3, #16]
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	68db      	ldr	r3, [r3, #12]
 800f452:	08db      	lsrs	r3, r3, #3
 800f454:	2103      	movs	r1, #3
 800f456:	400b      	ands	r3, r1
 800f458:	005b      	lsls	r3, r3, #1
 800f45a:	409a      	lsls	r2, r3
 800f45c:	0013      	movs	r3, r2
 800f45e:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	695a      	ldr	r2, [r3, #20]
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	68db      	ldr	r3, [r3, #12]
 800f46a:	08db      	lsrs	r3, r3, #3
 800f46c:	2103      	movs	r1, #3
 800f46e:	400b      	ands	r3, r1
 800f470:	005b      	lsls	r3, r3, #1
 800f472:	409a      	lsls	r2, r3
 800f474:	0013      	movs	r3, r2
 800f476:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f478:	e005      	b.n	800f486 <HAL_ADC_AnalogWDGConfig+0x332>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	691b      	ldr	r3, [r3, #16]
 800f47e:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	695b      	ldr	r3, [r3, #20]
 800f484:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	6818      	ldr	r0, [r3, #0]
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	6819      	ldr	r1, [r3, #0]
 800f48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f492:	f7fe ff65 	bl	800e360 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2254      	movs	r2, #84	@ 0x54
 800f49a:	2100      	movs	r1, #0
 800f49c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800f49e:	2337      	movs	r3, #55	@ 0x37
 800f4a0:	18fb      	adds	r3, r7, r3
 800f4a2:	781b      	ldrb	r3, [r3, #0]
}
 800f4a4:	0018      	movs	r0, r3
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	b00f      	add	sp, #60	@ 0x3c
 800f4aa:	bd90      	pop	{r4, r7, pc}
 800f4ac:	7cc00000 	.word	0x7cc00000
 800f4b0:	fc3fffff 	.word	0xfc3fffff
 800f4b4:	0087ffff 	.word	0x0087ffff
 800f4b8:	fffeffff 	.word	0xfffeffff
 800f4bc:	0017ffff 	.word	0x0017ffff
 800f4c0:	fffdffff 	.word	0xfffdffff
 800f4c4:	fffbffff 	.word	0xfffbffff

0800f4c8 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b084      	sub	sp, #16
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	0018      	movs	r0, r3
 800f4d6:	f7fe fffd 	bl	800e4d4 <LL_ADC_REG_IsConversionOngoing>
 800f4da:	1e03      	subs	r3, r0, #0
 800f4dc:	d031      	beq.n	800f542 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	0018      	movs	r0, r3
 800f4e4:	f7fe ffc1 	bl	800e46a <LL_ADC_IsDisableOngoing>
 800f4e8:	1e03      	subs	r3, r0, #0
 800f4ea:	d104      	bne.n	800f4f6 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	0018      	movs	r0, r3
 800f4f2:	f7fe ffdd 	bl	800e4b0 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800f4f6:	f7fe fe05 	bl	800e104 <HAL_GetTick>
 800f4fa:	0003      	movs	r3, r0
 800f4fc:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800f4fe:	e01a      	b.n	800f536 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800f500:	f7fe fe00 	bl	800e104 <HAL_GetTick>
 800f504:	0002      	movs	r2, r0
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	1ad3      	subs	r3, r2, r3
 800f50a:	2b02      	cmp	r3, #2
 800f50c:	d913      	bls.n	800f536 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	689b      	ldr	r3, [r3, #8]
 800f514:	2204      	movs	r2, #4
 800f516:	4013      	ands	r3, r2
 800f518:	d00d      	beq.n	800f536 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f51e:	2210      	movs	r2, #16
 800f520:	431a      	orrs	r2, r3
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f52a:	2201      	movs	r2, #1
 800f52c:	431a      	orrs	r2, r3
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800f532:	2301      	movs	r3, #1
 800f534:	e006      	b.n	800f544 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	689b      	ldr	r3, [r3, #8]
 800f53c:	2204      	movs	r2, #4
 800f53e:	4013      	ands	r3, r2
 800f540:	d1de      	bne.n	800f500 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800f542:	2300      	movs	r3, #0
}
 800f544:	0018      	movs	r0, r3
 800f546:	46bd      	mov	sp, r7
 800f548:	b004      	add	sp, #16
 800f54a:	bd80      	pop	{r7, pc}

0800f54c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b084      	sub	sp, #16
 800f550:	af00      	add	r7, sp, #0
 800f552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800f554:	2300      	movs	r3, #0
 800f556:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	0018      	movs	r0, r3
 800f55e:	f7fe ff73 	bl	800e448 <LL_ADC_IsEnabled>
 800f562:	1e03      	subs	r3, r0, #0
 800f564:	d000      	beq.n	800f568 <ADC_Enable+0x1c>
 800f566:	e069      	b.n	800f63c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	689b      	ldr	r3, [r3, #8]
 800f56e:	4a36      	ldr	r2, [pc, #216]	@ (800f648 <ADC_Enable+0xfc>)
 800f570:	4013      	ands	r3, r2
 800f572:	d00d      	beq.n	800f590 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f578:	2210      	movs	r2, #16
 800f57a:	431a      	orrs	r2, r3
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f584:	2201      	movs	r2, #1
 800f586:	431a      	orrs	r2, r3
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800f58c:	2301      	movs	r3, #1
 800f58e:	e056      	b.n	800f63e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	0018      	movs	r0, r3
 800f596:	f7fe ff33 	bl	800e400 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800f59a:	4b2c      	ldr	r3, [pc, #176]	@ (800f64c <ADC_Enable+0x100>)
 800f59c:	0018      	movs	r0, r3
 800f59e:	f7fe fdf3 	bl	800e188 <LL_ADC_GetCommonPathInternalCh>
 800f5a2:	0002      	movs	r2, r0
 800f5a4:	2380      	movs	r3, #128	@ 0x80
 800f5a6:	041b      	lsls	r3, r3, #16
 800f5a8:	4013      	ands	r3, r2
 800f5aa:	d00f      	beq.n	800f5cc <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800f5ac:	4b28      	ldr	r3, [pc, #160]	@ (800f650 <ADC_Enable+0x104>)
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	4928      	ldr	r1, [pc, #160]	@ (800f654 <ADC_Enable+0x108>)
 800f5b2:	0018      	movs	r0, r3
 800f5b4:	f7f0 fdce 	bl	8000154 <__udivsi3>
 800f5b8:	0003      	movs	r3, r0
 800f5ba:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800f5bc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800f5be:	e002      	b.n	800f5c6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800f5c0:	68bb      	ldr	r3, [r7, #8]
 800f5c2:	3b01      	subs	r3, #1
 800f5c4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800f5c6:	68bb      	ldr	r3, [r7, #8]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d1f9      	bne.n	800f5c0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	7e5b      	ldrb	r3, [r3, #25]
 800f5d0:	2b01      	cmp	r3, #1
 800f5d2:	d033      	beq.n	800f63c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800f5d4:	f7fe fd96 	bl	800e104 <HAL_GetTick>
 800f5d8:	0003      	movs	r3, r0
 800f5da:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f5dc:	e027      	b.n	800f62e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	0018      	movs	r0, r3
 800f5e4:	f7fe ff30 	bl	800e448 <LL_ADC_IsEnabled>
 800f5e8:	1e03      	subs	r3, r0, #0
 800f5ea:	d104      	bne.n	800f5f6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	0018      	movs	r0, r3
 800f5f2:	f7fe ff05 	bl	800e400 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800f5f6:	f7fe fd85 	bl	800e104 <HAL_GetTick>
 800f5fa:	0002      	movs	r2, r0
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	1ad3      	subs	r3, r2, r3
 800f600:	2b02      	cmp	r3, #2
 800f602:	d914      	bls.n	800f62e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	2201      	movs	r2, #1
 800f60c:	4013      	ands	r3, r2
 800f60e:	2b01      	cmp	r3, #1
 800f610:	d00d      	beq.n	800f62e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f616:	2210      	movs	r2, #16
 800f618:	431a      	orrs	r2, r3
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f622:	2201      	movs	r2, #1
 800f624:	431a      	orrs	r2, r3
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800f62a:	2301      	movs	r3, #1
 800f62c:	e007      	b.n	800f63e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	2201      	movs	r2, #1
 800f636:	4013      	ands	r3, r2
 800f638:	2b01      	cmp	r3, #1
 800f63a:	d1d0      	bne.n	800f5de <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800f63c:	2300      	movs	r3, #0
}
 800f63e:	0018      	movs	r0, r3
 800f640:	46bd      	mov	sp, r7
 800f642:	b004      	add	sp, #16
 800f644:	bd80      	pop	{r7, pc}
 800f646:	46c0      	nop			@ (mov r8, r8)
 800f648:	80000017 	.word	0x80000017
 800f64c:	40012708 	.word	0x40012708
 800f650:	20000000 	.word	0x20000000
 800f654:	00030d40 	.word	0x00030d40

0800f658 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800f658:	b580      	push	{r7, lr}
 800f65a:	b084      	sub	sp, #16
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	0018      	movs	r0, r3
 800f666:	f7fe ff00 	bl	800e46a <LL_ADC_IsDisableOngoing>
 800f66a:	0003      	movs	r3, r0
 800f66c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	0018      	movs	r0, r3
 800f674:	f7fe fee8 	bl	800e448 <LL_ADC_IsEnabled>
 800f678:	1e03      	subs	r3, r0, #0
 800f67a:	d046      	beq.n	800f70a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d143      	bne.n	800f70a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	689b      	ldr	r3, [r3, #8]
 800f688:	2205      	movs	r2, #5
 800f68a:	4013      	ands	r3, r2
 800f68c:	2b01      	cmp	r3, #1
 800f68e:	d10d      	bne.n	800f6ac <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	0018      	movs	r0, r3
 800f696:	f7fe fec5 	bl	800e424 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	2203      	movs	r2, #3
 800f6a0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800f6a2:	f7fe fd2f 	bl	800e104 <HAL_GetTick>
 800f6a6:	0003      	movs	r3, r0
 800f6a8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800f6aa:	e028      	b.n	800f6fe <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6b0:	2210      	movs	r2, #16
 800f6b2:	431a      	orrs	r2, r3
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f6bc:	2201      	movs	r2, #1
 800f6be:	431a      	orrs	r2, r3
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	e021      	b.n	800f70c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800f6c8:	f7fe fd1c 	bl	800e104 <HAL_GetTick>
 800f6cc:	0002      	movs	r2, r0
 800f6ce:	68bb      	ldr	r3, [r7, #8]
 800f6d0:	1ad3      	subs	r3, r2, r3
 800f6d2:	2b02      	cmp	r3, #2
 800f6d4:	d913      	bls.n	800f6fe <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	689b      	ldr	r3, [r3, #8]
 800f6dc:	2201      	movs	r2, #1
 800f6de:	4013      	ands	r3, r2
 800f6e0:	d00d      	beq.n	800f6fe <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6e6:	2210      	movs	r2, #16
 800f6e8:	431a      	orrs	r2, r3
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f6f2:	2201      	movs	r2, #1
 800f6f4:	431a      	orrs	r2, r3
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	e006      	b.n	800f70c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	689b      	ldr	r3, [r3, #8]
 800f704:	2201      	movs	r2, #1
 800f706:	4013      	ands	r3, r2
 800f708:	d1de      	bne.n	800f6c8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800f70a:	2300      	movs	r3, #0
}
 800f70c:	0018      	movs	r0, r3
 800f70e:	46bd      	mov	sp, r7
 800f710:	b004      	add	sp, #16
 800f712:	bd80      	pop	{r7, pc}

0800f714 <LL_ADC_GetCommonClock>:
{
 800f714:	b580      	push	{r7, lr}
 800f716:	b082      	sub	sp, #8
 800f718:	af00      	add	r7, sp, #0
 800f71a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681a      	ldr	r2, [r3, #0]
 800f720:	23f0      	movs	r3, #240	@ 0xf0
 800f722:	039b      	lsls	r3, r3, #14
 800f724:	4013      	ands	r3, r2
}
 800f726:	0018      	movs	r0, r3
 800f728:	46bd      	mov	sp, r7
 800f72a:	b002      	add	sp, #8
 800f72c:	bd80      	pop	{r7, pc}

0800f72e <LL_ADC_GetClock>:
{
 800f72e:	b580      	push	{r7, lr}
 800f730:	b082      	sub	sp, #8
 800f732:	af00      	add	r7, sp, #0
 800f734:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	691b      	ldr	r3, [r3, #16]
 800f73a:	0f9b      	lsrs	r3, r3, #30
 800f73c:	079b      	lsls	r3, r3, #30
}
 800f73e:	0018      	movs	r0, r3
 800f740:	46bd      	mov	sp, r7
 800f742:	b002      	add	sp, #8
 800f744:	bd80      	pop	{r7, pc}

0800f746 <LL_ADC_SetCalibrationFactor>:
{
 800f746:	b580      	push	{r7, lr}
 800f748:	b082      	sub	sp, #8
 800f74a:	af00      	add	r7, sp, #0
 800f74c:	6078      	str	r0, [r7, #4]
 800f74e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	22b4      	movs	r2, #180	@ 0xb4
 800f754:	589b      	ldr	r3, [r3, r2]
 800f756:	227f      	movs	r2, #127	@ 0x7f
 800f758:	4393      	bics	r3, r2
 800f75a:	001a      	movs	r2, r3
 800f75c:	683b      	ldr	r3, [r7, #0]
 800f75e:	431a      	orrs	r2, r3
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	21b4      	movs	r1, #180	@ 0xb4
 800f764:	505a      	str	r2, [r3, r1]
}
 800f766:	46c0      	nop			@ (mov r8, r8)
 800f768:	46bd      	mov	sp, r7
 800f76a:	b002      	add	sp, #8
 800f76c:	bd80      	pop	{r7, pc}

0800f76e <LL_ADC_GetCalibrationFactor>:
{
 800f76e:	b580      	push	{r7, lr}
 800f770:	b082      	sub	sp, #8
 800f772:	af00      	add	r7, sp, #0
 800f774:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	22b4      	movs	r2, #180	@ 0xb4
 800f77a:	589b      	ldr	r3, [r3, r2]
 800f77c:	227f      	movs	r2, #127	@ 0x7f
 800f77e:	4013      	ands	r3, r2
}
 800f780:	0018      	movs	r0, r3
 800f782:	46bd      	mov	sp, r7
 800f784:	b002      	add	sp, #8
 800f786:	bd80      	pop	{r7, pc}

0800f788 <LL_ADC_Enable>:
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b082      	sub	sp, #8
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	689b      	ldr	r3, [r3, #8]
 800f794:	4a04      	ldr	r2, [pc, #16]	@ (800f7a8 <LL_ADC_Enable+0x20>)
 800f796:	4013      	ands	r3, r2
 800f798:	2201      	movs	r2, #1
 800f79a:	431a      	orrs	r2, r3
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	609a      	str	r2, [r3, #8]
}
 800f7a0:	46c0      	nop			@ (mov r8, r8)
 800f7a2:	46bd      	mov	sp, r7
 800f7a4:	b002      	add	sp, #8
 800f7a6:	bd80      	pop	{r7, pc}
 800f7a8:	7fffffe8 	.word	0x7fffffe8

0800f7ac <LL_ADC_Disable>:
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b082      	sub	sp, #8
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	689b      	ldr	r3, [r3, #8]
 800f7b8:	4a04      	ldr	r2, [pc, #16]	@ (800f7cc <LL_ADC_Disable+0x20>)
 800f7ba:	4013      	ands	r3, r2
 800f7bc:	2202      	movs	r2, #2
 800f7be:	431a      	orrs	r2, r3
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	609a      	str	r2, [r3, #8]
}
 800f7c4:	46c0      	nop			@ (mov r8, r8)
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	b002      	add	sp, #8
 800f7ca:	bd80      	pop	{r7, pc}
 800f7cc:	7fffffe8 	.word	0x7fffffe8

0800f7d0 <LL_ADC_IsEnabled>:
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b082      	sub	sp, #8
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	689b      	ldr	r3, [r3, #8]
 800f7dc:	2201      	movs	r2, #1
 800f7de:	4013      	ands	r3, r2
 800f7e0:	2b01      	cmp	r3, #1
 800f7e2:	d101      	bne.n	800f7e8 <LL_ADC_IsEnabled+0x18>
 800f7e4:	2301      	movs	r3, #1
 800f7e6:	e000      	b.n	800f7ea <LL_ADC_IsEnabled+0x1a>
 800f7e8:	2300      	movs	r3, #0
}
 800f7ea:	0018      	movs	r0, r3
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	b002      	add	sp, #8
 800f7f0:	bd80      	pop	{r7, pc}
	...

0800f7f4 <LL_ADC_StartCalibration>:
{
 800f7f4:	b580      	push	{r7, lr}
 800f7f6:	b082      	sub	sp, #8
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	689b      	ldr	r3, [r3, #8]
 800f800:	4a05      	ldr	r2, [pc, #20]	@ (800f818 <LL_ADC_StartCalibration+0x24>)
 800f802:	4013      	ands	r3, r2
 800f804:	2280      	movs	r2, #128	@ 0x80
 800f806:	0612      	lsls	r2, r2, #24
 800f808:	431a      	orrs	r2, r3
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	609a      	str	r2, [r3, #8]
}
 800f80e:	46c0      	nop			@ (mov r8, r8)
 800f810:	46bd      	mov	sp, r7
 800f812:	b002      	add	sp, #8
 800f814:	bd80      	pop	{r7, pc}
 800f816:	46c0      	nop			@ (mov r8, r8)
 800f818:	7fffffe8 	.word	0x7fffffe8

0800f81c <LL_ADC_IsCalibrationOnGoing>:
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b082      	sub	sp, #8
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	689b      	ldr	r3, [r3, #8]
 800f828:	0fdb      	lsrs	r3, r3, #31
 800f82a:	07da      	lsls	r2, r3, #31
 800f82c:	2380      	movs	r3, #128	@ 0x80
 800f82e:	061b      	lsls	r3, r3, #24
 800f830:	429a      	cmp	r2, r3
 800f832:	d101      	bne.n	800f838 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800f834:	2301      	movs	r3, #1
 800f836:	e000      	b.n	800f83a <LL_ADC_IsCalibrationOnGoing+0x1e>
 800f838:	2300      	movs	r3, #0
}
 800f83a:	0018      	movs	r0, r3
 800f83c:	46bd      	mov	sp, r7
 800f83e:	b002      	add	sp, #8
 800f840:	bd80      	pop	{r7, pc}
	...

0800f844 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800f844:	b590      	push	{r4, r7, lr}
 800f846:	b08b      	sub	sp, #44	@ 0x2c
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800f84c:	2300      	movs	r3, #0
 800f84e:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800f850:	2300      	movs	r3, #0
 800f852:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2254      	movs	r2, #84	@ 0x54
 800f858:	5c9b      	ldrb	r3, [r3, r2]
 800f85a:	2b01      	cmp	r3, #1
 800f85c:	d101      	bne.n	800f862 <HAL_ADCEx_Calibration_Start+0x1e>
 800f85e:	2302      	movs	r3, #2
 800f860:	e0e4      	b.n	800fa2c <HAL_ADCEx_Calibration_Start+0x1e8>
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2254      	movs	r2, #84	@ 0x54
 800f866:	2101      	movs	r1, #1
 800f868:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800f86a:	231f      	movs	r3, #31
 800f86c:	18fc      	adds	r4, r7, r3
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	0018      	movs	r0, r3
 800f872:	f7ff fef1 	bl	800f658 <ADC_Disable>
 800f876:	0003      	movs	r3, r0
 800f878:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	0018      	movs	r0, r3
 800f880:	f7ff ffa6 	bl	800f7d0 <LL_ADC_IsEnabled>
 800f884:	1e03      	subs	r3, r0, #0
 800f886:	d000      	beq.n	800f88a <HAL_ADCEx_Calibration_Start+0x46>
 800f888:	e0c3      	b.n	800fa12 <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f88e:	4a69      	ldr	r2, [pc, #420]	@ (800fa34 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800f890:	4013      	ands	r3, r2
 800f892:	2202      	movs	r2, #2
 800f894:	431a      	orrs	r2, r3
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	68db      	ldr	r3, [r3, #12]
 800f8a0:	4a65      	ldr	r2, [pc, #404]	@ (800fa38 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800f8a2:	4013      	ands	r3, r2
 800f8a4:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	68da      	ldr	r2, [r3, #12]
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	4962      	ldr	r1, [pc, #392]	@ (800fa3c <HAL_ADCEx_Calibration_Start+0x1f8>)
 800f8b2:	400a      	ands	r2, r1
 800f8b4:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800f8ba:	e02f      	b.n	800f91c <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	0018      	movs	r0, r3
 800f8c2:	f7ff ff97 	bl	800f7f4 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800f8c6:	e015      	b.n	800f8f4 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	3301      	adds	r3, #1
 800f8cc:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800f8ce:	68fa      	ldr	r2, [r7, #12]
 800f8d0:	23ae      	movs	r3, #174	@ 0xae
 800f8d2:	029b      	lsls	r3, r3, #10
 800f8d4:	429a      	cmp	r2, r3
 800f8d6:	d30d      	bcc.n	800f8f4 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f8dc:	2212      	movs	r2, #18
 800f8de:	4393      	bics	r3, r2
 800f8e0:	2210      	movs	r2, #16
 800f8e2:	431a      	orrs	r2, r3
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2254      	movs	r2, #84	@ 0x54
 800f8ec:	2100      	movs	r1, #0
 800f8ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800f8f0:	2301      	movs	r3, #1
 800f8f2:	e09b      	b.n	800fa2c <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	0018      	movs	r0, r3
 800f8fa:	f7ff ff8f 	bl	800f81c <LL_ADC_IsCalibrationOnGoing>
 800f8fe:	1e03      	subs	r3, r0, #0
 800f900:	d1e2      	bne.n	800f8c8 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	0018      	movs	r0, r3
 800f908:	f7ff ff31 	bl	800f76e <LL_ADC_GetCalibrationFactor>
 800f90c:	0003      	movs	r3, r0
 800f90e:	3301      	adds	r3, #1
 800f910:	6a3a      	ldr	r2, [r7, #32]
 800f912:	18d3      	adds	r3, r2, r3
 800f914:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800f916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f918:	3301      	adds	r3, #1
 800f91a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f91e:	2b07      	cmp	r3, #7
 800f920:	d9cc      	bls.n	800f8bc <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 800f922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f924:	085b      	lsrs	r3, r3, #1
 800f926:	6a3a      	ldr	r2, [r7, #32]
 800f928:	18d3      	adds	r3, r2, r3
 800f92a:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 800f92c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f92e:	6a38      	ldr	r0, [r7, #32]
 800f930:	f7f0 fc10 	bl	8000154 <__udivsi3>
 800f934:	0003      	movs	r3, r0
 800f936:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	0018      	movs	r0, r3
 800f93e:	f7ff ff23 	bl	800f788 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	0018      	movs	r0, r3
 800f948:	f7ff fef1 	bl	800f72e <LL_ADC_GetClock>
 800f94c:	1e03      	subs	r3, r0, #0
 800f94e:	d11b      	bne.n	800f988 <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f950:	4b3b      	ldr	r3, [pc, #236]	@ (800fa40 <HAL_ADCEx_Calibration_Start+0x1fc>)
 800f952:	0018      	movs	r0, r3
 800f954:	f7ff fede 	bl	800f714 <LL_ADC_GetCommonClock>
 800f958:	0003      	movs	r3, r0
 800f95a:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800f95c:	697a      	ldr	r2, [r7, #20]
 800f95e:	23e0      	movs	r3, #224	@ 0xe0
 800f960:	035b      	lsls	r3, r3, #13
 800f962:	429a      	cmp	r2, r3
 800f964:	d310      	bcc.n	800f988 <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800f966:	697b      	ldr	r3, [r7, #20]
 800f968:	0c9b      	lsrs	r3, r3, #18
 800f96a:	3b03      	subs	r3, #3
 800f96c:	2201      	movs	r2, #1
 800f96e:	409a      	lsls	r2, r3
 800f970:	0013      	movs	r3, r2
 800f972:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800f974:	68bb      	ldr	r3, [r7, #8]
 800f976:	085b      	lsrs	r3, r3, #1
 800f978:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800f97a:	e002      	b.n	800f982 <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 800f97c:	68bb      	ldr	r3, [r7, #8]
 800f97e:	3b01      	subs	r3, #1
 800f980:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800f982:	68bb      	ldr	r3, [r7, #8]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d1f9      	bne.n	800f97c <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	6a3a      	ldr	r2, [r7, #32]
 800f98e:	0011      	movs	r1, r2
 800f990:	0018      	movs	r0, r3
 800f992:	f7ff fed8 	bl	800f746 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	0018      	movs	r0, r3
 800f99c:	f7ff ff06 	bl	800f7ac <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800f9a0:	f7fe fbb0 	bl	800e104 <HAL_GetTick>
 800f9a4:	0003      	movs	r3, r0
 800f9a6:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f9a8:	e01b      	b.n	800f9e2 <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800f9aa:	f7fe fbab 	bl	800e104 <HAL_GetTick>
 800f9ae:	0002      	movs	r2, r0
 800f9b0:	693b      	ldr	r3, [r7, #16]
 800f9b2:	1ad3      	subs	r3, r2, r3
 800f9b4:	2b02      	cmp	r3, #2
 800f9b6:	d914      	bls.n	800f9e2 <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	0018      	movs	r0, r3
 800f9be:	f7ff ff07 	bl	800f7d0 <LL_ADC_IsEnabled>
 800f9c2:	1e03      	subs	r3, r0, #0
 800f9c4:	d00d      	beq.n	800f9e2 <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9ca:	2210      	movs	r2, #16
 800f9cc:	431a      	orrs	r2, r3
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f9d6:	2201      	movs	r2, #1
 800f9d8:	431a      	orrs	r2, r3
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800f9de:	2301      	movs	r3, #1
 800f9e0:	e024      	b.n	800fa2c <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	0018      	movs	r0, r3
 800f9e8:	f7ff fef2 	bl	800f7d0 <LL_ADC_IsEnabled>
 800f9ec:	1e03      	subs	r3, r0, #0
 800f9ee:	d1dc      	bne.n	800f9aa <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	68d9      	ldr	r1, [r3, #12]
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	69ba      	ldr	r2, [r7, #24]
 800f9fc:	430a      	orrs	r2, r1
 800f9fe:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa04:	2203      	movs	r2, #3
 800fa06:	4393      	bics	r3, r2
 800fa08:	2201      	movs	r2, #1
 800fa0a:	431a      	orrs	r2, r3
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	659a      	str	r2, [r3, #88]	@ 0x58
 800fa10:	e005      	b.n	800fa1e <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa16:	2210      	movs	r2, #16
 800fa18:	431a      	orrs	r2, r3
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	2254      	movs	r2, #84	@ 0x54
 800fa22:	2100      	movs	r1, #0
 800fa24:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800fa26:	231f      	movs	r3, #31
 800fa28:	18fb      	adds	r3, r7, r3
 800fa2a:	781b      	ldrb	r3, [r3, #0]
}
 800fa2c:	0018      	movs	r0, r3
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	b00b      	add	sp, #44	@ 0x2c
 800fa32:	bd90      	pop	{r4, r7, pc}
 800fa34:	fffffefd 	.word	0xfffffefd
 800fa38:	00008003 	.word	0x00008003
 800fa3c:	ffff7ffc 	.word	0xffff7ffc
 800fa40:	40012708 	.word	0x40012708

0800fa44 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b082      	sub	sp, #8
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800fa4c:	46c0      	nop			@ (mov r8, r8)
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	b002      	add	sp, #8
 800fa52:	bd80      	pop	{r7, pc}

0800fa54 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b082      	sub	sp, #8
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800fa5c:	46c0      	nop			@ (mov r8, r8)
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	b002      	add	sp, #8
 800fa62:	bd80      	pop	{r7, pc}

0800fa64 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800fa64:	b580      	push	{r7, lr}
 800fa66:	b082      	sub	sp, #8
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800fa6c:	46c0      	nop			@ (mov r8, r8)
 800fa6e:	46bd      	mov	sp, r7
 800fa70:	b002      	add	sp, #8
 800fa72:	bd80      	pop	{r7, pc}

0800fa74 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b082      	sub	sp, #8
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 800fa7c:	46c0      	nop			@ (mov r8, r8)
 800fa7e:	46bd      	mov	sp, r7
 800fa80:	b002      	add	sp, #8
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <__NVIC_EnableIRQ>:
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	0002      	movs	r2, r0
 800fa8c:	1dfb      	adds	r3, r7, #7
 800fa8e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800fa90:	1dfb      	adds	r3, r7, #7
 800fa92:	781b      	ldrb	r3, [r3, #0]
 800fa94:	2b7f      	cmp	r3, #127	@ 0x7f
 800fa96:	d809      	bhi.n	800faac <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fa98:	1dfb      	adds	r3, r7, #7
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	001a      	movs	r2, r3
 800fa9e:	231f      	movs	r3, #31
 800faa0:	401a      	ands	r2, r3
 800faa2:	4b04      	ldr	r3, [pc, #16]	@ (800fab4 <__NVIC_EnableIRQ+0x30>)
 800faa4:	2101      	movs	r1, #1
 800faa6:	4091      	lsls	r1, r2
 800faa8:	000a      	movs	r2, r1
 800faaa:	601a      	str	r2, [r3, #0]
}
 800faac:	46c0      	nop			@ (mov r8, r8)
 800faae:	46bd      	mov	sp, r7
 800fab0:	b002      	add	sp, #8
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	e000e100 	.word	0xe000e100

0800fab8 <__NVIC_DisableIRQ>:
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b082      	sub	sp, #8
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	0002      	movs	r2, r0
 800fac0:	1dfb      	adds	r3, r7, #7
 800fac2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800fac4:	1dfb      	adds	r3, r7, #7
 800fac6:	781b      	ldrb	r3, [r3, #0]
 800fac8:	2b7f      	cmp	r3, #127	@ 0x7f
 800faca:	d810      	bhi.n	800faee <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800facc:	1dfb      	adds	r3, r7, #7
 800face:	781b      	ldrb	r3, [r3, #0]
 800fad0:	001a      	movs	r2, r3
 800fad2:	231f      	movs	r3, #31
 800fad4:	4013      	ands	r3, r2
 800fad6:	4908      	ldr	r1, [pc, #32]	@ (800faf8 <__NVIC_DisableIRQ+0x40>)
 800fad8:	2201      	movs	r2, #1
 800fada:	409a      	lsls	r2, r3
 800fadc:	0013      	movs	r3, r2
 800fade:	2280      	movs	r2, #128	@ 0x80
 800fae0:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800fae2:	f3bf 8f4f 	dsb	sy
}
 800fae6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800fae8:	f3bf 8f6f 	isb	sy
}
 800faec:	46c0      	nop			@ (mov r8, r8)
}
 800faee:	46c0      	nop			@ (mov r8, r8)
 800faf0:	46bd      	mov	sp, r7
 800faf2:	b002      	add	sp, #8
 800faf4:	bd80      	pop	{r7, pc}
 800faf6:	46c0      	nop			@ (mov r8, r8)
 800faf8:	e000e100 	.word	0xe000e100

0800fafc <__NVIC_SetPriority>:
{
 800fafc:	b590      	push	{r4, r7, lr}
 800fafe:	b083      	sub	sp, #12
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	0002      	movs	r2, r0
 800fb04:	6039      	str	r1, [r7, #0]
 800fb06:	1dfb      	adds	r3, r7, #7
 800fb08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800fb0a:	1dfb      	adds	r3, r7, #7
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	2b7f      	cmp	r3, #127	@ 0x7f
 800fb10:	d828      	bhi.n	800fb64 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb12:	4a2f      	ldr	r2, [pc, #188]	@ (800fbd0 <__NVIC_SetPriority+0xd4>)
 800fb14:	1dfb      	adds	r3, r7, #7
 800fb16:	781b      	ldrb	r3, [r3, #0]
 800fb18:	b25b      	sxtb	r3, r3
 800fb1a:	089b      	lsrs	r3, r3, #2
 800fb1c:	33c0      	adds	r3, #192	@ 0xc0
 800fb1e:	009b      	lsls	r3, r3, #2
 800fb20:	589b      	ldr	r3, [r3, r2]
 800fb22:	1dfa      	adds	r2, r7, #7
 800fb24:	7812      	ldrb	r2, [r2, #0]
 800fb26:	0011      	movs	r1, r2
 800fb28:	2203      	movs	r2, #3
 800fb2a:	400a      	ands	r2, r1
 800fb2c:	00d2      	lsls	r2, r2, #3
 800fb2e:	21ff      	movs	r1, #255	@ 0xff
 800fb30:	4091      	lsls	r1, r2
 800fb32:	000a      	movs	r2, r1
 800fb34:	43d2      	mvns	r2, r2
 800fb36:	401a      	ands	r2, r3
 800fb38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800fb3a:	683b      	ldr	r3, [r7, #0]
 800fb3c:	019b      	lsls	r3, r3, #6
 800fb3e:	22ff      	movs	r2, #255	@ 0xff
 800fb40:	401a      	ands	r2, r3
 800fb42:	1dfb      	adds	r3, r7, #7
 800fb44:	781b      	ldrb	r3, [r3, #0]
 800fb46:	0018      	movs	r0, r3
 800fb48:	2303      	movs	r3, #3
 800fb4a:	4003      	ands	r3, r0
 800fb4c:	00db      	lsls	r3, r3, #3
 800fb4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb50:	481f      	ldr	r0, [pc, #124]	@ (800fbd0 <__NVIC_SetPriority+0xd4>)
 800fb52:	1dfb      	adds	r3, r7, #7
 800fb54:	781b      	ldrb	r3, [r3, #0]
 800fb56:	b25b      	sxtb	r3, r3
 800fb58:	089b      	lsrs	r3, r3, #2
 800fb5a:	430a      	orrs	r2, r1
 800fb5c:	33c0      	adds	r3, #192	@ 0xc0
 800fb5e:	009b      	lsls	r3, r3, #2
 800fb60:	501a      	str	r2, [r3, r0]
}
 800fb62:	e031      	b.n	800fbc8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb64:	4a1b      	ldr	r2, [pc, #108]	@ (800fbd4 <__NVIC_SetPriority+0xd8>)
 800fb66:	1dfb      	adds	r3, r7, #7
 800fb68:	781b      	ldrb	r3, [r3, #0]
 800fb6a:	0019      	movs	r1, r3
 800fb6c:	230f      	movs	r3, #15
 800fb6e:	400b      	ands	r3, r1
 800fb70:	3b08      	subs	r3, #8
 800fb72:	089b      	lsrs	r3, r3, #2
 800fb74:	3306      	adds	r3, #6
 800fb76:	009b      	lsls	r3, r3, #2
 800fb78:	18d3      	adds	r3, r2, r3
 800fb7a:	3304      	adds	r3, #4
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	1dfa      	adds	r2, r7, #7
 800fb80:	7812      	ldrb	r2, [r2, #0]
 800fb82:	0011      	movs	r1, r2
 800fb84:	2203      	movs	r2, #3
 800fb86:	400a      	ands	r2, r1
 800fb88:	00d2      	lsls	r2, r2, #3
 800fb8a:	21ff      	movs	r1, #255	@ 0xff
 800fb8c:	4091      	lsls	r1, r2
 800fb8e:	000a      	movs	r2, r1
 800fb90:	43d2      	mvns	r2, r2
 800fb92:	401a      	ands	r2, r3
 800fb94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	019b      	lsls	r3, r3, #6
 800fb9a:	22ff      	movs	r2, #255	@ 0xff
 800fb9c:	401a      	ands	r2, r3
 800fb9e:	1dfb      	adds	r3, r7, #7
 800fba0:	781b      	ldrb	r3, [r3, #0]
 800fba2:	0018      	movs	r0, r3
 800fba4:	2303      	movs	r3, #3
 800fba6:	4003      	ands	r3, r0
 800fba8:	00db      	lsls	r3, r3, #3
 800fbaa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fbac:	4809      	ldr	r0, [pc, #36]	@ (800fbd4 <__NVIC_SetPriority+0xd8>)
 800fbae:	1dfb      	adds	r3, r7, #7
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	001c      	movs	r4, r3
 800fbb4:	230f      	movs	r3, #15
 800fbb6:	4023      	ands	r3, r4
 800fbb8:	3b08      	subs	r3, #8
 800fbba:	089b      	lsrs	r3, r3, #2
 800fbbc:	430a      	orrs	r2, r1
 800fbbe:	3306      	adds	r3, #6
 800fbc0:	009b      	lsls	r3, r3, #2
 800fbc2:	18c3      	adds	r3, r0, r3
 800fbc4:	3304      	adds	r3, #4
 800fbc6:	601a      	str	r2, [r3, #0]
}
 800fbc8:	46c0      	nop			@ (mov r8, r8)
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	b003      	add	sp, #12
 800fbce:	bd90      	pop	{r4, r7, pc}
 800fbd0:	e000e100 	.word	0xe000e100
 800fbd4:	e000ed00 	.word	0xe000ed00

0800fbd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b082      	sub	sp, #8
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	1e5a      	subs	r2, r3, #1
 800fbe4:	2380      	movs	r3, #128	@ 0x80
 800fbe6:	045b      	lsls	r3, r3, #17
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d301      	bcc.n	800fbf0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800fbec:	2301      	movs	r3, #1
 800fbee:	e010      	b.n	800fc12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800fbf0:	4b0a      	ldr	r3, [pc, #40]	@ (800fc1c <SysTick_Config+0x44>)
 800fbf2:	687a      	ldr	r2, [r7, #4]
 800fbf4:	3a01      	subs	r2, #1
 800fbf6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	425b      	negs	r3, r3
 800fbfc:	2103      	movs	r1, #3
 800fbfe:	0018      	movs	r0, r3
 800fc00:	f7ff ff7c 	bl	800fafc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800fc04:	4b05      	ldr	r3, [pc, #20]	@ (800fc1c <SysTick_Config+0x44>)
 800fc06:	2200      	movs	r2, #0
 800fc08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800fc0a:	4b04      	ldr	r3, [pc, #16]	@ (800fc1c <SysTick_Config+0x44>)
 800fc0c:	2207      	movs	r2, #7
 800fc0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800fc10:	2300      	movs	r3, #0
}
 800fc12:	0018      	movs	r0, r3
 800fc14:	46bd      	mov	sp, r7
 800fc16:	b002      	add	sp, #8
 800fc18:	bd80      	pop	{r7, pc}
 800fc1a:	46c0      	nop			@ (mov r8, r8)
 800fc1c:	e000e010 	.word	0xe000e010

0800fc20 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b084      	sub	sp, #16
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	60b9      	str	r1, [r7, #8]
 800fc28:	607a      	str	r2, [r7, #4]
 800fc2a:	210f      	movs	r1, #15
 800fc2c:	187b      	adds	r3, r7, r1
 800fc2e:	1c02      	adds	r2, r0, #0
 800fc30:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800fc32:	68ba      	ldr	r2, [r7, #8]
 800fc34:	187b      	adds	r3, r7, r1
 800fc36:	781b      	ldrb	r3, [r3, #0]
 800fc38:	b25b      	sxtb	r3, r3
 800fc3a:	0011      	movs	r1, r2
 800fc3c:	0018      	movs	r0, r3
 800fc3e:	f7ff ff5d 	bl	800fafc <__NVIC_SetPriority>
}
 800fc42:	46c0      	nop			@ (mov r8, r8)
 800fc44:	46bd      	mov	sp, r7
 800fc46:	b004      	add	sp, #16
 800fc48:	bd80      	pop	{r7, pc}

0800fc4a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fc4a:	b580      	push	{r7, lr}
 800fc4c:	b082      	sub	sp, #8
 800fc4e:	af00      	add	r7, sp, #0
 800fc50:	0002      	movs	r2, r0
 800fc52:	1dfb      	adds	r3, r7, #7
 800fc54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800fc56:	1dfb      	adds	r3, r7, #7
 800fc58:	781b      	ldrb	r3, [r3, #0]
 800fc5a:	b25b      	sxtb	r3, r3
 800fc5c:	0018      	movs	r0, r3
 800fc5e:	f7ff ff11 	bl	800fa84 <__NVIC_EnableIRQ>
}
 800fc62:	46c0      	nop			@ (mov r8, r8)
 800fc64:	46bd      	mov	sp, r7
 800fc66:	b002      	add	sp, #8
 800fc68:	bd80      	pop	{r7, pc}

0800fc6a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800fc6a:	b580      	push	{r7, lr}
 800fc6c:	b082      	sub	sp, #8
 800fc6e:	af00      	add	r7, sp, #0
 800fc70:	0002      	movs	r2, r0
 800fc72:	1dfb      	adds	r3, r7, #7
 800fc74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800fc76:	1dfb      	adds	r3, r7, #7
 800fc78:	781b      	ldrb	r3, [r3, #0]
 800fc7a:	b25b      	sxtb	r3, r3
 800fc7c:	0018      	movs	r0, r3
 800fc7e:	f7ff ff1b 	bl	800fab8 <__NVIC_DisableIRQ>
}
 800fc82:	46c0      	nop			@ (mov r8, r8)
 800fc84:	46bd      	mov	sp, r7
 800fc86:	b002      	add	sp, #8
 800fc88:	bd80      	pop	{r7, pc}

0800fc8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800fc8a:	b580      	push	{r7, lr}
 800fc8c:	b082      	sub	sp, #8
 800fc8e:	af00      	add	r7, sp, #0
 800fc90:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	0018      	movs	r0, r3
 800fc96:	f7ff ff9f 	bl	800fbd8 <SysTick_Config>
 800fc9a:	0003      	movs	r3, r0
}
 800fc9c:	0018      	movs	r0, r3
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	b002      	add	sp, #8
 800fca2:	bd80      	pop	{r7, pc}

0800fca4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800fca4:	b580      	push	{r7, lr}
 800fca6:	b082      	sub	sp, #8
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d101      	bne.n	800fcb6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800fcb2:	2301      	movs	r3, #1
 800fcb4:	e091      	b.n	800fdda <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	001a      	movs	r2, r3
 800fcbc:	4b49      	ldr	r3, [pc, #292]	@ (800fde4 <HAL_DMA_Init+0x140>)
 800fcbe:	429a      	cmp	r2, r3
 800fcc0:	d810      	bhi.n	800fce4 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	4a48      	ldr	r2, [pc, #288]	@ (800fde8 <HAL_DMA_Init+0x144>)
 800fcc8:	4694      	mov	ip, r2
 800fcca:	4463      	add	r3, ip
 800fccc:	2114      	movs	r1, #20
 800fcce:	0018      	movs	r0, r3
 800fcd0:	f7f0 fa40 	bl	8000154 <__udivsi3>
 800fcd4:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800fcd6:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	4a43      	ldr	r2, [pc, #268]	@ (800fdec <HAL_DMA_Init+0x148>)
 800fce0:	641a      	str	r2, [r3, #64]	@ 0x40
 800fce2:	e00f      	b.n	800fd04 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	4a41      	ldr	r2, [pc, #260]	@ (800fdf0 <HAL_DMA_Init+0x14c>)
 800fcea:	4694      	mov	ip, r2
 800fcec:	4463      	add	r3, ip
 800fcee:	2114      	movs	r1, #20
 800fcf0:	0018      	movs	r0, r3
 800fcf2:	f7f0 fa2f 	bl	8000154 <__udivsi3>
 800fcf6:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800fcf8:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	4a3c      	ldr	r2, [pc, #240]	@ (800fdf4 <HAL_DMA_Init+0x150>)
 800fd02:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2225      	movs	r2, #37	@ 0x25
 800fd08:	2102      	movs	r1, #2
 800fd0a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	681a      	ldr	r2, [r3, #0]
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	4938      	ldr	r1, [pc, #224]	@ (800fdf8 <HAL_DMA_Init+0x154>)
 800fd18:	400a      	ands	r2, r1
 800fd1a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	6819      	ldr	r1, [r3, #0]
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	689a      	ldr	r2, [r3, #8]
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	68db      	ldr	r3, [r3, #12]
 800fd2a:	431a      	orrs	r2, r3
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	691b      	ldr	r3, [r3, #16]
 800fd30:	431a      	orrs	r2, r3
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	695b      	ldr	r3, [r3, #20]
 800fd36:	431a      	orrs	r2, r3
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	699b      	ldr	r3, [r3, #24]
 800fd3c:	431a      	orrs	r2, r3
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	69db      	ldr	r3, [r3, #28]
 800fd42:	431a      	orrs	r2, r3
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	6a1b      	ldr	r3, [r3, #32]
 800fd48:	431a      	orrs	r2, r3
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	430a      	orrs	r2, r1
 800fd50:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	0018      	movs	r0, r3
 800fd56:	f000 fa9f 	bl	8010298 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	689a      	ldr	r2, [r3, #8]
 800fd5e:	2380      	movs	r3, #128	@ 0x80
 800fd60:	01db      	lsls	r3, r3, #7
 800fd62:	429a      	cmp	r2, r3
 800fd64:	d102      	bne.n	800fd6c <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	2200      	movs	r2, #0
 800fd6a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	685a      	ldr	r2, [r3, #4]
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fd74:	21ff      	movs	r1, #255	@ 0xff
 800fd76:	400a      	ands	r2, r1
 800fd78:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd7e:	687a      	ldr	r2, [r7, #4]
 800fd80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800fd82:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	685b      	ldr	r3, [r3, #4]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d011      	beq.n	800fdb0 <HAL_DMA_Init+0x10c>
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	685b      	ldr	r3, [r3, #4]
 800fd90:	2b04      	cmp	r3, #4
 800fd92:	d80d      	bhi.n	800fdb0 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	0018      	movs	r0, r3
 800fd98:	f000 fac8 	bl	801032c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fda0:	2200      	movs	r2, #0
 800fda2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fda8:	687a      	ldr	r2, [r7, #4]
 800fdaa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800fdac:	605a      	str	r2, [r3, #4]
 800fdae:	e008      	b.n	800fdc2 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2225      	movs	r2, #37	@ 0x25
 800fdcc:	2101      	movs	r1, #1
 800fdce:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	2224      	movs	r2, #36	@ 0x24
 800fdd4:	2100      	movs	r1, #0
 800fdd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800fdd8:	2300      	movs	r3, #0
}
 800fdda:	0018      	movs	r0, r3
 800fddc:	46bd      	mov	sp, r7
 800fdde:	b002      	add	sp, #8
 800fde0:	bd80      	pop	{r7, pc}
 800fde2:	46c0      	nop			@ (mov r8, r8)
 800fde4:	40020407 	.word	0x40020407
 800fde8:	bffdfff8 	.word	0xbffdfff8
 800fdec:	40020000 	.word	0x40020000
 800fdf0:	bffdfbf8 	.word	0xbffdfbf8
 800fdf4:	40020400 	.word	0x40020400
 800fdf8:	ffff800f 	.word	0xffff800f

0800fdfc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b086      	sub	sp, #24
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	60f8      	str	r0, [r7, #12]
 800fe04:	60b9      	str	r1, [r7, #8]
 800fe06:	607a      	str	r2, [r7, #4]
 800fe08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fe0a:	2317      	movs	r3, #23
 800fe0c:	18fb      	adds	r3, r7, r3
 800fe0e:	2200      	movs	r2, #0
 800fe10:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	2224      	movs	r2, #36	@ 0x24
 800fe16:	5c9b      	ldrb	r3, [r3, r2]
 800fe18:	2b01      	cmp	r3, #1
 800fe1a:	d101      	bne.n	800fe20 <HAL_DMA_Start_IT+0x24>
 800fe1c:	2302      	movs	r3, #2
 800fe1e:	e06f      	b.n	800ff00 <HAL_DMA_Start_IT+0x104>
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	2224      	movs	r2, #36	@ 0x24
 800fe24:	2101      	movs	r1, #1
 800fe26:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	2225      	movs	r2, #37	@ 0x25
 800fe2c:	5c9b      	ldrb	r3, [r3, r2]
 800fe2e:	b2db      	uxtb	r3, r3
 800fe30:	2b01      	cmp	r3, #1
 800fe32:	d157      	bne.n	800fee4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	2225      	movs	r2, #37	@ 0x25
 800fe38:	2102      	movs	r1, #2
 800fe3a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	2200      	movs	r2, #0
 800fe40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	681a      	ldr	r2, [r3, #0]
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	2101      	movs	r1, #1
 800fe4e:	438a      	bics	r2, r1
 800fe50:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800fe52:	683b      	ldr	r3, [r7, #0]
 800fe54:	687a      	ldr	r2, [r7, #4]
 800fe56:	68b9      	ldr	r1, [r7, #8]
 800fe58:	68f8      	ldr	r0, [r7, #12]
 800fe5a:	f000 f9e1 	bl	8010220 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d008      	beq.n	800fe78 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	681a      	ldr	r2, [r3, #0]
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	210e      	movs	r1, #14
 800fe72:	430a      	orrs	r2, r1
 800fe74:	601a      	str	r2, [r3, #0]
 800fe76:	e00f      	b.n	800fe98 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	681a      	ldr	r2, [r3, #0]
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	2104      	movs	r1, #4
 800fe84:	438a      	bics	r2, r1
 800fe86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	681a      	ldr	r2, [r3, #0]
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	210a      	movs	r1, #10
 800fe94:	430a      	orrs	r2, r1
 800fe96:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fe9c:	681a      	ldr	r2, [r3, #0]
 800fe9e:	2380      	movs	r3, #128	@ 0x80
 800fea0:	025b      	lsls	r3, r3, #9
 800fea2:	4013      	ands	r3, r2
 800fea4:	d008      	beq.n	800feb8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800feaa:	681a      	ldr	r2, [r3, #0]
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800feb0:	2180      	movs	r1, #128	@ 0x80
 800feb2:	0049      	lsls	r1, r1, #1
 800feb4:	430a      	orrs	r2, r1
 800feb6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800febc:	2b00      	cmp	r3, #0
 800febe:	d008      	beq.n	800fed2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fec4:	681a      	ldr	r2, [r3, #0]
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800feca:	2180      	movs	r1, #128	@ 0x80
 800fecc:	0049      	lsls	r1, r1, #1
 800fece:	430a      	orrs	r2, r1
 800fed0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	681a      	ldr	r2, [r3, #0]
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	2101      	movs	r1, #1
 800fede:	430a      	orrs	r2, r1
 800fee0:	601a      	str	r2, [r3, #0]
 800fee2:	e00a      	b.n	800fefa <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	2280      	movs	r2, #128	@ 0x80
 800fee8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	2224      	movs	r2, #36	@ 0x24
 800feee:	2100      	movs	r1, #0
 800fef0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800fef2:	2317      	movs	r3, #23
 800fef4:	18fb      	adds	r3, r7, r3
 800fef6:	2201      	movs	r2, #1
 800fef8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800fefa:	2317      	movs	r3, #23
 800fefc:	18fb      	adds	r3, r7, r3
 800fefe:	781b      	ldrb	r3, [r3, #0]
}
 800ff00:	0018      	movs	r0, r3
 800ff02:	46bd      	mov	sp, r7
 800ff04:	b006      	add	sp, #24
 800ff06:	bd80      	pop	{r7, pc}

0800ff08 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b082      	sub	sp, #8
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d101      	bne.n	800ff1a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800ff16:	2301      	movs	r3, #1
 800ff18:	e04f      	b.n	800ffba <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	2225      	movs	r2, #37	@ 0x25
 800ff1e:	5c9b      	ldrb	r3, [r3, r2]
 800ff20:	b2db      	uxtb	r3, r3
 800ff22:	2b02      	cmp	r3, #2
 800ff24:	d008      	beq.n	800ff38 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	2204      	movs	r2, #4
 800ff2a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	2224      	movs	r2, #36	@ 0x24
 800ff30:	2100      	movs	r1, #0
 800ff32:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800ff34:	2301      	movs	r3, #1
 800ff36:	e040      	b.n	800ffba <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	681a      	ldr	r2, [r3, #0]
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	210e      	movs	r1, #14
 800ff44:	438a      	bics	r2, r1
 800ff46:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ff4c:	681a      	ldr	r2, [r3, #0]
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ff52:	491c      	ldr	r1, [pc, #112]	@ (800ffc4 <HAL_DMA_Abort+0xbc>)
 800ff54:	400a      	ands	r2, r1
 800ff56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	681a      	ldr	r2, [r3, #0]
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	2101      	movs	r1, #1
 800ff64:	438a      	bics	r2, r1
 800ff66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff6c:	221c      	movs	r2, #28
 800ff6e:	401a      	ands	r2, r3
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff74:	2101      	movs	r1, #1
 800ff76:	4091      	lsls	r1, r2
 800ff78:	000a      	movs	r2, r1
 800ff7a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ff80:	687a      	ldr	r2, [r7, #4]
 800ff82:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ff84:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d00c      	beq.n	800ffa8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff92:	681a      	ldr	r2, [r3, #0]
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff98:	490a      	ldr	r1, [pc, #40]	@ (800ffc4 <HAL_DMA_Abort+0xbc>)
 800ff9a:	400a      	ands	r2, r1
 800ff9c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ffa2:	687a      	ldr	r2, [r7, #4]
 800ffa4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ffa6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	2225      	movs	r2, #37	@ 0x25
 800ffac:	2101      	movs	r1, #1
 800ffae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2224      	movs	r2, #36	@ 0x24
 800ffb4:	2100      	movs	r1, #0
 800ffb6:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800ffb8:	2300      	movs	r3, #0
}
 800ffba:	0018      	movs	r0, r3
 800ffbc:	46bd      	mov	sp, r7
 800ffbe:	b002      	add	sp, #8
 800ffc0:	bd80      	pop	{r7, pc}
 800ffc2:	46c0      	nop			@ (mov r8, r8)
 800ffc4:	fffffeff 	.word	0xfffffeff

0800ffc8 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800ffc8:	b580      	push	{r7, lr}
 800ffca:	b084      	sub	sp, #16
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ffd0:	210f      	movs	r1, #15
 800ffd2:	187b      	adds	r3, r7, r1
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	2225      	movs	r2, #37	@ 0x25
 800ffdc:	5c9b      	ldrb	r3, [r3, r2]
 800ffde:	b2db      	uxtb	r3, r3
 800ffe0:	2b02      	cmp	r3, #2
 800ffe2:	d006      	beq.n	800fff2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	2204      	movs	r2, #4
 800ffe8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800ffea:	187b      	adds	r3, r7, r1
 800ffec:	2201      	movs	r2, #1
 800ffee:	701a      	strb	r2, [r3, #0]
 800fff0:	e048      	b.n	8010084 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	681a      	ldr	r2, [r3, #0]
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	210e      	movs	r1, #14
 800fffe:	438a      	bics	r2, r1
 8010000:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	681a      	ldr	r2, [r3, #0]
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	2101      	movs	r1, #1
 801000e:	438a      	bics	r2, r1
 8010010:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010016:	681a      	ldr	r2, [r3, #0]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801001c:	491d      	ldr	r1, [pc, #116]	@ (8010094 <HAL_DMA_Abort_IT+0xcc>)
 801001e:	400a      	ands	r2, r1
 8010020:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010026:	221c      	movs	r2, #28
 8010028:	401a      	ands	r2, r3
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801002e:	2101      	movs	r1, #1
 8010030:	4091      	lsls	r1, r2
 8010032:	000a      	movs	r2, r1
 8010034:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801003a:	687a      	ldr	r2, [r7, #4]
 801003c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801003e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010044:	2b00      	cmp	r3, #0
 8010046:	d00c      	beq.n	8010062 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801004c:	681a      	ldr	r2, [r3, #0]
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010052:	4910      	ldr	r1, [pc, #64]	@ (8010094 <HAL_DMA_Abort_IT+0xcc>)
 8010054:	400a      	ands	r2, r1
 8010056:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801005c:	687a      	ldr	r2, [r7, #4]
 801005e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010060:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	2225      	movs	r2, #37	@ 0x25
 8010066:	2101      	movs	r1, #1
 8010068:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	2224      	movs	r2, #36	@ 0x24
 801006e:	2100      	movs	r1, #0
 8010070:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010076:	2b00      	cmp	r3, #0
 8010078:	d004      	beq.n	8010084 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801007e:	687a      	ldr	r2, [r7, #4]
 8010080:	0010      	movs	r0, r2
 8010082:	4798      	blx	r3
    }
  }
  return status;
 8010084:	230f      	movs	r3, #15
 8010086:	18fb      	adds	r3, r7, r3
 8010088:	781b      	ldrb	r3, [r3, #0]
}
 801008a:	0018      	movs	r0, r3
 801008c:	46bd      	mov	sp, r7
 801008e:	b004      	add	sp, #16
 8010090:	bd80      	pop	{r7, pc}
 8010092:	46c0      	nop			@ (mov r8, r8)
 8010094:	fffffeff 	.word	0xfffffeff

08010098 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b084      	sub	sp, #16
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80100b4:	221c      	movs	r2, #28
 80100b6:	4013      	ands	r3, r2
 80100b8:	2204      	movs	r2, #4
 80100ba:	409a      	lsls	r2, r3
 80100bc:	0013      	movs	r3, r2
 80100be:	68fa      	ldr	r2, [r7, #12]
 80100c0:	4013      	ands	r3, r2
 80100c2:	d026      	beq.n	8010112 <HAL_DMA_IRQHandler+0x7a>
 80100c4:	68bb      	ldr	r3, [r7, #8]
 80100c6:	2204      	movs	r2, #4
 80100c8:	4013      	ands	r3, r2
 80100ca:	d022      	beq.n	8010112 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	2220      	movs	r2, #32
 80100d4:	4013      	ands	r3, r2
 80100d6:	d107      	bne.n	80100e8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	681a      	ldr	r2, [r3, #0]
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	2104      	movs	r1, #4
 80100e4:	438a      	bics	r2, r1
 80100e6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80100ec:	221c      	movs	r2, #28
 80100ee:	401a      	ands	r2, r3
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100f4:	2104      	movs	r1, #4
 80100f6:	4091      	lsls	r1, r2
 80100f8:	000a      	movs	r2, r1
 80100fa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010100:	2b00      	cmp	r3, #0
 8010102:	d100      	bne.n	8010106 <HAL_DMA_IRQHandler+0x6e>
 8010104:	e080      	b.n	8010208 <HAL_DMA_IRQHandler+0x170>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801010a:	687a      	ldr	r2, [r7, #4]
 801010c:	0010      	movs	r0, r2
 801010e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8010110:	e07a      	b.n	8010208 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010116:	221c      	movs	r2, #28
 8010118:	4013      	ands	r3, r2
 801011a:	2202      	movs	r2, #2
 801011c:	409a      	lsls	r2, r3
 801011e:	0013      	movs	r3, r2
 8010120:	68fa      	ldr	r2, [r7, #12]
 8010122:	4013      	ands	r3, r2
 8010124:	d03c      	beq.n	80101a0 <HAL_DMA_IRQHandler+0x108>
 8010126:	68bb      	ldr	r3, [r7, #8]
 8010128:	2202      	movs	r2, #2
 801012a:	4013      	ands	r3, r2
 801012c:	d038      	beq.n	80101a0 <HAL_DMA_IRQHandler+0x108>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	2220      	movs	r2, #32
 8010136:	4013      	ands	r3, r2
 8010138:	d10b      	bne.n	8010152 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	210a      	movs	r1, #10
 8010146:	438a      	bics	r2, r1
 8010148:	601a      	str	r2, [r3, #0]
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2225      	movs	r2, #37	@ 0x25
 801014e:	2101      	movs	r1, #1
 8010150:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	001a      	movs	r2, r3
 8010158:	4b2e      	ldr	r3, [pc, #184]	@ (8010214 <HAL_DMA_IRQHandler+0x17c>)
 801015a:	429a      	cmp	r2, r3
 801015c:	d909      	bls.n	8010172 <HAL_DMA_IRQHandler+0xda>
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010162:	221c      	movs	r2, #28
 8010164:	401a      	ands	r2, r3
 8010166:	4b2c      	ldr	r3, [pc, #176]	@ (8010218 <HAL_DMA_IRQHandler+0x180>)
 8010168:	2102      	movs	r1, #2
 801016a:	4091      	lsls	r1, r2
 801016c:	000a      	movs	r2, r1
 801016e:	605a      	str	r2, [r3, #4]
 8010170:	e008      	b.n	8010184 <HAL_DMA_IRQHandler+0xec>
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010176:	221c      	movs	r2, #28
 8010178:	401a      	ands	r2, r3
 801017a:	4b28      	ldr	r3, [pc, #160]	@ (801021c <HAL_DMA_IRQHandler+0x184>)
 801017c:	2102      	movs	r1, #2
 801017e:	4091      	lsls	r1, r2
 8010180:	000a      	movs	r2, r1
 8010182:	605a      	str	r2, [r3, #4]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2224      	movs	r2, #36	@ 0x24
 8010188:	2100      	movs	r1, #0
 801018a:	5499      	strb	r1, [r3, r2]
    if (hdma->XferCpltCallback != NULL)
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010190:	2b00      	cmp	r3, #0
 8010192:	d039      	beq.n	8010208 <HAL_DMA_IRQHandler+0x170>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010198:	687a      	ldr	r2, [r7, #4]
 801019a:	0010      	movs	r0, r2
 801019c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 801019e:	e033      	b.n	8010208 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101a4:	221c      	movs	r2, #28
 80101a6:	4013      	ands	r3, r2
 80101a8:	2208      	movs	r2, #8
 80101aa:	409a      	lsls	r2, r3
 80101ac:	0013      	movs	r3, r2
 80101ae:	68fa      	ldr	r2, [r7, #12]
 80101b0:	4013      	ands	r3, r2
 80101b2:	d02a      	beq.n	801020a <HAL_DMA_IRQHandler+0x172>
 80101b4:	68bb      	ldr	r3, [r7, #8]
 80101b6:	2208      	movs	r2, #8
 80101b8:	4013      	ands	r3, r2
 80101ba:	d026      	beq.n	801020a <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	681a      	ldr	r2, [r3, #0]
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	210e      	movs	r1, #14
 80101c8:	438a      	bics	r2, r1
 80101ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101d0:	221c      	movs	r2, #28
 80101d2:	401a      	ands	r2, r3
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101d8:	2101      	movs	r1, #1
 80101da:	4091      	lsls	r1, r2
 80101dc:	000a      	movs	r2, r1
 80101de:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2201      	movs	r2, #1
 80101e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	2225      	movs	r2, #37	@ 0x25
 80101ea:	2101      	movs	r1, #1
 80101ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	2224      	movs	r2, #36	@ 0x24
 80101f2:	2100      	movs	r1, #0
 80101f4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d005      	beq.n	801020a <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010202:	687a      	ldr	r2, [r7, #4]
 8010204:	0010      	movs	r0, r2
 8010206:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8010208:	46c0      	nop			@ (mov r8, r8)
 801020a:	46c0      	nop			@ (mov r8, r8)
}
 801020c:	46bd      	mov	sp, r7
 801020e:	b004      	add	sp, #16
 8010210:	bd80      	pop	{r7, pc}
 8010212:	46c0      	nop			@ (mov r8, r8)
 8010214:	40020080 	.word	0x40020080
 8010218:	40020400 	.word	0x40020400
 801021c:	40020000 	.word	0x40020000

08010220 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b084      	sub	sp, #16
 8010224:	af00      	add	r7, sp, #0
 8010226:	60f8      	str	r0, [r7, #12]
 8010228:	60b9      	str	r1, [r7, #8]
 801022a:	607a      	str	r2, [r7, #4]
 801022c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010232:	68fa      	ldr	r2, [r7, #12]
 8010234:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8010236:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801023c:	2b00      	cmp	r3, #0
 801023e:	d004      	beq.n	801024a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010244:	68fa      	ldr	r2, [r7, #12]
 8010246:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010248:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801024e:	221c      	movs	r2, #28
 8010250:	401a      	ands	r2, r3
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010256:	2101      	movs	r1, #1
 8010258:	4091      	lsls	r1, r2
 801025a:	000a      	movs	r2, r1
 801025c:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	683a      	ldr	r2, [r7, #0]
 8010264:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	689b      	ldr	r3, [r3, #8]
 801026a:	2b10      	cmp	r3, #16
 801026c:	d108      	bne.n	8010280 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	687a      	ldr	r2, [r7, #4]
 8010274:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	68ba      	ldr	r2, [r7, #8]
 801027c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 801027e:	e007      	b.n	8010290 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	68ba      	ldr	r2, [r7, #8]
 8010286:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	687a      	ldr	r2, [r7, #4]
 801028e:	60da      	str	r2, [r3, #12]
}
 8010290:	46c0      	nop			@ (mov r8, r8)
 8010292:	46bd      	mov	sp, r7
 8010294:	b004      	add	sp, #16
 8010296:	bd80      	pop	{r7, pc}

08010298 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b084      	sub	sp, #16
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	001a      	movs	r2, r3
 80102a6:	4b1d      	ldr	r3, [pc, #116]	@ (801031c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80102a8:	429a      	cmp	r2, r3
 80102aa:	d814      	bhi.n	80102d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80102b0:	089b      	lsrs	r3, r3, #2
 80102b2:	009b      	lsls	r3, r3, #2
 80102b4:	4a1a      	ldr	r2, [pc, #104]	@ (8010320 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80102b6:	189a      	adds	r2, r3, r2
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	001a      	movs	r2, r3
 80102c2:	23ff      	movs	r3, #255	@ 0xff
 80102c4:	4013      	ands	r3, r2
 80102c6:	3b08      	subs	r3, #8
 80102c8:	2114      	movs	r1, #20
 80102ca:	0018      	movs	r0, r3
 80102cc:	f7ef ff42 	bl	8000154 <__udivsi3>
 80102d0:	0003      	movs	r3, r0
 80102d2:	60fb      	str	r3, [r7, #12]
 80102d4:	e014      	b.n	8010300 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80102da:	089b      	lsrs	r3, r3, #2
 80102dc:	009b      	lsls	r3, r3, #2
 80102de:	4a11      	ldr	r2, [pc, #68]	@ (8010324 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80102e0:	189a      	adds	r2, r3, r2
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	001a      	movs	r2, r3
 80102ec:	23ff      	movs	r3, #255	@ 0xff
 80102ee:	4013      	ands	r3, r2
 80102f0:	3b08      	subs	r3, #8
 80102f2:	2114      	movs	r1, #20
 80102f4:	0018      	movs	r0, r3
 80102f6:	f7ef ff2d 	bl	8000154 <__udivsi3>
 80102fa:	0003      	movs	r3, r0
 80102fc:	3307      	adds	r3, #7
 80102fe:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	4a09      	ldr	r2, [pc, #36]	@ (8010328 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8010304:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected
     for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	221f      	movs	r2, #31
 801030a:	4013      	ands	r3, r2
 801030c:	2201      	movs	r2, #1
 801030e:	409a      	lsls	r2, r3
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8010314:	46c0      	nop			@ (mov r8, r8)
 8010316:	46bd      	mov	sp, r7
 8010318:	b004      	add	sp, #16
 801031a:	bd80      	pop	{r7, pc}
 801031c:	40020407 	.word	0x40020407
 8010320:	40020800 	.word	0x40020800
 8010324:	4002081c 	.word	0x4002081c
 8010328:	40020880 	.word	0x40020880

0801032c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b084      	sub	sp, #16
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	685b      	ldr	r3, [r3, #4]
 8010338:	22ff      	movs	r2, #255	@ 0xff
 801033a:	4013      	ands	r3, r2
 801033c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	4a0a      	ldr	r2, [pc, #40]	@ (801036c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8010342:	4694      	mov	ip, r2
 8010344:	4463      	add	r3, ip
 8010346:	009b      	lsls	r3, r3, #2
 8010348:	001a      	movs	r2, r3
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	4a07      	ldr	r2, [pc, #28]	@ (8010370 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8010352:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	3b01      	subs	r3, #1
 8010358:	2203      	movs	r2, #3
 801035a:	4013      	ands	r3, r2
 801035c:	2201      	movs	r2, #1
 801035e:	409a      	lsls	r2, r3
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8010364:	46c0      	nop			@ (mov r8, r8)
 8010366:	46bd      	mov	sp, r7
 8010368:	b004      	add	sp, #16
 801036a:	bd80      	pop	{r7, pc}
 801036c:	1000823f 	.word	0x1000823f
 8010370:	40020940 	.word	0x40020940

08010374 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8010374:	b5b0      	push	{r4, r5, r7, lr}
 8010376:	b086      	sub	sp, #24
 8010378:	af00      	add	r7, sp, #0
 801037a:	60f8      	str	r0, [r7, #12]
 801037c:	60b9      	str	r1, [r7, #8]
 801037e:	603a      	str	r2, [r7, #0]
 8010380:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8010382:	4b21      	ldr	r3, [pc, #132]	@ (8010408 <HAL_FLASH_Program+0x94>)
 8010384:	781b      	ldrb	r3, [r3, #0]
 8010386:	2b01      	cmp	r3, #1
 8010388:	d101      	bne.n	801038e <HAL_FLASH_Program+0x1a>
 801038a:	2302      	movs	r3, #2
 801038c:	e038      	b.n	8010400 <HAL_FLASH_Program+0x8c>
 801038e:	4b1e      	ldr	r3, [pc, #120]	@ (8010408 <HAL_FLASH_Program+0x94>)
 8010390:	2201      	movs	r2, #1
 8010392:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8010394:	4b1c      	ldr	r3, [pc, #112]	@ (8010408 <HAL_FLASH_Program+0x94>)
 8010396:	2200      	movs	r2, #0
 8010398:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 801039a:	2517      	movs	r5, #23
 801039c:	197c      	adds	r4, r7, r5
 801039e:	23fa      	movs	r3, #250	@ 0xfa
 80103a0:	009b      	lsls	r3, r3, #2
 80103a2:	0018      	movs	r0, r3
 80103a4:	f000 f87e 	bl	80104a4 <FLASH_WaitForLastOperation>
 80103a8:	0003      	movs	r3, r0
 80103aa:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80103ac:	197b      	adds	r3, r7, r5
 80103ae:	781b      	ldrb	r3, [r3, #0]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d11f      	bne.n	80103f4 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	2b01      	cmp	r3, #1
 80103b8:	d106      	bne.n	80103c8 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80103ba:	683a      	ldr	r2, [r7, #0]
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	68b9      	ldr	r1, [r7, #8]
 80103c0:	0008      	movs	r0, r1
 80103c2:	f000 f8bd 	bl	8010540 <FLASH_Program_DoubleWord>
 80103c6:	e005      	b.n	80103d4 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80103c8:	683a      	ldr	r2, [r7, #0]
 80103ca:	68bb      	ldr	r3, [r7, #8]
 80103cc:	0011      	movs	r1, r2
 80103ce:	0018      	movs	r0, r3
 80103d0:	f015 f96e 	bl	80256b0 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80103d4:	2317      	movs	r3, #23
 80103d6:	18fc      	adds	r4, r7, r3
 80103d8:	23fa      	movs	r3, #250	@ 0xfa
 80103da:	009b      	lsls	r3, r3, #2
 80103dc:	0018      	movs	r0, r3
 80103de:	f000 f861 	bl	80104a4 <FLASH_WaitForLastOperation>
 80103e2:	0003      	movs	r3, r0
 80103e4:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80103e6:	4b09      	ldr	r3, [pc, #36]	@ (801040c <HAL_FLASH_Program+0x98>)
 80103e8:	695a      	ldr	r2, [r3, #20]
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	43d9      	mvns	r1, r3
 80103ee:	4b07      	ldr	r3, [pc, #28]	@ (801040c <HAL_FLASH_Program+0x98>)
 80103f0:	400a      	ands	r2, r1
 80103f2:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80103f4:	4b04      	ldr	r3, [pc, #16]	@ (8010408 <HAL_FLASH_Program+0x94>)
 80103f6:	2200      	movs	r2, #0
 80103f8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80103fa:	2317      	movs	r3, #23
 80103fc:	18fb      	adds	r3, r7, r3
 80103fe:	781b      	ldrb	r3, [r3, #0]
}
 8010400:	0018      	movs	r0, r3
 8010402:	46bd      	mov	sp, r7
 8010404:	b006      	add	sp, #24
 8010406:	bdb0      	pop	{r4, r5, r7, pc}
 8010408:	20003b04 	.word	0x20003b04
 801040c:	40022000 	.word	0x40022000

08010410 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b082      	sub	sp, #8
 8010414:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8010416:	1dfb      	adds	r3, r7, #7
 8010418:	2200      	movs	r2, #0
 801041a:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 801041c:	4b0b      	ldr	r3, [pc, #44]	@ (801044c <HAL_FLASH_Unlock+0x3c>)
 801041e:	695b      	ldr	r3, [r3, #20]
 8010420:	2b00      	cmp	r3, #0
 8010422:	da0c      	bge.n	801043e <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8010424:	4b09      	ldr	r3, [pc, #36]	@ (801044c <HAL_FLASH_Unlock+0x3c>)
 8010426:	4a0a      	ldr	r2, [pc, #40]	@ (8010450 <HAL_FLASH_Unlock+0x40>)
 8010428:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 801042a:	4b08      	ldr	r3, [pc, #32]	@ (801044c <HAL_FLASH_Unlock+0x3c>)
 801042c:	4a09      	ldr	r2, [pc, #36]	@ (8010454 <HAL_FLASH_Unlock+0x44>)
 801042e:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8010430:	4b06      	ldr	r3, [pc, #24]	@ (801044c <HAL_FLASH_Unlock+0x3c>)
 8010432:	695b      	ldr	r3, [r3, #20]
 8010434:	2b00      	cmp	r3, #0
 8010436:	da02      	bge.n	801043e <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8010438:	1dfb      	adds	r3, r7, #7
 801043a:	2201      	movs	r2, #1
 801043c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 801043e:	1dfb      	adds	r3, r7, #7
 8010440:	781b      	ldrb	r3, [r3, #0]
}
 8010442:	0018      	movs	r0, r3
 8010444:	46bd      	mov	sp, r7
 8010446:	b002      	add	sp, #8
 8010448:	bd80      	pop	{r7, pc}
 801044a:	46c0      	nop			@ (mov r8, r8)
 801044c:	40022000 	.word	0x40022000
 8010450:	45670123 	.word	0x45670123
 8010454:	cdef89ab 	.word	0xcdef89ab

08010458 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8010458:	b580      	push	{r7, lr}
 801045a:	b082      	sub	sp, #8
 801045c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 801045e:	1dfb      	adds	r3, r7, #7
 8010460:	2201      	movs	r2, #1
 8010462:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8010464:	4b09      	ldr	r3, [pc, #36]	@ (801048c <HAL_FLASH_Lock+0x34>)
 8010466:	695a      	ldr	r2, [r3, #20]
 8010468:	4b08      	ldr	r3, [pc, #32]	@ (801048c <HAL_FLASH_Lock+0x34>)
 801046a:	2180      	movs	r1, #128	@ 0x80
 801046c:	0609      	lsls	r1, r1, #24
 801046e:	430a      	orrs	r2, r1
 8010470:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8010472:	4b06      	ldr	r3, [pc, #24]	@ (801048c <HAL_FLASH_Lock+0x34>)
 8010474:	695b      	ldr	r3, [r3, #20]
 8010476:	2b00      	cmp	r3, #0
 8010478:	da02      	bge.n	8010480 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 801047a:	1dfb      	adds	r3, r7, #7
 801047c:	2200      	movs	r2, #0
 801047e:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8010480:	1dfb      	adds	r3, r7, #7
 8010482:	781b      	ldrb	r3, [r3, #0]
}
 8010484:	0018      	movs	r0, r3
 8010486:	46bd      	mov	sp, r7
 8010488:	b002      	add	sp, #8
 801048a:	bd80      	pop	{r7, pc}
 801048c:	40022000 	.word	0x40022000

08010490 <HAL_FLASH_GetError>:
  *            @arg @ref HAL_FLASH_ERROR_FAST Fast programming error
  *            @arg @ref HAL_FLASH_ERROR_OPTV Option validity error
  *            @arg @ref HAL_FLASH_ERROR_ECCD two ECC errors have been detected
  */
uint32_t HAL_FLASH_GetError(void)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8010494:	4b02      	ldr	r3, [pc, #8]	@ (80104a0 <HAL_FLASH_GetError+0x10>)
 8010496:	685b      	ldr	r3, [r3, #4]
}
 8010498:	0018      	movs	r0, r3
 801049a:	46bd      	mov	sp, r7
 801049c:	bd80      	pop	{r7, pc}
 801049e:	46c0      	nop			@ (mov r8, r8)
 80104a0:	20003b04 	.word	0x20003b04

080104a4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b084      	sub	sp, #16
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 80104ac:	f7fd fe2a 	bl	800e104 <HAL_GetTick>
 80104b0:	0002      	movs	r2, r0
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	189b      	adds	r3, r3, r2
 80104b6:	60fb      	str	r3, [r7, #12]
  error = FLASH_SR_BSY1;
 80104b8:	2380      	movs	r3, #128	@ 0x80
 80104ba:	025b      	lsls	r3, r3, #9
 80104bc:	60bb      	str	r3, [r7, #8]
  while ((FLASH->SR & error) != 0x00U)
 80104be:	e007      	b.n	80104d0 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 80104c0:	f7fd fe20 	bl	800e104 <HAL_GetTick>
 80104c4:	0002      	movs	r2, r0
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	4293      	cmp	r3, r2
 80104ca:	d801      	bhi.n	80104d0 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 80104cc:	2303      	movs	r3, #3
 80104ce:	e02a      	b.n	8010526 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 80104d0:	4b17      	ldr	r3, [pc, #92]	@ (8010530 <FLASH_WaitForLastOperation+0x8c>)
 80104d2:	691b      	ldr	r3, [r3, #16]
 80104d4:	68ba      	ldr	r2, [r7, #8]
 80104d6:	4013      	ands	r3, r2
 80104d8:	d1f2      	bne.n	80104c0 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80104da:	4b15      	ldr	r3, [pc, #84]	@ (8010530 <FLASH_WaitForLastOperation+0x8c>)
 80104dc:	691b      	ldr	r3, [r3, #16]
 80104de:	4a15      	ldr	r2, [pc, #84]	@ (8010534 <FLASH_WaitForLastOperation+0x90>)
 80104e0:	4013      	ands	r3, r2
 80104e2:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 80104e4:	4b12      	ldr	r3, [pc, #72]	@ (8010530 <FLASH_WaitForLastOperation+0x8c>)
 80104e6:	4a14      	ldr	r2, [pc, #80]	@ (8010538 <FLASH_WaitForLastOperation+0x94>)
 80104e8:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 80104ea:	68bb      	ldr	r3, [r7, #8]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d004      	beq.n	80104fa <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80104f0:	4b12      	ldr	r3, [pc, #72]	@ (801053c <FLASH_WaitForLastOperation+0x98>)
 80104f2:	68ba      	ldr	r2, [r7, #8]
 80104f4:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 80104f6:	2301      	movs	r3, #1
 80104f8:	e015      	b.n	8010526 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 80104fa:	f7fd fe03 	bl	800e104 <HAL_GetTick>
 80104fe:	0002      	movs	r2, r0
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	189b      	adds	r3, r3, r2
 8010504:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8010506:	e007      	b.n	8010518 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 8010508:	f7fd fdfc 	bl	800e104 <HAL_GetTick>
 801050c:	0002      	movs	r2, r0
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	4293      	cmp	r3, r2
 8010512:	d801      	bhi.n	8010518 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 8010514:	2303      	movs	r3, #3
 8010516:	e006      	b.n	8010526 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8010518:	4b05      	ldr	r3, [pc, #20]	@ (8010530 <FLASH_WaitForLastOperation+0x8c>)
 801051a:	691a      	ldr	r2, [r3, #16]
 801051c:	2380      	movs	r3, #128	@ 0x80
 801051e:	02db      	lsls	r3, r3, #11
 8010520:	4013      	ands	r3, r2
 8010522:	d1f1      	bne.n	8010508 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 8010524:	2300      	movs	r3, #0
}
 8010526:	0018      	movs	r0, r3
 8010528:	46bd      	mov	sp, r7
 801052a:	b004      	add	sp, #16
 801052c:	bd80      	pop	{r7, pc}
 801052e:	46c0      	nop			@ (mov r8, r8)
 8010530:	40022000 	.word	0x40022000
 8010534:	000083fa 	.word	0x000083fa
 8010538:	000083fb 	.word	0x000083fb
 801053c:	20003b04 	.word	0x20003b04

08010540 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8010540:	b5b0      	push	{r4, r5, r7, lr}
 8010542:	b084      	sub	sp, #16
 8010544:	af00      	add	r7, sp, #0
 8010546:	60f8      	str	r0, [r7, #12]
 8010548:	603a      	str	r2, [r7, #0]
 801054a:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 801054c:	4b0b      	ldr	r3, [pc, #44]	@ (801057c <FLASH_Program_DoubleWord+0x3c>)
 801054e:	695a      	ldr	r2, [r3, #20]
 8010550:	4b0a      	ldr	r3, [pc, #40]	@ (801057c <FLASH_Program_DoubleWord+0x3c>)
 8010552:	2101      	movs	r1, #1
 8010554:	430a      	orrs	r2, r1
 8010556:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	683a      	ldr	r2, [r7, #0]
 801055c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 801055e:	f3bf 8f6f 	isb	sy
}
 8010562:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	001c      	movs	r4, r3
 8010568:	2300      	movs	r3, #0
 801056a:	001d      	movs	r5, r3
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	3304      	adds	r3, #4
 8010570:	0022      	movs	r2, r4
 8010572:	601a      	str	r2, [r3, #0]
}
 8010574:	46c0      	nop			@ (mov r8, r8)
 8010576:	46bd      	mov	sp, r7
 8010578:	b004      	add	sp, #16
 801057a:	bdb0      	pop	{r4, r5, r7, pc}
 801057c:	40022000 	.word	0x40022000

08010580 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8010580:	b5b0      	push	{r4, r5, r7, lr}
 8010582:	b084      	sub	sp, #16
 8010584:	af00      	add	r7, sp, #0
 8010586:	6078      	str	r0, [r7, #4]
 8010588:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801058a:	4b32      	ldr	r3, [pc, #200]	@ (8010654 <HAL_FLASHEx_Erase+0xd4>)
 801058c:	781b      	ldrb	r3, [r3, #0]
 801058e:	2b01      	cmp	r3, #1
 8010590:	d101      	bne.n	8010596 <HAL_FLASHEx_Erase+0x16>
 8010592:	2302      	movs	r3, #2
 8010594:	e059      	b.n	801064a <HAL_FLASHEx_Erase+0xca>
 8010596:	4b2f      	ldr	r3, [pc, #188]	@ (8010654 <HAL_FLASHEx_Erase+0xd4>)
 8010598:	2201      	movs	r2, #1
 801059a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 801059c:	4b2d      	ldr	r3, [pc, #180]	@ (8010654 <HAL_FLASHEx_Erase+0xd4>)
 801059e:	2200      	movs	r2, #0
 80105a0:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80105a2:	250f      	movs	r5, #15
 80105a4:	197c      	adds	r4, r7, r5
 80105a6:	23fa      	movs	r3, #250	@ 0xfa
 80105a8:	009b      	lsls	r3, r3, #2
 80105aa:	0018      	movs	r0, r3
 80105ac:	f7ff ff7a 	bl	80104a4 <FLASH_WaitForLastOperation>
 80105b0:	0003      	movs	r3, r0
 80105b2:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80105b4:	002c      	movs	r4, r5
 80105b6:	193b      	adds	r3, r7, r4
 80105b8:	781b      	ldrb	r3, [r3, #0]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d13f      	bne.n	801063e <HAL_FLASHEx_Erase+0xbe>
  {
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	2201      	movs	r2, #1
 80105c2:	605a      	str	r2, [r3, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	2b04      	cmp	r3, #4
 80105ca:	d10a      	bne.n	80105e2 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase();
 80105cc:	f000 f846 	bl	801065c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80105d0:	193c      	adds	r4, r7, r4
 80105d2:	23fa      	movs	r3, #250	@ 0xfa
 80105d4:	009b      	lsls	r3, r3, #2
 80105d6:	0018      	movs	r0, r3
 80105d8:	f7ff ff64 	bl	80104a4 <FLASH_WaitForLastOperation>
 80105dc:	0003      	movs	r3, r0
 80105de:	7023      	strb	r3, [r4, #0]
 80105e0:	e02d      	b.n	801063e <HAL_FLASHEx_Erase+0xbe>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80105e2:	683b      	ldr	r3, [r7, #0]
 80105e4:	2201      	movs	r2, #1
 80105e6:	4252      	negs	r2, r2
 80105e8:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	689b      	ldr	r3, [r3, #8]
 80105ee:	60bb      	str	r3, [r7, #8]
 80105f0:	e017      	b.n	8010622 <HAL_FLASHEx_Erase+0xa2>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80105f2:	68bb      	ldr	r3, [r7, #8]
 80105f4:	0018      	movs	r0, r3
 80105f6:	f000 f841 	bl	801067c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80105fa:	250f      	movs	r5, #15
 80105fc:	197c      	adds	r4, r7, r5
 80105fe:	23fa      	movs	r3, #250	@ 0xfa
 8010600:	009b      	lsls	r3, r3, #2
 8010602:	0018      	movs	r0, r3
 8010604:	f7ff ff4e 	bl	80104a4 <FLASH_WaitForLastOperation>
 8010608:	0003      	movs	r3, r0
 801060a:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 801060c:	197b      	adds	r3, r7, r5
 801060e:	781b      	ldrb	r3, [r3, #0]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d003      	beq.n	801061c <HAL_FLASHEx_Erase+0x9c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8010614:	683b      	ldr	r3, [r7, #0]
 8010616:	68ba      	ldr	r2, [r7, #8]
 8010618:	601a      	str	r2, [r3, #0]
          break;
 801061a:	e00a      	b.n	8010632 <HAL_FLASHEx_Erase+0xb2>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 801061c:	68bb      	ldr	r3, [r7, #8]
 801061e:	3301      	adds	r3, #1
 8010620:	60bb      	str	r3, [r7, #8]
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	689a      	ldr	r2, [r3, #8]
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	68db      	ldr	r3, [r3, #12]
 801062a:	18d3      	adds	r3, r2, r3
 801062c:	68ba      	ldr	r2, [r7, #8]
 801062e:	429a      	cmp	r2, r3
 8010630:	d3df      	bcc.n	80105f2 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8010632:	4b09      	ldr	r3, [pc, #36]	@ (8010658 <HAL_FLASHEx_Erase+0xd8>)
 8010634:	695a      	ldr	r2, [r3, #20]
 8010636:	4b08      	ldr	r3, [pc, #32]	@ (8010658 <HAL_FLASHEx_Erase+0xd8>)
 8010638:	2102      	movs	r1, #2
 801063a:	438a      	bics	r2, r1
 801063c:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801063e:	4b05      	ldr	r3, [pc, #20]	@ (8010654 <HAL_FLASHEx_Erase+0xd4>)
 8010640:	2200      	movs	r2, #0
 8010642:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8010644:	230f      	movs	r3, #15
 8010646:	18fb      	adds	r3, r7, r3
 8010648:	781b      	ldrb	r3, [r3, #0]
}
 801064a:	0018      	movs	r0, r3
 801064c:	46bd      	mov	sp, r7
 801064e:	b004      	add	sp, #16
 8010650:	bdb0      	pop	{r4, r5, r7, pc}
 8010652:	46c0      	nop			@ (mov r8, r8)
 8010654:	20003b04 	.word	0x20003b04
 8010658:	40022000 	.word	0x40022000

0801065c <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 801065c:	b580      	push	{r7, lr}
 801065e:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
  SET_BIT(FLASH->CR, (FLASH_CR_STRT | FLASH_CR_MER1));
 8010660:	4b04      	ldr	r3, [pc, #16]	@ (8010674 <FLASH_MassErase+0x18>)
 8010662:	695a      	ldr	r2, [r3, #20]
 8010664:	4b03      	ldr	r3, [pc, #12]	@ (8010674 <FLASH_MassErase+0x18>)
 8010666:	4904      	ldr	r1, [pc, #16]	@ (8010678 <FLASH_MassErase+0x1c>)
 8010668:	430a      	orrs	r2, r1
 801066a:	615a      	str	r2, [r3, #20]
}
 801066c:	46c0      	nop			@ (mov r8, r8)
 801066e:	46bd      	mov	sp, r7
 8010670:	bd80      	pop	{r7, pc}
 8010672:	46c0      	nop			@ (mov r8, r8)
 8010674:	40022000 	.word	0x40022000
 8010678:	00010004 	.word	0x00010004

0801067c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b084      	sub	sp, #16
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(FLASH_BANK_1));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8010684:	4b08      	ldr	r3, [pc, #32]	@ (80106a8 <FLASH_PageErase+0x2c>)
 8010686:	695b      	ldr	r3, [r3, #20]
 8010688:	4a08      	ldr	r2, [pc, #32]	@ (80106ac <FLASH_PageErase+0x30>)
 801068a:	4013      	ands	r3, r2
 801068c:	60fb      	str	r3, [r7, #12]

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	00da      	lsls	r2, r3, #3
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	431a      	orrs	r2, r3
 8010696:	4b04      	ldr	r3, [pc, #16]	@ (80106a8 <FLASH_PageErase+0x2c>)
 8010698:	4905      	ldr	r1, [pc, #20]	@ (80106b0 <FLASH_PageErase+0x34>)
 801069a:	430a      	orrs	r2, r1
 801069c:	615a      	str	r2, [r3, #20]
}
 801069e:	46c0      	nop			@ (mov r8, r8)
 80106a0:	46bd      	mov	sp, r7
 80106a2:	b004      	add	sp, #16
 80106a4:	bd80      	pop	{r7, pc}
 80106a6:	46c0      	nop			@ (mov r8, r8)
 80106a8:	40022000 	.word	0x40022000
 80106ac:	fffffc07 	.word	0xfffffc07
 80106b0:	00010002 	.word	0x00010002

080106b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80106b4:	b580      	push	{r7, lr}
 80106b6:	b086      	sub	sp, #24
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	6078      	str	r0, [r7, #4]
 80106bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80106be:	2300      	movs	r3, #0
 80106c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80106c2:	e153      	b.n	801096c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	2101      	movs	r1, #1
 80106ca:	697a      	ldr	r2, [r7, #20]
 80106cc:	4091      	lsls	r1, r2
 80106ce:	000a      	movs	r2, r1
 80106d0:	4013      	ands	r3, r2
 80106d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d100      	bne.n	80106dc <HAL_GPIO_Init+0x28>
 80106da:	e144      	b.n	8010966 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80106dc:	683b      	ldr	r3, [r7, #0]
 80106de:	685b      	ldr	r3, [r3, #4]
 80106e0:	2203      	movs	r2, #3
 80106e2:	4013      	ands	r3, r2
 80106e4:	2b01      	cmp	r3, #1
 80106e6:	d005      	beq.n	80106f4 <HAL_GPIO_Init+0x40>
 80106e8:	683b      	ldr	r3, [r7, #0]
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	2203      	movs	r2, #3
 80106ee:	4013      	ands	r3, r2
 80106f0:	2b02      	cmp	r3, #2
 80106f2:	d130      	bne.n	8010756 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	689b      	ldr	r3, [r3, #8]
 80106f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80106fa:	697b      	ldr	r3, [r7, #20]
 80106fc:	005b      	lsls	r3, r3, #1
 80106fe:	2203      	movs	r2, #3
 8010700:	409a      	lsls	r2, r3
 8010702:	0013      	movs	r3, r2
 8010704:	43da      	mvns	r2, r3
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	4013      	ands	r3, r2
 801070a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 801070c:	683b      	ldr	r3, [r7, #0]
 801070e:	68da      	ldr	r2, [r3, #12]
 8010710:	697b      	ldr	r3, [r7, #20]
 8010712:	005b      	lsls	r3, r3, #1
 8010714:	409a      	lsls	r2, r3
 8010716:	0013      	movs	r3, r2
 8010718:	693a      	ldr	r2, [r7, #16]
 801071a:	4313      	orrs	r3, r2
 801071c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	693a      	ldr	r2, [r7, #16]
 8010722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	685b      	ldr	r3, [r3, #4]
 8010728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801072a:	2201      	movs	r2, #1
 801072c:	697b      	ldr	r3, [r7, #20]
 801072e:	409a      	lsls	r2, r3
 8010730:	0013      	movs	r3, r2
 8010732:	43da      	mvns	r2, r3
 8010734:	693b      	ldr	r3, [r7, #16]
 8010736:	4013      	ands	r3, r2
 8010738:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	685b      	ldr	r3, [r3, #4]
 801073e:	091b      	lsrs	r3, r3, #4
 8010740:	2201      	movs	r2, #1
 8010742:	401a      	ands	r2, r3
 8010744:	697b      	ldr	r3, [r7, #20]
 8010746:	409a      	lsls	r2, r3
 8010748:	0013      	movs	r3, r2
 801074a:	693a      	ldr	r2, [r7, #16]
 801074c:	4313      	orrs	r3, r2
 801074e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	693a      	ldr	r2, [r7, #16]
 8010754:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010756:	683b      	ldr	r3, [r7, #0]
 8010758:	685b      	ldr	r3, [r3, #4]
 801075a:	2203      	movs	r2, #3
 801075c:	4013      	ands	r3, r2
 801075e:	2b03      	cmp	r3, #3
 8010760:	d017      	beq.n	8010792 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	68db      	ldr	r3, [r3, #12]
 8010766:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8010768:	697b      	ldr	r3, [r7, #20]
 801076a:	005b      	lsls	r3, r3, #1
 801076c:	2203      	movs	r2, #3
 801076e:	409a      	lsls	r2, r3
 8010770:	0013      	movs	r3, r2
 8010772:	43da      	mvns	r2, r3
 8010774:	693b      	ldr	r3, [r7, #16]
 8010776:	4013      	ands	r3, r2
 8010778:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 801077a:	683b      	ldr	r3, [r7, #0]
 801077c:	689a      	ldr	r2, [r3, #8]
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	005b      	lsls	r3, r3, #1
 8010782:	409a      	lsls	r2, r3
 8010784:	0013      	movs	r3, r2
 8010786:	693a      	ldr	r2, [r7, #16]
 8010788:	4313      	orrs	r3, r2
 801078a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	693a      	ldr	r2, [r7, #16]
 8010790:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	685b      	ldr	r3, [r3, #4]
 8010796:	2203      	movs	r2, #3
 8010798:	4013      	ands	r3, r2
 801079a:	2b02      	cmp	r3, #2
 801079c:	d123      	bne.n	80107e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 801079e:	697b      	ldr	r3, [r7, #20]
 80107a0:	08da      	lsrs	r2, r3, #3
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	3208      	adds	r2, #8
 80107a6:	0092      	lsls	r2, r2, #2
 80107a8:	58d3      	ldr	r3, [r2, r3]
 80107aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80107ac:	697b      	ldr	r3, [r7, #20]
 80107ae:	2207      	movs	r2, #7
 80107b0:	4013      	ands	r3, r2
 80107b2:	009b      	lsls	r3, r3, #2
 80107b4:	220f      	movs	r2, #15
 80107b6:	409a      	lsls	r2, r3
 80107b8:	0013      	movs	r3, r2
 80107ba:	43da      	mvns	r2, r3
 80107bc:	693b      	ldr	r3, [r7, #16]
 80107be:	4013      	ands	r3, r2
 80107c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80107c2:	683b      	ldr	r3, [r7, #0]
 80107c4:	691a      	ldr	r2, [r3, #16]
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	2107      	movs	r1, #7
 80107ca:	400b      	ands	r3, r1
 80107cc:	009b      	lsls	r3, r3, #2
 80107ce:	409a      	lsls	r2, r3
 80107d0:	0013      	movs	r3, r2
 80107d2:	693a      	ldr	r2, [r7, #16]
 80107d4:	4313      	orrs	r3, r2
 80107d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80107d8:	697b      	ldr	r3, [r7, #20]
 80107da:	08da      	lsrs	r2, r3, #3
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	3208      	adds	r2, #8
 80107e0:	0092      	lsls	r2, r2, #2
 80107e2:	6939      	ldr	r1, [r7, #16]
 80107e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	005b      	lsls	r3, r3, #1
 80107f0:	2203      	movs	r2, #3
 80107f2:	409a      	lsls	r2, r3
 80107f4:	0013      	movs	r3, r2
 80107f6:	43da      	mvns	r2, r3
 80107f8:	693b      	ldr	r3, [r7, #16]
 80107fa:	4013      	ands	r3, r2
 80107fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80107fe:	683b      	ldr	r3, [r7, #0]
 8010800:	685b      	ldr	r3, [r3, #4]
 8010802:	2203      	movs	r2, #3
 8010804:	401a      	ands	r2, r3
 8010806:	697b      	ldr	r3, [r7, #20]
 8010808:	005b      	lsls	r3, r3, #1
 801080a:	409a      	lsls	r2, r3
 801080c:	0013      	movs	r3, r2
 801080e:	693a      	ldr	r2, [r7, #16]
 8010810:	4313      	orrs	r3, r2
 8010812:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	693a      	ldr	r2, [r7, #16]
 8010818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	685a      	ldr	r2, [r3, #4]
 801081e:	23c0      	movs	r3, #192	@ 0xc0
 8010820:	029b      	lsls	r3, r3, #10
 8010822:	4013      	ands	r3, r2
 8010824:	d100      	bne.n	8010828 <HAL_GPIO_Init+0x174>
 8010826:	e09e      	b.n	8010966 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8010828:	4a56      	ldr	r2, [pc, #344]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 801082a:	697b      	ldr	r3, [r7, #20]
 801082c:	089b      	lsrs	r3, r3, #2
 801082e:	3318      	adds	r3, #24
 8010830:	009b      	lsls	r3, r3, #2
 8010832:	589b      	ldr	r3, [r3, r2]
 8010834:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8010836:	697b      	ldr	r3, [r7, #20]
 8010838:	2203      	movs	r2, #3
 801083a:	4013      	ands	r3, r2
 801083c:	00db      	lsls	r3, r3, #3
 801083e:	220f      	movs	r2, #15
 8010840:	409a      	lsls	r2, r3
 8010842:	0013      	movs	r3, r2
 8010844:	43da      	mvns	r2, r3
 8010846:	693b      	ldr	r3, [r7, #16]
 8010848:	4013      	ands	r3, r2
 801084a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 801084c:	687a      	ldr	r2, [r7, #4]
 801084e:	23a0      	movs	r3, #160	@ 0xa0
 8010850:	05db      	lsls	r3, r3, #23
 8010852:	429a      	cmp	r2, r3
 8010854:	d01f      	beq.n	8010896 <HAL_GPIO_Init+0x1e2>
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	4a4b      	ldr	r2, [pc, #300]	@ (8010988 <HAL_GPIO_Init+0x2d4>)
 801085a:	4293      	cmp	r3, r2
 801085c:	d019      	beq.n	8010892 <HAL_GPIO_Init+0x1de>
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	4a4a      	ldr	r2, [pc, #296]	@ (801098c <HAL_GPIO_Init+0x2d8>)
 8010862:	4293      	cmp	r3, r2
 8010864:	d013      	beq.n	801088e <HAL_GPIO_Init+0x1da>
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	4a49      	ldr	r2, [pc, #292]	@ (8010990 <HAL_GPIO_Init+0x2dc>)
 801086a:	4293      	cmp	r3, r2
 801086c:	d00d      	beq.n	801088a <HAL_GPIO_Init+0x1d6>
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	4a48      	ldr	r2, [pc, #288]	@ (8010994 <HAL_GPIO_Init+0x2e0>)
 8010872:	4293      	cmp	r3, r2
 8010874:	d007      	beq.n	8010886 <HAL_GPIO_Init+0x1d2>
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	4a47      	ldr	r2, [pc, #284]	@ (8010998 <HAL_GPIO_Init+0x2e4>)
 801087a:	4293      	cmp	r3, r2
 801087c:	d101      	bne.n	8010882 <HAL_GPIO_Init+0x1ce>
 801087e:	2305      	movs	r3, #5
 8010880:	e00a      	b.n	8010898 <HAL_GPIO_Init+0x1e4>
 8010882:	2306      	movs	r3, #6
 8010884:	e008      	b.n	8010898 <HAL_GPIO_Init+0x1e4>
 8010886:	2304      	movs	r3, #4
 8010888:	e006      	b.n	8010898 <HAL_GPIO_Init+0x1e4>
 801088a:	2303      	movs	r3, #3
 801088c:	e004      	b.n	8010898 <HAL_GPIO_Init+0x1e4>
 801088e:	2302      	movs	r3, #2
 8010890:	e002      	b.n	8010898 <HAL_GPIO_Init+0x1e4>
 8010892:	2301      	movs	r3, #1
 8010894:	e000      	b.n	8010898 <HAL_GPIO_Init+0x1e4>
 8010896:	2300      	movs	r3, #0
 8010898:	697a      	ldr	r2, [r7, #20]
 801089a:	2103      	movs	r1, #3
 801089c:	400a      	ands	r2, r1
 801089e:	00d2      	lsls	r2, r2, #3
 80108a0:	4093      	lsls	r3, r2
 80108a2:	693a      	ldr	r2, [r7, #16]
 80108a4:	4313      	orrs	r3, r2
 80108a6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80108a8:	4936      	ldr	r1, [pc, #216]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	089b      	lsrs	r3, r3, #2
 80108ae:	3318      	adds	r3, #24
 80108b0:	009b      	lsls	r3, r3, #2
 80108b2:	693a      	ldr	r2, [r7, #16]
 80108b4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80108b6:	4b33      	ldr	r3, [pc, #204]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	43da      	mvns	r2, r3
 80108c0:	693b      	ldr	r3, [r7, #16]
 80108c2:	4013      	ands	r3, r2
 80108c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80108c6:	683b      	ldr	r3, [r7, #0]
 80108c8:	685a      	ldr	r2, [r3, #4]
 80108ca:	2380      	movs	r3, #128	@ 0x80
 80108cc:	035b      	lsls	r3, r3, #13
 80108ce:	4013      	ands	r3, r2
 80108d0:	d003      	beq.n	80108da <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80108d2:	693a      	ldr	r2, [r7, #16]
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	4313      	orrs	r3, r2
 80108d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80108da:	4b2a      	ldr	r3, [pc, #168]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 80108dc:	693a      	ldr	r2, [r7, #16]
 80108de:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80108e0:	4b28      	ldr	r3, [pc, #160]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 80108e2:	685b      	ldr	r3, [r3, #4]
 80108e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	43da      	mvns	r2, r3
 80108ea:	693b      	ldr	r3, [r7, #16]
 80108ec:	4013      	ands	r3, r2
 80108ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80108f0:	683b      	ldr	r3, [r7, #0]
 80108f2:	685a      	ldr	r2, [r3, #4]
 80108f4:	2380      	movs	r3, #128	@ 0x80
 80108f6:	039b      	lsls	r3, r3, #14
 80108f8:	4013      	ands	r3, r2
 80108fa:	d003      	beq.n	8010904 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80108fc:	693a      	ldr	r2, [r7, #16]
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	4313      	orrs	r3, r2
 8010902:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8010904:	4b1f      	ldr	r3, [pc, #124]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 8010906:	693a      	ldr	r2, [r7, #16]
 8010908:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 801090a:	4a1e      	ldr	r2, [pc, #120]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 801090c:	2384      	movs	r3, #132	@ 0x84
 801090e:	58d3      	ldr	r3, [r2, r3]
 8010910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	43da      	mvns	r2, r3
 8010916:	693b      	ldr	r3, [r7, #16]
 8010918:	4013      	ands	r3, r2
 801091a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 801091c:	683b      	ldr	r3, [r7, #0]
 801091e:	685a      	ldr	r2, [r3, #4]
 8010920:	2380      	movs	r3, #128	@ 0x80
 8010922:	029b      	lsls	r3, r3, #10
 8010924:	4013      	ands	r3, r2
 8010926:	d003      	beq.n	8010930 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8010928:	693a      	ldr	r2, [r7, #16]
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	4313      	orrs	r3, r2
 801092e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8010930:	4914      	ldr	r1, [pc, #80]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 8010932:	2284      	movs	r2, #132	@ 0x84
 8010934:	693b      	ldr	r3, [r7, #16]
 8010936:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8010938:	4a12      	ldr	r2, [pc, #72]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 801093a:	2380      	movs	r3, #128	@ 0x80
 801093c:	58d3      	ldr	r3, [r2, r3]
 801093e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	43da      	mvns	r2, r3
 8010944:	693b      	ldr	r3, [r7, #16]
 8010946:	4013      	ands	r3, r2
 8010948:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801094a:	683b      	ldr	r3, [r7, #0]
 801094c:	685a      	ldr	r2, [r3, #4]
 801094e:	2380      	movs	r3, #128	@ 0x80
 8010950:	025b      	lsls	r3, r3, #9
 8010952:	4013      	ands	r3, r2
 8010954:	d003      	beq.n	801095e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8010956:	693a      	ldr	r2, [r7, #16]
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	4313      	orrs	r3, r2
 801095c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801095e:	4909      	ldr	r1, [pc, #36]	@ (8010984 <HAL_GPIO_Init+0x2d0>)
 8010960:	2280      	movs	r2, #128	@ 0x80
 8010962:	693b      	ldr	r3, [r7, #16]
 8010964:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8010966:	697b      	ldr	r3, [r7, #20]
 8010968:	3301      	adds	r3, #1
 801096a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	681a      	ldr	r2, [r3, #0]
 8010970:	697b      	ldr	r3, [r7, #20]
 8010972:	40da      	lsrs	r2, r3
 8010974:	1e13      	subs	r3, r2, #0
 8010976:	d000      	beq.n	801097a <HAL_GPIO_Init+0x2c6>
 8010978:	e6a4      	b.n	80106c4 <HAL_GPIO_Init+0x10>
  }
}
 801097a:	46c0      	nop			@ (mov r8, r8)
 801097c:	46c0      	nop			@ (mov r8, r8)
 801097e:	46bd      	mov	sp, r7
 8010980:	b006      	add	sp, #24
 8010982:	bd80      	pop	{r7, pc}
 8010984:	40021800 	.word	0x40021800
 8010988:	50000400 	.word	0x50000400
 801098c:	50000800 	.word	0x50000800
 8010990:	50000c00 	.word	0x50000c00
 8010994:	50001000 	.word	0x50001000
 8010998:	50001400 	.word	0x50001400

0801099c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 801099c:	b580      	push	{r7, lr}
 801099e:	b084      	sub	sp, #16
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
 80109a4:	000a      	movs	r2, r1
 80109a6:	1cbb      	adds	r3, r7, #2
 80109a8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	691b      	ldr	r3, [r3, #16]
 80109ae:	1cba      	adds	r2, r7, #2
 80109b0:	8812      	ldrh	r2, [r2, #0]
 80109b2:	4013      	ands	r3, r2
 80109b4:	d004      	beq.n	80109c0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80109b6:	230f      	movs	r3, #15
 80109b8:	18fb      	adds	r3, r7, r3
 80109ba:	2201      	movs	r2, #1
 80109bc:	701a      	strb	r2, [r3, #0]
 80109be:	e003      	b.n	80109c8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80109c0:	230f      	movs	r3, #15
 80109c2:	18fb      	adds	r3, r7, r3
 80109c4:	2200      	movs	r2, #0
 80109c6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80109c8:	230f      	movs	r3, #15
 80109ca:	18fb      	adds	r3, r7, r3
 80109cc:	781b      	ldrb	r3, [r3, #0]
}
 80109ce:	0018      	movs	r0, r3
 80109d0:	46bd      	mov	sp, r7
 80109d2:	b004      	add	sp, #16
 80109d4:	bd80      	pop	{r7, pc}

080109d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80109d6:	b580      	push	{r7, lr}
 80109d8:	b082      	sub	sp, #8
 80109da:	af00      	add	r7, sp, #0
 80109dc:	6078      	str	r0, [r7, #4]
 80109de:	0008      	movs	r0, r1
 80109e0:	0011      	movs	r1, r2
 80109e2:	1cbb      	adds	r3, r7, #2
 80109e4:	1c02      	adds	r2, r0, #0
 80109e6:	801a      	strh	r2, [r3, #0]
 80109e8:	1c7b      	adds	r3, r7, #1
 80109ea:	1c0a      	adds	r2, r1, #0
 80109ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80109ee:	1c7b      	adds	r3, r7, #1
 80109f0:	781b      	ldrb	r3, [r3, #0]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d004      	beq.n	8010a00 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80109f6:	1cbb      	adds	r3, r7, #2
 80109f8:	881a      	ldrh	r2, [r3, #0]
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80109fe:	e003      	b.n	8010a08 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8010a00:	1cbb      	adds	r3, r7, #2
 8010a02:	881a      	ldrh	r2, [r3, #0]
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8010a08:	46c0      	nop			@ (mov r8, r8)
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	b002      	add	sp, #8
 8010a0e:	bd80      	pop	{r7, pc}

08010a10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b082      	sub	sp, #8
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	0002      	movs	r2, r0
 8010a18:	1dbb      	adds	r3, r7, #6
 8010a1a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8010a1c:	4b10      	ldr	r3, [pc, #64]	@ (8010a60 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8010a1e:	68db      	ldr	r3, [r3, #12]
 8010a20:	1dba      	adds	r2, r7, #6
 8010a22:	8812      	ldrh	r2, [r2, #0]
 8010a24:	4013      	ands	r3, r2
 8010a26:	d008      	beq.n	8010a3a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8010a28:	4b0d      	ldr	r3, [pc, #52]	@ (8010a60 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8010a2a:	1dba      	adds	r2, r7, #6
 8010a2c:	8812      	ldrh	r2, [r2, #0]
 8010a2e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8010a30:	1dbb      	adds	r3, r7, #6
 8010a32:	881b      	ldrh	r3, [r3, #0]
 8010a34:	0018      	movs	r0, r3
 8010a36:	f000 f815 	bl	8010a64 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8010a3a:	4b09      	ldr	r3, [pc, #36]	@ (8010a60 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8010a3c:	691b      	ldr	r3, [r3, #16]
 8010a3e:	1dba      	adds	r2, r7, #6
 8010a40:	8812      	ldrh	r2, [r2, #0]
 8010a42:	4013      	ands	r3, r2
 8010a44:	d008      	beq.n	8010a58 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8010a46:	4b06      	ldr	r3, [pc, #24]	@ (8010a60 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8010a48:	1dba      	adds	r2, r7, #6
 8010a4a:	8812      	ldrh	r2, [r2, #0]
 8010a4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8010a4e:	1dbb      	adds	r3, r7, #6
 8010a50:	881b      	ldrh	r3, [r3, #0]
 8010a52:	0018      	movs	r0, r3
 8010a54:	f000 f810 	bl	8010a78 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8010a58:	46c0      	nop			@ (mov r8, r8)
 8010a5a:	46bd      	mov	sp, r7
 8010a5c:	b002      	add	sp, #8
 8010a5e:	bd80      	pop	{r7, pc}
 8010a60:	40021800 	.word	0x40021800

08010a64 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8010a64:	b580      	push	{r7, lr}
 8010a66:	b082      	sub	sp, #8
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	0002      	movs	r2, r0
 8010a6c:	1dbb      	adds	r3, r7, #6
 8010a6e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8010a70:	46c0      	nop			@ (mov r8, r8)
 8010a72:	46bd      	mov	sp, r7
 8010a74:	b002      	add	sp, #8
 8010a76:	bd80      	pop	{r7, pc}

08010a78 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8010a78:	b580      	push	{r7, lr}
 8010a7a:	b082      	sub	sp, #8
 8010a7c:	af00      	add	r7, sp, #0
 8010a7e:	0002      	movs	r2, r0
 8010a80:	1dbb      	adds	r3, r7, #6
 8010a82:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8010a84:	46c0      	nop			@ (mov r8, r8)
 8010a86:	46bd      	mov	sp, r7
 8010a88:	b002      	add	sp, #8
 8010a8a:	bd80      	pop	{r7, pc}

08010a8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b082      	sub	sp, #8
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d101      	bne.n	8010a9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8010a9a:	2301      	movs	r3, #1
 8010a9c:	e08f      	b.n	8010bbe <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2241      	movs	r2, #65	@ 0x41
 8010aa2:	5c9b      	ldrb	r3, [r3, r2]
 8010aa4:	b2db      	uxtb	r3, r3
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d107      	bne.n	8010aba <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2240      	movs	r2, #64	@ 0x40
 8010aae:	2100      	movs	r1, #0
 8010ab0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	0018      	movs	r0, r3
 8010ab6:	f7f3 ff89 	bl	80049cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	2241      	movs	r2, #65	@ 0x41
 8010abe:	2124      	movs	r1, #36	@ 0x24
 8010ac0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	681a      	ldr	r2, [r3, #0]
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	2101      	movs	r1, #1
 8010ace:	438a      	bics	r2, r1
 8010ad0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	685a      	ldr	r2, [r3, #4]
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	493b      	ldr	r1, [pc, #236]	@ (8010bc8 <HAL_I2C_Init+0x13c>)
 8010adc:	400a      	ands	r2, r1
 8010ade:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	689a      	ldr	r2, [r3, #8]
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	4938      	ldr	r1, [pc, #224]	@ (8010bcc <HAL_I2C_Init+0x140>)
 8010aec:	400a      	ands	r2, r1
 8010aee:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	68db      	ldr	r3, [r3, #12]
 8010af4:	2b01      	cmp	r3, #1
 8010af6:	d108      	bne.n	8010b0a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	689a      	ldr	r2, [r3, #8]
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	2180      	movs	r1, #128	@ 0x80
 8010b02:	0209      	lsls	r1, r1, #8
 8010b04:	430a      	orrs	r2, r1
 8010b06:	609a      	str	r2, [r3, #8]
 8010b08:	e007      	b.n	8010b1a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	689a      	ldr	r2, [r3, #8]
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	2184      	movs	r1, #132	@ 0x84
 8010b14:	0209      	lsls	r1, r1, #8
 8010b16:	430a      	orrs	r2, r1
 8010b18:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	68db      	ldr	r3, [r3, #12]
 8010b1e:	2b02      	cmp	r3, #2
 8010b20:	d109      	bne.n	8010b36 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	685a      	ldr	r2, [r3, #4]
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	2180      	movs	r1, #128	@ 0x80
 8010b2e:	0109      	lsls	r1, r1, #4
 8010b30:	430a      	orrs	r2, r1
 8010b32:	605a      	str	r2, [r3, #4]
 8010b34:	e007      	b.n	8010b46 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	685a      	ldr	r2, [r3, #4]
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	4923      	ldr	r1, [pc, #140]	@ (8010bd0 <HAL_I2C_Init+0x144>)
 8010b42:	400a      	ands	r2, r1
 8010b44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	685a      	ldr	r2, [r3, #4]
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	4920      	ldr	r1, [pc, #128]	@ (8010bd4 <HAL_I2C_Init+0x148>)
 8010b52:	430a      	orrs	r2, r1
 8010b54:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	68da      	ldr	r2, [r3, #12]
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	491a      	ldr	r1, [pc, #104]	@ (8010bcc <HAL_I2C_Init+0x140>)
 8010b62:	400a      	ands	r2, r1
 8010b64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	691a      	ldr	r2, [r3, #16]
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	695b      	ldr	r3, [r3, #20]
 8010b6e:	431a      	orrs	r2, r3
 8010b70:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	699b      	ldr	r3, [r3, #24]
 8010b76:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	430a      	orrs	r2, r1
 8010b7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	69d9      	ldr	r1, [r3, #28]
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	6a1a      	ldr	r2, [r3, #32]
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	430a      	orrs	r2, r1
 8010b8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	681a      	ldr	r2, [r3, #0]
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	2101      	movs	r1, #1
 8010b9c:	430a      	orrs	r2, r1
 8010b9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	2241      	movs	r2, #65	@ 0x41
 8010baa:	2120      	movs	r1, #32
 8010bac:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	2200      	movs	r2, #0
 8010bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	2242      	movs	r2, #66	@ 0x42
 8010bb8:	2100      	movs	r1, #0
 8010bba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8010bbc:	2300      	movs	r3, #0
}
 8010bbe:	0018      	movs	r0, r3
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	b002      	add	sp, #8
 8010bc4:	bd80      	pop	{r7, pc}
 8010bc6:	46c0      	nop			@ (mov r8, r8)
 8010bc8:	f0ffffff 	.word	0xf0ffffff
 8010bcc:	ffff7fff 	.word	0xffff7fff
 8010bd0:	fffff7ff 	.word	0xfffff7ff
 8010bd4:	02008000 	.word	0x02008000

08010bd8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010bd8:	b590      	push	{r4, r7, lr}
 8010bda:	b089      	sub	sp, #36	@ 0x24
 8010bdc:	af02      	add	r7, sp, #8
 8010bde:	60f8      	str	r0, [r7, #12]
 8010be0:	000c      	movs	r4, r1
 8010be2:	0010      	movs	r0, r2
 8010be4:	0019      	movs	r1, r3
 8010be6:	230a      	movs	r3, #10
 8010be8:	18fb      	adds	r3, r7, r3
 8010bea:	1c22      	adds	r2, r4, #0
 8010bec:	801a      	strh	r2, [r3, #0]
 8010bee:	2308      	movs	r3, #8
 8010bf0:	18fb      	adds	r3, r7, r3
 8010bf2:	1c02      	adds	r2, r0, #0
 8010bf4:	801a      	strh	r2, [r3, #0]
 8010bf6:	1dbb      	adds	r3, r7, #6
 8010bf8:	1c0a      	adds	r2, r1, #0
 8010bfa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	2241      	movs	r2, #65	@ 0x41
 8010c00:	5c9b      	ldrb	r3, [r3, r2]
 8010c02:	b2db      	uxtb	r3, r3
 8010c04:	2b20      	cmp	r3, #32
 8010c06:	d000      	beq.n	8010c0a <HAL_I2C_Mem_Write+0x32>
 8010c08:	e10c      	b.n	8010e24 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8010c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d004      	beq.n	8010c1a <HAL_I2C_Mem_Write+0x42>
 8010c10:	232c      	movs	r3, #44	@ 0x2c
 8010c12:	18fb      	adds	r3, r7, r3
 8010c14:	881b      	ldrh	r3, [r3, #0]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d105      	bne.n	8010c26 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	2280      	movs	r2, #128	@ 0x80
 8010c1e:	0092      	lsls	r2, r2, #2
 8010c20:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8010c22:	2301      	movs	r3, #1
 8010c24:	e0ff      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	2240      	movs	r2, #64	@ 0x40
 8010c2a:	5c9b      	ldrb	r3, [r3, r2]
 8010c2c:	2b01      	cmp	r3, #1
 8010c2e:	d101      	bne.n	8010c34 <HAL_I2C_Mem_Write+0x5c>
 8010c30:	2302      	movs	r3, #2
 8010c32:	e0f8      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	2240      	movs	r2, #64	@ 0x40
 8010c38:	2101      	movs	r1, #1
 8010c3a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8010c3c:	f7fd fa62 	bl	800e104 <HAL_GetTick>
 8010c40:	0003      	movs	r3, r0
 8010c42:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010c44:	2380      	movs	r3, #128	@ 0x80
 8010c46:	0219      	lsls	r1, r3, #8
 8010c48:	68f8      	ldr	r0, [r7, #12]
 8010c4a:	697b      	ldr	r3, [r7, #20]
 8010c4c:	9300      	str	r3, [sp, #0]
 8010c4e:	2319      	movs	r3, #25
 8010c50:	2201      	movs	r2, #1
 8010c52:	f000 fb0b 	bl	801126c <I2C_WaitOnFlagUntilTimeout>
 8010c56:	1e03      	subs	r3, r0, #0
 8010c58:	d001      	beq.n	8010c5e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8010c5a:	2301      	movs	r3, #1
 8010c5c:	e0e3      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	2241      	movs	r2, #65	@ 0x41
 8010c62:	2121      	movs	r1, #33	@ 0x21
 8010c64:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	2242      	movs	r2, #66	@ 0x42
 8010c6a:	2140      	movs	r1, #64	@ 0x40
 8010c6c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	2200      	movs	r2, #0
 8010c72:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010c78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	222c      	movs	r2, #44	@ 0x2c
 8010c7e:	18ba      	adds	r2, r7, r2
 8010c80:	8812      	ldrh	r2, [r2, #0]
 8010c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	2200      	movs	r2, #0
 8010c88:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8010c8a:	1dbb      	adds	r3, r7, #6
 8010c8c:	881c      	ldrh	r4, [r3, #0]
 8010c8e:	2308      	movs	r3, #8
 8010c90:	18fb      	adds	r3, r7, r3
 8010c92:	881a      	ldrh	r2, [r3, #0]
 8010c94:	230a      	movs	r3, #10
 8010c96:	18fb      	adds	r3, r7, r3
 8010c98:	8819      	ldrh	r1, [r3, #0]
 8010c9a:	68f8      	ldr	r0, [r7, #12]
 8010c9c:	697b      	ldr	r3, [r7, #20]
 8010c9e:	9301      	str	r3, [sp, #4]
 8010ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ca2:	9300      	str	r3, [sp, #0]
 8010ca4:	0023      	movs	r3, r4
 8010ca6:	f000 f9f9 	bl	801109c <I2C_RequestMemoryWrite>
 8010caa:	1e03      	subs	r3, r0, #0
 8010cac:	d005      	beq.n	8010cba <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	2240      	movs	r2, #64	@ 0x40
 8010cb2:	2100      	movs	r1, #0
 8010cb4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8010cb6:	2301      	movs	r3, #1
 8010cb8:	e0b5      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010cba:	68fb      	ldr	r3, [r7, #12]
 8010cbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010cbe:	b29b      	uxth	r3, r3
 8010cc0:	2bff      	cmp	r3, #255	@ 0xff
 8010cc2:	d911      	bls.n	8010ce8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	22ff      	movs	r2, #255	@ 0xff
 8010cc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8010cca:	68fb      	ldr	r3, [r7, #12]
 8010ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010cce:	b2da      	uxtb	r2, r3
 8010cd0:	2380      	movs	r3, #128	@ 0x80
 8010cd2:	045c      	lsls	r4, r3, #17
 8010cd4:	230a      	movs	r3, #10
 8010cd6:	18fb      	adds	r3, r7, r3
 8010cd8:	8819      	ldrh	r1, [r3, #0]
 8010cda:	68f8      	ldr	r0, [r7, #12]
 8010cdc:	2300      	movs	r3, #0
 8010cde:	9300      	str	r3, [sp, #0]
 8010ce0:	0023      	movs	r3, r4
 8010ce2:	f000 fc9d 	bl	8011620 <I2C_TransferConfig>
 8010ce6:	e012      	b.n	8010d0e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010cec:	b29a      	uxth	r2, r3
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010cf6:	b2da      	uxtb	r2, r3
 8010cf8:	2380      	movs	r3, #128	@ 0x80
 8010cfa:	049c      	lsls	r4, r3, #18
 8010cfc:	230a      	movs	r3, #10
 8010cfe:	18fb      	adds	r3, r7, r3
 8010d00:	8819      	ldrh	r1, [r3, #0]
 8010d02:	68f8      	ldr	r0, [r7, #12]
 8010d04:	2300      	movs	r3, #0
 8010d06:	9300      	str	r3, [sp, #0]
 8010d08:	0023      	movs	r3, r4
 8010d0a:	f000 fc89 	bl	8011620 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010d0e:	697a      	ldr	r2, [r7, #20]
 8010d10:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	0018      	movs	r0, r3
 8010d16:	f000 fb01 	bl	801131c <I2C_WaitOnTXISFlagUntilTimeout>
 8010d1a:	1e03      	subs	r3, r0, #0
 8010d1c:	d001      	beq.n	8010d22 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8010d1e:	2301      	movs	r3, #1
 8010d20:	e081      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d26:	781a      	ldrb	r2, [r3, #0]
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d32:	1c5a      	adds	r2, r3, #1
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010d3c:	b29b      	uxth	r3, r3
 8010d3e:	3b01      	subs	r3, #1
 8010d40:	b29a      	uxth	r2, r3
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8010d46:	68fb      	ldr	r3, [r7, #12]
 8010d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d4a:	3b01      	subs	r3, #1
 8010d4c:	b29a      	uxth	r2, r3
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010d56:	b29b      	uxth	r3, r3
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d03a      	beq.n	8010dd2 <HAL_I2C_Mem_Write+0x1fa>
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d136      	bne.n	8010dd2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8010d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d66:	68f8      	ldr	r0, [r7, #12]
 8010d68:	697b      	ldr	r3, [r7, #20]
 8010d6a:	9300      	str	r3, [sp, #0]
 8010d6c:	0013      	movs	r3, r2
 8010d6e:	2200      	movs	r2, #0
 8010d70:	2180      	movs	r1, #128	@ 0x80
 8010d72:	f000 fa7b 	bl	801126c <I2C_WaitOnFlagUntilTimeout>
 8010d76:	1e03      	subs	r3, r0, #0
 8010d78:	d001      	beq.n	8010d7e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	e053      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010d82:	b29b      	uxth	r3, r3
 8010d84:	2bff      	cmp	r3, #255	@ 0xff
 8010d86:	d911      	bls.n	8010dac <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	22ff      	movs	r2, #255	@ 0xff
 8010d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d92:	b2da      	uxtb	r2, r3
 8010d94:	2380      	movs	r3, #128	@ 0x80
 8010d96:	045c      	lsls	r4, r3, #17
 8010d98:	230a      	movs	r3, #10
 8010d9a:	18fb      	adds	r3, r7, r3
 8010d9c:	8819      	ldrh	r1, [r3, #0]
 8010d9e:	68f8      	ldr	r0, [r7, #12]
 8010da0:	2300      	movs	r3, #0
 8010da2:	9300      	str	r3, [sp, #0]
 8010da4:	0023      	movs	r3, r4
 8010da6:	f000 fc3b 	bl	8011620 <I2C_TransferConfig>
 8010daa:	e012      	b.n	8010dd2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010db0:	b29a      	uxth	r2, r3
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010dba:	b2da      	uxtb	r2, r3
 8010dbc:	2380      	movs	r3, #128	@ 0x80
 8010dbe:	049c      	lsls	r4, r3, #18
 8010dc0:	230a      	movs	r3, #10
 8010dc2:	18fb      	adds	r3, r7, r3
 8010dc4:	8819      	ldrh	r1, [r3, #0]
 8010dc6:	68f8      	ldr	r0, [r7, #12]
 8010dc8:	2300      	movs	r3, #0
 8010dca:	9300      	str	r3, [sp, #0]
 8010dcc:	0023      	movs	r3, r4
 8010dce:	f000 fc27 	bl	8011620 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010dd6:	b29b      	uxth	r3, r3
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d198      	bne.n	8010d0e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010ddc:	697a      	ldr	r2, [r7, #20]
 8010dde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	0018      	movs	r0, r3
 8010de4:	f000 fae0 	bl	80113a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8010de8:	1e03      	subs	r3, r0, #0
 8010dea:	d001      	beq.n	8010df0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8010dec:	2301      	movs	r3, #1
 8010dee:	e01a      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	2220      	movs	r2, #32
 8010df6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	685a      	ldr	r2, [r3, #4]
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	490b      	ldr	r1, [pc, #44]	@ (8010e30 <HAL_I2C_Mem_Write+0x258>)
 8010e04:	400a      	ands	r2, r1
 8010e06:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	2241      	movs	r2, #65	@ 0x41
 8010e0c:	2120      	movs	r1, #32
 8010e0e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	2242      	movs	r2, #66	@ 0x42
 8010e14:	2100      	movs	r1, #0
 8010e16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	2240      	movs	r2, #64	@ 0x40
 8010e1c:	2100      	movs	r1, #0
 8010e1e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8010e20:	2300      	movs	r3, #0
 8010e22:	e000      	b.n	8010e26 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8010e24:	2302      	movs	r3, #2
  }
}
 8010e26:	0018      	movs	r0, r3
 8010e28:	46bd      	mov	sp, r7
 8010e2a:	b007      	add	sp, #28
 8010e2c:	bd90      	pop	{r4, r7, pc}
 8010e2e:	46c0      	nop			@ (mov r8, r8)
 8010e30:	fe00e800 	.word	0xfe00e800

08010e34 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010e34:	b590      	push	{r4, r7, lr}
 8010e36:	b089      	sub	sp, #36	@ 0x24
 8010e38:	af02      	add	r7, sp, #8
 8010e3a:	60f8      	str	r0, [r7, #12]
 8010e3c:	000c      	movs	r4, r1
 8010e3e:	0010      	movs	r0, r2
 8010e40:	0019      	movs	r1, r3
 8010e42:	230a      	movs	r3, #10
 8010e44:	18fb      	adds	r3, r7, r3
 8010e46:	1c22      	adds	r2, r4, #0
 8010e48:	801a      	strh	r2, [r3, #0]
 8010e4a:	2308      	movs	r3, #8
 8010e4c:	18fb      	adds	r3, r7, r3
 8010e4e:	1c02      	adds	r2, r0, #0
 8010e50:	801a      	strh	r2, [r3, #0]
 8010e52:	1dbb      	adds	r3, r7, #6
 8010e54:	1c0a      	adds	r2, r1, #0
 8010e56:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	2241      	movs	r2, #65	@ 0x41
 8010e5c:	5c9b      	ldrb	r3, [r3, r2]
 8010e5e:	b2db      	uxtb	r3, r3
 8010e60:	2b20      	cmp	r3, #32
 8010e62:	d000      	beq.n	8010e66 <HAL_I2C_Mem_Read+0x32>
 8010e64:	e110      	b.n	8011088 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8010e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d004      	beq.n	8010e76 <HAL_I2C_Mem_Read+0x42>
 8010e6c:	232c      	movs	r3, #44	@ 0x2c
 8010e6e:	18fb      	adds	r3, r7, r3
 8010e70:	881b      	ldrh	r3, [r3, #0]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d105      	bne.n	8010e82 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	2280      	movs	r2, #128	@ 0x80
 8010e7a:	0092      	lsls	r2, r2, #2
 8010e7c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8010e7e:	2301      	movs	r3, #1
 8010e80:	e103      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	2240      	movs	r2, #64	@ 0x40
 8010e86:	5c9b      	ldrb	r3, [r3, r2]
 8010e88:	2b01      	cmp	r3, #1
 8010e8a:	d101      	bne.n	8010e90 <HAL_I2C_Mem_Read+0x5c>
 8010e8c:	2302      	movs	r3, #2
 8010e8e:	e0fc      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	2240      	movs	r2, #64	@ 0x40
 8010e94:	2101      	movs	r1, #1
 8010e96:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8010e98:	f7fd f934 	bl	800e104 <HAL_GetTick>
 8010e9c:	0003      	movs	r3, r0
 8010e9e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010ea0:	2380      	movs	r3, #128	@ 0x80
 8010ea2:	0219      	lsls	r1, r3, #8
 8010ea4:	68f8      	ldr	r0, [r7, #12]
 8010ea6:	697b      	ldr	r3, [r7, #20]
 8010ea8:	9300      	str	r3, [sp, #0]
 8010eaa:	2319      	movs	r3, #25
 8010eac:	2201      	movs	r2, #1
 8010eae:	f000 f9dd 	bl	801126c <I2C_WaitOnFlagUntilTimeout>
 8010eb2:	1e03      	subs	r3, r0, #0
 8010eb4:	d001      	beq.n	8010eba <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8010eb6:	2301      	movs	r3, #1
 8010eb8:	e0e7      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8010eba:	68fb      	ldr	r3, [r7, #12]
 8010ebc:	2241      	movs	r2, #65	@ 0x41
 8010ebe:	2122      	movs	r1, #34	@ 0x22
 8010ec0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	2242      	movs	r2, #66	@ 0x42
 8010ec6:	2140      	movs	r1, #64	@ 0x40
 8010ec8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	2200      	movs	r2, #0
 8010ece:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ed4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	222c      	movs	r2, #44	@ 0x2c
 8010eda:	18ba      	adds	r2, r7, r2
 8010edc:	8812      	ldrh	r2, [r2, #0]
 8010ede:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8010ee6:	1dbb      	adds	r3, r7, #6
 8010ee8:	881c      	ldrh	r4, [r3, #0]
 8010eea:	2308      	movs	r3, #8
 8010eec:	18fb      	adds	r3, r7, r3
 8010eee:	881a      	ldrh	r2, [r3, #0]
 8010ef0:	230a      	movs	r3, #10
 8010ef2:	18fb      	adds	r3, r7, r3
 8010ef4:	8819      	ldrh	r1, [r3, #0]
 8010ef6:	68f8      	ldr	r0, [r7, #12]
 8010ef8:	697b      	ldr	r3, [r7, #20]
 8010efa:	9301      	str	r3, [sp, #4]
 8010efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010efe:	9300      	str	r3, [sp, #0]
 8010f00:	0023      	movs	r3, r4
 8010f02:	f000 f92f 	bl	8011164 <I2C_RequestMemoryRead>
 8010f06:	1e03      	subs	r3, r0, #0
 8010f08:	d005      	beq.n	8010f16 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	2240      	movs	r2, #64	@ 0x40
 8010f0e:	2100      	movs	r1, #0
 8010f10:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8010f12:	2301      	movs	r3, #1
 8010f14:	e0b9      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010f1a:	b29b      	uxth	r3, r3
 8010f1c:	2bff      	cmp	r3, #255	@ 0xff
 8010f1e:	d911      	bls.n	8010f44 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	22ff      	movs	r2, #255	@ 0xff
 8010f24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010f2a:	b2da      	uxtb	r2, r3
 8010f2c:	2380      	movs	r3, #128	@ 0x80
 8010f2e:	045c      	lsls	r4, r3, #17
 8010f30:	230a      	movs	r3, #10
 8010f32:	18fb      	adds	r3, r7, r3
 8010f34:	8819      	ldrh	r1, [r3, #0]
 8010f36:	68f8      	ldr	r0, [r7, #12]
 8010f38:	4b56      	ldr	r3, [pc, #344]	@ (8011094 <HAL_I2C_Mem_Read+0x260>)
 8010f3a:	9300      	str	r3, [sp, #0]
 8010f3c:	0023      	movs	r3, r4
 8010f3e:	f000 fb6f 	bl	8011620 <I2C_TransferConfig>
 8010f42:	e012      	b.n	8010f6a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010f48:	b29a      	uxth	r2, r3
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010f52:	b2da      	uxtb	r2, r3
 8010f54:	2380      	movs	r3, #128	@ 0x80
 8010f56:	049c      	lsls	r4, r3, #18
 8010f58:	230a      	movs	r3, #10
 8010f5a:	18fb      	adds	r3, r7, r3
 8010f5c:	8819      	ldrh	r1, [r3, #0]
 8010f5e:	68f8      	ldr	r0, [r7, #12]
 8010f60:	4b4c      	ldr	r3, [pc, #304]	@ (8011094 <HAL_I2C_Mem_Read+0x260>)
 8010f62:	9300      	str	r3, [sp, #0]
 8010f64:	0023      	movs	r3, r4
 8010f66:	f000 fb5b 	bl	8011620 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8010f6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010f6c:	68f8      	ldr	r0, [r7, #12]
 8010f6e:	697b      	ldr	r3, [r7, #20]
 8010f70:	9300      	str	r3, [sp, #0]
 8010f72:	0013      	movs	r3, r2
 8010f74:	2200      	movs	r2, #0
 8010f76:	2104      	movs	r1, #4
 8010f78:	f000 f978 	bl	801126c <I2C_WaitOnFlagUntilTimeout>
 8010f7c:	1e03      	subs	r3, r0, #0
 8010f7e:	d001      	beq.n	8010f84 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8010f80:	2301      	movs	r3, #1
 8010f82:	e082      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f8e:	b2d2      	uxtb	r2, r2
 8010f90:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f96:	1c5a      	adds	r2, r3, #1
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010fa0:	3b01      	subs	r3, #1
 8010fa2:	b29a      	uxth	r2, r3
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010fac:	b29b      	uxth	r3, r3
 8010fae:	3b01      	subs	r3, #1
 8010fb0:	b29a      	uxth	r2, r3
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010fba:	b29b      	uxth	r3, r3
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d03a      	beq.n	8011036 <HAL_I2C_Mem_Read+0x202>
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d136      	bne.n	8011036 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8010fc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fca:	68f8      	ldr	r0, [r7, #12]
 8010fcc:	697b      	ldr	r3, [r7, #20]
 8010fce:	9300      	str	r3, [sp, #0]
 8010fd0:	0013      	movs	r3, r2
 8010fd2:	2200      	movs	r2, #0
 8010fd4:	2180      	movs	r1, #128	@ 0x80
 8010fd6:	f000 f949 	bl	801126c <I2C_WaitOnFlagUntilTimeout>
 8010fda:	1e03      	subs	r3, r0, #0
 8010fdc:	d001      	beq.n	8010fe2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8010fde:	2301      	movs	r3, #1
 8010fe0:	e053      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010fe6:	b29b      	uxth	r3, r3
 8010fe8:	2bff      	cmp	r3, #255	@ 0xff
 8010fea:	d911      	bls.n	8011010 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	22ff      	movs	r2, #255	@ 0xff
 8010ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010ff6:	b2da      	uxtb	r2, r3
 8010ff8:	2380      	movs	r3, #128	@ 0x80
 8010ffa:	045c      	lsls	r4, r3, #17
 8010ffc:	230a      	movs	r3, #10
 8010ffe:	18fb      	adds	r3, r7, r3
 8011000:	8819      	ldrh	r1, [r3, #0]
 8011002:	68f8      	ldr	r0, [r7, #12]
 8011004:	2300      	movs	r3, #0
 8011006:	9300      	str	r3, [sp, #0]
 8011008:	0023      	movs	r3, r4
 801100a:	f000 fb09 	bl	8011620 <I2C_TransferConfig>
 801100e:	e012      	b.n	8011036 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011014:	b29a      	uxth	r2, r3
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801101e:	b2da      	uxtb	r2, r3
 8011020:	2380      	movs	r3, #128	@ 0x80
 8011022:	049c      	lsls	r4, r3, #18
 8011024:	230a      	movs	r3, #10
 8011026:	18fb      	adds	r3, r7, r3
 8011028:	8819      	ldrh	r1, [r3, #0]
 801102a:	68f8      	ldr	r0, [r7, #12]
 801102c:	2300      	movs	r3, #0
 801102e:	9300      	str	r3, [sp, #0]
 8011030:	0023      	movs	r3, r4
 8011032:	f000 faf5 	bl	8011620 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801103a:	b29b      	uxth	r3, r3
 801103c:	2b00      	cmp	r3, #0
 801103e:	d194      	bne.n	8010f6a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011040:	697a      	ldr	r2, [r7, #20]
 8011042:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	0018      	movs	r0, r3
 8011048:	f000 f9ae 	bl	80113a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 801104c:	1e03      	subs	r3, r0, #0
 801104e:	d001      	beq.n	8011054 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8011050:	2301      	movs	r3, #1
 8011052:	e01a      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	2220      	movs	r2, #32
 801105a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	685a      	ldr	r2, [r3, #4]
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	490c      	ldr	r1, [pc, #48]	@ (8011098 <HAL_I2C_Mem_Read+0x264>)
 8011068:	400a      	ands	r2, r1
 801106a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 801106c:	68fb      	ldr	r3, [r7, #12]
 801106e:	2241      	movs	r2, #65	@ 0x41
 8011070:	2120      	movs	r1, #32
 8011072:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	2242      	movs	r2, #66	@ 0x42
 8011078:	2100      	movs	r1, #0
 801107a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	2240      	movs	r2, #64	@ 0x40
 8011080:	2100      	movs	r1, #0
 8011082:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011084:	2300      	movs	r3, #0
 8011086:	e000      	b.n	801108a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8011088:	2302      	movs	r3, #2
  }
}
 801108a:	0018      	movs	r0, r3
 801108c:	46bd      	mov	sp, r7
 801108e:	b007      	add	sp, #28
 8011090:	bd90      	pop	{r4, r7, pc}
 8011092:	46c0      	nop			@ (mov r8, r8)
 8011094:	80002400 	.word	0x80002400
 8011098:	fe00e800 	.word	0xfe00e800

0801109c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 801109c:	b5b0      	push	{r4, r5, r7, lr}
 801109e:	b086      	sub	sp, #24
 80110a0:	af02      	add	r7, sp, #8
 80110a2:	60f8      	str	r0, [r7, #12]
 80110a4:	000c      	movs	r4, r1
 80110a6:	0010      	movs	r0, r2
 80110a8:	0019      	movs	r1, r3
 80110aa:	250a      	movs	r5, #10
 80110ac:	197b      	adds	r3, r7, r5
 80110ae:	1c22      	adds	r2, r4, #0
 80110b0:	801a      	strh	r2, [r3, #0]
 80110b2:	2308      	movs	r3, #8
 80110b4:	18fb      	adds	r3, r7, r3
 80110b6:	1c02      	adds	r2, r0, #0
 80110b8:	801a      	strh	r2, [r3, #0]
 80110ba:	1dbb      	adds	r3, r7, #6
 80110bc:	1c0a      	adds	r2, r1, #0
 80110be:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80110c0:	1dbb      	adds	r3, r7, #6
 80110c2:	881b      	ldrh	r3, [r3, #0]
 80110c4:	b2da      	uxtb	r2, r3
 80110c6:	2380      	movs	r3, #128	@ 0x80
 80110c8:	045c      	lsls	r4, r3, #17
 80110ca:	197b      	adds	r3, r7, r5
 80110cc:	8819      	ldrh	r1, [r3, #0]
 80110ce:	68f8      	ldr	r0, [r7, #12]
 80110d0:	4b23      	ldr	r3, [pc, #140]	@ (8011160 <I2C_RequestMemoryWrite+0xc4>)
 80110d2:	9300      	str	r3, [sp, #0]
 80110d4:	0023      	movs	r3, r4
 80110d6:	f000 faa3 	bl	8011620 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80110da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80110dc:	6a39      	ldr	r1, [r7, #32]
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	0018      	movs	r0, r3
 80110e2:	f000 f91b 	bl	801131c <I2C_WaitOnTXISFlagUntilTimeout>
 80110e6:	1e03      	subs	r3, r0, #0
 80110e8:	d001      	beq.n	80110ee <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80110ea:	2301      	movs	r3, #1
 80110ec:	e033      	b.n	8011156 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80110ee:	1dbb      	adds	r3, r7, #6
 80110f0:	881b      	ldrh	r3, [r3, #0]
 80110f2:	2b01      	cmp	r3, #1
 80110f4:	d107      	bne.n	8011106 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80110f6:	2308      	movs	r3, #8
 80110f8:	18fb      	adds	r3, r7, r3
 80110fa:	881b      	ldrh	r3, [r3, #0]
 80110fc:	b2da      	uxtb	r2, r3
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	629a      	str	r2, [r3, #40]	@ 0x28
 8011104:	e019      	b.n	801113a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8011106:	2308      	movs	r3, #8
 8011108:	18fb      	adds	r3, r7, r3
 801110a:	881b      	ldrh	r3, [r3, #0]
 801110c:	0a1b      	lsrs	r3, r3, #8
 801110e:	b29b      	uxth	r3, r3
 8011110:	b2da      	uxtb	r2, r3
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801111a:	6a39      	ldr	r1, [r7, #32]
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	0018      	movs	r0, r3
 8011120:	f000 f8fc 	bl	801131c <I2C_WaitOnTXISFlagUntilTimeout>
 8011124:	1e03      	subs	r3, r0, #0
 8011126:	d001      	beq.n	801112c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8011128:	2301      	movs	r3, #1
 801112a:	e014      	b.n	8011156 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 801112c:	2308      	movs	r3, #8
 801112e:	18fb      	adds	r3, r7, r3
 8011130:	881b      	ldrh	r3, [r3, #0]
 8011132:	b2da      	uxtb	r2, r3
 8011134:	68fb      	ldr	r3, [r7, #12]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 801113a:	6a3a      	ldr	r2, [r7, #32]
 801113c:	68f8      	ldr	r0, [r7, #12]
 801113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011140:	9300      	str	r3, [sp, #0]
 8011142:	0013      	movs	r3, r2
 8011144:	2200      	movs	r2, #0
 8011146:	2180      	movs	r1, #128	@ 0x80
 8011148:	f000 f890 	bl	801126c <I2C_WaitOnFlagUntilTimeout>
 801114c:	1e03      	subs	r3, r0, #0
 801114e:	d001      	beq.n	8011154 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8011150:	2301      	movs	r3, #1
 8011152:	e000      	b.n	8011156 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8011154:	2300      	movs	r3, #0
}
 8011156:	0018      	movs	r0, r3
 8011158:	46bd      	mov	sp, r7
 801115a:	b004      	add	sp, #16
 801115c:	bdb0      	pop	{r4, r5, r7, pc}
 801115e:	46c0      	nop			@ (mov r8, r8)
 8011160:	80002000 	.word	0x80002000

08011164 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8011164:	b5b0      	push	{r4, r5, r7, lr}
 8011166:	b086      	sub	sp, #24
 8011168:	af02      	add	r7, sp, #8
 801116a:	60f8      	str	r0, [r7, #12]
 801116c:	000c      	movs	r4, r1
 801116e:	0010      	movs	r0, r2
 8011170:	0019      	movs	r1, r3
 8011172:	250a      	movs	r5, #10
 8011174:	197b      	adds	r3, r7, r5
 8011176:	1c22      	adds	r2, r4, #0
 8011178:	801a      	strh	r2, [r3, #0]
 801117a:	2308      	movs	r3, #8
 801117c:	18fb      	adds	r3, r7, r3
 801117e:	1c02      	adds	r2, r0, #0
 8011180:	801a      	strh	r2, [r3, #0]
 8011182:	1dbb      	adds	r3, r7, #6
 8011184:	1c0a      	adds	r2, r1, #0
 8011186:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8011188:	1dbb      	adds	r3, r7, #6
 801118a:	881b      	ldrh	r3, [r3, #0]
 801118c:	b2da      	uxtb	r2, r3
 801118e:	197b      	adds	r3, r7, r5
 8011190:	8819      	ldrh	r1, [r3, #0]
 8011192:	68f8      	ldr	r0, [r7, #12]
 8011194:	4b23      	ldr	r3, [pc, #140]	@ (8011224 <I2C_RequestMemoryRead+0xc0>)
 8011196:	9300      	str	r3, [sp, #0]
 8011198:	2300      	movs	r3, #0
 801119a:	f000 fa41 	bl	8011620 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 801119e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80111a0:	6a39      	ldr	r1, [r7, #32]
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	0018      	movs	r0, r3
 80111a6:	f000 f8b9 	bl	801131c <I2C_WaitOnTXISFlagUntilTimeout>
 80111aa:	1e03      	subs	r3, r0, #0
 80111ac:	d001      	beq.n	80111b2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80111ae:	2301      	movs	r3, #1
 80111b0:	e033      	b.n	801121a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80111b2:	1dbb      	adds	r3, r7, #6
 80111b4:	881b      	ldrh	r3, [r3, #0]
 80111b6:	2b01      	cmp	r3, #1
 80111b8:	d107      	bne.n	80111ca <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80111ba:	2308      	movs	r3, #8
 80111bc:	18fb      	adds	r3, r7, r3
 80111be:	881b      	ldrh	r3, [r3, #0]
 80111c0:	b2da      	uxtb	r2, r3
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80111c8:	e019      	b.n	80111fe <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80111ca:	2308      	movs	r3, #8
 80111cc:	18fb      	adds	r3, r7, r3
 80111ce:	881b      	ldrh	r3, [r3, #0]
 80111d0:	0a1b      	lsrs	r3, r3, #8
 80111d2:	b29b      	uxth	r3, r3
 80111d4:	b2da      	uxtb	r2, r3
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80111dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80111de:	6a39      	ldr	r1, [r7, #32]
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	0018      	movs	r0, r3
 80111e4:	f000 f89a 	bl	801131c <I2C_WaitOnTXISFlagUntilTimeout>
 80111e8:	1e03      	subs	r3, r0, #0
 80111ea:	d001      	beq.n	80111f0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80111ec:	2301      	movs	r3, #1
 80111ee:	e014      	b.n	801121a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80111f0:	2308      	movs	r3, #8
 80111f2:	18fb      	adds	r3, r7, r3
 80111f4:	881b      	ldrh	r3, [r3, #0]
 80111f6:	b2da      	uxtb	r2, r3
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80111fe:	6a3a      	ldr	r2, [r7, #32]
 8011200:	68f8      	ldr	r0, [r7, #12]
 8011202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011204:	9300      	str	r3, [sp, #0]
 8011206:	0013      	movs	r3, r2
 8011208:	2200      	movs	r2, #0
 801120a:	2140      	movs	r1, #64	@ 0x40
 801120c:	f000 f82e 	bl	801126c <I2C_WaitOnFlagUntilTimeout>
 8011210:	1e03      	subs	r3, r0, #0
 8011212:	d001      	beq.n	8011218 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8011214:	2301      	movs	r3, #1
 8011216:	e000      	b.n	801121a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8011218:	2300      	movs	r3, #0
}
 801121a:	0018      	movs	r0, r3
 801121c:	46bd      	mov	sp, r7
 801121e:	b004      	add	sp, #16
 8011220:	bdb0      	pop	{r4, r5, r7, pc}
 8011222:	46c0      	nop			@ (mov r8, r8)
 8011224:	80002000 	.word	0x80002000

08011228 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8011228:	b580      	push	{r7, lr}
 801122a:	b082      	sub	sp, #8
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	699b      	ldr	r3, [r3, #24]
 8011236:	2202      	movs	r2, #2
 8011238:	4013      	ands	r3, r2
 801123a:	2b02      	cmp	r3, #2
 801123c:	d103      	bne.n	8011246 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	2200      	movs	r2, #0
 8011244:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	699b      	ldr	r3, [r3, #24]
 801124c:	2201      	movs	r2, #1
 801124e:	4013      	ands	r3, r2
 8011250:	2b01      	cmp	r3, #1
 8011252:	d007      	beq.n	8011264 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	699a      	ldr	r2, [r3, #24]
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	2101      	movs	r1, #1
 8011260:	430a      	orrs	r2, r1
 8011262:	619a      	str	r2, [r3, #24]
  }
}
 8011264:	46c0      	nop			@ (mov r8, r8)
 8011266:	46bd      	mov	sp, r7
 8011268:	b002      	add	sp, #8
 801126a:	bd80      	pop	{r7, pc}

0801126c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b084      	sub	sp, #16
 8011270:	af00      	add	r7, sp, #0
 8011272:	60f8      	str	r0, [r7, #12]
 8011274:	60b9      	str	r1, [r7, #8]
 8011276:	603b      	str	r3, [r7, #0]
 8011278:	1dfb      	adds	r3, r7, #7
 801127a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801127c:	e03a      	b.n	80112f4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801127e:	69ba      	ldr	r2, [r7, #24]
 8011280:	6839      	ldr	r1, [r7, #0]
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	0018      	movs	r0, r3
 8011286:	f000 f8d3 	bl	8011430 <I2C_IsErrorOccurred>
 801128a:	1e03      	subs	r3, r0, #0
 801128c:	d001      	beq.n	8011292 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 801128e:	2301      	movs	r3, #1
 8011290:	e040      	b.n	8011314 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011292:	683b      	ldr	r3, [r7, #0]
 8011294:	3301      	adds	r3, #1
 8011296:	d02d      	beq.n	80112f4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011298:	f7fc ff34 	bl	800e104 <HAL_GetTick>
 801129c:	0002      	movs	r2, r0
 801129e:	69bb      	ldr	r3, [r7, #24]
 80112a0:	1ad3      	subs	r3, r2, r3
 80112a2:	683a      	ldr	r2, [r7, #0]
 80112a4:	429a      	cmp	r2, r3
 80112a6:	d302      	bcc.n	80112ae <I2C_WaitOnFlagUntilTimeout+0x42>
 80112a8:	683b      	ldr	r3, [r7, #0]
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d122      	bne.n	80112f4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	699b      	ldr	r3, [r3, #24]
 80112b4:	68ba      	ldr	r2, [r7, #8]
 80112b6:	4013      	ands	r3, r2
 80112b8:	68ba      	ldr	r2, [r7, #8]
 80112ba:	1ad3      	subs	r3, r2, r3
 80112bc:	425a      	negs	r2, r3
 80112be:	4153      	adcs	r3, r2
 80112c0:	b2db      	uxtb	r3, r3
 80112c2:	001a      	movs	r2, r3
 80112c4:	1dfb      	adds	r3, r7, #7
 80112c6:	781b      	ldrb	r3, [r3, #0]
 80112c8:	429a      	cmp	r2, r3
 80112ca:	d113      	bne.n	80112f4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112d0:	2220      	movs	r2, #32
 80112d2:	431a      	orrs	r2, r3
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	2241      	movs	r2, #65	@ 0x41
 80112dc:	2120      	movs	r1, #32
 80112de:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	2242      	movs	r2, #66	@ 0x42
 80112e4:	2100      	movs	r1, #0
 80112e6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	2240      	movs	r2, #64	@ 0x40
 80112ec:	2100      	movs	r1, #0
 80112ee:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80112f0:	2301      	movs	r3, #1
 80112f2:	e00f      	b.n	8011314 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	699b      	ldr	r3, [r3, #24]
 80112fa:	68ba      	ldr	r2, [r7, #8]
 80112fc:	4013      	ands	r3, r2
 80112fe:	68ba      	ldr	r2, [r7, #8]
 8011300:	1ad3      	subs	r3, r2, r3
 8011302:	425a      	negs	r2, r3
 8011304:	4153      	adcs	r3, r2
 8011306:	b2db      	uxtb	r3, r3
 8011308:	001a      	movs	r2, r3
 801130a:	1dfb      	adds	r3, r7, #7
 801130c:	781b      	ldrb	r3, [r3, #0]
 801130e:	429a      	cmp	r2, r3
 8011310:	d0b5      	beq.n	801127e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011312:	2300      	movs	r3, #0
}
 8011314:	0018      	movs	r0, r3
 8011316:	46bd      	mov	sp, r7
 8011318:	b004      	add	sp, #16
 801131a:	bd80      	pop	{r7, pc}

0801131c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 801131c:	b580      	push	{r7, lr}
 801131e:	b084      	sub	sp, #16
 8011320:	af00      	add	r7, sp, #0
 8011322:	60f8      	str	r0, [r7, #12]
 8011324:	60b9      	str	r1, [r7, #8]
 8011326:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8011328:	e032      	b.n	8011390 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801132a:	687a      	ldr	r2, [r7, #4]
 801132c:	68b9      	ldr	r1, [r7, #8]
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	0018      	movs	r0, r3
 8011332:	f000 f87d 	bl	8011430 <I2C_IsErrorOccurred>
 8011336:	1e03      	subs	r3, r0, #0
 8011338:	d001      	beq.n	801133e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801133a:	2301      	movs	r3, #1
 801133c:	e030      	b.n	80113a0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801133e:	68bb      	ldr	r3, [r7, #8]
 8011340:	3301      	adds	r3, #1
 8011342:	d025      	beq.n	8011390 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011344:	f7fc fede 	bl	800e104 <HAL_GetTick>
 8011348:	0002      	movs	r2, r0
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	1ad3      	subs	r3, r2, r3
 801134e:	68ba      	ldr	r2, [r7, #8]
 8011350:	429a      	cmp	r2, r3
 8011352:	d302      	bcc.n	801135a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8011354:	68bb      	ldr	r3, [r7, #8]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d11a      	bne.n	8011390 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	699b      	ldr	r3, [r3, #24]
 8011360:	2202      	movs	r2, #2
 8011362:	4013      	ands	r3, r2
 8011364:	2b02      	cmp	r3, #2
 8011366:	d013      	beq.n	8011390 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801136c:	2220      	movs	r2, #32
 801136e:	431a      	orrs	r2, r3
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	2241      	movs	r2, #65	@ 0x41
 8011378:	2120      	movs	r1, #32
 801137a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	2242      	movs	r2, #66	@ 0x42
 8011380:	2100      	movs	r1, #0
 8011382:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	2240      	movs	r2, #64	@ 0x40
 8011388:	2100      	movs	r1, #0
 801138a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 801138c:	2301      	movs	r3, #1
 801138e:	e007      	b.n	80113a0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	699b      	ldr	r3, [r3, #24]
 8011396:	2202      	movs	r2, #2
 8011398:	4013      	ands	r3, r2
 801139a:	2b02      	cmp	r3, #2
 801139c:	d1c5      	bne.n	801132a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 801139e:	2300      	movs	r3, #0
}
 80113a0:	0018      	movs	r0, r3
 80113a2:	46bd      	mov	sp, r7
 80113a4:	b004      	add	sp, #16
 80113a6:	bd80      	pop	{r7, pc}

080113a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b084      	sub	sp, #16
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	60f8      	str	r0, [r7, #12]
 80113b0:	60b9      	str	r1, [r7, #8]
 80113b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80113b4:	e02f      	b.n	8011416 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80113b6:	687a      	ldr	r2, [r7, #4]
 80113b8:	68b9      	ldr	r1, [r7, #8]
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	0018      	movs	r0, r3
 80113be:	f000 f837 	bl	8011430 <I2C_IsErrorOccurred>
 80113c2:	1e03      	subs	r3, r0, #0
 80113c4:	d001      	beq.n	80113ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80113c6:	2301      	movs	r3, #1
 80113c8:	e02d      	b.n	8011426 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80113ca:	f7fc fe9b 	bl	800e104 <HAL_GetTick>
 80113ce:	0002      	movs	r2, r0
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	1ad3      	subs	r3, r2, r3
 80113d4:	68ba      	ldr	r2, [r7, #8]
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d302      	bcc.n	80113e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80113da:	68bb      	ldr	r3, [r7, #8]
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d11a      	bne.n	8011416 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	699b      	ldr	r3, [r3, #24]
 80113e6:	2220      	movs	r2, #32
 80113e8:	4013      	ands	r3, r2
 80113ea:	2b20      	cmp	r3, #32
 80113ec:	d013      	beq.n	8011416 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80113f2:	2220      	movs	r2, #32
 80113f4:	431a      	orrs	r2, r3
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	2241      	movs	r2, #65	@ 0x41
 80113fe:	2120      	movs	r1, #32
 8011400:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	2242      	movs	r2, #66	@ 0x42
 8011406:	2100      	movs	r1, #0
 8011408:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	2240      	movs	r2, #64	@ 0x40
 801140e:	2100      	movs	r1, #0
 8011410:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8011412:	2301      	movs	r3, #1
 8011414:	e007      	b.n	8011426 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	681b      	ldr	r3, [r3, #0]
 801141a:	699b      	ldr	r3, [r3, #24]
 801141c:	2220      	movs	r2, #32
 801141e:	4013      	ands	r3, r2
 8011420:	2b20      	cmp	r3, #32
 8011422:	d1c8      	bne.n	80113b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8011424:	2300      	movs	r3, #0
}
 8011426:	0018      	movs	r0, r3
 8011428:	46bd      	mov	sp, r7
 801142a:	b004      	add	sp, #16
 801142c:	bd80      	pop	{r7, pc}
	...

08011430 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011430:	b580      	push	{r7, lr}
 8011432:	b08a      	sub	sp, #40	@ 0x28
 8011434:	af00      	add	r7, sp, #0
 8011436:	60f8      	str	r0, [r7, #12]
 8011438:	60b9      	str	r1, [r7, #8]
 801143a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801143c:	2327      	movs	r3, #39	@ 0x27
 801143e:	18fb      	adds	r3, r7, r3
 8011440:	2200      	movs	r2, #0
 8011442:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	699b      	ldr	r3, [r3, #24]
 801144a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801144c:	2300      	movs	r3, #0
 801144e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8011454:	69bb      	ldr	r3, [r7, #24]
 8011456:	2210      	movs	r2, #16
 8011458:	4013      	ands	r3, r2
 801145a:	d100      	bne.n	801145e <I2C_IsErrorOccurred+0x2e>
 801145c:	e079      	b.n	8011552 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	2210      	movs	r2, #16
 8011464:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011466:	e057      	b.n	8011518 <I2C_IsErrorOccurred+0xe8>
 8011468:	2227      	movs	r2, #39	@ 0x27
 801146a:	18bb      	adds	r3, r7, r2
 801146c:	18ba      	adds	r2, r7, r2
 801146e:	7812      	ldrb	r2, [r2, #0]
 8011470:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8011472:	68bb      	ldr	r3, [r7, #8]
 8011474:	3301      	adds	r3, #1
 8011476:	d04f      	beq.n	8011518 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8011478:	f7fc fe44 	bl	800e104 <HAL_GetTick>
 801147c:	0002      	movs	r2, r0
 801147e:	69fb      	ldr	r3, [r7, #28]
 8011480:	1ad3      	subs	r3, r2, r3
 8011482:	68ba      	ldr	r2, [r7, #8]
 8011484:	429a      	cmp	r2, r3
 8011486:	d302      	bcc.n	801148e <I2C_IsErrorOccurred+0x5e>
 8011488:	68bb      	ldr	r3, [r7, #8]
 801148a:	2b00      	cmp	r3, #0
 801148c:	d144      	bne.n	8011518 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	685a      	ldr	r2, [r3, #4]
 8011494:	2380      	movs	r3, #128	@ 0x80
 8011496:	01db      	lsls	r3, r3, #7
 8011498:	4013      	ands	r3, r2
 801149a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 801149c:	2013      	movs	r0, #19
 801149e:	183b      	adds	r3, r7, r0
 80114a0:	68fa      	ldr	r2, [r7, #12]
 80114a2:	2142      	movs	r1, #66	@ 0x42
 80114a4:	5c52      	ldrb	r2, [r2, r1]
 80114a6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	699a      	ldr	r2, [r3, #24]
 80114ae:	2380      	movs	r3, #128	@ 0x80
 80114b0:	021b      	lsls	r3, r3, #8
 80114b2:	401a      	ands	r2, r3
 80114b4:	2380      	movs	r3, #128	@ 0x80
 80114b6:	021b      	lsls	r3, r3, #8
 80114b8:	429a      	cmp	r2, r3
 80114ba:	d126      	bne.n	801150a <I2C_IsErrorOccurred+0xda>
 80114bc:	697a      	ldr	r2, [r7, #20]
 80114be:	2380      	movs	r3, #128	@ 0x80
 80114c0:	01db      	lsls	r3, r3, #7
 80114c2:	429a      	cmp	r2, r3
 80114c4:	d021      	beq.n	801150a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80114c6:	183b      	adds	r3, r7, r0
 80114c8:	781b      	ldrb	r3, [r3, #0]
 80114ca:	2b20      	cmp	r3, #32
 80114cc:	d01d      	beq.n	801150a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	685a      	ldr	r2, [r3, #4]
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	2180      	movs	r1, #128	@ 0x80
 80114da:	01c9      	lsls	r1, r1, #7
 80114dc:	430a      	orrs	r2, r1
 80114de:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80114e0:	f7fc fe10 	bl	800e104 <HAL_GetTick>
 80114e4:	0003      	movs	r3, r0
 80114e6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80114e8:	e00f      	b.n	801150a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80114ea:	f7fc fe0b 	bl	800e104 <HAL_GetTick>
 80114ee:	0002      	movs	r2, r0
 80114f0:	69fb      	ldr	r3, [r7, #28]
 80114f2:	1ad3      	subs	r3, r2, r3
 80114f4:	2b19      	cmp	r3, #25
 80114f6:	d908      	bls.n	801150a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80114f8:	6a3b      	ldr	r3, [r7, #32]
 80114fa:	2220      	movs	r2, #32
 80114fc:	4313      	orrs	r3, r2
 80114fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8011500:	2327      	movs	r3, #39	@ 0x27
 8011502:	18fb      	adds	r3, r7, r3
 8011504:	2201      	movs	r2, #1
 8011506:	701a      	strb	r2, [r3, #0]

              break;
 8011508:	e006      	b.n	8011518 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	699b      	ldr	r3, [r3, #24]
 8011510:	2220      	movs	r2, #32
 8011512:	4013      	ands	r3, r2
 8011514:	2b20      	cmp	r3, #32
 8011516:	d1e8      	bne.n	80114ea <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	699b      	ldr	r3, [r3, #24]
 801151e:	2220      	movs	r2, #32
 8011520:	4013      	ands	r3, r2
 8011522:	2b20      	cmp	r3, #32
 8011524:	d004      	beq.n	8011530 <I2C_IsErrorOccurred+0x100>
 8011526:	2327      	movs	r3, #39	@ 0x27
 8011528:	18fb      	adds	r3, r7, r3
 801152a:	781b      	ldrb	r3, [r3, #0]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d09b      	beq.n	8011468 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8011530:	2327      	movs	r3, #39	@ 0x27
 8011532:	18fb      	adds	r3, r7, r3
 8011534:	781b      	ldrb	r3, [r3, #0]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d103      	bne.n	8011542 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	2220      	movs	r2, #32
 8011540:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8011542:	6a3b      	ldr	r3, [r7, #32]
 8011544:	2204      	movs	r2, #4
 8011546:	4313      	orrs	r3, r2
 8011548:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 801154a:	2327      	movs	r3, #39	@ 0x27
 801154c:	18fb      	adds	r3, r7, r3
 801154e:	2201      	movs	r2, #1
 8011550:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	699b      	ldr	r3, [r3, #24]
 8011558:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801155a:	69ba      	ldr	r2, [r7, #24]
 801155c:	2380      	movs	r3, #128	@ 0x80
 801155e:	005b      	lsls	r3, r3, #1
 8011560:	4013      	ands	r3, r2
 8011562:	d00c      	beq.n	801157e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8011564:	6a3b      	ldr	r3, [r7, #32]
 8011566:	2201      	movs	r2, #1
 8011568:	4313      	orrs	r3, r2
 801156a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	2280      	movs	r2, #128	@ 0x80
 8011572:	0052      	lsls	r2, r2, #1
 8011574:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011576:	2327      	movs	r3, #39	@ 0x27
 8011578:	18fb      	adds	r3, r7, r3
 801157a:	2201      	movs	r2, #1
 801157c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 801157e:	69ba      	ldr	r2, [r7, #24]
 8011580:	2380      	movs	r3, #128	@ 0x80
 8011582:	00db      	lsls	r3, r3, #3
 8011584:	4013      	ands	r3, r2
 8011586:	d00c      	beq.n	80115a2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8011588:	6a3b      	ldr	r3, [r7, #32]
 801158a:	2208      	movs	r2, #8
 801158c:	4313      	orrs	r3, r2
 801158e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	2280      	movs	r2, #128	@ 0x80
 8011596:	00d2      	lsls	r2, r2, #3
 8011598:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 801159a:	2327      	movs	r3, #39	@ 0x27
 801159c:	18fb      	adds	r3, r7, r3
 801159e:	2201      	movs	r2, #1
 80115a0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80115a2:	69ba      	ldr	r2, [r7, #24]
 80115a4:	2380      	movs	r3, #128	@ 0x80
 80115a6:	009b      	lsls	r3, r3, #2
 80115a8:	4013      	ands	r3, r2
 80115aa:	d00c      	beq.n	80115c6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80115ac:	6a3b      	ldr	r3, [r7, #32]
 80115ae:	2202      	movs	r2, #2
 80115b0:	4313      	orrs	r3, r2
 80115b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	2280      	movs	r2, #128	@ 0x80
 80115ba:	0092      	lsls	r2, r2, #2
 80115bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80115be:	2327      	movs	r3, #39	@ 0x27
 80115c0:	18fb      	adds	r3, r7, r3
 80115c2:	2201      	movs	r2, #1
 80115c4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80115c6:	2327      	movs	r3, #39	@ 0x27
 80115c8:	18fb      	adds	r3, r7, r3
 80115ca:	781b      	ldrb	r3, [r3, #0]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d01d      	beq.n	801160c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	0018      	movs	r0, r3
 80115d4:	f7ff fe28 	bl	8011228 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	685a      	ldr	r2, [r3, #4]
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	490e      	ldr	r1, [pc, #56]	@ (801161c <I2C_IsErrorOccurred+0x1ec>)
 80115e4:	400a      	ands	r2, r1
 80115e6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80115ec:	6a3b      	ldr	r3, [r7, #32]
 80115ee:	431a      	orrs	r2, r3
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	2241      	movs	r2, #65	@ 0x41
 80115f8:	2120      	movs	r1, #32
 80115fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	2242      	movs	r2, #66	@ 0x42
 8011600:	2100      	movs	r1, #0
 8011602:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	2240      	movs	r2, #64	@ 0x40
 8011608:	2100      	movs	r1, #0
 801160a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 801160c:	2327      	movs	r3, #39	@ 0x27
 801160e:	18fb      	adds	r3, r7, r3
 8011610:	781b      	ldrb	r3, [r3, #0]
}
 8011612:	0018      	movs	r0, r3
 8011614:	46bd      	mov	sp, r7
 8011616:	b00a      	add	sp, #40	@ 0x28
 8011618:	bd80      	pop	{r7, pc}
 801161a:	46c0      	nop			@ (mov r8, r8)
 801161c:	fe00e800 	.word	0xfe00e800

08011620 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8011620:	b590      	push	{r4, r7, lr}
 8011622:	b087      	sub	sp, #28
 8011624:	af00      	add	r7, sp, #0
 8011626:	60f8      	str	r0, [r7, #12]
 8011628:	0008      	movs	r0, r1
 801162a:	0011      	movs	r1, r2
 801162c:	607b      	str	r3, [r7, #4]
 801162e:	240a      	movs	r4, #10
 8011630:	193b      	adds	r3, r7, r4
 8011632:	1c02      	adds	r2, r0, #0
 8011634:	801a      	strh	r2, [r3, #0]
 8011636:	2009      	movs	r0, #9
 8011638:	183b      	adds	r3, r7, r0
 801163a:	1c0a      	adds	r2, r1, #0
 801163c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801163e:	193b      	adds	r3, r7, r4
 8011640:	881b      	ldrh	r3, [r3, #0]
 8011642:	059b      	lsls	r3, r3, #22
 8011644:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011646:	183b      	adds	r3, r7, r0
 8011648:	781b      	ldrb	r3, [r3, #0]
 801164a:	0419      	lsls	r1, r3, #16
 801164c:	23ff      	movs	r3, #255	@ 0xff
 801164e:	041b      	lsls	r3, r3, #16
 8011650:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011652:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801165a:	4313      	orrs	r3, r2
 801165c:	005b      	lsls	r3, r3, #1
 801165e:	085b      	lsrs	r3, r3, #1
 8011660:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	685b      	ldr	r3, [r3, #4]
 8011668:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801166a:	0d51      	lsrs	r1, r2, #21
 801166c:	2280      	movs	r2, #128	@ 0x80
 801166e:	00d2      	lsls	r2, r2, #3
 8011670:	400a      	ands	r2, r1
 8011672:	4907      	ldr	r1, [pc, #28]	@ (8011690 <I2C_TransferConfig+0x70>)
 8011674:	430a      	orrs	r2, r1
 8011676:	43d2      	mvns	r2, r2
 8011678:	401a      	ands	r2, r3
 801167a:	0011      	movs	r1, r2
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	697a      	ldr	r2, [r7, #20]
 8011682:	430a      	orrs	r2, r1
 8011684:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8011686:	46c0      	nop			@ (mov r8, r8)
 8011688:	46bd      	mov	sp, r7
 801168a:	b007      	add	sp, #28
 801168c:	bd90      	pop	{r4, r7, pc}
 801168e:	46c0      	nop			@ (mov r8, r8)
 8011690:	03ff63ff 	.word	0x03ff63ff

08011694 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b082      	sub	sp, #8
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]
 801169c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2241      	movs	r2, #65	@ 0x41
 80116a2:	5c9b      	ldrb	r3, [r3, r2]
 80116a4:	b2db      	uxtb	r3, r3
 80116a6:	2b20      	cmp	r3, #32
 80116a8:	d138      	bne.n	801171c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	2240      	movs	r2, #64	@ 0x40
 80116ae:	5c9b      	ldrb	r3, [r3, r2]
 80116b0:	2b01      	cmp	r3, #1
 80116b2:	d101      	bne.n	80116b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80116b4:	2302      	movs	r3, #2
 80116b6:	e032      	b.n	801171e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	2240      	movs	r2, #64	@ 0x40
 80116bc:	2101      	movs	r1, #1
 80116be:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	2241      	movs	r2, #65	@ 0x41
 80116c4:	2124      	movs	r1, #36	@ 0x24
 80116c6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	681a      	ldr	r2, [r3, #0]
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	2101      	movs	r1, #1
 80116d4:	438a      	bics	r2, r1
 80116d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	681a      	ldr	r2, [r3, #0]
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	4911      	ldr	r1, [pc, #68]	@ (8011728 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80116e4:	400a      	ands	r2, r1
 80116e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	6819      	ldr	r1, [r3, #0]
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	683a      	ldr	r2, [r7, #0]
 80116f4:	430a      	orrs	r2, r1
 80116f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	681b      	ldr	r3, [r3, #0]
 80116fc:	681a      	ldr	r2, [r3, #0]
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	2101      	movs	r1, #1
 8011704:	430a      	orrs	r2, r1
 8011706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	2241      	movs	r2, #65	@ 0x41
 801170c:	2120      	movs	r1, #32
 801170e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	2240      	movs	r2, #64	@ 0x40
 8011714:	2100      	movs	r1, #0
 8011716:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011718:	2300      	movs	r3, #0
 801171a:	e000      	b.n	801171e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801171c:	2302      	movs	r3, #2
  }
}
 801171e:	0018      	movs	r0, r3
 8011720:	46bd      	mov	sp, r7
 8011722:	b002      	add	sp, #8
 8011724:	bd80      	pop	{r7, pc}
 8011726:	46c0      	nop			@ (mov r8, r8)
 8011728:	ffffefff 	.word	0xffffefff

0801172c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 801172c:	b580      	push	{r7, lr}
 801172e:	b084      	sub	sp, #16
 8011730:	af00      	add	r7, sp, #0
 8011732:	6078      	str	r0, [r7, #4]
 8011734:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	2241      	movs	r2, #65	@ 0x41
 801173a:	5c9b      	ldrb	r3, [r3, r2]
 801173c:	b2db      	uxtb	r3, r3
 801173e:	2b20      	cmp	r3, #32
 8011740:	d139      	bne.n	80117b6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	2240      	movs	r2, #64	@ 0x40
 8011746:	5c9b      	ldrb	r3, [r3, r2]
 8011748:	2b01      	cmp	r3, #1
 801174a:	d101      	bne.n	8011750 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801174c:	2302      	movs	r3, #2
 801174e:	e033      	b.n	80117b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	2240      	movs	r2, #64	@ 0x40
 8011754:	2101      	movs	r1, #1
 8011756:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	2241      	movs	r2, #65	@ 0x41
 801175c:	2124      	movs	r1, #36	@ 0x24
 801175e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	681a      	ldr	r2, [r3, #0]
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	2101      	movs	r1, #1
 801176c:	438a      	bics	r2, r1
 801176e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	4a11      	ldr	r2, [pc, #68]	@ (80117c0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 801177c:	4013      	ands	r3, r2
 801177e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8011780:	683b      	ldr	r3, [r7, #0]
 8011782:	021b      	lsls	r3, r3, #8
 8011784:	68fa      	ldr	r2, [r7, #12]
 8011786:	4313      	orrs	r3, r2
 8011788:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	68fa      	ldr	r2, [r7, #12]
 8011790:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	681a      	ldr	r2, [r3, #0]
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	681b      	ldr	r3, [r3, #0]
 801179c:	2101      	movs	r1, #1
 801179e:	430a      	orrs	r2, r1
 80117a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	2241      	movs	r2, #65	@ 0x41
 80117a6:	2120      	movs	r1, #32
 80117a8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	2240      	movs	r2, #64	@ 0x40
 80117ae:	2100      	movs	r1, #0
 80117b0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80117b2:	2300      	movs	r3, #0
 80117b4:	e000      	b.n	80117b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80117b6:	2302      	movs	r3, #2
  }
}
 80117b8:	0018      	movs	r0, r3
 80117ba:	46bd      	mov	sp, r7
 80117bc:	b004      	add	sp, #16
 80117be:	bd80      	pop	{r7, pc}
 80117c0:	fffff0ff 	.word	0xfffff0ff

080117c4 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	b084      	sub	sp, #16
 80117c8:	af00      	add	r7, sp, #0
 80117ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d101      	bne.n	80117d6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80117d2:	2301      	movs	r3, #1
 80117d4:	e137      	b.n	8011a46 <HAL_LPTIM_Init+0x282>
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	2252      	movs	r2, #82	@ 0x52
 80117da:	5c9b      	ldrb	r3, [r3, r2]
 80117dc:	b2db      	uxtb	r3, r3
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d107      	bne.n	80117f2 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	2251      	movs	r2, #81	@ 0x51
 80117e6:	2100      	movs	r1, #0
 80117e8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	0018      	movs	r0, r3
 80117ee:	f7f3 f94f 	bl	8004a90 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	2252      	movs	r2, #82	@ 0x52
 80117f6:	2102      	movs	r1, #2
 80117f8:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	691a      	ldr	r2, [r3, #16]
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	2101      	movs	r1, #1
 8011806:	430a      	orrs	r2, r1
 8011808:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	2280      	movs	r2, #128	@ 0x80
 8011810:	0052      	lsls	r2, r2, #1
 8011812:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	687a      	ldr	r2, [r7, #4]
 801181a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801181c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 801181e:	2380      	movs	r3, #128	@ 0x80
 8011820:	005a      	lsls	r2, r3, #1
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	0011      	movs	r1, r2
 8011826:	0018      	movs	r0, r3
 8011828:	f001 f82c 	bl	8012884 <LPTIM_WaitForFlag>
 801182c:	0003      	movs	r3, r0
 801182e:	2b03      	cmp	r3, #3
 8011830:	d101      	bne.n	8011836 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8011832:	2303      	movs	r3, #3
 8011834:	e107      	b.n	8011a46 <HAL_LPTIM_Init+0x282>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	2210      	movs	r2, #16
 801183c:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	687a      	ldr	r2, [r7, #4]
 8011844:	6a12      	ldr	r2, [r2, #32]
 8011846:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	2110      	movs	r1, #16
 801184c:	0018      	movs	r0, r3
 801184e:	f001 f819 	bl	8012884 <LPTIM_WaitForFlag>
 8011852:	0003      	movs	r3, r0
 8011854:	2b03      	cmp	r3, #3
 8011856:	d101      	bne.n	801185c <HAL_LPTIM_Init+0x98>
  {
    return HAL_TIMEOUT;
 8011858:	2303      	movs	r3, #3
 801185a:	e0f4      	b.n	8011a46 <HAL_LPTIM_Init+0x282>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	4a7b      	ldr	r2, [pc, #492]	@ (8011a50 <HAL_LPTIM_Init+0x28c>)
 8011862:	4293      	cmp	r3, r2
 8011864:	d004      	beq.n	8011870 <HAL_LPTIM_Init+0xac>
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	681b      	ldr	r3, [r3, #0]
 801186a:	4a7a      	ldr	r2, [pc, #488]	@ (8011a54 <HAL_LPTIM_Init+0x290>)
 801186c:	4293      	cmp	r3, r2
 801186e:	d101      	bne.n	8011874 <HAL_LPTIM_Init+0xb0>
 8011870:	2301      	movs	r3, #1
 8011872:	e000      	b.n	8011876 <HAL_LPTIM_Init+0xb2>
 8011874:	2300      	movs	r3, #0
 8011876:	2b01      	cmp	r3, #1
 8011878:	d122      	bne.n	80118c0 <HAL_LPTIM_Init+0xfc>
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011880:	2202      	movs	r2, #2
 8011882:	4013      	ands	r3, r2
 8011884:	d14e      	bne.n	8011924 <HAL_LPTIM_Init+0x160>
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801188c:	2380      	movs	r3, #128	@ 0x80
 801188e:	029b      	lsls	r3, r3, #10
 8011890:	4013      	ands	r3, r2
 8011892:	d147      	bne.n	8011924 <HAL_LPTIM_Init+0x160>
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801189a:	2202      	movs	r2, #2
 801189c:	4013      	ands	r3, r2
 801189e:	d141      	bne.n	8011924 <HAL_LPTIM_Init+0x160>
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80118a6:	2380      	movs	r3, #128	@ 0x80
 80118a8:	029b      	lsls	r3, r3, #10
 80118aa:	4013      	ands	r3, r2
 80118ac:	d13a      	bne.n	8011924 <HAL_LPTIM_Init+0x160>
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	691a      	ldr	r2, [r3, #16]
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	2101      	movs	r1, #1
 80118ba:	438a      	bics	r2, r1
 80118bc:	611a      	str	r2, [r3, #16]
 80118be:	e031      	b.n	8011924 <HAL_LPTIM_Init+0x160>
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	4a62      	ldr	r2, [pc, #392]	@ (8011a50 <HAL_LPTIM_Init+0x28c>)
 80118c6:	4293      	cmp	r3, r2
 80118c8:	d009      	beq.n	80118de <HAL_LPTIM_Init+0x11a>
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	4a62      	ldr	r2, [pc, #392]	@ (8011a58 <HAL_LPTIM_Init+0x294>)
 80118d0:	4293      	cmp	r3, r2
 80118d2:	d004      	beq.n	80118de <HAL_LPTIM_Init+0x11a>
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	4a5e      	ldr	r2, [pc, #376]	@ (8011a54 <HAL_LPTIM_Init+0x290>)
 80118da:	4293      	cmp	r3, r2
 80118dc:	d101      	bne.n	80118e2 <HAL_LPTIM_Init+0x11e>
 80118de:	2301      	movs	r3, #1
 80118e0:	e000      	b.n	80118e4 <HAL_LPTIM_Init+0x120>
 80118e2:	2300      	movs	r3, #0
 80118e4:	2b01      	cmp	r3, #1
 80118e6:	d115      	bne.n	8011914 <HAL_LPTIM_Init+0x150>
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118ee:	2202      	movs	r2, #2
 80118f0:	4013      	ands	r3, r2
 80118f2:	d117      	bne.n	8011924 <HAL_LPTIM_Init+0x160>
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118fa:	2380      	movs	r3, #128	@ 0x80
 80118fc:	029b      	lsls	r3, r3, #10
 80118fe:	4013      	ands	r3, r2
 8011900:	d110      	bne.n	8011924 <HAL_LPTIM_Init+0x160>
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	691a      	ldr	r2, [r3, #16]
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	2101      	movs	r1, #1
 801190e:	438a      	bics	r2, r1
 8011910:	611a      	str	r2, [r3, #16]
 8011912:	e007      	b.n	8011924 <HAL_LPTIM_Init+0x160>
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	691a      	ldr	r2, [r3, #16]
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	2101      	movs	r1, #1
 8011920:	438a      	bics	r2, r1
 8011922:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	68db      	ldr	r3, [r3, #12]
 801192a:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	685b      	ldr	r3, [r3, #4]
 8011930:	2b01      	cmp	r3, #1
 8011932:	d005      	beq.n	8011940 <HAL_LPTIM_Init+0x17c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011938:	2380      	movs	r3, #128	@ 0x80
 801193a:	041b      	lsls	r3, r3, #16
 801193c:	429a      	cmp	r2, r3
 801193e:	d103      	bne.n	8011948 <HAL_LPTIM_Init+0x184>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	221e      	movs	r2, #30
 8011944:	4393      	bics	r3, r2
 8011946:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	695b      	ldr	r3, [r3, #20]
 801194c:	4a43      	ldr	r2, [pc, #268]	@ (8011a5c <HAL_LPTIM_Init+0x298>)
 801194e:	4293      	cmp	r3, r2
 8011950:	d003      	beq.n	801195a <HAL_LPTIM_Init+0x196>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	4a42      	ldr	r2, [pc, #264]	@ (8011a60 <HAL_LPTIM_Init+0x29c>)
 8011956:	4013      	ands	r3, r2
 8011958:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	4a41      	ldr	r2, [pc, #260]	@ (8011a64 <HAL_LPTIM_Init+0x2a0>)
 801195e:	4013      	ands	r3, r2
 8011960:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801196a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 8011970:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8011976:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011978:	68fa      	ldr	r2, [r7, #12]
 801197a:	4313      	orrs	r3, r2
 801197c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	685b      	ldr	r3, [r3, #4]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d107      	bne.n	8011996 <HAL_LPTIM_Init+0x1d2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 801198e:	4313      	orrs	r3, r2
 8011990:	68fa      	ldr	r2, [r7, #12]
 8011992:	4313      	orrs	r3, r2
 8011994:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	685b      	ldr	r3, [r3, #4]
 801199a:	2b01      	cmp	r3, #1
 801199c:	d005      	beq.n	80119aa <HAL_LPTIM_Init+0x1e6>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80119a2:	2380      	movs	r3, #128	@ 0x80
 80119a4:	041b      	lsls	r3, r3, #16
 80119a6:	429a      	cmp	r2, r3
 80119a8:	d107      	bne.n	80119ba <HAL_LPTIM_Init+0x1f6>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80119b2:	4313      	orrs	r3, r2
 80119b4:	68fa      	ldr	r2, [r7, #12]
 80119b6:	4313      	orrs	r3, r2
 80119b8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	695b      	ldr	r3, [r3, #20]
 80119be:	4a27      	ldr	r2, [pc, #156]	@ (8011a5c <HAL_LPTIM_Init+0x298>)
 80119c0:	4293      	cmp	r3, r2
 80119c2:	d00a      	beq.n	80119da <HAL_LPTIM_Init+0x216>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80119cc:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80119d2:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80119d4:	68fa      	ldr	r2, [r7, #12]
 80119d6:	4313      	orrs	r3, r2
 80119d8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	68fa      	ldr	r2, [r7, #12]
 80119e0:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
#if defined(LPTIM3)
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM3))
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	4a1a      	ldr	r2, [pc, #104]	@ (8011a50 <HAL_LPTIM_Init+0x28c>)
 80119e8:	4293      	cmp	r3, r2
 80119ea:	d004      	beq.n	80119f6 <HAL_LPTIM_Init+0x232>
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	4a18      	ldr	r2, [pc, #96]	@ (8011a54 <HAL_LPTIM_Init+0x290>)
 80119f2:	4293      	cmp	r3, r2
 80119f4:	d108      	bne.n	8011a08 <HAL_LPTIM_Init+0x244>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	430a      	orrs	r2, r1
 8011a04:	625a      	str	r2, [r3, #36]	@ 0x24
 8011a06:	e009      	b.n	8011a1c <HAL_LPTIM_Init+0x258>
  }
  else
  {
    if (hlptim->Instance == LPTIM2)
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	4a12      	ldr	r2, [pc, #72]	@ (8011a58 <HAL_LPTIM_Init+0x294>)
 8011a0e:	4293      	cmp	r3, r2
 8011a10:	d104      	bne.n	8011a1c <HAL_LPTIM_Init+0x258>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	687a      	ldr	r2, [r7, #4]
 8011a18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011a1a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	2253      	movs	r2, #83	@ 0x53
 8011a20:	2101      	movs	r1, #1
 8011a22:	5499      	strb	r1, [r3, r2]
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	2254      	movs	r2, #84	@ 0x54
 8011a28:	2101      	movs	r1, #1
 8011a2a:	5499      	strb	r1, [r3, r2]
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	2255      	movs	r2, #85	@ 0x55
 8011a30:	2101      	movs	r1, #1
 8011a32:	5499      	strb	r1, [r3, r2]
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	2256      	movs	r2, #86	@ 0x56
 8011a38:	2101      	movs	r1, #1
 8011a3a:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	2252      	movs	r2, #82	@ 0x52
 8011a40:	2101      	movs	r1, #1
 8011a42:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8011a44:	2300      	movs	r3, #0
}
 8011a46:	0018      	movs	r0, r3
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	b004      	add	sp, #16
 8011a4c:	bd80      	pop	{r7, pc}
 8011a4e:	46c0      	nop			@ (mov r8, r8)
 8011a50:	40007c00 	.word	0x40007c00
 8011a54:	40009000 	.word	0x40009000
 8011a58:	40009400 	.word	0x40009400
 8011a5c:	0000ffff 	.word	0x0000ffff
 8011a60:	ffff1f3f 	.word	0xffff1f3f
 8011a64:	ff39f1fe 	.word	0xff39f1fe

08011a68 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d101      	bne.n	8011a7a <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 8011a76:	2301      	movs	r3, #1
 8011a78:	e135      	b.n	8011ce6 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	2252      	movs	r2, #82	@ 0x52
 8011a7e:	2102      	movs	r1, #2
 8011a80:	5499      	strb	r1, [r3, r2]

  __HAL_LPTIM_ENABLE(hlptim);
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	691a      	ldr	r2, [r3, #16]
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	2101      	movs	r1, #1
 8011a8e:	430a      	orrs	r2, r1
 8011a90:	611a      	str	r2, [r3, #16]
  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	4a96      	ldr	r2, [pc, #600]	@ (8011cf0 <HAL_LPTIM_DeInit+0x288>)
 8011a98:	4293      	cmp	r3, r2
 8011a9a:	d009      	beq.n	8011ab0 <HAL_LPTIM_DeInit+0x48>
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	4a94      	ldr	r2, [pc, #592]	@ (8011cf4 <HAL_LPTIM_DeInit+0x28c>)
 8011aa2:	4293      	cmp	r3, r2
 8011aa4:	d004      	beq.n	8011ab0 <HAL_LPTIM_DeInit+0x48>
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	4a93      	ldr	r2, [pc, #588]	@ (8011cf8 <HAL_LPTIM_DeInit+0x290>)
 8011aac:	4293      	cmp	r3, r2
 8011aae:	d103      	bne.n	8011ab8 <HAL_LPTIM_DeInit+0x50>
  {
    hlptim->Instance->CCMR1 = 0;
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	2208      	movs	r2, #8
 8011abe:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, 0);
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	615a      	str	r2, [r3, #20]
  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2108      	movs	r1, #8
 8011acc:	0018      	movs	r0, r3
 8011ace:	f000 fed9 	bl	8012884 <LPTIM_WaitForFlag>
 8011ad2:	0003      	movs	r3, r0
 8011ad4:	2b03      	cmp	r3, #3
 8011ad6:	d101      	bne.n	8011adc <HAL_LPTIM_DeInit+0x74>
  {
    return HAL_TIMEOUT;
 8011ad8:	2303      	movs	r3, #3
 8011ada:	e104      	b.n	8011ce6 <HAL_LPTIM_DeInit+0x27e>
  }

  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	4a83      	ldr	r2, [pc, #524]	@ (8011cf0 <HAL_LPTIM_DeInit+0x288>)
 8011ae2:	4293      	cmp	r3, r2
 8011ae4:	d009      	beq.n	8011afa <HAL_LPTIM_DeInit+0x92>
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	4a82      	ldr	r2, [pc, #520]	@ (8011cf4 <HAL_LPTIM_DeInit+0x28c>)
 8011aec:	4293      	cmp	r3, r2
 8011aee:	d004      	beq.n	8011afa <HAL_LPTIM_DeInit+0x92>
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	4a80      	ldr	r2, [pc, #512]	@ (8011cf8 <HAL_LPTIM_DeInit+0x290>)
 8011af6:	4293      	cmp	r3, r2
 8011af8:	d114      	bne.n	8011b24 <HAL_LPTIM_DeInit+0xbc>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	2280      	movs	r2, #128	@ 0x80
 8011b00:	0312      	lsls	r2, r2, #12
 8011b02:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, 0);
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	2200      	movs	r2, #0
 8011b0a:	635a      	str	r2, [r3, #52]	@ 0x34
    /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) == HAL_TIMEOUT)
 8011b0c:	2380      	movs	r3, #128	@ 0x80
 8011b0e:	031a      	lsls	r2, r3, #12
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	0011      	movs	r1, r2
 8011b14:	0018      	movs	r0, r3
 8011b16:	f000 feb5 	bl	8012884 <LPTIM_WaitForFlag>
 8011b1a:	0003      	movs	r3, r0
 8011b1c:	2b03      	cmp	r3, #3
 8011b1e:	d101      	bne.n	8011b24 <HAL_LPTIM_DeInit+0xbc>
    {
      return HAL_TIMEOUT;
 8011b20:	2303      	movs	r3, #3
 8011b22:	e0e0      	b.n	8011ce6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC3_INSTANCE(hlptim->Instance))
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	4a71      	ldr	r2, [pc, #452]	@ (8011cf0 <HAL_LPTIM_DeInit+0x288>)
 8011b2a:	4293      	cmp	r3, r2
 8011b2c:	d004      	beq.n	8011b38 <HAL_LPTIM_DeInit+0xd0>
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	4a71      	ldr	r2, [pc, #452]	@ (8011cf8 <HAL_LPTIM_DeInit+0x290>)
 8011b34:	4293      	cmp	r3, r2
 8011b36:	d118      	bne.n	8011b6a <HAL_LPTIM_DeInit+0x102>
  {
    hlptim->Instance->CCMR2 = 0;
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	2280      	movs	r2, #128	@ 0x80
 8011b46:	0352      	lsls	r2, r2, #13
 8011b48:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, 0);
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	2200      	movs	r2, #0
 8011b50:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 8011b52:	2380      	movs	r3, #128	@ 0x80
 8011b54:	035a      	lsls	r2, r3, #13
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	0011      	movs	r1, r2
 8011b5a:	0018      	movs	r0, r3
 8011b5c:	f000 fe92 	bl	8012884 <LPTIM_WaitForFlag>
 8011b60:	0003      	movs	r3, r0
 8011b62:	2b03      	cmp	r3, #3
 8011b64:	d101      	bne.n	8011b6a <HAL_LPTIM_DeInit+0x102>
    {
      return HAL_TIMEOUT;
 8011b66:	2303      	movs	r3, #3
 8011b68:	e0bd      	b.n	8011ce6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC4_INSTANCE(hlptim->Instance))
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	4a60      	ldr	r2, [pc, #384]	@ (8011cf0 <HAL_LPTIM_DeInit+0x288>)
 8011b70:	4293      	cmp	r3, r2
 8011b72:	d004      	beq.n	8011b7e <HAL_LPTIM_DeInit+0x116>
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	4a5f      	ldr	r2, [pc, #380]	@ (8011cf8 <HAL_LPTIM_DeInit+0x290>)
 8011b7a:	4293      	cmp	r3, r2
 8011b7c:	d118      	bne.n	8011bb0 <HAL_LPTIM_DeInit+0x148>
  {
    hlptim->Instance->CCMR2 = 0;
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	2200      	movs	r2, #0
 8011b84:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	2280      	movs	r2, #128	@ 0x80
 8011b8c:	0392      	lsls	r2, r2, #14
 8011b8e:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, 0);
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	2200      	movs	r2, #0
 8011b96:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 8011b98:	2380      	movs	r3, #128	@ 0x80
 8011b9a:	039a      	lsls	r2, r3, #14
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	0011      	movs	r1, r2
 8011ba0:	0018      	movs	r0, r3
 8011ba2:	f000 fe6f 	bl	8012884 <LPTIM_WaitForFlag>
 8011ba6:	0003      	movs	r3, r0
 8011ba8:	2b03      	cmp	r3, #3
 8011baa:	d101      	bne.n	8011bb0 <HAL_LPTIM_DeInit+0x148>
    {
      return HAL_TIMEOUT;
 8011bac:	2303      	movs	r3, #3
 8011bae:	e09a      	b.n	8011ce6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	2210      	movs	r2, #16
 8011bb6:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_AUTORELOAD_SET(hlptim, 0);
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	2200      	movs	r2, #0
 8011bbe:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	2110      	movs	r1, #16
 8011bc4:	0018      	movs	r0, r3
 8011bc6:	f000 fe5d 	bl	8012884 <LPTIM_WaitForFlag>
 8011bca:	0003      	movs	r3, r0
 8011bcc:	2b03      	cmp	r3, #3
 8011bce:	d101      	bne.n	8011bd4 <HAL_LPTIM_DeInit+0x16c>
  {
    return HAL_TIMEOUT;
 8011bd0:	2303      	movs	r3, #3
 8011bd2:	e088      	b.n	8011ce6 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	4a45      	ldr	r2, [pc, #276]	@ (8011cf0 <HAL_LPTIM_DeInit+0x288>)
 8011bda:	4293      	cmp	r3, r2
 8011bdc:	d004      	beq.n	8011be8 <HAL_LPTIM_DeInit+0x180>
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	4a45      	ldr	r2, [pc, #276]	@ (8011cf8 <HAL_LPTIM_DeInit+0x290>)
 8011be4:	4293      	cmp	r3, r2
 8011be6:	d101      	bne.n	8011bec <HAL_LPTIM_DeInit+0x184>
 8011be8:	2301      	movs	r3, #1
 8011bea:	e000      	b.n	8011bee <HAL_LPTIM_DeInit+0x186>
 8011bec:	2300      	movs	r3, #0
 8011bee:	2b01      	cmp	r3, #1
 8011bf0:	d122      	bne.n	8011c38 <HAL_LPTIM_DeInit+0x1d0>
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bf8:	2202      	movs	r2, #2
 8011bfa:	4013      	ands	r3, r2
 8011bfc:	d14e      	bne.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c04:	2380      	movs	r3, #128	@ 0x80
 8011c06:	029b      	lsls	r3, r3, #10
 8011c08:	4013      	ands	r3, r2
 8011c0a:	d147      	bne.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c12:	2202      	movs	r2, #2
 8011c14:	4013      	ands	r3, r2
 8011c16:	d141      	bne.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011c1e:	2380      	movs	r3, #128	@ 0x80
 8011c20:	029b      	lsls	r3, r3, #10
 8011c22:	4013      	ands	r3, r2
 8011c24:	d13a      	bne.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	691a      	ldr	r2, [r3, #16]
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	2101      	movs	r1, #1
 8011c32:	438a      	bics	r2, r1
 8011c34:	611a      	str	r2, [r3, #16]
 8011c36:	e031      	b.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8011cf0 <HAL_LPTIM_DeInit+0x288>)
 8011c3e:	4293      	cmp	r3, r2
 8011c40:	d009      	beq.n	8011c56 <HAL_LPTIM_DeInit+0x1ee>
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	4a2b      	ldr	r2, [pc, #172]	@ (8011cf4 <HAL_LPTIM_DeInit+0x28c>)
 8011c48:	4293      	cmp	r3, r2
 8011c4a:	d004      	beq.n	8011c56 <HAL_LPTIM_DeInit+0x1ee>
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	4a29      	ldr	r2, [pc, #164]	@ (8011cf8 <HAL_LPTIM_DeInit+0x290>)
 8011c52:	4293      	cmp	r3, r2
 8011c54:	d101      	bne.n	8011c5a <HAL_LPTIM_DeInit+0x1f2>
 8011c56:	2301      	movs	r3, #1
 8011c58:	e000      	b.n	8011c5c <HAL_LPTIM_DeInit+0x1f4>
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	2b01      	cmp	r3, #1
 8011c5e:	d115      	bne.n	8011c8c <HAL_LPTIM_DeInit+0x224>
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c66:	2202      	movs	r2, #2
 8011c68:	4013      	ands	r3, r2
 8011c6a:	d117      	bne.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c72:	2380      	movs	r3, #128	@ 0x80
 8011c74:	029b      	lsls	r3, r3, #10
 8011c76:	4013      	ands	r3, r2
 8011c78:	d110      	bne.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	691a      	ldr	r2, [r3, #16]
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	2101      	movs	r1, #1
 8011c86:	438a      	bics	r2, r1
 8011c88:	611a      	str	r2, [r3, #16]
 8011c8a:	e007      	b.n	8011c9c <HAL_LPTIM_DeInit+0x234>
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	691a      	ldr	r2, [r3, #16]
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	2101      	movs	r1, #1
 8011c98:	438a      	bics	r2, r1
 8011c9a:	611a      	str	r2, [r3, #16]

  hlptim->Instance->CFGR = 0;
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	2200      	movs	r2, #0
 8011ca2:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = 0;
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	2200      	movs	r2, #0
 8011caa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	0018      	movs	r0, r3
 8011cb0:	f7f2 ff6a 	bl	8004b88 <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_RESET);
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	2253      	movs	r2, #83	@ 0x53
 8011cb8:	2100      	movs	r1, #0
 8011cba:	5499      	strb	r1, [r3, r2]
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	2254      	movs	r2, #84	@ 0x54
 8011cc0:	2100      	movs	r1, #0
 8011cc2:	5499      	strb	r1, [r3, r2]
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	2255      	movs	r2, #85	@ 0x55
 8011cc8:	2100      	movs	r1, #0
 8011cca:	5499      	strb	r1, [r3, r2]
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	2256      	movs	r2, #86	@ 0x56
 8011cd0:	2100      	movs	r1, #0
 8011cd2:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	2252      	movs	r2, #82	@ 0x52
 8011cd8:	2100      	movs	r1, #0
 8011cda:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	2251      	movs	r2, #81	@ 0x51
 8011ce0:	2100      	movs	r1, #0
 8011ce2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8011ce4:	2300      	movs	r3, #0
}
 8011ce6:	0018      	movs	r0, r3
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	b002      	add	sp, #8
 8011cec:	bd80      	pop	{r7, pc}
 8011cee:	46c0      	nop			@ (mov r8, r8)
 8011cf0:	40007c00 	.word	0x40007c00
 8011cf4:	40009400 	.word	0x40009400
 8011cf8:	40009000 	.word	0x40009000

08011cfc <HAL_LPTIM_PWM_Start_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b082      	sub	sp, #8
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
 8011d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Check LPTIM channel state */
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 8011d06:	683b      	ldr	r3, [r7, #0]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d108      	bne.n	8011d1e <HAL_LPTIM_PWM_Start_IT+0x22>
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2253      	movs	r2, #83	@ 0x53
 8011d10:	5c9b      	ldrb	r3, [r3, r2]
 8011d12:	b2db      	uxtb	r3, r3
 8011d14:	3b01      	subs	r3, #1
 8011d16:	1e5a      	subs	r2, r3, #1
 8011d18:	4193      	sbcs	r3, r2
 8011d1a:	b2db      	uxtb	r3, r3
 8011d1c:	e01f      	b.n	8011d5e <HAL_LPTIM_PWM_Start_IT+0x62>
 8011d1e:	683b      	ldr	r3, [r7, #0]
 8011d20:	2b01      	cmp	r3, #1
 8011d22:	d108      	bne.n	8011d36 <HAL_LPTIM_PWM_Start_IT+0x3a>
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2254      	movs	r2, #84	@ 0x54
 8011d28:	5c9b      	ldrb	r3, [r3, r2]
 8011d2a:	b2db      	uxtb	r3, r3
 8011d2c:	3b01      	subs	r3, #1
 8011d2e:	1e5a      	subs	r2, r3, #1
 8011d30:	4193      	sbcs	r3, r2
 8011d32:	b2db      	uxtb	r3, r3
 8011d34:	e013      	b.n	8011d5e <HAL_LPTIM_PWM_Start_IT+0x62>
 8011d36:	683b      	ldr	r3, [r7, #0]
 8011d38:	2b02      	cmp	r3, #2
 8011d3a:	d108      	bne.n	8011d4e <HAL_LPTIM_PWM_Start_IT+0x52>
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	2255      	movs	r2, #85	@ 0x55
 8011d40:	5c9b      	ldrb	r3, [r3, r2]
 8011d42:	b2db      	uxtb	r3, r3
 8011d44:	3b01      	subs	r3, #1
 8011d46:	1e5a      	subs	r2, r3, #1
 8011d48:	4193      	sbcs	r3, r2
 8011d4a:	b2db      	uxtb	r3, r3
 8011d4c:	e007      	b.n	8011d5e <HAL_LPTIM_PWM_Start_IT+0x62>
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	2256      	movs	r2, #86	@ 0x56
 8011d52:	5c9b      	ldrb	r3, [r3, r2]
 8011d54:	b2db      	uxtb	r3, r3
 8011d56:	3b01      	subs	r3, #1
 8011d58:	1e5a      	subs	r2, r3, #1
 8011d5a:	4193      	sbcs	r3, r2
 8011d5c:	b2db      	uxtb	r3, r3
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d001      	beq.n	8011d66 <HAL_LPTIM_PWM_Start_IT+0x6a>
  {
    return HAL_ERROR;
 8011d62:	2301      	movs	r3, #1
 8011d64:	e0dc      	b.n	8011f20 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	2252      	movs	r2, #82	@ 0x52
 8011d6a:	2102      	movs	r1, #2
 8011d6c:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 8011d6e:	683b      	ldr	r3, [r7, #0]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d104      	bne.n	8011d7e <HAL_LPTIM_PWM_Start_IT+0x82>
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	2253      	movs	r2, #83	@ 0x53
 8011d78:	2102      	movs	r1, #2
 8011d7a:	5499      	strb	r1, [r3, r2]
 8011d7c:	e013      	b.n	8011da6 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8011d7e:	683b      	ldr	r3, [r7, #0]
 8011d80:	2b01      	cmp	r3, #1
 8011d82:	d104      	bne.n	8011d8e <HAL_LPTIM_PWM_Start_IT+0x92>
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	2254      	movs	r2, #84	@ 0x54
 8011d88:	2102      	movs	r1, #2
 8011d8a:	5499      	strb	r1, [r3, r2]
 8011d8c:	e00b      	b.n	8011da6 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8011d8e:	683b      	ldr	r3, [r7, #0]
 8011d90:	2b02      	cmp	r3, #2
 8011d92:	d104      	bne.n	8011d9e <HAL_LPTIM_PWM_Start_IT+0xa2>
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2255      	movs	r2, #85	@ 0x55
 8011d98:	2102      	movs	r1, #2
 8011d9a:	5499      	strb	r1, [r3, r2]
 8011d9c:	e003      	b.n	8011da6 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	2256      	movs	r2, #86	@ 0x56
 8011da2:	2102      	movs	r1, #2
 8011da4:	5499      	strb	r1, [r3, r2]

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	68da      	ldr	r2, [r3, #12]
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	495d      	ldr	r1, [pc, #372]	@ (8011f28 <HAL_LPTIM_PWM_Start_IT+0x22c>)
 8011db2:	400a      	ands	r2, r1
 8011db4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	691a      	ldr	r2, [r3, #16]
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	2101      	movs	r1, #1
 8011dc2:	430a      	orrs	r2, r1
 8011dc4:	611a      	str	r2, [r3, #16]
  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	2280      	movs	r2, #128	@ 0x80
 8011dcc:	0452      	lsls	r2, r2, #17
 8011dce:	605a      	str	r2, [r3, #4]

  switch (Channel)
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	2b03      	cmp	r3, #3
 8011dd4:	d02b      	beq.n	8011e2e <HAL_LPTIM_PWM_Start_IT+0x132>
 8011dd6:	683b      	ldr	r3, [r7, #0]
 8011dd8:	2b03      	cmp	r3, #3
 8011dda:	d831      	bhi.n	8011e40 <HAL_LPTIM_PWM_Start_IT+0x144>
 8011ddc:	683b      	ldr	r3, [r7, #0]
 8011dde:	2b02      	cmp	r3, #2
 8011de0:	d01c      	beq.n	8011e1c <HAL_LPTIM_PWM_Start_IT+0x120>
 8011de2:	683b      	ldr	r3, [r7, #0]
 8011de4:	2b02      	cmp	r3, #2
 8011de6:	d82b      	bhi.n	8011e40 <HAL_LPTIM_PWM_Start_IT+0x144>
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d003      	beq.n	8011df6 <HAL_LPTIM_PWM_Start_IT+0xfa>
 8011dee:	683b      	ldr	r3, [r7, #0]
 8011df0:	2b01      	cmp	r3, #1
 8011df2:	d00a      	beq.n	8011e0a <HAL_LPTIM_PWM_Start_IT+0x10e>
      /* Enable interrupt */
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                            LPTIM_IT_UPDATE);
      break;
    default:
      break;
 8011df4:	e024      	b.n	8011e40 <HAL_LPTIM_PWM_Start_IT+0x144>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	689a      	ldr	r2, [r3, #8]
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	219c      	movs	r1, #156	@ 0x9c
 8011e02:	31ff      	adds	r1, #255	@ 0xff
 8011e04:	430a      	orrs	r2, r1
 8011e06:	609a      	str	r2, [r3, #8]
      break;
 8011e08:	e01b      	b.n	8011e42 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	689a      	ldr	r2, [r3, #8]
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	4945      	ldr	r1, [pc, #276]	@ (8011f2c <HAL_LPTIM_PWM_Start_IT+0x230>)
 8011e16:	430a      	orrs	r2, r1
 8011e18:	609a      	str	r2, [r3, #8]
      break;
 8011e1a:	e012      	b.n	8011e42 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	689a      	ldr	r2, [r3, #8]
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	4942      	ldr	r1, [pc, #264]	@ (8011f30 <HAL_LPTIM_PWM_Start_IT+0x234>)
 8011e28:	430a      	orrs	r2, r1
 8011e2a:	609a      	str	r2, [r3, #8]
      break;
 8011e2c:	e009      	b.n	8011e42 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	689a      	ldr	r2, [r3, #8]
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	493e      	ldr	r1, [pc, #248]	@ (8011f34 <HAL_LPTIM_PWM_Start_IT+0x238>)
 8011e3a:	430a      	orrs	r2, r1
 8011e3c:	609a      	str	r2, [r3, #8]
      break;
 8011e3e:	e000      	b.n	8011e42 <HAL_LPTIM_PWM_Start_IT+0x146>
      break;
 8011e40:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8011e42:	2380      	movs	r3, #128	@ 0x80
 8011e44:	045a      	lsls	r2, r3, #17
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	0011      	movs	r1, r2
 8011e4a:	0018      	movs	r0, r3
 8011e4c:	f000 fd1a 	bl	8012884 <LPTIM_WaitForFlag>
 8011e50:	0003      	movs	r3, r0
 8011e52:	2b03      	cmp	r3, #3
 8011e54:	d101      	bne.n	8011e5a <HAL_LPTIM_PWM_Start_IT+0x15e>
  {
    return HAL_TIMEOUT;
 8011e56:	2303      	movs	r3, #3
 8011e58:	e062      	b.n	8011f20 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	695b      	ldr	r3, [r3, #20]
 8011e5e:	4a36      	ldr	r2, [pc, #216]	@ (8011f38 <HAL_LPTIM_PWM_Start_IT+0x23c>)
 8011e60:	4293      	cmp	r3, r2
 8011e62:	d018      	beq.n	8011e96 <HAL_LPTIM_PWM_Start_IT+0x19a>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	2280      	movs	r2, #128	@ 0x80
 8011e6a:	0452      	lsls	r2, r2, #17
 8011e6c:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	689a      	ldr	r2, [r3, #8]
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	2104      	movs	r1, #4
 8011e7a:	430a      	orrs	r2, r1
 8011e7c:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8011e7e:	2380      	movs	r3, #128	@ 0x80
 8011e80:	045a      	lsls	r2, r3, #17
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	0011      	movs	r1, r2
 8011e86:	0018      	movs	r0, r3
 8011e88:	f000 fcfc 	bl	8012884 <LPTIM_WaitForFlag>
 8011e8c:	0003      	movs	r3, r0
 8011e8e:	2b03      	cmp	r3, #3
 8011e90:	d101      	bne.n	8011e96 <HAL_LPTIM_PWM_Start_IT+0x19a>
    {
      return HAL_TIMEOUT;
 8011e92:	2303      	movs	r3, #3
 8011e94:	e044      	b.n	8011f20 <HAL_LPTIM_PWM_Start_IT+0x224>
    }
  }

  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 8011e96:	683b      	ldr	r3, [r7, #0]
 8011e98:	2b03      	cmp	r3, #3
 8011e9a:	d02b      	beq.n	8011ef4 <HAL_LPTIM_PWM_Start_IT+0x1f8>
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	2b03      	cmp	r3, #3
 8011ea0:	d831      	bhi.n	8011f06 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	2b02      	cmp	r3, #2
 8011ea6:	d01c      	beq.n	8011ee2 <HAL_LPTIM_PWM_Start_IT+0x1e6>
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	2b02      	cmp	r3, #2
 8011eac:	d82b      	bhi.n	8011f06 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011eae:	683b      	ldr	r3, [r7, #0]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d003      	beq.n	8011ebc <HAL_LPTIM_PWM_Start_IT+0x1c0>
 8011eb4:	683b      	ldr	r3, [r7, #0]
 8011eb6:	2b01      	cmp	r3, #1
 8011eb8:	d009      	beq.n	8011ece <HAL_LPTIM_PWM_Start_IT+0x1d2>
 8011eba:	e024      	b.n	8011f06 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	2102      	movs	r1, #2
 8011ec8:	430a      	orrs	r2, r1
 8011eca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011ecc:	e01b      	b.n	8011f06 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	2180      	movs	r1, #128	@ 0x80
 8011eda:	0289      	lsls	r1, r1, #10
 8011edc:	430a      	orrs	r2, r1
 8011ede:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011ee0:	e011      	b.n	8011f06 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	2102      	movs	r1, #2
 8011eee:	430a      	orrs	r2, r1
 8011ef0:	631a      	str	r2, [r3, #48]	@ 0x30
 8011ef2:	e008      	b.n	8011f06 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	2180      	movs	r1, #128	@ 0x80
 8011f00:	0289      	lsls	r1, r1, #10
 8011f02:	430a      	orrs	r2, r1
 8011f04:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	691a      	ldr	r2, [r3, #16]
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	2104      	movs	r1, #4
 8011f12:	430a      	orrs	r2, r1
 8011f14:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	2252      	movs	r2, #82	@ 0x52
 8011f1a:	2101      	movs	r1, #1
 8011f1c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8011f1e:	2300      	movs	r3, #0
}
 8011f20:	0018      	movs	r0, r3
 8011f22:	46bd      	mov	sp, r7
 8011f24:	b002      	add	sp, #8
 8011f26:	bd80      	pop	{r7, pc}
 8011f28:	ffefffff 	.word	0xffefffff
 8011f2c:	00080392 	.word	0x00080392
 8011f30:	00100592 	.word	0x00100592
 8011f34:	00200992 	.word	0x00200992
 8011f38:	0000ffff 	.word	0x0000ffff

08011f3c <HAL_LPTIM_PWM_Stop_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 8011f3c:	b580      	push	{r7, lr}
 8011f3e:	b082      	sub	sp, #8
 8011f40:	af00      	add	r7, sp, #0
 8011f42:	6078      	str	r0, [r7, #4]
 8011f44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	2252      	movs	r2, #82	@ 0x52
 8011f4a:	2102      	movs	r1, #2
 8011f4c:	5499      	strb	r1, [r3, r2]

  /* Disable LPTIM signal from the corresponding output pin */
  __HAL_LPTIM_CAPTURE_COMPARE_DISABLE(hlptim, Channel);
 8011f4e:	683b      	ldr	r3, [r7, #0]
 8011f50:	2b03      	cmp	r3, #3
 8011f52:	d02a      	beq.n	8011faa <HAL_LPTIM_PWM_Stop_IT+0x6e>
 8011f54:	683b      	ldr	r3, [r7, #0]
 8011f56:	2b03      	cmp	r3, #3
 8011f58:	d82f      	bhi.n	8011fba <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011f5a:	683b      	ldr	r3, [r7, #0]
 8011f5c:	2b02      	cmp	r3, #2
 8011f5e:	d01b      	beq.n	8011f98 <HAL_LPTIM_PWM_Stop_IT+0x5c>
 8011f60:	683b      	ldr	r3, [r7, #0]
 8011f62:	2b02      	cmp	r3, #2
 8011f64:	d829      	bhi.n	8011fba <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011f66:	683b      	ldr	r3, [r7, #0]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d003      	beq.n	8011f74 <HAL_LPTIM_PWM_Stop_IT+0x38>
 8011f6c:	683b      	ldr	r3, [r7, #0]
 8011f6e:	2b01      	cmp	r3, #1
 8011f70:	d009      	beq.n	8011f86 <HAL_LPTIM_PWM_Stop_IT+0x4a>
 8011f72:	e022      	b.n	8011fba <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	2102      	movs	r1, #2
 8011f80:	438a      	bics	r2, r1
 8011f82:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011f84:	e019      	b.n	8011fba <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	49b8      	ldr	r1, [pc, #736]	@ (8012274 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 8011f92:	400a      	ands	r2, r1
 8011f94:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011f96:	e010      	b.n	8011fba <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	2102      	movs	r1, #2
 8011fa4:	438a      	bics	r2, r1
 8011fa6:	631a      	str	r2, [r3, #48]	@ 0x30
 8011fa8:	e007      	b.n	8011fba <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	49af      	ldr	r1, [pc, #700]	@ (8012274 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 8011fb6:	400a      	ands	r2, r1
 8011fb8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	4aae      	ldr	r2, [pc, #696]	@ (8012278 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8011fc0:	4293      	cmp	r3, r2
 8011fc2:	d004      	beq.n	8011fce <HAL_LPTIM_PWM_Stop_IT+0x92>
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	4aac      	ldr	r2, [pc, #688]	@ (801227c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8011fca:	4293      	cmp	r3, r2
 8011fcc:	d101      	bne.n	8011fd2 <HAL_LPTIM_PWM_Stop_IT+0x96>
 8011fce:	2301      	movs	r3, #1
 8011fd0:	e000      	b.n	8011fd4 <HAL_LPTIM_PWM_Stop_IT+0x98>
 8011fd2:	2300      	movs	r3, #0
 8011fd4:	2b01      	cmp	r3, #1
 8011fd6:	d122      	bne.n	801201e <HAL_LPTIM_PWM_Stop_IT+0xe2>
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	681b      	ldr	r3, [r3, #0]
 8011fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fde:	2202      	movs	r2, #2
 8011fe0:	4013      	ands	r3, r2
 8011fe2:	d14e      	bne.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011fea:	2380      	movs	r3, #128	@ 0x80
 8011fec:	029b      	lsls	r3, r3, #10
 8011fee:	4013      	ands	r3, r2
 8011ff0:	d147      	bne.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ff8:	2202      	movs	r2, #2
 8011ffa:	4013      	ands	r3, r2
 8011ffc:	d141      	bne.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012004:	2380      	movs	r3, #128	@ 0x80
 8012006:	029b      	lsls	r3, r3, #10
 8012008:	4013      	ands	r3, r2
 801200a:	d13a      	bne.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	691a      	ldr	r2, [r3, #16]
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	2101      	movs	r1, #1
 8012018:	438a      	bics	r2, r1
 801201a:	611a      	str	r2, [r3, #16]
 801201c:	e031      	b.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	4a95      	ldr	r2, [pc, #596]	@ (8012278 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8012024:	4293      	cmp	r3, r2
 8012026:	d009      	beq.n	801203c <HAL_LPTIM_PWM_Stop_IT+0x100>
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	4a94      	ldr	r2, [pc, #592]	@ (8012280 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 801202e:	4293      	cmp	r3, r2
 8012030:	d004      	beq.n	801203c <HAL_LPTIM_PWM_Stop_IT+0x100>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	4a91      	ldr	r2, [pc, #580]	@ (801227c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8012038:	4293      	cmp	r3, r2
 801203a:	d101      	bne.n	8012040 <HAL_LPTIM_PWM_Stop_IT+0x104>
 801203c:	2301      	movs	r3, #1
 801203e:	e000      	b.n	8012042 <HAL_LPTIM_PWM_Stop_IT+0x106>
 8012040:	2300      	movs	r3, #0
 8012042:	2b01      	cmp	r3, #1
 8012044:	d115      	bne.n	8012072 <HAL_LPTIM_PWM_Stop_IT+0x136>
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801204c:	2202      	movs	r2, #2
 801204e:	4013      	ands	r3, r2
 8012050:	d117      	bne.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012058:	2380      	movs	r3, #128	@ 0x80
 801205a:	029b      	lsls	r3, r3, #10
 801205c:	4013      	ands	r3, r2
 801205e:	d110      	bne.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	691a      	ldr	r2, [r3, #16]
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	2101      	movs	r1, #1
 801206c:	438a      	bics	r2, r1
 801206e:	611a      	str	r2, [r3, #16]
 8012070:	e007      	b.n	8012082 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	691a      	ldr	r2, [r3, #16]
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	2101      	movs	r1, #1
 801207e:	438a      	bics	r2, r1
 8012080:	611a      	str	r2, [r3, #16]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	691a      	ldr	r2, [r3, #16]
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	2101      	movs	r1, #1
 801208e:	430a      	orrs	r2, r1
 8012090:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	2280      	movs	r2, #128	@ 0x80
 8012098:	0452      	lsls	r2, r2, #17
 801209a:	605a      	str	r2, [r3, #4]

  switch (Channel)
 801209c:	683b      	ldr	r3, [r7, #0]
 801209e:	2b03      	cmp	r3, #3
 80120a0:	d02a      	beq.n	80120f8 <HAL_LPTIM_PWM_Stop_IT+0x1bc>
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	2b03      	cmp	r3, #3
 80120a6:	d830      	bhi.n	801210a <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 80120a8:	683b      	ldr	r3, [r7, #0]
 80120aa:	2b02      	cmp	r3, #2
 80120ac:	d01b      	beq.n	80120e6 <HAL_LPTIM_PWM_Stop_IT+0x1aa>
 80120ae:	683b      	ldr	r3, [r7, #0]
 80120b0:	2b02      	cmp	r3, #2
 80120b2:	d82a      	bhi.n	801210a <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 80120b4:	683b      	ldr	r3, [r7, #0]
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d003      	beq.n	80120c2 <HAL_LPTIM_PWM_Stop_IT+0x186>
 80120ba:	683b      	ldr	r3, [r7, #0]
 80120bc:	2b01      	cmp	r3, #1
 80120be:	d009      	beq.n	80120d4 <HAL_LPTIM_PWM_Stop_IT+0x198>
      /* Disable interrupt */
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                             LPTIM_IT_UPDATE);
      break;
    default:
      break;
 80120c0:	e023      	b.n	801210a <HAL_LPTIM_PWM_Stop_IT+0x1ce>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	689a      	ldr	r2, [r3, #8]
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	496d      	ldr	r1, [pc, #436]	@ (8012284 <HAL_LPTIM_PWM_Stop_IT+0x348>)
 80120ce:	400a      	ands	r2, r1
 80120d0:	609a      	str	r2, [r3, #8]
      break;
 80120d2:	e01b      	b.n	801210c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	689a      	ldr	r2, [r3, #8]
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	496a      	ldr	r1, [pc, #424]	@ (8012288 <HAL_LPTIM_PWM_Stop_IT+0x34c>)
 80120e0:	400a      	ands	r2, r1
 80120e2:	609a      	str	r2, [r3, #8]
      break;
 80120e4:	e012      	b.n	801210c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	689a      	ldr	r2, [r3, #8]
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	4966      	ldr	r1, [pc, #408]	@ (801228c <HAL_LPTIM_PWM_Stop_IT+0x350>)
 80120f2:	400a      	ands	r2, r1
 80120f4:	609a      	str	r2, [r3, #8]
      break;
 80120f6:	e009      	b.n	801210c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	689a      	ldr	r2, [r3, #8]
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	4963      	ldr	r1, [pc, #396]	@ (8012290 <HAL_LPTIM_PWM_Stop_IT+0x354>)
 8012104:	400a      	ands	r2, r1
 8012106:	609a      	str	r2, [r3, #8]
      break;
 8012108:	e000      	b.n	801210c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      break;
 801210a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801210c:	2380      	movs	r3, #128	@ 0x80
 801210e:	045a      	lsls	r2, r3, #17
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	0011      	movs	r1, r2
 8012114:	0018      	movs	r0, r3
 8012116:	f000 fbb5 	bl	8012884 <LPTIM_WaitForFlag>
 801211a:	0003      	movs	r3, r0
 801211c:	2b03      	cmp	r3, #3
 801211e:	d101      	bne.n	8012124 <HAL_LPTIM_PWM_Stop_IT+0x1e8>
  {
    return HAL_TIMEOUT;
 8012120:	2303      	movs	r3, #3
 8012122:	e0a2      	b.n	801226a <HAL_LPTIM_PWM_Stop_IT+0x32e>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	695b      	ldr	r3, [r3, #20]
 8012128:	4a5a      	ldr	r2, [pc, #360]	@ (8012294 <HAL_LPTIM_PWM_Stop_IT+0x358>)
 801212a:	4293      	cmp	r3, r2
 801212c:	d018      	beq.n	8012160 <HAL_LPTIM_PWM_Stop_IT+0x224>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	2280      	movs	r2, #128	@ 0x80
 8012134:	0452      	lsls	r2, r2, #17
 8012136:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	689a      	ldr	r2, [r3, #8]
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	2104      	movs	r1, #4
 8012144:	438a      	bics	r2, r1
 8012146:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8012148:	2380      	movs	r3, #128	@ 0x80
 801214a:	045a      	lsls	r2, r3, #17
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	0011      	movs	r1, r2
 8012150:	0018      	movs	r0, r3
 8012152:	f000 fb97 	bl	8012884 <LPTIM_WaitForFlag>
 8012156:	0003      	movs	r3, r0
 8012158:	2b03      	cmp	r3, #3
 801215a:	d101      	bne.n	8012160 <HAL_LPTIM_PWM_Stop_IT+0x224>
    {
      return HAL_TIMEOUT;
 801215c:	2303      	movs	r3, #3
 801215e:	e084      	b.n	801226a <HAL_LPTIM_PWM_Stop_IT+0x32e>
    }
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	4a44      	ldr	r2, [pc, #272]	@ (8012278 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8012166:	4293      	cmp	r3, r2
 8012168:	d004      	beq.n	8012174 <HAL_LPTIM_PWM_Stop_IT+0x238>
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	4a43      	ldr	r2, [pc, #268]	@ (801227c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8012170:	4293      	cmp	r3, r2
 8012172:	d101      	bne.n	8012178 <HAL_LPTIM_PWM_Stop_IT+0x23c>
 8012174:	2301      	movs	r3, #1
 8012176:	e000      	b.n	801217a <HAL_LPTIM_PWM_Stop_IT+0x23e>
 8012178:	2300      	movs	r3, #0
 801217a:	2b01      	cmp	r3, #1
 801217c:	d122      	bne.n	80121c4 <HAL_LPTIM_PWM_Stop_IT+0x288>
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012184:	2202      	movs	r2, #2
 8012186:	4013      	ands	r3, r2
 8012188:	d14e      	bne.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012190:	2380      	movs	r3, #128	@ 0x80
 8012192:	029b      	lsls	r3, r3, #10
 8012194:	4013      	ands	r3, r2
 8012196:	d147      	bne.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801219e:	2202      	movs	r2, #2
 80121a0:	4013      	ands	r3, r2
 80121a2:	d141      	bne.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80121aa:	2380      	movs	r3, #128	@ 0x80
 80121ac:	029b      	lsls	r3, r3, #10
 80121ae:	4013      	ands	r3, r2
 80121b0:	d13a      	bne.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	691a      	ldr	r2, [r3, #16]
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	2101      	movs	r1, #1
 80121be:	438a      	bics	r2, r1
 80121c0:	611a      	str	r2, [r3, #16]
 80121c2:	e031      	b.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	4a2b      	ldr	r2, [pc, #172]	@ (8012278 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 80121ca:	4293      	cmp	r3, r2
 80121cc:	d009      	beq.n	80121e2 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	4a2b      	ldr	r2, [pc, #172]	@ (8012280 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 80121d4:	4293      	cmp	r3, r2
 80121d6:	d004      	beq.n	80121e2 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	4a27      	ldr	r2, [pc, #156]	@ (801227c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 80121de:	4293      	cmp	r3, r2
 80121e0:	d101      	bne.n	80121e6 <HAL_LPTIM_PWM_Stop_IT+0x2aa>
 80121e2:	2301      	movs	r3, #1
 80121e4:	e000      	b.n	80121e8 <HAL_LPTIM_PWM_Stop_IT+0x2ac>
 80121e6:	2300      	movs	r3, #0
 80121e8:	2b01      	cmp	r3, #1
 80121ea:	d115      	bne.n	8012218 <HAL_LPTIM_PWM_Stop_IT+0x2dc>
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121f2:	2202      	movs	r2, #2
 80121f4:	4013      	ands	r3, r2
 80121f6:	d117      	bne.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121fe:	2380      	movs	r3, #128	@ 0x80
 8012200:	029b      	lsls	r3, r3, #10
 8012202:	4013      	ands	r3, r2
 8012204:	d110      	bne.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	691a      	ldr	r2, [r3, #16]
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	2101      	movs	r1, #1
 8012212:	438a      	bics	r2, r1
 8012214:	611a      	str	r2, [r3, #16]
 8012216:	e007      	b.n	8012228 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	691a      	ldr	r2, [r3, #16]
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	2101      	movs	r1, #1
 8012224:	438a      	bics	r2, r1
 8012226:	611a      	str	r2, [r3, #16]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_READY);
 8012228:	683b      	ldr	r3, [r7, #0]
 801222a:	2b00      	cmp	r3, #0
 801222c:	d104      	bne.n	8012238 <HAL_LPTIM_PWM_Stop_IT+0x2fc>
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	2253      	movs	r2, #83	@ 0x53
 8012232:	2101      	movs	r1, #1
 8012234:	5499      	strb	r1, [r3, r2]
 8012236:	e013      	b.n	8012260 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	2b01      	cmp	r3, #1
 801223c:	d104      	bne.n	8012248 <HAL_LPTIM_PWM_Stop_IT+0x30c>
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	2254      	movs	r2, #84	@ 0x54
 8012242:	2101      	movs	r1, #1
 8012244:	5499      	strb	r1, [r3, r2]
 8012246:	e00b      	b.n	8012260 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	2b02      	cmp	r3, #2
 801224c:	d104      	bne.n	8012258 <HAL_LPTIM_PWM_Stop_IT+0x31c>
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	2255      	movs	r2, #85	@ 0x55
 8012252:	2101      	movs	r1, #1
 8012254:	5499      	strb	r1, [r3, r2]
 8012256:	e003      	b.n	8012260 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	2256      	movs	r2, #86	@ 0x56
 801225c:	2101      	movs	r1, #1
 801225e:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	2252      	movs	r2, #82	@ 0x52
 8012264:	2101      	movs	r1, #1
 8012266:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8012268:	2300      	movs	r3, #0
}
 801226a:	0018      	movs	r0, r3
 801226c:	46bd      	mov	sp, r7
 801226e:	b002      	add	sp, #8
 8012270:	bd80      	pop	{r7, pc}
 8012272:	46c0      	nop			@ (mov r8, r8)
 8012274:	fffdffff 	.word	0xfffdffff
 8012278:	40007c00 	.word	0x40007c00
 801227c:	40009000 	.word	0x40009000
 8012280:	40009400 	.word	0x40009400
 8012284:	fffffe64 	.word	0xfffffe64
 8012288:	fff7fc6d 	.word	0xfff7fc6d
 801228c:	ffeffa6d 	.word	0xffeffa6d
 8012290:	ffdff66d 	.word	0xffdff66d
 8012294:	0000ffff 	.word	0x0000ffff

08012298 <HAL_LPTIM_OC_ConfigChannel>:
  *         this delay, leads to unpredictable results.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_OC_ConfigChannel(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig,
                                             uint32_t Channel)
{
 8012298:	b5b0      	push	{r4, r5, r7, lr}
 801229a:	b086      	sub	sp, #24
 801229c:	af00      	add	r7, sp, #0
 801229e:	60f8      	str	r0, [r7, #12]
 80122a0:	60b9      	str	r1, [r7, #8]
 80122a2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));
  assert_param(IS_LPTIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_LPTIM_PULSE(sConfig->Pulse));

  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	2252      	movs	r2, #82	@ 0x52
 80122a8:	2102      	movs	r1, #2
 80122aa:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	2b03      	cmp	r3, #3
 80122b0:	d042      	beq.n	8012338 <HAL_LPTIM_OC_ConfigChannel+0xa0>
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	2b03      	cmp	r3, #3
 80122b6:	d850      	bhi.n	801235a <HAL_LPTIM_OC_ConfigChannel+0xc2>
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	2b02      	cmp	r3, #2
 80122bc:	d02b      	beq.n	8012316 <HAL_LPTIM_OC_ConfigChannel+0x7e>
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2b02      	cmp	r3, #2
 80122c2:	d84a      	bhi.n	801235a <HAL_LPTIM_OC_ConfigChannel+0xc2>
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d003      	beq.n	80122d2 <HAL_LPTIM_OC_ConfigChannel+0x3a>
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	2b01      	cmp	r3, #1
 80122ce:	d011      	beq.n	80122f4 <HAL_LPTIM_OC_ConfigChannel+0x5c>
        return status;
      }
      break;
    }
    default:
      break;
 80122d0:	e043      	b.n	801235a <HAL_LPTIM_OC_ConfigChannel+0xc2>
      status = LPTIM_OC1_SetConfig(hlptim, sConfig);
 80122d2:	2517      	movs	r5, #23
 80122d4:	197c      	adds	r4, r7, r5
 80122d6:	68ba      	ldr	r2, [r7, #8]
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	0011      	movs	r1, r2
 80122dc:	0018      	movs	r0, r3
 80122de:	f000 fb09 	bl	80128f4 <LPTIM_OC1_SetConfig>
 80122e2:	0003      	movs	r3, r0
 80122e4:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 80122e6:	197b      	adds	r3, r7, r5
 80122e8:	781b      	ldrb	r3, [r3, #0]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d037      	beq.n	801235e <HAL_LPTIM_OC_ConfigChannel+0xc6>
        return status;
 80122ee:	197b      	adds	r3, r7, r5
 80122f0:	781b      	ldrb	r3, [r3, #0]
 80122f2:	e040      	b.n	8012376 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC2_SetConfig(hlptim, sConfig);
 80122f4:	2517      	movs	r5, #23
 80122f6:	197c      	adds	r4, r7, r5
 80122f8:	68ba      	ldr	r2, [r7, #8]
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	0011      	movs	r1, r2
 80122fe:	0018      	movs	r0, r3
 8012300:	f000 fb9a 	bl	8012a38 <LPTIM_OC2_SetConfig>
 8012304:	0003      	movs	r3, r0
 8012306:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 8012308:	197b      	adds	r3, r7, r5
 801230a:	781b      	ldrb	r3, [r3, #0]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d028      	beq.n	8012362 <HAL_LPTIM_OC_ConfigChannel+0xca>
        return status;
 8012310:	197b      	adds	r3, r7, r5
 8012312:	781b      	ldrb	r3, [r3, #0]
 8012314:	e02f      	b.n	8012376 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC3_SetConfig(hlptim, sConfig);
 8012316:	2517      	movs	r5, #23
 8012318:	197c      	adds	r4, r7, r5
 801231a:	68ba      	ldr	r2, [r7, #8]
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	0011      	movs	r1, r2
 8012320:	0018      	movs	r0, r3
 8012322:	f000 fc2f 	bl	8012b84 <LPTIM_OC3_SetConfig>
 8012326:	0003      	movs	r3, r0
 8012328:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 801232a:	197b      	adds	r3, r7, r5
 801232c:	781b      	ldrb	r3, [r3, #0]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d019      	beq.n	8012366 <HAL_LPTIM_OC_ConfigChannel+0xce>
        return status;
 8012332:	197b      	adds	r3, r7, r5
 8012334:	781b      	ldrb	r3, [r3, #0]
 8012336:	e01e      	b.n	8012376 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC4_SetConfig(hlptim, sConfig);
 8012338:	2517      	movs	r5, #23
 801233a:	197c      	adds	r4, r7, r5
 801233c:	68ba      	ldr	r2, [r7, #8]
 801233e:	68fb      	ldr	r3, [r7, #12]
 8012340:	0011      	movs	r1, r2
 8012342:	0018      	movs	r0, r3
 8012344:	f000 fcc2 	bl	8012ccc <LPTIM_OC4_SetConfig>
 8012348:	0003      	movs	r3, r0
 801234a:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 801234c:	197b      	adds	r3, r7, r5
 801234e:	781b      	ldrb	r3, [r3, #0]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d00a      	beq.n	801236a <HAL_LPTIM_OC_ConfigChannel+0xd2>
        return status;
 8012354:	197b      	adds	r3, r7, r5
 8012356:	781b      	ldrb	r3, [r3, #0]
 8012358:	e00d      	b.n	8012376 <HAL_LPTIM_OC_ConfigChannel+0xde>
      break;
 801235a:	46c0      	nop			@ (mov r8, r8)
 801235c:	e006      	b.n	801236c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801235e:	46c0      	nop			@ (mov r8, r8)
 8012360:	e004      	b.n	801236c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8012362:	46c0      	nop			@ (mov r8, r8)
 8012364:	e002      	b.n	801236c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8012366:	46c0      	nop			@ (mov r8, r8)
 8012368:	e000      	b.n	801236c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801236a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	2252      	movs	r2, #82	@ 0x52
 8012370:	2101      	movs	r1, #1
 8012372:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8012374:	2300      	movs	r3, #0
}
 8012376:	0018      	movs	r0, r3
 8012378:	46bd      	mov	sp, r7
 801237a:	b006      	add	sp, #24
 801237c:	bdb0      	pop	{r4, r5, r7, pc}

0801237e <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 801237e:	b580      	push	{r7, lr}
 8012380:	b082      	sub	sp, #8
 8012382:	af00      	add	r7, sp, #0
 8012384:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	681b      	ldr	r3, [r3, #0]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	2201      	movs	r2, #1
 801238e:	4013      	ands	r3, r2
 8012390:	2b01      	cmp	r3, #1
 8012392:	d121      	bne.n	80123d8 <HAL_LPTIM_IRQHandler+0x5a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	689b      	ldr	r3, [r3, #8]
 801239a:	2201      	movs	r2, #1
 801239c:	4013      	ands	r3, r2
 801239e:	2b01      	cmp	r3, #1
 80123a0:	d11a      	bne.n	80123d8 <HAL_LPTIM_IRQHandler+0x5a>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	2201      	movs	r2, #1
 80123a8:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	2238      	movs	r2, #56	@ 0x38
 80123ae:	2101      	movs	r1, #1
 80123b0:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80123b8:	2201      	movs	r2, #1
 80123ba:	4013      	ands	r3, r2
 80123bc:	d004      	beq.n	80123c8 <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	0018      	movs	r0, r3
 80123c2:	f000 fa4f 	bl	8012864 <HAL_LPTIM_IC_CaptureCallback>
 80123c6:	e003      	b.n	80123d0 <HAL_LPTIM_IRQHandler+0x52>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	0018      	movs	r0, r3
 80123cc:	f000 fa0a 	bl	80127e4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	2238      	movs	r2, #56	@ 0x38
 80123d4:	2100      	movs	r1, #0
 80123d6:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	681a      	ldr	r2, [r3, #0]
 80123de:	2380      	movs	r3, #128	@ 0x80
 80123e0:	009b      	lsls	r3, r3, #2
 80123e2:	401a      	ands	r2, r3
 80123e4:	2380      	movs	r3, #128	@ 0x80
 80123e6:	009b      	lsls	r3, r3, #2
 80123e8:	429a      	cmp	r2, r3
 80123ea:	d126      	bne.n	801243a <HAL_LPTIM_IRQHandler+0xbc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	689a      	ldr	r2, [r3, #8]
 80123f2:	2380      	movs	r3, #128	@ 0x80
 80123f4:	009b      	lsls	r3, r3, #2
 80123f6:	401a      	ands	r2, r3
 80123f8:	2380      	movs	r3, #128	@ 0x80
 80123fa:	009b      	lsls	r3, r3, #2
 80123fc:	429a      	cmp	r2, r3
 80123fe:	d11c      	bne.n	801243a <HAL_LPTIM_IRQHandler+0xbc>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	2280      	movs	r2, #128	@ 0x80
 8012406:	0092      	lsls	r2, r2, #2
 8012408:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	2238      	movs	r2, #56	@ 0x38
 801240e:	2102      	movs	r1, #2
 8012410:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012418:	2380      	movs	r3, #128	@ 0x80
 801241a:	025b      	lsls	r3, r3, #9
 801241c:	4013      	ands	r3, r2
 801241e:	d004      	beq.n	801242a <HAL_LPTIM_IRQHandler+0xac>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	0018      	movs	r0, r3
 8012424:	f000 fa1e 	bl	8012864 <HAL_LPTIM_IC_CaptureCallback>
 8012428:	e003      	b.n	8012432 <HAL_LPTIM_IRQHandler+0xb4>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	0018      	movs	r0, r3
 801242e:	f000 f9d9 	bl	80127e4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	2238      	movs	r2, #56	@ 0x38
 8012436:	2100      	movs	r1, #0
 8012438:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3) != RESET)
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	681a      	ldr	r2, [r3, #0]
 8012440:	2380      	movs	r3, #128	@ 0x80
 8012442:	00db      	lsls	r3, r3, #3
 8012444:	401a      	ands	r2, r3
 8012446:	2380      	movs	r3, #128	@ 0x80
 8012448:	00db      	lsls	r3, r3, #3
 801244a:	429a      	cmp	r2, r3
 801244c:	d125      	bne.n	801249a <HAL_LPTIM_IRQHandler+0x11c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3) != RESET)
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	689a      	ldr	r2, [r3, #8]
 8012454:	2380      	movs	r3, #128	@ 0x80
 8012456:	00db      	lsls	r3, r3, #3
 8012458:	401a      	ands	r2, r3
 801245a:	2380      	movs	r3, #128	@ 0x80
 801245c:	00db      	lsls	r3, r3, #3
 801245e:	429a      	cmp	r2, r3
 8012460:	d11b      	bne.n	801249a <HAL_LPTIM_IRQHandler+0x11c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3);
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	2280      	movs	r2, #128	@ 0x80
 8012468:	00d2      	lsls	r2, r2, #3
 801246a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	2238      	movs	r2, #56	@ 0x38
 8012470:	2104      	movs	r1, #4
 8012472:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC3SEL) != 0x00U)
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801247a:	2201      	movs	r2, #1
 801247c:	4013      	ands	r3, r2
 801247e:	d004      	beq.n	801248a <HAL_LPTIM_IRQHandler+0x10c>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	0018      	movs	r0, r3
 8012484:	f000 f9ee 	bl	8012864 <HAL_LPTIM_IC_CaptureCallback>
 8012488:	e003      	b.n	8012492 <HAL_LPTIM_IRQHandler+0x114>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	0018      	movs	r0, r3
 801248e:	f000 f9a9 	bl	80127e4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	2238      	movs	r2, #56	@ 0x38
 8012496:	2100      	movs	r1, #0
 8012498:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4) != RESET)
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	681a      	ldr	r2, [r3, #0]
 80124a0:	2380      	movs	r3, #128	@ 0x80
 80124a2:	011b      	lsls	r3, r3, #4
 80124a4:	401a      	ands	r2, r3
 80124a6:	2380      	movs	r3, #128	@ 0x80
 80124a8:	011b      	lsls	r3, r3, #4
 80124aa:	429a      	cmp	r2, r3
 80124ac:	d126      	bne.n	80124fc <HAL_LPTIM_IRQHandler+0x17e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4) != RESET)
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	689a      	ldr	r2, [r3, #8]
 80124b4:	2380      	movs	r3, #128	@ 0x80
 80124b6:	011b      	lsls	r3, r3, #4
 80124b8:	401a      	ands	r2, r3
 80124ba:	2380      	movs	r3, #128	@ 0x80
 80124bc:	011b      	lsls	r3, r3, #4
 80124be:	429a      	cmp	r2, r3
 80124c0:	d11c      	bne.n	80124fc <HAL_LPTIM_IRQHandler+0x17e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4);
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	2280      	movs	r2, #128	@ 0x80
 80124c8:	0112      	lsls	r2, r2, #4
 80124ca:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2238      	movs	r2, #56	@ 0x38
 80124d0:	2108      	movs	r1, #8
 80124d2:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC4SEL) != 0x00U)
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80124da:	2380      	movs	r3, #128	@ 0x80
 80124dc:	025b      	lsls	r3, r3, #9
 80124de:	4013      	ands	r3, r2
 80124e0:	d004      	beq.n	80124ec <HAL_LPTIM_IRQHandler+0x16e>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	0018      	movs	r0, r3
 80124e6:	f000 f9bd 	bl	8012864 <HAL_LPTIM_IC_CaptureCallback>
 80124ea:	e003      	b.n	80124f4 <HAL_LPTIM_IRQHandler+0x176>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	0018      	movs	r0, r3
 80124f0:	f000 f978 	bl	80127e4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	2238      	movs	r2, #56	@ 0x38
 80124f8:	2100      	movs	r1, #0
 80124fa:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	681a      	ldr	r2, [r3, #0]
 8012502:	2380      	movs	r3, #128	@ 0x80
 8012504:	015b      	lsls	r3, r3, #5
 8012506:	401a      	ands	r2, r3
 8012508:	2380      	movs	r3, #128	@ 0x80
 801250a:	015b      	lsls	r3, r3, #5
 801250c:	429a      	cmp	r2, r3
 801250e:	d11a      	bne.n	8012546 <HAL_LPTIM_IRQHandler+0x1c8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	689a      	ldr	r2, [r3, #8]
 8012516:	2380      	movs	r3, #128	@ 0x80
 8012518:	015b      	lsls	r3, r3, #5
 801251a:	401a      	ands	r2, r3
 801251c:	2380      	movs	r3, #128	@ 0x80
 801251e:	015b      	lsls	r3, r3, #5
 8012520:	429a      	cmp	r2, r3
 8012522:	d110      	bne.n	8012546 <HAL_LPTIM_IRQHandler+0x1c8>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	2280      	movs	r2, #128	@ 0x80
 801252a:	0152      	lsls	r2, r2, #5
 801252c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	2238      	movs	r2, #56	@ 0x38
 8012532:	2101      	movs	r1, #1
 8012534:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	0018      	movs	r0, r3
 801253a:	f000 f99b 	bl	8012874 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	2238      	movs	r2, #56	@ 0x38
 8012542:	2100      	movs	r1, #0
 8012544:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	681a      	ldr	r2, [r3, #0]
 801254c:	2380      	movs	r3, #128	@ 0x80
 801254e:	019b      	lsls	r3, r3, #6
 8012550:	401a      	ands	r2, r3
 8012552:	2380      	movs	r3, #128	@ 0x80
 8012554:	019b      	lsls	r3, r3, #6
 8012556:	429a      	cmp	r2, r3
 8012558:	d11a      	bne.n	8012590 <HAL_LPTIM_IRQHandler+0x212>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	681b      	ldr	r3, [r3, #0]
 801255e:	689a      	ldr	r2, [r3, #8]
 8012560:	2380      	movs	r3, #128	@ 0x80
 8012562:	019b      	lsls	r3, r3, #6
 8012564:	401a      	ands	r2, r3
 8012566:	2380      	movs	r3, #128	@ 0x80
 8012568:	019b      	lsls	r3, r3, #6
 801256a:	429a      	cmp	r2, r3
 801256c:	d110      	bne.n	8012590 <HAL_LPTIM_IRQHandler+0x212>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	2280      	movs	r2, #128	@ 0x80
 8012574:	0192      	lsls	r2, r2, #6
 8012576:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	2238      	movs	r2, #56	@ 0x38
 801257c:	2102      	movs	r1, #2
 801257e:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	0018      	movs	r0, r3
 8012584:	f000 f976 	bl	8012874 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	2238      	movs	r2, #56	@ 0x38
 801258c:	2100      	movs	r1, #0
 801258e:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3O) != RESET)
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	681a      	ldr	r2, [r3, #0]
 8012596:	2380      	movs	r3, #128	@ 0x80
 8012598:	01db      	lsls	r3, r3, #7
 801259a:	401a      	ands	r2, r3
 801259c:	2380      	movs	r3, #128	@ 0x80
 801259e:	01db      	lsls	r3, r3, #7
 80125a0:	429a      	cmp	r2, r3
 80125a2:	d11a      	bne.n	80125da <HAL_LPTIM_IRQHandler+0x25c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3O) != RESET)
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	689a      	ldr	r2, [r3, #8]
 80125aa:	2380      	movs	r3, #128	@ 0x80
 80125ac:	01db      	lsls	r3, r3, #7
 80125ae:	401a      	ands	r2, r3
 80125b0:	2380      	movs	r3, #128	@ 0x80
 80125b2:	01db      	lsls	r3, r3, #7
 80125b4:	429a      	cmp	r2, r3
 80125b6:	d110      	bne.n	80125da <HAL_LPTIM_IRQHandler+0x25c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3O);
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	2280      	movs	r2, #128	@ 0x80
 80125be:	01d2      	lsls	r2, r2, #7
 80125c0:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	2238      	movs	r2, #56	@ 0x38
 80125c6:	2104      	movs	r1, #4
 80125c8:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	0018      	movs	r0, r3
 80125ce:	f000 f951 	bl	8012874 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	2238      	movs	r2, #56	@ 0x38
 80125d6:	2100      	movs	r1, #0
 80125d8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4O) != RESET)
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	681a      	ldr	r2, [r3, #0]
 80125e0:	2380      	movs	r3, #128	@ 0x80
 80125e2:	021b      	lsls	r3, r3, #8
 80125e4:	401a      	ands	r2, r3
 80125e6:	2380      	movs	r3, #128	@ 0x80
 80125e8:	021b      	lsls	r3, r3, #8
 80125ea:	429a      	cmp	r2, r3
 80125ec:	d11a      	bne.n	8012624 <HAL_LPTIM_IRQHandler+0x2a6>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4O) != RESET)
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	689a      	ldr	r2, [r3, #8]
 80125f4:	2380      	movs	r3, #128	@ 0x80
 80125f6:	021b      	lsls	r3, r3, #8
 80125f8:	401a      	ands	r2, r3
 80125fa:	2380      	movs	r3, #128	@ 0x80
 80125fc:	021b      	lsls	r3, r3, #8
 80125fe:	429a      	cmp	r2, r3
 8012600:	d110      	bne.n	8012624 <HAL_LPTIM_IRQHandler+0x2a6>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4O);
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	2280      	movs	r2, #128	@ 0x80
 8012608:	0212      	lsls	r2, r2, #8
 801260a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	2238      	movs	r2, #56	@ 0x38
 8012610:	2108      	movs	r1, #8
 8012612:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	0018      	movs	r0, r3
 8012618:	f000 f92c 	bl	8012874 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	2238      	movs	r2, #56	@ 0x38
 8012620:	2100      	movs	r1, #0
 8012622:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	2202      	movs	r2, #2
 801262c:	4013      	ands	r3, r2
 801262e:	2b02      	cmp	r3, #2
 8012630:	d10e      	bne.n	8012650 <HAL_LPTIM_IRQHandler+0x2d2>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	689b      	ldr	r3, [r3, #8]
 8012638:	2202      	movs	r2, #2
 801263a:	4013      	ands	r3, r2
 801263c:	2b02      	cmp	r3, #2
 801263e:	d107      	bne.n	8012650 <HAL_LPTIM_IRQHandler+0x2d2>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	2202      	movs	r2, #2
 8012646:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	0018      	movs	r0, r3
 801264c:	f7f9 fa30 	bl	800bab0 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	2204      	movs	r2, #4
 8012658:	4013      	ands	r3, r2
 801265a:	2b04      	cmp	r3, #4
 801265c:	d10e      	bne.n	801267c <HAL_LPTIM_IRQHandler+0x2fe>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	689b      	ldr	r3, [r3, #8]
 8012664:	2204      	movs	r2, #4
 8012666:	4013      	ands	r3, r2
 8012668:	2b04      	cmp	r3, #4
 801266a:	d107      	bne.n	801267c <HAL_LPTIM_IRQHandler+0x2fe>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	2204      	movs	r2, #4
 8012672:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	0018      	movs	r0, r3
 8012678:	f000 f8bc 	bl	80127f4 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	2208      	movs	r2, #8
 8012684:	4013      	ands	r3, r2
 8012686:	2b08      	cmp	r3, #8
 8012688:	d112      	bne.n	80126b0 <HAL_LPTIM_IRQHandler+0x332>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	689b      	ldr	r3, [r3, #8]
 8012690:	2208      	movs	r2, #8
 8012692:	4013      	ands	r3, r2
 8012694:	2b08      	cmp	r3, #8
 8012696:	d10b      	bne.n	80126b0 <HAL_LPTIM_IRQHandler+0x332>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	2208      	movs	r2, #8
 801269e:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	2238      	movs	r2, #56	@ 0x38
 80126a4:	2101      	movs	r1, #1
 80126a6:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	0018      	movs	r0, r3
 80126ac:	f000 f8aa 	bl	8012804 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	681a      	ldr	r2, [r3, #0]
 80126b6:	2380      	movs	r3, #128	@ 0x80
 80126b8:	031b      	lsls	r3, r3, #12
 80126ba:	401a      	ands	r2, r3
 80126bc:	2380      	movs	r3, #128	@ 0x80
 80126be:	031b      	lsls	r3, r3, #12
 80126c0:	429a      	cmp	r2, r3
 80126c2:	d116      	bne.n	80126f2 <HAL_LPTIM_IRQHandler+0x374>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	689a      	ldr	r2, [r3, #8]
 80126ca:	2380      	movs	r3, #128	@ 0x80
 80126cc:	031b      	lsls	r3, r3, #12
 80126ce:	401a      	ands	r2, r3
 80126d0:	2380      	movs	r3, #128	@ 0x80
 80126d2:	031b      	lsls	r3, r3, #12
 80126d4:	429a      	cmp	r2, r3
 80126d6:	d10c      	bne.n	80126f2 <HAL_LPTIM_IRQHandler+0x374>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	2280      	movs	r2, #128	@ 0x80
 80126de:	0312      	lsls	r2, r2, #12
 80126e0:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	2238      	movs	r2, #56	@ 0x38
 80126e6:	2102      	movs	r1, #2
 80126e8:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	0018      	movs	r0, r3
 80126ee:	f000 f889 	bl	8012804 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	2210      	movs	r2, #16
 80126fa:	4013      	ands	r3, r2
 80126fc:	2b10      	cmp	r3, #16
 80126fe:	d10e      	bne.n	801271e <HAL_LPTIM_IRQHandler+0x3a0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	689b      	ldr	r3, [r3, #8]
 8012706:	2210      	movs	r2, #16
 8012708:	4013      	ands	r3, r2
 801270a:	2b10      	cmp	r3, #16
 801270c:	d107      	bne.n	801271e <HAL_LPTIM_IRQHandler+0x3a0>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	2210      	movs	r2, #16
 8012714:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	0018      	movs	r0, r3
 801271a:	f000 f87b 	bl	8012814 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	2220      	movs	r2, #32
 8012726:	4013      	ands	r3, r2
 8012728:	2b20      	cmp	r3, #32
 801272a:	d10e      	bne.n	801274a <HAL_LPTIM_IRQHandler+0x3cc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	689b      	ldr	r3, [r3, #8]
 8012732:	2220      	movs	r2, #32
 8012734:	4013      	ands	r3, r2
 8012736:	2b20      	cmp	r3, #32
 8012738:	d107      	bne.n	801274a <HAL_LPTIM_IRQHandler+0x3cc>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	2220      	movs	r2, #32
 8012740:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	0018      	movs	r0, r3
 8012746:	f000 f86d 	bl	8012824 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	681b      	ldr	r3, [r3, #0]
 8012750:	2240      	movs	r2, #64	@ 0x40
 8012752:	4013      	ands	r3, r2
 8012754:	2b40      	cmp	r3, #64	@ 0x40
 8012756:	d10e      	bne.n	8012776 <HAL_LPTIM_IRQHandler+0x3f8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	689b      	ldr	r3, [r3, #8]
 801275e:	2240      	movs	r2, #64	@ 0x40
 8012760:	4013      	ands	r3, r2
 8012762:	2b40      	cmp	r3, #64	@ 0x40
 8012764:	d107      	bne.n	8012776 <HAL_LPTIM_IRQHandler+0x3f8>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	681b      	ldr	r3, [r3, #0]
 801276a:	2240      	movs	r2, #64	@ 0x40
 801276c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	0018      	movs	r0, r3
 8012772:	f000 f85f 	bl	8012834 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2280      	movs	r2, #128	@ 0x80
 801277e:	4013      	ands	r3, r2
 8012780:	2b80      	cmp	r3, #128	@ 0x80
 8012782:	d10e      	bne.n	80127a2 <HAL_LPTIM_IRQHandler+0x424>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	689b      	ldr	r3, [r3, #8]
 801278a:	2280      	movs	r2, #128	@ 0x80
 801278c:	4013      	ands	r3, r2
 801278e:	2b80      	cmp	r3, #128	@ 0x80
 8012790:	d107      	bne.n	80127a2 <HAL_LPTIM_IRQHandler+0x424>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	2280      	movs	r2, #128	@ 0x80
 8012798:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	0018      	movs	r0, r3
 801279e:	f000 f851 	bl	8012844 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	681a      	ldr	r2, [r3, #0]
 80127a8:	2380      	movs	r3, #128	@ 0x80
 80127aa:	005b      	lsls	r3, r3, #1
 80127ac:	401a      	ands	r2, r3
 80127ae:	2380      	movs	r3, #128	@ 0x80
 80127b0:	005b      	lsls	r3, r3, #1
 80127b2:	429a      	cmp	r2, r3
 80127b4:	d112      	bne.n	80127dc <HAL_LPTIM_IRQHandler+0x45e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	689a      	ldr	r2, [r3, #8]
 80127bc:	2380      	movs	r3, #128	@ 0x80
 80127be:	005b      	lsls	r3, r3, #1
 80127c0:	401a      	ands	r2, r3
 80127c2:	2380      	movs	r3, #128	@ 0x80
 80127c4:	005b      	lsls	r3, r3, #1
 80127c6:	429a      	cmp	r2, r3
 80127c8:	d108      	bne.n	80127dc <HAL_LPTIM_IRQHandler+0x45e>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	2280      	movs	r2, #128	@ 0x80
 80127d0:	0052      	lsls	r2, r2, #1
 80127d2:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	0018      	movs	r0, r3
 80127d8:	f000 f83c 	bl	8012854 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80127dc:	46c0      	nop			@ (mov r8, r8)
 80127de:	46bd      	mov	sp, r7
 80127e0:	b002      	add	sp, #8
 80127e2:	bd80      	pop	{r7, pc}

080127e4 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b082      	sub	sp, #8
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80127ec:	46c0      	nop			@ (mov r8, r8)
 80127ee:	46bd      	mov	sp, r7
 80127f0:	b002      	add	sp, #8
 80127f2:	bd80      	pop	{r7, pc}

080127f4 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80127f4:	b580      	push	{r7, lr}
 80127f6:	b082      	sub	sp, #8
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80127fc:	46c0      	nop			@ (mov r8, r8)
 80127fe:	46bd      	mov	sp, r7
 8012800:	b002      	add	sp, #8
 8012802:	bd80      	pop	{r7, pc}

08012804 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b082      	sub	sp, #8
 8012808:	af00      	add	r7, sp, #0
 801280a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 801280c:	46c0      	nop			@ (mov r8, r8)
 801280e:	46bd      	mov	sp, r7
 8012810:	b002      	add	sp, #8
 8012812:	bd80      	pop	{r7, pc}

08012814 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012814:	b580      	push	{r7, lr}
 8012816:	b082      	sub	sp, #8
 8012818:	af00      	add	r7, sp, #0
 801281a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 801281c:	46c0      	nop			@ (mov r8, r8)
 801281e:	46bd      	mov	sp, r7
 8012820:	b002      	add	sp, #8
 8012822:	bd80      	pop	{r7, pc}

08012824 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012824:	b580      	push	{r7, lr}
 8012826:	b082      	sub	sp, #8
 8012828:	af00      	add	r7, sp, #0
 801282a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 801282c:	46c0      	nop			@ (mov r8, r8)
 801282e:	46bd      	mov	sp, r7
 8012830:	b002      	add	sp, #8
 8012832:	bd80      	pop	{r7, pc}

08012834 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012834:	b580      	push	{r7, lr}
 8012836:	b082      	sub	sp, #8
 8012838:	af00      	add	r7, sp, #0
 801283a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 801283c:	46c0      	nop			@ (mov r8, r8)
 801283e:	46bd      	mov	sp, r7
 8012840:	b002      	add	sp, #8
 8012842:	bd80      	pop	{r7, pc}

08012844 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012844:	b580      	push	{r7, lr}
 8012846:	b082      	sub	sp, #8
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 801284c:	46c0      	nop			@ (mov r8, r8)
 801284e:	46bd      	mov	sp, r7
 8012850:	b002      	add	sp, #8
 8012852:	bd80      	pop	{r7, pc}

08012854 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b082      	sub	sp, #8
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 801285c:	46c0      	nop			@ (mov r8, r8)
 801285e:	46bd      	mov	sp, r7
 8012860:	b002      	add	sp, #8
 8012862:	bd80      	pop	{r7, pc}

08012864 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012864:	b580      	push	{r7, lr}
 8012866:	b082      	sub	sp, #8
 8012868:	af00      	add	r7, sp, #0
 801286a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801286c:	46c0      	nop			@ (mov r8, r8)
 801286e:	46bd      	mov	sp, r7
 8012870:	b002      	add	sp, #8
 8012872:	bd80      	pop	{r7, pc}

08012874 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b082      	sub	sp, #8
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 801287c:	46c0      	nop			@ (mov r8, r8)
 801287e:	46bd      	mov	sp, r7
 8012880:	b002      	add	sp, #8
 8012882:	bd80      	pop	{r7, pc}

08012884 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8012884:	b580      	push	{r7, lr}
 8012886:	b084      	sub	sp, #16
 8012888:	af00      	add	r7, sp, #0
 801288a:	6078      	str	r0, [r7, #4]
 801288c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 801288e:	230f      	movs	r3, #15
 8012890:	18fb      	adds	r3, r7, r3
 8012892:	2200      	movs	r2, #0
 8012894:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8012896:	4b15      	ldr	r3, [pc, #84]	@ (80128ec <LPTIM_WaitForFlag+0x68>)
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	4915      	ldr	r1, [pc, #84]	@ (80128f0 <LPTIM_WaitForFlag+0x6c>)
 801289c:	0018      	movs	r0, r3
 801289e:	f7ed fc59 	bl	8000154 <__udivsi3>
 80128a2:	0003      	movs	r3, r0
 80128a4:	001a      	movs	r2, r3
 80128a6:	0013      	movs	r3, r2
 80128a8:	015b      	lsls	r3, r3, #5
 80128aa:	1a9b      	subs	r3, r3, r2
 80128ac:	009b      	lsls	r3, r3, #2
 80128ae:	189b      	adds	r3, r3, r2
 80128b0:	00db      	lsls	r3, r3, #3
 80128b2:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 80128b4:	68bb      	ldr	r3, [r7, #8]
 80128b6:	3b01      	subs	r3, #1
 80128b8:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 80128ba:	68bb      	ldr	r3, [r7, #8]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d103      	bne.n	80128c8 <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 80128c0:	230f      	movs	r3, #15
 80128c2:	18fb      	adds	r3, r7, r3
 80128c4:	2203      	movs	r2, #3
 80128c6:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	683a      	ldr	r2, [r7, #0]
 80128d0:	4013      	ands	r3, r2
 80128d2:	683a      	ldr	r2, [r7, #0]
 80128d4:	429a      	cmp	r2, r3
 80128d6:	d002      	beq.n	80128de <LPTIM_WaitForFlag+0x5a>
 80128d8:	68bb      	ldr	r3, [r7, #8]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d1ea      	bne.n	80128b4 <LPTIM_WaitForFlag+0x30>

  return result;
 80128de:	230f      	movs	r3, #15
 80128e0:	18fb      	adds	r3, r7, r3
 80128e2:	781b      	ldrb	r3, [r3, #0]
}
 80128e4:	0018      	movs	r0, r3
 80128e6:	46bd      	mov	sp, r7
 80128e8:	b004      	add	sp, #16
 80128ea:	bd80      	pop	{r7, pc}
 80128ec:	20000000 	.word	0x20000000
 80128f0:	00004e20 	.word	0x00004e20

080128f4 <LPTIM_OC1_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC1_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 80128f4:	b580      	push	{r7, lr}
 80128f6:	b084      	sub	sp, #16
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	6078      	str	r0, [r7, #4]
 80128fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012904:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC1P_Msk | LPTIM_CCMR1_CC1SEL_Msk);
 8012906:	68fb      	ldr	r3, [r7, #12]
 8012908:	220d      	movs	r2, #13
 801290a:	4393      	bics	r3, r2
 801290c:	60fb      	str	r3, [r7, #12]

  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC1P_Pos;
 801290e:	683b      	ldr	r3, [r7, #0]
 8012910:	685b      	ldr	r3, [r3, #4]
 8012912:	009b      	lsls	r3, r3, #2
 8012914:	68fa      	ldr	r2, [r7, #12]
 8012916:	4313      	orrs	r3, r2
 8012918:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	681b      	ldr	r3, [r3, #0]
 801291e:	691a      	ldr	r2, [r3, #16]
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	2101      	movs	r1, #1
 8012926:	430a      	orrs	r2, r1
 8012928:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	681b      	ldr	r3, [r3, #0]
 801292e:	2208      	movs	r2, #8
 8012930:	605a      	str	r2, [r3, #4]

  /* Write to CCR1 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, sConfig->Pulse);
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	683a      	ldr	r2, [r7, #0]
 8012938:	6812      	ldr	r2, [r2, #0]
 801293a:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2108      	movs	r1, #8
 8012940:	0018      	movs	r0, r3
 8012942:	f7ff ff9f 	bl	8012884 <LPTIM_WaitForFlag>
 8012946:	0003      	movs	r3, r0
 8012948:	2b03      	cmp	r3, #3
 801294a:	d101      	bne.n	8012950 <LPTIM_OC1_SetConfig+0x5c>
  {
    return HAL_TIMEOUT;
 801294c:	2303      	movs	r3, #3
 801294e:	e068      	b.n	8012a22 <LPTIM_OC1_SetConfig+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	4a35      	ldr	r2, [pc, #212]	@ (8012a2c <LPTIM_OC1_SetConfig+0x138>)
 8012956:	4293      	cmp	r3, r2
 8012958:	d004      	beq.n	8012964 <LPTIM_OC1_SetConfig+0x70>
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	4a34      	ldr	r2, [pc, #208]	@ (8012a30 <LPTIM_OC1_SetConfig+0x13c>)
 8012960:	4293      	cmp	r3, r2
 8012962:	d101      	bne.n	8012968 <LPTIM_OC1_SetConfig+0x74>
 8012964:	2301      	movs	r3, #1
 8012966:	e000      	b.n	801296a <LPTIM_OC1_SetConfig+0x76>
 8012968:	2300      	movs	r3, #0
 801296a:	2b01      	cmp	r3, #1
 801296c:	d122      	bne.n	80129b4 <LPTIM_OC1_SetConfig+0xc0>
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012974:	2202      	movs	r2, #2
 8012976:	4013      	ands	r3, r2
 8012978:	d14e      	bne.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	681b      	ldr	r3, [r3, #0]
 801297e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012980:	2380      	movs	r3, #128	@ 0x80
 8012982:	029b      	lsls	r3, r3, #10
 8012984:	4013      	ands	r3, r2
 8012986:	d147      	bne.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801298e:	2202      	movs	r2, #2
 8012990:	4013      	ands	r3, r2
 8012992:	d141      	bne.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801299a:	2380      	movs	r3, #128	@ 0x80
 801299c:	029b      	lsls	r3, r3, #10
 801299e:	4013      	ands	r3, r2
 80129a0:	d13a      	bne.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	691a      	ldr	r2, [r3, #16]
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	2101      	movs	r1, #1
 80129ae:	438a      	bics	r2, r1
 80129b0:	611a      	str	r2, [r3, #16]
 80129b2:	e031      	b.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	4a1c      	ldr	r2, [pc, #112]	@ (8012a2c <LPTIM_OC1_SetConfig+0x138>)
 80129ba:	4293      	cmp	r3, r2
 80129bc:	d009      	beq.n	80129d2 <LPTIM_OC1_SetConfig+0xde>
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	4a1c      	ldr	r2, [pc, #112]	@ (8012a34 <LPTIM_OC1_SetConfig+0x140>)
 80129c4:	4293      	cmp	r3, r2
 80129c6:	d004      	beq.n	80129d2 <LPTIM_OC1_SetConfig+0xde>
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	4a18      	ldr	r2, [pc, #96]	@ (8012a30 <LPTIM_OC1_SetConfig+0x13c>)
 80129ce:	4293      	cmp	r3, r2
 80129d0:	d101      	bne.n	80129d6 <LPTIM_OC1_SetConfig+0xe2>
 80129d2:	2301      	movs	r3, #1
 80129d4:	e000      	b.n	80129d8 <LPTIM_OC1_SetConfig+0xe4>
 80129d6:	2300      	movs	r3, #0
 80129d8:	2b01      	cmp	r3, #1
 80129da:	d115      	bne.n	8012a08 <LPTIM_OC1_SetConfig+0x114>
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129e2:	2202      	movs	r2, #2
 80129e4:	4013      	ands	r3, r2
 80129e6:	d117      	bne.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129ee:	2380      	movs	r3, #128	@ 0x80
 80129f0:	029b      	lsls	r3, r3, #10
 80129f2:	4013      	ands	r3, r2
 80129f4:	d110      	bne.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	691a      	ldr	r2, [r3, #16]
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	2101      	movs	r1, #1
 8012a02:	438a      	bics	r2, r1
 8012a04:	611a      	str	r2, [r3, #16]
 8012a06:	e007      	b.n	8012a18 <LPTIM_OC1_SetConfig+0x124>
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	691a      	ldr	r2, [r3, #16]
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	2101      	movs	r1, #1
 8012a14:	438a      	bics	r2, r1
 8012a16:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	68fa      	ldr	r2, [r7, #12]
 8012a1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8012a20:	2300      	movs	r3, #0
}
 8012a22:	0018      	movs	r0, r3
 8012a24:	46bd      	mov	sp, r7
 8012a26:	b004      	add	sp, #16
 8012a28:	bd80      	pop	{r7, pc}
 8012a2a:	46c0      	nop			@ (mov r8, r8)
 8012a2c:	40007c00 	.word	0x40007c00
 8012a30:	40009000 	.word	0x40009000
 8012a34:	40009400 	.word	0x40009400

08012a38 <LPTIM_OC2_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC2_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8012a38:	b580      	push	{r7, lr}
 8012a3a:	b084      	sub	sp, #16
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
 8012a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a48:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_CC2SEL_Msk);
 8012a4a:	68fb      	ldr	r3, [r7, #12]
 8012a4c:	4a49      	ldr	r2, [pc, #292]	@ (8012b74 <LPTIM_OC2_SetConfig+0x13c>)
 8012a4e:	4013      	ands	r3, r2
 8012a50:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC2P_Pos;
 8012a52:	683b      	ldr	r3, [r7, #0]
 8012a54:	685b      	ldr	r3, [r3, #4]
 8012a56:	049b      	lsls	r3, r3, #18
 8012a58:	68fa      	ldr	r2, [r7, #12]
 8012a5a:	4313      	orrs	r3, r2
 8012a5c:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	691a      	ldr	r2, [r3, #16]
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	2101      	movs	r1, #1
 8012a6a:	430a      	orrs	r2, r1
 8012a6c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	2280      	movs	r2, #128	@ 0x80
 8012a74:	0312      	lsls	r2, r2, #12
 8012a76:	605a      	str	r2, [r3, #4]

  /* Write to CCR2 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, sConfig->Pulse);
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	683a      	ldr	r2, [r7, #0]
 8012a7e:	6812      	ldr	r2, [r2, #0]
 8012a80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) != HAL_OK)
 8012a82:	2380      	movs	r3, #128	@ 0x80
 8012a84:	031a      	lsls	r2, r3, #12
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	0011      	movs	r1, r2
 8012a8a:	0018      	movs	r0, r3
 8012a8c:	f7ff fefa 	bl	8012884 <LPTIM_WaitForFlag>
 8012a90:	1e03      	subs	r3, r0, #0
 8012a92:	d001      	beq.n	8012a98 <LPTIM_OC2_SetConfig+0x60>
  {
    return HAL_TIMEOUT;
 8012a94:	2303      	movs	r3, #3
 8012a96:	e068      	b.n	8012b6a <LPTIM_OC2_SetConfig+0x132>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	681b      	ldr	r3, [r3, #0]
 8012a9c:	4a36      	ldr	r2, [pc, #216]	@ (8012b78 <LPTIM_OC2_SetConfig+0x140>)
 8012a9e:	4293      	cmp	r3, r2
 8012aa0:	d004      	beq.n	8012aac <LPTIM_OC2_SetConfig+0x74>
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	4a35      	ldr	r2, [pc, #212]	@ (8012b7c <LPTIM_OC2_SetConfig+0x144>)
 8012aa8:	4293      	cmp	r3, r2
 8012aaa:	d101      	bne.n	8012ab0 <LPTIM_OC2_SetConfig+0x78>
 8012aac:	2301      	movs	r3, #1
 8012aae:	e000      	b.n	8012ab2 <LPTIM_OC2_SetConfig+0x7a>
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	2b01      	cmp	r3, #1
 8012ab4:	d122      	bne.n	8012afc <LPTIM_OC2_SetConfig+0xc4>
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012abc:	2202      	movs	r2, #2
 8012abe:	4013      	ands	r3, r2
 8012ac0:	d14e      	bne.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ac8:	2380      	movs	r3, #128	@ 0x80
 8012aca:	029b      	lsls	r3, r3, #10
 8012acc:	4013      	ands	r3, r2
 8012ace:	d147      	bne.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ad6:	2202      	movs	r2, #2
 8012ad8:	4013      	ands	r3, r2
 8012ada:	d141      	bne.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012ae2:	2380      	movs	r3, #128	@ 0x80
 8012ae4:	029b      	lsls	r3, r3, #10
 8012ae6:	4013      	ands	r3, r2
 8012ae8:	d13a      	bne.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	691a      	ldr	r2, [r3, #16]
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	2101      	movs	r1, #1
 8012af6:	438a      	bics	r2, r1
 8012af8:	611a      	str	r2, [r3, #16]
 8012afa:	e031      	b.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	4a1d      	ldr	r2, [pc, #116]	@ (8012b78 <LPTIM_OC2_SetConfig+0x140>)
 8012b02:	4293      	cmp	r3, r2
 8012b04:	d009      	beq.n	8012b1a <LPTIM_OC2_SetConfig+0xe2>
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8012b80 <LPTIM_OC2_SetConfig+0x148>)
 8012b0c:	4293      	cmp	r3, r2
 8012b0e:	d004      	beq.n	8012b1a <LPTIM_OC2_SetConfig+0xe2>
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	4a19      	ldr	r2, [pc, #100]	@ (8012b7c <LPTIM_OC2_SetConfig+0x144>)
 8012b16:	4293      	cmp	r3, r2
 8012b18:	d101      	bne.n	8012b1e <LPTIM_OC2_SetConfig+0xe6>
 8012b1a:	2301      	movs	r3, #1
 8012b1c:	e000      	b.n	8012b20 <LPTIM_OC2_SetConfig+0xe8>
 8012b1e:	2300      	movs	r3, #0
 8012b20:	2b01      	cmp	r3, #1
 8012b22:	d115      	bne.n	8012b50 <LPTIM_OC2_SetConfig+0x118>
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b2a:	2202      	movs	r2, #2
 8012b2c:	4013      	ands	r3, r2
 8012b2e:	d117      	bne.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b36:	2380      	movs	r3, #128	@ 0x80
 8012b38:	029b      	lsls	r3, r3, #10
 8012b3a:	4013      	ands	r3, r2
 8012b3c:	d110      	bne.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	691a      	ldr	r2, [r3, #16]
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	2101      	movs	r1, #1
 8012b4a:	438a      	bics	r2, r1
 8012b4c:	611a      	str	r2, [r3, #16]
 8012b4e:	e007      	b.n	8012b60 <LPTIM_OC2_SetConfig+0x128>
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	691a      	ldr	r2, [r3, #16]
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	681b      	ldr	r3, [r3, #0]
 8012b5a:	2101      	movs	r1, #1
 8012b5c:	438a      	bics	r2, r1
 8012b5e:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	68fa      	ldr	r2, [r7, #12]
 8012b66:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8012b68:	2300      	movs	r3, #0
}
 8012b6a:	0018      	movs	r0, r3
 8012b6c:	46bd      	mov	sp, r7
 8012b6e:	b004      	add	sp, #16
 8012b70:	bd80      	pop	{r7, pc}
 8012b72:	46c0      	nop			@ (mov r8, r8)
 8012b74:	fff2ffff 	.word	0xfff2ffff
 8012b78:	40007c00 	.word	0x40007c00
 8012b7c:	40009000 	.word	0x40009000
 8012b80:	40009400 	.word	0x40009400

08012b84 <LPTIM_OC3_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC3_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b084      	sub	sp, #16
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
 8012b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b94:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC3P_Msk | LPTIM_CCMR2_CC3SEL_Msk);
 8012b96:	68fb      	ldr	r3, [r7, #12]
 8012b98:	220d      	movs	r2, #13
 8012b9a:	4393      	bics	r3, r2
 8012b9c:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC3P_Pos;
 8012b9e:	683b      	ldr	r3, [r7, #0]
 8012ba0:	685b      	ldr	r3, [r3, #4]
 8012ba2:	009b      	lsls	r3, r3, #2
 8012ba4:	68fa      	ldr	r2, [r7, #12]
 8012ba6:	4313      	orrs	r3, r2
 8012ba8:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	691a      	ldr	r2, [r3, #16]
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	2101      	movs	r1, #1
 8012bb6:	430a      	orrs	r2, r1
 8012bb8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	2280      	movs	r2, #128	@ 0x80
 8012bc0:	0352      	lsls	r2, r2, #13
 8012bc2:	605a      	str	r2, [r3, #4]

  /* Write to CCR3 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, sConfig->Pulse);
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	683a      	ldr	r2, [r7, #0]
 8012bca:	6812      	ldr	r2, [r2, #0]
 8012bcc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 8012bce:	2380      	movs	r3, #128	@ 0x80
 8012bd0:	035a      	lsls	r2, r3, #13
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	0011      	movs	r1, r2
 8012bd6:	0018      	movs	r0, r3
 8012bd8:	f7ff fe54 	bl	8012884 <LPTIM_WaitForFlag>
 8012bdc:	0003      	movs	r3, r0
 8012bde:	2b03      	cmp	r3, #3
 8012be0:	d101      	bne.n	8012be6 <LPTIM_OC3_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 8012be2:	2303      	movs	r3, #3
 8012be4:	e068      	b.n	8012cb8 <LPTIM_OC3_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	4a35      	ldr	r2, [pc, #212]	@ (8012cc0 <LPTIM_OC3_SetConfig+0x13c>)
 8012bec:	4293      	cmp	r3, r2
 8012bee:	d004      	beq.n	8012bfa <LPTIM_OC3_SetConfig+0x76>
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	4a33      	ldr	r2, [pc, #204]	@ (8012cc4 <LPTIM_OC3_SetConfig+0x140>)
 8012bf6:	4293      	cmp	r3, r2
 8012bf8:	d101      	bne.n	8012bfe <LPTIM_OC3_SetConfig+0x7a>
 8012bfa:	2301      	movs	r3, #1
 8012bfc:	e000      	b.n	8012c00 <LPTIM_OC3_SetConfig+0x7c>
 8012bfe:	2300      	movs	r3, #0
 8012c00:	2b01      	cmp	r3, #1
 8012c02:	d122      	bne.n	8012c4a <LPTIM_OC3_SetConfig+0xc6>
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c0a:	2202      	movs	r2, #2
 8012c0c:	4013      	ands	r3, r2
 8012c0e:	d14e      	bne.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c16:	2380      	movs	r3, #128	@ 0x80
 8012c18:	029b      	lsls	r3, r3, #10
 8012c1a:	4013      	ands	r3, r2
 8012c1c:	d147      	bne.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012c24:	2202      	movs	r2, #2
 8012c26:	4013      	ands	r3, r2
 8012c28:	d141      	bne.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012c30:	2380      	movs	r3, #128	@ 0x80
 8012c32:	029b      	lsls	r3, r3, #10
 8012c34:	4013      	ands	r3, r2
 8012c36:	d13a      	bne.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	691a      	ldr	r2, [r3, #16]
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	2101      	movs	r1, #1
 8012c44:	438a      	bics	r2, r1
 8012c46:	611a      	str	r2, [r3, #16]
 8012c48:	e031      	b.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8012cc0 <LPTIM_OC3_SetConfig+0x13c>)
 8012c50:	4293      	cmp	r3, r2
 8012c52:	d009      	beq.n	8012c68 <LPTIM_OC3_SetConfig+0xe4>
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	681b      	ldr	r3, [r3, #0]
 8012c58:	4a1b      	ldr	r2, [pc, #108]	@ (8012cc8 <LPTIM_OC3_SetConfig+0x144>)
 8012c5a:	4293      	cmp	r3, r2
 8012c5c:	d004      	beq.n	8012c68 <LPTIM_OC3_SetConfig+0xe4>
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	4a18      	ldr	r2, [pc, #96]	@ (8012cc4 <LPTIM_OC3_SetConfig+0x140>)
 8012c64:	4293      	cmp	r3, r2
 8012c66:	d101      	bne.n	8012c6c <LPTIM_OC3_SetConfig+0xe8>
 8012c68:	2301      	movs	r3, #1
 8012c6a:	e000      	b.n	8012c6e <LPTIM_OC3_SetConfig+0xea>
 8012c6c:	2300      	movs	r3, #0
 8012c6e:	2b01      	cmp	r3, #1
 8012c70:	d115      	bne.n	8012c9e <LPTIM_OC3_SetConfig+0x11a>
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c78:	2202      	movs	r2, #2
 8012c7a:	4013      	ands	r3, r2
 8012c7c:	d117      	bne.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c84:	2380      	movs	r3, #128	@ 0x80
 8012c86:	029b      	lsls	r3, r3, #10
 8012c88:	4013      	ands	r3, r2
 8012c8a:	d110      	bne.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	691a      	ldr	r2, [r3, #16]
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	2101      	movs	r1, #1
 8012c98:	438a      	bics	r2, r1
 8012c9a:	611a      	str	r2, [r3, #16]
 8012c9c:	e007      	b.n	8012cae <LPTIM_OC3_SetConfig+0x12a>
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	691a      	ldr	r2, [r3, #16]
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	2101      	movs	r1, #1
 8012caa:	438a      	bics	r2, r1
 8012cac:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	68fa      	ldr	r2, [r7, #12]
 8012cb4:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8012cb6:	2300      	movs	r3, #0
}
 8012cb8:	0018      	movs	r0, r3
 8012cba:	46bd      	mov	sp, r7
 8012cbc:	b004      	add	sp, #16
 8012cbe:	bd80      	pop	{r7, pc}
 8012cc0:	40007c00 	.word	0x40007c00
 8012cc4:	40009000 	.word	0x40009000
 8012cc8:	40009400 	.word	0x40009400

08012ccc <LPTIM_OC4_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC4_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b084      	sub	sp, #16
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	6078      	str	r0, [r7, #4]
 8012cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012cdc:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_CC4SEL_Msk);
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	4a49      	ldr	r2, [pc, #292]	@ (8012e08 <LPTIM_OC4_SetConfig+0x13c>)
 8012ce2:	4013      	ands	r3, r2
 8012ce4:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC4P_Pos;
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	685b      	ldr	r3, [r3, #4]
 8012cea:	049b      	lsls	r3, r3, #18
 8012cec:	68fa      	ldr	r2, [r7, #12]
 8012cee:	4313      	orrs	r3, r2
 8012cf0:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	691a      	ldr	r2, [r3, #16]
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	2101      	movs	r1, #1
 8012cfe:	430a      	orrs	r2, r1
 8012d00:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	2280      	movs	r2, #128	@ 0x80
 8012d08:	0392      	lsls	r2, r2, #14
 8012d0a:	605a      	str	r2, [r3, #4]

  /* Write to CCR4 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, sConfig->Pulse);
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	683a      	ldr	r2, [r7, #0]
 8012d12:	6812      	ldr	r2, [r2, #0]
 8012d14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 8012d16:	2380      	movs	r3, #128	@ 0x80
 8012d18:	039a      	lsls	r2, r3, #14
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	0011      	movs	r1, r2
 8012d1e:	0018      	movs	r0, r3
 8012d20:	f7ff fdb0 	bl	8012884 <LPTIM_WaitForFlag>
 8012d24:	0003      	movs	r3, r0
 8012d26:	2b03      	cmp	r3, #3
 8012d28:	d101      	bne.n	8012d2e <LPTIM_OC4_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 8012d2a:	2303      	movs	r3, #3
 8012d2c:	e068      	b.n	8012e00 <LPTIM_OC4_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	4a36      	ldr	r2, [pc, #216]	@ (8012e0c <LPTIM_OC4_SetConfig+0x140>)
 8012d34:	4293      	cmp	r3, r2
 8012d36:	d004      	beq.n	8012d42 <LPTIM_OC4_SetConfig+0x76>
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	4a34      	ldr	r2, [pc, #208]	@ (8012e10 <LPTIM_OC4_SetConfig+0x144>)
 8012d3e:	4293      	cmp	r3, r2
 8012d40:	d101      	bne.n	8012d46 <LPTIM_OC4_SetConfig+0x7a>
 8012d42:	2301      	movs	r3, #1
 8012d44:	e000      	b.n	8012d48 <LPTIM_OC4_SetConfig+0x7c>
 8012d46:	2300      	movs	r3, #0
 8012d48:	2b01      	cmp	r3, #1
 8012d4a:	d122      	bne.n	8012d92 <LPTIM_OC4_SetConfig+0xc6>
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d52:	2202      	movs	r2, #2
 8012d54:	4013      	ands	r3, r2
 8012d56:	d14e      	bne.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d5e:	2380      	movs	r3, #128	@ 0x80
 8012d60:	029b      	lsls	r3, r3, #10
 8012d62:	4013      	ands	r3, r2
 8012d64:	d147      	bne.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012d6c:	2202      	movs	r2, #2
 8012d6e:	4013      	ands	r3, r2
 8012d70:	d141      	bne.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012d78:	2380      	movs	r3, #128	@ 0x80
 8012d7a:	029b      	lsls	r3, r3, #10
 8012d7c:	4013      	ands	r3, r2
 8012d7e:	d13a      	bne.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	691a      	ldr	r2, [r3, #16]
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	681b      	ldr	r3, [r3, #0]
 8012d8a:	2101      	movs	r1, #1
 8012d8c:	438a      	bics	r2, r1
 8012d8e:	611a      	str	r2, [r3, #16]
 8012d90:	e031      	b.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	681b      	ldr	r3, [r3, #0]
 8012d96:	4a1d      	ldr	r2, [pc, #116]	@ (8012e0c <LPTIM_OC4_SetConfig+0x140>)
 8012d98:	4293      	cmp	r3, r2
 8012d9a:	d009      	beq.n	8012db0 <LPTIM_OC4_SetConfig+0xe4>
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	4a1c      	ldr	r2, [pc, #112]	@ (8012e14 <LPTIM_OC4_SetConfig+0x148>)
 8012da2:	4293      	cmp	r3, r2
 8012da4:	d004      	beq.n	8012db0 <LPTIM_OC4_SetConfig+0xe4>
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	4a19      	ldr	r2, [pc, #100]	@ (8012e10 <LPTIM_OC4_SetConfig+0x144>)
 8012dac:	4293      	cmp	r3, r2
 8012dae:	d101      	bne.n	8012db4 <LPTIM_OC4_SetConfig+0xe8>
 8012db0:	2301      	movs	r3, #1
 8012db2:	e000      	b.n	8012db6 <LPTIM_OC4_SetConfig+0xea>
 8012db4:	2300      	movs	r3, #0
 8012db6:	2b01      	cmp	r3, #1
 8012db8:	d115      	bne.n	8012de6 <LPTIM_OC4_SetConfig+0x11a>
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	681b      	ldr	r3, [r3, #0]
 8012dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dc0:	2202      	movs	r2, #2
 8012dc2:	4013      	ands	r3, r2
 8012dc4:	d117      	bne.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dcc:	2380      	movs	r3, #128	@ 0x80
 8012dce:	029b      	lsls	r3, r3, #10
 8012dd0:	4013      	ands	r3, r2
 8012dd2:	d110      	bne.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	691a      	ldr	r2, [r3, #16]
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	681b      	ldr	r3, [r3, #0]
 8012dde:	2101      	movs	r1, #1
 8012de0:	438a      	bics	r2, r1
 8012de2:	611a      	str	r2, [r3, #16]
 8012de4:	e007      	b.n	8012df6 <LPTIM_OC4_SetConfig+0x12a>
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	691a      	ldr	r2, [r3, #16]
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	2101      	movs	r1, #1
 8012df2:	438a      	bics	r2, r1
 8012df4:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	68fa      	ldr	r2, [r7, #12]
 8012dfc:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8012dfe:	2300      	movs	r3, #0
}
 8012e00:	0018      	movs	r0, r3
 8012e02:	46bd      	mov	sp, r7
 8012e04:	b004      	add	sp, #16
 8012e06:	bd80      	pop	{r7, pc}
 8012e08:	fff2ffff 	.word	0xfff2ffff
 8012e0c:	40007c00 	.word	0x40007c00
 8012e10:	40009000 	.word	0x40009000
 8012e14:	40009400 	.word	0x40009400

08012e18 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	b084      	sub	sp, #16
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	6078      	str	r0, [r7, #4]
 8012e20:	000a      	movs	r2, r1
 8012e22:	1cbb      	adds	r3, r7, #2
 8012e24:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8012e26:	230a      	movs	r3, #10
 8012e28:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8012e2a:	e002      	b.n	8012e32 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	3b01      	subs	r3, #1
 8012e30:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d1f9      	bne.n	8012e2c <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8012e38:	1cbb      	adds	r3, r7, #2
 8012e3a:	881b      	ldrh	r3, [r3, #0]
 8012e3c:	00db      	lsls	r3, r3, #3
 8012e3e:	4a06      	ldr	r2, [pc, #24]	@ (8012e58 <PCD_GET_EP_RX_CNT+0x40>)
 8012e40:	4694      	mov	ip, r2
 8012e42:	4463      	add	r3, ip
 8012e44:	685b      	ldr	r3, [r3, #4]
 8012e46:	0c1b      	lsrs	r3, r3, #16
 8012e48:	b29b      	uxth	r3, r3
 8012e4a:	059b      	lsls	r3, r3, #22
 8012e4c:	0d9b      	lsrs	r3, r3, #22
 8012e4e:	b29b      	uxth	r3, r3
}
 8012e50:	0018      	movs	r0, r3
 8012e52:	46bd      	mov	sp, r7
 8012e54:	b004      	add	sp, #16
 8012e56:	bd80      	pop	{r7, pc}
 8012e58:	40009800 	.word	0x40009800

08012e5c <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8012e5c:	b580      	push	{r7, lr}
 8012e5e:	b084      	sub	sp, #16
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	6078      	str	r0, [r7, #4]
 8012e64:	000a      	movs	r2, r1
 8012e66:	1cbb      	adds	r3, r7, #2
 8012e68:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8012e6a:	230a      	movs	r3, #10
 8012e6c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8012e6e:	e002      	b.n	8012e76 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	3b01      	subs	r3, #1
 8012e74:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d1f9      	bne.n	8012e70 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8012e7c:	1cbb      	adds	r3, r7, #2
 8012e7e:	881b      	ldrh	r3, [r3, #0]
 8012e80:	00db      	lsls	r3, r3, #3
 8012e82:	4a06      	ldr	r2, [pc, #24]	@ (8012e9c <PCD_GET_EP_DBUF0_CNT+0x40>)
 8012e84:	4694      	mov	ip, r2
 8012e86:	4463      	add	r3, ip
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	0c1b      	lsrs	r3, r3, #16
 8012e8c:	b29b      	uxth	r3, r3
 8012e8e:	059b      	lsls	r3, r3, #22
 8012e90:	0d9b      	lsrs	r3, r3, #22
 8012e92:	b29b      	uxth	r3, r3
}
 8012e94:	0018      	movs	r0, r3
 8012e96:	46bd      	mov	sp, r7
 8012e98:	b004      	add	sp, #16
 8012e9a:	bd80      	pop	{r7, pc}
 8012e9c:	40009800 	.word	0x40009800

08012ea0 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b084      	sub	sp, #16
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
 8012ea8:	000a      	movs	r2, r1
 8012eaa:	1cbb      	adds	r3, r7, #2
 8012eac:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8012eae:	230a      	movs	r3, #10
 8012eb0:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8012eb2:	e002      	b.n	8012eba <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8012eb4:	68fb      	ldr	r3, [r7, #12]
 8012eb6:	3b01      	subs	r3, #1
 8012eb8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d1f9      	bne.n	8012eb4 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8012ec0:	1cbb      	adds	r3, r7, #2
 8012ec2:	881b      	ldrh	r3, [r3, #0]
 8012ec4:	00db      	lsls	r3, r3, #3
 8012ec6:	4a06      	ldr	r2, [pc, #24]	@ (8012ee0 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8012ec8:	4694      	mov	ip, r2
 8012eca:	4463      	add	r3, ip
 8012ecc:	685b      	ldr	r3, [r3, #4]
 8012ece:	0c1b      	lsrs	r3, r3, #16
 8012ed0:	b29b      	uxth	r3, r3
 8012ed2:	059b      	lsls	r3, r3, #22
 8012ed4:	0d9b      	lsrs	r3, r3, #22
 8012ed6:	b29b      	uxth	r3, r3
}
 8012ed8:	0018      	movs	r0, r3
 8012eda:	46bd      	mov	sp, r7
 8012edc:	b004      	add	sp, #16
 8012ede:	bd80      	pop	{r7, pc}
 8012ee0:	40009800 	.word	0x40009800

08012ee4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8012ee4:	b590      	push	{r4, r7, lr}
 8012ee6:	b085      	sub	sp, #20
 8012ee8:	af00      	add	r7, sp, #0
 8012eea:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d101      	bne.n	8012ef6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8012ef2:	2301      	movs	r3, #1
 8012ef4:	e0e4      	b.n	80130c0 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	4a73      	ldr	r2, [pc, #460]	@ (80130c8 <HAL_PCD_Init+0x1e4>)
 8012efa:	5c9b      	ldrb	r3, [r3, r2]
 8012efc:	b2db      	uxtb	r3, r3
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d108      	bne.n	8012f14 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8012f02:	687a      	ldr	r2, [r7, #4]
 8012f04:	23a4      	movs	r3, #164	@ 0xa4
 8012f06:	009b      	lsls	r3, r3, #2
 8012f08:	2100      	movs	r1, #0
 8012f0a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	0018      	movs	r0, r3
 8012f10:	f7f1 fffe 	bl	8004f10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	4a6c      	ldr	r2, [pc, #432]	@ (80130c8 <HAL_PCD_Init+0x1e4>)
 8012f18:	2103      	movs	r1, #3
 8012f1a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	0018      	movs	r0, r3
 8012f22:	f006 fbbb 	bl	801969c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012f26:	230f      	movs	r3, #15
 8012f28:	18fb      	adds	r3, r7, r3
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	701a      	strb	r2, [r3, #0]
 8012f2e:	e047      	b.n	8012fc0 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8012f30:	200f      	movs	r0, #15
 8012f32:	183b      	adds	r3, r7, r0
 8012f34:	781a      	ldrb	r2, [r3, #0]
 8012f36:	6879      	ldr	r1, [r7, #4]
 8012f38:	0013      	movs	r3, r2
 8012f3a:	009b      	lsls	r3, r3, #2
 8012f3c:	189b      	adds	r3, r3, r2
 8012f3e:	00db      	lsls	r3, r3, #3
 8012f40:	18cb      	adds	r3, r1, r3
 8012f42:	3311      	adds	r3, #17
 8012f44:	2201      	movs	r2, #1
 8012f46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8012f48:	183b      	adds	r3, r7, r0
 8012f4a:	781a      	ldrb	r2, [r3, #0]
 8012f4c:	6879      	ldr	r1, [r7, #4]
 8012f4e:	0013      	movs	r3, r2
 8012f50:	009b      	lsls	r3, r3, #2
 8012f52:	189b      	adds	r3, r3, r2
 8012f54:	00db      	lsls	r3, r3, #3
 8012f56:	18cb      	adds	r3, r1, r3
 8012f58:	3310      	adds	r3, #16
 8012f5a:	183a      	adds	r2, r7, r0
 8012f5c:	7812      	ldrb	r2, [r2, #0]
 8012f5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8012f60:	183b      	adds	r3, r7, r0
 8012f62:	781a      	ldrb	r2, [r3, #0]
 8012f64:	6879      	ldr	r1, [r7, #4]
 8012f66:	0013      	movs	r3, r2
 8012f68:	009b      	lsls	r3, r3, #2
 8012f6a:	189b      	adds	r3, r3, r2
 8012f6c:	00db      	lsls	r3, r3, #3
 8012f6e:	18cb      	adds	r3, r1, r3
 8012f70:	3313      	adds	r3, #19
 8012f72:	2200      	movs	r2, #0
 8012f74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8012f76:	183b      	adds	r3, r7, r0
 8012f78:	781a      	ldrb	r2, [r3, #0]
 8012f7a:	6879      	ldr	r1, [r7, #4]
 8012f7c:	0013      	movs	r3, r2
 8012f7e:	009b      	lsls	r3, r3, #2
 8012f80:	189b      	adds	r3, r3, r2
 8012f82:	00db      	lsls	r3, r3, #3
 8012f84:	18cb      	adds	r3, r1, r3
 8012f86:	3320      	adds	r3, #32
 8012f88:	2200      	movs	r2, #0
 8012f8a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8012f8c:	183b      	adds	r3, r7, r0
 8012f8e:	781a      	ldrb	r2, [r3, #0]
 8012f90:	6879      	ldr	r1, [r7, #4]
 8012f92:	0013      	movs	r3, r2
 8012f94:	009b      	lsls	r3, r3, #2
 8012f96:	189b      	adds	r3, r3, r2
 8012f98:	00db      	lsls	r3, r3, #3
 8012f9a:	18cb      	adds	r3, r1, r3
 8012f9c:	3324      	adds	r3, #36	@ 0x24
 8012f9e:	2200      	movs	r2, #0
 8012fa0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8012fa2:	183b      	adds	r3, r7, r0
 8012fa4:	781b      	ldrb	r3, [r3, #0]
 8012fa6:	6879      	ldr	r1, [r7, #4]
 8012fa8:	1c5a      	adds	r2, r3, #1
 8012faa:	0013      	movs	r3, r2
 8012fac:	009b      	lsls	r3, r3, #2
 8012fae:	189b      	adds	r3, r3, r2
 8012fb0:	00db      	lsls	r3, r3, #3
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012fb6:	183b      	adds	r3, r7, r0
 8012fb8:	781a      	ldrb	r2, [r3, #0]
 8012fba:	183b      	adds	r3, r7, r0
 8012fbc:	3201      	adds	r2, #1
 8012fbe:	701a      	strb	r2, [r3, #0]
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	791b      	ldrb	r3, [r3, #4]
 8012fc4:	210f      	movs	r1, #15
 8012fc6:	187a      	adds	r2, r7, r1
 8012fc8:	7812      	ldrb	r2, [r2, #0]
 8012fca:	429a      	cmp	r2, r3
 8012fcc:	d3b0      	bcc.n	8012f30 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012fce:	187b      	adds	r3, r7, r1
 8012fd0:	2200      	movs	r2, #0
 8012fd2:	701a      	strb	r2, [r3, #0]
 8012fd4:	e056      	b.n	8013084 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8012fd6:	240f      	movs	r4, #15
 8012fd8:	193b      	adds	r3, r7, r4
 8012fda:	781a      	ldrb	r2, [r3, #0]
 8012fdc:	6878      	ldr	r0, [r7, #4]
 8012fde:	2352      	movs	r3, #82	@ 0x52
 8012fe0:	33ff      	adds	r3, #255	@ 0xff
 8012fe2:	0019      	movs	r1, r3
 8012fe4:	0013      	movs	r3, r2
 8012fe6:	009b      	lsls	r3, r3, #2
 8012fe8:	189b      	adds	r3, r3, r2
 8012fea:	00db      	lsls	r3, r3, #3
 8012fec:	18c3      	adds	r3, r0, r3
 8012fee:	185b      	adds	r3, r3, r1
 8012ff0:	2200      	movs	r2, #0
 8012ff2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8012ff4:	193b      	adds	r3, r7, r4
 8012ff6:	781a      	ldrb	r2, [r3, #0]
 8012ff8:	6878      	ldr	r0, [r7, #4]
 8012ffa:	23a8      	movs	r3, #168	@ 0xa8
 8012ffc:	0059      	lsls	r1, r3, #1
 8012ffe:	0013      	movs	r3, r2
 8013000:	009b      	lsls	r3, r3, #2
 8013002:	189b      	adds	r3, r3, r2
 8013004:	00db      	lsls	r3, r3, #3
 8013006:	18c3      	adds	r3, r0, r3
 8013008:	185b      	adds	r3, r3, r1
 801300a:	193a      	adds	r2, r7, r4
 801300c:	7812      	ldrb	r2, [r2, #0]
 801300e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8013010:	193b      	adds	r3, r7, r4
 8013012:	781a      	ldrb	r2, [r3, #0]
 8013014:	6878      	ldr	r0, [r7, #4]
 8013016:	2354      	movs	r3, #84	@ 0x54
 8013018:	33ff      	adds	r3, #255	@ 0xff
 801301a:	0019      	movs	r1, r3
 801301c:	0013      	movs	r3, r2
 801301e:	009b      	lsls	r3, r3, #2
 8013020:	189b      	adds	r3, r3, r2
 8013022:	00db      	lsls	r3, r3, #3
 8013024:	18c3      	adds	r3, r0, r3
 8013026:	185b      	adds	r3, r3, r1
 8013028:	2200      	movs	r2, #0
 801302a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 801302c:	193b      	adds	r3, r7, r4
 801302e:	781a      	ldrb	r2, [r3, #0]
 8013030:	6878      	ldr	r0, [r7, #4]
 8013032:	23b0      	movs	r3, #176	@ 0xb0
 8013034:	0059      	lsls	r1, r3, #1
 8013036:	0013      	movs	r3, r2
 8013038:	009b      	lsls	r3, r3, #2
 801303a:	189b      	adds	r3, r3, r2
 801303c:	00db      	lsls	r3, r3, #3
 801303e:	18c3      	adds	r3, r0, r3
 8013040:	185b      	adds	r3, r3, r1
 8013042:	2200      	movs	r2, #0
 8013044:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8013046:	193b      	adds	r3, r7, r4
 8013048:	781a      	ldrb	r2, [r3, #0]
 801304a:	6878      	ldr	r0, [r7, #4]
 801304c:	23b2      	movs	r3, #178	@ 0xb2
 801304e:	0059      	lsls	r1, r3, #1
 8013050:	0013      	movs	r3, r2
 8013052:	009b      	lsls	r3, r3, #2
 8013054:	189b      	adds	r3, r3, r2
 8013056:	00db      	lsls	r3, r3, #3
 8013058:	18c3      	adds	r3, r0, r3
 801305a:	185b      	adds	r3, r3, r1
 801305c:	2200      	movs	r2, #0
 801305e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8013060:	193b      	adds	r3, r7, r4
 8013062:	781a      	ldrb	r2, [r3, #0]
 8013064:	6878      	ldr	r0, [r7, #4]
 8013066:	23b4      	movs	r3, #180	@ 0xb4
 8013068:	0059      	lsls	r1, r3, #1
 801306a:	0013      	movs	r3, r2
 801306c:	009b      	lsls	r3, r3, #2
 801306e:	189b      	adds	r3, r3, r2
 8013070:	00db      	lsls	r3, r3, #3
 8013072:	18c3      	adds	r3, r0, r3
 8013074:	185b      	adds	r3, r3, r1
 8013076:	2200      	movs	r2, #0
 8013078:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801307a:	193b      	adds	r3, r7, r4
 801307c:	781a      	ldrb	r2, [r3, #0]
 801307e:	193b      	adds	r3, r7, r4
 8013080:	3201      	adds	r2, #1
 8013082:	701a      	strb	r2, [r3, #0]
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	791b      	ldrb	r3, [r3, #4]
 8013088:	220f      	movs	r2, #15
 801308a:	18ba      	adds	r2, r7, r2
 801308c:	7812      	ldrb	r2, [r2, #0]
 801308e:	429a      	cmp	r2, r3
 8013090:	d3a1      	bcc.n	8012fd6 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	6818      	ldr	r0, [r3, #0]
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	6859      	ldr	r1, [r3, #4]
 801309a:	689a      	ldr	r2, [r3, #8]
 801309c:	f006 fb2a 	bl	80196f4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	2200      	movs	r2, #0
 80130a4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	4a07      	ldr	r2, [pc, #28]	@ (80130c8 <HAL_PCD_Init+0x1e4>)
 80130aa:	2101      	movs	r1, #1
 80130ac:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	7a9b      	ldrb	r3, [r3, #10]
 80130b2:	2b01      	cmp	r3, #1
 80130b4:	d103      	bne.n	80130be <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	0018      	movs	r0, r3
 80130ba:	f001 fc6d 	bl	8014998 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80130be:	2300      	movs	r3, #0
}
 80130c0:	0018      	movs	r0, r3
 80130c2:	46bd      	mov	sp, r7
 80130c4:	b005      	add	sp, #20
 80130c6:	bd90      	pop	{r4, r7, pc}
 80130c8:	00000291 	.word	0x00000291

080130cc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80130cc:	b580      	push	{r7, lr}
 80130ce:	b082      	sub	sp, #8
 80130d0:	af00      	add	r7, sp, #0
 80130d2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80130d4:	687a      	ldr	r2, [r7, #4]
 80130d6:	23a4      	movs	r3, #164	@ 0xa4
 80130d8:	009b      	lsls	r3, r3, #2
 80130da:	5cd3      	ldrb	r3, [r2, r3]
 80130dc:	2b01      	cmp	r3, #1
 80130de:	d101      	bne.n	80130e4 <HAL_PCD_Start+0x18>
 80130e0:	2302      	movs	r3, #2
 80130e2:	e014      	b.n	801310e <HAL_PCD_Start+0x42>
 80130e4:	687a      	ldr	r2, [r7, #4]
 80130e6:	23a4      	movs	r3, #164	@ 0xa4
 80130e8:	009b      	lsls	r3, r3, #2
 80130ea:	2101      	movs	r1, #1
 80130ec:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	0018      	movs	r0, r3
 80130f4:	f006 fabe 	bl	8019674 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	0018      	movs	r0, r3
 80130fe:	f007 ffda 	bl	801b0b6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8013102:	687a      	ldr	r2, [r7, #4]
 8013104:	23a4      	movs	r3, #164	@ 0xa4
 8013106:	009b      	lsls	r3, r3, #2
 8013108:	2100      	movs	r1, #0
 801310a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 801310c:	2300      	movs	r3, #0
}
 801310e:	0018      	movs	r0, r3
 8013110:	46bd      	mov	sp, r7
 8013112:	b002      	add	sp, #8
 8013114:	bd80      	pop	{r7, pc}

08013116 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8013116:	b580      	push	{r7, lr}
 8013118:	b082      	sub	sp, #8
 801311a:	af00      	add	r7, sp, #0
 801311c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 801311e:	687a      	ldr	r2, [r7, #4]
 8013120:	23a4      	movs	r3, #164	@ 0xa4
 8013122:	009b      	lsls	r3, r3, #2
 8013124:	5cd3      	ldrb	r3, [r2, r3]
 8013126:	2b01      	cmp	r3, #1
 8013128:	d101      	bne.n	801312e <HAL_PCD_Stop+0x18>
 801312a:	2302      	movs	r3, #2
 801312c:	e014      	b.n	8013158 <HAL_PCD_Stop+0x42>
 801312e:	687a      	ldr	r2, [r7, #4]
 8013130:	23a4      	movs	r3, #164	@ 0xa4
 8013132:	009b      	lsls	r3, r3, #2
 8013134:	2101      	movs	r1, #1
 8013136:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	0018      	movs	r0, r3
 801313e:	f006 faad 	bl	801969c <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	0018      	movs	r0, r3
 8013148:	f007 ffc6 	bl	801b0d8 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 801314c:	687a      	ldr	r2, [r7, #4]
 801314e:	23a4      	movs	r3, #164	@ 0xa4
 8013150:	009b      	lsls	r3, r3, #2
 8013152:	2100      	movs	r1, #0
 8013154:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8013156:	2300      	movs	r3, #0
}
 8013158:	0018      	movs	r0, r3
 801315a:	46bd      	mov	sp, r7
 801315c:	b002      	add	sp, #8
 801315e:	bd80      	pop	{r7, pc}

08013160 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8013160:	b580      	push	{r7, lr}
 8013162:	b084      	sub	sp, #16
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	0018      	movs	r0, r3
 801316e:	f007 ffc5 	bl	801b0fc <USB_ReadInterrupts>
 8013172:	0003      	movs	r3, r0
 8013174:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8013176:	68fa      	ldr	r2, [r7, #12]
 8013178:	2380      	movs	r3, #128	@ 0x80
 801317a:	021b      	lsls	r3, r3, #8
 801317c:	4013      	ands	r3, r2
 801317e:	d004      	beq.n	801318a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	0018      	movs	r0, r3
 8013184:	f000 fb94 	bl	80138b0 <PCD_EP_ISR_Handler>

    return;
 8013188:	e0e3      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 801318a:	68fa      	ldr	r2, [r7, #12]
 801318c:	2380      	movs	r3, #128	@ 0x80
 801318e:	00db      	lsls	r3, r3, #3
 8013190:	4013      	ands	r3, r2
 8013192:	d011      	beq.n	80131b8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	496e      	ldr	r1, [pc, #440]	@ (8013358 <HAL_PCD_IRQHandler+0x1f8>)
 80131a0:	400a      	ands	r2, r1
 80131a2:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	0018      	movs	r0, r3
 80131a8:	f00b fa0a 	bl	801e5c0 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	2100      	movs	r1, #0
 80131b0:	0018      	movs	r0, r3
 80131b2:	f000 f8e1 	bl	8013378 <HAL_PCD_SetAddress>

    return;
 80131b6:	e0cc      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80131b8:	68fa      	ldr	r2, [r7, #12]
 80131ba:	2380      	movs	r3, #128	@ 0x80
 80131bc:	01db      	lsls	r3, r3, #7
 80131be:	4013      	ands	r3, r2
 80131c0:	d008      	beq.n	80131d4 <HAL_PCD_IRQHandler+0x74>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	681b      	ldr	r3, [r3, #0]
 80131cc:	4963      	ldr	r1, [pc, #396]	@ (801335c <HAL_PCD_IRQHandler+0x1fc>)
 80131ce:	400a      	ands	r2, r1
 80131d0:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80131d2:	e0be      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80131d4:	68fa      	ldr	r2, [r7, #12]
 80131d6:	2380      	movs	r3, #128	@ 0x80
 80131d8:	019b      	lsls	r3, r3, #6
 80131da:	4013      	ands	r3, r2
 80131dc:	d008      	beq.n	80131f0 <HAL_PCD_IRQHandler+0x90>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	495d      	ldr	r1, [pc, #372]	@ (8013360 <HAL_PCD_IRQHandler+0x200>)
 80131ea:	400a      	ands	r2, r1
 80131ec:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80131ee:	e0b0      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80131f0:	68fa      	ldr	r2, [r7, #12]
 80131f2:	2380      	movs	r3, #128	@ 0x80
 80131f4:	015b      	lsls	r3, r3, #5
 80131f6:	4013      	ands	r3, r2
 80131f8:	d02c      	beq.n	8013254 <HAL_PCD_IRQHandler+0xf4>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	2104      	movs	r1, #4
 8013206:	438a      	bics	r2, r1
 8013208:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	2108      	movs	r1, #8
 8013216:	438a      	bics	r2, r1
 8013218:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 801321a:	687a      	ldr	r2, [r7, #4]
 801321c:	23b2      	movs	r3, #178	@ 0xb2
 801321e:	009b      	lsls	r3, r3, #2
 8013220:	5cd3      	ldrb	r3, [r2, r3]
 8013222:	2b01      	cmp	r3, #1
 8013224:	d109      	bne.n	801323a <HAL_PCD_IRQHandler+0xda>
    {
      hpcd->LPM_State = LPM_L0;
 8013226:	687a      	ldr	r2, [r7, #4]
 8013228:	23b2      	movs	r3, #178	@ 0xb2
 801322a:	009b      	lsls	r3, r3, #2
 801322c:	2100      	movs	r1, #0
 801322e:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	2100      	movs	r1, #0
 8013234:	0018      	movs	r0, r3
 8013236:	f001 fbd1 	bl	80149dc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	0018      	movs	r0, r3
 801323e:	f00b fa01 	bl	801e644 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	4945      	ldr	r1, [pc, #276]	@ (8013364 <HAL_PCD_IRQHandler+0x204>)
 801324e:	400a      	ands	r2, r1
 8013250:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8013252:	e07e      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8013254:	68fa      	ldr	r2, [r7, #12]
 8013256:	2380      	movs	r3, #128	@ 0x80
 8013258:	011b      	lsls	r3, r3, #4
 801325a:	4013      	ands	r3, r2
 801325c:	d01c      	beq.n	8013298 <HAL_PCD_IRQHandler+0x138>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	2108      	movs	r1, #8
 801326a:	430a      	orrs	r2, r1
 801326c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	493b      	ldr	r1, [pc, #236]	@ (8013368 <HAL_PCD_IRQHandler+0x208>)
 801327a:	400a      	ands	r2, r1
 801327c:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	2104      	movs	r1, #4
 801328a:	430a      	orrs	r2, r1
 801328c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	0018      	movs	r0, r3
 8013292:	f00b f9bf 	bl	801e614 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8013296:	e05c      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	2280      	movs	r2, #128	@ 0x80
 801329c:	4013      	ands	r3, r2
 801329e:	d038      	beq.n	8013312 <HAL_PCD_IRQHandler+0x1b2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	4930      	ldr	r1, [pc, #192]	@ (801336c <HAL_PCD_IRQHandler+0x20c>)
 80132ac:	400a      	ands	r2, r1
 80132ae:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80132b0:	687a      	ldr	r2, [r7, #4]
 80132b2:	23b2      	movs	r3, #178	@ 0xb2
 80132b4:	009b      	lsls	r3, r3, #2
 80132b6:	5cd3      	ldrb	r3, [r2, r3]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d125      	bne.n	8013308 <HAL_PCD_IRQHandler+0x1a8>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	681b      	ldr	r3, [r3, #0]
 80132c6:	2104      	movs	r1, #4
 80132c8:	430a      	orrs	r2, r1
 80132ca:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	2108      	movs	r1, #8
 80132d8:	430a      	orrs	r2, r1
 80132da:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80132dc:	687a      	ldr	r2, [r7, #4]
 80132de:	23b2      	movs	r3, #178	@ 0xb2
 80132e0:	009b      	lsls	r3, r3, #2
 80132e2:	2101      	movs	r1, #1
 80132e4:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80132ec:	089b      	lsrs	r3, r3, #2
 80132ee:	223c      	movs	r2, #60	@ 0x3c
 80132f0:	4013      	ands	r3, r2
 80132f2:	0019      	movs	r1, r3
 80132f4:	687a      	ldr	r2, [r7, #4]
 80132f6:	23b3      	movs	r3, #179	@ 0xb3
 80132f8:	009b      	lsls	r3, r3, #2
 80132fa:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	2101      	movs	r1, #1
 8013300:	0018      	movs	r0, r3
 8013302:	f001 fb6b 	bl	80149dc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8013306:	e024      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
      HAL_PCD_SuspendCallback(hpcd);
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	0018      	movs	r0, r3
 801330c:	f00b f982 	bl	801e614 <HAL_PCD_SuspendCallback>
    return;
 8013310:	e01f      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8013312:	68fa      	ldr	r2, [r7, #12]
 8013314:	2380      	movs	r3, #128	@ 0x80
 8013316:	009b      	lsls	r3, r3, #2
 8013318:	4013      	ands	r3, r2
 801331a:	d00c      	beq.n	8013336 <HAL_PCD_IRQHandler+0x1d6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	4912      	ldr	r1, [pc, #72]	@ (8013370 <HAL_PCD_IRQHandler+0x210>)
 8013328:	400a      	ands	r2, r1
 801332a:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	0018      	movs	r0, r3
 8013330:	f00b f9a0 	bl	801e674 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8013334:	e00d      	b.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8013336:	68fa      	ldr	r2, [r7, #12]
 8013338:	2380      	movs	r3, #128	@ 0x80
 801333a:	005b      	lsls	r3, r3, #1
 801333c:	4013      	ands	r3, r2
 801333e:	d008      	beq.n	8013352 <HAL_PCD_IRQHandler+0x1f2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	681b      	ldr	r3, [r3, #0]
 8013344:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	490a      	ldr	r1, [pc, #40]	@ (8013374 <HAL_PCD_IRQHandler+0x214>)
 801334c:	400a      	ands	r2, r1
 801334e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8013350:	46c0      	nop			@ (mov r8, r8)
  }
}
 8013352:	46bd      	mov	sp, r7
 8013354:	b004      	add	sp, #16
 8013356:	bd80      	pop	{r7, pc}
 8013358:	0000fbff 	.word	0x0000fbff
 801335c:	0000bfff 	.word	0x0000bfff
 8013360:	0000dfff 	.word	0x0000dfff
 8013364:	0000efff 	.word	0x0000efff
 8013368:	0000f7ff 	.word	0x0000f7ff
 801336c:	0000ff7f 	.word	0x0000ff7f
 8013370:	0000fdff 	.word	0x0000fdff
 8013374:	0000feff 	.word	0x0000feff

08013378 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8013378:	b580      	push	{r7, lr}
 801337a:	b082      	sub	sp, #8
 801337c:	af00      	add	r7, sp, #0
 801337e:	6078      	str	r0, [r7, #4]
 8013380:	000a      	movs	r2, r1
 8013382:	1cfb      	adds	r3, r7, #3
 8013384:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8013386:	687a      	ldr	r2, [r7, #4]
 8013388:	23a4      	movs	r3, #164	@ 0xa4
 801338a:	009b      	lsls	r3, r3, #2
 801338c:	5cd3      	ldrb	r3, [r2, r3]
 801338e:	2b01      	cmp	r3, #1
 8013390:	d101      	bne.n	8013396 <HAL_PCD_SetAddress+0x1e>
 8013392:	2302      	movs	r3, #2
 8013394:	e016      	b.n	80133c4 <HAL_PCD_SetAddress+0x4c>
 8013396:	687a      	ldr	r2, [r7, #4]
 8013398:	23a4      	movs	r3, #164	@ 0xa4
 801339a:	009b      	lsls	r3, r3, #2
 801339c:	2101      	movs	r1, #1
 801339e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	1cfa      	adds	r2, r7, #3
 80133a4:	7812      	ldrb	r2, [r2, #0]
 80133a6:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	681a      	ldr	r2, [r3, #0]
 80133ac:	1cfb      	adds	r3, r7, #3
 80133ae:	781b      	ldrb	r3, [r3, #0]
 80133b0:	0019      	movs	r1, r3
 80133b2:	0010      	movs	r0, r2
 80133b4:	f007 fe6c 	bl	801b090 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80133b8:	687a      	ldr	r2, [r7, #4]
 80133ba:	23a4      	movs	r3, #164	@ 0xa4
 80133bc:	009b      	lsls	r3, r3, #2
 80133be:	2100      	movs	r1, #0
 80133c0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80133c2:	2300      	movs	r3, #0
}
 80133c4:	0018      	movs	r0, r3
 80133c6:	46bd      	mov	sp, r7
 80133c8:	b002      	add	sp, #8
 80133ca:	bd80      	pop	{r7, pc}

080133cc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80133cc:	b590      	push	{r4, r7, lr}
 80133ce:	b085      	sub	sp, #20
 80133d0:	af00      	add	r7, sp, #0
 80133d2:	6078      	str	r0, [r7, #4]
 80133d4:	000c      	movs	r4, r1
 80133d6:	0010      	movs	r0, r2
 80133d8:	0019      	movs	r1, r3
 80133da:	1cfb      	adds	r3, r7, #3
 80133dc:	1c22      	adds	r2, r4, #0
 80133de:	701a      	strb	r2, [r3, #0]
 80133e0:	003b      	movs	r3, r7
 80133e2:	1c02      	adds	r2, r0, #0
 80133e4:	801a      	strh	r2, [r3, #0]
 80133e6:	1cbb      	adds	r3, r7, #2
 80133e8:	1c0a      	adds	r2, r1, #0
 80133ea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80133ec:	230b      	movs	r3, #11
 80133ee:	18fb      	adds	r3, r7, r3
 80133f0:	2200      	movs	r2, #0
 80133f2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80133f4:	1cfb      	adds	r3, r7, #3
 80133f6:	781b      	ldrb	r3, [r3, #0]
 80133f8:	b25b      	sxtb	r3, r3
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	da0f      	bge.n	801341e <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80133fe:	1cfb      	adds	r3, r7, #3
 8013400:	781b      	ldrb	r3, [r3, #0]
 8013402:	2207      	movs	r2, #7
 8013404:	401a      	ands	r2, r3
 8013406:	0013      	movs	r3, r2
 8013408:	009b      	lsls	r3, r3, #2
 801340a:	189b      	adds	r3, r3, r2
 801340c:	00db      	lsls	r3, r3, #3
 801340e:	3310      	adds	r3, #16
 8013410:	687a      	ldr	r2, [r7, #4]
 8013412:	18d3      	adds	r3, r2, r3
 8013414:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	2201      	movs	r2, #1
 801341a:	705a      	strb	r2, [r3, #1]
 801341c:	e00f      	b.n	801343e <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801341e:	1cfb      	adds	r3, r7, #3
 8013420:	781b      	ldrb	r3, [r3, #0]
 8013422:	2207      	movs	r2, #7
 8013424:	401a      	ands	r2, r3
 8013426:	0013      	movs	r3, r2
 8013428:	009b      	lsls	r3, r3, #2
 801342a:	189b      	adds	r3, r3, r2
 801342c:	00db      	lsls	r3, r3, #3
 801342e:	3351      	adds	r3, #81	@ 0x51
 8013430:	33ff      	adds	r3, #255	@ 0xff
 8013432:	687a      	ldr	r2, [r7, #4]
 8013434:	18d3      	adds	r3, r2, r3
 8013436:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	2200      	movs	r2, #0
 801343c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 801343e:	1cfb      	adds	r3, r7, #3
 8013440:	781b      	ldrb	r3, [r3, #0]
 8013442:	2207      	movs	r2, #7
 8013444:	4013      	ands	r3, r2
 8013446:	b2da      	uxtb	r2, r3
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 801344c:	003b      	movs	r3, r7
 801344e:	881b      	ldrh	r3, [r3, #0]
 8013450:	055b      	lsls	r3, r3, #21
 8013452:	0d5a      	lsrs	r2, r3, #21
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	1cba      	adds	r2, r7, #2
 801345c:	7812      	ldrb	r2, [r2, #0]
 801345e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8013460:	1cbb      	adds	r3, r7, #2
 8013462:	781b      	ldrb	r3, [r3, #0]
 8013464:	2b02      	cmp	r3, #2
 8013466:	d102      	bne.n	801346e <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	2200      	movs	r2, #0
 801346c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 801346e:	687a      	ldr	r2, [r7, #4]
 8013470:	23a4      	movs	r3, #164	@ 0xa4
 8013472:	009b      	lsls	r3, r3, #2
 8013474:	5cd3      	ldrb	r3, [r2, r3]
 8013476:	2b01      	cmp	r3, #1
 8013478:	d101      	bne.n	801347e <HAL_PCD_EP_Open+0xb2>
 801347a:	2302      	movs	r3, #2
 801347c:	e013      	b.n	80134a6 <HAL_PCD_EP_Open+0xda>
 801347e:	687a      	ldr	r2, [r7, #4]
 8013480:	23a4      	movs	r3, #164	@ 0xa4
 8013482:	009b      	lsls	r3, r3, #2
 8013484:	2101      	movs	r1, #1
 8013486:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	68fa      	ldr	r2, [r7, #12]
 801348e:	0011      	movs	r1, r2
 8013490:	0018      	movs	r0, r3
 8013492:	f006 f965 	bl	8019760 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8013496:	687a      	ldr	r2, [r7, #4]
 8013498:	23a4      	movs	r3, #164	@ 0xa4
 801349a:	009b      	lsls	r3, r3, #2
 801349c:	2100      	movs	r1, #0
 801349e:	54d1      	strb	r1, [r2, r3]

  return ret;
 80134a0:	230b      	movs	r3, #11
 80134a2:	18fb      	adds	r3, r7, r3
 80134a4:	781b      	ldrb	r3, [r3, #0]
}
 80134a6:	0018      	movs	r0, r3
 80134a8:	46bd      	mov	sp, r7
 80134aa:	b005      	add	sp, #20
 80134ac:	bd90      	pop	{r4, r7, pc}

080134ae <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80134ae:	b580      	push	{r7, lr}
 80134b0:	b084      	sub	sp, #16
 80134b2:	af00      	add	r7, sp, #0
 80134b4:	6078      	str	r0, [r7, #4]
 80134b6:	000a      	movs	r2, r1
 80134b8:	1cfb      	adds	r3, r7, #3
 80134ba:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80134bc:	1cfb      	adds	r3, r7, #3
 80134be:	781b      	ldrb	r3, [r3, #0]
 80134c0:	b25b      	sxtb	r3, r3
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	da0f      	bge.n	80134e6 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80134c6:	1cfb      	adds	r3, r7, #3
 80134c8:	781b      	ldrb	r3, [r3, #0]
 80134ca:	2207      	movs	r2, #7
 80134cc:	401a      	ands	r2, r3
 80134ce:	0013      	movs	r3, r2
 80134d0:	009b      	lsls	r3, r3, #2
 80134d2:	189b      	adds	r3, r3, r2
 80134d4:	00db      	lsls	r3, r3, #3
 80134d6:	3310      	adds	r3, #16
 80134d8:	687a      	ldr	r2, [r7, #4]
 80134da:	18d3      	adds	r3, r2, r3
 80134dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	2201      	movs	r2, #1
 80134e2:	705a      	strb	r2, [r3, #1]
 80134e4:	e00f      	b.n	8013506 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80134e6:	1cfb      	adds	r3, r7, #3
 80134e8:	781b      	ldrb	r3, [r3, #0]
 80134ea:	2207      	movs	r2, #7
 80134ec:	401a      	ands	r2, r3
 80134ee:	0013      	movs	r3, r2
 80134f0:	009b      	lsls	r3, r3, #2
 80134f2:	189b      	adds	r3, r3, r2
 80134f4:	00db      	lsls	r3, r3, #3
 80134f6:	3351      	adds	r3, #81	@ 0x51
 80134f8:	33ff      	adds	r3, #255	@ 0xff
 80134fa:	687a      	ldr	r2, [r7, #4]
 80134fc:	18d3      	adds	r3, r2, r3
 80134fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	2200      	movs	r2, #0
 8013504:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8013506:	1cfb      	adds	r3, r7, #3
 8013508:	781b      	ldrb	r3, [r3, #0]
 801350a:	2207      	movs	r2, #7
 801350c:	4013      	ands	r3, r2
 801350e:	b2da      	uxtb	r2, r3
 8013510:	68fb      	ldr	r3, [r7, #12]
 8013512:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013514:	687a      	ldr	r2, [r7, #4]
 8013516:	23a4      	movs	r3, #164	@ 0xa4
 8013518:	009b      	lsls	r3, r3, #2
 801351a:	5cd3      	ldrb	r3, [r2, r3]
 801351c:	2b01      	cmp	r3, #1
 801351e:	d101      	bne.n	8013524 <HAL_PCD_EP_Close+0x76>
 8013520:	2302      	movs	r3, #2
 8013522:	e011      	b.n	8013548 <HAL_PCD_EP_Close+0x9a>
 8013524:	687a      	ldr	r2, [r7, #4]
 8013526:	23a4      	movs	r3, #164	@ 0xa4
 8013528:	009b      	lsls	r3, r3, #2
 801352a:	2101      	movs	r1, #1
 801352c:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	68fa      	ldr	r2, [r7, #12]
 8013534:	0011      	movs	r1, r2
 8013536:	0018      	movs	r0, r3
 8013538:	f006 fd78 	bl	801a02c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 801353c:	687a      	ldr	r2, [r7, #4]
 801353e:	23a4      	movs	r3, #164	@ 0xa4
 8013540:	009b      	lsls	r3, r3, #2
 8013542:	2100      	movs	r1, #0
 8013544:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8013546:	2300      	movs	r3, #0
}
 8013548:	0018      	movs	r0, r3
 801354a:	46bd      	mov	sp, r7
 801354c:	b004      	add	sp, #16
 801354e:	bd80      	pop	{r7, pc}

08013550 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8013550:	b580      	push	{r7, lr}
 8013552:	b086      	sub	sp, #24
 8013554:	af00      	add	r7, sp, #0
 8013556:	60f8      	str	r0, [r7, #12]
 8013558:	607a      	str	r2, [r7, #4]
 801355a:	603b      	str	r3, [r7, #0]
 801355c:	200b      	movs	r0, #11
 801355e:	183b      	adds	r3, r7, r0
 8013560:	1c0a      	adds	r2, r1, #0
 8013562:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013564:	0001      	movs	r1, r0
 8013566:	187b      	adds	r3, r7, r1
 8013568:	781b      	ldrb	r3, [r3, #0]
 801356a:	2207      	movs	r2, #7
 801356c:	401a      	ands	r2, r3
 801356e:	0013      	movs	r3, r2
 8013570:	009b      	lsls	r3, r3, #2
 8013572:	189b      	adds	r3, r3, r2
 8013574:	00db      	lsls	r3, r3, #3
 8013576:	3351      	adds	r3, #81	@ 0x51
 8013578:	33ff      	adds	r3, #255	@ 0xff
 801357a:	68fa      	ldr	r2, [r7, #12]
 801357c:	18d3      	adds	r3, r2, r3
 801357e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8013580:	697b      	ldr	r3, [r7, #20]
 8013582:	687a      	ldr	r2, [r7, #4]
 8013584:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8013586:	697b      	ldr	r3, [r7, #20]
 8013588:	683a      	ldr	r2, [r7, #0]
 801358a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 801358c:	697b      	ldr	r3, [r7, #20]
 801358e:	2200      	movs	r2, #0
 8013590:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	2200      	movs	r2, #0
 8013596:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013598:	187b      	adds	r3, r7, r1
 801359a:	781b      	ldrb	r3, [r3, #0]
 801359c:	2207      	movs	r2, #7
 801359e:	4013      	ands	r3, r2
 80135a0:	b2da      	uxtb	r2, r3
 80135a2:	697b      	ldr	r3, [r7, #20]
 80135a4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	697a      	ldr	r2, [r7, #20]
 80135ac:	0011      	movs	r1, r2
 80135ae:	0018      	movs	r0, r3
 80135b0:	f006 fea2 	bl	801a2f8 <USB_EPStartXfer>

  return HAL_OK;
 80135b4:	2300      	movs	r3, #0
}
 80135b6:	0018      	movs	r0, r3
 80135b8:	46bd      	mov	sp, r7
 80135ba:	b006      	add	sp, #24
 80135bc:	bd80      	pop	{r7, pc}

080135be <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80135be:	b580      	push	{r7, lr}
 80135c0:	b082      	sub	sp, #8
 80135c2:	af00      	add	r7, sp, #0
 80135c4:	6078      	str	r0, [r7, #4]
 80135c6:	000a      	movs	r2, r1
 80135c8:	1cfb      	adds	r3, r7, #3
 80135ca:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80135cc:	1cfb      	adds	r3, r7, #3
 80135ce:	781b      	ldrb	r3, [r3, #0]
 80135d0:	2207      	movs	r2, #7
 80135d2:	401a      	ands	r2, r3
 80135d4:	6878      	ldr	r0, [r7, #4]
 80135d6:	23b6      	movs	r3, #182	@ 0xb6
 80135d8:	0059      	lsls	r1, r3, #1
 80135da:	0013      	movs	r3, r2
 80135dc:	009b      	lsls	r3, r3, #2
 80135de:	189b      	adds	r3, r3, r2
 80135e0:	00db      	lsls	r3, r3, #3
 80135e2:	18c3      	adds	r3, r0, r3
 80135e4:	185b      	adds	r3, r3, r1
 80135e6:	681b      	ldr	r3, [r3, #0]
}
 80135e8:	0018      	movs	r0, r3
 80135ea:	46bd      	mov	sp, r7
 80135ec:	b002      	add	sp, #8
 80135ee:	bd80      	pop	{r7, pc}

080135f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80135f0:	b580      	push	{r7, lr}
 80135f2:	b086      	sub	sp, #24
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	60f8      	str	r0, [r7, #12]
 80135f8:	607a      	str	r2, [r7, #4]
 80135fa:	603b      	str	r3, [r7, #0]
 80135fc:	200b      	movs	r0, #11
 80135fe:	183b      	adds	r3, r7, r0
 8013600:	1c0a      	adds	r2, r1, #0
 8013602:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013604:	183b      	adds	r3, r7, r0
 8013606:	781b      	ldrb	r3, [r3, #0]
 8013608:	2207      	movs	r2, #7
 801360a:	401a      	ands	r2, r3
 801360c:	0013      	movs	r3, r2
 801360e:	009b      	lsls	r3, r3, #2
 8013610:	189b      	adds	r3, r3, r2
 8013612:	00db      	lsls	r3, r3, #3
 8013614:	3310      	adds	r3, #16
 8013616:	68fa      	ldr	r2, [r7, #12]
 8013618:	18d3      	adds	r3, r2, r3
 801361a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 801361c:	697b      	ldr	r3, [r7, #20]
 801361e:	687a      	ldr	r2, [r7, #4]
 8013620:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8013622:	697b      	ldr	r3, [r7, #20]
 8013624:	683a      	ldr	r2, [r7, #0]
 8013626:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8013628:	697b      	ldr	r3, [r7, #20]
 801362a:	2224      	movs	r2, #36	@ 0x24
 801362c:	2101      	movs	r1, #1
 801362e:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8013630:	697b      	ldr	r3, [r7, #20]
 8013632:	683a      	ldr	r2, [r7, #0]
 8013634:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8013636:	697b      	ldr	r3, [r7, #20]
 8013638:	2200      	movs	r2, #0
 801363a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 801363c:	697b      	ldr	r3, [r7, #20]
 801363e:	2201      	movs	r2, #1
 8013640:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013642:	183b      	adds	r3, r7, r0
 8013644:	781b      	ldrb	r3, [r3, #0]
 8013646:	2207      	movs	r2, #7
 8013648:	4013      	ands	r3, r2
 801364a:	b2da      	uxtb	r2, r3
 801364c:	697b      	ldr	r3, [r7, #20]
 801364e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	697a      	ldr	r2, [r7, #20]
 8013656:	0011      	movs	r1, r2
 8013658:	0018      	movs	r0, r3
 801365a:	f006 fe4d 	bl	801a2f8 <USB_EPStartXfer>

  return HAL_OK;
 801365e:	2300      	movs	r3, #0
}
 8013660:	0018      	movs	r0, r3
 8013662:	46bd      	mov	sp, r7
 8013664:	b006      	add	sp, #24
 8013666:	bd80      	pop	{r7, pc}

08013668 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013668:	b580      	push	{r7, lr}
 801366a:	b084      	sub	sp, #16
 801366c:	af00      	add	r7, sp, #0
 801366e:	6078      	str	r0, [r7, #4]
 8013670:	000a      	movs	r2, r1
 8013672:	1cfb      	adds	r3, r7, #3
 8013674:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8013676:	1cfb      	adds	r3, r7, #3
 8013678:	781b      	ldrb	r3, [r3, #0]
 801367a:	2207      	movs	r2, #7
 801367c:	4013      	ands	r3, r2
 801367e:	687a      	ldr	r2, [r7, #4]
 8013680:	7912      	ldrb	r2, [r2, #4]
 8013682:	4293      	cmp	r3, r2
 8013684:	d901      	bls.n	801368a <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8013686:	2301      	movs	r3, #1
 8013688:	e046      	b.n	8013718 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 801368a:	1cfb      	adds	r3, r7, #3
 801368c:	781b      	ldrb	r3, [r3, #0]
 801368e:	b25b      	sxtb	r3, r3
 8013690:	2b00      	cmp	r3, #0
 8013692:	da0f      	bge.n	80136b4 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013694:	1cfb      	adds	r3, r7, #3
 8013696:	781b      	ldrb	r3, [r3, #0]
 8013698:	2207      	movs	r2, #7
 801369a:	401a      	ands	r2, r3
 801369c:	0013      	movs	r3, r2
 801369e:	009b      	lsls	r3, r3, #2
 80136a0:	189b      	adds	r3, r3, r2
 80136a2:	00db      	lsls	r3, r3, #3
 80136a4:	3310      	adds	r3, #16
 80136a6:	687a      	ldr	r2, [r7, #4]
 80136a8:	18d3      	adds	r3, r2, r3
 80136aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	2201      	movs	r2, #1
 80136b0:	705a      	strb	r2, [r3, #1]
 80136b2:	e00d      	b.n	80136d0 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80136b4:	1cfb      	adds	r3, r7, #3
 80136b6:	781a      	ldrb	r2, [r3, #0]
 80136b8:	0013      	movs	r3, r2
 80136ba:	009b      	lsls	r3, r3, #2
 80136bc:	189b      	adds	r3, r3, r2
 80136be:	00db      	lsls	r3, r3, #3
 80136c0:	3351      	adds	r3, #81	@ 0x51
 80136c2:	33ff      	adds	r3, #255	@ 0xff
 80136c4:	687a      	ldr	r2, [r7, #4]
 80136c6:	18d3      	adds	r3, r2, r3
 80136c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	2200      	movs	r2, #0
 80136ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	2201      	movs	r2, #1
 80136d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80136d6:	1cfb      	adds	r3, r7, #3
 80136d8:	781b      	ldrb	r3, [r3, #0]
 80136da:	2207      	movs	r2, #7
 80136dc:	4013      	ands	r3, r2
 80136de:	b2da      	uxtb	r2, r3
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80136e4:	687a      	ldr	r2, [r7, #4]
 80136e6:	23a4      	movs	r3, #164	@ 0xa4
 80136e8:	009b      	lsls	r3, r3, #2
 80136ea:	5cd3      	ldrb	r3, [r2, r3]
 80136ec:	2b01      	cmp	r3, #1
 80136ee:	d101      	bne.n	80136f4 <HAL_PCD_EP_SetStall+0x8c>
 80136f0:	2302      	movs	r3, #2
 80136f2:	e011      	b.n	8013718 <HAL_PCD_EP_SetStall+0xb0>
 80136f4:	687a      	ldr	r2, [r7, #4]
 80136f6:	23a4      	movs	r3, #164	@ 0xa4
 80136f8:	009b      	lsls	r3, r3, #2
 80136fa:	2101      	movs	r1, #1
 80136fc:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	68fa      	ldr	r2, [r7, #12]
 8013704:	0011      	movs	r1, r2
 8013706:	0018      	movs	r0, r3
 8013708:	f007 fb7c 	bl	801ae04 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 801370c:	687a      	ldr	r2, [r7, #4]
 801370e:	23a4      	movs	r3, #164	@ 0xa4
 8013710:	009b      	lsls	r3, r3, #2
 8013712:	2100      	movs	r1, #0
 8013714:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8013716:	2300      	movs	r3, #0
}
 8013718:	0018      	movs	r0, r3
 801371a:	46bd      	mov	sp, r7
 801371c:	b004      	add	sp, #16
 801371e:	bd80      	pop	{r7, pc}

08013720 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b084      	sub	sp, #16
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
 8013728:	000a      	movs	r2, r1
 801372a:	1cfb      	adds	r3, r7, #3
 801372c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 801372e:	1cfb      	adds	r3, r7, #3
 8013730:	781b      	ldrb	r3, [r3, #0]
 8013732:	220f      	movs	r2, #15
 8013734:	4013      	ands	r3, r2
 8013736:	687a      	ldr	r2, [r7, #4]
 8013738:	7912      	ldrb	r2, [r2, #4]
 801373a:	4293      	cmp	r3, r2
 801373c:	d901      	bls.n	8013742 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 801373e:	2301      	movs	r3, #1
 8013740:	e048      	b.n	80137d4 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8013742:	1cfb      	adds	r3, r7, #3
 8013744:	781b      	ldrb	r3, [r3, #0]
 8013746:	b25b      	sxtb	r3, r3
 8013748:	2b00      	cmp	r3, #0
 801374a:	da0f      	bge.n	801376c <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801374c:	1cfb      	adds	r3, r7, #3
 801374e:	781b      	ldrb	r3, [r3, #0]
 8013750:	2207      	movs	r2, #7
 8013752:	401a      	ands	r2, r3
 8013754:	0013      	movs	r3, r2
 8013756:	009b      	lsls	r3, r3, #2
 8013758:	189b      	adds	r3, r3, r2
 801375a:	00db      	lsls	r3, r3, #3
 801375c:	3310      	adds	r3, #16
 801375e:	687a      	ldr	r2, [r7, #4]
 8013760:	18d3      	adds	r3, r2, r3
 8013762:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	2201      	movs	r2, #1
 8013768:	705a      	strb	r2, [r3, #1]
 801376a:	e00f      	b.n	801378c <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801376c:	1cfb      	adds	r3, r7, #3
 801376e:	781b      	ldrb	r3, [r3, #0]
 8013770:	2207      	movs	r2, #7
 8013772:	401a      	ands	r2, r3
 8013774:	0013      	movs	r3, r2
 8013776:	009b      	lsls	r3, r3, #2
 8013778:	189b      	adds	r3, r3, r2
 801377a:	00db      	lsls	r3, r3, #3
 801377c:	3351      	adds	r3, #81	@ 0x51
 801377e:	33ff      	adds	r3, #255	@ 0xff
 8013780:	687a      	ldr	r2, [r7, #4]
 8013782:	18d3      	adds	r3, r2, r3
 8013784:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	2200      	movs	r2, #0
 801378a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	2200      	movs	r2, #0
 8013790:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013792:	1cfb      	adds	r3, r7, #3
 8013794:	781b      	ldrb	r3, [r3, #0]
 8013796:	2207      	movs	r2, #7
 8013798:	4013      	ands	r3, r2
 801379a:	b2da      	uxtb	r2, r3
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80137a0:	687a      	ldr	r2, [r7, #4]
 80137a2:	23a4      	movs	r3, #164	@ 0xa4
 80137a4:	009b      	lsls	r3, r3, #2
 80137a6:	5cd3      	ldrb	r3, [r2, r3]
 80137a8:	2b01      	cmp	r3, #1
 80137aa:	d101      	bne.n	80137b0 <HAL_PCD_EP_ClrStall+0x90>
 80137ac:	2302      	movs	r3, #2
 80137ae:	e011      	b.n	80137d4 <HAL_PCD_EP_ClrStall+0xb4>
 80137b0:	687a      	ldr	r2, [r7, #4]
 80137b2:	23a4      	movs	r3, #164	@ 0xa4
 80137b4:	009b      	lsls	r3, r3, #2
 80137b6:	2101      	movs	r1, #1
 80137b8:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	68fa      	ldr	r2, [r7, #12]
 80137c0:	0011      	movs	r1, r2
 80137c2:	0018      	movs	r0, r3
 80137c4:	f007 fb60 	bl	801ae88 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80137c8:	687a      	ldr	r2, [r7, #4]
 80137ca:	23a4      	movs	r3, #164	@ 0xa4
 80137cc:	009b      	lsls	r3, r3, #2
 80137ce:	2100      	movs	r1, #0
 80137d0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80137d2:	2300      	movs	r3, #0
}
 80137d4:	0018      	movs	r0, r3
 80137d6:	46bd      	mov	sp, r7
 80137d8:	b004      	add	sp, #16
 80137da:	bd80      	pop	{r7, pc}

080137dc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80137dc:	b5b0      	push	{r4, r5, r7, lr}
 80137de:	b084      	sub	sp, #16
 80137e0:	af00      	add	r7, sp, #0
 80137e2:	6078      	str	r0, [r7, #4]
 80137e4:	000a      	movs	r2, r1
 80137e6:	1cfb      	adds	r3, r7, #3
 80137e8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80137ea:	1cfb      	adds	r3, r7, #3
 80137ec:	781b      	ldrb	r3, [r3, #0]
 80137ee:	b25b      	sxtb	r3, r3
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	da0c      	bge.n	801380e <HAL_PCD_EP_Abort+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80137f4:	1cfb      	adds	r3, r7, #3
 80137f6:	781b      	ldrb	r3, [r3, #0]
 80137f8:	2207      	movs	r2, #7
 80137fa:	401a      	ands	r2, r3
 80137fc:	0013      	movs	r3, r2
 80137fe:	009b      	lsls	r3, r3, #2
 8013800:	189b      	adds	r3, r3, r2
 8013802:	00db      	lsls	r3, r3, #3
 8013804:	3310      	adds	r3, #16
 8013806:	687a      	ldr	r2, [r7, #4]
 8013808:	18d3      	adds	r3, r2, r3
 801380a:	60fb      	str	r3, [r7, #12]
 801380c:	e00c      	b.n	8013828 <HAL_PCD_EP_Abort+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801380e:	1cfb      	adds	r3, r7, #3
 8013810:	781b      	ldrb	r3, [r3, #0]
 8013812:	2207      	movs	r2, #7
 8013814:	401a      	ands	r2, r3
 8013816:	0013      	movs	r3, r2
 8013818:	009b      	lsls	r3, r3, #2
 801381a:	189b      	adds	r3, r3, r2
 801381c:	00db      	lsls	r3, r3, #3
 801381e:	3351      	adds	r3, #81	@ 0x51
 8013820:	33ff      	adds	r3, #255	@ 0xff
 8013822:	687a      	ldr	r2, [r7, #4]
 8013824:	18d3      	adds	r3, r2, r3
 8013826:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	250b      	movs	r5, #11
 801382e:	197c      	adds	r4, r7, r5
 8013830:	68fa      	ldr	r2, [r7, #12]
 8013832:	0011      	movs	r1, r2
 8013834:	0018      	movs	r0, r3
 8013836:	f007 fbb3 	bl	801afa0 <USB_EPStopXfer>
 801383a:	0003      	movs	r3, r0
 801383c:	7023      	strb	r3, [r4, #0]

  return ret;
 801383e:	197b      	adds	r3, r7, r5
 8013840:	781b      	ldrb	r3, [r3, #0]
}
 8013842:	0018      	movs	r0, r3
 8013844:	46bd      	mov	sp, r7
 8013846:	b004      	add	sp, #16
 8013848:	bdb0      	pop	{r4, r5, r7, pc}

0801384a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801384a:	b580      	push	{r7, lr}
 801384c:	b082      	sub	sp, #8
 801384e:	af00      	add	r7, sp, #0
 8013850:	6078      	str	r0, [r7, #4]
 8013852:	000a      	movs	r2, r1
 8013854:	1cfb      	adds	r3, r7, #3
 8013856:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8013858:	687a      	ldr	r2, [r7, #4]
 801385a:	23a4      	movs	r3, #164	@ 0xa4
 801385c:	009b      	lsls	r3, r3, #2
 801385e:	5cd3      	ldrb	r3, [r2, r3]
 8013860:	2b01      	cmp	r3, #1
 8013862:	d101      	bne.n	8013868 <HAL_PCD_EP_Flush+0x1e>
 8013864:	2302      	movs	r3, #2
 8013866:	e01f      	b.n	80138a8 <HAL_PCD_EP_Flush+0x5e>
 8013868:	687a      	ldr	r2, [r7, #4]
 801386a:	23a4      	movs	r3, #164	@ 0xa4
 801386c:	009b      	lsls	r3, r3, #2
 801386e:	2101      	movs	r1, #1
 8013870:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 8013872:	1cfb      	adds	r3, r7, #3
 8013874:	781b      	ldrb	r3, [r3, #0]
 8013876:	b25b      	sxtb	r3, r3
 8013878:	2b00      	cmp	r3, #0
 801387a:	da0a      	bge.n	8013892 <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	681a      	ldr	r2, [r3, #0]
 8013880:	1cfb      	adds	r3, r7, #3
 8013882:	781b      	ldrb	r3, [r3, #0]
 8013884:	2107      	movs	r1, #7
 8013886:	400b      	ands	r3, r1
 8013888:	0019      	movs	r1, r3
 801388a:	0010      	movs	r0, r2
 801388c:	f005 ff55 	bl	801973a <USB_FlushTxFifo>
 8013890:	e004      	b.n	801389c <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	0018      	movs	r0, r3
 8013898:	f005 ff59 	bl	801974e <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 801389c:	687a      	ldr	r2, [r7, #4]
 801389e:	23a4      	movs	r3, #164	@ 0xa4
 80138a0:	009b      	lsls	r3, r3, #2
 80138a2:	2100      	movs	r1, #0
 80138a4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80138a6:	2300      	movs	r3, #0
}
 80138a8:	0018      	movs	r0, r3
 80138aa:	46bd      	mov	sp, r7
 80138ac:	b002      	add	sp, #8
 80138ae:	bd80      	pop	{r7, pc}

080138b0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80138b0:	b5b0      	push	{r4, r5, r7, lr}
 80138b2:	b08e      	sub	sp, #56	@ 0x38
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80138b8:	e316      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80138c0:	201a      	movs	r0, #26
 80138c2:	183b      	adds	r3, r7, r0
 80138c4:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 80138c6:	183b      	adds	r3, r7, r0
 80138c8:	881b      	ldrh	r3, [r3, #0]
 80138ca:	b2da      	uxtb	r2, r3
 80138cc:	2419      	movs	r4, #25
 80138ce:	193b      	adds	r3, r7, r4
 80138d0:	210f      	movs	r1, #15
 80138d2:	400a      	ands	r2, r1
 80138d4:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80138d6:	193b      	adds	r3, r7, r4
 80138d8:	781b      	ldrb	r3, [r3, #0]
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d000      	beq.n	80138e0 <PCD_EP_ISR_Handler+0x30>
 80138de:	e0eb      	b.n	8013ab8 <PCD_EP_ISR_Handler+0x208>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80138e0:	183b      	adds	r3, r7, r0
 80138e2:	881b      	ldrh	r3, [r3, #0]
 80138e4:	2210      	movs	r2, #16
 80138e6:	4013      	ands	r3, r2
 80138e8:	d140      	bne.n	801396c <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	4ae1      	ldr	r2, [pc, #900]	@ (8013c78 <PCD_EP_ISR_Handler+0x3c8>)
 80138f2:	4013      	ands	r3, r2
 80138f4:	60fb      	str	r3, [r7, #12]
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	68fa      	ldr	r2, [r7, #12]
 80138fc:	2180      	movs	r1, #128	@ 0x80
 80138fe:	0209      	lsls	r1, r1, #8
 8013900:	430a      	orrs	r2, r1
 8013902:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	3310      	adds	r3, #16
 8013908:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 801390a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801390c:	781b      	ldrb	r3, [r3, #0]
 801390e:	00db      	lsls	r3, r3, #3
 8013910:	4ada      	ldr	r2, [pc, #872]	@ (8013c7c <PCD_EP_ISR_Handler+0x3cc>)
 8013912:	4694      	mov	ip, r2
 8013914:	4463      	add	r3, ip
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	0c1b      	lsrs	r3, r3, #16
 801391a:	059b      	lsls	r3, r3, #22
 801391c:	0d9a      	lsrs	r2, r3, #22
 801391e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013920:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8013922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013924:	695a      	ldr	r2, [r3, #20]
 8013926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013928:	69db      	ldr	r3, [r3, #28]
 801392a:	18d2      	adds	r2, r2, r3
 801392c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801392e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	2100      	movs	r1, #0
 8013934:	0018      	movs	r0, r3
 8013936:	f00a fceb 	bl	801e310 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	7b1b      	ldrb	r3, [r3, #12]
 801393e:	b2db      	uxtb	r3, r3
 8013940:	2b00      	cmp	r3, #0
 8013942:	d100      	bne.n	8013946 <PCD_EP_ISR_Handler+0x96>
 8013944:	e2d0      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
 8013946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013948:	699b      	ldr	r3, [r3, #24]
 801394a:	2b00      	cmp	r3, #0
 801394c:	d000      	beq.n	8013950 <PCD_EP_ISR_Handler+0xa0>
 801394e:	e2cb      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	7b1b      	ldrb	r3, [r3, #12]
 8013954:	b2db      	uxtb	r3, r3
 8013956:	2280      	movs	r2, #128	@ 0x80
 8013958:	4252      	negs	r2, r2
 801395a:	4313      	orrs	r3, r2
 801395c:	b2da      	uxtb	r2, r3
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	2200      	movs	r2, #0
 8013968:	731a      	strb	r2, [r3, #12]
 801396a:	e2bd      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	3351      	adds	r3, #81	@ 0x51
 8013970:	33ff      	adds	r3, #255	@ 0xff
 8013972:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	681a      	ldr	r2, [r3, #0]
 801397a:	2132      	movs	r1, #50	@ 0x32
 801397c:	187b      	adds	r3, r7, r1
 801397e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8013980:	187b      	adds	r3, r7, r1
 8013982:	881a      	ldrh	r2, [r3, #0]
 8013984:	2380      	movs	r3, #128	@ 0x80
 8013986:	011b      	lsls	r3, r3, #4
 8013988:	4013      	ands	r3, r2
 801398a:	d029      	beq.n	80139e0 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	681a      	ldr	r2, [r3, #0]
 8013990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013992:	781b      	ldrb	r3, [r3, #0]
 8013994:	0019      	movs	r1, r3
 8013996:	0010      	movs	r0, r2
 8013998:	f7ff fa3e 	bl	8012e18 <PCD_GET_EP_RX_CNT>
 801399c:	0003      	movs	r3, r0
 801399e:	001a      	movs	r2, r3
 80139a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139a2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	6818      	ldr	r0, [r3, #0]
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	22a6      	movs	r2, #166	@ 0xa6
 80139ac:	0092      	lsls	r2, r2, #2
 80139ae:	1899      	adds	r1, r3, r2
 80139b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139b2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80139b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139b6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80139b8:	b29b      	uxth	r3, r3
 80139ba:	f007 fc21 	bl	801b200 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	4aae      	ldr	r2, [pc, #696]	@ (8013c80 <PCD_EP_ISR_Handler+0x3d0>)
 80139c6:	4013      	ands	r3, r2
 80139c8:	613b      	str	r3, [r7, #16]
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	693a      	ldr	r2, [r7, #16]
 80139d0:	2180      	movs	r1, #128	@ 0x80
 80139d2:	430a      	orrs	r2, r1
 80139d4:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	0018      	movs	r0, r3
 80139da:	f00a fc0d 	bl	801e1f8 <HAL_PCD_SetupStageCallback>
 80139de:	e283      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 80139e0:	2332      	movs	r3, #50	@ 0x32
 80139e2:	18fb      	adds	r3, r7, r3
 80139e4:	2200      	movs	r2, #0
 80139e6:	5e9b      	ldrsh	r3, [r3, r2]
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	db00      	blt.n	80139ee <PCD_EP_ISR_Handler+0x13e>
 80139ec:	e27c      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	681b      	ldr	r3, [r3, #0]
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	4aa2      	ldr	r2, [pc, #648]	@ (8013c80 <PCD_EP_ISR_Handler+0x3d0>)
 80139f6:	4013      	ands	r3, r2
 80139f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a00:	2180      	movs	r1, #128	@ 0x80
 8013a02:	430a      	orrs	r2, r1
 8013a04:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	681a      	ldr	r2, [r3, #0]
 8013a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a0c:	781b      	ldrb	r3, [r3, #0]
 8013a0e:	0019      	movs	r1, r3
 8013a10:	0010      	movs	r0, r2
 8013a12:	f7ff fa01 	bl	8012e18 <PCD_GET_EP_RX_CNT>
 8013a16:	0003      	movs	r3, r0
 8013a18:	001a      	movs	r2, r3
 8013a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a1c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8013a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a20:	69db      	ldr	r3, [r3, #28]
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d01a      	beq.n	8013a5c <PCD_EP_ISR_Handler+0x1ac>
 8013a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a28:	695b      	ldr	r3, [r3, #20]
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d016      	beq.n	8013a5c <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	6818      	ldr	r0, [r3, #0]
 8013a32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a34:	6959      	ldr	r1, [r3, #20]
 8013a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a38:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8013a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a3c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8013a3e:	b29b      	uxth	r3, r3
 8013a40:	f007 fbde 	bl	801b200 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8013a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a46:	695a      	ldr	r2, [r3, #20]
 8013a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a4a:	69db      	ldr	r3, [r3, #28]
 8013a4c:	18d2      	adds	r2, r2, r3
 8013a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a50:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	2100      	movs	r1, #0
 8013a56:	0018      	movs	r0, r3
 8013a58:	f00a fd20 	bl	801e49c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	681a      	ldr	r2, [r3, #0]
 8013a62:	2132      	movs	r1, #50	@ 0x32
 8013a64:	187b      	adds	r3, r7, r1
 8013a66:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8013a68:	187b      	adds	r3, r7, r1
 8013a6a:	881a      	ldrh	r2, [r3, #0]
 8013a6c:	2380      	movs	r3, #128	@ 0x80
 8013a6e:	011b      	lsls	r3, r3, #4
 8013a70:	4013      	ands	r3, r2
 8013a72:	d000      	beq.n	8013a76 <PCD_EP_ISR_Handler+0x1c6>
 8013a74:	e238      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
 8013a76:	187b      	adds	r3, r7, r1
 8013a78:	881a      	ldrh	r2, [r3, #0]
 8013a7a:	23c0      	movs	r3, #192	@ 0xc0
 8013a7c:	019b      	lsls	r3, r3, #6
 8013a7e:	401a      	ands	r2, r3
 8013a80:	23c0      	movs	r3, #192	@ 0xc0
 8013a82:	019b      	lsls	r3, r3, #6
 8013a84:	429a      	cmp	r2, r3
 8013a86:	d100      	bne.n	8013a8a <PCD_EP_ISR_Handler+0x1da>
 8013a88:	e22e      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	4a7c      	ldr	r2, [pc, #496]	@ (8013c84 <PCD_EP_ISR_Handler+0x3d4>)
 8013a92:	4013      	ands	r3, r2
 8013a94:	617b      	str	r3, [r7, #20]
 8013a96:	697b      	ldr	r3, [r7, #20]
 8013a98:	2280      	movs	r2, #128	@ 0x80
 8013a9a:	0152      	lsls	r2, r2, #5
 8013a9c:	4053      	eors	r3, r2
 8013a9e:	617b      	str	r3, [r7, #20]
 8013aa0:	697b      	ldr	r3, [r7, #20]
 8013aa2:	2280      	movs	r2, #128	@ 0x80
 8013aa4:	0192      	lsls	r2, r2, #6
 8013aa6:	4053      	eors	r3, r2
 8013aa8:	617b      	str	r3, [r7, #20]
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	681b      	ldr	r3, [r3, #0]
 8013aae:	697a      	ldr	r2, [r7, #20]
 8013ab0:	4975      	ldr	r1, [pc, #468]	@ (8013c88 <PCD_EP_ISR_Handler+0x3d8>)
 8013ab2:	430a      	orrs	r2, r1
 8013ab4:	601a      	str	r2, [r3, #0]
 8013ab6:	e217      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	001a      	movs	r2, r3
 8013abe:	2119      	movs	r1, #25
 8013ac0:	187b      	adds	r3, r7, r1
 8013ac2:	781b      	ldrb	r3, [r3, #0]
 8013ac4:	009b      	lsls	r3, r3, #2
 8013ac6:	18d3      	adds	r3, r2, r3
 8013ac8:	681a      	ldr	r2, [r3, #0]
 8013aca:	2032      	movs	r0, #50	@ 0x32
 8013acc:	183b      	adds	r3, r7, r0
 8013ace:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 8013ad0:	183b      	adds	r3, r7, r0
 8013ad2:	2200      	movs	r2, #0
 8013ad4:	5e9b      	ldrsh	r3, [r3, r2]
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	db00      	blt.n	8013adc <PCD_EP_ISR_Handler+0x22c>
 8013ada:	e0e2      	b.n	8013ca2 <PCD_EP_ISR_Handler+0x3f2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	681b      	ldr	r3, [r3, #0]
 8013ae0:	001a      	movs	r2, r3
 8013ae2:	187b      	adds	r3, r7, r1
 8013ae4:	781b      	ldrb	r3, [r3, #0]
 8013ae6:	009b      	lsls	r3, r3, #2
 8013ae8:	18d3      	adds	r3, r2, r3
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	4a64      	ldr	r2, [pc, #400]	@ (8013c80 <PCD_EP_ISR_Handler+0x3d0>)
 8013aee:	4013      	ands	r3, r2
 8013af0:	623b      	str	r3, [r7, #32]
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	001a      	movs	r2, r3
 8013af8:	0008      	movs	r0, r1
 8013afa:	187b      	adds	r3, r7, r1
 8013afc:	781b      	ldrb	r3, [r3, #0]
 8013afe:	009b      	lsls	r3, r3, #2
 8013b00:	18d3      	adds	r3, r2, r3
 8013b02:	6a3a      	ldr	r2, [r7, #32]
 8013b04:	2180      	movs	r1, #128	@ 0x80
 8013b06:	430a      	orrs	r2, r1
 8013b08:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8013b0a:	183b      	adds	r3, r7, r0
 8013b0c:	781a      	ldrb	r2, [r3, #0]
 8013b0e:	0013      	movs	r3, r2
 8013b10:	009b      	lsls	r3, r3, #2
 8013b12:	189b      	adds	r3, r3, r2
 8013b14:	00db      	lsls	r3, r3, #3
 8013b16:	3351      	adds	r3, #81	@ 0x51
 8013b18:	33ff      	adds	r3, #255	@ 0xff
 8013b1a:	687a      	ldr	r2, [r7, #4]
 8013b1c:	18d3      	adds	r3, r2, r3
 8013b1e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8013b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b22:	7b1b      	ldrb	r3, [r3, #12]
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	d11c      	bne.n	8013b62 <PCD_EP_ISR_Handler+0x2b2>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	681a      	ldr	r2, [r3, #0]
 8013b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b2e:	781b      	ldrb	r3, [r3, #0]
 8013b30:	2528      	movs	r5, #40	@ 0x28
 8013b32:	197c      	adds	r4, r7, r5
 8013b34:	0019      	movs	r1, r3
 8013b36:	0010      	movs	r0, r2
 8013b38:	f7ff f96e 	bl	8012e18 <PCD_GET_EP_RX_CNT>
 8013b3c:	0003      	movs	r3, r0
 8013b3e:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 8013b40:	002c      	movs	r4, r5
 8013b42:	193b      	adds	r3, r7, r4
 8013b44:	881b      	ldrh	r3, [r3, #0]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d100      	bne.n	8013b4c <PCD_EP_ISR_Handler+0x29c>
 8013b4a:	e074      	b.n	8013c36 <PCD_EP_ISR_Handler+0x386>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	6818      	ldr	r0, [r3, #0]
 8013b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b52:	6959      	ldr	r1, [r3, #20]
 8013b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b56:	88da      	ldrh	r2, [r3, #6]
 8013b58:	193b      	adds	r3, r7, r4
 8013b5a:	881b      	ldrh	r3, [r3, #0]
 8013b5c:	f007 fb50 	bl	801b200 <USB_ReadPMA>
 8013b60:	e069      	b.n	8013c36 <PCD_EP_ISR_Handler+0x386>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8013b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b64:	78db      	ldrb	r3, [r3, #3]
 8013b66:	2b02      	cmp	r3, #2
 8013b68:	d10c      	bne.n	8013b84 <PCD_EP_ISR_Handler+0x2d4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8013b6a:	2328      	movs	r3, #40	@ 0x28
 8013b6c:	18fc      	adds	r4, r7, r3
 8013b6e:	2332      	movs	r3, #50	@ 0x32
 8013b70:	18fb      	adds	r3, r7, r3
 8013b72:	881a      	ldrh	r2, [r3, #0]
 8013b74:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	0018      	movs	r0, r3
 8013b7a:	f000 f9c7 	bl	8013f0c <HAL_PCD_EP_DB_Receive>
 8013b7e:	0003      	movs	r3, r0
 8013b80:	8023      	strh	r3, [r4, #0]
 8013b82:	e058      	b.n	8013c36 <PCD_EP_ISR_Handler+0x386>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	001a      	movs	r2, r3
 8013b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b8c:	781b      	ldrb	r3, [r3, #0]
 8013b8e:	009b      	lsls	r3, r3, #2
 8013b90:	18d3      	adds	r3, r2, r3
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	4a3d      	ldr	r2, [pc, #244]	@ (8013c8c <PCD_EP_ISR_Handler+0x3dc>)
 8013b96:	4013      	ands	r3, r2
 8013b98:	61fb      	str	r3, [r7, #28]
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	001a      	movs	r2, r3
 8013ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ba2:	781b      	ldrb	r3, [r3, #0]
 8013ba4:	009b      	lsls	r3, r3, #2
 8013ba6:	18d3      	adds	r3, r2, r3
 8013ba8:	69fa      	ldr	r2, [r7, #28]
 8013baa:	4939      	ldr	r1, [pc, #228]	@ (8013c90 <PCD_EP_ISR_Handler+0x3e0>)
 8013bac:	430a      	orrs	r2, r1
 8013bae:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	001a      	movs	r2, r3
 8013bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bb8:	781b      	ldrb	r3, [r3, #0]
 8013bba:	009b      	lsls	r3, r3, #2
 8013bbc:	18d3      	adds	r3, r2, r3
 8013bbe:	681a      	ldr	r2, [r3, #0]
 8013bc0:	2380      	movs	r3, #128	@ 0x80
 8013bc2:	01db      	lsls	r3, r3, #7
 8013bc4:	4013      	ands	r3, r2
 8013bc6:	d01b      	beq.n	8013c00 <PCD_EP_ISR_Handler+0x350>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	681a      	ldr	r2, [r3, #0]
 8013bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bce:	781b      	ldrb	r3, [r3, #0]
 8013bd0:	2528      	movs	r5, #40	@ 0x28
 8013bd2:	197c      	adds	r4, r7, r5
 8013bd4:	0019      	movs	r1, r3
 8013bd6:	0010      	movs	r0, r2
 8013bd8:	f7ff f940 	bl	8012e5c <PCD_GET_EP_DBUF0_CNT>
 8013bdc:	0003      	movs	r3, r0
 8013bde:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8013be0:	002c      	movs	r4, r5
 8013be2:	193b      	adds	r3, r7, r4
 8013be4:	881b      	ldrh	r3, [r3, #0]
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d025      	beq.n	8013c36 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	6818      	ldr	r0, [r3, #0]
 8013bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bf0:	6959      	ldr	r1, [r3, #20]
 8013bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bf4:	891a      	ldrh	r2, [r3, #8]
 8013bf6:	193b      	adds	r3, r7, r4
 8013bf8:	881b      	ldrh	r3, [r3, #0]
 8013bfa:	f007 fb01 	bl	801b200 <USB_ReadPMA>
 8013bfe:	e01a      	b.n	8013c36 <PCD_EP_ISR_Handler+0x386>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	681a      	ldr	r2, [r3, #0]
 8013c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c06:	781b      	ldrb	r3, [r3, #0]
 8013c08:	2528      	movs	r5, #40	@ 0x28
 8013c0a:	197c      	adds	r4, r7, r5
 8013c0c:	0019      	movs	r1, r3
 8013c0e:	0010      	movs	r0, r2
 8013c10:	f7ff f946 	bl	8012ea0 <PCD_GET_EP_DBUF1_CNT>
 8013c14:	0003      	movs	r3, r0
 8013c16:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8013c18:	002c      	movs	r4, r5
 8013c1a:	193b      	adds	r3, r7, r4
 8013c1c:	881b      	ldrh	r3, [r3, #0]
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d009      	beq.n	8013c36 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	6818      	ldr	r0, [r3, #0]
 8013c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c28:	6959      	ldr	r1, [r3, #20]
 8013c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c2c:	895a      	ldrh	r2, [r3, #10]
 8013c2e:	193b      	adds	r3, r7, r4
 8013c30:	881b      	ldrh	r3, [r3, #0]
 8013c32:	f007 fae5 	bl	801b200 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8013c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c38:	69da      	ldr	r2, [r3, #28]
 8013c3a:	2128      	movs	r1, #40	@ 0x28
 8013c3c:	187b      	adds	r3, r7, r1
 8013c3e:	881b      	ldrh	r3, [r3, #0]
 8013c40:	18d2      	adds	r2, r2, r3
 8013c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c44:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8013c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c48:	695a      	ldr	r2, [r3, #20]
 8013c4a:	187b      	adds	r3, r7, r1
 8013c4c:	881b      	ldrh	r3, [r3, #0]
 8013c4e:	18d2      	adds	r2, r2, r3
 8013c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c52:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8013c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c56:	699b      	ldr	r3, [r3, #24]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d005      	beq.n	8013c68 <PCD_EP_ISR_Handler+0x3b8>
 8013c5c:	187b      	adds	r3, r7, r1
 8013c5e:	881a      	ldrh	r2, [r3, #0]
 8013c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c62:	691b      	ldr	r3, [r3, #16]
 8013c64:	429a      	cmp	r2, r3
 8013c66:	d215      	bcs.n	8013c94 <PCD_EP_ISR_Handler+0x3e4>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8013c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c6a:	781a      	ldrb	r2, [r3, #0]
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	0011      	movs	r1, r2
 8013c70:	0018      	movs	r0, r3
 8013c72:	f00a fc13 	bl	801e49c <HAL_PCD_DataOutStageCallback>
 8013c76:	e014      	b.n	8013ca2 <PCD_EP_ISR_Handler+0x3f2>
 8013c78:	07ff8f0f 	.word	0x07ff8f0f
 8013c7c:	40009800 	.word	0x40009800
 8013c80:	07ff0f8f 	.word	0x07ff0f8f
 8013c84:	07ffbf8f 	.word	0x07ffbf8f
 8013c88:	00008080 	.word	0x00008080
 8013c8c:	07ff8f8f 	.word	0x07ff8f8f
 8013c90:	000080c0 	.word	0x000080c0
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013c9a:	0011      	movs	r1, r2
 8013c9c:	0018      	movs	r0, r3
 8013c9e:	f006 fb2b 	bl	801a2f8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8013ca2:	2032      	movs	r0, #50	@ 0x32
 8013ca4:	183b      	adds	r3, r7, r0
 8013ca6:	881b      	ldrh	r3, [r3, #0]
 8013ca8:	2280      	movs	r2, #128	@ 0x80
 8013caa:	4013      	ands	r3, r2
 8013cac:	d100      	bne.n	8013cb0 <PCD_EP_ISR_Handler+0x400>
 8013cae:	e11b      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
      {
        ep = &hpcd->IN_ep[epindex];
 8013cb0:	2119      	movs	r1, #25
 8013cb2:	187b      	adds	r3, r7, r1
 8013cb4:	781a      	ldrb	r2, [r3, #0]
 8013cb6:	0013      	movs	r3, r2
 8013cb8:	009b      	lsls	r3, r3, #2
 8013cba:	189b      	adds	r3, r3, r2
 8013cbc:	00db      	lsls	r3, r3, #3
 8013cbe:	3310      	adds	r3, #16
 8013cc0:	687a      	ldr	r2, [r7, #4]
 8013cc2:	18d3      	adds	r3, r2, r3
 8013cc4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	001a      	movs	r2, r3
 8013ccc:	187b      	adds	r3, r7, r1
 8013cce:	781b      	ldrb	r3, [r3, #0]
 8013cd0:	009b      	lsls	r3, r3, #2
 8013cd2:	18d3      	adds	r3, r2, r3
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	4a8b      	ldr	r2, [pc, #556]	@ (8013f04 <PCD_EP_ISR_Handler+0x654>)
 8013cd8:	4013      	ands	r3, r2
 8013cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	001a      	movs	r2, r3
 8013ce2:	187b      	adds	r3, r7, r1
 8013ce4:	781b      	ldrb	r3, [r3, #0]
 8013ce6:	009b      	lsls	r3, r3, #2
 8013ce8:	18d3      	adds	r3, r2, r3
 8013cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013cec:	2180      	movs	r1, #128	@ 0x80
 8013cee:	0209      	lsls	r1, r1, #8
 8013cf0:	430a      	orrs	r2, r1
 8013cf2:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8013cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013cf6:	78db      	ldrb	r3, [r3, #3]
 8013cf8:	2b01      	cmp	r3, #1
 8013cfa:	d000      	beq.n	8013cfe <PCD_EP_ISR_Handler+0x44e>
 8013cfc:	e0a3      	b.n	8013e46 <PCD_EP_ISR_Handler+0x596>
        {
          ep->xfer_len = 0U;
 8013cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d00:	2200      	movs	r2, #0
 8013d02:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8013d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d06:	7b1b      	ldrb	r3, [r3, #12]
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d100      	bne.n	8013d0e <PCD_EP_ISR_Handler+0x45e>
 8013d0c:	e093      	b.n	8013e36 <PCD_EP_ISR_Handler+0x586>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8013d0e:	183b      	adds	r3, r7, r0
 8013d10:	881b      	ldrh	r3, [r3, #0]
 8013d12:	2240      	movs	r2, #64	@ 0x40
 8013d14:	4013      	ands	r3, r2
 8013d16:	d047      	beq.n	8013da8 <PCD_EP_ISR_Handler+0x4f8>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8013d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d1a:	785b      	ldrb	r3, [r3, #1]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d121      	bne.n	8013d64 <PCD_EP_ISR_Handler+0x4b4>
 8013d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d22:	781b      	ldrb	r3, [r3, #0]
 8013d24:	00db      	lsls	r3, r3, #3
 8013d26:	4a78      	ldr	r2, [pc, #480]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d28:	4694      	mov	ip, r2
 8013d2a:	4463      	add	r3, ip
 8013d2c:	681a      	ldr	r2, [r3, #0]
 8013d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d30:	781b      	ldrb	r3, [r3, #0]
 8013d32:	00db      	lsls	r3, r3, #3
 8013d34:	4974      	ldr	r1, [pc, #464]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d36:	468c      	mov	ip, r1
 8013d38:	4463      	add	r3, ip
 8013d3a:	0192      	lsls	r2, r2, #6
 8013d3c:	0992      	lsrs	r2, r2, #6
 8013d3e:	601a      	str	r2, [r3, #0]
 8013d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d42:	781b      	ldrb	r3, [r3, #0]
 8013d44:	00db      	lsls	r3, r3, #3
 8013d46:	4a70      	ldr	r2, [pc, #448]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d48:	4694      	mov	ip, r2
 8013d4a:	4463      	add	r3, ip
 8013d4c:	681a      	ldr	r2, [r3, #0]
 8013d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d50:	781b      	ldrb	r3, [r3, #0]
 8013d52:	00db      	lsls	r3, r3, #3
 8013d54:	496c      	ldr	r1, [pc, #432]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d56:	468c      	mov	ip, r1
 8013d58:	4463      	add	r3, ip
 8013d5a:	2180      	movs	r1, #128	@ 0x80
 8013d5c:	0609      	lsls	r1, r1, #24
 8013d5e:	430a      	orrs	r2, r1
 8013d60:	601a      	str	r2, [r3, #0]
 8013d62:	e068      	b.n	8013e36 <PCD_EP_ISR_Handler+0x586>
 8013d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d66:	785b      	ldrb	r3, [r3, #1]
 8013d68:	2b01      	cmp	r3, #1
 8013d6a:	d164      	bne.n	8013e36 <PCD_EP_ISR_Handler+0x586>
 8013d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d6e:	781b      	ldrb	r3, [r3, #0]
 8013d70:	00db      	lsls	r3, r3, #3
 8013d72:	4a65      	ldr	r2, [pc, #404]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d74:	4694      	mov	ip, r2
 8013d76:	4463      	add	r3, ip
 8013d78:	681a      	ldr	r2, [r3, #0]
 8013d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d7c:	781b      	ldrb	r3, [r3, #0]
 8013d7e:	00db      	lsls	r3, r3, #3
 8013d80:	4961      	ldr	r1, [pc, #388]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d82:	468c      	mov	ip, r1
 8013d84:	4463      	add	r3, ip
 8013d86:	0412      	lsls	r2, r2, #16
 8013d88:	0c12      	lsrs	r2, r2, #16
 8013d8a:	601a      	str	r2, [r3, #0]
 8013d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d8e:	781b      	ldrb	r3, [r3, #0]
 8013d90:	00db      	lsls	r3, r3, #3
 8013d92:	4a5d      	ldr	r2, [pc, #372]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d94:	189a      	adds	r2, r3, r2
 8013d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d98:	781b      	ldrb	r3, [r3, #0]
 8013d9a:	00db      	lsls	r3, r3, #3
 8013d9c:	495a      	ldr	r1, [pc, #360]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013d9e:	468c      	mov	ip, r1
 8013da0:	4463      	add	r3, ip
 8013da2:	6812      	ldr	r2, [r2, #0]
 8013da4:	601a      	str	r2, [r3, #0]
 8013da6:	e046      	b.n	8013e36 <PCD_EP_ISR_Handler+0x586>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8013da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013daa:	785b      	ldrb	r3, [r3, #1]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d121      	bne.n	8013df4 <PCD_EP_ISR_Handler+0x544>
 8013db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013db2:	781b      	ldrb	r3, [r3, #0]
 8013db4:	00db      	lsls	r3, r3, #3
 8013db6:	4a54      	ldr	r2, [pc, #336]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013db8:	4694      	mov	ip, r2
 8013dba:	4463      	add	r3, ip
 8013dbc:	685a      	ldr	r2, [r3, #4]
 8013dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013dc0:	781b      	ldrb	r3, [r3, #0]
 8013dc2:	00db      	lsls	r3, r3, #3
 8013dc4:	4950      	ldr	r1, [pc, #320]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013dc6:	468c      	mov	ip, r1
 8013dc8:	4463      	add	r3, ip
 8013dca:	0192      	lsls	r2, r2, #6
 8013dcc:	0992      	lsrs	r2, r2, #6
 8013dce:	605a      	str	r2, [r3, #4]
 8013dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013dd2:	781b      	ldrb	r3, [r3, #0]
 8013dd4:	00db      	lsls	r3, r3, #3
 8013dd6:	4a4c      	ldr	r2, [pc, #304]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013dd8:	4694      	mov	ip, r2
 8013dda:	4463      	add	r3, ip
 8013ddc:	685a      	ldr	r2, [r3, #4]
 8013dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013de0:	781b      	ldrb	r3, [r3, #0]
 8013de2:	00db      	lsls	r3, r3, #3
 8013de4:	4948      	ldr	r1, [pc, #288]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013de6:	468c      	mov	ip, r1
 8013de8:	4463      	add	r3, ip
 8013dea:	2180      	movs	r1, #128	@ 0x80
 8013dec:	0609      	lsls	r1, r1, #24
 8013dee:	430a      	orrs	r2, r1
 8013df0:	605a      	str	r2, [r3, #4]
 8013df2:	e020      	b.n	8013e36 <PCD_EP_ISR_Handler+0x586>
 8013df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013df6:	785b      	ldrb	r3, [r3, #1]
 8013df8:	2b01      	cmp	r3, #1
 8013dfa:	d11c      	bne.n	8013e36 <PCD_EP_ISR_Handler+0x586>
 8013dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013dfe:	781b      	ldrb	r3, [r3, #0]
 8013e00:	00db      	lsls	r3, r3, #3
 8013e02:	4a41      	ldr	r2, [pc, #260]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013e04:	4694      	mov	ip, r2
 8013e06:	4463      	add	r3, ip
 8013e08:	685a      	ldr	r2, [r3, #4]
 8013e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e0c:	781b      	ldrb	r3, [r3, #0]
 8013e0e:	00db      	lsls	r3, r3, #3
 8013e10:	493d      	ldr	r1, [pc, #244]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013e12:	468c      	mov	ip, r1
 8013e14:	4463      	add	r3, ip
 8013e16:	0412      	lsls	r2, r2, #16
 8013e18:	0c12      	lsrs	r2, r2, #16
 8013e1a:	605a      	str	r2, [r3, #4]
 8013e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e1e:	781b      	ldrb	r3, [r3, #0]
 8013e20:	00db      	lsls	r3, r3, #3
 8013e22:	4a39      	ldr	r2, [pc, #228]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013e24:	189a      	adds	r2, r3, r2
 8013e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e28:	781b      	ldrb	r3, [r3, #0]
 8013e2a:	00db      	lsls	r3, r3, #3
 8013e2c:	4936      	ldr	r1, [pc, #216]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013e2e:	468c      	mov	ip, r1
 8013e30:	4463      	add	r3, ip
 8013e32:	6852      	ldr	r2, [r2, #4]
 8013e34:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8013e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e38:	781a      	ldrb	r2, [r3, #0]
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	0011      	movs	r1, r2
 8013e3e:	0018      	movs	r0, r3
 8013e40:	f00a fa66 	bl	801e310 <HAL_PCD_DataInStageCallback>
 8013e44:	e050      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8013e46:	2332      	movs	r3, #50	@ 0x32
 8013e48:	18fb      	adds	r3, r7, r3
 8013e4a:	881a      	ldrh	r2, [r3, #0]
 8013e4c:	2380      	movs	r3, #128	@ 0x80
 8013e4e:	005b      	lsls	r3, r3, #1
 8013e50:	4013      	ands	r3, r2
 8013e52:	d141      	bne.n	8013ed8 <PCD_EP_ISR_Handler+0x628>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8013e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e56:	781b      	ldrb	r3, [r3, #0]
 8013e58:	00db      	lsls	r3, r3, #3
 8013e5a:	4a2b      	ldr	r2, [pc, #172]	@ (8013f08 <PCD_EP_ISR_Handler+0x658>)
 8013e5c:	4694      	mov	ip, r2
 8013e5e:	4463      	add	r3, ip
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	0c1b      	lsrs	r3, r3, #16
 8013e64:	b29a      	uxth	r2, r3
 8013e66:	212a      	movs	r1, #42	@ 0x2a
 8013e68:	187b      	adds	r3, r7, r1
 8013e6a:	0592      	lsls	r2, r2, #22
 8013e6c:	0d92      	lsrs	r2, r2, #22
 8013e6e:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8013e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e72:	699a      	ldr	r2, [r3, #24]
 8013e74:	187b      	adds	r3, r7, r1
 8013e76:	881b      	ldrh	r3, [r3, #0]
 8013e78:	429a      	cmp	r2, r3
 8013e7a:	d907      	bls.n	8013e8c <PCD_EP_ISR_Handler+0x5dc>
            {
              ep->xfer_len -= TxPctSize;
 8013e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e7e:	699a      	ldr	r2, [r3, #24]
 8013e80:	187b      	adds	r3, r7, r1
 8013e82:	881b      	ldrh	r3, [r3, #0]
 8013e84:	1ad2      	subs	r2, r2, r3
 8013e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e88:	619a      	str	r2, [r3, #24]
 8013e8a:	e002      	b.n	8013e92 <PCD_EP_ISR_Handler+0x5e2>
            }
            else
            {
              ep->xfer_len = 0U;
 8013e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e8e:	2200      	movs	r2, #0
 8013e90:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8013e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e94:	699b      	ldr	r3, [r3, #24]
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d107      	bne.n	8013eaa <PCD_EP_ISR_Handler+0x5fa>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8013e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e9c:	781a      	ldrb	r2, [r3, #0]
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	0011      	movs	r1, r2
 8013ea2:	0018      	movs	r0, r3
 8013ea4:	f00a fa34 	bl	801e310 <HAL_PCD_DataInStageCallback>
 8013ea8:	e01e      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8013eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013eac:	695a      	ldr	r2, [r3, #20]
 8013eae:	212a      	movs	r1, #42	@ 0x2a
 8013eb0:	187b      	adds	r3, r7, r1
 8013eb2:	881b      	ldrh	r3, [r3, #0]
 8013eb4:	18d2      	adds	r2, r2, r3
 8013eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013eb8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8013eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ebc:	69da      	ldr	r2, [r3, #28]
 8013ebe:	187b      	adds	r3, r7, r1
 8013ec0:	881b      	ldrh	r3, [r3, #0]
 8013ec2:	18d2      	adds	r2, r2, r3
 8013ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ec6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013ece:	0011      	movs	r1, r2
 8013ed0:	0018      	movs	r0, r3
 8013ed2:	f006 fa11 	bl	801a2f8 <USB_EPStartXfer>
 8013ed6:	e007      	b.n	8013ee8 <PCD_EP_ISR_Handler+0x638>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8013ed8:	2332      	movs	r3, #50	@ 0x32
 8013eda:	18fb      	adds	r3, r7, r3
 8013edc:	881a      	ldrh	r2, [r3, #0]
 8013ede:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	0018      	movs	r0, r3
 8013ee4:	f000 f8fc 	bl	80140e0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013eee:	2380      	movs	r3, #128	@ 0x80
 8013ef0:	021b      	lsls	r3, r3, #8
 8013ef2:	4013      	ands	r3, r2
 8013ef4:	d000      	beq.n	8013ef8 <PCD_EP_ISR_Handler+0x648>
 8013ef6:	e4e0      	b.n	80138ba <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8013ef8:	2300      	movs	r3, #0
}
 8013efa:	0018      	movs	r0, r3
 8013efc:	46bd      	mov	sp, r7
 8013efe:	b00e      	add	sp, #56	@ 0x38
 8013f00:	bdb0      	pop	{r4, r5, r7, pc}
 8013f02:	46c0      	nop			@ (mov r8, r8)
 8013f04:	07ff8f0f 	.word	0x07ff8f0f
 8013f08:	40009800 	.word	0x40009800

08013f0c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8013f0c:	b5b0      	push	{r4, r5, r7, lr}
 8013f0e:	b08a      	sub	sp, #40	@ 0x28
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	60f8      	str	r0, [r7, #12]
 8013f14:	60b9      	str	r1, [r7, #8]
 8013f16:	1dbb      	adds	r3, r7, #6
 8013f18:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8013f1a:	1dbb      	adds	r3, r7, #6
 8013f1c:	881a      	ldrh	r2, [r3, #0]
 8013f1e:	2380      	movs	r3, #128	@ 0x80
 8013f20:	01db      	lsls	r3, r3, #7
 8013f22:	4013      	ands	r3, r2
 8013f24:	d067      	beq.n	8013ff6 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	681a      	ldr	r2, [r3, #0]
 8013f2a:	68bb      	ldr	r3, [r7, #8]
 8013f2c:	781b      	ldrb	r3, [r3, #0]
 8013f2e:	251e      	movs	r5, #30
 8013f30:	197c      	adds	r4, r7, r5
 8013f32:	0019      	movs	r1, r3
 8013f34:	0010      	movs	r0, r2
 8013f36:	f7fe ff91 	bl	8012e5c <PCD_GET_EP_DBUF0_CNT>
 8013f3a:	0003      	movs	r3, r0
 8013f3c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8013f3e:	68bb      	ldr	r3, [r7, #8]
 8013f40:	699a      	ldr	r2, [r3, #24]
 8013f42:	197b      	adds	r3, r7, r5
 8013f44:	881b      	ldrh	r3, [r3, #0]
 8013f46:	429a      	cmp	r2, r3
 8013f48:	d307      	bcc.n	8013f5a <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 8013f4a:	68bb      	ldr	r3, [r7, #8]
 8013f4c:	699a      	ldr	r2, [r3, #24]
 8013f4e:	197b      	adds	r3, r7, r5
 8013f50:	881b      	ldrh	r3, [r3, #0]
 8013f52:	1ad2      	subs	r2, r2, r3
 8013f54:	68bb      	ldr	r3, [r7, #8]
 8013f56:	619a      	str	r2, [r3, #24]
 8013f58:	e002      	b.n	8013f60 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8013f5a:	68bb      	ldr	r3, [r7, #8]
 8013f5c:	2200      	movs	r2, #0
 8013f5e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8013f60:	68bb      	ldr	r3, [r7, #8]
 8013f62:	699b      	ldr	r3, [r3, #24]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d11a      	bne.n	8013f9e <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	681b      	ldr	r3, [r3, #0]
 8013f6c:	001a      	movs	r2, r3
 8013f6e:	68bb      	ldr	r3, [r7, #8]
 8013f70:	781b      	ldrb	r3, [r3, #0]
 8013f72:	009b      	lsls	r3, r3, #2
 8013f74:	18d3      	adds	r3, r2, r3
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	4a55      	ldr	r2, [pc, #340]	@ (80140d0 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8013f7a:	4013      	ands	r3, r2
 8013f7c:	61bb      	str	r3, [r7, #24]
 8013f7e:	69bb      	ldr	r3, [r7, #24]
 8013f80:	2280      	movs	r2, #128	@ 0x80
 8013f82:	0192      	lsls	r2, r2, #6
 8013f84:	4053      	eors	r3, r2
 8013f86:	61bb      	str	r3, [r7, #24]
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	001a      	movs	r2, r3
 8013f8e:	68bb      	ldr	r3, [r7, #8]
 8013f90:	781b      	ldrb	r3, [r3, #0]
 8013f92:	009b      	lsls	r3, r3, #2
 8013f94:	18d3      	adds	r3, r2, r3
 8013f96:	69ba      	ldr	r2, [r7, #24]
 8013f98:	494e      	ldr	r1, [pc, #312]	@ (80140d4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8013f9a:	430a      	orrs	r2, r1
 8013f9c:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8013f9e:	1dbb      	adds	r3, r7, #6
 8013fa0:	881b      	ldrh	r3, [r3, #0]
 8013fa2:	2240      	movs	r2, #64	@ 0x40
 8013fa4:	4013      	ands	r3, r2
 8013fa6:	d015      	beq.n	8013fd4 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	001a      	movs	r2, r3
 8013fae:	68bb      	ldr	r3, [r7, #8]
 8013fb0:	781b      	ldrb	r3, [r3, #0]
 8013fb2:	009b      	lsls	r3, r3, #2
 8013fb4:	18d3      	adds	r3, r2, r3
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	4a47      	ldr	r2, [pc, #284]	@ (80140d8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8013fba:	4013      	ands	r3, r2
 8013fbc:	617b      	str	r3, [r7, #20]
 8013fbe:	68fb      	ldr	r3, [r7, #12]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	001a      	movs	r2, r3
 8013fc4:	68bb      	ldr	r3, [r7, #8]
 8013fc6:	781b      	ldrb	r3, [r3, #0]
 8013fc8:	009b      	lsls	r3, r3, #2
 8013fca:	18d3      	adds	r3, r2, r3
 8013fcc:	697a      	ldr	r2, [r7, #20]
 8013fce:	4943      	ldr	r1, [pc, #268]	@ (80140dc <HAL_PCD_EP_DB_Receive+0x1d0>)
 8013fd0:	430a      	orrs	r2, r1
 8013fd2:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8013fd4:	241e      	movs	r4, #30
 8013fd6:	193b      	adds	r3, r7, r4
 8013fd8:	881b      	ldrh	r3, [r3, #0]
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d100      	bne.n	8013fe0 <HAL_PCD_EP_DB_Receive+0xd4>
 8013fde:	e070      	b.n	80140c2 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	6818      	ldr	r0, [r3, #0]
 8013fe4:	68bb      	ldr	r3, [r7, #8]
 8013fe6:	6959      	ldr	r1, [r3, #20]
 8013fe8:	68bb      	ldr	r3, [r7, #8]
 8013fea:	891a      	ldrh	r2, [r3, #8]
 8013fec:	193b      	adds	r3, r7, r4
 8013fee:	881b      	ldrh	r3, [r3, #0]
 8013ff0:	f007 f906 	bl	801b200 <USB_ReadPMA>
 8013ff4:	e065      	b.n	80140c2 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	681a      	ldr	r2, [r3, #0]
 8013ffa:	68bb      	ldr	r3, [r7, #8]
 8013ffc:	781b      	ldrb	r3, [r3, #0]
 8013ffe:	251e      	movs	r5, #30
 8014000:	197c      	adds	r4, r7, r5
 8014002:	0019      	movs	r1, r3
 8014004:	0010      	movs	r0, r2
 8014006:	f7fe ff4b 	bl	8012ea0 <PCD_GET_EP_DBUF1_CNT>
 801400a:	0003      	movs	r3, r0
 801400c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 801400e:	68bb      	ldr	r3, [r7, #8]
 8014010:	699a      	ldr	r2, [r3, #24]
 8014012:	197b      	adds	r3, r7, r5
 8014014:	881b      	ldrh	r3, [r3, #0]
 8014016:	429a      	cmp	r2, r3
 8014018:	d307      	bcc.n	801402a <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 801401a:	68bb      	ldr	r3, [r7, #8]
 801401c:	699a      	ldr	r2, [r3, #24]
 801401e:	197b      	adds	r3, r7, r5
 8014020:	881b      	ldrh	r3, [r3, #0]
 8014022:	1ad2      	subs	r2, r2, r3
 8014024:	68bb      	ldr	r3, [r7, #8]
 8014026:	619a      	str	r2, [r3, #24]
 8014028:	e002      	b.n	8014030 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 801402a:	68bb      	ldr	r3, [r7, #8]
 801402c:	2200      	movs	r2, #0
 801402e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8014030:	68bb      	ldr	r3, [r7, #8]
 8014032:	699b      	ldr	r3, [r3, #24]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d11a      	bne.n	801406e <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	681b      	ldr	r3, [r3, #0]
 801403c:	001a      	movs	r2, r3
 801403e:	68bb      	ldr	r3, [r7, #8]
 8014040:	781b      	ldrb	r3, [r3, #0]
 8014042:	009b      	lsls	r3, r3, #2
 8014044:	18d3      	adds	r3, r2, r3
 8014046:	681b      	ldr	r3, [r3, #0]
 8014048:	4a21      	ldr	r2, [pc, #132]	@ (80140d0 <HAL_PCD_EP_DB_Receive+0x1c4>)
 801404a:	4013      	ands	r3, r2
 801404c:	627b      	str	r3, [r7, #36]	@ 0x24
 801404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014050:	2280      	movs	r2, #128	@ 0x80
 8014052:	0192      	lsls	r2, r2, #6
 8014054:	4053      	eors	r3, r2
 8014056:	627b      	str	r3, [r7, #36]	@ 0x24
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	001a      	movs	r2, r3
 801405e:	68bb      	ldr	r3, [r7, #8]
 8014060:	781b      	ldrb	r3, [r3, #0]
 8014062:	009b      	lsls	r3, r3, #2
 8014064:	18d3      	adds	r3, r2, r3
 8014066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014068:	491a      	ldr	r1, [pc, #104]	@ (80140d4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 801406a:	430a      	orrs	r2, r1
 801406c:	601a      	str	r2, [r3, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 801406e:	1dbb      	adds	r3, r7, #6
 8014070:	881b      	ldrh	r3, [r3, #0]
 8014072:	2240      	movs	r2, #64	@ 0x40
 8014074:	4013      	ands	r3, r2
 8014076:	d115      	bne.n	80140a4 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	681b      	ldr	r3, [r3, #0]
 801407c:	001a      	movs	r2, r3
 801407e:	68bb      	ldr	r3, [r7, #8]
 8014080:	781b      	ldrb	r3, [r3, #0]
 8014082:	009b      	lsls	r3, r3, #2
 8014084:	18d3      	adds	r3, r2, r3
 8014086:	681b      	ldr	r3, [r3, #0]
 8014088:	4a13      	ldr	r2, [pc, #76]	@ (80140d8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 801408a:	4013      	ands	r3, r2
 801408c:	623b      	str	r3, [r7, #32]
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	001a      	movs	r2, r3
 8014094:	68bb      	ldr	r3, [r7, #8]
 8014096:	781b      	ldrb	r3, [r3, #0]
 8014098:	009b      	lsls	r3, r3, #2
 801409a:	18d3      	adds	r3, r2, r3
 801409c:	6a3a      	ldr	r2, [r7, #32]
 801409e:	490f      	ldr	r1, [pc, #60]	@ (80140dc <HAL_PCD_EP_DB_Receive+0x1d0>)
 80140a0:	430a      	orrs	r2, r1
 80140a2:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80140a4:	241e      	movs	r4, #30
 80140a6:	193b      	adds	r3, r7, r4
 80140a8:	881b      	ldrh	r3, [r3, #0]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d009      	beq.n	80140c2 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	6818      	ldr	r0, [r3, #0]
 80140b2:	68bb      	ldr	r3, [r7, #8]
 80140b4:	6959      	ldr	r1, [r3, #20]
 80140b6:	68bb      	ldr	r3, [r7, #8]
 80140b8:	895a      	ldrh	r2, [r3, #10]
 80140ba:	193b      	adds	r3, r7, r4
 80140bc:	881b      	ldrh	r3, [r3, #0]
 80140be:	f007 f89f 	bl	801b200 <USB_ReadPMA>
    }
  }

  return count;
 80140c2:	231e      	movs	r3, #30
 80140c4:	18fb      	adds	r3, r7, r3
 80140c6:	881b      	ldrh	r3, [r3, #0]
}
 80140c8:	0018      	movs	r0, r3
 80140ca:	46bd      	mov	sp, r7
 80140cc:	b00a      	add	sp, #40	@ 0x28
 80140ce:	bdb0      	pop	{r4, r5, r7, pc}
 80140d0:	07ffbf8f 	.word	0x07ffbf8f
 80140d4:	00008080 	.word	0x00008080
 80140d8:	07ff8f8f 	.word	0x07ff8f8f
 80140dc:	000080c0 	.word	0x000080c0

080140e0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80140e0:	b5b0      	push	{r4, r5, r7, lr}
 80140e2:	b090      	sub	sp, #64	@ 0x40
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	60f8      	str	r0, [r7, #12]
 80140e8:	60b9      	str	r1, [r7, #8]
 80140ea:	1dbb      	adds	r3, r7, #6
 80140ec:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80140ee:	1dbb      	adds	r3, r7, #6
 80140f0:	881b      	ldrh	r3, [r3, #0]
 80140f2:	2240      	movs	r2, #64	@ 0x40
 80140f4:	4013      	ands	r3, r2
 80140f6:	d100      	bne.n	80140fa <HAL_PCD_EP_DB_Transmit+0x1a>
 80140f8:	e1ec      	b.n	80144d4 <HAL_PCD_EP_DB_Transmit+0x3f4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80140fa:	68fb      	ldr	r3, [r7, #12]
 80140fc:	681a      	ldr	r2, [r3, #0]
 80140fe:	68bb      	ldr	r3, [r7, #8]
 8014100:	781b      	ldrb	r3, [r3, #0]
 8014102:	251e      	movs	r5, #30
 8014104:	197c      	adds	r4, r7, r5
 8014106:	0019      	movs	r1, r3
 8014108:	0010      	movs	r0, r2
 801410a:	f7fe fea7 	bl	8012e5c <PCD_GET_EP_DBUF0_CNT>
 801410e:	0003      	movs	r3, r0
 8014110:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8014112:	68bb      	ldr	r3, [r7, #8]
 8014114:	699a      	ldr	r2, [r3, #24]
 8014116:	197b      	adds	r3, r7, r5
 8014118:	881b      	ldrh	r3, [r3, #0]
 801411a:	429a      	cmp	r2, r3
 801411c:	d907      	bls.n	801412e <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 801411e:	68bb      	ldr	r3, [r7, #8]
 8014120:	699a      	ldr	r2, [r3, #24]
 8014122:	197b      	adds	r3, r7, r5
 8014124:	881b      	ldrh	r3, [r3, #0]
 8014126:	1ad2      	subs	r2, r2, r3
 8014128:	68bb      	ldr	r3, [r7, #8]
 801412a:	619a      	str	r2, [r3, #24]
 801412c:	e002      	b.n	8014134 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 801412e:	68bb      	ldr	r3, [r7, #8]
 8014130:	2200      	movs	r2, #0
 8014132:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8014134:	68bb      	ldr	r3, [r7, #8]
 8014136:	699b      	ldr	r3, [r3, #24]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d000      	beq.n	801413e <HAL_PCD_EP_DB_Transmit+0x5e>
 801413c:	e0d0      	b.n	80142e0 <HAL_PCD_EP_DB_Transmit+0x200>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 801413e:	68bb      	ldr	r3, [r7, #8]
 8014140:	785b      	ldrb	r3, [r3, #1]
 8014142:	2b00      	cmp	r3, #0
 8014144:	d121      	bne.n	801418a <HAL_PCD_EP_DB_Transmit+0xaa>
 8014146:	68bb      	ldr	r3, [r7, #8]
 8014148:	781b      	ldrb	r3, [r3, #0]
 801414a:	00db      	lsls	r3, r3, #3
 801414c:	4adc      	ldr	r2, [pc, #880]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801414e:	4694      	mov	ip, r2
 8014150:	4463      	add	r3, ip
 8014152:	681a      	ldr	r2, [r3, #0]
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	781b      	ldrb	r3, [r3, #0]
 8014158:	00db      	lsls	r3, r3, #3
 801415a:	49d9      	ldr	r1, [pc, #868]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801415c:	468c      	mov	ip, r1
 801415e:	4463      	add	r3, ip
 8014160:	0192      	lsls	r2, r2, #6
 8014162:	0992      	lsrs	r2, r2, #6
 8014164:	601a      	str	r2, [r3, #0]
 8014166:	68bb      	ldr	r3, [r7, #8]
 8014168:	781b      	ldrb	r3, [r3, #0]
 801416a:	00db      	lsls	r3, r3, #3
 801416c:	4ad4      	ldr	r2, [pc, #848]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801416e:	4694      	mov	ip, r2
 8014170:	4463      	add	r3, ip
 8014172:	681a      	ldr	r2, [r3, #0]
 8014174:	68bb      	ldr	r3, [r7, #8]
 8014176:	781b      	ldrb	r3, [r3, #0]
 8014178:	00db      	lsls	r3, r3, #3
 801417a:	49d1      	ldr	r1, [pc, #836]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801417c:	468c      	mov	ip, r1
 801417e:	4463      	add	r3, ip
 8014180:	2180      	movs	r1, #128	@ 0x80
 8014182:	0609      	lsls	r1, r1, #24
 8014184:	430a      	orrs	r2, r1
 8014186:	601a      	str	r2, [r3, #0]
 8014188:	e020      	b.n	80141cc <HAL_PCD_EP_DB_Transmit+0xec>
 801418a:	68bb      	ldr	r3, [r7, #8]
 801418c:	785b      	ldrb	r3, [r3, #1]
 801418e:	2b01      	cmp	r3, #1
 8014190:	d11c      	bne.n	80141cc <HAL_PCD_EP_DB_Transmit+0xec>
 8014192:	68bb      	ldr	r3, [r7, #8]
 8014194:	781b      	ldrb	r3, [r3, #0]
 8014196:	00db      	lsls	r3, r3, #3
 8014198:	4ac9      	ldr	r2, [pc, #804]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801419a:	4694      	mov	ip, r2
 801419c:	4463      	add	r3, ip
 801419e:	681a      	ldr	r2, [r3, #0]
 80141a0:	68bb      	ldr	r3, [r7, #8]
 80141a2:	781b      	ldrb	r3, [r3, #0]
 80141a4:	00db      	lsls	r3, r3, #3
 80141a6:	49c6      	ldr	r1, [pc, #792]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141a8:	468c      	mov	ip, r1
 80141aa:	4463      	add	r3, ip
 80141ac:	0412      	lsls	r2, r2, #16
 80141ae:	0c12      	lsrs	r2, r2, #16
 80141b0:	601a      	str	r2, [r3, #0]
 80141b2:	68bb      	ldr	r3, [r7, #8]
 80141b4:	781b      	ldrb	r3, [r3, #0]
 80141b6:	00db      	lsls	r3, r3, #3
 80141b8:	4ac1      	ldr	r2, [pc, #772]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141ba:	189a      	adds	r2, r3, r2
 80141bc:	68bb      	ldr	r3, [r7, #8]
 80141be:	781b      	ldrb	r3, [r3, #0]
 80141c0:	00db      	lsls	r3, r3, #3
 80141c2:	49bf      	ldr	r1, [pc, #764]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141c4:	468c      	mov	ip, r1
 80141c6:	4463      	add	r3, ip
 80141c8:	6812      	ldr	r2, [r2, #0]
 80141ca:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80141cc:	68bb      	ldr	r3, [r7, #8]
 80141ce:	785b      	ldrb	r3, [r3, #1]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d121      	bne.n	8014218 <HAL_PCD_EP_DB_Transmit+0x138>
 80141d4:	68bb      	ldr	r3, [r7, #8]
 80141d6:	781b      	ldrb	r3, [r3, #0]
 80141d8:	00db      	lsls	r3, r3, #3
 80141da:	4ab9      	ldr	r2, [pc, #740]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141dc:	4694      	mov	ip, r2
 80141de:	4463      	add	r3, ip
 80141e0:	685a      	ldr	r2, [r3, #4]
 80141e2:	68bb      	ldr	r3, [r7, #8]
 80141e4:	781b      	ldrb	r3, [r3, #0]
 80141e6:	00db      	lsls	r3, r3, #3
 80141e8:	49b5      	ldr	r1, [pc, #724]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141ea:	468c      	mov	ip, r1
 80141ec:	4463      	add	r3, ip
 80141ee:	0192      	lsls	r2, r2, #6
 80141f0:	0992      	lsrs	r2, r2, #6
 80141f2:	605a      	str	r2, [r3, #4]
 80141f4:	68bb      	ldr	r3, [r7, #8]
 80141f6:	781b      	ldrb	r3, [r3, #0]
 80141f8:	00db      	lsls	r3, r3, #3
 80141fa:	4ab1      	ldr	r2, [pc, #708]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141fc:	4694      	mov	ip, r2
 80141fe:	4463      	add	r3, ip
 8014200:	685a      	ldr	r2, [r3, #4]
 8014202:	68bb      	ldr	r3, [r7, #8]
 8014204:	781b      	ldrb	r3, [r3, #0]
 8014206:	00db      	lsls	r3, r3, #3
 8014208:	49ad      	ldr	r1, [pc, #692]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801420a:	468c      	mov	ip, r1
 801420c:	4463      	add	r3, ip
 801420e:	2180      	movs	r1, #128	@ 0x80
 8014210:	0609      	lsls	r1, r1, #24
 8014212:	430a      	orrs	r2, r1
 8014214:	605a      	str	r2, [r3, #4]
 8014216:	e020      	b.n	801425a <HAL_PCD_EP_DB_Transmit+0x17a>
 8014218:	68bb      	ldr	r3, [r7, #8]
 801421a:	785b      	ldrb	r3, [r3, #1]
 801421c:	2b01      	cmp	r3, #1
 801421e:	d11c      	bne.n	801425a <HAL_PCD_EP_DB_Transmit+0x17a>
 8014220:	68bb      	ldr	r3, [r7, #8]
 8014222:	781b      	ldrb	r3, [r3, #0]
 8014224:	00db      	lsls	r3, r3, #3
 8014226:	4aa6      	ldr	r2, [pc, #664]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014228:	4694      	mov	ip, r2
 801422a:	4463      	add	r3, ip
 801422c:	685a      	ldr	r2, [r3, #4]
 801422e:	68bb      	ldr	r3, [r7, #8]
 8014230:	781b      	ldrb	r3, [r3, #0]
 8014232:	00db      	lsls	r3, r3, #3
 8014234:	49a2      	ldr	r1, [pc, #648]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014236:	468c      	mov	ip, r1
 8014238:	4463      	add	r3, ip
 801423a:	0412      	lsls	r2, r2, #16
 801423c:	0c12      	lsrs	r2, r2, #16
 801423e:	605a      	str	r2, [r3, #4]
 8014240:	68bb      	ldr	r3, [r7, #8]
 8014242:	781b      	ldrb	r3, [r3, #0]
 8014244:	00db      	lsls	r3, r3, #3
 8014246:	4a9e      	ldr	r2, [pc, #632]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014248:	189a      	adds	r2, r3, r2
 801424a:	68bb      	ldr	r3, [r7, #8]
 801424c:	781b      	ldrb	r3, [r3, #0]
 801424e:	00db      	lsls	r3, r3, #3
 8014250:	499b      	ldr	r1, [pc, #620]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014252:	468c      	mov	ip, r1
 8014254:	4463      	add	r3, ip
 8014256:	6852      	ldr	r2, [r2, #4]
 8014258:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 801425a:	68bb      	ldr	r3, [r7, #8]
 801425c:	78db      	ldrb	r3, [r3, #3]
 801425e:	2b02      	cmp	r3, #2
 8014260:	d119      	bne.n	8014296 <HAL_PCD_EP_DB_Transmit+0x1b6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	001a      	movs	r2, r3
 8014268:	68bb      	ldr	r3, [r7, #8]
 801426a:	781b      	ldrb	r3, [r3, #0]
 801426c:	009b      	lsls	r3, r3, #2
 801426e:	18d3      	adds	r3, r2, r3
 8014270:	681b      	ldr	r3, [r3, #0]
 8014272:	4a94      	ldr	r2, [pc, #592]	@ (80144c4 <HAL_PCD_EP_DB_Transmit+0x3e4>)
 8014274:	4013      	ands	r3, r2
 8014276:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801427a:	2220      	movs	r2, #32
 801427c:	4053      	eors	r3, r2
 801427e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	681b      	ldr	r3, [r3, #0]
 8014284:	001a      	movs	r2, r3
 8014286:	68bb      	ldr	r3, [r7, #8]
 8014288:	781b      	ldrb	r3, [r3, #0]
 801428a:	009b      	lsls	r3, r3, #2
 801428c:	18d3      	adds	r3, r2, r3
 801428e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014290:	498d      	ldr	r1, [pc, #564]	@ (80144c8 <HAL_PCD_EP_DB_Transmit+0x3e8>)
 8014292:	430a      	orrs	r2, r1
 8014294:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8014296:	68bb      	ldr	r3, [r7, #8]
 8014298:	781a      	ldrb	r2, [r3, #0]
 801429a:	68fb      	ldr	r3, [r7, #12]
 801429c:	0011      	movs	r1, r2
 801429e:	0018      	movs	r0, r3
 80142a0:	f00a f836 	bl	801e310 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80142a4:	1dbb      	adds	r3, r7, #6
 80142a6:	881a      	ldrh	r2, [r3, #0]
 80142a8:	2380      	movs	r3, #128	@ 0x80
 80142aa:	01db      	lsls	r3, r3, #7
 80142ac:	4013      	ands	r3, r2
 80142ae:	d015      	beq.n	80142dc <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	681b      	ldr	r3, [r3, #0]
 80142b4:	001a      	movs	r2, r3
 80142b6:	68bb      	ldr	r3, [r7, #8]
 80142b8:	781b      	ldrb	r3, [r3, #0]
 80142ba:	009b      	lsls	r3, r3, #2
 80142bc:	18d3      	adds	r3, r2, r3
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	4a82      	ldr	r2, [pc, #520]	@ (80144cc <HAL_PCD_EP_DB_Transmit+0x3ec>)
 80142c2:	4013      	ands	r3, r2
 80142c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80142c6:	68fb      	ldr	r3, [r7, #12]
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	001a      	movs	r2, r3
 80142cc:	68bb      	ldr	r3, [r7, #8]
 80142ce:	781b      	ldrb	r3, [r3, #0]
 80142d0:	009b      	lsls	r3, r3, #2
 80142d2:	18d3      	adds	r3, r2, r3
 80142d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80142d6:	497e      	ldr	r1, [pc, #504]	@ (80144d0 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 80142d8:	430a      	orrs	r2, r1
 80142da:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 80142dc:	2300      	movs	r3, #0
 80142de:	e303      	b.n	80148e8 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80142e0:	1dbb      	adds	r3, r7, #6
 80142e2:	881a      	ldrh	r2, [r3, #0]
 80142e4:	2380      	movs	r3, #128	@ 0x80
 80142e6:	01db      	lsls	r3, r3, #7
 80142e8:	4013      	ands	r3, r2
 80142ea:	d015      	beq.n	8014318 <HAL_PCD_EP_DB_Transmit+0x238>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	001a      	movs	r2, r3
 80142f2:	68bb      	ldr	r3, [r7, #8]
 80142f4:	781b      	ldrb	r3, [r3, #0]
 80142f6:	009b      	lsls	r3, r3, #2
 80142f8:	18d3      	adds	r3, r2, r3
 80142fa:	681b      	ldr	r3, [r3, #0]
 80142fc:	4a73      	ldr	r2, [pc, #460]	@ (80144cc <HAL_PCD_EP_DB_Transmit+0x3ec>)
 80142fe:	4013      	ands	r3, r2
 8014300:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014302:	68fb      	ldr	r3, [r7, #12]
 8014304:	681b      	ldr	r3, [r3, #0]
 8014306:	001a      	movs	r2, r3
 8014308:	68bb      	ldr	r3, [r7, #8]
 801430a:	781b      	ldrb	r3, [r3, #0]
 801430c:	009b      	lsls	r3, r3, #2
 801430e:	18d3      	adds	r3, r2, r3
 8014310:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014312:	496f      	ldr	r1, [pc, #444]	@ (80144d0 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 8014314:	430a      	orrs	r2, r1
 8014316:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8014318:	68bb      	ldr	r3, [r7, #8]
 801431a:	2224      	movs	r2, #36	@ 0x24
 801431c:	5c9b      	ldrb	r3, [r3, r2]
 801431e:	2b01      	cmp	r3, #1
 8014320:	d000      	beq.n	8014324 <HAL_PCD_EP_DB_Transmit+0x244>
 8014322:	e2c2      	b.n	80148aa <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 8014324:	68bb      	ldr	r3, [r7, #8]
 8014326:	695a      	ldr	r2, [r3, #20]
 8014328:	211e      	movs	r1, #30
 801432a:	187b      	adds	r3, r7, r1
 801432c:	881b      	ldrh	r3, [r3, #0]
 801432e:	18d2      	adds	r2, r2, r3
 8014330:	68bb      	ldr	r3, [r7, #8]
 8014332:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8014334:	68bb      	ldr	r3, [r7, #8]
 8014336:	69da      	ldr	r2, [r3, #28]
 8014338:	187b      	adds	r3, r7, r1
 801433a:	881b      	ldrh	r3, [r3, #0]
 801433c:	18d2      	adds	r2, r2, r3
 801433e:	68bb      	ldr	r3, [r7, #8]
 8014340:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8014342:	68bb      	ldr	r3, [r7, #8]
 8014344:	6a1a      	ldr	r2, [r3, #32]
 8014346:	68bb      	ldr	r3, [r7, #8]
 8014348:	691b      	ldr	r3, [r3, #16]
 801434a:	429a      	cmp	r2, r3
 801434c:	d309      	bcc.n	8014362 <HAL_PCD_EP_DB_Transmit+0x282>
        {
          len = ep->maxpacket;
 801434e:	68bb      	ldr	r3, [r7, #8]
 8014350:	691b      	ldr	r3, [r3, #16]
 8014352:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8014354:	68bb      	ldr	r3, [r7, #8]
 8014356:	6a1a      	ldr	r2, [r3, #32]
 8014358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801435a:	1ad2      	subs	r2, r2, r3
 801435c:	68bb      	ldr	r3, [r7, #8]
 801435e:	621a      	str	r2, [r3, #32]
 8014360:	e016      	b.n	8014390 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else if (ep->xfer_len_db == 0U)
 8014362:	68bb      	ldr	r3, [r7, #8]
 8014364:	6a1b      	ldr	r3, [r3, #32]
 8014366:	2b00      	cmp	r3, #0
 8014368:	d108      	bne.n	801437c <HAL_PCD_EP_DB_Transmit+0x29c>
        {
          len = TxPctSize;
 801436a:	231e      	movs	r3, #30
 801436c:	18fb      	adds	r3, r7, r3
 801436e:	881b      	ldrh	r3, [r3, #0]
 8014370:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8014372:	68bb      	ldr	r3, [r7, #8]
 8014374:	2224      	movs	r2, #36	@ 0x24
 8014376:	2100      	movs	r1, #0
 8014378:	5499      	strb	r1, [r3, r2]
 801437a:	e009      	b.n	8014390 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	2224      	movs	r2, #36	@ 0x24
 8014380:	2100      	movs	r1, #0
 8014382:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8014384:	68bb      	ldr	r3, [r7, #8]
 8014386:	6a1b      	ldr	r3, [r3, #32]
 8014388:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 801438a:	68bb      	ldr	r3, [r7, #8]
 801438c:	2200      	movs	r2, #0
 801438e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8014390:	68bb      	ldr	r3, [r7, #8]
 8014392:	785b      	ldrb	r3, [r3, #1]
 8014394:	2b00      	cmp	r3, #0
 8014396:	d162      	bne.n	801445e <HAL_PCD_EP_DB_Transmit+0x37e>
 8014398:	68bb      	ldr	r3, [r7, #8]
 801439a:	781b      	ldrb	r3, [r3, #0]
 801439c:	00db      	lsls	r3, r3, #3
 801439e:	4a48      	ldr	r2, [pc, #288]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80143a0:	4694      	mov	ip, r2
 80143a2:	4463      	add	r3, ip
 80143a4:	681a      	ldr	r2, [r3, #0]
 80143a6:	68bb      	ldr	r3, [r7, #8]
 80143a8:	781b      	ldrb	r3, [r3, #0]
 80143aa:	00db      	lsls	r3, r3, #3
 80143ac:	4944      	ldr	r1, [pc, #272]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80143ae:	468c      	mov	ip, r1
 80143b0:	4463      	add	r3, ip
 80143b2:	0192      	lsls	r2, r2, #6
 80143b4:	0992      	lsrs	r2, r2, #6
 80143b6:	601a      	str	r2, [r3, #0]
 80143b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d111      	bne.n	80143e2 <HAL_PCD_EP_DB_Transmit+0x302>
 80143be:	68bb      	ldr	r3, [r7, #8]
 80143c0:	781b      	ldrb	r3, [r3, #0]
 80143c2:	00db      	lsls	r3, r3, #3
 80143c4:	4a3e      	ldr	r2, [pc, #248]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80143c6:	4694      	mov	ip, r2
 80143c8:	4463      	add	r3, ip
 80143ca:	681a      	ldr	r2, [r3, #0]
 80143cc:	68bb      	ldr	r3, [r7, #8]
 80143ce:	781b      	ldrb	r3, [r3, #0]
 80143d0:	00db      	lsls	r3, r3, #3
 80143d2:	493b      	ldr	r1, [pc, #236]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80143d4:	468c      	mov	ip, r1
 80143d6:	4463      	add	r3, ip
 80143d8:	2180      	movs	r1, #128	@ 0x80
 80143da:	0609      	lsls	r1, r1, #24
 80143dc:	430a      	orrs	r2, r1
 80143de:	601a      	str	r2, [r3, #0]
 80143e0:	e062      	b.n	80144a8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 80143e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80143e6:	d81b      	bhi.n	8014420 <HAL_PCD_EP_DB_Transmit+0x340>
 80143e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143ea:	085b      	lsrs	r3, r3, #1
 80143ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80143ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143f0:	2201      	movs	r2, #1
 80143f2:	4013      	ands	r3, r2
 80143f4:	d002      	beq.n	80143fc <HAL_PCD_EP_DB_Transmit+0x31c>
 80143f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143f8:	3301      	adds	r3, #1
 80143fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80143fc:	68bb      	ldr	r3, [r7, #8]
 80143fe:	781b      	ldrb	r3, [r3, #0]
 8014400:	00db      	lsls	r3, r3, #3
 8014402:	4a2f      	ldr	r2, [pc, #188]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014404:	4694      	mov	ip, r2
 8014406:	4463      	add	r3, ip
 8014408:	6819      	ldr	r1, [r3, #0]
 801440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801440c:	069a      	lsls	r2, r3, #26
 801440e:	68bb      	ldr	r3, [r7, #8]
 8014410:	781b      	ldrb	r3, [r3, #0]
 8014412:	00db      	lsls	r3, r3, #3
 8014414:	482a      	ldr	r0, [pc, #168]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014416:	4684      	mov	ip, r0
 8014418:	4463      	add	r3, ip
 801441a:	430a      	orrs	r2, r1
 801441c:	601a      	str	r2, [r3, #0]
 801441e:	e043      	b.n	80144a8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 8014420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014422:	095b      	lsrs	r3, r3, #5
 8014424:	633b      	str	r3, [r7, #48]	@ 0x30
 8014426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014428:	221f      	movs	r2, #31
 801442a:	4013      	ands	r3, r2
 801442c:	d102      	bne.n	8014434 <HAL_PCD_EP_DB_Transmit+0x354>
 801442e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014430:	3b01      	subs	r3, #1
 8014432:	633b      	str	r3, [r7, #48]	@ 0x30
 8014434:	68bb      	ldr	r3, [r7, #8]
 8014436:	781b      	ldrb	r3, [r3, #0]
 8014438:	00db      	lsls	r3, r3, #3
 801443a:	4a21      	ldr	r2, [pc, #132]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801443c:	4694      	mov	ip, r2
 801443e:	4463      	add	r3, ip
 8014440:	681a      	ldr	r2, [r3, #0]
 8014442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014444:	069b      	lsls	r3, r3, #26
 8014446:	431a      	orrs	r2, r3
 8014448:	68bb      	ldr	r3, [r7, #8]
 801444a:	781b      	ldrb	r3, [r3, #0]
 801444c:	00db      	lsls	r3, r3, #3
 801444e:	491c      	ldr	r1, [pc, #112]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014450:	468c      	mov	ip, r1
 8014452:	4463      	add	r3, ip
 8014454:	2180      	movs	r1, #128	@ 0x80
 8014456:	0609      	lsls	r1, r1, #24
 8014458:	430a      	orrs	r2, r1
 801445a:	601a      	str	r2, [r3, #0]
 801445c:	e024      	b.n	80144a8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 801445e:	68bb      	ldr	r3, [r7, #8]
 8014460:	785b      	ldrb	r3, [r3, #1]
 8014462:	2b01      	cmp	r3, #1
 8014464:	d120      	bne.n	80144a8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 8014466:	68bb      	ldr	r3, [r7, #8]
 8014468:	781b      	ldrb	r3, [r3, #0]
 801446a:	00db      	lsls	r3, r3, #3
 801446c:	4a14      	ldr	r2, [pc, #80]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801446e:	4694      	mov	ip, r2
 8014470:	4463      	add	r3, ip
 8014472:	681a      	ldr	r2, [r3, #0]
 8014474:	68bb      	ldr	r3, [r7, #8]
 8014476:	781b      	ldrb	r3, [r3, #0]
 8014478:	00db      	lsls	r3, r3, #3
 801447a:	4911      	ldr	r1, [pc, #68]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801447c:	468c      	mov	ip, r1
 801447e:	4463      	add	r3, ip
 8014480:	0412      	lsls	r2, r2, #16
 8014482:	0c12      	lsrs	r2, r2, #16
 8014484:	601a      	str	r2, [r3, #0]
 8014486:	68bb      	ldr	r3, [r7, #8]
 8014488:	781b      	ldrb	r3, [r3, #0]
 801448a:	00db      	lsls	r3, r3, #3
 801448c:	4a0c      	ldr	r2, [pc, #48]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801448e:	4694      	mov	ip, r2
 8014490:	4463      	add	r3, ip
 8014492:	6819      	ldr	r1, [r3, #0]
 8014494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014496:	041a      	lsls	r2, r3, #16
 8014498:	68bb      	ldr	r3, [r7, #8]
 801449a:	781b      	ldrb	r3, [r3, #0]
 801449c:	00db      	lsls	r3, r3, #3
 801449e:	4808      	ldr	r0, [pc, #32]	@ (80144c0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80144a0:	4684      	mov	ip, r0
 80144a2:	4463      	add	r3, ip
 80144a4:	430a      	orrs	r2, r1
 80144a6:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	6818      	ldr	r0, [r3, #0]
 80144ac:	68bb      	ldr	r3, [r7, #8]
 80144ae:	6959      	ldr	r1, [r3, #20]
 80144b0:	68bb      	ldr	r3, [r7, #8]
 80144b2:	891a      	ldrh	r2, [r3, #8]
 80144b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144b6:	b29b      	uxth	r3, r3
 80144b8:	f006 fe2c 	bl	801b114 <USB_WritePMA>
 80144bc:	e1f5      	b.n	80148aa <HAL_PCD_EP_DB_Transmit+0x7ca>
 80144be:	46c0      	nop			@ (mov r8, r8)
 80144c0:	40009800 	.word	0x40009800
 80144c4:	07ff8fbf 	.word	0x07ff8fbf
 80144c8:	00008080 	.word	0x00008080
 80144cc:	07ff8f8f 	.word	0x07ff8f8f
 80144d0:	0000c080 	.word	0x0000c080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80144d4:	68fb      	ldr	r3, [r7, #12]
 80144d6:	681a      	ldr	r2, [r3, #0]
 80144d8:	68bb      	ldr	r3, [r7, #8]
 80144da:	781b      	ldrb	r3, [r3, #0]
 80144dc:	251e      	movs	r5, #30
 80144de:	197c      	adds	r4, r7, r5
 80144e0:	0019      	movs	r1, r3
 80144e2:	0010      	movs	r0, r2
 80144e4:	f7fe fcdc 	bl	8012ea0 <PCD_GET_EP_DBUF1_CNT>
 80144e8:	0003      	movs	r3, r0
 80144ea:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 80144ec:	68bb      	ldr	r3, [r7, #8]
 80144ee:	699a      	ldr	r2, [r3, #24]
 80144f0:	197b      	adds	r3, r7, r5
 80144f2:	881b      	ldrh	r3, [r3, #0]
 80144f4:	429a      	cmp	r2, r3
 80144f6:	d307      	bcc.n	8014508 <HAL_PCD_EP_DB_Transmit+0x428>
    {
      ep->xfer_len -= TxPctSize;
 80144f8:	68bb      	ldr	r3, [r7, #8]
 80144fa:	699a      	ldr	r2, [r3, #24]
 80144fc:	197b      	adds	r3, r7, r5
 80144fe:	881b      	ldrh	r3, [r3, #0]
 8014500:	1ad2      	subs	r2, r2, r3
 8014502:	68bb      	ldr	r3, [r7, #8]
 8014504:	619a      	str	r2, [r3, #24]
 8014506:	e002      	b.n	801450e <HAL_PCD_EP_DB_Transmit+0x42e>
    }
    else
    {
      ep->xfer_len = 0U;
 8014508:	68bb      	ldr	r3, [r7, #8]
 801450a:	2200      	movs	r2, #0
 801450c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 801450e:	68bb      	ldr	r3, [r7, #8]
 8014510:	699b      	ldr	r3, [r3, #24]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d000      	beq.n	8014518 <HAL_PCD_EP_DB_Transmit+0x438>
 8014516:	e0d0      	b.n	80146ba <HAL_PCD_EP_DB_Transmit+0x5da>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8014518:	68bb      	ldr	r3, [r7, #8]
 801451a:	785b      	ldrb	r3, [r3, #1]
 801451c:	2b00      	cmp	r3, #0
 801451e:	d121      	bne.n	8014564 <HAL_PCD_EP_DB_Transmit+0x484>
 8014520:	68bb      	ldr	r3, [r7, #8]
 8014522:	781b      	ldrb	r3, [r3, #0]
 8014524:	00db      	lsls	r3, r3, #3
 8014526:	4ac4      	ldr	r2, [pc, #784]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014528:	4694      	mov	ip, r2
 801452a:	4463      	add	r3, ip
 801452c:	681a      	ldr	r2, [r3, #0]
 801452e:	68bb      	ldr	r3, [r7, #8]
 8014530:	781b      	ldrb	r3, [r3, #0]
 8014532:	00db      	lsls	r3, r3, #3
 8014534:	49c0      	ldr	r1, [pc, #768]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014536:	468c      	mov	ip, r1
 8014538:	4463      	add	r3, ip
 801453a:	0192      	lsls	r2, r2, #6
 801453c:	0992      	lsrs	r2, r2, #6
 801453e:	601a      	str	r2, [r3, #0]
 8014540:	68bb      	ldr	r3, [r7, #8]
 8014542:	781b      	ldrb	r3, [r3, #0]
 8014544:	00db      	lsls	r3, r3, #3
 8014546:	4abc      	ldr	r2, [pc, #752]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014548:	4694      	mov	ip, r2
 801454a:	4463      	add	r3, ip
 801454c:	681a      	ldr	r2, [r3, #0]
 801454e:	68bb      	ldr	r3, [r7, #8]
 8014550:	781b      	ldrb	r3, [r3, #0]
 8014552:	00db      	lsls	r3, r3, #3
 8014554:	49b8      	ldr	r1, [pc, #736]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014556:	468c      	mov	ip, r1
 8014558:	4463      	add	r3, ip
 801455a:	2180      	movs	r1, #128	@ 0x80
 801455c:	0609      	lsls	r1, r1, #24
 801455e:	430a      	orrs	r2, r1
 8014560:	601a      	str	r2, [r3, #0]
 8014562:	e020      	b.n	80145a6 <HAL_PCD_EP_DB_Transmit+0x4c6>
 8014564:	68bb      	ldr	r3, [r7, #8]
 8014566:	785b      	ldrb	r3, [r3, #1]
 8014568:	2b01      	cmp	r3, #1
 801456a:	d11c      	bne.n	80145a6 <HAL_PCD_EP_DB_Transmit+0x4c6>
 801456c:	68bb      	ldr	r3, [r7, #8]
 801456e:	781b      	ldrb	r3, [r3, #0]
 8014570:	00db      	lsls	r3, r3, #3
 8014572:	4ab1      	ldr	r2, [pc, #708]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014574:	4694      	mov	ip, r2
 8014576:	4463      	add	r3, ip
 8014578:	681a      	ldr	r2, [r3, #0]
 801457a:	68bb      	ldr	r3, [r7, #8]
 801457c:	781b      	ldrb	r3, [r3, #0]
 801457e:	00db      	lsls	r3, r3, #3
 8014580:	49ad      	ldr	r1, [pc, #692]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014582:	468c      	mov	ip, r1
 8014584:	4463      	add	r3, ip
 8014586:	0412      	lsls	r2, r2, #16
 8014588:	0c12      	lsrs	r2, r2, #16
 801458a:	601a      	str	r2, [r3, #0]
 801458c:	68bb      	ldr	r3, [r7, #8]
 801458e:	781b      	ldrb	r3, [r3, #0]
 8014590:	00db      	lsls	r3, r3, #3
 8014592:	4aa9      	ldr	r2, [pc, #676]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014594:	189a      	adds	r2, r3, r2
 8014596:	68bb      	ldr	r3, [r7, #8]
 8014598:	781b      	ldrb	r3, [r3, #0]
 801459a:	00db      	lsls	r3, r3, #3
 801459c:	49a6      	ldr	r1, [pc, #664]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 801459e:	468c      	mov	ip, r1
 80145a0:	4463      	add	r3, ip
 80145a2:	6812      	ldr	r2, [r2, #0]
 80145a4:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80145a6:	68bb      	ldr	r3, [r7, #8]
 80145a8:	785b      	ldrb	r3, [r3, #1]
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d121      	bne.n	80145f2 <HAL_PCD_EP_DB_Transmit+0x512>
 80145ae:	68bb      	ldr	r3, [r7, #8]
 80145b0:	781b      	ldrb	r3, [r3, #0]
 80145b2:	00db      	lsls	r3, r3, #3
 80145b4:	4aa0      	ldr	r2, [pc, #640]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145b6:	4694      	mov	ip, r2
 80145b8:	4463      	add	r3, ip
 80145ba:	685a      	ldr	r2, [r3, #4]
 80145bc:	68bb      	ldr	r3, [r7, #8]
 80145be:	781b      	ldrb	r3, [r3, #0]
 80145c0:	00db      	lsls	r3, r3, #3
 80145c2:	499d      	ldr	r1, [pc, #628]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145c4:	468c      	mov	ip, r1
 80145c6:	4463      	add	r3, ip
 80145c8:	0192      	lsls	r2, r2, #6
 80145ca:	0992      	lsrs	r2, r2, #6
 80145cc:	605a      	str	r2, [r3, #4]
 80145ce:	68bb      	ldr	r3, [r7, #8]
 80145d0:	781b      	ldrb	r3, [r3, #0]
 80145d2:	00db      	lsls	r3, r3, #3
 80145d4:	4a98      	ldr	r2, [pc, #608]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145d6:	4694      	mov	ip, r2
 80145d8:	4463      	add	r3, ip
 80145da:	685a      	ldr	r2, [r3, #4]
 80145dc:	68bb      	ldr	r3, [r7, #8]
 80145de:	781b      	ldrb	r3, [r3, #0]
 80145e0:	00db      	lsls	r3, r3, #3
 80145e2:	4995      	ldr	r1, [pc, #596]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145e4:	468c      	mov	ip, r1
 80145e6:	4463      	add	r3, ip
 80145e8:	2180      	movs	r1, #128	@ 0x80
 80145ea:	0609      	lsls	r1, r1, #24
 80145ec:	430a      	orrs	r2, r1
 80145ee:	605a      	str	r2, [r3, #4]
 80145f0:	e020      	b.n	8014634 <HAL_PCD_EP_DB_Transmit+0x554>
 80145f2:	68bb      	ldr	r3, [r7, #8]
 80145f4:	785b      	ldrb	r3, [r3, #1]
 80145f6:	2b01      	cmp	r3, #1
 80145f8:	d11c      	bne.n	8014634 <HAL_PCD_EP_DB_Transmit+0x554>
 80145fa:	68bb      	ldr	r3, [r7, #8]
 80145fc:	781b      	ldrb	r3, [r3, #0]
 80145fe:	00db      	lsls	r3, r3, #3
 8014600:	4a8d      	ldr	r2, [pc, #564]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014602:	4694      	mov	ip, r2
 8014604:	4463      	add	r3, ip
 8014606:	685a      	ldr	r2, [r3, #4]
 8014608:	68bb      	ldr	r3, [r7, #8]
 801460a:	781b      	ldrb	r3, [r3, #0]
 801460c:	00db      	lsls	r3, r3, #3
 801460e:	498a      	ldr	r1, [pc, #552]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014610:	468c      	mov	ip, r1
 8014612:	4463      	add	r3, ip
 8014614:	0412      	lsls	r2, r2, #16
 8014616:	0c12      	lsrs	r2, r2, #16
 8014618:	605a      	str	r2, [r3, #4]
 801461a:	68bb      	ldr	r3, [r7, #8]
 801461c:	781b      	ldrb	r3, [r3, #0]
 801461e:	00db      	lsls	r3, r3, #3
 8014620:	4a85      	ldr	r2, [pc, #532]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014622:	189a      	adds	r2, r3, r2
 8014624:	68bb      	ldr	r3, [r7, #8]
 8014626:	781b      	ldrb	r3, [r3, #0]
 8014628:	00db      	lsls	r3, r3, #3
 801462a:	4983      	ldr	r1, [pc, #524]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 801462c:	468c      	mov	ip, r1
 801462e:	4463      	add	r3, ip
 8014630:	6852      	ldr	r2, [r2, #4]
 8014632:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8014634:	68bb      	ldr	r3, [r7, #8]
 8014636:	78db      	ldrb	r3, [r3, #3]
 8014638:	2b02      	cmp	r3, #2
 801463a:	d119      	bne.n	8014670 <HAL_PCD_EP_DB_Transmit+0x590>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	001a      	movs	r2, r3
 8014642:	68bb      	ldr	r3, [r7, #8]
 8014644:	781b      	ldrb	r3, [r3, #0]
 8014646:	009b      	lsls	r3, r3, #2
 8014648:	18d3      	adds	r3, r2, r3
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	4a7b      	ldr	r2, [pc, #492]	@ (801483c <HAL_PCD_EP_DB_Transmit+0x75c>)
 801464e:	4013      	ands	r3, r2
 8014650:	627b      	str	r3, [r7, #36]	@ 0x24
 8014652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014654:	2220      	movs	r2, #32
 8014656:	4053      	eors	r3, r2
 8014658:	627b      	str	r3, [r7, #36]	@ 0x24
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	001a      	movs	r2, r3
 8014660:	68bb      	ldr	r3, [r7, #8]
 8014662:	781b      	ldrb	r3, [r3, #0]
 8014664:	009b      	lsls	r3, r3, #2
 8014666:	18d3      	adds	r3, r2, r3
 8014668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801466a:	4975      	ldr	r1, [pc, #468]	@ (8014840 <HAL_PCD_EP_DB_Transmit+0x760>)
 801466c:	430a      	orrs	r2, r1
 801466e:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8014670:	68bb      	ldr	r3, [r7, #8]
 8014672:	781a      	ldrb	r2, [r3, #0]
 8014674:	68fb      	ldr	r3, [r7, #12]
 8014676:	0011      	movs	r1, r2
 8014678:	0018      	movs	r0, r3
 801467a:	f009 fe49 	bl	801e310 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 801467e:	1dbb      	adds	r3, r7, #6
 8014680:	881a      	ldrh	r2, [r3, #0]
 8014682:	2380      	movs	r3, #128	@ 0x80
 8014684:	01db      	lsls	r3, r3, #7
 8014686:	4013      	ands	r3, r2
 8014688:	d115      	bne.n	80146b6 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 801468a:	68fb      	ldr	r3, [r7, #12]
 801468c:	681b      	ldr	r3, [r3, #0]
 801468e:	001a      	movs	r2, r3
 8014690:	68bb      	ldr	r3, [r7, #8]
 8014692:	781b      	ldrb	r3, [r3, #0]
 8014694:	009b      	lsls	r3, r3, #2
 8014696:	18d3      	adds	r3, r2, r3
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	4a6a      	ldr	r2, [pc, #424]	@ (8014844 <HAL_PCD_EP_DB_Transmit+0x764>)
 801469c:	4013      	ands	r3, r2
 801469e:	623b      	str	r3, [r7, #32]
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	001a      	movs	r2, r3
 80146a6:	68bb      	ldr	r3, [r7, #8]
 80146a8:	781b      	ldrb	r3, [r3, #0]
 80146aa:	009b      	lsls	r3, r3, #2
 80146ac:	18d3      	adds	r3, r2, r3
 80146ae:	6a3a      	ldr	r2, [r7, #32]
 80146b0:	4965      	ldr	r1, [pc, #404]	@ (8014848 <HAL_PCD_EP_DB_Transmit+0x768>)
 80146b2:	430a      	orrs	r2, r1
 80146b4:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 80146b6:	2300      	movs	r3, #0
 80146b8:	e116      	b.n	80148e8 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80146ba:	1dbb      	adds	r3, r7, #6
 80146bc:	881a      	ldrh	r2, [r3, #0]
 80146be:	2380      	movs	r3, #128	@ 0x80
 80146c0:	01db      	lsls	r3, r3, #7
 80146c2:	4013      	ands	r3, r2
 80146c4:	d115      	bne.n	80146f2 <HAL_PCD_EP_DB_Transmit+0x612>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	001a      	movs	r2, r3
 80146cc:	68bb      	ldr	r3, [r7, #8]
 80146ce:	781b      	ldrb	r3, [r3, #0]
 80146d0:	009b      	lsls	r3, r3, #2
 80146d2:	18d3      	adds	r3, r2, r3
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	4a5b      	ldr	r2, [pc, #364]	@ (8014844 <HAL_PCD_EP_DB_Transmit+0x764>)
 80146d8:	4013      	ands	r3, r2
 80146da:	617b      	str	r3, [r7, #20]
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	001a      	movs	r2, r3
 80146e2:	68bb      	ldr	r3, [r7, #8]
 80146e4:	781b      	ldrb	r3, [r3, #0]
 80146e6:	009b      	lsls	r3, r3, #2
 80146e8:	18d3      	adds	r3, r2, r3
 80146ea:	697a      	ldr	r2, [r7, #20]
 80146ec:	4956      	ldr	r1, [pc, #344]	@ (8014848 <HAL_PCD_EP_DB_Transmit+0x768>)
 80146ee:	430a      	orrs	r2, r1
 80146f0:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80146f2:	68bb      	ldr	r3, [r7, #8]
 80146f4:	2224      	movs	r2, #36	@ 0x24
 80146f6:	5c9b      	ldrb	r3, [r3, r2]
 80146f8:	2b01      	cmp	r3, #1
 80146fa:	d000      	beq.n	80146fe <HAL_PCD_EP_DB_Transmit+0x61e>
 80146fc:	e0d5      	b.n	80148aa <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 80146fe:	68bb      	ldr	r3, [r7, #8]
 8014700:	695a      	ldr	r2, [r3, #20]
 8014702:	211e      	movs	r1, #30
 8014704:	187b      	adds	r3, r7, r1
 8014706:	881b      	ldrh	r3, [r3, #0]
 8014708:	18d2      	adds	r2, r2, r3
 801470a:	68bb      	ldr	r3, [r7, #8]
 801470c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 801470e:	68bb      	ldr	r3, [r7, #8]
 8014710:	69da      	ldr	r2, [r3, #28]
 8014712:	187b      	adds	r3, r7, r1
 8014714:	881b      	ldrh	r3, [r3, #0]
 8014716:	18d2      	adds	r2, r2, r3
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 801471c:	68bb      	ldr	r3, [r7, #8]
 801471e:	6a1a      	ldr	r2, [r3, #32]
 8014720:	68bb      	ldr	r3, [r7, #8]
 8014722:	691b      	ldr	r3, [r3, #16]
 8014724:	429a      	cmp	r2, r3
 8014726:	d309      	bcc.n	801473c <HAL_PCD_EP_DB_Transmit+0x65c>
        {
          len = ep->maxpacket;
 8014728:	68bb      	ldr	r3, [r7, #8]
 801472a:	691b      	ldr	r3, [r3, #16]
 801472c:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 801472e:	68bb      	ldr	r3, [r7, #8]
 8014730:	6a1a      	ldr	r2, [r3, #32]
 8014732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014734:	1ad2      	subs	r2, r2, r3
 8014736:	68bb      	ldr	r3, [r7, #8]
 8014738:	621a      	str	r2, [r3, #32]
 801473a:	e016      	b.n	801476a <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else if (ep->xfer_len_db == 0U)
 801473c:	68bb      	ldr	r3, [r7, #8]
 801473e:	6a1b      	ldr	r3, [r3, #32]
 8014740:	2b00      	cmp	r3, #0
 8014742:	d108      	bne.n	8014756 <HAL_PCD_EP_DB_Transmit+0x676>
        {
          len = TxPctSize;
 8014744:	231e      	movs	r3, #30
 8014746:	18fb      	adds	r3, r7, r3
 8014748:	881b      	ldrh	r3, [r3, #0]
 801474a:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 801474c:	68bb      	ldr	r3, [r7, #8]
 801474e:	2224      	movs	r2, #36	@ 0x24
 8014750:	2100      	movs	r1, #0
 8014752:	5499      	strb	r1, [r3, r2]
 8014754:	e009      	b.n	801476a <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else
        {
          len = ep->xfer_len_db;
 8014756:	68bb      	ldr	r3, [r7, #8]
 8014758:	6a1b      	ldr	r3, [r3, #32]
 801475a:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 801475c:	68bb      	ldr	r3, [r7, #8]
 801475e:	2200      	movs	r2, #0
 8014760:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8014762:	68bb      	ldr	r3, [r7, #8]
 8014764:	2224      	movs	r2, #36	@ 0x24
 8014766:	2100      	movs	r1, #0
 8014768:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 801476a:	68bb      	ldr	r3, [r7, #8]
 801476c:	785b      	ldrb	r3, [r3, #1]
 801476e:	2b00      	cmp	r3, #0
 8014770:	d16c      	bne.n	801484c <HAL_PCD_EP_DB_Transmit+0x76c>
 8014772:	68bb      	ldr	r3, [r7, #8]
 8014774:	781b      	ldrb	r3, [r3, #0]
 8014776:	00db      	lsls	r3, r3, #3
 8014778:	4a2f      	ldr	r2, [pc, #188]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 801477a:	4694      	mov	ip, r2
 801477c:	4463      	add	r3, ip
 801477e:	685a      	ldr	r2, [r3, #4]
 8014780:	68bb      	ldr	r3, [r7, #8]
 8014782:	781b      	ldrb	r3, [r3, #0]
 8014784:	00db      	lsls	r3, r3, #3
 8014786:	492c      	ldr	r1, [pc, #176]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014788:	468c      	mov	ip, r1
 801478a:	4463      	add	r3, ip
 801478c:	0192      	lsls	r2, r2, #6
 801478e:	0992      	lsrs	r2, r2, #6
 8014790:	605a      	str	r2, [r3, #4]
 8014792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014794:	2b00      	cmp	r3, #0
 8014796:	d111      	bne.n	80147bc <HAL_PCD_EP_DB_Transmit+0x6dc>
 8014798:	68bb      	ldr	r3, [r7, #8]
 801479a:	781b      	ldrb	r3, [r3, #0]
 801479c:	00db      	lsls	r3, r3, #3
 801479e:	4a26      	ldr	r2, [pc, #152]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80147a0:	4694      	mov	ip, r2
 80147a2:	4463      	add	r3, ip
 80147a4:	685a      	ldr	r2, [r3, #4]
 80147a6:	68bb      	ldr	r3, [r7, #8]
 80147a8:	781b      	ldrb	r3, [r3, #0]
 80147aa:	00db      	lsls	r3, r3, #3
 80147ac:	4922      	ldr	r1, [pc, #136]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80147ae:	468c      	mov	ip, r1
 80147b0:	4463      	add	r3, ip
 80147b2:	2180      	movs	r1, #128	@ 0x80
 80147b4:	0609      	lsls	r1, r1, #24
 80147b6:	430a      	orrs	r2, r1
 80147b8:	605a      	str	r2, [r3, #4]
 80147ba:	e06c      	b.n	8014896 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80147bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147be:	2b3e      	cmp	r3, #62	@ 0x3e
 80147c0:	d81b      	bhi.n	80147fa <HAL_PCD_EP_DB_Transmit+0x71a>
 80147c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147c4:	085b      	lsrs	r3, r3, #1
 80147c6:	61bb      	str	r3, [r7, #24]
 80147c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147ca:	2201      	movs	r2, #1
 80147cc:	4013      	ands	r3, r2
 80147ce:	d002      	beq.n	80147d6 <HAL_PCD_EP_DB_Transmit+0x6f6>
 80147d0:	69bb      	ldr	r3, [r7, #24]
 80147d2:	3301      	adds	r3, #1
 80147d4:	61bb      	str	r3, [r7, #24]
 80147d6:	68bb      	ldr	r3, [r7, #8]
 80147d8:	781b      	ldrb	r3, [r3, #0]
 80147da:	00db      	lsls	r3, r3, #3
 80147dc:	4a16      	ldr	r2, [pc, #88]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80147de:	4694      	mov	ip, r2
 80147e0:	4463      	add	r3, ip
 80147e2:	6859      	ldr	r1, [r3, #4]
 80147e4:	69bb      	ldr	r3, [r7, #24]
 80147e6:	069a      	lsls	r2, r3, #26
 80147e8:	68bb      	ldr	r3, [r7, #8]
 80147ea:	781b      	ldrb	r3, [r3, #0]
 80147ec:	00db      	lsls	r3, r3, #3
 80147ee:	4812      	ldr	r0, [pc, #72]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 80147f0:	4684      	mov	ip, r0
 80147f2:	4463      	add	r3, ip
 80147f4:	430a      	orrs	r2, r1
 80147f6:	605a      	str	r2, [r3, #4]
 80147f8:	e04d      	b.n	8014896 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80147fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147fc:	095b      	lsrs	r3, r3, #5
 80147fe:	61bb      	str	r3, [r7, #24]
 8014800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014802:	221f      	movs	r2, #31
 8014804:	4013      	ands	r3, r2
 8014806:	d102      	bne.n	801480e <HAL_PCD_EP_DB_Transmit+0x72e>
 8014808:	69bb      	ldr	r3, [r7, #24]
 801480a:	3b01      	subs	r3, #1
 801480c:	61bb      	str	r3, [r7, #24]
 801480e:	68bb      	ldr	r3, [r7, #8]
 8014810:	781b      	ldrb	r3, [r3, #0]
 8014812:	00db      	lsls	r3, r3, #3
 8014814:	4a08      	ldr	r2, [pc, #32]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014816:	4694      	mov	ip, r2
 8014818:	4463      	add	r3, ip
 801481a:	685a      	ldr	r2, [r3, #4]
 801481c:	69bb      	ldr	r3, [r7, #24]
 801481e:	069b      	lsls	r3, r3, #26
 8014820:	431a      	orrs	r2, r3
 8014822:	68bb      	ldr	r3, [r7, #8]
 8014824:	781b      	ldrb	r3, [r3, #0]
 8014826:	00db      	lsls	r3, r3, #3
 8014828:	4903      	ldr	r1, [pc, #12]	@ (8014838 <HAL_PCD_EP_DB_Transmit+0x758>)
 801482a:	468c      	mov	ip, r1
 801482c:	4463      	add	r3, ip
 801482e:	2180      	movs	r1, #128	@ 0x80
 8014830:	0609      	lsls	r1, r1, #24
 8014832:	430a      	orrs	r2, r1
 8014834:	605a      	str	r2, [r3, #4]
 8014836:	e02e      	b.n	8014896 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014838:	40009800 	.word	0x40009800
 801483c:	07ff8fbf 	.word	0x07ff8fbf
 8014840:	00008080 	.word	0x00008080
 8014844:	07ff8f8f 	.word	0x07ff8f8f
 8014848:	0000c080 	.word	0x0000c080
 801484c:	68bb      	ldr	r3, [r7, #8]
 801484e:	785b      	ldrb	r3, [r3, #1]
 8014850:	2b01      	cmp	r3, #1
 8014852:	d120      	bne.n	8014896 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014854:	68bb      	ldr	r3, [r7, #8]
 8014856:	781b      	ldrb	r3, [r3, #0]
 8014858:	00db      	lsls	r3, r3, #3
 801485a:	4a25      	ldr	r2, [pc, #148]	@ (80148f0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801485c:	4694      	mov	ip, r2
 801485e:	4463      	add	r3, ip
 8014860:	685a      	ldr	r2, [r3, #4]
 8014862:	68bb      	ldr	r3, [r7, #8]
 8014864:	781b      	ldrb	r3, [r3, #0]
 8014866:	00db      	lsls	r3, r3, #3
 8014868:	4921      	ldr	r1, [pc, #132]	@ (80148f0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801486a:	468c      	mov	ip, r1
 801486c:	4463      	add	r3, ip
 801486e:	0412      	lsls	r2, r2, #16
 8014870:	0c12      	lsrs	r2, r2, #16
 8014872:	605a      	str	r2, [r3, #4]
 8014874:	68bb      	ldr	r3, [r7, #8]
 8014876:	781b      	ldrb	r3, [r3, #0]
 8014878:	00db      	lsls	r3, r3, #3
 801487a:	4a1d      	ldr	r2, [pc, #116]	@ (80148f0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801487c:	4694      	mov	ip, r2
 801487e:	4463      	add	r3, ip
 8014880:	6859      	ldr	r1, [r3, #4]
 8014882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014884:	041a      	lsls	r2, r3, #16
 8014886:	68bb      	ldr	r3, [r7, #8]
 8014888:	781b      	ldrb	r3, [r3, #0]
 801488a:	00db      	lsls	r3, r3, #3
 801488c:	4818      	ldr	r0, [pc, #96]	@ (80148f0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801488e:	4684      	mov	ip, r0
 8014890:	4463      	add	r3, ip
 8014892:	430a      	orrs	r2, r1
 8014894:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8014896:	68fb      	ldr	r3, [r7, #12]
 8014898:	6818      	ldr	r0, [r3, #0]
 801489a:	68bb      	ldr	r3, [r7, #8]
 801489c:	6959      	ldr	r1, [r3, #20]
 801489e:	68bb      	ldr	r3, [r7, #8]
 80148a0:	895a      	ldrh	r2, [r3, #10]
 80148a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148a4:	b29b      	uxth	r3, r3
 80148a6:	f006 fc35 	bl	801b114 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	001a      	movs	r2, r3
 80148b0:	68bb      	ldr	r3, [r7, #8]
 80148b2:	781b      	ldrb	r3, [r3, #0]
 80148b4:	009b      	lsls	r3, r3, #2
 80148b6:	18d3      	adds	r3, r2, r3
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	4a0e      	ldr	r2, [pc, #56]	@ (80148f4 <HAL_PCD_EP_DB_Transmit+0x814>)
 80148bc:	4013      	ands	r3, r2
 80148be:	637b      	str	r3, [r7, #52]	@ 0x34
 80148c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80148c2:	2210      	movs	r2, #16
 80148c4:	4053      	eors	r3, r2
 80148c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80148c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80148ca:	2220      	movs	r2, #32
 80148cc:	4053      	eors	r3, r2
 80148ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	681b      	ldr	r3, [r3, #0]
 80148d4:	001a      	movs	r2, r3
 80148d6:	68bb      	ldr	r3, [r7, #8]
 80148d8:	781b      	ldrb	r3, [r3, #0]
 80148da:	009b      	lsls	r3, r3, #2
 80148dc:	18d3      	adds	r3, r2, r3
 80148de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80148e0:	4905      	ldr	r1, [pc, #20]	@ (80148f8 <HAL_PCD_EP_DB_Transmit+0x818>)
 80148e2:	430a      	orrs	r2, r1
 80148e4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80148e6:	2300      	movs	r3, #0
}
 80148e8:	0018      	movs	r0, r3
 80148ea:	46bd      	mov	sp, r7
 80148ec:	b010      	add	sp, #64	@ 0x40
 80148ee:	bdb0      	pop	{r4, r5, r7, pc}
 80148f0:	40009800 	.word	0x40009800
 80148f4:	07ff8fbf 	.word	0x07ff8fbf
 80148f8:	00008080 	.word	0x00008080

080148fc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80148fc:	b590      	push	{r4, r7, lr}
 80148fe:	b087      	sub	sp, #28
 8014900:	af00      	add	r7, sp, #0
 8014902:	60f8      	str	r0, [r7, #12]
 8014904:	0008      	movs	r0, r1
 8014906:	0011      	movs	r1, r2
 8014908:	607b      	str	r3, [r7, #4]
 801490a:	240a      	movs	r4, #10
 801490c:	193b      	adds	r3, r7, r4
 801490e:	1c02      	adds	r2, r0, #0
 8014910:	801a      	strh	r2, [r3, #0]
 8014912:	2308      	movs	r3, #8
 8014914:	18fb      	adds	r3, r7, r3
 8014916:	1c0a      	adds	r2, r1, #0
 8014918:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 801491a:	0021      	movs	r1, r4
 801491c:	187b      	adds	r3, r7, r1
 801491e:	881b      	ldrh	r3, [r3, #0]
 8014920:	2280      	movs	r2, #128	@ 0x80
 8014922:	4013      	ands	r3, r2
 8014924:	b29b      	uxth	r3, r3
 8014926:	2b00      	cmp	r3, #0
 8014928:	d00c      	beq.n	8014944 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801492a:	187b      	adds	r3, r7, r1
 801492c:	881b      	ldrh	r3, [r3, #0]
 801492e:	2207      	movs	r2, #7
 8014930:	401a      	ands	r2, r3
 8014932:	0013      	movs	r3, r2
 8014934:	009b      	lsls	r3, r3, #2
 8014936:	189b      	adds	r3, r3, r2
 8014938:	00db      	lsls	r3, r3, #3
 801493a:	3310      	adds	r3, #16
 801493c:	68fa      	ldr	r2, [r7, #12]
 801493e:	18d3      	adds	r3, r2, r3
 8014940:	617b      	str	r3, [r7, #20]
 8014942:	e00b      	b.n	801495c <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8014944:	230a      	movs	r3, #10
 8014946:	18fb      	adds	r3, r7, r3
 8014948:	881a      	ldrh	r2, [r3, #0]
 801494a:	0013      	movs	r3, r2
 801494c:	009b      	lsls	r3, r3, #2
 801494e:	189b      	adds	r3, r3, r2
 8014950:	00db      	lsls	r3, r3, #3
 8014952:	3351      	adds	r3, #81	@ 0x51
 8014954:	33ff      	adds	r3, #255	@ 0xff
 8014956:	68fa      	ldr	r2, [r7, #12]
 8014958:	18d3      	adds	r3, r2, r3
 801495a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 801495c:	2308      	movs	r3, #8
 801495e:	18fb      	adds	r3, r7, r3
 8014960:	881b      	ldrh	r3, [r3, #0]
 8014962:	2b00      	cmp	r3, #0
 8014964:	d107      	bne.n	8014976 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8014966:	697b      	ldr	r3, [r7, #20]
 8014968:	2200      	movs	r2, #0
 801496a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	b29a      	uxth	r2, r3
 8014970:	697b      	ldr	r3, [r7, #20]
 8014972:	80da      	strh	r2, [r3, #6]
 8014974:	e00b      	b.n	801498e <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8014976:	697b      	ldr	r3, [r7, #20]
 8014978:	2201      	movs	r2, #1
 801497a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	b29a      	uxth	r2, r3
 8014980:	697b      	ldr	r3, [r7, #20]
 8014982:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	0c1b      	lsrs	r3, r3, #16
 8014988:	b29a      	uxth	r2, r3
 801498a:	697b      	ldr	r3, [r7, #20]
 801498c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801498e:	2300      	movs	r3, #0
}
 8014990:	0018      	movs	r0, r3
 8014992:	46bd      	mov	sp, r7
 8014994:	b007      	add	sp, #28
 8014996:	bd90      	pop	{r4, r7, pc}

08014998 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b084      	sub	sp, #16
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	681b      	ldr	r3, [r3, #0]
 80149a4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80149a6:	687a      	ldr	r2, [r7, #4]
 80149a8:	23b4      	movs	r3, #180	@ 0xb4
 80149aa:	009b      	lsls	r3, r3, #2
 80149ac:	2101      	movs	r1, #1
 80149ae:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80149b0:	687a      	ldr	r2, [r7, #4]
 80149b2:	23b2      	movs	r3, #178	@ 0xb2
 80149b4:	009b      	lsls	r3, r3, #2
 80149b6:	2100      	movs	r1, #0
 80149b8:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80149be:	2201      	movs	r2, #1
 80149c0:	431a      	orrs	r2, r3
 80149c2:	68fb      	ldr	r3, [r7, #12]
 80149c4:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80149c6:	68fb      	ldr	r3, [r7, #12]
 80149c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80149ca:	2202      	movs	r2, #2
 80149cc:	431a      	orrs	r2, r3
 80149ce:	68fb      	ldr	r3, [r7, #12]
 80149d0:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80149d2:	2300      	movs	r3, #0
}
 80149d4:	0018      	movs	r0, r3
 80149d6:	46bd      	mov	sp, r7
 80149d8:	b004      	add	sp, #16
 80149da:	bd80      	pop	{r7, pc}

080149dc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	b082      	sub	sp, #8
 80149e0:	af00      	add	r7, sp, #0
 80149e2:	6078      	str	r0, [r7, #4]
 80149e4:	000a      	movs	r2, r1
 80149e6:	1cfb      	adds	r3, r7, #3
 80149e8:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80149ea:	46c0      	nop			@ (mov r8, r8)
 80149ec:	46bd      	mov	sp, r7
 80149ee:	b002      	add	sp, #8
 80149f0:	bd80      	pop	{r7, pc}
	...

080149f4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80149f8:	4b04      	ldr	r3, [pc, #16]	@ (8014a0c <HAL_PWR_EnableBkUpAccess+0x18>)
 80149fa:	681a      	ldr	r2, [r3, #0]
 80149fc:	4b03      	ldr	r3, [pc, #12]	@ (8014a0c <HAL_PWR_EnableBkUpAccess+0x18>)
 80149fe:	2180      	movs	r1, #128	@ 0x80
 8014a00:	0049      	lsls	r1, r1, #1
 8014a02:	430a      	orrs	r2, r1
 8014a04:	601a      	str	r2, [r3, #0]
}
 8014a06:	46c0      	nop			@ (mov r8, r8)
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	bd80      	pop	{r7, pc}
 8014a0c:	40007000 	.word	0x40007000

08014a10 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8014a10:	b580      	push	{r7, lr}
 8014a12:	b082      	sub	sp, #8
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	6078      	str	r0, [r7, #4]
 8014a18:	000a      	movs	r2, r1
 8014a1a:	1cfb      	adds	r3, r7, #3
 8014a1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d10d      	bne.n	8014a40 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8014a24:	4b15      	ldr	r3, [pc, #84]	@ (8014a7c <HAL_PWR_EnterSLEEPMode+0x6c>)
 8014a26:	695a      	ldr	r2, [r3, #20]
 8014a28:	2380      	movs	r3, #128	@ 0x80
 8014a2a:	009b      	lsls	r3, r3, #2
 8014a2c:	401a      	ands	r2, r3
 8014a2e:	2380      	movs	r3, #128	@ 0x80
 8014a30:	009b      	lsls	r3, r3, #2
 8014a32:	429a      	cmp	r2, r3
 8014a34:	d10f      	bne.n	8014a56 <HAL_PWR_EnterSLEEPMode+0x46>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8014a36:	f000 f89f 	bl	8014b78 <HAL_PWREx_DisableLowPowerRunMode>
 8014a3a:	1e03      	subs	r3, r0, #0
 8014a3c:	d00b      	beq.n	8014a56 <HAL_PWR_EnterSLEEPMode+0x46>
      {
        return ;
 8014a3e:	e019      	b.n	8014a74 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8014a40:	4b0e      	ldr	r3, [pc, #56]	@ (8014a7c <HAL_PWR_EnterSLEEPMode+0x6c>)
 8014a42:	695a      	ldr	r2, [r3, #20]
 8014a44:	2380      	movs	r3, #128	@ 0x80
 8014a46:	009b      	lsls	r3, r3, #2
 8014a48:	401a      	ands	r2, r3
 8014a4a:	2380      	movs	r3, #128	@ 0x80
 8014a4c:	009b      	lsls	r3, r3, #2
 8014a4e:	429a      	cmp	r2, r3
 8014a50:	d001      	beq.n	8014a56 <HAL_PWR_EnterSLEEPMode+0x46>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8014a52:	f000 f883 	bl	8014b5c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8014a56:	4b0a      	ldr	r3, [pc, #40]	@ (8014a80 <HAL_PWR_EnterSLEEPMode+0x70>)
 8014a58:	691a      	ldr	r2, [r3, #16]
 8014a5a:	4b09      	ldr	r3, [pc, #36]	@ (8014a80 <HAL_PWR_EnterSLEEPMode+0x70>)
 8014a5c:	2104      	movs	r1, #4
 8014a5e:	438a      	bics	r2, r1
 8014a60:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8014a62:	1cfb      	adds	r3, r7, #3
 8014a64:	781b      	ldrb	r3, [r3, #0]
 8014a66:	2b01      	cmp	r3, #1
 8014a68:	d101      	bne.n	8014a6e <HAL_PWR_EnterSLEEPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8014a6a:	bf30      	wfi
 8014a6c:	e002      	b.n	8014a74 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8014a6e:	bf40      	sev
    __WFE();
 8014a70:	bf20      	wfe
    __WFE();
 8014a72:	bf20      	wfe
  }
}
 8014a74:	46bd      	mov	sp, r7
 8014a76:	b002      	add	sp, #8
 8014a78:	bd80      	pop	{r7, pc}
 8014a7a:	46c0      	nop			@ (mov r8, r8)
 8014a7c:	40007000 	.word	0x40007000
 8014a80:	e000ed00 	.word	0xe000ed00

08014a84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8014a84:	b580      	push	{r7, lr}
 8014a86:	b084      	sub	sp, #16
 8014a88:	af00      	add	r7, sp, #0
 8014a8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8014a8c:	687a      	ldr	r2, [r7, #4]
 8014a8e:	2380      	movs	r3, #128	@ 0x80
 8014a90:	009b      	lsls	r3, r3, #2
 8014a92:	429a      	cmp	r2, r3
 8014a94:	d137      	bne.n	8014b06 <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8014a96:	4b27      	ldr	r3, [pc, #156]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014a98:	681a      	ldr	r2, [r3, #0]
 8014a9a:	23c0      	movs	r3, #192	@ 0xc0
 8014a9c:	00db      	lsls	r3, r3, #3
 8014a9e:	401a      	ands	r2, r3
 8014aa0:	2380      	movs	r3, #128	@ 0x80
 8014aa2:	009b      	lsls	r3, r3, #2
 8014aa4:	429a      	cmp	r2, r3
 8014aa6:	d040      	beq.n	8014b2a <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8014aa8:	4b22      	ldr	r3, [pc, #136]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014aaa:	681b      	ldr	r3, [r3, #0]
 8014aac:	4a22      	ldr	r2, [pc, #136]	@ (8014b38 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8014aae:	401a      	ands	r2, r3
 8014ab0:	4b20      	ldr	r3, [pc, #128]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014ab2:	2180      	movs	r1, #128	@ 0x80
 8014ab4:	0089      	lsls	r1, r1, #2
 8014ab6:	430a      	orrs	r2, r1
 8014ab8:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8014aba:	4b20      	ldr	r3, [pc, #128]	@ (8014b3c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8014abc:	681b      	ldr	r3, [r3, #0]
 8014abe:	2232      	movs	r2, #50	@ 0x32
 8014ac0:	4353      	muls	r3, r2
 8014ac2:	491f      	ldr	r1, [pc, #124]	@ (8014b40 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8014ac4:	0018      	movs	r0, r3
 8014ac6:	f7eb fb45 	bl	8000154 <__udivsi3>
 8014aca:	0003      	movs	r3, r0
 8014acc:	3301      	adds	r3, #1
 8014ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8014ad0:	e002      	b.n	8014ad8 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8014ad2:	68fb      	ldr	r3, [r7, #12]
 8014ad4:	3b01      	subs	r3, #1
 8014ad6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8014ad8:	4b16      	ldr	r3, [pc, #88]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014ada:	695a      	ldr	r2, [r3, #20]
 8014adc:	2380      	movs	r3, #128	@ 0x80
 8014ade:	00db      	lsls	r3, r3, #3
 8014ae0:	401a      	ands	r2, r3
 8014ae2:	2380      	movs	r3, #128	@ 0x80
 8014ae4:	00db      	lsls	r3, r3, #3
 8014ae6:	429a      	cmp	r2, r3
 8014ae8:	d102      	bne.n	8014af0 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	2b00      	cmp	r3, #0
 8014aee:	d1f0      	bne.n	8014ad2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8014af0:	4b10      	ldr	r3, [pc, #64]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014af2:	695a      	ldr	r2, [r3, #20]
 8014af4:	2380      	movs	r3, #128	@ 0x80
 8014af6:	00db      	lsls	r3, r3, #3
 8014af8:	401a      	ands	r2, r3
 8014afa:	2380      	movs	r3, #128	@ 0x80
 8014afc:	00db      	lsls	r3, r3, #3
 8014afe:	429a      	cmp	r2, r3
 8014b00:	d113      	bne.n	8014b2a <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8014b02:	2303      	movs	r3, #3
 8014b04:	e012      	b.n	8014b2c <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8014b06:	4b0b      	ldr	r3, [pc, #44]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014b08:	681a      	ldr	r2, [r3, #0]
 8014b0a:	23c0      	movs	r3, #192	@ 0xc0
 8014b0c:	00db      	lsls	r3, r3, #3
 8014b0e:	401a      	ands	r2, r3
 8014b10:	2380      	movs	r3, #128	@ 0x80
 8014b12:	00db      	lsls	r3, r3, #3
 8014b14:	429a      	cmp	r2, r3
 8014b16:	d008      	beq.n	8014b2a <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8014b18:	4b06      	ldr	r3, [pc, #24]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	4a06      	ldr	r2, [pc, #24]	@ (8014b38 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8014b1e:	401a      	ands	r2, r3
 8014b20:	4b04      	ldr	r3, [pc, #16]	@ (8014b34 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014b22:	2180      	movs	r1, #128	@ 0x80
 8014b24:	00c9      	lsls	r1, r1, #3
 8014b26:	430a      	orrs	r2, r1
 8014b28:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8014b2a:	2300      	movs	r3, #0
}
 8014b2c:	0018      	movs	r0, r3
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	b004      	add	sp, #16
 8014b32:	bd80      	pop	{r7, pc}
 8014b34:	40007000 	.word	0x40007000
 8014b38:	fffff9ff 	.word	0xfffff9ff
 8014b3c:	20000000 	.word	0x20000000
 8014b40:	000f4240 	.word	0x000f4240

08014b44 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8014b44:	b580      	push	{r7, lr}
 8014b46:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8014b48:	4b03      	ldr	r3, [pc, #12]	@ (8014b58 <HAL_PWREx_GetVoltageRange+0x14>)
 8014b4a:	681a      	ldr	r2, [r3, #0]
 8014b4c:	23c0      	movs	r3, #192	@ 0xc0
 8014b4e:	00db      	lsls	r3, r3, #3
 8014b50:	4013      	ands	r3, r2
}
 8014b52:	0018      	movs	r0, r3
 8014b54:	46bd      	mov	sp, r7
 8014b56:	bd80      	pop	{r7, pc}
 8014b58:	40007000 	.word	0x40007000

08014b5c <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8014b5c:	b580      	push	{r7, lr}
 8014b5e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8014b60:	4b04      	ldr	r3, [pc, #16]	@ (8014b74 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8014b62:	681a      	ldr	r2, [r3, #0]
 8014b64:	4b03      	ldr	r3, [pc, #12]	@ (8014b74 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8014b66:	2180      	movs	r1, #128	@ 0x80
 8014b68:	01c9      	lsls	r1, r1, #7
 8014b6a:	430a      	orrs	r2, r1
 8014b6c:	601a      	str	r2, [r3, #0]
}
 8014b6e:	46c0      	nop			@ (mov r8, r8)
 8014b70:	46bd      	mov	sp, r7
 8014b72:	bd80      	pop	{r7, pc}
 8014b74:	40007000 	.word	0x40007000

08014b78 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8014b78:	b580      	push	{r7, lr}
 8014b7a:	b082      	sub	sp, #8
 8014b7c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8014b7e:	4b18      	ldr	r3, [pc, #96]	@ (8014be0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8014b80:	681a      	ldr	r2, [r3, #0]
 8014b82:	4b17      	ldr	r3, [pc, #92]	@ (8014be0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8014b84:	4917      	ldr	r1, [pc, #92]	@ (8014be4 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8014b86:	400a      	ands	r2, r1
 8014b88:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8014b8a:	4b17      	ldr	r3, [pc, #92]	@ (8014be8 <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	2232      	movs	r2, #50	@ 0x32
 8014b90:	4353      	muls	r3, r2
 8014b92:	4916      	ldr	r1, [pc, #88]	@ (8014bec <HAL_PWREx_DisableLowPowerRunMode+0x74>)
 8014b94:	0018      	movs	r0, r3
 8014b96:	f7eb fadd 	bl	8000154 <__udivsi3>
 8014b9a:	0003      	movs	r3, r0
 8014b9c:	3301      	adds	r3, #1
 8014b9e:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8014ba0:	e002      	b.n	8014ba8 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	3b01      	subs	r3, #1
 8014ba6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8014ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8014be0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8014baa:	695a      	ldr	r2, [r3, #20]
 8014bac:	2380      	movs	r3, #128	@ 0x80
 8014bae:	009b      	lsls	r3, r3, #2
 8014bb0:	401a      	ands	r2, r3
 8014bb2:	2380      	movs	r3, #128	@ 0x80
 8014bb4:	009b      	lsls	r3, r3, #2
 8014bb6:	429a      	cmp	r2, r3
 8014bb8:	d102      	bne.n	8014bc0 <HAL_PWREx_DisableLowPowerRunMode+0x48>
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	d1f0      	bne.n	8014ba2 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8014bc0:	4b07      	ldr	r3, [pc, #28]	@ (8014be0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8014bc2:	695a      	ldr	r2, [r3, #20]
 8014bc4:	2380      	movs	r3, #128	@ 0x80
 8014bc6:	009b      	lsls	r3, r3, #2
 8014bc8:	401a      	ands	r2, r3
 8014bca:	2380      	movs	r3, #128	@ 0x80
 8014bcc:	009b      	lsls	r3, r3, #2
 8014bce:	429a      	cmp	r2, r3
 8014bd0:	d101      	bne.n	8014bd6 <HAL_PWREx_DisableLowPowerRunMode+0x5e>
  {
    return HAL_TIMEOUT;
 8014bd2:	2303      	movs	r3, #3
 8014bd4:	e000      	b.n	8014bd8 <HAL_PWREx_DisableLowPowerRunMode+0x60>
  }

  return HAL_OK;
 8014bd6:	2300      	movs	r3, #0
}
 8014bd8:	0018      	movs	r0, r3
 8014bda:	46bd      	mov	sp, r7
 8014bdc:	b002      	add	sp, #8
 8014bde:	bd80      	pop	{r7, pc}
 8014be0:	40007000 	.word	0x40007000
 8014be4:	ffffbfff 	.word	0xffffbfff
 8014be8:	20000000 	.word	0x20000000
 8014bec:	000f4240 	.word	0x000f4240

08014bf0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8014bf0:	b580      	push	{r7, lr}
 8014bf2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8014bf4:	4b04      	ldr	r3, [pc, #16]	@ (8014c08 <HAL_PWREx_EnableVddUSB+0x18>)
 8014bf6:	685a      	ldr	r2, [r3, #4]
 8014bf8:	4b03      	ldr	r3, [pc, #12]	@ (8014c08 <HAL_PWREx_EnableVddUSB+0x18>)
 8014bfa:	2180      	movs	r1, #128	@ 0x80
 8014bfc:	00c9      	lsls	r1, r1, #3
 8014bfe:	430a      	orrs	r2, r1
 8014c00:	605a      	str	r2, [r3, #4]
}
 8014c02:	46c0      	nop			@ (mov r8, r8)
 8014c04:	46bd      	mov	sp, r7
 8014c06:	bd80      	pop	{r7, pc}
 8014c08:	40007000 	.word	0x40007000

08014c0c <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval None
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8014c0c:	b580      	push	{r7, lr}
 8014c0e:	b082      	sub	sp, #8
 8014c10:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get start tick*/
  tickstart = HAL_GetTick();
 8014c12:	f7f9 fa77 	bl	800e104 <HAL_GetTick>
 8014c16:	0003      	movs	r3, r0
 8014c18:	607b      	str	r3, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8014c1a:	4b44      	ldr	r3, [pc, #272]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c1c:	681a      	ldr	r2, [r3, #0]
 8014c1e:	4b43      	ldr	r3, [pc, #268]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c20:	2101      	movs	r1, #1
 8014c22:	430a      	orrs	r2, r1
 8014c24:	601a      	str	r2, [r3, #0]

  /* Insure MSIRDY bit is set before writing default MSISRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8014c26:	e008      	b.n	8014c3a <HAL_RCC_DeInit+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8014c28:	f7f9 fa6c 	bl	800e104 <HAL_GetTick>
 8014c2c:	0002      	movs	r2, r0
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	1ad3      	subs	r3, r2, r3
 8014c32:	2b02      	cmp	r3, #2
 8014c34:	d901      	bls.n	8014c3a <HAL_RCC_DeInit+0x2e>
    {
      return HAL_TIMEOUT;
 8014c36:	2303      	movs	r3, #3
 8014c38:	e074      	b.n	8014d24 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8014c3a:	4b3c      	ldr	r3, [pc, #240]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	2202      	movs	r2, #2
 8014c40:	4013      	ands	r3, r2
 8014c42:	d0f1      	beq.n	8014c28 <HAL_RCC_DeInit+0x1c>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 8014c44:	4b39      	ldr	r3, [pc, #228]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	22f0      	movs	r2, #240	@ 0xf0
 8014c4a:	4393      	bics	r3, r2
 8014c4c:	001a      	movs	r2, r3
 8014c4e:	4b37      	ldr	r3, [pc, #220]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c50:	2160      	movs	r1, #96	@ 0x60
 8014c52:	430a      	orrs	r2, r1
 8014c54:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 8014c56:	4b35      	ldr	r3, [pc, #212]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c58:	2200      	movs	r2, #0
 8014c5a:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 8014c5c:	4b34      	ldr	r3, [pc, #208]	@ (8014d30 <HAL_RCC_DeInit+0x124>)
 8014c5e:	4a35      	ldr	r2, [pc, #212]	@ (8014d34 <HAL_RCC_DeInit+0x128>)
 8014c60:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8014c62:	4b35      	ldr	r3, [pc, #212]	@ (8014d38 <HAL_RCC_DeInit+0x12c>)
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	0018      	movs	r0, r3
 8014c68:	f7f9 f9f0 	bl	800e04c <HAL_InitTick>
 8014c6c:	1e03      	subs	r3, r0, #0
 8014c6e:	d001      	beq.n	8014c74 <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 8014c70:	2301      	movs	r3, #1
 8014c72:	e057      	b.n	8014d24 <HAL_RCC_DeInit+0x118>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 8014c74:	f7f9 fa46 	bl	800e104 <HAL_GetTick>
 8014c78:	0003      	movs	r3, r0
 8014c7a:	607b      	str	r3, [r7, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8014c7c:	e009      	b.n	8014c92 <HAL_RCC_DeInit+0x86>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8014c7e:	f7f9 fa41 	bl	800e104 <HAL_GetTick>
 8014c82:	0002      	movs	r2, r0
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	1ad3      	subs	r3, r2, r3
 8014c88:	4a2c      	ldr	r2, [pc, #176]	@ (8014d3c <HAL_RCC_DeInit+0x130>)
 8014c8a:	4293      	cmp	r3, r2
 8014c8c:	d901      	bls.n	8014c92 <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 8014c8e:	2303      	movs	r3, #3
 8014c90:	e048      	b.n	8014d24 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8014c92:	4b26      	ldr	r3, [pc, #152]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c94:	689b      	ldr	r3, [r3, #8]
 8014c96:	2238      	movs	r2, #56	@ 0x38
 8014c98:	4013      	ands	r3, r2
 8014c9a:	d1f0      	bne.n	8014c7e <HAL_RCC_DeInit+0x72>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 8014c9c:	4b23      	ldr	r3, [pc, #140]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014c9e:	681a      	ldr	r2, [r3, #0]
 8014ca0:	4b22      	ldr	r3, [pc, #136]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014ca2:	4927      	ldr	r1, [pc, #156]	@ (8014d40 <HAL_RCC_DeInit+0x134>)
 8014ca4:	400a      	ands	r2, r1
 8014ca6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8014ca8:	4b20      	ldr	r3, [pc, #128]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014caa:	681a      	ldr	r2, [r3, #0]
 8014cac:	4b1f      	ldr	r3, [pc, #124]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014cae:	4925      	ldr	r1, [pc, #148]	@ (8014d44 <HAL_RCC_DeInit+0x138>)
 8014cb0:	400a      	ands	r2, r1
 8014cb2:	601a      	str	r2, [r3, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8014cb4:	f7f9 fa26 	bl	800e104 <HAL_GetTick>
 8014cb8:	0003      	movs	r3, r0
 8014cba:	607b      	str	r3, [r7, #4]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8014cbc:	e008      	b.n	8014cd0 <HAL_RCC_DeInit+0xc4>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8014cbe:	f7f9 fa21 	bl	800e104 <HAL_GetTick>
 8014cc2:	0002      	movs	r2, r0
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	1ad3      	subs	r3, r2, r3
 8014cc8:	2b02      	cmp	r3, #2
 8014cca:	d901      	bls.n	8014cd0 <HAL_RCC_DeInit+0xc4>
    {
      return HAL_TIMEOUT;
 8014ccc:	2303      	movs	r3, #3
 8014cce:	e029      	b.n	8014d24 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8014cd0:	4b16      	ldr	r3, [pc, #88]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014cd2:	681a      	ldr	r2, [r3, #0]
 8014cd4:	2380      	movs	r3, #128	@ 0x80
 8014cd6:	049b      	lsls	r3, r3, #18
 8014cd8:	4013      	ands	r3, r2
 8014cda:	d1f0      	bne.n	8014cbe <HAL_RCC_DeInit+0xb2>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 8014cdc:	4b13      	ldr	r3, [pc, #76]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014cde:	2200      	movs	r2, #0
 8014ce0:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4);
 8014ce2:	4b12      	ldr	r3, [pc, #72]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014ce4:	68da      	ldr	r2, [r3, #12]
 8014ce6:	4b11      	ldr	r3, [pc, #68]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014ce8:	2180      	movs	r1, #128	@ 0x80
 8014cea:	0149      	lsls	r1, r1, #5
 8014cec:	430a      	orrs	r2, r1
 8014cee:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8014cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014cf2:	2200      	movs	r2, #0
 8014cf4:	619a      	str	r2, [r3, #24]

  /* Clear all interrupts flags */
  CLEAR_REG(RCC->CICR);
 8014cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014cf8:	2200      	movs	r2, #0
 8014cfa:	621a      	str	r2, [r3, #32]

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8014cfc:	4a0b      	ldr	r2, [pc, #44]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014cfe:	2394      	movs	r3, #148	@ 0x94
 8014d00:	58d3      	ldr	r3, [r2, r3]
 8014d02:	490a      	ldr	r1, [pc, #40]	@ (8014d2c <HAL_RCC_DeInit+0x120>)
 8014d04:	2280      	movs	r2, #128	@ 0x80
 8014d06:	0412      	lsls	r2, r2, #16
 8014d08:	4313      	orrs	r3, r2
 8014d0a:	2294      	movs	r2, #148	@ 0x94
 8014d0c:	508b      	str	r3, [r1, r2]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8014d0e:	4b08      	ldr	r3, [pc, #32]	@ (8014d30 <HAL_RCC_DeInit+0x124>)
 8014d10:	4a08      	ldr	r2, [pc, #32]	@ (8014d34 <HAL_RCC_DeInit+0x128>)
 8014d12:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8014d14:	2003      	movs	r0, #3
 8014d16:	f7f9 f999 	bl	800e04c <HAL_InitTick>
 8014d1a:	1e03      	subs	r3, r0, #0
 8014d1c:	d001      	beq.n	8014d22 <HAL_RCC_DeInit+0x116>
  {
    return HAL_ERROR;
 8014d1e:	2301      	movs	r3, #1
 8014d20:	e000      	b.n	8014d24 <HAL_RCC_DeInit+0x118>
  }
  else
  {
    return HAL_OK;
 8014d22:	2300      	movs	r3, #0
  }
}
 8014d24:	0018      	movs	r0, r3
 8014d26:	46bd      	mov	sp, r7
 8014d28:	b002      	add	sp, #8
 8014d2a:	bd80      	pop	{r7, pc}
 8014d2c:	40021000 	.word	0x40021000
 8014d30:	20000000 	.word	0x20000000
 8014d34:	003d0900 	.word	0x003d0900
 8014d38:	20000020 	.word	0x20000020
 8014d3c:	00001388 	.word	0x00001388
 8014d40:	fef6f4ff 	.word	0xfef6f4ff
 8014d44:	fffbffff 	.word	0xfffbffff

08014d48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8014d48:	b5b0      	push	{r4, r5, r7, lr}
 8014d4a:	b088      	sub	sp, #32
 8014d4c:	af00      	add	r7, sp, #0
 8014d4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014d50:	4bc9      	ldr	r3, [pc, #804]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014d52:	689b      	ldr	r3, [r3, #8]
 8014d54:	2238      	movs	r2, #56	@ 0x38
 8014d56:	4013      	ands	r3, r2
 8014d58:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8014d5a:	4bc7      	ldr	r3, [pc, #796]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014d5c:	68db      	ldr	r3, [r3, #12]
 8014d5e:	2203      	movs	r2, #3
 8014d60:	4013      	ands	r3, r2
 8014d62:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	681b      	ldr	r3, [r3, #0]
 8014d68:	2210      	movs	r2, #16
 8014d6a:	4013      	ands	r3, r2
 8014d6c:	d100      	bne.n	8014d70 <HAL_RCC_OscConfig+0x28>
 8014d6e:	e0ef      	b.n	8014f50 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8014d70:	69bb      	ldr	r3, [r7, #24]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d007      	beq.n	8014d86 <HAL_RCC_OscConfig+0x3e>
 8014d76:	69bb      	ldr	r3, [r7, #24]
 8014d78:	2b18      	cmp	r3, #24
 8014d7a:	d000      	beq.n	8014d7e <HAL_RCC_OscConfig+0x36>
 8014d7c:	e093      	b.n	8014ea6 <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8014d7e:	697b      	ldr	r3, [r7, #20]
 8014d80:	2b01      	cmp	r3, #1
 8014d82:	d000      	beq.n	8014d86 <HAL_RCC_OscConfig+0x3e>
 8014d84:	e08f      	b.n	8014ea6 <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8014d86:	4bbc      	ldr	r3, [pc, #752]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	2202      	movs	r2, #2
 8014d8c:	4013      	ands	r3, r2
 8014d8e:	d006      	beq.n	8014d9e <HAL_RCC_OscConfig+0x56>
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	69db      	ldr	r3, [r3, #28]
 8014d94:	2b00      	cmp	r3, #0
 8014d96:	d102      	bne.n	8014d9e <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8014d98:	2301      	movs	r3, #1
 8014d9a:	f000 fbf2 	bl	8015582 <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014da2:	4bb5      	ldr	r3, [pc, #724]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014da4:	681b      	ldr	r3, [r3, #0]
 8014da6:	2108      	movs	r1, #8
 8014da8:	400b      	ands	r3, r1
 8014daa:	d004      	beq.n	8014db6 <HAL_RCC_OscConfig+0x6e>
 8014dac:	4bb2      	ldr	r3, [pc, #712]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014dae:	681b      	ldr	r3, [r3, #0]
 8014db0:	21f0      	movs	r1, #240	@ 0xf0
 8014db2:	400b      	ands	r3, r1
 8014db4:	e005      	b.n	8014dc2 <HAL_RCC_OscConfig+0x7a>
 8014db6:	49b0      	ldr	r1, [pc, #704]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014db8:	2394      	movs	r3, #148	@ 0x94
 8014dba:	58cb      	ldr	r3, [r1, r3]
 8014dbc:	091b      	lsrs	r3, r3, #4
 8014dbe:	21f0      	movs	r1, #240	@ 0xf0
 8014dc0:	400b      	ands	r3, r1
 8014dc2:	4293      	cmp	r3, r2
 8014dc4:	d225      	bcs.n	8014e12 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014dca:	0018      	movs	r0, r3
 8014dcc:	f000 fd6e 	bl	80158ac <RCC_SetFlashLatencyFromMSIRange>
 8014dd0:	1e03      	subs	r3, r0, #0
 8014dd2:	d002      	beq.n	8014dda <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8014dd4:	2301      	movs	r3, #1
 8014dd6:	f000 fbd4 	bl	8015582 <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014dda:	4ba7      	ldr	r3, [pc, #668]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014ddc:	681a      	ldr	r2, [r3, #0]
 8014dde:	4ba6      	ldr	r3, [pc, #664]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014de0:	2108      	movs	r1, #8
 8014de2:	430a      	orrs	r2, r1
 8014de4:	601a      	str	r2, [r3, #0]
 8014de6:	4ba4      	ldr	r3, [pc, #656]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014de8:	681b      	ldr	r3, [r3, #0]
 8014dea:	22f0      	movs	r2, #240	@ 0xf0
 8014dec:	4393      	bics	r3, r2
 8014dee:	0019      	movs	r1, r3
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014df4:	4ba0      	ldr	r3, [pc, #640]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014df6:	430a      	orrs	r2, r1
 8014df8:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014dfa:	4b9f      	ldr	r3, [pc, #636]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014dfc:	685b      	ldr	r3, [r3, #4]
 8014dfe:	4a9f      	ldr	r2, [pc, #636]	@ (801507c <HAL_RCC_OscConfig+0x334>)
 8014e00:	4013      	ands	r3, r2
 8014e02:	0019      	movs	r1, r3
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	6a1b      	ldr	r3, [r3, #32]
 8014e08:	021a      	lsls	r2, r3, #8
 8014e0a:	4b9b      	ldr	r3, [pc, #620]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e0c:	430a      	orrs	r2, r1
 8014e0e:	605a      	str	r2, [r3, #4]
 8014e10:	e027      	b.n	8014e62 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014e12:	4b99      	ldr	r3, [pc, #612]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e14:	681a      	ldr	r2, [r3, #0]
 8014e16:	4b98      	ldr	r3, [pc, #608]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e18:	2108      	movs	r1, #8
 8014e1a:	430a      	orrs	r2, r1
 8014e1c:	601a      	str	r2, [r3, #0]
 8014e1e:	4b96      	ldr	r3, [pc, #600]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	22f0      	movs	r2, #240	@ 0xf0
 8014e24:	4393      	bics	r3, r2
 8014e26:	0019      	movs	r1, r3
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014e2c:	4b92      	ldr	r3, [pc, #584]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e2e:	430a      	orrs	r2, r1
 8014e30:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014e32:	4b91      	ldr	r3, [pc, #580]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e34:	685b      	ldr	r3, [r3, #4]
 8014e36:	4a91      	ldr	r2, [pc, #580]	@ (801507c <HAL_RCC_OscConfig+0x334>)
 8014e38:	4013      	ands	r3, r2
 8014e3a:	0019      	movs	r1, r3
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	6a1b      	ldr	r3, [r3, #32]
 8014e40:	021a      	lsls	r2, r3, #8
 8014e42:	4b8d      	ldr	r3, [pc, #564]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e44:	430a      	orrs	r2, r1
 8014e46:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8014e48:	69bb      	ldr	r3, [r7, #24]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d109      	bne.n	8014e62 <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e52:	0018      	movs	r0, r3
 8014e54:	f000 fd2a 	bl	80158ac <RCC_SetFlashLatencyFromMSIRange>
 8014e58:	1e03      	subs	r3, r0, #0
 8014e5a:	d002      	beq.n	8014e62 <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8014e5c:	2301      	movs	r3, #1
 8014e5e:	f000 fb90 	bl	8015582 <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8014e62:	f000 fc87 	bl	8015774 <HAL_RCC_GetSysClockFreq>
 8014e66:	0001      	movs	r1, r0
 8014e68:	4b83      	ldr	r3, [pc, #524]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014e6a:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8014e6c:	0a1b      	lsrs	r3, r3, #8
 8014e6e:	220f      	movs	r2, #15
 8014e70:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8014e72:	4a83      	ldr	r2, [pc, #524]	@ (8015080 <HAL_RCC_OscConfig+0x338>)
 8014e74:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8014e76:	001a      	movs	r2, r3
 8014e78:	231f      	movs	r3, #31
 8014e7a:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8014e7c:	000a      	movs	r2, r1
 8014e7e:	40da      	lsrs	r2, r3
 8014e80:	4b80      	ldr	r3, [pc, #512]	@ (8015084 <HAL_RCC_OscConfig+0x33c>)
 8014e82:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8014e84:	4b80      	ldr	r3, [pc, #512]	@ (8015088 <HAL_RCC_OscConfig+0x340>)
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	250f      	movs	r5, #15
 8014e8a:	197c      	adds	r4, r7, r5
 8014e8c:	0018      	movs	r0, r3
 8014e8e:	f7f9 f8dd 	bl	800e04c <HAL_InitTick>
 8014e92:	0003      	movs	r3, r0
 8014e94:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8014e96:	197b      	adds	r3, r7, r5
 8014e98:	781b      	ldrb	r3, [r3, #0]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d057      	beq.n	8014f4e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8014e9e:	197b      	adds	r3, r7, r5
 8014ea0:	781b      	ldrb	r3, [r3, #0]
 8014ea2:	f000 fb6e 	bl	8015582 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	69db      	ldr	r3, [r3, #28]
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d035      	beq.n	8014f1a <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8014eae:	4b72      	ldr	r3, [pc, #456]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014eb0:	681a      	ldr	r2, [r3, #0]
 8014eb2:	4b71      	ldr	r3, [pc, #452]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014eb4:	2101      	movs	r1, #1
 8014eb6:	430a      	orrs	r2, r1
 8014eb8:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8014eba:	f7f9 f923 	bl	800e104 <HAL_GetTick>
 8014ebe:	0003      	movs	r3, r0
 8014ec0:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8014ec2:	e009      	b.n	8014ed8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8014ec4:	f7f9 f91e 	bl	800e104 <HAL_GetTick>
 8014ec8:	0002      	movs	r2, r0
 8014eca:	693b      	ldr	r3, [r7, #16]
 8014ecc:	1ad3      	subs	r3, r2, r3
 8014ece:	2b02      	cmp	r3, #2
 8014ed0:	d902      	bls.n	8014ed8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8014ed2:	2303      	movs	r3, #3
 8014ed4:	f000 fb55 	bl	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8014ed8:	4b67      	ldr	r3, [pc, #412]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	2202      	movs	r2, #2
 8014ede:	4013      	ands	r3, r2
 8014ee0:	d0f0      	beq.n	8014ec4 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014ee2:	4b65      	ldr	r3, [pc, #404]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014ee4:	681a      	ldr	r2, [r3, #0]
 8014ee6:	4b64      	ldr	r3, [pc, #400]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014ee8:	2108      	movs	r1, #8
 8014eea:	430a      	orrs	r2, r1
 8014eec:	601a      	str	r2, [r3, #0]
 8014eee:	4b62      	ldr	r3, [pc, #392]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	22f0      	movs	r2, #240	@ 0xf0
 8014ef4:	4393      	bics	r3, r2
 8014ef6:	0019      	movs	r1, r3
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014efc:	4b5e      	ldr	r3, [pc, #376]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014efe:	430a      	orrs	r2, r1
 8014f00:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014f02:	4b5d      	ldr	r3, [pc, #372]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f04:	685b      	ldr	r3, [r3, #4]
 8014f06:	4a5d      	ldr	r2, [pc, #372]	@ (801507c <HAL_RCC_OscConfig+0x334>)
 8014f08:	4013      	ands	r3, r2
 8014f0a:	0019      	movs	r1, r3
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	6a1b      	ldr	r3, [r3, #32]
 8014f10:	021a      	lsls	r2, r3, #8
 8014f12:	4b59      	ldr	r3, [pc, #356]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f14:	430a      	orrs	r2, r1
 8014f16:	605a      	str	r2, [r3, #4]
 8014f18:	e01a      	b.n	8014f50 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8014f1a:	4b57      	ldr	r3, [pc, #348]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f1c:	681a      	ldr	r2, [r3, #0]
 8014f1e:	4b56      	ldr	r3, [pc, #344]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f20:	2101      	movs	r1, #1
 8014f22:	438a      	bics	r2, r1
 8014f24:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8014f26:	f7f9 f8ed 	bl	800e104 <HAL_GetTick>
 8014f2a:	0003      	movs	r3, r0
 8014f2c:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8014f2e:	e008      	b.n	8014f42 <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8014f30:	f7f9 f8e8 	bl	800e104 <HAL_GetTick>
 8014f34:	0002      	movs	r2, r0
 8014f36:	693b      	ldr	r3, [r7, #16]
 8014f38:	1ad3      	subs	r3, r2, r3
 8014f3a:	2b02      	cmp	r3, #2
 8014f3c:	d901      	bls.n	8014f42 <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8014f3e:	2303      	movs	r3, #3
 8014f40:	e31f      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8014f42:	4b4d      	ldr	r3, [pc, #308]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	2202      	movs	r2, #2
 8014f48:	4013      	ands	r3, r2
 8014f4a:	d1f1      	bne.n	8014f30 <HAL_RCC_OscConfig+0x1e8>
 8014f4c:	e000      	b.n	8014f50 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8014f4e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	681b      	ldr	r3, [r3, #0]
 8014f54:	2201      	movs	r2, #1
 8014f56:	4013      	ands	r3, r2
 8014f58:	d100      	bne.n	8014f5c <HAL_RCC_OscConfig+0x214>
 8014f5a:	e065      	b.n	8015028 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8014f5c:	69bb      	ldr	r3, [r7, #24]
 8014f5e:	2b10      	cmp	r3, #16
 8014f60:	d005      	beq.n	8014f6e <HAL_RCC_OscConfig+0x226>
 8014f62:	69bb      	ldr	r3, [r7, #24]
 8014f64:	2b18      	cmp	r3, #24
 8014f66:	d10e      	bne.n	8014f86 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8014f68:	697b      	ldr	r3, [r7, #20]
 8014f6a:	2b03      	cmp	r3, #3
 8014f6c:	d10b      	bne.n	8014f86 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8014f6e:	4b42      	ldr	r3, [pc, #264]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f70:	681a      	ldr	r2, [r3, #0]
 8014f72:	2380      	movs	r3, #128	@ 0x80
 8014f74:	029b      	lsls	r3, r3, #10
 8014f76:	4013      	ands	r3, r2
 8014f78:	d055      	beq.n	8015026 <HAL_RCC_OscConfig+0x2de>
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	685b      	ldr	r3, [r3, #4]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d151      	bne.n	8015026 <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8014f82:	2301      	movs	r3, #1
 8014f84:	e2fd      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	685a      	ldr	r2, [r3, #4]
 8014f8a:	2380      	movs	r3, #128	@ 0x80
 8014f8c:	025b      	lsls	r3, r3, #9
 8014f8e:	429a      	cmp	r2, r3
 8014f90:	d107      	bne.n	8014fa2 <HAL_RCC_OscConfig+0x25a>
 8014f92:	4b39      	ldr	r3, [pc, #228]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f94:	681a      	ldr	r2, [r3, #0]
 8014f96:	4b38      	ldr	r3, [pc, #224]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014f98:	2180      	movs	r1, #128	@ 0x80
 8014f9a:	0249      	lsls	r1, r1, #9
 8014f9c:	430a      	orrs	r2, r1
 8014f9e:	601a      	str	r2, [r3, #0]
 8014fa0:	e013      	b.n	8014fca <HAL_RCC_OscConfig+0x282>
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	685a      	ldr	r2, [r3, #4]
 8014fa6:	23a0      	movs	r3, #160	@ 0xa0
 8014fa8:	02db      	lsls	r3, r3, #11
 8014faa:	429a      	cmp	r2, r3
 8014fac:	d107      	bne.n	8014fbe <HAL_RCC_OscConfig+0x276>
 8014fae:	4b32      	ldr	r3, [pc, #200]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014fb0:	681a      	ldr	r2, [r3, #0]
 8014fb2:	4b31      	ldr	r3, [pc, #196]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014fb4:	21a0      	movs	r1, #160	@ 0xa0
 8014fb6:	02c9      	lsls	r1, r1, #11
 8014fb8:	430a      	orrs	r2, r1
 8014fba:	601a      	str	r2, [r3, #0]
 8014fbc:	e005      	b.n	8014fca <HAL_RCC_OscConfig+0x282>
 8014fbe:	4b2e      	ldr	r3, [pc, #184]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014fc0:	681a      	ldr	r2, [r3, #0]
 8014fc2:	4b2d      	ldr	r3, [pc, #180]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014fc4:	4931      	ldr	r1, [pc, #196]	@ (801508c <HAL_RCC_OscConfig+0x344>)
 8014fc6:	400a      	ands	r2, r1
 8014fc8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	685b      	ldr	r3, [r3, #4]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d014      	beq.n	8014ffc <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014fd2:	f7f9 f897 	bl	800e104 <HAL_GetTick>
 8014fd6:	0003      	movs	r3, r0
 8014fd8:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8014fda:	e008      	b.n	8014fee <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8014fdc:	f7f9 f892 	bl	800e104 <HAL_GetTick>
 8014fe0:	0002      	movs	r2, r0
 8014fe2:	693b      	ldr	r3, [r7, #16]
 8014fe4:	1ad3      	subs	r3, r2, r3
 8014fe6:	2b64      	cmp	r3, #100	@ 0x64
 8014fe8:	d901      	bls.n	8014fee <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8014fea:	2303      	movs	r3, #3
 8014fec:	e2c9      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8014fee:	4b22      	ldr	r3, [pc, #136]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8014ff0:	681a      	ldr	r2, [r3, #0]
 8014ff2:	2380      	movs	r3, #128	@ 0x80
 8014ff4:	029b      	lsls	r3, r3, #10
 8014ff6:	4013      	ands	r3, r2
 8014ff8:	d0f0      	beq.n	8014fdc <HAL_RCC_OscConfig+0x294>
 8014ffa:	e015      	b.n	8015028 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014ffc:	f7f9 f882 	bl	800e104 <HAL_GetTick>
 8015000:	0003      	movs	r3, r0
 8015002:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8015004:	e008      	b.n	8015018 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8015006:	f7f9 f87d 	bl	800e104 <HAL_GetTick>
 801500a:	0002      	movs	r2, r0
 801500c:	693b      	ldr	r3, [r7, #16]
 801500e:	1ad3      	subs	r3, r2, r3
 8015010:	2b64      	cmp	r3, #100	@ 0x64
 8015012:	d901      	bls.n	8015018 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8015014:	2303      	movs	r3, #3
 8015016:	e2b4      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8015018:	4b17      	ldr	r3, [pc, #92]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 801501a:	681a      	ldr	r2, [r3, #0]
 801501c:	2380      	movs	r3, #128	@ 0x80
 801501e:	029b      	lsls	r3, r3, #10
 8015020:	4013      	ands	r3, r2
 8015022:	d1f0      	bne.n	8015006 <HAL_RCC_OscConfig+0x2be>
 8015024:	e000      	b.n	8015028 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015026:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	2202      	movs	r2, #2
 801502e:	4013      	ands	r3, r2
 8015030:	d100      	bne.n	8015034 <HAL_RCC_OscConfig+0x2ec>
 8015032:	e074      	b.n	801511e <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8015034:	69bb      	ldr	r3, [r7, #24]
 8015036:	2b08      	cmp	r3, #8
 8015038:	d005      	beq.n	8015046 <HAL_RCC_OscConfig+0x2fe>
 801503a:	69bb      	ldr	r3, [r7, #24]
 801503c:	2b18      	cmp	r3, #24
 801503e:	d129      	bne.n	8015094 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8015040:	697b      	ldr	r3, [r7, #20]
 8015042:	2b02      	cmp	r3, #2
 8015044:	d126      	bne.n	8015094 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015046:	4b0c      	ldr	r3, [pc, #48]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8015048:	681a      	ldr	r2, [r3, #0]
 801504a:	2380      	movs	r3, #128	@ 0x80
 801504c:	00db      	lsls	r3, r3, #3
 801504e:	4013      	ands	r3, r2
 8015050:	d005      	beq.n	801505e <HAL_RCC_OscConfig+0x316>
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	68db      	ldr	r3, [r3, #12]
 8015056:	2b00      	cmp	r3, #0
 8015058:	d101      	bne.n	801505e <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 801505a:	2301      	movs	r3, #1
 801505c:	e291      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801505e:	4b06      	ldr	r3, [pc, #24]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8015060:	685b      	ldr	r3, [r3, #4]
 8015062:	4a0b      	ldr	r2, [pc, #44]	@ (8015090 <HAL_RCC_OscConfig+0x348>)
 8015064:	4013      	ands	r3, r2
 8015066:	0019      	movs	r1, r3
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	691b      	ldr	r3, [r3, #16]
 801506c:	061a      	lsls	r2, r3, #24
 801506e:	4b02      	ldr	r3, [pc, #8]	@ (8015078 <HAL_RCC_OscConfig+0x330>)
 8015070:	430a      	orrs	r2, r1
 8015072:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015074:	e053      	b.n	801511e <HAL_RCC_OscConfig+0x3d6>
 8015076:	46c0      	nop			@ (mov r8, r8)
 8015078:	40021000 	.word	0x40021000
 801507c:	ffff00ff 	.word	0xffff00ff
 8015080:	08026c58 	.word	0x08026c58
 8015084:	20000000 	.word	0x20000000
 8015088:	20000020 	.word	0x20000020
 801508c:	fffaffff 	.word	0xfffaffff
 8015090:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	68db      	ldr	r3, [r3, #12]
 8015098:	2b00      	cmp	r3, #0
 801509a:	d026      	beq.n	80150ea <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801509c:	4bc7      	ldr	r3, [pc, #796]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801509e:	681a      	ldr	r2, [r3, #0]
 80150a0:	4bc6      	ldr	r3, [pc, #792]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80150a2:	2180      	movs	r1, #128	@ 0x80
 80150a4:	0049      	lsls	r1, r1, #1
 80150a6:	430a      	orrs	r2, r1
 80150a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80150aa:	f7f9 f82b 	bl	800e104 <HAL_GetTick>
 80150ae:	0003      	movs	r3, r0
 80150b0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80150b2:	e008      	b.n	80150c6 <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80150b4:	f7f9 f826 	bl	800e104 <HAL_GetTick>
 80150b8:	0002      	movs	r2, r0
 80150ba:	693b      	ldr	r3, [r7, #16]
 80150bc:	1ad3      	subs	r3, r2, r3
 80150be:	2b02      	cmp	r3, #2
 80150c0:	d901      	bls.n	80150c6 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 80150c2:	2303      	movs	r3, #3
 80150c4:	e25d      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80150c6:	4bbd      	ldr	r3, [pc, #756]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80150c8:	681a      	ldr	r2, [r3, #0]
 80150ca:	2380      	movs	r3, #128	@ 0x80
 80150cc:	00db      	lsls	r3, r3, #3
 80150ce:	4013      	ands	r3, r2
 80150d0:	d0f0      	beq.n	80150b4 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80150d2:	4bba      	ldr	r3, [pc, #744]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80150d4:	685b      	ldr	r3, [r3, #4]
 80150d6:	4aba      	ldr	r2, [pc, #744]	@ (80153c0 <HAL_RCC_OscConfig+0x678>)
 80150d8:	4013      	ands	r3, r2
 80150da:	0019      	movs	r1, r3
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	691b      	ldr	r3, [r3, #16]
 80150e0:	061a      	lsls	r2, r3, #24
 80150e2:	4bb6      	ldr	r3, [pc, #728]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80150e4:	430a      	orrs	r2, r1
 80150e6:	605a      	str	r2, [r3, #4]
 80150e8:	e019      	b.n	801511e <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80150ea:	4bb4      	ldr	r3, [pc, #720]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80150ec:	681a      	ldr	r2, [r3, #0]
 80150ee:	4bb3      	ldr	r3, [pc, #716]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80150f0:	49b4      	ldr	r1, [pc, #720]	@ (80153c4 <HAL_RCC_OscConfig+0x67c>)
 80150f2:	400a      	ands	r2, r1
 80150f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80150f6:	f7f9 f805 	bl	800e104 <HAL_GetTick>
 80150fa:	0003      	movs	r3, r0
 80150fc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80150fe:	e008      	b.n	8015112 <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8015100:	f7f9 f800 	bl	800e104 <HAL_GetTick>
 8015104:	0002      	movs	r2, r0
 8015106:	693b      	ldr	r3, [r7, #16]
 8015108:	1ad3      	subs	r3, r2, r3
 801510a:	2b02      	cmp	r3, #2
 801510c:	d901      	bls.n	8015112 <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 801510e:	2303      	movs	r3, #3
 8015110:	e237      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8015112:	4baa      	ldr	r3, [pc, #680]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015114:	681a      	ldr	r2, [r3, #0]
 8015116:	2380      	movs	r3, #128	@ 0x80
 8015118:	00db      	lsls	r3, r3, #3
 801511a:	4013      	ands	r3, r2
 801511c:	d1f0      	bne.n	8015100 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	2208      	movs	r2, #8
 8015124:	4013      	ands	r3, r2
 8015126:	d051      	beq.n	80151cc <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	695b      	ldr	r3, [r3, #20]
 801512c:	2b00      	cmp	r3, #0
 801512e:	d031      	beq.n	8015194 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	699b      	ldr	r3, [r3, #24]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d108      	bne.n	801514a <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8015138:	4aa0      	ldr	r2, [pc, #640]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801513a:	2394      	movs	r3, #148	@ 0x94
 801513c:	58d3      	ldr	r3, [r2, r3]
 801513e:	499f      	ldr	r1, [pc, #636]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015140:	2204      	movs	r2, #4
 8015142:	4393      	bics	r3, r2
 8015144:	2294      	movs	r2, #148	@ 0x94
 8015146:	508b      	str	r3, [r1, r2]
 8015148:	e007      	b.n	801515a <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 801514a:	4a9c      	ldr	r2, [pc, #624]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801514c:	2394      	movs	r3, #148	@ 0x94
 801514e:	58d3      	ldr	r3, [r2, r3]
 8015150:	499a      	ldr	r1, [pc, #616]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015152:	2204      	movs	r2, #4
 8015154:	4313      	orrs	r3, r2
 8015156:	2294      	movs	r2, #148	@ 0x94
 8015158:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801515a:	4a98      	ldr	r2, [pc, #608]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801515c:	2394      	movs	r3, #148	@ 0x94
 801515e:	58d3      	ldr	r3, [r2, r3]
 8015160:	4996      	ldr	r1, [pc, #600]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015162:	2201      	movs	r2, #1
 8015164:	4313      	orrs	r3, r2
 8015166:	2294      	movs	r2, #148	@ 0x94
 8015168:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801516a:	f7f8 ffcb 	bl	800e104 <HAL_GetTick>
 801516e:	0003      	movs	r3, r0
 8015170:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8015172:	e008      	b.n	8015186 <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8015174:	f7f8 ffc6 	bl	800e104 <HAL_GetTick>
 8015178:	0002      	movs	r2, r0
 801517a:	693b      	ldr	r3, [r7, #16]
 801517c:	1ad3      	subs	r3, r2, r3
 801517e:	2b11      	cmp	r3, #17
 8015180:	d901      	bls.n	8015186 <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 8015182:	2303      	movs	r3, #3
 8015184:	e1fd      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8015186:	4a8d      	ldr	r2, [pc, #564]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015188:	2394      	movs	r3, #148	@ 0x94
 801518a:	58d3      	ldr	r3, [r2, r3]
 801518c:	2202      	movs	r2, #2
 801518e:	4013      	ands	r3, r2
 8015190:	d0f0      	beq.n	8015174 <HAL_RCC_OscConfig+0x42c>
 8015192:	e01b      	b.n	80151cc <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8015194:	4a89      	ldr	r2, [pc, #548]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015196:	2394      	movs	r3, #148	@ 0x94
 8015198:	58d3      	ldr	r3, [r2, r3]
 801519a:	4988      	ldr	r1, [pc, #544]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801519c:	2201      	movs	r2, #1
 801519e:	4393      	bics	r3, r2
 80151a0:	2294      	movs	r2, #148	@ 0x94
 80151a2:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80151a4:	f7f8 ffae 	bl	800e104 <HAL_GetTick>
 80151a8:	0003      	movs	r3, r0
 80151aa:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80151ac:	e008      	b.n	80151c0 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80151ae:	f7f8 ffa9 	bl	800e104 <HAL_GetTick>
 80151b2:	0002      	movs	r2, r0
 80151b4:	693b      	ldr	r3, [r7, #16]
 80151b6:	1ad3      	subs	r3, r2, r3
 80151b8:	2b11      	cmp	r3, #17
 80151ba:	d901      	bls.n	80151c0 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80151bc:	2303      	movs	r3, #3
 80151be:	e1e0      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80151c0:	4a7e      	ldr	r2, [pc, #504]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80151c2:	2394      	movs	r3, #148	@ 0x94
 80151c4:	58d3      	ldr	r3, [r2, r3]
 80151c6:	2202      	movs	r2, #2
 80151c8:	4013      	ands	r3, r2
 80151ca:	d1f0      	bne.n	80151ae <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	2204      	movs	r2, #4
 80151d2:	4013      	ands	r3, r2
 80151d4:	d100      	bne.n	80151d8 <HAL_RCC_OscConfig+0x490>
 80151d6:	e10d      	b.n	80153f4 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 80151d8:	201f      	movs	r0, #31
 80151da:	183b      	adds	r3, r7, r0
 80151dc:	2200      	movs	r2, #0
 80151de:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80151e0:	4b76      	ldr	r3, [pc, #472]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80151e2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80151e4:	2380      	movs	r3, #128	@ 0x80
 80151e6:	055b      	lsls	r3, r3, #21
 80151e8:	4013      	ands	r3, r2
 80151ea:	d110      	bne.n	801520e <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80151ec:	4b73      	ldr	r3, [pc, #460]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80151ee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80151f0:	4b72      	ldr	r3, [pc, #456]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80151f2:	2180      	movs	r1, #128	@ 0x80
 80151f4:	0549      	lsls	r1, r1, #21
 80151f6:	430a      	orrs	r2, r1
 80151f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80151fa:	4b70      	ldr	r3, [pc, #448]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80151fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80151fe:	2380      	movs	r3, #128	@ 0x80
 8015200:	055b      	lsls	r3, r3, #21
 8015202:	4013      	ands	r3, r2
 8015204:	60bb      	str	r3, [r7, #8]
 8015206:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8015208:	183b      	adds	r3, r7, r0
 801520a:	2201      	movs	r2, #1
 801520c:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801520e:	4b6e      	ldr	r3, [pc, #440]	@ (80153c8 <HAL_RCC_OscConfig+0x680>)
 8015210:	681a      	ldr	r2, [r3, #0]
 8015212:	2380      	movs	r3, #128	@ 0x80
 8015214:	005b      	lsls	r3, r3, #1
 8015216:	4013      	ands	r3, r2
 8015218:	d11a      	bne.n	8015250 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801521a:	4b6b      	ldr	r3, [pc, #428]	@ (80153c8 <HAL_RCC_OscConfig+0x680>)
 801521c:	681a      	ldr	r2, [r3, #0]
 801521e:	4b6a      	ldr	r3, [pc, #424]	@ (80153c8 <HAL_RCC_OscConfig+0x680>)
 8015220:	2180      	movs	r1, #128	@ 0x80
 8015222:	0049      	lsls	r1, r1, #1
 8015224:	430a      	orrs	r2, r1
 8015226:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8015228:	f7f8 ff6c 	bl	800e104 <HAL_GetTick>
 801522c:	0003      	movs	r3, r0
 801522e:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015230:	e008      	b.n	8015244 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015232:	f7f8 ff67 	bl	800e104 <HAL_GetTick>
 8015236:	0002      	movs	r2, r0
 8015238:	693b      	ldr	r3, [r7, #16]
 801523a:	1ad3      	subs	r3, r2, r3
 801523c:	2b02      	cmp	r3, #2
 801523e:	d901      	bls.n	8015244 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8015240:	2303      	movs	r3, #3
 8015242:	e19e      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015244:	4b60      	ldr	r3, [pc, #384]	@ (80153c8 <HAL_RCC_OscConfig+0x680>)
 8015246:	681a      	ldr	r2, [r3, #0]
 8015248:	2380      	movs	r3, #128	@ 0x80
 801524a:	005b      	lsls	r3, r3, #1
 801524c:	4013      	ands	r3, r2
 801524e:	d0f0      	beq.n	8015232 <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	689b      	ldr	r3, [r3, #8]
 8015254:	2201      	movs	r2, #1
 8015256:	4013      	ands	r3, r2
 8015258:	d01e      	beq.n	8015298 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	689b      	ldr	r3, [r3, #8]
 801525e:	2204      	movs	r2, #4
 8015260:	4013      	ands	r3, r2
 8015262:	d010      	beq.n	8015286 <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8015264:	4a55      	ldr	r2, [pc, #340]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015266:	2390      	movs	r3, #144	@ 0x90
 8015268:	58d3      	ldr	r3, [r2, r3]
 801526a:	4954      	ldr	r1, [pc, #336]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801526c:	2204      	movs	r2, #4
 801526e:	4313      	orrs	r3, r2
 8015270:	2290      	movs	r2, #144	@ 0x90
 8015272:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8015274:	4a51      	ldr	r2, [pc, #324]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015276:	2390      	movs	r3, #144	@ 0x90
 8015278:	58d3      	ldr	r3, [r2, r3]
 801527a:	4950      	ldr	r1, [pc, #320]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801527c:	2201      	movs	r2, #1
 801527e:	4313      	orrs	r3, r2
 8015280:	2290      	movs	r2, #144	@ 0x90
 8015282:	508b      	str	r3, [r1, r2]
 8015284:	e018      	b.n	80152b8 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8015286:	4a4d      	ldr	r2, [pc, #308]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015288:	2390      	movs	r3, #144	@ 0x90
 801528a:	58d3      	ldr	r3, [r2, r3]
 801528c:	494b      	ldr	r1, [pc, #300]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801528e:	2201      	movs	r2, #1
 8015290:	4313      	orrs	r3, r2
 8015292:	2290      	movs	r2, #144	@ 0x90
 8015294:	508b      	str	r3, [r1, r2]
 8015296:	e00f      	b.n	80152b8 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8015298:	4a48      	ldr	r2, [pc, #288]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801529a:	2390      	movs	r3, #144	@ 0x90
 801529c:	58d3      	ldr	r3, [r2, r3]
 801529e:	4947      	ldr	r1, [pc, #284]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80152a0:	2201      	movs	r2, #1
 80152a2:	4393      	bics	r3, r2
 80152a4:	2290      	movs	r2, #144	@ 0x90
 80152a6:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80152a8:	4a44      	ldr	r2, [pc, #272]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80152aa:	2390      	movs	r3, #144	@ 0x90
 80152ac:	58d3      	ldr	r3, [r2, r3]
 80152ae:	4943      	ldr	r1, [pc, #268]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80152b0:	2204      	movs	r2, #4
 80152b2:	4393      	bics	r3, r2
 80152b4:	2290      	movs	r2, #144	@ 0x90
 80152b6:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	689b      	ldr	r3, [r3, #8]
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d04f      	beq.n	8015360 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80152c0:	f7f8 ff20 	bl	800e104 <HAL_GetTick>
 80152c4:	0003      	movs	r3, r0
 80152c6:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80152c8:	e009      	b.n	80152de <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80152ca:	f7f8 ff1b 	bl	800e104 <HAL_GetTick>
 80152ce:	0002      	movs	r2, r0
 80152d0:	693b      	ldr	r3, [r7, #16]
 80152d2:	1ad3      	subs	r3, r2, r3
 80152d4:	4a3d      	ldr	r2, [pc, #244]	@ (80153cc <HAL_RCC_OscConfig+0x684>)
 80152d6:	4293      	cmp	r3, r2
 80152d8:	d901      	bls.n	80152de <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 80152da:	2303      	movs	r3, #3
 80152dc:	e151      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80152de:	4a37      	ldr	r2, [pc, #220]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80152e0:	2390      	movs	r3, #144	@ 0x90
 80152e2:	58d3      	ldr	r3, [r2, r3]
 80152e4:	2202      	movs	r2, #2
 80152e6:	4013      	ands	r3, r2
 80152e8:	d0ef      	beq.n	80152ca <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	689b      	ldr	r3, [r3, #8]
 80152ee:	2280      	movs	r2, #128	@ 0x80
 80152f0:	4013      	ands	r3, r2
 80152f2:	d01a      	beq.n	801532a <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80152f4:	4a31      	ldr	r2, [pc, #196]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80152f6:	2390      	movs	r3, #144	@ 0x90
 80152f8:	58d3      	ldr	r3, [r2, r3]
 80152fa:	4930      	ldr	r1, [pc, #192]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 80152fc:	2280      	movs	r2, #128	@ 0x80
 80152fe:	4313      	orrs	r3, r2
 8015300:	2290      	movs	r2, #144	@ 0x90
 8015302:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8015304:	e009      	b.n	801531a <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015306:	f7f8 fefd 	bl	800e104 <HAL_GetTick>
 801530a:	0002      	movs	r2, r0
 801530c:	693b      	ldr	r3, [r7, #16]
 801530e:	1ad3      	subs	r3, r2, r3
 8015310:	4a2e      	ldr	r2, [pc, #184]	@ (80153cc <HAL_RCC_OscConfig+0x684>)
 8015312:	4293      	cmp	r3, r2
 8015314:	d901      	bls.n	801531a <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 8015316:	2303      	movs	r3, #3
 8015318:	e133      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 801531a:	4a28      	ldr	r2, [pc, #160]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801531c:	2390      	movs	r3, #144	@ 0x90
 801531e:	58d2      	ldr	r2, [r2, r3]
 8015320:	2380      	movs	r3, #128	@ 0x80
 8015322:	011b      	lsls	r3, r3, #4
 8015324:	4013      	ands	r3, r2
 8015326:	d0ee      	beq.n	8015306 <HAL_RCC_OscConfig+0x5be>
 8015328:	e059      	b.n	80153de <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801532a:	4a24      	ldr	r2, [pc, #144]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801532c:	2390      	movs	r3, #144	@ 0x90
 801532e:	58d3      	ldr	r3, [r2, r3]
 8015330:	4922      	ldr	r1, [pc, #136]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015332:	2280      	movs	r2, #128	@ 0x80
 8015334:	4393      	bics	r3, r2
 8015336:	2290      	movs	r2, #144	@ 0x90
 8015338:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801533a:	e009      	b.n	8015350 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801533c:	f7f8 fee2 	bl	800e104 <HAL_GetTick>
 8015340:	0002      	movs	r2, r0
 8015342:	693b      	ldr	r3, [r7, #16]
 8015344:	1ad3      	subs	r3, r2, r3
 8015346:	4a21      	ldr	r2, [pc, #132]	@ (80153cc <HAL_RCC_OscConfig+0x684>)
 8015348:	4293      	cmp	r3, r2
 801534a:	d901      	bls.n	8015350 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 801534c:	2303      	movs	r3, #3
 801534e:	e118      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8015350:	4a1a      	ldr	r2, [pc, #104]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015352:	2390      	movs	r3, #144	@ 0x90
 8015354:	58d2      	ldr	r2, [r2, r3]
 8015356:	2380      	movs	r3, #128	@ 0x80
 8015358:	011b      	lsls	r3, r3, #4
 801535a:	4013      	ands	r3, r2
 801535c:	d1ee      	bne.n	801533c <HAL_RCC_OscConfig+0x5f4>
 801535e:	e03e      	b.n	80153de <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015360:	f7f8 fed0 	bl	800e104 <HAL_GetTick>
 8015364:	0003      	movs	r3, r0
 8015366:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8015368:	e009      	b.n	801537e <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801536a:	f7f8 fecb 	bl	800e104 <HAL_GetTick>
 801536e:	0002      	movs	r2, r0
 8015370:	693b      	ldr	r3, [r7, #16]
 8015372:	1ad3      	subs	r3, r2, r3
 8015374:	4a15      	ldr	r2, [pc, #84]	@ (80153cc <HAL_RCC_OscConfig+0x684>)
 8015376:	4293      	cmp	r3, r2
 8015378:	d901      	bls.n	801537e <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 801537a:	2303      	movs	r3, #3
 801537c:	e101      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801537e:	4a0f      	ldr	r2, [pc, #60]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015380:	2390      	movs	r3, #144	@ 0x90
 8015382:	58d3      	ldr	r3, [r2, r3]
 8015384:	2202      	movs	r2, #2
 8015386:	4013      	ands	r3, r2
 8015388:	d1ef      	bne.n	801536a <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 801538a:	4a0c      	ldr	r2, [pc, #48]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801538c:	2390      	movs	r3, #144	@ 0x90
 801538e:	58d3      	ldr	r3, [r2, r3]
 8015390:	2280      	movs	r2, #128	@ 0x80
 8015392:	4013      	ands	r3, r2
 8015394:	d023      	beq.n	80153de <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8015396:	4a09      	ldr	r2, [pc, #36]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 8015398:	2390      	movs	r3, #144	@ 0x90
 801539a:	58d3      	ldr	r3, [r2, r3]
 801539c:	4907      	ldr	r1, [pc, #28]	@ (80153bc <HAL_RCC_OscConfig+0x674>)
 801539e:	2280      	movs	r2, #128	@ 0x80
 80153a0:	4393      	bics	r3, r2
 80153a2:	2290      	movs	r2, #144	@ 0x90
 80153a4:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80153a6:	e013      	b.n	80153d0 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80153a8:	f7f8 feac 	bl	800e104 <HAL_GetTick>
 80153ac:	0002      	movs	r2, r0
 80153ae:	693b      	ldr	r3, [r7, #16]
 80153b0:	1ad3      	subs	r3, r2, r3
 80153b2:	4a06      	ldr	r2, [pc, #24]	@ (80153cc <HAL_RCC_OscConfig+0x684>)
 80153b4:	4293      	cmp	r3, r2
 80153b6:	d90b      	bls.n	80153d0 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 80153b8:	2303      	movs	r3, #3
 80153ba:	e0e2      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
 80153bc:	40021000 	.word	0x40021000
 80153c0:	80ffffff 	.word	0x80ffffff
 80153c4:	fffffeff 	.word	0xfffffeff
 80153c8:	40007000 	.word	0x40007000
 80153cc:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80153d0:	4a6e      	ldr	r2, [pc, #440]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 80153d2:	2390      	movs	r3, #144	@ 0x90
 80153d4:	58d2      	ldr	r2, [r2, r3]
 80153d6:	2380      	movs	r3, #128	@ 0x80
 80153d8:	011b      	lsls	r3, r3, #4
 80153da:	4013      	ands	r3, r2
 80153dc:	d1e4      	bne.n	80153a8 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80153de:	231f      	movs	r3, #31
 80153e0:	18fb      	adds	r3, r7, r3
 80153e2:	781b      	ldrb	r3, [r3, #0]
 80153e4:	2b01      	cmp	r3, #1
 80153e6:	d105      	bne.n	80153f4 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80153e8:	4b68      	ldr	r3, [pc, #416]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 80153ea:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80153ec:	4b67      	ldr	r3, [pc, #412]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 80153ee:	4968      	ldr	r1, [pc, #416]	@ (8015590 <HAL_RCC_OscConfig+0x848>)
 80153f0:	400a      	ands	r2, r1
 80153f2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	2220      	movs	r2, #32
 80153fa:	4013      	ands	r3, r2
 80153fc:	d03c      	beq.n	8015478 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015402:	2b00      	cmp	r3, #0
 8015404:	d01c      	beq.n	8015440 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8015406:	4a61      	ldr	r2, [pc, #388]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015408:	2398      	movs	r3, #152	@ 0x98
 801540a:	58d3      	ldr	r3, [r2, r3]
 801540c:	495f      	ldr	r1, [pc, #380]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 801540e:	2201      	movs	r2, #1
 8015410:	4313      	orrs	r3, r2
 8015412:	2298      	movs	r2, #152	@ 0x98
 8015414:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015416:	f7f8 fe75 	bl	800e104 <HAL_GetTick>
 801541a:	0003      	movs	r3, r0
 801541c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 801541e:	e008      	b.n	8015432 <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8015420:	f7f8 fe70 	bl	800e104 <HAL_GetTick>
 8015424:	0002      	movs	r2, r0
 8015426:	693b      	ldr	r3, [r7, #16]
 8015428:	1ad3      	subs	r3, r2, r3
 801542a:	2b02      	cmp	r3, #2
 801542c:	d901      	bls.n	8015432 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 801542e:	2303      	movs	r3, #3
 8015430:	e0a7      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8015432:	4a56      	ldr	r2, [pc, #344]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015434:	2398      	movs	r3, #152	@ 0x98
 8015436:	58d3      	ldr	r3, [r2, r3]
 8015438:	2202      	movs	r2, #2
 801543a:	4013      	ands	r3, r2
 801543c:	d0f0      	beq.n	8015420 <HAL_RCC_OscConfig+0x6d8>
 801543e:	e01b      	b.n	8015478 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8015440:	4a52      	ldr	r2, [pc, #328]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015442:	2398      	movs	r3, #152	@ 0x98
 8015444:	58d3      	ldr	r3, [r2, r3]
 8015446:	4951      	ldr	r1, [pc, #324]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015448:	2201      	movs	r2, #1
 801544a:	4393      	bics	r3, r2
 801544c:	2298      	movs	r2, #152	@ 0x98
 801544e:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015450:	f7f8 fe58 	bl	800e104 <HAL_GetTick>
 8015454:	0003      	movs	r3, r0
 8015456:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8015458:	e008      	b.n	801546c <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801545a:	f7f8 fe53 	bl	800e104 <HAL_GetTick>
 801545e:	0002      	movs	r2, r0
 8015460:	693b      	ldr	r3, [r7, #16]
 8015462:	1ad3      	subs	r3, r2, r3
 8015464:	2b02      	cmp	r3, #2
 8015466:	d901      	bls.n	801546c <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8015468:	2303      	movs	r3, #3
 801546a:	e08a      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 801546c:	4a47      	ldr	r2, [pc, #284]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 801546e:	2398      	movs	r3, #152	@ 0x98
 8015470:	58d3      	ldr	r3, [r2, r3]
 8015472:	2202      	movs	r2, #2
 8015474:	4013      	ands	r3, r2
 8015476:	d1f0      	bne.n	801545a <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801547c:	2b00      	cmp	r3, #0
 801547e:	d100      	bne.n	8015482 <HAL_RCC_OscConfig+0x73a>
 8015480:	e07e      	b.n	8015580 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8015482:	4b42      	ldr	r3, [pc, #264]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015484:	689b      	ldr	r3, [r3, #8]
 8015486:	2238      	movs	r2, #56	@ 0x38
 8015488:	4013      	ands	r3, r2
 801548a:	2b18      	cmp	r3, #24
 801548c:	d100      	bne.n	8015490 <HAL_RCC_OscConfig+0x748>
 801548e:	e075      	b.n	801557c <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015494:	2b02      	cmp	r3, #2
 8015496:	d156      	bne.n	8015546 <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8015498:	4b3c      	ldr	r3, [pc, #240]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 801549a:	681a      	ldr	r2, [r3, #0]
 801549c:	4b3b      	ldr	r3, [pc, #236]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 801549e:	493d      	ldr	r1, [pc, #244]	@ (8015594 <HAL_RCC_OscConfig+0x84c>)
 80154a0:	400a      	ands	r2, r1
 80154a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80154a4:	f7f8 fe2e 	bl	800e104 <HAL_GetTick>
 80154a8:	0003      	movs	r3, r0
 80154aa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80154ac:	e008      	b.n	80154c0 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80154ae:	f7f8 fe29 	bl	800e104 <HAL_GetTick>
 80154b2:	0002      	movs	r2, r0
 80154b4:	693b      	ldr	r3, [r7, #16]
 80154b6:	1ad3      	subs	r3, r2, r3
 80154b8:	2b02      	cmp	r3, #2
 80154ba:	d901      	bls.n	80154c0 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 80154bc:	2303      	movs	r3, #3
 80154be:	e060      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80154c0:	4b32      	ldr	r3, [pc, #200]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 80154c2:	681a      	ldr	r2, [r3, #0]
 80154c4:	2380      	movs	r3, #128	@ 0x80
 80154c6:	049b      	lsls	r3, r3, #18
 80154c8:	4013      	ands	r3, r2
 80154ca:	d1f0      	bne.n	80154ae <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80154cc:	4b2f      	ldr	r3, [pc, #188]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 80154ce:	68db      	ldr	r3, [r3, #12]
 80154d0:	4a31      	ldr	r2, [pc, #196]	@ (8015598 <HAL_RCC_OscConfig+0x850>)
 80154d2:	4013      	ands	r3, r2
 80154d4:	0019      	movs	r1, r3
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80154de:	431a      	orrs	r2, r3
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80154e4:	021b      	lsls	r3, r3, #8
 80154e6:	431a      	orrs	r2, r3
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80154ec:	431a      	orrs	r2, r3
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80154f2:	431a      	orrs	r2, r3
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80154f8:	431a      	orrs	r2, r3
 80154fa:	4b24      	ldr	r3, [pc, #144]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 80154fc:	430a      	orrs	r2, r1
 80154fe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8015500:	4b22      	ldr	r3, [pc, #136]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015502:	68da      	ldr	r2, [r3, #12]
 8015504:	4b21      	ldr	r3, [pc, #132]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015506:	2180      	movs	r1, #128	@ 0x80
 8015508:	0549      	lsls	r1, r1, #21
 801550a:	430a      	orrs	r2, r1
 801550c:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801550e:	4b1f      	ldr	r3, [pc, #124]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015510:	681a      	ldr	r2, [r3, #0]
 8015512:	4b1e      	ldr	r3, [pc, #120]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015514:	2180      	movs	r1, #128	@ 0x80
 8015516:	0449      	lsls	r1, r1, #17
 8015518:	430a      	orrs	r2, r1
 801551a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801551c:	f7f8 fdf2 	bl	800e104 <HAL_GetTick>
 8015520:	0003      	movs	r3, r0
 8015522:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015524:	e008      	b.n	8015538 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015526:	f7f8 fded 	bl	800e104 <HAL_GetTick>
 801552a:	0002      	movs	r2, r0
 801552c:	693b      	ldr	r3, [r7, #16]
 801552e:	1ad3      	subs	r3, r2, r3
 8015530:	2b02      	cmp	r3, #2
 8015532:	d901      	bls.n	8015538 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8015534:	2303      	movs	r3, #3
 8015536:	e024      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015538:	4b14      	ldr	r3, [pc, #80]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 801553a:	681a      	ldr	r2, [r3, #0]
 801553c:	2380      	movs	r3, #128	@ 0x80
 801553e:	049b      	lsls	r3, r3, #18
 8015540:	4013      	ands	r3, r2
 8015542:	d0f0      	beq.n	8015526 <HAL_RCC_OscConfig+0x7de>
 8015544:	e01c      	b.n	8015580 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8015546:	4b11      	ldr	r3, [pc, #68]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015548:	681a      	ldr	r2, [r3, #0]
 801554a:	4b10      	ldr	r3, [pc, #64]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 801554c:	4911      	ldr	r1, [pc, #68]	@ (8015594 <HAL_RCC_OscConfig+0x84c>)
 801554e:	400a      	ands	r2, r1
 8015550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015552:	f7f8 fdd7 	bl	800e104 <HAL_GetTick>
 8015556:	0003      	movs	r3, r0
 8015558:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801555a:	e008      	b.n	801556e <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801555c:	f7f8 fdd2 	bl	800e104 <HAL_GetTick>
 8015560:	0002      	movs	r2, r0
 8015562:	693b      	ldr	r3, [r7, #16]
 8015564:	1ad3      	subs	r3, r2, r3
 8015566:	2b02      	cmp	r3, #2
 8015568:	d901      	bls.n	801556e <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 801556a:	2303      	movs	r3, #3
 801556c:	e009      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801556e:	4b07      	ldr	r3, [pc, #28]	@ (801558c <HAL_RCC_OscConfig+0x844>)
 8015570:	681a      	ldr	r2, [r3, #0]
 8015572:	2380      	movs	r3, #128	@ 0x80
 8015574:	049b      	lsls	r3, r3, #18
 8015576:	4013      	ands	r3, r2
 8015578:	d1f0      	bne.n	801555c <HAL_RCC_OscConfig+0x814>
 801557a:	e001      	b.n	8015580 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 801557c:	2301      	movs	r3, #1
 801557e:	e000      	b.n	8015582 <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 8015580:	2300      	movs	r3, #0
}
 8015582:	0018      	movs	r0, r3
 8015584:	46bd      	mov	sp, r7
 8015586:	b008      	add	sp, #32
 8015588:	bdb0      	pop	{r4, r5, r7, pc}
 801558a:	46c0      	nop			@ (mov r8, r8)
 801558c:	40021000 	.word	0x40021000
 8015590:	efffffff 	.word	0xefffffff
 8015594:	feffffff 	.word	0xfeffffff
 8015598:	11c1808c 	.word	0x11c1808c

0801559c <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 801559c:	b5b0      	push	{r4, r5, r7, lr}
 801559e:	b084      	sub	sp, #16
 80155a0:	af00      	add	r7, sp, #0
 80155a2:	6078      	str	r0, [r7, #4]
 80155a4:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80155a6:	4b6c      	ldr	r3, [pc, #432]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	2207      	movs	r2, #7
 80155ac:	4013      	ands	r3, r2
 80155ae:	683a      	ldr	r2, [r7, #0]
 80155b0:	429a      	cmp	r2, r3
 80155b2:	d911      	bls.n	80155d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80155b4:	4b68      	ldr	r3, [pc, #416]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	2207      	movs	r2, #7
 80155ba:	4393      	bics	r3, r2
 80155bc:	0019      	movs	r1, r3
 80155be:	4b66      	ldr	r3, [pc, #408]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80155c0:	683a      	ldr	r2, [r7, #0]
 80155c2:	430a      	orrs	r2, r1
 80155c4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80155c6:	4b64      	ldr	r3, [pc, #400]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	2207      	movs	r2, #7
 80155cc:	4013      	ands	r3, r2
 80155ce:	683a      	ldr	r2, [r7, #0]
 80155d0:	429a      	cmp	r2, r3
 80155d2:	d001      	beq.n	80155d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80155d4:	2301      	movs	r3, #1
 80155d6:	e0bb      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	2201      	movs	r2, #1
 80155de:	4013      	ands	r3, r2
 80155e0:	d100      	bne.n	80155e4 <HAL_RCC_ClockConfig+0x48>
 80155e2:	e064      	b.n	80156ae <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	685b      	ldr	r3, [r3, #4]
 80155e8:	2b03      	cmp	r3, #3
 80155ea:	d107      	bne.n	80155fc <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80155ec:	4b5b      	ldr	r3, [pc, #364]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 80155ee:	681a      	ldr	r2, [r3, #0]
 80155f0:	2380      	movs	r3, #128	@ 0x80
 80155f2:	049b      	lsls	r3, r3, #18
 80155f4:	4013      	ands	r3, r2
 80155f6:	d138      	bne.n	801566a <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 80155f8:	2301      	movs	r3, #1
 80155fa:	e0a9      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	685b      	ldr	r3, [r3, #4]
 8015600:	2b02      	cmp	r3, #2
 8015602:	d107      	bne.n	8015614 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8015604:	4b55      	ldr	r3, [pc, #340]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 8015606:	681a      	ldr	r2, [r3, #0]
 8015608:	2380      	movs	r3, #128	@ 0x80
 801560a:	029b      	lsls	r3, r3, #10
 801560c:	4013      	ands	r3, r2
 801560e:	d12c      	bne.n	801566a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015610:	2301      	movs	r3, #1
 8015612:	e09d      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	685b      	ldr	r3, [r3, #4]
 8015618:	2b00      	cmp	r3, #0
 801561a:	d106      	bne.n	801562a <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801561c:	4b4f      	ldr	r3, [pc, #316]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	2202      	movs	r2, #2
 8015622:	4013      	ands	r3, r2
 8015624:	d121      	bne.n	801566a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015626:	2301      	movs	r3, #1
 8015628:	e092      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 801562a:	687b      	ldr	r3, [r7, #4]
 801562c:	685b      	ldr	r3, [r3, #4]
 801562e:	2b01      	cmp	r3, #1
 8015630:	d107      	bne.n	8015642 <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015632:	4b4a      	ldr	r3, [pc, #296]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 8015634:	681a      	ldr	r2, [r3, #0]
 8015636:	2380      	movs	r3, #128	@ 0x80
 8015638:	00db      	lsls	r3, r3, #3
 801563a:	4013      	ands	r3, r2
 801563c:	d115      	bne.n	801566a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801563e:	2301      	movs	r3, #1
 8015640:	e086      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	685b      	ldr	r3, [r3, #4]
 8015646:	2b04      	cmp	r3, #4
 8015648:	d107      	bne.n	801565a <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801564a:	4a44      	ldr	r2, [pc, #272]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 801564c:	2394      	movs	r3, #148	@ 0x94
 801564e:	58d3      	ldr	r3, [r2, r3]
 8015650:	2202      	movs	r2, #2
 8015652:	4013      	ands	r3, r2
 8015654:	d109      	bne.n	801566a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015656:	2301      	movs	r3, #1
 8015658:	e07a      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801565a:	4a40      	ldr	r2, [pc, #256]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 801565c:	2390      	movs	r3, #144	@ 0x90
 801565e:	58d3      	ldr	r3, [r2, r3]
 8015660:	2202      	movs	r2, #2
 8015662:	4013      	ands	r3, r2
 8015664:	d101      	bne.n	801566a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015666:	2301      	movs	r3, #1
 8015668:	e072      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801566a:	4b3c      	ldr	r3, [pc, #240]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 801566c:	689b      	ldr	r3, [r3, #8]
 801566e:	2207      	movs	r2, #7
 8015670:	4393      	bics	r3, r2
 8015672:	0019      	movs	r1, r3
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	685a      	ldr	r2, [r3, #4]
 8015678:	4b38      	ldr	r3, [pc, #224]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 801567a:	430a      	orrs	r2, r1
 801567c:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801567e:	f7f8 fd41 	bl	800e104 <HAL_GetTick>
 8015682:	0003      	movs	r3, r0
 8015684:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015686:	e009      	b.n	801569c <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8015688:	f7f8 fd3c 	bl	800e104 <HAL_GetTick>
 801568c:	0002      	movs	r2, r0
 801568e:	68fb      	ldr	r3, [r7, #12]
 8015690:	1ad3      	subs	r3, r2, r3
 8015692:	4a33      	ldr	r2, [pc, #204]	@ (8015760 <HAL_RCC_ClockConfig+0x1c4>)
 8015694:	4293      	cmp	r3, r2
 8015696:	d901      	bls.n	801569c <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8015698:	2303      	movs	r3, #3
 801569a:	e059      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801569c:	4b2f      	ldr	r3, [pc, #188]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 801569e:	689b      	ldr	r3, [r3, #8]
 80156a0:	2238      	movs	r2, #56	@ 0x38
 80156a2:	401a      	ands	r2, r3
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	685b      	ldr	r3, [r3, #4]
 80156a8:	00db      	lsls	r3, r3, #3
 80156aa:	429a      	cmp	r2, r3
 80156ac:	d1ec      	bne.n	8015688 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80156ae:	687b      	ldr	r3, [r7, #4]
 80156b0:	681b      	ldr	r3, [r3, #0]
 80156b2:	2202      	movs	r2, #2
 80156b4:	4013      	ands	r3, r2
 80156b6:	d009      	beq.n	80156cc <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80156b8:	4b28      	ldr	r3, [pc, #160]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 80156ba:	689b      	ldr	r3, [r3, #8]
 80156bc:	4a29      	ldr	r2, [pc, #164]	@ (8015764 <HAL_RCC_ClockConfig+0x1c8>)
 80156be:	4013      	ands	r3, r2
 80156c0:	0019      	movs	r1, r3
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	689a      	ldr	r2, [r3, #8]
 80156c6:	4b25      	ldr	r3, [pc, #148]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 80156c8:	430a      	orrs	r2, r1
 80156ca:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80156cc:	4b22      	ldr	r3, [pc, #136]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	2207      	movs	r2, #7
 80156d2:	4013      	ands	r3, r2
 80156d4:	683a      	ldr	r2, [r7, #0]
 80156d6:	429a      	cmp	r2, r3
 80156d8:	d211      	bcs.n	80156fe <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80156da:	4b1f      	ldr	r3, [pc, #124]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80156dc:	681b      	ldr	r3, [r3, #0]
 80156de:	2207      	movs	r2, #7
 80156e0:	4393      	bics	r3, r2
 80156e2:	0019      	movs	r1, r3
 80156e4:	4b1c      	ldr	r3, [pc, #112]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80156e6:	683a      	ldr	r2, [r7, #0]
 80156e8:	430a      	orrs	r2, r1
 80156ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80156ec:	4b1a      	ldr	r3, [pc, #104]	@ (8015758 <HAL_RCC_ClockConfig+0x1bc>)
 80156ee:	681b      	ldr	r3, [r3, #0]
 80156f0:	2207      	movs	r2, #7
 80156f2:	4013      	ands	r3, r2
 80156f4:	683a      	ldr	r2, [r7, #0]
 80156f6:	429a      	cmp	r2, r3
 80156f8:	d001      	beq.n	80156fe <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 80156fa:	2301      	movs	r3, #1
 80156fc:	e028      	b.n	8015750 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	681b      	ldr	r3, [r3, #0]
 8015702:	2204      	movs	r2, #4
 8015704:	4013      	ands	r3, r2
 8015706:	d009      	beq.n	801571c <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8015708:	4b14      	ldr	r3, [pc, #80]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 801570a:	689b      	ldr	r3, [r3, #8]
 801570c:	4a16      	ldr	r2, [pc, #88]	@ (8015768 <HAL_RCC_ClockConfig+0x1cc>)
 801570e:	4013      	ands	r3, r2
 8015710:	0019      	movs	r1, r3
 8015712:	687b      	ldr	r3, [r7, #4]
 8015714:	68da      	ldr	r2, [r3, #12]
 8015716:	4b11      	ldr	r3, [pc, #68]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 8015718:	430a      	orrs	r2, r1
 801571a:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 801571c:	f000 f82a 	bl	8015774 <HAL_RCC_GetSysClockFreq>
 8015720:	0001      	movs	r1, r0
 8015722:	4b0e      	ldr	r3, [pc, #56]	@ (801575c <HAL_RCC_ClockConfig+0x1c0>)
 8015724:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015726:	0a1b      	lsrs	r3, r3, #8
 8015728:	220f      	movs	r2, #15
 801572a:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 801572c:	4a0f      	ldr	r2, [pc, #60]	@ (801576c <HAL_RCC_ClockConfig+0x1d0>)
 801572e:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015730:	001a      	movs	r2, r3
 8015732:	231f      	movs	r3, #31
 8015734:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015736:	000a      	movs	r2, r1
 8015738:	40da      	lsrs	r2, r3
 801573a:	4b0d      	ldr	r3, [pc, #52]	@ (8015770 <HAL_RCC_ClockConfig+0x1d4>)
 801573c:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 801573e:	250b      	movs	r5, #11
 8015740:	197c      	adds	r4, r7, r5
 8015742:	2003      	movs	r0, #3
 8015744:	f7f8 fc82 	bl	800e04c <HAL_InitTick>
 8015748:	0003      	movs	r3, r0
 801574a:	7023      	strb	r3, [r4, #0]

  return halstatus;
 801574c:	197b      	adds	r3, r7, r5
 801574e:	781b      	ldrb	r3, [r3, #0]
}
 8015750:	0018      	movs	r0, r3
 8015752:	46bd      	mov	sp, r7
 8015754:	b004      	add	sp, #16
 8015756:	bdb0      	pop	{r4, r5, r7, pc}
 8015758:	40022000 	.word	0x40022000
 801575c:	40021000 	.word	0x40021000
 8015760:	00001388 	.word	0x00001388
 8015764:	fffff0ff 	.word	0xfffff0ff
 8015768:	ffff8fff 	.word	0xffff8fff
 801576c:	08026c58 	.word	0x08026c58
 8015770:	20000000 	.word	0x20000000

08015774 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8015774:	b580      	push	{r7, lr}
 8015776:	b08a      	sub	sp, #40	@ 0x28
 8015778:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 801577a:	2300      	movs	r3, #0
 801577c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 801577e:	2300      	movs	r3, #0
 8015780:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015782:	4b46      	ldr	r3, [pc, #280]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 8015784:	689b      	ldr	r3, [r3, #8]
 8015786:	2238      	movs	r2, #56	@ 0x38
 8015788:	4013      	ands	r3, r2
 801578a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801578c:	4b43      	ldr	r3, [pc, #268]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 801578e:	68db      	ldr	r3, [r3, #12]
 8015790:	2203      	movs	r2, #3
 8015792:	4013      	ands	r3, r2
 8015794:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8015796:	69bb      	ldr	r3, [r7, #24]
 8015798:	2b00      	cmp	r3, #0
 801579a:	d005      	beq.n	80157a8 <HAL_RCC_GetSysClockFreq+0x34>
 801579c:	69bb      	ldr	r3, [r7, #24]
 801579e:	2b18      	cmp	r3, #24
 80157a0:	d125      	bne.n	80157ee <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80157a2:	697b      	ldr	r3, [r7, #20]
 80157a4:	2b01      	cmp	r3, #1
 80157a6:	d122      	bne.n	80157ee <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80157a8:	4b3c      	ldr	r3, [pc, #240]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 80157aa:	681b      	ldr	r3, [r3, #0]
 80157ac:	2208      	movs	r2, #8
 80157ae:	4013      	ands	r3, r2
 80157b0:	d107      	bne.n	80157c2 <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 80157b2:	4a3a      	ldr	r2, [pc, #232]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 80157b4:	2394      	movs	r3, #148	@ 0x94
 80157b6:	58d3      	ldr	r3, [r2, r3]
 80157b8:	0a1b      	lsrs	r3, r3, #8
 80157ba:	220f      	movs	r2, #15
 80157bc:	4013      	ands	r3, r2
 80157be:	627b      	str	r3, [r7, #36]	@ 0x24
 80157c0:	e005      	b.n	80157ce <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80157c2:	4b36      	ldr	r3, [pc, #216]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	091b      	lsrs	r3, r3, #4
 80157c8:	220f      	movs	r2, #15
 80157ca:	4013      	ands	r3, r2
 80157cc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 80157ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157d0:	2b0b      	cmp	r3, #11
 80157d2:	d901      	bls.n	80157d8 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 80157d4:	2300      	movs	r3, #0
 80157d6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 80157d8:	4b31      	ldr	r3, [pc, #196]	@ (80158a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80157da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80157dc:	0092      	lsls	r2, r2, #2
 80157de:	58d3      	ldr	r3, [r2, r3]
 80157e0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80157e2:	69bb      	ldr	r3, [r7, #24]
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d11b      	bne.n	8015820 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80157e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157ea:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80157ec:	e018      	b.n	8015820 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80157ee:	69bb      	ldr	r3, [r7, #24]
 80157f0:	2b08      	cmp	r3, #8
 80157f2:	d102      	bne.n	80157fa <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80157f4:	4b2b      	ldr	r3, [pc, #172]	@ (80158a4 <HAL_RCC_GetSysClockFreq+0x130>)
 80157f6:	623b      	str	r3, [r7, #32]
 80157f8:	e012      	b.n	8015820 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80157fa:	69bb      	ldr	r3, [r7, #24]
 80157fc:	2b10      	cmp	r3, #16
 80157fe:	d102      	bne.n	8015806 <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8015800:	4b29      	ldr	r3, [pc, #164]	@ (80158a8 <HAL_RCC_GetSysClockFreq+0x134>)
 8015802:	623b      	str	r3, [r7, #32]
 8015804:	e00c      	b.n	8015820 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8015806:	69bb      	ldr	r3, [r7, #24]
 8015808:	2b20      	cmp	r3, #32
 801580a:	d103      	bne.n	8015814 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 801580c:	23fa      	movs	r3, #250	@ 0xfa
 801580e:	01db      	lsls	r3, r3, #7
 8015810:	623b      	str	r3, [r7, #32]
 8015812:	e005      	b.n	8015820 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8015814:	69bb      	ldr	r3, [r7, #24]
 8015816:	2b28      	cmp	r3, #40	@ 0x28
 8015818:	d102      	bne.n	8015820 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 801581a:	2380      	movs	r3, #128	@ 0x80
 801581c:	021b      	lsls	r3, r3, #8
 801581e:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8015820:	69bb      	ldr	r3, [r7, #24]
 8015822:	2b18      	cmp	r3, #24
 8015824:	d135      	bne.n	8015892 <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8015826:	4b1d      	ldr	r3, [pc, #116]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 8015828:	68db      	ldr	r3, [r3, #12]
 801582a:	2203      	movs	r2, #3
 801582c:	4013      	ands	r3, r2
 801582e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8015830:	4b1a      	ldr	r3, [pc, #104]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 8015832:	68db      	ldr	r3, [r3, #12]
 8015834:	091b      	lsrs	r3, r3, #4
 8015836:	2207      	movs	r2, #7
 8015838:	4013      	ands	r3, r2
 801583a:	3301      	adds	r3, #1
 801583c:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 801583e:	693b      	ldr	r3, [r7, #16]
 8015840:	2b02      	cmp	r3, #2
 8015842:	d003      	beq.n	801584c <HAL_RCC_GetSysClockFreq+0xd8>
 8015844:	693b      	ldr	r3, [r7, #16]
 8015846:	2b03      	cmp	r3, #3
 8015848:	d003      	beq.n	8015852 <HAL_RCC_GetSysClockFreq+0xde>
 801584a:	e005      	b.n	8015858 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 801584c:	4b15      	ldr	r3, [pc, #84]	@ (80158a4 <HAL_RCC_GetSysClockFreq+0x130>)
 801584e:	61fb      	str	r3, [r7, #28]
        break;
 8015850:	e005      	b.n	801585e <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 8015852:	4b15      	ldr	r3, [pc, #84]	@ (80158a8 <HAL_RCC_GetSysClockFreq+0x134>)
 8015854:	61fb      	str	r3, [r7, #28]
        break;
 8015856:	e002      	b.n	801585e <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 8015858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801585a:	61fb      	str	r3, [r7, #28]
        break;
 801585c:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 801585e:	4b0f      	ldr	r3, [pc, #60]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 8015860:	68db      	ldr	r3, [r3, #12]
 8015862:	0a1b      	lsrs	r3, r3, #8
 8015864:	227f      	movs	r2, #127	@ 0x7f
 8015866:	4013      	ands	r3, r2
 8015868:	69fa      	ldr	r2, [r7, #28]
 801586a:	4353      	muls	r3, r2
 801586c:	68f9      	ldr	r1, [r7, #12]
 801586e:	0018      	movs	r0, r3
 8015870:	f7ea fc70 	bl	8000154 <__udivsi3>
 8015874:	0003      	movs	r3, r0
 8015876:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8015878:	4b08      	ldr	r3, [pc, #32]	@ (801589c <HAL_RCC_GetSysClockFreq+0x128>)
 801587a:	68db      	ldr	r3, [r3, #12]
 801587c:	0f5b      	lsrs	r3, r3, #29
 801587e:	2207      	movs	r2, #7
 8015880:	4013      	ands	r3, r2
 8015882:	3301      	adds	r3, #1
 8015884:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8015886:	6879      	ldr	r1, [r7, #4]
 8015888:	68b8      	ldr	r0, [r7, #8]
 801588a:	f7ea fc63 	bl	8000154 <__udivsi3>
 801588e:	0003      	movs	r3, r0
 8015890:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8015892:	6a3b      	ldr	r3, [r7, #32]
}
 8015894:	0018      	movs	r0, r3
 8015896:	46bd      	mov	sp, r7
 8015898:	b00a      	add	sp, #40	@ 0x28
 801589a:	bd80      	pop	{r7, pc}
 801589c:	40021000 	.word	0x40021000
 80158a0:	08026c68 	.word	0x08026c68
 80158a4:	00f42400 	.word	0x00f42400
 80158a8:	003d0900 	.word	0x003d0900

080158ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80158ac:	b580      	push	{r7, lr}
 80158ae:	b086      	sub	sp, #24
 80158b0:	af00      	add	r7, sp, #0
 80158b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80158b4:	2300      	movs	r3, #0
 80158b6:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80158b8:	4b2f      	ldr	r3, [pc, #188]	@ (8015978 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80158ba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80158bc:	2380      	movs	r3, #128	@ 0x80
 80158be:	055b      	lsls	r3, r3, #21
 80158c0:	4013      	ands	r3, r2
 80158c2:	d004      	beq.n	80158ce <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80158c4:	f7ff f93e 	bl	8014b44 <HAL_PWREx_GetVoltageRange>
 80158c8:	0003      	movs	r3, r0
 80158ca:	617b      	str	r3, [r7, #20]
 80158cc:	e017      	b.n	80158fe <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80158ce:	4b2a      	ldr	r3, [pc, #168]	@ (8015978 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80158d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80158d2:	4b29      	ldr	r3, [pc, #164]	@ (8015978 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80158d4:	2180      	movs	r1, #128	@ 0x80
 80158d6:	0549      	lsls	r1, r1, #21
 80158d8:	430a      	orrs	r2, r1
 80158da:	659a      	str	r2, [r3, #88]	@ 0x58
 80158dc:	4b26      	ldr	r3, [pc, #152]	@ (8015978 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80158de:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80158e0:	2380      	movs	r3, #128	@ 0x80
 80158e2:	055b      	lsls	r3, r3, #21
 80158e4:	4013      	ands	r3, r2
 80158e6:	60fb      	str	r3, [r7, #12]
 80158e8:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80158ea:	f7ff f92b 	bl	8014b44 <HAL_PWREx_GetVoltageRange>
 80158ee:	0003      	movs	r3, r0
 80158f0:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80158f2:	4b21      	ldr	r3, [pc, #132]	@ (8015978 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80158f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80158f6:	4b20      	ldr	r3, [pc, #128]	@ (8015978 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80158f8:	4920      	ldr	r1, [pc, #128]	@ (801597c <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 80158fa:	400a      	ands	r2, r1
 80158fc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80158fe:	697a      	ldr	r2, [r7, #20]
 8015900:	2380      	movs	r3, #128	@ 0x80
 8015902:	009b      	lsls	r3, r3, #2
 8015904:	429a      	cmp	r2, r3
 8015906:	d111      	bne.n	801592c <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	2b80      	cmp	r3, #128	@ 0x80
 801590c:	d91c      	bls.n	8015948 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	2bb0      	cmp	r3, #176	@ 0xb0
 8015912:	d902      	bls.n	801591a <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8015914:	2302      	movs	r3, #2
 8015916:	613b      	str	r3, [r7, #16]
 8015918:	e016      	b.n	8015948 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	2b90      	cmp	r3, #144	@ 0x90
 801591e:	d902      	bls.n	8015926 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8015920:	2301      	movs	r3, #1
 8015922:	613b      	str	r3, [r7, #16]
 8015924:	e010      	b.n	8015948 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 8015926:	2300      	movs	r3, #0
 8015928:	613b      	str	r3, [r7, #16]
 801592a:	e00d      	b.n	8015948 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	2b7f      	cmp	r3, #127	@ 0x7f
 8015930:	d902      	bls.n	8015938 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 8015932:	2302      	movs	r3, #2
 8015934:	613b      	str	r3, [r7, #16]
 8015936:	e007      	b.n	8015948 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	2b70      	cmp	r3, #112	@ 0x70
 801593c:	d102      	bne.n	8015944 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 801593e:	2301      	movs	r3, #1
 8015940:	613b      	str	r3, [r7, #16]
 8015942:	e001      	b.n	8015948 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8015944:	2300      	movs	r3, #0
 8015946:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8015948:	4b0d      	ldr	r3, [pc, #52]	@ (8015980 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 801594a:	681b      	ldr	r3, [r3, #0]
 801594c:	2207      	movs	r2, #7
 801594e:	4393      	bics	r3, r2
 8015950:	0019      	movs	r1, r3
 8015952:	4b0b      	ldr	r3, [pc, #44]	@ (8015980 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8015954:	693a      	ldr	r2, [r7, #16]
 8015956:	430a      	orrs	r2, r1
 8015958:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 801595a:	4b09      	ldr	r3, [pc, #36]	@ (8015980 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	2207      	movs	r2, #7
 8015960:	4013      	ands	r3, r2
 8015962:	693a      	ldr	r2, [r7, #16]
 8015964:	429a      	cmp	r2, r3
 8015966:	d001      	beq.n	801596c <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8015968:	2301      	movs	r3, #1
 801596a:	e000      	b.n	801596e <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 801596c:	2300      	movs	r3, #0
}
 801596e:	0018      	movs	r0, r3
 8015970:	46bd      	mov	sp, r7
 8015972:	b006      	add	sp, #24
 8015974:	bd80      	pop	{r7, pc}
 8015976:	46c0      	nop			@ (mov r8, r8)
 8015978:	40021000 	.word	0x40021000
 801597c:	efffffff 	.word	0xefffffff
 8015980:	40022000 	.word	0x40022000

08015984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8015984:	b580      	push	{r7, lr}
 8015986:	b086      	sub	sp, #24
 8015988:	af00      	add	r7, sp, #0
 801598a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801598c:	2313      	movs	r3, #19
 801598e:	18fb      	adds	r3, r7, r3
 8015990:	2200      	movs	r2, #0
 8015992:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8015994:	2312      	movs	r3, #18
 8015996:	18fb      	adds	r3, r7, r3
 8015998:	2200      	movs	r2, #0
 801599a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	681a      	ldr	r2, [r3, #0]
 80159a0:	2380      	movs	r3, #128	@ 0x80
 80159a2:	021b      	lsls	r3, r3, #8
 80159a4:	4013      	ands	r3, r2
 80159a6:	d100      	bne.n	80159aa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80159a8:	e0b7      	b.n	8015b1a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 80159aa:	2011      	movs	r0, #17
 80159ac:	183b      	adds	r3, r7, r0
 80159ae:	2200      	movs	r2, #0
 80159b0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80159b2:	4b4c      	ldr	r3, [pc, #304]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80159b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80159b6:	2380      	movs	r3, #128	@ 0x80
 80159b8:	055b      	lsls	r3, r3, #21
 80159ba:	4013      	ands	r3, r2
 80159bc:	d110      	bne.n	80159e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80159be:	4b49      	ldr	r3, [pc, #292]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80159c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80159c2:	4b48      	ldr	r3, [pc, #288]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80159c4:	2180      	movs	r1, #128	@ 0x80
 80159c6:	0549      	lsls	r1, r1, #21
 80159c8:	430a      	orrs	r2, r1
 80159ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80159cc:	4b45      	ldr	r3, [pc, #276]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80159ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80159d0:	2380      	movs	r3, #128	@ 0x80
 80159d2:	055b      	lsls	r3, r3, #21
 80159d4:	4013      	ands	r3, r2
 80159d6:	60bb      	str	r3, [r7, #8]
 80159d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80159da:	183b      	adds	r3, r7, r0
 80159dc:	2201      	movs	r2, #1
 80159de:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80159e0:	4b41      	ldr	r3, [pc, #260]	@ (8015ae8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80159e2:	681a      	ldr	r2, [r3, #0]
 80159e4:	4b40      	ldr	r3, [pc, #256]	@ (8015ae8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80159e6:	2180      	movs	r1, #128	@ 0x80
 80159e8:	0049      	lsls	r1, r1, #1
 80159ea:	430a      	orrs	r2, r1
 80159ec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80159ee:	f7f8 fb89 	bl	800e104 <HAL_GetTick>
 80159f2:	0003      	movs	r3, r0
 80159f4:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80159f6:	e00b      	b.n	8015a10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80159f8:	f7f8 fb84 	bl	800e104 <HAL_GetTick>
 80159fc:	0002      	movs	r2, r0
 80159fe:	68fb      	ldr	r3, [r7, #12]
 8015a00:	1ad3      	subs	r3, r2, r3
 8015a02:	2b02      	cmp	r3, #2
 8015a04:	d904      	bls.n	8015a10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8015a06:	2313      	movs	r3, #19
 8015a08:	18fb      	adds	r3, r7, r3
 8015a0a:	2203      	movs	r2, #3
 8015a0c:	701a      	strb	r2, [r3, #0]
        break;
 8015a0e:	e005      	b.n	8015a1c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8015a10:	4b35      	ldr	r3, [pc, #212]	@ (8015ae8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8015a12:	681a      	ldr	r2, [r3, #0]
 8015a14:	2380      	movs	r3, #128	@ 0x80
 8015a16:	005b      	lsls	r3, r3, #1
 8015a18:	4013      	ands	r3, r2
 8015a1a:	d0ed      	beq.n	80159f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8015a1c:	2313      	movs	r3, #19
 8015a1e:	18fb      	adds	r3, r7, r3
 8015a20:	781b      	ldrb	r3, [r3, #0]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d168      	bne.n	8015af8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8015a26:	4a2f      	ldr	r2, [pc, #188]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015a28:	2390      	movs	r3, #144	@ 0x90
 8015a2a:	58d2      	ldr	r2, [r2, r3]
 8015a2c:	23c0      	movs	r3, #192	@ 0xc0
 8015a2e:	009b      	lsls	r3, r3, #2
 8015a30:	4013      	ands	r3, r2
 8015a32:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8015a34:	697b      	ldr	r3, [r7, #20]
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d01f      	beq.n	8015a7a <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a3e:	697a      	ldr	r2, [r7, #20]
 8015a40:	429a      	cmp	r2, r3
 8015a42:	d01a      	beq.n	8015a7a <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8015a44:	4a27      	ldr	r2, [pc, #156]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015a46:	2390      	movs	r3, #144	@ 0x90
 8015a48:	58d3      	ldr	r3, [r2, r3]
 8015a4a:	4a28      	ldr	r2, [pc, #160]	@ (8015aec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8015a4c:	4013      	ands	r3, r2
 8015a4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8015a50:	4a24      	ldr	r2, [pc, #144]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015a52:	2390      	movs	r3, #144	@ 0x90
 8015a54:	58d3      	ldr	r3, [r2, r3]
 8015a56:	4923      	ldr	r1, [pc, #140]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015a58:	2280      	movs	r2, #128	@ 0x80
 8015a5a:	0252      	lsls	r2, r2, #9
 8015a5c:	4313      	orrs	r3, r2
 8015a5e:	2290      	movs	r2, #144	@ 0x90
 8015a60:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8015a62:	4a20      	ldr	r2, [pc, #128]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015a64:	2390      	movs	r3, #144	@ 0x90
 8015a66:	58d3      	ldr	r3, [r2, r3]
 8015a68:	491e      	ldr	r1, [pc, #120]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015a6a:	4a21      	ldr	r2, [pc, #132]	@ (8015af0 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8015a6c:	4013      	ands	r3, r2
 8015a6e:	2290      	movs	r2, #144	@ 0x90
 8015a70:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8015a72:	491c      	ldr	r1, [pc, #112]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015a74:	2290      	movs	r2, #144	@ 0x90
 8015a76:	697b      	ldr	r3, [r7, #20]
 8015a78:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8015a7a:	697b      	ldr	r3, [r7, #20]
 8015a7c:	2201      	movs	r2, #1
 8015a7e:	4013      	ands	r3, r2
 8015a80:	d017      	beq.n	8015ab2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015a82:	f7f8 fb3f 	bl	800e104 <HAL_GetTick>
 8015a86:	0003      	movs	r3, r0
 8015a88:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015a8a:	e00c      	b.n	8015aa6 <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015a8c:	f7f8 fb3a 	bl	800e104 <HAL_GetTick>
 8015a90:	0002      	movs	r2, r0
 8015a92:	68fb      	ldr	r3, [r7, #12]
 8015a94:	1ad3      	subs	r3, r2, r3
 8015a96:	4a17      	ldr	r2, [pc, #92]	@ (8015af4 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8015a98:	4293      	cmp	r3, r2
 8015a9a:	d904      	bls.n	8015aa6 <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8015a9c:	2313      	movs	r3, #19
 8015a9e:	18fb      	adds	r3, r7, r3
 8015aa0:	2203      	movs	r2, #3
 8015aa2:	701a      	strb	r2, [r3, #0]
            break;
 8015aa4:	e005      	b.n	8015ab2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015aa8:	2390      	movs	r3, #144	@ 0x90
 8015aaa:	58d3      	ldr	r3, [r2, r3]
 8015aac:	2202      	movs	r2, #2
 8015aae:	4013      	ands	r3, r2
 8015ab0:	d0ec      	beq.n	8015a8c <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8015ab2:	2313      	movs	r3, #19
 8015ab4:	18fb      	adds	r3, r7, r3
 8015ab6:	781b      	ldrb	r3, [r3, #0]
 8015ab8:	2b00      	cmp	r3, #0
 8015aba:	d10b      	bne.n	8015ad4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8015abc:	4a09      	ldr	r2, [pc, #36]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015abe:	2390      	movs	r3, #144	@ 0x90
 8015ac0:	58d3      	ldr	r3, [r2, r3]
 8015ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8015aec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8015ac4:	401a      	ands	r2, r3
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015aca:	4906      	ldr	r1, [pc, #24]	@ (8015ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015acc:	4313      	orrs	r3, r2
 8015ace:	2290      	movs	r2, #144	@ 0x90
 8015ad0:	508b      	str	r3, [r1, r2]
 8015ad2:	e017      	b.n	8015b04 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8015ad4:	2312      	movs	r3, #18
 8015ad6:	18fb      	adds	r3, r7, r3
 8015ad8:	2213      	movs	r2, #19
 8015ada:	18ba      	adds	r2, r7, r2
 8015adc:	7812      	ldrb	r2, [r2, #0]
 8015ade:	701a      	strb	r2, [r3, #0]
 8015ae0:	e010      	b.n	8015b04 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8015ae2:	46c0      	nop			@ (mov r8, r8)
 8015ae4:	40021000 	.word	0x40021000
 8015ae8:	40007000 	.word	0x40007000
 8015aec:	fffffcff 	.word	0xfffffcff
 8015af0:	fffeffff 	.word	0xfffeffff
 8015af4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015af8:	2312      	movs	r3, #18
 8015afa:	18fb      	adds	r3, r7, r3
 8015afc:	2213      	movs	r2, #19
 8015afe:	18ba      	adds	r2, r7, r2
 8015b00:	7812      	ldrb	r2, [r2, #0]
 8015b02:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8015b04:	2311      	movs	r3, #17
 8015b06:	18fb      	adds	r3, r7, r3
 8015b08:	781b      	ldrb	r3, [r3, #0]
 8015b0a:	2b01      	cmp	r3, #1
 8015b0c:	d105      	bne.n	8015b1a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8015b0e:	4ba4      	ldr	r3, [pc, #656]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b10:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015b12:	4ba3      	ldr	r3, [pc, #652]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b14:	49a3      	ldr	r1, [pc, #652]	@ (8015da4 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8015b16:	400a      	ands	r2, r1
 8015b18:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	681b      	ldr	r3, [r3, #0]
 8015b1e:	2201      	movs	r2, #1
 8015b20:	4013      	ands	r3, r2
 8015b22:	d00b      	beq.n	8015b3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8015b24:	4a9e      	ldr	r2, [pc, #632]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b26:	2388      	movs	r3, #136	@ 0x88
 8015b28:	58d3      	ldr	r3, [r2, r3]
 8015b2a:	2203      	movs	r2, #3
 8015b2c:	4393      	bics	r3, r2
 8015b2e:	001a      	movs	r2, r3
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	685b      	ldr	r3, [r3, #4]
 8015b34:	499a      	ldr	r1, [pc, #616]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b36:	4313      	orrs	r3, r2
 8015b38:	2288      	movs	r2, #136	@ 0x88
 8015b3a:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	2202      	movs	r2, #2
 8015b42:	4013      	ands	r3, r2
 8015b44:	d00b      	beq.n	8015b5e <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8015b46:	4a96      	ldr	r2, [pc, #600]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b48:	2388      	movs	r3, #136	@ 0x88
 8015b4a:	58d3      	ldr	r3, [r2, r3]
 8015b4c:	220c      	movs	r2, #12
 8015b4e:	4393      	bics	r3, r2
 8015b50:	001a      	movs	r2, r3
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	689b      	ldr	r3, [r3, #8]
 8015b56:	4992      	ldr	r1, [pc, #584]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b58:	4313      	orrs	r3, r2
 8015b5a:	2288      	movs	r2, #136	@ 0x88
 8015b5c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	681b      	ldr	r3, [r3, #0]
 8015b62:	2210      	movs	r2, #16
 8015b64:	4013      	ands	r3, r2
 8015b66:	d00a      	beq.n	8015b7e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8015b68:	4a8d      	ldr	r2, [pc, #564]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b6a:	2388      	movs	r3, #136	@ 0x88
 8015b6c:	58d3      	ldr	r3, [r2, r3]
 8015b6e:	4a8e      	ldr	r2, [pc, #568]	@ (8015da8 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8015b70:	401a      	ands	r2, r3
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	695b      	ldr	r3, [r3, #20]
 8015b76:	498a      	ldr	r1, [pc, #552]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b78:	4313      	orrs	r3, r2
 8015b7a:	2288      	movs	r2, #136	@ 0x88
 8015b7c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	2208      	movs	r2, #8
 8015b84:	4013      	ands	r3, r2
 8015b86:	d00a      	beq.n	8015b9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8015b88:	4a85      	ldr	r2, [pc, #532]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b8a:	2388      	movs	r3, #136	@ 0x88
 8015b8c:	58d3      	ldr	r3, [r2, r3]
 8015b8e:	4a87      	ldr	r2, [pc, #540]	@ (8015dac <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8015b90:	401a      	ands	r2, r3
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	691b      	ldr	r3, [r3, #16]
 8015b96:	4982      	ldr	r1, [pc, #520]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b98:	4313      	orrs	r3, r2
 8015b9a:	2288      	movs	r2, #136	@ 0x88
 8015b9c:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	681b      	ldr	r3, [r3, #0]
 8015ba2:	2204      	movs	r2, #4
 8015ba4:	4013      	ands	r3, r2
 8015ba6:	d00b      	beq.n	8015bc0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8015ba8:	4a7d      	ldr	r2, [pc, #500]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015baa:	2388      	movs	r3, #136	@ 0x88
 8015bac:	58d3      	ldr	r3, [r2, r3]
 8015bae:	22c0      	movs	r2, #192	@ 0xc0
 8015bb0:	4393      	bics	r3, r2
 8015bb2:	001a      	movs	r2, r3
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	68db      	ldr	r3, [r3, #12]
 8015bb8:	4979      	ldr	r1, [pc, #484]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015bba:	4313      	orrs	r3, r2
 8015bbc:	2288      	movs	r2, #136	@ 0x88
 8015bbe:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	2220      	movs	r2, #32
 8015bc6:	4013      	ands	r3, r2
 8015bc8:	d00a      	beq.n	8015be0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8015bca:	4a75      	ldr	r2, [pc, #468]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015bcc:	2388      	movs	r3, #136	@ 0x88
 8015bce:	58d3      	ldr	r3, [r2, r3]
 8015bd0:	4a77      	ldr	r2, [pc, #476]	@ (8015db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8015bd2:	401a      	ands	r2, r3
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	699b      	ldr	r3, [r3, #24]
 8015bd8:	4971      	ldr	r1, [pc, #452]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015bda:	4313      	orrs	r3, r2
 8015bdc:	2288      	movs	r2, #136	@ 0x88
 8015bde:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	681b      	ldr	r3, [r3, #0]
 8015be4:	2240      	movs	r2, #64	@ 0x40
 8015be6:	4013      	ands	r3, r2
 8015be8:	d00a      	beq.n	8015c00 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8015bea:	4a6d      	ldr	r2, [pc, #436]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015bec:	2388      	movs	r3, #136	@ 0x88
 8015bee:	58d3      	ldr	r3, [r2, r3]
 8015bf0:	4a70      	ldr	r2, [pc, #448]	@ (8015db4 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8015bf2:	401a      	ands	r2, r3
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	69db      	ldr	r3, [r3, #28]
 8015bf8:	4969      	ldr	r1, [pc, #420]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015bfa:	4313      	orrs	r3, r2
 8015bfc:	2288      	movs	r2, #136	@ 0x88
 8015bfe:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	2280      	movs	r2, #128	@ 0x80
 8015c06:	4013      	ands	r3, r2
 8015c08:	d00a      	beq.n	8015c20 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8015c0a:	4a65      	ldr	r2, [pc, #404]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c0c:	2388      	movs	r3, #136	@ 0x88
 8015c0e:	58d3      	ldr	r3, [r2, r3]
 8015c10:	4a69      	ldr	r2, [pc, #420]	@ (8015db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8015c12:	401a      	ands	r2, r3
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	6a1b      	ldr	r3, [r3, #32]
 8015c18:	4961      	ldr	r1, [pc, #388]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c1a:	4313      	orrs	r3, r2
 8015c1c:	2288      	movs	r2, #136	@ 0x88
 8015c1e:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	681a      	ldr	r2, [r3, #0]
 8015c24:	2380      	movs	r3, #128	@ 0x80
 8015c26:	005b      	lsls	r3, r3, #1
 8015c28:	4013      	ands	r3, r2
 8015c2a:	d00a      	beq.n	8015c42 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8015c2c:	4a5c      	ldr	r2, [pc, #368]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c2e:	2388      	movs	r3, #136	@ 0x88
 8015c30:	58d3      	ldr	r3, [r2, r3]
 8015c32:	4a62      	ldr	r2, [pc, #392]	@ (8015dbc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8015c34:	401a      	ands	r2, r3
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c3a:	4959      	ldr	r1, [pc, #356]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c3c:	4313      	orrs	r3, r2
 8015c3e:	2288      	movs	r2, #136	@ 0x88
 8015c40:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	681a      	ldr	r2, [r3, #0]
 8015c46:	2380      	movs	r3, #128	@ 0x80
 8015c48:	009b      	lsls	r3, r3, #2
 8015c4a:	4013      	ands	r3, r2
 8015c4c:	d00a      	beq.n	8015c64 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8015c4e:	4a54      	ldr	r2, [pc, #336]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c50:	2388      	movs	r3, #136	@ 0x88
 8015c52:	58d3      	ldr	r3, [r2, r3]
 8015c54:	4a5a      	ldr	r2, [pc, #360]	@ (8015dc0 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8015c56:	401a      	ands	r2, r3
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015c5c:	4950      	ldr	r1, [pc, #320]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c5e:	4313      	orrs	r3, r2
 8015c60:	2288      	movs	r2, #136	@ 0x88
 8015c62:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	681a      	ldr	r2, [r3, #0]
 8015c68:	2380      	movs	r3, #128	@ 0x80
 8015c6a:	01db      	lsls	r3, r3, #7
 8015c6c:	4013      	ands	r3, r2
 8015c6e:	d017      	beq.n	8015ca0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015c74:	2380      	movs	r3, #128	@ 0x80
 8015c76:	055b      	lsls	r3, r3, #21
 8015c78:	429a      	cmp	r2, r3
 8015c7a:	d106      	bne.n	8015c8a <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8015c7c:	4b48      	ldr	r3, [pc, #288]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c7e:	68da      	ldr	r2, [r3, #12]
 8015c80:	4b47      	ldr	r3, [pc, #284]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c82:	2180      	movs	r1, #128	@ 0x80
 8015c84:	0249      	lsls	r1, r1, #9
 8015c86:	430a      	orrs	r2, r1
 8015c88:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8015c8a:	4a45      	ldr	r2, [pc, #276]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c8c:	2388      	movs	r3, #136	@ 0x88
 8015c8e:	58d3      	ldr	r3, [r2, r3]
 8015c90:	4a4c      	ldr	r2, [pc, #304]	@ (8015dc4 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8015c92:	401a      	ands	r2, r3
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015c98:	4941      	ldr	r1, [pc, #260]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015c9a:	4313      	orrs	r3, r2
 8015c9c:	2288      	movs	r2, #136	@ 0x88
 8015c9e:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	681a      	ldr	r2, [r3, #0]
 8015ca4:	2380      	movs	r3, #128	@ 0x80
 8015ca6:	015b      	lsls	r3, r3, #5
 8015ca8:	4013      	ands	r3, r2
 8015caa:	d017      	beq.n	8015cdc <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015cb0:	2380      	movs	r3, #128	@ 0x80
 8015cb2:	051b      	lsls	r3, r3, #20
 8015cb4:	429a      	cmp	r2, r3
 8015cb6:	d106      	bne.n	8015cc6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015cb8:	4b39      	ldr	r3, [pc, #228]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015cba:	68da      	ldr	r2, [r3, #12]
 8015cbc:	4b38      	ldr	r3, [pc, #224]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015cbe:	2180      	movs	r1, #128	@ 0x80
 8015cc0:	0449      	lsls	r1, r1, #17
 8015cc2:	430a      	orrs	r2, r1
 8015cc4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8015cc6:	4a36      	ldr	r2, [pc, #216]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015cc8:	2388      	movs	r3, #136	@ 0x88
 8015cca:	58d3      	ldr	r3, [r2, r3]
 8015ccc:	4a3e      	ldr	r2, [pc, #248]	@ (8015dc8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8015cce:	401a      	ands	r2, r3
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015cd4:	4932      	ldr	r1, [pc, #200]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015cd6:	4313      	orrs	r3, r2
 8015cd8:	2288      	movs	r2, #136	@ 0x88
 8015cda:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8015cdc:	687b      	ldr	r3, [r7, #4]
 8015cde:	681a      	ldr	r2, [r3, #0]
 8015ce0:	2380      	movs	r3, #128	@ 0x80
 8015ce2:	019b      	lsls	r3, r3, #6
 8015ce4:	4013      	ands	r3, r2
 8015ce6:	d017      	beq.n	8015d18 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015cec:	2380      	movs	r3, #128	@ 0x80
 8015cee:	051b      	lsls	r3, r3, #20
 8015cf0:	429a      	cmp	r2, r3
 8015cf2:	d106      	bne.n	8015d02 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015cf6:	68da      	ldr	r2, [r3, #12]
 8015cf8:	4b29      	ldr	r3, [pc, #164]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015cfa:	2180      	movs	r1, #128	@ 0x80
 8015cfc:	0449      	lsls	r1, r1, #17
 8015cfe:	430a      	orrs	r2, r1
 8015d00:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8015d02:	4a27      	ldr	r2, [pc, #156]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d04:	2388      	movs	r3, #136	@ 0x88
 8015d06:	58d3      	ldr	r3, [r2, r3]
 8015d08:	4a2f      	ldr	r2, [pc, #188]	@ (8015dc8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8015d0a:	401a      	ands	r2, r3
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d10:	4923      	ldr	r1, [pc, #140]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d12:	4313      	orrs	r3, r2
 8015d14:	2288      	movs	r2, #136	@ 0x88
 8015d16:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	681a      	ldr	r2, [r3, #0]
 8015d1c:	2380      	movs	r3, #128	@ 0x80
 8015d1e:	00db      	lsls	r3, r3, #3
 8015d20:	4013      	ands	r3, r2
 8015d22:	d017      	beq.n	8015d54 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d28:	2380      	movs	r3, #128	@ 0x80
 8015d2a:	045b      	lsls	r3, r3, #17
 8015d2c:	429a      	cmp	r2, r3
 8015d2e:	d106      	bne.n	8015d3e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015d30:	4b1b      	ldr	r3, [pc, #108]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d32:	68da      	ldr	r2, [r3, #12]
 8015d34:	4b1a      	ldr	r3, [pc, #104]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d36:	2180      	movs	r1, #128	@ 0x80
 8015d38:	0449      	lsls	r1, r1, #17
 8015d3a:	430a      	orrs	r2, r1
 8015d3c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8015d3e:	4a18      	ldr	r2, [pc, #96]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d40:	2388      	movs	r3, #136	@ 0x88
 8015d42:	58d3      	ldr	r3, [r2, r3]
 8015d44:	4a21      	ldr	r2, [pc, #132]	@ (8015dcc <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8015d46:	401a      	ands	r2, r3
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d4c:	4914      	ldr	r1, [pc, #80]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d4e:	4313      	orrs	r3, r2
 8015d50:	2288      	movs	r2, #136	@ 0x88
 8015d52:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	681a      	ldr	r2, [r3, #0]
 8015d58:	2380      	movs	r3, #128	@ 0x80
 8015d5a:	011b      	lsls	r3, r3, #4
 8015d5c:	4013      	ands	r3, r2
 8015d5e:	d017      	beq.n	8015d90 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015d64:	2380      	movs	r3, #128	@ 0x80
 8015d66:	049b      	lsls	r3, r3, #18
 8015d68:	429a      	cmp	r2, r3
 8015d6a:	d106      	bne.n	8015d7a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d6e:	68da      	ldr	r2, [r3, #12]
 8015d70:	4b0b      	ldr	r3, [pc, #44]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d72:	2180      	movs	r1, #128	@ 0x80
 8015d74:	0449      	lsls	r1, r1, #17
 8015d76:	430a      	orrs	r2, r1
 8015d78:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8015d7a:	4a09      	ldr	r2, [pc, #36]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d7c:	2388      	movs	r3, #136	@ 0x88
 8015d7e:	58d3      	ldr	r3, [r2, r3]
 8015d80:	4a12      	ldr	r2, [pc, #72]	@ (8015dcc <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8015d82:	401a      	ands	r2, r3
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015d88:	4905      	ldr	r1, [pc, #20]	@ (8015da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015d8a:	4313      	orrs	r3, r2
 8015d8c:	2288      	movs	r2, #136	@ 0x88
 8015d8e:	508b      	str	r3, [r1, r2]

  }

  return status;
 8015d90:	2312      	movs	r3, #18
 8015d92:	18fb      	adds	r3, r7, r3
 8015d94:	781b      	ldrb	r3, [r3, #0]
}
 8015d96:	0018      	movs	r0, r3
 8015d98:	46bd      	mov	sp, r7
 8015d9a:	b006      	add	sp, #24
 8015d9c:	bd80      	pop	{r7, pc}
 8015d9e:	46c0      	nop			@ (mov r8, r8)
 8015da0:	40021000 	.word	0x40021000
 8015da4:	efffffff 	.word	0xefffffff
 8015da8:	fffff3ff 	.word	0xfffff3ff
 8015dac:	fffffcff 	.word	0xfffffcff
 8015db0:	ffffcfff 	.word	0xffffcfff
 8015db4:	fffcffff 	.word	0xfffcffff
 8015db8:	fff3ffff 	.word	0xfff3ffff
 8015dbc:	ffcfffff 	.word	0xffcfffff
 8015dc0:	ff3fffff 	.word	0xff3fffff
 8015dc4:	cfffffff 	.word	0xcfffffff
 8015dc8:	f3ffffff 	.word	0xf3ffffff
 8015dcc:	feffffff 	.word	0xfeffffff

08015dd0 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
 8015dd0:	b580      	push	{r7, lr}
 8015dd2:	b084      	sub	sp, #16
 8015dd4:	af00      	add	r7, sp, #0
 8015dd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 8015dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8015e4c <HAL_RCCEx_CRSConfig+0x7c>)
 8015dda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8015e4c <HAL_RCCEx_CRSConfig+0x7c>)
 8015dde:	2180      	movs	r1, #128	@ 0x80
 8015de0:	0249      	lsls	r1, r1, #9
 8015de2:	430a      	orrs	r2, r1
 8015de4:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_CRS_RELEASE_RESET();
 8015de6:	4b19      	ldr	r3, [pc, #100]	@ (8015e4c <HAL_RCCEx_CRSConfig+0x7c>)
 8015de8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015dea:	4b18      	ldr	r3, [pc, #96]	@ (8015e4c <HAL_RCCEx_CRSConfig+0x7c>)
 8015dec:	4918      	ldr	r1, [pc, #96]	@ (8015e50 <HAL_RCCEx_CRSConfig+0x80>)
 8015dee:	400a      	ands	r2, r1
 8015df0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	681a      	ldr	r2, [r3, #0]
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	685b      	ldr	r3, [r3, #4]
 8015dfa:	431a      	orrs	r2, r3
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	689b      	ldr	r3, [r3, #8]
 8015e00:	4313      	orrs	r3, r2
 8015e02:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	68db      	ldr	r3, [r3, #12]
 8015e08:	68fa      	ldr	r2, [r7, #12]
 8015e0a:	4313      	orrs	r3, r2
 8015e0c:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	691b      	ldr	r3, [r3, #16]
 8015e12:	041b      	lsls	r3, r3, #16
 8015e14:	68fa      	ldr	r2, [r7, #12]
 8015e16:	4313      	orrs	r3, r2
 8015e18:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 8015e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8015e54 <HAL_RCCEx_CRSConfig+0x84>)
 8015e1c:	68fa      	ldr	r2, [r7, #12]
 8015e1e:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8015e20:	4b0c      	ldr	r3, [pc, #48]	@ (8015e54 <HAL_RCCEx_CRSConfig+0x84>)
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	4a0c      	ldr	r2, [pc, #48]	@ (8015e58 <HAL_RCCEx_CRSConfig+0x88>)
 8015e26:	4013      	ands	r3, r2
 8015e28:	0019      	movs	r1, r3
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	695b      	ldr	r3, [r3, #20]
 8015e2e:	021a      	lsls	r2, r3, #8
 8015e30:	4b08      	ldr	r3, [pc, #32]	@ (8015e54 <HAL_RCCEx_CRSConfig+0x84>)
 8015e32:	430a      	orrs	r2, r1
 8015e34:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 8015e36:	4b07      	ldr	r3, [pc, #28]	@ (8015e54 <HAL_RCCEx_CRSConfig+0x84>)
 8015e38:	681a      	ldr	r2, [r3, #0]
 8015e3a:	4b06      	ldr	r3, [pc, #24]	@ (8015e54 <HAL_RCCEx_CRSConfig+0x84>)
 8015e3c:	2160      	movs	r1, #96	@ 0x60
 8015e3e:	430a      	orrs	r2, r1
 8015e40:	601a      	str	r2, [r3, #0]
}
 8015e42:	46c0      	nop			@ (mov r8, r8)
 8015e44:	46bd      	mov	sp, r7
 8015e46:	b004      	add	sp, #16
 8015e48:	bd80      	pop	{r7, pc}
 8015e4a:	46c0      	nop			@ (mov r8, r8)
 8015e4c:	40021000 	.word	0x40021000
 8015e50:	fffeffff 	.word	0xfffeffff
 8015e54:	40006c00 	.word	0x40006c00
 8015e58:	ffffc0ff 	.word	0xffffc0ff

08015e5c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8015e5c:	b580      	push	{r7, lr}
 8015e5e:	b084      	sub	sp, #16
 8015e60:	af00      	add	r7, sp, #0
 8015e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d101      	bne.n	8015e6e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8015e6a:	2301      	movs	r3, #1
 8015e6c:	e091      	b.n	8015f92 <HAL_RNG_Init+0x136>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	7a5b      	ldrb	r3, [r3, #9]
 8015e72:	b2db      	uxtb	r3, r3
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d106      	bne.n	8015e86 <HAL_RNG_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	2200      	movs	r2, #0
 8015e7c:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8015e7e:	687b      	ldr	r3, [r7, #4]
 8015e80:	0018      	movs	r0, r3
 8015e82:	f7ee fe9d 	bl	8004bc0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	2202      	movs	r2, #2
 8015e8a:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	681b      	ldr	r3, [r3, #0]
 8015e90:	681a      	ldr	r2, [r3, #0]
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	681b      	ldr	r3, [r3, #0]
 8015e96:	2104      	movs	r1, #4
 8015e98:	438a      	bics	r2, r1
 8015e9a:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	681b      	ldr	r3, [r3, #0]
 8015ea2:	4a3e      	ldr	r2, [pc, #248]	@ (8015f9c <HAL_RNG_Init+0x140>)
 8015ea4:	401a      	ands	r2, r3
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	685b      	ldr	r3, [r3, #4]
 8015eaa:	431a      	orrs	r2, r3
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	2180      	movs	r1, #128	@ 0x80
 8015eb2:	05c9      	lsls	r1, r1, #23
 8015eb4:	430a      	orrs	r2, r1
 8015eb6:	601a      	str	r2, [r3, #0]

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	681b      	ldr	r3, [r3, #0]
 8015ebc:	681a      	ldr	r2, [r3, #0]
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	681b      	ldr	r3, [r3, #0]
 8015ec2:	4937      	ldr	r1, [pc, #220]	@ (8015fa0 <HAL_RNG_Init+0x144>)
 8015ec4:	400a      	ands	r2, r1
 8015ec6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8015ec8:	f7f8 f91c 	bl	800e104 <HAL_GetTick>
 8015ecc:	0003      	movs	r3, r0
 8015ece:	60fb      	str	r3, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8015ed0:	e018      	b.n	8015f04 <HAL_RNG_Init+0xa8>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8015ed2:	f7f8 f917 	bl	800e104 <HAL_GetTick>
 8015ed6:	0002      	movs	r2, r0
 8015ed8:	68fb      	ldr	r3, [r7, #12]
 8015eda:	1ad3      	subs	r3, r2, r3
 8015edc:	2b04      	cmp	r3, #4
 8015ede:	d911      	bls.n	8015f04 <HAL_RNG_Init+0xa8>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8015ee0:	687b      	ldr	r3, [r7, #4]
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	681a      	ldr	r2, [r3, #0]
 8015ee6:	2380      	movs	r3, #128	@ 0x80
 8015ee8:	05db      	lsls	r3, r3, #23
 8015eea:	401a      	ands	r2, r3
 8015eec:	2380      	movs	r3, #128	@ 0x80
 8015eee:	05db      	lsls	r3, r3, #23
 8015ef0:	429a      	cmp	r2, r3
 8015ef2:	d107      	bne.n	8015f04 <HAL_RNG_Init+0xa8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	2201      	movs	r2, #1
 8015ef8:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	2202      	movs	r2, #2
 8015efe:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8015f00:	2301      	movs	r3, #1
 8015f02:	e046      	b.n	8015f92 <HAL_RNG_Init+0x136>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	681b      	ldr	r3, [r3, #0]
 8015f08:	681a      	ldr	r2, [r3, #0]
 8015f0a:	2380      	movs	r3, #128	@ 0x80
 8015f0c:	05db      	lsls	r3, r3, #23
 8015f0e:	401a      	ands	r2, r3
 8015f10:	2380      	movs	r3, #128	@ 0x80
 8015f12:	05db      	lsls	r3, r3, #23
 8015f14:	429a      	cmp	r2, r3
 8015f16:	d0dc      	beq.n	8015ed2 <HAL_RNG_Init+0x76>
      }
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	681b      	ldr	r3, [r3, #0]
 8015f1c:	681a      	ldr	r2, [r3, #0]
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	2104      	movs	r1, #4
 8015f24:	430a      	orrs	r2, r1
 8015f26:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	681b      	ldr	r3, [r3, #0]
 8015f2c:	685b      	ldr	r3, [r3, #4]
 8015f2e:	2240      	movs	r2, #64	@ 0x40
 8015f30:	4013      	ands	r3, r2
 8015f32:	2b40      	cmp	r3, #64	@ 0x40
 8015f34:	d104      	bne.n	8015f40 <HAL_RNG_Init+0xe4>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	2204      	movs	r2, #4
 8015f3a:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 8015f3c:	2301      	movs	r3, #1
 8015f3e:	e028      	b.n	8015f92 <HAL_RNG_Init+0x136>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8015f40:	f7f8 f8e0 	bl	800e104 <HAL_GetTick>
 8015f44:	0003      	movs	r3, r0
 8015f46:	60fb      	str	r3, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8015f48:	e015      	b.n	8015f76 <HAL_RNG_Init+0x11a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8015f4a:	f7f8 f8db 	bl	800e104 <HAL_GetTick>
 8015f4e:	0002      	movs	r2, r0
 8015f50:	68fb      	ldr	r3, [r7, #12]
 8015f52:	1ad3      	subs	r3, r2, r3
 8015f54:	2b04      	cmp	r3, #4
 8015f56:	d90e      	bls.n	8015f76 <HAL_RNG_Init+0x11a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	681b      	ldr	r3, [r3, #0]
 8015f5c:	685b      	ldr	r3, [r3, #4]
 8015f5e:	2201      	movs	r2, #1
 8015f60:	4013      	ands	r3, r2
 8015f62:	2b01      	cmp	r3, #1
 8015f64:	d007      	beq.n	8015f76 <HAL_RNG_Init+0x11a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	2204      	movs	r2, #4
 8015f6a:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	2202      	movs	r2, #2
 8015f70:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8015f72:	2301      	movs	r3, #1
 8015f74:	e00d      	b.n	8015f92 <HAL_RNG_Init+0x136>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	681b      	ldr	r3, [r3, #0]
 8015f7a:	685b      	ldr	r3, [r3, #4]
 8015f7c:	2201      	movs	r2, #1
 8015f7e:	4013      	ands	r3, r2
 8015f80:	2b01      	cmp	r3, #1
 8015f82:	d1e2      	bne.n	8015f4a <HAL_RNG_Init+0xee>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	2201      	movs	r2, #1
 8015f88:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	2200      	movs	r2, #0
 8015f8e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8015f90:	2300      	movs	r3, #0
}
 8015f92:	0018      	movs	r0, r3
 8015f94:	46bd      	mov	sp, r7
 8015f96:	b004      	add	sp, #16
 8015f98:	bd80      	pop	{r7, pc}
 8015f9a:	46c0      	nop			@ (mov r8, r8)
 8015f9c:	bfffffdf 	.word	0xbfffffdf
 8015fa0:	bfffffff 	.word	0xbfffffff

08015fa4 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8015fa4:	b5b0      	push	{r4, r5, r7, lr}
 8015fa6:	b084      	sub	sp, #16
 8015fa8:	af00      	add	r7, sp, #0
 8015faa:	6078      	str	r0, [r7, #4]
 8015fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8015fae:	230f      	movs	r3, #15
 8015fb0:	18fb      	adds	r3, r7, r3
 8015fb2:	2200      	movs	r2, #0
 8015fb4:	701a      	strb	r2, [r3, #0]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	7a1b      	ldrb	r3, [r3, #8]
 8015fba:	2b01      	cmp	r3, #1
 8015fbc:	d101      	bne.n	8015fc2 <HAL_RNG_GenerateRandomNumber+0x1e>
 8015fbe:	2302      	movs	r3, #2
 8015fc0:	e071      	b.n	80160a6 <HAL_RNG_GenerateRandomNumber+0x102>
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	2201      	movs	r2, #1
 8015fc6:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	7a5b      	ldrb	r3, [r3, #9]
 8015fcc:	b2db      	uxtb	r3, r3
 8015fce:	2b01      	cmp	r3, #1
 8015fd0:	d15c      	bne.n	801608c <HAL_RNG_GenerateRandomNumber+0xe8>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	2202      	movs	r2, #2
 8015fd6:	725a      	strb	r2, [r3, #9]
    /* Check if there is a seed error */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	681b      	ldr	r3, [r3, #0]
 8015fdc:	685b      	ldr	r3, [r3, #4]
 8015fde:	2240      	movs	r2, #64	@ 0x40
 8015fe0:	4013      	ands	r3, r2
 8015fe2:	2b40      	cmp	r3, #64	@ 0x40
 8015fe4:	d111      	bne.n	801600a <HAL_RNG_GenerateRandomNumber+0x66>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	2208      	movs	r2, #8
 8015fea:	60da      	str	r2, [r3, #12]
      /* Reset from seed error */
      status = RNG_RecoverSeedError(hrng);
 8015fec:	250f      	movs	r5, #15
 8015fee:	197c      	adds	r4, r7, r5
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	0018      	movs	r0, r3
 8015ff4:	f000 f864 	bl	80160c0 <RNG_RecoverSeedError>
 8015ff8:	0003      	movs	r3, r0
 8015ffa:	7023      	strb	r3, [r4, #0]
      if (status == HAL_ERROR)
 8015ffc:	197b      	adds	r3, r7, r5
 8015ffe:	781b      	ldrb	r3, [r3, #0]
 8016000:	2b01      	cmp	r3, #1
 8016002:	d102      	bne.n	801600a <HAL_RNG_GenerateRandomNumber+0x66>
      {
        return status;
 8016004:	197b      	adds	r3, r7, r5
 8016006:	781b      	ldrb	r3, [r3, #0]
 8016008:	e04d      	b.n	80160a6 <HAL_RNG_GenerateRandomNumber+0x102>
      }
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 801600a:	f7f8 f87b 	bl	800e104 <HAL_GetTick>
 801600e:	0003      	movs	r3, r0
 8016010:	60bb      	str	r3, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8016012:	e018      	b.n	8016046 <HAL_RNG_GenerateRandomNumber+0xa2>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8016014:	f7f8 f876 	bl	800e104 <HAL_GetTick>
 8016018:	0002      	movs	r2, r0
 801601a:	68bb      	ldr	r3, [r7, #8]
 801601c:	1ad3      	subs	r3, r2, r3
 801601e:	2b04      	cmp	r3, #4
 8016020:	d911      	bls.n	8016046 <HAL_RNG_GenerateRandomNumber+0xa2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	681b      	ldr	r3, [r3, #0]
 8016026:	685b      	ldr	r3, [r3, #4]
 8016028:	2201      	movs	r2, #1
 801602a:	4013      	ands	r3, r2
 801602c:	2b01      	cmp	r3, #1
 801602e:	d00a      	beq.n	8016046 <HAL_RNG_GenerateRandomNumber+0xa2>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	2201      	movs	r2, #1
 8016034:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	2202      	movs	r2, #2
 801603a:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	2200      	movs	r2, #0
 8016040:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 8016042:	2301      	movs	r3, #1
 8016044:	e02f      	b.n	80160a6 <HAL_RNG_GenerateRandomNumber+0x102>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8016046:	687b      	ldr	r3, [r7, #4]
 8016048:	681b      	ldr	r3, [r3, #0]
 801604a:	685b      	ldr	r3, [r3, #4]
 801604c:	2201      	movs	r2, #1
 801604e:	4013      	ands	r3, r2
 8016050:	2b01      	cmp	r3, #1
 8016052:	d1df      	bne.n	8016014 <HAL_RNG_GenerateRandomNumber+0x70>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	681b      	ldr	r3, [r3, #0]
 8016058:	689a      	ldr	r2, [r3, #8]
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	611a      	str	r2, [r3, #16]
    /* In case of seed error, the value available in the RNG_DR register must not
       be used as it may not have enough entropy */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	681b      	ldr	r3, [r3, #0]
 8016062:	685b      	ldr	r3, [r3, #4]
 8016064:	2240      	movs	r2, #64	@ 0x40
 8016066:	4013      	ands	r3, r2
 8016068:	2b40      	cmp	r3, #64	@ 0x40
 801606a:	d107      	bne.n	801607c <HAL_RNG_GenerateRandomNumber+0xd8>
    {
      /* Update the error code and status */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	2208      	movs	r2, #8
 8016070:	60da      	str	r2, [r3, #12]
      status = HAL_ERROR;
 8016072:	230f      	movs	r3, #15
 8016074:	18fb      	adds	r3, r7, r3
 8016076:	2201      	movs	r2, #1
 8016078:	701a      	strb	r2, [r3, #0]
 801607a:	e003      	b.n	8016084 <HAL_RNG_GenerateRandomNumber+0xe0>
    }
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	691a      	ldr	r2, [r3, #16]
 8016080:	683b      	ldr	r3, [r7, #0]
 8016082:	601a      	str	r2, [r3, #0]
    }
    hrng->State = HAL_RNG_STATE_READY;
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	2201      	movs	r2, #1
 8016088:	725a      	strb	r2, [r3, #9]
 801608a:	e006      	b.n	801609a <HAL_RNG_GenerateRandomNumber+0xf6>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	2204      	movs	r2, #4
 8016090:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8016092:	230f      	movs	r3, #15
 8016094:	18fb      	adds	r3, r7, r3
 8016096:	2201      	movs	r2, #1
 8016098:	701a      	strb	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	2200      	movs	r2, #0
 801609e:	721a      	strb	r2, [r3, #8]

  return status;
 80160a0:	230f      	movs	r3, #15
 80160a2:	18fb      	adds	r3, r7, r3
 80160a4:	781b      	ldrb	r3, [r3, #0]
}
 80160a6:	0018      	movs	r0, r3
 80160a8:	46bd      	mov	sp, r7
 80160aa:	b004      	add	sp, #16
 80160ac:	bdb0      	pop	{r4, r5, r7, pc}

080160ae <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 80160ae:	b580      	push	{r7, lr}
 80160b0:	b082      	sub	sp, #8
 80160b2:	af00      	add	r7, sp, #0
 80160b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 80160b6:	46c0      	nop			@ (mov r8, r8)
 80160b8:	46bd      	mov	sp, r7
 80160ba:	b002      	add	sp, #8
 80160bc:	bd80      	pop	{r7, pc}
	...

080160c0 <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 80160c0:	b580      	push	{r7, lr}
 80160c2:	b084      	sub	sp, #16
 80160c4:	af00      	add	r7, sp, #0
 80160c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80160c8:	2300      	movs	r3, #0
 80160ca:	60fb      	str	r3, [r7, #12]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	681b      	ldr	r3, [r3, #0]
 80160d0:	685b      	ldr	r3, [r3, #4]
 80160d2:	2204      	movs	r2, #4
 80160d4:	4013      	ands	r3, r2
 80160d6:	2b04      	cmp	r3, #4
 80160d8:	d008      	beq.n	80160ec <RNG_RecoverSeedError+0x2c>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	681b      	ldr	r3, [r3, #0]
 80160de:	685a      	ldr	r2, [r3, #4]
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	681b      	ldr	r3, [r3, #0]
 80160e4:	2140      	movs	r1, #64	@ 0x40
 80160e6:	438a      	bics	r2, r1
 80160e8:	605a      	str	r2, [r3, #4]
 80160ea:	e064      	b.n	80161b6 <RNG_RecoverSeedError+0xf6>
  }
  else  /* Sequence to fully recover from a seed error*/
  {
    /* Writing bit CONDRST=1*/
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	681b      	ldr	r3, [r3, #0]
 80160f0:	681a      	ldr	r2, [r3, #0]
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	681b      	ldr	r3, [r3, #0]
 80160f6:	2180      	movs	r1, #128	@ 0x80
 80160f8:	05c9      	lsls	r1, r1, #23
 80160fa:	430a      	orrs	r2, r1
 80160fc:	601a      	str	r2, [r3, #0]
    /* Writing bit CONDRST=0*/
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	681b      	ldr	r3, [r3, #0]
 8016102:	681a      	ldr	r2, [r3, #0]
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	681b      	ldr	r3, [r3, #0]
 8016108:	4931      	ldr	r1, [pc, #196]	@ (80161d0 <RNG_RecoverSeedError+0x110>)
 801610a:	400a      	ands	r2, r1
 801610c:	601a      	str	r2, [r3, #0]

    /* Wait for conditioning reset process to be completed */
    count = RNG_TIMEOUT_VALUE;
 801610e:	2304      	movs	r3, #4
 8016110:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 8016112:	68fb      	ldr	r3, [r7, #12]
 8016114:	3b01      	subs	r3, #1
 8016116:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8016118:	68fb      	ldr	r3, [r7, #12]
 801611a:	2b00      	cmp	r3, #0
 801611c:	d111      	bne.n	8016142 <RNG_RecoverSeedError+0x82>
      {
        hrng->State = HAL_RNG_STATE_READY;
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	2201      	movs	r2, #1
 8016122:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	68db      	ldr	r3, [r3, #12]
 8016128:	2202      	movs	r2, #2
 801612a:	431a      	orrs	r2, r3
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	2200      	movs	r2, #0
 8016134:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	0018      	movs	r0, r3
 801613a:	f7ff ffb8 	bl	80160ae <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 801613e:	2301      	movs	r3, #1
 8016140:	e041      	b.n	80161c6 <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	681a      	ldr	r2, [r3, #0]
 8016148:	2380      	movs	r3, #128	@ 0x80
 801614a:	05db      	lsls	r3, r3, #23
 801614c:	401a      	ands	r2, r3
 801614e:	2380      	movs	r3, #128	@ 0x80
 8016150:	05db      	lsls	r3, r3, #23
 8016152:	429a      	cmp	r2, r3
 8016154:	d0dd      	beq.n	8016112 <RNG_RecoverSeedError+0x52>

    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	681b      	ldr	r3, [r3, #0]
 801615a:	685b      	ldr	r3, [r3, #4]
 801615c:	2240      	movs	r2, #64	@ 0x40
 801615e:	4013      	ands	r3, r2
 8016160:	2b40      	cmp	r3, #64	@ 0x40
 8016162:	d107      	bne.n	8016174 <RNG_RecoverSeedError+0xb4>
    {
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	681b      	ldr	r3, [r3, #0]
 8016168:	685a      	ldr	r2, [r3, #4]
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	681b      	ldr	r3, [r3, #0]
 801616e:	2140      	movs	r1, #64	@ 0x40
 8016170:	438a      	bics	r2, r1
 8016172:	605a      	str	r2, [r3, #4]
    }

    /* Wait for SECS to be cleared */
    count = RNG_TIMEOUT_VALUE;
 8016174:	2304      	movs	r3, #4
 8016176:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 8016178:	68fb      	ldr	r3, [r7, #12]
 801617a:	3b01      	subs	r3, #1
 801617c:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 801617e:	68fb      	ldr	r3, [r7, #12]
 8016180:	2b00      	cmp	r3, #0
 8016182:	d111      	bne.n	80161a8 <RNG_RecoverSeedError+0xe8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	2201      	movs	r2, #1
 8016188:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	68db      	ldr	r3, [r3, #12]
 801618e:	2202      	movs	r2, #2
 8016190:	431a      	orrs	r2, r3
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8016196:	687b      	ldr	r3, [r7, #4]
 8016198:	2200      	movs	r2, #0
 801619a:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	0018      	movs	r0, r3
 80161a0:	f7ff ff85 	bl	80160ae <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 80161a4:	2301      	movs	r3, #1
 80161a6:	e00e      	b.n	80161c6 <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 80161a8:	687b      	ldr	r3, [r7, #4]
 80161aa:	681b      	ldr	r3, [r3, #0]
 80161ac:	685b      	ldr	r3, [r3, #4]
 80161ae:	2204      	movs	r2, #4
 80161b0:	4013      	ands	r3, r2
 80161b2:	2b04      	cmp	r3, #4
 80161b4:	d0e0      	beq.n	8016178 <RNG_RecoverSeedError+0xb8>
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	68db      	ldr	r3, [r3, #12]
 80161ba:	2208      	movs	r2, #8
 80161bc:	4393      	bics	r3, r2
 80161be:	001a      	movs	r2, r3
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80161c4:	2300      	movs	r3, #0
}
 80161c6:	0018      	movs	r0, r3
 80161c8:	46bd      	mov	sp, r7
 80161ca:	b004      	add	sp, #16
 80161cc:	bd80      	pop	{r7, pc}
 80161ce:	46c0      	nop			@ (mov r8, r8)
 80161d0:	bfffffff 	.word	0xbfffffff

080161d4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80161d4:	b580      	push	{r7, lr}
 80161d6:	b084      	sub	sp, #16
 80161d8:	af00      	add	r7, sp, #0
 80161da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80161dc:	210f      	movs	r1, #15
 80161de:	187b      	adds	r3, r7, r1
 80161e0:	2201      	movs	r2, #1
 80161e2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	d100      	bne.n	80161ec <HAL_RTC_Init+0x18>
 80161ea:	e08b      	b.n	8016304 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 80161ec:	187b      	adds	r3, r7, r1
 80161ee:	2200      	movs	r2, #0
 80161f0:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	222d      	movs	r2, #45	@ 0x2d
 80161f6:	5c9b      	ldrb	r3, [r3, r2]
 80161f8:	b2db      	uxtb	r3, r3
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d107      	bne.n	801620e <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	222c      	movs	r2, #44	@ 0x2c
 8016202:	2100      	movs	r1, #0
 8016204:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	0018      	movs	r0, r3
 801620a:	f7ee fd11 	bl	8004c30 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	222d      	movs	r2, #45	@ 0x2d
 8016212:	2102      	movs	r1, #2
 8016214:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8016216:	4b3f      	ldr	r3, [pc, #252]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016218:	22ca      	movs	r2, #202	@ 0xca
 801621a:	625a      	str	r2, [r3, #36]	@ 0x24
 801621c:	4b3d      	ldr	r3, [pc, #244]	@ (8016314 <HAL_RTC_Init+0x140>)
 801621e:	2253      	movs	r2, #83	@ 0x53
 8016220:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	0018      	movs	r0, r3
 8016226:	f000 fc37 	bl	8016a98 <RTC_EnterInitMode>
 801622a:	1e03      	subs	r3, r0, #0
 801622c:	d00b      	beq.n	8016246 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801622e:	4b39      	ldr	r3, [pc, #228]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016230:	22ff      	movs	r2, #255	@ 0xff
 8016232:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	222d      	movs	r2, #45	@ 0x2d
 8016238:	2104      	movs	r1, #4
 801623a:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 801623c:	230f      	movs	r3, #15
 801623e:	18fb      	adds	r3, r7, r3
 8016240:	2201      	movs	r2, #1
 8016242:	701a      	strb	r2, [r3, #0]
 8016244:	e05e      	b.n	8016304 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8016246:	4b33      	ldr	r3, [pc, #204]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016248:	699a      	ldr	r2, [r3, #24]
 801624a:	4b32      	ldr	r3, [pc, #200]	@ (8016314 <HAL_RTC_Init+0x140>)
 801624c:	4932      	ldr	r1, [pc, #200]	@ (8016318 <HAL_RTC_Init+0x144>)
 801624e:	400a      	ands	r2, r1
 8016250:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8016252:	4b30      	ldr	r3, [pc, #192]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016254:	6999      	ldr	r1, [r3, #24]
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	685a      	ldr	r2, [r3, #4]
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	691b      	ldr	r3, [r3, #16]
 801625e:	431a      	orrs	r2, r3
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	699b      	ldr	r3, [r3, #24]
 8016264:	431a      	orrs	r2, r3
 8016266:	4b2b      	ldr	r3, [pc, #172]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016268:	430a      	orrs	r2, r1
 801626a:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	68d9      	ldr	r1, [r3, #12]
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	689b      	ldr	r3, [r3, #8]
 8016274:	041a      	lsls	r2, r3, #16
 8016276:	4b27      	ldr	r3, [pc, #156]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016278:	430a      	orrs	r2, r1
 801627a:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 801627c:	4b25      	ldr	r3, [pc, #148]	@ (8016314 <HAL_RTC_Init+0x140>)
 801627e:	68db      	ldr	r3, [r3, #12]
 8016280:	4a26      	ldr	r2, [pc, #152]	@ (801631c <HAL_RTC_Init+0x148>)
 8016282:	4013      	ands	r3, r2
 8016284:	0019      	movs	r1, r3
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801628e:	431a      	orrs	r2, r3
 8016290:	4b20      	ldr	r3, [pc, #128]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016292:	430a      	orrs	r2, r1
 8016294:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016296:	4b1f      	ldr	r3, [pc, #124]	@ (8016314 <HAL_RTC_Init+0x140>)
 8016298:	68da      	ldr	r2, [r3, #12]
 801629a:	4b1e      	ldr	r3, [pc, #120]	@ (8016314 <HAL_RTC_Init+0x140>)
 801629c:	2180      	movs	r1, #128	@ 0x80
 801629e:	438a      	bics	r2, r1
 80162a0:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80162a2:	4b1c      	ldr	r3, [pc, #112]	@ (8016314 <HAL_RTC_Init+0x140>)
 80162a4:	699b      	ldr	r3, [r3, #24]
 80162a6:	2220      	movs	r2, #32
 80162a8:	4013      	ands	r3, r2
 80162aa:	d110      	bne.n	80162ce <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	0018      	movs	r0, r3
 80162b0:	f000 fbcc 	bl	8016a4c <HAL_RTC_WaitForSynchro>
 80162b4:	1e03      	subs	r3, r0, #0
 80162b6:	d00a      	beq.n	80162ce <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80162b8:	4b16      	ldr	r3, [pc, #88]	@ (8016314 <HAL_RTC_Init+0x140>)
 80162ba:	22ff      	movs	r2, #255	@ 0xff
 80162bc:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80162be:	687b      	ldr	r3, [r7, #4]
 80162c0:	222d      	movs	r2, #45	@ 0x2d
 80162c2:	2104      	movs	r1, #4
 80162c4:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 80162c6:	230f      	movs	r3, #15
 80162c8:	18fb      	adds	r3, r7, r3
 80162ca:	2201      	movs	r2, #1
 80162cc:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 80162ce:	230f      	movs	r3, #15
 80162d0:	18fb      	adds	r3, r7, r3
 80162d2:	781b      	ldrb	r3, [r3, #0]
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d115      	bne.n	8016304 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 80162d8:	4b0e      	ldr	r3, [pc, #56]	@ (8016314 <HAL_RTC_Init+0x140>)
 80162da:	699b      	ldr	r3, [r3, #24]
 80162dc:	00db      	lsls	r3, r3, #3
 80162de:	08d9      	lsrs	r1, r3, #3
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	6a1a      	ldr	r2, [r3, #32]
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	69db      	ldr	r3, [r3, #28]
 80162e8:	431a      	orrs	r2, r3
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	695b      	ldr	r3, [r3, #20]
 80162ee:	431a      	orrs	r2, r3
 80162f0:	4b08      	ldr	r3, [pc, #32]	@ (8016314 <HAL_RTC_Init+0x140>)
 80162f2:	430a      	orrs	r2, r1
 80162f4:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80162f6:	4b07      	ldr	r3, [pc, #28]	@ (8016314 <HAL_RTC_Init+0x140>)
 80162f8:	22ff      	movs	r2, #255	@ 0xff
 80162fa:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	222d      	movs	r2, #45	@ 0x2d
 8016300:	2101      	movs	r1, #1
 8016302:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8016304:	230f      	movs	r3, #15
 8016306:	18fb      	adds	r3, r7, r3
 8016308:	781b      	ldrb	r3, [r3, #0]
}
 801630a:	0018      	movs	r0, r3
 801630c:	46bd      	mov	sp, r7
 801630e:	b004      	add	sp, #16
 8016310:	bd80      	pop	{r7, pc}
 8016312:	46c0      	nop			@ (mov r8, r8)
 8016314:	40002800 	.word	0x40002800
 8016318:	fb8fffbf 	.word	0xfb8fffbf
 801631c:	ffffe0ff 	.word	0xffffe0ff

08016320 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8016320:	b590      	push	{r4, r7, lr}
 8016322:	b087      	sub	sp, #28
 8016324:	af00      	add	r7, sp, #0
 8016326:	60f8      	str	r0, [r7, #12]
 8016328:	60b9      	str	r1, [r7, #8]
 801632a:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	222c      	movs	r2, #44	@ 0x2c
 8016330:	5c9b      	ldrb	r3, [r3, r2]
 8016332:	2b01      	cmp	r3, #1
 8016334:	d101      	bne.n	801633a <HAL_RTC_SetTime+0x1a>
 8016336:	2302      	movs	r3, #2
 8016338:	e0a7      	b.n	801648a <HAL_RTC_SetTime+0x16a>
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	222c      	movs	r2, #44	@ 0x2c
 801633e:	2101      	movs	r1, #1
 8016340:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016342:	68fb      	ldr	r3, [r7, #12]
 8016344:	222d      	movs	r2, #45	@ 0x2d
 8016346:	2102      	movs	r1, #2
 8016348:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801634a:	4b52      	ldr	r3, [pc, #328]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 801634c:	22ca      	movs	r2, #202	@ 0xca
 801634e:	625a      	str	r2, [r3, #36]	@ 0x24
 8016350:	4b50      	ldr	r3, [pc, #320]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016352:	2253      	movs	r2, #83	@ 0x53
 8016354:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	0018      	movs	r0, r3
 801635a:	f000 fb9d 	bl	8016a98 <RTC_EnterInitMode>
 801635e:	1e03      	subs	r3, r0, #0
 8016360:	d00c      	beq.n	801637c <HAL_RTC_SetTime+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016362:	4b4c      	ldr	r3, [pc, #304]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016364:	22ff      	movs	r2, #255	@ 0xff
 8016366:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8016368:	68fb      	ldr	r3, [r7, #12]
 801636a:	222d      	movs	r2, #45	@ 0x2d
 801636c:	2104      	movs	r1, #4
 801636e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8016370:	68fb      	ldr	r3, [r7, #12]
 8016372:	222c      	movs	r2, #44	@ 0x2c
 8016374:	2100      	movs	r1, #0
 8016376:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8016378:	2301      	movs	r3, #1
 801637a:	e086      	b.n	801648a <HAL_RTC_SetTime+0x16a>
  }
  else
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 801637c:	4b45      	ldr	r3, [pc, #276]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 801637e:	68da      	ldr	r2, [r3, #12]
 8016380:	23c0      	movs	r3, #192	@ 0xc0
 8016382:	009b      	lsls	r3, r3, #2
 8016384:	401a      	ands	r2, r3
 8016386:	2380      	movs	r3, #128	@ 0x80
 8016388:	005b      	lsls	r3, r3, #1
 801638a:	429a      	cmp	r2, r3
 801638c:	d053      	beq.n	8016436 <HAL_RTC_SetTime+0x116>
    {
      if (Format == RTC_FORMAT_BIN)
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	2b00      	cmp	r3, #0
 8016392:	d124      	bne.n	80163de <HAL_RTC_SetTime+0xbe>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8016394:	4b3f      	ldr	r3, [pc, #252]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016396:	699b      	ldr	r3, [r3, #24]
 8016398:	2240      	movs	r2, #64	@ 0x40
 801639a:	4013      	ands	r3, r2
 801639c:	d102      	bne.n	80163a4 <HAL_RTC_SetTime+0x84>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 801639e:	68bb      	ldr	r3, [r7, #8]
 80163a0:	2200      	movs	r2, #0
 80163a2:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80163a4:	68bb      	ldr	r3, [r7, #8]
 80163a6:	781b      	ldrb	r3, [r3, #0]
 80163a8:	0018      	movs	r0, r3
 80163aa:	f000 fba1 	bl	8016af0 <RTC_ByteToBcd2>
 80163ae:	0003      	movs	r3, r0
 80163b0:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80163b2:	68bb      	ldr	r3, [r7, #8]
 80163b4:	785b      	ldrb	r3, [r3, #1]
 80163b6:	0018      	movs	r0, r3
 80163b8:	f000 fb9a 	bl	8016af0 <RTC_ByteToBcd2>
 80163bc:	0003      	movs	r3, r0
 80163be:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80163c0:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80163c2:	68bb      	ldr	r3, [r7, #8]
 80163c4:	789b      	ldrb	r3, [r3, #2]
 80163c6:	0018      	movs	r0, r3
 80163c8:	f000 fb92 	bl	8016af0 <RTC_ByteToBcd2>
 80163cc:	0003      	movs	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80163ce:	0022      	movs	r2, r4
 80163d0:	431a      	orrs	r2, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80163d2:	68bb      	ldr	r3, [r7, #8]
 80163d4:	78db      	ldrb	r3, [r3, #3]
 80163d6:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80163d8:	4313      	orrs	r3, r2
 80163da:	617b      	str	r3, [r7, #20]
 80163dc:	e016      	b.n	801640c <HAL_RTC_SetTime+0xec>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80163de:	4b2d      	ldr	r3, [pc, #180]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 80163e0:	699b      	ldr	r3, [r3, #24]
 80163e2:	2240      	movs	r2, #64	@ 0x40
 80163e4:	4013      	ands	r3, r2
 80163e6:	d102      	bne.n	80163ee <HAL_RTC_SetTime+0xce>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80163e8:	68bb      	ldr	r3, [r7, #8]
 80163ea:	2200      	movs	r2, #0
 80163ec:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80163ee:	68bb      	ldr	r3, [r7, #8]
 80163f0:	781b      	ldrb	r3, [r3, #0]
 80163f2:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80163f4:	68bb      	ldr	r3, [r7, #8]
 80163f6:	785b      	ldrb	r3, [r3, #1]
 80163f8:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80163fa:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80163fc:	68ba      	ldr	r2, [r7, #8]
 80163fe:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8016400:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8016402:	68bb      	ldr	r3, [r7, #8]
 8016404:	78db      	ldrb	r3, [r3, #3]
 8016406:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8016408:	4313      	orrs	r3, r2
 801640a:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 801640c:	4b21      	ldr	r3, [pc, #132]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 801640e:	697a      	ldr	r2, [r7, #20]
 8016410:	4921      	ldr	r1, [pc, #132]	@ (8016498 <HAL_RTC_SetTime+0x178>)
 8016412:	400a      	ands	r2, r1
 8016414:	601a      	str	r2, [r3, #0]

      /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8016416:	4b1f      	ldr	r3, [pc, #124]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016418:	699a      	ldr	r2, [r3, #24]
 801641a:	4b1e      	ldr	r3, [pc, #120]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 801641c:	491f      	ldr	r1, [pc, #124]	@ (801649c <HAL_RTC_SetTime+0x17c>)
 801641e:	400a      	ands	r2, r1
 8016420:	619a      	str	r2, [r3, #24]

      /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8016422:	4b1c      	ldr	r3, [pc, #112]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016424:	6999      	ldr	r1, [r3, #24]
 8016426:	68bb      	ldr	r3, [r7, #8]
 8016428:	68da      	ldr	r2, [r3, #12]
 801642a:	68bb      	ldr	r3, [r7, #8]
 801642c:	691b      	ldr	r3, [r3, #16]
 801642e:	431a      	orrs	r2, r3
 8016430:	4b18      	ldr	r3, [pc, #96]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016432:	430a      	orrs	r2, r1
 8016434:	619a      	str	r2, [r3, #24]
    }

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016436:	4b17      	ldr	r3, [pc, #92]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016438:	68da      	ldr	r2, [r3, #12]
 801643a:	4b16      	ldr	r3, [pc, #88]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 801643c:	2180      	movs	r1, #128	@ 0x80
 801643e:	438a      	bics	r2, r1
 8016440:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8016442:	4b14      	ldr	r3, [pc, #80]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016444:	699b      	ldr	r3, [r3, #24]
 8016446:	2220      	movs	r2, #32
 8016448:	4013      	ands	r3, r2
 801644a:	d112      	bne.n	8016472 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801644c:	68fb      	ldr	r3, [r7, #12]
 801644e:	0018      	movs	r0, r3
 8016450:	f000 fafc 	bl	8016a4c <HAL_RTC_WaitForSynchro>
 8016454:	1e03      	subs	r3, r0, #0
 8016456:	d00c      	beq.n	8016472 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016458:	4b0e      	ldr	r3, [pc, #56]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 801645a:	22ff      	movs	r2, #255	@ 0xff
 801645c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 801645e:	68fb      	ldr	r3, [r7, #12]
 8016460:	222d      	movs	r2, #45	@ 0x2d
 8016462:	2104      	movs	r1, #4
 8016464:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8016466:	68fb      	ldr	r3, [r7, #12]
 8016468:	222c      	movs	r2, #44	@ 0x2c
 801646a:	2100      	movs	r1, #0
 801646c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 801646e:	2301      	movs	r3, #1
 8016470:	e00b      	b.n	801648a <HAL_RTC_SetTime+0x16a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016472:	4b08      	ldr	r3, [pc, #32]	@ (8016494 <HAL_RTC_SetTime+0x174>)
 8016474:	22ff      	movs	r2, #255	@ 0xff
 8016476:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8016478:	68fb      	ldr	r3, [r7, #12]
 801647a:	222d      	movs	r2, #45	@ 0x2d
 801647c:	2101      	movs	r1, #1
 801647e:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	222c      	movs	r2, #44	@ 0x2c
 8016484:	2100      	movs	r1, #0
 8016486:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8016488:	2300      	movs	r3, #0
  }
}
 801648a:	0018      	movs	r0, r3
 801648c:	46bd      	mov	sp, r7
 801648e:	b007      	add	sp, #28
 8016490:	bd90      	pop	{r4, r7, pc}
 8016492:	46c0      	nop			@ (mov r8, r8)
 8016494:	40002800 	.word	0x40002800
 8016498:	007f7f7f 	.word	0x007f7f7f
 801649c:	fffbffff 	.word	0xfffbffff

080164a0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80164a0:	b580      	push	{r7, lr}
 80164a2:	b086      	sub	sp, #24
 80164a4:	af00      	add	r7, sp, #0
 80164a6:	60f8      	str	r0, [r7, #12]
 80164a8:	60b9      	str	r1, [r7, #8]
 80164aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 80164ac:	4b2c      	ldr	r3, [pc, #176]	@ (8016560 <HAL_RTC_GetTime+0xc0>)
 80164ae:	689a      	ldr	r2, [r3, #8]
 80164b0:	68bb      	ldr	r3, [r7, #8]
 80164b2:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 80164b4:	4b2a      	ldr	r3, [pc, #168]	@ (8016560 <HAL_RTC_GetTime+0xc0>)
 80164b6:	68da      	ldr	r2, [r3, #12]
 80164b8:	23c0      	movs	r3, #192	@ 0xc0
 80164ba:	009b      	lsls	r3, r3, #2
 80164bc:	401a      	ands	r2, r3
 80164be:	2380      	movs	r3, #128	@ 0x80
 80164c0:	005b      	lsls	r3, r3, #1
 80164c2:	429a      	cmp	r2, r3
 80164c4:	d047      	beq.n	8016556 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 80164c6:	4b26      	ldr	r3, [pc, #152]	@ (8016560 <HAL_RTC_GetTime+0xc0>)
 80164c8:	691b      	ldr	r3, [r3, #16]
 80164ca:	045b      	lsls	r3, r3, #17
 80164cc:	0c5a      	lsrs	r2, r3, #17
 80164ce:	68bb      	ldr	r3, [r7, #8]
 80164d0:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 80164d2:	4b23      	ldr	r3, [pc, #140]	@ (8016560 <HAL_RTC_GetTime+0xc0>)
 80164d4:	681b      	ldr	r3, [r3, #0]
 80164d6:	4a23      	ldr	r2, [pc, #140]	@ (8016564 <HAL_RTC_GetTime+0xc4>)
 80164d8:	4013      	ands	r3, r2
 80164da:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80164dc:	697b      	ldr	r3, [r7, #20]
 80164de:	0c1b      	lsrs	r3, r3, #16
 80164e0:	b2db      	uxtb	r3, r3
 80164e2:	223f      	movs	r2, #63	@ 0x3f
 80164e4:	4013      	ands	r3, r2
 80164e6:	b2da      	uxtb	r2, r3
 80164e8:	68bb      	ldr	r3, [r7, #8]
 80164ea:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80164ec:	697b      	ldr	r3, [r7, #20]
 80164ee:	0a1b      	lsrs	r3, r3, #8
 80164f0:	b2db      	uxtb	r3, r3
 80164f2:	227f      	movs	r2, #127	@ 0x7f
 80164f4:	4013      	ands	r3, r2
 80164f6:	b2da      	uxtb	r2, r3
 80164f8:	68bb      	ldr	r3, [r7, #8]
 80164fa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80164fc:	697b      	ldr	r3, [r7, #20]
 80164fe:	b2db      	uxtb	r3, r3
 8016500:	227f      	movs	r2, #127	@ 0x7f
 8016502:	4013      	ands	r3, r2
 8016504:	b2da      	uxtb	r2, r3
 8016506:	68bb      	ldr	r3, [r7, #8]
 8016508:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 801650a:	697b      	ldr	r3, [r7, #20]
 801650c:	0d9b      	lsrs	r3, r3, #22
 801650e:	b2db      	uxtb	r3, r3
 8016510:	2201      	movs	r2, #1
 8016512:	4013      	ands	r3, r2
 8016514:	b2da      	uxtb	r2, r3
 8016516:	68bb      	ldr	r3, [r7, #8]
 8016518:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	2b00      	cmp	r3, #0
 801651e:	d11a      	bne.n	8016556 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8016520:	68bb      	ldr	r3, [r7, #8]
 8016522:	781b      	ldrb	r3, [r3, #0]
 8016524:	0018      	movs	r0, r3
 8016526:	f000 fb0b 	bl	8016b40 <RTC_Bcd2ToByte>
 801652a:	0003      	movs	r3, r0
 801652c:	001a      	movs	r2, r3
 801652e:	68bb      	ldr	r3, [r7, #8]
 8016530:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8016532:	68bb      	ldr	r3, [r7, #8]
 8016534:	785b      	ldrb	r3, [r3, #1]
 8016536:	0018      	movs	r0, r3
 8016538:	f000 fb02 	bl	8016b40 <RTC_Bcd2ToByte>
 801653c:	0003      	movs	r3, r0
 801653e:	001a      	movs	r2, r3
 8016540:	68bb      	ldr	r3, [r7, #8]
 8016542:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8016544:	68bb      	ldr	r3, [r7, #8]
 8016546:	789b      	ldrb	r3, [r3, #2]
 8016548:	0018      	movs	r0, r3
 801654a:	f000 faf9 	bl	8016b40 <RTC_Bcd2ToByte>
 801654e:	0003      	movs	r3, r0
 8016550:	001a      	movs	r2, r3
 8016552:	68bb      	ldr	r3, [r7, #8]
 8016554:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8016556:	2300      	movs	r3, #0
}
 8016558:	0018      	movs	r0, r3
 801655a:	46bd      	mov	sp, r7
 801655c:	b006      	add	sp, #24
 801655e:	bd80      	pop	{r7, pc}
 8016560:	40002800 	.word	0x40002800
 8016564:	007f7f7f 	.word	0x007f7f7f

08016568 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8016568:	b590      	push	{r4, r7, lr}
 801656a:	b087      	sub	sp, #28
 801656c:	af00      	add	r7, sp, #0
 801656e:	60f8      	str	r0, [r7, #12]
 8016570:	60b9      	str	r1, [r7, #8]
 8016572:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016574:	68fb      	ldr	r3, [r7, #12]
 8016576:	222c      	movs	r2, #44	@ 0x2c
 8016578:	5c9b      	ldrb	r3, [r3, r2]
 801657a:	2b01      	cmp	r3, #1
 801657c:	d101      	bne.n	8016582 <HAL_RTC_SetDate+0x1a>
 801657e:	2302      	movs	r3, #2
 8016580:	e090      	b.n	80166a4 <HAL_RTC_SetDate+0x13c>
 8016582:	68fb      	ldr	r3, [r7, #12]
 8016584:	222c      	movs	r2, #44	@ 0x2c
 8016586:	2101      	movs	r1, #1
 8016588:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 801658a:	68fb      	ldr	r3, [r7, #12]
 801658c:	222d      	movs	r2, #45	@ 0x2d
 801658e:	2102      	movs	r1, #2
 8016590:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	2b00      	cmp	r3, #0
 8016596:	d10e      	bne.n	80165b6 <HAL_RTC_SetDate+0x4e>
 8016598:	68bb      	ldr	r3, [r7, #8]
 801659a:	785b      	ldrb	r3, [r3, #1]
 801659c:	001a      	movs	r2, r3
 801659e:	2310      	movs	r3, #16
 80165a0:	4013      	ands	r3, r2
 80165a2:	d008      	beq.n	80165b6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80165a4:	68bb      	ldr	r3, [r7, #8]
 80165a6:	785b      	ldrb	r3, [r3, #1]
 80165a8:	2210      	movs	r2, #16
 80165aa:	4393      	bics	r3, r2
 80165ac:	b2db      	uxtb	r3, r3
 80165ae:	330a      	adds	r3, #10
 80165b0:	b2da      	uxtb	r2, r3
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d11c      	bne.n	80165f6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80165bc:	68bb      	ldr	r3, [r7, #8]
 80165be:	78db      	ldrb	r3, [r3, #3]
 80165c0:	0018      	movs	r0, r3
 80165c2:	f000 fa95 	bl	8016af0 <RTC_ByteToBcd2>
 80165c6:	0003      	movs	r3, r0
 80165c8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80165ca:	68bb      	ldr	r3, [r7, #8]
 80165cc:	785b      	ldrb	r3, [r3, #1]
 80165ce:	0018      	movs	r0, r3
 80165d0:	f000 fa8e 	bl	8016af0 <RTC_ByteToBcd2>
 80165d4:	0003      	movs	r3, r0
 80165d6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80165d8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80165da:	68bb      	ldr	r3, [r7, #8]
 80165dc:	789b      	ldrb	r3, [r3, #2]
 80165de:	0018      	movs	r0, r3
 80165e0:	f000 fa86 	bl	8016af0 <RTC_ByteToBcd2>
 80165e4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80165e6:	0022      	movs	r2, r4
 80165e8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80165ea:	68bb      	ldr	r3, [r7, #8]
 80165ec:	781b      	ldrb	r3, [r3, #0]
 80165ee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80165f0:	4313      	orrs	r3, r2
 80165f2:	617b      	str	r3, [r7, #20]
 80165f4:	e00e      	b.n	8016614 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80165f6:	68bb      	ldr	r3, [r7, #8]
 80165f8:	78db      	ldrb	r3, [r3, #3]
 80165fa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80165fc:	68bb      	ldr	r3, [r7, #8]
 80165fe:	785b      	ldrb	r3, [r3, #1]
 8016600:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8016602:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8016604:	68ba      	ldr	r2, [r7, #8]
 8016606:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8016608:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 801660a:	68bb      	ldr	r3, [r7, #8]
 801660c:	781b      	ldrb	r3, [r3, #0]
 801660e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8016610:	4313      	orrs	r3, r2
 8016612:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8016614:	4b25      	ldr	r3, [pc, #148]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 8016616:	22ca      	movs	r2, #202	@ 0xca
 8016618:	625a      	str	r2, [r3, #36]	@ 0x24
 801661a:	4b24      	ldr	r3, [pc, #144]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 801661c:	2253      	movs	r2, #83	@ 0x53
 801661e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	0018      	movs	r0, r3
 8016624:	f000 fa38 	bl	8016a98 <RTC_EnterInitMode>
 8016628:	1e03      	subs	r3, r0, #0
 801662a:	d00c      	beq.n	8016646 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801662c:	4b1f      	ldr	r3, [pc, #124]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 801662e:	22ff      	movs	r2, #255	@ 0xff
 8016630:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	222d      	movs	r2, #45	@ 0x2d
 8016636:	2104      	movs	r1, #4
 8016638:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 801663a:	68fb      	ldr	r3, [r7, #12]
 801663c:	222c      	movs	r2, #44	@ 0x2c
 801663e:	2100      	movs	r1, #0
 8016640:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8016642:	2301      	movs	r3, #1
 8016644:	e02e      	b.n	80166a4 <HAL_RTC_SetDate+0x13c>
  }
  else
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8016646:	4b19      	ldr	r3, [pc, #100]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 8016648:	697a      	ldr	r2, [r7, #20]
 801664a:	4919      	ldr	r1, [pc, #100]	@ (80166b0 <HAL_RTC_SetDate+0x148>)
 801664c:	400a      	ands	r2, r1
 801664e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016650:	4b16      	ldr	r3, [pc, #88]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 8016652:	68da      	ldr	r2, [r3, #12]
 8016654:	4b15      	ldr	r3, [pc, #84]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 8016656:	2180      	movs	r1, #128	@ 0x80
 8016658:	438a      	bics	r2, r1
 801665a:	60da      	str	r2, [r3, #12]

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 801665c:	4b13      	ldr	r3, [pc, #76]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 801665e:	699b      	ldr	r3, [r3, #24]
 8016660:	2220      	movs	r2, #32
 8016662:	4013      	ands	r3, r2
 8016664:	d112      	bne.n	801668c <HAL_RTC_SetDate+0x124>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8016666:	68fb      	ldr	r3, [r7, #12]
 8016668:	0018      	movs	r0, r3
 801666a:	f000 f9ef 	bl	8016a4c <HAL_RTC_WaitForSynchro>
 801666e:	1e03      	subs	r3, r0, #0
 8016670:	d00c      	beq.n	801668c <HAL_RTC_SetDate+0x124>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016672:	4b0e      	ldr	r3, [pc, #56]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 8016674:	22ff      	movs	r2, #255	@ 0xff
 8016676:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8016678:	68fb      	ldr	r3, [r7, #12]
 801667a:	222d      	movs	r2, #45	@ 0x2d
 801667c:	2104      	movs	r1, #4
 801667e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8016680:	68fb      	ldr	r3, [r7, #12]
 8016682:	222c      	movs	r2, #44	@ 0x2c
 8016684:	2100      	movs	r1, #0
 8016686:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8016688:	2301      	movs	r3, #1
 801668a:	e00b      	b.n	80166a4 <HAL_RTC_SetDate+0x13c>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801668c:	4b07      	ldr	r3, [pc, #28]	@ (80166ac <HAL_RTC_SetDate+0x144>)
 801668e:	22ff      	movs	r2, #255	@ 0xff
 8016690:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8016692:	68fb      	ldr	r3, [r7, #12]
 8016694:	222d      	movs	r2, #45	@ 0x2d
 8016696:	2101      	movs	r1, #1
 8016698:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 801669a:	68fb      	ldr	r3, [r7, #12]
 801669c:	222c      	movs	r2, #44	@ 0x2c
 801669e:	2100      	movs	r1, #0
 80166a0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80166a2:	2300      	movs	r3, #0
  }
}
 80166a4:	0018      	movs	r0, r3
 80166a6:	46bd      	mov	sp, r7
 80166a8:	b007      	add	sp, #28
 80166aa:	bd90      	pop	{r4, r7, pc}
 80166ac:	40002800 	.word	0x40002800
 80166b0:	00ffff3f 	.word	0x00ffff3f

080166b4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80166b4:	b580      	push	{r7, lr}
 80166b6:	b086      	sub	sp, #24
 80166b8:	af00      	add	r7, sp, #0
 80166ba:	60f8      	str	r0, [r7, #12]
 80166bc:	60b9      	str	r1, [r7, #8]
 80166be:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 80166c0:	4b21      	ldr	r3, [pc, #132]	@ (8016748 <HAL_RTC_GetDate+0x94>)
 80166c2:	685b      	ldr	r3, [r3, #4]
 80166c4:	4a21      	ldr	r2, [pc, #132]	@ (801674c <HAL_RTC_GetDate+0x98>)
 80166c6:	4013      	ands	r3, r2
 80166c8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80166ca:	697b      	ldr	r3, [r7, #20]
 80166cc:	0c1b      	lsrs	r3, r3, #16
 80166ce:	b2da      	uxtb	r2, r3
 80166d0:	68bb      	ldr	r3, [r7, #8]
 80166d2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80166d4:	697b      	ldr	r3, [r7, #20]
 80166d6:	0a1b      	lsrs	r3, r3, #8
 80166d8:	b2db      	uxtb	r3, r3
 80166da:	221f      	movs	r2, #31
 80166dc:	4013      	ands	r3, r2
 80166de:	b2da      	uxtb	r2, r3
 80166e0:	68bb      	ldr	r3, [r7, #8]
 80166e2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80166e4:	697b      	ldr	r3, [r7, #20]
 80166e6:	b2db      	uxtb	r3, r3
 80166e8:	223f      	movs	r2, #63	@ 0x3f
 80166ea:	4013      	ands	r3, r2
 80166ec:	b2da      	uxtb	r2, r3
 80166ee:	68bb      	ldr	r3, [r7, #8]
 80166f0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80166f2:	697b      	ldr	r3, [r7, #20]
 80166f4:	0b5b      	lsrs	r3, r3, #13
 80166f6:	b2db      	uxtb	r3, r3
 80166f8:	2207      	movs	r2, #7
 80166fa:	4013      	ands	r3, r2
 80166fc:	b2da      	uxtb	r2, r3
 80166fe:	68bb      	ldr	r3, [r7, #8]
 8016700:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d11a      	bne.n	801673e <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8016708:	68bb      	ldr	r3, [r7, #8]
 801670a:	78db      	ldrb	r3, [r3, #3]
 801670c:	0018      	movs	r0, r3
 801670e:	f000 fa17 	bl	8016b40 <RTC_Bcd2ToByte>
 8016712:	0003      	movs	r3, r0
 8016714:	001a      	movs	r2, r3
 8016716:	68bb      	ldr	r3, [r7, #8]
 8016718:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 801671a:	68bb      	ldr	r3, [r7, #8]
 801671c:	785b      	ldrb	r3, [r3, #1]
 801671e:	0018      	movs	r0, r3
 8016720:	f000 fa0e 	bl	8016b40 <RTC_Bcd2ToByte>
 8016724:	0003      	movs	r3, r0
 8016726:	001a      	movs	r2, r3
 8016728:	68bb      	ldr	r3, [r7, #8]
 801672a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 801672c:	68bb      	ldr	r3, [r7, #8]
 801672e:	789b      	ldrb	r3, [r3, #2]
 8016730:	0018      	movs	r0, r3
 8016732:	f000 fa05 	bl	8016b40 <RTC_Bcd2ToByte>
 8016736:	0003      	movs	r3, r0
 8016738:	001a      	movs	r2, r3
 801673a:	68bb      	ldr	r3, [r7, #8]
 801673c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 801673e:	2300      	movs	r3, #0
}
 8016740:	0018      	movs	r0, r3
 8016742:	46bd      	mov	sp, r7
 8016744:	b006      	add	sp, #24
 8016746:	bd80      	pop	{r7, pc}
 8016748:	40002800 	.word	0x40002800
 801674c:	00ffff3f 	.word	0x00ffff3f

08016750 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8016750:	b590      	push	{r4, r7, lr}
 8016752:	b087      	sub	sp, #28
 8016754:	af00      	add	r7, sp, #0
 8016756:	60f8      	str	r0, [r7, #12]
 8016758:	60b9      	str	r1, [r7, #8]
 801675a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 801675c:	2300      	movs	r3, #0
 801675e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016760:	68fb      	ldr	r3, [r7, #12]
 8016762:	222c      	movs	r2, #44	@ 0x2c
 8016764:	5c9b      	ldrb	r3, [r3, r2]
 8016766:	2b01      	cmp	r3, #1
 8016768:	d101      	bne.n	801676e <HAL_RTC_SetAlarm_IT+0x1e>
 801676a:	2302      	movs	r3, #2
 801676c:	e0f1      	b.n	8016952 <HAL_RTC_SetAlarm_IT+0x202>
 801676e:	68fb      	ldr	r3, [r7, #12]
 8016770:	222c      	movs	r2, #44	@ 0x2c
 8016772:	2101      	movs	r1, #1
 8016774:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016776:	68fb      	ldr	r3, [r7, #12]
 8016778:	222d      	movs	r2, #45	@ 0x2d
 801677a:	2102      	movs	r1, #2
 801677c:	5499      	strb	r1, [r3, r2]
                 (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 801677e:	4b77      	ldr	r3, [pc, #476]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016780:	68da      	ldr	r2, [r3, #12]
 8016782:	23c0      	movs	r3, #192	@ 0xc0
 8016784:	009b      	lsls	r3, r3, #2
 8016786:	4013      	ands	r3, r2
 8016788:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 801678a:	693a      	ldr	r2, [r7, #16]
 801678c:	2380      	movs	r3, #128	@ 0x80
 801678e:	005b      	lsls	r3, r3, #1
 8016790:	429a      	cmp	r2, r3
 8016792:	d05a      	beq.n	801684a <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	2b00      	cmp	r3, #0
 8016798:	d135      	bne.n	8016806 <HAL_RTC_SetAlarm_IT+0xb6>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 801679a:	4b70      	ldr	r3, [pc, #448]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 801679c:	699b      	ldr	r3, [r3, #24]
 801679e:	2240      	movs	r2, #64	@ 0x40
 80167a0:	4013      	ands	r3, r2
 80167a2:	d102      	bne.n	80167aa <HAL_RTC_SetAlarm_IT+0x5a>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80167a4:	68bb      	ldr	r3, [r7, #8]
 80167a6:	2200      	movs	r2, #0
 80167a8:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80167aa:	68bb      	ldr	r3, [r7, #8]
 80167ac:	781b      	ldrb	r3, [r3, #0]
 80167ae:	0018      	movs	r0, r3
 80167b0:	f000 f99e 	bl	8016af0 <RTC_ByteToBcd2>
 80167b4:	0003      	movs	r3, r0
 80167b6:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80167b8:	68bb      	ldr	r3, [r7, #8]
 80167ba:	785b      	ldrb	r3, [r3, #1]
 80167bc:	0018      	movs	r0, r3
 80167be:	f000 f997 	bl	8016af0 <RTC_ByteToBcd2>
 80167c2:	0003      	movs	r3, r0
 80167c4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80167c6:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80167c8:	68bb      	ldr	r3, [r7, #8]
 80167ca:	789b      	ldrb	r3, [r3, #2]
 80167cc:	0018      	movs	r0, r3
 80167ce:	f000 f98f 	bl	8016af0 <RTC_ByteToBcd2>
 80167d2:	0003      	movs	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80167d4:	0022      	movs	r2, r4
 80167d6:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80167d8:	68bb      	ldr	r3, [r7, #8]
 80167da:	78db      	ldrb	r3, [r3, #3]
 80167dc:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80167de:	431a      	orrs	r2, r3
 80167e0:	0014      	movs	r4, r2
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80167e2:	68bb      	ldr	r3, [r7, #8]
 80167e4:	2224      	movs	r2, #36	@ 0x24
 80167e6:	5c9b      	ldrb	r3, [r3, r2]
 80167e8:	0018      	movs	r0, r3
 80167ea:	f000 f981 	bl	8016af0 <RTC_ByteToBcd2>
 80167ee:	0003      	movs	r3, r0
 80167f0:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80167f2:	0022      	movs	r2, r4
 80167f4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80167f6:	68bb      	ldr	r3, [r7, #8]
 80167f8:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80167fa:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80167fc:	68bb      	ldr	r3, [r7, #8]
 80167fe:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016800:	4313      	orrs	r3, r2
 8016802:	617b      	str	r3, [r7, #20]
 8016804:	e021      	b.n	801684a <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8016806:	4b55      	ldr	r3, [pc, #340]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016808:	699b      	ldr	r3, [r3, #24]
 801680a:	2240      	movs	r2, #64	@ 0x40
 801680c:	4013      	ands	r3, r2
 801680e:	d102      	bne.n	8016816 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8016810:	68bb      	ldr	r3, [r7, #8]
 8016812:	2200      	movs	r2, #0
 8016814:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016816:	68bb      	ldr	r3, [r7, #8]
 8016818:	781b      	ldrb	r3, [r3, #0]
 801681a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801681c:	68bb      	ldr	r3, [r7, #8]
 801681e:	785b      	ldrb	r3, [r3, #1]
 8016820:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016822:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016824:	68ba      	ldr	r2, [r7, #8]
 8016826:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8016828:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801682a:	68bb      	ldr	r3, [r7, #8]
 801682c:	78db      	ldrb	r3, [r3, #3]
 801682e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016830:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016832:	68bb      	ldr	r3, [r7, #8]
 8016834:	2124      	movs	r1, #36	@ 0x24
 8016836:	5c5b      	ldrb	r3, [r3, r1]
 8016838:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801683a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 801683c:	68bb      	ldr	r3, [r7, #8]
 801683e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016840:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8016842:	68bb      	ldr	r3, [r7, #8]
 8016844:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016846:	4313      	orrs	r3, r2
 8016848:	617b      	str	r3, [r7, #20]

    }
  }

  /* Configure the Alarm registers */
  if (sAlarm->Alarm == RTC_ALARM_A)
 801684a:	68bb      	ldr	r3, [r7, #8]
 801684c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801684e:	2380      	movs	r3, #128	@ 0x80
 8016850:	005b      	lsls	r3, r3, #1
 8016852:	429a      	cmp	r2, r3
 8016854:	d13a      	bne.n	80168cc <HAL_RTC_SetAlarm_IT+0x17c>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8016856:	4b41      	ldr	r3, [pc, #260]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016858:	699a      	ldr	r2, [r3, #24]
 801685a:	4b40      	ldr	r3, [pc, #256]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 801685c:	4940      	ldr	r1, [pc, #256]	@ (8016960 <HAL_RTC_SetAlarm_IT+0x210>)
 801685e:	400a      	ands	r2, r1
 8016860:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8016862:	4b3e      	ldr	r3, [pc, #248]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016864:	2201      	movs	r2, #1
 8016866:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8016868:	693a      	ldr	r2, [r7, #16]
 801686a:	2380      	movs	r3, #128	@ 0x80
 801686c:	005b      	lsls	r3, r3, #1
 801686e:	429a      	cmp	r2, r3
 8016870:	d107      	bne.n	8016882 <HAL_RTC_SetAlarm_IT+0x132>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8016872:	68bb      	ldr	r3, [r7, #8]
 8016874:	6999      	ldr	r1, [r3, #24]
 8016876:	68bb      	ldr	r3, [r7, #8]
 8016878:	69da      	ldr	r2, [r3, #28]
 801687a:	4b38      	ldr	r3, [pc, #224]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 801687c:	430a      	orrs	r2, r1
 801687e:	645a      	str	r2, [r3, #68]	@ 0x44
 8016880:	e006      	b.n	8016890 <HAL_RTC_SetAlarm_IT+0x140>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8016882:	4b36      	ldr	r3, [pc, #216]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016884:	697a      	ldr	r2, [r7, #20]
 8016886:	641a      	str	r2, [r3, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8016888:	4a34      	ldr	r2, [pc, #208]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 801688a:	68bb      	ldr	r3, [r7, #8]
 801688c:	699b      	ldr	r3, [r3, #24]
 801688e:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8016890:	4a32      	ldr	r2, [pc, #200]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016892:	68bb      	ldr	r3, [r7, #8]
 8016894:	685b      	ldr	r3, [r3, #4]
 8016896:	6713      	str	r3, [r2, #112]	@ 0x70

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8016898:	68bb      	ldr	r3, [r7, #8]
 801689a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801689c:	2b01      	cmp	r3, #1
 801689e:	d107      	bne.n	80168b0 <HAL_RTC_SetAlarm_IT+0x160>
    {
      /* Configure the  Alarm A output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 80168a0:	4b2e      	ldr	r3, [pc, #184]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168a2:	699a      	ldr	r2, [r3, #24]
 80168a4:	4b2d      	ldr	r3, [pc, #180]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168a6:	2180      	movs	r1, #128	@ 0x80
 80168a8:	0509      	lsls	r1, r1, #20
 80168aa:	430a      	orrs	r2, r1
 80168ac:	619a      	str	r2, [r3, #24]
 80168ae:	e005      	b.n	80168bc <HAL_RTC_SetAlarm_IT+0x16c>
    }
    else
    {
      /* Disable the  Alarm A output clear*/
      CLEAR_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 80168b0:	4b2a      	ldr	r3, [pc, #168]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168b2:	699a      	ldr	r2, [r3, #24]
 80168b4:	4b29      	ldr	r3, [pc, #164]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168b6:	492b      	ldr	r1, [pc, #172]	@ (8016964 <HAL_RTC_SetAlarm_IT+0x214>)
 80168b8:	400a      	ands	r2, r1
 80168ba:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80168bc:	4b27      	ldr	r3, [pc, #156]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168be:	699a      	ldr	r2, [r3, #24]
 80168c0:	4b26      	ldr	r3, [pc, #152]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168c2:	2188      	movs	r1, #136	@ 0x88
 80168c4:	0149      	lsls	r1, r1, #5
 80168c6:	430a      	orrs	r2, r1
 80168c8:	619a      	str	r2, [r3, #24]
 80168ca:	e039      	b.n	8016940 <HAL_RTC_SetAlarm_IT+0x1f0>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80168cc:	4b23      	ldr	r3, [pc, #140]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168ce:	699a      	ldr	r2, [r3, #24]
 80168d0:	4b22      	ldr	r3, [pc, #136]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168d2:	4925      	ldr	r1, [pc, #148]	@ (8016968 <HAL_RTC_SetAlarm_IT+0x218>)
 80168d4:	400a      	ands	r2, r1
 80168d6:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80168d8:	4b20      	ldr	r3, [pc, #128]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168da:	2202      	movs	r2, #2
 80168dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80168de:	693a      	ldr	r2, [r7, #16]
 80168e0:	2380      	movs	r3, #128	@ 0x80
 80168e2:	005b      	lsls	r3, r3, #1
 80168e4:	429a      	cmp	r2, r3
 80168e6:	d107      	bne.n	80168f8 <HAL_RTC_SetAlarm_IT+0x1a8>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80168e8:	68bb      	ldr	r3, [r7, #8]
 80168ea:	6999      	ldr	r1, [r3, #24]
 80168ec:	68bb      	ldr	r3, [r7, #8]
 80168ee:	69da      	ldr	r2, [r3, #28]
 80168f0:	4b1a      	ldr	r3, [pc, #104]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168f2:	430a      	orrs	r2, r1
 80168f4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80168f6:	e006      	b.n	8016906 <HAL_RTC_SetAlarm_IT+0x1b6>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80168f8:	4b18      	ldr	r3, [pc, #96]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 80168fa:	697a      	ldr	r2, [r7, #20]
 80168fc:	649a      	str	r2, [r3, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80168fe:	4a17      	ldr	r2, [pc, #92]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016900:	68bb      	ldr	r3, [r7, #8]
 8016902:	699b      	ldr	r3, [r3, #24]
 8016904:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8016906:	4a15      	ldr	r2, [pc, #84]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016908:	68bb      	ldr	r3, [r7, #8]
 801690a:	685b      	ldr	r3, [r3, #4]
 801690c:	6753      	str	r3, [r2, #116]	@ 0x74

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 801690e:	68bb      	ldr	r3, [r7, #8]
 8016910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016912:	2b01      	cmp	r3, #1
 8016914:	d107      	bne.n	8016926 <HAL_RTC_SetAlarm_IT+0x1d6>
    {
      /* Configure the  Alarm B Output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8016916:	4b11      	ldr	r3, [pc, #68]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016918:	699a      	ldr	r2, [r3, #24]
 801691a:	4b10      	ldr	r3, [pc, #64]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 801691c:	2180      	movs	r1, #128	@ 0x80
 801691e:	0549      	lsls	r1, r1, #21
 8016920:	430a      	orrs	r2, r1
 8016922:	619a      	str	r2, [r3, #24]
 8016924:	e005      	b.n	8016932 <HAL_RTC_SetAlarm_IT+0x1e2>

    }
    else
    {
      /* Disable the  Alarm B Output clear */
      CLEAR_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8016926:	4b0d      	ldr	r3, [pc, #52]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016928:	699a      	ldr	r2, [r3, #24]
 801692a:	4b0c      	ldr	r3, [pc, #48]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 801692c:	490f      	ldr	r1, [pc, #60]	@ (801696c <HAL_RTC_SetAlarm_IT+0x21c>)
 801692e:	400a      	ands	r2, r1
 8016930:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8016932:	4b0a      	ldr	r3, [pc, #40]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016934:	699a      	ldr	r2, [r3, #24]
 8016936:	4b09      	ldr	r3, [pc, #36]	@ (801695c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016938:	2188      	movs	r1, #136	@ 0x88
 801693a:	0189      	lsls	r1, r1, #6
 801693c:	430a      	orrs	r2, r1
 801693e:	619a      	str	r2, [r3, #24]
  }

  hrtc->State = HAL_RTC_STATE_READY;
 8016940:	68fb      	ldr	r3, [r7, #12]
 8016942:	222d      	movs	r2, #45	@ 0x2d
 8016944:	2101      	movs	r1, #1
 8016946:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8016948:	68fb      	ldr	r3, [r7, #12]
 801694a:	222c      	movs	r2, #44	@ 0x2c
 801694c:	2100      	movs	r1, #0
 801694e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8016950:	2300      	movs	r3, #0
}
 8016952:	0018      	movs	r0, r3
 8016954:	46bd      	mov	sp, r7
 8016956:	b007      	add	sp, #28
 8016958:	bd90      	pop	{r4, r7, pc}
 801695a:	46c0      	nop			@ (mov r8, r8)
 801695c:	40002800 	.word	0x40002800
 8016960:	ffffeeff 	.word	0xffffeeff
 8016964:	f7ffffff 	.word	0xf7ffffff
 8016968:	ffffddff 	.word	0xffffddff
 801696c:	efffffff 	.word	0xefffffff

08016970 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8016970:	b580      	push	{r7, lr}
 8016972:	b082      	sub	sp, #8
 8016974:	af00      	add	r7, sp, #0
 8016976:	6078      	str	r0, [r7, #4]
 8016978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	222c      	movs	r2, #44	@ 0x2c
 801697e:	5c9b      	ldrb	r3, [r3, r2]
 8016980:	2b01      	cmp	r3, #1
 8016982:	d101      	bne.n	8016988 <HAL_RTC_DeactivateAlarm+0x18>
 8016984:	2302      	movs	r3, #2
 8016986:	e02e      	b.n	80169e6 <HAL_RTC_DeactivateAlarm+0x76>
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	222c      	movs	r2, #44	@ 0x2c
 801698c:	2101      	movs	r1, #1
 801698e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	222d      	movs	r2, #45	@ 0x2d
 8016994:	2102      	movs	r1, #2
 8016996:	5499      	strb	r1, [r3, r2]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  if (Alarm == RTC_ALARM_A)
 8016998:	683a      	ldr	r2, [r7, #0]
 801699a:	2380      	movs	r3, #128	@ 0x80
 801699c:	005b      	lsls	r3, r3, #1
 801699e:	429a      	cmp	r2, r3
 80169a0:	d10c      	bne.n	80169bc <HAL_RTC_DeactivateAlarm+0x4c>
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80169a2:	4b13      	ldr	r3, [pc, #76]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169a4:	699a      	ldr	r2, [r3, #24]
 80169a6:	4b12      	ldr	r3, [pc, #72]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169a8:	4912      	ldr	r1, [pc, #72]	@ (80169f4 <HAL_RTC_DeactivateAlarm+0x84>)
 80169aa:	400a      	ands	r2, r1
 80169ac:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80169ae:	4b10      	ldr	r3, [pc, #64]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80169b2:	4b0f      	ldr	r3, [pc, #60]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169b4:	0052      	lsls	r2, r2, #1
 80169b6:	0852      	lsrs	r2, r2, #1
 80169b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80169ba:	e00b      	b.n	80169d4 <HAL_RTC_DeactivateAlarm+0x64>
  }
  else
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80169bc:	4b0c      	ldr	r3, [pc, #48]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169be:	699a      	ldr	r2, [r3, #24]
 80169c0:	4b0b      	ldr	r3, [pc, #44]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169c2:	490d      	ldr	r1, [pc, #52]	@ (80169f8 <HAL_RTC_DeactivateAlarm+0x88>)
 80169c4:	400a      	ands	r2, r1
 80169c6:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80169c8:	4b09      	ldr	r3, [pc, #36]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80169cc:	4b08      	ldr	r3, [pc, #32]	@ (80169f0 <HAL_RTC_DeactivateAlarm+0x80>)
 80169ce:	0052      	lsls	r2, r2, #1
 80169d0:	0852      	lsrs	r2, r2, #1
 80169d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  hrtc->State = HAL_RTC_STATE_READY;
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	222d      	movs	r2, #45	@ 0x2d
 80169d8:	2101      	movs	r1, #1
 80169da:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	222c      	movs	r2, #44	@ 0x2c
 80169e0:	2100      	movs	r1, #0
 80169e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80169e4:	2300      	movs	r3, #0
}
 80169e6:	0018      	movs	r0, r3
 80169e8:	46bd      	mov	sp, r7
 80169ea:	b002      	add	sp, #8
 80169ec:	bd80      	pop	{r7, pc}
 80169ee:	46c0      	nop			@ (mov r8, r8)
 80169f0:	40002800 	.word	0x40002800
 80169f4:	ffffeeff 	.word	0xffffeeff
 80169f8:	ffffddff 	.word	0xffffddff

080169fc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80169fc:	b580      	push	{r7, lr}
 80169fe:	b084      	sub	sp, #16
 8016a00:	af00      	add	r7, sp, #0
 8016a02:	6078      	str	r0, [r7, #4]
  /* Get interrupt status */
  uint32_t tmp = READ_REG(RTC->MISR);
 8016a04:	4b10      	ldr	r3, [pc, #64]	@ (8016a48 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8016a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016a08:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8016a0a:	68fb      	ldr	r3, [r7, #12]
 8016a0c:	2201      	movs	r2, #1
 8016a0e:	4013      	ands	r3, r2
 8016a10:	d006      	beq.n	8016a20 <HAL_RTC_AlarmIRQHandler+0x24>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8016a12:	4b0d      	ldr	r3, [pc, #52]	@ (8016a48 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8016a14:	2201      	movs	r2, #1
 8016a16:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	0018      	movs	r0, r3
 8016a1c:	f7f7 f9d2 	bl	800ddc4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8016a20:	68fb      	ldr	r3, [r7, #12]
 8016a22:	2202      	movs	r2, #2
 8016a24:	4013      	ands	r3, r2
 8016a26:	d006      	beq.n	8016a36 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8016a28:	4b07      	ldr	r3, [pc, #28]	@ (8016a48 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8016a2a:	2202      	movs	r2, #2
 8016a2c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	0018      	movs	r0, r3
 8016a32:	f000 f8a2 	bl	8016b7a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	222d      	movs	r2, #45	@ 0x2d
 8016a3a:	2101      	movs	r1, #1
 8016a3c:	5499      	strb	r1, [r3, r2]
}
 8016a3e:	46c0      	nop			@ (mov r8, r8)
 8016a40:	46bd      	mov	sp, r7
 8016a42:	b004      	add	sp, #16
 8016a44:	bd80      	pop	{r7, pc}
 8016a46:	46c0      	nop			@ (mov r8, r8)
 8016a48:	40002800 	.word	0x40002800

08016a4c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8016a4c:	b580      	push	{r7, lr}
 8016a4e:	b084      	sub	sp, #16
 8016a50:	af00      	add	r7, sp, #0
 8016a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8016a54:	4b0f      	ldr	r3, [pc, #60]	@ (8016a94 <HAL_RTC_WaitForSynchro+0x48>)
 8016a56:	68da      	ldr	r2, [r3, #12]
 8016a58:	4b0e      	ldr	r3, [pc, #56]	@ (8016a94 <HAL_RTC_WaitForSynchro+0x48>)
 8016a5a:	2120      	movs	r1, #32
 8016a5c:	438a      	bics	r2, r1
 8016a5e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8016a60:	f7f7 fb50 	bl	800e104 <HAL_GetTick>
 8016a64:	0003      	movs	r3, r0
 8016a66:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8016a68:	e00a      	b.n	8016a80 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8016a6a:	f7f7 fb4b 	bl	800e104 <HAL_GetTick>
 8016a6e:	0002      	movs	r2, r0
 8016a70:	68fb      	ldr	r3, [r7, #12]
 8016a72:	1ad2      	subs	r2, r2, r3
 8016a74:	23fa      	movs	r3, #250	@ 0xfa
 8016a76:	009b      	lsls	r3, r3, #2
 8016a78:	429a      	cmp	r2, r3
 8016a7a:	d901      	bls.n	8016a80 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8016a7c:	2303      	movs	r3, #3
 8016a7e:	e005      	b.n	8016a8c <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8016a80:	4b04      	ldr	r3, [pc, #16]	@ (8016a94 <HAL_RTC_WaitForSynchro+0x48>)
 8016a82:	68db      	ldr	r3, [r3, #12]
 8016a84:	2220      	movs	r2, #32
 8016a86:	4013      	ands	r3, r2
 8016a88:	d0ef      	beq.n	8016a6a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8016a8a:	2300      	movs	r3, #0
}
 8016a8c:	0018      	movs	r0, r3
 8016a8e:	46bd      	mov	sp, r7
 8016a90:	b004      	add	sp, #16
 8016a92:	bd80      	pop	{r7, pc}
 8016a94:	40002800 	.word	0x40002800

08016a98 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8016a98:	b580      	push	{r7, lr}
 8016a9a:	b084      	sub	sp, #16
 8016a9c:	af00      	add	r7, sp, #0
 8016a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8016aa0:	4b12      	ldr	r3, [pc, #72]	@ (8016aec <RTC_EnterInitMode+0x54>)
 8016aa2:	68db      	ldr	r3, [r3, #12]
 8016aa4:	2240      	movs	r2, #64	@ 0x40
 8016aa6:	4013      	ands	r3, r2
 8016aa8:	d11a      	bne.n	8016ae0 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016aaa:	4b10      	ldr	r3, [pc, #64]	@ (8016aec <RTC_EnterInitMode+0x54>)
 8016aac:	68da      	ldr	r2, [r3, #12]
 8016aae:	4b0f      	ldr	r3, [pc, #60]	@ (8016aec <RTC_EnterInitMode+0x54>)
 8016ab0:	2180      	movs	r1, #128	@ 0x80
 8016ab2:	430a      	orrs	r2, r1
 8016ab4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8016ab6:	f7f7 fb25 	bl	800e104 <HAL_GetTick>
 8016aba:	0003      	movs	r3, r0
 8016abc:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8016abe:	e00a      	b.n	8016ad6 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8016ac0:	f7f7 fb20 	bl	800e104 <HAL_GetTick>
 8016ac4:	0002      	movs	r2, r0
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	1ad2      	subs	r2, r2, r3
 8016aca:	23fa      	movs	r3, #250	@ 0xfa
 8016acc:	009b      	lsls	r3, r3, #2
 8016ace:	429a      	cmp	r2, r3
 8016ad0:	d901      	bls.n	8016ad6 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8016ad2:	2303      	movs	r3, #3
 8016ad4:	e005      	b.n	8016ae2 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8016ad6:	4b05      	ldr	r3, [pc, #20]	@ (8016aec <RTC_EnterInitMode+0x54>)
 8016ad8:	68db      	ldr	r3, [r3, #12]
 8016ada:	2240      	movs	r2, #64	@ 0x40
 8016adc:	4013      	ands	r3, r2
 8016ade:	d0ef      	beq.n	8016ac0 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8016ae0:	2300      	movs	r3, #0
}
 8016ae2:	0018      	movs	r0, r3
 8016ae4:	46bd      	mov	sp, r7
 8016ae6:	b004      	add	sp, #16
 8016ae8:	bd80      	pop	{r7, pc}
 8016aea:	46c0      	nop			@ (mov r8, r8)
 8016aec:	40002800 	.word	0x40002800

08016af0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8016af0:	b580      	push	{r7, lr}
 8016af2:	b084      	sub	sp, #16
 8016af4:	af00      	add	r7, sp, #0
 8016af6:	0002      	movs	r2, r0
 8016af8:	1dfb      	adds	r3, r7, #7
 8016afa:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8016afc:	2300      	movs	r3, #0
 8016afe:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8016b00:	230b      	movs	r3, #11
 8016b02:	18fb      	adds	r3, r7, r3
 8016b04:	1dfa      	adds	r2, r7, #7
 8016b06:	7812      	ldrb	r2, [r2, #0]
 8016b08:	701a      	strb	r2, [r3, #0]

  while (tmp_Value >= 10U)
 8016b0a:	e008      	b.n	8016b1e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8016b0c:	68fb      	ldr	r3, [r7, #12]
 8016b0e:	3301      	adds	r3, #1
 8016b10:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8016b12:	220b      	movs	r2, #11
 8016b14:	18bb      	adds	r3, r7, r2
 8016b16:	18ba      	adds	r2, r7, r2
 8016b18:	7812      	ldrb	r2, [r2, #0]
 8016b1a:	3a0a      	subs	r2, #10
 8016b1c:	701a      	strb	r2, [r3, #0]
  while (tmp_Value >= 10U)
 8016b1e:	210b      	movs	r1, #11
 8016b20:	187b      	adds	r3, r7, r1
 8016b22:	781b      	ldrb	r3, [r3, #0]
 8016b24:	2b09      	cmp	r3, #9
 8016b26:	d8f1      	bhi.n	8016b0c <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8016b28:	68fb      	ldr	r3, [r7, #12]
 8016b2a:	b2db      	uxtb	r3, r3
 8016b2c:	011b      	lsls	r3, r3, #4
 8016b2e:	b2da      	uxtb	r2, r3
 8016b30:	187b      	adds	r3, r7, r1
 8016b32:	781b      	ldrb	r3, [r3, #0]
 8016b34:	4313      	orrs	r3, r2
 8016b36:	b2db      	uxtb	r3, r3
}
 8016b38:	0018      	movs	r0, r3
 8016b3a:	46bd      	mov	sp, r7
 8016b3c:	b004      	add	sp, #16
 8016b3e:	bd80      	pop	{r7, pc}

08016b40 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b084      	sub	sp, #16
 8016b44:	af00      	add	r7, sp, #0
 8016b46:	0002      	movs	r2, r0
 8016b48:	1dfb      	adds	r3, r7, #7
 8016b4a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8016b4c:	1dfb      	adds	r3, r7, #7
 8016b4e:	781b      	ldrb	r3, [r3, #0]
 8016b50:	091b      	lsrs	r3, r3, #4
 8016b52:	b2db      	uxtb	r3, r3
 8016b54:	001a      	movs	r2, r3
 8016b56:	0013      	movs	r3, r2
 8016b58:	009b      	lsls	r3, r3, #2
 8016b5a:	189b      	adds	r3, r3, r2
 8016b5c:	005b      	lsls	r3, r3, #1
 8016b5e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8016b60:	68fb      	ldr	r3, [r7, #12]
 8016b62:	b2da      	uxtb	r2, r3
 8016b64:	1dfb      	adds	r3, r7, #7
 8016b66:	781b      	ldrb	r3, [r3, #0]
 8016b68:	210f      	movs	r1, #15
 8016b6a:	400b      	ands	r3, r1
 8016b6c:	b2db      	uxtb	r3, r3
 8016b6e:	18d3      	adds	r3, r2, r3
 8016b70:	b2db      	uxtb	r3, r3
}
 8016b72:	0018      	movs	r0, r3
 8016b74:	46bd      	mov	sp, r7
 8016b76:	b004      	add	sp, #16
 8016b78:	bd80      	pop	{r7, pc}

08016b7a <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8016b7a:	b580      	push	{r7, lr}
 8016b7c:	b082      	sub	sp, #8
 8016b7e:	af00      	add	r7, sp, #0
 8016b80:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8016b82:	46c0      	nop			@ (mov r8, r8)
 8016b84:	46bd      	mov	sp, r7
 8016b86:	b002      	add	sp, #8
 8016b88:	bd80      	pop	{r7, pc}

08016b8a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8016b8a:	b580      	push	{r7, lr}
 8016b8c:	b084      	sub	sp, #16
 8016b8e:	af00      	add	r7, sp, #0
 8016b90:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d101      	bne.n	8016b9c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8016b98:	2301      	movs	r3, #1
 8016b9a:	e0a0      	b.n	8016cde <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d109      	bne.n	8016bb8 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	685a      	ldr	r2, [r3, #4]
 8016ba8:	2382      	movs	r3, #130	@ 0x82
 8016baa:	005b      	lsls	r3, r3, #1
 8016bac:	429a      	cmp	r2, r3
 8016bae:	d009      	beq.n	8016bc4 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	2200      	movs	r2, #0
 8016bb4:	61da      	str	r2, [r3, #28]
 8016bb6:	e005      	b.n	8016bc4 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	2200      	movs	r2, #0
 8016bbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	2200      	movs	r2, #0
 8016bc2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	2200      	movs	r2, #0
 8016bc8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	225d      	movs	r2, #93	@ 0x5d
 8016bce:	5c9b      	ldrb	r3, [r3, r2]
 8016bd0:	b2db      	uxtb	r3, r3
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d107      	bne.n	8016be6 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	225c      	movs	r2, #92	@ 0x5c
 8016bda:	2100      	movs	r1, #0
 8016bdc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	0018      	movs	r0, r3
 8016be2:	f7ee f86d 	bl	8004cc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	225d      	movs	r2, #93	@ 0x5d
 8016bea:	2102      	movs	r1, #2
 8016bec:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	681a      	ldr	r2, [r3, #0]
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	681b      	ldr	r3, [r3, #0]
 8016bf8:	2140      	movs	r1, #64	@ 0x40
 8016bfa:	438a      	bics	r2, r1
 8016bfc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	68da      	ldr	r2, [r3, #12]
 8016c02:	23e0      	movs	r3, #224	@ 0xe0
 8016c04:	00db      	lsls	r3, r3, #3
 8016c06:	429a      	cmp	r2, r3
 8016c08:	d902      	bls.n	8016c10 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8016c0a:	2300      	movs	r3, #0
 8016c0c:	60fb      	str	r3, [r7, #12]
 8016c0e:	e002      	b.n	8016c16 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8016c10:	2380      	movs	r3, #128	@ 0x80
 8016c12:	015b      	lsls	r3, r3, #5
 8016c14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	68da      	ldr	r2, [r3, #12]
 8016c1a:	23f0      	movs	r3, #240	@ 0xf0
 8016c1c:	011b      	lsls	r3, r3, #4
 8016c1e:	429a      	cmp	r2, r3
 8016c20:	d008      	beq.n	8016c34 <HAL_SPI_Init+0xaa>
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	68da      	ldr	r2, [r3, #12]
 8016c26:	23e0      	movs	r3, #224	@ 0xe0
 8016c28:	00db      	lsls	r3, r3, #3
 8016c2a:	429a      	cmp	r2, r3
 8016c2c:	d002      	beq.n	8016c34 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016c2e:	687b      	ldr	r3, [r7, #4]
 8016c30:	2200      	movs	r2, #0
 8016c32:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	685a      	ldr	r2, [r3, #4]
 8016c38:	2382      	movs	r3, #130	@ 0x82
 8016c3a:	005b      	lsls	r3, r3, #1
 8016c3c:	401a      	ands	r2, r3
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	6899      	ldr	r1, [r3, #8]
 8016c42:	2384      	movs	r3, #132	@ 0x84
 8016c44:	021b      	lsls	r3, r3, #8
 8016c46:	400b      	ands	r3, r1
 8016c48:	431a      	orrs	r2, r3
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	691b      	ldr	r3, [r3, #16]
 8016c4e:	2102      	movs	r1, #2
 8016c50:	400b      	ands	r3, r1
 8016c52:	431a      	orrs	r2, r3
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	695b      	ldr	r3, [r3, #20]
 8016c58:	2101      	movs	r1, #1
 8016c5a:	400b      	ands	r3, r1
 8016c5c:	431a      	orrs	r2, r3
 8016c5e:	687b      	ldr	r3, [r7, #4]
 8016c60:	6999      	ldr	r1, [r3, #24]
 8016c62:	2380      	movs	r3, #128	@ 0x80
 8016c64:	009b      	lsls	r3, r3, #2
 8016c66:	400b      	ands	r3, r1
 8016c68:	431a      	orrs	r2, r3
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	69db      	ldr	r3, [r3, #28]
 8016c6e:	2138      	movs	r1, #56	@ 0x38
 8016c70:	400b      	ands	r3, r1
 8016c72:	431a      	orrs	r2, r3
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	6a1b      	ldr	r3, [r3, #32]
 8016c78:	2180      	movs	r1, #128	@ 0x80
 8016c7a:	400b      	ands	r3, r1
 8016c7c:	431a      	orrs	r2, r3
 8016c7e:	0011      	movs	r1, r2
 8016c80:	687b      	ldr	r3, [r7, #4]
 8016c82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8016c84:	2380      	movs	r3, #128	@ 0x80
 8016c86:	019b      	lsls	r3, r3, #6
 8016c88:	401a      	ands	r2, r3
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	681b      	ldr	r3, [r3, #0]
 8016c8e:	430a      	orrs	r2, r1
 8016c90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8016c92:	687b      	ldr	r3, [r7, #4]
 8016c94:	699b      	ldr	r3, [r3, #24]
 8016c96:	0c1b      	lsrs	r3, r3, #16
 8016c98:	2204      	movs	r2, #4
 8016c9a:	401a      	ands	r2, r3
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ca0:	2110      	movs	r1, #16
 8016ca2:	400b      	ands	r3, r1
 8016ca4:	431a      	orrs	r2, r3
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016caa:	2108      	movs	r1, #8
 8016cac:	400b      	ands	r3, r1
 8016cae:	431a      	orrs	r2, r3
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	68d9      	ldr	r1, [r3, #12]
 8016cb4:	23f0      	movs	r3, #240	@ 0xf0
 8016cb6:	011b      	lsls	r3, r3, #4
 8016cb8:	400b      	ands	r3, r1
 8016cba:	431a      	orrs	r2, r3
 8016cbc:	0011      	movs	r1, r2
 8016cbe:	68fa      	ldr	r2, [r7, #12]
 8016cc0:	2380      	movs	r3, #128	@ 0x80
 8016cc2:	015b      	lsls	r3, r3, #5
 8016cc4:	401a      	ands	r2, r3
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	681b      	ldr	r3, [r3, #0]
 8016cca:	430a      	orrs	r2, r1
 8016ccc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	2200      	movs	r2, #0
 8016cd2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	225d      	movs	r2, #93	@ 0x5d
 8016cd8:	2101      	movs	r1, #1
 8016cda:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8016cdc:	2300      	movs	r3, #0
}
 8016cde:	0018      	movs	r0, r3
 8016ce0:	46bd      	mov	sp, r7
 8016ce2:	b004      	add	sp, #16
 8016ce4:	bd80      	pop	{r7, pc}
	...

08016ce8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8016ce8:	b590      	push	{r4, r7, lr}
 8016cea:	b085      	sub	sp, #20
 8016cec:	af00      	add	r7, sp, #0
 8016cee:	60f8      	str	r0, [r7, #12]
 8016cf0:	60b9      	str	r1, [r7, #8]
 8016cf2:	1dbb      	adds	r3, r7, #6
 8016cf4:	801a      	strh	r2, [r3, #0]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	225d      	movs	r2, #93	@ 0x5d
 8016cfa:	5c9b      	ldrb	r3, [r3, r2]
 8016cfc:	b2db      	uxtb	r3, r3
 8016cfe:	2b01      	cmp	r3, #1
 8016d00:	d001      	beq.n	8016d06 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8016d02:	2302      	movs	r3, #2
 8016d04:	e10f      	b.n	8016f26 <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((pData == NULL) || (Size == 0U))
 8016d06:	68bb      	ldr	r3, [r7, #8]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d003      	beq.n	8016d14 <HAL_SPI_Receive_DMA+0x2c>
 8016d0c:	1dbb      	adds	r3, r7, #6
 8016d0e:	881b      	ldrh	r3, [r3, #0]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d101      	bne.n	8016d18 <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_ERROR;
 8016d14:	2301      	movs	r3, #1
 8016d16:	e106      	b.n	8016f26 <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8016d18:	68fb      	ldr	r3, [r7, #12]
 8016d1a:	689b      	ldr	r3, [r3, #8]
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d112      	bne.n	8016d46 <HAL_SPI_Receive_DMA+0x5e>
 8016d20:	68fb      	ldr	r3, [r7, #12]
 8016d22:	685a      	ldr	r2, [r3, #4]
 8016d24:	2382      	movs	r3, #130	@ 0x82
 8016d26:	005b      	lsls	r3, r3, #1
 8016d28:	429a      	cmp	r2, r3
 8016d2a:	d10c      	bne.n	8016d46 <HAL_SPI_Receive_DMA+0x5e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8016d2c:	68fb      	ldr	r3, [r7, #12]
 8016d2e:	225d      	movs	r2, #93	@ 0x5d
 8016d30:	2104      	movs	r1, #4
 8016d32:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8016d34:	1dbb      	adds	r3, r7, #6
 8016d36:	881b      	ldrh	r3, [r3, #0]
 8016d38:	68ba      	ldr	r2, [r7, #8]
 8016d3a:	68b9      	ldr	r1, [r7, #8]
 8016d3c:	68f8      	ldr	r0, [r7, #12]
 8016d3e:	f000 f903 	bl	8016f48 <HAL_SPI_TransmitReceive_DMA>
 8016d42:	0003      	movs	r3, r0
 8016d44:	e0ef      	b.n	8016f26 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8016d46:	68fb      	ldr	r3, [r7, #12]
 8016d48:	225c      	movs	r2, #92	@ 0x5c
 8016d4a:	5c9b      	ldrb	r3, [r3, r2]
 8016d4c:	2b01      	cmp	r3, #1
 8016d4e:	d101      	bne.n	8016d54 <HAL_SPI_Receive_DMA+0x6c>
 8016d50:	2302      	movs	r3, #2
 8016d52:	e0e8      	b.n	8016f26 <HAL_SPI_Receive_DMA+0x23e>
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	225c      	movs	r2, #92	@ 0x5c
 8016d58:	2101      	movs	r1, #1
 8016d5a:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8016d5c:	68fb      	ldr	r3, [r7, #12]
 8016d5e:	225d      	movs	r2, #93	@ 0x5d
 8016d60:	2104      	movs	r1, #4
 8016d62:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8016d64:	68fb      	ldr	r3, [r7, #12]
 8016d66:	2200      	movs	r2, #0
 8016d68:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8016d6a:	68fb      	ldr	r3, [r7, #12]
 8016d6c:	68ba      	ldr	r2, [r7, #8]
 8016d6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8016d70:	68fb      	ldr	r3, [r7, #12]
 8016d72:	1dba      	adds	r2, r7, #6
 8016d74:	2144      	movs	r1, #68	@ 0x44
 8016d76:	8812      	ldrh	r2, [r2, #0]
 8016d78:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8016d7a:	68fb      	ldr	r3, [r7, #12]
 8016d7c:	1dba      	adds	r2, r7, #6
 8016d7e:	2146      	movs	r1, #70	@ 0x46
 8016d80:	8812      	ldrh	r2, [r2, #0]
 8016d82:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8016d84:	68fb      	ldr	r3, [r7, #12]
 8016d86:	2200      	movs	r2, #0
 8016d88:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8016d8a:	68fb      	ldr	r3, [r7, #12]
 8016d8c:	2200      	movs	r2, #0
 8016d8e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8016d90:	68fb      	ldr	r3, [r7, #12]
 8016d92:	2200      	movs	r2, #0
 8016d94:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8016d96:	68fb      	ldr	r3, [r7, #12]
 8016d98:	2200      	movs	r2, #0
 8016d9a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8016d9c:	68fb      	ldr	r3, [r7, #12]
 8016d9e:	689a      	ldr	r2, [r3, #8]
 8016da0:	2380      	movs	r3, #128	@ 0x80
 8016da2:	021b      	lsls	r3, r3, #8
 8016da4:	429a      	cmp	r2, r3
 8016da6:	d10f      	bne.n	8016dc8 <HAL_SPI_Receive_DMA+0xe0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8016da8:	68fb      	ldr	r3, [r7, #12]
 8016daa:	681b      	ldr	r3, [r3, #0]
 8016dac:	681a      	ldr	r2, [r3, #0]
 8016dae:	68fb      	ldr	r3, [r7, #12]
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	2140      	movs	r1, #64	@ 0x40
 8016db4:	438a      	bics	r2, r1
 8016db6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	681a      	ldr	r2, [r3, #0]
 8016dbe:	68fb      	ldr	r3, [r7, #12]
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	495b      	ldr	r1, [pc, #364]	@ (8016f30 <HAL_SPI_Receive_DMA+0x248>)
 8016dc4:	400a      	ands	r2, r1
 8016dc6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016dc8:	68fb      	ldr	r3, [r7, #12]
 8016dca:	681b      	ldr	r3, [r3, #0]
 8016dcc:	685a      	ldr	r2, [r3, #4]
 8016dce:	68fb      	ldr	r3, [r7, #12]
 8016dd0:	681b      	ldr	r3, [r3, #0]
 8016dd2:	4958      	ldr	r1, [pc, #352]	@ (8016f34 <HAL_SPI_Receive_DMA+0x24c>)
 8016dd4:	400a      	ands	r2, r1
 8016dd6:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8016dd8:	68fb      	ldr	r3, [r7, #12]
 8016dda:	68da      	ldr	r2, [r3, #12]
 8016ddc:	23e0      	movs	r3, #224	@ 0xe0
 8016dde:	00db      	lsls	r3, r3, #3
 8016de0:	429a      	cmp	r2, r3
 8016de2:	d908      	bls.n	8016df6 <HAL_SPI_Receive_DMA+0x10e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016de4:	68fb      	ldr	r3, [r7, #12]
 8016de6:	681b      	ldr	r3, [r3, #0]
 8016de8:	685a      	ldr	r2, [r3, #4]
 8016dea:	68fb      	ldr	r3, [r7, #12]
 8016dec:	681b      	ldr	r3, [r3, #0]
 8016dee:	4952      	ldr	r1, [pc, #328]	@ (8016f38 <HAL_SPI_Receive_DMA+0x250>)
 8016df0:	400a      	ands	r2, r1
 8016df2:	605a      	str	r2, [r3, #4]
 8016df4:	e045      	b.n	8016e82 <HAL_SPI_Receive_DMA+0x19a>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016df6:	68fb      	ldr	r3, [r7, #12]
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	685a      	ldr	r2, [r3, #4]
 8016dfc:	68fb      	ldr	r3, [r7, #12]
 8016dfe:	681b      	ldr	r3, [r3, #0]
 8016e00:	2180      	movs	r1, #128	@ 0x80
 8016e02:	0149      	lsls	r1, r1, #5
 8016e04:	430a      	orrs	r2, r1
 8016e06:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8016e08:	68fb      	ldr	r3, [r7, #12]
 8016e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e0c:	699a      	ldr	r2, [r3, #24]
 8016e0e:	2380      	movs	r3, #128	@ 0x80
 8016e10:	00db      	lsls	r3, r3, #3
 8016e12:	429a      	cmp	r2, r3
 8016e14:	d135      	bne.n	8016e82 <HAL_SPI_Receive_DMA+0x19a>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016e16:	68fb      	ldr	r3, [r7, #12]
 8016e18:	681b      	ldr	r3, [r3, #0]
 8016e1a:	685a      	ldr	r2, [r3, #4]
 8016e1c:	68fb      	ldr	r3, [r7, #12]
 8016e1e:	681b      	ldr	r3, [r3, #0]
 8016e20:	4945      	ldr	r1, [pc, #276]	@ (8016f38 <HAL_SPI_Receive_DMA+0x250>)
 8016e22:	400a      	ands	r2, r1
 8016e24:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	2246      	movs	r2, #70	@ 0x46
 8016e2a:	5a9b      	ldrh	r3, [r3, r2]
 8016e2c:	b29b      	uxth	r3, r3
 8016e2e:	001a      	movs	r2, r3
 8016e30:	2301      	movs	r3, #1
 8016e32:	4013      	ands	r3, r2
 8016e34:	d111      	bne.n	8016e5a <HAL_SPI_Receive_DMA+0x172>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	685a      	ldr	r2, [r3, #4]
 8016e3c:	68fb      	ldr	r3, [r7, #12]
 8016e3e:	681b      	ldr	r3, [r3, #0]
 8016e40:	493c      	ldr	r1, [pc, #240]	@ (8016f34 <HAL_SPI_Receive_DMA+0x24c>)
 8016e42:	400a      	ands	r2, r1
 8016e44:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8016e46:	68fb      	ldr	r3, [r7, #12]
 8016e48:	2246      	movs	r2, #70	@ 0x46
 8016e4a:	5a9b      	ldrh	r3, [r3, r2]
 8016e4c:	b29b      	uxth	r3, r3
 8016e4e:	085b      	lsrs	r3, r3, #1
 8016e50:	b299      	uxth	r1, r3
 8016e52:	68fb      	ldr	r3, [r7, #12]
 8016e54:	2246      	movs	r2, #70	@ 0x46
 8016e56:	5299      	strh	r1, [r3, r2]
 8016e58:	e013      	b.n	8016e82 <HAL_SPI_Receive_DMA+0x19a>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016e5a:	68fb      	ldr	r3, [r7, #12]
 8016e5c:	681b      	ldr	r3, [r3, #0]
 8016e5e:	685a      	ldr	r2, [r3, #4]
 8016e60:	68fb      	ldr	r3, [r7, #12]
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	2180      	movs	r1, #128	@ 0x80
 8016e66:	0189      	lsls	r1, r1, #6
 8016e68:	430a      	orrs	r2, r1
 8016e6a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	2246      	movs	r2, #70	@ 0x46
 8016e70:	5a9b      	ldrh	r3, [r3, r2]
 8016e72:	b29b      	uxth	r3, r3
 8016e74:	085b      	lsrs	r3, r3, #1
 8016e76:	b29b      	uxth	r3, r3
 8016e78:	3301      	adds	r3, #1
 8016e7a:	b299      	uxth	r1, r3
 8016e7c:	68fb      	ldr	r3, [r7, #12]
 8016e7e:	2246      	movs	r2, #70	@ 0x46
 8016e80:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8016e82:	68fb      	ldr	r3, [r7, #12]
 8016e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e86:	4a2d      	ldr	r2, [pc, #180]	@ (8016f3c <HAL_SPI_Receive_DMA+0x254>)
 8016e88:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8016e8a:	68fb      	ldr	r3, [r7, #12]
 8016e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e8e:	4a2c      	ldr	r2, [pc, #176]	@ (8016f40 <HAL_SPI_Receive_DMA+0x258>)
 8016e90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8016e92:	68fb      	ldr	r3, [r7, #12]
 8016e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e96:	4a2b      	ldr	r2, [pc, #172]	@ (8016f44 <HAL_SPI_Receive_DMA+0x25c>)
 8016e98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e9e:	2200      	movs	r2, #0
 8016ea0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8016ea6:	68fb      	ldr	r3, [r7, #12]
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	330c      	adds	r3, #12
 8016eac:	0019      	movs	r1, r3
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016eb2:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8016eb4:	68fb      	ldr	r3, [r7, #12]
 8016eb6:	2246      	movs	r2, #70	@ 0x46
 8016eb8:	5a9b      	ldrh	r3, [r3, r2]
 8016eba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8016ebc:	0022      	movs	r2, r4
 8016ebe:	f7f8 ff9d 	bl	800fdfc <HAL_DMA_Start_IT>
 8016ec2:	1e03      	subs	r3, r0, #0
 8016ec4:	d00b      	beq.n	8016ede <HAL_SPI_Receive_DMA+0x1f6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8016ec6:	68fb      	ldr	r3, [r7, #12]
 8016ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016eca:	2210      	movs	r2, #16
 8016ecc:	431a      	orrs	r2, r3
 8016ece:	68fb      	ldr	r3, [r7, #12]
 8016ed0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	225c      	movs	r2, #92	@ 0x5c
 8016ed6:	2100      	movs	r1, #0
 8016ed8:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8016eda:	2301      	movs	r3, #1
 8016edc:	e023      	b.n	8016f26 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8016ede:	68fb      	ldr	r3, [r7, #12]
 8016ee0:	681b      	ldr	r3, [r3, #0]
 8016ee2:	681b      	ldr	r3, [r3, #0]
 8016ee4:	2240      	movs	r2, #64	@ 0x40
 8016ee6:	4013      	ands	r3, r2
 8016ee8:	2b40      	cmp	r3, #64	@ 0x40
 8016eea:	d007      	beq.n	8016efc <HAL_SPI_Receive_DMA+0x214>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	681b      	ldr	r3, [r3, #0]
 8016ef0:	681a      	ldr	r2, [r3, #0]
 8016ef2:	68fb      	ldr	r3, [r7, #12]
 8016ef4:	681b      	ldr	r3, [r3, #0]
 8016ef6:	2140      	movs	r1, #64	@ 0x40
 8016ef8:	430a      	orrs	r2, r1
 8016efa:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8016efc:	68fb      	ldr	r3, [r7, #12]
 8016efe:	225c      	movs	r2, #92	@ 0x5c
 8016f00:	2100      	movs	r1, #0
 8016f02:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8016f04:	68fb      	ldr	r3, [r7, #12]
 8016f06:	681b      	ldr	r3, [r3, #0]
 8016f08:	685a      	ldr	r2, [r3, #4]
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	681b      	ldr	r3, [r3, #0]
 8016f0e:	2120      	movs	r1, #32
 8016f10:	430a      	orrs	r2, r1
 8016f12:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8016f14:	68fb      	ldr	r3, [r7, #12]
 8016f16:	681b      	ldr	r3, [r3, #0]
 8016f18:	685a      	ldr	r2, [r3, #4]
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	2101      	movs	r1, #1
 8016f20:	430a      	orrs	r2, r1
 8016f22:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8016f24:	2300      	movs	r3, #0
}
 8016f26:	0018      	movs	r0, r3
 8016f28:	46bd      	mov	sp, r7
 8016f2a:	b005      	add	sp, #20
 8016f2c:	bd90      	pop	{r4, r7, pc}
 8016f2e:	46c0      	nop			@ (mov r8, r8)
 8016f30:	ffffbfff 	.word	0xffffbfff
 8016f34:	ffffdfff 	.word	0xffffdfff
 8016f38:	ffffefff 	.word	0xffffefff
 8016f3c:	08017857 	.word	0x08017857
 8016f40:	08017711 	.word	0x08017711
 8016f44:	08017893 	.word	0x08017893

08016f48 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8016f48:	b590      	push	{r4, r7, lr}
 8016f4a:	b087      	sub	sp, #28
 8016f4c:	af00      	add	r7, sp, #0
 8016f4e:	60f8      	str	r0, [r7, #12]
 8016f50:	60b9      	str	r1, [r7, #8]
 8016f52:	607a      	str	r2, [r7, #4]
 8016f54:	001a      	movs	r2, r3
 8016f56:	1cbb      	adds	r3, r7, #2
 8016f58:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8016f5a:	2017      	movs	r0, #23
 8016f5c:	183b      	adds	r3, r7, r0
 8016f5e:	68fa      	ldr	r2, [r7, #12]
 8016f60:	215d      	movs	r1, #93	@ 0x5d
 8016f62:	5c52      	ldrb	r2, [r2, r1]
 8016f64:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8016f66:	68fb      	ldr	r3, [r7, #12]
 8016f68:	685b      	ldr	r3, [r3, #4]
 8016f6a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8016f6c:	0001      	movs	r1, r0
 8016f6e:	187b      	adds	r3, r7, r1
 8016f70:	781b      	ldrb	r3, [r3, #0]
 8016f72:	2b01      	cmp	r3, #1
 8016f74:	d00e      	beq.n	8016f94 <HAL_SPI_TransmitReceive_DMA+0x4c>
 8016f76:	693a      	ldr	r2, [r7, #16]
 8016f78:	2382      	movs	r3, #130	@ 0x82
 8016f7a:	005b      	lsls	r3, r3, #1
 8016f7c:	429a      	cmp	r2, r3
 8016f7e:	d107      	bne.n	8016f90 <HAL_SPI_TransmitReceive_DMA+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8016f80:	68fb      	ldr	r3, [r7, #12]
 8016f82:	689b      	ldr	r3, [r3, #8]
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d103      	bne.n	8016f90 <HAL_SPI_TransmitReceive_DMA+0x48>
 8016f88:	187b      	adds	r3, r7, r1
 8016f8a:	781b      	ldrb	r3, [r3, #0]
 8016f8c:	2b04      	cmp	r3, #4
 8016f8e:	d001      	beq.n	8016f94 <HAL_SPI_TransmitReceive_DMA+0x4c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8016f90:	2302      	movs	r3, #2
 8016f92:	e162      	b.n	801725a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8016f94:	68bb      	ldr	r3, [r7, #8]
 8016f96:	2b00      	cmp	r3, #0
 8016f98:	d006      	beq.n	8016fa8 <HAL_SPI_TransmitReceive_DMA+0x60>
 8016f9a:	687b      	ldr	r3, [r7, #4]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d003      	beq.n	8016fa8 <HAL_SPI_TransmitReceive_DMA+0x60>
 8016fa0:	1cbb      	adds	r3, r7, #2
 8016fa2:	881b      	ldrh	r3, [r3, #0]
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	d101      	bne.n	8016fac <HAL_SPI_TransmitReceive_DMA+0x64>
  {
    return HAL_ERROR;
 8016fa8:	2301      	movs	r3, #1
 8016faa:	e156      	b.n	801725a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	225c      	movs	r2, #92	@ 0x5c
 8016fb0:	5c9b      	ldrb	r3, [r3, r2]
 8016fb2:	2b01      	cmp	r3, #1
 8016fb4:	d101      	bne.n	8016fba <HAL_SPI_TransmitReceive_DMA+0x72>
 8016fb6:	2302      	movs	r3, #2
 8016fb8:	e14f      	b.n	801725a <HAL_SPI_TransmitReceive_DMA+0x312>
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	225c      	movs	r2, #92	@ 0x5c
 8016fbe:	2101      	movs	r1, #1
 8016fc0:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	225d      	movs	r2, #93	@ 0x5d
 8016fc6:	5c9b      	ldrb	r3, [r3, r2]
 8016fc8:	b2db      	uxtb	r3, r3
 8016fca:	2b04      	cmp	r3, #4
 8016fcc:	d003      	beq.n	8016fd6 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8016fce:	68fb      	ldr	r3, [r7, #12]
 8016fd0:	225d      	movs	r2, #93	@ 0x5d
 8016fd2:	2105      	movs	r1, #5
 8016fd4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	2200      	movs	r2, #0
 8016fda:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8016fdc:	68fb      	ldr	r3, [r7, #12]
 8016fde:	68ba      	ldr	r2, [r7, #8]
 8016fe0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8016fe2:	68fb      	ldr	r3, [r7, #12]
 8016fe4:	1cba      	adds	r2, r7, #2
 8016fe6:	8812      	ldrh	r2, [r2, #0]
 8016fe8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8016fea:	68fb      	ldr	r3, [r7, #12]
 8016fec:	1cba      	adds	r2, r7, #2
 8016fee:	8812      	ldrh	r2, [r2, #0]
 8016ff0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8016ff2:	68fb      	ldr	r3, [r7, #12]
 8016ff4:	687a      	ldr	r2, [r7, #4]
 8016ff6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	1cba      	adds	r2, r7, #2
 8016ffc:	2144      	movs	r1, #68	@ 0x44
 8016ffe:	8812      	ldrh	r2, [r2, #0]
 8017000:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8017002:	68fb      	ldr	r3, [r7, #12]
 8017004:	1cba      	adds	r2, r7, #2
 8017006:	2146      	movs	r1, #70	@ 0x46
 8017008:	8812      	ldrh	r2, [r2, #0]
 801700a:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801700c:	68fb      	ldr	r3, [r7, #12]
 801700e:	2200      	movs	r2, #0
 8017010:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8017012:	68fb      	ldr	r3, [r7, #12]
 8017014:	2200      	movs	r2, #0
 8017016:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8017018:	68fb      	ldr	r3, [r7, #12]
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	685a      	ldr	r2, [r3, #4]
 801701e:	68fb      	ldr	r3, [r7, #12]
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	4990      	ldr	r1, [pc, #576]	@ (8017264 <HAL_SPI_TransmitReceive_DMA+0x31c>)
 8017024:	400a      	ands	r2, r1
 8017026:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	68da      	ldr	r2, [r3, #12]
 801702c:	23e0      	movs	r3, #224	@ 0xe0
 801702e:	00db      	lsls	r3, r3, #3
 8017030:	429a      	cmp	r2, r3
 8017032:	d908      	bls.n	8017046 <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8017034:	68fb      	ldr	r3, [r7, #12]
 8017036:	681b      	ldr	r3, [r3, #0]
 8017038:	685a      	ldr	r2, [r3, #4]
 801703a:	68fb      	ldr	r3, [r7, #12]
 801703c:	681b      	ldr	r3, [r3, #0]
 801703e:	498a      	ldr	r1, [pc, #552]	@ (8017268 <HAL_SPI_TransmitReceive_DMA+0x320>)
 8017040:	400a      	ands	r2, r1
 8017042:	605a      	str	r2, [r3, #4]
 8017044:	e074      	b.n	8017130 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8017046:	68fb      	ldr	r3, [r7, #12]
 8017048:	681b      	ldr	r3, [r3, #0]
 801704a:	685a      	ldr	r2, [r3, #4]
 801704c:	68fb      	ldr	r3, [r7, #12]
 801704e:	681b      	ldr	r3, [r3, #0]
 8017050:	2180      	movs	r1, #128	@ 0x80
 8017052:	0149      	lsls	r1, r1, #5
 8017054:	430a      	orrs	r2, r1
 8017056:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8017058:	68fb      	ldr	r3, [r7, #12]
 801705a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801705c:	699a      	ldr	r2, [r3, #24]
 801705e:	2380      	movs	r3, #128	@ 0x80
 8017060:	00db      	lsls	r3, r3, #3
 8017062:	429a      	cmp	r2, r3
 8017064:	d127      	bne.n	80170b6 <HAL_SPI_TransmitReceive_DMA+0x16e>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8017066:	68fb      	ldr	r3, [r7, #12]
 8017068:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 801706a:	001a      	movs	r2, r3
 801706c:	2301      	movs	r3, #1
 801706e:	4013      	ands	r3, r2
 8017070:	d10f      	bne.n	8017092 <HAL_SPI_TransmitReceive_DMA+0x14a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8017072:	68fb      	ldr	r3, [r7, #12]
 8017074:	681b      	ldr	r3, [r3, #0]
 8017076:	685a      	ldr	r2, [r3, #4]
 8017078:	68fb      	ldr	r3, [r7, #12]
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	497b      	ldr	r1, [pc, #492]	@ (801726c <HAL_SPI_TransmitReceive_DMA+0x324>)
 801707e:	400a      	ands	r2, r1
 8017080:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8017082:	68fb      	ldr	r3, [r7, #12]
 8017084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8017086:	b29b      	uxth	r3, r3
 8017088:	085b      	lsrs	r3, r3, #1
 801708a:	b29a      	uxth	r2, r3
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8017090:	e011      	b.n	80170b6 <HAL_SPI_TransmitReceive_DMA+0x16e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8017092:	68fb      	ldr	r3, [r7, #12]
 8017094:	681b      	ldr	r3, [r3, #0]
 8017096:	685a      	ldr	r2, [r3, #4]
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	681b      	ldr	r3, [r3, #0]
 801709c:	2180      	movs	r1, #128	@ 0x80
 801709e:	01c9      	lsls	r1, r1, #7
 80170a0:	430a      	orrs	r2, r1
 80170a2:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80170a4:	68fb      	ldr	r3, [r7, #12]
 80170a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80170a8:	b29b      	uxth	r3, r3
 80170aa:	085b      	lsrs	r3, r3, #1
 80170ac:	b29b      	uxth	r3, r3
 80170ae:	3301      	adds	r3, #1
 80170b0:	b29a      	uxth	r2, r3
 80170b2:	68fb      	ldr	r3, [r7, #12]
 80170b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80170b6:	68fb      	ldr	r3, [r7, #12]
 80170b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80170ba:	699a      	ldr	r2, [r3, #24]
 80170bc:	2380      	movs	r3, #128	@ 0x80
 80170be:	00db      	lsls	r3, r3, #3
 80170c0:	429a      	cmp	r2, r3
 80170c2:	d135      	bne.n	8017130 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80170c4:	68fb      	ldr	r3, [r7, #12]
 80170c6:	681b      	ldr	r3, [r3, #0]
 80170c8:	685a      	ldr	r2, [r3, #4]
 80170ca:	68fb      	ldr	r3, [r7, #12]
 80170cc:	681b      	ldr	r3, [r3, #0]
 80170ce:	4966      	ldr	r1, [pc, #408]	@ (8017268 <HAL_SPI_TransmitReceive_DMA+0x320>)
 80170d0:	400a      	ands	r2, r1
 80170d2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80170d4:	68fb      	ldr	r3, [r7, #12]
 80170d6:	2246      	movs	r2, #70	@ 0x46
 80170d8:	5a9b      	ldrh	r3, [r3, r2]
 80170da:	b29b      	uxth	r3, r3
 80170dc:	001a      	movs	r2, r3
 80170de:	2301      	movs	r3, #1
 80170e0:	4013      	ands	r3, r2
 80170e2:	d111      	bne.n	8017108 <HAL_SPI_TransmitReceive_DMA+0x1c0>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80170e4:	68fb      	ldr	r3, [r7, #12]
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	685a      	ldr	r2, [r3, #4]
 80170ea:	68fb      	ldr	r3, [r7, #12]
 80170ec:	681b      	ldr	r3, [r3, #0]
 80170ee:	4960      	ldr	r1, [pc, #384]	@ (8017270 <HAL_SPI_TransmitReceive_DMA+0x328>)
 80170f0:	400a      	ands	r2, r1
 80170f2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80170f4:	68fb      	ldr	r3, [r7, #12]
 80170f6:	2246      	movs	r2, #70	@ 0x46
 80170f8:	5a9b      	ldrh	r3, [r3, r2]
 80170fa:	b29b      	uxth	r3, r3
 80170fc:	085b      	lsrs	r3, r3, #1
 80170fe:	b299      	uxth	r1, r3
 8017100:	68fb      	ldr	r3, [r7, #12]
 8017102:	2246      	movs	r2, #70	@ 0x46
 8017104:	5299      	strh	r1, [r3, r2]
 8017106:	e013      	b.n	8017130 <HAL_SPI_TransmitReceive_DMA+0x1e8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8017108:	68fb      	ldr	r3, [r7, #12]
 801710a:	681b      	ldr	r3, [r3, #0]
 801710c:	685a      	ldr	r2, [r3, #4]
 801710e:	68fb      	ldr	r3, [r7, #12]
 8017110:	681b      	ldr	r3, [r3, #0]
 8017112:	2180      	movs	r1, #128	@ 0x80
 8017114:	0189      	lsls	r1, r1, #6
 8017116:	430a      	orrs	r2, r1
 8017118:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 801711a:	68fb      	ldr	r3, [r7, #12]
 801711c:	2246      	movs	r2, #70	@ 0x46
 801711e:	5a9b      	ldrh	r3, [r3, r2]
 8017120:	b29b      	uxth	r3, r3
 8017122:	085b      	lsrs	r3, r3, #1
 8017124:	b29b      	uxth	r3, r3
 8017126:	3301      	adds	r3, #1
 8017128:	b299      	uxth	r1, r3
 801712a:	68fb      	ldr	r3, [r7, #12]
 801712c:	2246      	movs	r2, #70	@ 0x46
 801712e:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8017130:	68fb      	ldr	r3, [r7, #12]
 8017132:	225d      	movs	r2, #93	@ 0x5d
 8017134:	5c9b      	ldrb	r3, [r3, r2]
 8017136:	b2db      	uxtb	r3, r3
 8017138:	2b04      	cmp	r3, #4
 801713a:	d108      	bne.n	801714e <HAL_SPI_TransmitReceive_DMA+0x206>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 801713c:	68fb      	ldr	r3, [r7, #12]
 801713e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017140:	4a4c      	ldr	r2, [pc, #304]	@ (8017274 <HAL_SPI_TransmitReceive_DMA+0x32c>)
 8017142:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8017144:	68fb      	ldr	r3, [r7, #12]
 8017146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017148:	4a4b      	ldr	r2, [pc, #300]	@ (8017278 <HAL_SPI_TransmitReceive_DMA+0x330>)
 801714a:	62da      	str	r2, [r3, #44]	@ 0x2c
 801714c:	e007      	b.n	801715e <HAL_SPI_TransmitReceive_DMA+0x216>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 801714e:	68fb      	ldr	r3, [r7, #12]
 8017150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017152:	4a4a      	ldr	r2, [pc, #296]	@ (801727c <HAL_SPI_TransmitReceive_DMA+0x334>)
 8017154:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801715a:	4a49      	ldr	r2, [pc, #292]	@ (8017280 <HAL_SPI_TransmitReceive_DMA+0x338>)
 801715c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017162:	4a48      	ldr	r2, [pc, #288]	@ (8017284 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8017164:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801716a:	2200      	movs	r2, #0
 801716c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801716e:	68fb      	ldr	r3, [r7, #12]
 8017170:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8017172:	68fb      	ldr	r3, [r7, #12]
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	330c      	adds	r3, #12
 8017178:	0019      	movs	r1, r3
 801717a:	68fb      	ldr	r3, [r7, #12]
 801717c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801717e:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	2246      	movs	r2, #70	@ 0x46
 8017184:	5a9b      	ldrh	r3, [r3, r2]
 8017186:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8017188:	0022      	movs	r2, r4
 801718a:	f7f8 fe37 	bl	800fdfc <HAL_DMA_Start_IT>
 801718e:	1e03      	subs	r3, r0, #0
 8017190:	d00b      	beq.n	80171aa <HAL_SPI_TransmitReceive_DMA+0x262>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8017192:	68fb      	ldr	r3, [r7, #12]
 8017194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017196:	2210      	movs	r2, #16
 8017198:	431a      	orrs	r2, r3
 801719a:	68fb      	ldr	r3, [r7, #12]
 801719c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 801719e:	68fb      	ldr	r3, [r7, #12]
 80171a0:	225c      	movs	r2, #92	@ 0x5c
 80171a2:	2100      	movs	r1, #0
 80171a4:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80171a6:	2301      	movs	r3, #1
 80171a8:	e057      	b.n	801725a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80171aa:	68fb      	ldr	r3, [r7, #12]
 80171ac:	681b      	ldr	r3, [r3, #0]
 80171ae:	685a      	ldr	r2, [r3, #4]
 80171b0:	68fb      	ldr	r3, [r7, #12]
 80171b2:	681b      	ldr	r3, [r3, #0]
 80171b4:	2101      	movs	r1, #1
 80171b6:	430a      	orrs	r2, r1
 80171b8:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80171ba:	68fb      	ldr	r3, [r7, #12]
 80171bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80171be:	2200      	movs	r2, #0
 80171c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80171c2:	68fb      	ldr	r3, [r7, #12]
 80171c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80171c6:	2200      	movs	r2, #0
 80171c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80171ca:	68fb      	ldr	r3, [r7, #12]
 80171cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80171ce:	2200      	movs	r2, #0
 80171d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80171d6:	2200      	movs	r2, #0
 80171d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80171da:	68fb      	ldr	r3, [r7, #12]
 80171dc:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80171de:	68fb      	ldr	r3, [r7, #12]
 80171e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80171e2:	0019      	movs	r1, r3
 80171e4:	68fb      	ldr	r3, [r7, #12]
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	330c      	adds	r3, #12
 80171ea:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80171ec:	68fb      	ldr	r3, [r7, #12]
 80171ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80171f0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80171f2:	f7f8 fe03 	bl	800fdfc <HAL_DMA_Start_IT>
 80171f6:	1e03      	subs	r3, r0, #0
 80171f8:	d00b      	beq.n	8017212 <HAL_SPI_TransmitReceive_DMA+0x2ca>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80171fa:	68fb      	ldr	r3, [r7, #12]
 80171fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80171fe:	2210      	movs	r2, #16
 8017200:	431a      	orrs	r2, r3
 8017202:	68fb      	ldr	r3, [r7, #12]
 8017204:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8017206:	68fb      	ldr	r3, [r7, #12]
 8017208:	225c      	movs	r2, #92	@ 0x5c
 801720a:	2100      	movs	r1, #0
 801720c:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 801720e:	2301      	movs	r3, #1
 8017210:	e023      	b.n	801725a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8017212:	68fb      	ldr	r3, [r7, #12]
 8017214:	681b      	ldr	r3, [r3, #0]
 8017216:	681b      	ldr	r3, [r3, #0]
 8017218:	2240      	movs	r2, #64	@ 0x40
 801721a:	4013      	ands	r3, r2
 801721c:	2b40      	cmp	r3, #64	@ 0x40
 801721e:	d007      	beq.n	8017230 <HAL_SPI_TransmitReceive_DMA+0x2e8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8017220:	68fb      	ldr	r3, [r7, #12]
 8017222:	681b      	ldr	r3, [r3, #0]
 8017224:	681a      	ldr	r2, [r3, #0]
 8017226:	68fb      	ldr	r3, [r7, #12]
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	2140      	movs	r1, #64	@ 0x40
 801722c:	430a      	orrs	r2, r1
 801722e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8017230:	68fb      	ldr	r3, [r7, #12]
 8017232:	225c      	movs	r2, #92	@ 0x5c
 8017234:	2100      	movs	r1, #0
 8017236:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8017238:	68fb      	ldr	r3, [r7, #12]
 801723a:	681b      	ldr	r3, [r3, #0]
 801723c:	685a      	ldr	r2, [r3, #4]
 801723e:	68fb      	ldr	r3, [r7, #12]
 8017240:	681b      	ldr	r3, [r3, #0]
 8017242:	2120      	movs	r1, #32
 8017244:	430a      	orrs	r2, r1
 8017246:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	681b      	ldr	r3, [r3, #0]
 801724c:	685a      	ldr	r2, [r3, #4]
 801724e:	68fb      	ldr	r3, [r7, #12]
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	2102      	movs	r1, #2
 8017254:	430a      	orrs	r2, r1
 8017256:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8017258:	2300      	movs	r3, #0
}
 801725a:	0018      	movs	r0, r3
 801725c:	46bd      	mov	sp, r7
 801725e:	b007      	add	sp, #28
 8017260:	bd90      	pop	{r4, r7, pc}
 8017262:	46c0      	nop			@ (mov r8, r8)
 8017264:	ffff9fff 	.word	0xffff9fff
 8017268:	ffffefff 	.word	0xffffefff
 801726c:	ffffbfff 	.word	0xffffbfff
 8017270:	ffffdfff 	.word	0xffffdfff
 8017274:	08017857 	.word	0x08017857
 8017278:	08017711 	.word	0x08017711
 801727c:	08017875 	.word	0x08017875
 8017280:	080177c1 	.word	0x080177c1
 8017284:	08017893 	.word	0x08017893

08017288 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8017288:	b580      	push	{r7, lr}
 801728a:	b08a      	sub	sp, #40	@ 0x28
 801728c:	af02      	add	r7, sp, #8
 801728e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8017290:	231f      	movs	r3, #31
 8017292:	18fb      	adds	r3, r7, r3
 8017294:	2200      	movs	r2, #0
 8017296:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8017298:	4b88      	ldr	r3, [pc, #544]	@ (80174bc <HAL_SPI_Abort+0x234>)
 801729a:	681b      	ldr	r3, [r3, #0]
 801729c:	4988      	ldr	r1, [pc, #544]	@ (80174c0 <HAL_SPI_Abort+0x238>)
 801729e:	0018      	movs	r0, r3
 80172a0:	f7e8 ff58 	bl	8000154 <__udivsi3>
 80172a4:	0003      	movs	r3, r0
 80172a6:	001a      	movs	r2, r3
 80172a8:	2364      	movs	r3, #100	@ 0x64
 80172aa:	4353      	muls	r3, r2
 80172ac:	617b      	str	r3, [r7, #20]
  count = resetcount;
 80172ae:	697b      	ldr	r3, [r7, #20]
 80172b0:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	681b      	ldr	r3, [r3, #0]
 80172b6:	685a      	ldr	r2, [r3, #4]
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	681b      	ldr	r3, [r3, #0]
 80172bc:	2120      	movs	r1, #32
 80172be:	438a      	bics	r2, r1
 80172c0:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	681b      	ldr	r3, [r3, #0]
 80172c6:	685b      	ldr	r3, [r3, #4]
 80172c8:	2280      	movs	r2, #128	@ 0x80
 80172ca:	4013      	ands	r3, r2
 80172cc:	2b80      	cmp	r3, #128	@ 0x80
 80172ce:	d117      	bne.n	8017300 <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	4a7c      	ldr	r2, [pc, #496]	@ (80174c4 <HAL_SPI_Abort+0x23c>)
 80172d4:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80172d6:	69bb      	ldr	r3, [r7, #24]
 80172d8:	2b00      	cmp	r3, #0
 80172da:	d106      	bne.n	80172ea <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80172e0:	2240      	movs	r2, #64	@ 0x40
 80172e2:	431a      	orrs	r2, r3
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80172e8:	e008      	b.n	80172fc <HAL_SPI_Abort+0x74>
      }
      count--;
 80172ea:	69bb      	ldr	r3, [r7, #24]
 80172ec:	3b01      	subs	r3, #1
 80172ee:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	225d      	movs	r2, #93	@ 0x5d
 80172f4:	5c9b      	ldrb	r3, [r3, r2]
 80172f6:	b2db      	uxtb	r3, r3
 80172f8:	2b07      	cmp	r3, #7
 80172fa:	d1ec      	bne.n	80172d6 <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 80172fc:	697b      	ldr	r3, [r7, #20]
 80172fe:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	685b      	ldr	r3, [r3, #4]
 8017306:	2240      	movs	r2, #64	@ 0x40
 8017308:	4013      	ands	r3, r2
 801730a:	2b40      	cmp	r3, #64	@ 0x40
 801730c:	d117      	bne.n	801733e <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	4a6d      	ldr	r2, [pc, #436]	@ (80174c8 <HAL_SPI_Abort+0x240>)
 8017312:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8017314:	69bb      	ldr	r3, [r7, #24]
 8017316:	2b00      	cmp	r3, #0
 8017318:	d106      	bne.n	8017328 <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801731e:	2240      	movs	r2, #64	@ 0x40
 8017320:	431a      	orrs	r2, r3
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8017326:	e008      	b.n	801733a <HAL_SPI_Abort+0xb2>
      }
      count--;
 8017328:	69bb      	ldr	r3, [r7, #24]
 801732a:	3b01      	subs	r3, #1
 801732c:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	225d      	movs	r2, #93	@ 0x5d
 8017332:	5c9b      	ldrb	r3, [r3, r2]
 8017334:	b2db      	uxtb	r3, r3
 8017336:	2b07      	cmp	r3, #7
 8017338:	d1ec      	bne.n	8017314 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 801733a:	697b      	ldr	r3, [r7, #20]
 801733c:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	685b      	ldr	r3, [r3, #4]
 8017344:	2202      	movs	r2, #2
 8017346:	4013      	ands	r3, r2
 8017348:	2b02      	cmp	r3, #2
 801734a:	d13e      	bne.n	80173ca <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017350:	2b00      	cmp	r3, #0
 8017352:	d03a      	beq.n	80173ca <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017358:	2200      	movs	r2, #0
 801735a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017360:	0018      	movs	r0, r3
 8017362:	f7f8 fdd1 	bl	800ff08 <HAL_DMA_Abort>
 8017366:	1e03      	subs	r3, r0, #0
 8017368:	d002      	beq.n	8017370 <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801736a:	687b      	ldr	r3, [r7, #4]
 801736c:	2240      	movs	r2, #64	@ 0x40
 801736e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8017370:	687b      	ldr	r3, [r7, #4]
 8017372:	681b      	ldr	r3, [r3, #0]
 8017374:	685a      	ldr	r2, [r3, #4]
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	2102      	movs	r1, #2
 801737c:	438a      	bics	r2, r1
 801737e:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017380:	f7f6 fec0 	bl	800e104 <HAL_GetTick>
 8017384:	0002      	movs	r2, r0
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	2164      	movs	r1, #100	@ 0x64
 801738a:	0018      	movs	r0, r3
 801738c:	f000 fc46 	bl	8017c1c <SPI_EndRxTxTransaction>
 8017390:	1e03      	subs	r3, r0, #0
 8017392:	d002      	beq.n	801739a <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	2240      	movs	r2, #64	@ 0x40
 8017398:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	681b      	ldr	r3, [r3, #0]
 801739e:	681a      	ldr	r2, [r3, #0]
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	681b      	ldr	r3, [r3, #0]
 80173a4:	2140      	movs	r1, #64	@ 0x40
 80173a6:	438a      	bics	r2, r1
 80173a8:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80173aa:	f7f6 feab 	bl	800e104 <HAL_GetTick>
 80173ae:	0003      	movs	r3, r0
 80173b0:	22c0      	movs	r2, #192	@ 0xc0
 80173b2:	00d1      	lsls	r1, r2, #3
 80173b4:	6878      	ldr	r0, [r7, #4]
 80173b6:	9300      	str	r3, [sp, #0]
 80173b8:	2364      	movs	r3, #100	@ 0x64
 80173ba:	2200      	movs	r2, #0
 80173bc:	f000 fb2e 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 80173c0:	1e03      	subs	r3, r0, #0
 80173c2:	d002      	beq.n	80173ca <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80173c4:	687b      	ldr	r3, [r7, #4]
 80173c6:	2240      	movs	r2, #64	@ 0x40
 80173c8:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	681b      	ldr	r3, [r3, #0]
 80173ce:	685b      	ldr	r3, [r3, #4]
 80173d0:	2201      	movs	r2, #1
 80173d2:	4013      	ands	r3, r2
 80173d4:	2b01      	cmp	r3, #1
 80173d6:	d140      	bne.n	801745a <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d03c      	beq.n	801745a <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173e4:	2200      	movs	r2, #0
 80173e6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173ec:	0018      	movs	r0, r3
 80173ee:	f7f8 fd8b 	bl	800ff08 <HAL_DMA_Abort>
 80173f2:	1e03      	subs	r3, r0, #0
 80173f4:	d002      	beq.n	80173fc <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	2240      	movs	r2, #64	@ 0x40
 80173fa:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	681b      	ldr	r3, [r3, #0]
 8017400:	681a      	ldr	r2, [r3, #0]
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	681b      	ldr	r3, [r3, #0]
 8017406:	2140      	movs	r1, #64	@ 0x40
 8017408:	438a      	bics	r2, r1
 801740a:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801740c:	f7f6 fe7a 	bl	800e104 <HAL_GetTick>
 8017410:	0003      	movs	r3, r0
 8017412:	6878      	ldr	r0, [r7, #4]
 8017414:	9300      	str	r3, [sp, #0]
 8017416:	2364      	movs	r3, #100	@ 0x64
 8017418:	2200      	movs	r2, #0
 801741a:	2180      	movs	r1, #128	@ 0x80
 801741c:	f000 fa70 	bl	8017900 <SPI_WaitFlagStateUntilTimeout>
 8017420:	1e03      	subs	r3, r0, #0
 8017422:	d002      	beq.n	801742a <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017424:	687b      	ldr	r3, [r7, #4]
 8017426:	2240      	movs	r2, #64	@ 0x40
 8017428:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801742a:	f7f6 fe6b 	bl	800e104 <HAL_GetTick>
 801742e:	0003      	movs	r3, r0
 8017430:	22c0      	movs	r2, #192	@ 0xc0
 8017432:	00d1      	lsls	r1, r2, #3
 8017434:	6878      	ldr	r0, [r7, #4]
 8017436:	9300      	str	r3, [sp, #0]
 8017438:	2364      	movs	r3, #100	@ 0x64
 801743a:	2200      	movs	r2, #0
 801743c:	f000 faee 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 8017440:	1e03      	subs	r3, r0, #0
 8017442:	d002      	beq.n	801744a <HAL_SPI_Abort+0x1c2>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	2240      	movs	r2, #64	@ 0x40
 8017448:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 801744a:	687b      	ldr	r3, [r7, #4]
 801744c:	681b      	ldr	r3, [r3, #0]
 801744e:	685a      	ldr	r2, [r3, #4]
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	681b      	ldr	r3, [r3, #0]
 8017454:	2101      	movs	r1, #1
 8017456:	438a      	bics	r2, r1
 8017458:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	2246      	movs	r2, #70	@ 0x46
 801745e:	2100      	movs	r1, #0
 8017460:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	2200      	movs	r2, #0
 8017466:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801746c:	2b40      	cmp	r3, #64	@ 0x40
 801746e:	d104      	bne.n	801747a <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8017470:	231f      	movs	r3, #31
 8017472:	18fb      	adds	r3, r7, r3
 8017474:	2201      	movs	r2, #1
 8017476:	701a      	strb	r2, [r3, #0]
 8017478:	e002      	b.n	8017480 <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	2200      	movs	r2, #0
 801747e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8017480:	2300      	movs	r3, #0
 8017482:	613b      	str	r3, [r7, #16]
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	681b      	ldr	r3, [r3, #0]
 8017488:	68db      	ldr	r3, [r3, #12]
 801748a:	613b      	str	r3, [r7, #16]
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	681b      	ldr	r3, [r3, #0]
 8017490:	689b      	ldr	r3, [r3, #8]
 8017492:	613b      	str	r3, [r7, #16]
 8017494:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8017496:	2300      	movs	r3, #0
 8017498:	60fb      	str	r3, [r7, #12]
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	681b      	ldr	r3, [r3, #0]
 801749e:	689b      	ldr	r3, [r3, #8]
 80174a0:	60fb      	str	r3, [r7, #12]
 80174a2:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80174a4:	687b      	ldr	r3, [r7, #4]
 80174a6:	225d      	movs	r2, #93	@ 0x5d
 80174a8:	2101      	movs	r1, #1
 80174aa:	5499      	strb	r1, [r3, r2]

  return errorcode;
 80174ac:	231f      	movs	r3, #31
 80174ae:	18fb      	adds	r3, r7, r3
 80174b0:	781b      	ldrb	r3, [r3, #0]
}
 80174b2:	0018      	movs	r0, r3
 80174b4:	46bd      	mov	sp, r7
 80174b6:	b008      	add	sp, #32
 80174b8:	bd80      	pop	{r7, pc}
 80174ba:	46c0      	nop			@ (mov r8, r8)
 80174bc:	20000000 	.word	0x20000000
 80174c0:	00005dc0 	.word	0x00005dc0
 80174c4:	08017d65 	.word	0x08017d65
 80174c8:	08017ca9 	.word	0x08017ca9

080174cc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80174cc:	b580      	push	{r7, lr}
 80174ce:	b088      	sub	sp, #32
 80174d0:	af00      	add	r7, sp, #0
 80174d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	681b      	ldr	r3, [r3, #0]
 80174d8:	685b      	ldr	r3, [r3, #4]
 80174da:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80174dc:	687b      	ldr	r3, [r7, #4]
 80174de:	681b      	ldr	r3, [r3, #0]
 80174e0:	689b      	ldr	r3, [r3, #8]
 80174e2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80174e4:	69bb      	ldr	r3, [r7, #24]
 80174e6:	099b      	lsrs	r3, r3, #6
 80174e8:	001a      	movs	r2, r3
 80174ea:	2301      	movs	r3, #1
 80174ec:	4013      	ands	r3, r2
 80174ee:	d10f      	bne.n	8017510 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80174f0:	69bb      	ldr	r3, [r7, #24]
 80174f2:	2201      	movs	r2, #1
 80174f4:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80174f6:	d00b      	beq.n	8017510 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80174f8:	69fb      	ldr	r3, [r7, #28]
 80174fa:	099b      	lsrs	r3, r3, #6
 80174fc:	001a      	movs	r2, r3
 80174fe:	2301      	movs	r3, #1
 8017500:	4013      	ands	r3, r2
 8017502:	d005      	beq.n	8017510 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017508:	687a      	ldr	r2, [r7, #4]
 801750a:	0010      	movs	r0, r2
 801750c:	4798      	blx	r3
    return;
 801750e:	e0d5      	b.n	80176bc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8017510:	69bb      	ldr	r3, [r7, #24]
 8017512:	085b      	lsrs	r3, r3, #1
 8017514:	001a      	movs	r2, r3
 8017516:	2301      	movs	r3, #1
 8017518:	4013      	ands	r3, r2
 801751a:	d00b      	beq.n	8017534 <HAL_SPI_IRQHandler+0x68>
 801751c:	69fb      	ldr	r3, [r7, #28]
 801751e:	09db      	lsrs	r3, r3, #7
 8017520:	001a      	movs	r2, r3
 8017522:	2301      	movs	r3, #1
 8017524:	4013      	ands	r3, r2
 8017526:	d005      	beq.n	8017534 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801752c:	687a      	ldr	r2, [r7, #4]
 801752e:	0010      	movs	r0, r2
 8017530:	4798      	blx	r3
    return;
 8017532:	e0c3      	b.n	80176bc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8017534:	69bb      	ldr	r3, [r7, #24]
 8017536:	095b      	lsrs	r3, r3, #5
 8017538:	001a      	movs	r2, r3
 801753a:	2301      	movs	r3, #1
 801753c:	4013      	ands	r3, r2
 801753e:	d10c      	bne.n	801755a <HAL_SPI_IRQHandler+0x8e>
 8017540:	69bb      	ldr	r3, [r7, #24]
 8017542:	099b      	lsrs	r3, r3, #6
 8017544:	001a      	movs	r2, r3
 8017546:	2301      	movs	r3, #1
 8017548:	4013      	ands	r3, r2
 801754a:	d106      	bne.n	801755a <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 801754c:	69bb      	ldr	r3, [r7, #24]
 801754e:	0a1b      	lsrs	r3, r3, #8
 8017550:	001a      	movs	r2, r3
 8017552:	2301      	movs	r3, #1
 8017554:	4013      	ands	r3, r2
 8017556:	d100      	bne.n	801755a <HAL_SPI_IRQHandler+0x8e>
 8017558:	e0b0      	b.n	80176bc <HAL_SPI_IRQHandler+0x1f0>
 801755a:	69fb      	ldr	r3, [r7, #28]
 801755c:	095b      	lsrs	r3, r3, #5
 801755e:	001a      	movs	r2, r3
 8017560:	2301      	movs	r3, #1
 8017562:	4013      	ands	r3, r2
 8017564:	d100      	bne.n	8017568 <HAL_SPI_IRQHandler+0x9c>
 8017566:	e0a9      	b.n	80176bc <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8017568:	69bb      	ldr	r3, [r7, #24]
 801756a:	099b      	lsrs	r3, r3, #6
 801756c:	001a      	movs	r2, r3
 801756e:	2301      	movs	r3, #1
 8017570:	4013      	ands	r3, r2
 8017572:	d023      	beq.n	80175bc <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	225d      	movs	r2, #93	@ 0x5d
 8017578:	5c9b      	ldrb	r3, [r3, r2]
 801757a:	b2db      	uxtb	r3, r3
 801757c:	2b03      	cmp	r3, #3
 801757e:	d011      	beq.n	80175a4 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017584:	2204      	movs	r2, #4
 8017586:	431a      	orrs	r2, r3
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801758c:	2300      	movs	r3, #0
 801758e:	617b      	str	r3, [r7, #20]
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	681b      	ldr	r3, [r3, #0]
 8017594:	68db      	ldr	r3, [r3, #12]
 8017596:	617b      	str	r3, [r7, #20]
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	681b      	ldr	r3, [r3, #0]
 801759c:	689b      	ldr	r3, [r3, #8]
 801759e:	617b      	str	r3, [r7, #20]
 80175a0:	697b      	ldr	r3, [r7, #20]
 80175a2:	e00b      	b.n	80175bc <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80175a4:	2300      	movs	r3, #0
 80175a6:	613b      	str	r3, [r7, #16]
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	68db      	ldr	r3, [r3, #12]
 80175ae:	613b      	str	r3, [r7, #16]
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	689b      	ldr	r3, [r3, #8]
 80175b6:	613b      	str	r3, [r7, #16]
 80175b8:	693b      	ldr	r3, [r7, #16]
        return;
 80175ba:	e07f      	b.n	80176bc <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80175bc:	69bb      	ldr	r3, [r7, #24]
 80175be:	095b      	lsrs	r3, r3, #5
 80175c0:	001a      	movs	r2, r3
 80175c2:	2301      	movs	r3, #1
 80175c4:	4013      	ands	r3, r2
 80175c6:	d014      	beq.n	80175f2 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80175cc:	2201      	movs	r2, #1
 80175ce:	431a      	orrs	r2, r3
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80175d4:	2300      	movs	r3, #0
 80175d6:	60fb      	str	r3, [r7, #12]
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	681b      	ldr	r3, [r3, #0]
 80175dc:	689b      	ldr	r3, [r3, #8]
 80175de:	60fb      	str	r3, [r7, #12]
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	681a      	ldr	r2, [r3, #0]
 80175e6:	687b      	ldr	r3, [r7, #4]
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	2140      	movs	r1, #64	@ 0x40
 80175ec:	438a      	bics	r2, r1
 80175ee:	601a      	str	r2, [r3, #0]
 80175f0:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80175f2:	69bb      	ldr	r3, [r7, #24]
 80175f4:	0a1b      	lsrs	r3, r3, #8
 80175f6:	001a      	movs	r2, r3
 80175f8:	2301      	movs	r3, #1
 80175fa:	4013      	ands	r3, r2
 80175fc:	d00c      	beq.n	8017618 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017602:	2208      	movs	r2, #8
 8017604:	431a      	orrs	r2, r3
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801760a:	2300      	movs	r3, #0
 801760c:	60bb      	str	r3, [r7, #8]
 801760e:	687b      	ldr	r3, [r7, #4]
 8017610:	681b      	ldr	r3, [r3, #0]
 8017612:	689b      	ldr	r3, [r3, #8]
 8017614:	60bb      	str	r3, [r7, #8]
 8017616:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801761c:	2b00      	cmp	r3, #0
 801761e:	d04c      	beq.n	80176ba <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	681b      	ldr	r3, [r3, #0]
 8017624:	685a      	ldr	r2, [r3, #4]
 8017626:	687b      	ldr	r3, [r7, #4]
 8017628:	681b      	ldr	r3, [r3, #0]
 801762a:	21e0      	movs	r1, #224	@ 0xe0
 801762c:	438a      	bics	r2, r1
 801762e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	225d      	movs	r2, #93	@ 0x5d
 8017634:	2101      	movs	r1, #1
 8017636:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8017638:	69fb      	ldr	r3, [r7, #28]
 801763a:	2202      	movs	r2, #2
 801763c:	4013      	ands	r3, r2
 801763e:	d103      	bne.n	8017648 <HAL_SPI_IRQHandler+0x17c>
 8017640:	69fb      	ldr	r3, [r7, #28]
 8017642:	2201      	movs	r2, #1
 8017644:	4013      	ands	r3, r2
 8017646:	d032      	beq.n	80176ae <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	681b      	ldr	r3, [r3, #0]
 801764c:	685a      	ldr	r2, [r3, #4]
 801764e:	687b      	ldr	r3, [r7, #4]
 8017650:	681b      	ldr	r3, [r3, #0]
 8017652:	2103      	movs	r1, #3
 8017654:	438a      	bics	r2, r1
 8017656:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801765c:	2b00      	cmp	r3, #0
 801765e:	d010      	beq.n	8017682 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017664:	4a17      	ldr	r2, [pc, #92]	@ (80176c4 <HAL_SPI_IRQHandler+0x1f8>)
 8017666:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801766c:	0018      	movs	r0, r3
 801766e:	f7f8 fcab 	bl	800ffc8 <HAL_DMA_Abort_IT>
 8017672:	1e03      	subs	r3, r0, #0
 8017674:	d005      	beq.n	8017682 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801767a:	2240      	movs	r2, #64	@ 0x40
 801767c:	431a      	orrs	r2, r3
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017686:	2b00      	cmp	r3, #0
 8017688:	d016      	beq.n	80176b8 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801768a:	687b      	ldr	r3, [r7, #4]
 801768c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801768e:	4a0d      	ldr	r2, [pc, #52]	@ (80176c4 <HAL_SPI_IRQHandler+0x1f8>)
 8017690:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017696:	0018      	movs	r0, r3
 8017698:	f7f8 fc96 	bl	800ffc8 <HAL_DMA_Abort_IT>
 801769c:	1e03      	subs	r3, r0, #0
 801769e:	d00b      	beq.n	80176b8 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80176a4:	2240      	movs	r2, #64	@ 0x40
 80176a6:	431a      	orrs	r2, r3
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80176ac:	e004      	b.n	80176b8 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80176ae:	687b      	ldr	r3, [r7, #4]
 80176b0:	0018      	movs	r0, r3
 80176b2:	f7f5 fd61 	bl	800d178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80176b6:	e000      	b.n	80176ba <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80176b8:	46c0      	nop			@ (mov r8, r8)
    return;
 80176ba:	46c0      	nop			@ (mov r8, r8)
  }
}
 80176bc:	46bd      	mov	sp, r7
 80176be:	b008      	add	sp, #32
 80176c0:	bd80      	pop	{r7, pc}
 80176c2:	46c0      	nop			@ (mov r8, r8)
 80176c4:	080178d5 	.word	0x080178d5

080176c8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80176c8:	b580      	push	{r7, lr}
 80176ca:	b082      	sub	sp, #8
 80176cc:	af00      	add	r7, sp, #0
 80176ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80176d0:	46c0      	nop			@ (mov r8, r8)
 80176d2:	46bd      	mov	sp, r7
 80176d4:	b002      	add	sp, #8
 80176d6:	bd80      	pop	{r7, pc}

080176d8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80176d8:	b580      	push	{r7, lr}
 80176da:	b082      	sub	sp, #8
 80176dc:	af00      	add	r7, sp, #0
 80176de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80176e0:	46c0      	nop			@ (mov r8, r8)
 80176e2:	46bd      	mov	sp, r7
 80176e4:	b002      	add	sp, #8
 80176e6:	bd80      	pop	{r7, pc}

080176e8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80176e8:	b580      	push	{r7, lr}
 80176ea:	b082      	sub	sp, #8
 80176ec:	af00      	add	r7, sp, #0
 80176ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80176f0:	46c0      	nop			@ (mov r8, r8)
 80176f2:	46bd      	mov	sp, r7
 80176f4:	b002      	add	sp, #8
 80176f6:	bd80      	pop	{r7, pc}

080176f8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80176f8:	b580      	push	{r7, lr}
 80176fa:	b082      	sub	sp, #8
 80176fc:	af00      	add	r7, sp, #0
 80176fe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	225d      	movs	r2, #93	@ 0x5d
 8017704:	5c9b      	ldrb	r3, [r3, r2]
 8017706:	b2db      	uxtb	r3, r3
}
 8017708:	0018      	movs	r0, r3
 801770a:	46bd      	mov	sp, r7
 801770c:	b002      	add	sp, #8
 801770e:	bd80      	pop	{r7, pc}

08017710 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017710:	b580      	push	{r7, lr}
 8017712:	b084      	sub	sp, #16
 8017714:	af00      	add	r7, sp, #0
 8017716:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017718:	687b      	ldr	r3, [r7, #4]
 801771a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801771c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801771e:	f7f6 fcf1 	bl	800e104 <HAL_GetTick>
 8017722:	0003      	movs	r3, r0
 8017724:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	681b      	ldr	r3, [r3, #0]
 801772c:	2220      	movs	r2, #32
 801772e:	4013      	ands	r3, r2
 8017730:	2b20      	cmp	r3, #32
 8017732:	d03e      	beq.n	80177b2 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	681b      	ldr	r3, [r3, #0]
 8017738:	685a      	ldr	r2, [r3, #4]
 801773a:	68fb      	ldr	r3, [r7, #12]
 801773c:	681b      	ldr	r3, [r3, #0]
 801773e:	2120      	movs	r1, #32
 8017740:	438a      	bics	r2, r1
 8017742:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8017744:	68fb      	ldr	r3, [r7, #12]
 8017746:	689b      	ldr	r3, [r3, #8]
 8017748:	2b00      	cmp	r3, #0
 801774a:	d10e      	bne.n	801776a <SPI_DMAReceiveCplt+0x5a>
 801774c:	68fb      	ldr	r3, [r7, #12]
 801774e:	685a      	ldr	r2, [r3, #4]
 8017750:	2382      	movs	r3, #130	@ 0x82
 8017752:	005b      	lsls	r3, r3, #1
 8017754:	429a      	cmp	r2, r3
 8017756:	d108      	bne.n	801776a <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	681b      	ldr	r3, [r3, #0]
 801775c:	685a      	ldr	r2, [r3, #4]
 801775e:	68fb      	ldr	r3, [r7, #12]
 8017760:	681b      	ldr	r3, [r3, #0]
 8017762:	2103      	movs	r1, #3
 8017764:	438a      	bics	r2, r1
 8017766:	605a      	str	r2, [r3, #4]
 8017768:	e007      	b.n	801777a <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801776a:	68fb      	ldr	r3, [r7, #12]
 801776c:	681b      	ldr	r3, [r3, #0]
 801776e:	685a      	ldr	r2, [r3, #4]
 8017770:	68fb      	ldr	r3, [r7, #12]
 8017772:	681b      	ldr	r3, [r3, #0]
 8017774:	2101      	movs	r1, #1
 8017776:	438a      	bics	r2, r1
 8017778:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801777a:	68ba      	ldr	r2, [r7, #8]
 801777c:	68fb      	ldr	r3, [r7, #12]
 801777e:	2164      	movs	r1, #100	@ 0x64
 8017780:	0018      	movs	r0, r3
 8017782:	f000 f9ed 	bl	8017b60 <SPI_EndRxTransaction>
 8017786:	1e03      	subs	r3, r0, #0
 8017788:	d002      	beq.n	8017790 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801778a:	68fb      	ldr	r3, [r7, #12]
 801778c:	2220      	movs	r2, #32
 801778e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8017790:	68fb      	ldr	r3, [r7, #12]
 8017792:	2246      	movs	r2, #70	@ 0x46
 8017794:	2100      	movs	r1, #0
 8017796:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8017798:	68fb      	ldr	r3, [r7, #12]
 801779a:	225d      	movs	r2, #93	@ 0x5d
 801779c:	2101      	movs	r1, #1
 801779e:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80177a0:	68fb      	ldr	r3, [r7, #12]
 80177a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d004      	beq.n	80177b2 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80177a8:	68fb      	ldr	r3, [r7, #12]
 80177aa:	0018      	movs	r0, r3
 80177ac:	f7f5 fce4 	bl	800d178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80177b0:	e003      	b.n	80177ba <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80177b2:	68fb      	ldr	r3, [r7, #12]
 80177b4:	0018      	movs	r0, r3
 80177b6:	f7f5 fccb 	bl	800d150 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80177ba:	46bd      	mov	sp, r7
 80177bc:	b004      	add	sp, #16
 80177be:	bd80      	pop	{r7, pc}

080177c0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80177c0:	b580      	push	{r7, lr}
 80177c2:	b084      	sub	sp, #16
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80177cc:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80177ce:	f7f6 fc99 	bl	800e104 <HAL_GetTick>
 80177d2:	0003      	movs	r3, r0
 80177d4:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80177d6:	687b      	ldr	r3, [r7, #4]
 80177d8:	681b      	ldr	r3, [r3, #0]
 80177da:	681b      	ldr	r3, [r3, #0]
 80177dc:	2220      	movs	r2, #32
 80177de:	4013      	ands	r3, r2
 80177e0:	2b20      	cmp	r3, #32
 80177e2:	d031      	beq.n	8017848 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80177e4:	68fb      	ldr	r3, [r7, #12]
 80177e6:	681b      	ldr	r3, [r3, #0]
 80177e8:	685a      	ldr	r2, [r3, #4]
 80177ea:	68fb      	ldr	r3, [r7, #12]
 80177ec:	681b      	ldr	r3, [r3, #0]
 80177ee:	2120      	movs	r1, #32
 80177f0:	438a      	bics	r2, r1
 80177f2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80177f4:	68ba      	ldr	r2, [r7, #8]
 80177f6:	68fb      	ldr	r3, [r7, #12]
 80177f8:	2164      	movs	r1, #100	@ 0x64
 80177fa:	0018      	movs	r0, r3
 80177fc:	f000 fa0e 	bl	8017c1c <SPI_EndRxTxTransaction>
 8017800:	1e03      	subs	r3, r0, #0
 8017802:	d005      	beq.n	8017810 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017804:	68fb      	ldr	r3, [r7, #12]
 8017806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017808:	2220      	movs	r2, #32
 801780a:	431a      	orrs	r2, r3
 801780c:	68fb      	ldr	r3, [r7, #12]
 801780e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8017810:	68fb      	ldr	r3, [r7, #12]
 8017812:	681b      	ldr	r3, [r3, #0]
 8017814:	685a      	ldr	r2, [r3, #4]
 8017816:	68fb      	ldr	r3, [r7, #12]
 8017818:	681b      	ldr	r3, [r3, #0]
 801781a:	2103      	movs	r1, #3
 801781c:	438a      	bics	r2, r1
 801781e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8017820:	68fb      	ldr	r3, [r7, #12]
 8017822:	2200      	movs	r2, #0
 8017824:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8017826:	68fb      	ldr	r3, [r7, #12]
 8017828:	2246      	movs	r2, #70	@ 0x46
 801782a:	2100      	movs	r1, #0
 801782c:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 801782e:	68fb      	ldr	r3, [r7, #12]
 8017830:	225d      	movs	r2, #93	@ 0x5d
 8017832:	2101      	movs	r1, #1
 8017834:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8017836:	68fb      	ldr	r3, [r7, #12]
 8017838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801783a:	2b00      	cmp	r3, #0
 801783c:	d004      	beq.n	8017848 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801783e:	68fb      	ldr	r3, [r7, #12]
 8017840:	0018      	movs	r0, r3
 8017842:	f7f5 fc99 	bl	800d178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8017846:	e003      	b.n	8017850 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8017848:	68fb      	ldr	r3, [r7, #12]
 801784a:	0018      	movs	r0, r3
 801784c:	f7ff ff3c 	bl	80176c8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017850:	46bd      	mov	sp, r7
 8017852:	b004      	add	sp, #16
 8017854:	bd80      	pop	{r7, pc}

08017856 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017856:	b580      	push	{r7, lr}
 8017858:	b084      	sub	sp, #16
 801785a:	af00      	add	r7, sp, #0
 801785c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801785e:	687b      	ldr	r3, [r7, #4]
 8017860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017862:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8017864:	68fb      	ldr	r3, [r7, #12]
 8017866:	0018      	movs	r0, r3
 8017868:	f7ff ff36 	bl	80176d8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801786c:	46c0      	nop			@ (mov r8, r8)
 801786e:	46bd      	mov	sp, r7
 8017870:	b004      	add	sp, #16
 8017872:	bd80      	pop	{r7, pc}

08017874 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017874:	b580      	push	{r7, lr}
 8017876:	b084      	sub	sp, #16
 8017878:	af00      	add	r7, sp, #0
 801787a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017880:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8017882:	68fb      	ldr	r3, [r7, #12]
 8017884:	0018      	movs	r0, r3
 8017886:	f7ff ff2f 	bl	80176e8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801788a:	46c0      	nop			@ (mov r8, r8)
 801788c:	46bd      	mov	sp, r7
 801788e:	b004      	add	sp, #16
 8017890:	bd80      	pop	{r7, pc}

08017892 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8017892:	b580      	push	{r7, lr}
 8017894:	b084      	sub	sp, #16
 8017896:	af00      	add	r7, sp, #0
 8017898:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801789e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80178a0:	68fb      	ldr	r3, [r7, #12]
 80178a2:	681b      	ldr	r3, [r3, #0]
 80178a4:	685a      	ldr	r2, [r3, #4]
 80178a6:	68fb      	ldr	r3, [r7, #12]
 80178a8:	681b      	ldr	r3, [r3, #0]
 80178aa:	2103      	movs	r1, #3
 80178ac:	438a      	bics	r2, r1
 80178ae:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80178b0:	68fb      	ldr	r3, [r7, #12]
 80178b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80178b4:	2210      	movs	r2, #16
 80178b6:	431a      	orrs	r2, r3
 80178b8:	68fb      	ldr	r3, [r7, #12]
 80178ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80178bc:	68fb      	ldr	r3, [r7, #12]
 80178be:	225d      	movs	r2, #93	@ 0x5d
 80178c0:	2101      	movs	r1, #1
 80178c2:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80178c4:	68fb      	ldr	r3, [r7, #12]
 80178c6:	0018      	movs	r0, r3
 80178c8:	f7f5 fc56 	bl	800d178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80178cc:	46c0      	nop			@ (mov r8, r8)
 80178ce:	46bd      	mov	sp, r7
 80178d0:	b004      	add	sp, #16
 80178d2:	bd80      	pop	{r7, pc}

080178d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80178d4:	b580      	push	{r7, lr}
 80178d6:	b084      	sub	sp, #16
 80178d8:	af00      	add	r7, sp, #0
 80178da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80178e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80178e2:	68fb      	ldr	r3, [r7, #12]
 80178e4:	2246      	movs	r2, #70	@ 0x46
 80178e6:	2100      	movs	r1, #0
 80178e8:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80178ea:	68fb      	ldr	r3, [r7, #12]
 80178ec:	2200      	movs	r2, #0
 80178ee:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80178f0:	68fb      	ldr	r3, [r7, #12]
 80178f2:	0018      	movs	r0, r3
 80178f4:	f7f5 fc40 	bl	800d178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80178f8:	46c0      	nop			@ (mov r8, r8)
 80178fa:	46bd      	mov	sp, r7
 80178fc:	b004      	add	sp, #16
 80178fe:	bd80      	pop	{r7, pc}

08017900 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8017900:	b580      	push	{r7, lr}
 8017902:	b088      	sub	sp, #32
 8017904:	af00      	add	r7, sp, #0
 8017906:	60f8      	str	r0, [r7, #12]
 8017908:	60b9      	str	r1, [r7, #8]
 801790a:	603b      	str	r3, [r7, #0]
 801790c:	1dfb      	adds	r3, r7, #7
 801790e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8017910:	f7f6 fbf8 	bl	800e104 <HAL_GetTick>
 8017914:	0002      	movs	r2, r0
 8017916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017918:	1a9b      	subs	r3, r3, r2
 801791a:	683a      	ldr	r2, [r7, #0]
 801791c:	18d3      	adds	r3, r2, r3
 801791e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8017920:	f7f6 fbf0 	bl	800e104 <HAL_GetTick>
 8017924:	0003      	movs	r3, r0
 8017926:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8017928:	4b3a      	ldr	r3, [pc, #232]	@ (8017a14 <SPI_WaitFlagStateUntilTimeout+0x114>)
 801792a:	681b      	ldr	r3, [r3, #0]
 801792c:	015b      	lsls	r3, r3, #5
 801792e:	0d1b      	lsrs	r3, r3, #20
 8017930:	69fa      	ldr	r2, [r7, #28]
 8017932:	4353      	muls	r3, r2
 8017934:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8017936:	e059      	b.n	80179ec <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8017938:	683b      	ldr	r3, [r7, #0]
 801793a:	3301      	adds	r3, #1
 801793c:	d056      	beq.n	80179ec <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801793e:	f7f6 fbe1 	bl	800e104 <HAL_GetTick>
 8017942:	0002      	movs	r2, r0
 8017944:	69bb      	ldr	r3, [r7, #24]
 8017946:	1ad3      	subs	r3, r2, r3
 8017948:	69fa      	ldr	r2, [r7, #28]
 801794a:	429a      	cmp	r2, r3
 801794c:	d902      	bls.n	8017954 <SPI_WaitFlagStateUntilTimeout+0x54>
 801794e:	69fb      	ldr	r3, [r7, #28]
 8017950:	2b00      	cmp	r3, #0
 8017952:	d142      	bne.n	80179da <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8017954:	68fb      	ldr	r3, [r7, #12]
 8017956:	681b      	ldr	r3, [r3, #0]
 8017958:	685a      	ldr	r2, [r3, #4]
 801795a:	68fb      	ldr	r3, [r7, #12]
 801795c:	681b      	ldr	r3, [r3, #0]
 801795e:	21e0      	movs	r1, #224	@ 0xe0
 8017960:	438a      	bics	r2, r1
 8017962:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017964:	68fb      	ldr	r3, [r7, #12]
 8017966:	685a      	ldr	r2, [r3, #4]
 8017968:	2382      	movs	r3, #130	@ 0x82
 801796a:	005b      	lsls	r3, r3, #1
 801796c:	429a      	cmp	r2, r3
 801796e:	d113      	bne.n	8017998 <SPI_WaitFlagStateUntilTimeout+0x98>
 8017970:	68fb      	ldr	r3, [r7, #12]
 8017972:	689a      	ldr	r2, [r3, #8]
 8017974:	2380      	movs	r3, #128	@ 0x80
 8017976:	021b      	lsls	r3, r3, #8
 8017978:	429a      	cmp	r2, r3
 801797a:	d005      	beq.n	8017988 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801797c:	68fb      	ldr	r3, [r7, #12]
 801797e:	689a      	ldr	r2, [r3, #8]
 8017980:	2380      	movs	r3, #128	@ 0x80
 8017982:	00db      	lsls	r3, r3, #3
 8017984:	429a      	cmp	r2, r3
 8017986:	d107      	bne.n	8017998 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8017988:	68fb      	ldr	r3, [r7, #12]
 801798a:	681b      	ldr	r3, [r3, #0]
 801798c:	681a      	ldr	r2, [r3, #0]
 801798e:	68fb      	ldr	r3, [r7, #12]
 8017990:	681b      	ldr	r3, [r3, #0]
 8017992:	2140      	movs	r1, #64	@ 0x40
 8017994:	438a      	bics	r2, r1
 8017996:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8017998:	68fb      	ldr	r3, [r7, #12]
 801799a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801799c:	2380      	movs	r3, #128	@ 0x80
 801799e:	019b      	lsls	r3, r3, #6
 80179a0:	429a      	cmp	r2, r3
 80179a2:	d110      	bne.n	80179c6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80179a4:	68fb      	ldr	r3, [r7, #12]
 80179a6:	681b      	ldr	r3, [r3, #0]
 80179a8:	681a      	ldr	r2, [r3, #0]
 80179aa:	68fb      	ldr	r3, [r7, #12]
 80179ac:	681b      	ldr	r3, [r3, #0]
 80179ae:	491a      	ldr	r1, [pc, #104]	@ (8017a18 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80179b0:	400a      	ands	r2, r1
 80179b2:	601a      	str	r2, [r3, #0]
 80179b4:	68fb      	ldr	r3, [r7, #12]
 80179b6:	681b      	ldr	r3, [r3, #0]
 80179b8:	681a      	ldr	r2, [r3, #0]
 80179ba:	68fb      	ldr	r3, [r7, #12]
 80179bc:	681b      	ldr	r3, [r3, #0]
 80179be:	2180      	movs	r1, #128	@ 0x80
 80179c0:	0189      	lsls	r1, r1, #6
 80179c2:	430a      	orrs	r2, r1
 80179c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80179c6:	68fb      	ldr	r3, [r7, #12]
 80179c8:	225d      	movs	r2, #93	@ 0x5d
 80179ca:	2101      	movs	r1, #1
 80179cc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80179ce:	68fb      	ldr	r3, [r7, #12]
 80179d0:	225c      	movs	r2, #92	@ 0x5c
 80179d2:	2100      	movs	r1, #0
 80179d4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80179d6:	2303      	movs	r3, #3
 80179d8:	e018      	b.n	8017a0c <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80179da:	697b      	ldr	r3, [r7, #20]
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d102      	bne.n	80179e6 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 80179e0:	2300      	movs	r3, #0
 80179e2:	61fb      	str	r3, [r7, #28]
 80179e4:	e002      	b.n	80179ec <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 80179e6:	697b      	ldr	r3, [r7, #20]
 80179e8:	3b01      	subs	r3, #1
 80179ea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80179ec:	68fb      	ldr	r3, [r7, #12]
 80179ee:	681b      	ldr	r3, [r3, #0]
 80179f0:	689b      	ldr	r3, [r3, #8]
 80179f2:	68ba      	ldr	r2, [r7, #8]
 80179f4:	4013      	ands	r3, r2
 80179f6:	68ba      	ldr	r2, [r7, #8]
 80179f8:	1ad3      	subs	r3, r2, r3
 80179fa:	425a      	negs	r2, r3
 80179fc:	4153      	adcs	r3, r2
 80179fe:	b2db      	uxtb	r3, r3
 8017a00:	001a      	movs	r2, r3
 8017a02:	1dfb      	adds	r3, r7, #7
 8017a04:	781b      	ldrb	r3, [r3, #0]
 8017a06:	429a      	cmp	r2, r3
 8017a08:	d196      	bne.n	8017938 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8017a0a:	2300      	movs	r3, #0
}
 8017a0c:	0018      	movs	r0, r3
 8017a0e:	46bd      	mov	sp, r7
 8017a10:	b008      	add	sp, #32
 8017a12:	bd80      	pop	{r7, pc}
 8017a14:	20000000 	.word	0x20000000
 8017a18:	ffffdfff 	.word	0xffffdfff

08017a1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8017a1c:	b580      	push	{r7, lr}
 8017a1e:	b08a      	sub	sp, #40	@ 0x28
 8017a20:	af00      	add	r7, sp, #0
 8017a22:	60f8      	str	r0, [r7, #12]
 8017a24:	60b9      	str	r1, [r7, #8]
 8017a26:	607a      	str	r2, [r7, #4]
 8017a28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8017a2a:	2317      	movs	r3, #23
 8017a2c:	18fb      	adds	r3, r7, r3
 8017a2e:	2200      	movs	r2, #0
 8017a30:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8017a32:	f7f6 fb67 	bl	800e104 <HAL_GetTick>
 8017a36:	0002      	movs	r2, r0
 8017a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a3a:	1a9b      	subs	r3, r3, r2
 8017a3c:	683a      	ldr	r2, [r7, #0]
 8017a3e:	18d3      	adds	r3, r2, r3
 8017a40:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8017a42:	f7f6 fb5f 	bl	800e104 <HAL_GetTick>
 8017a46:	0003      	movs	r3, r0
 8017a48:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8017a4a:	68fb      	ldr	r3, [r7, #12]
 8017a4c:	681b      	ldr	r3, [r3, #0]
 8017a4e:	330c      	adds	r3, #12
 8017a50:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8017a52:	4b41      	ldr	r3, [pc, #260]	@ (8017b58 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8017a54:	681a      	ldr	r2, [r3, #0]
 8017a56:	0013      	movs	r3, r2
 8017a58:	009b      	lsls	r3, r3, #2
 8017a5a:	189b      	adds	r3, r3, r2
 8017a5c:	00da      	lsls	r2, r3, #3
 8017a5e:	1ad3      	subs	r3, r2, r3
 8017a60:	0d1b      	lsrs	r3, r3, #20
 8017a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017a64:	4353      	muls	r3, r2
 8017a66:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8017a68:	e069      	b.n	8017b3e <SPI_WaitFifoStateUntilTimeout+0x122>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8017a6a:	68ba      	ldr	r2, [r7, #8]
 8017a6c:	23c0      	movs	r3, #192	@ 0xc0
 8017a6e:	00db      	lsls	r3, r3, #3
 8017a70:	429a      	cmp	r2, r3
 8017a72:	d10a      	bne.n	8017a8a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8017a74:	687b      	ldr	r3, [r7, #4]
 8017a76:	2b00      	cmp	r3, #0
 8017a78:	d107      	bne.n	8017a8a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8017a7a:	69fb      	ldr	r3, [r7, #28]
 8017a7c:	781b      	ldrb	r3, [r3, #0]
 8017a7e:	b2da      	uxtb	r2, r3
 8017a80:	2117      	movs	r1, #23
 8017a82:	187b      	adds	r3, r7, r1
 8017a84:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8017a86:	187b      	adds	r3, r7, r1
 8017a88:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8017a8a:	683b      	ldr	r3, [r7, #0]
 8017a8c:	3301      	adds	r3, #1
 8017a8e:	d056      	beq.n	8017b3e <SPI_WaitFifoStateUntilTimeout+0x122>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8017a90:	f7f6 fb38 	bl	800e104 <HAL_GetTick>
 8017a94:	0002      	movs	r2, r0
 8017a96:	6a3b      	ldr	r3, [r7, #32]
 8017a98:	1ad3      	subs	r3, r2, r3
 8017a9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017a9c:	429a      	cmp	r2, r3
 8017a9e:	d902      	bls.n	8017aa6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8017aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d142      	bne.n	8017b2c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8017aa6:	68fb      	ldr	r3, [r7, #12]
 8017aa8:	681b      	ldr	r3, [r3, #0]
 8017aaa:	685a      	ldr	r2, [r3, #4]
 8017aac:	68fb      	ldr	r3, [r7, #12]
 8017aae:	681b      	ldr	r3, [r3, #0]
 8017ab0:	21e0      	movs	r1, #224	@ 0xe0
 8017ab2:	438a      	bics	r2, r1
 8017ab4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017ab6:	68fb      	ldr	r3, [r7, #12]
 8017ab8:	685a      	ldr	r2, [r3, #4]
 8017aba:	2382      	movs	r3, #130	@ 0x82
 8017abc:	005b      	lsls	r3, r3, #1
 8017abe:	429a      	cmp	r2, r3
 8017ac0:	d113      	bne.n	8017aea <SPI_WaitFifoStateUntilTimeout+0xce>
 8017ac2:	68fb      	ldr	r3, [r7, #12]
 8017ac4:	689a      	ldr	r2, [r3, #8]
 8017ac6:	2380      	movs	r3, #128	@ 0x80
 8017ac8:	021b      	lsls	r3, r3, #8
 8017aca:	429a      	cmp	r2, r3
 8017acc:	d005      	beq.n	8017ada <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8017ace:	68fb      	ldr	r3, [r7, #12]
 8017ad0:	689a      	ldr	r2, [r3, #8]
 8017ad2:	2380      	movs	r3, #128	@ 0x80
 8017ad4:	00db      	lsls	r3, r3, #3
 8017ad6:	429a      	cmp	r2, r3
 8017ad8:	d107      	bne.n	8017aea <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8017ada:	68fb      	ldr	r3, [r7, #12]
 8017adc:	681b      	ldr	r3, [r3, #0]
 8017ade:	681a      	ldr	r2, [r3, #0]
 8017ae0:	68fb      	ldr	r3, [r7, #12]
 8017ae2:	681b      	ldr	r3, [r3, #0]
 8017ae4:	2140      	movs	r1, #64	@ 0x40
 8017ae6:	438a      	bics	r2, r1
 8017ae8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8017aea:	68fb      	ldr	r3, [r7, #12]
 8017aec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017aee:	2380      	movs	r3, #128	@ 0x80
 8017af0:	019b      	lsls	r3, r3, #6
 8017af2:	429a      	cmp	r2, r3
 8017af4:	d110      	bne.n	8017b18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8017af6:	68fb      	ldr	r3, [r7, #12]
 8017af8:	681b      	ldr	r3, [r3, #0]
 8017afa:	681a      	ldr	r2, [r3, #0]
 8017afc:	68fb      	ldr	r3, [r7, #12]
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	4916      	ldr	r1, [pc, #88]	@ (8017b5c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8017b02:	400a      	ands	r2, r1
 8017b04:	601a      	str	r2, [r3, #0]
 8017b06:	68fb      	ldr	r3, [r7, #12]
 8017b08:	681b      	ldr	r3, [r3, #0]
 8017b0a:	681a      	ldr	r2, [r3, #0]
 8017b0c:	68fb      	ldr	r3, [r7, #12]
 8017b0e:	681b      	ldr	r3, [r3, #0]
 8017b10:	2180      	movs	r1, #128	@ 0x80
 8017b12:	0189      	lsls	r1, r1, #6
 8017b14:	430a      	orrs	r2, r1
 8017b16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8017b18:	68fb      	ldr	r3, [r7, #12]
 8017b1a:	225d      	movs	r2, #93	@ 0x5d
 8017b1c:	2101      	movs	r1, #1
 8017b1e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	225c      	movs	r2, #92	@ 0x5c
 8017b24:	2100      	movs	r1, #0
 8017b26:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8017b28:	2303      	movs	r3, #3
 8017b2a:	e011      	b.n	8017b50 <SPI_WaitFifoStateUntilTimeout+0x134>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8017b2c:	69bb      	ldr	r3, [r7, #24]
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d102      	bne.n	8017b38 <SPI_WaitFifoStateUntilTimeout+0x11c>
      {
        tmp_timeout = 0U;
 8017b32:	2300      	movs	r3, #0
 8017b34:	627b      	str	r3, [r7, #36]	@ 0x24
 8017b36:	e002      	b.n	8017b3e <SPI_WaitFifoStateUntilTimeout+0x122>
      }
      else
      {
        count--;
 8017b38:	69bb      	ldr	r3, [r7, #24]
 8017b3a:	3b01      	subs	r3, #1
 8017b3c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8017b3e:	68fb      	ldr	r3, [r7, #12]
 8017b40:	681b      	ldr	r3, [r3, #0]
 8017b42:	689b      	ldr	r3, [r3, #8]
 8017b44:	68ba      	ldr	r2, [r7, #8]
 8017b46:	4013      	ands	r3, r2
 8017b48:	687a      	ldr	r2, [r7, #4]
 8017b4a:	429a      	cmp	r2, r3
 8017b4c:	d18d      	bne.n	8017a6a <SPI_WaitFifoStateUntilTimeout+0x4e>
      }
    }
  }

  return HAL_OK;
 8017b4e:	2300      	movs	r3, #0
}
 8017b50:	0018      	movs	r0, r3
 8017b52:	46bd      	mov	sp, r7
 8017b54:	b00a      	add	sp, #40	@ 0x28
 8017b56:	bd80      	pop	{r7, pc}
 8017b58:	20000000 	.word	0x20000000
 8017b5c:	ffffdfff 	.word	0xffffdfff

08017b60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8017b60:	b580      	push	{r7, lr}
 8017b62:	b086      	sub	sp, #24
 8017b64:	af02      	add	r7, sp, #8
 8017b66:	60f8      	str	r0, [r7, #12]
 8017b68:	60b9      	str	r1, [r7, #8]
 8017b6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017b6c:	68fb      	ldr	r3, [r7, #12]
 8017b6e:	685a      	ldr	r2, [r3, #4]
 8017b70:	2382      	movs	r3, #130	@ 0x82
 8017b72:	005b      	lsls	r3, r3, #1
 8017b74:	429a      	cmp	r2, r3
 8017b76:	d113      	bne.n	8017ba0 <SPI_EndRxTransaction+0x40>
 8017b78:	68fb      	ldr	r3, [r7, #12]
 8017b7a:	689a      	ldr	r2, [r3, #8]
 8017b7c:	2380      	movs	r3, #128	@ 0x80
 8017b7e:	021b      	lsls	r3, r3, #8
 8017b80:	429a      	cmp	r2, r3
 8017b82:	d005      	beq.n	8017b90 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8017b84:	68fb      	ldr	r3, [r7, #12]
 8017b86:	689a      	ldr	r2, [r3, #8]
 8017b88:	2380      	movs	r3, #128	@ 0x80
 8017b8a:	00db      	lsls	r3, r3, #3
 8017b8c:	429a      	cmp	r2, r3
 8017b8e:	d107      	bne.n	8017ba0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8017b90:	68fb      	ldr	r3, [r7, #12]
 8017b92:	681b      	ldr	r3, [r3, #0]
 8017b94:	681a      	ldr	r2, [r3, #0]
 8017b96:	68fb      	ldr	r3, [r7, #12]
 8017b98:	681b      	ldr	r3, [r3, #0]
 8017b9a:	2140      	movs	r1, #64	@ 0x40
 8017b9c:	438a      	bics	r2, r1
 8017b9e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8017ba0:	68ba      	ldr	r2, [r7, #8]
 8017ba2:	68f8      	ldr	r0, [r7, #12]
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	9300      	str	r3, [sp, #0]
 8017ba8:	0013      	movs	r3, r2
 8017baa:	2200      	movs	r2, #0
 8017bac:	2180      	movs	r1, #128	@ 0x80
 8017bae:	f7ff fea7 	bl	8017900 <SPI_WaitFlagStateUntilTimeout>
 8017bb2:	1e03      	subs	r3, r0, #0
 8017bb4:	d007      	beq.n	8017bc6 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017bba:	2220      	movs	r2, #32
 8017bbc:	431a      	orrs	r2, r3
 8017bbe:	68fb      	ldr	r3, [r7, #12]
 8017bc0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017bc2:	2303      	movs	r3, #3
 8017bc4:	e026      	b.n	8017c14 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017bc6:	68fb      	ldr	r3, [r7, #12]
 8017bc8:	685a      	ldr	r2, [r3, #4]
 8017bca:	2382      	movs	r3, #130	@ 0x82
 8017bcc:	005b      	lsls	r3, r3, #1
 8017bce:	429a      	cmp	r2, r3
 8017bd0:	d11f      	bne.n	8017c12 <SPI_EndRxTransaction+0xb2>
 8017bd2:	68fb      	ldr	r3, [r7, #12]
 8017bd4:	689a      	ldr	r2, [r3, #8]
 8017bd6:	2380      	movs	r3, #128	@ 0x80
 8017bd8:	021b      	lsls	r3, r3, #8
 8017bda:	429a      	cmp	r2, r3
 8017bdc:	d005      	beq.n	8017bea <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8017bde:	68fb      	ldr	r3, [r7, #12]
 8017be0:	689a      	ldr	r2, [r3, #8]
 8017be2:	2380      	movs	r3, #128	@ 0x80
 8017be4:	00db      	lsls	r3, r3, #3
 8017be6:	429a      	cmp	r2, r3
 8017be8:	d113      	bne.n	8017c12 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8017bea:	68ba      	ldr	r2, [r7, #8]
 8017bec:	23c0      	movs	r3, #192	@ 0xc0
 8017bee:	00d9      	lsls	r1, r3, #3
 8017bf0:	68f8      	ldr	r0, [r7, #12]
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	9300      	str	r3, [sp, #0]
 8017bf6:	0013      	movs	r3, r2
 8017bf8:	2200      	movs	r2, #0
 8017bfa:	f7ff ff0f 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 8017bfe:	1e03      	subs	r3, r0, #0
 8017c00:	d007      	beq.n	8017c12 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017c02:	68fb      	ldr	r3, [r7, #12]
 8017c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017c06:	2220      	movs	r2, #32
 8017c08:	431a      	orrs	r2, r3
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8017c0e:	2303      	movs	r3, #3
 8017c10:	e000      	b.n	8017c14 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8017c12:	2300      	movs	r3, #0
}
 8017c14:	0018      	movs	r0, r3
 8017c16:	46bd      	mov	sp, r7
 8017c18:	b004      	add	sp, #16
 8017c1a:	bd80      	pop	{r7, pc}

08017c1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8017c1c:	b580      	push	{r7, lr}
 8017c1e:	b086      	sub	sp, #24
 8017c20:	af02      	add	r7, sp, #8
 8017c22:	60f8      	str	r0, [r7, #12]
 8017c24:	60b9      	str	r1, [r7, #8]
 8017c26:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8017c28:	68ba      	ldr	r2, [r7, #8]
 8017c2a:	23c0      	movs	r3, #192	@ 0xc0
 8017c2c:	0159      	lsls	r1, r3, #5
 8017c2e:	68f8      	ldr	r0, [r7, #12]
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	9300      	str	r3, [sp, #0]
 8017c34:	0013      	movs	r3, r2
 8017c36:	2200      	movs	r2, #0
 8017c38:	f7ff fef0 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 8017c3c:	1e03      	subs	r3, r0, #0
 8017c3e:	d007      	beq.n	8017c50 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017c40:	68fb      	ldr	r3, [r7, #12]
 8017c42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017c44:	2220      	movs	r2, #32
 8017c46:	431a      	orrs	r2, r3
 8017c48:	68fb      	ldr	r3, [r7, #12]
 8017c4a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017c4c:	2303      	movs	r3, #3
 8017c4e:	e027      	b.n	8017ca0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8017c50:	68ba      	ldr	r2, [r7, #8]
 8017c52:	68f8      	ldr	r0, [r7, #12]
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	9300      	str	r3, [sp, #0]
 8017c58:	0013      	movs	r3, r2
 8017c5a:	2200      	movs	r2, #0
 8017c5c:	2180      	movs	r1, #128	@ 0x80
 8017c5e:	f7ff fe4f 	bl	8017900 <SPI_WaitFlagStateUntilTimeout>
 8017c62:	1e03      	subs	r3, r0, #0
 8017c64:	d007      	beq.n	8017c76 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017c66:	68fb      	ldr	r3, [r7, #12]
 8017c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017c6a:	2220      	movs	r2, #32
 8017c6c:	431a      	orrs	r2, r3
 8017c6e:	68fb      	ldr	r3, [r7, #12]
 8017c70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017c72:	2303      	movs	r3, #3
 8017c74:	e014      	b.n	8017ca0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8017c76:	68ba      	ldr	r2, [r7, #8]
 8017c78:	23c0      	movs	r3, #192	@ 0xc0
 8017c7a:	00d9      	lsls	r1, r3, #3
 8017c7c:	68f8      	ldr	r0, [r7, #12]
 8017c7e:	687b      	ldr	r3, [r7, #4]
 8017c80:	9300      	str	r3, [sp, #0]
 8017c82:	0013      	movs	r3, r2
 8017c84:	2200      	movs	r2, #0
 8017c86:	f7ff fec9 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 8017c8a:	1e03      	subs	r3, r0, #0
 8017c8c:	d007      	beq.n	8017c9e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017c8e:	68fb      	ldr	r3, [r7, #12]
 8017c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017c92:	2220      	movs	r2, #32
 8017c94:	431a      	orrs	r2, r3
 8017c96:	68fb      	ldr	r3, [r7, #12]
 8017c98:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017c9a:	2303      	movs	r3, #3
 8017c9c:	e000      	b.n	8017ca0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8017c9e:	2300      	movs	r3, #0
}
 8017ca0:	0018      	movs	r0, r3
 8017ca2:	46bd      	mov	sp, r7
 8017ca4:	b004      	add	sp, #16
 8017ca6:	bd80      	pop	{r7, pc}

08017ca8 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8017ca8:	b580      	push	{r7, lr}
 8017caa:	b086      	sub	sp, #24
 8017cac:	af02      	add	r7, sp, #8
 8017cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8017cb0:	687b      	ldr	r3, [r7, #4]
 8017cb2:	681b      	ldr	r3, [r3, #0]
 8017cb4:	681a      	ldr	r2, [r3, #0]
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	681b      	ldr	r3, [r3, #0]
 8017cba:	2140      	movs	r1, #64	@ 0x40
 8017cbc:	438a      	bics	r2, r1
 8017cbe:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8017cc0:	4b26      	ldr	r3, [pc, #152]	@ (8017d5c <SPI_AbortRx_ISR+0xb4>)
 8017cc2:	681b      	ldr	r3, [r3, #0]
 8017cc4:	4926      	ldr	r1, [pc, #152]	@ (8017d60 <SPI_AbortRx_ISR+0xb8>)
 8017cc6:	0018      	movs	r0, r3
 8017cc8:	f7e8 fa44 	bl	8000154 <__udivsi3>
 8017ccc:	0003      	movs	r3, r0
 8017cce:	001a      	movs	r2, r3
 8017cd0:	2364      	movs	r3, #100	@ 0x64
 8017cd2:	4353      	muls	r3, r2
 8017cd4:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	681b      	ldr	r3, [r3, #0]
 8017cda:	685a      	ldr	r2, [r3, #4]
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	681b      	ldr	r3, [r3, #0]
 8017ce0:	2140      	movs	r1, #64	@ 0x40
 8017ce2:	438a      	bics	r2, r1
 8017ce4:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8017ce6:	68fb      	ldr	r3, [r7, #12]
 8017ce8:	2b00      	cmp	r3, #0
 8017cea:	d106      	bne.n	8017cfa <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017cf0:	2240      	movs	r2, #64	@ 0x40
 8017cf2:	431a      	orrs	r2, r3
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8017cf8:	e009      	b.n	8017d0e <SPI_AbortRx_ISR+0x66>
    }
    count--;
 8017cfa:	68fb      	ldr	r3, [r7, #12]
 8017cfc:	3b01      	subs	r3, #1
 8017cfe:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	681b      	ldr	r3, [r3, #0]
 8017d04:	685b      	ldr	r3, [r3, #4]
 8017d06:	2240      	movs	r2, #64	@ 0x40
 8017d08:	4013      	ands	r3, r2
 8017d0a:	2b40      	cmp	r3, #64	@ 0x40
 8017d0c:	d0eb      	beq.n	8017ce6 <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017d0e:	f7f6 f9f9 	bl	800e104 <HAL_GetTick>
 8017d12:	0003      	movs	r3, r0
 8017d14:	6878      	ldr	r0, [r7, #4]
 8017d16:	9300      	str	r3, [sp, #0]
 8017d18:	2364      	movs	r3, #100	@ 0x64
 8017d1a:	2200      	movs	r2, #0
 8017d1c:	2180      	movs	r1, #128	@ 0x80
 8017d1e:	f7ff fdef 	bl	8017900 <SPI_WaitFlagStateUntilTimeout>
 8017d22:	1e03      	subs	r3, r0, #0
 8017d24:	d002      	beq.n	8017d2c <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017d26:	687b      	ldr	r3, [r7, #4]
 8017d28:	2240      	movs	r2, #64	@ 0x40
 8017d2a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8017d2c:	f7f6 f9ea 	bl	800e104 <HAL_GetTick>
 8017d30:	0003      	movs	r3, r0
 8017d32:	22c0      	movs	r2, #192	@ 0xc0
 8017d34:	00d1      	lsls	r1, r2, #3
 8017d36:	6878      	ldr	r0, [r7, #4]
 8017d38:	9300      	str	r3, [sp, #0]
 8017d3a:	2364      	movs	r3, #100	@ 0x64
 8017d3c:	2200      	movs	r2, #0
 8017d3e:	f7ff fe6d 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 8017d42:	1e03      	subs	r3, r0, #0
 8017d44:	d002      	beq.n	8017d4c <SPI_AbortRx_ISR+0xa4>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	2240      	movs	r2, #64	@ 0x40
 8017d4a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8017d4c:	687b      	ldr	r3, [r7, #4]
 8017d4e:	225d      	movs	r2, #93	@ 0x5d
 8017d50:	2107      	movs	r1, #7
 8017d52:	5499      	strb	r1, [r3, r2]
}
 8017d54:	46c0      	nop			@ (mov r8, r8)
 8017d56:	46bd      	mov	sp, r7
 8017d58:	b004      	add	sp, #16
 8017d5a:	bd80      	pop	{r7, pc}
 8017d5c:	20000000 	.word	0x20000000
 8017d60:	00005dc0 	.word	0x00005dc0

08017d64 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8017d64:	b580      	push	{r7, lr}
 8017d66:	b086      	sub	sp, #24
 8017d68:	af02      	add	r7, sp, #8
 8017d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8017d6c:	4b4a      	ldr	r3, [pc, #296]	@ (8017e98 <SPI_AbortTx_ISR+0x134>)
 8017d6e:	681b      	ldr	r3, [r3, #0]
 8017d70:	494a      	ldr	r1, [pc, #296]	@ (8017e9c <SPI_AbortTx_ISR+0x138>)
 8017d72:	0018      	movs	r0, r3
 8017d74:	f7e8 f9ee 	bl	8000154 <__udivsi3>
 8017d78:	0003      	movs	r3, r0
 8017d7a:	001a      	movs	r2, r3
 8017d7c:	2364      	movs	r3, #100	@ 0x64
 8017d7e:	4353      	muls	r3, r2
 8017d80:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	681b      	ldr	r3, [r3, #0]
 8017d86:	685a      	ldr	r2, [r3, #4]
 8017d88:	687b      	ldr	r3, [r7, #4]
 8017d8a:	681b      	ldr	r3, [r3, #0]
 8017d8c:	2180      	movs	r1, #128	@ 0x80
 8017d8e:	438a      	bics	r2, r1
 8017d90:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8017d92:	68fb      	ldr	r3, [r7, #12]
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	d106      	bne.n	8017da6 <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017d98:	687b      	ldr	r3, [r7, #4]
 8017d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017d9c:	2240      	movs	r2, #64	@ 0x40
 8017d9e:	431a      	orrs	r2, r3
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8017da4:	e009      	b.n	8017dba <SPI_AbortTx_ISR+0x56>
    }
    count--;
 8017da6:	68fb      	ldr	r3, [r7, #12]
 8017da8:	3b01      	subs	r3, #1
 8017daa:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	681b      	ldr	r3, [r3, #0]
 8017db0:	685b      	ldr	r3, [r3, #4]
 8017db2:	2280      	movs	r2, #128	@ 0x80
 8017db4:	4013      	ands	r3, r2
 8017db6:	2b80      	cmp	r3, #128	@ 0x80
 8017db8:	d0eb      	beq.n	8017d92 <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017dba:	f7f6 f9a3 	bl	800e104 <HAL_GetTick>
 8017dbe:	0002      	movs	r2, r0
 8017dc0:	687b      	ldr	r3, [r7, #4]
 8017dc2:	2164      	movs	r1, #100	@ 0x64
 8017dc4:	0018      	movs	r0, r3
 8017dc6:	f7ff ff29 	bl	8017c1c <SPI_EndRxTxTransaction>
 8017dca:	1e03      	subs	r3, r0, #0
 8017dcc:	d002      	beq.n	8017dd4 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017dce:	687b      	ldr	r3, [r7, #4]
 8017dd0:	2240      	movs	r2, #64	@ 0x40
 8017dd2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8017dd4:	687b      	ldr	r3, [r7, #4]
 8017dd6:	681b      	ldr	r3, [r3, #0]
 8017dd8:	681a      	ldr	r2, [r3, #0]
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	681b      	ldr	r3, [r3, #0]
 8017dde:	2140      	movs	r1, #64	@ 0x40
 8017de0:	438a      	bics	r2, r1
 8017de2:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8017de4:	f7f6 f98e 	bl	800e104 <HAL_GetTick>
 8017de8:	0003      	movs	r3, r0
 8017dea:	22c0      	movs	r2, #192	@ 0xc0
 8017dec:	00d1      	lsls	r1, r2, #3
 8017dee:	6878      	ldr	r0, [r7, #4]
 8017df0:	9300      	str	r3, [sp, #0]
 8017df2:	2364      	movs	r3, #100	@ 0x64
 8017df4:	2200      	movs	r2, #0
 8017df6:	f7ff fe11 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 8017dfa:	1e03      	subs	r3, r0, #0
 8017dfc:	d002      	beq.n	8017e04 <SPI_AbortTx_ISR+0xa0>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	2240      	movs	r2, #64	@ 0x40
 8017e02:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8017e04:	687b      	ldr	r3, [r7, #4]
 8017e06:	681b      	ldr	r3, [r3, #0]
 8017e08:	685b      	ldr	r3, [r3, #4]
 8017e0a:	2240      	movs	r2, #64	@ 0x40
 8017e0c:	4013      	ands	r3, r2
 8017e0e:	2b40      	cmp	r3, #64	@ 0x40
 8017e10:	d13a      	bne.n	8017e88 <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8017e12:	687b      	ldr	r3, [r7, #4]
 8017e14:	681b      	ldr	r3, [r3, #0]
 8017e16:	685a      	ldr	r2, [r3, #4]
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	2140      	movs	r1, #64	@ 0x40
 8017e1e:	438a      	bics	r2, r1
 8017e20:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8017e22:	68fb      	ldr	r3, [r7, #12]
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d106      	bne.n	8017e36 <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017e28:	687b      	ldr	r3, [r7, #4]
 8017e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017e2c:	2240      	movs	r2, #64	@ 0x40
 8017e2e:	431a      	orrs	r2, r3
 8017e30:	687b      	ldr	r3, [r7, #4]
 8017e32:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8017e34:	e009      	b.n	8017e4a <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 8017e36:	68fb      	ldr	r3, [r7, #12]
 8017e38:	3b01      	subs	r3, #1
 8017e3a:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8017e3c:	687b      	ldr	r3, [r7, #4]
 8017e3e:	681b      	ldr	r3, [r3, #0]
 8017e40:	685b      	ldr	r3, [r3, #4]
 8017e42:	2240      	movs	r2, #64	@ 0x40
 8017e44:	4013      	ands	r3, r2
 8017e46:	2b40      	cmp	r3, #64	@ 0x40
 8017e48:	d0eb      	beq.n	8017e22 <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017e4a:	f7f6 f95b 	bl	800e104 <HAL_GetTick>
 8017e4e:	0003      	movs	r3, r0
 8017e50:	6878      	ldr	r0, [r7, #4]
 8017e52:	9300      	str	r3, [sp, #0]
 8017e54:	2364      	movs	r3, #100	@ 0x64
 8017e56:	2200      	movs	r2, #0
 8017e58:	2180      	movs	r1, #128	@ 0x80
 8017e5a:	f7ff fd51 	bl	8017900 <SPI_WaitFlagStateUntilTimeout>
 8017e5e:	1e03      	subs	r3, r0, #0
 8017e60:	d002      	beq.n	8017e68 <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	2240      	movs	r2, #64	@ 0x40
 8017e66:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8017e68:	f7f6 f94c 	bl	800e104 <HAL_GetTick>
 8017e6c:	0003      	movs	r3, r0
 8017e6e:	22c0      	movs	r2, #192	@ 0xc0
 8017e70:	00d1      	lsls	r1, r2, #3
 8017e72:	6878      	ldr	r0, [r7, #4]
 8017e74:	9300      	str	r3, [sp, #0]
 8017e76:	2364      	movs	r3, #100	@ 0x64
 8017e78:	2200      	movs	r2, #0
 8017e7a:	f7ff fdcf 	bl	8017a1c <SPI_WaitFifoStateUntilTimeout>
 8017e7e:	1e03      	subs	r3, r0, #0
 8017e80:	d002      	beq.n	8017e88 <SPI_AbortTx_ISR+0x124>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	2240      	movs	r2, #64	@ 0x40
 8017e86:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8017e88:	687b      	ldr	r3, [r7, #4]
 8017e8a:	225d      	movs	r2, #93	@ 0x5d
 8017e8c:	2107      	movs	r1, #7
 8017e8e:	5499      	strb	r1, [r3, r2]
}
 8017e90:	46c0      	nop			@ (mov r8, r8)
 8017e92:	46bd      	mov	sp, r7
 8017e94:	b004      	add	sp, #16
 8017e96:	bd80      	pop	{r7, pc}
 8017e98:	20000000 	.word	0x20000000
 8017e9c:	00005dc0 	.word	0x00005dc0

08017ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8017ea0:	b580      	push	{r7, lr}
 8017ea2:	b082      	sub	sp, #8
 8017ea4:	af00      	add	r7, sp, #0
 8017ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d101      	bne.n	8017eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8017eae:	2301      	movs	r3, #1
 8017eb0:	e04a      	b.n	8017f48 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8017eb2:	687b      	ldr	r3, [r7, #4]
 8017eb4:	223d      	movs	r2, #61	@ 0x3d
 8017eb6:	5c9b      	ldrb	r3, [r3, r2]
 8017eb8:	b2db      	uxtb	r3, r3
 8017eba:	2b00      	cmp	r3, #0
 8017ebc:	d107      	bne.n	8017ece <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8017ebe:	687b      	ldr	r3, [r7, #4]
 8017ec0:	223c      	movs	r2, #60	@ 0x3c
 8017ec2:	2100      	movs	r1, #0
 8017ec4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	0018      	movs	r0, r3
 8017eca:	f7ec ff91 	bl	8004df0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017ece:	687b      	ldr	r3, [r7, #4]
 8017ed0:	223d      	movs	r2, #61	@ 0x3d
 8017ed2:	2102      	movs	r1, #2
 8017ed4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	681a      	ldr	r2, [r3, #0]
 8017eda:	687b      	ldr	r3, [r7, #4]
 8017edc:	3304      	adds	r3, #4
 8017ede:	0019      	movs	r1, r3
 8017ee0:	0010      	movs	r0, r2
 8017ee2:	f000 ff67 	bl	8018db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	2248      	movs	r2, #72	@ 0x48
 8017eea:	2101      	movs	r1, #1
 8017eec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017eee:	687b      	ldr	r3, [r7, #4]
 8017ef0:	223e      	movs	r2, #62	@ 0x3e
 8017ef2:	2101      	movs	r1, #1
 8017ef4:	5499      	strb	r1, [r3, r2]
 8017ef6:	687b      	ldr	r3, [r7, #4]
 8017ef8:	223f      	movs	r2, #63	@ 0x3f
 8017efa:	2101      	movs	r1, #1
 8017efc:	5499      	strb	r1, [r3, r2]
 8017efe:	687b      	ldr	r3, [r7, #4]
 8017f00:	2240      	movs	r2, #64	@ 0x40
 8017f02:	2101      	movs	r1, #1
 8017f04:	5499      	strb	r1, [r3, r2]
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	2241      	movs	r2, #65	@ 0x41
 8017f0a:	2101      	movs	r1, #1
 8017f0c:	5499      	strb	r1, [r3, r2]
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	2242      	movs	r2, #66	@ 0x42
 8017f12:	2101      	movs	r1, #1
 8017f14:	5499      	strb	r1, [r3, r2]
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	2243      	movs	r2, #67	@ 0x43
 8017f1a:	2101      	movs	r1, #1
 8017f1c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	2244      	movs	r2, #68	@ 0x44
 8017f22:	2101      	movs	r1, #1
 8017f24:	5499      	strb	r1, [r3, r2]
 8017f26:	687b      	ldr	r3, [r7, #4]
 8017f28:	2245      	movs	r2, #69	@ 0x45
 8017f2a:	2101      	movs	r1, #1
 8017f2c:	5499      	strb	r1, [r3, r2]
 8017f2e:	687b      	ldr	r3, [r7, #4]
 8017f30:	2246      	movs	r2, #70	@ 0x46
 8017f32:	2101      	movs	r1, #1
 8017f34:	5499      	strb	r1, [r3, r2]
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	2247      	movs	r2, #71	@ 0x47
 8017f3a:	2101      	movs	r1, #1
 8017f3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	223d      	movs	r2, #61	@ 0x3d
 8017f42:	2101      	movs	r1, #1
 8017f44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8017f46:	2300      	movs	r3, #0
}
 8017f48:	0018      	movs	r0, r3
 8017f4a:	46bd      	mov	sp, r7
 8017f4c:	b002      	add	sp, #8
 8017f4e:	bd80      	pop	{r7, pc}

08017f50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8017f50:	b580      	push	{r7, lr}
 8017f52:	b082      	sub	sp, #8
 8017f54:	af00      	add	r7, sp, #0
 8017f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	2b00      	cmp	r3, #0
 8017f5c:	d101      	bne.n	8017f62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8017f5e:	2301      	movs	r3, #1
 8017f60:	e04a      	b.n	8017ff8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	223d      	movs	r2, #61	@ 0x3d
 8017f66:	5c9b      	ldrb	r3, [r3, r2]
 8017f68:	b2db      	uxtb	r3, r3
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d107      	bne.n	8017f7e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8017f6e:	687b      	ldr	r3, [r7, #4]
 8017f70:	223c      	movs	r2, #60	@ 0x3c
 8017f72:	2100      	movs	r1, #0
 8017f74:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	0018      	movs	r0, r3
 8017f7a:	f000 f841 	bl	8018000 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017f7e:	687b      	ldr	r3, [r7, #4]
 8017f80:	223d      	movs	r2, #61	@ 0x3d
 8017f82:	2102      	movs	r1, #2
 8017f84:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8017f86:	687b      	ldr	r3, [r7, #4]
 8017f88:	681a      	ldr	r2, [r3, #0]
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	3304      	adds	r3, #4
 8017f8e:	0019      	movs	r1, r3
 8017f90:	0010      	movs	r0, r2
 8017f92:	f000 ff0f 	bl	8018db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017f96:	687b      	ldr	r3, [r7, #4]
 8017f98:	2248      	movs	r2, #72	@ 0x48
 8017f9a:	2101      	movs	r1, #1
 8017f9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017f9e:	687b      	ldr	r3, [r7, #4]
 8017fa0:	223e      	movs	r2, #62	@ 0x3e
 8017fa2:	2101      	movs	r1, #1
 8017fa4:	5499      	strb	r1, [r3, r2]
 8017fa6:	687b      	ldr	r3, [r7, #4]
 8017fa8:	223f      	movs	r2, #63	@ 0x3f
 8017faa:	2101      	movs	r1, #1
 8017fac:	5499      	strb	r1, [r3, r2]
 8017fae:	687b      	ldr	r3, [r7, #4]
 8017fb0:	2240      	movs	r2, #64	@ 0x40
 8017fb2:	2101      	movs	r1, #1
 8017fb4:	5499      	strb	r1, [r3, r2]
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	2241      	movs	r2, #65	@ 0x41
 8017fba:	2101      	movs	r1, #1
 8017fbc:	5499      	strb	r1, [r3, r2]
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	2242      	movs	r2, #66	@ 0x42
 8017fc2:	2101      	movs	r1, #1
 8017fc4:	5499      	strb	r1, [r3, r2]
 8017fc6:	687b      	ldr	r3, [r7, #4]
 8017fc8:	2243      	movs	r2, #67	@ 0x43
 8017fca:	2101      	movs	r1, #1
 8017fcc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017fce:	687b      	ldr	r3, [r7, #4]
 8017fd0:	2244      	movs	r2, #68	@ 0x44
 8017fd2:	2101      	movs	r1, #1
 8017fd4:	5499      	strb	r1, [r3, r2]
 8017fd6:	687b      	ldr	r3, [r7, #4]
 8017fd8:	2245      	movs	r2, #69	@ 0x45
 8017fda:	2101      	movs	r1, #1
 8017fdc:	5499      	strb	r1, [r3, r2]
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	2246      	movs	r2, #70	@ 0x46
 8017fe2:	2101      	movs	r1, #1
 8017fe4:	5499      	strb	r1, [r3, r2]
 8017fe6:	687b      	ldr	r3, [r7, #4]
 8017fe8:	2247      	movs	r2, #71	@ 0x47
 8017fea:	2101      	movs	r1, #1
 8017fec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	223d      	movs	r2, #61	@ 0x3d
 8017ff2:	2101      	movs	r1, #1
 8017ff4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8017ff6:	2300      	movs	r3, #0
}
 8017ff8:	0018      	movs	r0, r3
 8017ffa:	46bd      	mov	sp, r7
 8017ffc:	b002      	add	sp, #8
 8017ffe:	bd80      	pop	{r7, pc}

08018000 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8018000:	b580      	push	{r7, lr}
 8018002:	b082      	sub	sp, #8
 8018004:	af00      	add	r7, sp, #0
 8018006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8018008:	46c0      	nop			@ (mov r8, r8)
 801800a:	46bd      	mov	sp, r7
 801800c:	b002      	add	sp, #8
 801800e:	bd80      	pop	{r7, pc}

08018010 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8018010:	b580      	push	{r7, lr}
 8018012:	b086      	sub	sp, #24
 8018014:	af00      	add	r7, sp, #0
 8018016:	60f8      	str	r0, [r7, #12]
 8018018:	60b9      	str	r1, [r7, #8]
 801801a:	607a      	str	r2, [r7, #4]
 801801c:	001a      	movs	r2, r3
 801801e:	1cbb      	adds	r3, r7, #2
 8018020:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8018022:	2317      	movs	r3, #23
 8018024:	18fb      	adds	r3, r7, r3
 8018026:	2200      	movs	r2, #0
 8018028:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 801802a:	68bb      	ldr	r3, [r7, #8]
 801802c:	2b00      	cmp	r3, #0
 801802e:	d108      	bne.n	8018042 <HAL_TIM_PWM_Start_DMA+0x32>
 8018030:	68fb      	ldr	r3, [r7, #12]
 8018032:	223e      	movs	r2, #62	@ 0x3e
 8018034:	5c9b      	ldrb	r3, [r3, r2]
 8018036:	b2db      	uxtb	r3, r3
 8018038:	3b02      	subs	r3, #2
 801803a:	425a      	negs	r2, r3
 801803c:	4153      	adcs	r3, r2
 801803e:	b2db      	uxtb	r3, r3
 8018040:	e037      	b.n	80180b2 <HAL_TIM_PWM_Start_DMA+0xa2>
 8018042:	68bb      	ldr	r3, [r7, #8]
 8018044:	2b04      	cmp	r3, #4
 8018046:	d108      	bne.n	801805a <HAL_TIM_PWM_Start_DMA+0x4a>
 8018048:	68fb      	ldr	r3, [r7, #12]
 801804a:	223f      	movs	r2, #63	@ 0x3f
 801804c:	5c9b      	ldrb	r3, [r3, r2]
 801804e:	b2db      	uxtb	r3, r3
 8018050:	3b02      	subs	r3, #2
 8018052:	425a      	negs	r2, r3
 8018054:	4153      	adcs	r3, r2
 8018056:	b2db      	uxtb	r3, r3
 8018058:	e02b      	b.n	80180b2 <HAL_TIM_PWM_Start_DMA+0xa2>
 801805a:	68bb      	ldr	r3, [r7, #8]
 801805c:	2b08      	cmp	r3, #8
 801805e:	d108      	bne.n	8018072 <HAL_TIM_PWM_Start_DMA+0x62>
 8018060:	68fb      	ldr	r3, [r7, #12]
 8018062:	2240      	movs	r2, #64	@ 0x40
 8018064:	5c9b      	ldrb	r3, [r3, r2]
 8018066:	b2db      	uxtb	r3, r3
 8018068:	3b02      	subs	r3, #2
 801806a:	425a      	negs	r2, r3
 801806c:	4153      	adcs	r3, r2
 801806e:	b2db      	uxtb	r3, r3
 8018070:	e01f      	b.n	80180b2 <HAL_TIM_PWM_Start_DMA+0xa2>
 8018072:	68bb      	ldr	r3, [r7, #8]
 8018074:	2b0c      	cmp	r3, #12
 8018076:	d108      	bne.n	801808a <HAL_TIM_PWM_Start_DMA+0x7a>
 8018078:	68fb      	ldr	r3, [r7, #12]
 801807a:	2241      	movs	r2, #65	@ 0x41
 801807c:	5c9b      	ldrb	r3, [r3, r2]
 801807e:	b2db      	uxtb	r3, r3
 8018080:	3b02      	subs	r3, #2
 8018082:	425a      	negs	r2, r3
 8018084:	4153      	adcs	r3, r2
 8018086:	b2db      	uxtb	r3, r3
 8018088:	e013      	b.n	80180b2 <HAL_TIM_PWM_Start_DMA+0xa2>
 801808a:	68bb      	ldr	r3, [r7, #8]
 801808c:	2b10      	cmp	r3, #16
 801808e:	d108      	bne.n	80180a2 <HAL_TIM_PWM_Start_DMA+0x92>
 8018090:	68fb      	ldr	r3, [r7, #12]
 8018092:	2242      	movs	r2, #66	@ 0x42
 8018094:	5c9b      	ldrb	r3, [r3, r2]
 8018096:	b2db      	uxtb	r3, r3
 8018098:	3b02      	subs	r3, #2
 801809a:	425a      	negs	r2, r3
 801809c:	4153      	adcs	r3, r2
 801809e:	b2db      	uxtb	r3, r3
 80180a0:	e007      	b.n	80180b2 <HAL_TIM_PWM_Start_DMA+0xa2>
 80180a2:	68fb      	ldr	r3, [r7, #12]
 80180a4:	2243      	movs	r2, #67	@ 0x43
 80180a6:	5c9b      	ldrb	r3, [r3, r2]
 80180a8:	b2db      	uxtb	r3, r3
 80180aa:	3b02      	subs	r3, #2
 80180ac:	425a      	negs	r2, r3
 80180ae:	4153      	adcs	r3, r2
 80180b0:	b2db      	uxtb	r3, r3
 80180b2:	2b00      	cmp	r3, #0
 80180b4:	d001      	beq.n	80180ba <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 80180b6:	2302      	movs	r3, #2
 80180b8:	e18e      	b.n	80183d8 <HAL_TIM_PWM_Start_DMA+0x3c8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80180ba:	68bb      	ldr	r3, [r7, #8]
 80180bc:	2b00      	cmp	r3, #0
 80180be:	d108      	bne.n	80180d2 <HAL_TIM_PWM_Start_DMA+0xc2>
 80180c0:	68fb      	ldr	r3, [r7, #12]
 80180c2:	223e      	movs	r2, #62	@ 0x3e
 80180c4:	5c9b      	ldrb	r3, [r3, r2]
 80180c6:	b2db      	uxtb	r3, r3
 80180c8:	3b01      	subs	r3, #1
 80180ca:	425a      	negs	r2, r3
 80180cc:	4153      	adcs	r3, r2
 80180ce:	b2db      	uxtb	r3, r3
 80180d0:	e037      	b.n	8018142 <HAL_TIM_PWM_Start_DMA+0x132>
 80180d2:	68bb      	ldr	r3, [r7, #8]
 80180d4:	2b04      	cmp	r3, #4
 80180d6:	d108      	bne.n	80180ea <HAL_TIM_PWM_Start_DMA+0xda>
 80180d8:	68fb      	ldr	r3, [r7, #12]
 80180da:	223f      	movs	r2, #63	@ 0x3f
 80180dc:	5c9b      	ldrb	r3, [r3, r2]
 80180de:	b2db      	uxtb	r3, r3
 80180e0:	3b01      	subs	r3, #1
 80180e2:	425a      	negs	r2, r3
 80180e4:	4153      	adcs	r3, r2
 80180e6:	b2db      	uxtb	r3, r3
 80180e8:	e02b      	b.n	8018142 <HAL_TIM_PWM_Start_DMA+0x132>
 80180ea:	68bb      	ldr	r3, [r7, #8]
 80180ec:	2b08      	cmp	r3, #8
 80180ee:	d108      	bne.n	8018102 <HAL_TIM_PWM_Start_DMA+0xf2>
 80180f0:	68fb      	ldr	r3, [r7, #12]
 80180f2:	2240      	movs	r2, #64	@ 0x40
 80180f4:	5c9b      	ldrb	r3, [r3, r2]
 80180f6:	b2db      	uxtb	r3, r3
 80180f8:	3b01      	subs	r3, #1
 80180fa:	425a      	negs	r2, r3
 80180fc:	4153      	adcs	r3, r2
 80180fe:	b2db      	uxtb	r3, r3
 8018100:	e01f      	b.n	8018142 <HAL_TIM_PWM_Start_DMA+0x132>
 8018102:	68bb      	ldr	r3, [r7, #8]
 8018104:	2b0c      	cmp	r3, #12
 8018106:	d108      	bne.n	801811a <HAL_TIM_PWM_Start_DMA+0x10a>
 8018108:	68fb      	ldr	r3, [r7, #12]
 801810a:	2241      	movs	r2, #65	@ 0x41
 801810c:	5c9b      	ldrb	r3, [r3, r2]
 801810e:	b2db      	uxtb	r3, r3
 8018110:	3b01      	subs	r3, #1
 8018112:	425a      	negs	r2, r3
 8018114:	4153      	adcs	r3, r2
 8018116:	b2db      	uxtb	r3, r3
 8018118:	e013      	b.n	8018142 <HAL_TIM_PWM_Start_DMA+0x132>
 801811a:	68bb      	ldr	r3, [r7, #8]
 801811c:	2b10      	cmp	r3, #16
 801811e:	d108      	bne.n	8018132 <HAL_TIM_PWM_Start_DMA+0x122>
 8018120:	68fb      	ldr	r3, [r7, #12]
 8018122:	2242      	movs	r2, #66	@ 0x42
 8018124:	5c9b      	ldrb	r3, [r3, r2]
 8018126:	b2db      	uxtb	r3, r3
 8018128:	3b01      	subs	r3, #1
 801812a:	425a      	negs	r2, r3
 801812c:	4153      	adcs	r3, r2
 801812e:	b2db      	uxtb	r3, r3
 8018130:	e007      	b.n	8018142 <HAL_TIM_PWM_Start_DMA+0x132>
 8018132:	68fb      	ldr	r3, [r7, #12]
 8018134:	2243      	movs	r2, #67	@ 0x43
 8018136:	5c9b      	ldrb	r3, [r3, r2]
 8018138:	b2db      	uxtb	r3, r3
 801813a:	3b01      	subs	r3, #1
 801813c:	425a      	negs	r2, r3
 801813e:	4153      	adcs	r3, r2
 8018140:	b2db      	uxtb	r3, r3
 8018142:	2b00      	cmp	r3, #0
 8018144:	d035      	beq.n	80181b2 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8018146:	687b      	ldr	r3, [r7, #4]
 8018148:	2b00      	cmp	r3, #0
 801814a:	d003      	beq.n	8018154 <HAL_TIM_PWM_Start_DMA+0x144>
 801814c:	1cbb      	adds	r3, r7, #2
 801814e:	881b      	ldrh	r3, [r3, #0]
 8018150:	2b00      	cmp	r3, #0
 8018152:	d101      	bne.n	8018158 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8018154:	2301      	movs	r3, #1
 8018156:	e13f      	b.n	80183d8 <HAL_TIM_PWM_Start_DMA+0x3c8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8018158:	68bb      	ldr	r3, [r7, #8]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d104      	bne.n	8018168 <HAL_TIM_PWM_Start_DMA+0x158>
 801815e:	68fb      	ldr	r3, [r7, #12]
 8018160:	223e      	movs	r2, #62	@ 0x3e
 8018162:	2102      	movs	r1, #2
 8018164:	5499      	strb	r1, [r3, r2]
 8018166:	e026      	b.n	80181b6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8018168:	68bb      	ldr	r3, [r7, #8]
 801816a:	2b04      	cmp	r3, #4
 801816c:	d104      	bne.n	8018178 <HAL_TIM_PWM_Start_DMA+0x168>
 801816e:	68fb      	ldr	r3, [r7, #12]
 8018170:	223f      	movs	r2, #63	@ 0x3f
 8018172:	2102      	movs	r1, #2
 8018174:	5499      	strb	r1, [r3, r2]
 8018176:	e01e      	b.n	80181b6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8018178:	68bb      	ldr	r3, [r7, #8]
 801817a:	2b08      	cmp	r3, #8
 801817c:	d104      	bne.n	8018188 <HAL_TIM_PWM_Start_DMA+0x178>
 801817e:	68fb      	ldr	r3, [r7, #12]
 8018180:	2240      	movs	r2, #64	@ 0x40
 8018182:	2102      	movs	r1, #2
 8018184:	5499      	strb	r1, [r3, r2]
 8018186:	e016      	b.n	80181b6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8018188:	68bb      	ldr	r3, [r7, #8]
 801818a:	2b0c      	cmp	r3, #12
 801818c:	d104      	bne.n	8018198 <HAL_TIM_PWM_Start_DMA+0x188>
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	2241      	movs	r2, #65	@ 0x41
 8018192:	2102      	movs	r1, #2
 8018194:	5499      	strb	r1, [r3, r2]
 8018196:	e00e      	b.n	80181b6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8018198:	68bb      	ldr	r3, [r7, #8]
 801819a:	2b10      	cmp	r3, #16
 801819c:	d104      	bne.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x198>
 801819e:	68fb      	ldr	r3, [r7, #12]
 80181a0:	2242      	movs	r2, #66	@ 0x42
 80181a2:	2102      	movs	r1, #2
 80181a4:	5499      	strb	r1, [r3, r2]
 80181a6:	e006      	b.n	80181b6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80181a8:	68fb      	ldr	r3, [r7, #12]
 80181aa:	2243      	movs	r2, #67	@ 0x43
 80181ac:	2102      	movs	r1, #2
 80181ae:	5499      	strb	r1, [r3, r2]
 80181b0:	e001      	b.n	80181b6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 80181b2:	2301      	movs	r3, #1
 80181b4:	e110      	b.n	80183d8 <HAL_TIM_PWM_Start_DMA+0x3c8>
  }

  switch (Channel)
 80181b6:	68bb      	ldr	r3, [r7, #8]
 80181b8:	2b0c      	cmp	r3, #12
 80181ba:	d100      	bne.n	80181be <HAL_TIM_PWM_Start_DMA+0x1ae>
 80181bc:	e080      	b.n	80182c0 <HAL_TIM_PWM_Start_DMA+0x2b0>
 80181be:	68bb      	ldr	r3, [r7, #8]
 80181c0:	2b0c      	cmp	r3, #12
 80181c2:	d900      	bls.n	80181c6 <HAL_TIM_PWM_Start_DMA+0x1b6>
 80181c4:	e0a1      	b.n	801830a <HAL_TIM_PWM_Start_DMA+0x2fa>
 80181c6:	68bb      	ldr	r3, [r7, #8]
 80181c8:	2b08      	cmp	r3, #8
 80181ca:	d054      	beq.n	8018276 <HAL_TIM_PWM_Start_DMA+0x266>
 80181cc:	68bb      	ldr	r3, [r7, #8]
 80181ce:	2b08      	cmp	r3, #8
 80181d0:	d900      	bls.n	80181d4 <HAL_TIM_PWM_Start_DMA+0x1c4>
 80181d2:	e09a      	b.n	801830a <HAL_TIM_PWM_Start_DMA+0x2fa>
 80181d4:	68bb      	ldr	r3, [r7, #8]
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d003      	beq.n	80181e2 <HAL_TIM_PWM_Start_DMA+0x1d2>
 80181da:	68bb      	ldr	r3, [r7, #8]
 80181dc:	2b04      	cmp	r3, #4
 80181de:	d025      	beq.n	801822c <HAL_TIM_PWM_Start_DMA+0x21c>
 80181e0:	e093      	b.n	801830a <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80181e2:	68fb      	ldr	r3, [r7, #12]
 80181e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80181e6:	4a7e      	ldr	r2, [pc, #504]	@ (80183e0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80181e8:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80181ea:	68fb      	ldr	r3, [r7, #12]
 80181ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80181ee:	4a7d      	ldr	r2, [pc, #500]	@ (80183e4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80181f0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80181f2:	68fb      	ldr	r3, [r7, #12]
 80181f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80181f6:	4a7c      	ldr	r2, [pc, #496]	@ (80183e8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80181f8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80181fa:	68fb      	ldr	r3, [r7, #12]
 80181fc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80181fe:	6879      	ldr	r1, [r7, #4]
 8018200:	68fb      	ldr	r3, [r7, #12]
 8018202:	681b      	ldr	r3, [r3, #0]
 8018204:	3334      	adds	r3, #52	@ 0x34
 8018206:	001a      	movs	r2, r3
 8018208:	1cbb      	adds	r3, r7, #2
 801820a:	881b      	ldrh	r3, [r3, #0]
 801820c:	f7f7 fdf6 	bl	800fdfc <HAL_DMA_Start_IT>
 8018210:	1e03      	subs	r3, r0, #0
 8018212:	d001      	beq.n	8018218 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8018214:	2301      	movs	r3, #1
 8018216:	e0df      	b.n	80183d8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8018218:	68fb      	ldr	r3, [r7, #12]
 801821a:	681b      	ldr	r3, [r3, #0]
 801821c:	68da      	ldr	r2, [r3, #12]
 801821e:	68fb      	ldr	r3, [r7, #12]
 8018220:	681b      	ldr	r3, [r3, #0]
 8018222:	2180      	movs	r1, #128	@ 0x80
 8018224:	0089      	lsls	r1, r1, #2
 8018226:	430a      	orrs	r2, r1
 8018228:	60da      	str	r2, [r3, #12]
      break;
 801822a:	e073      	b.n	8018314 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801822c:	68fb      	ldr	r3, [r7, #12]
 801822e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018230:	4a6b      	ldr	r2, [pc, #428]	@ (80183e0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8018232:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8018234:	68fb      	ldr	r3, [r7, #12]
 8018236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018238:	4a6a      	ldr	r2, [pc, #424]	@ (80183e4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801823a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 801823c:	68fb      	ldr	r3, [r7, #12]
 801823e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018240:	4a69      	ldr	r2, [pc, #420]	@ (80183e8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8018242:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8018244:	68fb      	ldr	r3, [r7, #12]
 8018246:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8018248:	6879      	ldr	r1, [r7, #4]
 801824a:	68fb      	ldr	r3, [r7, #12]
 801824c:	681b      	ldr	r3, [r3, #0]
 801824e:	3338      	adds	r3, #56	@ 0x38
 8018250:	001a      	movs	r2, r3
 8018252:	1cbb      	adds	r3, r7, #2
 8018254:	881b      	ldrh	r3, [r3, #0]
 8018256:	f7f7 fdd1 	bl	800fdfc <HAL_DMA_Start_IT>
 801825a:	1e03      	subs	r3, r0, #0
 801825c:	d001      	beq.n	8018262 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801825e:	2301      	movs	r3, #1
 8018260:	e0ba      	b.n	80183d8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8018262:	68fb      	ldr	r3, [r7, #12]
 8018264:	681b      	ldr	r3, [r3, #0]
 8018266:	68da      	ldr	r2, [r3, #12]
 8018268:	68fb      	ldr	r3, [r7, #12]
 801826a:	681b      	ldr	r3, [r3, #0]
 801826c:	2180      	movs	r1, #128	@ 0x80
 801826e:	00c9      	lsls	r1, r1, #3
 8018270:	430a      	orrs	r2, r1
 8018272:	60da      	str	r2, [r3, #12]
      break;
 8018274:	e04e      	b.n	8018314 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8018276:	68fb      	ldr	r3, [r7, #12]
 8018278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801827a:	4a59      	ldr	r2, [pc, #356]	@ (80183e0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801827c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801827e:	68fb      	ldr	r3, [r7, #12]
 8018280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018282:	4a58      	ldr	r2, [pc, #352]	@ (80183e4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8018284:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8018286:	68fb      	ldr	r3, [r7, #12]
 8018288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801828a:	4a57      	ldr	r2, [pc, #348]	@ (80183e8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801828c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 801828e:	68fb      	ldr	r3, [r7, #12]
 8018290:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8018292:	6879      	ldr	r1, [r7, #4]
 8018294:	68fb      	ldr	r3, [r7, #12]
 8018296:	681b      	ldr	r3, [r3, #0]
 8018298:	333c      	adds	r3, #60	@ 0x3c
 801829a:	001a      	movs	r2, r3
 801829c:	1cbb      	adds	r3, r7, #2
 801829e:	881b      	ldrh	r3, [r3, #0]
 80182a0:	f7f7 fdac 	bl	800fdfc <HAL_DMA_Start_IT>
 80182a4:	1e03      	subs	r3, r0, #0
 80182a6:	d001      	beq.n	80182ac <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80182a8:	2301      	movs	r3, #1
 80182aa:	e095      	b.n	80183d8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80182ac:	68fb      	ldr	r3, [r7, #12]
 80182ae:	681b      	ldr	r3, [r3, #0]
 80182b0:	68da      	ldr	r2, [r3, #12]
 80182b2:	68fb      	ldr	r3, [r7, #12]
 80182b4:	681b      	ldr	r3, [r3, #0]
 80182b6:	2180      	movs	r1, #128	@ 0x80
 80182b8:	0109      	lsls	r1, r1, #4
 80182ba:	430a      	orrs	r2, r1
 80182bc:	60da      	str	r2, [r3, #12]
      break;
 80182be:	e029      	b.n	8018314 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80182c0:	68fb      	ldr	r3, [r7, #12]
 80182c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80182c4:	4a46      	ldr	r2, [pc, #280]	@ (80183e0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80182c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80182c8:	68fb      	ldr	r3, [r7, #12]
 80182ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80182cc:	4a45      	ldr	r2, [pc, #276]	@ (80183e4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80182ce:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80182d0:	68fb      	ldr	r3, [r7, #12]
 80182d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80182d4:	4a44      	ldr	r2, [pc, #272]	@ (80183e8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80182d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80182d8:	68fb      	ldr	r3, [r7, #12]
 80182da:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80182dc:	6879      	ldr	r1, [r7, #4]
 80182de:	68fb      	ldr	r3, [r7, #12]
 80182e0:	681b      	ldr	r3, [r3, #0]
 80182e2:	3340      	adds	r3, #64	@ 0x40
 80182e4:	001a      	movs	r2, r3
 80182e6:	1cbb      	adds	r3, r7, #2
 80182e8:	881b      	ldrh	r3, [r3, #0]
 80182ea:	f7f7 fd87 	bl	800fdfc <HAL_DMA_Start_IT>
 80182ee:	1e03      	subs	r3, r0, #0
 80182f0:	d001      	beq.n	80182f6 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80182f2:	2301      	movs	r3, #1
 80182f4:	e070      	b.n	80183d8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80182f6:	68fb      	ldr	r3, [r7, #12]
 80182f8:	681b      	ldr	r3, [r3, #0]
 80182fa:	68da      	ldr	r2, [r3, #12]
 80182fc:	68fb      	ldr	r3, [r7, #12]
 80182fe:	681b      	ldr	r3, [r3, #0]
 8018300:	2180      	movs	r1, #128	@ 0x80
 8018302:	0149      	lsls	r1, r1, #5
 8018304:	430a      	orrs	r2, r1
 8018306:	60da      	str	r2, [r3, #12]
      break;
 8018308:	e004      	b.n	8018314 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 801830a:	2317      	movs	r3, #23
 801830c:	18fb      	adds	r3, r7, r3
 801830e:	2201      	movs	r2, #1
 8018310:	701a      	strb	r2, [r3, #0]
      break;
 8018312:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8018314:	2317      	movs	r3, #23
 8018316:	18fb      	adds	r3, r7, r3
 8018318:	781b      	ldrb	r3, [r3, #0]
 801831a:	2b00      	cmp	r3, #0
 801831c:	d159      	bne.n	80183d2 <HAL_TIM_PWM_Start_DMA+0x3c2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801831e:	68fb      	ldr	r3, [r7, #12]
 8018320:	681b      	ldr	r3, [r3, #0]
 8018322:	68b9      	ldr	r1, [r7, #8]
 8018324:	2201      	movs	r2, #1
 8018326:	0018      	movs	r0, r3
 8018328:	f001 f8fa 	bl	8019520 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801832c:	68fb      	ldr	r3, [r7, #12]
 801832e:	681b      	ldr	r3, [r3, #0]
 8018330:	4a2e      	ldr	r2, [pc, #184]	@ (80183ec <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8018332:	4293      	cmp	r3, r2
 8018334:	d009      	beq.n	801834a <HAL_TIM_PWM_Start_DMA+0x33a>
 8018336:	68fb      	ldr	r3, [r7, #12]
 8018338:	681b      	ldr	r3, [r3, #0]
 801833a:	4a2d      	ldr	r2, [pc, #180]	@ (80183f0 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 801833c:	4293      	cmp	r3, r2
 801833e:	d004      	beq.n	801834a <HAL_TIM_PWM_Start_DMA+0x33a>
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	681b      	ldr	r3, [r3, #0]
 8018344:	4a2b      	ldr	r2, [pc, #172]	@ (80183f4 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8018346:	4293      	cmp	r3, r2
 8018348:	d101      	bne.n	801834e <HAL_TIM_PWM_Start_DMA+0x33e>
 801834a:	2301      	movs	r3, #1
 801834c:	e000      	b.n	8018350 <HAL_TIM_PWM_Start_DMA+0x340>
 801834e:	2300      	movs	r3, #0
 8018350:	2b00      	cmp	r3, #0
 8018352:	d008      	beq.n	8018366 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8018354:	68fb      	ldr	r3, [r7, #12]
 8018356:	681b      	ldr	r3, [r3, #0]
 8018358:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801835a:	68fb      	ldr	r3, [r7, #12]
 801835c:	681b      	ldr	r3, [r3, #0]
 801835e:	2180      	movs	r1, #128	@ 0x80
 8018360:	0209      	lsls	r1, r1, #8
 8018362:	430a      	orrs	r2, r1
 8018364:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8018366:	68fb      	ldr	r3, [r7, #12]
 8018368:	681b      	ldr	r3, [r3, #0]
 801836a:	4a20      	ldr	r2, [pc, #128]	@ (80183ec <HAL_TIM_PWM_Start_DMA+0x3dc>)
 801836c:	4293      	cmp	r3, r2
 801836e:	d00f      	beq.n	8018390 <HAL_TIM_PWM_Start_DMA+0x380>
 8018370:	68fb      	ldr	r3, [r7, #12]
 8018372:	681a      	ldr	r2, [r3, #0]
 8018374:	2380      	movs	r3, #128	@ 0x80
 8018376:	05db      	lsls	r3, r3, #23
 8018378:	429a      	cmp	r2, r3
 801837a:	d009      	beq.n	8018390 <HAL_TIM_PWM_Start_DMA+0x380>
 801837c:	68fb      	ldr	r3, [r7, #12]
 801837e:	681b      	ldr	r3, [r3, #0]
 8018380:	4a1d      	ldr	r2, [pc, #116]	@ (80183f8 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8018382:	4293      	cmp	r3, r2
 8018384:	d004      	beq.n	8018390 <HAL_TIM_PWM_Start_DMA+0x380>
 8018386:	68fb      	ldr	r3, [r7, #12]
 8018388:	681b      	ldr	r3, [r3, #0]
 801838a:	4a19      	ldr	r2, [pc, #100]	@ (80183f0 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 801838c:	4293      	cmp	r3, r2
 801838e:	d116      	bne.n	80183be <HAL_TIM_PWM_Start_DMA+0x3ae>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8018390:	68fb      	ldr	r3, [r7, #12]
 8018392:	681b      	ldr	r3, [r3, #0]
 8018394:	689b      	ldr	r3, [r3, #8]
 8018396:	4a19      	ldr	r2, [pc, #100]	@ (80183fc <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8018398:	4013      	ands	r3, r2
 801839a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801839c:	693b      	ldr	r3, [r7, #16]
 801839e:	2b06      	cmp	r3, #6
 80183a0:	d016      	beq.n	80183d0 <HAL_TIM_PWM_Start_DMA+0x3c0>
 80183a2:	693a      	ldr	r2, [r7, #16]
 80183a4:	2380      	movs	r3, #128	@ 0x80
 80183a6:	025b      	lsls	r3, r3, #9
 80183a8:	429a      	cmp	r2, r3
 80183aa:	d011      	beq.n	80183d0 <HAL_TIM_PWM_Start_DMA+0x3c0>
      {
        __HAL_TIM_ENABLE(htim);
 80183ac:	68fb      	ldr	r3, [r7, #12]
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	681a      	ldr	r2, [r3, #0]
 80183b2:	68fb      	ldr	r3, [r7, #12]
 80183b4:	681b      	ldr	r3, [r3, #0]
 80183b6:	2101      	movs	r1, #1
 80183b8:	430a      	orrs	r2, r1
 80183ba:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80183bc:	e008      	b.n	80183d0 <HAL_TIM_PWM_Start_DMA+0x3c0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80183be:	68fb      	ldr	r3, [r7, #12]
 80183c0:	681b      	ldr	r3, [r3, #0]
 80183c2:	681a      	ldr	r2, [r3, #0]
 80183c4:	68fb      	ldr	r3, [r7, #12]
 80183c6:	681b      	ldr	r3, [r3, #0]
 80183c8:	2101      	movs	r1, #1
 80183ca:	430a      	orrs	r2, r1
 80183cc:	601a      	str	r2, [r3, #0]
 80183ce:	e000      	b.n	80183d2 <HAL_TIM_PWM_Start_DMA+0x3c2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80183d0:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 80183d2:	2317      	movs	r3, #23
 80183d4:	18fb      	adds	r3, r7, r3
 80183d6:	781b      	ldrb	r3, [r3, #0]
}
 80183d8:	0018      	movs	r0, r3
 80183da:	46bd      	mov	sp, r7
 80183dc:	b006      	add	sp, #24
 80183de:	bd80      	pop	{r7, pc}
 80183e0:	08018ca1 	.word	0x08018ca1
 80183e4:	08018d4b 	.word	0x08018d4b
 80183e8:	08018c0d 	.word	0x08018c0d
 80183ec:	40012c00 	.word	0x40012c00
 80183f0:	40014000 	.word	0x40014000
 80183f4:	40014400 	.word	0x40014400
 80183f8:	40000400 	.word	0x40000400
 80183fc:	00010007 	.word	0x00010007

08018400 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8018400:	b580      	push	{r7, lr}
 8018402:	b084      	sub	sp, #16
 8018404:	af00      	add	r7, sp, #0
 8018406:	6078      	str	r0, [r7, #4]
 8018408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801840a:	230f      	movs	r3, #15
 801840c:	18fb      	adds	r3, r7, r3
 801840e:	2200      	movs	r2, #0
 8018410:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8018412:	683b      	ldr	r3, [r7, #0]
 8018414:	2b0c      	cmp	r3, #12
 8018416:	d039      	beq.n	801848c <HAL_TIM_PWM_Stop_DMA+0x8c>
 8018418:	683b      	ldr	r3, [r7, #0]
 801841a:	2b0c      	cmp	r3, #12
 801841c:	d844      	bhi.n	80184a8 <HAL_TIM_PWM_Stop_DMA+0xa8>
 801841e:	683b      	ldr	r3, [r7, #0]
 8018420:	2b08      	cmp	r3, #8
 8018422:	d025      	beq.n	8018470 <HAL_TIM_PWM_Stop_DMA+0x70>
 8018424:	683b      	ldr	r3, [r7, #0]
 8018426:	2b08      	cmp	r3, #8
 8018428:	d83e      	bhi.n	80184a8 <HAL_TIM_PWM_Stop_DMA+0xa8>
 801842a:	683b      	ldr	r3, [r7, #0]
 801842c:	2b00      	cmp	r3, #0
 801842e:	d003      	beq.n	8018438 <HAL_TIM_PWM_Stop_DMA+0x38>
 8018430:	683b      	ldr	r3, [r7, #0]
 8018432:	2b04      	cmp	r3, #4
 8018434:	d00e      	beq.n	8018454 <HAL_TIM_PWM_Stop_DMA+0x54>
 8018436:	e037      	b.n	80184a8 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	681b      	ldr	r3, [r3, #0]
 801843c:	68da      	ldr	r2, [r3, #12]
 801843e:	687b      	ldr	r3, [r7, #4]
 8018440:	681b      	ldr	r3, [r3, #0]
 8018442:	495a      	ldr	r1, [pc, #360]	@ (80185ac <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 8018444:	400a      	ands	r2, r1
 8018446:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801844c:	0018      	movs	r0, r3
 801844e:	f7f7 fdbb 	bl	800ffc8 <HAL_DMA_Abort_IT>
      break;
 8018452:	e02e      	b.n	80184b2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	681b      	ldr	r3, [r3, #0]
 8018458:	68da      	ldr	r2, [r3, #12]
 801845a:	687b      	ldr	r3, [r7, #4]
 801845c:	681b      	ldr	r3, [r3, #0]
 801845e:	4954      	ldr	r1, [pc, #336]	@ (80185b0 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8018460:	400a      	ands	r2, r1
 8018462:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018468:	0018      	movs	r0, r3
 801846a:	f7f7 fdad 	bl	800ffc8 <HAL_DMA_Abort_IT>
      break;
 801846e:	e020      	b.n	80184b2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	681b      	ldr	r3, [r3, #0]
 8018474:	68da      	ldr	r2, [r3, #12]
 8018476:	687b      	ldr	r3, [r7, #4]
 8018478:	681b      	ldr	r3, [r3, #0]
 801847a:	494e      	ldr	r1, [pc, #312]	@ (80185b4 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 801847c:	400a      	ands	r2, r1
 801847e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8018480:	687b      	ldr	r3, [r7, #4]
 8018482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018484:	0018      	movs	r0, r3
 8018486:	f7f7 fd9f 	bl	800ffc8 <HAL_DMA_Abort_IT>
      break;
 801848a:	e012      	b.n	80184b2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	681b      	ldr	r3, [r3, #0]
 8018490:	68da      	ldr	r2, [r3, #12]
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	681b      	ldr	r3, [r3, #0]
 8018496:	4948      	ldr	r1, [pc, #288]	@ (80185b8 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8018498:	400a      	ands	r2, r1
 801849a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80184a0:	0018      	movs	r0, r3
 80184a2:	f7f7 fd91 	bl	800ffc8 <HAL_DMA_Abort_IT>
      break;
 80184a6:	e004      	b.n	80184b2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 80184a8:	230f      	movs	r3, #15
 80184aa:	18fb      	adds	r3, r7, r3
 80184ac:	2201      	movs	r2, #1
 80184ae:	701a      	strb	r2, [r3, #0]
      break;
 80184b0:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80184b2:	230f      	movs	r3, #15
 80184b4:	18fb      	adds	r3, r7, r3
 80184b6:	781b      	ldrb	r3, [r3, #0]
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d000      	beq.n	80184be <HAL_TIM_PWM_Stop_DMA+0xbe>
 80184bc:	e06e      	b.n	801859c <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	681b      	ldr	r3, [r3, #0]
 80184c2:	6839      	ldr	r1, [r7, #0]
 80184c4:	2200      	movs	r2, #0
 80184c6:	0018      	movs	r0, r3
 80184c8:	f001 f82a 	bl	8019520 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80184cc:	687b      	ldr	r3, [r7, #4]
 80184ce:	681b      	ldr	r3, [r3, #0]
 80184d0:	4a3a      	ldr	r2, [pc, #232]	@ (80185bc <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 80184d2:	4293      	cmp	r3, r2
 80184d4:	d009      	beq.n	80184ea <HAL_TIM_PWM_Stop_DMA+0xea>
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	681b      	ldr	r3, [r3, #0]
 80184da:	4a39      	ldr	r2, [pc, #228]	@ (80185c0 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 80184dc:	4293      	cmp	r3, r2
 80184de:	d004      	beq.n	80184ea <HAL_TIM_PWM_Stop_DMA+0xea>
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	681b      	ldr	r3, [r3, #0]
 80184e4:	4a37      	ldr	r2, [pc, #220]	@ (80185c4 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 80184e6:	4293      	cmp	r3, r2
 80184e8:	d101      	bne.n	80184ee <HAL_TIM_PWM_Stop_DMA+0xee>
 80184ea:	2301      	movs	r3, #1
 80184ec:	e000      	b.n	80184f0 <HAL_TIM_PWM_Stop_DMA+0xf0>
 80184ee:	2300      	movs	r3, #0
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	d013      	beq.n	801851c <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80184f4:	687b      	ldr	r3, [r7, #4]
 80184f6:	681b      	ldr	r3, [r3, #0]
 80184f8:	6a1b      	ldr	r3, [r3, #32]
 80184fa:	4a33      	ldr	r2, [pc, #204]	@ (80185c8 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80184fc:	4013      	ands	r3, r2
 80184fe:	d10d      	bne.n	801851c <HAL_TIM_PWM_Stop_DMA+0x11c>
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	681b      	ldr	r3, [r3, #0]
 8018504:	6a1b      	ldr	r3, [r3, #32]
 8018506:	4a31      	ldr	r2, [pc, #196]	@ (80185cc <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8018508:	4013      	ands	r3, r2
 801850a:	d107      	bne.n	801851c <HAL_TIM_PWM_Stop_DMA+0x11c>
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	681b      	ldr	r3, [r3, #0]
 8018510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	681b      	ldr	r3, [r3, #0]
 8018516:	492e      	ldr	r1, [pc, #184]	@ (80185d0 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8018518:	400a      	ands	r2, r1
 801851a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 801851c:	687b      	ldr	r3, [r7, #4]
 801851e:	681b      	ldr	r3, [r3, #0]
 8018520:	6a1b      	ldr	r3, [r3, #32]
 8018522:	4a29      	ldr	r2, [pc, #164]	@ (80185c8 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8018524:	4013      	ands	r3, r2
 8018526:	d10d      	bne.n	8018544 <HAL_TIM_PWM_Stop_DMA+0x144>
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	681b      	ldr	r3, [r3, #0]
 801852c:	6a1b      	ldr	r3, [r3, #32]
 801852e:	4a27      	ldr	r2, [pc, #156]	@ (80185cc <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8018530:	4013      	ands	r3, r2
 8018532:	d107      	bne.n	8018544 <HAL_TIM_PWM_Stop_DMA+0x144>
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	681b      	ldr	r3, [r3, #0]
 8018538:	681a      	ldr	r2, [r3, #0]
 801853a:	687b      	ldr	r3, [r7, #4]
 801853c:	681b      	ldr	r3, [r3, #0]
 801853e:	2101      	movs	r1, #1
 8018540:	438a      	bics	r2, r1
 8018542:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8018544:	683b      	ldr	r3, [r7, #0]
 8018546:	2b00      	cmp	r3, #0
 8018548:	d104      	bne.n	8018554 <HAL_TIM_PWM_Stop_DMA+0x154>
 801854a:	687b      	ldr	r3, [r7, #4]
 801854c:	223e      	movs	r2, #62	@ 0x3e
 801854e:	2101      	movs	r1, #1
 8018550:	5499      	strb	r1, [r3, r2]
 8018552:	e023      	b.n	801859c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018554:	683b      	ldr	r3, [r7, #0]
 8018556:	2b04      	cmp	r3, #4
 8018558:	d104      	bne.n	8018564 <HAL_TIM_PWM_Stop_DMA+0x164>
 801855a:	687b      	ldr	r3, [r7, #4]
 801855c:	223f      	movs	r2, #63	@ 0x3f
 801855e:	2101      	movs	r1, #1
 8018560:	5499      	strb	r1, [r3, r2]
 8018562:	e01b      	b.n	801859c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018564:	683b      	ldr	r3, [r7, #0]
 8018566:	2b08      	cmp	r3, #8
 8018568:	d104      	bne.n	8018574 <HAL_TIM_PWM_Stop_DMA+0x174>
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	2240      	movs	r2, #64	@ 0x40
 801856e:	2101      	movs	r1, #1
 8018570:	5499      	strb	r1, [r3, r2]
 8018572:	e013      	b.n	801859c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018574:	683b      	ldr	r3, [r7, #0]
 8018576:	2b0c      	cmp	r3, #12
 8018578:	d104      	bne.n	8018584 <HAL_TIM_PWM_Stop_DMA+0x184>
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	2241      	movs	r2, #65	@ 0x41
 801857e:	2101      	movs	r1, #1
 8018580:	5499      	strb	r1, [r3, r2]
 8018582:	e00b      	b.n	801859c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018584:	683b      	ldr	r3, [r7, #0]
 8018586:	2b10      	cmp	r3, #16
 8018588:	d104      	bne.n	8018594 <HAL_TIM_PWM_Stop_DMA+0x194>
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	2242      	movs	r2, #66	@ 0x42
 801858e:	2101      	movs	r1, #1
 8018590:	5499      	strb	r1, [r3, r2]
 8018592:	e003      	b.n	801859c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018594:	687b      	ldr	r3, [r7, #4]
 8018596:	2243      	movs	r2, #67	@ 0x43
 8018598:	2101      	movs	r1, #1
 801859a:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 801859c:	230f      	movs	r3, #15
 801859e:	18fb      	adds	r3, r7, r3
 80185a0:	781b      	ldrb	r3, [r3, #0]
}
 80185a2:	0018      	movs	r0, r3
 80185a4:	46bd      	mov	sp, r7
 80185a6:	b004      	add	sp, #16
 80185a8:	bd80      	pop	{r7, pc}
 80185aa:	46c0      	nop			@ (mov r8, r8)
 80185ac:	fffffdff 	.word	0xfffffdff
 80185b0:	fffffbff 	.word	0xfffffbff
 80185b4:	fffff7ff 	.word	0xfffff7ff
 80185b8:	ffffefff 	.word	0xffffefff
 80185bc:	40012c00 	.word	0x40012c00
 80185c0:	40014000 	.word	0x40014000
 80185c4:	40014400 	.word	0x40014400
 80185c8:	00001111 	.word	0x00001111
 80185cc:	00000444 	.word	0x00000444
 80185d0:	ffff7fff 	.word	0xffff7fff

080185d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80185d4:	b580      	push	{r7, lr}
 80185d6:	b084      	sub	sp, #16
 80185d8:	af00      	add	r7, sp, #0
 80185da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80185dc:	687b      	ldr	r3, [r7, #4]
 80185de:	681b      	ldr	r3, [r3, #0]
 80185e0:	68db      	ldr	r3, [r3, #12]
 80185e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	681b      	ldr	r3, [r3, #0]
 80185e8:	691b      	ldr	r3, [r3, #16]
 80185ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80185ec:	68bb      	ldr	r3, [r7, #8]
 80185ee:	2202      	movs	r2, #2
 80185f0:	4013      	ands	r3, r2
 80185f2:	d021      	beq.n	8018638 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80185f4:	68fb      	ldr	r3, [r7, #12]
 80185f6:	2202      	movs	r2, #2
 80185f8:	4013      	ands	r3, r2
 80185fa:	d01d      	beq.n	8018638 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80185fc:	687b      	ldr	r3, [r7, #4]
 80185fe:	681b      	ldr	r3, [r3, #0]
 8018600:	2203      	movs	r2, #3
 8018602:	4252      	negs	r2, r2
 8018604:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	2201      	movs	r2, #1
 801860a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801860c:	687b      	ldr	r3, [r7, #4]
 801860e:	681b      	ldr	r3, [r3, #0]
 8018610:	699b      	ldr	r3, [r3, #24]
 8018612:	2203      	movs	r2, #3
 8018614:	4013      	ands	r3, r2
 8018616:	d004      	beq.n	8018622 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	0018      	movs	r0, r3
 801861c:	f000 face 	bl	8018bbc <HAL_TIM_IC_CaptureCallback>
 8018620:	e007      	b.n	8018632 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	0018      	movs	r0, r3
 8018626:	f000 fac1 	bl	8018bac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	0018      	movs	r0, r3
 801862e:	f000 facd 	bl	8018bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018632:	687b      	ldr	r3, [r7, #4]
 8018634:	2200      	movs	r2, #0
 8018636:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8018638:	68bb      	ldr	r3, [r7, #8]
 801863a:	2204      	movs	r2, #4
 801863c:	4013      	ands	r3, r2
 801863e:	d022      	beq.n	8018686 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8018640:	68fb      	ldr	r3, [r7, #12]
 8018642:	2204      	movs	r2, #4
 8018644:	4013      	ands	r3, r2
 8018646:	d01e      	beq.n	8018686 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	681b      	ldr	r3, [r3, #0]
 801864c:	2205      	movs	r2, #5
 801864e:	4252      	negs	r2, r2
 8018650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018652:	687b      	ldr	r3, [r7, #4]
 8018654:	2202      	movs	r2, #2
 8018656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8018658:	687b      	ldr	r3, [r7, #4]
 801865a:	681b      	ldr	r3, [r3, #0]
 801865c:	699a      	ldr	r2, [r3, #24]
 801865e:	23c0      	movs	r3, #192	@ 0xc0
 8018660:	009b      	lsls	r3, r3, #2
 8018662:	4013      	ands	r3, r2
 8018664:	d004      	beq.n	8018670 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	0018      	movs	r0, r3
 801866a:	f000 faa7 	bl	8018bbc <HAL_TIM_IC_CaptureCallback>
 801866e:	e007      	b.n	8018680 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	0018      	movs	r0, r3
 8018674:	f000 fa9a 	bl	8018bac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018678:	687b      	ldr	r3, [r7, #4]
 801867a:	0018      	movs	r0, r3
 801867c:	f000 faa6 	bl	8018bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018680:	687b      	ldr	r3, [r7, #4]
 8018682:	2200      	movs	r2, #0
 8018684:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8018686:	68bb      	ldr	r3, [r7, #8]
 8018688:	2208      	movs	r2, #8
 801868a:	4013      	ands	r3, r2
 801868c:	d021      	beq.n	80186d2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801868e:	68fb      	ldr	r3, [r7, #12]
 8018690:	2208      	movs	r2, #8
 8018692:	4013      	ands	r3, r2
 8018694:	d01d      	beq.n	80186d2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	681b      	ldr	r3, [r3, #0]
 801869a:	2209      	movs	r2, #9
 801869c:	4252      	negs	r2, r2
 801869e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80186a0:	687b      	ldr	r3, [r7, #4]
 80186a2:	2204      	movs	r2, #4
 80186a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80186a6:	687b      	ldr	r3, [r7, #4]
 80186a8:	681b      	ldr	r3, [r3, #0]
 80186aa:	69db      	ldr	r3, [r3, #28]
 80186ac:	2203      	movs	r2, #3
 80186ae:	4013      	ands	r3, r2
 80186b0:	d004      	beq.n	80186bc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80186b2:	687b      	ldr	r3, [r7, #4]
 80186b4:	0018      	movs	r0, r3
 80186b6:	f000 fa81 	bl	8018bbc <HAL_TIM_IC_CaptureCallback>
 80186ba:	e007      	b.n	80186cc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	0018      	movs	r0, r3
 80186c0:	f000 fa74 	bl	8018bac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80186c4:	687b      	ldr	r3, [r7, #4]
 80186c6:	0018      	movs	r0, r3
 80186c8:	f000 fa80 	bl	8018bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80186cc:	687b      	ldr	r3, [r7, #4]
 80186ce:	2200      	movs	r2, #0
 80186d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80186d2:	68bb      	ldr	r3, [r7, #8]
 80186d4:	2210      	movs	r2, #16
 80186d6:	4013      	ands	r3, r2
 80186d8:	d022      	beq.n	8018720 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80186da:	68fb      	ldr	r3, [r7, #12]
 80186dc:	2210      	movs	r2, #16
 80186de:	4013      	ands	r3, r2
 80186e0:	d01e      	beq.n	8018720 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80186e2:	687b      	ldr	r3, [r7, #4]
 80186e4:	681b      	ldr	r3, [r3, #0]
 80186e6:	2211      	movs	r2, #17
 80186e8:	4252      	negs	r2, r2
 80186ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80186ec:	687b      	ldr	r3, [r7, #4]
 80186ee:	2208      	movs	r2, #8
 80186f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80186f2:	687b      	ldr	r3, [r7, #4]
 80186f4:	681b      	ldr	r3, [r3, #0]
 80186f6:	69da      	ldr	r2, [r3, #28]
 80186f8:	23c0      	movs	r3, #192	@ 0xc0
 80186fa:	009b      	lsls	r3, r3, #2
 80186fc:	4013      	ands	r3, r2
 80186fe:	d004      	beq.n	801870a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	0018      	movs	r0, r3
 8018704:	f000 fa5a 	bl	8018bbc <HAL_TIM_IC_CaptureCallback>
 8018708:	e007      	b.n	801871a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	0018      	movs	r0, r3
 801870e:	f000 fa4d 	bl	8018bac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018712:	687b      	ldr	r3, [r7, #4]
 8018714:	0018      	movs	r0, r3
 8018716:	f000 fa59 	bl	8018bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801871a:	687b      	ldr	r3, [r7, #4]
 801871c:	2200      	movs	r2, #0
 801871e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8018720:	68bb      	ldr	r3, [r7, #8]
 8018722:	2201      	movs	r2, #1
 8018724:	4013      	ands	r3, r2
 8018726:	d00c      	beq.n	8018742 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8018728:	68fb      	ldr	r3, [r7, #12]
 801872a:	2201      	movs	r2, #1
 801872c:	4013      	ands	r3, r2
 801872e:	d008      	beq.n	8018742 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8018730:	687b      	ldr	r3, [r7, #4]
 8018732:	681b      	ldr	r3, [r3, #0]
 8018734:	2202      	movs	r2, #2
 8018736:	4252      	negs	r2, r2
 8018738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801873a:	687b      	ldr	r3, [r7, #4]
 801873c:	0018      	movs	r0, r3
 801873e:	f000 fa2d 	bl	8018b9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018742:	68bb      	ldr	r3, [r7, #8]
 8018744:	2280      	movs	r2, #128	@ 0x80
 8018746:	4013      	ands	r3, r2
 8018748:	d104      	bne.n	8018754 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801874a:	68ba      	ldr	r2, [r7, #8]
 801874c:	2380      	movs	r3, #128	@ 0x80
 801874e:	019b      	lsls	r3, r3, #6
 8018750:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018752:	d00b      	beq.n	801876c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018754:	68fb      	ldr	r3, [r7, #12]
 8018756:	2280      	movs	r2, #128	@ 0x80
 8018758:	4013      	ands	r3, r2
 801875a:	d007      	beq.n	801876c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	681b      	ldr	r3, [r3, #0]
 8018760:	4a1e      	ldr	r2, [pc, #120]	@ (80187dc <HAL_TIM_IRQHandler+0x208>)
 8018762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	0018      	movs	r0, r3
 8018768:	f000 ff74 	bl	8019654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801876c:	68ba      	ldr	r2, [r7, #8]
 801876e:	2380      	movs	r3, #128	@ 0x80
 8018770:	005b      	lsls	r3, r3, #1
 8018772:	4013      	ands	r3, r2
 8018774:	d00b      	beq.n	801878e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018776:	68fb      	ldr	r3, [r7, #12]
 8018778:	2280      	movs	r2, #128	@ 0x80
 801877a:	4013      	ands	r3, r2
 801877c:	d007      	beq.n	801878e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801877e:	687b      	ldr	r3, [r7, #4]
 8018780:	681b      	ldr	r3, [r3, #0]
 8018782:	4a17      	ldr	r2, [pc, #92]	@ (80187e0 <HAL_TIM_IRQHandler+0x20c>)
 8018784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8018786:	687b      	ldr	r3, [r7, #4]
 8018788:	0018      	movs	r0, r3
 801878a:	f000 ff6b 	bl	8019664 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801878e:	68bb      	ldr	r3, [r7, #8]
 8018790:	2240      	movs	r2, #64	@ 0x40
 8018792:	4013      	ands	r3, r2
 8018794:	d00c      	beq.n	80187b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8018796:	68fb      	ldr	r3, [r7, #12]
 8018798:	2240      	movs	r2, #64	@ 0x40
 801879a:	4013      	ands	r3, r2
 801879c:	d008      	beq.n	80187b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801879e:	687b      	ldr	r3, [r7, #4]
 80187a0:	681b      	ldr	r3, [r3, #0]
 80187a2:	2241      	movs	r2, #65	@ 0x41
 80187a4:	4252      	negs	r2, r2
 80187a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	0018      	movs	r0, r3
 80187ac:	f000 fa1e 	bl	8018bec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80187b0:	68bb      	ldr	r3, [r7, #8]
 80187b2:	2220      	movs	r2, #32
 80187b4:	4013      	ands	r3, r2
 80187b6:	d00c      	beq.n	80187d2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80187b8:	68fb      	ldr	r3, [r7, #12]
 80187ba:	2220      	movs	r2, #32
 80187bc:	4013      	ands	r3, r2
 80187be:	d008      	beq.n	80187d2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80187c0:	687b      	ldr	r3, [r7, #4]
 80187c2:	681b      	ldr	r3, [r3, #0]
 80187c4:	2221      	movs	r2, #33	@ 0x21
 80187c6:	4252      	negs	r2, r2
 80187c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	0018      	movs	r0, r3
 80187ce:	f000 ff39 	bl	8019644 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80187d2:	46c0      	nop			@ (mov r8, r8)
 80187d4:	46bd      	mov	sp, r7
 80187d6:	b004      	add	sp, #16
 80187d8:	bd80      	pop	{r7, pc}
 80187da:	46c0      	nop			@ (mov r8, r8)
 80187dc:	ffffdf7f 	.word	0xffffdf7f
 80187e0:	fffffeff 	.word	0xfffffeff

080187e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80187e4:	b580      	push	{r7, lr}
 80187e6:	b086      	sub	sp, #24
 80187e8:	af00      	add	r7, sp, #0
 80187ea:	60f8      	str	r0, [r7, #12]
 80187ec:	60b9      	str	r1, [r7, #8]
 80187ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80187f0:	2317      	movs	r3, #23
 80187f2:	18fb      	adds	r3, r7, r3
 80187f4:	2200      	movs	r2, #0
 80187f6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80187f8:	68fb      	ldr	r3, [r7, #12]
 80187fa:	223c      	movs	r2, #60	@ 0x3c
 80187fc:	5c9b      	ldrb	r3, [r3, r2]
 80187fe:	2b01      	cmp	r3, #1
 8018800:	d101      	bne.n	8018806 <HAL_TIM_PWM_ConfigChannel+0x22>
 8018802:	2302      	movs	r3, #2
 8018804:	e0e5      	b.n	80189d2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8018806:	68fb      	ldr	r3, [r7, #12]
 8018808:	223c      	movs	r2, #60	@ 0x3c
 801880a:	2101      	movs	r1, #1
 801880c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 801880e:	687b      	ldr	r3, [r7, #4]
 8018810:	2b14      	cmp	r3, #20
 8018812:	d900      	bls.n	8018816 <HAL_TIM_PWM_ConfigChannel+0x32>
 8018814:	e0d1      	b.n	80189ba <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8018816:	687b      	ldr	r3, [r7, #4]
 8018818:	009a      	lsls	r2, r3, #2
 801881a:	4b70      	ldr	r3, [pc, #448]	@ (80189dc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 801881c:	18d3      	adds	r3, r2, r3
 801881e:	681b      	ldr	r3, [r3, #0]
 8018820:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8018822:	68fb      	ldr	r3, [r7, #12]
 8018824:	681b      	ldr	r3, [r3, #0]
 8018826:	68ba      	ldr	r2, [r7, #8]
 8018828:	0011      	movs	r1, r2
 801882a:	0018      	movs	r0, r3
 801882c:	f000 fb40 	bl	8018eb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8018830:	68fb      	ldr	r3, [r7, #12]
 8018832:	681b      	ldr	r3, [r3, #0]
 8018834:	699a      	ldr	r2, [r3, #24]
 8018836:	68fb      	ldr	r3, [r7, #12]
 8018838:	681b      	ldr	r3, [r3, #0]
 801883a:	2108      	movs	r1, #8
 801883c:	430a      	orrs	r2, r1
 801883e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8018840:	68fb      	ldr	r3, [r7, #12]
 8018842:	681b      	ldr	r3, [r3, #0]
 8018844:	699a      	ldr	r2, [r3, #24]
 8018846:	68fb      	ldr	r3, [r7, #12]
 8018848:	681b      	ldr	r3, [r3, #0]
 801884a:	2104      	movs	r1, #4
 801884c:	438a      	bics	r2, r1
 801884e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8018850:	68fb      	ldr	r3, [r7, #12]
 8018852:	681b      	ldr	r3, [r3, #0]
 8018854:	6999      	ldr	r1, [r3, #24]
 8018856:	68bb      	ldr	r3, [r7, #8]
 8018858:	691a      	ldr	r2, [r3, #16]
 801885a:	68fb      	ldr	r3, [r7, #12]
 801885c:	681b      	ldr	r3, [r3, #0]
 801885e:	430a      	orrs	r2, r1
 8018860:	619a      	str	r2, [r3, #24]
      break;
 8018862:	e0af      	b.n	80189c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	681b      	ldr	r3, [r3, #0]
 8018868:	68ba      	ldr	r2, [r7, #8]
 801886a:	0011      	movs	r1, r2
 801886c:	0018      	movs	r0, r3
 801886e:	f000 fb9f 	bl	8018fb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8018872:	68fb      	ldr	r3, [r7, #12]
 8018874:	681b      	ldr	r3, [r3, #0]
 8018876:	699a      	ldr	r2, [r3, #24]
 8018878:	68fb      	ldr	r3, [r7, #12]
 801887a:	681b      	ldr	r3, [r3, #0]
 801887c:	2180      	movs	r1, #128	@ 0x80
 801887e:	0109      	lsls	r1, r1, #4
 8018880:	430a      	orrs	r2, r1
 8018882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8018884:	68fb      	ldr	r3, [r7, #12]
 8018886:	681b      	ldr	r3, [r3, #0]
 8018888:	699a      	ldr	r2, [r3, #24]
 801888a:	68fb      	ldr	r3, [r7, #12]
 801888c:	681b      	ldr	r3, [r3, #0]
 801888e:	4954      	ldr	r1, [pc, #336]	@ (80189e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018890:	400a      	ands	r2, r1
 8018892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8018894:	68fb      	ldr	r3, [r7, #12]
 8018896:	681b      	ldr	r3, [r3, #0]
 8018898:	6999      	ldr	r1, [r3, #24]
 801889a:	68bb      	ldr	r3, [r7, #8]
 801889c:	691b      	ldr	r3, [r3, #16]
 801889e:	021a      	lsls	r2, r3, #8
 80188a0:	68fb      	ldr	r3, [r7, #12]
 80188a2:	681b      	ldr	r3, [r3, #0]
 80188a4:	430a      	orrs	r2, r1
 80188a6:	619a      	str	r2, [r3, #24]
      break;
 80188a8:	e08c      	b.n	80189c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80188aa:	68fb      	ldr	r3, [r7, #12]
 80188ac:	681b      	ldr	r3, [r3, #0]
 80188ae:	68ba      	ldr	r2, [r7, #8]
 80188b0:	0011      	movs	r1, r2
 80188b2:	0018      	movs	r0, r3
 80188b4:	f000 fbfa 	bl	80190ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80188b8:	68fb      	ldr	r3, [r7, #12]
 80188ba:	681b      	ldr	r3, [r3, #0]
 80188bc:	69da      	ldr	r2, [r3, #28]
 80188be:	68fb      	ldr	r3, [r7, #12]
 80188c0:	681b      	ldr	r3, [r3, #0]
 80188c2:	2108      	movs	r1, #8
 80188c4:	430a      	orrs	r2, r1
 80188c6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80188c8:	68fb      	ldr	r3, [r7, #12]
 80188ca:	681b      	ldr	r3, [r3, #0]
 80188cc:	69da      	ldr	r2, [r3, #28]
 80188ce:	68fb      	ldr	r3, [r7, #12]
 80188d0:	681b      	ldr	r3, [r3, #0]
 80188d2:	2104      	movs	r1, #4
 80188d4:	438a      	bics	r2, r1
 80188d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80188d8:	68fb      	ldr	r3, [r7, #12]
 80188da:	681b      	ldr	r3, [r3, #0]
 80188dc:	69d9      	ldr	r1, [r3, #28]
 80188de:	68bb      	ldr	r3, [r7, #8]
 80188e0:	691a      	ldr	r2, [r3, #16]
 80188e2:	68fb      	ldr	r3, [r7, #12]
 80188e4:	681b      	ldr	r3, [r3, #0]
 80188e6:	430a      	orrs	r2, r1
 80188e8:	61da      	str	r2, [r3, #28]
      break;
 80188ea:	e06b      	b.n	80189c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80188ec:	68fb      	ldr	r3, [r7, #12]
 80188ee:	681b      	ldr	r3, [r3, #0]
 80188f0:	68ba      	ldr	r2, [r7, #8]
 80188f2:	0011      	movs	r1, r2
 80188f4:	0018      	movs	r0, r3
 80188f6:	f000 fc5b 	bl	80191b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80188fa:	68fb      	ldr	r3, [r7, #12]
 80188fc:	681b      	ldr	r3, [r3, #0]
 80188fe:	69da      	ldr	r2, [r3, #28]
 8018900:	68fb      	ldr	r3, [r7, #12]
 8018902:	681b      	ldr	r3, [r3, #0]
 8018904:	2180      	movs	r1, #128	@ 0x80
 8018906:	0109      	lsls	r1, r1, #4
 8018908:	430a      	orrs	r2, r1
 801890a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801890c:	68fb      	ldr	r3, [r7, #12]
 801890e:	681b      	ldr	r3, [r3, #0]
 8018910:	69da      	ldr	r2, [r3, #28]
 8018912:	68fb      	ldr	r3, [r7, #12]
 8018914:	681b      	ldr	r3, [r3, #0]
 8018916:	4932      	ldr	r1, [pc, #200]	@ (80189e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018918:	400a      	ands	r2, r1
 801891a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801891c:	68fb      	ldr	r3, [r7, #12]
 801891e:	681b      	ldr	r3, [r3, #0]
 8018920:	69d9      	ldr	r1, [r3, #28]
 8018922:	68bb      	ldr	r3, [r7, #8]
 8018924:	691b      	ldr	r3, [r3, #16]
 8018926:	021a      	lsls	r2, r3, #8
 8018928:	68fb      	ldr	r3, [r7, #12]
 801892a:	681b      	ldr	r3, [r3, #0]
 801892c:	430a      	orrs	r2, r1
 801892e:	61da      	str	r2, [r3, #28]
      break;
 8018930:	e048      	b.n	80189c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8018932:	68fb      	ldr	r3, [r7, #12]
 8018934:	681b      	ldr	r3, [r3, #0]
 8018936:	68ba      	ldr	r2, [r7, #8]
 8018938:	0011      	movs	r1, r2
 801893a:	0018      	movs	r0, r3
 801893c:	f000 fc9c 	bl	8019278 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	681b      	ldr	r3, [r3, #0]
 8018944:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018946:	68fb      	ldr	r3, [r7, #12]
 8018948:	681b      	ldr	r3, [r3, #0]
 801894a:	2108      	movs	r1, #8
 801894c:	430a      	orrs	r2, r1
 801894e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8018950:	68fb      	ldr	r3, [r7, #12]
 8018952:	681b      	ldr	r3, [r3, #0]
 8018954:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018956:	68fb      	ldr	r3, [r7, #12]
 8018958:	681b      	ldr	r3, [r3, #0]
 801895a:	2104      	movs	r1, #4
 801895c:	438a      	bics	r2, r1
 801895e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8018960:	68fb      	ldr	r3, [r7, #12]
 8018962:	681b      	ldr	r3, [r3, #0]
 8018964:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8018966:	68bb      	ldr	r3, [r7, #8]
 8018968:	691a      	ldr	r2, [r3, #16]
 801896a:	68fb      	ldr	r3, [r7, #12]
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	430a      	orrs	r2, r1
 8018970:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018972:	e027      	b.n	80189c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8018974:	68fb      	ldr	r3, [r7, #12]
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	68ba      	ldr	r2, [r7, #8]
 801897a:	0011      	movs	r1, r2
 801897c:	0018      	movs	r0, r3
 801897e:	f000 fcd5 	bl	801932c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8018982:	68fb      	ldr	r3, [r7, #12]
 8018984:	681b      	ldr	r3, [r3, #0]
 8018986:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018988:	68fb      	ldr	r3, [r7, #12]
 801898a:	681b      	ldr	r3, [r3, #0]
 801898c:	2180      	movs	r1, #128	@ 0x80
 801898e:	0109      	lsls	r1, r1, #4
 8018990:	430a      	orrs	r2, r1
 8018992:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8018994:	68fb      	ldr	r3, [r7, #12]
 8018996:	681b      	ldr	r3, [r3, #0]
 8018998:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801899a:	68fb      	ldr	r3, [r7, #12]
 801899c:	681b      	ldr	r3, [r3, #0]
 801899e:	4910      	ldr	r1, [pc, #64]	@ (80189e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80189a0:	400a      	ands	r2, r1
 80189a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80189a4:	68fb      	ldr	r3, [r7, #12]
 80189a6:	681b      	ldr	r3, [r3, #0]
 80189a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80189aa:	68bb      	ldr	r3, [r7, #8]
 80189ac:	691b      	ldr	r3, [r3, #16]
 80189ae:	021a      	lsls	r2, r3, #8
 80189b0:	68fb      	ldr	r3, [r7, #12]
 80189b2:	681b      	ldr	r3, [r3, #0]
 80189b4:	430a      	orrs	r2, r1
 80189b6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80189b8:	e004      	b.n	80189c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80189ba:	2317      	movs	r3, #23
 80189bc:	18fb      	adds	r3, r7, r3
 80189be:	2201      	movs	r2, #1
 80189c0:	701a      	strb	r2, [r3, #0]
      break;
 80189c2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80189c4:	68fb      	ldr	r3, [r7, #12]
 80189c6:	223c      	movs	r2, #60	@ 0x3c
 80189c8:	2100      	movs	r1, #0
 80189ca:	5499      	strb	r1, [r3, r2]

  return status;
 80189cc:	2317      	movs	r3, #23
 80189ce:	18fb      	adds	r3, r7, r3
 80189d0:	781b      	ldrb	r3, [r3, #0]
}
 80189d2:	0018      	movs	r0, r3
 80189d4:	46bd      	mov	sp, r7
 80189d6:	b006      	add	sp, #24
 80189d8:	bd80      	pop	{r7, pc}
 80189da:	46c0      	nop			@ (mov r8, r8)
 80189dc:	08026ea8 	.word	0x08026ea8
 80189e0:	fffffbff 	.word	0xfffffbff

080189e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80189e4:	b580      	push	{r7, lr}
 80189e6:	b084      	sub	sp, #16
 80189e8:	af00      	add	r7, sp, #0
 80189ea:	6078      	str	r0, [r7, #4]
 80189ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80189ee:	230f      	movs	r3, #15
 80189f0:	18fb      	adds	r3, r7, r3
 80189f2:	2200      	movs	r2, #0
 80189f4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	223c      	movs	r2, #60	@ 0x3c
 80189fa:	5c9b      	ldrb	r3, [r3, r2]
 80189fc:	2b01      	cmp	r3, #1
 80189fe:	d101      	bne.n	8018a04 <HAL_TIM_ConfigClockSource+0x20>
 8018a00:	2302      	movs	r3, #2
 8018a02:	e0c0      	b.n	8018b86 <HAL_TIM_ConfigClockSource+0x1a2>
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	223c      	movs	r2, #60	@ 0x3c
 8018a08:	2101      	movs	r1, #1
 8018a0a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	223d      	movs	r2, #61	@ 0x3d
 8018a10:	2102      	movs	r1, #2
 8018a12:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8018a14:	687b      	ldr	r3, [r7, #4]
 8018a16:	681b      	ldr	r3, [r3, #0]
 8018a18:	689b      	ldr	r3, [r3, #8]
 8018a1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8018a1c:	68bb      	ldr	r3, [r7, #8]
 8018a1e:	4a5c      	ldr	r2, [pc, #368]	@ (8018b90 <HAL_TIM_ConfigClockSource+0x1ac>)
 8018a20:	4013      	ands	r3, r2
 8018a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8018a24:	68bb      	ldr	r3, [r7, #8]
 8018a26:	4a5b      	ldr	r2, [pc, #364]	@ (8018b94 <HAL_TIM_ConfigClockSource+0x1b0>)
 8018a28:	4013      	ands	r3, r2
 8018a2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8018a2c:	687b      	ldr	r3, [r7, #4]
 8018a2e:	681b      	ldr	r3, [r3, #0]
 8018a30:	68ba      	ldr	r2, [r7, #8]
 8018a32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8018a34:	683b      	ldr	r3, [r7, #0]
 8018a36:	681b      	ldr	r3, [r3, #0]
 8018a38:	4a57      	ldr	r2, [pc, #348]	@ (8018b98 <HAL_TIM_ConfigClockSource+0x1b4>)
 8018a3a:	4293      	cmp	r3, r2
 8018a3c:	d100      	bne.n	8018a40 <HAL_TIM_ConfigClockSource+0x5c>
 8018a3e:	e088      	b.n	8018b52 <HAL_TIM_ConfigClockSource+0x16e>
 8018a40:	4a55      	ldr	r2, [pc, #340]	@ (8018b98 <HAL_TIM_ConfigClockSource+0x1b4>)
 8018a42:	4293      	cmp	r3, r2
 8018a44:	d900      	bls.n	8018a48 <HAL_TIM_ConfigClockSource+0x64>
 8018a46:	e08d      	b.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a48:	2280      	movs	r2, #128	@ 0x80
 8018a4a:	0192      	lsls	r2, r2, #6
 8018a4c:	4293      	cmp	r3, r2
 8018a4e:	d03c      	beq.n	8018aca <HAL_TIM_ConfigClockSource+0xe6>
 8018a50:	2280      	movs	r2, #128	@ 0x80
 8018a52:	0192      	lsls	r2, r2, #6
 8018a54:	4293      	cmp	r3, r2
 8018a56:	d900      	bls.n	8018a5a <HAL_TIM_ConfigClockSource+0x76>
 8018a58:	e084      	b.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a5a:	2280      	movs	r2, #128	@ 0x80
 8018a5c:	0152      	lsls	r2, r2, #5
 8018a5e:	4293      	cmp	r3, r2
 8018a60:	d100      	bne.n	8018a64 <HAL_TIM_ConfigClockSource+0x80>
 8018a62:	e084      	b.n	8018b6e <HAL_TIM_ConfigClockSource+0x18a>
 8018a64:	2280      	movs	r2, #128	@ 0x80
 8018a66:	0152      	lsls	r2, r2, #5
 8018a68:	4293      	cmp	r3, r2
 8018a6a:	d900      	bls.n	8018a6e <HAL_TIM_ConfigClockSource+0x8a>
 8018a6c:	e07a      	b.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a6e:	2b70      	cmp	r3, #112	@ 0x70
 8018a70:	d014      	beq.n	8018a9c <HAL_TIM_ConfigClockSource+0xb8>
 8018a72:	d900      	bls.n	8018a76 <HAL_TIM_ConfigClockSource+0x92>
 8018a74:	e076      	b.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a76:	2b60      	cmp	r3, #96	@ 0x60
 8018a78:	d04b      	beq.n	8018b12 <HAL_TIM_ConfigClockSource+0x12e>
 8018a7a:	d900      	bls.n	8018a7e <HAL_TIM_ConfigClockSource+0x9a>
 8018a7c:	e072      	b.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a7e:	2b50      	cmp	r3, #80	@ 0x50
 8018a80:	d037      	beq.n	8018af2 <HAL_TIM_ConfigClockSource+0x10e>
 8018a82:	d900      	bls.n	8018a86 <HAL_TIM_ConfigClockSource+0xa2>
 8018a84:	e06e      	b.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a86:	2b40      	cmp	r3, #64	@ 0x40
 8018a88:	d053      	beq.n	8018b32 <HAL_TIM_ConfigClockSource+0x14e>
 8018a8a:	d86b      	bhi.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a8c:	2b20      	cmp	r3, #32
 8018a8e:	d060      	beq.n	8018b52 <HAL_TIM_ConfigClockSource+0x16e>
 8018a90:	d868      	bhi.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
 8018a92:	2b00      	cmp	r3, #0
 8018a94:	d05d      	beq.n	8018b52 <HAL_TIM_ConfigClockSource+0x16e>
 8018a96:	2b10      	cmp	r3, #16
 8018a98:	d05b      	beq.n	8018b52 <HAL_TIM_ConfigClockSource+0x16e>
 8018a9a:	e063      	b.n	8018b64 <HAL_TIM_ConfigClockSource+0x180>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8018a9c:	687b      	ldr	r3, [r7, #4]
 8018a9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8018aa0:	683b      	ldr	r3, [r7, #0]
 8018aa2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8018aa4:	683b      	ldr	r3, [r7, #0]
 8018aa6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8018aa8:	683b      	ldr	r3, [r7, #0]
 8018aaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8018aac:	f000 fd18 	bl	80194e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	681b      	ldr	r3, [r3, #0]
 8018ab4:	689b      	ldr	r3, [r3, #8]
 8018ab6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8018ab8:	68bb      	ldr	r3, [r7, #8]
 8018aba:	2277      	movs	r2, #119	@ 0x77
 8018abc:	4313      	orrs	r3, r2
 8018abe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	681b      	ldr	r3, [r3, #0]
 8018ac4:	68ba      	ldr	r2, [r7, #8]
 8018ac6:	609a      	str	r2, [r3, #8]
      break;
 8018ac8:	e052      	b.n	8018b70 <HAL_TIM_ConfigClockSource+0x18c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8018ace:	683b      	ldr	r3, [r7, #0]
 8018ad0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8018ad2:	683b      	ldr	r3, [r7, #0]
 8018ad4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8018ad6:	683b      	ldr	r3, [r7, #0]
 8018ad8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8018ada:	f000 fd01 	bl	80194e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8018ade:	687b      	ldr	r3, [r7, #4]
 8018ae0:	681b      	ldr	r3, [r3, #0]
 8018ae2:	689a      	ldr	r2, [r3, #8]
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	681b      	ldr	r3, [r3, #0]
 8018ae8:	2180      	movs	r1, #128	@ 0x80
 8018aea:	01c9      	lsls	r1, r1, #7
 8018aec:	430a      	orrs	r2, r1
 8018aee:	609a      	str	r2, [r3, #8]
      break;
 8018af0:	e03e      	b.n	8018b70 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8018af2:	687b      	ldr	r3, [r7, #4]
 8018af4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8018af6:	683b      	ldr	r3, [r7, #0]
 8018af8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8018afa:	683b      	ldr	r3, [r7, #0]
 8018afc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8018afe:	001a      	movs	r2, r3
 8018b00:	f000 fc72 	bl	80193e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	681b      	ldr	r3, [r3, #0]
 8018b08:	2150      	movs	r1, #80	@ 0x50
 8018b0a:	0018      	movs	r0, r3
 8018b0c:	f000 fccc 	bl	80194a8 <TIM_ITRx_SetConfig>
      break;
 8018b10:	e02e      	b.n	8018b70 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8018b16:	683b      	ldr	r3, [r7, #0]
 8018b18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8018b1a:	683b      	ldr	r3, [r7, #0]
 8018b1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8018b1e:	001a      	movs	r2, r3
 8018b20:	f000 fc90 	bl	8019444 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	681b      	ldr	r3, [r3, #0]
 8018b28:	2160      	movs	r1, #96	@ 0x60
 8018b2a:	0018      	movs	r0, r3
 8018b2c:	f000 fcbc 	bl	80194a8 <TIM_ITRx_SetConfig>
      break;
 8018b30:	e01e      	b.n	8018b70 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8018b32:	687b      	ldr	r3, [r7, #4]
 8018b34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8018b36:	683b      	ldr	r3, [r7, #0]
 8018b38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8018b3a:	683b      	ldr	r3, [r7, #0]
 8018b3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8018b3e:	001a      	movs	r2, r3
 8018b40:	f000 fc52 	bl	80193e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8018b44:	687b      	ldr	r3, [r7, #4]
 8018b46:	681b      	ldr	r3, [r3, #0]
 8018b48:	2140      	movs	r1, #64	@ 0x40
 8018b4a:	0018      	movs	r0, r3
 8018b4c:	f000 fcac 	bl	80194a8 <TIM_ITRx_SetConfig>
      break;
 8018b50:	e00e      	b.n	8018b70 <HAL_TIM_ConfigClockSource+0x18c>
    case TIM_CLOCKSOURCE_ITR7:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8018b52:	687b      	ldr	r3, [r7, #4]
 8018b54:	681a      	ldr	r2, [r3, #0]
 8018b56:	683b      	ldr	r3, [r7, #0]
 8018b58:	681b      	ldr	r3, [r3, #0]
 8018b5a:	0019      	movs	r1, r3
 8018b5c:	0010      	movs	r0, r2
 8018b5e:	f000 fca3 	bl	80194a8 <TIM_ITRx_SetConfig>
      break;
 8018b62:	e005      	b.n	8018b70 <HAL_TIM_ConfigClockSource+0x18c>
    }

    default:
      status = HAL_ERROR;
 8018b64:	230f      	movs	r3, #15
 8018b66:	18fb      	adds	r3, r7, r3
 8018b68:	2201      	movs	r2, #1
 8018b6a:	701a      	strb	r2, [r3, #0]
      break;
 8018b6c:	e000      	b.n	8018b70 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 8018b6e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8018b70:	687b      	ldr	r3, [r7, #4]
 8018b72:	223d      	movs	r2, #61	@ 0x3d
 8018b74:	2101      	movs	r1, #1
 8018b76:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8018b78:	687b      	ldr	r3, [r7, #4]
 8018b7a:	223c      	movs	r2, #60	@ 0x3c
 8018b7c:	2100      	movs	r1, #0
 8018b7e:	5499      	strb	r1, [r3, r2]

  return status;
 8018b80:	230f      	movs	r3, #15
 8018b82:	18fb      	adds	r3, r7, r3
 8018b84:	781b      	ldrb	r3, [r3, #0]
}
 8018b86:	0018      	movs	r0, r3
 8018b88:	46bd      	mov	sp, r7
 8018b8a:	b004      	add	sp, #16
 8018b8c:	bd80      	pop	{r7, pc}
 8018b8e:	46c0      	nop			@ (mov r8, r8)
 8018b90:	ffceff88 	.word	0xffceff88
 8018b94:	ffff00ff 	.word	0xffff00ff
 8018b98:	00100030 	.word	0x00100030

08018b9c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8018b9c:	b580      	push	{r7, lr}
 8018b9e:	b082      	sub	sp, #8
 8018ba0:	af00      	add	r7, sp, #0
 8018ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8018ba4:	46c0      	nop			@ (mov r8, r8)
 8018ba6:	46bd      	mov	sp, r7
 8018ba8:	b002      	add	sp, #8
 8018baa:	bd80      	pop	{r7, pc}

08018bac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8018bac:	b580      	push	{r7, lr}
 8018bae:	b082      	sub	sp, #8
 8018bb0:	af00      	add	r7, sp, #0
 8018bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8018bb4:	46c0      	nop			@ (mov r8, r8)
 8018bb6:	46bd      	mov	sp, r7
 8018bb8:	b002      	add	sp, #8
 8018bba:	bd80      	pop	{r7, pc}

08018bbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8018bbc:	b580      	push	{r7, lr}
 8018bbe:	b082      	sub	sp, #8
 8018bc0:	af00      	add	r7, sp, #0
 8018bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8018bc4:	46c0      	nop			@ (mov r8, r8)
 8018bc6:	46bd      	mov	sp, r7
 8018bc8:	b002      	add	sp, #8
 8018bca:	bd80      	pop	{r7, pc}

08018bcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8018bcc:	b580      	push	{r7, lr}
 8018bce:	b082      	sub	sp, #8
 8018bd0:	af00      	add	r7, sp, #0
 8018bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8018bd4:	46c0      	nop			@ (mov r8, r8)
 8018bd6:	46bd      	mov	sp, r7
 8018bd8:	b002      	add	sp, #8
 8018bda:	bd80      	pop	{r7, pc}

08018bdc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8018bdc:	b580      	push	{r7, lr}
 8018bde:	b082      	sub	sp, #8
 8018be0:	af00      	add	r7, sp, #0
 8018be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8018be4:	46c0      	nop			@ (mov r8, r8)
 8018be6:	46bd      	mov	sp, r7
 8018be8:	b002      	add	sp, #8
 8018bea:	bd80      	pop	{r7, pc}

08018bec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8018bec:	b580      	push	{r7, lr}
 8018bee:	b082      	sub	sp, #8
 8018bf0:	af00      	add	r7, sp, #0
 8018bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8018bf4:	46c0      	nop			@ (mov r8, r8)
 8018bf6:	46bd      	mov	sp, r7
 8018bf8:	b002      	add	sp, #8
 8018bfa:	bd80      	pop	{r7, pc}

08018bfc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8018bfc:	b580      	push	{r7, lr}
 8018bfe:	b082      	sub	sp, #8
 8018c00:	af00      	add	r7, sp, #0
 8018c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8018c04:	46c0      	nop			@ (mov r8, r8)
 8018c06:	46bd      	mov	sp, r7
 8018c08:	b002      	add	sp, #8
 8018c0a:	bd80      	pop	{r7, pc}

08018c0c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8018c0c:	b580      	push	{r7, lr}
 8018c0e:	b084      	sub	sp, #16
 8018c10:	af00      	add	r7, sp, #0
 8018c12:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018c14:	687b      	ldr	r3, [r7, #4]
 8018c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018c18:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8018c1a:	68fb      	ldr	r3, [r7, #12]
 8018c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c1e:	687a      	ldr	r2, [r7, #4]
 8018c20:	429a      	cmp	r2, r3
 8018c22:	d107      	bne.n	8018c34 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018c24:	68fb      	ldr	r3, [r7, #12]
 8018c26:	2201      	movs	r2, #1
 8018c28:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8018c2a:	68fb      	ldr	r3, [r7, #12]
 8018c2c:	223e      	movs	r2, #62	@ 0x3e
 8018c2e:	2101      	movs	r1, #1
 8018c30:	5499      	strb	r1, [r3, r2]
 8018c32:	e02a      	b.n	8018c8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8018c34:	68fb      	ldr	r3, [r7, #12]
 8018c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018c38:	687a      	ldr	r2, [r7, #4]
 8018c3a:	429a      	cmp	r2, r3
 8018c3c:	d107      	bne.n	8018c4e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018c3e:	68fb      	ldr	r3, [r7, #12]
 8018c40:	2202      	movs	r2, #2
 8018c42:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8018c44:	68fb      	ldr	r3, [r7, #12]
 8018c46:	223f      	movs	r2, #63	@ 0x3f
 8018c48:	2101      	movs	r1, #1
 8018c4a:	5499      	strb	r1, [r3, r2]
 8018c4c:	e01d      	b.n	8018c8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018c4e:	68fb      	ldr	r3, [r7, #12]
 8018c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018c52:	687a      	ldr	r2, [r7, #4]
 8018c54:	429a      	cmp	r2, r3
 8018c56:	d107      	bne.n	8018c68 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018c58:	68fb      	ldr	r3, [r7, #12]
 8018c5a:	2204      	movs	r2, #4
 8018c5c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8018c5e:	68fb      	ldr	r3, [r7, #12]
 8018c60:	2240      	movs	r2, #64	@ 0x40
 8018c62:	2101      	movs	r1, #1
 8018c64:	5499      	strb	r1, [r3, r2]
 8018c66:	e010      	b.n	8018c8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8018c68:	68fb      	ldr	r3, [r7, #12]
 8018c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018c6c:	687a      	ldr	r2, [r7, #4]
 8018c6e:	429a      	cmp	r2, r3
 8018c70:	d107      	bne.n	8018c82 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018c72:	68fb      	ldr	r3, [r7, #12]
 8018c74:	2208      	movs	r2, #8
 8018c76:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8018c78:	68fb      	ldr	r3, [r7, #12]
 8018c7a:	2241      	movs	r2, #65	@ 0x41
 8018c7c:	2101      	movs	r1, #1
 8018c7e:	5499      	strb	r1, [r3, r2]
 8018c80:	e003      	b.n	8018c8a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8018c82:	68fb      	ldr	r3, [r7, #12]
 8018c84:	223d      	movs	r2, #61	@ 0x3d
 8018c86:	2101      	movs	r1, #1
 8018c88:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8018c8a:	68fb      	ldr	r3, [r7, #12]
 8018c8c:	0018      	movs	r0, r3
 8018c8e:	f7ff ffb5 	bl	8018bfc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	2200      	movs	r2, #0
 8018c96:	771a      	strb	r2, [r3, #28]
}
 8018c98:	46c0      	nop			@ (mov r8, r8)
 8018c9a:	46bd      	mov	sp, r7
 8018c9c:	b004      	add	sp, #16
 8018c9e:	bd80      	pop	{r7, pc}

08018ca0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8018ca0:	b580      	push	{r7, lr}
 8018ca2:	b084      	sub	sp, #16
 8018ca4:	af00      	add	r7, sp, #0
 8018ca6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018cac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8018cae:	68fb      	ldr	r3, [r7, #12]
 8018cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018cb2:	687a      	ldr	r2, [r7, #4]
 8018cb4:	429a      	cmp	r2, r3
 8018cb6:	d10b      	bne.n	8018cd0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018cb8:	68fb      	ldr	r3, [r7, #12]
 8018cba:	2201      	movs	r2, #1
 8018cbc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	69db      	ldr	r3, [r3, #28]
 8018cc2:	2b00      	cmp	r3, #0
 8018cc4:	d136      	bne.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8018cc6:	68fb      	ldr	r3, [r7, #12]
 8018cc8:	223e      	movs	r2, #62	@ 0x3e
 8018cca:	2101      	movs	r1, #1
 8018ccc:	5499      	strb	r1, [r3, r2]
 8018cce:	e031      	b.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8018cd0:	68fb      	ldr	r3, [r7, #12]
 8018cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018cd4:	687a      	ldr	r2, [r7, #4]
 8018cd6:	429a      	cmp	r2, r3
 8018cd8:	d10b      	bne.n	8018cf2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018cda:	68fb      	ldr	r3, [r7, #12]
 8018cdc:	2202      	movs	r2, #2
 8018cde:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018ce0:	687b      	ldr	r3, [r7, #4]
 8018ce2:	69db      	ldr	r3, [r3, #28]
 8018ce4:	2b00      	cmp	r3, #0
 8018ce6:	d125      	bne.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8018ce8:	68fb      	ldr	r3, [r7, #12]
 8018cea:	223f      	movs	r2, #63	@ 0x3f
 8018cec:	2101      	movs	r1, #1
 8018cee:	5499      	strb	r1, [r3, r2]
 8018cf0:	e020      	b.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018cf2:	68fb      	ldr	r3, [r7, #12]
 8018cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018cf6:	687a      	ldr	r2, [r7, #4]
 8018cf8:	429a      	cmp	r2, r3
 8018cfa:	d10b      	bne.n	8018d14 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018cfc:	68fb      	ldr	r3, [r7, #12]
 8018cfe:	2204      	movs	r2, #4
 8018d00:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	69db      	ldr	r3, [r3, #28]
 8018d06:	2b00      	cmp	r3, #0
 8018d08:	d114      	bne.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8018d0a:	68fb      	ldr	r3, [r7, #12]
 8018d0c:	2240      	movs	r2, #64	@ 0x40
 8018d0e:	2101      	movs	r1, #1
 8018d10:	5499      	strb	r1, [r3, r2]
 8018d12:	e00f      	b.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8018d14:	68fb      	ldr	r3, [r7, #12]
 8018d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018d18:	687a      	ldr	r2, [r7, #4]
 8018d1a:	429a      	cmp	r2, r3
 8018d1c:	d10a      	bne.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	2208      	movs	r2, #8
 8018d22:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018d24:	687b      	ldr	r3, [r7, #4]
 8018d26:	69db      	ldr	r3, [r3, #28]
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	d103      	bne.n	8018d34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8018d2c:	68fb      	ldr	r3, [r7, #12]
 8018d2e:	2241      	movs	r2, #65	@ 0x41
 8018d30:	2101      	movs	r1, #1
 8018d32:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018d34:	68fb      	ldr	r3, [r7, #12]
 8018d36:	0018      	movs	r0, r3
 8018d38:	f7ff ff48 	bl	8018bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018d3c:	68fb      	ldr	r3, [r7, #12]
 8018d3e:	2200      	movs	r2, #0
 8018d40:	771a      	strb	r2, [r3, #28]
}
 8018d42:	46c0      	nop			@ (mov r8, r8)
 8018d44:	46bd      	mov	sp, r7
 8018d46:	b004      	add	sp, #16
 8018d48:	bd80      	pop	{r7, pc}

08018d4a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8018d4a:	b580      	push	{r7, lr}
 8018d4c:	b084      	sub	sp, #16
 8018d4e:	af00      	add	r7, sp, #0
 8018d50:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018d52:	687b      	ldr	r3, [r7, #4]
 8018d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018d56:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8018d58:	68fb      	ldr	r3, [r7, #12]
 8018d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d5c:	687a      	ldr	r2, [r7, #4]
 8018d5e:	429a      	cmp	r2, r3
 8018d60:	d103      	bne.n	8018d6a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018d62:	68fb      	ldr	r3, [r7, #12]
 8018d64:	2201      	movs	r2, #1
 8018d66:	771a      	strb	r2, [r3, #28]
 8018d68:	e019      	b.n	8018d9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8018d6a:	68fb      	ldr	r3, [r7, #12]
 8018d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018d6e:	687a      	ldr	r2, [r7, #4]
 8018d70:	429a      	cmp	r2, r3
 8018d72:	d103      	bne.n	8018d7c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018d74:	68fb      	ldr	r3, [r7, #12]
 8018d76:	2202      	movs	r2, #2
 8018d78:	771a      	strb	r2, [r3, #28]
 8018d7a:	e010      	b.n	8018d9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018d7c:	68fb      	ldr	r3, [r7, #12]
 8018d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018d80:	687a      	ldr	r2, [r7, #4]
 8018d82:	429a      	cmp	r2, r3
 8018d84:	d103      	bne.n	8018d8e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	2204      	movs	r2, #4
 8018d8a:	771a      	strb	r2, [r3, #28]
 8018d8c:	e007      	b.n	8018d9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8018d8e:	68fb      	ldr	r3, [r7, #12]
 8018d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018d92:	687a      	ldr	r2, [r7, #4]
 8018d94:	429a      	cmp	r2, r3
 8018d96:	d102      	bne.n	8018d9e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018d98:	68fb      	ldr	r3, [r7, #12]
 8018d9a:	2208      	movs	r2, #8
 8018d9c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8018d9e:	68fb      	ldr	r3, [r7, #12]
 8018da0:	0018      	movs	r0, r3
 8018da2:	f7ff ff1b 	bl	8018bdc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018da6:	68fb      	ldr	r3, [r7, #12]
 8018da8:	2200      	movs	r2, #0
 8018daa:	771a      	strb	r2, [r3, #28]
}
 8018dac:	46c0      	nop			@ (mov r8, r8)
 8018dae:	46bd      	mov	sp, r7
 8018db0:	b004      	add	sp, #16
 8018db2:	bd80      	pop	{r7, pc}

08018db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8018db4:	b580      	push	{r7, lr}
 8018db6:	b084      	sub	sp, #16
 8018db8:	af00      	add	r7, sp, #0
 8018dba:	6078      	str	r0, [r7, #4]
 8018dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8018dbe:	687b      	ldr	r3, [r7, #4]
 8018dc0:	681b      	ldr	r3, [r3, #0]
 8018dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	4a35      	ldr	r2, [pc, #212]	@ (8018e9c <TIM_Base_SetConfig+0xe8>)
 8018dc8:	4293      	cmp	r3, r2
 8018dca:	d008      	beq.n	8018dde <TIM_Base_SetConfig+0x2a>
 8018dcc:	687a      	ldr	r2, [r7, #4]
 8018dce:	2380      	movs	r3, #128	@ 0x80
 8018dd0:	05db      	lsls	r3, r3, #23
 8018dd2:	429a      	cmp	r2, r3
 8018dd4:	d003      	beq.n	8018dde <TIM_Base_SetConfig+0x2a>
 8018dd6:	687b      	ldr	r3, [r7, #4]
 8018dd8:	4a31      	ldr	r2, [pc, #196]	@ (8018ea0 <TIM_Base_SetConfig+0xec>)
 8018dda:	4293      	cmp	r3, r2
 8018ddc:	d108      	bne.n	8018df0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8018dde:	68fb      	ldr	r3, [r7, #12]
 8018de0:	2270      	movs	r2, #112	@ 0x70
 8018de2:	4393      	bics	r3, r2
 8018de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8018de6:	683b      	ldr	r3, [r7, #0]
 8018de8:	685b      	ldr	r3, [r3, #4]
 8018dea:	68fa      	ldr	r2, [r7, #12]
 8018dec:	4313      	orrs	r3, r2
 8018dee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8018df0:	687b      	ldr	r3, [r7, #4]
 8018df2:	4a2a      	ldr	r2, [pc, #168]	@ (8018e9c <TIM_Base_SetConfig+0xe8>)
 8018df4:	4293      	cmp	r3, r2
 8018df6:	d010      	beq.n	8018e1a <TIM_Base_SetConfig+0x66>
 8018df8:	687a      	ldr	r2, [r7, #4]
 8018dfa:	2380      	movs	r3, #128	@ 0x80
 8018dfc:	05db      	lsls	r3, r3, #23
 8018dfe:	429a      	cmp	r2, r3
 8018e00:	d00b      	beq.n	8018e1a <TIM_Base_SetConfig+0x66>
 8018e02:	687b      	ldr	r3, [r7, #4]
 8018e04:	4a26      	ldr	r2, [pc, #152]	@ (8018ea0 <TIM_Base_SetConfig+0xec>)
 8018e06:	4293      	cmp	r3, r2
 8018e08:	d007      	beq.n	8018e1a <TIM_Base_SetConfig+0x66>
 8018e0a:	687b      	ldr	r3, [r7, #4]
 8018e0c:	4a25      	ldr	r2, [pc, #148]	@ (8018ea4 <TIM_Base_SetConfig+0xf0>)
 8018e0e:	4293      	cmp	r3, r2
 8018e10:	d003      	beq.n	8018e1a <TIM_Base_SetConfig+0x66>
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	4a24      	ldr	r2, [pc, #144]	@ (8018ea8 <TIM_Base_SetConfig+0xf4>)
 8018e16:	4293      	cmp	r3, r2
 8018e18:	d108      	bne.n	8018e2c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8018e1a:	68fb      	ldr	r3, [r7, #12]
 8018e1c:	4a23      	ldr	r2, [pc, #140]	@ (8018eac <TIM_Base_SetConfig+0xf8>)
 8018e1e:	4013      	ands	r3, r2
 8018e20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8018e22:	683b      	ldr	r3, [r7, #0]
 8018e24:	68db      	ldr	r3, [r3, #12]
 8018e26:	68fa      	ldr	r2, [r7, #12]
 8018e28:	4313      	orrs	r3, r2
 8018e2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8018e2c:	68fb      	ldr	r3, [r7, #12]
 8018e2e:	2280      	movs	r2, #128	@ 0x80
 8018e30:	4393      	bics	r3, r2
 8018e32:	001a      	movs	r2, r3
 8018e34:	683b      	ldr	r3, [r7, #0]
 8018e36:	695b      	ldr	r3, [r3, #20]
 8018e38:	4313      	orrs	r3, r2
 8018e3a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	68fa      	ldr	r2, [r7, #12]
 8018e40:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8018e42:	683b      	ldr	r3, [r7, #0]
 8018e44:	689a      	ldr	r2, [r3, #8]
 8018e46:	687b      	ldr	r3, [r7, #4]
 8018e48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8018e4a:	683b      	ldr	r3, [r7, #0]
 8018e4c:	681a      	ldr	r2, [r3, #0]
 8018e4e:	687b      	ldr	r3, [r7, #4]
 8018e50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8018e52:	687b      	ldr	r3, [r7, #4]
 8018e54:	4a11      	ldr	r2, [pc, #68]	@ (8018e9c <TIM_Base_SetConfig+0xe8>)
 8018e56:	4293      	cmp	r3, r2
 8018e58:	d007      	beq.n	8018e6a <TIM_Base_SetConfig+0xb6>
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	4a11      	ldr	r2, [pc, #68]	@ (8018ea4 <TIM_Base_SetConfig+0xf0>)
 8018e5e:	4293      	cmp	r3, r2
 8018e60:	d003      	beq.n	8018e6a <TIM_Base_SetConfig+0xb6>
 8018e62:	687b      	ldr	r3, [r7, #4]
 8018e64:	4a10      	ldr	r2, [pc, #64]	@ (8018ea8 <TIM_Base_SetConfig+0xf4>)
 8018e66:	4293      	cmp	r3, r2
 8018e68:	d103      	bne.n	8018e72 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8018e6a:	683b      	ldr	r3, [r7, #0]
 8018e6c:	691a      	ldr	r2, [r3, #16]
 8018e6e:	687b      	ldr	r3, [r7, #4]
 8018e70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	2201      	movs	r2, #1
 8018e76:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8018e78:	687b      	ldr	r3, [r7, #4]
 8018e7a:	691b      	ldr	r3, [r3, #16]
 8018e7c:	2201      	movs	r2, #1
 8018e7e:	4013      	ands	r3, r2
 8018e80:	2b01      	cmp	r3, #1
 8018e82:	d106      	bne.n	8018e92 <TIM_Base_SetConfig+0xde>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	691b      	ldr	r3, [r3, #16]
 8018e88:	2201      	movs	r2, #1
 8018e8a:	4393      	bics	r3, r2
 8018e8c:	001a      	movs	r2, r3
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	611a      	str	r2, [r3, #16]
  }
}
 8018e92:	46c0      	nop			@ (mov r8, r8)
 8018e94:	46bd      	mov	sp, r7
 8018e96:	b004      	add	sp, #16
 8018e98:	bd80      	pop	{r7, pc}
 8018e9a:	46c0      	nop			@ (mov r8, r8)
 8018e9c:	40012c00 	.word	0x40012c00
 8018ea0:	40000400 	.word	0x40000400
 8018ea4:	40014000 	.word	0x40014000
 8018ea8:	40014400 	.word	0x40014400
 8018eac:	fffffcff 	.word	0xfffffcff

08018eb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018eb0:	b580      	push	{r7, lr}
 8018eb2:	b086      	sub	sp, #24
 8018eb4:	af00      	add	r7, sp, #0
 8018eb6:	6078      	str	r0, [r7, #4]
 8018eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018eba:	687b      	ldr	r3, [r7, #4]
 8018ebc:	6a1b      	ldr	r3, [r3, #32]
 8018ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	6a1b      	ldr	r3, [r3, #32]
 8018ec4:	2201      	movs	r2, #1
 8018ec6:	4393      	bics	r3, r2
 8018ec8:	001a      	movs	r2, r3
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	685b      	ldr	r3, [r3, #4]
 8018ed2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	699b      	ldr	r3, [r3, #24]
 8018ed8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8018eda:	68fb      	ldr	r3, [r7, #12]
 8018edc:	4a2e      	ldr	r2, [pc, #184]	@ (8018f98 <TIM_OC1_SetConfig+0xe8>)
 8018ede:	4013      	ands	r3, r2
 8018ee0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8018ee2:	68fb      	ldr	r3, [r7, #12]
 8018ee4:	2203      	movs	r2, #3
 8018ee6:	4393      	bics	r3, r2
 8018ee8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018eea:	683b      	ldr	r3, [r7, #0]
 8018eec:	681b      	ldr	r3, [r3, #0]
 8018eee:	68fa      	ldr	r2, [r7, #12]
 8018ef0:	4313      	orrs	r3, r2
 8018ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8018ef4:	697b      	ldr	r3, [r7, #20]
 8018ef6:	2202      	movs	r2, #2
 8018ef8:	4393      	bics	r3, r2
 8018efa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8018efc:	683b      	ldr	r3, [r7, #0]
 8018efe:	689b      	ldr	r3, [r3, #8]
 8018f00:	697a      	ldr	r2, [r7, #20]
 8018f02:	4313      	orrs	r3, r2
 8018f04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	4a24      	ldr	r2, [pc, #144]	@ (8018f9c <TIM_OC1_SetConfig+0xec>)
 8018f0a:	4293      	cmp	r3, r2
 8018f0c:	d007      	beq.n	8018f1e <TIM_OC1_SetConfig+0x6e>
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	4a23      	ldr	r2, [pc, #140]	@ (8018fa0 <TIM_OC1_SetConfig+0xf0>)
 8018f12:	4293      	cmp	r3, r2
 8018f14:	d003      	beq.n	8018f1e <TIM_OC1_SetConfig+0x6e>
 8018f16:	687b      	ldr	r3, [r7, #4]
 8018f18:	4a22      	ldr	r2, [pc, #136]	@ (8018fa4 <TIM_OC1_SetConfig+0xf4>)
 8018f1a:	4293      	cmp	r3, r2
 8018f1c:	d10c      	bne.n	8018f38 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8018f1e:	697b      	ldr	r3, [r7, #20]
 8018f20:	2208      	movs	r2, #8
 8018f22:	4393      	bics	r3, r2
 8018f24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8018f26:	683b      	ldr	r3, [r7, #0]
 8018f28:	68db      	ldr	r3, [r3, #12]
 8018f2a:	697a      	ldr	r2, [r7, #20]
 8018f2c:	4313      	orrs	r3, r2
 8018f2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8018f30:	697b      	ldr	r3, [r7, #20]
 8018f32:	2204      	movs	r2, #4
 8018f34:	4393      	bics	r3, r2
 8018f36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	4a18      	ldr	r2, [pc, #96]	@ (8018f9c <TIM_OC1_SetConfig+0xec>)
 8018f3c:	4293      	cmp	r3, r2
 8018f3e:	d007      	beq.n	8018f50 <TIM_OC1_SetConfig+0xa0>
 8018f40:	687b      	ldr	r3, [r7, #4]
 8018f42:	4a17      	ldr	r2, [pc, #92]	@ (8018fa0 <TIM_OC1_SetConfig+0xf0>)
 8018f44:	4293      	cmp	r3, r2
 8018f46:	d003      	beq.n	8018f50 <TIM_OC1_SetConfig+0xa0>
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	4a16      	ldr	r2, [pc, #88]	@ (8018fa4 <TIM_OC1_SetConfig+0xf4>)
 8018f4c:	4293      	cmp	r3, r2
 8018f4e:	d111      	bne.n	8018f74 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8018f50:	693b      	ldr	r3, [r7, #16]
 8018f52:	4a15      	ldr	r2, [pc, #84]	@ (8018fa8 <TIM_OC1_SetConfig+0xf8>)
 8018f54:	4013      	ands	r3, r2
 8018f56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8018f58:	693b      	ldr	r3, [r7, #16]
 8018f5a:	4a14      	ldr	r2, [pc, #80]	@ (8018fac <TIM_OC1_SetConfig+0xfc>)
 8018f5c:	4013      	ands	r3, r2
 8018f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8018f60:	683b      	ldr	r3, [r7, #0]
 8018f62:	695b      	ldr	r3, [r3, #20]
 8018f64:	693a      	ldr	r2, [r7, #16]
 8018f66:	4313      	orrs	r3, r2
 8018f68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8018f6a:	683b      	ldr	r3, [r7, #0]
 8018f6c:	699b      	ldr	r3, [r3, #24]
 8018f6e:	693a      	ldr	r2, [r7, #16]
 8018f70:	4313      	orrs	r3, r2
 8018f72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018f74:	687b      	ldr	r3, [r7, #4]
 8018f76:	693a      	ldr	r2, [r7, #16]
 8018f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8018f7a:	687b      	ldr	r3, [r7, #4]
 8018f7c:	68fa      	ldr	r2, [r7, #12]
 8018f7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8018f80:	683b      	ldr	r3, [r7, #0]
 8018f82:	685a      	ldr	r2, [r3, #4]
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018f88:	687b      	ldr	r3, [r7, #4]
 8018f8a:	697a      	ldr	r2, [r7, #20]
 8018f8c:	621a      	str	r2, [r3, #32]
}
 8018f8e:	46c0      	nop			@ (mov r8, r8)
 8018f90:	46bd      	mov	sp, r7
 8018f92:	b006      	add	sp, #24
 8018f94:	bd80      	pop	{r7, pc}
 8018f96:	46c0      	nop			@ (mov r8, r8)
 8018f98:	fffeff8f 	.word	0xfffeff8f
 8018f9c:	40012c00 	.word	0x40012c00
 8018fa0:	40014000 	.word	0x40014000
 8018fa4:	40014400 	.word	0x40014400
 8018fa8:	fffffeff 	.word	0xfffffeff
 8018fac:	fffffdff 	.word	0xfffffdff

08018fb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018fb0:	b580      	push	{r7, lr}
 8018fb2:	b086      	sub	sp, #24
 8018fb4:	af00      	add	r7, sp, #0
 8018fb6:	6078      	str	r0, [r7, #4]
 8018fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018fba:	687b      	ldr	r3, [r7, #4]
 8018fbc:	6a1b      	ldr	r3, [r3, #32]
 8018fbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8018fc0:	687b      	ldr	r3, [r7, #4]
 8018fc2:	6a1b      	ldr	r3, [r3, #32]
 8018fc4:	2210      	movs	r2, #16
 8018fc6:	4393      	bics	r3, r2
 8018fc8:	001a      	movs	r2, r3
 8018fca:	687b      	ldr	r3, [r7, #4]
 8018fcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	685b      	ldr	r3, [r3, #4]
 8018fd2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	699b      	ldr	r3, [r3, #24]
 8018fd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8018fda:	68fb      	ldr	r3, [r7, #12]
 8018fdc:	4a2c      	ldr	r2, [pc, #176]	@ (8019090 <TIM_OC2_SetConfig+0xe0>)
 8018fde:	4013      	ands	r3, r2
 8018fe0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8018fe2:	68fb      	ldr	r3, [r7, #12]
 8018fe4:	4a2b      	ldr	r2, [pc, #172]	@ (8019094 <TIM_OC2_SetConfig+0xe4>)
 8018fe6:	4013      	ands	r3, r2
 8018fe8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018fea:	683b      	ldr	r3, [r7, #0]
 8018fec:	681b      	ldr	r3, [r3, #0]
 8018fee:	021b      	lsls	r3, r3, #8
 8018ff0:	68fa      	ldr	r2, [r7, #12]
 8018ff2:	4313      	orrs	r3, r2
 8018ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8018ff6:	697b      	ldr	r3, [r7, #20]
 8018ff8:	2220      	movs	r2, #32
 8018ffa:	4393      	bics	r3, r2
 8018ffc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8018ffe:	683b      	ldr	r3, [r7, #0]
 8019000:	689b      	ldr	r3, [r3, #8]
 8019002:	011b      	lsls	r3, r3, #4
 8019004:	697a      	ldr	r2, [r7, #20]
 8019006:	4313      	orrs	r3, r2
 8019008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801900a:	687b      	ldr	r3, [r7, #4]
 801900c:	4a22      	ldr	r2, [pc, #136]	@ (8019098 <TIM_OC2_SetConfig+0xe8>)
 801900e:	4293      	cmp	r3, r2
 8019010:	d10d      	bne.n	801902e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8019012:	697b      	ldr	r3, [r7, #20]
 8019014:	2280      	movs	r2, #128	@ 0x80
 8019016:	4393      	bics	r3, r2
 8019018:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801901a:	683b      	ldr	r3, [r7, #0]
 801901c:	68db      	ldr	r3, [r3, #12]
 801901e:	011b      	lsls	r3, r3, #4
 8019020:	697a      	ldr	r2, [r7, #20]
 8019022:	4313      	orrs	r3, r2
 8019024:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8019026:	697b      	ldr	r3, [r7, #20]
 8019028:	2240      	movs	r2, #64	@ 0x40
 801902a:	4393      	bics	r3, r2
 801902c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	4a19      	ldr	r2, [pc, #100]	@ (8019098 <TIM_OC2_SetConfig+0xe8>)
 8019032:	4293      	cmp	r3, r2
 8019034:	d007      	beq.n	8019046 <TIM_OC2_SetConfig+0x96>
 8019036:	687b      	ldr	r3, [r7, #4]
 8019038:	4a18      	ldr	r2, [pc, #96]	@ (801909c <TIM_OC2_SetConfig+0xec>)
 801903a:	4293      	cmp	r3, r2
 801903c:	d003      	beq.n	8019046 <TIM_OC2_SetConfig+0x96>
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	4a17      	ldr	r2, [pc, #92]	@ (80190a0 <TIM_OC2_SetConfig+0xf0>)
 8019042:	4293      	cmp	r3, r2
 8019044:	d113      	bne.n	801906e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8019046:	693b      	ldr	r3, [r7, #16]
 8019048:	4a16      	ldr	r2, [pc, #88]	@ (80190a4 <TIM_OC2_SetConfig+0xf4>)
 801904a:	4013      	ands	r3, r2
 801904c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801904e:	693b      	ldr	r3, [r7, #16]
 8019050:	4a15      	ldr	r2, [pc, #84]	@ (80190a8 <TIM_OC2_SetConfig+0xf8>)
 8019052:	4013      	ands	r3, r2
 8019054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8019056:	683b      	ldr	r3, [r7, #0]
 8019058:	695b      	ldr	r3, [r3, #20]
 801905a:	009b      	lsls	r3, r3, #2
 801905c:	693a      	ldr	r2, [r7, #16]
 801905e:	4313      	orrs	r3, r2
 8019060:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8019062:	683b      	ldr	r3, [r7, #0]
 8019064:	699b      	ldr	r3, [r3, #24]
 8019066:	009b      	lsls	r3, r3, #2
 8019068:	693a      	ldr	r2, [r7, #16]
 801906a:	4313      	orrs	r3, r2
 801906c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801906e:	687b      	ldr	r3, [r7, #4]
 8019070:	693a      	ldr	r2, [r7, #16]
 8019072:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	68fa      	ldr	r2, [r7, #12]
 8019078:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801907a:	683b      	ldr	r3, [r7, #0]
 801907c:	685a      	ldr	r2, [r3, #4]
 801907e:	687b      	ldr	r3, [r7, #4]
 8019080:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	697a      	ldr	r2, [r7, #20]
 8019086:	621a      	str	r2, [r3, #32]
}
 8019088:	46c0      	nop			@ (mov r8, r8)
 801908a:	46bd      	mov	sp, r7
 801908c:	b006      	add	sp, #24
 801908e:	bd80      	pop	{r7, pc}
 8019090:	feff8fff 	.word	0xfeff8fff
 8019094:	fffffcff 	.word	0xfffffcff
 8019098:	40012c00 	.word	0x40012c00
 801909c:	40014000 	.word	0x40014000
 80190a0:	40014400 	.word	0x40014400
 80190a4:	fffffbff 	.word	0xfffffbff
 80190a8:	fffff7ff 	.word	0xfffff7ff

080190ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80190ac:	b580      	push	{r7, lr}
 80190ae:	b086      	sub	sp, #24
 80190b0:	af00      	add	r7, sp, #0
 80190b2:	6078      	str	r0, [r7, #4]
 80190b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80190b6:	687b      	ldr	r3, [r7, #4]
 80190b8:	6a1b      	ldr	r3, [r3, #32]
 80190ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80190bc:	687b      	ldr	r3, [r7, #4]
 80190be:	6a1b      	ldr	r3, [r3, #32]
 80190c0:	4a31      	ldr	r2, [pc, #196]	@ (8019188 <TIM_OC3_SetConfig+0xdc>)
 80190c2:	401a      	ands	r2, r3
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	685b      	ldr	r3, [r3, #4]
 80190cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	69db      	ldr	r3, [r3, #28]
 80190d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80190d4:	68fb      	ldr	r3, [r7, #12]
 80190d6:	4a2d      	ldr	r2, [pc, #180]	@ (801918c <TIM_OC3_SetConfig+0xe0>)
 80190d8:	4013      	ands	r3, r2
 80190da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80190dc:	68fb      	ldr	r3, [r7, #12]
 80190de:	2203      	movs	r2, #3
 80190e0:	4393      	bics	r3, r2
 80190e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80190e4:	683b      	ldr	r3, [r7, #0]
 80190e6:	681b      	ldr	r3, [r3, #0]
 80190e8:	68fa      	ldr	r2, [r7, #12]
 80190ea:	4313      	orrs	r3, r2
 80190ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80190ee:	697b      	ldr	r3, [r7, #20]
 80190f0:	4a27      	ldr	r2, [pc, #156]	@ (8019190 <TIM_OC3_SetConfig+0xe4>)
 80190f2:	4013      	ands	r3, r2
 80190f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80190f6:	683b      	ldr	r3, [r7, #0]
 80190f8:	689b      	ldr	r3, [r3, #8]
 80190fa:	021b      	lsls	r3, r3, #8
 80190fc:	697a      	ldr	r2, [r7, #20]
 80190fe:	4313      	orrs	r3, r2
 8019100:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8019102:	687b      	ldr	r3, [r7, #4]
 8019104:	4a23      	ldr	r2, [pc, #140]	@ (8019194 <TIM_OC3_SetConfig+0xe8>)
 8019106:	4293      	cmp	r3, r2
 8019108:	d10d      	bne.n	8019126 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801910a:	697b      	ldr	r3, [r7, #20]
 801910c:	4a22      	ldr	r2, [pc, #136]	@ (8019198 <TIM_OC3_SetConfig+0xec>)
 801910e:	4013      	ands	r3, r2
 8019110:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8019112:	683b      	ldr	r3, [r7, #0]
 8019114:	68db      	ldr	r3, [r3, #12]
 8019116:	021b      	lsls	r3, r3, #8
 8019118:	697a      	ldr	r2, [r7, #20]
 801911a:	4313      	orrs	r3, r2
 801911c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801911e:	697b      	ldr	r3, [r7, #20]
 8019120:	4a1e      	ldr	r2, [pc, #120]	@ (801919c <TIM_OC3_SetConfig+0xf0>)
 8019122:	4013      	ands	r3, r2
 8019124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8019126:	687b      	ldr	r3, [r7, #4]
 8019128:	4a1a      	ldr	r2, [pc, #104]	@ (8019194 <TIM_OC3_SetConfig+0xe8>)
 801912a:	4293      	cmp	r3, r2
 801912c:	d007      	beq.n	801913e <TIM_OC3_SetConfig+0x92>
 801912e:	687b      	ldr	r3, [r7, #4]
 8019130:	4a1b      	ldr	r2, [pc, #108]	@ (80191a0 <TIM_OC3_SetConfig+0xf4>)
 8019132:	4293      	cmp	r3, r2
 8019134:	d003      	beq.n	801913e <TIM_OC3_SetConfig+0x92>
 8019136:	687b      	ldr	r3, [r7, #4]
 8019138:	4a1a      	ldr	r2, [pc, #104]	@ (80191a4 <TIM_OC3_SetConfig+0xf8>)
 801913a:	4293      	cmp	r3, r2
 801913c:	d113      	bne.n	8019166 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801913e:	693b      	ldr	r3, [r7, #16]
 8019140:	4a19      	ldr	r2, [pc, #100]	@ (80191a8 <TIM_OC3_SetConfig+0xfc>)
 8019142:	4013      	ands	r3, r2
 8019144:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8019146:	693b      	ldr	r3, [r7, #16]
 8019148:	4a18      	ldr	r2, [pc, #96]	@ (80191ac <TIM_OC3_SetConfig+0x100>)
 801914a:	4013      	ands	r3, r2
 801914c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801914e:	683b      	ldr	r3, [r7, #0]
 8019150:	695b      	ldr	r3, [r3, #20]
 8019152:	011b      	lsls	r3, r3, #4
 8019154:	693a      	ldr	r2, [r7, #16]
 8019156:	4313      	orrs	r3, r2
 8019158:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801915a:	683b      	ldr	r3, [r7, #0]
 801915c:	699b      	ldr	r3, [r3, #24]
 801915e:	011b      	lsls	r3, r3, #4
 8019160:	693a      	ldr	r2, [r7, #16]
 8019162:	4313      	orrs	r3, r2
 8019164:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	693a      	ldr	r2, [r7, #16]
 801916a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801916c:	687b      	ldr	r3, [r7, #4]
 801916e:	68fa      	ldr	r2, [r7, #12]
 8019170:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8019172:	683b      	ldr	r3, [r7, #0]
 8019174:	685a      	ldr	r2, [r3, #4]
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801917a:	687b      	ldr	r3, [r7, #4]
 801917c:	697a      	ldr	r2, [r7, #20]
 801917e:	621a      	str	r2, [r3, #32]
}
 8019180:	46c0      	nop			@ (mov r8, r8)
 8019182:	46bd      	mov	sp, r7
 8019184:	b006      	add	sp, #24
 8019186:	bd80      	pop	{r7, pc}
 8019188:	fffffeff 	.word	0xfffffeff
 801918c:	fffeff8f 	.word	0xfffeff8f
 8019190:	fffffdff 	.word	0xfffffdff
 8019194:	40012c00 	.word	0x40012c00
 8019198:	fffff7ff 	.word	0xfffff7ff
 801919c:	fffffbff 	.word	0xfffffbff
 80191a0:	40014000 	.word	0x40014000
 80191a4:	40014400 	.word	0x40014400
 80191a8:	ffffefff 	.word	0xffffefff
 80191ac:	ffffdfff 	.word	0xffffdfff

080191b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80191b0:	b580      	push	{r7, lr}
 80191b2:	b086      	sub	sp, #24
 80191b4:	af00      	add	r7, sp, #0
 80191b6:	6078      	str	r0, [r7, #4]
 80191b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	6a1b      	ldr	r3, [r3, #32]
 80191be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80191c0:	687b      	ldr	r3, [r7, #4]
 80191c2:	6a1b      	ldr	r3, [r3, #32]
 80191c4:	4a24      	ldr	r2, [pc, #144]	@ (8019258 <TIM_OC4_SetConfig+0xa8>)
 80191c6:	401a      	ands	r2, r3
 80191c8:	687b      	ldr	r3, [r7, #4]
 80191ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	685b      	ldr	r3, [r3, #4]
 80191d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80191d2:	687b      	ldr	r3, [r7, #4]
 80191d4:	69db      	ldr	r3, [r3, #28]
 80191d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80191d8:	68fb      	ldr	r3, [r7, #12]
 80191da:	4a20      	ldr	r2, [pc, #128]	@ (801925c <TIM_OC4_SetConfig+0xac>)
 80191dc:	4013      	ands	r3, r2
 80191de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80191e0:	68fb      	ldr	r3, [r7, #12]
 80191e2:	4a1f      	ldr	r2, [pc, #124]	@ (8019260 <TIM_OC4_SetConfig+0xb0>)
 80191e4:	4013      	ands	r3, r2
 80191e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80191e8:	683b      	ldr	r3, [r7, #0]
 80191ea:	681b      	ldr	r3, [r3, #0]
 80191ec:	021b      	lsls	r3, r3, #8
 80191ee:	68fa      	ldr	r2, [r7, #12]
 80191f0:	4313      	orrs	r3, r2
 80191f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80191f4:	693b      	ldr	r3, [r7, #16]
 80191f6:	4a1b      	ldr	r2, [pc, #108]	@ (8019264 <TIM_OC4_SetConfig+0xb4>)
 80191f8:	4013      	ands	r3, r2
 80191fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80191fc:	683b      	ldr	r3, [r7, #0]
 80191fe:	689b      	ldr	r3, [r3, #8]
 8019200:	031b      	lsls	r3, r3, #12
 8019202:	693a      	ldr	r2, [r7, #16]
 8019204:	4313      	orrs	r3, r2
 8019206:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8019208:	687b      	ldr	r3, [r7, #4]
 801920a:	4a17      	ldr	r2, [pc, #92]	@ (8019268 <TIM_OC4_SetConfig+0xb8>)
 801920c:	4293      	cmp	r3, r2
 801920e:	d007      	beq.n	8019220 <TIM_OC4_SetConfig+0x70>
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	4a16      	ldr	r2, [pc, #88]	@ (801926c <TIM_OC4_SetConfig+0xbc>)
 8019214:	4293      	cmp	r3, r2
 8019216:	d003      	beq.n	8019220 <TIM_OC4_SetConfig+0x70>
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	4a15      	ldr	r2, [pc, #84]	@ (8019270 <TIM_OC4_SetConfig+0xc0>)
 801921c:	4293      	cmp	r3, r2
 801921e:	d109      	bne.n	8019234 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8019220:	697b      	ldr	r3, [r7, #20]
 8019222:	4a14      	ldr	r2, [pc, #80]	@ (8019274 <TIM_OC4_SetConfig+0xc4>)
 8019224:	4013      	ands	r3, r2
 8019226:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8019228:	683b      	ldr	r3, [r7, #0]
 801922a:	695b      	ldr	r3, [r3, #20]
 801922c:	019b      	lsls	r3, r3, #6
 801922e:	697a      	ldr	r2, [r7, #20]
 8019230:	4313      	orrs	r3, r2
 8019232:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019234:	687b      	ldr	r3, [r7, #4]
 8019236:	697a      	ldr	r2, [r7, #20]
 8019238:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801923a:	687b      	ldr	r3, [r7, #4]
 801923c:	68fa      	ldr	r2, [r7, #12]
 801923e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8019240:	683b      	ldr	r3, [r7, #0]
 8019242:	685a      	ldr	r2, [r3, #4]
 8019244:	687b      	ldr	r3, [r7, #4]
 8019246:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019248:	687b      	ldr	r3, [r7, #4]
 801924a:	693a      	ldr	r2, [r7, #16]
 801924c:	621a      	str	r2, [r3, #32]
}
 801924e:	46c0      	nop			@ (mov r8, r8)
 8019250:	46bd      	mov	sp, r7
 8019252:	b006      	add	sp, #24
 8019254:	bd80      	pop	{r7, pc}
 8019256:	46c0      	nop			@ (mov r8, r8)
 8019258:	ffffefff 	.word	0xffffefff
 801925c:	feff8fff 	.word	0xfeff8fff
 8019260:	fffffcff 	.word	0xfffffcff
 8019264:	ffffdfff 	.word	0xffffdfff
 8019268:	40012c00 	.word	0x40012c00
 801926c:	40014000 	.word	0x40014000
 8019270:	40014400 	.word	0x40014400
 8019274:	ffffbfff 	.word	0xffffbfff

08019278 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8019278:	b580      	push	{r7, lr}
 801927a:	b086      	sub	sp, #24
 801927c:	af00      	add	r7, sp, #0
 801927e:	6078      	str	r0, [r7, #4]
 8019280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019282:	687b      	ldr	r3, [r7, #4]
 8019284:	6a1b      	ldr	r3, [r3, #32]
 8019286:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8019288:	687b      	ldr	r3, [r7, #4]
 801928a:	6a1b      	ldr	r3, [r3, #32]
 801928c:	4a21      	ldr	r2, [pc, #132]	@ (8019314 <TIM_OC5_SetConfig+0x9c>)
 801928e:	401a      	ands	r2, r3
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019294:	687b      	ldr	r3, [r7, #4]
 8019296:	685b      	ldr	r3, [r3, #4]
 8019298:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801929a:	687b      	ldr	r3, [r7, #4]
 801929c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801929e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80192a0:	68fb      	ldr	r3, [r7, #12]
 80192a2:	4a1d      	ldr	r2, [pc, #116]	@ (8019318 <TIM_OC5_SetConfig+0xa0>)
 80192a4:	4013      	ands	r3, r2
 80192a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80192a8:	683b      	ldr	r3, [r7, #0]
 80192aa:	681b      	ldr	r3, [r3, #0]
 80192ac:	68fa      	ldr	r2, [r7, #12]
 80192ae:	4313      	orrs	r3, r2
 80192b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80192b2:	693b      	ldr	r3, [r7, #16]
 80192b4:	4a19      	ldr	r2, [pc, #100]	@ (801931c <TIM_OC5_SetConfig+0xa4>)
 80192b6:	4013      	ands	r3, r2
 80192b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80192ba:	683b      	ldr	r3, [r7, #0]
 80192bc:	689b      	ldr	r3, [r3, #8]
 80192be:	041b      	lsls	r3, r3, #16
 80192c0:	693a      	ldr	r2, [r7, #16]
 80192c2:	4313      	orrs	r3, r2
 80192c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80192c6:	687b      	ldr	r3, [r7, #4]
 80192c8:	4a15      	ldr	r2, [pc, #84]	@ (8019320 <TIM_OC5_SetConfig+0xa8>)
 80192ca:	4293      	cmp	r3, r2
 80192cc:	d007      	beq.n	80192de <TIM_OC5_SetConfig+0x66>
 80192ce:	687b      	ldr	r3, [r7, #4]
 80192d0:	4a14      	ldr	r2, [pc, #80]	@ (8019324 <TIM_OC5_SetConfig+0xac>)
 80192d2:	4293      	cmp	r3, r2
 80192d4:	d003      	beq.n	80192de <TIM_OC5_SetConfig+0x66>
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	4a13      	ldr	r2, [pc, #76]	@ (8019328 <TIM_OC5_SetConfig+0xb0>)
 80192da:	4293      	cmp	r3, r2
 80192dc:	d109      	bne.n	80192f2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80192de:	697b      	ldr	r3, [r7, #20]
 80192e0:	4a0c      	ldr	r2, [pc, #48]	@ (8019314 <TIM_OC5_SetConfig+0x9c>)
 80192e2:	4013      	ands	r3, r2
 80192e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80192e6:	683b      	ldr	r3, [r7, #0]
 80192e8:	695b      	ldr	r3, [r3, #20]
 80192ea:	021b      	lsls	r3, r3, #8
 80192ec:	697a      	ldr	r2, [r7, #20]
 80192ee:	4313      	orrs	r3, r2
 80192f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	697a      	ldr	r2, [r7, #20]
 80192f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	68fa      	ldr	r2, [r7, #12]
 80192fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80192fe:	683b      	ldr	r3, [r7, #0]
 8019300:	685a      	ldr	r2, [r3, #4]
 8019302:	687b      	ldr	r3, [r7, #4]
 8019304:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019306:	687b      	ldr	r3, [r7, #4]
 8019308:	693a      	ldr	r2, [r7, #16]
 801930a:	621a      	str	r2, [r3, #32]
}
 801930c:	46c0      	nop			@ (mov r8, r8)
 801930e:	46bd      	mov	sp, r7
 8019310:	b006      	add	sp, #24
 8019312:	bd80      	pop	{r7, pc}
 8019314:	fffeffff 	.word	0xfffeffff
 8019318:	fffeff8f 	.word	0xfffeff8f
 801931c:	fffdffff 	.word	0xfffdffff
 8019320:	40012c00 	.word	0x40012c00
 8019324:	40014000 	.word	0x40014000
 8019328:	40014400 	.word	0x40014400

0801932c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801932c:	b580      	push	{r7, lr}
 801932e:	b086      	sub	sp, #24
 8019330:	af00      	add	r7, sp, #0
 8019332:	6078      	str	r0, [r7, #4]
 8019334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019336:	687b      	ldr	r3, [r7, #4]
 8019338:	6a1b      	ldr	r3, [r3, #32]
 801933a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801933c:	687b      	ldr	r3, [r7, #4]
 801933e:	6a1b      	ldr	r3, [r3, #32]
 8019340:	4a22      	ldr	r2, [pc, #136]	@ (80193cc <TIM_OC6_SetConfig+0xa0>)
 8019342:	401a      	ands	r2, r3
 8019344:	687b      	ldr	r3, [r7, #4]
 8019346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019348:	687b      	ldr	r3, [r7, #4]
 801934a:	685b      	ldr	r3, [r3, #4]
 801934c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801934e:	687b      	ldr	r3, [r7, #4]
 8019350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8019354:	68fb      	ldr	r3, [r7, #12]
 8019356:	4a1e      	ldr	r2, [pc, #120]	@ (80193d0 <TIM_OC6_SetConfig+0xa4>)
 8019358:	4013      	ands	r3, r2
 801935a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801935c:	683b      	ldr	r3, [r7, #0]
 801935e:	681b      	ldr	r3, [r3, #0]
 8019360:	021b      	lsls	r3, r3, #8
 8019362:	68fa      	ldr	r2, [r7, #12]
 8019364:	4313      	orrs	r3, r2
 8019366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8019368:	693b      	ldr	r3, [r7, #16]
 801936a:	4a1a      	ldr	r2, [pc, #104]	@ (80193d4 <TIM_OC6_SetConfig+0xa8>)
 801936c:	4013      	ands	r3, r2
 801936e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8019370:	683b      	ldr	r3, [r7, #0]
 8019372:	689b      	ldr	r3, [r3, #8]
 8019374:	051b      	lsls	r3, r3, #20
 8019376:	693a      	ldr	r2, [r7, #16]
 8019378:	4313      	orrs	r3, r2
 801937a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801937c:	687b      	ldr	r3, [r7, #4]
 801937e:	4a16      	ldr	r2, [pc, #88]	@ (80193d8 <TIM_OC6_SetConfig+0xac>)
 8019380:	4293      	cmp	r3, r2
 8019382:	d007      	beq.n	8019394 <TIM_OC6_SetConfig+0x68>
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	4a15      	ldr	r2, [pc, #84]	@ (80193dc <TIM_OC6_SetConfig+0xb0>)
 8019388:	4293      	cmp	r3, r2
 801938a:	d003      	beq.n	8019394 <TIM_OC6_SetConfig+0x68>
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	4a14      	ldr	r2, [pc, #80]	@ (80193e0 <TIM_OC6_SetConfig+0xb4>)
 8019390:	4293      	cmp	r3, r2
 8019392:	d109      	bne.n	80193a8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8019394:	697b      	ldr	r3, [r7, #20]
 8019396:	4a13      	ldr	r2, [pc, #76]	@ (80193e4 <TIM_OC6_SetConfig+0xb8>)
 8019398:	4013      	ands	r3, r2
 801939a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801939c:	683b      	ldr	r3, [r7, #0]
 801939e:	695b      	ldr	r3, [r3, #20]
 80193a0:	029b      	lsls	r3, r3, #10
 80193a2:	697a      	ldr	r2, [r7, #20]
 80193a4:	4313      	orrs	r3, r2
 80193a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	697a      	ldr	r2, [r7, #20]
 80193ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80193ae:	687b      	ldr	r3, [r7, #4]
 80193b0:	68fa      	ldr	r2, [r7, #12]
 80193b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80193b4:	683b      	ldr	r3, [r7, #0]
 80193b6:	685a      	ldr	r2, [r3, #4]
 80193b8:	687b      	ldr	r3, [r7, #4]
 80193ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80193bc:	687b      	ldr	r3, [r7, #4]
 80193be:	693a      	ldr	r2, [r7, #16]
 80193c0:	621a      	str	r2, [r3, #32]
}
 80193c2:	46c0      	nop			@ (mov r8, r8)
 80193c4:	46bd      	mov	sp, r7
 80193c6:	b006      	add	sp, #24
 80193c8:	bd80      	pop	{r7, pc}
 80193ca:	46c0      	nop			@ (mov r8, r8)
 80193cc:	ffefffff 	.word	0xffefffff
 80193d0:	feff8fff 	.word	0xfeff8fff
 80193d4:	ffdfffff 	.word	0xffdfffff
 80193d8:	40012c00 	.word	0x40012c00
 80193dc:	40014000 	.word	0x40014000
 80193e0:	40014400 	.word	0x40014400
 80193e4:	fffbffff 	.word	0xfffbffff

080193e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80193e8:	b580      	push	{r7, lr}
 80193ea:	b086      	sub	sp, #24
 80193ec:	af00      	add	r7, sp, #0
 80193ee:	60f8      	str	r0, [r7, #12]
 80193f0:	60b9      	str	r1, [r7, #8]
 80193f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80193f4:	68fb      	ldr	r3, [r7, #12]
 80193f6:	6a1b      	ldr	r3, [r3, #32]
 80193f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80193fa:	68fb      	ldr	r3, [r7, #12]
 80193fc:	6a1b      	ldr	r3, [r3, #32]
 80193fe:	2201      	movs	r2, #1
 8019400:	4393      	bics	r3, r2
 8019402:	001a      	movs	r2, r3
 8019404:	68fb      	ldr	r3, [r7, #12]
 8019406:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019408:	68fb      	ldr	r3, [r7, #12]
 801940a:	699b      	ldr	r3, [r3, #24]
 801940c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801940e:	693b      	ldr	r3, [r7, #16]
 8019410:	22f0      	movs	r2, #240	@ 0xf0
 8019412:	4393      	bics	r3, r2
 8019414:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8019416:	687b      	ldr	r3, [r7, #4]
 8019418:	011b      	lsls	r3, r3, #4
 801941a:	693a      	ldr	r2, [r7, #16]
 801941c:	4313      	orrs	r3, r2
 801941e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8019420:	697b      	ldr	r3, [r7, #20]
 8019422:	220a      	movs	r2, #10
 8019424:	4393      	bics	r3, r2
 8019426:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8019428:	697a      	ldr	r2, [r7, #20]
 801942a:	68bb      	ldr	r3, [r7, #8]
 801942c:	4313      	orrs	r3, r2
 801942e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8019430:	68fb      	ldr	r3, [r7, #12]
 8019432:	693a      	ldr	r2, [r7, #16]
 8019434:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019436:	68fb      	ldr	r3, [r7, #12]
 8019438:	697a      	ldr	r2, [r7, #20]
 801943a:	621a      	str	r2, [r3, #32]
}
 801943c:	46c0      	nop			@ (mov r8, r8)
 801943e:	46bd      	mov	sp, r7
 8019440:	b006      	add	sp, #24
 8019442:	bd80      	pop	{r7, pc}

08019444 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8019444:	b580      	push	{r7, lr}
 8019446:	b086      	sub	sp, #24
 8019448:	af00      	add	r7, sp, #0
 801944a:	60f8      	str	r0, [r7, #12]
 801944c:	60b9      	str	r1, [r7, #8]
 801944e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8019450:	68fb      	ldr	r3, [r7, #12]
 8019452:	6a1b      	ldr	r3, [r3, #32]
 8019454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8019456:	68fb      	ldr	r3, [r7, #12]
 8019458:	6a1b      	ldr	r3, [r3, #32]
 801945a:	2210      	movs	r2, #16
 801945c:	4393      	bics	r3, r2
 801945e:	001a      	movs	r2, r3
 8019460:	68fb      	ldr	r3, [r7, #12]
 8019462:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019464:	68fb      	ldr	r3, [r7, #12]
 8019466:	699b      	ldr	r3, [r3, #24]
 8019468:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801946a:	693b      	ldr	r3, [r7, #16]
 801946c:	4a0d      	ldr	r2, [pc, #52]	@ (80194a4 <TIM_TI2_ConfigInputStage+0x60>)
 801946e:	4013      	ands	r3, r2
 8019470:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	031b      	lsls	r3, r3, #12
 8019476:	693a      	ldr	r2, [r7, #16]
 8019478:	4313      	orrs	r3, r2
 801947a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801947c:	697b      	ldr	r3, [r7, #20]
 801947e:	22a0      	movs	r2, #160	@ 0xa0
 8019480:	4393      	bics	r3, r2
 8019482:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8019484:	68bb      	ldr	r3, [r7, #8]
 8019486:	011b      	lsls	r3, r3, #4
 8019488:	697a      	ldr	r2, [r7, #20]
 801948a:	4313      	orrs	r3, r2
 801948c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801948e:	68fb      	ldr	r3, [r7, #12]
 8019490:	693a      	ldr	r2, [r7, #16]
 8019492:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019494:	68fb      	ldr	r3, [r7, #12]
 8019496:	697a      	ldr	r2, [r7, #20]
 8019498:	621a      	str	r2, [r3, #32]
}
 801949a:	46c0      	nop			@ (mov r8, r8)
 801949c:	46bd      	mov	sp, r7
 801949e:	b006      	add	sp, #24
 80194a0:	bd80      	pop	{r7, pc}
 80194a2:	46c0      	nop			@ (mov r8, r8)
 80194a4:	ffff0fff 	.word	0xffff0fff

080194a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80194a8:	b580      	push	{r7, lr}
 80194aa:	b084      	sub	sp, #16
 80194ac:	af00      	add	r7, sp, #0
 80194ae:	6078      	str	r0, [r7, #4]
 80194b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80194b2:	687b      	ldr	r3, [r7, #4]
 80194b4:	689b      	ldr	r3, [r3, #8]
 80194b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80194b8:	68fb      	ldr	r3, [r7, #12]
 80194ba:	4a08      	ldr	r2, [pc, #32]	@ (80194dc <TIM_ITRx_SetConfig+0x34>)
 80194bc:	4013      	ands	r3, r2
 80194be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80194c0:	683a      	ldr	r2, [r7, #0]
 80194c2:	68fb      	ldr	r3, [r7, #12]
 80194c4:	4313      	orrs	r3, r2
 80194c6:	2207      	movs	r2, #7
 80194c8:	4313      	orrs	r3, r2
 80194ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80194cc:	687b      	ldr	r3, [r7, #4]
 80194ce:	68fa      	ldr	r2, [r7, #12]
 80194d0:	609a      	str	r2, [r3, #8]
}
 80194d2:	46c0      	nop			@ (mov r8, r8)
 80194d4:	46bd      	mov	sp, r7
 80194d6:	b004      	add	sp, #16
 80194d8:	bd80      	pop	{r7, pc}
 80194da:	46c0      	nop			@ (mov r8, r8)
 80194dc:	ffcfff8f 	.word	0xffcfff8f

080194e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80194e0:	b580      	push	{r7, lr}
 80194e2:	b086      	sub	sp, #24
 80194e4:	af00      	add	r7, sp, #0
 80194e6:	60f8      	str	r0, [r7, #12]
 80194e8:	60b9      	str	r1, [r7, #8]
 80194ea:	607a      	str	r2, [r7, #4]
 80194ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80194ee:	68fb      	ldr	r3, [r7, #12]
 80194f0:	689b      	ldr	r3, [r3, #8]
 80194f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80194f4:	697b      	ldr	r3, [r7, #20]
 80194f6:	4a09      	ldr	r2, [pc, #36]	@ (801951c <TIM_ETR_SetConfig+0x3c>)
 80194f8:	4013      	ands	r3, r2
 80194fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80194fc:	683b      	ldr	r3, [r7, #0]
 80194fe:	021a      	lsls	r2, r3, #8
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	431a      	orrs	r2, r3
 8019504:	68bb      	ldr	r3, [r7, #8]
 8019506:	4313      	orrs	r3, r2
 8019508:	697a      	ldr	r2, [r7, #20]
 801950a:	4313      	orrs	r3, r2
 801950c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801950e:	68fb      	ldr	r3, [r7, #12]
 8019510:	697a      	ldr	r2, [r7, #20]
 8019512:	609a      	str	r2, [r3, #8]
}
 8019514:	46c0      	nop			@ (mov r8, r8)
 8019516:	46bd      	mov	sp, r7
 8019518:	b006      	add	sp, #24
 801951a:	bd80      	pop	{r7, pc}
 801951c:	ffff00ff 	.word	0xffff00ff

08019520 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8019520:	b580      	push	{r7, lr}
 8019522:	b086      	sub	sp, #24
 8019524:	af00      	add	r7, sp, #0
 8019526:	60f8      	str	r0, [r7, #12]
 8019528:	60b9      	str	r1, [r7, #8]
 801952a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801952c:	68bb      	ldr	r3, [r7, #8]
 801952e:	221f      	movs	r2, #31
 8019530:	4013      	ands	r3, r2
 8019532:	2201      	movs	r2, #1
 8019534:	409a      	lsls	r2, r3
 8019536:	0013      	movs	r3, r2
 8019538:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801953a:	68fb      	ldr	r3, [r7, #12]
 801953c:	6a1b      	ldr	r3, [r3, #32]
 801953e:	697a      	ldr	r2, [r7, #20]
 8019540:	43d2      	mvns	r2, r2
 8019542:	401a      	ands	r2, r3
 8019544:	68fb      	ldr	r3, [r7, #12]
 8019546:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8019548:	68fb      	ldr	r3, [r7, #12]
 801954a:	6a1a      	ldr	r2, [r3, #32]
 801954c:	68bb      	ldr	r3, [r7, #8]
 801954e:	211f      	movs	r1, #31
 8019550:	400b      	ands	r3, r1
 8019552:	6879      	ldr	r1, [r7, #4]
 8019554:	4099      	lsls	r1, r3
 8019556:	000b      	movs	r3, r1
 8019558:	431a      	orrs	r2, r3
 801955a:	68fb      	ldr	r3, [r7, #12]
 801955c:	621a      	str	r2, [r3, #32]
}
 801955e:	46c0      	nop			@ (mov r8, r8)
 8019560:	46bd      	mov	sp, r7
 8019562:	b006      	add	sp, #24
 8019564:	bd80      	pop	{r7, pc}
	...

08019568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8019568:	b580      	push	{r7, lr}
 801956a:	b084      	sub	sp, #16
 801956c:	af00      	add	r7, sp, #0
 801956e:	6078      	str	r0, [r7, #4]
 8019570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8019572:	687b      	ldr	r3, [r7, #4]
 8019574:	223c      	movs	r2, #60	@ 0x3c
 8019576:	5c9b      	ldrb	r3, [r3, r2]
 8019578:	2b01      	cmp	r3, #1
 801957a:	d101      	bne.n	8019580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801957c:	2302      	movs	r3, #2
 801957e:	e055      	b.n	801962c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8019580:	687b      	ldr	r3, [r7, #4]
 8019582:	223c      	movs	r2, #60	@ 0x3c
 8019584:	2101      	movs	r1, #1
 8019586:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	223d      	movs	r2, #61	@ 0x3d
 801958c:	2102      	movs	r1, #2
 801958e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	685b      	ldr	r3, [r3, #4]
 8019596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8019598:	687b      	ldr	r3, [r7, #4]
 801959a:	681b      	ldr	r3, [r3, #0]
 801959c:	689b      	ldr	r3, [r3, #8]
 801959e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80195a0:	687b      	ldr	r3, [r7, #4]
 80195a2:	681b      	ldr	r3, [r3, #0]
 80195a4:	4a23      	ldr	r2, [pc, #140]	@ (8019634 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80195a6:	4293      	cmp	r3, r2
 80195a8:	d108      	bne.n	80195bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80195aa:	68fb      	ldr	r3, [r7, #12]
 80195ac:	4a22      	ldr	r2, [pc, #136]	@ (8019638 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80195ae:	4013      	ands	r3, r2
 80195b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80195b2:	683b      	ldr	r3, [r7, #0]
 80195b4:	685b      	ldr	r3, [r3, #4]
 80195b6:	68fa      	ldr	r2, [r7, #12]
 80195b8:	4313      	orrs	r3, r2
 80195ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80195bc:	68fb      	ldr	r3, [r7, #12]
 80195be:	2270      	movs	r2, #112	@ 0x70
 80195c0:	4393      	bics	r3, r2
 80195c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80195c4:	683b      	ldr	r3, [r7, #0]
 80195c6:	681b      	ldr	r3, [r3, #0]
 80195c8:	68fa      	ldr	r2, [r7, #12]
 80195ca:	4313      	orrs	r3, r2
 80195cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80195ce:	687b      	ldr	r3, [r7, #4]
 80195d0:	681b      	ldr	r3, [r3, #0]
 80195d2:	68fa      	ldr	r2, [r7, #12]
 80195d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80195d6:	687b      	ldr	r3, [r7, #4]
 80195d8:	681b      	ldr	r3, [r3, #0]
 80195da:	4a16      	ldr	r2, [pc, #88]	@ (8019634 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80195dc:	4293      	cmp	r3, r2
 80195de:	d00f      	beq.n	8019600 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80195e0:	687b      	ldr	r3, [r7, #4]
 80195e2:	681a      	ldr	r2, [r3, #0]
 80195e4:	2380      	movs	r3, #128	@ 0x80
 80195e6:	05db      	lsls	r3, r3, #23
 80195e8:	429a      	cmp	r2, r3
 80195ea:	d009      	beq.n	8019600 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	681b      	ldr	r3, [r3, #0]
 80195f0:	4a12      	ldr	r2, [pc, #72]	@ (801963c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80195f2:	4293      	cmp	r3, r2
 80195f4:	d004      	beq.n	8019600 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	681b      	ldr	r3, [r3, #0]
 80195fa:	4a11      	ldr	r2, [pc, #68]	@ (8019640 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80195fc:	4293      	cmp	r3, r2
 80195fe:	d10c      	bne.n	801961a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8019600:	68bb      	ldr	r3, [r7, #8]
 8019602:	2280      	movs	r2, #128	@ 0x80
 8019604:	4393      	bics	r3, r2
 8019606:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8019608:	683b      	ldr	r3, [r7, #0]
 801960a:	689b      	ldr	r3, [r3, #8]
 801960c:	68ba      	ldr	r2, [r7, #8]
 801960e:	4313      	orrs	r3, r2
 8019610:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8019612:	687b      	ldr	r3, [r7, #4]
 8019614:	681b      	ldr	r3, [r3, #0]
 8019616:	68ba      	ldr	r2, [r7, #8]
 8019618:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	223d      	movs	r2, #61	@ 0x3d
 801961e:	2101      	movs	r1, #1
 8019620:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	223c      	movs	r2, #60	@ 0x3c
 8019626:	2100      	movs	r1, #0
 8019628:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801962a:	2300      	movs	r3, #0
}
 801962c:	0018      	movs	r0, r3
 801962e:	46bd      	mov	sp, r7
 8019630:	b004      	add	sp, #16
 8019632:	bd80      	pop	{r7, pc}
 8019634:	40012c00 	.word	0x40012c00
 8019638:	ff0fffff 	.word	0xff0fffff
 801963c:	40000400 	.word	0x40000400
 8019640:	40014000 	.word	0x40014000

08019644 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8019644:	b580      	push	{r7, lr}
 8019646:	b082      	sub	sp, #8
 8019648:	af00      	add	r7, sp, #0
 801964a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801964c:	46c0      	nop			@ (mov r8, r8)
 801964e:	46bd      	mov	sp, r7
 8019650:	b002      	add	sp, #8
 8019652:	bd80      	pop	{r7, pc}

08019654 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8019654:	b580      	push	{r7, lr}
 8019656:	b082      	sub	sp, #8
 8019658:	af00      	add	r7, sp, #0
 801965a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801965c:	46c0      	nop			@ (mov r8, r8)
 801965e:	46bd      	mov	sp, r7
 8019660:	b002      	add	sp, #8
 8019662:	bd80      	pop	{r7, pc}

08019664 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8019664:	b580      	push	{r7, lr}
 8019666:	b082      	sub	sp, #8
 8019668:	af00      	add	r7, sp, #0
 801966a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801966c:	46c0      	nop			@ (mov r8, r8)
 801966e:	46bd      	mov	sp, r7
 8019670:	b002      	add	sp, #8
 8019672:	bd80      	pop	{r7, pc}

08019674 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8019674:	b580      	push	{r7, lr}
 8019676:	b084      	sub	sp, #16
 8019678:	af00      	add	r7, sp, #0
 801967a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	2200      	movs	r2, #0
 8019680:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8019682:	4b05      	ldr	r3, [pc, #20]	@ (8019698 <USB_EnableGlobalInt+0x24>)
 8019684:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8019686:	687b      	ldr	r3, [r7, #4]
 8019688:	68fa      	ldr	r2, [r7, #12]
 801968a:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801968c:	2300      	movs	r3, #0
}
 801968e:	0018      	movs	r0, r3
 8019690:	46bd      	mov	sp, r7
 8019692:	b004      	add	sp, #16
 8019694:	bd80      	pop	{r7, pc}
 8019696:	46c0      	nop			@ (mov r8, r8)
 8019698:	0000bf80 	.word	0x0000bf80

0801969c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 801969c:	b580      	push	{r7, lr}
 801969e:	b084      	sub	sp, #16
 80196a0:	af00      	add	r7, sp, #0
 80196a2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80196a4:	4b06      	ldr	r3, [pc, #24]	@ (80196c0 <USB_DisableGlobalInt+0x24>)
 80196a6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80196ac:	68fa      	ldr	r2, [r7, #12]
 80196ae:	43d2      	mvns	r2, r2
 80196b0:	401a      	ands	r2, r3
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80196b6:	2300      	movs	r3, #0
}
 80196b8:	0018      	movs	r0, r3
 80196ba:	46bd      	mov	sp, r7
 80196bc:	b004      	add	sp, #16
 80196be:	bd80      	pop	{r7, pc}
 80196c0:	0000bf80 	.word	0x0000bf80

080196c4 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 80196c4:	b580      	push	{r7, lr}
 80196c6:	b082      	sub	sp, #8
 80196c8:	af00      	add	r7, sp, #0
 80196ca:	6078      	str	r0, [r7, #4]
 80196cc:	000a      	movs	r2, r1
 80196ce:	1cfb      	adds	r3, r7, #3
 80196d0:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 80196d2:	1cfb      	adds	r3, r7, #3
 80196d4:	781b      	ldrb	r3, [r3, #0]
 80196d6:	2b00      	cmp	r3, #0
 80196d8:	d107      	bne.n	80196ea <USB_SetCurrentMode+0x26>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 80196da:	687b      	ldr	r3, [r7, #4]
 80196dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80196de:	005b      	lsls	r3, r3, #1
 80196e0:	085a      	lsrs	r2, r3, #1
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	641a      	str	r2, [r3, #64]	@ 0x40
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80196e6:	2300      	movs	r3, #0
 80196e8:	e000      	b.n	80196ec <USB_SetCurrentMode+0x28>
    return HAL_ERROR;
 80196ea:	2301      	movs	r3, #1
}
 80196ec:	0018      	movs	r0, r3
 80196ee:	46bd      	mov	sp, r7
 80196f0:	b002      	add	sp, #8
 80196f2:	bd80      	pop	{r7, pc}

080196f4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 80196f4:	b5b0      	push	{r4, r5, r7, lr}
 80196f6:	b086      	sub	sp, #24
 80196f8:	af00      	add	r7, sp, #0
 80196fa:	60f8      	str	r0, [r7, #12]
 80196fc:	1d3b      	adds	r3, r7, #4
 80196fe:	6019      	str	r1, [r3, #0]
 8019700:	605a      	str	r2, [r3, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8019702:	68fb      	ldr	r3, [r7, #12]
 8019704:	2201      	movs	r2, #1
 8019706:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8019708:	68fb      	ldr	r3, [r7, #12]
 801970a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801970c:	2201      	movs	r2, #1
 801970e:	4393      	bics	r3, r2
 8019710:	001a      	movs	r2, r3
 8019712:	68fb      	ldr	r3, [r7, #12]
 8019714:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8019716:	2517      	movs	r5, #23
 8019718:	197c      	adds	r4, r7, r5
 801971a:	68fb      	ldr	r3, [r7, #12]
 801971c:	2100      	movs	r1, #0
 801971e:	0018      	movs	r0, r3
 8019720:	f7ff ffd0 	bl	80196c4 <USB_SetCurrentMode>
 8019724:	0003      	movs	r3, r0
 8019726:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8019728:	68fb      	ldr	r3, [r7, #12]
 801972a:	2200      	movs	r2, #0
 801972c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 801972e:	197b      	adds	r3, r7, r5
 8019730:	781b      	ldrb	r3, [r3, #0]
}
 8019732:	0018      	movs	r0, r3
 8019734:	46bd      	mov	sp, r7
 8019736:	b006      	add	sp, #24
 8019738:	bdb0      	pop	{r4, r5, r7, pc}

0801973a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 801973a:	b580      	push	{r7, lr}
 801973c:	b082      	sub	sp, #8
 801973e:	af00      	add	r7, sp, #0
 8019740:	6078      	str	r0, [r7, #4]
 8019742:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8019744:	2300      	movs	r3, #0
}
 8019746:	0018      	movs	r0, r3
 8019748:	46bd      	mov	sp, r7
 801974a:	b002      	add	sp, #8
 801974c:	bd80      	pop	{r7, pc}

0801974e <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 801974e:	b580      	push	{r7, lr}
 8019750:	b082      	sub	sp, #8
 8019752:	af00      	add	r7, sp, #0
 8019754:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8019756:	2300      	movs	r3, #0
}
 8019758:	0018      	movs	r0, r3
 801975a:	46bd      	mov	sp, r7
 801975c:	b002      	add	sp, #8
 801975e:	bd80      	pop	{r7, pc}

08019760 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8019760:	b580      	push	{r7, lr}
 8019762:	b0a0      	sub	sp, #128	@ 0x80
 8019764:	af00      	add	r7, sp, #0
 8019766:	6078      	str	r0, [r7, #4]
 8019768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 801976a:	237f      	movs	r3, #127	@ 0x7f
 801976c:	18fb      	adds	r3, r7, r3
 801976e:	2200      	movs	r2, #0
 8019770:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8019772:	687a      	ldr	r2, [r7, #4]
 8019774:	683b      	ldr	r3, [r7, #0]
 8019776:	781b      	ldrb	r3, [r3, #0]
 8019778:	009b      	lsls	r3, r3, #2
 801977a:	18d3      	adds	r3, r2, r3
 801977c:	681b      	ldr	r3, [r3, #0]
 801977e:	4adc      	ldr	r2, [pc, #880]	@ (8019af0 <USB_ActivateEndpoint+0x390>)
 8019780:	4013      	ands	r3, r2
 8019782:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* initialize Endpoint */
  switch (ep->type)
 8019784:	683b      	ldr	r3, [r7, #0]
 8019786:	78db      	ldrb	r3, [r3, #3]
 8019788:	2b03      	cmp	r3, #3
 801978a:	d00e      	beq.n	80197aa <USB_ActivateEndpoint+0x4a>
 801978c:	dc19      	bgt.n	80197c2 <USB_ActivateEndpoint+0x62>
 801978e:	2b02      	cmp	r3, #2
 8019790:	d01c      	beq.n	80197cc <USB_ActivateEndpoint+0x6c>
 8019792:	dc16      	bgt.n	80197c2 <USB_ActivateEndpoint+0x62>
 8019794:	2b00      	cmp	r3, #0
 8019796:	d002      	beq.n	801979e <USB_ActivateEndpoint+0x3e>
 8019798:	2b01      	cmp	r3, #1
 801979a:	d00c      	beq.n	80197b6 <USB_ActivateEndpoint+0x56>
 801979c:	e011      	b.n	80197c2 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 801979e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80197a0:	2280      	movs	r2, #128	@ 0x80
 80197a2:	0092      	lsls	r2, r2, #2
 80197a4:	4313      	orrs	r3, r2
 80197a6:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 80197a8:	e011      	b.n	80197ce <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80197aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80197ac:	22c0      	movs	r2, #192	@ 0xc0
 80197ae:	00d2      	lsls	r2, r2, #3
 80197b0:	4313      	orrs	r3, r2
 80197b2:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 80197b4:	e00b      	b.n	80197ce <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80197b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80197b8:	2280      	movs	r2, #128	@ 0x80
 80197ba:	00d2      	lsls	r2, r2, #3
 80197bc:	4313      	orrs	r3, r2
 80197be:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 80197c0:	e005      	b.n	80197ce <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 80197c2:	237f      	movs	r3, #127	@ 0x7f
 80197c4:	18fb      	adds	r3, r7, r3
 80197c6:	2201      	movs	r2, #1
 80197c8:	701a      	strb	r2, [r3, #0]
      break;
 80197ca:	e000      	b.n	80197ce <USB_ActivateEndpoint+0x6e>
      break;
 80197cc:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 80197ce:	687a      	ldr	r2, [r7, #4]
 80197d0:	683b      	ldr	r3, [r7, #0]
 80197d2:	781b      	ldrb	r3, [r3, #0]
 80197d4:	009b      	lsls	r3, r3, #2
 80197d6:	18d3      	adds	r3, r2, r3
 80197d8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80197da:	49c6      	ldr	r1, [pc, #792]	@ (8019af4 <USB_ActivateEndpoint+0x394>)
 80197dc:	430a      	orrs	r2, r1
 80197de:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80197e0:	687a      	ldr	r2, [r7, #4]
 80197e2:	683b      	ldr	r3, [r7, #0]
 80197e4:	781b      	ldrb	r3, [r3, #0]
 80197e6:	009b      	lsls	r3, r3, #2
 80197e8:	18d3      	adds	r3, r2, r3
 80197ea:	681b      	ldr	r3, [r3, #0]
 80197ec:	4ac2      	ldr	r2, [pc, #776]	@ (8019af8 <USB_ActivateEndpoint+0x398>)
 80197ee:	4013      	ands	r3, r2
 80197f0:	683a      	ldr	r2, [r7, #0]
 80197f2:	7812      	ldrb	r2, [r2, #0]
 80197f4:	4313      	orrs	r3, r2
 80197f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80197f8:	687a      	ldr	r2, [r7, #4]
 80197fa:	683b      	ldr	r3, [r7, #0]
 80197fc:	781b      	ldrb	r3, [r3, #0]
 80197fe:	009b      	lsls	r3, r3, #2
 8019800:	18d3      	adds	r3, r2, r3
 8019802:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8019804:	49bb      	ldr	r1, [pc, #748]	@ (8019af4 <USB_ActivateEndpoint+0x394>)
 8019806:	430a      	orrs	r2, r1
 8019808:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 801980a:	683b      	ldr	r3, [r7, #0]
 801980c:	7b1b      	ldrb	r3, [r3, #12]
 801980e:	2b00      	cmp	r3, #0
 8019810:	d000      	beq.n	8019814 <USB_ActivateEndpoint+0xb4>
 8019812:	e155      	b.n	8019ac0 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8019814:	683b      	ldr	r3, [r7, #0]
 8019816:	785b      	ldrb	r3, [r3, #1]
 8019818:	2b00      	cmp	r3, #0
 801981a:	d06e      	beq.n	80198fa <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801981c:	683b      	ldr	r3, [r7, #0]
 801981e:	781b      	ldrb	r3, [r3, #0]
 8019820:	00db      	lsls	r3, r3, #3
 8019822:	4ab6      	ldr	r2, [pc, #728]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019824:	4694      	mov	ip, r2
 8019826:	4463      	add	r3, ip
 8019828:	681a      	ldr	r2, [r3, #0]
 801982a:	683b      	ldr	r3, [r7, #0]
 801982c:	781b      	ldrb	r3, [r3, #0]
 801982e:	00db      	lsls	r3, r3, #3
 8019830:	49b2      	ldr	r1, [pc, #712]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019832:	468c      	mov	ip, r1
 8019834:	4463      	add	r3, ip
 8019836:	0c12      	lsrs	r2, r2, #16
 8019838:	0412      	lsls	r2, r2, #16
 801983a:	601a      	str	r2, [r3, #0]
 801983c:	683b      	ldr	r3, [r7, #0]
 801983e:	781b      	ldrb	r3, [r3, #0]
 8019840:	00db      	lsls	r3, r3, #3
 8019842:	4aae      	ldr	r2, [pc, #696]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019844:	4694      	mov	ip, r2
 8019846:	4463      	add	r3, ip
 8019848:	6819      	ldr	r1, [r3, #0]
 801984a:	683b      	ldr	r3, [r7, #0]
 801984c:	88db      	ldrh	r3, [r3, #6]
 801984e:	089b      	lsrs	r3, r3, #2
 8019850:	b29b      	uxth	r3, r3
 8019852:	009a      	lsls	r2, r3, #2
 8019854:	683b      	ldr	r3, [r7, #0]
 8019856:	781b      	ldrb	r3, [r3, #0]
 8019858:	00db      	lsls	r3, r3, #3
 801985a:	48a8      	ldr	r0, [pc, #672]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 801985c:	4684      	mov	ip, r0
 801985e:	4463      	add	r3, ip
 8019860:	430a      	orrs	r2, r1
 8019862:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019864:	687a      	ldr	r2, [r7, #4]
 8019866:	683b      	ldr	r3, [r7, #0]
 8019868:	781b      	ldrb	r3, [r3, #0]
 801986a:	009b      	lsls	r3, r3, #2
 801986c:	18d3      	adds	r3, r2, r3
 801986e:	681b      	ldr	r3, [r3, #0]
 8019870:	61bb      	str	r3, [r7, #24]
 8019872:	69bb      	ldr	r3, [r7, #24]
 8019874:	2240      	movs	r2, #64	@ 0x40
 8019876:	4013      	ands	r3, r2
 8019878:	d011      	beq.n	801989e <USB_ActivateEndpoint+0x13e>
 801987a:	687a      	ldr	r2, [r7, #4]
 801987c:	683b      	ldr	r3, [r7, #0]
 801987e:	781b      	ldrb	r3, [r3, #0]
 8019880:	009b      	lsls	r3, r3, #2
 8019882:	18d3      	adds	r3, r2, r3
 8019884:	681b      	ldr	r3, [r3, #0]
 8019886:	4a9c      	ldr	r2, [pc, #624]	@ (8019af8 <USB_ActivateEndpoint+0x398>)
 8019888:	4013      	ands	r3, r2
 801988a:	617b      	str	r3, [r7, #20]
 801988c:	687a      	ldr	r2, [r7, #4]
 801988e:	683b      	ldr	r3, [r7, #0]
 8019890:	781b      	ldrb	r3, [r3, #0]
 8019892:	009b      	lsls	r3, r3, #2
 8019894:	18d3      	adds	r3, r2, r3
 8019896:	697a      	ldr	r2, [r7, #20]
 8019898:	4999      	ldr	r1, [pc, #612]	@ (8019b00 <USB_ActivateEndpoint+0x3a0>)
 801989a:	430a      	orrs	r2, r1
 801989c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 801989e:	683b      	ldr	r3, [r7, #0]
 80198a0:	78db      	ldrb	r3, [r3, #3]
 80198a2:	2b01      	cmp	r3, #1
 80198a4:	d016      	beq.n	80198d4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80198a6:	687a      	ldr	r2, [r7, #4]
 80198a8:	683b      	ldr	r3, [r7, #0]
 80198aa:	781b      	ldrb	r3, [r3, #0]
 80198ac:	009b      	lsls	r3, r3, #2
 80198ae:	18d3      	adds	r3, r2, r3
 80198b0:	681b      	ldr	r3, [r3, #0]
 80198b2:	4a94      	ldr	r2, [pc, #592]	@ (8019b04 <USB_ActivateEndpoint+0x3a4>)
 80198b4:	4013      	ands	r3, r2
 80198b6:	60fb      	str	r3, [r7, #12]
 80198b8:	68fb      	ldr	r3, [r7, #12]
 80198ba:	2220      	movs	r2, #32
 80198bc:	4053      	eors	r3, r2
 80198be:	60fb      	str	r3, [r7, #12]
 80198c0:	687a      	ldr	r2, [r7, #4]
 80198c2:	683b      	ldr	r3, [r7, #0]
 80198c4:	781b      	ldrb	r3, [r3, #0]
 80198c6:	009b      	lsls	r3, r3, #2
 80198c8:	18d3      	adds	r3, r2, r3
 80198ca:	68fa      	ldr	r2, [r7, #12]
 80198cc:	4989      	ldr	r1, [pc, #548]	@ (8019af4 <USB_ActivateEndpoint+0x394>)
 80198ce:	430a      	orrs	r2, r1
 80198d0:	601a      	str	r2, [r3, #0]
 80198d2:	e396      	b.n	801a002 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80198d4:	687a      	ldr	r2, [r7, #4]
 80198d6:	683b      	ldr	r3, [r7, #0]
 80198d8:	781b      	ldrb	r3, [r3, #0]
 80198da:	009b      	lsls	r3, r3, #2
 80198dc:	18d3      	adds	r3, r2, r3
 80198de:	681b      	ldr	r3, [r3, #0]
 80198e0:	4a88      	ldr	r2, [pc, #544]	@ (8019b04 <USB_ActivateEndpoint+0x3a4>)
 80198e2:	4013      	ands	r3, r2
 80198e4:	613b      	str	r3, [r7, #16]
 80198e6:	687a      	ldr	r2, [r7, #4]
 80198e8:	683b      	ldr	r3, [r7, #0]
 80198ea:	781b      	ldrb	r3, [r3, #0]
 80198ec:	009b      	lsls	r3, r3, #2
 80198ee:	18d3      	adds	r3, r2, r3
 80198f0:	693a      	ldr	r2, [r7, #16]
 80198f2:	4980      	ldr	r1, [pc, #512]	@ (8019af4 <USB_ActivateEndpoint+0x394>)
 80198f4:	430a      	orrs	r2, r1
 80198f6:	601a      	str	r2, [r3, #0]
 80198f8:	e383      	b.n	801a002 <USB_ActivateEndpoint+0x8a2>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80198fa:	683b      	ldr	r3, [r7, #0]
 80198fc:	781b      	ldrb	r3, [r3, #0]
 80198fe:	00db      	lsls	r3, r3, #3
 8019900:	4a7e      	ldr	r2, [pc, #504]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019902:	4694      	mov	ip, r2
 8019904:	4463      	add	r3, ip
 8019906:	685a      	ldr	r2, [r3, #4]
 8019908:	683b      	ldr	r3, [r7, #0]
 801990a:	781b      	ldrb	r3, [r3, #0]
 801990c:	00db      	lsls	r3, r3, #3
 801990e:	497b      	ldr	r1, [pc, #492]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019910:	468c      	mov	ip, r1
 8019912:	4463      	add	r3, ip
 8019914:	0c12      	lsrs	r2, r2, #16
 8019916:	0412      	lsls	r2, r2, #16
 8019918:	605a      	str	r2, [r3, #4]
 801991a:	683b      	ldr	r3, [r7, #0]
 801991c:	781b      	ldrb	r3, [r3, #0]
 801991e:	00db      	lsls	r3, r3, #3
 8019920:	4a76      	ldr	r2, [pc, #472]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019922:	4694      	mov	ip, r2
 8019924:	4463      	add	r3, ip
 8019926:	6859      	ldr	r1, [r3, #4]
 8019928:	683b      	ldr	r3, [r7, #0]
 801992a:	88db      	ldrh	r3, [r3, #6]
 801992c:	089b      	lsrs	r3, r3, #2
 801992e:	b29b      	uxth	r3, r3
 8019930:	009a      	lsls	r2, r3, #2
 8019932:	683b      	ldr	r3, [r7, #0]
 8019934:	781b      	ldrb	r3, [r3, #0]
 8019936:	00db      	lsls	r3, r3, #3
 8019938:	4870      	ldr	r0, [pc, #448]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 801993a:	4684      	mov	ip, r0
 801993c:	4463      	add	r3, ip
 801993e:	430a      	orrs	r2, r1
 8019940:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8019942:	683b      	ldr	r3, [r7, #0]
 8019944:	781b      	ldrb	r3, [r3, #0]
 8019946:	00db      	lsls	r3, r3, #3
 8019948:	4a6c      	ldr	r2, [pc, #432]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 801994a:	4694      	mov	ip, r2
 801994c:	4463      	add	r3, ip
 801994e:	685a      	ldr	r2, [r3, #4]
 8019950:	683b      	ldr	r3, [r7, #0]
 8019952:	781b      	ldrb	r3, [r3, #0]
 8019954:	00db      	lsls	r3, r3, #3
 8019956:	4969      	ldr	r1, [pc, #420]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019958:	468c      	mov	ip, r1
 801995a:	4463      	add	r3, ip
 801995c:	0192      	lsls	r2, r2, #6
 801995e:	0992      	lsrs	r2, r2, #6
 8019960:	605a      	str	r2, [r3, #4]
 8019962:	683b      	ldr	r3, [r7, #0]
 8019964:	691b      	ldr	r3, [r3, #16]
 8019966:	2b00      	cmp	r3, #0
 8019968:	d111      	bne.n	801998e <USB_ActivateEndpoint+0x22e>
 801996a:	683b      	ldr	r3, [r7, #0]
 801996c:	781b      	ldrb	r3, [r3, #0]
 801996e:	00db      	lsls	r3, r3, #3
 8019970:	4a62      	ldr	r2, [pc, #392]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019972:	4694      	mov	ip, r2
 8019974:	4463      	add	r3, ip
 8019976:	685a      	ldr	r2, [r3, #4]
 8019978:	683b      	ldr	r3, [r7, #0]
 801997a:	781b      	ldrb	r3, [r3, #0]
 801997c:	00db      	lsls	r3, r3, #3
 801997e:	495f      	ldr	r1, [pc, #380]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019980:	468c      	mov	ip, r1
 8019982:	4463      	add	r3, ip
 8019984:	2180      	movs	r1, #128	@ 0x80
 8019986:	0609      	lsls	r1, r1, #24
 8019988:	430a      	orrs	r2, r1
 801998a:	605a      	str	r2, [r3, #4]
 801998c:	e041      	b.n	8019a12 <USB_ActivateEndpoint+0x2b2>
 801998e:	683b      	ldr	r3, [r7, #0]
 8019990:	691b      	ldr	r3, [r3, #16]
 8019992:	2b3e      	cmp	r3, #62	@ 0x3e
 8019994:	d81d      	bhi.n	80199d2 <USB_ActivateEndpoint+0x272>
 8019996:	683b      	ldr	r3, [r7, #0]
 8019998:	691b      	ldr	r3, [r3, #16]
 801999a:	085b      	lsrs	r3, r3, #1
 801999c:	677b      	str	r3, [r7, #116]	@ 0x74
 801999e:	683b      	ldr	r3, [r7, #0]
 80199a0:	691b      	ldr	r3, [r3, #16]
 80199a2:	2201      	movs	r2, #1
 80199a4:	4013      	ands	r3, r2
 80199a6:	d002      	beq.n	80199ae <USB_ActivateEndpoint+0x24e>
 80199a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80199aa:	3301      	adds	r3, #1
 80199ac:	677b      	str	r3, [r7, #116]	@ 0x74
 80199ae:	683b      	ldr	r3, [r7, #0]
 80199b0:	781b      	ldrb	r3, [r3, #0]
 80199b2:	00db      	lsls	r3, r3, #3
 80199b4:	4a51      	ldr	r2, [pc, #324]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 80199b6:	4694      	mov	ip, r2
 80199b8:	4463      	add	r3, ip
 80199ba:	6859      	ldr	r1, [r3, #4]
 80199bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80199be:	069a      	lsls	r2, r3, #26
 80199c0:	683b      	ldr	r3, [r7, #0]
 80199c2:	781b      	ldrb	r3, [r3, #0]
 80199c4:	00db      	lsls	r3, r3, #3
 80199c6:	484d      	ldr	r0, [pc, #308]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 80199c8:	4684      	mov	ip, r0
 80199ca:	4463      	add	r3, ip
 80199cc:	430a      	orrs	r2, r1
 80199ce:	605a      	str	r2, [r3, #4]
 80199d0:	e01f      	b.n	8019a12 <USB_ActivateEndpoint+0x2b2>
 80199d2:	683b      	ldr	r3, [r7, #0]
 80199d4:	691b      	ldr	r3, [r3, #16]
 80199d6:	095b      	lsrs	r3, r3, #5
 80199d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80199da:	683b      	ldr	r3, [r7, #0]
 80199dc:	691b      	ldr	r3, [r3, #16]
 80199de:	221f      	movs	r2, #31
 80199e0:	4013      	ands	r3, r2
 80199e2:	d102      	bne.n	80199ea <USB_ActivateEndpoint+0x28a>
 80199e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80199e6:	3b01      	subs	r3, #1
 80199e8:	677b      	str	r3, [r7, #116]	@ 0x74
 80199ea:	683b      	ldr	r3, [r7, #0]
 80199ec:	781b      	ldrb	r3, [r3, #0]
 80199ee:	00db      	lsls	r3, r3, #3
 80199f0:	4a42      	ldr	r2, [pc, #264]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 80199f2:	4694      	mov	ip, r2
 80199f4:	4463      	add	r3, ip
 80199f6:	685a      	ldr	r2, [r3, #4]
 80199f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80199fa:	069b      	lsls	r3, r3, #26
 80199fc:	431a      	orrs	r2, r3
 80199fe:	683b      	ldr	r3, [r7, #0]
 8019a00:	781b      	ldrb	r3, [r3, #0]
 8019a02:	00db      	lsls	r3, r3, #3
 8019a04:	493d      	ldr	r1, [pc, #244]	@ (8019afc <USB_ActivateEndpoint+0x39c>)
 8019a06:	468c      	mov	ip, r1
 8019a08:	4463      	add	r3, ip
 8019a0a:	2180      	movs	r1, #128	@ 0x80
 8019a0c:	0609      	lsls	r1, r1, #24
 8019a0e:	430a      	orrs	r2, r1
 8019a10:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019a12:	687a      	ldr	r2, [r7, #4]
 8019a14:	683b      	ldr	r3, [r7, #0]
 8019a16:	781b      	ldrb	r3, [r3, #0]
 8019a18:	009b      	lsls	r3, r3, #2
 8019a1a:	18d3      	adds	r3, r2, r3
 8019a1c:	681b      	ldr	r3, [r3, #0]
 8019a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019a20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019a22:	2380      	movs	r3, #128	@ 0x80
 8019a24:	01db      	lsls	r3, r3, #7
 8019a26:	4013      	ands	r3, r2
 8019a28:	d011      	beq.n	8019a4e <USB_ActivateEndpoint+0x2ee>
 8019a2a:	687a      	ldr	r2, [r7, #4]
 8019a2c:	683b      	ldr	r3, [r7, #0]
 8019a2e:	781b      	ldrb	r3, [r3, #0]
 8019a30:	009b      	lsls	r3, r3, #2
 8019a32:	18d3      	adds	r3, r2, r3
 8019a34:	681b      	ldr	r3, [r3, #0]
 8019a36:	4a30      	ldr	r2, [pc, #192]	@ (8019af8 <USB_ActivateEndpoint+0x398>)
 8019a38:	4013      	ands	r3, r2
 8019a3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8019a3c:	687a      	ldr	r2, [r7, #4]
 8019a3e:	683b      	ldr	r3, [r7, #0]
 8019a40:	781b      	ldrb	r3, [r3, #0]
 8019a42:	009b      	lsls	r3, r3, #2
 8019a44:	18d3      	adds	r3, r2, r3
 8019a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a48:	492f      	ldr	r1, [pc, #188]	@ (8019b08 <USB_ActivateEndpoint+0x3a8>)
 8019a4a:	430a      	orrs	r2, r1
 8019a4c:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 8019a4e:	683b      	ldr	r3, [r7, #0]
 8019a50:	781b      	ldrb	r3, [r3, #0]
 8019a52:	2b00      	cmp	r3, #0
 8019a54:	d11c      	bne.n	8019a90 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8019a56:	687a      	ldr	r2, [r7, #4]
 8019a58:	683b      	ldr	r3, [r7, #0]
 8019a5a:	781b      	ldrb	r3, [r3, #0]
 8019a5c:	009b      	lsls	r3, r3, #2
 8019a5e:	18d3      	adds	r3, r2, r3
 8019a60:	681b      	ldr	r3, [r3, #0]
 8019a62:	4a2a      	ldr	r2, [pc, #168]	@ (8019b0c <USB_ActivateEndpoint+0x3ac>)
 8019a64:	4013      	ands	r3, r2
 8019a66:	61fb      	str	r3, [r7, #28]
 8019a68:	69fb      	ldr	r3, [r7, #28]
 8019a6a:	2280      	movs	r2, #128	@ 0x80
 8019a6c:	0152      	lsls	r2, r2, #5
 8019a6e:	4053      	eors	r3, r2
 8019a70:	61fb      	str	r3, [r7, #28]
 8019a72:	69fb      	ldr	r3, [r7, #28]
 8019a74:	2280      	movs	r2, #128	@ 0x80
 8019a76:	0192      	lsls	r2, r2, #6
 8019a78:	4053      	eors	r3, r2
 8019a7a:	61fb      	str	r3, [r7, #28]
 8019a7c:	687a      	ldr	r2, [r7, #4]
 8019a7e:	683b      	ldr	r3, [r7, #0]
 8019a80:	781b      	ldrb	r3, [r3, #0]
 8019a82:	009b      	lsls	r3, r3, #2
 8019a84:	18d3      	adds	r3, r2, r3
 8019a86:	69fa      	ldr	r2, [r7, #28]
 8019a88:	491a      	ldr	r1, [pc, #104]	@ (8019af4 <USB_ActivateEndpoint+0x394>)
 8019a8a:	430a      	orrs	r2, r1
 8019a8c:	601a      	str	r2, [r3, #0]
 8019a8e:	e2b8      	b.n	801a002 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8019a90:	687a      	ldr	r2, [r7, #4]
 8019a92:	683b      	ldr	r3, [r7, #0]
 8019a94:	781b      	ldrb	r3, [r3, #0]
 8019a96:	009b      	lsls	r3, r3, #2
 8019a98:	18d3      	adds	r3, r2, r3
 8019a9a:	681b      	ldr	r3, [r3, #0]
 8019a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8019b0c <USB_ActivateEndpoint+0x3ac>)
 8019a9e:	4013      	ands	r3, r2
 8019aa0:	623b      	str	r3, [r7, #32]
 8019aa2:	6a3b      	ldr	r3, [r7, #32]
 8019aa4:	2280      	movs	r2, #128	@ 0x80
 8019aa6:	0192      	lsls	r2, r2, #6
 8019aa8:	4053      	eors	r3, r2
 8019aaa:	623b      	str	r3, [r7, #32]
 8019aac:	687a      	ldr	r2, [r7, #4]
 8019aae:	683b      	ldr	r3, [r7, #0]
 8019ab0:	781b      	ldrb	r3, [r3, #0]
 8019ab2:	009b      	lsls	r3, r3, #2
 8019ab4:	18d3      	adds	r3, r2, r3
 8019ab6:	6a3a      	ldr	r2, [r7, #32]
 8019ab8:	490e      	ldr	r1, [pc, #56]	@ (8019af4 <USB_ActivateEndpoint+0x394>)
 8019aba:	430a      	orrs	r2, r1
 8019abc:	601a      	str	r2, [r3, #0]
 8019abe:	e2a0      	b.n	801a002 <USB_ActivateEndpoint+0x8a2>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8019ac0:	683b      	ldr	r3, [r7, #0]
 8019ac2:	78db      	ldrb	r3, [r3, #3]
 8019ac4:	2b02      	cmp	r3, #2
 8019ac6:	d125      	bne.n	8019b14 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8019ac8:	687a      	ldr	r2, [r7, #4]
 8019aca:	683b      	ldr	r3, [r7, #0]
 8019acc:	781b      	ldrb	r3, [r3, #0]
 8019ace:	009b      	lsls	r3, r3, #2
 8019ad0:	18d3      	adds	r3, r2, r3
 8019ad2:	681b      	ldr	r3, [r3, #0]
 8019ad4:	4a08      	ldr	r2, [pc, #32]	@ (8019af8 <USB_ActivateEndpoint+0x398>)
 8019ad6:	4013      	ands	r3, r2
 8019ad8:	663b      	str	r3, [r7, #96]	@ 0x60
 8019ada:	687a      	ldr	r2, [r7, #4]
 8019adc:	683b      	ldr	r3, [r7, #0]
 8019ade:	781b      	ldrb	r3, [r3, #0]
 8019ae0:	009b      	lsls	r3, r3, #2
 8019ae2:	18d3      	adds	r3, r2, r3
 8019ae4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8019ae6:	490a      	ldr	r1, [pc, #40]	@ (8019b10 <USB_ActivateEndpoint+0x3b0>)
 8019ae8:	430a      	orrs	r2, r1
 8019aea:	601a      	str	r2, [r3, #0]
 8019aec:	e024      	b.n	8019b38 <USB_ActivateEndpoint+0x3d8>
 8019aee:	46c0      	nop			@ (mov r8, r8)
 8019af0:	07ff898f 	.word	0x07ff898f
 8019af4:	00008080 	.word	0x00008080
 8019af8:	07ff8f8f 	.word	0x07ff8f8f
 8019afc:	40009800 	.word	0x40009800
 8019b00:	000080c0 	.word	0x000080c0
 8019b04:	07ff8fbf 	.word	0x07ff8fbf
 8019b08:	0000c080 	.word	0x0000c080
 8019b0c:	07ffbf8f 	.word	0x07ffbf8f
 8019b10:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8019b14:	687a      	ldr	r2, [r7, #4]
 8019b16:	683b      	ldr	r3, [r7, #0]
 8019b18:	781b      	ldrb	r3, [r3, #0]
 8019b1a:	009b      	lsls	r3, r3, #2
 8019b1c:	18d3      	adds	r3, r2, r3
 8019b1e:	681b      	ldr	r3, [r3, #0]
 8019b20:	4aca      	ldr	r2, [pc, #808]	@ (8019e4c <USB_ActivateEndpoint+0x6ec>)
 8019b22:	4013      	ands	r3, r2
 8019b24:	667b      	str	r3, [r7, #100]	@ 0x64
 8019b26:	687a      	ldr	r2, [r7, #4]
 8019b28:	683b      	ldr	r3, [r7, #0]
 8019b2a:	781b      	ldrb	r3, [r3, #0]
 8019b2c:	009b      	lsls	r3, r3, #2
 8019b2e:	18d3      	adds	r3, r2, r3
 8019b30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8019b32:	49c7      	ldr	r1, [pc, #796]	@ (8019e50 <USB_ActivateEndpoint+0x6f0>)
 8019b34:	430a      	orrs	r2, r1
 8019b36:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8019b38:	683b      	ldr	r3, [r7, #0]
 8019b3a:	781b      	ldrb	r3, [r3, #0]
 8019b3c:	00db      	lsls	r3, r3, #3
 8019b3e:	4ac5      	ldr	r2, [pc, #788]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019b40:	4694      	mov	ip, r2
 8019b42:	4463      	add	r3, ip
 8019b44:	681a      	ldr	r2, [r3, #0]
 8019b46:	683b      	ldr	r3, [r7, #0]
 8019b48:	781b      	ldrb	r3, [r3, #0]
 8019b4a:	00db      	lsls	r3, r3, #3
 8019b4c:	49c1      	ldr	r1, [pc, #772]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019b4e:	468c      	mov	ip, r1
 8019b50:	4463      	add	r3, ip
 8019b52:	0c12      	lsrs	r2, r2, #16
 8019b54:	0412      	lsls	r2, r2, #16
 8019b56:	601a      	str	r2, [r3, #0]
 8019b58:	683b      	ldr	r3, [r7, #0]
 8019b5a:	781b      	ldrb	r3, [r3, #0]
 8019b5c:	00db      	lsls	r3, r3, #3
 8019b5e:	4abd      	ldr	r2, [pc, #756]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019b60:	4694      	mov	ip, r2
 8019b62:	4463      	add	r3, ip
 8019b64:	6819      	ldr	r1, [r3, #0]
 8019b66:	683b      	ldr	r3, [r7, #0]
 8019b68:	891b      	ldrh	r3, [r3, #8]
 8019b6a:	089b      	lsrs	r3, r3, #2
 8019b6c:	b29b      	uxth	r3, r3
 8019b6e:	009a      	lsls	r2, r3, #2
 8019b70:	683b      	ldr	r3, [r7, #0]
 8019b72:	781b      	ldrb	r3, [r3, #0]
 8019b74:	00db      	lsls	r3, r3, #3
 8019b76:	48b7      	ldr	r0, [pc, #732]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019b78:	4684      	mov	ip, r0
 8019b7a:	4463      	add	r3, ip
 8019b7c:	430a      	orrs	r2, r1
 8019b7e:	601a      	str	r2, [r3, #0]
 8019b80:	683b      	ldr	r3, [r7, #0]
 8019b82:	781b      	ldrb	r3, [r3, #0]
 8019b84:	00db      	lsls	r3, r3, #3
 8019b86:	4ab3      	ldr	r2, [pc, #716]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019b88:	4694      	mov	ip, r2
 8019b8a:	4463      	add	r3, ip
 8019b8c:	685a      	ldr	r2, [r3, #4]
 8019b8e:	683b      	ldr	r3, [r7, #0]
 8019b90:	781b      	ldrb	r3, [r3, #0]
 8019b92:	00db      	lsls	r3, r3, #3
 8019b94:	49af      	ldr	r1, [pc, #700]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019b96:	468c      	mov	ip, r1
 8019b98:	4463      	add	r3, ip
 8019b9a:	0c12      	lsrs	r2, r2, #16
 8019b9c:	0412      	lsls	r2, r2, #16
 8019b9e:	605a      	str	r2, [r3, #4]
 8019ba0:	683b      	ldr	r3, [r7, #0]
 8019ba2:	781b      	ldrb	r3, [r3, #0]
 8019ba4:	00db      	lsls	r3, r3, #3
 8019ba6:	4aab      	ldr	r2, [pc, #684]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019ba8:	4694      	mov	ip, r2
 8019baa:	4463      	add	r3, ip
 8019bac:	6859      	ldr	r1, [r3, #4]
 8019bae:	683b      	ldr	r3, [r7, #0]
 8019bb0:	895b      	ldrh	r3, [r3, #10]
 8019bb2:	089b      	lsrs	r3, r3, #2
 8019bb4:	b29b      	uxth	r3, r3
 8019bb6:	009a      	lsls	r2, r3, #2
 8019bb8:	683b      	ldr	r3, [r7, #0]
 8019bba:	781b      	ldrb	r3, [r3, #0]
 8019bbc:	00db      	lsls	r3, r3, #3
 8019bbe:	48a5      	ldr	r0, [pc, #660]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019bc0:	4684      	mov	ip, r0
 8019bc2:	4463      	add	r3, ip
 8019bc4:	430a      	orrs	r2, r1
 8019bc6:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8019bc8:	683b      	ldr	r3, [r7, #0]
 8019bca:	785b      	ldrb	r3, [r3, #1]
 8019bcc:	2b00      	cmp	r3, #0
 8019bce:	d000      	beq.n	8019bd2 <USB_ActivateEndpoint+0x472>
 8019bd0:	e19d      	b.n	8019f0e <USB_ActivateEndpoint+0x7ae>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019bd2:	687a      	ldr	r2, [r7, #4]
 8019bd4:	683b      	ldr	r3, [r7, #0]
 8019bd6:	781b      	ldrb	r3, [r3, #0]
 8019bd8:	009b      	lsls	r3, r3, #2
 8019bda:	18d3      	adds	r3, r2, r3
 8019bdc:	681b      	ldr	r3, [r3, #0]
 8019bde:	643b      	str	r3, [r7, #64]	@ 0x40
 8019be0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8019be2:	2380      	movs	r3, #128	@ 0x80
 8019be4:	01db      	lsls	r3, r3, #7
 8019be6:	4013      	ands	r3, r2
 8019be8:	d011      	beq.n	8019c0e <USB_ActivateEndpoint+0x4ae>
 8019bea:	687a      	ldr	r2, [r7, #4]
 8019bec:	683b      	ldr	r3, [r7, #0]
 8019bee:	781b      	ldrb	r3, [r3, #0]
 8019bf0:	009b      	lsls	r3, r3, #2
 8019bf2:	18d3      	adds	r3, r2, r3
 8019bf4:	681b      	ldr	r3, [r3, #0]
 8019bf6:	4a98      	ldr	r2, [pc, #608]	@ (8019e58 <USB_ActivateEndpoint+0x6f8>)
 8019bf8:	4013      	ands	r3, r2
 8019bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019bfc:	687a      	ldr	r2, [r7, #4]
 8019bfe:	683b      	ldr	r3, [r7, #0]
 8019c00:	781b      	ldrb	r3, [r3, #0]
 8019c02:	009b      	lsls	r3, r3, #2
 8019c04:	18d3      	adds	r3, r2, r3
 8019c06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019c08:	4994      	ldr	r1, [pc, #592]	@ (8019e5c <USB_ActivateEndpoint+0x6fc>)
 8019c0a:	430a      	orrs	r2, r1
 8019c0c:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019c0e:	687a      	ldr	r2, [r7, #4]
 8019c10:	683b      	ldr	r3, [r7, #0]
 8019c12:	781b      	ldrb	r3, [r3, #0]
 8019c14:	009b      	lsls	r3, r3, #2
 8019c16:	18d3      	adds	r3, r2, r3
 8019c18:	681b      	ldr	r3, [r3, #0]
 8019c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019c1e:	2240      	movs	r2, #64	@ 0x40
 8019c20:	4013      	ands	r3, r2
 8019c22:	d011      	beq.n	8019c48 <USB_ActivateEndpoint+0x4e8>
 8019c24:	687a      	ldr	r2, [r7, #4]
 8019c26:	683b      	ldr	r3, [r7, #0]
 8019c28:	781b      	ldrb	r3, [r3, #0]
 8019c2a:	009b      	lsls	r3, r3, #2
 8019c2c:	18d3      	adds	r3, r2, r3
 8019c2e:	681b      	ldr	r3, [r3, #0]
 8019c30:	4a89      	ldr	r2, [pc, #548]	@ (8019e58 <USB_ActivateEndpoint+0x6f8>)
 8019c32:	4013      	ands	r3, r2
 8019c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8019c36:	687a      	ldr	r2, [r7, #4]
 8019c38:	683b      	ldr	r3, [r7, #0]
 8019c3a:	781b      	ldrb	r3, [r3, #0]
 8019c3c:	009b      	lsls	r3, r3, #2
 8019c3e:	18d3      	adds	r3, r2, r3
 8019c40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019c42:	4987      	ldr	r1, [pc, #540]	@ (8019e60 <USB_ActivateEndpoint+0x700>)
 8019c44:	430a      	orrs	r2, r1
 8019c46:	601a      	str	r2, [r3, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8019c48:	683b      	ldr	r3, [r7, #0]
 8019c4a:	785b      	ldrb	r3, [r3, #1]
 8019c4c:	2b00      	cmp	r3, #0
 8019c4e:	d168      	bne.n	8019d22 <USB_ActivateEndpoint+0x5c2>
 8019c50:	683b      	ldr	r3, [r7, #0]
 8019c52:	781b      	ldrb	r3, [r3, #0]
 8019c54:	00db      	lsls	r3, r3, #3
 8019c56:	4a7f      	ldr	r2, [pc, #508]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019c58:	4694      	mov	ip, r2
 8019c5a:	4463      	add	r3, ip
 8019c5c:	681a      	ldr	r2, [r3, #0]
 8019c5e:	683b      	ldr	r3, [r7, #0]
 8019c60:	781b      	ldrb	r3, [r3, #0]
 8019c62:	00db      	lsls	r3, r3, #3
 8019c64:	497b      	ldr	r1, [pc, #492]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019c66:	468c      	mov	ip, r1
 8019c68:	4463      	add	r3, ip
 8019c6a:	0192      	lsls	r2, r2, #6
 8019c6c:	0992      	lsrs	r2, r2, #6
 8019c6e:	601a      	str	r2, [r3, #0]
 8019c70:	683b      	ldr	r3, [r7, #0]
 8019c72:	691b      	ldr	r3, [r3, #16]
 8019c74:	2b00      	cmp	r3, #0
 8019c76:	d111      	bne.n	8019c9c <USB_ActivateEndpoint+0x53c>
 8019c78:	683b      	ldr	r3, [r7, #0]
 8019c7a:	781b      	ldrb	r3, [r3, #0]
 8019c7c:	00db      	lsls	r3, r3, #3
 8019c7e:	4a75      	ldr	r2, [pc, #468]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019c80:	4694      	mov	ip, r2
 8019c82:	4463      	add	r3, ip
 8019c84:	681a      	ldr	r2, [r3, #0]
 8019c86:	683b      	ldr	r3, [r7, #0]
 8019c88:	781b      	ldrb	r3, [r3, #0]
 8019c8a:	00db      	lsls	r3, r3, #3
 8019c8c:	4971      	ldr	r1, [pc, #452]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019c8e:	468c      	mov	ip, r1
 8019c90:	4463      	add	r3, ip
 8019c92:	2180      	movs	r1, #128	@ 0x80
 8019c94:	0609      	lsls	r1, r1, #24
 8019c96:	430a      	orrs	r2, r1
 8019c98:	601a      	str	r2, [r3, #0]
 8019c9a:	e068      	b.n	8019d6e <USB_ActivateEndpoint+0x60e>
 8019c9c:	683b      	ldr	r3, [r7, #0]
 8019c9e:	691b      	ldr	r3, [r3, #16]
 8019ca0:	2b3e      	cmp	r3, #62	@ 0x3e
 8019ca2:	d81d      	bhi.n	8019ce0 <USB_ActivateEndpoint+0x580>
 8019ca4:	683b      	ldr	r3, [r7, #0]
 8019ca6:	691b      	ldr	r3, [r3, #16]
 8019ca8:	085b      	lsrs	r3, r3, #1
 8019caa:	673b      	str	r3, [r7, #112]	@ 0x70
 8019cac:	683b      	ldr	r3, [r7, #0]
 8019cae:	691b      	ldr	r3, [r3, #16]
 8019cb0:	2201      	movs	r2, #1
 8019cb2:	4013      	ands	r3, r2
 8019cb4:	d002      	beq.n	8019cbc <USB_ActivateEndpoint+0x55c>
 8019cb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019cb8:	3301      	adds	r3, #1
 8019cba:	673b      	str	r3, [r7, #112]	@ 0x70
 8019cbc:	683b      	ldr	r3, [r7, #0]
 8019cbe:	781b      	ldrb	r3, [r3, #0]
 8019cc0:	00db      	lsls	r3, r3, #3
 8019cc2:	4a64      	ldr	r2, [pc, #400]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019cc4:	4694      	mov	ip, r2
 8019cc6:	4463      	add	r3, ip
 8019cc8:	6819      	ldr	r1, [r3, #0]
 8019cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019ccc:	069a      	lsls	r2, r3, #26
 8019cce:	683b      	ldr	r3, [r7, #0]
 8019cd0:	781b      	ldrb	r3, [r3, #0]
 8019cd2:	00db      	lsls	r3, r3, #3
 8019cd4:	485f      	ldr	r0, [pc, #380]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019cd6:	4684      	mov	ip, r0
 8019cd8:	4463      	add	r3, ip
 8019cda:	430a      	orrs	r2, r1
 8019cdc:	601a      	str	r2, [r3, #0]
 8019cde:	e046      	b.n	8019d6e <USB_ActivateEndpoint+0x60e>
 8019ce0:	683b      	ldr	r3, [r7, #0]
 8019ce2:	691b      	ldr	r3, [r3, #16]
 8019ce4:	095b      	lsrs	r3, r3, #5
 8019ce6:	673b      	str	r3, [r7, #112]	@ 0x70
 8019ce8:	683b      	ldr	r3, [r7, #0]
 8019cea:	691b      	ldr	r3, [r3, #16]
 8019cec:	221f      	movs	r2, #31
 8019cee:	4013      	ands	r3, r2
 8019cf0:	d102      	bne.n	8019cf8 <USB_ActivateEndpoint+0x598>
 8019cf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019cf4:	3b01      	subs	r3, #1
 8019cf6:	673b      	str	r3, [r7, #112]	@ 0x70
 8019cf8:	683b      	ldr	r3, [r7, #0]
 8019cfa:	781b      	ldrb	r3, [r3, #0]
 8019cfc:	00db      	lsls	r3, r3, #3
 8019cfe:	4a55      	ldr	r2, [pc, #340]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d00:	4694      	mov	ip, r2
 8019d02:	4463      	add	r3, ip
 8019d04:	681a      	ldr	r2, [r3, #0]
 8019d06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019d08:	069b      	lsls	r3, r3, #26
 8019d0a:	431a      	orrs	r2, r3
 8019d0c:	683b      	ldr	r3, [r7, #0]
 8019d0e:	781b      	ldrb	r3, [r3, #0]
 8019d10:	00db      	lsls	r3, r3, #3
 8019d12:	4950      	ldr	r1, [pc, #320]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d14:	468c      	mov	ip, r1
 8019d16:	4463      	add	r3, ip
 8019d18:	2180      	movs	r1, #128	@ 0x80
 8019d1a:	0609      	lsls	r1, r1, #24
 8019d1c:	430a      	orrs	r2, r1
 8019d1e:	601a      	str	r2, [r3, #0]
 8019d20:	e025      	b.n	8019d6e <USB_ActivateEndpoint+0x60e>
 8019d22:	683b      	ldr	r3, [r7, #0]
 8019d24:	785b      	ldrb	r3, [r3, #1]
 8019d26:	2b01      	cmp	r3, #1
 8019d28:	d121      	bne.n	8019d6e <USB_ActivateEndpoint+0x60e>
 8019d2a:	683b      	ldr	r3, [r7, #0]
 8019d2c:	781b      	ldrb	r3, [r3, #0]
 8019d2e:	00db      	lsls	r3, r3, #3
 8019d30:	4a48      	ldr	r2, [pc, #288]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d32:	4694      	mov	ip, r2
 8019d34:	4463      	add	r3, ip
 8019d36:	681a      	ldr	r2, [r3, #0]
 8019d38:	683b      	ldr	r3, [r7, #0]
 8019d3a:	781b      	ldrb	r3, [r3, #0]
 8019d3c:	00db      	lsls	r3, r3, #3
 8019d3e:	4945      	ldr	r1, [pc, #276]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d40:	468c      	mov	ip, r1
 8019d42:	4463      	add	r3, ip
 8019d44:	0412      	lsls	r2, r2, #16
 8019d46:	0c12      	lsrs	r2, r2, #16
 8019d48:	601a      	str	r2, [r3, #0]
 8019d4a:	683b      	ldr	r3, [r7, #0]
 8019d4c:	781b      	ldrb	r3, [r3, #0]
 8019d4e:	00db      	lsls	r3, r3, #3
 8019d50:	4a40      	ldr	r2, [pc, #256]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d52:	4694      	mov	ip, r2
 8019d54:	4463      	add	r3, ip
 8019d56:	6819      	ldr	r1, [r3, #0]
 8019d58:	683b      	ldr	r3, [r7, #0]
 8019d5a:	691b      	ldr	r3, [r3, #16]
 8019d5c:	041a      	lsls	r2, r3, #16
 8019d5e:	683b      	ldr	r3, [r7, #0]
 8019d60:	781b      	ldrb	r3, [r3, #0]
 8019d62:	00db      	lsls	r3, r3, #3
 8019d64:	483b      	ldr	r0, [pc, #236]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d66:	4684      	mov	ip, r0
 8019d68:	4463      	add	r3, ip
 8019d6a:	430a      	orrs	r2, r1
 8019d6c:	601a      	str	r2, [r3, #0]
 8019d6e:	683b      	ldr	r3, [r7, #0]
 8019d70:	785b      	ldrb	r3, [r3, #1]
 8019d72:	2b00      	cmp	r3, #0
 8019d74:	d000      	beq.n	8019d78 <USB_ActivateEndpoint+0x618>
 8019d76:	e075      	b.n	8019e64 <USB_ActivateEndpoint+0x704>
 8019d78:	683b      	ldr	r3, [r7, #0]
 8019d7a:	781b      	ldrb	r3, [r3, #0]
 8019d7c:	00db      	lsls	r3, r3, #3
 8019d7e:	4a35      	ldr	r2, [pc, #212]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d80:	4694      	mov	ip, r2
 8019d82:	4463      	add	r3, ip
 8019d84:	685a      	ldr	r2, [r3, #4]
 8019d86:	683b      	ldr	r3, [r7, #0]
 8019d88:	781b      	ldrb	r3, [r3, #0]
 8019d8a:	00db      	lsls	r3, r3, #3
 8019d8c:	4931      	ldr	r1, [pc, #196]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019d8e:	468c      	mov	ip, r1
 8019d90:	4463      	add	r3, ip
 8019d92:	0192      	lsls	r2, r2, #6
 8019d94:	0992      	lsrs	r2, r2, #6
 8019d96:	605a      	str	r2, [r3, #4]
 8019d98:	683b      	ldr	r3, [r7, #0]
 8019d9a:	691b      	ldr	r3, [r3, #16]
 8019d9c:	2b00      	cmp	r3, #0
 8019d9e:	d111      	bne.n	8019dc4 <USB_ActivateEndpoint+0x664>
 8019da0:	683b      	ldr	r3, [r7, #0]
 8019da2:	781b      	ldrb	r3, [r3, #0]
 8019da4:	00db      	lsls	r3, r3, #3
 8019da6:	4a2b      	ldr	r2, [pc, #172]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019da8:	4694      	mov	ip, r2
 8019daa:	4463      	add	r3, ip
 8019dac:	685a      	ldr	r2, [r3, #4]
 8019dae:	683b      	ldr	r3, [r7, #0]
 8019db0:	781b      	ldrb	r3, [r3, #0]
 8019db2:	00db      	lsls	r3, r3, #3
 8019db4:	4927      	ldr	r1, [pc, #156]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019db6:	468c      	mov	ip, r1
 8019db8:	4463      	add	r3, ip
 8019dba:	2180      	movs	r1, #128	@ 0x80
 8019dbc:	0609      	lsls	r1, r1, #24
 8019dbe:	430a      	orrs	r2, r1
 8019dc0:	605a      	str	r2, [r3, #4]
 8019dc2:	e075      	b.n	8019eb0 <USB_ActivateEndpoint+0x750>
 8019dc4:	683b      	ldr	r3, [r7, #0]
 8019dc6:	691b      	ldr	r3, [r3, #16]
 8019dc8:	2b3e      	cmp	r3, #62	@ 0x3e
 8019dca:	d81d      	bhi.n	8019e08 <USB_ActivateEndpoint+0x6a8>
 8019dcc:	683b      	ldr	r3, [r7, #0]
 8019dce:	691b      	ldr	r3, [r3, #16]
 8019dd0:	085b      	lsrs	r3, r3, #1
 8019dd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019dd4:	683b      	ldr	r3, [r7, #0]
 8019dd6:	691b      	ldr	r3, [r3, #16]
 8019dd8:	2201      	movs	r2, #1
 8019dda:	4013      	ands	r3, r2
 8019ddc:	d002      	beq.n	8019de4 <USB_ActivateEndpoint+0x684>
 8019dde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019de0:	3301      	adds	r3, #1
 8019de2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019de4:	683b      	ldr	r3, [r7, #0]
 8019de6:	781b      	ldrb	r3, [r3, #0]
 8019de8:	00db      	lsls	r3, r3, #3
 8019dea:	4a1a      	ldr	r2, [pc, #104]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019dec:	4694      	mov	ip, r2
 8019dee:	4463      	add	r3, ip
 8019df0:	6859      	ldr	r1, [r3, #4]
 8019df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019df4:	069a      	lsls	r2, r3, #26
 8019df6:	683b      	ldr	r3, [r7, #0]
 8019df8:	781b      	ldrb	r3, [r3, #0]
 8019dfa:	00db      	lsls	r3, r3, #3
 8019dfc:	4815      	ldr	r0, [pc, #84]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019dfe:	4684      	mov	ip, r0
 8019e00:	4463      	add	r3, ip
 8019e02:	430a      	orrs	r2, r1
 8019e04:	605a      	str	r2, [r3, #4]
 8019e06:	e053      	b.n	8019eb0 <USB_ActivateEndpoint+0x750>
 8019e08:	683b      	ldr	r3, [r7, #0]
 8019e0a:	691b      	ldr	r3, [r3, #16]
 8019e0c:	095b      	lsrs	r3, r3, #5
 8019e0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019e10:	683b      	ldr	r3, [r7, #0]
 8019e12:	691b      	ldr	r3, [r3, #16]
 8019e14:	221f      	movs	r2, #31
 8019e16:	4013      	ands	r3, r2
 8019e18:	d102      	bne.n	8019e20 <USB_ActivateEndpoint+0x6c0>
 8019e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019e1c:	3b01      	subs	r3, #1
 8019e1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019e20:	683b      	ldr	r3, [r7, #0]
 8019e22:	781b      	ldrb	r3, [r3, #0]
 8019e24:	00db      	lsls	r3, r3, #3
 8019e26:	4a0b      	ldr	r2, [pc, #44]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019e28:	4694      	mov	ip, r2
 8019e2a:	4463      	add	r3, ip
 8019e2c:	685a      	ldr	r2, [r3, #4]
 8019e2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019e30:	069b      	lsls	r3, r3, #26
 8019e32:	431a      	orrs	r2, r3
 8019e34:	683b      	ldr	r3, [r7, #0]
 8019e36:	781b      	ldrb	r3, [r3, #0]
 8019e38:	00db      	lsls	r3, r3, #3
 8019e3a:	4906      	ldr	r1, [pc, #24]	@ (8019e54 <USB_ActivateEndpoint+0x6f4>)
 8019e3c:	468c      	mov	ip, r1
 8019e3e:	4463      	add	r3, ip
 8019e40:	2180      	movs	r1, #128	@ 0x80
 8019e42:	0609      	lsls	r1, r1, #24
 8019e44:	430a      	orrs	r2, r1
 8019e46:	605a      	str	r2, [r3, #4]
 8019e48:	e032      	b.n	8019eb0 <USB_ActivateEndpoint+0x750>
 8019e4a:	46c0      	nop			@ (mov r8, r8)
 8019e4c:	07ff8e8f 	.word	0x07ff8e8f
 8019e50:	00008080 	.word	0x00008080
 8019e54:	40009800 	.word	0x40009800
 8019e58:	07ff8f8f 	.word	0x07ff8f8f
 8019e5c:	0000c080 	.word	0x0000c080
 8019e60:	000080c0 	.word	0x000080c0
 8019e64:	683b      	ldr	r3, [r7, #0]
 8019e66:	785b      	ldrb	r3, [r3, #1]
 8019e68:	2b01      	cmp	r3, #1
 8019e6a:	d121      	bne.n	8019eb0 <USB_ActivateEndpoint+0x750>
 8019e6c:	683b      	ldr	r3, [r7, #0]
 8019e6e:	781b      	ldrb	r3, [r3, #0]
 8019e70:	00db      	lsls	r3, r3, #3
 8019e72:	4a67      	ldr	r2, [pc, #412]	@ (801a010 <USB_ActivateEndpoint+0x8b0>)
 8019e74:	4694      	mov	ip, r2
 8019e76:	4463      	add	r3, ip
 8019e78:	685a      	ldr	r2, [r3, #4]
 8019e7a:	683b      	ldr	r3, [r7, #0]
 8019e7c:	781b      	ldrb	r3, [r3, #0]
 8019e7e:	00db      	lsls	r3, r3, #3
 8019e80:	4963      	ldr	r1, [pc, #396]	@ (801a010 <USB_ActivateEndpoint+0x8b0>)
 8019e82:	468c      	mov	ip, r1
 8019e84:	4463      	add	r3, ip
 8019e86:	0412      	lsls	r2, r2, #16
 8019e88:	0c12      	lsrs	r2, r2, #16
 8019e8a:	605a      	str	r2, [r3, #4]
 8019e8c:	683b      	ldr	r3, [r7, #0]
 8019e8e:	781b      	ldrb	r3, [r3, #0]
 8019e90:	00db      	lsls	r3, r3, #3
 8019e92:	4a5f      	ldr	r2, [pc, #380]	@ (801a010 <USB_ActivateEndpoint+0x8b0>)
 8019e94:	4694      	mov	ip, r2
 8019e96:	4463      	add	r3, ip
 8019e98:	6859      	ldr	r1, [r3, #4]
 8019e9a:	683b      	ldr	r3, [r7, #0]
 8019e9c:	691b      	ldr	r3, [r3, #16]
 8019e9e:	041a      	lsls	r2, r3, #16
 8019ea0:	683b      	ldr	r3, [r7, #0]
 8019ea2:	781b      	ldrb	r3, [r3, #0]
 8019ea4:	00db      	lsls	r3, r3, #3
 8019ea6:	485a      	ldr	r0, [pc, #360]	@ (801a010 <USB_ActivateEndpoint+0x8b0>)
 8019ea8:	4684      	mov	ip, r0
 8019eaa:	4463      	add	r3, ip
 8019eac:	430a      	orrs	r2, r1
 8019eae:	605a      	str	r2, [r3, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8019eb0:	687a      	ldr	r2, [r7, #4]
 8019eb2:	683b      	ldr	r3, [r7, #0]
 8019eb4:	781b      	ldrb	r3, [r3, #0]
 8019eb6:	009b      	lsls	r3, r3, #2
 8019eb8:	18d3      	adds	r3, r2, r3
 8019eba:	681b      	ldr	r3, [r3, #0]
 8019ebc:	4a55      	ldr	r2, [pc, #340]	@ (801a014 <USB_ActivateEndpoint+0x8b4>)
 8019ebe:	4013      	ands	r3, r2
 8019ec0:	633b      	str	r3, [r7, #48]	@ 0x30
 8019ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019ec4:	2280      	movs	r2, #128	@ 0x80
 8019ec6:	0152      	lsls	r2, r2, #5
 8019ec8:	4053      	eors	r3, r2
 8019eca:	633b      	str	r3, [r7, #48]	@ 0x30
 8019ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019ece:	2280      	movs	r2, #128	@ 0x80
 8019ed0:	0192      	lsls	r2, r2, #6
 8019ed2:	4053      	eors	r3, r2
 8019ed4:	633b      	str	r3, [r7, #48]	@ 0x30
 8019ed6:	687a      	ldr	r2, [r7, #4]
 8019ed8:	683b      	ldr	r3, [r7, #0]
 8019eda:	781b      	ldrb	r3, [r3, #0]
 8019edc:	009b      	lsls	r3, r3, #2
 8019ede:	18d3      	adds	r3, r2, r3
 8019ee0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019ee2:	494d      	ldr	r1, [pc, #308]	@ (801a018 <USB_ActivateEndpoint+0x8b8>)
 8019ee4:	430a      	orrs	r2, r1
 8019ee6:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8019ee8:	687a      	ldr	r2, [r7, #4]
 8019eea:	683b      	ldr	r3, [r7, #0]
 8019eec:	781b      	ldrb	r3, [r3, #0]
 8019eee:	009b      	lsls	r3, r3, #2
 8019ef0:	18d3      	adds	r3, r2, r3
 8019ef2:	681b      	ldr	r3, [r3, #0]
 8019ef4:	4a49      	ldr	r2, [pc, #292]	@ (801a01c <USB_ActivateEndpoint+0x8bc>)
 8019ef6:	4013      	ands	r3, r2
 8019ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019efa:	687a      	ldr	r2, [r7, #4]
 8019efc:	683b      	ldr	r3, [r7, #0]
 8019efe:	781b      	ldrb	r3, [r3, #0]
 8019f00:	009b      	lsls	r3, r3, #2
 8019f02:	18d3      	adds	r3, r2, r3
 8019f04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019f06:	4944      	ldr	r1, [pc, #272]	@ (801a018 <USB_ActivateEndpoint+0x8b8>)
 8019f08:	430a      	orrs	r2, r1
 8019f0a:	601a      	str	r2, [r3, #0]
 8019f0c:	e079      	b.n	801a002 <USB_ActivateEndpoint+0x8a2>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019f0e:	687a      	ldr	r2, [r7, #4]
 8019f10:	683b      	ldr	r3, [r7, #0]
 8019f12:	781b      	ldrb	r3, [r3, #0]
 8019f14:	009b      	lsls	r3, r3, #2
 8019f16:	18d3      	adds	r3, r2, r3
 8019f18:	681b      	ldr	r3, [r3, #0]
 8019f1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8019f1c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8019f1e:	2380      	movs	r3, #128	@ 0x80
 8019f20:	01db      	lsls	r3, r3, #7
 8019f22:	4013      	ands	r3, r2
 8019f24:	d011      	beq.n	8019f4a <USB_ActivateEndpoint+0x7ea>
 8019f26:	687a      	ldr	r2, [r7, #4]
 8019f28:	683b      	ldr	r3, [r7, #0]
 8019f2a:	781b      	ldrb	r3, [r3, #0]
 8019f2c:	009b      	lsls	r3, r3, #2
 8019f2e:	18d3      	adds	r3, r2, r3
 8019f30:	681b      	ldr	r3, [r3, #0]
 8019f32:	4a3b      	ldr	r2, [pc, #236]	@ (801a020 <USB_ActivateEndpoint+0x8c0>)
 8019f34:	4013      	ands	r3, r2
 8019f36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8019f38:	687a      	ldr	r2, [r7, #4]
 8019f3a:	683b      	ldr	r3, [r7, #0]
 8019f3c:	781b      	ldrb	r3, [r3, #0]
 8019f3e:	009b      	lsls	r3, r3, #2
 8019f40:	18d3      	adds	r3, r2, r3
 8019f42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8019f44:	4937      	ldr	r1, [pc, #220]	@ (801a024 <USB_ActivateEndpoint+0x8c4>)
 8019f46:	430a      	orrs	r2, r1
 8019f48:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019f4a:	687a      	ldr	r2, [r7, #4]
 8019f4c:	683b      	ldr	r3, [r7, #0]
 8019f4e:	781b      	ldrb	r3, [r3, #0]
 8019f50:	009b      	lsls	r3, r3, #2
 8019f52:	18d3      	adds	r3, r2, r3
 8019f54:	681b      	ldr	r3, [r3, #0]
 8019f56:	657b      	str	r3, [r7, #84]	@ 0x54
 8019f58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019f5a:	2240      	movs	r2, #64	@ 0x40
 8019f5c:	4013      	ands	r3, r2
 8019f5e:	d011      	beq.n	8019f84 <USB_ActivateEndpoint+0x824>
 8019f60:	687a      	ldr	r2, [r7, #4]
 8019f62:	683b      	ldr	r3, [r7, #0]
 8019f64:	781b      	ldrb	r3, [r3, #0]
 8019f66:	009b      	lsls	r3, r3, #2
 8019f68:	18d3      	adds	r3, r2, r3
 8019f6a:	681b      	ldr	r3, [r3, #0]
 8019f6c:	4a2c      	ldr	r2, [pc, #176]	@ (801a020 <USB_ActivateEndpoint+0x8c0>)
 8019f6e:	4013      	ands	r3, r2
 8019f70:	653b      	str	r3, [r7, #80]	@ 0x50
 8019f72:	687a      	ldr	r2, [r7, #4]
 8019f74:	683b      	ldr	r3, [r7, #0]
 8019f76:	781b      	ldrb	r3, [r3, #0]
 8019f78:	009b      	lsls	r3, r3, #2
 8019f7a:	18d3      	adds	r3, r2, r3
 8019f7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8019f7e:	492a      	ldr	r1, [pc, #168]	@ (801a028 <USB_ActivateEndpoint+0x8c8>)
 8019f80:	430a      	orrs	r2, r1
 8019f82:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8019f84:	683b      	ldr	r3, [r7, #0]
 8019f86:	78db      	ldrb	r3, [r3, #3]
 8019f88:	2b01      	cmp	r3, #1
 8019f8a:	d016      	beq.n	8019fba <USB_ActivateEndpoint+0x85a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8019f8c:	687a      	ldr	r2, [r7, #4]
 8019f8e:	683b      	ldr	r3, [r7, #0]
 8019f90:	781b      	ldrb	r3, [r3, #0]
 8019f92:	009b      	lsls	r3, r3, #2
 8019f94:	18d3      	adds	r3, r2, r3
 8019f96:	681b      	ldr	r3, [r3, #0]
 8019f98:	4a20      	ldr	r2, [pc, #128]	@ (801a01c <USB_ActivateEndpoint+0x8bc>)
 8019f9a:	4013      	ands	r3, r2
 8019f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8019f9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019fa0:	2220      	movs	r2, #32
 8019fa2:	4053      	eors	r3, r2
 8019fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8019fa6:	687a      	ldr	r2, [r7, #4]
 8019fa8:	683b      	ldr	r3, [r7, #0]
 8019faa:	781b      	ldrb	r3, [r3, #0]
 8019fac:	009b      	lsls	r3, r3, #2
 8019fae:	18d3      	adds	r3, r2, r3
 8019fb0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8019fb2:	4919      	ldr	r1, [pc, #100]	@ (801a018 <USB_ActivateEndpoint+0x8b8>)
 8019fb4:	430a      	orrs	r2, r1
 8019fb6:	601a      	str	r2, [r3, #0]
 8019fb8:	e011      	b.n	8019fde <USB_ActivateEndpoint+0x87e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8019fba:	687a      	ldr	r2, [r7, #4]
 8019fbc:	683b      	ldr	r3, [r7, #0]
 8019fbe:	781b      	ldrb	r3, [r3, #0]
 8019fc0:	009b      	lsls	r3, r3, #2
 8019fc2:	18d3      	adds	r3, r2, r3
 8019fc4:	681b      	ldr	r3, [r3, #0]
 8019fc6:	4a15      	ldr	r2, [pc, #84]	@ (801a01c <USB_ActivateEndpoint+0x8bc>)
 8019fc8:	4013      	ands	r3, r2
 8019fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8019fcc:	687a      	ldr	r2, [r7, #4]
 8019fce:	683b      	ldr	r3, [r7, #0]
 8019fd0:	781b      	ldrb	r3, [r3, #0]
 8019fd2:	009b      	lsls	r3, r3, #2
 8019fd4:	18d3      	adds	r3, r2, r3
 8019fd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8019fd8:	490f      	ldr	r1, [pc, #60]	@ (801a018 <USB_ActivateEndpoint+0x8b8>)
 8019fda:	430a      	orrs	r2, r1
 8019fdc:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8019fde:	687a      	ldr	r2, [r7, #4]
 8019fe0:	683b      	ldr	r3, [r7, #0]
 8019fe2:	781b      	ldrb	r3, [r3, #0]
 8019fe4:	009b      	lsls	r3, r3, #2
 8019fe6:	18d3      	adds	r3, r2, r3
 8019fe8:	681b      	ldr	r3, [r3, #0]
 8019fea:	4a0a      	ldr	r2, [pc, #40]	@ (801a014 <USB_ActivateEndpoint+0x8b4>)
 8019fec:	4013      	ands	r3, r2
 8019fee:	647b      	str	r3, [r7, #68]	@ 0x44
 8019ff0:	687a      	ldr	r2, [r7, #4]
 8019ff2:	683b      	ldr	r3, [r7, #0]
 8019ff4:	781b      	ldrb	r3, [r3, #0]
 8019ff6:	009b      	lsls	r3, r3, #2
 8019ff8:	18d3      	adds	r3, r2, r3
 8019ffa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019ffc:	4906      	ldr	r1, [pc, #24]	@ (801a018 <USB_ActivateEndpoint+0x8b8>)
 8019ffe:	430a      	orrs	r2, r1
 801a000:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801a002:	237f      	movs	r3, #127	@ 0x7f
 801a004:	18fb      	adds	r3, r7, r3
 801a006:	781b      	ldrb	r3, [r3, #0]
}
 801a008:	0018      	movs	r0, r3
 801a00a:	46bd      	mov	sp, r7
 801a00c:	b020      	add	sp, #128	@ 0x80
 801a00e:	bd80      	pop	{r7, pc}
 801a010:	40009800 	.word	0x40009800
 801a014:	07ffbf8f 	.word	0x07ffbf8f
 801a018:	00008080 	.word	0x00008080
 801a01c:	07ff8fbf 	.word	0x07ff8fbf
 801a020:	07ff8f8f 	.word	0x07ff8f8f
 801a024:	0000c080 	.word	0x0000c080
 801a028:	000080c0 	.word	0x000080c0

0801a02c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801a02c:	b580      	push	{r7, lr}
 801a02e:	b096      	sub	sp, #88	@ 0x58
 801a030:	af00      	add	r7, sp, #0
 801a032:	6078      	str	r0, [r7, #4]
 801a034:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801a036:	683b      	ldr	r3, [r7, #0]
 801a038:	7b1b      	ldrb	r3, [r3, #12]
 801a03a:	2b00      	cmp	r3, #0
 801a03c:	d164      	bne.n	801a108 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 801a03e:	683b      	ldr	r3, [r7, #0]
 801a040:	785b      	ldrb	r3, [r3, #1]
 801a042:	2b00      	cmp	r3, #0
 801a044:	d02f      	beq.n	801a0a6 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a046:	687a      	ldr	r2, [r7, #4]
 801a048:	683b      	ldr	r3, [r7, #0]
 801a04a:	781b      	ldrb	r3, [r3, #0]
 801a04c:	009b      	lsls	r3, r3, #2
 801a04e:	18d3      	adds	r3, r2, r3
 801a050:	681b      	ldr	r3, [r3, #0]
 801a052:	613b      	str	r3, [r7, #16]
 801a054:	693b      	ldr	r3, [r7, #16]
 801a056:	2240      	movs	r2, #64	@ 0x40
 801a058:	4013      	ands	r3, r2
 801a05a:	d011      	beq.n	801a080 <USB_DeactivateEndpoint+0x54>
 801a05c:	687a      	ldr	r2, [r7, #4]
 801a05e:	683b      	ldr	r3, [r7, #0]
 801a060:	781b      	ldrb	r3, [r3, #0]
 801a062:	009b      	lsls	r3, r3, #2
 801a064:	18d3      	adds	r3, r2, r3
 801a066:	681b      	ldr	r3, [r3, #0]
 801a068:	4a9d      	ldr	r2, [pc, #628]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a06a:	4013      	ands	r3, r2
 801a06c:	60fb      	str	r3, [r7, #12]
 801a06e:	687a      	ldr	r2, [r7, #4]
 801a070:	683b      	ldr	r3, [r7, #0]
 801a072:	781b      	ldrb	r3, [r3, #0]
 801a074:	009b      	lsls	r3, r3, #2
 801a076:	18d3      	adds	r3, r2, r3
 801a078:	68fa      	ldr	r2, [r7, #12]
 801a07a:	499a      	ldr	r1, [pc, #616]	@ (801a2e4 <USB_DeactivateEndpoint+0x2b8>)
 801a07c:	430a      	orrs	r2, r1
 801a07e:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a080:	687a      	ldr	r2, [r7, #4]
 801a082:	683b      	ldr	r3, [r7, #0]
 801a084:	781b      	ldrb	r3, [r3, #0]
 801a086:	009b      	lsls	r3, r3, #2
 801a088:	18d3      	adds	r3, r2, r3
 801a08a:	681b      	ldr	r3, [r3, #0]
 801a08c:	4a96      	ldr	r2, [pc, #600]	@ (801a2e8 <USB_DeactivateEndpoint+0x2bc>)
 801a08e:	4013      	ands	r3, r2
 801a090:	60bb      	str	r3, [r7, #8]
 801a092:	687a      	ldr	r2, [r7, #4]
 801a094:	683b      	ldr	r3, [r7, #0]
 801a096:	781b      	ldrb	r3, [r3, #0]
 801a098:	009b      	lsls	r3, r3, #2
 801a09a:	18d3      	adds	r3, r2, r3
 801a09c:	68ba      	ldr	r2, [r7, #8]
 801a09e:	4993      	ldr	r1, [pc, #588]	@ (801a2ec <USB_DeactivateEndpoint+0x2c0>)
 801a0a0:	430a      	orrs	r2, r1
 801a0a2:	601a      	str	r2, [r3, #0]
 801a0a4:	e117      	b.n	801a2d6 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a0a6:	687a      	ldr	r2, [r7, #4]
 801a0a8:	683b      	ldr	r3, [r7, #0]
 801a0aa:	781b      	ldrb	r3, [r3, #0]
 801a0ac:	009b      	lsls	r3, r3, #2
 801a0ae:	18d3      	adds	r3, r2, r3
 801a0b0:	681b      	ldr	r3, [r3, #0]
 801a0b2:	61fb      	str	r3, [r7, #28]
 801a0b4:	69fa      	ldr	r2, [r7, #28]
 801a0b6:	2380      	movs	r3, #128	@ 0x80
 801a0b8:	01db      	lsls	r3, r3, #7
 801a0ba:	4013      	ands	r3, r2
 801a0bc:	d011      	beq.n	801a0e2 <USB_DeactivateEndpoint+0xb6>
 801a0be:	687a      	ldr	r2, [r7, #4]
 801a0c0:	683b      	ldr	r3, [r7, #0]
 801a0c2:	781b      	ldrb	r3, [r3, #0]
 801a0c4:	009b      	lsls	r3, r3, #2
 801a0c6:	18d3      	adds	r3, r2, r3
 801a0c8:	681b      	ldr	r3, [r3, #0]
 801a0ca:	4a85      	ldr	r2, [pc, #532]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a0cc:	4013      	ands	r3, r2
 801a0ce:	61bb      	str	r3, [r7, #24]
 801a0d0:	687a      	ldr	r2, [r7, #4]
 801a0d2:	683b      	ldr	r3, [r7, #0]
 801a0d4:	781b      	ldrb	r3, [r3, #0]
 801a0d6:	009b      	lsls	r3, r3, #2
 801a0d8:	18d3      	adds	r3, r2, r3
 801a0da:	69ba      	ldr	r2, [r7, #24]
 801a0dc:	4984      	ldr	r1, [pc, #528]	@ (801a2f0 <USB_DeactivateEndpoint+0x2c4>)
 801a0de:	430a      	orrs	r2, r1
 801a0e0:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a0e2:	687a      	ldr	r2, [r7, #4]
 801a0e4:	683b      	ldr	r3, [r7, #0]
 801a0e6:	781b      	ldrb	r3, [r3, #0]
 801a0e8:	009b      	lsls	r3, r3, #2
 801a0ea:	18d3      	adds	r3, r2, r3
 801a0ec:	681b      	ldr	r3, [r3, #0]
 801a0ee:	4a81      	ldr	r2, [pc, #516]	@ (801a2f4 <USB_DeactivateEndpoint+0x2c8>)
 801a0f0:	4013      	ands	r3, r2
 801a0f2:	617b      	str	r3, [r7, #20]
 801a0f4:	687a      	ldr	r2, [r7, #4]
 801a0f6:	683b      	ldr	r3, [r7, #0]
 801a0f8:	781b      	ldrb	r3, [r3, #0]
 801a0fa:	009b      	lsls	r3, r3, #2
 801a0fc:	18d3      	adds	r3, r2, r3
 801a0fe:	697a      	ldr	r2, [r7, #20]
 801a100:	497a      	ldr	r1, [pc, #488]	@ (801a2ec <USB_DeactivateEndpoint+0x2c0>)
 801a102:	430a      	orrs	r2, r1
 801a104:	601a      	str	r2, [r3, #0]
 801a106:	e0e6      	b.n	801a2d6 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 801a108:	683b      	ldr	r3, [r7, #0]
 801a10a:	785b      	ldrb	r3, [r3, #1]
 801a10c:	2b00      	cmp	r3, #0
 801a10e:	d171      	bne.n	801a1f4 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a110:	687a      	ldr	r2, [r7, #4]
 801a112:	683b      	ldr	r3, [r7, #0]
 801a114:	781b      	ldrb	r3, [r3, #0]
 801a116:	009b      	lsls	r3, r3, #2
 801a118:	18d3      	adds	r3, r2, r3
 801a11a:	681b      	ldr	r3, [r3, #0]
 801a11c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a11e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801a120:	2380      	movs	r3, #128	@ 0x80
 801a122:	01db      	lsls	r3, r3, #7
 801a124:	4013      	ands	r3, r2
 801a126:	d011      	beq.n	801a14c <USB_DeactivateEndpoint+0x120>
 801a128:	687a      	ldr	r2, [r7, #4]
 801a12a:	683b      	ldr	r3, [r7, #0]
 801a12c:	781b      	ldrb	r3, [r3, #0]
 801a12e:	009b      	lsls	r3, r3, #2
 801a130:	18d3      	adds	r3, r2, r3
 801a132:	681b      	ldr	r3, [r3, #0]
 801a134:	4a6a      	ldr	r2, [pc, #424]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a136:	4013      	ands	r3, r2
 801a138:	637b      	str	r3, [r7, #52]	@ 0x34
 801a13a:	687a      	ldr	r2, [r7, #4]
 801a13c:	683b      	ldr	r3, [r7, #0]
 801a13e:	781b      	ldrb	r3, [r3, #0]
 801a140:	009b      	lsls	r3, r3, #2
 801a142:	18d3      	adds	r3, r2, r3
 801a144:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a146:	496a      	ldr	r1, [pc, #424]	@ (801a2f0 <USB_DeactivateEndpoint+0x2c4>)
 801a148:	430a      	orrs	r2, r1
 801a14a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a14c:	687a      	ldr	r2, [r7, #4]
 801a14e:	683b      	ldr	r3, [r7, #0]
 801a150:	781b      	ldrb	r3, [r3, #0]
 801a152:	009b      	lsls	r3, r3, #2
 801a154:	18d3      	adds	r3, r2, r3
 801a156:	681b      	ldr	r3, [r3, #0]
 801a158:	633b      	str	r3, [r7, #48]	@ 0x30
 801a15a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a15c:	2240      	movs	r2, #64	@ 0x40
 801a15e:	4013      	ands	r3, r2
 801a160:	d011      	beq.n	801a186 <USB_DeactivateEndpoint+0x15a>
 801a162:	687a      	ldr	r2, [r7, #4]
 801a164:	683b      	ldr	r3, [r7, #0]
 801a166:	781b      	ldrb	r3, [r3, #0]
 801a168:	009b      	lsls	r3, r3, #2
 801a16a:	18d3      	adds	r3, r2, r3
 801a16c:	681b      	ldr	r3, [r3, #0]
 801a16e:	4a5c      	ldr	r2, [pc, #368]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a170:	4013      	ands	r3, r2
 801a172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a174:	687a      	ldr	r2, [r7, #4]
 801a176:	683b      	ldr	r3, [r7, #0]
 801a178:	781b      	ldrb	r3, [r3, #0]
 801a17a:	009b      	lsls	r3, r3, #2
 801a17c:	18d3      	adds	r3, r2, r3
 801a17e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a180:	4958      	ldr	r1, [pc, #352]	@ (801a2e4 <USB_DeactivateEndpoint+0x2b8>)
 801a182:	430a      	orrs	r2, r1
 801a184:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801a186:	687a      	ldr	r2, [r7, #4]
 801a188:	683b      	ldr	r3, [r7, #0]
 801a18a:	781b      	ldrb	r3, [r3, #0]
 801a18c:	009b      	lsls	r3, r3, #2
 801a18e:	18d3      	adds	r3, r2, r3
 801a190:	681b      	ldr	r3, [r3, #0]
 801a192:	4a53      	ldr	r2, [pc, #332]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a194:	4013      	ands	r3, r2
 801a196:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a198:	687a      	ldr	r2, [r7, #4]
 801a19a:	683b      	ldr	r3, [r7, #0]
 801a19c:	781b      	ldrb	r3, [r3, #0]
 801a19e:	009b      	lsls	r3, r3, #2
 801a1a0:	18d3      	adds	r3, r2, r3
 801a1a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a1a4:	494f      	ldr	r1, [pc, #316]	@ (801a2e4 <USB_DeactivateEndpoint+0x2b8>)
 801a1a6:	430a      	orrs	r2, r1
 801a1a8:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a1aa:	687a      	ldr	r2, [r7, #4]
 801a1ac:	683b      	ldr	r3, [r7, #0]
 801a1ae:	781b      	ldrb	r3, [r3, #0]
 801a1b0:	009b      	lsls	r3, r3, #2
 801a1b2:	18d3      	adds	r3, r2, r3
 801a1b4:	681b      	ldr	r3, [r3, #0]
 801a1b6:	4a4f      	ldr	r2, [pc, #316]	@ (801a2f4 <USB_DeactivateEndpoint+0x2c8>)
 801a1b8:	4013      	ands	r3, r2
 801a1ba:	627b      	str	r3, [r7, #36]	@ 0x24
 801a1bc:	687a      	ldr	r2, [r7, #4]
 801a1be:	683b      	ldr	r3, [r7, #0]
 801a1c0:	781b      	ldrb	r3, [r3, #0]
 801a1c2:	009b      	lsls	r3, r3, #2
 801a1c4:	18d3      	adds	r3, r2, r3
 801a1c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a1c8:	4948      	ldr	r1, [pc, #288]	@ (801a2ec <USB_DeactivateEndpoint+0x2c0>)
 801a1ca:	430a      	orrs	r2, r1
 801a1cc:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a1ce:	687a      	ldr	r2, [r7, #4]
 801a1d0:	683b      	ldr	r3, [r7, #0]
 801a1d2:	781b      	ldrb	r3, [r3, #0]
 801a1d4:	009b      	lsls	r3, r3, #2
 801a1d6:	18d3      	adds	r3, r2, r3
 801a1d8:	681b      	ldr	r3, [r3, #0]
 801a1da:	4a43      	ldr	r2, [pc, #268]	@ (801a2e8 <USB_DeactivateEndpoint+0x2bc>)
 801a1dc:	4013      	ands	r3, r2
 801a1de:	623b      	str	r3, [r7, #32]
 801a1e0:	687a      	ldr	r2, [r7, #4]
 801a1e2:	683b      	ldr	r3, [r7, #0]
 801a1e4:	781b      	ldrb	r3, [r3, #0]
 801a1e6:	009b      	lsls	r3, r3, #2
 801a1e8:	18d3      	adds	r3, r2, r3
 801a1ea:	6a3a      	ldr	r2, [r7, #32]
 801a1ec:	493f      	ldr	r1, [pc, #252]	@ (801a2ec <USB_DeactivateEndpoint+0x2c0>)
 801a1ee:	430a      	orrs	r2, r1
 801a1f0:	601a      	str	r2, [r3, #0]
 801a1f2:	e070      	b.n	801a2d6 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a1f4:	687a      	ldr	r2, [r7, #4]
 801a1f6:	683b      	ldr	r3, [r7, #0]
 801a1f8:	781b      	ldrb	r3, [r3, #0]
 801a1fa:	009b      	lsls	r3, r3, #2
 801a1fc:	18d3      	adds	r3, r2, r3
 801a1fe:	681b      	ldr	r3, [r3, #0]
 801a200:	657b      	str	r3, [r7, #84]	@ 0x54
 801a202:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a204:	2380      	movs	r3, #128	@ 0x80
 801a206:	01db      	lsls	r3, r3, #7
 801a208:	4013      	ands	r3, r2
 801a20a:	d011      	beq.n	801a230 <USB_DeactivateEndpoint+0x204>
 801a20c:	687a      	ldr	r2, [r7, #4]
 801a20e:	683b      	ldr	r3, [r7, #0]
 801a210:	781b      	ldrb	r3, [r3, #0]
 801a212:	009b      	lsls	r3, r3, #2
 801a214:	18d3      	adds	r3, r2, r3
 801a216:	681b      	ldr	r3, [r3, #0]
 801a218:	4a31      	ldr	r2, [pc, #196]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a21a:	4013      	ands	r3, r2
 801a21c:	653b      	str	r3, [r7, #80]	@ 0x50
 801a21e:	687a      	ldr	r2, [r7, #4]
 801a220:	683b      	ldr	r3, [r7, #0]
 801a222:	781b      	ldrb	r3, [r3, #0]
 801a224:	009b      	lsls	r3, r3, #2
 801a226:	18d3      	adds	r3, r2, r3
 801a228:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801a22a:	4931      	ldr	r1, [pc, #196]	@ (801a2f0 <USB_DeactivateEndpoint+0x2c4>)
 801a22c:	430a      	orrs	r2, r1
 801a22e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a230:	687a      	ldr	r2, [r7, #4]
 801a232:	683b      	ldr	r3, [r7, #0]
 801a234:	781b      	ldrb	r3, [r3, #0]
 801a236:	009b      	lsls	r3, r3, #2
 801a238:	18d3      	adds	r3, r2, r3
 801a23a:	681b      	ldr	r3, [r3, #0]
 801a23c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a23e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a240:	2240      	movs	r2, #64	@ 0x40
 801a242:	4013      	ands	r3, r2
 801a244:	d011      	beq.n	801a26a <USB_DeactivateEndpoint+0x23e>
 801a246:	687a      	ldr	r2, [r7, #4]
 801a248:	683b      	ldr	r3, [r7, #0]
 801a24a:	781b      	ldrb	r3, [r3, #0]
 801a24c:	009b      	lsls	r3, r3, #2
 801a24e:	18d3      	adds	r3, r2, r3
 801a250:	681b      	ldr	r3, [r3, #0]
 801a252:	4a23      	ldr	r2, [pc, #140]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a254:	4013      	ands	r3, r2
 801a256:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a258:	687a      	ldr	r2, [r7, #4]
 801a25a:	683b      	ldr	r3, [r7, #0]
 801a25c:	781b      	ldrb	r3, [r3, #0]
 801a25e:	009b      	lsls	r3, r3, #2
 801a260:	18d3      	adds	r3, r2, r3
 801a262:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801a264:	491f      	ldr	r1, [pc, #124]	@ (801a2e4 <USB_DeactivateEndpoint+0x2b8>)
 801a266:	430a      	orrs	r2, r1
 801a268:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 801a26a:	687a      	ldr	r2, [r7, #4]
 801a26c:	683b      	ldr	r3, [r7, #0]
 801a26e:	781b      	ldrb	r3, [r3, #0]
 801a270:	009b      	lsls	r3, r3, #2
 801a272:	18d3      	adds	r3, r2, r3
 801a274:	681b      	ldr	r3, [r3, #0]
 801a276:	4a1a      	ldr	r2, [pc, #104]	@ (801a2e0 <USB_DeactivateEndpoint+0x2b4>)
 801a278:	4013      	ands	r3, r2
 801a27a:	647b      	str	r3, [r7, #68]	@ 0x44
 801a27c:	687a      	ldr	r2, [r7, #4]
 801a27e:	683b      	ldr	r3, [r7, #0]
 801a280:	781b      	ldrb	r3, [r3, #0]
 801a282:	009b      	lsls	r3, r3, #2
 801a284:	18d3      	adds	r3, r2, r3
 801a286:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a288:	4919      	ldr	r1, [pc, #100]	@ (801a2f0 <USB_DeactivateEndpoint+0x2c4>)
 801a28a:	430a      	orrs	r2, r1
 801a28c:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a28e:	687a      	ldr	r2, [r7, #4]
 801a290:	683b      	ldr	r3, [r7, #0]
 801a292:	781b      	ldrb	r3, [r3, #0]
 801a294:	009b      	lsls	r3, r3, #2
 801a296:	18d3      	adds	r3, r2, r3
 801a298:	681b      	ldr	r3, [r3, #0]
 801a29a:	4a13      	ldr	r2, [pc, #76]	@ (801a2e8 <USB_DeactivateEndpoint+0x2bc>)
 801a29c:	4013      	ands	r3, r2
 801a29e:	643b      	str	r3, [r7, #64]	@ 0x40
 801a2a0:	687a      	ldr	r2, [r7, #4]
 801a2a2:	683b      	ldr	r3, [r7, #0]
 801a2a4:	781b      	ldrb	r3, [r3, #0]
 801a2a6:	009b      	lsls	r3, r3, #2
 801a2a8:	18d3      	adds	r3, r2, r3
 801a2aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801a2ac:	490f      	ldr	r1, [pc, #60]	@ (801a2ec <USB_DeactivateEndpoint+0x2c0>)
 801a2ae:	430a      	orrs	r2, r1
 801a2b0:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a2b2:	687a      	ldr	r2, [r7, #4]
 801a2b4:	683b      	ldr	r3, [r7, #0]
 801a2b6:	781b      	ldrb	r3, [r3, #0]
 801a2b8:	009b      	lsls	r3, r3, #2
 801a2ba:	18d3      	adds	r3, r2, r3
 801a2bc:	681b      	ldr	r3, [r3, #0]
 801a2be:	4a0d      	ldr	r2, [pc, #52]	@ (801a2f4 <USB_DeactivateEndpoint+0x2c8>)
 801a2c0:	4013      	ands	r3, r2
 801a2c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a2c4:	687a      	ldr	r2, [r7, #4]
 801a2c6:	683b      	ldr	r3, [r7, #0]
 801a2c8:	781b      	ldrb	r3, [r3, #0]
 801a2ca:	009b      	lsls	r3, r3, #2
 801a2cc:	18d3      	adds	r3, r2, r3
 801a2ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a2d0:	4906      	ldr	r1, [pc, #24]	@ (801a2ec <USB_DeactivateEndpoint+0x2c0>)
 801a2d2:	430a      	orrs	r2, r1
 801a2d4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801a2d6:	2300      	movs	r3, #0
}
 801a2d8:	0018      	movs	r0, r3
 801a2da:	46bd      	mov	sp, r7
 801a2dc:	b016      	add	sp, #88	@ 0x58
 801a2de:	bd80      	pop	{r7, pc}
 801a2e0:	07ff8f8f 	.word	0x07ff8f8f
 801a2e4:	000080c0 	.word	0x000080c0
 801a2e8:	07ff8fbf 	.word	0x07ff8fbf
 801a2ec:	00008080 	.word	0x00008080
 801a2f0:	0000c080 	.word	0x0000c080
 801a2f4:	07ffbf8f 	.word	0x07ffbf8f

0801a2f8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801a2f8:	b590      	push	{r4, r7, lr}
 801a2fa:	b093      	sub	sp, #76	@ 0x4c
 801a2fc:	af00      	add	r7, sp, #0
 801a2fe:	6078      	str	r0, [r7, #4]
 801a300:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 801a302:	683b      	ldr	r3, [r7, #0]
 801a304:	785b      	ldrb	r3, [r3, #1]
 801a306:	2b01      	cmp	r3, #1
 801a308:	d001      	beq.n	801a30e <USB_EPStartXfer+0x16>
 801a30a:	f000 fcc1 	bl	801ac90 <USB_EPStartXfer+0x998>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801a30e:	683b      	ldr	r3, [r7, #0]
 801a310:	699a      	ldr	r2, [r3, #24]
 801a312:	683b      	ldr	r3, [r7, #0]
 801a314:	691b      	ldr	r3, [r3, #16]
 801a316:	429a      	cmp	r2, r3
 801a318:	d903      	bls.n	801a322 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801a31a:	683b      	ldr	r3, [r7, #0]
 801a31c:	691b      	ldr	r3, [r3, #16]
 801a31e:	647b      	str	r3, [r7, #68]	@ 0x44
 801a320:	e002      	b.n	801a328 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 801a322:	683b      	ldr	r3, [r7, #0]
 801a324:	699b      	ldr	r3, [r3, #24]
 801a326:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801a328:	683b      	ldr	r3, [r7, #0]
 801a32a:	7b1b      	ldrb	r3, [r3, #12]
 801a32c:	2b00      	cmp	r3, #0
 801a32e:	d12b      	bne.n	801a388 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 801a330:	683b      	ldr	r3, [r7, #0]
 801a332:	6959      	ldr	r1, [r3, #20]
 801a334:	683b      	ldr	r3, [r7, #0]
 801a336:	88da      	ldrh	r2, [r3, #6]
 801a338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a33a:	b29b      	uxth	r3, r3
 801a33c:	6878      	ldr	r0, [r7, #4]
 801a33e:	f000 fee9 	bl	801b114 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801a342:	683b      	ldr	r3, [r7, #0]
 801a344:	781b      	ldrb	r3, [r3, #0]
 801a346:	00db      	lsls	r3, r3, #3
 801a348:	4ae3      	ldr	r2, [pc, #908]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a34a:	4694      	mov	ip, r2
 801a34c:	4463      	add	r3, ip
 801a34e:	681a      	ldr	r2, [r3, #0]
 801a350:	683b      	ldr	r3, [r7, #0]
 801a352:	781b      	ldrb	r3, [r3, #0]
 801a354:	00db      	lsls	r3, r3, #3
 801a356:	49e0      	ldr	r1, [pc, #896]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a358:	468c      	mov	ip, r1
 801a35a:	4463      	add	r3, ip
 801a35c:	0412      	lsls	r2, r2, #16
 801a35e:	0c12      	lsrs	r2, r2, #16
 801a360:	601a      	str	r2, [r3, #0]
 801a362:	683b      	ldr	r3, [r7, #0]
 801a364:	781b      	ldrb	r3, [r3, #0]
 801a366:	00db      	lsls	r3, r3, #3
 801a368:	4adb      	ldr	r2, [pc, #876]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a36a:	4694      	mov	ip, r2
 801a36c:	4463      	add	r3, ip
 801a36e:	6819      	ldr	r1, [r3, #0]
 801a370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a372:	041a      	lsls	r2, r3, #16
 801a374:	683b      	ldr	r3, [r7, #0]
 801a376:	781b      	ldrb	r3, [r3, #0]
 801a378:	00db      	lsls	r3, r3, #3
 801a37a:	48d7      	ldr	r0, [pc, #860]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a37c:	4684      	mov	ip, r0
 801a37e:	4463      	add	r3, ip
 801a380:	430a      	orrs	r2, r1
 801a382:	601a      	str	r2, [r3, #0]
 801a384:	f000 fc69 	bl	801ac5a <USB_EPStartXfer+0x962>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 801a388:	683b      	ldr	r3, [r7, #0]
 801a38a:	78db      	ldrb	r3, [r3, #3]
 801a38c:	2b02      	cmp	r3, #2
 801a38e:	d000      	beq.n	801a392 <USB_EPStartXfer+0x9a>
 801a390:	e315      	b.n	801a9be <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 801a392:	683b      	ldr	r3, [r7, #0]
 801a394:	6a1a      	ldr	r2, [r3, #32]
 801a396:	683b      	ldr	r3, [r7, #0]
 801a398:	691b      	ldr	r3, [r3, #16]
 801a39a:	429a      	cmp	r2, r3
 801a39c:	d800      	bhi.n	801a3a0 <USB_EPStartXfer+0xa8>
 801a39e:	e2c8      	b.n	801a932 <USB_EPStartXfer+0x63a>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801a3a0:	687a      	ldr	r2, [r7, #4]
 801a3a2:	683b      	ldr	r3, [r7, #0]
 801a3a4:	781b      	ldrb	r3, [r3, #0]
 801a3a6:	009b      	lsls	r3, r3, #2
 801a3a8:	18d3      	adds	r3, r2, r3
 801a3aa:	681b      	ldr	r3, [r3, #0]
 801a3ac:	4acb      	ldr	r2, [pc, #812]	@ (801a6dc <USB_EPStartXfer+0x3e4>)
 801a3ae:	4013      	ands	r3, r2
 801a3b0:	60fb      	str	r3, [r7, #12]
 801a3b2:	687a      	ldr	r2, [r7, #4]
 801a3b4:	683b      	ldr	r3, [r7, #0]
 801a3b6:	781b      	ldrb	r3, [r3, #0]
 801a3b8:	009b      	lsls	r3, r3, #2
 801a3ba:	18d3      	adds	r3, r2, r3
 801a3bc:	68fa      	ldr	r2, [r7, #12]
 801a3be:	49c8      	ldr	r1, [pc, #800]	@ (801a6e0 <USB_EPStartXfer+0x3e8>)
 801a3c0:	430a      	orrs	r2, r1
 801a3c2:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801a3c4:	683b      	ldr	r3, [r7, #0]
 801a3c6:	6a1a      	ldr	r2, [r3, #32]
 801a3c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a3ca:	1ad2      	subs	r2, r2, r3
 801a3cc:	683b      	ldr	r3, [r7, #0]
 801a3ce:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801a3d0:	687a      	ldr	r2, [r7, #4]
 801a3d2:	683b      	ldr	r3, [r7, #0]
 801a3d4:	781b      	ldrb	r3, [r3, #0]
 801a3d6:	009b      	lsls	r3, r3, #2
 801a3d8:	18d3      	adds	r3, r2, r3
 801a3da:	681b      	ldr	r3, [r3, #0]
 801a3dc:	2240      	movs	r2, #64	@ 0x40
 801a3de:	4013      	ands	r3, r2
 801a3e0:	d100      	bne.n	801a3e4 <USB_EPStartXfer+0xec>
 801a3e2:	e14f      	b.n	801a684 <USB_EPStartXfer+0x38c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801a3e4:	683b      	ldr	r3, [r7, #0]
 801a3e6:	785b      	ldrb	r3, [r3, #1]
 801a3e8:	2b00      	cmp	r3, #0
 801a3ea:	d162      	bne.n	801a4b2 <USB_EPStartXfer+0x1ba>
 801a3ec:	683b      	ldr	r3, [r7, #0]
 801a3ee:	781b      	ldrb	r3, [r3, #0]
 801a3f0:	00db      	lsls	r3, r3, #3
 801a3f2:	4ab9      	ldr	r2, [pc, #740]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a3f4:	4694      	mov	ip, r2
 801a3f6:	4463      	add	r3, ip
 801a3f8:	685a      	ldr	r2, [r3, #4]
 801a3fa:	683b      	ldr	r3, [r7, #0]
 801a3fc:	781b      	ldrb	r3, [r3, #0]
 801a3fe:	00db      	lsls	r3, r3, #3
 801a400:	49b5      	ldr	r1, [pc, #724]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a402:	468c      	mov	ip, r1
 801a404:	4463      	add	r3, ip
 801a406:	0192      	lsls	r2, r2, #6
 801a408:	0992      	lsrs	r2, r2, #6
 801a40a:	605a      	str	r2, [r3, #4]
 801a40c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a40e:	2b00      	cmp	r3, #0
 801a410:	d111      	bne.n	801a436 <USB_EPStartXfer+0x13e>
 801a412:	683b      	ldr	r3, [r7, #0]
 801a414:	781b      	ldrb	r3, [r3, #0]
 801a416:	00db      	lsls	r3, r3, #3
 801a418:	4aaf      	ldr	r2, [pc, #700]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a41a:	4694      	mov	ip, r2
 801a41c:	4463      	add	r3, ip
 801a41e:	685a      	ldr	r2, [r3, #4]
 801a420:	683b      	ldr	r3, [r7, #0]
 801a422:	781b      	ldrb	r3, [r3, #0]
 801a424:	00db      	lsls	r3, r3, #3
 801a426:	49ac      	ldr	r1, [pc, #688]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a428:	468c      	mov	ip, r1
 801a42a:	4463      	add	r3, ip
 801a42c:	2180      	movs	r1, #128	@ 0x80
 801a42e:	0609      	lsls	r1, r1, #24
 801a430:	430a      	orrs	r2, r1
 801a432:	605a      	str	r2, [r3, #4]
 801a434:	e062      	b.n	801a4fc <USB_EPStartXfer+0x204>
 801a436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a438:	2b3e      	cmp	r3, #62	@ 0x3e
 801a43a:	d81b      	bhi.n	801a474 <USB_EPStartXfer+0x17c>
 801a43c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a43e:	085b      	lsrs	r3, r3, #1
 801a440:	643b      	str	r3, [r7, #64]	@ 0x40
 801a442:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a444:	2201      	movs	r2, #1
 801a446:	4013      	ands	r3, r2
 801a448:	d002      	beq.n	801a450 <USB_EPStartXfer+0x158>
 801a44a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a44c:	3301      	adds	r3, #1
 801a44e:	643b      	str	r3, [r7, #64]	@ 0x40
 801a450:	683b      	ldr	r3, [r7, #0]
 801a452:	781b      	ldrb	r3, [r3, #0]
 801a454:	00db      	lsls	r3, r3, #3
 801a456:	4aa0      	ldr	r2, [pc, #640]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a458:	4694      	mov	ip, r2
 801a45a:	4463      	add	r3, ip
 801a45c:	6859      	ldr	r1, [r3, #4]
 801a45e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a460:	069a      	lsls	r2, r3, #26
 801a462:	683b      	ldr	r3, [r7, #0]
 801a464:	781b      	ldrb	r3, [r3, #0]
 801a466:	00db      	lsls	r3, r3, #3
 801a468:	489b      	ldr	r0, [pc, #620]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a46a:	4684      	mov	ip, r0
 801a46c:	4463      	add	r3, ip
 801a46e:	430a      	orrs	r2, r1
 801a470:	605a      	str	r2, [r3, #4]
 801a472:	e043      	b.n	801a4fc <USB_EPStartXfer+0x204>
 801a474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a476:	095b      	lsrs	r3, r3, #5
 801a478:	643b      	str	r3, [r7, #64]	@ 0x40
 801a47a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a47c:	221f      	movs	r2, #31
 801a47e:	4013      	ands	r3, r2
 801a480:	d102      	bne.n	801a488 <USB_EPStartXfer+0x190>
 801a482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a484:	3b01      	subs	r3, #1
 801a486:	643b      	str	r3, [r7, #64]	@ 0x40
 801a488:	683b      	ldr	r3, [r7, #0]
 801a48a:	781b      	ldrb	r3, [r3, #0]
 801a48c:	00db      	lsls	r3, r3, #3
 801a48e:	4a92      	ldr	r2, [pc, #584]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a490:	4694      	mov	ip, r2
 801a492:	4463      	add	r3, ip
 801a494:	685a      	ldr	r2, [r3, #4]
 801a496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a498:	069b      	lsls	r3, r3, #26
 801a49a:	431a      	orrs	r2, r3
 801a49c:	683b      	ldr	r3, [r7, #0]
 801a49e:	781b      	ldrb	r3, [r3, #0]
 801a4a0:	00db      	lsls	r3, r3, #3
 801a4a2:	498d      	ldr	r1, [pc, #564]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a4a4:	468c      	mov	ip, r1
 801a4a6:	4463      	add	r3, ip
 801a4a8:	2180      	movs	r1, #128	@ 0x80
 801a4aa:	0609      	lsls	r1, r1, #24
 801a4ac:	430a      	orrs	r2, r1
 801a4ae:	605a      	str	r2, [r3, #4]
 801a4b0:	e024      	b.n	801a4fc <USB_EPStartXfer+0x204>
 801a4b2:	683b      	ldr	r3, [r7, #0]
 801a4b4:	785b      	ldrb	r3, [r3, #1]
 801a4b6:	2b01      	cmp	r3, #1
 801a4b8:	d120      	bne.n	801a4fc <USB_EPStartXfer+0x204>
 801a4ba:	683b      	ldr	r3, [r7, #0]
 801a4bc:	781b      	ldrb	r3, [r3, #0]
 801a4be:	00db      	lsls	r3, r3, #3
 801a4c0:	4a85      	ldr	r2, [pc, #532]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a4c2:	4694      	mov	ip, r2
 801a4c4:	4463      	add	r3, ip
 801a4c6:	685a      	ldr	r2, [r3, #4]
 801a4c8:	683b      	ldr	r3, [r7, #0]
 801a4ca:	781b      	ldrb	r3, [r3, #0]
 801a4cc:	00db      	lsls	r3, r3, #3
 801a4ce:	4982      	ldr	r1, [pc, #520]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a4d0:	468c      	mov	ip, r1
 801a4d2:	4463      	add	r3, ip
 801a4d4:	0412      	lsls	r2, r2, #16
 801a4d6:	0c12      	lsrs	r2, r2, #16
 801a4d8:	605a      	str	r2, [r3, #4]
 801a4da:	683b      	ldr	r3, [r7, #0]
 801a4dc:	781b      	ldrb	r3, [r3, #0]
 801a4de:	00db      	lsls	r3, r3, #3
 801a4e0:	4a7d      	ldr	r2, [pc, #500]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a4e2:	4694      	mov	ip, r2
 801a4e4:	4463      	add	r3, ip
 801a4e6:	6859      	ldr	r1, [r3, #4]
 801a4e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a4ea:	041a      	lsls	r2, r3, #16
 801a4ec:	683b      	ldr	r3, [r7, #0]
 801a4ee:	781b      	ldrb	r3, [r3, #0]
 801a4f0:	00db      	lsls	r3, r3, #3
 801a4f2:	4879      	ldr	r0, [pc, #484]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a4f4:	4684      	mov	ip, r0
 801a4f6:	4463      	add	r3, ip
 801a4f8:	430a      	orrs	r2, r1
 801a4fa:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801a4fc:	2016      	movs	r0, #22
 801a4fe:	183b      	adds	r3, r7, r0
 801a500:	683a      	ldr	r2, [r7, #0]
 801a502:	8952      	ldrh	r2, [r2, #10]
 801a504:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a506:	683b      	ldr	r3, [r7, #0]
 801a508:	6959      	ldr	r1, [r3, #20]
 801a50a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a50c:	b29c      	uxth	r4, r3
 801a50e:	183b      	adds	r3, r7, r0
 801a510:	881a      	ldrh	r2, [r3, #0]
 801a512:	6878      	ldr	r0, [r7, #4]
 801a514:	0023      	movs	r3, r4
 801a516:	f000 fdfd 	bl	801b114 <USB_WritePMA>
            ep->xfer_buff += len;
 801a51a:	683b      	ldr	r3, [r7, #0]
 801a51c:	695a      	ldr	r2, [r3, #20]
 801a51e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a520:	18d2      	adds	r2, r2, r3
 801a522:	683b      	ldr	r3, [r7, #0]
 801a524:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801a526:	683b      	ldr	r3, [r7, #0]
 801a528:	6a1a      	ldr	r2, [r3, #32]
 801a52a:	683b      	ldr	r3, [r7, #0]
 801a52c:	691b      	ldr	r3, [r3, #16]
 801a52e:	429a      	cmp	r2, r3
 801a530:	d906      	bls.n	801a540 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 801a532:	683b      	ldr	r3, [r7, #0]
 801a534:	6a1a      	ldr	r2, [r3, #32]
 801a536:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a538:	1ad2      	subs	r2, r2, r3
 801a53a:	683b      	ldr	r3, [r7, #0]
 801a53c:	621a      	str	r2, [r3, #32]
 801a53e:	e005      	b.n	801a54c <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 801a540:	683b      	ldr	r3, [r7, #0]
 801a542:	6a1b      	ldr	r3, [r3, #32]
 801a544:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801a546:	683b      	ldr	r3, [r7, #0]
 801a548:	2200      	movs	r2, #0
 801a54a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801a54c:	683b      	ldr	r3, [r7, #0]
 801a54e:	785b      	ldrb	r3, [r3, #1]
 801a550:	2b00      	cmp	r3, #0
 801a552:	d162      	bne.n	801a61a <USB_EPStartXfer+0x322>
 801a554:	683b      	ldr	r3, [r7, #0]
 801a556:	781b      	ldrb	r3, [r3, #0]
 801a558:	00db      	lsls	r3, r3, #3
 801a55a:	4a5f      	ldr	r2, [pc, #380]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a55c:	4694      	mov	ip, r2
 801a55e:	4463      	add	r3, ip
 801a560:	681a      	ldr	r2, [r3, #0]
 801a562:	683b      	ldr	r3, [r7, #0]
 801a564:	781b      	ldrb	r3, [r3, #0]
 801a566:	00db      	lsls	r3, r3, #3
 801a568:	495b      	ldr	r1, [pc, #364]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a56a:	468c      	mov	ip, r1
 801a56c:	4463      	add	r3, ip
 801a56e:	0192      	lsls	r2, r2, #6
 801a570:	0992      	lsrs	r2, r2, #6
 801a572:	601a      	str	r2, [r3, #0]
 801a574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a576:	2b00      	cmp	r3, #0
 801a578:	d111      	bne.n	801a59e <USB_EPStartXfer+0x2a6>
 801a57a:	683b      	ldr	r3, [r7, #0]
 801a57c:	781b      	ldrb	r3, [r3, #0]
 801a57e:	00db      	lsls	r3, r3, #3
 801a580:	4a55      	ldr	r2, [pc, #340]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a582:	4694      	mov	ip, r2
 801a584:	4463      	add	r3, ip
 801a586:	681a      	ldr	r2, [r3, #0]
 801a588:	683b      	ldr	r3, [r7, #0]
 801a58a:	781b      	ldrb	r3, [r3, #0]
 801a58c:	00db      	lsls	r3, r3, #3
 801a58e:	4952      	ldr	r1, [pc, #328]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a590:	468c      	mov	ip, r1
 801a592:	4463      	add	r3, ip
 801a594:	2180      	movs	r1, #128	@ 0x80
 801a596:	0609      	lsls	r1, r1, #24
 801a598:	430a      	orrs	r2, r1
 801a59a:	601a      	str	r2, [r3, #0]
 801a59c:	e062      	b.n	801a664 <USB_EPStartXfer+0x36c>
 801a59e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a5a0:	2b3e      	cmp	r3, #62	@ 0x3e
 801a5a2:	d81b      	bhi.n	801a5dc <USB_EPStartXfer+0x2e4>
 801a5a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a5a6:	085b      	lsrs	r3, r3, #1
 801a5a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a5aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a5ac:	2201      	movs	r2, #1
 801a5ae:	4013      	ands	r3, r2
 801a5b0:	d002      	beq.n	801a5b8 <USB_EPStartXfer+0x2c0>
 801a5b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5b4:	3301      	adds	r3, #1
 801a5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a5b8:	683b      	ldr	r3, [r7, #0]
 801a5ba:	781b      	ldrb	r3, [r3, #0]
 801a5bc:	00db      	lsls	r3, r3, #3
 801a5be:	4a46      	ldr	r2, [pc, #280]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a5c0:	4694      	mov	ip, r2
 801a5c2:	4463      	add	r3, ip
 801a5c4:	6819      	ldr	r1, [r3, #0]
 801a5c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5c8:	069a      	lsls	r2, r3, #26
 801a5ca:	683b      	ldr	r3, [r7, #0]
 801a5cc:	781b      	ldrb	r3, [r3, #0]
 801a5ce:	00db      	lsls	r3, r3, #3
 801a5d0:	4841      	ldr	r0, [pc, #260]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a5d2:	4684      	mov	ip, r0
 801a5d4:	4463      	add	r3, ip
 801a5d6:	430a      	orrs	r2, r1
 801a5d8:	601a      	str	r2, [r3, #0]
 801a5da:	e043      	b.n	801a664 <USB_EPStartXfer+0x36c>
 801a5dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a5de:	095b      	lsrs	r3, r3, #5
 801a5e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a5e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a5e4:	221f      	movs	r2, #31
 801a5e6:	4013      	ands	r3, r2
 801a5e8:	d102      	bne.n	801a5f0 <USB_EPStartXfer+0x2f8>
 801a5ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5ec:	3b01      	subs	r3, #1
 801a5ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a5f0:	683b      	ldr	r3, [r7, #0]
 801a5f2:	781b      	ldrb	r3, [r3, #0]
 801a5f4:	00db      	lsls	r3, r3, #3
 801a5f6:	4a38      	ldr	r2, [pc, #224]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a5f8:	4694      	mov	ip, r2
 801a5fa:	4463      	add	r3, ip
 801a5fc:	681a      	ldr	r2, [r3, #0]
 801a5fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a600:	069b      	lsls	r3, r3, #26
 801a602:	431a      	orrs	r2, r3
 801a604:	683b      	ldr	r3, [r7, #0]
 801a606:	781b      	ldrb	r3, [r3, #0]
 801a608:	00db      	lsls	r3, r3, #3
 801a60a:	4933      	ldr	r1, [pc, #204]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a60c:	468c      	mov	ip, r1
 801a60e:	4463      	add	r3, ip
 801a610:	2180      	movs	r1, #128	@ 0x80
 801a612:	0609      	lsls	r1, r1, #24
 801a614:	430a      	orrs	r2, r1
 801a616:	601a      	str	r2, [r3, #0]
 801a618:	e024      	b.n	801a664 <USB_EPStartXfer+0x36c>
 801a61a:	683b      	ldr	r3, [r7, #0]
 801a61c:	785b      	ldrb	r3, [r3, #1]
 801a61e:	2b01      	cmp	r3, #1
 801a620:	d120      	bne.n	801a664 <USB_EPStartXfer+0x36c>
 801a622:	683b      	ldr	r3, [r7, #0]
 801a624:	781b      	ldrb	r3, [r3, #0]
 801a626:	00db      	lsls	r3, r3, #3
 801a628:	4a2b      	ldr	r2, [pc, #172]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a62a:	4694      	mov	ip, r2
 801a62c:	4463      	add	r3, ip
 801a62e:	681a      	ldr	r2, [r3, #0]
 801a630:	683b      	ldr	r3, [r7, #0]
 801a632:	781b      	ldrb	r3, [r3, #0]
 801a634:	00db      	lsls	r3, r3, #3
 801a636:	4928      	ldr	r1, [pc, #160]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a638:	468c      	mov	ip, r1
 801a63a:	4463      	add	r3, ip
 801a63c:	0412      	lsls	r2, r2, #16
 801a63e:	0c12      	lsrs	r2, r2, #16
 801a640:	601a      	str	r2, [r3, #0]
 801a642:	683b      	ldr	r3, [r7, #0]
 801a644:	781b      	ldrb	r3, [r3, #0]
 801a646:	00db      	lsls	r3, r3, #3
 801a648:	4a23      	ldr	r2, [pc, #140]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a64a:	4694      	mov	ip, r2
 801a64c:	4463      	add	r3, ip
 801a64e:	6819      	ldr	r1, [r3, #0]
 801a650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a652:	041a      	lsls	r2, r3, #16
 801a654:	683b      	ldr	r3, [r7, #0]
 801a656:	781b      	ldrb	r3, [r3, #0]
 801a658:	00db      	lsls	r3, r3, #3
 801a65a:	481f      	ldr	r0, [pc, #124]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a65c:	4684      	mov	ip, r0
 801a65e:	4463      	add	r3, ip
 801a660:	430a      	orrs	r2, r1
 801a662:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801a664:	2016      	movs	r0, #22
 801a666:	183b      	adds	r3, r7, r0
 801a668:	683a      	ldr	r2, [r7, #0]
 801a66a:	8912      	ldrh	r2, [r2, #8]
 801a66c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a66e:	683b      	ldr	r3, [r7, #0]
 801a670:	6959      	ldr	r1, [r3, #20]
 801a672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a674:	b29c      	uxth	r4, r3
 801a676:	183b      	adds	r3, r7, r0
 801a678:	881a      	ldrh	r2, [r3, #0]
 801a67a:	6878      	ldr	r0, [r7, #4]
 801a67c:	0023      	movs	r3, r4
 801a67e:	f000 fd49 	bl	801b114 <USB_WritePMA>
 801a682:	e2ea      	b.n	801ac5a <USB_EPStartXfer+0x962>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801a684:	683b      	ldr	r3, [r7, #0]
 801a686:	785b      	ldrb	r3, [r3, #1]
 801a688:	2b00      	cmp	r3, #0
 801a68a:	d169      	bne.n	801a760 <USB_EPStartXfer+0x468>
 801a68c:	683b      	ldr	r3, [r7, #0]
 801a68e:	781b      	ldrb	r3, [r3, #0]
 801a690:	00db      	lsls	r3, r3, #3
 801a692:	4a11      	ldr	r2, [pc, #68]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a694:	4694      	mov	ip, r2
 801a696:	4463      	add	r3, ip
 801a698:	681a      	ldr	r2, [r3, #0]
 801a69a:	683b      	ldr	r3, [r7, #0]
 801a69c:	781b      	ldrb	r3, [r3, #0]
 801a69e:	00db      	lsls	r3, r3, #3
 801a6a0:	490d      	ldr	r1, [pc, #52]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a6a2:	468c      	mov	ip, r1
 801a6a4:	4463      	add	r3, ip
 801a6a6:	0192      	lsls	r2, r2, #6
 801a6a8:	0992      	lsrs	r2, r2, #6
 801a6aa:	601a      	str	r2, [r3, #0]
 801a6ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a6ae:	2b00      	cmp	r3, #0
 801a6b0:	d118      	bne.n	801a6e4 <USB_EPStartXfer+0x3ec>
 801a6b2:	683b      	ldr	r3, [r7, #0]
 801a6b4:	781b      	ldrb	r3, [r3, #0]
 801a6b6:	00db      	lsls	r3, r3, #3
 801a6b8:	4a07      	ldr	r2, [pc, #28]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a6ba:	4694      	mov	ip, r2
 801a6bc:	4463      	add	r3, ip
 801a6be:	681a      	ldr	r2, [r3, #0]
 801a6c0:	683b      	ldr	r3, [r7, #0]
 801a6c2:	781b      	ldrb	r3, [r3, #0]
 801a6c4:	00db      	lsls	r3, r3, #3
 801a6c6:	4904      	ldr	r1, [pc, #16]	@ (801a6d8 <USB_EPStartXfer+0x3e0>)
 801a6c8:	468c      	mov	ip, r1
 801a6ca:	4463      	add	r3, ip
 801a6cc:	2180      	movs	r1, #128	@ 0x80
 801a6ce:	0609      	lsls	r1, r1, #24
 801a6d0:	430a      	orrs	r2, r1
 801a6d2:	601a      	str	r2, [r3, #0]
 801a6d4:	e069      	b.n	801a7aa <USB_EPStartXfer+0x4b2>
 801a6d6:	46c0      	nop			@ (mov r8, r8)
 801a6d8:	40009800 	.word	0x40009800
 801a6dc:	07ff8f8f 	.word	0x07ff8f8f
 801a6e0:	00008180 	.word	0x00008180
 801a6e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a6e6:	2b3e      	cmp	r3, #62	@ 0x3e
 801a6e8:	d81b      	bhi.n	801a722 <USB_EPStartXfer+0x42a>
 801a6ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a6ec:	085b      	lsrs	r3, r3, #1
 801a6ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a6f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a6f2:	2201      	movs	r2, #1
 801a6f4:	4013      	ands	r3, r2
 801a6f6:	d002      	beq.n	801a6fe <USB_EPStartXfer+0x406>
 801a6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a6fa:	3301      	adds	r3, #1
 801a6fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a6fe:	683b      	ldr	r3, [r7, #0]
 801a700:	781b      	ldrb	r3, [r3, #0]
 801a702:	00db      	lsls	r3, r3, #3
 801a704:	4ada      	ldr	r2, [pc, #872]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a706:	4694      	mov	ip, r2
 801a708:	4463      	add	r3, ip
 801a70a:	6819      	ldr	r1, [r3, #0]
 801a70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a70e:	069a      	lsls	r2, r3, #26
 801a710:	683b      	ldr	r3, [r7, #0]
 801a712:	781b      	ldrb	r3, [r3, #0]
 801a714:	00db      	lsls	r3, r3, #3
 801a716:	48d6      	ldr	r0, [pc, #856]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a718:	4684      	mov	ip, r0
 801a71a:	4463      	add	r3, ip
 801a71c:	430a      	orrs	r2, r1
 801a71e:	601a      	str	r2, [r3, #0]
 801a720:	e043      	b.n	801a7aa <USB_EPStartXfer+0x4b2>
 801a722:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a724:	095b      	lsrs	r3, r3, #5
 801a726:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a72a:	221f      	movs	r2, #31
 801a72c:	4013      	ands	r3, r2
 801a72e:	d102      	bne.n	801a736 <USB_EPStartXfer+0x43e>
 801a730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a732:	3b01      	subs	r3, #1
 801a734:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a736:	683b      	ldr	r3, [r7, #0]
 801a738:	781b      	ldrb	r3, [r3, #0]
 801a73a:	00db      	lsls	r3, r3, #3
 801a73c:	4acc      	ldr	r2, [pc, #816]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a73e:	4694      	mov	ip, r2
 801a740:	4463      	add	r3, ip
 801a742:	681a      	ldr	r2, [r3, #0]
 801a744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a746:	069b      	lsls	r3, r3, #26
 801a748:	431a      	orrs	r2, r3
 801a74a:	683b      	ldr	r3, [r7, #0]
 801a74c:	781b      	ldrb	r3, [r3, #0]
 801a74e:	00db      	lsls	r3, r3, #3
 801a750:	49c7      	ldr	r1, [pc, #796]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a752:	468c      	mov	ip, r1
 801a754:	4463      	add	r3, ip
 801a756:	2180      	movs	r1, #128	@ 0x80
 801a758:	0609      	lsls	r1, r1, #24
 801a75a:	430a      	orrs	r2, r1
 801a75c:	601a      	str	r2, [r3, #0]
 801a75e:	e024      	b.n	801a7aa <USB_EPStartXfer+0x4b2>
 801a760:	683b      	ldr	r3, [r7, #0]
 801a762:	785b      	ldrb	r3, [r3, #1]
 801a764:	2b01      	cmp	r3, #1
 801a766:	d120      	bne.n	801a7aa <USB_EPStartXfer+0x4b2>
 801a768:	683b      	ldr	r3, [r7, #0]
 801a76a:	781b      	ldrb	r3, [r3, #0]
 801a76c:	00db      	lsls	r3, r3, #3
 801a76e:	4ac0      	ldr	r2, [pc, #768]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a770:	4694      	mov	ip, r2
 801a772:	4463      	add	r3, ip
 801a774:	681a      	ldr	r2, [r3, #0]
 801a776:	683b      	ldr	r3, [r7, #0]
 801a778:	781b      	ldrb	r3, [r3, #0]
 801a77a:	00db      	lsls	r3, r3, #3
 801a77c:	49bc      	ldr	r1, [pc, #752]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a77e:	468c      	mov	ip, r1
 801a780:	4463      	add	r3, ip
 801a782:	0412      	lsls	r2, r2, #16
 801a784:	0c12      	lsrs	r2, r2, #16
 801a786:	601a      	str	r2, [r3, #0]
 801a788:	683b      	ldr	r3, [r7, #0]
 801a78a:	781b      	ldrb	r3, [r3, #0]
 801a78c:	00db      	lsls	r3, r3, #3
 801a78e:	4ab8      	ldr	r2, [pc, #736]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a790:	4694      	mov	ip, r2
 801a792:	4463      	add	r3, ip
 801a794:	6819      	ldr	r1, [r3, #0]
 801a796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a798:	041a      	lsls	r2, r3, #16
 801a79a:	683b      	ldr	r3, [r7, #0]
 801a79c:	781b      	ldrb	r3, [r3, #0]
 801a79e:	00db      	lsls	r3, r3, #3
 801a7a0:	48b3      	ldr	r0, [pc, #716]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a7a2:	4684      	mov	ip, r0
 801a7a4:	4463      	add	r3, ip
 801a7a6:	430a      	orrs	r2, r1
 801a7a8:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801a7aa:	2016      	movs	r0, #22
 801a7ac:	183b      	adds	r3, r7, r0
 801a7ae:	683a      	ldr	r2, [r7, #0]
 801a7b0:	8912      	ldrh	r2, [r2, #8]
 801a7b2:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a7b4:	683b      	ldr	r3, [r7, #0]
 801a7b6:	6959      	ldr	r1, [r3, #20]
 801a7b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a7ba:	b29c      	uxth	r4, r3
 801a7bc:	183b      	adds	r3, r7, r0
 801a7be:	881a      	ldrh	r2, [r3, #0]
 801a7c0:	6878      	ldr	r0, [r7, #4]
 801a7c2:	0023      	movs	r3, r4
 801a7c4:	f000 fca6 	bl	801b114 <USB_WritePMA>
            ep->xfer_buff += len;
 801a7c8:	683b      	ldr	r3, [r7, #0]
 801a7ca:	695a      	ldr	r2, [r3, #20]
 801a7cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a7ce:	18d2      	adds	r2, r2, r3
 801a7d0:	683b      	ldr	r3, [r7, #0]
 801a7d2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801a7d4:	683b      	ldr	r3, [r7, #0]
 801a7d6:	6a1a      	ldr	r2, [r3, #32]
 801a7d8:	683b      	ldr	r3, [r7, #0]
 801a7da:	691b      	ldr	r3, [r3, #16]
 801a7dc:	429a      	cmp	r2, r3
 801a7de:	d906      	bls.n	801a7ee <USB_EPStartXfer+0x4f6>
            {
              ep->xfer_len_db -= len;
 801a7e0:	683b      	ldr	r3, [r7, #0]
 801a7e2:	6a1a      	ldr	r2, [r3, #32]
 801a7e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a7e6:	1ad2      	subs	r2, r2, r3
 801a7e8:	683b      	ldr	r3, [r7, #0]
 801a7ea:	621a      	str	r2, [r3, #32]
 801a7ec:	e005      	b.n	801a7fa <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801a7ee:	683b      	ldr	r3, [r7, #0]
 801a7f0:	6a1b      	ldr	r3, [r3, #32]
 801a7f2:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801a7f4:	683b      	ldr	r3, [r7, #0]
 801a7f6:	2200      	movs	r2, #0
 801a7f8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801a7fa:	683b      	ldr	r3, [r7, #0]
 801a7fc:	785b      	ldrb	r3, [r3, #1]
 801a7fe:	2b00      	cmp	r3, #0
 801a800:	d162      	bne.n	801a8c8 <USB_EPStartXfer+0x5d0>
 801a802:	683b      	ldr	r3, [r7, #0]
 801a804:	781b      	ldrb	r3, [r3, #0]
 801a806:	00db      	lsls	r3, r3, #3
 801a808:	4a99      	ldr	r2, [pc, #612]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a80a:	4694      	mov	ip, r2
 801a80c:	4463      	add	r3, ip
 801a80e:	685a      	ldr	r2, [r3, #4]
 801a810:	683b      	ldr	r3, [r7, #0]
 801a812:	781b      	ldrb	r3, [r3, #0]
 801a814:	00db      	lsls	r3, r3, #3
 801a816:	4996      	ldr	r1, [pc, #600]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a818:	468c      	mov	ip, r1
 801a81a:	4463      	add	r3, ip
 801a81c:	0192      	lsls	r2, r2, #6
 801a81e:	0992      	lsrs	r2, r2, #6
 801a820:	605a      	str	r2, [r3, #4]
 801a822:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a824:	2b00      	cmp	r3, #0
 801a826:	d111      	bne.n	801a84c <USB_EPStartXfer+0x554>
 801a828:	683b      	ldr	r3, [r7, #0]
 801a82a:	781b      	ldrb	r3, [r3, #0]
 801a82c:	00db      	lsls	r3, r3, #3
 801a82e:	4a90      	ldr	r2, [pc, #576]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a830:	4694      	mov	ip, r2
 801a832:	4463      	add	r3, ip
 801a834:	685a      	ldr	r2, [r3, #4]
 801a836:	683b      	ldr	r3, [r7, #0]
 801a838:	781b      	ldrb	r3, [r3, #0]
 801a83a:	00db      	lsls	r3, r3, #3
 801a83c:	498c      	ldr	r1, [pc, #560]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a83e:	468c      	mov	ip, r1
 801a840:	4463      	add	r3, ip
 801a842:	2180      	movs	r1, #128	@ 0x80
 801a844:	0609      	lsls	r1, r1, #24
 801a846:	430a      	orrs	r2, r1
 801a848:	605a      	str	r2, [r3, #4]
 801a84a:	e062      	b.n	801a912 <USB_EPStartXfer+0x61a>
 801a84c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a84e:	2b3e      	cmp	r3, #62	@ 0x3e
 801a850:	d81b      	bhi.n	801a88a <USB_EPStartXfer+0x592>
 801a852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a854:	085b      	lsrs	r3, r3, #1
 801a856:	637b      	str	r3, [r7, #52]	@ 0x34
 801a858:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a85a:	2201      	movs	r2, #1
 801a85c:	4013      	ands	r3, r2
 801a85e:	d002      	beq.n	801a866 <USB_EPStartXfer+0x56e>
 801a860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a862:	3301      	adds	r3, #1
 801a864:	637b      	str	r3, [r7, #52]	@ 0x34
 801a866:	683b      	ldr	r3, [r7, #0]
 801a868:	781b      	ldrb	r3, [r3, #0]
 801a86a:	00db      	lsls	r3, r3, #3
 801a86c:	4a80      	ldr	r2, [pc, #512]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a86e:	4694      	mov	ip, r2
 801a870:	4463      	add	r3, ip
 801a872:	6859      	ldr	r1, [r3, #4]
 801a874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a876:	069a      	lsls	r2, r3, #26
 801a878:	683b      	ldr	r3, [r7, #0]
 801a87a:	781b      	ldrb	r3, [r3, #0]
 801a87c:	00db      	lsls	r3, r3, #3
 801a87e:	487c      	ldr	r0, [pc, #496]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a880:	4684      	mov	ip, r0
 801a882:	4463      	add	r3, ip
 801a884:	430a      	orrs	r2, r1
 801a886:	605a      	str	r2, [r3, #4]
 801a888:	e043      	b.n	801a912 <USB_EPStartXfer+0x61a>
 801a88a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a88c:	095b      	lsrs	r3, r3, #5
 801a88e:	637b      	str	r3, [r7, #52]	@ 0x34
 801a890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a892:	221f      	movs	r2, #31
 801a894:	4013      	ands	r3, r2
 801a896:	d102      	bne.n	801a89e <USB_EPStartXfer+0x5a6>
 801a898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a89a:	3b01      	subs	r3, #1
 801a89c:	637b      	str	r3, [r7, #52]	@ 0x34
 801a89e:	683b      	ldr	r3, [r7, #0]
 801a8a0:	781b      	ldrb	r3, [r3, #0]
 801a8a2:	00db      	lsls	r3, r3, #3
 801a8a4:	4a72      	ldr	r2, [pc, #456]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a8a6:	4694      	mov	ip, r2
 801a8a8:	4463      	add	r3, ip
 801a8aa:	685a      	ldr	r2, [r3, #4]
 801a8ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a8ae:	069b      	lsls	r3, r3, #26
 801a8b0:	431a      	orrs	r2, r3
 801a8b2:	683b      	ldr	r3, [r7, #0]
 801a8b4:	781b      	ldrb	r3, [r3, #0]
 801a8b6:	00db      	lsls	r3, r3, #3
 801a8b8:	496d      	ldr	r1, [pc, #436]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a8ba:	468c      	mov	ip, r1
 801a8bc:	4463      	add	r3, ip
 801a8be:	2180      	movs	r1, #128	@ 0x80
 801a8c0:	0609      	lsls	r1, r1, #24
 801a8c2:	430a      	orrs	r2, r1
 801a8c4:	605a      	str	r2, [r3, #4]
 801a8c6:	e024      	b.n	801a912 <USB_EPStartXfer+0x61a>
 801a8c8:	683b      	ldr	r3, [r7, #0]
 801a8ca:	785b      	ldrb	r3, [r3, #1]
 801a8cc:	2b01      	cmp	r3, #1
 801a8ce:	d120      	bne.n	801a912 <USB_EPStartXfer+0x61a>
 801a8d0:	683b      	ldr	r3, [r7, #0]
 801a8d2:	781b      	ldrb	r3, [r3, #0]
 801a8d4:	00db      	lsls	r3, r3, #3
 801a8d6:	4a66      	ldr	r2, [pc, #408]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a8d8:	4694      	mov	ip, r2
 801a8da:	4463      	add	r3, ip
 801a8dc:	685a      	ldr	r2, [r3, #4]
 801a8de:	683b      	ldr	r3, [r7, #0]
 801a8e0:	781b      	ldrb	r3, [r3, #0]
 801a8e2:	00db      	lsls	r3, r3, #3
 801a8e4:	4962      	ldr	r1, [pc, #392]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a8e6:	468c      	mov	ip, r1
 801a8e8:	4463      	add	r3, ip
 801a8ea:	0412      	lsls	r2, r2, #16
 801a8ec:	0c12      	lsrs	r2, r2, #16
 801a8ee:	605a      	str	r2, [r3, #4]
 801a8f0:	683b      	ldr	r3, [r7, #0]
 801a8f2:	781b      	ldrb	r3, [r3, #0]
 801a8f4:	00db      	lsls	r3, r3, #3
 801a8f6:	4a5e      	ldr	r2, [pc, #376]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a8f8:	4694      	mov	ip, r2
 801a8fa:	4463      	add	r3, ip
 801a8fc:	6859      	ldr	r1, [r3, #4]
 801a8fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a900:	041a      	lsls	r2, r3, #16
 801a902:	683b      	ldr	r3, [r7, #0]
 801a904:	781b      	ldrb	r3, [r3, #0]
 801a906:	00db      	lsls	r3, r3, #3
 801a908:	4859      	ldr	r0, [pc, #356]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a90a:	4684      	mov	ip, r0
 801a90c:	4463      	add	r3, ip
 801a90e:	430a      	orrs	r2, r1
 801a910:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801a912:	2016      	movs	r0, #22
 801a914:	183b      	adds	r3, r7, r0
 801a916:	683a      	ldr	r2, [r7, #0]
 801a918:	8952      	ldrh	r2, [r2, #10]
 801a91a:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a91c:	683b      	ldr	r3, [r7, #0]
 801a91e:	6959      	ldr	r1, [r3, #20]
 801a920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a922:	b29c      	uxth	r4, r3
 801a924:	183b      	adds	r3, r7, r0
 801a926:	881a      	ldrh	r2, [r3, #0]
 801a928:	6878      	ldr	r0, [r7, #4]
 801a92a:	0023      	movs	r3, r4
 801a92c:	f000 fbf2 	bl	801b114 <USB_WritePMA>
 801a930:	e193      	b.n	801ac5a <USB_EPStartXfer+0x962>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801a932:	683b      	ldr	r3, [r7, #0]
 801a934:	6a1b      	ldr	r3, [r3, #32]
 801a936:	647b      	str	r3, [r7, #68]	@ 0x44

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 801a938:	687a      	ldr	r2, [r7, #4]
 801a93a:	683b      	ldr	r3, [r7, #0]
 801a93c:	781b      	ldrb	r3, [r3, #0]
 801a93e:	009b      	lsls	r3, r3, #2
 801a940:	18d3      	adds	r3, r2, r3
 801a942:	681b      	ldr	r3, [r3, #0]
 801a944:	4a4b      	ldr	r2, [pc, #300]	@ (801aa74 <USB_EPStartXfer+0x77c>)
 801a946:	4013      	ands	r3, r2
 801a948:	613b      	str	r3, [r7, #16]
 801a94a:	687a      	ldr	r2, [r7, #4]
 801a94c:	683b      	ldr	r3, [r7, #0]
 801a94e:	781b      	ldrb	r3, [r3, #0]
 801a950:	009b      	lsls	r3, r3, #2
 801a952:	18d3      	adds	r3, r2, r3
 801a954:	693a      	ldr	r2, [r7, #16]
 801a956:	4948      	ldr	r1, [pc, #288]	@ (801aa78 <USB_EPStartXfer+0x780>)
 801a958:	430a      	orrs	r2, r1
 801a95a:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801a95c:	683b      	ldr	r3, [r7, #0]
 801a95e:	781b      	ldrb	r3, [r3, #0]
 801a960:	00db      	lsls	r3, r3, #3
 801a962:	4a43      	ldr	r2, [pc, #268]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a964:	4694      	mov	ip, r2
 801a966:	4463      	add	r3, ip
 801a968:	681a      	ldr	r2, [r3, #0]
 801a96a:	683b      	ldr	r3, [r7, #0]
 801a96c:	781b      	ldrb	r3, [r3, #0]
 801a96e:	00db      	lsls	r3, r3, #3
 801a970:	493f      	ldr	r1, [pc, #252]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a972:	468c      	mov	ip, r1
 801a974:	4463      	add	r3, ip
 801a976:	0412      	lsls	r2, r2, #16
 801a978:	0c12      	lsrs	r2, r2, #16
 801a97a:	601a      	str	r2, [r3, #0]
 801a97c:	683b      	ldr	r3, [r7, #0]
 801a97e:	781b      	ldrb	r3, [r3, #0]
 801a980:	00db      	lsls	r3, r3, #3
 801a982:	4a3b      	ldr	r2, [pc, #236]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a984:	4694      	mov	ip, r2
 801a986:	4463      	add	r3, ip
 801a988:	6819      	ldr	r1, [r3, #0]
 801a98a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a98c:	041a      	lsls	r2, r3, #16
 801a98e:	683b      	ldr	r3, [r7, #0]
 801a990:	781b      	ldrb	r3, [r3, #0]
 801a992:	00db      	lsls	r3, r3, #3
 801a994:	4836      	ldr	r0, [pc, #216]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a996:	4684      	mov	ip, r0
 801a998:	4463      	add	r3, ip
 801a99a:	430a      	orrs	r2, r1
 801a99c:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801a99e:	2016      	movs	r0, #22
 801a9a0:	183b      	adds	r3, r7, r0
 801a9a2:	683a      	ldr	r2, [r7, #0]
 801a9a4:	8912      	ldrh	r2, [r2, #8]
 801a9a6:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a9a8:	683b      	ldr	r3, [r7, #0]
 801a9aa:	6959      	ldr	r1, [r3, #20]
 801a9ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a9ae:	b29c      	uxth	r4, r3
 801a9b0:	183b      	adds	r3, r7, r0
 801a9b2:	881a      	ldrh	r2, [r3, #0]
 801a9b4:	6878      	ldr	r0, [r7, #4]
 801a9b6:	0023      	movs	r3, r4
 801a9b8:	f000 fbac 	bl	801b114 <USB_WritePMA>
 801a9bc:	e14d      	b.n	801ac5a <USB_EPStartXfer+0x962>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801a9be:	683b      	ldr	r3, [r7, #0]
 801a9c0:	6a1a      	ldr	r2, [r3, #32]
 801a9c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a9c4:	1ad2      	subs	r2, r2, r3
 801a9c6:	683b      	ldr	r3, [r7, #0]
 801a9c8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801a9ca:	687a      	ldr	r2, [r7, #4]
 801a9cc:	683b      	ldr	r3, [r7, #0]
 801a9ce:	781b      	ldrb	r3, [r3, #0]
 801a9d0:	009b      	lsls	r3, r3, #2
 801a9d2:	18d3      	adds	r3, r2, r3
 801a9d4:	681b      	ldr	r3, [r3, #0]
 801a9d6:	2240      	movs	r2, #64	@ 0x40
 801a9d8:	4013      	ands	r3, r2
 801a9da:	d100      	bne.n	801a9de <USB_EPStartXfer+0x6e6>
 801a9dc:	e0a2      	b.n	801ab24 <USB_EPStartXfer+0x82c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801a9de:	683b      	ldr	r3, [r7, #0]
 801a9e0:	785b      	ldrb	r3, [r3, #1]
 801a9e2:	2b00      	cmp	r3, #0
 801a9e4:	d169      	bne.n	801aaba <USB_EPStartXfer+0x7c2>
 801a9e6:	683b      	ldr	r3, [r7, #0]
 801a9e8:	781b      	ldrb	r3, [r3, #0]
 801a9ea:	00db      	lsls	r3, r3, #3
 801a9ec:	4a20      	ldr	r2, [pc, #128]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a9ee:	4694      	mov	ip, r2
 801a9f0:	4463      	add	r3, ip
 801a9f2:	685a      	ldr	r2, [r3, #4]
 801a9f4:	683b      	ldr	r3, [r7, #0]
 801a9f6:	781b      	ldrb	r3, [r3, #0]
 801a9f8:	00db      	lsls	r3, r3, #3
 801a9fa:	491d      	ldr	r1, [pc, #116]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801a9fc:	468c      	mov	ip, r1
 801a9fe:	4463      	add	r3, ip
 801aa00:	0192      	lsls	r2, r2, #6
 801aa02:	0992      	lsrs	r2, r2, #6
 801aa04:	605a      	str	r2, [r3, #4]
 801aa06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa08:	2b00      	cmp	r3, #0
 801aa0a:	d111      	bne.n	801aa30 <USB_EPStartXfer+0x738>
 801aa0c:	683b      	ldr	r3, [r7, #0]
 801aa0e:	781b      	ldrb	r3, [r3, #0]
 801aa10:	00db      	lsls	r3, r3, #3
 801aa12:	4a17      	ldr	r2, [pc, #92]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801aa14:	4694      	mov	ip, r2
 801aa16:	4463      	add	r3, ip
 801aa18:	685a      	ldr	r2, [r3, #4]
 801aa1a:	683b      	ldr	r3, [r7, #0]
 801aa1c:	781b      	ldrb	r3, [r3, #0]
 801aa1e:	00db      	lsls	r3, r3, #3
 801aa20:	4913      	ldr	r1, [pc, #76]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801aa22:	468c      	mov	ip, r1
 801aa24:	4463      	add	r3, ip
 801aa26:	2180      	movs	r1, #128	@ 0x80
 801aa28:	0609      	lsls	r1, r1, #24
 801aa2a:	430a      	orrs	r2, r1
 801aa2c:	605a      	str	r2, [r3, #4]
 801aa2e:	e069      	b.n	801ab04 <USB_EPStartXfer+0x80c>
 801aa30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa32:	2b3e      	cmp	r3, #62	@ 0x3e
 801aa34:	d822      	bhi.n	801aa7c <USB_EPStartXfer+0x784>
 801aa36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa38:	085b      	lsrs	r3, r3, #1
 801aa3a:	633b      	str	r3, [r7, #48]	@ 0x30
 801aa3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa3e:	2201      	movs	r2, #1
 801aa40:	4013      	ands	r3, r2
 801aa42:	d002      	beq.n	801aa4a <USB_EPStartXfer+0x752>
 801aa44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aa46:	3301      	adds	r3, #1
 801aa48:	633b      	str	r3, [r7, #48]	@ 0x30
 801aa4a:	683b      	ldr	r3, [r7, #0]
 801aa4c:	781b      	ldrb	r3, [r3, #0]
 801aa4e:	00db      	lsls	r3, r3, #3
 801aa50:	4a07      	ldr	r2, [pc, #28]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801aa52:	4694      	mov	ip, r2
 801aa54:	4463      	add	r3, ip
 801aa56:	6859      	ldr	r1, [r3, #4]
 801aa58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aa5a:	069a      	lsls	r2, r3, #26
 801aa5c:	683b      	ldr	r3, [r7, #0]
 801aa5e:	781b      	ldrb	r3, [r3, #0]
 801aa60:	00db      	lsls	r3, r3, #3
 801aa62:	4803      	ldr	r0, [pc, #12]	@ (801aa70 <USB_EPStartXfer+0x778>)
 801aa64:	4684      	mov	ip, r0
 801aa66:	4463      	add	r3, ip
 801aa68:	430a      	orrs	r2, r1
 801aa6a:	605a      	str	r2, [r3, #4]
 801aa6c:	e04a      	b.n	801ab04 <USB_EPStartXfer+0x80c>
 801aa6e:	46c0      	nop			@ (mov r8, r8)
 801aa70:	40009800 	.word	0x40009800
 801aa74:	07ff8e8f 	.word	0x07ff8e8f
 801aa78:	00008080 	.word	0x00008080
 801aa7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa7e:	095b      	lsrs	r3, r3, #5
 801aa80:	633b      	str	r3, [r7, #48]	@ 0x30
 801aa82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa84:	221f      	movs	r2, #31
 801aa86:	4013      	ands	r3, r2
 801aa88:	d102      	bne.n	801aa90 <USB_EPStartXfer+0x798>
 801aa8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aa8c:	3b01      	subs	r3, #1
 801aa8e:	633b      	str	r3, [r7, #48]	@ 0x30
 801aa90:	683b      	ldr	r3, [r7, #0]
 801aa92:	781b      	ldrb	r3, [r3, #0]
 801aa94:	00db      	lsls	r3, r3, #3
 801aa96:	4ad3      	ldr	r2, [pc, #844]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801aa98:	4694      	mov	ip, r2
 801aa9a:	4463      	add	r3, ip
 801aa9c:	685a      	ldr	r2, [r3, #4]
 801aa9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aaa0:	069b      	lsls	r3, r3, #26
 801aaa2:	431a      	orrs	r2, r3
 801aaa4:	683b      	ldr	r3, [r7, #0]
 801aaa6:	781b      	ldrb	r3, [r3, #0]
 801aaa8:	00db      	lsls	r3, r3, #3
 801aaaa:	49ce      	ldr	r1, [pc, #824]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801aaac:	468c      	mov	ip, r1
 801aaae:	4463      	add	r3, ip
 801aab0:	2180      	movs	r1, #128	@ 0x80
 801aab2:	0609      	lsls	r1, r1, #24
 801aab4:	430a      	orrs	r2, r1
 801aab6:	605a      	str	r2, [r3, #4]
 801aab8:	e024      	b.n	801ab04 <USB_EPStartXfer+0x80c>
 801aaba:	683b      	ldr	r3, [r7, #0]
 801aabc:	785b      	ldrb	r3, [r3, #1]
 801aabe:	2b01      	cmp	r3, #1
 801aac0:	d120      	bne.n	801ab04 <USB_EPStartXfer+0x80c>
 801aac2:	683b      	ldr	r3, [r7, #0]
 801aac4:	781b      	ldrb	r3, [r3, #0]
 801aac6:	00db      	lsls	r3, r3, #3
 801aac8:	4ac6      	ldr	r2, [pc, #792]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801aaca:	4694      	mov	ip, r2
 801aacc:	4463      	add	r3, ip
 801aace:	685a      	ldr	r2, [r3, #4]
 801aad0:	683b      	ldr	r3, [r7, #0]
 801aad2:	781b      	ldrb	r3, [r3, #0]
 801aad4:	00db      	lsls	r3, r3, #3
 801aad6:	49c3      	ldr	r1, [pc, #780]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801aad8:	468c      	mov	ip, r1
 801aada:	4463      	add	r3, ip
 801aadc:	0412      	lsls	r2, r2, #16
 801aade:	0c12      	lsrs	r2, r2, #16
 801aae0:	605a      	str	r2, [r3, #4]
 801aae2:	683b      	ldr	r3, [r7, #0]
 801aae4:	781b      	ldrb	r3, [r3, #0]
 801aae6:	00db      	lsls	r3, r3, #3
 801aae8:	4abe      	ldr	r2, [pc, #760]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801aaea:	4694      	mov	ip, r2
 801aaec:	4463      	add	r3, ip
 801aaee:	6859      	ldr	r1, [r3, #4]
 801aaf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aaf2:	041a      	lsls	r2, r3, #16
 801aaf4:	683b      	ldr	r3, [r7, #0]
 801aaf6:	781b      	ldrb	r3, [r3, #0]
 801aaf8:	00db      	lsls	r3, r3, #3
 801aafa:	48ba      	ldr	r0, [pc, #744]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801aafc:	4684      	mov	ip, r0
 801aafe:	4463      	add	r3, ip
 801ab00:	430a      	orrs	r2, r1
 801ab02:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 801ab04:	2016      	movs	r0, #22
 801ab06:	183b      	adds	r3, r7, r0
 801ab08:	683a      	ldr	r2, [r7, #0]
 801ab0a:	8952      	ldrh	r2, [r2, #10]
 801ab0c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801ab0e:	683b      	ldr	r3, [r7, #0]
 801ab10:	6959      	ldr	r1, [r3, #20]
 801ab12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab14:	b29c      	uxth	r4, r3
 801ab16:	183b      	adds	r3, r7, r0
 801ab18:	881a      	ldrh	r2, [r3, #0]
 801ab1a:	6878      	ldr	r0, [r7, #4]
 801ab1c:	0023      	movs	r3, r4
 801ab1e:	f000 faf9 	bl	801b114 <USB_WritePMA>
 801ab22:	e09a      	b.n	801ac5a <USB_EPStartXfer+0x962>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801ab24:	683b      	ldr	r3, [r7, #0]
 801ab26:	785b      	ldrb	r3, [r3, #1]
 801ab28:	2b00      	cmp	r3, #0
 801ab2a:	d162      	bne.n	801abf2 <USB_EPStartXfer+0x8fa>
 801ab2c:	683b      	ldr	r3, [r7, #0]
 801ab2e:	781b      	ldrb	r3, [r3, #0]
 801ab30:	00db      	lsls	r3, r3, #3
 801ab32:	4aac      	ldr	r2, [pc, #688]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ab34:	4694      	mov	ip, r2
 801ab36:	4463      	add	r3, ip
 801ab38:	681a      	ldr	r2, [r3, #0]
 801ab3a:	683b      	ldr	r3, [r7, #0]
 801ab3c:	781b      	ldrb	r3, [r3, #0]
 801ab3e:	00db      	lsls	r3, r3, #3
 801ab40:	49a8      	ldr	r1, [pc, #672]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ab42:	468c      	mov	ip, r1
 801ab44:	4463      	add	r3, ip
 801ab46:	0192      	lsls	r2, r2, #6
 801ab48:	0992      	lsrs	r2, r2, #6
 801ab4a:	601a      	str	r2, [r3, #0]
 801ab4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab4e:	2b00      	cmp	r3, #0
 801ab50:	d111      	bne.n	801ab76 <USB_EPStartXfer+0x87e>
 801ab52:	683b      	ldr	r3, [r7, #0]
 801ab54:	781b      	ldrb	r3, [r3, #0]
 801ab56:	00db      	lsls	r3, r3, #3
 801ab58:	4aa2      	ldr	r2, [pc, #648]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ab5a:	4694      	mov	ip, r2
 801ab5c:	4463      	add	r3, ip
 801ab5e:	681a      	ldr	r2, [r3, #0]
 801ab60:	683b      	ldr	r3, [r7, #0]
 801ab62:	781b      	ldrb	r3, [r3, #0]
 801ab64:	00db      	lsls	r3, r3, #3
 801ab66:	499f      	ldr	r1, [pc, #636]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ab68:	468c      	mov	ip, r1
 801ab6a:	4463      	add	r3, ip
 801ab6c:	2180      	movs	r1, #128	@ 0x80
 801ab6e:	0609      	lsls	r1, r1, #24
 801ab70:	430a      	orrs	r2, r1
 801ab72:	601a      	str	r2, [r3, #0]
 801ab74:	e062      	b.n	801ac3c <USB_EPStartXfer+0x944>
 801ab76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab78:	2b3e      	cmp	r3, #62	@ 0x3e
 801ab7a:	d81b      	bhi.n	801abb4 <USB_EPStartXfer+0x8bc>
 801ab7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab7e:	085b      	lsrs	r3, r3, #1
 801ab80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ab82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab84:	2201      	movs	r2, #1
 801ab86:	4013      	ands	r3, r2
 801ab88:	d002      	beq.n	801ab90 <USB_EPStartXfer+0x898>
 801ab8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ab8c:	3301      	adds	r3, #1
 801ab8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ab90:	683b      	ldr	r3, [r7, #0]
 801ab92:	781b      	ldrb	r3, [r3, #0]
 801ab94:	00db      	lsls	r3, r3, #3
 801ab96:	4a93      	ldr	r2, [pc, #588]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ab98:	4694      	mov	ip, r2
 801ab9a:	4463      	add	r3, ip
 801ab9c:	6819      	ldr	r1, [r3, #0]
 801ab9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aba0:	069a      	lsls	r2, r3, #26
 801aba2:	683b      	ldr	r3, [r7, #0]
 801aba4:	781b      	ldrb	r3, [r3, #0]
 801aba6:	00db      	lsls	r3, r3, #3
 801aba8:	488e      	ldr	r0, [pc, #568]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801abaa:	4684      	mov	ip, r0
 801abac:	4463      	add	r3, ip
 801abae:	430a      	orrs	r2, r1
 801abb0:	601a      	str	r2, [r3, #0]
 801abb2:	e043      	b.n	801ac3c <USB_EPStartXfer+0x944>
 801abb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801abb6:	095b      	lsrs	r3, r3, #5
 801abb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801abba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801abbc:	221f      	movs	r2, #31
 801abbe:	4013      	ands	r3, r2
 801abc0:	d102      	bne.n	801abc8 <USB_EPStartXfer+0x8d0>
 801abc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abc4:	3b01      	subs	r3, #1
 801abc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801abc8:	683b      	ldr	r3, [r7, #0]
 801abca:	781b      	ldrb	r3, [r3, #0]
 801abcc:	00db      	lsls	r3, r3, #3
 801abce:	4a85      	ldr	r2, [pc, #532]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801abd0:	4694      	mov	ip, r2
 801abd2:	4463      	add	r3, ip
 801abd4:	681a      	ldr	r2, [r3, #0]
 801abd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abd8:	069b      	lsls	r3, r3, #26
 801abda:	431a      	orrs	r2, r3
 801abdc:	683b      	ldr	r3, [r7, #0]
 801abde:	781b      	ldrb	r3, [r3, #0]
 801abe0:	00db      	lsls	r3, r3, #3
 801abe2:	4980      	ldr	r1, [pc, #512]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801abe4:	468c      	mov	ip, r1
 801abe6:	4463      	add	r3, ip
 801abe8:	2180      	movs	r1, #128	@ 0x80
 801abea:	0609      	lsls	r1, r1, #24
 801abec:	430a      	orrs	r2, r1
 801abee:	601a      	str	r2, [r3, #0]
 801abf0:	e024      	b.n	801ac3c <USB_EPStartXfer+0x944>
 801abf2:	683b      	ldr	r3, [r7, #0]
 801abf4:	785b      	ldrb	r3, [r3, #1]
 801abf6:	2b01      	cmp	r3, #1
 801abf8:	d120      	bne.n	801ac3c <USB_EPStartXfer+0x944>
 801abfa:	683b      	ldr	r3, [r7, #0]
 801abfc:	781b      	ldrb	r3, [r3, #0]
 801abfe:	00db      	lsls	r3, r3, #3
 801ac00:	4a78      	ldr	r2, [pc, #480]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ac02:	4694      	mov	ip, r2
 801ac04:	4463      	add	r3, ip
 801ac06:	681a      	ldr	r2, [r3, #0]
 801ac08:	683b      	ldr	r3, [r7, #0]
 801ac0a:	781b      	ldrb	r3, [r3, #0]
 801ac0c:	00db      	lsls	r3, r3, #3
 801ac0e:	4975      	ldr	r1, [pc, #468]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ac10:	468c      	mov	ip, r1
 801ac12:	4463      	add	r3, ip
 801ac14:	0412      	lsls	r2, r2, #16
 801ac16:	0c12      	lsrs	r2, r2, #16
 801ac18:	601a      	str	r2, [r3, #0]
 801ac1a:	683b      	ldr	r3, [r7, #0]
 801ac1c:	781b      	ldrb	r3, [r3, #0]
 801ac1e:	00db      	lsls	r3, r3, #3
 801ac20:	4a70      	ldr	r2, [pc, #448]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ac22:	4694      	mov	ip, r2
 801ac24:	4463      	add	r3, ip
 801ac26:	6819      	ldr	r1, [r3, #0]
 801ac28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ac2a:	041a      	lsls	r2, r3, #16
 801ac2c:	683b      	ldr	r3, [r7, #0]
 801ac2e:	781b      	ldrb	r3, [r3, #0]
 801ac30:	00db      	lsls	r3, r3, #3
 801ac32:	486c      	ldr	r0, [pc, #432]	@ (801ade4 <USB_EPStartXfer+0xaec>)
 801ac34:	4684      	mov	ip, r0
 801ac36:	4463      	add	r3, ip
 801ac38:	430a      	orrs	r2, r1
 801ac3a:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801ac3c:	2016      	movs	r0, #22
 801ac3e:	183b      	adds	r3, r7, r0
 801ac40:	683a      	ldr	r2, [r7, #0]
 801ac42:	8912      	ldrh	r2, [r2, #8]
 801ac44:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801ac46:	683b      	ldr	r3, [r7, #0]
 801ac48:	6959      	ldr	r1, [r3, #20]
 801ac4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ac4c:	b29c      	uxth	r4, r3
 801ac4e:	183b      	adds	r3, r7, r0
 801ac50:	881a      	ldrh	r2, [r3, #0]
 801ac52:	6878      	ldr	r0, [r7, #4]
 801ac54:	0023      	movs	r3, r4
 801ac56:	f000 fa5d 	bl	801b114 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 801ac5a:	687a      	ldr	r2, [r7, #4]
 801ac5c:	683b      	ldr	r3, [r7, #0]
 801ac5e:	781b      	ldrb	r3, [r3, #0]
 801ac60:	009b      	lsls	r3, r3, #2
 801ac62:	18d3      	adds	r3, r2, r3
 801ac64:	681b      	ldr	r3, [r3, #0]
 801ac66:	4a60      	ldr	r2, [pc, #384]	@ (801ade8 <USB_EPStartXfer+0xaf0>)
 801ac68:	4013      	ands	r3, r2
 801ac6a:	60bb      	str	r3, [r7, #8]
 801ac6c:	68bb      	ldr	r3, [r7, #8]
 801ac6e:	2210      	movs	r2, #16
 801ac70:	4053      	eors	r3, r2
 801ac72:	60bb      	str	r3, [r7, #8]
 801ac74:	68bb      	ldr	r3, [r7, #8]
 801ac76:	2220      	movs	r2, #32
 801ac78:	4053      	eors	r3, r2
 801ac7a:	60bb      	str	r3, [r7, #8]
 801ac7c:	687a      	ldr	r2, [r7, #4]
 801ac7e:	683b      	ldr	r3, [r7, #0]
 801ac80:	781b      	ldrb	r3, [r3, #0]
 801ac82:	009b      	lsls	r3, r3, #2
 801ac84:	18d3      	adds	r3, r2, r3
 801ac86:	68ba      	ldr	r2, [r7, #8]
 801ac88:	4958      	ldr	r1, [pc, #352]	@ (801adec <USB_EPStartXfer+0xaf4>)
 801ac8a:	430a      	orrs	r2, r1
 801ac8c:	601a      	str	r2, [r3, #0]
 801ac8e:	e0a3      	b.n	801add8 <USB_EPStartXfer+0xae0>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801ac90:	683b      	ldr	r3, [r7, #0]
 801ac92:	7b1b      	ldrb	r3, [r3, #12]
 801ac94:	2b00      	cmp	r3, #0
 801ac96:	d13e      	bne.n	801ad16 <USB_EPStartXfer+0xa1e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 801ac98:	683b      	ldr	r3, [r7, #0]
 801ac9a:	699b      	ldr	r3, [r3, #24]
 801ac9c:	2b00      	cmp	r3, #0
 801ac9e:	d116      	bne.n	801acce <USB_EPStartXfer+0x9d6>
 801aca0:	683b      	ldr	r3, [r7, #0]
 801aca2:	78db      	ldrb	r3, [r3, #3]
 801aca4:	2b00      	cmp	r3, #0
 801aca6:	d112      	bne.n	801acce <USB_EPStartXfer+0x9d6>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 801aca8:	687a      	ldr	r2, [r7, #4]
 801acaa:	683b      	ldr	r3, [r7, #0]
 801acac:	781b      	ldrb	r3, [r3, #0]
 801acae:	009b      	lsls	r3, r3, #2
 801acb0:	18d3      	adds	r3, r2, r3
 801acb2:	681b      	ldr	r3, [r3, #0]
 801acb4:	4a4e      	ldr	r2, [pc, #312]	@ (801adf0 <USB_EPStartXfer+0xaf8>)
 801acb6:	4013      	ands	r3, r2
 801acb8:	623b      	str	r3, [r7, #32]
 801acba:	687a      	ldr	r2, [r7, #4]
 801acbc:	683b      	ldr	r3, [r7, #0]
 801acbe:	781b      	ldrb	r3, [r3, #0]
 801acc0:	009b      	lsls	r3, r3, #2
 801acc2:	18d3      	adds	r3, r2, r3
 801acc4:	6a3a      	ldr	r2, [r7, #32]
 801acc6:	494b      	ldr	r1, [pc, #300]	@ (801adf4 <USB_EPStartXfer+0xafc>)
 801acc8:	430a      	orrs	r2, r1
 801acca:	601a      	str	r2, [r3, #0]
 801accc:	e011      	b.n	801acf2 <USB_EPStartXfer+0x9fa>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 801acce:	687a      	ldr	r2, [r7, #4]
 801acd0:	683b      	ldr	r3, [r7, #0]
 801acd2:	781b      	ldrb	r3, [r3, #0]
 801acd4:	009b      	lsls	r3, r3, #2
 801acd6:	18d3      	adds	r3, r2, r3
 801acd8:	681b      	ldr	r3, [r3, #0]
 801acda:	4a47      	ldr	r2, [pc, #284]	@ (801adf8 <USB_EPStartXfer+0xb00>)
 801acdc:	4013      	ands	r3, r2
 801acde:	61fb      	str	r3, [r7, #28]
 801ace0:	687a      	ldr	r2, [r7, #4]
 801ace2:	683b      	ldr	r3, [r7, #0]
 801ace4:	781b      	ldrb	r3, [r3, #0]
 801ace6:	009b      	lsls	r3, r3, #2
 801ace8:	18d3      	adds	r3, r2, r3
 801acea:	69fa      	ldr	r2, [r7, #28]
 801acec:	493f      	ldr	r1, [pc, #252]	@ (801adec <USB_EPStartXfer+0xaf4>)
 801acee:	430a      	orrs	r2, r1
 801acf0:	601a      	str	r2, [r3, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801acf2:	683b      	ldr	r3, [r7, #0]
 801acf4:	699a      	ldr	r2, [r3, #24]
 801acf6:	683b      	ldr	r3, [r7, #0]
 801acf8:	691b      	ldr	r3, [r3, #16]
 801acfa:	429a      	cmp	r2, r3
 801acfc:	d907      	bls.n	801ad0e <USB_EPStartXfer+0xa16>
      {
        ep->xfer_len -= ep->maxpacket;
 801acfe:	683b      	ldr	r3, [r7, #0]
 801ad00:	699a      	ldr	r2, [r3, #24]
 801ad02:	683b      	ldr	r3, [r7, #0]
 801ad04:	691b      	ldr	r3, [r3, #16]
 801ad06:	1ad2      	subs	r2, r2, r3
 801ad08:	683b      	ldr	r3, [r7, #0]
 801ad0a:	619a      	str	r2, [r3, #24]
 801ad0c:	e048      	b.n	801ada0 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        ep->xfer_len = 0U;
 801ad0e:	683b      	ldr	r3, [r7, #0]
 801ad10:	2200      	movs	r2, #0
 801ad12:	619a      	str	r2, [r3, #24]
 801ad14:	e044      	b.n	801ada0 <USB_EPStartXfer+0xaa8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801ad16:	683b      	ldr	r3, [r7, #0]
 801ad18:	78db      	ldrb	r3, [r3, #3]
 801ad1a:	2b02      	cmp	r3, #2
 801ad1c:	d136      	bne.n	801ad8c <USB_EPStartXfer+0xa94>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801ad1e:	683b      	ldr	r3, [r7, #0]
 801ad20:	69db      	ldr	r3, [r3, #28]
 801ad22:	2b00      	cmp	r3, #0
 801ad24:	d03c      	beq.n	801ada0 <USB_EPStartXfer+0xaa8>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 801ad26:	687a      	ldr	r2, [r7, #4]
 801ad28:	683b      	ldr	r3, [r7, #0]
 801ad2a:	781b      	ldrb	r3, [r3, #0]
 801ad2c:	009b      	lsls	r3, r3, #2
 801ad2e:	18d3      	adds	r3, r2, r3
 801ad30:	681a      	ldr	r2, [r3, #0]
 801ad32:	212a      	movs	r1, #42	@ 0x2a
 801ad34:	187b      	adds	r3, r7, r1
 801ad36:	801a      	strh	r2, [r3, #0]

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801ad38:	187b      	adds	r3, r7, r1
 801ad3a:	881a      	ldrh	r2, [r3, #0]
 801ad3c:	2380      	movs	r3, #128	@ 0x80
 801ad3e:	01db      	lsls	r3, r3, #7
 801ad40:	4013      	ands	r3, r2
 801ad42:	d004      	beq.n	801ad4e <USB_EPStartXfer+0xa56>
 801ad44:	187b      	adds	r3, r7, r1
 801ad46:	881b      	ldrh	r3, [r3, #0]
 801ad48:	2240      	movs	r2, #64	@ 0x40
 801ad4a:	4013      	ands	r3, r2
 801ad4c:	d10b      	bne.n	801ad66 <USB_EPStartXfer+0xa6e>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801ad4e:	212a      	movs	r1, #42	@ 0x2a
 801ad50:	187b      	adds	r3, r7, r1
 801ad52:	881a      	ldrh	r2, [r3, #0]
 801ad54:	2380      	movs	r3, #128	@ 0x80
 801ad56:	01db      	lsls	r3, r3, #7
 801ad58:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801ad5a:	d121      	bne.n	801ada0 <USB_EPStartXfer+0xaa8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801ad5c:	187b      	adds	r3, r7, r1
 801ad5e:	881b      	ldrh	r3, [r3, #0]
 801ad60:	2240      	movs	r2, #64	@ 0x40
 801ad62:	4013      	ands	r3, r2
 801ad64:	d11c      	bne.n	801ada0 <USB_EPStartXfer+0xaa8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 801ad66:	687a      	ldr	r2, [r7, #4]
 801ad68:	683b      	ldr	r3, [r7, #0]
 801ad6a:	781b      	ldrb	r3, [r3, #0]
 801ad6c:	009b      	lsls	r3, r3, #2
 801ad6e:	18d3      	adds	r3, r2, r3
 801ad70:	681b      	ldr	r3, [r3, #0]
 801ad72:	4a1f      	ldr	r2, [pc, #124]	@ (801adf0 <USB_EPStartXfer+0xaf8>)
 801ad74:	4013      	ands	r3, r2
 801ad76:	627b      	str	r3, [r7, #36]	@ 0x24
 801ad78:	687a      	ldr	r2, [r7, #4]
 801ad7a:	683b      	ldr	r3, [r7, #0]
 801ad7c:	781b      	ldrb	r3, [r3, #0]
 801ad7e:	009b      	lsls	r3, r3, #2
 801ad80:	18d3      	adds	r3, r2, r3
 801ad82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ad84:	491d      	ldr	r1, [pc, #116]	@ (801adfc <USB_EPStartXfer+0xb04>)
 801ad86:	430a      	orrs	r2, r1
 801ad88:	601a      	str	r2, [r3, #0]
 801ad8a:	e009      	b.n	801ada0 <USB_EPStartXfer+0xaa8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801ad8c:	683b      	ldr	r3, [r7, #0]
 801ad8e:	78db      	ldrb	r3, [r3, #3]
 801ad90:	2b01      	cmp	r3, #1
 801ad92:	d103      	bne.n	801ad9c <USB_EPStartXfer+0xaa4>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801ad94:	683b      	ldr	r3, [r7, #0]
 801ad96:	2200      	movs	r2, #0
 801ad98:	619a      	str	r2, [r3, #24]
 801ad9a:	e001      	b.n	801ada0 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        return HAL_ERROR;
 801ad9c:	2301      	movs	r3, #1
 801ad9e:	e01c      	b.n	801adda <USB_EPStartXfer+0xae2>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801ada0:	687a      	ldr	r2, [r7, #4]
 801ada2:	683b      	ldr	r3, [r7, #0]
 801ada4:	781b      	ldrb	r3, [r3, #0]
 801ada6:	009b      	lsls	r3, r3, #2
 801ada8:	18d3      	adds	r3, r2, r3
 801adaa:	681b      	ldr	r3, [r3, #0]
 801adac:	4a14      	ldr	r2, [pc, #80]	@ (801ae00 <USB_EPStartXfer+0xb08>)
 801adae:	4013      	ands	r3, r2
 801adb0:	61bb      	str	r3, [r7, #24]
 801adb2:	69bb      	ldr	r3, [r7, #24]
 801adb4:	2280      	movs	r2, #128	@ 0x80
 801adb6:	0152      	lsls	r2, r2, #5
 801adb8:	4053      	eors	r3, r2
 801adba:	61bb      	str	r3, [r7, #24]
 801adbc:	69bb      	ldr	r3, [r7, #24]
 801adbe:	2280      	movs	r2, #128	@ 0x80
 801adc0:	0192      	lsls	r2, r2, #6
 801adc2:	4053      	eors	r3, r2
 801adc4:	61bb      	str	r3, [r7, #24]
 801adc6:	687a      	ldr	r2, [r7, #4]
 801adc8:	683b      	ldr	r3, [r7, #0]
 801adca:	781b      	ldrb	r3, [r3, #0]
 801adcc:	009b      	lsls	r3, r3, #2
 801adce:	18d3      	adds	r3, r2, r3
 801add0:	69ba      	ldr	r2, [r7, #24]
 801add2:	4906      	ldr	r1, [pc, #24]	@ (801adec <USB_EPStartXfer+0xaf4>)
 801add4:	430a      	orrs	r2, r1
 801add6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801add8:	2300      	movs	r3, #0
}
 801adda:	0018      	movs	r0, r3
 801addc:	46bd      	mov	sp, r7
 801adde:	b013      	add	sp, #76	@ 0x4c
 801ade0:	bd90      	pop	{r4, r7, pc}
 801ade2:	46c0      	nop			@ (mov r8, r8)
 801ade4:	40009800 	.word	0x40009800
 801ade8:	07ff8fbf 	.word	0x07ff8fbf
 801adec:	00008080 	.word	0x00008080
 801adf0:	07ff8f8f 	.word	0x07ff8f8f
 801adf4:	00008180 	.word	0x00008180
 801adf8:	07ff8e8f 	.word	0x07ff8e8f
 801adfc:	000080c0 	.word	0x000080c0
 801ae00:	07ffbf8f 	.word	0x07ffbf8f

0801ae04 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801ae04:	b580      	push	{r7, lr}
 801ae06:	b084      	sub	sp, #16
 801ae08:	af00      	add	r7, sp, #0
 801ae0a:	6078      	str	r0, [r7, #4]
 801ae0c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801ae0e:	683b      	ldr	r3, [r7, #0]
 801ae10:	785b      	ldrb	r3, [r3, #1]
 801ae12:	2b00      	cmp	r3, #0
 801ae14:	d016      	beq.n	801ae44 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801ae16:	687a      	ldr	r2, [r7, #4]
 801ae18:	683b      	ldr	r3, [r7, #0]
 801ae1a:	781b      	ldrb	r3, [r3, #0]
 801ae1c:	009b      	lsls	r3, r3, #2
 801ae1e:	18d3      	adds	r3, r2, r3
 801ae20:	681b      	ldr	r3, [r3, #0]
 801ae22:	4a16      	ldr	r2, [pc, #88]	@ (801ae7c <USB_EPSetStall+0x78>)
 801ae24:	4013      	ands	r3, r2
 801ae26:	60bb      	str	r3, [r7, #8]
 801ae28:	68bb      	ldr	r3, [r7, #8]
 801ae2a:	2210      	movs	r2, #16
 801ae2c:	4053      	eors	r3, r2
 801ae2e:	60bb      	str	r3, [r7, #8]
 801ae30:	687a      	ldr	r2, [r7, #4]
 801ae32:	683b      	ldr	r3, [r7, #0]
 801ae34:	781b      	ldrb	r3, [r3, #0]
 801ae36:	009b      	lsls	r3, r3, #2
 801ae38:	18d3      	adds	r3, r2, r3
 801ae3a:	68ba      	ldr	r2, [r7, #8]
 801ae3c:	4910      	ldr	r1, [pc, #64]	@ (801ae80 <USB_EPSetStall+0x7c>)
 801ae3e:	430a      	orrs	r2, r1
 801ae40:	601a      	str	r2, [r3, #0]
 801ae42:	e016      	b.n	801ae72 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801ae44:	687a      	ldr	r2, [r7, #4]
 801ae46:	683b      	ldr	r3, [r7, #0]
 801ae48:	781b      	ldrb	r3, [r3, #0]
 801ae4a:	009b      	lsls	r3, r3, #2
 801ae4c:	18d3      	adds	r3, r2, r3
 801ae4e:	681b      	ldr	r3, [r3, #0]
 801ae50:	4a0c      	ldr	r2, [pc, #48]	@ (801ae84 <USB_EPSetStall+0x80>)
 801ae52:	4013      	ands	r3, r2
 801ae54:	60fb      	str	r3, [r7, #12]
 801ae56:	68fb      	ldr	r3, [r7, #12]
 801ae58:	2280      	movs	r2, #128	@ 0x80
 801ae5a:	0152      	lsls	r2, r2, #5
 801ae5c:	4053      	eors	r3, r2
 801ae5e:	60fb      	str	r3, [r7, #12]
 801ae60:	687a      	ldr	r2, [r7, #4]
 801ae62:	683b      	ldr	r3, [r7, #0]
 801ae64:	781b      	ldrb	r3, [r3, #0]
 801ae66:	009b      	lsls	r3, r3, #2
 801ae68:	18d3      	adds	r3, r2, r3
 801ae6a:	68fa      	ldr	r2, [r7, #12]
 801ae6c:	4904      	ldr	r1, [pc, #16]	@ (801ae80 <USB_EPSetStall+0x7c>)
 801ae6e:	430a      	orrs	r2, r1
 801ae70:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801ae72:	2300      	movs	r3, #0
}
 801ae74:	0018      	movs	r0, r3
 801ae76:	46bd      	mov	sp, r7
 801ae78:	b004      	add	sp, #16
 801ae7a:	bd80      	pop	{r7, pc}
 801ae7c:	07ff8fbf 	.word	0x07ff8fbf
 801ae80:	00008080 	.word	0x00008080
 801ae84:	07ffbf8f 	.word	0x07ffbf8f

0801ae88 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801ae88:	b580      	push	{r7, lr}
 801ae8a:	b088      	sub	sp, #32
 801ae8c:	af00      	add	r7, sp, #0
 801ae8e:	6078      	str	r0, [r7, #4]
 801ae90:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801ae92:	683b      	ldr	r3, [r7, #0]
 801ae94:	785b      	ldrb	r3, [r3, #1]
 801ae96:	2b00      	cmp	r3, #0
 801ae98:	d037      	beq.n	801af0a <USB_EPClearStall+0x82>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801ae9a:	687a      	ldr	r2, [r7, #4]
 801ae9c:	683b      	ldr	r3, [r7, #0]
 801ae9e:	781b      	ldrb	r3, [r3, #0]
 801aea0:	009b      	lsls	r3, r3, #2
 801aea2:	18d3      	adds	r3, r2, r3
 801aea4:	681b      	ldr	r3, [r3, #0]
 801aea6:	613b      	str	r3, [r7, #16]
 801aea8:	693b      	ldr	r3, [r7, #16]
 801aeaa:	2240      	movs	r2, #64	@ 0x40
 801aeac:	4013      	ands	r3, r2
 801aeae:	d011      	beq.n	801aed4 <USB_EPClearStall+0x4c>
 801aeb0:	687a      	ldr	r2, [r7, #4]
 801aeb2:	683b      	ldr	r3, [r7, #0]
 801aeb4:	781b      	ldrb	r3, [r3, #0]
 801aeb6:	009b      	lsls	r3, r3, #2
 801aeb8:	18d3      	adds	r3, r2, r3
 801aeba:	681b      	ldr	r3, [r3, #0]
 801aebc:	4a32      	ldr	r2, [pc, #200]	@ (801af88 <USB_EPClearStall+0x100>)
 801aebe:	4013      	ands	r3, r2
 801aec0:	60fb      	str	r3, [r7, #12]
 801aec2:	687a      	ldr	r2, [r7, #4]
 801aec4:	683b      	ldr	r3, [r7, #0]
 801aec6:	781b      	ldrb	r3, [r3, #0]
 801aec8:	009b      	lsls	r3, r3, #2
 801aeca:	18d3      	adds	r3, r2, r3
 801aecc:	68fa      	ldr	r2, [r7, #12]
 801aece:	492f      	ldr	r1, [pc, #188]	@ (801af8c <USB_EPClearStall+0x104>)
 801aed0:	430a      	orrs	r2, r1
 801aed2:	601a      	str	r2, [r3, #0]

    if (ep->type != EP_TYPE_ISOC)
 801aed4:	683b      	ldr	r3, [r7, #0]
 801aed6:	78db      	ldrb	r3, [r3, #3]
 801aed8:	2b01      	cmp	r3, #1
 801aeda:	d050      	beq.n	801af7e <USB_EPClearStall+0xf6>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801aedc:	687a      	ldr	r2, [r7, #4]
 801aede:	683b      	ldr	r3, [r7, #0]
 801aee0:	781b      	ldrb	r3, [r3, #0]
 801aee2:	009b      	lsls	r3, r3, #2
 801aee4:	18d3      	adds	r3, r2, r3
 801aee6:	681b      	ldr	r3, [r3, #0]
 801aee8:	4a29      	ldr	r2, [pc, #164]	@ (801af90 <USB_EPClearStall+0x108>)
 801aeea:	4013      	ands	r3, r2
 801aeec:	60bb      	str	r3, [r7, #8]
 801aeee:	68bb      	ldr	r3, [r7, #8]
 801aef0:	2220      	movs	r2, #32
 801aef2:	4053      	eors	r3, r2
 801aef4:	60bb      	str	r3, [r7, #8]
 801aef6:	687a      	ldr	r2, [r7, #4]
 801aef8:	683b      	ldr	r3, [r7, #0]
 801aefa:	781b      	ldrb	r3, [r3, #0]
 801aefc:	009b      	lsls	r3, r3, #2
 801aefe:	18d3      	adds	r3, r2, r3
 801af00:	68ba      	ldr	r2, [r7, #8]
 801af02:	4924      	ldr	r1, [pc, #144]	@ (801af94 <USB_EPClearStall+0x10c>)
 801af04:	430a      	orrs	r2, r1
 801af06:	601a      	str	r2, [r3, #0]
 801af08:	e039      	b.n	801af7e <USB_EPClearStall+0xf6>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801af0a:	687a      	ldr	r2, [r7, #4]
 801af0c:	683b      	ldr	r3, [r7, #0]
 801af0e:	781b      	ldrb	r3, [r3, #0]
 801af10:	009b      	lsls	r3, r3, #2
 801af12:	18d3      	adds	r3, r2, r3
 801af14:	681b      	ldr	r3, [r3, #0]
 801af16:	61fb      	str	r3, [r7, #28]
 801af18:	69fa      	ldr	r2, [r7, #28]
 801af1a:	2380      	movs	r3, #128	@ 0x80
 801af1c:	01db      	lsls	r3, r3, #7
 801af1e:	4013      	ands	r3, r2
 801af20:	d011      	beq.n	801af46 <USB_EPClearStall+0xbe>
 801af22:	687a      	ldr	r2, [r7, #4]
 801af24:	683b      	ldr	r3, [r7, #0]
 801af26:	781b      	ldrb	r3, [r3, #0]
 801af28:	009b      	lsls	r3, r3, #2
 801af2a:	18d3      	adds	r3, r2, r3
 801af2c:	681b      	ldr	r3, [r3, #0]
 801af2e:	4a16      	ldr	r2, [pc, #88]	@ (801af88 <USB_EPClearStall+0x100>)
 801af30:	4013      	ands	r3, r2
 801af32:	61bb      	str	r3, [r7, #24]
 801af34:	687a      	ldr	r2, [r7, #4]
 801af36:	683b      	ldr	r3, [r7, #0]
 801af38:	781b      	ldrb	r3, [r3, #0]
 801af3a:	009b      	lsls	r3, r3, #2
 801af3c:	18d3      	adds	r3, r2, r3
 801af3e:	69ba      	ldr	r2, [r7, #24]
 801af40:	4915      	ldr	r1, [pc, #84]	@ (801af98 <USB_EPClearStall+0x110>)
 801af42:	430a      	orrs	r2, r1
 801af44:	601a      	str	r2, [r3, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801af46:	687a      	ldr	r2, [r7, #4]
 801af48:	683b      	ldr	r3, [r7, #0]
 801af4a:	781b      	ldrb	r3, [r3, #0]
 801af4c:	009b      	lsls	r3, r3, #2
 801af4e:	18d3      	adds	r3, r2, r3
 801af50:	681b      	ldr	r3, [r3, #0]
 801af52:	4a12      	ldr	r2, [pc, #72]	@ (801af9c <USB_EPClearStall+0x114>)
 801af54:	4013      	ands	r3, r2
 801af56:	617b      	str	r3, [r7, #20]
 801af58:	697b      	ldr	r3, [r7, #20]
 801af5a:	2280      	movs	r2, #128	@ 0x80
 801af5c:	0152      	lsls	r2, r2, #5
 801af5e:	4053      	eors	r3, r2
 801af60:	617b      	str	r3, [r7, #20]
 801af62:	697b      	ldr	r3, [r7, #20]
 801af64:	2280      	movs	r2, #128	@ 0x80
 801af66:	0192      	lsls	r2, r2, #6
 801af68:	4053      	eors	r3, r2
 801af6a:	617b      	str	r3, [r7, #20]
 801af6c:	687a      	ldr	r2, [r7, #4]
 801af6e:	683b      	ldr	r3, [r7, #0]
 801af70:	781b      	ldrb	r3, [r3, #0]
 801af72:	009b      	lsls	r3, r3, #2
 801af74:	18d3      	adds	r3, r2, r3
 801af76:	697a      	ldr	r2, [r7, #20]
 801af78:	4906      	ldr	r1, [pc, #24]	@ (801af94 <USB_EPClearStall+0x10c>)
 801af7a:	430a      	orrs	r2, r1
 801af7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801af7e:	2300      	movs	r3, #0
}
 801af80:	0018      	movs	r0, r3
 801af82:	46bd      	mov	sp, r7
 801af84:	b008      	add	sp, #32
 801af86:	bd80      	pop	{r7, pc}
 801af88:	07ff8f8f 	.word	0x07ff8f8f
 801af8c:	000080c0 	.word	0x000080c0
 801af90:	07ff8fbf 	.word	0x07ff8fbf
 801af94:	00008080 	.word	0x00008080
 801af98:	0000c080 	.word	0x0000c080
 801af9c:	07ffbf8f 	.word	0x07ffbf8f

0801afa0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801afa0:	b580      	push	{r7, lr}
 801afa2:	b086      	sub	sp, #24
 801afa4:	af00      	add	r7, sp, #0
 801afa6:	6078      	str	r0, [r7, #4]
 801afa8:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 801afaa:	683b      	ldr	r3, [r7, #0]
 801afac:	785b      	ldrb	r3, [r3, #1]
 801afae:	2b01      	cmp	r3, #1
 801afb0:	d131      	bne.n	801b016 <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 801afb2:	683b      	ldr	r3, [r7, #0]
 801afb4:	7b1b      	ldrb	r3, [r3, #12]
 801afb6:	2b00      	cmp	r3, #0
 801afb8:	d15f      	bne.n	801b07a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801afba:	683b      	ldr	r3, [r7, #0]
 801afbc:	78db      	ldrb	r3, [r3, #3]
 801afbe:	2b01      	cmp	r3, #1
 801afc0:	d016      	beq.n	801aff0 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801afc2:	687a      	ldr	r2, [r7, #4]
 801afc4:	683b      	ldr	r3, [r7, #0]
 801afc6:	781b      	ldrb	r3, [r3, #0]
 801afc8:	009b      	lsls	r3, r3, #2
 801afca:	18d3      	adds	r3, r2, r3
 801afcc:	681b      	ldr	r3, [r3, #0]
 801afce:	4a2d      	ldr	r2, [pc, #180]	@ (801b084 <USB_EPStopXfer+0xe4>)
 801afd0:	4013      	ands	r3, r2
 801afd2:	60bb      	str	r3, [r7, #8]
 801afd4:	68bb      	ldr	r3, [r7, #8]
 801afd6:	2220      	movs	r2, #32
 801afd8:	4053      	eors	r3, r2
 801afda:	60bb      	str	r3, [r7, #8]
 801afdc:	687a      	ldr	r2, [r7, #4]
 801afde:	683b      	ldr	r3, [r7, #0]
 801afe0:	781b      	ldrb	r3, [r3, #0]
 801afe2:	009b      	lsls	r3, r3, #2
 801afe4:	18d3      	adds	r3, r2, r3
 801afe6:	68ba      	ldr	r2, [r7, #8]
 801afe8:	4927      	ldr	r1, [pc, #156]	@ (801b088 <USB_EPStopXfer+0xe8>)
 801afea:	430a      	orrs	r2, r1
 801afec:	601a      	str	r2, [r3, #0]
 801afee:	e044      	b.n	801b07a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801aff0:	687a      	ldr	r2, [r7, #4]
 801aff2:	683b      	ldr	r3, [r7, #0]
 801aff4:	781b      	ldrb	r3, [r3, #0]
 801aff6:	009b      	lsls	r3, r3, #2
 801aff8:	18d3      	adds	r3, r2, r3
 801affa:	681b      	ldr	r3, [r3, #0]
 801affc:	4a21      	ldr	r2, [pc, #132]	@ (801b084 <USB_EPStopXfer+0xe4>)
 801affe:	4013      	ands	r3, r2
 801b000:	60fb      	str	r3, [r7, #12]
 801b002:	687a      	ldr	r2, [r7, #4]
 801b004:	683b      	ldr	r3, [r7, #0]
 801b006:	781b      	ldrb	r3, [r3, #0]
 801b008:	009b      	lsls	r3, r3, #2
 801b00a:	18d3      	adds	r3, r2, r3
 801b00c:	68fa      	ldr	r2, [r7, #12]
 801b00e:	491e      	ldr	r1, [pc, #120]	@ (801b088 <USB_EPStopXfer+0xe8>)
 801b010:	430a      	orrs	r2, r1
 801b012:	601a      	str	r2, [r3, #0]
 801b014:	e031      	b.n	801b07a <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801b016:	683b      	ldr	r3, [r7, #0]
 801b018:	7b1b      	ldrb	r3, [r3, #12]
 801b01a:	2b00      	cmp	r3, #0
 801b01c:	d12d      	bne.n	801b07a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801b01e:	683b      	ldr	r3, [r7, #0]
 801b020:	78db      	ldrb	r3, [r3, #3]
 801b022:	2b01      	cmp	r3, #1
 801b024:	d017      	beq.n	801b056 <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801b026:	687a      	ldr	r2, [r7, #4]
 801b028:	683b      	ldr	r3, [r7, #0]
 801b02a:	781b      	ldrb	r3, [r3, #0]
 801b02c:	009b      	lsls	r3, r3, #2
 801b02e:	18d3      	adds	r3, r2, r3
 801b030:	681b      	ldr	r3, [r3, #0]
 801b032:	4a16      	ldr	r2, [pc, #88]	@ (801b08c <USB_EPStopXfer+0xec>)
 801b034:	4013      	ands	r3, r2
 801b036:	613b      	str	r3, [r7, #16]
 801b038:	693b      	ldr	r3, [r7, #16]
 801b03a:	2280      	movs	r2, #128	@ 0x80
 801b03c:	0192      	lsls	r2, r2, #6
 801b03e:	4053      	eors	r3, r2
 801b040:	613b      	str	r3, [r7, #16]
 801b042:	687a      	ldr	r2, [r7, #4]
 801b044:	683b      	ldr	r3, [r7, #0]
 801b046:	781b      	ldrb	r3, [r3, #0]
 801b048:	009b      	lsls	r3, r3, #2
 801b04a:	18d3      	adds	r3, r2, r3
 801b04c:	693a      	ldr	r2, [r7, #16]
 801b04e:	490e      	ldr	r1, [pc, #56]	@ (801b088 <USB_EPStopXfer+0xe8>)
 801b050:	430a      	orrs	r2, r1
 801b052:	601a      	str	r2, [r3, #0]
 801b054:	e011      	b.n	801b07a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801b056:	687a      	ldr	r2, [r7, #4]
 801b058:	683b      	ldr	r3, [r7, #0]
 801b05a:	781b      	ldrb	r3, [r3, #0]
 801b05c:	009b      	lsls	r3, r3, #2
 801b05e:	18d3      	adds	r3, r2, r3
 801b060:	681b      	ldr	r3, [r3, #0]
 801b062:	4a0a      	ldr	r2, [pc, #40]	@ (801b08c <USB_EPStopXfer+0xec>)
 801b064:	4013      	ands	r3, r2
 801b066:	617b      	str	r3, [r7, #20]
 801b068:	687a      	ldr	r2, [r7, #4]
 801b06a:	683b      	ldr	r3, [r7, #0]
 801b06c:	781b      	ldrb	r3, [r3, #0]
 801b06e:	009b      	lsls	r3, r3, #2
 801b070:	18d3      	adds	r3, r2, r3
 801b072:	697a      	ldr	r2, [r7, #20]
 801b074:	4904      	ldr	r1, [pc, #16]	@ (801b088 <USB_EPStopXfer+0xe8>)
 801b076:	430a      	orrs	r2, r1
 801b078:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 801b07a:	2300      	movs	r3, #0
}
 801b07c:	0018      	movs	r0, r3
 801b07e:	46bd      	mov	sp, r7
 801b080:	b006      	add	sp, #24
 801b082:	bd80      	pop	{r7, pc}
 801b084:	07ff8fbf 	.word	0x07ff8fbf
 801b088:	00008080 	.word	0x00008080
 801b08c:	07ffbf8f 	.word	0x07ffbf8f

0801b090 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 801b090:	b580      	push	{r7, lr}
 801b092:	b082      	sub	sp, #8
 801b094:	af00      	add	r7, sp, #0
 801b096:	6078      	str	r0, [r7, #4]
 801b098:	000a      	movs	r2, r1
 801b09a:	1cfb      	adds	r3, r7, #3
 801b09c:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 801b09e:	1cfb      	adds	r3, r7, #3
 801b0a0:	781b      	ldrb	r3, [r3, #0]
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	d102      	bne.n	801b0ac <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 801b0a6:	687b      	ldr	r3, [r7, #4]
 801b0a8:	2280      	movs	r2, #128	@ 0x80
 801b0aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 801b0ac:	2300      	movs	r3, #0
}
 801b0ae:	0018      	movs	r0, r3
 801b0b0:	46bd      	mov	sp, r7
 801b0b2:	b002      	add	sp, #8
 801b0b4:	bd80      	pop	{r7, pc}

0801b0b6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 801b0b6:	b580      	push	{r7, lr}
 801b0b8:	b082      	sub	sp, #8
 801b0ba:	af00      	add	r7, sp, #0
 801b0bc:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 801b0be:	687b      	ldr	r3, [r7, #4]
 801b0c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b0c2:	2280      	movs	r2, #128	@ 0x80
 801b0c4:	0212      	lsls	r2, r2, #8
 801b0c6:	431a      	orrs	r2, r3
 801b0c8:	687b      	ldr	r3, [r7, #4]
 801b0ca:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801b0cc:	2300      	movs	r3, #0
}
 801b0ce:	0018      	movs	r0, r3
 801b0d0:	46bd      	mov	sp, r7
 801b0d2:	b002      	add	sp, #8
 801b0d4:	bd80      	pop	{r7, pc}
	...

0801b0d8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 801b0d8:	b580      	push	{r7, lr}
 801b0da:	b082      	sub	sp, #8
 801b0dc:	af00      	add	r7, sp, #0
 801b0de:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b0e4:	4a04      	ldr	r2, [pc, #16]	@ (801b0f8 <USB_DevDisconnect+0x20>)
 801b0e6:	401a      	ands	r2, r3
 801b0e8:	687b      	ldr	r3, [r7, #4]
 801b0ea:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801b0ec:	2300      	movs	r3, #0
}
 801b0ee:	0018      	movs	r0, r3
 801b0f0:	46bd      	mov	sp, r7
 801b0f2:	b002      	add	sp, #8
 801b0f4:	bd80      	pop	{r7, pc}
 801b0f6:	46c0      	nop			@ (mov r8, r8)
 801b0f8:	ffff7fff 	.word	0xffff7fff

0801b0fc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 801b0fc:	b580      	push	{r7, lr}
 801b0fe:	b084      	sub	sp, #16
 801b100:	af00      	add	r7, sp, #0
 801b102:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b108:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 801b10a:	68fb      	ldr	r3, [r7, #12]
}
 801b10c:	0018      	movs	r0, r3
 801b10e:	46bd      	mov	sp, r7
 801b110:	b004      	add	sp, #16
 801b112:	bd80      	pop	{r7, pc}

0801b114 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801b114:	b580      	push	{r7, lr}
 801b116:	b08a      	sub	sp, #40	@ 0x28
 801b118:	af00      	add	r7, sp, #0
 801b11a:	60f8      	str	r0, [r7, #12]
 801b11c:	60b9      	str	r1, [r7, #8]
 801b11e:	0019      	movs	r1, r3
 801b120:	1dbb      	adds	r3, r7, #6
 801b122:	801a      	strh	r2, [r3, #0]
 801b124:	1d3b      	adds	r3, r7, #4
 801b126:	1c0a      	adds	r2, r1, #0
 801b128:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801b12a:	1d3b      	adds	r3, r7, #4
 801b12c:	881b      	ldrh	r3, [r3, #0]
 801b12e:	3303      	adds	r3, #3
 801b130:	089b      	lsrs	r3, r3, #2
 801b132:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801b134:	2016      	movs	r0, #22
 801b136:	183b      	adds	r3, r7, r0
 801b138:	1d3a      	adds	r2, r7, #4
 801b13a:	8812      	ldrh	r2, [r2, #0]
 801b13c:	2103      	movs	r1, #3
 801b13e:	400a      	ands	r2, r1
 801b140:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801b142:	68bb      	ldr	r3, [r7, #8]
 801b144:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 801b146:	183b      	adds	r3, r7, r0
 801b148:	881b      	ldrh	r3, [r3, #0]
 801b14a:	2b00      	cmp	r3, #0
 801b14c:	d002      	beq.n	801b154 <USB_WritePMA+0x40>
  {
    NbWords--;
 801b14e:	69bb      	ldr	r3, [r7, #24]
 801b150:	3b01      	subs	r3, #1
 801b152:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801b154:	1dbb      	adds	r3, r7, #6
 801b156:	881b      	ldrh	r3, [r3, #0]
 801b158:	4a28      	ldr	r2, [pc, #160]	@ (801b1fc <USB_WritePMA+0xe8>)
 801b15a:	4694      	mov	ip, r2
 801b15c:	4463      	add	r3, ip
 801b15e:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 801b160:	69bb      	ldr	r3, [r7, #24]
 801b162:	623b      	str	r3, [r7, #32]
 801b164:	e01f      	b.n	801b1a6 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 801b166:	693b      	ldr	r3, [r7, #16]
 801b168:	781a      	ldrb	r2, [r3, #0]
 801b16a:	7859      	ldrb	r1, [r3, #1]
 801b16c:	0209      	lsls	r1, r1, #8
 801b16e:	430a      	orrs	r2, r1
 801b170:	7899      	ldrb	r1, [r3, #2]
 801b172:	0409      	lsls	r1, r1, #16
 801b174:	430a      	orrs	r2, r1
 801b176:	78db      	ldrb	r3, [r3, #3]
 801b178:	061b      	lsls	r3, r3, #24
 801b17a:	4313      	orrs	r3, r2
 801b17c:	001a      	movs	r2, r3
 801b17e:	69fb      	ldr	r3, [r7, #28]
 801b180:	601a      	str	r2, [r3, #0]
    pdwVal++;
 801b182:	69fb      	ldr	r3, [r7, #28]
 801b184:	3304      	adds	r3, #4
 801b186:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 801b188:	693b      	ldr	r3, [r7, #16]
 801b18a:	3301      	adds	r3, #1
 801b18c:	613b      	str	r3, [r7, #16]
    pBuf++;
 801b18e:	693b      	ldr	r3, [r7, #16]
 801b190:	3301      	adds	r3, #1
 801b192:	613b      	str	r3, [r7, #16]
    pBuf++;
 801b194:	693b      	ldr	r3, [r7, #16]
 801b196:	3301      	adds	r3, #1
 801b198:	613b      	str	r3, [r7, #16]
    pBuf++;
 801b19a:	693b      	ldr	r3, [r7, #16]
 801b19c:	3301      	adds	r3, #1
 801b19e:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 801b1a0:	6a3b      	ldr	r3, [r7, #32]
 801b1a2:	3b01      	subs	r3, #1
 801b1a4:	623b      	str	r3, [r7, #32]
 801b1a6:	6a3b      	ldr	r3, [r7, #32]
 801b1a8:	2b00      	cmp	r3, #0
 801b1aa:	d1dc      	bne.n	801b166 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 801b1ac:	2316      	movs	r3, #22
 801b1ae:	18fb      	adds	r3, r7, r3
 801b1b0:	881b      	ldrh	r3, [r3, #0]
 801b1b2:	2b00      	cmp	r3, #0
 801b1b4:	d01e      	beq.n	801b1f4 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 801b1b6:	2300      	movs	r3, #0
 801b1b8:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 801b1ba:	693b      	ldr	r3, [r7, #16]
 801b1bc:	781b      	ldrb	r3, [r3, #0]
 801b1be:	001a      	movs	r2, r3
 801b1c0:	6a3b      	ldr	r3, [r7, #32]
 801b1c2:	00db      	lsls	r3, r3, #3
 801b1c4:	409a      	lsls	r2, r3
 801b1c6:	0013      	movs	r3, r2
 801b1c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b1ca:	4313      	orrs	r3, r2
 801b1cc:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 801b1ce:	6a3b      	ldr	r3, [r7, #32]
 801b1d0:	3301      	adds	r3, #1
 801b1d2:	623b      	str	r3, [r7, #32]
      pBuf++;
 801b1d4:	693b      	ldr	r3, [r7, #16]
 801b1d6:	3301      	adds	r3, #1
 801b1d8:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 801b1da:	2116      	movs	r1, #22
 801b1dc:	187b      	adds	r3, r7, r1
 801b1de:	881a      	ldrh	r2, [r3, #0]
 801b1e0:	187b      	adds	r3, r7, r1
 801b1e2:	3a01      	subs	r2, #1
 801b1e4:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801b1e6:	187b      	adds	r3, r7, r1
 801b1e8:	881b      	ldrh	r3, [r3, #0]
 801b1ea:	2b00      	cmp	r3, #0
 801b1ec:	d1e5      	bne.n	801b1ba <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 801b1ee:	69fb      	ldr	r3, [r7, #28]
 801b1f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b1f2:	601a      	str	r2, [r3, #0]
  }
}
 801b1f4:	46c0      	nop			@ (mov r8, r8)
 801b1f6:	46bd      	mov	sp, r7
 801b1f8:	b00a      	add	sp, #40	@ 0x28
 801b1fa:	bd80      	pop	{r7, pc}
 801b1fc:	40009800 	.word	0x40009800

0801b200 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801b200:	b590      	push	{r4, r7, lr}
 801b202:	b08b      	sub	sp, #44	@ 0x2c
 801b204:	af00      	add	r7, sp, #0
 801b206:	60f8      	str	r0, [r7, #12]
 801b208:	60b9      	str	r1, [r7, #8]
 801b20a:	0019      	movs	r1, r3
 801b20c:	1dbb      	adds	r3, r7, #6
 801b20e:	801a      	strh	r2, [r3, #0]
 801b210:	1d3b      	adds	r3, r7, #4
 801b212:	1c0a      	adds	r2, r1, #0
 801b214:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801b216:	1d3b      	adds	r3, r7, #4
 801b218:	881b      	ldrh	r3, [r3, #0]
 801b21a:	3303      	adds	r3, #3
 801b21c:	089b      	lsrs	r3, r3, #2
 801b21e:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801b220:	201a      	movs	r0, #26
 801b222:	183b      	adds	r3, r7, r0
 801b224:	1d3a      	adds	r2, r7, #4
 801b226:	8812      	ldrh	r2, [r2, #0]
 801b228:	2103      	movs	r1, #3
 801b22a:	400a      	ands	r2, r1
 801b22c:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801b22e:	68bb      	ldr	r3, [r7, #8]
 801b230:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801b232:	1dbb      	adds	r3, r7, #6
 801b234:	881b      	ldrh	r3, [r3, #0]
 801b236:	4a39      	ldr	r2, [pc, #228]	@ (801b31c <USB_ReadPMA+0x11c>)
 801b238:	4694      	mov	ip, r2
 801b23a:	4463      	add	r3, ip
 801b23c:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 801b23e:	183b      	adds	r3, r7, r0
 801b240:	881b      	ldrh	r3, [r3, #0]
 801b242:	2b00      	cmp	r3, #0
 801b244:	d002      	beq.n	801b24c <USB_ReadPMA+0x4c>
  {
    NbWords--;
 801b246:	69fb      	ldr	r3, [r7, #28]
 801b248:	3b01      	subs	r3, #1
 801b24a:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 801b24c:	69fb      	ldr	r3, [r7, #28]
 801b24e:	627b      	str	r3, [r7, #36]	@ 0x24
 801b250:	e03c      	b.n	801b2cc <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 801b252:	6a3b      	ldr	r3, [r7, #32]
 801b254:	681a      	ldr	r2, [r3, #0]
 801b256:	697b      	ldr	r3, [r7, #20]
 801b258:	21ff      	movs	r1, #255	@ 0xff
 801b25a:	4011      	ands	r1, r2
 801b25c:	000c      	movs	r4, r1
 801b25e:	7819      	ldrb	r1, [r3, #0]
 801b260:	2000      	movs	r0, #0
 801b262:	4001      	ands	r1, r0
 801b264:	1c08      	adds	r0, r1, #0
 801b266:	1c21      	adds	r1, r4, #0
 801b268:	4301      	orrs	r1, r0
 801b26a:	7019      	strb	r1, [r3, #0]
 801b26c:	0a11      	lsrs	r1, r2, #8
 801b26e:	20ff      	movs	r0, #255	@ 0xff
 801b270:	4001      	ands	r1, r0
 801b272:	000c      	movs	r4, r1
 801b274:	7859      	ldrb	r1, [r3, #1]
 801b276:	2000      	movs	r0, #0
 801b278:	4001      	ands	r1, r0
 801b27a:	1c08      	adds	r0, r1, #0
 801b27c:	1c21      	adds	r1, r4, #0
 801b27e:	4301      	orrs	r1, r0
 801b280:	7059      	strb	r1, [r3, #1]
 801b282:	0c11      	lsrs	r1, r2, #16
 801b284:	20ff      	movs	r0, #255	@ 0xff
 801b286:	4001      	ands	r1, r0
 801b288:	000c      	movs	r4, r1
 801b28a:	7899      	ldrb	r1, [r3, #2]
 801b28c:	2000      	movs	r0, #0
 801b28e:	4001      	ands	r1, r0
 801b290:	1c08      	adds	r0, r1, #0
 801b292:	1c21      	adds	r1, r4, #0
 801b294:	4301      	orrs	r1, r0
 801b296:	7099      	strb	r1, [r3, #2]
 801b298:	0e10      	lsrs	r0, r2, #24
 801b29a:	78da      	ldrb	r2, [r3, #3]
 801b29c:	2100      	movs	r1, #0
 801b29e:	400a      	ands	r2, r1
 801b2a0:	1c11      	adds	r1, r2, #0
 801b2a2:	1c02      	adds	r2, r0, #0
 801b2a4:	430a      	orrs	r2, r1
 801b2a6:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 801b2a8:	6a3b      	ldr	r3, [r7, #32]
 801b2aa:	3304      	adds	r3, #4
 801b2ac:	623b      	str	r3, [r7, #32]
    pBuf++;
 801b2ae:	697b      	ldr	r3, [r7, #20]
 801b2b0:	3301      	adds	r3, #1
 801b2b2:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b2b4:	697b      	ldr	r3, [r7, #20]
 801b2b6:	3301      	adds	r3, #1
 801b2b8:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b2ba:	697b      	ldr	r3, [r7, #20]
 801b2bc:	3301      	adds	r3, #1
 801b2be:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b2c0:	697b      	ldr	r3, [r7, #20]
 801b2c2:	3301      	adds	r3, #1
 801b2c4:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 801b2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2c8:	3b01      	subs	r3, #1
 801b2ca:	627b      	str	r3, [r7, #36]	@ 0x24
 801b2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2ce:	2b00      	cmp	r3, #0
 801b2d0:	d1bf      	bne.n	801b252 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 801b2d2:	231a      	movs	r3, #26
 801b2d4:	18fb      	adds	r3, r7, r3
 801b2d6:	881b      	ldrh	r3, [r3, #0]
 801b2d8:	2b00      	cmp	r3, #0
 801b2da:	d01b      	beq.n	801b314 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 801b2dc:	6a3b      	ldr	r3, [r7, #32]
 801b2de:	681b      	ldr	r3, [r3, #0]
 801b2e0:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 801b2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2e4:	b2db      	uxtb	r3, r3
 801b2e6:	00db      	lsls	r3, r3, #3
 801b2e8:	693a      	ldr	r2, [r7, #16]
 801b2ea:	40da      	lsrs	r2, r3
 801b2ec:	0013      	movs	r3, r2
 801b2ee:	b2da      	uxtb	r2, r3
 801b2f0:	697b      	ldr	r3, [r7, #20]
 801b2f2:	701a      	strb	r2, [r3, #0]
      count++;
 801b2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2f6:	3301      	adds	r3, #1
 801b2f8:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 801b2fa:	697b      	ldr	r3, [r7, #20]
 801b2fc:	3301      	adds	r3, #1
 801b2fe:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 801b300:	211a      	movs	r1, #26
 801b302:	187b      	adds	r3, r7, r1
 801b304:	881a      	ldrh	r2, [r3, #0]
 801b306:	187b      	adds	r3, r7, r1
 801b308:	3a01      	subs	r2, #1
 801b30a:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801b30c:	187b      	adds	r3, r7, r1
 801b30e:	881b      	ldrh	r3, [r3, #0]
 801b310:	2b00      	cmp	r3, #0
 801b312:	d1e6      	bne.n	801b2e2 <USB_ReadPMA+0xe2>
  }
}
 801b314:	46c0      	nop			@ (mov r8, r8)
 801b316:	46bd      	mov	sp, r7
 801b318:	b00b      	add	sp, #44	@ 0x2c
 801b31a:	bd90      	pop	{r4, r7, pc}
 801b31c:	40009800 	.word	0x40009800

0801b320 <_ux_device_stack_alternate_setting_get>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 801b320:	b580      	push	{r7, lr}
 801b322:	b088      	sub	sp, #32
 801b324:	af00      	add	r7, sp, #0
 801b326:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b328:	4b1c      	ldr	r3, [pc, #112]	@ (801b39c <_ux_device_stack_alternate_setting_get+0x7c>)
 801b32a:	681b      	ldr	r3, [r3, #0]
 801b32c:	3324      	adds	r3, #36	@ 0x24
 801b32e:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b330:	69bb      	ldr	r3, [r7, #24]
 801b332:	681b      	ldr	r3, [r3, #0]
 801b334:	2b03      	cmp	r3, #3
 801b336:	d12b      	bne.n	801b390 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801b338:	69bb      	ldr	r3, [r7, #24]
 801b33a:	2290      	movs	r2, #144	@ 0x90
 801b33c:	589b      	ldr	r3, [r3, r2]
 801b33e:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface_ptr != UX_NULL)
 801b340:	e023      	b.n	801b38a <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface_ptr != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b342:	69fb      	ldr	r3, [r7, #28]
 801b344:	7b9b      	ldrb	r3, [r3, #14]
 801b346:	001a      	movs	r2, r3
 801b348:	687b      	ldr	r3, [r7, #4]
 801b34a:	4293      	cmp	r3, r2
 801b34c:	d11a      	bne.n	801b384 <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 801b34e:	69bb      	ldr	r3, [r7, #24]
 801b350:	3318      	adds	r3, #24
 801b352:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b354:	697b      	ldr	r3, [r7, #20]
 801b356:	3320      	adds	r3, #32
 801b358:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b35a:	693b      	ldr	r3, [r7, #16]
 801b35c:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 801b35e:	69fa      	ldr	r2, [r7, #28]
 801b360:	7bd2      	ldrb	r2, [r2, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b362:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 801b364:	693b      	ldr	r3, [r7, #16]
 801b366:	2201      	movs	r2, #1
 801b368:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b36a:	693b      	ldr	r3, [r7, #16]
 801b36c:	2203      	movs	r2, #3
 801b36e:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b370:	693b      	ldr	r3, [r7, #16]
 801b372:	2201      	movs	r2, #1
 801b374:	2101      	movs	r1, #1
 801b376:	0018      	movs	r0, r3
 801b378:	f001 fd4b 	bl	801ce12 <_ux_device_stack_transfer_request>
 801b37c:	0003      	movs	r3, r0
 801b37e:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 801b380:	68fb      	ldr	r3, [r7, #12]
 801b382:	e006      	b.n	801b392 <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b384:	69fb      	ldr	r3, [r7, #28]
 801b386:	699b      	ldr	r3, [r3, #24]
 801b388:	61fb      	str	r3, [r7, #28]
        while (interface_ptr != UX_NULL)
 801b38a:	69fb      	ldr	r3, [r7, #28]
 801b38c:	2b00      	cmp	r3, #0
 801b38e:	d1d8      	bne.n	801b342 <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 801b390:	23ff      	movs	r3, #255	@ 0xff
}
 801b392:	0018      	movs	r0, r3
 801b394:	46bd      	mov	sp, r7
 801b396:	b008      	add	sp, #32
 801b398:	bd80      	pop	{r7, pc}
 801b39a:	46c0      	nop			@ (mov r8, r8)
 801b39c:	20003b20 	.word	0x20003b20

0801b3a0 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 801b3a0:	b590      	push	{r4, r7, lr}
 801b3a2:	b0a5      	sub	sp, #148	@ 0x94
 801b3a4:	af00      	add	r7, sp, #0
 801b3a6:	6078      	str	r0, [r7, #4]
 801b3a8:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b3aa:	4bd8      	ldr	r3, [pc, #864]	@ (801b70c <_ux_device_stack_alternate_setting_set+0x36c>)
 801b3ac:	681b      	ldr	r3, [r3, #0]
 801b3ae:	3324      	adds	r3, #36	@ 0x24
 801b3b0:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801b3b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b3b4:	681b      	ldr	r3, [r3, #0]
 801b3b6:	2b03      	cmp	r3, #3
 801b3b8:	d001      	beq.n	801b3be <_ux_device_stack_alternate_setting_set+0x1e>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801b3ba:	2354      	movs	r3, #84	@ 0x54
 801b3bc:	e222      	b.n	801b804 <_ux_device_stack_alternate_setting_set+0x464>

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 801b3be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b3c0:	2290      	movs	r2, #144	@ 0x90
 801b3c2:	589b      	ldr	r3, [r3, r2]
 801b3c4:	228c      	movs	r2, #140	@ 0x8c
 801b3c6:	18ba      	adds	r2, r7, r2
 801b3c8:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 801b3ca:	e00c      	b.n	801b3e6 <_ux_device_stack_alternate_setting_set+0x46>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b3cc:	218c      	movs	r1, #140	@ 0x8c
 801b3ce:	187b      	adds	r3, r7, r1
 801b3d0:	681b      	ldr	r3, [r3, #0]
 801b3d2:	7b9b      	ldrb	r3, [r3, #14]
 801b3d4:	001a      	movs	r2, r3
 801b3d6:	687b      	ldr	r3, [r7, #4]
 801b3d8:	4293      	cmp	r3, r2
 801b3da:	d00a      	beq.n	801b3f2 <_ux_device_stack_alternate_setting_set+0x52>
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b3dc:	187b      	adds	r3, r7, r1
 801b3de:	681b      	ldr	r3, [r3, #0]
 801b3e0:	699b      	ldr	r3, [r3, #24]
 801b3e2:	187a      	adds	r2, r7, r1
 801b3e4:	6013      	str	r3, [r2, #0]
    while (interface_ptr != UX_NULL)
 801b3e6:	238c      	movs	r3, #140	@ 0x8c
 801b3e8:	18fb      	adds	r3, r7, r3
 801b3ea:	681b      	ldr	r3, [r3, #0]
 801b3ec:	2b00      	cmp	r3, #0
 801b3ee:	d1ed      	bne.n	801b3cc <_ux_device_stack_alternate_setting_set+0x2c>
 801b3f0:	e000      	b.n	801b3f4 <_ux_device_stack_alternate_setting_set+0x54>
            break;
 801b3f2:	46c0      	nop			@ (mov r8, r8)
        interface_ptr = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface_ptr == UX_NULL)
 801b3f4:	238c      	movs	r3, #140	@ 0x8c
 801b3f6:	18fb      	adds	r3, r7, r3
 801b3f8:	681b      	ldr	r3, [r3, #0]
 801b3fa:	2b00      	cmp	r3, #0
 801b3fc:	d106      	bne.n	801b40c <_ux_device_stack_alternate_setting_set+0x6c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801b3fe:	2252      	movs	r2, #82	@ 0x52
 801b400:	2107      	movs	r1, #7
 801b402:	2002      	movs	r0, #2
 801b404:	f001 fdd0 	bl	801cfa8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801b408:	2352      	movs	r3, #82	@ 0x52
 801b40a:	e1fb      	b.n	801b804 <_ux_device_stack_alternate_setting_set+0x464>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b40c:	238c      	movs	r3, #140	@ 0x8c
 801b40e:	18fb      	adds	r3, r7, r3
 801b410:	681b      	ldr	r3, [r3, #0]
 801b412:	7bdb      	ldrb	r3, [r3, #15]
 801b414:	001a      	movs	r2, r3
 801b416:	683b      	ldr	r3, [r7, #0]
 801b418:	4293      	cmp	r3, r2
 801b41a:	d101      	bne.n	801b420 <_ux_device_stack_alternate_setting_set+0x80>
        return(UX_SUCCESS);       
 801b41c:	2300      	movs	r3, #0
 801b41e:	e1f1      	b.n	801b804 <_ux_device_stack_alternate_setting_set+0x464>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801b420:	4bba      	ldr	r3, [pc, #744]	@ (801b70c <_ux_device_stack_alternate_setting_set+0x36c>)
 801b422:	681b      	ldr	r3, [r3, #0]
 801b424:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801b426:	4bb9      	ldr	r3, [pc, #740]	@ (801b70c <_ux_device_stack_alternate_setting_set+0x36c>)
 801b428:	681b      	ldr	r3, [r3, #0]
 801b42a:	22cc      	movs	r2, #204	@ 0xcc
 801b42c:	589b      	ldr	r3, [r3, r2]
 801b42e:	2288      	movs	r2, #136	@ 0x88
 801b430:	18ba      	adds	r2, r7, r2
 801b432:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801b434:	4bb5      	ldr	r3, [pc, #724]	@ (801b70c <_ux_device_stack_alternate_setting_set+0x36c>)
 801b436:	681b      	ldr	r3, [r3, #0]
 801b438:	22d0      	movs	r2, #208	@ 0xd0
 801b43a:	589b      	ldr	r3, [r3, r2]
 801b43c:	2284      	movs	r2, #132	@ 0x84
 801b43e:	18ba      	adds	r2, r7, r2
 801b440:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 801b442:	e1d8      	b.n	801b7f6 <_ux_device_stack_alternate_setting_set+0x456>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801b444:	2088      	movs	r0, #136	@ 0x88
 801b446:	183b      	adds	r3, r7, r0
 801b448:	681b      	ldr	r3, [r3, #0]
 801b44a:	781b      	ldrb	r3, [r3, #0]
 801b44c:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 801b44e:	2167      	movs	r1, #103	@ 0x67
 801b450:	187b      	adds	r3, r7, r1
 801b452:	183a      	adds	r2, r7, r0
 801b454:	6812      	ldr	r2, [r2, #0]
 801b456:	7852      	ldrb	r2, [r2, #1]
 801b458:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801b45a:	187b      	adds	r3, r7, r1
 801b45c:	781b      	ldrb	r3, [r3, #0]
 801b45e:	2b02      	cmp	r3, #2
 801b460:	d000      	beq.n	801b464 <_ux_device_stack_alternate_setting_set+0xc4>
 801b462:	e1ba      	b.n	801b7da <_ux_device_stack_alternate_setting_set+0x43a>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 801b464:	2444      	movs	r4, #68	@ 0x44
 801b466:	193b      	adds	r3, r7, r4
 801b468:	49a9      	ldr	r1, [pc, #676]	@ (801b710 <_ux_device_stack_alternate_setting_set+0x370>)
 801b46a:	183a      	adds	r2, r7, r0
 801b46c:	6810      	ldr	r0, [r2, #0]
 801b46e:	2208      	movs	r2, #8
 801b470:	f001 fe6e 	bl	801d150 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 801b474:	0020      	movs	r0, r4
 801b476:	183b      	adds	r3, r7, r0
 801b478:	795b      	ldrb	r3, [r3, #5]
 801b47a:	0019      	movs	r1, r3
 801b47c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b47e:	2280      	movs	r2, #128	@ 0x80
 801b480:	589b      	ldr	r3, [r3, r2]
 801b482:	4299      	cmp	r1, r3
 801b484:	d000      	beq.n	801b488 <_ux_device_stack_alternate_setting_set+0xe8>
 801b486:	e1a8      	b.n	801b7da <_ux_device_stack_alternate_setting_set+0x43a>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 801b488:	183b      	adds	r3, r7, r0
 801b48a:	885b      	ldrh	r3, [r3, #2]
 801b48c:	2284      	movs	r2, #132	@ 0x84
 801b48e:	18ba      	adds	r2, r7, r2
 801b490:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 801b492:	e19b      	b.n	801b7cc <_ux_device_stack_alternate_setting_set+0x42c>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 801b494:	2088      	movs	r0, #136	@ 0x88
 801b496:	183b      	adds	r3, r7, r0
 801b498:	681b      	ldr	r3, [r3, #0]
 801b49a:	781b      	ldrb	r3, [r3, #0]
 801b49c:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 801b49e:	2167      	movs	r1, #103	@ 0x67
 801b4a0:	187b      	adds	r3, r7, r1
 801b4a2:	183a      	adds	r2, r7, r0
 801b4a4:	6812      	ldr	r2, [r2, #0]
 801b4a6:	7852      	ldrb	r2, [r2, #1]
 801b4a8:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801b4aa:	187b      	adds	r3, r7, r1
 801b4ac:	781b      	ldrb	r3, [r3, #0]
 801b4ae:	2b04      	cmp	r3, #4
 801b4b0:	d000      	beq.n	801b4b4 <_ux_device_stack_alternate_setting_set+0x114>
 801b4b2:	e17d      	b.n	801b7b0 <_ux_device_stack_alternate_setting_set+0x410>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 801b4b4:	2438      	movs	r4, #56	@ 0x38
 801b4b6:	193b      	adds	r3, r7, r4
 801b4b8:	4996      	ldr	r1, [pc, #600]	@ (801b714 <_ux_device_stack_alternate_setting_set+0x374>)
 801b4ba:	183a      	adds	r2, r7, r0
 801b4bc:	6810      	ldr	r0, [r2, #0]
 801b4be:	2209      	movs	r2, #9
 801b4c0:	f001 fe46 	bl	801d150 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b4c4:	193b      	adds	r3, r7, r4
 801b4c6:	789b      	ldrb	r3, [r3, #2]
 801b4c8:	001a      	movs	r2, r3
 801b4ca:	687b      	ldr	r3, [r7, #4]
 801b4cc:	4293      	cmp	r3, r2
 801b4ce:	d000      	beq.n	801b4d2 <_ux_device_stack_alternate_setting_set+0x132>
 801b4d0:	e16e      	b.n	801b7b0 <_ux_device_stack_alternate_setting_set+0x410>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b4d2:	193b      	adds	r3, r7, r4
 801b4d4:	78db      	ldrb	r3, [r3, #3]
 801b4d6:	001a      	movs	r2, r3
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b4d8:	683b      	ldr	r3, [r7, #0]
 801b4da:	4293      	cmp	r3, r2
 801b4dc:	d000      	beq.n	801b4e0 <_ux_device_stack_alternate_setting_set+0x140>
 801b4de:	e167      	b.n	801b7b0 <_ux_device_stack_alternate_setting_set+0x410>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801b4e0:	238c      	movs	r3, #140	@ 0x8c
 801b4e2:	18fb      	adds	r3, r7, r3
 801b4e4:	681b      	ldr	r3, [r3, #0]
 801b4e6:	69db      	ldr	r3, [r3, #28]
 801b4e8:	2280      	movs	r2, #128	@ 0x80
 801b4ea:	18ba      	adds	r2, r7, r2
 801b4ec:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801b4ee:	e029      	b.n	801b544 <_ux_device_stack_alternate_setting_set+0x1a4>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 801b4f0:	2480      	movs	r4, #128	@ 0x80
 801b4f2:	193b      	adds	r3, r7, r4
 801b4f4:	681b      	ldr	r3, [r3, #0]
 801b4f6:	2126      	movs	r1, #38	@ 0x26
 801b4f8:	0018      	movs	r0, r3
 801b4fa:	f001 fc77 	bl	801cdec <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801b4fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b500:	699b      	ldr	r3, [r3, #24]
 801b502:	193a      	adds	r2, r7, r4
 801b504:	6812      	ldr	r2, [r2, #0]
 801b506:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801b508:	210f      	movs	r1, #15
 801b50a:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801b50c:	193b      	adds	r3, r7, r4
 801b50e:	681b      	ldr	r3, [r3, #0]
 801b510:	695b      	ldr	r3, [r3, #20]
 801b512:	653b      	str	r3, [r7, #80]	@ 0x50
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801b514:	0021      	movs	r1, r4
 801b516:	187b      	adds	r3, r7, r1
 801b518:	681b      	ldr	r3, [r3, #0]
 801b51a:	2200      	movs	r2, #0
 801b51c:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 801b51e:	187b      	adds	r3, r7, r1
 801b520:	681b      	ldr	r3, [r3, #0]
 801b522:	2200      	movs	r2, #0
 801b524:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801b526:	187b      	adds	r3, r7, r1
 801b528:	681b      	ldr	r3, [r3, #0]
 801b52a:	2200      	movs	r2, #0
 801b52c:	615a      	str	r2, [r3, #20]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801b52e:	187b      	adds	r3, r7, r1
 801b530:	681b      	ldr	r3, [r3, #0]
 801b532:	2200      	movs	r2, #0
 801b534:	619a      	str	r2, [r3, #24]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801b536:	187b      	adds	r3, r7, r1
 801b538:	681b      	ldr	r3, [r3, #0]
 801b53a:	2200      	movs	r2, #0
 801b53c:	61da      	str	r2, [r3, #28]
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 801b53e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b540:	187a      	adds	r2, r7, r1
 801b542:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801b544:	2380      	movs	r3, #128	@ 0x80
 801b546:	18fb      	adds	r3, r7, r3
 801b548:	681b      	ldr	r3, [r3, #0]
 801b54a:	2b00      	cmp	r3, #0
 801b54c:	d1d0      	bne.n	801b4f0 <_ux_device_stack_alternate_setting_set+0x150>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 801b54e:	238c      	movs	r3, #140	@ 0x8c
 801b550:	18fb      	adds	r3, r7, r3
 801b552:	681b      	ldr	r3, [r3, #0]
 801b554:	2200      	movs	r2, #0
 801b556:	61da      	str	r2, [r3, #28]

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 801b558:	2188      	movs	r1, #136	@ 0x88
 801b55a:	187b      	adds	r3, r7, r1
 801b55c:	681b      	ldr	r3, [r3, #0]
 801b55e:	781b      	ldrb	r3, [r3, #0]
 801b560:	001a      	movs	r2, r3
 801b562:	2084      	movs	r0, #132	@ 0x84
 801b564:	183b      	adds	r3, r7, r0
 801b566:	681b      	ldr	r3, [r3, #0]
 801b568:	1a9b      	subs	r3, r3, r2
 801b56a:	183a      	adds	r2, r7, r0
 801b56c:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 801b56e:	187b      	adds	r3, r7, r1
 801b570:	681b      	ldr	r3, [r3, #0]
 801b572:	781b      	ldrb	r3, [r3, #0]
 801b574:	001a      	movs	r2, r3
 801b576:	187b      	adds	r3, r7, r1
 801b578:	681b      	ldr	r3, [r3, #0]
 801b57a:	189b      	adds	r3, r3, r2
 801b57c:	187a      	adds	r2, r7, r1
 801b57e:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 801b580:	e0db      	b.n	801b73a <_ux_device_stack_alternate_setting_set+0x39a>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 801b582:	2288      	movs	r2, #136	@ 0x88
 801b584:	18bb      	adds	r3, r7, r2
 801b586:	681b      	ldr	r3, [r3, #0]
 801b588:	781b      	ldrb	r3, [r3, #0]
 801b58a:	66bb      	str	r3, [r7, #104]	@ 0x68
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 801b58c:	2167      	movs	r1, #103	@ 0x67
 801b58e:	187b      	adds	r3, r7, r1
 801b590:	18ba      	adds	r2, r7, r2
 801b592:	6812      	ldr	r2, [r2, #0]
 801b594:	7852      	ldrb	r2, [r2, #1]
 801b596:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 801b598:	187b      	adds	r3, r7, r1
 801b59a:	781b      	ldrb	r3, [r3, #0]
 801b59c:	2b05      	cmp	r3, #5
 801b59e:	d008      	beq.n	801b5b2 <_ux_device_stack_alternate_setting_set+0x212>
 801b5a0:	dd00      	ble.n	801b5a4 <_ux_device_stack_alternate_setting_set+0x204>
 801b5a2:	e0bb      	b.n	801b71c <_ux_device_stack_alternate_setting_set+0x37c>
 801b5a4:	2b02      	cmp	r3, #2
 801b5a6:	d100      	bne.n	801b5aa <_ux_device_stack_alternate_setting_set+0x20a>
 801b5a8:	e0ab      	b.n	801b702 <_ux_device_stack_alternate_setting_set+0x362>
 801b5aa:	2b04      	cmp	r3, #4
 801b5ac:	d100      	bne.n	801b5b0 <_ux_device_stack_alternate_setting_set+0x210>
 801b5ae:	e0a8      	b.n	801b702 <_ux_device_stack_alternate_setting_set+0x362>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 801b5b0:	e0b4      	b.n	801b71c <_ux_device_stack_alternate_setting_set+0x37c>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801b5b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b5b4:	229c      	movs	r2, #156	@ 0x9c
 801b5b6:	589b      	ldr	r3, [r3, r2]
 801b5b8:	2280      	movs	r2, #128	@ 0x80
 801b5ba:	18ba      	adds	r2, r7, r2
 801b5bc:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801b5be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b5c0:	22a0      	movs	r2, #160	@ 0xa0
 801b5c2:	589b      	ldr	r3, [r3, r2]
 801b5c4:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801b5c6:	e013      	b.n	801b5f0 <_ux_device_stack_alternate_setting_set+0x250>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801b5c8:	2280      	movs	r2, #128	@ 0x80
 801b5ca:	18bb      	adds	r3, r7, r2
 801b5cc:	681b      	ldr	r3, [r3, #0]
 801b5ce:	681b      	ldr	r3, [r3, #0]
 801b5d0:	2b00      	cmp	r3, #0
 801b5d2:	d104      	bne.n	801b5de <_ux_device_stack_alternate_setting_set+0x23e>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 801b5d4:	18bb      	adds	r3, r7, r2
 801b5d6:	681b      	ldr	r3, [r3, #0]
 801b5d8:	2201      	movs	r2, #1
 801b5da:	601a      	str	r2, [r3, #0]
                                            break;
 801b5dc:	e00b      	b.n	801b5f6 <_ux_device_stack_alternate_setting_set+0x256>
                                        endpoint++;
 801b5de:	2280      	movs	r2, #128	@ 0x80
 801b5e0:	18bb      	adds	r3, r7, r2
 801b5e2:	681b      	ldr	r3, [r3, #0]
 801b5e4:	3368      	adds	r3, #104	@ 0x68
 801b5e6:	18ba      	adds	r2, r7, r2
 801b5e8:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801b5ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b5ec:	3b01      	subs	r3, #1
 801b5ee:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801b5f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b5f2:	2b00      	cmp	r3, #0
 801b5f4:	d1e8      	bne.n	801b5c8 <_ux_device_stack_alternate_setting_set+0x228>
                                    if (endpoints_pool_number == 0)
 801b5f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b5f8:	2b00      	cmp	r3, #0
 801b5fa:	d101      	bne.n	801b600 <_ux_device_stack_alternate_setting_set+0x260>
                                        return(UX_MEMORY_INSUFFICIENT);
 801b5fc:	2312      	movs	r3, #18
 801b5fe:	e101      	b.n	801b804 <_ux_device_stack_alternate_setting_set+0x464>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801b600:	2480      	movs	r4, #128	@ 0x80
 801b602:	193b      	adds	r3, r7, r4
 801b604:	681b      	ldr	r3, [r3, #0]
 801b606:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801b608:	4943      	ldr	r1, [pc, #268]	@ (801b718 <_ux_device_stack_alternate_setting_set+0x378>)
 801b60a:	2288      	movs	r2, #136	@ 0x88
 801b60c:	18ba      	adds	r2, r7, r2
 801b60e:	6810      	ldr	r0, [r2, #0]
 801b610:	2206      	movs	r2, #6
 801b612:	f001 fd9d 	bl	801d150 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b616:	0021      	movs	r1, r4
 801b618:	187b      	adds	r3, r7, r1
 801b61a:	681b      	ldr	r3, [r3, #0]
 801b61c:	3320      	adds	r3, #32
 801b61e:	65bb      	str	r3, [r7, #88]	@ 0x58
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801b620:	187b      	adds	r3, r7, r1
 801b622:	681b      	ldr	r3, [r3, #0]
 801b624:	8a1b      	ldrh	r3, [r3, #16]
                                    max_transfer_length =
 801b626:	055b      	lsls	r3, r3, #21
 801b628:	0d5b      	lsrs	r3, r3, #21
 801b62a:	677b      	str	r3, [r7, #116]	@ 0x74
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801b62c:	4b37      	ldr	r3, [pc, #220]	@ (801b70c <_ux_device_stack_alternate_setting_set+0x36c>)
 801b62e:	681a      	ldr	r2, [r3, #0]
 801b630:	23a0      	movs	r3, #160	@ 0xa0
 801b632:	005b      	lsls	r3, r3, #1
 801b634:	58d3      	ldr	r3, [r2, r3]
 801b636:	2b02      	cmp	r3, #2
 801b638:	d11b      	bne.n	801b672 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801b63a:	187b      	adds	r3, r7, r1
 801b63c:	681b      	ldr	r3, [r3, #0]
 801b63e:	7bdb      	ldrb	r3, [r3, #15]
 801b640:	001a      	movs	r2, r3
 801b642:	2301      	movs	r3, #1
 801b644:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801b646:	d014      	beq.n	801b672 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801b648:	187b      	adds	r3, r7, r1
 801b64a:	681b      	ldr	r3, [r3, #0]
 801b64c:	8a1b      	ldrh	r3, [r3, #16]
 801b64e:	001a      	movs	r2, r3
 801b650:	23c0      	movs	r3, #192	@ 0xc0
 801b652:	015b      	lsls	r3, r3, #5
 801b654:	4013      	ands	r3, r2
 801b656:	657b      	str	r3, [r7, #84]	@ 0x54
                                        if (n_trans)
 801b658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b65a:	2b00      	cmp	r3, #0
 801b65c:	d009      	beq.n	801b672 <_ux_device_stack_alternate_setting_set+0x2d2>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801b65e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b660:	0adb      	lsrs	r3, r3, #11
 801b662:	657b      	str	r3, [r7, #84]	@ 0x54
                                            n_trans ++;
 801b664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b666:	3301      	adds	r3, #1
 801b668:	657b      	str	r3, [r7, #84]	@ 0x54
                                            max_transfer_length *= n_trans;
 801b66a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801b66c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b66e:	4353      	muls	r3, r2
 801b670:	677b      	str	r3, [r7, #116]	@ 0x74
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801b672:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b674:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801b676:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801b678:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b67a:	2480      	movs	r4, #128	@ 0x80
 801b67c:	193a      	adds	r2, r7, r4
 801b67e:	6812      	ldr	r2, [r2, #0]
 801b680:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801b682:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b684:	2201      	movs	r2, #1
 801b686:	4252      	negs	r2, r2
 801b688:	635a      	str	r2, [r3, #52]	@ 0x34
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 801b68a:	193b      	adds	r3, r7, r4
 801b68c:	681b      	ldr	r3, [r3, #0]
 801b68e:	228c      	movs	r2, #140	@ 0x8c
 801b690:	18ba      	adds	r2, r7, r2
 801b692:	6812      	ldr	r2, [r2, #0]
 801b694:	619a      	str	r2, [r3, #24]
                                    endpoint -> ux_slave_endpoint_device =  device;
 801b696:	193b      	adds	r3, r7, r4
 801b698:	681b      	ldr	r3, [r3, #0]
 801b69a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801b69c:	61da      	str	r2, [r3, #28]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801b69e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b6a0:	699b      	ldr	r3, [r3, #24]
 801b6a2:	193a      	adds	r2, r7, r4
 801b6a4:	6812      	ldr	r2, [r2, #0]
 801b6a6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801b6a8:	210e      	movs	r1, #14
 801b6aa:	4798      	blx	r3
 801b6ac:	0003      	movs	r3, r0
 801b6ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                    if (status != UX_SUCCESS)
 801b6b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b6b2:	2b00      	cmp	r3, #0
 801b6b4:	d005      	beq.n	801b6c2 <_ux_device_stack_alternate_setting_set+0x322>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801b6b6:	193b      	adds	r3, r7, r4
 801b6b8:	681b      	ldr	r3, [r3, #0]
 801b6ba:	2200      	movs	r2, #0
 801b6bc:	601a      	str	r2, [r3, #0]
                                        return(status);
 801b6be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b6c0:	e0a0      	b.n	801b804 <_ux_device_stack_alternate_setting_set+0x464>
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801b6c2:	228c      	movs	r2, #140	@ 0x8c
 801b6c4:	18bb      	adds	r3, r7, r2
 801b6c6:	681b      	ldr	r3, [r3, #0]
 801b6c8:	69db      	ldr	r3, [r3, #28]
 801b6ca:	2b00      	cmp	r3, #0
 801b6cc:	d106      	bne.n	801b6dc <_ux_device_stack_alternate_setting_set+0x33c>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801b6ce:	18bb      	adds	r3, r7, r2
 801b6d0:	681b      	ldr	r3, [r3, #0]
 801b6d2:	2280      	movs	r2, #128	@ 0x80
 801b6d4:	18ba      	adds	r2, r7, r2
 801b6d6:	6812      	ldr	r2, [r2, #0]
 801b6d8:	61da      	str	r2, [r3, #28]
                                    break;
 801b6da:	e020      	b.n	801b71e <_ux_device_stack_alternate_setting_set+0x37e>
                                        endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801b6dc:	238c      	movs	r3, #140	@ 0x8c
 801b6de:	18fb      	adds	r3, r7, r3
 801b6e0:	681b      	ldr	r3, [r3, #0]
 801b6e2:	69db      	ldr	r3, [r3, #28]
 801b6e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801b6e6:	e002      	b.n	801b6ee <_ux_device_stack_alternate_setting_set+0x34e>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801b6e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b6ea:	695b      	ldr	r3, [r3, #20]
 801b6ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801b6ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b6f0:	695b      	ldr	r3, [r3, #20]
 801b6f2:	2b00      	cmp	r3, #0
 801b6f4:	d1f8      	bne.n	801b6e8 <_ux_device_stack_alternate_setting_set+0x348>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801b6f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b6f8:	2280      	movs	r2, #128	@ 0x80
 801b6fa:	18ba      	adds	r2, r7, r2
 801b6fc:	6812      	ldr	r2, [r2, #0]
 801b6fe:	615a      	str	r2, [r3, #20]
                                    break;
 801b700:	e00d      	b.n	801b71e <_ux_device_stack_alternate_setting_set+0x37e>
                                    device_framework_length =  descriptor_length;
 801b702:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b704:	2284      	movs	r2, #132	@ 0x84
 801b706:	18ba      	adds	r2, r7, r2
 801b708:	6013      	str	r3, [r2, #0]
                                    break;
 801b70a:	e008      	b.n	801b71e <_ux_device_stack_alternate_setting_set+0x37e>
 801b70c:	20003b20 	.word	0x20003b20
 801b710:	20000058 	.word	0x20000058
 801b714:	20000060 	.word	0x20000060
 801b718:	20000040 	.word	0x20000040
                                    break;
 801b71c:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 801b71e:	2184      	movs	r1, #132	@ 0x84
 801b720:	187b      	adds	r3, r7, r1
 801b722:	681a      	ldr	r2, [r3, #0]
 801b724:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b726:	1ad3      	subs	r3, r2, r3
 801b728:	187a      	adds	r2, r7, r1
 801b72a:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 801b72c:	2188      	movs	r1, #136	@ 0x88
 801b72e:	187b      	adds	r3, r7, r1
 801b730:	681a      	ldr	r2, [r3, #0]
 801b732:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b734:	18d3      	adds	r3, r2, r3
 801b736:	187a      	adds	r2, r7, r1
 801b738:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801b73a:	2384      	movs	r3, #132	@ 0x84
 801b73c:	18fb      	adds	r3, r7, r3
 801b73e:	681b      	ldr	r3, [r3, #0]
 801b740:	2b00      	cmp	r3, #0
 801b742:	d000      	beq.n	801b746 <_ux_device_stack_alternate_setting_set+0x3a6>
 801b744:	e71d      	b.n	801b582 <_ux_device_stack_alternate_setting_set+0x1e2>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 801b746:	248c      	movs	r4, #140	@ 0x8c
 801b748:	193b      	adds	r3, r7, r4
 801b74a:	681b      	ldr	r3, [r3, #0]
 801b74c:	330c      	adds	r3, #12
 801b74e:	2238      	movs	r2, #56	@ 0x38
 801b750:	18b9      	adds	r1, r7, r2
 801b752:	220c      	movs	r2, #12
 801b754:	0018      	movs	r0, r3
 801b756:	f001 ffa5 	bl	801d6a4 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801b75a:	4b2c      	ldr	r3, [pc, #176]	@ (801b80c <_ux_device_stack_alternate_setting_set+0x46c>)
 801b75c:	681b      	ldr	r3, [r3, #0]
 801b75e:	193a      	adds	r2, r7, r4
 801b760:	6812      	ldr	r2, [r2, #0]
 801b762:	7b92      	ldrb	r2, [r2, #14]
 801b764:	3240      	adds	r2, #64	@ 0x40
 801b766:	0092      	lsls	r2, r2, #2
 801b768:	58d3      	ldr	r3, [r2, r3]
 801b76a:	663b      	str	r3, [r7, #96]	@ 0x60

                            /* Check if class driver is available. */
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 801b76c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b76e:	2b00      	cmp	r3, #0
 801b770:	d003      	beq.n	801b77a <_ux_device_stack_alternate_setting_set+0x3da>
 801b772:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b776:	2b00      	cmp	r3, #0
 801b778:	d101      	bne.n	801b77e <_ux_device_stack_alternate_setting_set+0x3de>
                            {

                                return (UX_NO_CLASS_MATCH);
 801b77a:	2357      	movs	r3, #87	@ 0x57
 801b77c:	e042      	b.n	801b804 <_ux_device_stack_alternate_setting_set+0x464>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801b77e:	210c      	movs	r1, #12
 801b780:	187b      	adds	r3, r7, r1
 801b782:	2206      	movs	r2, #6
 801b784:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 801b786:	187b      	adds	r3, r7, r1
 801b788:	208c      	movs	r0, #140	@ 0x8c
 801b78a:	183a      	adds	r2, r7, r0
 801b78c:	6812      	ldr	r2, [r2, #0]
 801b78e:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801b790:	187b      	adds	r3, r7, r1
 801b792:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801b794:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 801b796:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b798:	183a      	adds	r2, r7, r0
 801b79a:	6812      	ldr	r2, [r2, #0]
 801b79c:	661a      	str	r2, [r3, #96]	@ 0x60
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801b79e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b7a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b7a2:	187a      	adds	r2, r7, r1
 801b7a4:	0010      	movs	r0, r2
 801b7a6:	4798      	blx	r3
 801b7a8:	0003      	movs	r3, r0
 801b7aa:	65fb      	str	r3, [r7, #92]	@ 0x5c

                            /* We are done here.  */
                            return(status); 
 801b7ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b7ae:	e029      	b.n	801b804 <_ux_device_stack_alternate_setting_set+0x464>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 801b7b0:	2184      	movs	r1, #132	@ 0x84
 801b7b2:	187b      	adds	r3, r7, r1
 801b7b4:	681a      	ldr	r2, [r3, #0]
 801b7b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b7b8:	1ad3      	subs	r3, r2, r3
 801b7ba:	187a      	adds	r2, r7, r1
 801b7bc:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 801b7be:	2188      	movs	r1, #136	@ 0x88
 801b7c0:	187b      	adds	r3, r7, r1
 801b7c2:	681a      	ldr	r2, [r3, #0]
 801b7c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b7c6:	18d3      	adds	r3, r2, r3
 801b7c8:	187a      	adds	r2, r7, r1
 801b7ca:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 801b7cc:	2384      	movs	r3, #132	@ 0x84
 801b7ce:	18fb      	adds	r3, r7, r3
 801b7d0:	681b      	ldr	r3, [r3, #0]
 801b7d2:	2b00      	cmp	r3, #0
 801b7d4:	d000      	beq.n	801b7d8 <_ux_device_stack_alternate_setting_set+0x438>
 801b7d6:	e65d      	b.n	801b494 <_ux_device_stack_alternate_setting_set+0xf4>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801b7d8:	e013      	b.n	801b802 <_ux_device_stack_alternate_setting_set+0x462>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801b7da:	2184      	movs	r1, #132	@ 0x84
 801b7dc:	187b      	adds	r3, r7, r1
 801b7de:	681a      	ldr	r2, [r3, #0]
 801b7e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b7e2:	1ad3      	subs	r3, r2, r3
 801b7e4:	187a      	adds	r2, r7, r1
 801b7e6:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801b7e8:	2188      	movs	r1, #136	@ 0x88
 801b7ea:	187b      	adds	r3, r7, r1
 801b7ec:	681a      	ldr	r2, [r3, #0]
 801b7ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b7f0:	18d3      	adds	r3, r2, r3
 801b7f2:	187a      	adds	r2, r7, r1
 801b7f4:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801b7f6:	2384      	movs	r3, #132	@ 0x84
 801b7f8:	18fb      	adds	r3, r7, r3
 801b7fa:	681b      	ldr	r3, [r3, #0]
 801b7fc:	2b00      	cmp	r3, #0
 801b7fe:	d000      	beq.n	801b802 <_ux_device_stack_alternate_setting_set+0x462>
 801b800:	e620      	b.n	801b444 <_ux_device_stack_alternate_setting_set+0xa4>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 801b802:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 801b804:	0018      	movs	r0, r3
 801b806:	46bd      	mov	sp, r7
 801b808:	b025      	add	sp, #148	@ 0x94
 801b80a:	bd90      	pop	{r4, r7, pc}
 801b80c:	20003b20 	.word	0x20003b20

0801b810 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801b810:	b580      	push	{r7, lr}
 801b812:	b092      	sub	sp, #72	@ 0x48
 801b814:	af00      	add	r7, sp, #0
 801b816:	60f8      	str	r0, [r7, #12]
 801b818:	60b9      	str	r1, [r7, #8]
 801b81a:	607a      	str	r2, [r7, #4]
 801b81c:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 801b81e:	2300      	movs	r3, #0
 801b820:	613b      	str	r3, [r7, #16]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 801b822:	2310      	movs	r3, #16
 801b824:	18f9      	adds	r1, r7, r3
 801b826:	68fb      	ldr	r3, [r7, #12]
 801b828:	223f      	movs	r2, #63	@ 0x3f
 801b82a:	0018      	movs	r0, r3
 801b82c:	f001 fff2 	bl	801d814 <_ux_utility_string_length_check>
 801b830:	0003      	movs	r3, r0
 801b832:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 801b834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b836:	2b00      	cmp	r3, #0
 801b838:	d001      	beq.n	801b83e <_ux_device_stack_class_register+0x2e>
        return(status);
 801b83a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b83c:	e036      	b.n	801b8ac <_ux_device_stack_class_register+0x9c>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801b83e:	4b1d      	ldr	r3, [pc, #116]	@ (801b8b4 <_ux_device_stack_class_register+0xa4>)
 801b840:	681b      	ldr	r3, [r3, #0]
 801b842:	22fc      	movs	r2, #252	@ 0xfc
 801b844:	589b      	ldr	r3, [r3, r2]
 801b846:	643b      	str	r3, [r7, #64]	@ 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801b848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b84a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b84c:	2b00      	cmp	r3, #0
 801b84e:	d12c      	bne.n	801b8aa <_ux_device_stack_class_register+0x9a>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 801b850:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 801b852:	693b      	ldr	r3, [r7, #16]
 801b854:	1c5a      	adds	r2, r3, #1
 801b856:	68fb      	ldr	r3, [r7, #12]
 801b858:	0019      	movs	r1, r3
 801b85a:	f001 ff23 	bl	801d6a4 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 801b85e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b860:	68ba      	ldr	r2, [r7, #8]
 801b862:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 801b864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b866:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801b868:	655a      	str	r2, [r3, #84]	@ 0x54
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 801b86a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b86c:	687a      	ldr	r2, [r7, #4]
 801b86e:	65da      	str	r2, [r3, #92]	@ 0x5c
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 801b870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b872:	683a      	ldr	r2, [r7, #0]
 801b874:	659a      	str	r2, [r3, #88]	@ 0x58
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 801b876:	2114      	movs	r1, #20
 801b878:	187b      	adds	r3, r7, r1
 801b87a:	2205      	movs	r2, #5
 801b87c:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 801b87e:	187b      	adds	r3, r7, r1
 801b880:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801b882:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 801b884:	187b      	adds	r3, r7, r1
 801b886:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801b888:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 801b88a:	187a      	adds	r2, r7, r1
 801b88c:	68bb      	ldr	r3, [r7, #8]
 801b88e:	0010      	movs	r0, r2
 801b890:	4798      	blx	r3
 801b892:	0003      	movs	r3, r0
 801b894:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 801b896:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b898:	2b00      	cmp	r3, #0
 801b89a:	d001      	beq.n	801b8a0 <_ux_device_stack_class_register+0x90>
                return(status);
 801b89c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b89e:	e005      	b.n	801b8ac <_ux_device_stack_class_register+0x9c>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 801b8a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b8a2:	2201      	movs	r2, #1
 801b8a4:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801b8a6:	2300      	movs	r3, #0
 801b8a8:	e000      	b.n	801b8ac <_ux_device_stack_class_register+0x9c>
        class_inst ++;
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801b8aa:	2312      	movs	r3, #18
}
 801b8ac:	0018      	movs	r0, r3
 801b8ae:	46bd      	mov	sp, r7
 801b8b0:	b012      	add	sp, #72	@ 0x48
 801b8b2:	bd80      	pop	{r7, pc}
 801b8b4:	20003b20 	.word	0x20003b20

0801b8b8 <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801b8b8:	b580      	push	{r7, lr}
 801b8ba:	b08a      	sub	sp, #40	@ 0x28
 801b8bc:	af00      	add	r7, sp, #0
 801b8be:	60f8      	str	r0, [r7, #12]
 801b8c0:	60b9      	str	r1, [r7, #8]
 801b8c2:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b8c4:	4b2b      	ldr	r3, [pc, #172]	@ (801b974 <_ux_device_stack_clear_feature+0xbc>)
 801b8c6:	681b      	ldr	r3, [r3, #0]
 801b8c8:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b8ca:	4b2a      	ldr	r3, [pc, #168]	@ (801b974 <_ux_device_stack_clear_feature+0xbc>)
 801b8cc:	681b      	ldr	r3, [r3, #0]
 801b8ce:	3324      	adds	r3, #36	@ 0x24
 801b8d0:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801b8d2:	69bb      	ldr	r3, [r7, #24]
 801b8d4:	3318      	adds	r3, #24
 801b8d6:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801b8d8:	68fb      	ldr	r3, [r7, #12]
 801b8da:	2203      	movs	r2, #3
 801b8dc:	4013      	ands	r3, r2
 801b8de:	d002      	beq.n	801b8e6 <_ux_device_stack_clear_feature+0x2e>
 801b8e0:	2b02      	cmp	r3, #2
 801b8e2:	d013      	beq.n	801b90c <_ux_device_stack_clear_feature+0x54>
 801b8e4:	e038      	b.n	801b958 <_ux_device_stack_clear_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801b8e6:	68bb      	ldr	r3, [r7, #8]
 801b8e8:	2b01      	cmp	r3, #1
 801b8ea:	d13d      	bne.n	801b968 <_ux_device_stack_clear_feature+0xb0>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801b8ec:	4b21      	ldr	r3, [pc, #132]	@ (801b974 <_ux_device_stack_clear_feature+0xbc>)
 801b8ee:	681a      	ldr	r2, [r3, #0]
 801b8f0:	23a4      	movs	r3, #164	@ 0xa4
 801b8f2:	005b      	lsls	r3, r3, #1
 801b8f4:	58d3      	ldr	r3, [r2, r3]
 801b8f6:	2b00      	cmp	r3, #0
 801b8f8:	d006      	beq.n	801b908 <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801b8fa:	4b1e      	ldr	r3, [pc, #120]	@ (801b974 <_ux_device_stack_clear_feature+0xbc>)
 801b8fc:	681a      	ldr	r2, [r3, #0]
 801b8fe:	23a6      	movs	r3, #166	@ 0xa6
 801b900:	005b      	lsls	r3, r3, #1
 801b902:	2100      	movs	r1, #0
 801b904:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801b906:	e02f      	b.n	801b968 <_ux_device_stack_clear_feature+0xb0>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801b908:	2354      	movs	r3, #84	@ 0x54
 801b90a:	e02f      	b.n	801b96c <_ux_device_stack_clear_feature+0xb4>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801b90c:	69bb      	ldr	r3, [r7, #24]
 801b90e:	2290      	movs	r2, #144	@ 0x90
 801b910:	589b      	ldr	r3, [r3, r2]
 801b912:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 801b914:	e01d      	b.n	801b952 <_ux_device_stack_clear_feature+0x9a>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801b916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b918:	69db      	ldr	r3, [r3, #28]
 801b91a:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801b91c:	e013      	b.n	801b946 <_ux_device_stack_clear_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801b91e:	6a3b      	ldr	r3, [r7, #32]
 801b920:	7b9b      	ldrb	r3, [r3, #14]
 801b922:	001a      	movs	r2, r3
 801b924:	687b      	ldr	r3, [r7, #4]
 801b926:	4293      	cmp	r3, r2
 801b928:	d10a      	bne.n	801b940 <_ux_device_stack_clear_feature+0x88>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801b92a:	69fb      	ldr	r3, [r7, #28]
 801b92c:	699b      	ldr	r3, [r3, #24]
 801b92e:	6a3a      	ldr	r2, [r7, #32]
 801b930:	69f8      	ldr	r0, [r7, #28]
 801b932:	2110      	movs	r1, #16
 801b934:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801b936:	6a3b      	ldr	r3, [r7, #32]
 801b938:	2200      	movs	r2, #0
 801b93a:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801b93c:	2300      	movs	r3, #0
 801b93e:	e015      	b.n	801b96c <_ux_device_stack_clear_feature+0xb4>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801b940:	6a3b      	ldr	r3, [r7, #32]
 801b942:	695b      	ldr	r3, [r3, #20]
 801b944:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801b946:	6a3b      	ldr	r3, [r7, #32]
 801b948:	2b00      	cmp	r3, #0
 801b94a:	d1e8      	bne.n	801b91e <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b94e:	699b      	ldr	r3, [r3, #24]
 801b950:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 801b952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b954:	2b00      	cmp	r3, #0
 801b956:	d1de      	bne.n	801b916 <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801b958:	69fb      	ldr	r3, [r7, #28]
 801b95a:	699b      	ldr	r3, [r3, #24]
 801b95c:	697a      	ldr	r2, [r7, #20]
 801b95e:	69f8      	ldr	r0, [r7, #28]
 801b960:	2114      	movs	r1, #20
 801b962:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801b964:	2300      	movs	r3, #0
 801b966:	e001      	b.n	801b96c <_ux_device_stack_clear_feature+0xb4>
        break;
 801b968:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 801b96a:	2300      	movs	r3, #0
}
 801b96c:	0018      	movs	r0, r3
 801b96e:	46bd      	mov	sp, r7
 801b970:	b00a      	add	sp, #40	@ 0x28
 801b972:	bd80      	pop	{r7, pc}
 801b974:	20003b20 	.word	0x20003b20

0801b978 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 801b978:	b580      	push	{r7, lr}
 801b97a:	b084      	sub	sp, #16
 801b97c:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b97e:	4b10      	ldr	r3, [pc, #64]	@ (801b9c0 <_ux_device_stack_configuration_get+0x48>)
 801b980:	681b      	ldr	r3, [r3, #0]
 801b982:	3324      	adds	r3, #36	@ 0x24
 801b984:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801b986:	68fb      	ldr	r3, [r7, #12]
 801b988:	3318      	adds	r3, #24
 801b98a:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b98c:	68bb      	ldr	r3, [r7, #8]
 801b98e:	3320      	adds	r3, #32
 801b990:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801b992:	68fb      	ldr	r3, [r7, #12]
 801b994:	2280      	movs	r2, #128	@ 0x80
 801b996:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801b99c:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b99e:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b9a0:	687b      	ldr	r3, [r7, #4]
 801b9a2:	2203      	movs	r2, #3
 801b9a4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b9a6:	687b      	ldr	r3, [r7, #4]
 801b9a8:	2201      	movs	r2, #1
 801b9aa:	2101      	movs	r1, #1
 801b9ac:	0018      	movs	r0, r3
 801b9ae:	f001 fa30 	bl	801ce12 <_ux_device_stack_transfer_request>
 801b9b2:	0003      	movs	r3, r0
 801b9b4:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801b9b6:	683b      	ldr	r3, [r7, #0]
}
 801b9b8:	0018      	movs	r0, r3
 801b9ba:	46bd      	mov	sp, r7
 801b9bc:	b004      	add	sp, #16
 801b9be:	bd80      	pop	{r7, pc}
 801b9c0:	20003b20 	.word	0x20003b20

0801b9c4 <_ux_device_stack_configuration_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 801b9c4:	b590      	push	{r4, r7, lr}
 801b9c6:	b0a1      	sub	sp, #132	@ 0x84
 801b9c8:	af00      	add	r7, sp, #0
 801b9ca:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 801b9cc:	2340      	movs	r3, #64	@ 0x40
 801b9ce:	18fb      	adds	r3, r7, r3
 801b9d0:	0018      	movs	r0, r3
 801b9d2:	230c      	movs	r3, #12
 801b9d4:	001a      	movs	r2, r3
 801b9d6:	2100      	movs	r1, #0
 801b9d8:	f005 fab0 	bl	8020f3c <memset>
UX_SLAVE_INTERFACE              *interface_ptr; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 801b9dc:	2300      	movs	r3, #0
 801b9de:	673b      	str	r3, [r7, #112]	@ 0x70
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 801b9e0:	2300      	movs	r3, #0
 801b9e2:	66bb      	str	r3, [r7, #104]	@ 0x68
ULONG                           iad_number_interfaces =  0;
 801b9e4:	2300      	movs	r3, #0
 801b9e6:	667b      	str	r3, [r7, #100]	@ 0x64

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b9e8:	4ba8      	ldr	r3, [pc, #672]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801b9ea:	681b      	ldr	r3, [r3, #0]
 801b9ec:	663b      	str	r3, [r7, #96]	@ 0x60

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b9ee:	4ba7      	ldr	r3, [pc, #668]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801b9f0:	681b      	ldr	r3, [r3, #0]
 801b9f2:	3324      	adds	r3, #36	@ 0x24
 801b9f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801b9f6:	2300      	movs	r3, #0
 801b9f8:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801b9fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b9fc:	2280      	movs	r2, #128	@ 0x80
 801b9fe:	589b      	ldr	r3, [r3, r2]
 801ba00:	687a      	ldr	r2, [r7, #4]
 801ba02:	429a      	cmp	r2, r3
 801ba04:	d101      	bne.n	801ba0a <_ux_device_stack_configuration_set+0x46>
        return(UX_SUCCESS);
 801ba06:	2300      	movs	r3, #0
 801ba08:	e13c      	b.n	801bc84 <_ux_device_stack_configuration_set+0x2c0>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801ba0a:	4ba0      	ldr	r3, [pc, #640]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801ba0c:	681b      	ldr	r3, [r3, #0]
 801ba0e:	22cc      	movs	r2, #204	@ 0xcc
 801ba10:	589b      	ldr	r3, [r3, r2]
 801ba12:	67fb      	str	r3, [r7, #124]	@ 0x7c
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801ba14:	4b9d      	ldr	r3, [pc, #628]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801ba16:	681b      	ldr	r3, [r3, #0]
 801ba18:	22d0      	movs	r2, #208	@ 0xd0
 801ba1a:	589b      	ldr	r3, [r3, r2]
 801ba1c:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801ba1e:	e020      	b.n	801ba62 <_ux_device_stack_configuration_set+0x9e>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801ba20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801ba22:	781b      	ldrb	r3, [r3, #0]
 801ba24:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801ba26:	2157      	movs	r1, #87	@ 0x57
 801ba28:	187b      	adds	r3, r7, r1
 801ba2a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801ba2c:	7852      	ldrb	r2, [r2, #1]
 801ba2e:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801ba30:	187b      	adds	r3, r7, r1
 801ba32:	781b      	ldrb	r3, [r3, #0]
 801ba34:	2b02      	cmp	r3, #2
 801ba36:	d10c      	bne.n	801ba52 <_ux_device_stack_configuration_set+0x8e>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801ba38:	2440      	movs	r4, #64	@ 0x40
 801ba3a:	193b      	adds	r3, r7, r4
 801ba3c:	4994      	ldr	r1, [pc, #592]	@ (801bc90 <_ux_device_stack_configuration_set+0x2cc>)
 801ba3e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801ba40:	2208      	movs	r2, #8
 801ba42:	f001 fb85 	bl	801d150 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 801ba46:	193b      	adds	r3, r7, r4
 801ba48:	795b      	ldrb	r3, [r3, #5]
 801ba4a:	001a      	movs	r2, r3
 801ba4c:	687b      	ldr	r3, [r7, #4]
 801ba4e:	4293      	cmp	r3, r2
 801ba50:	d00b      	beq.n	801ba6a <_ux_device_stack_configuration_set+0xa6>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 801ba52:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801ba54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801ba56:	1ad3      	subs	r3, r2, r3
 801ba58:	67bb      	str	r3, [r7, #120]	@ 0x78
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 801ba5a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801ba5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801ba5e:	18d3      	adds	r3, r2, r3
 801ba60:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801ba62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801ba64:	2b00      	cmp	r3, #0
 801ba66:	d1db      	bne.n	801ba20 <_ux_device_stack_configuration_set+0x5c>
 801ba68:	e000      	b.n	801ba6c <_ux_device_stack_configuration_set+0xa8>
                break;
 801ba6a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 801ba6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801ba6e:	2b00      	cmp	r3, #0
 801ba70:	d104      	bne.n	801ba7c <_ux_device_stack_configuration_set+0xb8>
 801ba72:	687b      	ldr	r3, [r7, #4]
 801ba74:	2b00      	cmp	r3, #0
 801ba76:	d001      	beq.n	801ba7c <_ux_device_stack_configuration_set+0xb8>
        return(UX_ERROR);
 801ba78:	23ff      	movs	r3, #255	@ 0xff
 801ba7a:	e103      	b.n	801bc84 <_ux_device_stack_configuration_set+0x2c0>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 801ba7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801ba7e:	2280      	movs	r2, #128	@ 0x80
 801ba80:	589b      	ldr	r3, [r3, r2]
 801ba82:	2b00      	cmp	r3, #0
 801ba84:	d025      	beq.n	801bad2 <_ux_device_stack_configuration_set+0x10e>
    {

        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801ba86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801ba88:	2290      	movs	r2, #144	@ 0x90
 801ba8a:	589b      	ldr	r3, [r3, r2]
 801ba8c:	677b      	str	r3, [r7, #116]	@ 0x74

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801ba8e:	e01d      	b.n	801bacc <_ux_device_stack_configuration_set+0x108>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801ba90:	2108      	movs	r1, #8
 801ba92:	187b      	adds	r3, r7, r1
 801ba94:	2203      	movs	r2, #3
 801ba96:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801ba98:	187b      	adds	r3, r7, r1
 801ba9a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801ba9c:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface_ptr -> ux_slave_interface_class;
 801ba9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801baa0:	685b      	ldr	r3, [r3, #4]
 801baa2:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 801baa4:	187b      	adds	r3, r7, r1
 801baa6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801baa8:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801baaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801baac:	2b00      	cmp	r3, #0
 801baae:	d004      	beq.n	801baba <_ux_device_stack_configuration_set+0xf6>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 801bab0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801bab4:	187a      	adds	r2, r7, r1
 801bab6:	0010      	movs	r0, r2
 801bab8:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801baba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801babc:	699b      	ldr	r3, [r3, #24]
 801babe:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801bac0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801bac2:	0018      	movs	r0, r3
 801bac4:	f000 ff0a 	bl	801c8dc <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801bac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801baca:	677b      	str	r3, [r7, #116]	@ 0x74
        while (interface_ptr != UX_NULL)
 801bacc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801bace:	2b00      	cmp	r3, #0
 801bad0:	d1de      	bne.n	801ba90 <_ux_device_stack_configuration_set+0xcc>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 801bad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bad4:	2280      	movs	r2, #128	@ 0x80
 801bad6:	2100      	movs	r1, #0
 801bad8:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801bada:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801badc:	2201      	movs	r2, #1
 801bade:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801bae0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bae2:	699b      	ldr	r3, [r3, #24]
 801bae4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801bae6:	2201      	movs	r2, #1
 801bae8:	2113      	movs	r1, #19
 801baea:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801baec:	687b      	ldr	r3, [r7, #4]
 801baee:	2b00      	cmp	r3, #0
 801baf0:	d101      	bne.n	801baf6 <_ux_device_stack_configuration_set+0x132>
        return(UX_SUCCESS);
 801baf2:	2300      	movs	r3, #0
 801baf4:	e0c6      	b.n	801bc84 <_ux_device_stack_configuration_set+0x2c0>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801baf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801baf8:	2180      	movs	r1, #128	@ 0x80
 801bafa:	687a      	ldr	r2, [r7, #4]
 801bafc:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 801bafe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bb00:	3384      	adds	r3, #132	@ 0x84
    _ux_utility_descriptor_parse(device_framework,
 801bb02:	4963      	ldr	r1, [pc, #396]	@ (801bc90 <_ux_device_stack_configuration_set+0x2cc>)
 801bb04:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801bb06:	2208      	movs	r2, #8
 801bb08:	f001 fb22 	bl	801d150 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801bb0c:	2340      	movs	r3, #64	@ 0x40
 801bb0e:	18fb      	adds	r3, r7, r3
 801bb10:	79db      	ldrb	r3, [r3, #7]
 801bb12:	001a      	movs	r2, r3
 801bb14:	2340      	movs	r3, #64	@ 0x40
 801bb16:	4013      	ands	r3, r2
 801bb18:	d001      	beq.n	801bb1e <_ux_device_stack_configuration_set+0x15a>
 801bb1a:	2202      	movs	r2, #2
 801bb1c:	e000      	b.n	801bb20 <_ux_device_stack_configuration_set+0x15c>
 801bb1e:	2201      	movs	r2, #1
 801bb20:	4b5a      	ldr	r3, [pc, #360]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801bb22:	6819      	ldr	r1, [r3, #0]
 801bb24:	23a2      	movs	r3, #162	@ 0xa2
 801bb26:	005b      	lsls	r3, r3, #1
 801bb28:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801bb2a:	2040      	movs	r0, #64	@ 0x40
 801bb2c:	183b      	adds	r3, r7, r0
 801bb2e:	79db      	ldrb	r3, [r3, #7]
 801bb30:	115b      	asrs	r3, r3, #5
 801bb32:	0019      	movs	r1, r3
 801bb34:	4b55      	ldr	r3, [pc, #340]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801bb36:	681a      	ldr	r2, [r3, #0]
 801bb38:	2301      	movs	r3, #1
 801bb3a:	4019      	ands	r1, r3
 801bb3c:	23a4      	movs	r3, #164	@ 0xa4
 801bb3e:	005b      	lsls	r3, r3, #1
 801bb40:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 801bb42:	183b      	adds	r3, r7, r0
 801bb44:	885b      	ldrh	r3, [r3, #2]
 801bb46:	67bb      	str	r3, [r7, #120]	@ 0x78

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801bb48:	e08e      	b.n	801bc68 <_ux_device_stack_configuration_set+0x2a4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801bb4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bb4c:	781b      	ldrb	r3, [r3, #0]
 801bb4e:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801bb50:	2157      	movs	r1, #87	@ 0x57
 801bb52:	187b      	adds	r3, r7, r1
 801bb54:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801bb56:	7852      	ldrb	r2, [r2, #1]
 801bb58:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801bb5a:	187b      	adds	r3, r7, r1
 801bb5c:	781b      	ldrb	r3, [r3, #0]
 801bb5e:	2b0b      	cmp	r3, #11
 801bb60:	d109      	bne.n	801bb76 <_ux_device_stack_configuration_set+0x1b2>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 801bb62:	2301      	movs	r3, #1
 801bb64:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801bb66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bb68:	3302      	adds	r3, #2
 801bb6a:	781b      	ldrb	r3, [r3, #0]
 801bb6c:	66bb      	str	r3, [r7, #104]	@ 0x68

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801bb6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bb70:	3303      	adds	r3, #3
 801bb72:	781b      	ldrb	r3, [r3, #0]
 801bb74:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801bb76:	2357      	movs	r3, #87	@ 0x57
 801bb78:	18fb      	adds	r3, r7, r3
 801bb7a:	781b      	ldrb	r3, [r3, #0]
 801bb7c:	2b04      	cmp	r3, #4
 801bb7e:	d000      	beq.n	801bb82 <_ux_device_stack_configuration_set+0x1be>
 801bb80:	e06a      	b.n	801bc58 <_ux_device_stack_configuration_set+0x294>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801bb82:	2434      	movs	r4, #52	@ 0x34
 801bb84:	193b      	adds	r3, r7, r4
 801bb86:	4943      	ldr	r1, [pc, #268]	@ (801bc94 <_ux_device_stack_configuration_set+0x2d0>)
 801bb88:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801bb8a:	2209      	movs	r2, #9
 801bb8c:	f001 fae0 	bl	801d150 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 801bb90:	0021      	movs	r1, r4
 801bb92:	187b      	adds	r3, r7, r1
 801bb94:	78db      	ldrb	r3, [r3, #3]
 801bb96:	2b00      	cmp	r3, #0
 801bb98:	d15e      	bne.n	801bc58 <_ux_device_stack_configuration_set+0x294>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 801bb9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801bb9c:	2b01      	cmp	r3, #1
 801bb9e:	d137      	bne.n	801bc10 <_ux_device_stack_configuration_set+0x24c>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801bba0:	187b      	adds	r3, r7, r1
 801bba2:	789b      	ldrb	r3, [r3, #2]
 801bba4:	001a      	movs	r2, r3
 801bba6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bba8:	4293      	cmp	r3, r2
 801bbaa:	d11f      	bne.n	801bbec <_ux_device_stack_configuration_set+0x228>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801bbac:	4b37      	ldr	r3, [pc, #220]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801bbae:	681b      	ldr	r3, [r3, #0]
 801bbb0:	22fc      	movs	r2, #252	@ 0xfc
 801bbb2:	589b      	ldr	r3, [r3, r2]
 801bbb4:	653b      	str	r3, [r7, #80]	@ 0x50
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801bbb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bbb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801bbba:	2b01      	cmp	r3, #1
 801bbbc:	d11f      	bne.n	801bbfe <_ux_device_stack_configuration_set+0x23a>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bbbe:	187b      	adds	r3, r7, r1
 801bbc0:	789b      	ldrb	r3, [r3, #2]
 801bbc2:	001a      	movs	r2, r3
 801bbc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bbc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801bbc8:	429a      	cmp	r2, r3
 801bbca:	d118      	bne.n	801bbfe <_ux_device_stack_configuration_set+0x23a>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801bbcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bbce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bbd0:	687a      	ldr	r2, [r7, #4]
 801bbd2:	429a      	cmp	r2, r3
 801bbd4:	d113      	bne.n	801bbfe <_ux_device_stack_configuration_set+0x23a>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801bbd6:	4b2d      	ldr	r3, [pc, #180]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801bbd8:	681b      	ldr	r3, [r3, #0]
 801bbda:	187a      	adds	r2, r7, r1
 801bbdc:	7892      	ldrb	r2, [r2, #2]
 801bbde:	3240      	adds	r2, #64	@ 0x40
 801bbe0:	0092      	lsls	r2, r2, #2
 801bbe2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801bbe4:	50d1      	str	r1, [r2, r3]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 801bbe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bbe8:	673b      	str	r3, [r7, #112]	@ 0x70
 801bbea:	e008      	b.n	801bbfe <_ux_device_stack_configuration_set+0x23a>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 801bbec:	4b27      	ldr	r3, [pc, #156]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801bbee:	681b      	ldr	r3, [r3, #0]
 801bbf0:	2234      	movs	r2, #52	@ 0x34
 801bbf2:	18ba      	adds	r2, r7, r2
 801bbf4:	7892      	ldrb	r2, [r2, #2]
 801bbf6:	3240      	adds	r2, #64	@ 0x40
 801bbf8:	0092      	lsls	r2, r2, #2
 801bbfa:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 801bbfc:	50d1      	str	r1, [r2, r3]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 801bbfe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bc00:	3b01      	subs	r3, #1
 801bc02:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 801bc04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bc06:	2b00      	cmp	r3, #0
 801bc08:	d120      	bne.n	801bc4c <_ux_device_stack_configuration_set+0x288>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 801bc0a:	2300      	movs	r3, #0
 801bc0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801bc0e:	e01d      	b.n	801bc4c <_ux_device_stack_configuration_set+0x288>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801bc10:	4b1e      	ldr	r3, [pc, #120]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801bc12:	681b      	ldr	r3, [r3, #0]
 801bc14:	22fc      	movs	r2, #252	@ 0xfc
 801bc16:	589b      	ldr	r3, [r3, r2]
 801bc18:	653b      	str	r3, [r7, #80]	@ 0x50
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 801bc1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bc1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801bc1e:	2b01      	cmp	r3, #1
 801bc20:	d114      	bne.n	801bc4c <_ux_device_stack_configuration_set+0x288>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bc22:	2134      	movs	r1, #52	@ 0x34
 801bc24:	187b      	adds	r3, r7, r1
 801bc26:	789b      	ldrb	r3, [r3, #2]
 801bc28:	001a      	movs	r2, r3
 801bc2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bc2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801bc2e:	429a      	cmp	r2, r3
 801bc30:	d10c      	bne.n	801bc4c <_ux_device_stack_configuration_set+0x288>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801bc32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bc34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bc36:	687a      	ldr	r2, [r7, #4]
 801bc38:	429a      	cmp	r2, r3
 801bc3a:	d107      	bne.n	801bc4c <_ux_device_stack_configuration_set+0x288>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801bc3c:	4b13      	ldr	r3, [pc, #76]	@ (801bc8c <_ux_device_stack_configuration_set+0x2c8>)
 801bc3e:	681b      	ldr	r3, [r3, #0]
 801bc40:	187a      	adds	r2, r7, r1
 801bc42:	7892      	ldrb	r2, [r2, #2]
 801bc44:	3240      	adds	r2, #64	@ 0x40
 801bc46:	0092      	lsls	r2, r2, #2
 801bc48:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801bc4a:	50d1      	str	r1, [r2, r3]
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 801bc4c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801bc4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bc50:	2200      	movs	r2, #0
 801bc52:	0018      	movs	r0, r3
 801bc54:	f000 fe8a 	bl	801c96c <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801bc58:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801bc5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bc5c:	1ad3      	subs	r3, r2, r3
 801bc5e:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801bc60:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801bc62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bc64:	18d3      	adds	r3, r2, r3
 801bc66:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801bc68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801bc6a:	2b00      	cmp	r3, #0
 801bc6c:	d000      	beq.n	801bc70 <_ux_device_stack_configuration_set+0x2ac>
 801bc6e:	e76c      	b.n	801bb4a <_ux_device_stack_configuration_set+0x186>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801bc70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bc72:	2203      	movs	r2, #3
 801bc74:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801bc76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bc78:	699b      	ldr	r3, [r3, #24]
 801bc7a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801bc7c:	2203      	movs	r2, #3
 801bc7e:	2113      	movs	r1, #19
 801bc80:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 801bc82:	2300      	movs	r3, #0
}
 801bc84:	0018      	movs	r0, r3
 801bc86:	46bd      	mov	sp, r7
 801bc88:	b021      	add	sp, #132	@ 0x84
 801bc8a:	bd90      	pop	{r4, r7, pc}
 801bc8c:	20003b20 	.word	0x20003b20
 801bc90:	20000058 	.word	0x20000058
 801bc94:	20000060 	.word	0x20000060

0801bc98 <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 801bc98:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bc9a:	b09d      	sub	sp, #116	@ 0x74
 801bc9c:	af02      	add	r7, sp, #8
 801bc9e:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 801bca0:	23ff      	movs	r3, #255	@ 0xff
 801bca2:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801bca4:	4ba6      	ldr	r3, [pc, #664]	@ (801bf40 <_ux_device_stack_control_request_process+0x2a8>)
 801bca6:	681b      	ldr	r3, [r3, #0]
 801bca8:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801bcaa:	4ba5      	ldr	r3, [pc, #660]	@ (801bf40 <_ux_device_stack_control_request_process+0x2a8>)
 801bcac:	681b      	ldr	r3, [r3, #0]
 801bcae:	3324      	adds	r3, #36	@ 0x24
 801bcb0:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 801bcb2:	687b      	ldr	r3, [r7, #4]
 801bcb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bcb6:	2b00      	cmp	r3, #0
 801bcb8:	d000      	beq.n	801bcbc <_ux_device_stack_control_request_process+0x24>
 801bcba:	e13b      	b.n	801bf34 <_ux_device_stack_control_request_process+0x29c>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 801bcbc:	687b      	ldr	r3, [r7, #4]
 801bcbe:	223c      	movs	r2, #60	@ 0x3c
 801bcc0:	5c9b      	ldrb	r3, [r3, r2]
 801bcc2:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801bcc4:	687b      	ldr	r3, [r7, #4]
 801bcc6:	223d      	movs	r2, #61	@ 0x3d
 801bcc8:	5c9b      	ldrb	r3, [r3, r2]
 801bcca:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801bccc:	687b      	ldr	r3, [r7, #4]
 801bcce:	333c      	adds	r3, #60	@ 0x3c
 801bcd0:	3302      	adds	r3, #2
 801bcd2:	0018      	movs	r0, r3
 801bcd4:	f001 fd84 	bl	801d7e0 <_ux_utility_short_get>
 801bcd8:	0003      	movs	r3, r0
 801bcda:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 801bcdc:	687b      	ldr	r3, [r7, #4]
 801bcde:	333c      	adds	r3, #60	@ 0x3c
 801bce0:	3304      	adds	r3, #4
 801bce2:	0018      	movs	r0, r3
 801bce4:	f001 fd7c 	bl	801d7e0 <_ux_utility_short_get>
 801bce8:	0003      	movs	r3, r0
 801bcea:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801bcec:	687b      	ldr	r3, [r7, #4]
 801bcee:	333c      	adds	r3, #60	@ 0x3c
 801bcf0:	3306      	adds	r3, #6
 801bcf2:	0018      	movs	r0, r3
 801bcf4:	f001 fd74 	bl	801d7e0 <_ux_utility_short_get>
 801bcf8:	0003      	movs	r3, r0
 801bcfa:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 801bcfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bcfe:	2b06      	cmp	r3, #6
 801bd00:	d002      	beq.n	801bd08 <_ux_device_stack_control_request_process+0x70>
 801bd02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bd04:	2b07      	cmp	r3, #7
 801bd06:	d10c      	bne.n	801bd22 <_ux_device_stack_control_request_process+0x8a>
 801bd08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bd0a:	0a1b      	lsrs	r3, r3, #8
 801bd0c:	2260      	movs	r2, #96	@ 0x60
 801bd0e:	4013      	ands	r3, r2
 801bd10:	d007      	beq.n	801bd22 <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801bd12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bd14:	2260      	movs	r2, #96	@ 0x60
 801bd16:	4393      	bics	r3, r2
 801bd18:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 801bd1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bd1c:	2220      	movs	r2, #32
 801bd1e:	4313      	orrs	r3, r2
 801bd20:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801bd22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bd24:	2260      	movs	r2, #96	@ 0x60
 801bd26:	4013      	ands	r3, r2
 801bd28:	2b40      	cmp	r3, #64	@ 0x40
 801bd2a:	d140      	bne.n	801bdae <_ux_device_stack_control_request_process+0x116>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801bd2c:	4b84      	ldr	r3, [pc, #528]	@ (801bf40 <_ux_device_stack_control_request_process+0x2a8>)
 801bd2e:	681a      	ldr	r2, [r3, #0]
 801bd30:	23b6      	movs	r3, #182	@ 0xb6
 801bd32:	005b      	lsls	r3, r3, #1
 801bd34:	58d3      	ldr	r3, [r2, r3]
 801bd36:	2b00      	cmp	r3, #0
 801bd38:	d039      	beq.n	801bdae <_ux_device_stack_control_request_process+0x116>
                request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 801bd3a:	4b81      	ldr	r3, [pc, #516]	@ (801bf40 <_ux_device_stack_control_request_process+0x2a8>)
 801bd3c:	681a      	ldr	r2, [r3, #0]
 801bd3e:	23b4      	movs	r3, #180	@ 0xb4
 801bd40:	005b      	lsls	r3, r3, #1
 801bd42:	58d3      	ldr	r3, [r2, r3]
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801bd44:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801bd46:	429a      	cmp	r2, r3
 801bd48:	d131      	bne.n	801bdae <_ux_device_stack_control_request_process+0x116>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801bd4a:	2380      	movs	r3, #128	@ 0x80
 801bd4c:	005b      	lsls	r3, r3, #1
 801bd4e:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801bd50:	4b7b      	ldr	r3, [pc, #492]	@ (801bf40 <_ux_device_stack_control_request_process+0x2a8>)
 801bd52:	681a      	ldr	r2, [r3, #0]
 801bd54:	23b6      	movs	r3, #182	@ 0xb6
 801bd56:	005b      	lsls	r3, r3, #1
 801bd58:	58d4      	ldr	r4, [r2, r3]
 801bd5a:	687b      	ldr	r3, [r7, #4]
 801bd5c:	68db      	ldr	r3, [r3, #12]
 801bd5e:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801bd60:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 801bd62:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bd64:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801bd66:	220c      	movs	r2, #12
 801bd68:	18ba      	adds	r2, r7, r2
 801bd6a:	9201      	str	r2, [sp, #4]
 801bd6c:	9300      	str	r3, [sp, #0]
 801bd6e:	0033      	movs	r3, r6
 801bd70:	002a      	movs	r2, r5
 801bd72:	47a0      	blx	r4
 801bd74:	0003      	movs	r3, r0
 801bd76:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 801bd78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bd7a:	2b00      	cmp	r3, #0
 801bd7c:	d110      	bne.n	801bda0 <_ux_device_stack_control_request_process+0x108>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 801bd7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bd80:	3318      	adds	r3, #24
 801bd82:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bd84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bd86:	3320      	adds	r3, #32
 801bd88:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801bd8a:	687b      	ldr	r3, [r7, #4]
 801bd8c:	2203      	movs	r2, #3
 801bd8e:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 801bd90:	68f9      	ldr	r1, [r7, #12]
 801bd92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bd94:	687b      	ldr	r3, [r7, #4]
 801bd96:	0018      	movs	r0, r3
 801bd98:	f001 f83b 	bl	801ce12 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 801bd9c:	2300      	movs	r3, #0
 801bd9e:	e0ca      	b.n	801bf36 <_ux_device_stack_control_request_process+0x29e>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801bda0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bda2:	3318      	adds	r3, #24
 801bda4:	0018      	movs	r0, r3
 801bda6:	f000 fb45 	bl	801c434 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 801bdaa:	2300      	movs	r3, #0
 801bdac:	e0c3      	b.n	801bf36 <_ux_device_stack_control_request_process+0x29e>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801bdae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bdb0:	2260      	movs	r2, #96	@ 0x60
 801bdb2:	4013      	ands	r3, r2
 801bdb4:	2b20      	cmp	r3, #32
 801bdb6:	d004      	beq.n	801bdc2 <_ux_device_stack_control_request_process+0x12a>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 801bdb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bdba:	2260      	movs	r2, #96	@ 0x60
 801bdbc:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801bdbe:	2b40      	cmp	r3, #64	@ 0x40
 801bdc0:	d152      	bne.n	801be68 <_ux_device_stack_control_request_process+0x1d0>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 801bdc2:	2310      	movs	r3, #16
 801bdc4:	18fb      	adds	r3, r7, r3
 801bdc6:	2204      	movs	r2, #4
 801bdc8:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801bdca:	2300      	movs	r3, #0
 801bdcc:	663b      	str	r3, [r7, #96]	@ 0x60
 801bdce:	e03c      	b.n	801be4a <_ux_device_stack_control_request_process+0x1b2>
            {

                /* Get the class for the interface.  */
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 801bdd0:	4b5b      	ldr	r3, [pc, #364]	@ (801bf40 <_ux_device_stack_control_request_process+0x2a8>)
 801bdd2:	681b      	ldr	r3, [r3, #0]
 801bdd4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bdd6:	3240      	adds	r2, #64	@ 0x40
 801bdd8:	0092      	lsls	r2, r2, #2
 801bdda:	58d3      	ldr	r3, [r2, r3]
 801bddc:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class_ptr == UX_NULL)
 801bdde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bde0:	2b00      	cmp	r3, #0
 801bde2:	d02c      	beq.n	801be3e <_ux_device_stack_control_request_process+0x1a6>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 801bde4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bde6:	2203      	movs	r2, #3
 801bde8:	4013      	ands	r3, r2
 801bdea:	2b01      	cmp	r3, #1
 801bdec:	d118      	bne.n	801be20 <_ux_device_stack_control_request_process+0x188>
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).
                     */
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801bdee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bdf0:	2ba1      	cmp	r3, #161	@ 0xa1
 801bdf2:	d10f      	bne.n	801be14 <_ux_device_stack_control_request_process+0x17c>
 801bdf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bdf6:	2b00      	cmp	r3, #0
 801bdf8:	d10c      	bne.n	801be14 <_ux_device_stack_control_request_process+0x17c>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 801bdfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bdfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801bdfe:	7c5b      	ldrb	r3, [r3, #17]
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801be00:	2b07      	cmp	r3, #7
 801be02:	d107      	bne.n	801be14 <_ux_device_stack_control_request_process+0x17c>
                    {

                        /* Check wIndex high byte.  */
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 801be04:	687b      	ldr	r3, [r7, #4]
 801be06:	2241      	movs	r2, #65	@ 0x41
 801be08:	5c9b      	ldrb	r3, [r3, r2]
 801be0a:	001a      	movs	r2, r3
 801be0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801be0e:	4293      	cmp	r3, r2
 801be10:	d006      	beq.n	801be20 <_ux_device_stack_control_request_process+0x188>
                            continue;
 801be12:	e017      	b.n	801be44 <_ux_device_stack_control_request_process+0x1ac>
                    }
                    else
                    {

                        /* Check wIndex low.  */
                        if ((request_index & 0xFF) != class_index)
 801be14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801be16:	22ff      	movs	r2, #255	@ 0xff
 801be18:	4013      	ands	r3, r2
 801be1a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801be1c:	429a      	cmp	r2, r3
 801be1e:	d110      	bne.n	801be42 <_ux_device_stack_control_request_process+0x1aa>
                            continue;
                    }
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 801be20:	2110      	movs	r1, #16
 801be22:	187b      	adds	r3, r7, r1
 801be24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801be26:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801be28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801be2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801be2c:	187a      	adds	r2, r7, r1
 801be2e:	0010      	movs	r0, r2
 801be30:	4798      	blx	r3
 801be32:	0003      	movs	r3, r0
 801be34:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 801be36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801be38:	2b00      	cmp	r3, #0
 801be3a:	d00a      	beq.n	801be52 <_ux_device_stack_control_request_process+0x1ba>
 801be3c:	e002      	b.n	801be44 <_ux_device_stack_control_request_process+0x1ac>
                    continue;
 801be3e:	46c0      	nop			@ (mov r8, r8)
 801be40:	e000      	b.n	801be44 <_ux_device_stack_control_request_process+0x1ac>
                            continue;
 801be42:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801be44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801be46:	3301      	adds	r3, #1
 801be48:	663b      	str	r3, [r7, #96]	@ 0x60
 801be4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801be4c:	2b0f      	cmp	r3, #15
 801be4e:	d9bf      	bls.n	801bdd0 <_ux_device_stack_control_request_process+0x138>
 801be50:	e000      	b.n	801be54 <_ux_device_stack_control_request_process+0x1bc>

                    /* We are done, break the loop!  */
                    break;
 801be52:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 801be54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801be56:	2b00      	cmp	r3, #0
 801be58:	d004      	beq.n	801be64 <_ux_device_stack_control_request_process+0x1cc>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801be5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801be5c:	3318      	adds	r3, #24
 801be5e:	0018      	movs	r0, r3
 801be60:	f000 fae8 	bl	801c434 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 801be64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801be66:	e066      	b.n	801bf36 <_ux_device_stack_control_request_process+0x29e>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 801be68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801be6a:	2b0c      	cmp	r3, #12
 801be6c:	d857      	bhi.n	801bf1e <_ux_device_stack_control_request_process+0x286>
 801be6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801be70:	009a      	lsls	r2, r3, #2
 801be72:	4b34      	ldr	r3, [pc, #208]	@ (801bf44 <_ux_device_stack_control_request_process+0x2ac>)
 801be74:	18d3      	adds	r3, r2, r3
 801be76:	681b      	ldr	r3, [r3, #0]
 801be78:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 801be7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801be7c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801be7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801be80:	0018      	movs	r0, r3
 801be82:	f000 fb09 	bl	801c498 <_ux_device_stack_get_status>
 801be86:	0003      	movs	r3, r0
 801be88:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801be8a:	e04b      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 801be8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801be8e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801be90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801be92:	0018      	movs	r0, r3
 801be94:	f7ff fd10 	bl	801b8b8 <_ux_device_stack_clear_feature>
 801be98:	0003      	movs	r3, r0
 801be9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801be9c:	e042      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 801be9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801bea0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bea2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bea4:	0018      	movs	r0, r3
 801bea6:	f000 fedb 	bl	801cc60 <_ux_device_stack_set_feature>
 801beaa:	0003      	movs	r3, r0
 801beac:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801beae:	e039      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 801beb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801beb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801beb4:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 801beb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801beb8:	699b      	ldr	r3, [r3, #24]
 801beba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bebc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801bebe:	2111      	movs	r1, #17
 801bec0:	4798      	blx	r3
 801bec2:	0003      	movs	r3, r0
 801bec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bec6:	e02d      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 801bec8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801beca:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801becc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bece:	0018      	movs	r0, r3
 801bed0:	f000 f83a 	bl	801bf48 <_ux_device_stack_descriptor_send>
 801bed4:	0003      	movs	r3, r0
 801bed6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bed8:	e024      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 801beda:	2354      	movs	r3, #84	@ 0x54
 801bedc:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bede:	e021      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801bee0:	f7ff fd4a 	bl	801b978 <_ux_device_stack_configuration_get>
 801bee4:	0003      	movs	r3, r0
 801bee6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bee8:	e01c      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 801beea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801beec:	0018      	movs	r0, r3
 801beee:	f7ff fd69 	bl	801b9c4 <_ux_device_stack_configuration_set>
 801bef2:	0003      	movs	r3, r0
 801bef4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bef6:	e015      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 801bef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801befa:	0018      	movs	r0, r3
 801befc:	f7ff fa10 	bl	801b320 <_ux_device_stack_alternate_setting_get>
 801bf00:	0003      	movs	r3, r0
 801bf02:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bf04:	e00e      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 801bf06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bf08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bf0a:	0011      	movs	r1, r2
 801bf0c:	0018      	movs	r0, r3
 801bf0e:	f7ff fa47 	bl	801b3a0 <_ux_device_stack_alternate_setting_set>
 801bf12:	0003      	movs	r3, r0
 801bf14:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bf16:	e005      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 801bf18:	2300      	movs	r3, #0
 801bf1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bf1c:	e002      	b.n	801bf24 <_ux_device_stack_control_request_process+0x28c>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801bf1e:	2354      	movs	r3, #84	@ 0x54
 801bf20:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bf22:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 801bf24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bf26:	2b00      	cmp	r3, #0
 801bf28:	d004      	beq.n	801bf34 <_ux_device_stack_control_request_process+0x29c>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801bf2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bf2c:	3318      	adds	r3, #24
 801bf2e:	0018      	movs	r0, r3
 801bf30:	f000 fa80 	bl	801c434 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 801bf34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801bf36:	0018      	movs	r0, r3
 801bf38:	46bd      	mov	sp, r7
 801bf3a:	b01b      	add	sp, #108	@ 0x6c
 801bf3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bf3e:	46c0      	nop			@ (mov r8, r8)
 801bf40:	20003b20 	.word	0x20003b20
 801bf44:	08026efc 	.word	0x08026efc

0801bf48 <_ux_device_stack_descriptor_send>:
/*                                            requests with zero wIndex,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 801bf48:	b590      	push	{r4, r7, lr}
 801bf4a:	b09b      	sub	sp, #108	@ 0x6c
 801bf4c:	af00      	add	r7, sp, #0
 801bf4e:	60f8      	str	r0, [r7, #12]
 801bf50:	60b9      	str	r1, [r7, #8]
 801bf52:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length = 0;
 801bf54:	2300      	movs	r3, #0
 801bf56:	657b      	str	r3, [r7, #84]	@ 0x54
UINT                            status =  UX_ERROR;
 801bf58:	23ff      	movs	r3, #255	@ 0xff
 801bf5a:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801bf5c:	4bcd      	ldr	r3, [pc, #820]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801bf5e:	681b      	ldr	r3, [r3, #0]
 801bf60:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801bf62:	4bcc      	ldr	r3, [pc, #816]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801bf64:	681b      	ldr	r3, [r3, #0]
 801bf66:	3324      	adds	r3, #36	@ 0x24
 801bf68:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801bf6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bf6c:	3318      	adds	r3, #24
 801bf6e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bf70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bf72:	3320      	adds	r3, #32
 801bf74:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801bf76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bf78:	2203      	movs	r2, #3
 801bf7a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 801bf7c:	68fb      	ldr	r3, [r7, #12]
 801bf7e:	22ff      	movs	r2, #255	@ 0xff
 801bf80:	4013      	ands	r3, r2
 801bf82:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 801bf84:	2300      	movs	r3, #0
 801bf86:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 801bf88:	68fb      	ldr	r3, [r7, #12]
 801bf8a:	0a1b      	lsrs	r3, r3, #8
 801bf8c:	b2db      	uxtb	r3, r3
 801bf8e:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 801bf90:	687b      	ldr	r3, [r7, #4]
 801bf92:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801bf94:	68fb      	ldr	r3, [r7, #12]
 801bf96:	2b0f      	cmp	r3, #15
 801bf98:	d900      	bls.n	801bf9c <_ux_device_stack_descriptor_send+0x54>
 801bf9a:	e1d8      	b.n	801c34e <_ux_device_stack_descriptor_send+0x406>
 801bf9c:	68fb      	ldr	r3, [r7, #12]
 801bf9e:	009a      	lsls	r2, r3, #2
 801bfa0:	4bbd      	ldr	r3, [pc, #756]	@ (801c298 <_ux_device_stack_descriptor_send+0x350>)
 801bfa2:	18d3      	adds	r3, r2, r3
 801bfa4:	681b      	ldr	r3, [r3, #0]
 801bfa6:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 801bfa8:	687b      	ldr	r3, [r7, #4]
 801bfaa:	2b12      	cmp	r3, #18
 801bfac:	d901      	bls.n	801bfb2 <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 801bfae:	2312      	movs	r3, #18
 801bfb0:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801bfb2:	68fb      	ldr	r3, [r7, #12]
 801bfb4:	2b06      	cmp	r3, #6
 801bfb6:	d104      	bne.n	801bfc2 <_ux_device_stack_descriptor_send+0x7a>
 801bfb8:	687b      	ldr	r3, [r7, #4]
 801bfba:	2b0a      	cmp	r3, #10
 801bfbc:	d901      	bls.n	801bfc2 <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 801bfbe:	230a      	movs	r3, #10
 801bfc0:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 801bfc2:	68fb      	ldr	r3, [r7, #12]
 801bfc4:	2b09      	cmp	r3, #9
 801bfc6:	d104      	bne.n	801bfd2 <_ux_device_stack_descriptor_send+0x8a>
 801bfc8:	687b      	ldr	r3, [r7, #4]
 801bfca:	2b05      	cmp	r3, #5
 801bfcc:	d901      	bls.n	801bfd2 <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 801bfce:	2305      	movs	r3, #5
 801bfd0:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801bfd2:	4bb0      	ldr	r3, [pc, #704]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801bfd4:	681b      	ldr	r3, [r3, #0]
 801bfd6:	22cc      	movs	r2, #204	@ 0xcc
 801bfd8:	589b      	ldr	r3, [r3, r2]
 801bfda:	663b      	str	r3, [r7, #96]	@ 0x60
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801bfdc:	4bad      	ldr	r3, [pc, #692]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801bfde:	681b      	ldr	r3, [r3, #0]
 801bfe0:	22d0      	movs	r2, #208	@ 0xd0
 801bfe2:	589b      	ldr	r3, [r3, r2]
 801bfe4:	65bb      	str	r3, [r7, #88]	@ 0x58
        device_framework_end = device_framework + device_framework_length;
 801bfe6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bfe8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bfea:	18d3      	adds	r3, r2, r3
 801bfec:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 801bfee:	e022      	b.n	801c036 <_ux_device_stack_descriptor_send+0xee>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 801bff0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bff2:	781b      	ldrb	r3, [r3, #0]
 801bff4:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 801bff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bff8:	3301      	adds	r3, #1
 801bffa:	781b      	ldrb	r3, [r3, #0]
 801bffc:	001a      	movs	r2, r3
 801bffe:	68fb      	ldr	r3, [r7, #12]
 801c000:	4293      	cmp	r3, r2
 801c002:	d110      	bne.n	801c026 <_ux_device_stack_descriptor_send+0xde>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c006:	68db      	ldr	r3, [r3, #12]
 801c008:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c00a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801c00c:	0018      	movs	r0, r3
 801c00e:	f001 fb49 	bl	801d6a4 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c012:	687a      	ldr	r2, [r7, #4]
 801c014:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c018:	0018      	movs	r0, r3
 801c01a:	f000 fefa 	bl	801ce12 <_ux_device_stack_transfer_request>
 801c01e:	0003      	movs	r3, r0
 801c020:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801c022:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 801c024:	e19e      	b.n	801c364 <_ux_device_stack_descriptor_send+0x41c>
            device_framework_length -=  descriptor_length;
 801c026:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c02a:	1ad3      	subs	r3, r2, r3
 801c02c:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework +=  descriptor_length;
 801c02e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c032:	18d3      	adds	r3, r2, r3
 801c034:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801c036:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c038:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c03a:	429a      	cmp	r2, r3
 801c03c:	d3d8      	bcc.n	801bff0 <_ux_device_stack_descriptor_send+0xa8>
        break;
 801c03e:	e191      	b.n	801c364 <_ux_device_stack_descriptor_send+0x41c>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 801c040:	68fb      	ldr	r3, [r7, #12]
 801c042:	2b07      	cmp	r3, #7
 801c044:	d10e      	bne.n	801c064 <_ux_device_stack_descriptor_send+0x11c>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c046:	4b93      	ldr	r3, [pc, #588]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c048:	681b      	ldr	r3, [r3, #0]
 801c04a:	22d4      	movs	r2, #212	@ 0xd4
 801c04c:	589b      	ldr	r3, [r3, r2]
 801c04e:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c050:	4b90      	ldr	r3, [pc, #576]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c052:	681b      	ldr	r3, [r3, #0]
 801c054:	22d8      	movs	r2, #216	@ 0xd8
 801c056:	589b      	ldr	r3, [r3, r2]
 801c058:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801c05a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c05c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c05e:	18d3      	adds	r3, r2, r3
 801c060:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801c062:	e047      	b.n	801c0f4 <_ux_device_stack_descriptor_send+0x1ac>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c064:	4b8b      	ldr	r3, [pc, #556]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c066:	681b      	ldr	r3, [r3, #0]
 801c068:	22cc      	movs	r2, #204	@ 0xcc
 801c06a:	589b      	ldr	r3, [r3, r2]
 801c06c:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c06e:	4b89      	ldr	r3, [pc, #548]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c070:	681b      	ldr	r3, [r3, #0]
 801c072:	22d0      	movs	r2, #208	@ 0xd0
 801c074:	589b      	ldr	r3, [r3, r2]
 801c076:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801c078:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c07a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c07c:	18d3      	adds	r3, r2, r3
 801c07e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 801c080:	e038      	b.n	801c0f4 <_ux_device_stack_descriptor_send+0x1ac>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 801c082:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c084:	781b      	ldrb	r3, [r3, #0]
 801c086:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801c088:	68fb      	ldr	r3, [r7, #12]
 801c08a:	2b0f      	cmp	r3, #15
 801c08c:	d111      	bne.n	801c0b2 <_ux_device_stack_descriptor_send+0x16a>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 801c08e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c090:	3301      	adds	r3, #1
 801c092:	781b      	ldrb	r3, [r3, #0]
 801c094:	2b0f      	cmp	r3, #15
 801c096:	d125      	bne.n	801c0e4 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801c098:	2410      	movs	r4, #16
 801c09a:	193b      	adds	r3, r7, r4
 801c09c:	497f      	ldr	r1, [pc, #508]	@ (801c29c <_ux_device_stack_descriptor_send+0x354>)
 801c09e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801c0a0:	2204      	movs	r2, #4
 801c0a2:	f001 f855 	bl	801d150 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801c0a6:	193b      	adds	r3, r7, r4
 801c0a8:	885b      	ldrh	r3, [r3, #2]
 801c0aa:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 801c0ac:	2300      	movs	r3, #0
 801c0ae:	653b      	str	r3, [r7, #80]	@ 0x50
                    break;
 801c0b0:	e024      	b.n	801c0fc <_ux_device_stack_descriptor_send+0x1b4>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801c0b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c0b4:	3301      	adds	r3, #1
 801c0b6:	781b      	ldrb	r3, [r3, #0]
 801c0b8:	2b02      	cmp	r3, #2
 801c0ba:	d113      	bne.n	801c0e4 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 801c0bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801c0be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c0c0:	429a      	cmp	r2, r3
 801c0c2:	d10c      	bne.n	801c0de <_ux_device_stack_descriptor_send+0x196>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 801c0c4:	2418      	movs	r4, #24
 801c0c6:	193b      	adds	r3, r7, r4
 801c0c8:	4975      	ldr	r1, [pc, #468]	@ (801c2a0 <_ux_device_stack_descriptor_send+0x358>)
 801c0ca:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801c0cc:	2208      	movs	r2, #8
 801c0ce:	f001 f83f 	bl	801d150 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801c0d2:	193b      	adds	r3, r7, r4
 801c0d4:	885b      	ldrh	r3, [r3, #2]
 801c0d6:	657b      	str	r3, [r7, #84]	@ 0x54

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 801c0d8:	2300      	movs	r3, #0
 801c0da:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801c0dc:	e00e      	b.n	801c0fc <_ux_device_stack_descriptor_send+0x1b4>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801c0de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c0e0:	3301      	adds	r3, #1
 801c0e2:	667b      	str	r3, [r7, #100]	@ 0x64
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801c0e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c0e8:	1ad3      	subs	r3, r2, r3
 801c0ea:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801c0ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c0f0:	18d3      	adds	r3, r2, r3
 801c0f2:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801c0f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c0f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0f8:	429a      	cmp	r2, r3
 801c0fa:	d3c2      	bcc.n	801c082 <_ux_device_stack_descriptor_send+0x13a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801c0fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c0fe:	2b00      	cmp	r3, #0
 801c100:	d000      	beq.n	801c104 <_ux_device_stack_descriptor_send+0x1bc>
 801c102:	e12c      	b.n	801c35e <_ux_device_stack_descriptor_send+0x416>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 801c104:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c106:	687b      	ldr	r3, [r7, #4]
 801c108:	429a      	cmp	r2, r3
 801c10a:	d202      	bcs.n	801c112 <_ux_device_stack_descriptor_send+0x1ca>
                length =  target_descriptor_length;
 801c10c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c10e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801c110:	e001      	b.n	801c116 <_ux_device_stack_descriptor_send+0x1ce>
            else
                length =  host_length;
 801c112:	687b      	ldr	r3, [r7, #4]
 801c114:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c116:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c118:	2380      	movs	r3, #128	@ 0x80
 801c11a:	005b      	lsls	r3, r3, #1
 801c11c:	429a      	cmp	r2, r3
 801c11e:	d90d      	bls.n	801c13c <_ux_device_stack_descriptor_send+0x1f4>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c120:	2212      	movs	r2, #18
 801c122:	2109      	movs	r1, #9
 801c124:	2002      	movs	r0, #2
 801c126:	f000 ff3f 	bl	801cfa8 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c12a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c12c:	699b      	ldr	r3, [r3, #24]
 801c12e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c130:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c132:	2114      	movs	r1, #20
 801c134:	4798      	blx	r3
 801c136:	0003      	movs	r3, r0
 801c138:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801c13a:	e113      	b.n	801c364 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c13c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c13e:	68db      	ldr	r3, [r3, #12]
 801c140:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c142:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801c144:	0018      	movs	r0, r3
 801c146:	f001 faad 	bl	801d6a4 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801c14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c14c:	68db      	ldr	r3, [r3, #12]
 801c14e:	3301      	adds	r3, #1
 801c150:	68fa      	ldr	r2, [r7, #12]
 801c152:	b2d2      	uxtb	r2, r2
 801c154:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c156:	687a      	ldr	r2, [r7, #4]
 801c158:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c15a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c15c:	0018      	movs	r0, r3
 801c15e:	f000 fe58 	bl	801ce12 <_ux_device_stack_transfer_request>
 801c162:	0003      	movs	r3, r0
 801c164:	653b      	str	r3, [r7, #80]	@ 0x50
        }
        break;
 801c166:	e0fa      	b.n	801c35e <_ux_device_stack_descriptor_send+0x416>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 801c168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c16a:	2b00      	cmp	r3, #0
 801c16c:	d14d      	bne.n	801c20a <_ux_device_stack_descriptor_send+0x2c2>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c16e:	4b49      	ldr	r3, [pc, #292]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c170:	681b      	ldr	r3, [r3, #0]
 801c172:	22f0      	movs	r2, #240	@ 0xf0
 801c174:	589b      	ldr	r3, [r3, r2]
 801c176:	1c9a      	adds	r2, r3, #2
 801c178:	2380      	movs	r3, #128	@ 0x80
 801c17a:	005b      	lsls	r3, r3, #1
 801c17c:	429a      	cmp	r2, r3
 801c17e:	d90d      	bls.n	801c19c <_ux_device_stack_descriptor_send+0x254>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c180:	2212      	movs	r2, #18
 801c182:	2109      	movs	r1, #9
 801c184:	2002      	movs	r0, #2
 801c186:	f000 ff0f 	bl	801cfa8 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c18a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c18c:	699b      	ldr	r3, [r3, #24]
 801c18e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c190:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c192:	2114      	movs	r1, #20
 801c194:	4798      	blx	r3
 801c196:	0003      	movs	r3, r0
 801c198:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801c19a:	e0e3      	b.n	801c364 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c19e:	68db      	ldr	r3, [r3, #12]
 801c1a0:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 801c1a2:	4b3c      	ldr	r3, [pc, #240]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c1a4:	681b      	ldr	r3, [r3, #0]
 801c1a6:	22f0      	movs	r2, #240	@ 0xf0
 801c1a8:	589b      	ldr	r3, [r3, r2]
 801c1aa:	b2db      	uxtb	r3, r3
 801c1ac:	3302      	adds	r3, #2
 801c1ae:	b2da      	uxtb	r2, r3
 801c1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1b2:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c1b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1b6:	3301      	adds	r3, #1
 801c1b8:	2203      	movs	r2, #3
 801c1ba:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1be:	1c98      	adds	r0, r3, #2
 801c1c0:	4b34      	ldr	r3, [pc, #208]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c1c2:	681b      	ldr	r3, [r3, #0]
 801c1c4:	22ec      	movs	r2, #236	@ 0xec
 801c1c6:	5899      	ldr	r1, [r3, r2]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801c1c8:	4b32      	ldr	r3, [pc, #200]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c1ca:	681b      	ldr	r3, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c1cc:	22f0      	movs	r2, #240	@ 0xf0
 801c1ce:	589b      	ldr	r3, [r3, r2]
 801c1d0:	001a      	movs	r2, r3
 801c1d2:	f001 fa67 	bl	801d6a4 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801c1d6:	4b2f      	ldr	r3, [pc, #188]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c1d8:	681b      	ldr	r3, [r3, #0]
 801c1da:	22f0      	movs	r2, #240	@ 0xf0
 801c1dc:	589b      	ldr	r3, [r3, r2]
 801c1de:	3302      	adds	r3, #2
 801c1e0:	687a      	ldr	r2, [r7, #4]
 801c1e2:	429a      	cmp	r2, r3
 801c1e4:	d906      	bls.n	801c1f4 <_ux_device_stack_descriptor_send+0x2ac>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801c1e6:	4b2b      	ldr	r3, [pc, #172]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c1e8:	681b      	ldr	r3, [r3, #0]
 801c1ea:	22f0      	movs	r2, #240	@ 0xf0
 801c1ec:	589b      	ldr	r3, [r3, r2]
 801c1ee:	3302      	adds	r3, #2
 801c1f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801c1f2:	e001      	b.n	801c1f8 <_ux_device_stack_descriptor_send+0x2b0>
            else
                length =  host_length;
 801c1f4:	687b      	ldr	r3, [r7, #4]
 801c1f6:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c1f8:	687a      	ldr	r2, [r7, #4]
 801c1fa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1fe:	0018      	movs	r0, r3
 801c200:	f000 fe07 	bl	801ce12 <_ux_device_stack_transfer_request>
 801c204:	0003      	movs	r3, r0
 801c206:	653b      	str	r3, [r7, #80]	@ 0x50
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801c208:	e0ab      	b.n	801c362 <_ux_device_stack_descriptor_send+0x41a>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801c20a:	4b22      	ldr	r3, [pc, #136]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c20c:	681b      	ldr	r3, [r3, #0]
 801c20e:	22e4      	movs	r2, #228	@ 0xe4
 801c210:	589b      	ldr	r3, [r3, r2]
 801c212:	64bb      	str	r3, [r7, #72]	@ 0x48
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 801c214:	4b1f      	ldr	r3, [pc, #124]	@ (801c294 <_ux_device_stack_descriptor_send+0x34c>)
 801c216:	681b      	ldr	r3, [r3, #0]
 801c218:	22e8      	movs	r2, #232	@ 0xe8
 801c21a:	589b      	ldr	r3, [r3, r2]
 801c21c:	647b      	str	r3, [r7, #68]	@ 0x44
            while (string_framework_length != 0)
 801c21e:	e087      	b.n	801c330 <_ux_device_stack_descriptor_send+0x3e8>
                if (_ux_utility_short_get(string_framework) == request_index)
 801c220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c222:	0018      	movs	r0, r3
 801c224:	f001 fadc 	bl	801d7e0 <_ux_utility_short_get>
 801c228:	0002      	movs	r2, r0
 801c22a:	68bb      	ldr	r3, [r7, #8]
 801c22c:	4293      	cmp	r3, r2
 801c22e:	d170      	bne.n	801c312 <_ux_device_stack_descriptor_send+0x3ca>
                    if (*(string_framework + 2) == descriptor_index)
 801c230:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c232:	3302      	adds	r3, #2
 801c234:	781b      	ldrb	r3, [r3, #0]
 801c236:	001a      	movs	r2, r3
 801c238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c23a:	4293      	cmp	r3, r2
 801c23c:	d169      	bne.n	801c312 <_ux_device_stack_descriptor_send+0x3ca>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c23e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c240:	3303      	adds	r3, #3
 801c242:	781b      	ldrb	r3, [r3, #0]
 801c244:	3301      	adds	r3, #1
 801c246:	005a      	lsls	r2, r3, #1
 801c248:	2380      	movs	r3, #128	@ 0x80
 801c24a:	005b      	lsls	r3, r3, #1
 801c24c:	429a      	cmp	r2, r3
 801c24e:	dd0d      	ble.n	801c26c <_ux_device_stack_descriptor_send+0x324>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c250:	2212      	movs	r2, #18
 801c252:	2109      	movs	r1, #9
 801c254:	2002      	movs	r0, #2
 801c256:	f000 fea7 	bl	801cfa8 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c25a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c25c:	699b      	ldr	r3, [r3, #24]
 801c25e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c260:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c262:	2114      	movs	r1, #20
 801c264:	4798      	blx	r3
 801c266:	0003      	movs	r3, r0
 801c268:	653b      	str	r3, [r7, #80]	@ 0x50
                            break;
 801c26a:	e065      	b.n	801c338 <_ux_device_stack_descriptor_send+0x3f0>
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c26e:	68db      	ldr	r3, [r3, #12]
 801c270:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 801c272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c274:	3303      	adds	r3, #3
 801c276:	781b      	ldrb	r3, [r3, #0]
 801c278:	3301      	adds	r3, #1
 801c27a:	b2db      	uxtb	r3, r3
 801c27c:	18db      	adds	r3, r3, r3
 801c27e:	b2da      	uxtb	r2, r3
 801c280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c282:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c286:	3301      	adds	r3, #1
 801c288:	2203      	movs	r2, #3
 801c28a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c28c:	2300      	movs	r3, #0
 801c28e:	643b      	str	r3, [r7, #64]	@ 0x40
 801c290:	e01d      	b.n	801c2ce <_ux_device_stack_descriptor_send+0x386>
 801c292:	46c0      	nop			@ (mov r8, r8)
 801c294:	20003b20 	.word	0x20003b20
 801c298:	08026f30 	.word	0x08026f30
 801c29c:	2000006c 	.word	0x2000006c
 801c2a0:	20000058 	.word	0x20000058
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 801c2a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c2a6:	3304      	adds	r3, #4
 801c2a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c2aa:	18d2      	adds	r2, r2, r3
 801c2ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c2ae:	3301      	adds	r3, #1
 801c2b0:	005b      	lsls	r3, r3, #1
 801c2b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c2b4:	18cb      	adds	r3, r1, r3
 801c2b6:	7812      	ldrb	r2, [r2, #0]
 801c2b8:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801c2ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c2bc:	005b      	lsls	r3, r3, #1
 801c2be:	3303      	adds	r3, #3
 801c2c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c2c2:	18d3      	adds	r3, r2, r3
 801c2c4:	2200      	movs	r2, #0
 801c2c6:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c2c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c2ca:	3301      	adds	r3, #1
 801c2cc:	643b      	str	r3, [r7, #64]	@ 0x40
 801c2ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c2d0:	3303      	adds	r3, #3
 801c2d2:	781b      	ldrb	r3, [r3, #0]
 801c2d4:	001a      	movs	r2, r3
 801c2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c2d8:	4293      	cmp	r3, r2
 801c2da:	d3e3      	bcc.n	801c2a4 <_ux_device_stack_descriptor_send+0x35c>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 801c2dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c2de:	3303      	adds	r3, #3
 801c2e0:	781b      	ldrb	r3, [r3, #0]
 801c2e2:	3301      	adds	r3, #1
 801c2e4:	005b      	lsls	r3, r3, #1
 801c2e6:	001a      	movs	r2, r3
 801c2e8:	687b      	ldr	r3, [r7, #4]
 801c2ea:	4293      	cmp	r3, r2
 801c2ec:	d906      	bls.n	801c2fc <_ux_device_stack_descriptor_send+0x3b4>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 801c2ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c2f0:	3303      	adds	r3, #3
 801c2f2:	781b      	ldrb	r3, [r3, #0]
 801c2f4:	3301      	adds	r3, #1
 801c2f6:	005b      	lsls	r3, r3, #1
 801c2f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801c2fa:	e001      	b.n	801c300 <_ux_device_stack_descriptor_send+0x3b8>
                            length =  host_length;
 801c2fc:	687b      	ldr	r3, [r7, #4]
 801c2fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c300:	687a      	ldr	r2, [r7, #4]
 801c302:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c306:	0018      	movs	r0, r3
 801c308:	f000 fd83 	bl	801ce12 <_ux_device_stack_transfer_request>
 801c30c:	0003      	movs	r3, r0
 801c30e:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801c310:	e012      	b.n	801c338 <_ux_device_stack_descriptor_send+0x3f0>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 801c312:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c314:	3303      	adds	r3, #3
 801c316:	781b      	ldrb	r3, [r3, #0]
 801c318:	001a      	movs	r2, r3
 801c31a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c31c:	1a9b      	subs	r3, r3, r2
 801c31e:	3b04      	subs	r3, #4
 801c320:	647b      	str	r3, [r7, #68]	@ 0x44
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801c322:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c324:	3303      	adds	r3, #3
 801c326:	781b      	ldrb	r3, [r3, #0]
 801c328:	3304      	adds	r3, #4
 801c32a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c32c:	18d3      	adds	r3, r2, r3
 801c32e:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (string_framework_length != 0)
 801c330:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c332:	2b00      	cmp	r3, #0
 801c334:	d000      	beq.n	801c338 <_ux_device_stack_descriptor_send+0x3f0>
 801c336:	e773      	b.n	801c220 <_ux_device_stack_descriptor_send+0x2d8>
            if (string_framework_length == 0)
 801c338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c33a:	2b00      	cmp	r3, #0
 801c33c:	d111      	bne.n	801c362 <_ux_device_stack_descriptor_send+0x41a>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c33e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c340:	699b      	ldr	r3, [r3, #24]
 801c342:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c344:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c346:	2114      	movs	r1, #20
 801c348:	4798      	blx	r3
                return(UX_ERROR);
 801c34a:	23ff      	movs	r3, #255	@ 0xff
 801c34c:	e00b      	b.n	801c366 <_ux_device_stack_descriptor_send+0x41e>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c34e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c350:	699b      	ldr	r3, [r3, #24]
 801c352:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c354:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c356:	2114      	movs	r1, #20
 801c358:	4798      	blx	r3
        return(UX_ERROR);
 801c35a:	23ff      	movs	r3, #255	@ 0xff
 801c35c:	e003      	b.n	801c366 <_ux_device_stack_descriptor_send+0x41e>
        break;
 801c35e:	46c0      	nop			@ (mov r8, r8)
 801c360:	e000      	b.n	801c364 <_ux_device_stack_descriptor_send+0x41c>
        break;
 801c362:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 801c364:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 801c366:	0018      	movs	r0, r3
 801c368:	46bd      	mov	sp, r7
 801c36a:	b01b      	add	sp, #108	@ 0x6c
 801c36c:	bd90      	pop	{r4, r7, pc}
 801c36e:	46c0      	nop			@ (mov r8, r8)

0801c370 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 801c370:	b580      	push	{r7, lr}
 801c372:	b092      	sub	sp, #72	@ 0x48
 801c374:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 801c376:	23ff      	movs	r3, #255	@ 0xff
 801c378:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c37a:	4b2d      	ldr	r3, [pc, #180]	@ (801c430 <_ux_device_stack_disconnect+0xc0>)
 801c37c:	681b      	ldr	r3, [r3, #0]
 801c37e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c380:	4b2b      	ldr	r3, [pc, #172]	@ (801c430 <_ux_device_stack_disconnect+0xc0>)
 801c382:	681b      	ldr	r3, [r3, #0]
 801c384:	3324      	adds	r3, #36	@ 0x24
 801c386:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801c388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c38a:	681b      	ldr	r3, [r3, #0]
 801c38c:	2b03      	cmp	r3, #3
 801c38e:	d127      	bne.n	801c3e0 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801c390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c392:	2290      	movs	r2, #144	@ 0x90
 801c394:	589b      	ldr	r3, [r3, r2]
 801c396:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801c398:	e01c      	b.n	801c3d4 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801c39a:	1d3b      	adds	r3, r7, #4
 801c39c:	2203      	movs	r2, #3
 801c39e:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801c3a0:	1d3b      	adds	r3, r7, #4
 801c3a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c3a4:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 801c3a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c3a8:	685b      	ldr	r3, [r3, #4]
 801c3aa:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801c3ac:	1d3b      	adds	r3, r7, #4
 801c3ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c3b0:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_ptr != UX_NULL)
 801c3b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c3b4:	2b00      	cmp	r3, #0
 801c3b6:	d004      	beq.n	801c3c2 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class_ptr -> ux_slave_class_entry_function(&class_command);
 801c3b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c3ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c3bc:	1d3a      	adds	r2, r7, #4
 801c3be:	0010      	movs	r0, r2
 801c3c0:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801c3c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c3c4:	699b      	ldr	r3, [r3, #24]
 801c3c6:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801c3c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c3ca:	0018      	movs	r0, r3
 801c3cc:	f000 fa86 	bl	801c8dc <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801c3d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c3d2:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface_ptr != UX_NULL)
 801c3d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c3d6:	2b00      	cmp	r3, #0
 801c3d8:	d1df      	bne.n	801c39a <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801c3da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c3dc:	2201      	movs	r2, #1
 801c3de:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 801c3e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c3e2:	681b      	ldr	r3, [r3, #0]
 801c3e4:	2b01      	cmp	r3, #1
 801c3e6:	d108      	bne.n	801c3fa <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c3e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c3ea:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 801c3ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c3ee:	3218      	adds	r2, #24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c3f0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c3f2:	210f      	movs	r1, #15
 801c3f4:	4798      	blx	r3
 801c3f6:	0003      	movs	r3, r0
 801c3f8:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801c3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c3fc:	2280      	movs	r2, #128	@ 0x80
 801c3fe:	2100      	movs	r1, #0
 801c400:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 801c402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c404:	2200      	movs	r2, #0
 801c406:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801c408:	4b09      	ldr	r3, [pc, #36]	@ (801c430 <_ux_device_stack_disconnect+0xc0>)
 801c40a:	681a      	ldr	r2, [r3, #0]
 801c40c:	23b2      	movs	r3, #178	@ 0xb2
 801c40e:	005b      	lsls	r3, r3, #1
 801c410:	58d3      	ldr	r3, [r2, r3]
 801c412:	2b00      	cmp	r3, #0
 801c414:	d006      	beq.n	801c424 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801c416:	4b06      	ldr	r3, [pc, #24]	@ (801c430 <_ux_device_stack_disconnect+0xc0>)
 801c418:	681a      	ldr	r2, [r3, #0]
 801c41a:	23b2      	movs	r3, #178	@ 0xb2
 801c41c:	005b      	lsls	r3, r3, #1
 801c41e:	58d3      	ldr	r3, [r2, r3]
 801c420:	200a      	movs	r0, #10
 801c422:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 801c424:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801c426:	0018      	movs	r0, r3
 801c428:	46bd      	mov	sp, r7
 801c42a:	b012      	add	sp, #72	@ 0x48
 801c42c:	bd80      	pop	{r7, pc}
 801c42e:	46c0      	nop			@ (mov r8, r8)
 801c430:	20003b20 	.word	0x20003b20

0801c434 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 801c434:	b580      	push	{r7, lr}
 801c436:	b086      	sub	sp, #24
 801c438:	af00      	add	r7, sp, #0
 801c43a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c43c:	4b15      	ldr	r3, [pc, #84]	@ (801c494 <_ux_device_stack_endpoint_stall+0x60>)
 801c43e:	681b      	ldr	r3, [r3, #0]
 801c440:	613b      	str	r3, [r7, #16]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 801c442:	23ff      	movs	r3, #255	@ 0xff
 801c444:	617b      	str	r3, [r7, #20]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 801c446:	f002 fd41 	bl	801eecc <_ux_utility_interrupt_disable>
 801c44a:	0003      	movs	r3, r0
 801c44c:	60fb      	str	r3, [r7, #12]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801c44e:	4b11      	ldr	r3, [pc, #68]	@ (801c494 <_ux_device_stack_endpoint_stall+0x60>)
 801c450:	681b      	ldr	r3, [r3, #0]
 801c452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c454:	2b00      	cmp	r3, #0
 801c456:	d014      	beq.n	801c482 <_ux_device_stack_endpoint_stall+0x4e>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 801c458:	687b      	ldr	r3, [r7, #4]
 801c45a:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801c45c:	2b02      	cmp	r3, #2
 801c45e:	d010      	beq.n	801c482 <_ux_device_stack_endpoint_stall+0x4e>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c460:	693b      	ldr	r3, [r7, #16]
 801c462:	699b      	ldr	r3, [r3, #24]
 801c464:	687a      	ldr	r2, [r7, #4]
 801c466:	6938      	ldr	r0, [r7, #16]
 801c468:	2114      	movs	r1, #20
 801c46a:	4798      	blx	r3
 801c46c:	0003      	movs	r3, r0
 801c46e:	617b      	str	r3, [r7, #20]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 801c470:	687b      	ldr	r3, [r7, #4]
 801c472:	7bdb      	ldrb	r3, [r3, #15]
 801c474:	001a      	movs	r2, r3
 801c476:	2303      	movs	r3, #3
 801c478:	4013      	ands	r3, r2
 801c47a:	d002      	beq.n	801c482 <_ux_device_stack_endpoint_stall+0x4e>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 801c47c:	687b      	ldr	r3, [r7, #4]
 801c47e:	2202      	movs	r2, #2
 801c480:	605a      	str	r2, [r3, #4]
    }

    /* Restore interrupts.  */
    UX_RESTORE
 801c482:	68fb      	ldr	r3, [r7, #12]
 801c484:	0018      	movs	r0, r3
 801c486:	f002 fd30 	bl	801eeea <_ux_utility_interrupt_restore>

    /* Return completion status.  */
    return(status);       
 801c48a:	697b      	ldr	r3, [r7, #20]
}
 801c48c:	0018      	movs	r0, r3
 801c48e:	46bd      	mov	sp, r7
 801c490:	b006      	add	sp, #24
 801c492:	bd80      	pop	{r7, pc}
 801c494:	20003b20 	.word	0x20003b20

0801c498 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 801c498:	b580      	push	{r7, lr}
 801c49a:	b08a      	sub	sp, #40	@ 0x28
 801c49c:	af00      	add	r7, sp, #0
 801c49e:	60f8      	str	r0, [r7, #12]
 801c4a0:	60b9      	str	r1, [r7, #8]
 801c4a2:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c4a4:	4b3c      	ldr	r3, [pc, #240]	@ (801c598 <_ux_device_stack_get_status+0x100>)
 801c4a6:	681b      	ldr	r3, [r3, #0]
 801c4a8:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c4aa:	4b3b      	ldr	r3, [pc, #236]	@ (801c598 <_ux_device_stack_get_status+0x100>)
 801c4ac:	681b      	ldr	r3, [r3, #0]
 801c4ae:	3324      	adds	r3, #36	@ 0x24
 801c4b0:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c4b2:	69fb      	ldr	r3, [r7, #28]
 801c4b4:	3318      	adds	r3, #24
 801c4b6:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c4b8:	69bb      	ldr	r3, [r7, #24]
 801c4ba:	3320      	adds	r3, #32
 801c4bc:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801c4be:	697b      	ldr	r3, [r7, #20]
 801c4c0:	68db      	ldr	r3, [r3, #12]
 801c4c2:	2200      	movs	r2, #0
 801c4c4:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 801c4c6:	697b      	ldr	r3, [r7, #20]
 801c4c8:	68db      	ldr	r3, [r3, #12]
 801c4ca:	3301      	adds	r3, #1
 801c4cc:	2200      	movs	r2, #0
 801c4ce:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 801c4d0:	2302      	movs	r3, #2
 801c4d2:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801c4d4:	68fb      	ldr	r3, [r7, #12]
 801c4d6:	2203      	movs	r2, #3
 801c4d8:	4013      	ands	r3, r2
 801c4da:	d002      	beq.n	801c4e2 <_ux_device_stack_get_status+0x4a>
 801c4dc:	2b02      	cmp	r3, #2
 801c4de:	d024      	beq.n	801c52a <_ux_device_stack_get_status+0x92>
 801c4e0:	e03e      	b.n	801c560 <_ux_device_stack_get_status+0xc8>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801c4e2:	68ba      	ldr	r2, [r7, #8]
 801c4e4:	23f0      	movs	r3, #240	@ 0xf0
 801c4e6:	021b      	lsls	r3, r3, #8
 801c4e8:	429a      	cmp	r2, r3
 801c4ea:	d102      	bne.n	801c4f2 <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 801c4ec:	2301      	movs	r3, #1
 801c4ee:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 801c4f0:	e03e      	b.n	801c570 <_ux_device_stack_get_status+0xd8>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 801c4f2:	4b29      	ldr	r3, [pc, #164]	@ (801c598 <_ux_device_stack_get_status+0x100>)
 801c4f4:	681a      	ldr	r2, [r3, #0]
 801c4f6:	23a2      	movs	r3, #162	@ 0xa2
 801c4f8:	005b      	lsls	r3, r3, #1
 801c4fa:	58d3      	ldr	r3, [r2, r3]
 801c4fc:	2b02      	cmp	r3, #2
 801c4fe:	d103      	bne.n	801c508 <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801c500:	697b      	ldr	r3, [r7, #20]
 801c502:	68db      	ldr	r3, [r3, #12]
 801c504:	2201      	movs	r2, #1
 801c506:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801c508:	4b23      	ldr	r3, [pc, #140]	@ (801c598 <_ux_device_stack_get_status+0x100>)
 801c50a:	681a      	ldr	r2, [r3, #0]
 801c50c:	23a6      	movs	r3, #166	@ 0xa6
 801c50e:	005b      	lsls	r3, r3, #1
 801c510:	58d3      	ldr	r3, [r2, r3]
 801c512:	2b00      	cmp	r3, #0
 801c514:	d02c      	beq.n	801c570 <_ux_device_stack_get_status+0xd8>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 801c516:	697b      	ldr	r3, [r7, #20]
 801c518:	68db      	ldr	r3, [r3, #12]
 801c51a:	781a      	ldrb	r2, [r3, #0]
 801c51c:	697b      	ldr	r3, [r7, #20]
 801c51e:	68db      	ldr	r3, [r3, #12]
 801c520:	2102      	movs	r1, #2
 801c522:	430a      	orrs	r2, r1
 801c524:	b2d2      	uxtb	r2, r2
 801c526:	701a      	strb	r2, [r3, #0]
        break;
 801c528:	e022      	b.n	801c570 <_ux_device_stack_get_status+0xd8>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 801c52a:	6a3b      	ldr	r3, [r7, #32]
 801c52c:	699b      	ldr	r3, [r3, #24]
 801c52e:	68ba      	ldr	r2, [r7, #8]
 801c530:	6a38      	ldr	r0, [r7, #32]
 801c532:	2115      	movs	r1, #21
 801c534:	4798      	blx	r3
 801c536:	0003      	movs	r3, r0
 801c538:	613b      	str	r3, [r7, #16]
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801c53a:	693b      	ldr	r3, [r7, #16]
 801c53c:	2bff      	cmp	r3, #255	@ 0xff
 801c53e:	d007      	beq.n	801c550 <_ux_device_stack_get_status+0xb8>
        {

            if (status == UX_TRUE)
 801c540:	693b      	ldr	r3, [r7, #16]
 801c542:	2b01      	cmp	r3, #1
 801c544:	d116      	bne.n	801c574 <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801c546:	697b      	ldr	r3, [r7, #20]
 801c548:	68db      	ldr	r3, [r3, #12]
 801c54a:	2201      	movs	r2, #1
 801c54c:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 801c54e:	e011      	b.n	801c574 <_ux_device_stack_get_status+0xdc>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c550:	6a3b      	ldr	r3, [r7, #32]
 801c552:	699b      	ldr	r3, [r3, #24]
 801c554:	69ba      	ldr	r2, [r7, #24]
 801c556:	6a38      	ldr	r0, [r7, #32]
 801c558:	2114      	movs	r1, #20
 801c55a:	4798      	blx	r3
            return(UX_SUCCESS);            
 801c55c:	2300      	movs	r3, #0
 801c55e:	e016      	b.n	801c58e <_ux_device_stack_get_status+0xf6>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c560:	6a3b      	ldr	r3, [r7, #32]
 801c562:	699b      	ldr	r3, [r3, #24]
 801c564:	69ba      	ldr	r2, [r7, #24]
 801c566:	6a38      	ldr	r0, [r7, #32]
 801c568:	2114      	movs	r1, #20
 801c56a:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801c56c:	2300      	movs	r3, #0
 801c56e:	e00e      	b.n	801c58e <_ux_device_stack_get_status+0xf6>
        break;
 801c570:	46c0      	nop			@ (mov r8, r8)
 801c572:	e000      	b.n	801c576 <_ux_device_stack_get_status+0xde>
        break;
 801c574:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c576:	697b      	ldr	r3, [r7, #20]
 801c578:	2203      	movs	r2, #3
 801c57a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 801c57c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c57e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c580:	697b      	ldr	r3, [r7, #20]
 801c582:	0018      	movs	r0, r3
 801c584:	f000 fc45 	bl	801ce12 <_ux_device_stack_transfer_request>
 801c588:	0003      	movs	r3, r0
 801c58a:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 801c58c:	693b      	ldr	r3, [r7, #16]
}
 801c58e:	0018      	movs	r0, r3
 801c590:	46bd      	mov	sp, r7
 801c592:	b00a      	add	sp, #40	@ 0x28
 801c594:	bd80      	pop	{r7, pc}
 801c596:	46c0      	nop			@ (mov r8, r8)
 801c598:	20003b20 	.word	0x20003b20

0801c59c <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 801c59c:	b580      	push	{r7, lr}
 801c59e:	b094      	sub	sp, #80	@ 0x50
 801c5a0:	af00      	add	r7, sp, #0
 801c5a2:	60f8      	str	r0, [r7, #12]
 801c5a4:	60b9      	str	r1, [r7, #8]
 801c5a6:	607a      	str	r2, [r7, #4]
 801c5a8:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c5aa:	4bcb      	ldr	r3, [pc, #812]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5ac:	681b      	ldr	r3, [r3, #0]
 801c5ae:	3324      	adds	r3, #36	@ 0x24
 801c5b0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 801c5b2:	4bc9      	ldr	r3, [pc, #804]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5b4:	681b      	ldr	r3, [r3, #0]
 801c5b6:	21dc      	movs	r1, #220	@ 0xdc
 801c5b8:	68fa      	ldr	r2, [r7, #12]
 801c5ba:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 801c5bc:	4bc6      	ldr	r3, [pc, #792]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5be:	681b      	ldr	r3, [r3, #0]
 801c5c0:	21e0      	movs	r1, #224	@ 0xe0
 801c5c2:	68ba      	ldr	r2, [r7, #8]
 801c5c4:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 801c5c6:	4bc4      	ldr	r3, [pc, #784]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5c8:	681b      	ldr	r3, [r3, #0]
 801c5ca:	21d4      	movs	r1, #212	@ 0xd4
 801c5cc:	687a      	ldr	r2, [r7, #4]
 801c5ce:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 801c5d0:	4bc1      	ldr	r3, [pc, #772]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5d2:	681b      	ldr	r3, [r3, #0]
 801c5d4:	21d8      	movs	r1, #216	@ 0xd8
 801c5d6:	683a      	ldr	r2, [r7, #0]
 801c5d8:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 801c5da:	4bbf      	ldr	r3, [pc, #764]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5dc:	681b      	ldr	r3, [r3, #0]
 801c5de:	21e4      	movs	r1, #228	@ 0xe4
 801c5e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c5e2:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 801c5e4:	4bbc      	ldr	r3, [pc, #752]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5e6:	681b      	ldr	r3, [r3, #0]
 801c5e8:	21e8      	movs	r1, #232	@ 0xe8
 801c5ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801c5ec:	505a      	str	r2, [r3, r1]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 801c5ee:	4bba      	ldr	r3, [pc, #744]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5f0:	681b      	ldr	r3, [r3, #0]
 801c5f2:	21ec      	movs	r1, #236	@ 0xec
 801c5f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c5f6:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801c5f8:	4bb7      	ldr	r3, [pc, #732]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c5fa:	681b      	ldr	r3, [r3, #0]
 801c5fc:	21f0      	movs	r1, #240	@ 0xf0
 801c5fe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801c600:	505a      	str	r2, [r3, r1]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 801c602:	4bb5      	ldr	r3, [pc, #724]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c604:	681a      	ldr	r2, [r3, #0]
 801c606:	23b2      	movs	r3, #178	@ 0xb2
 801c608:	005b      	lsls	r3, r3, #1
 801c60a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801c60c:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 801c60e:	2264      	movs	r2, #100	@ 0x64
 801c610:	2100      	movs	r1, #0
 801c612:	2000      	movs	r0, #0
 801c614:	f000 fe36 	bl	801d284 <_ux_utility_memory_allocate>
 801c618:	0003      	movs	r3, r0
 801c61a:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 801c61c:	6a3b      	ldr	r3, [r7, #32]
 801c61e:	2b00      	cmp	r3, #0
 801c620:	d101      	bne.n	801c626 <_ux_device_stack_initialize+0x8a>
        return(UX_MEMORY_INSUFFICIENT);
 801c622:	2312      	movs	r3, #18
 801c624:	e154      	b.n	801c8d0 <_ux_device_stack_initialize+0x334>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 801c626:	4bac      	ldr	r3, [pc, #688]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c628:	681b      	ldr	r3, [r3, #0]
 801c62a:	21fc      	movs	r1, #252	@ 0xfc
 801c62c:	6a3a      	ldr	r2, [r7, #32]
 801c62e:	505a      	str	r2, [r3, r1]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801c630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c632:	3338      	adds	r3, #56	@ 0x38
 801c634:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801c636:	2380      	movs	r3, #128	@ 0x80
 801c638:	005b      	lsls	r3, r3, #1
 801c63a:	001a      	movs	r2, r3
 801c63c:	2101      	movs	r1, #1
 801c63e:	2000      	movs	r0, #0
 801c640:	f000 fe20 	bl	801d284 <_ux_utility_memory_allocate>
 801c644:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 801c646:	69fb      	ldr	r3, [r7, #28]
 801c648:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 801c64a:	69fb      	ldr	r3, [r7, #28]
 801c64c:	68db      	ldr	r3, [r3, #12]
 801c64e:	2b00      	cmp	r3, #0
 801c650:	d102      	bne.n	801c658 <_ux_device_stack_initialize+0xbc>
        status = UX_MEMORY_INSUFFICIENT;
 801c652:	2312      	movs	r3, #18
 801c654:	64bb      	str	r3, [r7, #72]	@ 0x48
 801c656:	e001      	b.n	801c65c <_ux_device_stack_initialize+0xc0>
    else
        status = UX_SUCCESS;
 801c658:	2300      	movs	r3, #0
 801c65a:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 801c65c:	2300      	movs	r3, #0
 801c65e:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 801c660:	2300      	movs	r3, #0
 801c662:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 801c664:	2300      	movs	r3, #0
 801c666:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 801c668:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c66a:	2b00      	cmp	r3, #0
 801c66c:	d000      	beq.n	801c670 <_ux_device_stack_initialize+0xd4>
 801c66e:	e092      	b.n	801c796 <_ux_device_stack_initialize+0x1fa>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c670:	4b99      	ldr	r3, [pc, #612]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c672:	681b      	ldr	r3, [r3, #0]
 801c674:	22d4      	movs	r2, #212	@ 0xd4
 801c676:	589b      	ldr	r3, [r3, r2]
 801c678:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c67a:	4b97      	ldr	r3, [pc, #604]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c67c:	681b      	ldr	r3, [r3, #0]
 801c67e:	22d8      	movs	r2, #216	@ 0xd8
 801c680:	589b      	ldr	r3, [r3, r2]
 801c682:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 801c684:	2300      	movs	r3, #0
 801c686:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 801c688:	2300      	movs	r3, #0
 801c68a:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 801c68c:	2300      	movs	r3, #0
 801c68e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801c690:	e057      	b.n	801c742 <_ux_device_stack_initialize+0x1a6>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 801c692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c694:	781b      	ldrb	r3, [r3, #0]
 801c696:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 801c698:	2117      	movs	r1, #23
 801c69a:	187b      	adds	r3, r7, r1
 801c69c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c69e:	7852      	ldrb	r2, [r2, #1]
 801c6a0:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 801c6a2:	187b      	adds	r3, r7, r1
 801c6a4:	781b      	ldrb	r3, [r3, #0]
 801c6a6:	2b02      	cmp	r3, #2
 801c6a8:	d029      	beq.n	801c6fe <_ux_device_stack_initialize+0x162>
 801c6aa:	2b04      	cmp	r3, #4
 801c6ac:	d13e      	bne.n	801c72c <_ux_device_stack_initialize+0x190>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 801c6ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6b0:	3303      	adds	r3, #3
 801c6b2:	781b      	ldrb	r3, [r3, #0]
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	d10b      	bne.n	801c6d0 <_ux_device_stack_initialize+0x134>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801c6b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c6bc:	18d3      	adds	r3, r2, r3
 801c6be:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801c6c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6c2:	3304      	adds	r3, #4
 801c6c4:	781b      	ldrb	r3, [r3, #0]
 801c6c6:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801c6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c6ca:	3301      	adds	r3, #1
 801c6cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 801c6ce:	e00a      	b.n	801c6e6 <_ux_device_stack_initialize+0x14a>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 801c6d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6d2:	3304      	adds	r3, #4
 801c6d4:	781b      	ldrb	r3, [r3, #0]
 801c6d6:	001a      	movs	r2, r3
 801c6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c6da:	4293      	cmp	r3, r2
 801c6dc:	d203      	bcs.n	801c6e6 <_ux_device_stack_initialize+0x14a>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801c6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6e0:	3304      	adds	r3, #4
 801c6e2:	781b      	ldrb	r3, [r3, #0]
 801c6e4:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 801c6e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6e8:	3302      	adds	r3, #2
 801c6ea:	781b      	ldrb	r3, [r3, #0]
 801c6ec:	001a      	movs	r2, r3
 801c6ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6f0:	4293      	cmp	r3, r2
 801c6f2:	d21d      	bcs.n	801c730 <_ux_device_stack_initialize+0x194>
                    max_interface_number = *(device_framework + 2);
 801c6f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6f6:	3302      	adds	r3, #2
 801c6f8:	781b      	ldrb	r3, [r3, #0]
 801c6fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 801c6fc:	e018      	b.n	801c730 <_ux_device_stack_initialize+0x194>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 801c6fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c702:	429a      	cmp	r2, r3
 801c704:	d901      	bls.n	801c70a <_ux_device_stack_initialize+0x16e>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 801c706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c708:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 801c70a:	2300      	movs	r3, #0
 801c70c:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 801c70e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c712:	18d3      	adds	r3, r2, r3
 801c714:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 801c716:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c71a:	429a      	cmp	r2, r3
 801c71c:	d901      	bls.n	801c722 <_ux_device_stack_initialize+0x186>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 801c71e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c720:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 801c722:	2300      	movs	r3, #0
 801c724:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 801c726:	2300      	movs	r3, #0
 801c728:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 801c72a:	e002      	b.n	801c732 <_ux_device_stack_initialize+0x196>

            default:
                break;
 801c72c:	46c0      	nop			@ (mov r8, r8)
 801c72e:	e000      	b.n	801c732 <_ux_device_stack_initialize+0x196>
                break;
 801c730:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801c732:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c734:	69bb      	ldr	r3, [r7, #24]
 801c736:	1ad3      	subs	r3, r2, r3
 801c738:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801c73a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c73c:	69bb      	ldr	r3, [r7, #24]
 801c73e:	18d3      	adds	r3, r2, r3
 801c740:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 801c742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c744:	2b00      	cmp	r3, #0
 801c746:	d1a4      	bne.n	801c692 <_ux_device_stack_initialize+0xf6>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 801c748:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c74a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c74c:	18d3      	adds	r3, r2, r3
 801c74e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 801c750:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c754:	429a      	cmp	r2, r3
 801c756:	d901      	bls.n	801c75c <_ux_device_stack_initialize+0x1c0>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 801c758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c75a:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 801c75c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c75e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c760:	429a      	cmp	r2, r3
 801c762:	d901      	bls.n	801c768 <_ux_device_stack_initialize+0x1cc>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 801c764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c766:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801c768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	d106      	bne.n	801c77c <_ux_device_stack_initialize+0x1e0>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 801c76e:	2242      	movs	r2, #66	@ 0x42
 801c770:	2103      	movs	r1, #3
 801c772:	2002      	movs	r0, #2
 801c774:	f000 fc18 	bl	801cfa8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 801c778:	2342      	movs	r3, #66	@ 0x42
 801c77a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801c77c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c77e:	2b00      	cmp	r3, #0
 801c780:	d109      	bne.n	801c796 <_ux_device_stack_initialize+0x1fa>
 801c782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c784:	2b0f      	cmp	r3, #15
 801c786:	d906      	bls.n	801c796 <_ux_device_stack_initialize+0x1fa>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 801c788:	2212      	movs	r2, #18
 801c78a:	2103      	movs	r1, #3
 801c78c:	2002      	movs	r0, #2
 801c78e:	f000 fc0b 	bl	801cfa8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 801c792:	2312      	movs	r3, #18
 801c794:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 801c796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c798:	2b00      	cmp	r3, #0
 801c79a:	d119      	bne.n	801c7d0 <_ux_device_stack_initialize+0x234>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 801c79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c79e:	2198      	movs	r1, #152	@ 0x98
 801c7a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c7a2:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 801c7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c7a6:	21a0      	movs	r1, #160	@ 0xa0
 801c7a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801c7aa:	505a      	str	r2, [r3, r1]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801c7ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c7ae:	2320      	movs	r3, #32
 801c7b0:	2100      	movs	r1, #0
 801c7b2:	2000      	movs	r0, #0
 801c7b4:	f000 fe4c 	bl	801d450 <_ux_utility_memory_allocate_mulc_safe>
 801c7b8:	0003      	movs	r3, r0
 801c7ba:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 801c7bc:	693b      	ldr	r3, [r7, #16]
 801c7be:	2b00      	cmp	r3, #0
 801c7c0:	d102      	bne.n	801c7c8 <_ux_device_stack_initialize+0x22c>
            status = UX_MEMORY_INSUFFICIENT;
 801c7c2:	2312      	movs	r3, #18
 801c7c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 801c7c6:	e003      	b.n	801c7d0 <_ux_device_stack_initialize+0x234>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801c7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c7ca:	2194      	movs	r1, #148	@ 0x94
 801c7cc:	693a      	ldr	r2, [r7, #16]
 801c7ce:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 801c7d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c7d2:	2b00      	cmp	r3, #0
 801c7d4:	d03d      	beq.n	801c852 <_ux_device_stack_initialize+0x2b6>
 801c7d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c7d8:	2b00      	cmp	r3, #0
 801c7da:	d13a      	bne.n	801c852 <_ux_device_stack_initialize+0x2b6>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 801c7dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801c7de:	2368      	movs	r3, #104	@ 0x68
 801c7e0:	2100      	movs	r1, #0
 801c7e2:	2000      	movs	r0, #0
 801c7e4:	f000 fe34 	bl	801d450 <_ux_utility_memory_allocate_mulc_safe>
 801c7e8:	0003      	movs	r3, r0
 801c7ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 801c7ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c7ee:	2b00      	cmp	r3, #0
 801c7f0:	d102      	bne.n	801c7f8 <_ux_device_stack_initialize+0x25c>
            status = UX_MEMORY_INSUFFICIENT;
 801c7f2:	2312      	movs	r3, #18
 801c7f4:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 801c7f6:	e02e      	b.n	801c856 <_ux_device_stack_initialize+0x2ba>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 801c7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c7fa:	219c      	movs	r1, #156	@ 0x9c
 801c7fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c7fe:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801c800:	e01b      	b.n	801c83a <_ux_device_stack_initialize+0x29e>

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 801c802:	2380      	movs	r3, #128	@ 0x80
 801c804:	011b      	lsls	r3, r3, #4
 801c806:	001a      	movs	r2, r3
 801c808:	2101      	movs	r1, #1
 801c80a:	2000      	movs	r0, #0
 801c80c:	f000 fd3a 	bl	801d284 <_ux_utility_memory_allocate>
 801c810:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 801c812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c814:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 801c816:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c81a:	2b00      	cmp	r3, #0
 801c81c:	d102      	bne.n	801c824 <_ux_device_stack_initialize+0x288>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 801c81e:	2312      	movs	r3, #18
 801c820:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801c822:	e015      	b.n	801c850 <_ux_device_stack_initialize+0x2b4>
                }
#endif

                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 801c824:	2300      	movs	r3, #0
 801c826:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 801c828:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c82a:	2b00      	cmp	r3, #0
 801c82c:	d002      	beq.n	801c834 <_ux_device_stack_initialize+0x298>
                {
                    status = UX_SEMAPHORE_ERROR;
 801c82e:	2315      	movs	r3, #21
 801c830:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801c832:	e00d      	b.n	801c850 <_ux_device_stack_initialize+0x2b4>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 801c834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c836:	3368      	adds	r3, #104	@ 0x68
 801c838:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801c83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c83c:	229c      	movs	r2, #156	@ 0x9c
 801c83e:	589a      	ldr	r2, [r3, r2]
 801c840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c842:	2168      	movs	r1, #104	@ 0x68
 801c844:	434b      	muls	r3, r1
 801c846:	18d3      	adds	r3, r2, r3
 801c848:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c84a:	429a      	cmp	r2, r3
 801c84c:	d3d9      	bcc.n	801c802 <_ux_device_stack_initialize+0x266>
        if (endpoints_pool == UX_NULL)
 801c84e:	e002      	b.n	801c856 <_ux_device_stack_initialize+0x2ba>
 801c850:	e001      	b.n	801c856 <_ux_device_stack_initialize+0x2ba>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 801c852:	2300      	movs	r3, #0
 801c854:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 801c856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c858:	2b00      	cmp	r3, #0
 801c85a:	d101      	bne.n	801c860 <_ux_device_stack_initialize+0x2c4>
        return(UX_SUCCESS);
 801c85c:	2300      	movs	r3, #0
 801c85e:	e037      	b.n	801c8d0 <_ux_device_stack_initialize+0x334>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 801c860:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c862:	2b00      	cmp	r3, #0
 801c864:	d018      	beq.n	801c898 <_ux_device_stack_initialize+0x2fc>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801c866:	e00b      	b.n	801c880 <_ux_device_stack_initialize+0x2e4>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801c868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c86c:	2b00      	cmp	r3, #0
 801c86e:	d004      	beq.n	801c87a <_ux_device_stack_initialize+0x2de>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801c870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c874:	0018      	movs	r0, r3
 801c876:	f000 ff31 	bl	801d6dc <_ux_utility_memory_free>
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 801c87a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c87c:	3b68      	subs	r3, #104	@ 0x68
 801c87e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801c880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c882:	229c      	movs	r2, #156	@ 0x9c
 801c884:	589b      	ldr	r3, [r3, r2]
 801c886:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c888:	429a      	cmp	r2, r3
 801c88a:	d2ed      	bcs.n	801c868 <_ux_device_stack_initialize+0x2cc>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801c88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c88e:	229c      	movs	r2, #156	@ 0x9c
 801c890:	589b      	ldr	r3, [r3, r2]
 801c892:	0018      	movs	r0, r3
 801c894:	f000 ff22 	bl	801d6dc <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 801c898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c89a:	2294      	movs	r2, #148	@ 0x94
 801c89c:	589b      	ldr	r3, [r3, r2]
 801c89e:	2b00      	cmp	r3, #0
 801c8a0:	d005      	beq.n	801c8ae <_ux_device_stack_initialize+0x312>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 801c8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c8a4:	2294      	movs	r2, #148	@ 0x94
 801c8a6:	589b      	ldr	r3, [r3, r2]
 801c8a8:	0018      	movs	r0, r3
 801c8aa:	f000 ff17 	bl	801d6dc <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801c8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c8b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c8b2:	2b00      	cmp	r3, #0
 801c8b4:	d004      	beq.n	801c8c0 <_ux_device_stack_initialize+0x324>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801c8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c8b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c8ba:	0018      	movs	r0, r3
 801c8bc:	f000 ff0e 	bl	801d6dc <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 801c8c0:	4b05      	ldr	r3, [pc, #20]	@ (801c8d8 <_ux_device_stack_initialize+0x33c>)
 801c8c2:	681b      	ldr	r3, [r3, #0]
 801c8c4:	22fc      	movs	r2, #252	@ 0xfc
 801c8c6:	589b      	ldr	r3, [r3, r2]
 801c8c8:	0018      	movs	r0, r3
 801c8ca:	f000 ff07 	bl	801d6dc <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801c8ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801c8d0:	0018      	movs	r0, r3
 801c8d2:	46bd      	mov	sp, r7
 801c8d4:	b014      	add	sp, #80	@ 0x50
 801c8d6:	bd80      	pop	{r7, pc}
 801c8d8:	20003b20 	.word	0x20003b20

0801c8dc <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 801c8dc:	b580      	push	{r7, lr}
 801c8de:	b086      	sub	sp, #24
 801c8e0:	af00      	add	r7, sp, #0
 801c8e2:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c8e4:	4b20      	ldr	r3, [pc, #128]	@ (801c968 <_ux_device_stack_interface_delete+0x8c>)
 801c8e6:	681b      	ldr	r3, [r3, #0]
 801c8e8:	3324      	adds	r3, #36	@ 0x24
 801c8ea:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 801c8ec:	687b      	ldr	r3, [r7, #4]
 801c8ee:	69db      	ldr	r3, [r3, #28]
 801c8f0:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 801c8f2:	e01c      	b.n	801c92e <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 801c8f4:	697b      	ldr	r3, [r7, #20]
 801c8f6:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801c8f8:	68fb      	ldr	r3, [r7, #12]
 801c8fa:	695b      	ldr	r3, [r3, #20]
 801c8fc:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801c8fe:	4b1a      	ldr	r3, [pc, #104]	@ (801c968 <_ux_device_stack_interface_delete+0x8c>)
 801c900:	681b      	ldr	r3, [r3, #0]
 801c902:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 801c904:	68bb      	ldr	r3, [r7, #8]
 801c906:	699b      	ldr	r3, [r3, #24]
 801c908:	68fa      	ldr	r2, [r7, #12]
 801c90a:	68b8      	ldr	r0, [r7, #8]
 801c90c:	210f      	movs	r1, #15
 801c90e:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801c910:	68fb      	ldr	r3, [r7, #12]
 801c912:	2200      	movs	r2, #0
 801c914:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 801c916:	68fb      	ldr	r3, [r7, #12]
 801c918:	2200      	movs	r2, #0
 801c91a:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801c91c:	68fb      	ldr	r3, [r7, #12]
 801c91e:	2200      	movs	r2, #0
 801c920:	615a      	str	r2, [r3, #20]
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801c922:	68fb      	ldr	r3, [r7, #12]
 801c924:	2200      	movs	r2, #0
 801c926:	619a      	str	r2, [r3, #24]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801c928:	68fb      	ldr	r3, [r7, #12]
 801c92a:	2200      	movs	r2, #0
 801c92c:	61da      	str	r2, [r3, #28]
    while (next_endpoint != UX_NULL)
 801c92e:	697b      	ldr	r3, [r7, #20]
 801c930:	2b00      	cmp	r3, #0
 801c932:	d1df      	bne.n	801c8f4 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801c934:	687b      	ldr	r3, [r7, #4]
 801c936:	699a      	ldr	r2, [r3, #24]
 801c938:	693b      	ldr	r3, [r7, #16]
 801c93a:	2190      	movs	r1, #144	@ 0x90
 801c93c:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 801c93e:	687b      	ldr	r3, [r7, #4]
 801c940:	2200      	movs	r2, #0
 801c942:	605a      	str	r2, [r3, #4]
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 801c944:	687b      	ldr	r3, [r7, #4]
 801c946:	2200      	movs	r2, #0
 801c948:	609a      	str	r2, [r3, #8]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
 801c94a:	687b      	ldr	r3, [r7, #4]
 801c94c:	2200      	movs	r2, #0
 801c94e:	619a      	str	r2, [r3, #24]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 801c950:	687b      	ldr	r3, [r7, #4]
 801c952:	2200      	movs	r2, #0
 801c954:	61da      	str	r2, [r3, #28]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 801c956:	687b      	ldr	r3, [r7, #4]
 801c958:	2200      	movs	r2, #0
 801c95a:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 801c95c:	2300      	movs	r3, #0
}
 801c95e:	0018      	movs	r0, r3
 801c960:	46bd      	mov	sp, r7
 801c962:	b006      	add	sp, #24
 801c964:	bd80      	pop	{r7, pc}
 801c966:	46c0      	nop			@ (mov r8, r8)
 801c968:	20003b20 	.word	0x20003b20

0801c96c <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 801c96c:	b580      	push	{r7, lr}
 801c96e:	b092      	sub	sp, #72	@ 0x48
 801c970:	af00      	add	r7, sp, #0
 801c972:	60f8      	str	r0, [r7, #12]
 801c974:	60b9      	str	r1, [r7, #8]
 801c976:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c978:	4b87      	ldr	r3, [pc, #540]	@ (801cb98 <_ux_device_stack_interface_set+0x22c>)
 801c97a:	681b      	ldr	r3, [r3, #0]
 801c97c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c97e:	4b86      	ldr	r3, [pc, #536]	@ (801cb98 <_ux_device_stack_interface_set+0x22c>)
 801c980:	681b      	ldr	r3, [r3, #0]
 801c982:	3324      	adds	r3, #36	@ 0x24
 801c984:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;
 801c986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c988:	2294      	movs	r2, #148	@ 0x94
 801c98a:	589b      	ldr	r3, [r3, r2]
 801c98c:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 801c98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c990:	2298      	movs	r2, #152	@ 0x98
 801c992:	589b      	ldr	r3, [r3, r2]
 801c994:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801c996:	e009      	b.n	801c9ac <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 801c998:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c99a:	681b      	ldr	r3, [r3, #0]
 801c99c:	2b00      	cmp	r3, #0
 801c99e:	d009      	beq.n	801c9b4 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 801c9a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c9a2:	3320      	adds	r3, #32
 801c9a4:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801c9a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9a8:	3b01      	subs	r3, #1
 801c9aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801c9ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9ae:	2b00      	cmp	r3, #0
 801c9b0:	d1f2      	bne.n	801c998 <_ux_device_stack_interface_set+0x2c>
 801c9b2:	e000      	b.n	801c9b6 <_ux_device_stack_interface_set+0x4a>
            break;
 801c9b4:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801c9b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9b8:	2b00      	cmp	r3, #0
 801c9ba:	d101      	bne.n	801c9c0 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 801c9bc:	2312      	movs	r3, #18
 801c9be:	e0e6      	b.n	801cb8e <_ux_device_stack_interface_set+0x222>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 801c9c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c9c2:	2201      	movs	r2, #1
 801c9c4:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);
 801c9c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c9c8:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 801c9ca:	4974      	ldr	r1, [pc, #464]	@ (801cb9c <_ux_device_stack_interface_set+0x230>)
 801c9cc:	68f8      	ldr	r0, [r7, #12]
 801c9ce:	2209      	movs	r2, #9
 801c9d0:	f000 fbbe 	bl	801d150 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 801c9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9d6:	2290      	movs	r2, #144	@ 0x90
 801c9d8:	589b      	ldr	r3, [r3, r2]
 801c9da:	2b00      	cmp	r3, #0
 801c9dc:	d104      	bne.n	801c9e8 <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface_ptr;
 801c9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9e0:	2190      	movs	r1, #144	@ 0x90
 801c9e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c9e4:	505a      	str	r2, [r3, r1]
 801c9e6:	e00e      	b.n	801ca06 <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 801c9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9ea:	2290      	movs	r2, #144	@ 0x90
 801c9ec:	589b      	ldr	r3, [r3, r2]
 801c9ee:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801c9f0:	e002      	b.n	801c9f8 <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 801c9f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c9f4:	699b      	ldr	r3, [r3, #24]
 801c9f6:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801c9f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c9fa:	699b      	ldr	r3, [r3, #24]
 801c9fc:	2b00      	cmp	r3, #0
 801c9fe:	d1f8      	bne.n	801c9f2 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 801ca00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ca02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801ca04:	619a      	str	r2, [r3, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 801ca06:	68fb      	ldr	r3, [r7, #12]
 801ca08:	781b      	ldrb	r3, [r3, #0]
 801ca0a:	001a      	movs	r2, r3
 801ca0c:	68bb      	ldr	r3, [r7, #8]
 801ca0e:	1a9b      	subs	r3, r3, r2
 801ca10:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 801ca12:	68fb      	ldr	r3, [r7, #12]
 801ca14:	781b      	ldrb	r3, [r3, #0]
 801ca16:	001a      	movs	r2, r3
 801ca18:	68fb      	ldr	r3, [r7, #12]
 801ca1a:	189b      	adds	r3, r3, r2
 801ca1c:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 801ca1e:	e0ab      	b.n	801cb78 <_ux_device_stack_interface_set+0x20c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801ca20:	68fb      	ldr	r3, [r7, #12]
 801ca22:	781b      	ldrb	r3, [r3, #0]
 801ca24:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801ca26:	211b      	movs	r1, #27
 801ca28:	187b      	adds	r3, r7, r1
 801ca2a:	68fa      	ldr	r2, [r7, #12]
 801ca2c:	7852      	ldrb	r2, [r2, #1]
 801ca2e:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 801ca30:	187b      	adds	r3, r7, r1
 801ca32:	781b      	ldrb	r3, [r3, #0]
 801ca34:	2b05      	cmp	r3, #5
 801ca36:	d008      	beq.n	801ca4a <_ux_device_stack_interface_set+0xde>
 801ca38:	dd00      	ble.n	801ca3c <_ux_device_stack_interface_set+0xd0>
 801ca3a:	e094      	b.n	801cb66 <_ux_device_stack_interface_set+0x1fa>
 801ca3c:	2b02      	cmp	r3, #2
 801ca3e:	d100      	bne.n	801ca42 <_ux_device_stack_interface_set+0xd6>
 801ca40:	e089      	b.n	801cb56 <_ux_device_stack_interface_set+0x1ea>
 801ca42:	2b04      	cmp	r3, #4
 801ca44:	d100      	bne.n	801ca48 <_ux_device_stack_interface_set+0xdc>
 801ca46:	e086      	b.n	801cb56 <_ux_device_stack_interface_set+0x1ea>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 801ca48:	e08d      	b.n	801cb66 <_ux_device_stack_interface_set+0x1fa>
            endpoint = device -> ux_slave_device_endpoints_pool;
 801ca4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca4c:	229c      	movs	r2, #156	@ 0x9c
 801ca4e:	589b      	ldr	r3, [r3, r2]
 801ca50:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801ca52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca54:	22a0      	movs	r2, #160	@ 0xa0
 801ca56:	589b      	ldr	r3, [r3, r2]
 801ca58:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801ca5a:	e00d      	b.n	801ca78 <_ux_device_stack_interface_set+0x10c>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801ca5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ca5e:	681b      	ldr	r3, [r3, #0]
 801ca60:	2b00      	cmp	r3, #0
 801ca62:	d103      	bne.n	801ca6c <_ux_device_stack_interface_set+0x100>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 801ca64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ca66:	2201      	movs	r2, #1
 801ca68:	601a      	str	r2, [r3, #0]
                    break;
 801ca6a:	e008      	b.n	801ca7e <_ux_device_stack_interface_set+0x112>
                endpoint++;
 801ca6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ca6e:	3368      	adds	r3, #104	@ 0x68
 801ca70:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 801ca72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca74:	3b01      	subs	r3, #1
 801ca76:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801ca78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca7a:	2b00      	cmp	r3, #0
 801ca7c:	d1ee      	bne.n	801ca5c <_ux_device_stack_interface_set+0xf0>
            if (endpoints_pool_number == 0)
 801ca7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca80:	2b00      	cmp	r3, #0
 801ca82:	d101      	bne.n	801ca88 <_ux_device_stack_interface_set+0x11c>
                return(UX_MEMORY_INSUFFICIENT);
 801ca84:	2312      	movs	r3, #18
 801ca86:	e082      	b.n	801cb8e <_ux_device_stack_interface_set+0x222>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801ca88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ca8a:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 801ca8c:	4944      	ldr	r1, [pc, #272]	@ (801cba0 <_ux_device_stack_interface_set+0x234>)
 801ca8e:	68f8      	ldr	r0, [r7, #12]
 801ca90:	2206      	movs	r2, #6
 801ca92:	f000 fb5d 	bl	801d150 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801ca96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ca98:	3320      	adds	r3, #32
 801ca9a:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801ca9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ca9e:	8a1b      	ldrh	r3, [r3, #16]
            max_transfer_length =
 801caa0:	055b      	lsls	r3, r3, #21
 801caa2:	0d5b      	lsrs	r3, r3, #21
 801caa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801caa6:	4b3c      	ldr	r3, [pc, #240]	@ (801cb98 <_ux_device_stack_interface_set+0x22c>)
 801caa8:	681a      	ldr	r2, [r3, #0]
 801caaa:	23a0      	movs	r3, #160	@ 0xa0
 801caac:	005b      	lsls	r3, r3, #1
 801caae:	58d3      	ldr	r3, [r2, r3]
 801cab0:	2b02      	cmp	r3, #2
 801cab2:	d119      	bne.n	801cae8 <_ux_device_stack_interface_set+0x17c>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801cab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cab6:	7bdb      	ldrb	r3, [r3, #15]
 801cab8:	001a      	movs	r2, r3
 801caba:	2301      	movs	r3, #1
 801cabc:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801cabe:	d013      	beq.n	801cae8 <_ux_device_stack_interface_set+0x17c>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801cac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cac2:	8a1b      	ldrh	r3, [r3, #16]
 801cac4:	001a      	movs	r2, r3
 801cac6:	23c0      	movs	r3, #192	@ 0xc0
 801cac8:	015b      	lsls	r3, r3, #5
 801caca:	4013      	ands	r3, r2
 801cacc:	613b      	str	r3, [r7, #16]
                if (n_trans)
 801cace:	693b      	ldr	r3, [r7, #16]
 801cad0:	2b00      	cmp	r3, #0
 801cad2:	d009      	beq.n	801cae8 <_ux_device_stack_interface_set+0x17c>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801cad4:	693b      	ldr	r3, [r7, #16]
 801cad6:	0adb      	lsrs	r3, r3, #11
 801cad8:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 801cada:	693b      	ldr	r3, [r7, #16]
 801cadc:	3301      	adds	r3, #1
 801cade:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 801cae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cae2:	693a      	ldr	r2, [r7, #16]
 801cae4:	4353      	muls	r3, r2
 801cae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801cae8:	697b      	ldr	r3, [r7, #20]
 801caea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801caec:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801caee:	697b      	ldr	r3, [r7, #20]
 801caf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801caf2:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801caf4:	697b      	ldr	r3, [r7, #20]
 801caf6:	2201      	movs	r2, #1
 801caf8:	4252      	negs	r2, r2
 801cafa:	635a      	str	r2, [r3, #52]	@ 0x34
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 801cafc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cafe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cb00:	619a      	str	r2, [r3, #24]
            endpoint -> ux_slave_endpoint_device =  device;
 801cb02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cb04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cb06:	61da      	str	r2, [r3, #28]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801cb08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb0a:	699b      	ldr	r3, [r3, #24]
 801cb0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cb0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cb10:	210e      	movs	r1, #14
 801cb12:	4798      	blx	r3
 801cb14:	0003      	movs	r3, r0
 801cb16:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 801cb18:	6a3b      	ldr	r3, [r7, #32]
 801cb1a:	2b00      	cmp	r3, #0
 801cb1c:	d004      	beq.n	801cb28 <_ux_device_stack_interface_set+0x1bc>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801cb1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cb20:	2200      	movs	r2, #0
 801cb22:	601a      	str	r2, [r3, #0]
                return(status);
 801cb24:	6a3b      	ldr	r3, [r7, #32]
 801cb26:	e032      	b.n	801cb8e <_ux_device_stack_interface_set+0x222>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801cb28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb2a:	69db      	ldr	r3, [r3, #28]
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	d103      	bne.n	801cb38 <_ux_device_stack_interface_set+0x1cc>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801cb30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cb34:	61da      	str	r2, [r3, #28]
            break;
 801cb36:	e017      	b.n	801cb68 <_ux_device_stack_interface_set+0x1fc>
                endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801cb38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb3a:	69db      	ldr	r3, [r3, #28]
 801cb3c:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801cb3e:	e002      	b.n	801cb46 <_ux_device_stack_interface_set+0x1da>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801cb40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cb42:	695b      	ldr	r3, [r3, #20]
 801cb44:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801cb46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cb48:	695b      	ldr	r3, [r3, #20]
 801cb4a:	2b00      	cmp	r3, #0
 801cb4c:	d1f8      	bne.n	801cb40 <_ux_device_stack_interface_set+0x1d4>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801cb4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cb50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cb52:	615a      	str	r2, [r3, #20]
            break;
 801cb54:	e008      	b.n	801cb68 <_ux_device_stack_interface_set+0x1fc>
            status =  _ux_device_stack_interface_start(interface_ptr);
 801cb56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb58:	0018      	movs	r0, r3
 801cb5a:	f000 f823 	bl	801cba4 <_ux_device_stack_interface_start>
 801cb5e:	0003      	movs	r3, r0
 801cb60:	623b      	str	r3, [r7, #32]
            return(status);
 801cb62:	6a3b      	ldr	r3, [r7, #32]
 801cb64:	e013      	b.n	801cb8e <_ux_device_stack_interface_set+0x222>
            break;
 801cb66:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801cb68:	68ba      	ldr	r2, [r7, #8]
 801cb6a:	69fb      	ldr	r3, [r7, #28]
 801cb6c:	1ad3      	subs	r3, r2, r3
 801cb6e:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801cb70:	68fa      	ldr	r2, [r7, #12]
 801cb72:	69fb      	ldr	r3, [r7, #28]
 801cb74:	18d3      	adds	r3, r2, r3
 801cb76:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 801cb78:	68bb      	ldr	r3, [r7, #8]
 801cb7a:	2b00      	cmp	r3, #0
 801cb7c:	d000      	beq.n	801cb80 <_ux_device_stack_interface_set+0x214>
 801cb7e:	e74f      	b.n	801ca20 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 801cb80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb82:	0018      	movs	r0, r3
 801cb84:	f000 f80e 	bl	801cba4 <_ux_device_stack_interface_start>
 801cb88:	0003      	movs	r3, r0
 801cb8a:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 801cb8c:	6a3b      	ldr	r3, [r7, #32]
}
 801cb8e:	0018      	movs	r0, r3
 801cb90:	46bd      	mov	sp, r7
 801cb92:	b012      	add	sp, #72	@ 0x48
 801cb94:	bd80      	pop	{r7, pc}
 801cb96:	46c0      	nop			@ (mov r8, r8)
 801cb98:	20003b20 	.word	0x20003b20
 801cb9c:	20000060 	.word	0x20000060
 801cba0:	20000040 	.word	0x20000040

0801cba4 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 801cba4:	b590      	push	{r4, r7, lr}
 801cba6:	b091      	sub	sp, #68	@ 0x44
 801cba8:	af00      	add	r7, sp, #0
 801cbaa:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801cbac:	4b2b      	ldr	r3, [pc, #172]	@ (801cc5c <_ux_device_stack_interface_start+0xb8>)
 801cbae:	681b      	ldr	r3, [r3, #0]
 801cbb0:	687a      	ldr	r2, [r7, #4]
 801cbb2:	7b92      	ldrb	r2, [r2, #14]
 801cbb4:	3240      	adds	r2, #64	@ 0x40
 801cbb6:	0092      	lsls	r2, r2, #2
 801cbb8:	58d3      	ldr	r3, [r2, r3]
 801cbba:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 801cbbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbbe:	2b00      	cmp	r3, #0
 801cbc0:	d101      	bne.n	801cbc6 <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 801cbc2:	2357      	movs	r3, #87	@ 0x57
 801cbc4:	e046      	b.n	801cc54 <_ux_device_stack_interface_start+0xb0>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cbc6:	4b25      	ldr	r3, [pc, #148]	@ (801cc5c <_ux_device_stack_interface_start+0xb8>)
 801cbc8:	681b      	ldr	r3, [r3, #0]
 801cbca:	3324      	adds	r3, #36	@ 0x24
 801cbcc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 801cbce:	2408      	movs	r4, #8
 801cbd0:	193b      	adds	r3, r7, r4
 801cbd2:	2201      	movs	r2, #1
 801cbd4:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 801cbd6:	193b      	adds	r3, r7, r4
 801cbd8:	687a      	ldr	r2, [r7, #4]
 801cbda:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 801cbdc:	687b      	ldr	r3, [r7, #4]
 801cbde:	7c5b      	ldrb	r3, [r3, #17]
 801cbe0:	001a      	movs	r2, r3
 801cbe2:	193b      	adds	r3, r7, r4
 801cbe4:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 801cbe6:	687b      	ldr	r3, [r7, #4]
 801cbe8:	7c9b      	ldrb	r3, [r3, #18]
 801cbea:	001a      	movs	r2, r3
 801cbec:	193b      	adds	r3, r7, r4
 801cbee:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 801cbf0:	687b      	ldr	r3, [r7, #4]
 801cbf2:	7cdb      	ldrb	r3, [r3, #19]
 801cbf4:	001a      	movs	r2, r3
 801cbf6:	193b      	adds	r3, r7, r4
 801cbf8:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 801cbfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cbfc:	899b      	ldrh	r3, [r3, #12]
 801cbfe:	001a      	movs	r2, r3
 801cc00:	193b      	adds	r3, r7, r4
 801cc02:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 801cc04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc06:	89db      	ldrh	r3, [r3, #14]
 801cc08:	001a      	movs	r2, r3
 801cc0a:	193b      	adds	r3, r7, r4
 801cc0c:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
 801cc0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc10:	687a      	ldr	r2, [r7, #4]
 801cc12:	661a      	str	r2, [r3, #96]	@ 0x60
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801cc14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cc18:	193a      	adds	r2, r7, r4
 801cc1a:	0010      	movs	r0, r2
 801cc1c:	4798      	blx	r3
 801cc1e:	0003      	movs	r3, r0
 801cc20:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 801cc22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cc24:	2b00      	cmp	r3, #0
 801cc26:	d114      	bne.n	801cc52 <_ux_device_stack_interface_start+0xae>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801cc28:	193b      	adds	r3, r7, r4
 801cc2a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cc2c:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 801cc2e:	193b      	adds	r3, r7, r4
 801cc30:	2202      	movs	r2, #2
 801cc32:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801cc34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cc38:	193a      	adds	r2, r7, r4
 801cc3a:	0010      	movs	r0, r2
 801cc3c:	4798      	blx	r3
 801cc3e:	0003      	movs	r3, r0
 801cc40:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 801cc42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cc44:	2b00      	cmp	r3, #0
 801cc46:	d102      	bne.n	801cc4e <_ux_device_stack_interface_start+0xaa>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 801cc48:	687b      	ldr	r3, [r7, #4]
 801cc4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cc4c:	605a      	str	r2, [r3, #4]

        return(status); 
 801cc4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cc50:	e000      	b.n	801cc54 <_ux_device_stack_interface_start+0xb0>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 801cc52:	2357      	movs	r3, #87	@ 0x57
}
 801cc54:	0018      	movs	r0, r3
 801cc56:	46bd      	mov	sp, r7
 801cc58:	b011      	add	sp, #68	@ 0x44
 801cc5a:	bd90      	pop	{r4, r7, pc}
 801cc5c:	20003b20 	.word	0x20003b20

0801cc60 <_ux_device_stack_set_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801cc60:	b580      	push	{r7, lr}
 801cc62:	b08a      	sub	sp, #40	@ 0x28
 801cc64:	af00      	add	r7, sp, #0
 801cc66:	60f8      	str	r0, [r7, #12]
 801cc68:	60b9      	str	r1, [r7, #8]
 801cc6a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cc6c:	4b2a      	ldr	r3, [pc, #168]	@ (801cd18 <_ux_device_stack_set_feature+0xb8>)
 801cc6e:	681b      	ldr	r3, [r3, #0]
 801cc70:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cc72:	4b29      	ldr	r3, [pc, #164]	@ (801cd18 <_ux_device_stack_set_feature+0xb8>)
 801cc74:	681b      	ldr	r3, [r3, #0]
 801cc76:	3324      	adds	r3, #36	@ 0x24
 801cc78:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801cc7a:	69bb      	ldr	r3, [r7, #24]
 801cc7c:	3318      	adds	r3, #24
 801cc7e:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801cc80:	68fb      	ldr	r3, [r7, #12]
 801cc82:	2203      	movs	r2, #3
 801cc84:	4013      	ands	r3, r2
 801cc86:	d002      	beq.n	801cc8e <_ux_device_stack_set_feature+0x2e>
 801cc88:	2b02      	cmp	r3, #2
 801cc8a:	d016      	beq.n	801ccba <_ux_device_stack_set_feature+0x5a>
 801cc8c:	e038      	b.n	801cd00 <_ux_device_stack_set_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801cc8e:	68bb      	ldr	r3, [r7, #8]
 801cc90:	2b01      	cmp	r3, #1
 801cc92:	d110      	bne.n	801ccb6 <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801cc94:	4b20      	ldr	r3, [pc, #128]	@ (801cd18 <_ux_device_stack_set_feature+0xb8>)
 801cc96:	681a      	ldr	r2, [r3, #0]
 801cc98:	23a4      	movs	r3, #164	@ 0xa4
 801cc9a:	005b      	lsls	r3, r3, #1
 801cc9c:	58d3      	ldr	r3, [r2, r3]
 801cc9e:	2b00      	cmp	r3, #0
 801cca0:	d007      	beq.n	801ccb2 <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 801cca2:	4b1d      	ldr	r3, [pc, #116]	@ (801cd18 <_ux_device_stack_set_feature+0xb8>)
 801cca4:	681a      	ldr	r2, [r3, #0]
 801cca6:	23a6      	movs	r3, #166	@ 0xa6
 801cca8:	005b      	lsls	r3, r3, #1
 801ccaa:	2101      	movs	r1, #1
 801ccac:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 801ccae:	2300      	movs	r3, #0
 801ccb0:	e02d      	b.n	801cd0e <_ux_device_stack_set_feature+0xae>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 801ccb2:	2354      	movs	r3, #84	@ 0x54
 801ccb4:	e02b      	b.n	801cd0e <_ux_device_stack_set_feature+0xae>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801ccb6:	2354      	movs	r3, #84	@ 0x54
 801ccb8:	e029      	b.n	801cd0e <_ux_device_stack_set_feature+0xae>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801ccba:	69bb      	ldr	r3, [r7, #24]
 801ccbc:	2290      	movs	r2, #144	@ 0x90
 801ccbe:	589b      	ldr	r3, [r3, r2]
 801ccc0:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 801ccc2:	e01a      	b.n	801ccfa <_ux_device_stack_set_feature+0x9a>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801ccc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ccc6:	69db      	ldr	r3, [r3, #28]
 801ccc8:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801ccca:	e010      	b.n	801ccee <_ux_device_stack_set_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801cccc:	6a3b      	ldr	r3, [r7, #32]
 801ccce:	7b9b      	ldrb	r3, [r3, #14]
 801ccd0:	001a      	movs	r2, r3
 801ccd2:	687b      	ldr	r3, [r7, #4]
 801ccd4:	4293      	cmp	r3, r2
 801ccd6:	d107      	bne.n	801cce8 <_ux_device_stack_set_feature+0x88>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801ccd8:	69fb      	ldr	r3, [r7, #28]
 801ccda:	699b      	ldr	r3, [r3, #24]
 801ccdc:	6a3a      	ldr	r2, [r7, #32]
 801ccde:	69f8      	ldr	r0, [r7, #28]
 801cce0:	2114      	movs	r1, #20
 801cce2:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801cce4:	2300      	movs	r3, #0
 801cce6:	e012      	b.n	801cd0e <_ux_device_stack_set_feature+0xae>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801cce8:	6a3b      	ldr	r3, [r7, #32]
 801ccea:	695b      	ldr	r3, [r3, #20]
 801ccec:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801ccee:	6a3b      	ldr	r3, [r7, #32]
 801ccf0:	2b00      	cmp	r3, #0
 801ccf2:	d1eb      	bne.n	801cccc <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801ccf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ccf6:	699b      	ldr	r3, [r3, #24]
 801ccf8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 801ccfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ccfc:	2b00      	cmp	r3, #0
 801ccfe:	d1e1      	bne.n	801ccc4 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cd00:	69fb      	ldr	r3, [r7, #28]
 801cd02:	699b      	ldr	r3, [r3, #24]
 801cd04:	697a      	ldr	r2, [r7, #20]
 801cd06:	69f8      	ldr	r0, [r7, #28]
 801cd08:	2114      	movs	r1, #20
 801cd0a:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801cd0c:	2300      	movs	r3, #0
    }
}
 801cd0e:	0018      	movs	r0, r3
 801cd10:	46bd      	mov	sp, r7
 801cd12:	b00a      	add	sp, #40	@ 0x28
 801cd14:	bd80      	pop	{r7, pc}
 801cd16:	46c0      	nop			@ (mov r8, r8)
 801cd18:	20003b20 	.word	0x20003b20

0801cd1c <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
 801cd1c:	b580      	push	{r7, lr}
 801cd1e:	b084      	sub	sp, #16
 801cd20:	af00      	add	r7, sp, #0
UX_SLAVE_CLASS              *class_instance;
ULONG                       class_index;
UINT                        status;


    status = UX_STATE_RESET;
 801cd22:	2300      	movs	r3, #0
 801cd24:	607b      	str	r3, [r7, #4]

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801cd26:	4b1a      	ldr	r3, [pc, #104]	@ (801cd90 <_ux_device_stack_tasks_run+0x74>)
 801cd28:	681b      	ldr	r3, [r3, #0]
 801cd2a:	603b      	str	r3, [r7, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 801cd2c:	683b      	ldr	r3, [r7, #0]
 801cd2e:	699b      	ldr	r3, [r3, #24]
 801cd30:	6838      	ldr	r0, [r7, #0]
 801cd32:	2200      	movs	r2, #0
 801cd34:	2112      	movs	r1, #18
 801cd36:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
 801cd38:	4b15      	ldr	r3, [pc, #84]	@ (801cd90 <_ux_device_stack_tasks_run+0x74>)
 801cd3a:	681b      	ldr	r3, [r3, #0]
 801cd3c:	22fc      	movs	r2, #252	@ 0xfc
 801cd3e:	589b      	ldr	r3, [r3, r2]
 801cd40:	60fb      	str	r3, [r7, #12]
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 801cd42:	2300      	movs	r3, #0
 801cd44:	60bb      	str	r3, [r7, #8]
 801cd46:	e01b      	b.n	801cd80 <_ux_device_stack_tasks_run+0x64>
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 801cd48:	68fb      	ldr	r3, [r7, #12]
 801cd4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801cd4c:	2b00      	cmp	r3, #0
 801cd4e:	d011      	beq.n	801cd74 <_ux_device_stack_tasks_run+0x58>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
 801cd50:	68fb      	ldr	r3, [r7, #12]
 801cd52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801cd54:	2b00      	cmp	r3, #0
 801cd56:	d00f      	beq.n	801cd78 <_ux_device_stack_tasks_run+0x5c>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 801cd58:	68fb      	ldr	r3, [r7, #12]
 801cd5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801cd5c:	68fb      	ldr	r3, [r7, #12]
 801cd5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801cd60:	0018      	movs	r0, r3
 801cd62:	4790      	blx	r2
 801cd64:	0002      	movs	r2, r0
 801cd66:	687b      	ldr	r3, [r7, #4]
 801cd68:	4313      	orrs	r3, r2
 801cd6a:	607b      	str	r3, [r7, #4]

        /* Move to the next class.  */
        class_instance ++;
 801cd6c:	68fb      	ldr	r3, [r7, #12]
 801cd6e:	3364      	adds	r3, #100	@ 0x64
 801cd70:	60fb      	str	r3, [r7, #12]
 801cd72:	e002      	b.n	801cd7a <_ux_device_stack_tasks_run+0x5e>
            continue;
 801cd74:	46c0      	nop			@ (mov r8, r8)
 801cd76:	e000      	b.n	801cd7a <_ux_device_stack_tasks_run+0x5e>
            continue;
 801cd78:	46c0      	nop			@ (mov r8, r8)
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 801cd7a:	68bb      	ldr	r3, [r7, #8]
 801cd7c:	3301      	adds	r3, #1
 801cd7e:	60bb      	str	r3, [r7, #8]
 801cd80:	68bb      	ldr	r3, [r7, #8]
 801cd82:	2b00      	cmp	r3, #0
 801cd84:	d0e0      	beq.n	801cd48 <_ux_device_stack_tasks_run+0x2c>
    }

    /* Return overall status.  */
    return(status);
 801cd86:	687b      	ldr	r3, [r7, #4]
}
 801cd88:	0018      	movs	r0, r3
 801cd8a:	46bd      	mov	sp, r7
 801cd8c:	b004      	add	sp, #16
 801cd8e:	bd80      	pop	{r7, pc}
 801cd90:	20003b20 	.word	0x20003b20

0801cd94 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 801cd94:	b580      	push	{r7, lr}
 801cd96:	b084      	sub	sp, #16
 801cd98:	af00      	add	r7, sp, #0
 801cd9a:	6078      	str	r0, [r7, #4]
 801cd9c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cd9e:	4b12      	ldr	r3, [pc, #72]	@ (801cde8 <_ux_device_stack_transfer_abort+0x54>)
 801cda0:	681b      	ldr	r3, [r3, #0]
 801cda2:	60fb      	str	r3, [r7, #12]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 801cda4:	687b      	ldr	r3, [r7, #4]
 801cda6:	683a      	ldr	r2, [r7, #0]
 801cda8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 801cdaa:	f002 f88f 	bl	801eecc <_ux_utility_interrupt_disable>
 801cdae:	0003      	movs	r3, r0
 801cdb0:	60bb      	str	r3, [r7, #8]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 801cdb2:	687b      	ldr	r3, [r7, #4]
 801cdb4:	681b      	ldr	r3, [r3, #0]
 801cdb6:	2b01      	cmp	r3, #1
 801cdb8:	d10d      	bne.n	801cdd6 <_ux_device_stack_transfer_abort+0x42>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801cdba:	68fb      	ldr	r3, [r7, #12]
 801cdbc:	699b      	ldr	r3, [r3, #24]
 801cdbe:	687a      	ldr	r2, [r7, #4]
 801cdc0:	68f8      	ldr	r0, [r7, #12]
 801cdc2:	210d      	movs	r1, #13
 801cdc4:	4798      	blx	r3

        /* Restore interrupts. Note that the transfer request should not be modified now.  */
        UX_RESTORE
 801cdc6:	68bb      	ldr	r3, [r7, #8]
 801cdc8:	0018      	movs	r0, r3
 801cdca:	f002 f88e 	bl	801eeea <_ux_utility_interrupt_restore>

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801cdce:	687b      	ldr	r3, [r7, #4]
 801cdd0:	2204      	movs	r2, #4
 801cdd2:	601a      	str	r2, [r3, #0]
 801cdd4:	e003      	b.n	801cdde <_ux_device_stack_transfer_abort+0x4a>
    }
    else
    {

        /* Restore interrupts.  */
        UX_RESTORE
 801cdd6:	68bb      	ldr	r3, [r7, #8]
 801cdd8:	0018      	movs	r0, r3
 801cdda:	f002 f886 	bl	801eeea <_ux_utility_interrupt_restore>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 801cdde:	2300      	movs	r3, #0
}
 801cde0:	0018      	movs	r0, r3
 801cde2:	46bd      	mov	sp, r7
 801cde4:	b004      	add	sp, #16
 801cde6:	bd80      	pop	{r7, pc}
 801cde8:	20003b20 	.word	0x20003b20

0801cdec <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 801cdec:	b580      	push	{r7, lr}
 801cdee:	b084      	sub	sp, #16
 801cdf0:	af00      	add	r7, sp, #0
 801cdf2:	6078      	str	r0, [r7, #4]
 801cdf4:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801cdf6:	687b      	ldr	r3, [r7, #4]
 801cdf8:	3320      	adds	r3, #32
 801cdfa:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 801cdfc:	683a      	ldr	r2, [r7, #0]
 801cdfe:	68fb      	ldr	r3, [r7, #12]
 801ce00:	0011      	movs	r1, r2
 801ce02:	0018      	movs	r0, r3
 801ce04:	f7ff ffc6 	bl	801cd94 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801ce08:	2300      	movs	r3, #0
}
 801ce0a:	0018      	movs	r0, r3
 801ce0c:	46bd      	mov	sp, r7
 801ce0e:	b004      	add	sp, #16
 801ce10:	bd80      	pop	{r7, pc}

0801ce12 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 801ce12:	b580      	push	{r7, lr}
 801ce14:	b086      	sub	sp, #24
 801ce16:	af00      	add	r7, sp, #0
 801ce18:	60f8      	str	r0, [r7, #12]
 801ce1a:	60b9      	str	r1, [r7, #8]
 801ce1c:	607a      	str	r2, [r7, #4]
#if defined(UX_DEVICE_STANDALONE)
UINT            status;

    /* Start a transfer request without waiting it end.  */
    UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801ce1e:	68fb      	ldr	r3, [r7, #12]
 801ce20:	2200      	movs	r2, #0
 801ce22:	631a      	str	r2, [r3, #48]	@ 0x30
    status = _ux_device_stack_transfer_run(transfer_request, slave_length, host_length);
 801ce24:	687a      	ldr	r2, [r7, #4]
 801ce26:	68b9      	ldr	r1, [r7, #8]
 801ce28:	68fb      	ldr	r3, [r7, #12]
 801ce2a:	0018      	movs	r0, r3
 801ce2c:	f000 f812 	bl	801ce54 <_ux_device_stack_transfer_run>
 801ce30:	0003      	movs	r3, r0
 801ce32:	617b      	str	r3, [r7, #20]
    if (status == UX_STATE_LOCK)
 801ce34:	697b      	ldr	r3, [r7, #20]
 801ce36:	2b06      	cmp	r3, #6
 801ce38:	d101      	bne.n	801ce3e <_ux_device_stack_transfer_request+0x2c>
        return(UX_BUSY);
 801ce3a:	23fe      	movs	r3, #254	@ 0xfe
 801ce3c:	e006      	b.n	801ce4c <_ux_device_stack_transfer_request+0x3a>
    if (status < UX_STATE_NEXT)
 801ce3e:	697b      	ldr	r3, [r7, #20]
 801ce40:	2b03      	cmp	r3, #3
 801ce42:	d802      	bhi.n	801ce4a <_ux_device_stack_transfer_request+0x38>
        return(transfer_request -> ux_slave_transfer_request_completion_code);
 801ce44:	68fb      	ldr	r3, [r7, #12]
 801ce46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ce48:	e000      	b.n	801ce4c <_ux_device_stack_transfer_request+0x3a>

    /* Started/done, things will be done in BG  */
    return(UX_SUCCESS);
 801ce4a:	2300      	movs	r3, #0

    /* And return the status.  */
    return(status);

#endif
}
 801ce4c:	0018      	movs	r0, r3
 801ce4e:	46bd      	mov	sp, r7
 801ce50:	b006      	add	sp, #24
 801ce52:	bd80      	pop	{r7, pc}

0801ce54 <_ux_device_stack_transfer_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_run(UX_SLAVE_TRANSFER *transfer_request, ULONG slave_length, ULONG host_length)
{
 801ce54:	b580      	push	{r7, lr}
 801ce56:	b08a      	sub	sp, #40	@ 0x28
 801ce58:	af00      	add	r7, sp, #0
 801ce5a:	60f8      	str	r0, [r7, #12]
 801ce5c:	60b9      	str	r1, [r7, #8]
 801ce5e:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801ce60:	68fb      	ldr	r3, [r7, #12]
 801ce62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ce64:	2b01      	cmp	r3, #1
 801ce66:	d107      	bne.n	801ce78 <_ux_device_stack_transfer_run+0x24>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 801ce68:	68fb      	ldr	r3, [r7, #12]
 801ce6a:	2200      	movs	r2, #0
 801ce6c:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 801ce6e:	68fb      	ldr	r3, [r7, #12]
 801ce70:	2204      	movs	r2, #4
 801ce72:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_NEXT);
 801ce74:	2304      	movs	r3, #4
 801ce76:	e091      	b.n	801cf9c <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 801ce78:	4b4a      	ldr	r3, [pc, #296]	@ (801cfa4 <_ux_device_stack_transfer_run+0x150>)
 801ce7a:	681b      	ldr	r3, [r3, #0]
 801ce7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ce7e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if (!(device_state == UX_DEVICE_ATTACHED) &&
 801ce80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce82:	2b01      	cmp	r3, #1
 801ce84:	d00d      	beq.n	801cea2 <_ux_device_stack_transfer_run+0x4e>
 801ce86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce88:	2b02      	cmp	r3, #2
 801ce8a:	d00a      	beq.n	801cea2 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_ADDRESSED) &&
 801ce8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce8e:	2b03      	cmp	r3, #3
 801ce90:	d007      	beq.n	801cea2 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_CONFIGURED))
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 801ce92:	68fb      	ldr	r3, [r7, #12]
 801ce94:	2225      	movs	r2, #37	@ 0x25
 801ce96:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 801ce98:	68fb      	ldr	r3, [r7, #12]
 801ce9a:	2200      	movs	r2, #0
 801ce9c:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 801ce9e:	2301      	movs	r3, #1
 801cea0:	e07c      	b.n	801cf9c <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cea2:	4b40      	ldr	r3, [pc, #256]	@ (801cfa4 <_ux_device_stack_transfer_run+0x150>)
 801cea4:	681b      	ldr	r3, [r3, #0]
 801cea6:	623b      	str	r3, [r7, #32]

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801cea8:	68fb      	ldr	r3, [r7, #12]
 801ceaa:	689b      	ldr	r3, [r3, #8]
 801ceac:	61fb      	str	r3, [r7, #28]

    /* Process states.  */
    state = transfer_request -> ux_slave_transfer_request_state;
 801ceae:	68fb      	ldr	r3, [r7, #12]
 801ceb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801ceb2:	61bb      	str	r3, [r7, #24]
    switch(state)
 801ceb4:	69bb      	ldr	r3, [r7, #24]
 801ceb6:	2b21      	cmp	r3, #33	@ 0x21
 801ceb8:	d05a      	beq.n	801cf70 <_ux_device_stack_transfer_run+0x11c>
 801ceba:	69bb      	ldr	r3, [r7, #24]
 801cebc:	2b21      	cmp	r3, #33	@ 0x21
 801cebe:	d900      	bls.n	801cec2 <_ux_device_stack_transfer_run+0x6e>
 801cec0:	e065      	b.n	801cf8e <_ux_device_stack_transfer_run+0x13a>
 801cec2:	69bb      	ldr	r3, [r7, #24]
 801cec4:	2b00      	cmp	r3, #0
 801cec6:	d003      	beq.n	801ced0 <_ux_device_stack_transfer_run+0x7c>
 801cec8:	69bb      	ldr	r3, [r7, #24]
 801ceca:	2b20      	cmp	r3, #32
 801cecc:	d041      	beq.n	801cf52 <_ux_device_stack_transfer_run+0xfe>
 801cece:	e05e      	b.n	801cf8e <_ux_device_stack_transfer_run+0x13a>
    case UX_STATE_RESET:

        /* Prepare transfer parameters.  */

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801ced0:	69fb      	ldr	r3, [r7, #28]
 801ced2:	7bdb      	ldrb	r3, [r3, #15]
 801ced4:	001a      	movs	r2, r3
 801ced6:	2303      	movs	r3, #3
 801ced8:	4013      	ands	r3, r2
 801ceda:	d00b      	beq.n	801cef4 <_ux_device_stack_transfer_run+0xa0>
        {

            /* Isolate the direction from the endpoint address.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 801cedc:	69fb      	ldr	r3, [r7, #28]
 801cede:	7b9b      	ldrb	r3, [r3, #14]
 801cee0:	b25b      	sxtb	r3, r3
 801cee2:	2b00      	cmp	r3, #0
 801cee4:	da03      	bge.n	801ceee <_ux_device_stack_transfer_run+0x9a>
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801cee6:	68fb      	ldr	r3, [r7, #12]
 801cee8:	2203      	movs	r2, #3
 801ceea:	629a      	str	r2, [r3, #40]	@ 0x28
 801ceec:	e002      	b.n	801cef4 <_ux_device_stack_transfer_run+0xa0>
            else
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 801ceee:	68fb      	ldr	r3, [r7, #12]
 801cef0:	2202      	movs	r2, #2
 801cef2:	629a      	str	r2, [r3, #40]	@ 0x28

        /* See if we need to force a zero length packet at the end of the transfer.
           This happens on a DATA IN and when the host requested length is not met
           and the last packet is on a boundary. If slave_length is zero, then it is
           a explicit ZLP request, no need to force ZLP.  */
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 801cef4:	68fb      	ldr	r3, [r7, #12]
 801cef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cef8:	2b03      	cmp	r3, #3
 801cefa:	d114      	bne.n	801cf26 <_ux_device_stack_transfer_run+0xd2>
 801cefc:	68bb      	ldr	r3, [r7, #8]
 801cefe:	2b00      	cmp	r3, #0
 801cf00:	d011      	beq.n	801cf26 <_ux_device_stack_transfer_run+0xd2>
            (slave_length != 0) && (host_length != slave_length) &&
 801cf02:	687a      	ldr	r2, [r7, #4]
 801cf04:	68bb      	ldr	r3, [r7, #8]
 801cf06:	429a      	cmp	r2, r3
 801cf08:	d00d      	beq.n	801cf26 <_ux_device_stack_transfer_run+0xd2>
            (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 801cf0a:	69fb      	ldr	r3, [r7, #28]
 801cf0c:	8a1b      	ldrh	r3, [r3, #16]
 801cf0e:	001a      	movs	r2, r3
 801cf10:	68bb      	ldr	r3, [r7, #8]
 801cf12:	0011      	movs	r1, r2
 801cf14:	0018      	movs	r0, r3
 801cf16:	f7e3 f9a3 	bl	8000260 <__aeabi_uidivmod>
 801cf1a:	1e0b      	subs	r3, r1, #0
            (slave_length != 0) && (host_length != slave_length) &&
 801cf1c:	d103      	bne.n	801cf26 <_ux_device_stack_transfer_run+0xd2>
        {

            /* If so force Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 801cf1e:	68fb      	ldr	r3, [r7, #12]
 801cf20:	2201      	movs	r2, #1
 801cf22:	639a      	str	r2, [r3, #56]	@ 0x38
 801cf24:	e002      	b.n	801cf2c <_ux_device_stack_transfer_run+0xd8>
        }
        else
        {

            /* Condition is not met, do not force a Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801cf26:	68fb      	ldr	r3, [r7, #12]
 801cf28:	2200      	movs	r2, #0
 801cf2a:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset the number of bytes sent/received.  */
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801cf2c:	68fb      	ldr	r3, [r7, #12]
 801cf2e:	2200      	movs	r2, #0
 801cf30:	619a      	str	r2, [r3, #24]

        /* Determine how many bytes to send in this transaction.  We keep track of the original
           length and have a working length.  */
        transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 801cf32:	68fb      	ldr	r3, [r7, #12]
 801cf34:	68ba      	ldr	r2, [r7, #8]
 801cf36:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 801cf38:	68fb      	ldr	r3, [r7, #12]
 801cf3a:	68ba      	ldr	r2, [r7, #8]
 801cf3c:	61da      	str	r2, [r3, #28]

        /* Save the buffer pointer.  */
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
                                transfer_request -> ux_slave_transfer_request_data_pointer;
 801cf3e:	68fb      	ldr	r3, [r7, #12]
 801cf40:	68da      	ldr	r2, [r3, #12]
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801cf42:	68fb      	ldr	r3, [r7, #12]
 801cf44:	611a      	str	r2, [r3, #16]

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 801cf46:	68fb      	ldr	r3, [r7, #12]
 801cf48:	2201      	movs	r2, #1
 801cf4a:	601a      	str	r2, [r3, #0]

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 801cf4c:	68fb      	ldr	r3, [r7, #12]
 801cf4e:	2220      	movs	r2, #32
 801cf50:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT:

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801cf52:	69fb      	ldr	r3, [r7, #28]
 801cf54:	7bdb      	ldrb	r3, [r3, #15]
 801cf56:	001a      	movs	r2, r3
 801cf58:	2303      	movs	r3, #3
 801cf5a:	4013      	ands	r3, r2
 801cf5c:	d005      	beq.n	801cf6a <_ux_device_stack_transfer_run+0x116>
        {

            /* Return WAIT until halt cleared.  */
            if (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 801cf5e:	69fb      	ldr	r3, [r7, #28]
 801cf60:	685b      	ldr	r3, [r3, #4]
 801cf62:	2b02      	cmp	r3, #2
 801cf64:	d101      	bne.n	801cf6a <_ux_device_stack_transfer_run+0x116>
                return(UX_STATE_WAIT);
 801cf66:	2305      	movs	r3, #5
 801cf68:	e018      	b.n	801cf9c <_ux_device_stack_transfer_run+0x148>

        }

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT;
 801cf6a:	68fb      	ldr	r3, [r7, #12]
 801cf6c:	2221      	movs	r2, #33	@ 0x21
 801cf6e:	631a      	str	r2, [r3, #48]	@ 0x30
        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT:

        /* Call the DCD driver transfer function.   */
        /* Transfer state is adjusted inside DCD driver.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_RUN, transfer_request);
 801cf70:	6a3b      	ldr	r3, [r7, #32]
 801cf72:	699b      	ldr	r3, [r3, #24]
 801cf74:	68fa      	ldr	r2, [r7, #12]
 801cf76:	6a38      	ldr	r0, [r7, #32]
 801cf78:	210c      	movs	r1, #12
 801cf7a:	4798      	blx	r3
 801cf7c:	0003      	movs	r3, r0
 801cf7e:	617b      	str	r3, [r7, #20]

        /* Any error case or normal end: reset state for next transfer.  */
        if (status < UX_STATE_WAIT)
 801cf80:	697b      	ldr	r3, [r7, #20]
 801cf82:	2b04      	cmp	r3, #4
 801cf84:	d808      	bhi.n	801cf98 <_ux_device_stack_transfer_run+0x144>
        {
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801cf86:	68fb      	ldr	r3, [r7, #12]
 801cf88:	2200      	movs	r2, #0
 801cf8a:	631a      	str	r2, [r3, #48]	@ 0x30
        }
        break;
 801cf8c:	e004      	b.n	801cf98 <_ux_device_stack_transfer_run+0x144>

    default: /* Error case, return EXIT.  */
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 801cf8e:	68fb      	ldr	r3, [r7, #12]
 801cf90:	2200      	movs	r2, #0
 801cf92:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 801cf94:	2301      	movs	r3, #1
 801cf96:	e001      	b.n	801cf9c <_ux_device_stack_transfer_run+0x148>
        break;
 801cf98:	46c0      	nop			@ (mov r8, r8)
    }

    /* And return the status.  */
    return(status);
 801cf9a:	697b      	ldr	r3, [r7, #20]
}
 801cf9c:	0018      	movs	r0, r3
 801cf9e:	46bd      	mov	sp, r7
 801cfa0:	b00a      	add	sp, #40	@ 0x28
 801cfa2:	bd80      	pop	{r7, pc}
 801cfa4:	20003b20 	.word	0x20003b20

0801cfa8 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 801cfa8:	b580      	push	{r7, lr}
 801cfaa:	b084      	sub	sp, #16
 801cfac:	af00      	add	r7, sp, #0
 801cfae:	60f8      	str	r0, [r7, #12]
 801cfb0:	60b9      	str	r1, [r7, #8]
 801cfb2:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 801cfb4:	4b0c      	ldr	r3, [pc, #48]	@ (801cfe8 <_ux_system_error_handler+0x40>)
 801cfb6:	681b      	ldr	r3, [r3, #0]
 801cfb8:	687a      	ldr	r2, [r7, #4]
 801cfba:	60da      	str	r2, [r3, #12]
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 801cfbc:	4b0a      	ldr	r3, [pc, #40]	@ (801cfe8 <_ux_system_error_handler+0x40>)
 801cfbe:	681b      	ldr	r3, [r3, #0]
 801cfc0:	691a      	ldr	r2, [r3, #16]
 801cfc2:	3201      	adds	r2, #1
 801cfc4:	611a      	str	r2, [r3, #16]

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 801cfc6:	4b08      	ldr	r3, [pc, #32]	@ (801cfe8 <_ux_system_error_handler+0x40>)
 801cfc8:	681b      	ldr	r3, [r3, #0]
 801cfca:	695b      	ldr	r3, [r3, #20]
 801cfcc:	2b00      	cmp	r3, #0
 801cfce:	d006      	beq.n	801cfde <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 801cfd0:	4b05      	ldr	r3, [pc, #20]	@ (801cfe8 <_ux_system_error_handler+0x40>)
 801cfd2:	681b      	ldr	r3, [r3, #0]
 801cfd4:	695b      	ldr	r3, [r3, #20]
 801cfd6:	687a      	ldr	r2, [r7, #4]
 801cfd8:	68b9      	ldr	r1, [r7, #8]
 801cfda:	68f8      	ldr	r0, [r7, #12]
 801cfdc:	4798      	blx	r3
    }
}
 801cfde:	46c0      	nop			@ (mov r8, r8)
 801cfe0:	46bd      	mov	sp, r7
 801cfe2:	b004      	add	sp, #16
 801cfe4:	bd80      	pop	{r7, pc}
 801cfe6:	46c0      	nop			@ (mov r8, r8)
 801cfe8:	20003b24 	.word	0x20003b24

0801cfec <_ux_system_initialize>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 801cfec:	b580      	push	{r7, lr}
 801cfee:	b08a      	sub	sp, #40	@ 0x28
 801cff0:	af00      	add	r7, sp, #0
 801cff2:	60f8      	str	r0, [r7, #12]
 801cff4:	60b9      	str	r1, [r7, #8]
 801cff6:	607a      	str	r2, [r7, #4]
 801cff8:	603b      	str	r3, [r7, #0]
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801cffa:	68fb      	ldr	r3, [r7, #12]
 801cffc:	2b00      	cmp	r3, #0
 801cffe:	d002      	beq.n	801d006 <_ux_system_initialize+0x1a>
 801d000:	68bb      	ldr	r3, [r7, #8]
 801d002:	2b00      	cmp	r3, #0
 801d004:	d101      	bne.n	801d00a <_ux_system_initialize+0x1e>
        return(UX_INVALID_PARAMETER);
 801d006:	23fa      	movs	r3, #250	@ 0xfa
 801d008:	e07f      	b.n	801d10a <_ux_system_initialize+0x11e>

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 801d00a:	68ba      	ldr	r2, [r7, #8]
 801d00c:	68fb      	ldr	r3, [r7, #12]
 801d00e:	2100      	movs	r1, #0
 801d010:	0018      	movs	r0, r3
 801d012:	f000 fbc9 	bl	801d7a8 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801d016:	4b3f      	ldr	r3, [pc, #252]	@ (801d114 <_ux_system_initialize+0x128>)
 801d018:	68fa      	ldr	r2, [r7, #12]
 801d01a:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 801d01c:	2318      	movs	r3, #24
 801d01e:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d020:	68fa      	ldr	r2, [r7, #12]
 801d022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d024:	18d2      	adds	r2, r2, r3
 801d026:	4b3c      	ldr	r3, [pc, #240]	@ (801d118 <_ux_system_initialize+0x12c>)
 801d028:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 801d02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d02c:	3371      	adds	r3, #113	@ 0x71
 801d02e:	33ff      	adds	r3, #255	@ 0xff
 801d030:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d032:	4b38      	ldr	r3, [pc, #224]	@ (801d114 <_ux_system_initialize+0x128>)
 801d034:	681b      	ldr	r3, [r3, #0]
 801d036:	68f9      	ldr	r1, [r7, #12]
 801d038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d03a:	188a      	adds	r2, r1, r2
 801d03c:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 801d03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d040:	3314      	adds	r3, #20
 801d042:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 801d044:	687b      	ldr	r3, [r7, #4]
 801d046:	2b00      	cmp	r3, #0
 801d048:	d00c      	beq.n	801d064 <_ux_system_initialize+0x78>
 801d04a:	683b      	ldr	r3, [r7, #0]
 801d04c:	2b00      	cmp	r3, #0
 801d04e:	d009      	beq.n	801d064 <_ux_system_initialize+0x78>
    {

        /* Set the cache safe memory pool structure.  */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d050:	4b30      	ldr	r3, [pc, #192]	@ (801d114 <_ux_system_initialize+0x128>)
 801d052:	681b      	ldr	r3, [r3, #0]
 801d054:	68f9      	ldr	r1, [r7, #12]
 801d056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d058:	188a      	adds	r2, r1, r2
 801d05a:	605a      	str	r2, [r3, #4]

        /* Add to the memory offset the size of the allocated block.  */
        memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 801d05c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d05e:	3314      	adds	r3, #20
 801d060:	627b      	str	r3, [r7, #36]	@ 0x24
 801d062:	e005      	b.n	801d070 <_ux_system_initialize+0x84>
    }
    else
    {

        /* Set the cache safe memory pool structure to regular pool. */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 801d064:	4b2b      	ldr	r3, [pc, #172]	@ (801d114 <_ux_system_initialize+0x128>)
 801d066:	681a      	ldr	r2, [r3, #0]
 801d068:	4b2a      	ldr	r3, [pc, #168]	@ (801d114 <_ux_system_initialize+0x128>)
 801d06a:	681b      	ldr	r3, [r3, #0]
 801d06c:	6812      	ldr	r2, [r2, #0]
 801d06e:	605a      	str	r2, [r3, #4]
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d070:	68fa      	ldr	r2, [r7, #12]
 801d072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d074:	18d3      	adds	r3, r2, r3
 801d076:	623b      	str	r3, [r7, #32]
    int_memory_pool_start += UX_ALIGN_MIN;
 801d078:	6a3b      	ldr	r3, [r7, #32]
 801d07a:	3307      	adds	r3, #7
 801d07c:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801d07e:	6a3b      	ldr	r3, [r7, #32]
 801d080:	2207      	movs	r2, #7
 801d082:	4393      	bics	r3, r2
 801d084:	623b      	str	r3, [r7, #32]

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 801d086:	68fa      	ldr	r2, [r7, #12]
 801d088:	68bb      	ldr	r3, [r7, #8]
 801d08a:	18d3      	adds	r3, r2, r3
 801d08c:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 801d08e:	69fb      	ldr	r3, [r7, #28]
 801d090:	6a3a      	ldr	r2, [r7, #32]
 801d092:	429a      	cmp	r2, r3
 801d094:	d301      	bcc.n	801d09a <_ux_system_initialize+0xae>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 801d096:	2312      	movs	r3, #18
 801d098:	e037      	b.n	801d10a <_ux_system_initialize+0x11e>
    }

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 801d09a:	69fa      	ldr	r2, [r7, #28]
 801d09c:	6a3b      	ldr	r3, [r7, #32]
 801d09e:	1ad3      	subs	r3, r2, r3
 801d0a0:	61bb      	str	r3, [r7, #24]

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 801d0a2:	4b1c      	ldr	r3, [pc, #112]	@ (801d114 <_ux_system_initialize+0x128>)
 801d0a4:	681b      	ldr	r3, [r3, #0]
 801d0a6:	681b      	ldr	r3, [r3, #0]
 801d0a8:	6a39      	ldr	r1, [r7, #32]
 801d0aa:	69ba      	ldr	r2, [r7, #24]
 801d0ac:	0018      	movs	r0, r3
 801d0ae:	f000 fa0d 	bl	801d4cc <_ux_utility_memory_byte_pool_create>
                                        (UX_MEMORY_BYTE_POOL *)int_memory_pool_start,
                                        pool_size);

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 801d0b2:	687b      	ldr	r3, [r7, #4]
 801d0b4:	2b00      	cmp	r3, #0
 801d0b6:	d027      	beq.n	801d108 <_ux_system_initialize+0x11c>
 801d0b8:	683b      	ldr	r3, [r7, #0]
 801d0ba:	2b00      	cmp	r3, #0
 801d0bc:	d024      	beq.n	801d108 <_ux_system_initialize+0x11c>
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 801d0be:	683a      	ldr	r2, [r7, #0]
 801d0c0:	687b      	ldr	r3, [r7, #4]
 801d0c2:	2100      	movs	r1, #0
 801d0c4:	0018      	movs	r0, r3
 801d0c6:	f000 fb6f 	bl	801d7a8 <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 801d0ca:	687b      	ldr	r3, [r7, #4]
 801d0cc:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 801d0ce:	6a3b      	ldr	r3, [r7, #32]
 801d0d0:	3307      	adds	r3, #7
 801d0d2:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801d0d4:	6a3b      	ldr	r3, [r7, #32]
 801d0d6:	2207      	movs	r2, #7
 801d0d8:	4393      	bics	r3, r2
 801d0da:	623b      	str	r3, [r7, #32]

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 801d0dc:	687a      	ldr	r2, [r7, #4]
 801d0de:	683b      	ldr	r3, [r7, #0]
 801d0e0:	18d3      	adds	r3, r2, r3
 801d0e2:	617b      	str	r3, [r7, #20]

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 801d0e4:	697b      	ldr	r3, [r7, #20]
 801d0e6:	6a3a      	ldr	r2, [r7, #32]
 801d0e8:	429a      	cmp	r2, r3
 801d0ea:	d301      	bcc.n	801d0f0 <_ux_system_initialize+0x104>
        {

            /* No memory available.  */
            return(UX_MEMORY_INSUFFICIENT);
 801d0ec:	2312      	movs	r3, #18
 801d0ee:	e00c      	b.n	801d10a <_ux_system_initialize+0x11e>
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);
 801d0f0:	697a      	ldr	r2, [r7, #20]
 801d0f2:	6a3b      	ldr	r3, [r7, #32]
 801d0f4:	1ad3      	subs	r3, r2, r3
 801d0f6:	61bb      	str	r3, [r7, #24]

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 801d0f8:	4b06      	ldr	r3, [pc, #24]	@ (801d114 <_ux_system_initialize+0x128>)
 801d0fa:	681b      	ldr	r3, [r3, #0]
 801d0fc:	685b      	ldr	r3, [r3, #4]
 801d0fe:	6a39      	ldr	r1, [r7, #32]
 801d100:	69ba      	ldr	r2, [r7, #24]
 801d102:	0018      	movs	r0, r3
 801d104:	f000 f9e2 	bl	801d4cc <_ux_utility_memory_byte_pool_create>
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
    if(status != UX_SUCCESS)
        return(UX_MUTEX_ERROR);
#endif

    return(UX_SUCCESS);
 801d108:	2300      	movs	r3, #0
}
 801d10a:	0018      	movs	r0, r3
 801d10c:	46bd      	mov	sp, r7
 801d10e:	b00a      	add	sp, #40	@ 0x28
 801d110:	bd80      	pop	{r7, pc}
 801d112:	46c0      	nop			@ (mov r8, r8)
 801d114:	20003b24 	.word	0x20003b24
 801d118:	20003b20 	.word	0x20003b20

0801d11c <_uxe_system_initialize>:
/*  10-31-2023     Chaoqiong Xiao           Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _uxe_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 801d11c:	b580      	push	{r7, lr}
 801d11e:	b084      	sub	sp, #16
 801d120:	af00      	add	r7, sp, #0
 801d122:	60f8      	str	r0, [r7, #12]
 801d124:	60b9      	str	r1, [r7, #8]
 801d126:	607a      	str	r2, [r7, #4]
 801d128:	603b      	str	r3, [r7, #0]
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_usb_2_0_extension_descriptor_structure, UX_USB_2_0_EXTENSION_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_USB_2_0_EXTENSION_DESCRIPTOR));
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_container_id_descriptor_structure, UX_CONTAINER_ID_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_CONTAINER_ID_DESCRIPTOR));


    /* Sanity check.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801d12a:	68fb      	ldr	r3, [r7, #12]
 801d12c:	2b00      	cmp	r3, #0
 801d12e:	d002      	beq.n	801d136 <_uxe_system_initialize+0x1a>
 801d130:	68bb      	ldr	r3, [r7, #8]
 801d132:	2b00      	cmp	r3, #0
 801d134:	d101      	bne.n	801d13a <_uxe_system_initialize+0x1e>
            return(UX_INVALID_PARAMETER);
 801d136:	23fa      	movs	r3, #250	@ 0xfa
 801d138:	e006      	b.n	801d148 <_uxe_system_initialize+0x2c>

    /* Invoke system initialization function.  */
    return(_ux_system_initialize(regular_memory_pool_start, regular_memory_size,
 801d13a:	683b      	ldr	r3, [r7, #0]
 801d13c:	687a      	ldr	r2, [r7, #4]
 801d13e:	68b9      	ldr	r1, [r7, #8]
 801d140:	68f8      	ldr	r0, [r7, #12]
 801d142:	f7ff ff53 	bl	801cfec <_ux_system_initialize>
 801d146:	0003      	movs	r3, r0
                                 cache_safe_memory_pool_start, cache_safe_memory_size));
}
 801d148:	0018      	movs	r0, r3
 801d14a:	46bd      	mov	sp, r7
 801d14c:	b004      	add	sp, #16
 801d14e:	bd80      	pop	{r7, pc}

0801d150 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 801d150:	b580      	push	{r7, lr}
 801d152:	b084      	sub	sp, #16
 801d154:	af00      	add	r7, sp, #0
 801d156:	60f8      	str	r0, [r7, #12]
 801d158:	60b9      	str	r1, [r7, #8]
 801d15a:	607a      	str	r2, [r7, #4]
 801d15c:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 801d15e:	e041      	b.n	801d1e4 <_ux_utility_descriptor_parse+0x94>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 801d160:	68bb      	ldr	r3, [r7, #8]
 801d162:	1c5a      	adds	r2, r3, #1
 801d164:	60ba      	str	r2, [r7, #8]
 801d166:	781b      	ldrb	r3, [r3, #0]
 801d168:	2b02      	cmp	r3, #2
 801d16a:	d01e      	beq.n	801d1aa <_ux_utility_descriptor_parse+0x5a>
 801d16c:	2b04      	cmp	r3, #4
 801d16e:	d12f      	bne.n	801d1d0 <_ux_utility_descriptor_parse+0x80>
        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 3u)
 801d170:	e004      	b.n	801d17c <_ux_utility_descriptor_parse+0x2c>
                *descriptor++ =  0;
 801d172:	683b      	ldr	r3, [r7, #0]
 801d174:	1c5a      	adds	r2, r3, #1
 801d176:	603a      	str	r2, [r7, #0]
 801d178:	2200      	movs	r2, #0
 801d17a:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 3u)
 801d17c:	683b      	ldr	r3, [r7, #0]
 801d17e:	2203      	movs	r2, #3
 801d180:	4013      	ands	r3, r2
 801d182:	d1f6      	bne.n	801d172 <_ux_utility_descriptor_parse+0x22>

            /* Save the DW.  */
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 801d184:	68fb      	ldr	r3, [r7, #12]
 801d186:	0018      	movs	r0, r3
 801d188:	f000 f835 	bl	801d1f6 <_ux_utility_long_get>
 801d18c:	0002      	movs	r2, r0
 801d18e:	683b      	ldr	r3, [r7, #0]
 801d190:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 801d192:	68fb      	ldr	r3, [r7, #12]
 801d194:	3304      	adds	r3, #4
 801d196:	60fb      	str	r3, [r7, #12]
            descriptor += 4;
 801d198:	683b      	ldr	r3, [r7, #0]
 801d19a:	3304      	adds	r3, #4
 801d19c:	603b      	str	r3, [r7, #0]
            break;
 801d19e:	e021      	b.n	801d1e4 <_ux_utility_descriptor_parse+0x94>

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 801d1a0:	683b      	ldr	r3, [r7, #0]
 801d1a2:	1c5a      	adds	r2, r3, #1
 801d1a4:	603a      	str	r2, [r7, #0]
 801d1a6:	2200      	movs	r2, #0
 801d1a8:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 1u)
 801d1aa:	683b      	ldr	r3, [r7, #0]
 801d1ac:	2201      	movs	r2, #1
 801d1ae:	4013      	ands	r3, r2
 801d1b0:	d1f6      	bne.n	801d1a0 <_ux_utility_descriptor_parse+0x50>

            /* Save the word.  */
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 801d1b2:	68fb      	ldr	r3, [r7, #12]
 801d1b4:	0018      	movs	r0, r3
 801d1b6:	f000 fb13 	bl	801d7e0 <_ux_utility_short_get>
 801d1ba:	0003      	movs	r3, r0
 801d1bc:	b29a      	uxth	r2, r3
 801d1be:	683b      	ldr	r3, [r7, #0]
 801d1c0:	801a      	strh	r2, [r3, #0]
            raw_descriptor += 2;
 801d1c2:	68fb      	ldr	r3, [r7, #12]
 801d1c4:	3302      	adds	r3, #2
 801d1c6:	60fb      	str	r3, [r7, #12]
            descriptor += 2;
 801d1c8:	683b      	ldr	r3, [r7, #0]
 801d1ca:	3302      	adds	r3, #2
 801d1cc:	603b      	str	r3, [r7, #0]
            break;
 801d1ce:	e009      	b.n	801d1e4 <_ux_utility_descriptor_parse+0x94>

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 801d1d0:	68fb      	ldr	r3, [r7, #12]
 801d1d2:	781a      	ldrb	r2, [r3, #0]
 801d1d4:	683b      	ldr	r3, [r7, #0]
 801d1d6:	701a      	strb	r2, [r3, #0]
            raw_descriptor++;
 801d1d8:	68fb      	ldr	r3, [r7, #12]
 801d1da:	3301      	adds	r3, #1
 801d1dc:	60fb      	str	r3, [r7, #12]
            descriptor ++;
 801d1de:	683b      	ldr	r3, [r7, #0]
 801d1e0:	3301      	adds	r3, #1
 801d1e2:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 801d1e4:	687b      	ldr	r3, [r7, #4]
 801d1e6:	1e5a      	subs	r2, r3, #1
 801d1e8:	607a      	str	r2, [r7, #4]
 801d1ea:	2b00      	cmp	r3, #0
 801d1ec:	d1b8      	bne.n	801d160 <_ux_utility_descriptor_parse+0x10>
        }
    }

    /* Return to caller.  */
    return;
 801d1ee:	46c0      	nop			@ (mov r8, r8)
}
 801d1f0:	46bd      	mov	sp, r7
 801d1f2:	b004      	add	sp, #16
 801d1f4:	bd80      	pop	{r7, pc}

0801d1f6 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 801d1f6:	b580      	push	{r7, lr}
 801d1f8:	b084      	sub	sp, #16
 801d1fa:	af00      	add	r7, sp, #0
 801d1fc:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 801d1fe:	687b      	ldr	r3, [r7, #4]
 801d200:	1c5a      	adds	r2, r3, #1
 801d202:	607a      	str	r2, [r7, #4]
 801d204:	781b      	ldrb	r3, [r3, #0]
 801d206:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 801d208:	687b      	ldr	r3, [r7, #4]
 801d20a:	1c5a      	adds	r2, r3, #1
 801d20c:	607a      	str	r2, [r7, #4]
 801d20e:	781b      	ldrb	r3, [r3, #0]
 801d210:	021b      	lsls	r3, r3, #8
 801d212:	68fa      	ldr	r2, [r7, #12]
 801d214:	4313      	orrs	r3, r2
 801d216:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 801d218:	687b      	ldr	r3, [r7, #4]
 801d21a:	1c5a      	adds	r2, r3, #1
 801d21c:	607a      	str	r2, [r7, #4]
 801d21e:	781b      	ldrb	r3, [r3, #0]
 801d220:	041b      	lsls	r3, r3, #16
 801d222:	68fa      	ldr	r2, [r7, #12]
 801d224:	4313      	orrs	r3, r2
 801d226:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 801d228:	687b      	ldr	r3, [r7, #4]
 801d22a:	781b      	ldrb	r3, [r3, #0]
 801d22c:	061b      	lsls	r3, r3, #24
 801d22e:	68fa      	ldr	r2, [r7, #12]
 801d230:	4313      	orrs	r3, r2
 801d232:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 801d234:	68fb      	ldr	r3, [r7, #12]
}
 801d236:	0018      	movs	r0, r3
 801d238:	46bd      	mov	sp, r7
 801d23a:	b004      	add	sp, #16
 801d23c:	bd80      	pop	{r7, pc}

0801d23e <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 801d23e:	b580      	push	{r7, lr}
 801d240:	b082      	sub	sp, #8
 801d242:	af00      	add	r7, sp, #0
 801d244:	6078      	str	r0, [r7, #4]
 801d246:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 801d248:	687b      	ldr	r3, [r7, #4]
 801d24a:	1c5a      	adds	r2, r3, #1
 801d24c:	607a      	str	r2, [r7, #4]
 801d24e:	683a      	ldr	r2, [r7, #0]
 801d250:	b2d2      	uxtb	r2, r2
 801d252:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 801d254:	683b      	ldr	r3, [r7, #0]
 801d256:	0a19      	lsrs	r1, r3, #8
 801d258:	687b      	ldr	r3, [r7, #4]
 801d25a:	1c5a      	adds	r2, r3, #1
 801d25c:	607a      	str	r2, [r7, #4]
 801d25e:	b2ca      	uxtb	r2, r1
 801d260:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 801d262:	683b      	ldr	r3, [r7, #0]
 801d264:	0c19      	lsrs	r1, r3, #16
 801d266:	687b      	ldr	r3, [r7, #4]
 801d268:	1c5a      	adds	r2, r3, #1
 801d26a:	607a      	str	r2, [r7, #4]
 801d26c:	b2ca      	uxtb	r2, r1
 801d26e:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 801d270:	683b      	ldr	r3, [r7, #0]
 801d272:	0e1b      	lsrs	r3, r3, #24
 801d274:	b2da      	uxtb	r2, r3
 801d276:	687b      	ldr	r3, [r7, #4]
 801d278:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 801d27a:	46c0      	nop			@ (mov r8, r8)
}
 801d27c:	46bd      	mov	sp, r7
 801d27e:	b002      	add	sp, #8
 801d280:	bd80      	pop	{r7, pc}
	...

0801d284 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 801d284:	b580      	push	{r7, lr}
 801d286:	b08e      	sub	sp, #56	@ 0x38
 801d288:	af00      	add	r7, sp, #0
 801d28a:	60f8      	str	r0, [r7, #12]
 801d28c:	60b9      	str	r1, [r7, #8]
 801d28e:	607a      	str	r2, [r7, #4]
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 801d290:	68bb      	ldr	r3, [r7, #8]
 801d292:	2b00      	cmp	r3, #0
 801d294:	d104      	bne.n	801d2a0 <_ux_utility_memory_allocate+0x1c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 801d296:	4b6c      	ldr	r3, [pc, #432]	@ (801d448 <_ux_utility_memory_allocate+0x1c4>)
 801d298:	681b      	ldr	r3, [r3, #0]
 801d29a:	681b      	ldr	r3, [r3, #0]
 801d29c:	637b      	str	r3, [r7, #52]	@ 0x34
 801d29e:	e009      	b.n	801d2b4 <_ux_utility_memory_allocate+0x30>
    }
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 801d2a0:	68bb      	ldr	r3, [r7, #8]
 801d2a2:	2b01      	cmp	r3, #1
 801d2a4:	d104      	bne.n	801d2b0 <_ux_utility_memory_allocate+0x2c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 801d2a6:	4b68      	ldr	r3, [pc, #416]	@ (801d448 <_ux_utility_memory_allocate+0x1c4>)
 801d2a8:	681b      	ldr	r3, [r3, #0]
 801d2aa:	685b      	ldr	r3, [r3, #4]
 801d2ac:	637b      	str	r3, [r7, #52]	@ 0x34
 801d2ae:	e001      	b.n	801d2b4 <_ux_utility_memory_allocate+0x30>
    }
    else
    {
        return(UX_NULL);
 801d2b0:	2300      	movs	r3, #0
 801d2b2:	e0c4      	b.n	801d43e <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 801d2b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d2b6:	2b00      	cmp	r3, #0
 801d2b8:	d101      	bne.n	801d2be <_ux_utility_memory_allocate+0x3a>
    {
        return(UX_NULL);
 801d2ba:	2300      	movs	r3, #0
 801d2bc:	e0bf      	b.n	801d43e <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 801d2be:	687b      	ldr	r3, [r7, #4]
 801d2c0:	2b00      	cmp	r3, #0
 801d2c2:	d101      	bne.n	801d2c8 <_ux_utility_memory_allocate+0x44>
    {
        return(UX_NULL);
 801d2c4:	2300      	movs	r3, #0
 801d2c6:	e0ba      	b.n	801d43e <_ux_utility_memory_allocate+0x1ba>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 801d2c8:	68fb      	ldr	r3, [r7, #12]
 801d2ca:	3301      	adds	r3, #1
 801d2cc:	d101      	bne.n	801d2d2 <_ux_utility_memory_allocate+0x4e>
        memory_alignment = UX_NO_ALIGN;
 801d2ce:	2300      	movs	r3, #0
 801d2d0:	60fb      	str	r3, [r7, #12]

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 801d2d2:	68fb      	ldr	r3, [r7, #12]
 801d2d4:	2b06      	cmp	r3, #6
 801d2d6:	d801      	bhi.n	801d2dc <_ux_utility_memory_allocate+0x58>
        memory_alignment =  UX_ALIGN_MIN;
 801d2d8:	2307      	movs	r3, #7
 801d2da:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 801d2dc:	687b      	ldr	r3, [r7, #4]
 801d2de:	3307      	adds	r3, #7
 801d2e0:	2207      	movs	r2, #7
 801d2e2:	4393      	bics	r3, r2
 801d2e4:	607b      	str	r3, [r7, #4]
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
 801d2e6:	68fb      	ldr	r3, [r7, #12]
 801d2e8:	2b07      	cmp	r3, #7
 801d2ea:	d808      	bhi.n	801d2fe <_ux_utility_memory_allocate+0x7a>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 801d2ec:	687a      	ldr	r2, [r7, #4]
 801d2ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d2f0:	0011      	movs	r1, r2
 801d2f2:	0018      	movs	r0, r3
 801d2f4:	f000 f93c 	bl	801d570 <_ux_utility_memory_byte_pool_search>
 801d2f8:	0003      	movs	r3, r0
 801d2fa:	633b      	str	r3, [r7, #48]	@ 0x30
 801d2fc:	e009      	b.n	801d312 <_ux_utility_memory_allocate+0x8e>
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 801d2fe:	687a      	ldr	r2, [r7, #4]
 801d300:	68fb      	ldr	r3, [r7, #12]
 801d302:	18d2      	adds	r2, r2, r3
 801d304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d306:	0011      	movs	r1, r2
 801d308:	0018      	movs	r0, r3
 801d30a:	f000 f931 	bl	801d570 <_ux_utility_memory_byte_pool_search>
 801d30e:	0003      	movs	r3, r0
 801d310:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 801d312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d314:	2b00      	cmp	r3, #0
 801d316:	d106      	bne.n	801d326 <_ux_utility_memory_allocate+0xa2>
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 801d318:	2212      	movs	r2, #18
 801d31a:	2108      	movs	r1, #8
 801d31c:	2002      	movs	r0, #2
 801d31e:	f7ff fe43 	bl	801cfa8 <_ux_system_error_handler>

        return(UX_NULL);
 801d322:	2300      	movs	r3, #0
 801d324:	e08b      	b.n	801d43e <_ux_utility_memory_allocate+0x1ba>
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d328:	62bb      	str	r3, [r7, #40]	@ 0x28
    next_ptr =             *this_block_link_ptr;
 801d32a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d32c:	681b      	ldr	r3, [r3, #0]
 801d32e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d330:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d334:	1ad3      	subs	r3, r2, r3
 801d336:	62fb      	str	r3, [r7, #44]	@ 0x2c
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 801d338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d33a:	3b08      	subs	r3, #8
 801d33c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 801d33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d340:	3308      	adds	r3, #8
 801d342:	623b      	str	r3, [r7, #32]

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 801d344:	6a3b      	ldr	r3, [r7, #32]
 801d346:	68fa      	ldr	r2, [r7, #12]
 801d348:	4013      	ands	r3, r2
 801d34a:	d02f      	beq.n	801d3ac <_ux_utility_memory_allocate+0x128>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 801d34c:	6a3b      	ldr	r3, [r7, #32]
 801d34e:	3308      	adds	r3, #8
 801d350:	623b      	str	r3, [r7, #32]
        int_memory_buffer += memory_alignment;
 801d352:	6a3a      	ldr	r2, [r7, #32]
 801d354:	68fb      	ldr	r3, [r7, #12]
 801d356:	18d3      	adds	r3, r2, r3
 801d358:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 801d35a:	68fb      	ldr	r3, [r7, #12]
 801d35c:	43da      	mvns	r2, r3
 801d35e:	6a3b      	ldr	r3, [r7, #32]
 801d360:	4013      	ands	r3, r2
 801d362:	623b      	str	r3, [r7, #32]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 801d364:	6a3b      	ldr	r3, [r7, #32]
 801d366:	3b08      	subs	r3, #8
 801d368:	623b      	str	r3, [r7, #32]

        /* Setup the new free block.  */
        next_ptr = (UCHAR *)int_memory_buffer;
 801d36a:	6a3b      	ldr	r3, [r7, #32]
 801d36c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d370:	61fb      	str	r3, [r7, #28]
        *next_block_link_ptr =  *this_block_link_ptr;
 801d372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d374:	681a      	ldr	r2, [r3, #0]
 801d376:	69fb      	ldr	r3, [r7, #28]
 801d378:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d37c:	3304      	adds	r3, #4
 801d37e:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d380:	69bb      	ldr	r3, [r7, #24]
 801d382:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 801d384:	697b      	ldr	r3, [r7, #20]
 801d386:	4a31      	ldr	r2, [pc, #196]	@ (801d44c <_ux_utility_memory_allocate+0x1c8>)
 801d388:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 801d38a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d38c:	685b      	ldr	r3, [r3, #4]
 801d38e:	1c5a      	adds	r2, r3, #1
 801d390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d392:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 801d394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d398:	601a      	str	r2, [r3, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d39a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d39e:	1ad3      	subs	r3, r2, r3
 801d3a0:	001a      	movs	r2, r3
 801d3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3a4:	1a9b      	subs	r3, r3, r2
 801d3a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set Current pointer to the aligned memory buffer.  */
        current_ptr = next_ptr;
 801d3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d3aa:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Now we are aligned, determine if we need to split this block.  */
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 801d3ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d3ae:	687b      	ldr	r3, [r7, #4]
 801d3b0:	1ad3      	subs	r3, r2, r3
 801d3b2:	2b13      	cmp	r3, #19
 801d3b4:	d91e      	bls.n	801d3f4 <_ux_utility_memory_allocate+0x170>
    {

        /* Split the block.  */
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 801d3b6:	687b      	ldr	r3, [r7, #4]
 801d3b8:	3308      	adds	r3, #8
 801d3ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d3bc:	18d3      	adds	r3, r2, r3
 801d3be:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d3c2:	61fb      	str	r3, [r7, #28]
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d3c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
        *next_block_link_ptr =  *this_block_link_ptr;
 801d3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d3ca:	681a      	ldr	r2, [r3, #0]
 801d3cc:	69fb      	ldr	r3, [r7, #28]
 801d3ce:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d3d2:	3304      	adds	r3, #4
 801d3d4:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d3d6:	69bb      	ldr	r3, [r7, #24]
 801d3d8:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 801d3da:	697b      	ldr	r3, [r7, #20]
 801d3dc:	4a1b      	ldr	r2, [pc, #108]	@ (801d44c <_ux_utility_memory_allocate+0x1c8>)
 801d3de:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 801d3e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d3e2:	685b      	ldr	r3, [r3, #4]
 801d3e4:	1c5a      	adds	r2, r3, #1
 801d3e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d3e8:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 801d3ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d3ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d3ee:	601a      	str	r2, [r3, #0]

        /* Set available equal to memory size for subsequent calculation.  */
        available_bytes =  memory_size_requested;
 801d3f0:	687b      	ldr	r3, [r7, #4]
 801d3f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* In any case, mark the current block as allocated.  */
    work_ptr =              UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801d3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d3f6:	3304      	adds	r3, #4
 801d3f8:	61bb      	str	r3, [r7, #24]
    this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 801d3fa:	69bb      	ldr	r3, [r7, #24]
 801d3fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 801d3fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d400:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801d402:	601a      	str	r2, [r3, #0]

    /* Reduce the number of available bytes in the pool.  */
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 801d404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d406:	681a      	ldr	r2, [r3, #0]
 801d408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d40a:	1ad3      	subs	r3, r2, r3
 801d40c:	3b08      	subs	r3, #8
 801d40e:	001a      	movs	r2, r3
 801d410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d412:	601a      	str	r2, [r3, #0]

    /* Determine if the search pointer needs to be updated. This is only done
        if the search pointer matches the block to be returned.  */
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 801d414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d416:	689b      	ldr	r3, [r3, #8]
 801d418:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d41a:	429a      	cmp	r2, r3
 801d41c:	d105      	bne.n	801d42a <_ux_utility_memory_allocate+0x1a6>
    {

        /* Yes, update the search pointer to the next block.  */
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d420:	62bb      	str	r3, [r7, #40]	@ 0x28
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 801d422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d424:	681a      	ldr	r2, [r3, #0]
 801d426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d428:	609a      	str	r2, [r3, #8]
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 801d42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d42c:	3308      	adds	r3, #8
 801d42e:	61bb      	str	r3, [r7, #24]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 801d430:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d432:	69bb      	ldr	r3, [r7, #24]
 801d434:	2100      	movs	r1, #0
 801d436:	0018      	movs	r0, r3
 801d438:	f000 f9b6 	bl	801d7a8 <_ux_utility_memory_set>
#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    return(work_ptr);
 801d43c:	69bb      	ldr	r3, [r7, #24]
}
 801d43e:	0018      	movs	r0, r3
 801d440:	46bd      	mov	sp, r7
 801d442:	b00e      	add	sp, #56	@ 0x38
 801d444:	bd80      	pop	{r7, pc}
 801d446:	46c0      	nop			@ (mov r8, r8)
 801d448:	20003b24 	.word	0x20003b24
 801d44c:	ffffeeee 	.word	0xffffeeee

0801d450 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 801d450:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d452:	b085      	sub	sp, #20
 801d454:	af00      	add	r7, sp, #0
 801d456:	60f8      	str	r0, [r7, #12]
 801d458:	60b9      	str	r1, [r7, #8]
 801d45a:	607a      	str	r2, [r7, #4]
 801d45c:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 801d45e:	683b      	ldr	r3, [r7, #0]
 801d460:	2b00      	cmp	r3, #0
 801d462:	d024      	beq.n	801d4ae <_ux_utility_memory_allocate_mulc_safe+0x5e>
 801d464:	2000      	movs	r0, #0
 801d466:	687b      	ldr	r3, [r7, #4]
 801d468:	0c19      	lsrs	r1, r3, #16
 801d46a:	687b      	ldr	r3, [r7, #4]
 801d46c:	1c1e      	adds	r6, r3, #0
 801d46e:	683b      	ldr	r3, [r7, #0]
 801d470:	0c1b      	lsrs	r3, r3, #16
 801d472:	683a      	ldr	r2, [r7, #0]
 801d474:	1c15      	adds	r5, r2, #0
 801d476:	b28a      	uxth	r2, r1
 801d478:	2a00      	cmp	r2, #0
 801d47a:	d105      	bne.n	801d488 <_ux_utility_memory_allocate_mulc_safe+0x38>
 801d47c:	b29a      	uxth	r2, r3
 801d47e:	2a00      	cmp	r2, #0
 801d480:	d013      	beq.n	801d4aa <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801d482:	1c19      	adds	r1, r3, #0
 801d484:	1c34      	adds	r4, r6, #0
 801d486:	e003      	b.n	801d490 <_ux_utility_memory_allocate_mulc_safe+0x40>
 801d488:	b29b      	uxth	r3, r3
 801d48a:	2b00      	cmp	r3, #0
 801d48c:	d10c      	bne.n	801d4a8 <_ux_utility_memory_allocate_mulc_safe+0x58>
 801d48e:	1c2c      	adds	r4, r5, #0
 801d490:	b2b3      	uxth	r3, r6
 801d492:	b2aa      	uxth	r2, r5
 801d494:	435a      	muls	r2, r3
 801d496:	b2a3      	uxth	r3, r4
 801d498:	b289      	uxth	r1, r1
 801d49a:	434b      	muls	r3, r1
 801d49c:	0c12      	lsrs	r2, r2, #16
 801d49e:	189b      	adds	r3, r3, r2
 801d4a0:	141b      	asrs	r3, r3, #16
 801d4a2:	b29b      	uxth	r3, r3
 801d4a4:	2b00      	cmp	r3, #0
 801d4a6:	d000      	beq.n	801d4aa <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801d4a8:	2001      	movs	r0, #1
 801d4aa:	1e03      	subs	r3, r0, #0
 801d4ac:	d109      	bne.n	801d4c2 <_ux_utility_memory_allocate_mulc_safe+0x72>
 801d4ae:	687b      	ldr	r3, [r7, #4]
 801d4b0:	683a      	ldr	r2, [r7, #0]
 801d4b2:	435a      	muls	r2, r3
 801d4b4:	68b9      	ldr	r1, [r7, #8]
 801d4b6:	68fb      	ldr	r3, [r7, #12]
 801d4b8:	0018      	movs	r0, r3
 801d4ba:	f7ff fee3 	bl	801d284 <_ux_utility_memory_allocate>
 801d4be:	0003      	movs	r3, r0
 801d4c0:	e000      	b.n	801d4c4 <_ux_utility_memory_allocate_mulc_safe+0x74>
 801d4c2:	2300      	movs	r3, #0
}
 801d4c4:	0018      	movs	r0, r3
 801d4c6:	46bd      	mov	sp, r7
 801d4c8:	b005      	add	sp, #20
 801d4ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801d4cc <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 801d4cc:	b580      	push	{r7, lr}
 801d4ce:	b088      	sub	sp, #32
 801d4d0:	af00      	add	r7, sp, #0
 801d4d2:	60f8      	str	r0, [r7, #12]
 801d4d4:	60b9      	str	r1, [r7, #8]
 801d4d6:	607a      	str	r2, [r7, #4]
UCHAR               *temp_ptr;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 801d4d8:	68fb      	ldr	r3, [r7, #12]
 801d4da:	2214      	movs	r2, #20
 801d4dc:	2100      	movs	r1, #0
 801d4de:	0018      	movs	r0, r3
 801d4e0:	f000 f962 	bl	801d7a8 <_ux_utility_memory_set>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 801d4e4:	687b      	ldr	r3, [r7, #4]
 801d4e6:	2203      	movs	r2, #3
 801d4e8:	4393      	bics	r3, r2
 801d4ea:	607b      	str	r3, [r7, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> ux_byte_pool_start =   UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d4ec:	68fb      	ldr	r3, [r7, #12]
 801d4ee:	68ba      	ldr	r2, [r7, #8]
 801d4f0:	60da      	str	r2, [r3, #12]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 801d4f2:	68fb      	ldr	r3, [r7, #12]
 801d4f4:	687a      	ldr	r2, [r7, #4]
 801d4f6:	611a      	str	r2, [r3, #16]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d4f8:	68fb      	ldr	r3, [r7, #12]
 801d4fa:	68ba      	ldr	r2, [r7, #8]
 801d4fc:	609a      	str	r2, [r3, #8]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 801d4fe:	687b      	ldr	r3, [r7, #4]
 801d500:	3b08      	subs	r3, #8
 801d502:	001a      	movs	r2, r3
 801d504:	68fb      	ldr	r3, [r7, #12]
 801d506:	601a      	str	r2, [r3, #0]
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 801d508:	68fb      	ldr	r3, [r7, #12]
 801d50a:	2202      	movs	r2, #2
 801d50c:	605a      	str	r2, [r3, #4]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d50e:	68bb      	ldr	r3, [r7, #8]
 801d510:	61fb      	str	r3, [r7, #28]
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 801d512:	69fa      	ldr	r2, [r7, #28]
 801d514:	687b      	ldr	r3, [r7, #4]
 801d516:	18d3      	adds	r3, r2, r3
 801d518:	61fb      	str	r3, [r7, #28]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 801d51a:	69fb      	ldr	r3, [r7, #28]
 801d51c:	3b04      	subs	r3, #4
 801d51e:	61fb      	str	r3, [r7, #28]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 801d520:	68fb      	ldr	r3, [r7, #12]
 801d522:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 801d524:	69fb      	ldr	r3, [r7, #28]
 801d526:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  temp_ptr;
 801d528:	697b      	ldr	r3, [r7, #20]
 801d52a:	69ba      	ldr	r2, [r7, #24]
 801d52c:	601a      	str	r2, [r3, #0]

    block_ptr =            UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 801d52e:	69fb      	ldr	r3, [r7, #28]
 801d530:	3b04      	subs	r3, #4
 801d532:	61fb      	str	r3, [r7, #28]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 801d534:	69fb      	ldr	r3, [r7, #28]
 801d536:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d538:	697b      	ldr	r3, [r7, #20]
 801d53a:	68ba      	ldr	r2, [r7, #8]
 801d53c:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d53e:	68bb      	ldr	r3, [r7, #8]
 801d540:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 801d542:	69bb      	ldr	r3, [r7, #24]
 801d544:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  block_ptr;
 801d546:	697b      	ldr	r3, [r7, #20]
 801d548:	69fa      	ldr	r2, [r7, #28]
 801d54a:	601a      	str	r2, [r3, #0]
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d54c:	68bb      	ldr	r3, [r7, #8]
 801d54e:	61fb      	str	r3, [r7, #28]
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 801d550:	69fb      	ldr	r3, [r7, #28]
 801d552:	3304      	adds	r3, #4
 801d554:	61fb      	str	r3, [r7, #28]
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 801d556:	69fb      	ldr	r3, [r7, #28]
 801d558:	613b      	str	r3, [r7, #16]
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 801d55a:	693b      	ldr	r3, [r7, #16]
 801d55c:	4a03      	ldr	r2, [pc, #12]	@ (801d56c <_ux_utility_memory_byte_pool_create+0xa0>)
 801d55e:	601a      	str	r2, [r3, #0]

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
 801d560:	2300      	movs	r3, #0
}
 801d562:	0018      	movs	r0, r3
 801d564:	46bd      	mov	sp, r7
 801d566:	b008      	add	sp, #32
 801d568:	bd80      	pop	{r7, pc}
 801d56a:	46c0      	nop			@ (mov r8, r8)
 801d56c:	ffffeeee 	.word	0xffffeeee

0801d570 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 801d570:	b580      	push	{r7, lr}
 801d572:	b08c      	sub	sp, #48	@ 0x30
 801d574:	af00      	add	r7, sp, #0
 801d576:	6078      	str	r0, [r7, #4]
 801d578:	6039      	str	r1, [r7, #0]
UCHAR               *next_ptr;
UCHAR               **this_block_link_ptr;
UCHAR               **next_block_link_ptr;
ULONG               available_bytes;
UINT                examine_blocks;
UINT                first_free_block_found =  UX_FALSE;
 801d57a:	2300      	movs	r3, #0
 801d57c:	623b      	str	r3, [r7, #32]
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 801d57e:	687b      	ldr	r3, [r7, #4]
 801d580:	681a      	ldr	r2, [r3, #0]
 801d582:	687b      	ldr	r3, [r7, #4]
 801d584:	685b      	ldr	r3, [r3, #4]
 801d586:	3b02      	subs	r3, #2
 801d588:	00db      	lsls	r3, r3, #3
 801d58a:	18d3      	adds	r3, r2, r3
 801d58c:	61fb      	str	r3, [r7, #28]
    if (memory_size >= total_theoretical_available)
 801d58e:	683a      	ldr	r2, [r7, #0]
 801d590:	69fb      	ldr	r3, [r7, #28]
 801d592:	429a      	cmp	r2, r3
 801d594:	d301      	bcc.n	801d59a <_ux_utility_memory_byte_pool_search+0x2a>
    {

        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
 801d596:	2300      	movs	r3, #0
 801d598:	e07d      	b.n	801d696 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 801d59a:	687b      	ldr	r3, [r7, #4]
 801d59c:	689a      	ldr	r2, [r3, #8]
 801d59e:	687b      	ldr	r3, [r7, #4]
 801d5a0:	68db      	ldr	r3, [r3, #12]
 801d5a2:	429a      	cmp	r2, r3
 801d5a4:	d308      	bcc.n	801d5b8 <_ux_utility_memory_byte_pool_search+0x48>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 801d5a6:	687b      	ldr	r3, [r7, #4]
 801d5a8:	689a      	ldr	r2, [r3, #8]
 801d5aa:	687b      	ldr	r3, [r7, #4]
 801d5ac:	68d9      	ldr	r1, [r3, #12]
 801d5ae:	687b      	ldr	r3, [r7, #4]
 801d5b0:	691b      	ldr	r3, [r3, #16]
 801d5b2:	18cb      	adds	r3, r1, r3
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 801d5b4:	429a      	cmp	r2, r3
 801d5b6:	d901      	bls.n	801d5bc <_ux_utility_memory_byte_pool_search+0x4c>
    {

        /* Return a NULL pointer.  */
        return(UX_NULL);
 801d5b8:	2300      	movs	r3, #0
 801d5ba:	e06c      	b.n	801d696 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Walk through the memory pool in search for a large enough block.  */
    current_ptr =      pool_ptr -> ux_byte_pool_search;
 801d5bc:	687b      	ldr	r3, [r7, #4]
 801d5be:	689b      	ldr	r3, [r3, #8]
 801d5c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 801d5c2:	687b      	ldr	r3, [r7, #4]
 801d5c4:	685b      	ldr	r3, [r3, #4]
 801d5c6:	3301      	adds	r3, #1
 801d5c8:	627b      	str	r3, [r7, #36]	@ 0x24
    available_bytes =  ((ULONG) 0);
 801d5ca:	2300      	movs	r3, #0
 801d5cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801d5ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5d0:	3304      	adds	r3, #4
 801d5d2:	61bb      	str	r3, [r7, #24]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d5d4:	69bb      	ldr	r3, [r7, #24]
 801d5d6:	617b      	str	r3, [r7, #20]
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 801d5d8:	697b      	ldr	r3, [r7, #20]
 801d5da:	681b      	ldr	r3, [r3, #0]
 801d5dc:	4a30      	ldr	r2, [pc, #192]	@ (801d6a0 <_ux_utility_memory_byte_pool_search+0x130>)
 801d5de:	4293      	cmp	r3, r2
 801d5e0:	d143      	bne.n	801d66a <_ux_utility_memory_byte_pool_search+0xfa>
        {

            /* Determine if this is the first free block.  */
            if (first_free_block_found == UX_FALSE)
 801d5e2:	6a3b      	ldr	r3, [r7, #32]
 801d5e4:	2b00      	cmp	r3, #0
 801d5e6:	d104      	bne.n	801d5f2 <_ux_utility_memory_byte_pool_search+0x82>
            {
                /* This is the first free block.  */
                pool_ptr->ux_byte_pool_search =  current_ptr;
 801d5e8:	687b      	ldr	r3, [r7, #4]
 801d5ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d5ec:	609a      	str	r2, [r3, #8]

                /* Set the flag to indicate we have found the first free
                    block.  */
                first_free_block_found =  UX_TRUE;
 801d5ee:	2301      	movs	r3, #1
 801d5f0:	623b      	str	r3, [r7, #32]
            }

            /* Block is free, see if it is large enough.  */

            /* Pickup the next block's pointer.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5f4:	613b      	str	r3, [r7, #16]
            next_ptr =             *this_block_link_ptr;
 801d5f6:	693b      	ldr	r3, [r7, #16]
 801d5f8:	681b      	ldr	r3, [r3, #0]
 801d5fa:	60fb      	str	r3, [r7, #12]

            /* Calculate the number of bytes available in this block.  */
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d5fc:	68fa      	ldr	r2, [r7, #12]
 801d5fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d600:	1ad3      	subs	r3, r2, r3
 801d602:	62bb      	str	r3, [r7, #40]	@ 0x28
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 801d604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d606:	3b08      	subs	r3, #8
 801d608:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* If this is large enough, we are done because our first-fit algorithm
                has been satisfied!  */
            if (available_bytes >= memory_size)
 801d60a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d60c:	683b      	ldr	r3, [r7, #0]
 801d60e:	429a      	cmp	r2, r3
 801d610:	d23a      	bcs.n	801d688 <_ux_utility_memory_byte_pool_search+0x118>
            }
            else
            {

                /* Clear the available bytes variable.  */
                available_bytes =  ((ULONG) 0);
 801d612:	2300      	movs	r3, #0
 801d614:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Not enough memory, check to see if the neighbor is
                    free and can be merged.  */
                work_ptr =  UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d616:	68fb      	ldr	r3, [r7, #12]
 801d618:	3304      	adds	r3, #4
 801d61a:	61bb      	str	r3, [r7, #24]
                free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d61c:	69bb      	ldr	r3, [r7, #24]
 801d61e:	617b      	str	r3, [r7, #20]
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 801d620:	697b      	ldr	r3, [r7, #20]
 801d622:	681b      	ldr	r3, [r3, #0]
 801d624:	4a1e      	ldr	r2, [pc, #120]	@ (801d6a0 <_ux_utility_memory_byte_pool_search+0x130>)
 801d626:	4293      	cmp	r3, r2
 801d628:	d113      	bne.n	801d652 <_ux_utility_memory_byte_pool_search+0xe2>
                {

                    /* Yes, neighbor block can be merged!  This is quickly accomplished
                        by updating the current block with the next blocks pointer.  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d62a:	68fb      	ldr	r3, [r7, #12]
 801d62c:	60bb      	str	r3, [r7, #8]
                    *this_block_link_ptr =  *next_block_link_ptr;
 801d62e:	68bb      	ldr	r3, [r7, #8]
 801d630:	681a      	ldr	r2, [r3, #0]
 801d632:	693b      	ldr	r3, [r7, #16]
 801d634:	601a      	str	r2, [r3, #0]

                    /* Reduce the fragment total.  We don't need to increase the bytes
                        available because all free headers are also included in the available
                        count.  */
                    pool_ptr -> ux_byte_pool_fragments--;
 801d636:	687b      	ldr	r3, [r7, #4]
 801d638:	685b      	ldr	r3, [r3, #4]
 801d63a:	1e5a      	subs	r2, r3, #1
 801d63c:	687b      	ldr	r3, [r7, #4]
 801d63e:	605a      	str	r2, [r3, #4]

                    /* See if the search pointer is affected.  */
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 801d640:	687b      	ldr	r3, [r7, #4]
 801d642:	689b      	ldr	r3, [r3, #8]
 801d644:	68fa      	ldr	r2, [r7, #12]
 801d646:	429a      	cmp	r2, r3
 801d648:	d114      	bne.n	801d674 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        /* Yes, update the search pointer.   */
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 801d64a:	687b      	ldr	r3, [r7, #4]
 801d64c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d64e:	609a      	str	r2, [r3, #8]
 801d650:	e010      	b.n	801d674 <_ux_utility_memory_byte_pool_search+0x104>
                    }
                }
                else
                {
                    /* Neighbor is not free so we can skip over it!  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d652:	68fb      	ldr	r3, [r7, #12]
 801d654:	60bb      	str	r3, [r7, #8]
                    current_ptr =  *next_block_link_ptr;
 801d656:	68bb      	ldr	r3, [r7, #8]
 801d658:	681b      	ldr	r3, [r3, #0]
 801d65a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Decrement the examined block count to account for this one.  */
                    if (examine_blocks != ((UINT) 0))
 801d65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d65e:	2b00      	cmp	r3, #0
 801d660:	d008      	beq.n	801d674 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        examine_blocks--;
 801d662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d664:	3b01      	subs	r3, #1
 801d666:	627b      	str	r3, [r7, #36]	@ 0x24
 801d668:	e004      	b.n	801d674 <_ux_utility_memory_byte_pool_search+0x104>
        }
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d66a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d66c:	613b      	str	r3, [r7, #16]
            current_ptr =  *this_block_link_ptr;
 801d66e:	693b      	ldr	r3, [r7, #16]
 801d670:	681b      	ldr	r3, [r3, #0]
 801d672:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 801d674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d676:	2b00      	cmp	r3, #0
 801d678:	d002      	beq.n	801d680 <_ux_utility_memory_byte_pool_search+0x110>
        {

            examine_blocks--;
 801d67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d67c:	3b01      	subs	r3, #1
 801d67e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

    } while(examine_blocks != ((UINT) 0));
 801d680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d682:	2b00      	cmp	r3, #0
 801d684:	d1a3      	bne.n	801d5ce <_ux_utility_memory_byte_pool_search+0x5e>
 801d686:	e000      	b.n	801d68a <_ux_utility_memory_byte_pool_search+0x11a>
                break;
 801d688:	46c0      	nop			@ (mov r8, r8)

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
 801d68a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d68c:	2b00      	cmp	r3, #0
 801d68e:	d101      	bne.n	801d694 <_ux_utility_memory_byte_pool_search+0x124>
    {
        return(UX_NULL);
 801d690:	2300      	movs	r3, #0
 801d692:	e000      	b.n	801d696 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Return the search pointer.  */
    return(current_ptr);
 801d694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801d696:	0018      	movs	r0, r3
 801d698:	46bd      	mov	sp, r7
 801d69a:	b00c      	add	sp, #48	@ 0x30
 801d69c:	bd80      	pop	{r7, pc}
 801d69e:	46c0      	nop			@ (mov r8, r8)
 801d6a0:	ffffeeee 	.word	0xffffeeee

0801d6a4 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 801d6a4:	b580      	push	{r7, lr}
 801d6a6:	b086      	sub	sp, #24
 801d6a8:	af00      	add	r7, sp, #0
 801d6aa:	60f8      	str	r0, [r7, #12]
 801d6ac:	60b9      	str	r1, [r7, #8]
 801d6ae:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 801d6b0:	68bb      	ldr	r3, [r7, #8]
 801d6b2:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 801d6b4:	68fb      	ldr	r3, [r7, #12]
 801d6b6:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 801d6b8:	e007      	b.n	801d6ca <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 801d6ba:	697a      	ldr	r2, [r7, #20]
 801d6bc:	1c53      	adds	r3, r2, #1
 801d6be:	617b      	str	r3, [r7, #20]
 801d6c0:	693b      	ldr	r3, [r7, #16]
 801d6c2:	1c59      	adds	r1, r3, #1
 801d6c4:	6139      	str	r1, [r7, #16]
 801d6c6:	7812      	ldrb	r2, [r2, #0]
 801d6c8:	701a      	strb	r2, [r3, #0]
    while(length--)
 801d6ca:	687b      	ldr	r3, [r7, #4]
 801d6cc:	1e5a      	subs	r2, r3, #1
 801d6ce:	607a      	str	r2, [r7, #4]
 801d6d0:	2b00      	cmp	r3, #0
 801d6d2:	d1f2      	bne.n	801d6ba <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 801d6d4:	46c0      	nop			@ (mov r8, r8)
}
 801d6d6:	46bd      	mov	sp, r7
 801d6d8:	b006      	add	sp, #24
 801d6da:	bd80      	pop	{r7, pc}

0801d6dc <_ux_utility_memory_free>:
/*                                            refined memory management,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 801d6dc:	b580      	push	{r7, lr}
 801d6de:	b08a      	sub	sp, #40	@ 0x28
 801d6e0:	af00      	add	r7, sp, #0
 801d6e2:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;
 801d6e4:	2300      	movs	r3, #0
 801d6e6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
 801d6e8:	687b      	ldr	r3, [r7, #4]
 801d6ea:	623b      	str	r3, [r7, #32]
    if (work_ptr != UX_NULL)
 801d6ec:	6a3b      	ldr	r3, [r7, #32]
 801d6ee:	2b00      	cmp	r3, #0
 801d6f0:	d02f      	beq.n	801d752 <_ux_utility_memory_free+0x76>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 801d6f2:	6a3b      	ldr	r3, [r7, #32]
 801d6f4:	3b08      	subs	r3, #8
 801d6f6:	623b      	str	r3, [r7, #32]

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801d6f8:	6a3b      	ldr	r3, [r7, #32]
 801d6fa:	3304      	adds	r3, #4
 801d6fc:	61fb      	str	r3, [r7, #28]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 801d6fe:	69fb      	ldr	r3, [r7, #28]
 801d700:	61bb      	str	r3, [r7, #24]
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 801d702:	69bb      	ldr	r3, [r7, #24]
 801d704:	681b      	ldr	r3, [r3, #0]
 801d706:	4a26      	ldr	r2, [pc, #152]	@ (801d7a0 <_ux_utility_memory_free+0xc4>)
 801d708:	4293      	cmp	r3, r2
 801d70a:	d01c      	beq.n	801d746 <_ux_utility_memory_free+0x6a>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801d70c:	6a3b      	ldr	r3, [r7, #32]
 801d70e:	3304      	adds	r3, #4
 801d710:	61fb      	str	r3, [r7, #28]
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 801d712:	69fb      	ldr	r3, [r7, #28]
 801d714:	617b      	str	r3, [r7, #20]
            pool_ptr = *byte_pool_ptr;
 801d716:	697b      	ldr	r3, [r7, #20]
 801d718:	681b      	ldr	r3, [r3, #0]
 801d71a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 801d71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d71e:	2b00      	cmp	r3, #0
 801d720:	d00b      	beq.n	801d73a <_ux_utility_memory_free+0x5e>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 801d722:	4b20      	ldr	r3, [pc, #128]	@ (801d7a4 <_ux_utility_memory_free+0xc8>)
 801d724:	681b      	ldr	r3, [r3, #0]
 801d726:	681b      	ldr	r3, [r3, #0]
            if ((pool_ptr == UX_NULL) ||
 801d728:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d72a:	429a      	cmp	r2, r3
 801d72c:	d017      	beq.n	801d75e <_ux_utility_memory_free+0x82>
                (pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE])))
 801d72e:	4b1d      	ldr	r3, [pc, #116]	@ (801d7a4 <_ux_utility_memory_free+0xc8>)
 801d730:	681b      	ldr	r3, [r3, #0]
 801d732:	685b      	ldr	r3, [r3, #4]
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 801d734:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d736:	429a      	cmp	r2, r3
 801d738:	d011      	beq.n	801d75e <_ux_utility_memory_free+0x82>

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801d73a:	2219      	movs	r2, #25
 801d73c:	2108      	movs	r1, #8
 801d73e:	2002      	movs	r0, #2
 801d740:	f7ff fc32 	bl	801cfa8 <_ux_system_error_handler>
                                         UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

                /* Return to caller.  */
                return;
 801d744:	e029      	b.n	801d79a <_ux_utility_memory_free+0xbe>
        {
            /* Release the protection.  */
            _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

            /* Error trap: maybe double free/memory issue here!  */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801d746:	2219      	movs	r2, #25
 801d748:	2108      	movs	r1, #8
 801d74a:	2002      	movs	r0, #2
 801d74c:	f7ff fc2c 	bl	801cfa8 <_ux_system_error_handler>
                                     UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

            /* Return to caller.  */
            return;
 801d750:	e023      	b.n	801d79a <_ux_utility_memory_free+0xbe>

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        /* Error trap: maybe double free/bad flow here!  */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801d752:	2219      	movs	r2, #25
 801d754:	2108      	movs	r1, #8
 801d756:	2002      	movs	r0, #2
 801d758:	f7ff fc26 	bl	801cfa8 <_ux_system_error_handler>
                                    UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

        /* Return to caller.  */
        return;
 801d75c:	e01d      	b.n	801d79a <_ux_utility_memory_free+0xbe>
    }

    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801d75e:	6a3b      	ldr	r3, [r7, #32]
 801d760:	3304      	adds	r3, #4
 801d762:	61fb      	str	r3, [r7, #28]
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 801d764:	69fb      	ldr	r3, [r7, #28]
 801d766:	61bb      	str	r3, [r7, #24]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 801d768:	69bb      	ldr	r3, [r7, #24]
 801d76a:	4a0d      	ldr	r2, [pc, #52]	@ (801d7a0 <_ux_utility_memory_free+0xc4>)
 801d76c:	601a      	str	r2, [r3, #0]

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 801d76e:	6a3b      	ldr	r3, [r7, #32]
 801d770:	613b      	str	r3, [r7, #16]
    next_block_ptr =  *block_link_ptr;
 801d772:	693b      	ldr	r3, [r7, #16]
 801d774:	681b      	ldr	r3, [r3, #0]
 801d776:	60fb      	str	r3, [r7, #12]
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 801d778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d77a:	681b      	ldr	r3, [r3, #0]
 801d77c:	68f9      	ldr	r1, [r7, #12]
 801d77e:	6a3a      	ldr	r2, [r7, #32]
 801d780:	1a8a      	subs	r2, r1, r2
 801d782:	189a      	adds	r2, r3, r2
    pool_ptr -> ux_byte_pool_available =
 801d784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d786:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 801d788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d78a:	689b      	ldr	r3, [r3, #8]
 801d78c:	6a3a      	ldr	r2, [r7, #32]
 801d78e:	429a      	cmp	r2, r3
 801d790:	d202      	bcs.n	801d798 <_ux_utility_memory_free+0xbc>
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 801d792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d794:	6a3a      	ldr	r2, [r7, #32]
 801d796:	609a      	str	r2, [r3, #8]

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    /* Return to caller.  */
    return;
 801d798:	46c0      	nop			@ (mov r8, r8)
}
 801d79a:	46bd      	mov	sp, r7
 801d79c:	b00a      	add	sp, #40	@ 0x28
 801d79e:	bd80      	pop	{r7, pc}
 801d7a0:	ffffeeee 	.word	0xffffeeee
 801d7a4:	20003b24 	.word	0x20003b24

0801d7a8 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 801d7a8:	b580      	push	{r7, lr}
 801d7aa:	b086      	sub	sp, #24
 801d7ac:	af00      	add	r7, sp, #0
 801d7ae:	60f8      	str	r0, [r7, #12]
 801d7b0:	607a      	str	r2, [r7, #4]
 801d7b2:	230b      	movs	r3, #11
 801d7b4:	18fb      	adds	r3, r7, r3
 801d7b6:	1c0a      	adds	r2, r1, #0
 801d7b8:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 801d7ba:	68fb      	ldr	r3, [r7, #12]
 801d7bc:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 801d7be:	e006      	b.n	801d7ce <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 801d7c0:	697b      	ldr	r3, [r7, #20]
 801d7c2:	1c5a      	adds	r2, r3, #1
 801d7c4:	617a      	str	r2, [r7, #20]
 801d7c6:	220b      	movs	r2, #11
 801d7c8:	18ba      	adds	r2, r7, r2
 801d7ca:	7812      	ldrb	r2, [r2, #0]
 801d7cc:	701a      	strb	r2, [r3, #0]
    while(length--)
 801d7ce:	687b      	ldr	r3, [r7, #4]
 801d7d0:	1e5a      	subs	r2, r3, #1
 801d7d2:	607a      	str	r2, [r7, #4]
 801d7d4:	2b00      	cmp	r3, #0
 801d7d6:	d1f3      	bne.n	801d7c0 <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 801d7d8:	46c0      	nop			@ (mov r8, r8)
}
 801d7da:	46bd      	mov	sp, r7
 801d7dc:	b006      	add	sp, #24
 801d7de:	bd80      	pop	{r7, pc}

0801d7e0 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 801d7e0:	b580      	push	{r7, lr}
 801d7e2:	b084      	sub	sp, #16
 801d7e4:	af00      	add	r7, sp, #0
 801d7e6:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 801d7e8:	687b      	ldr	r3, [r7, #4]
 801d7ea:	1c5a      	adds	r2, r3, #1
 801d7ec:	607a      	str	r2, [r7, #4]
 801d7ee:	781a      	ldrb	r2, [r3, #0]
 801d7f0:	200e      	movs	r0, #14
 801d7f2:	183b      	adds	r3, r7, r0
 801d7f4:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 801d7f6:	687b      	ldr	r3, [r7, #4]
 801d7f8:	781b      	ldrb	r3, [r3, #0]
 801d7fa:	021b      	lsls	r3, r3, #8
 801d7fc:	b299      	uxth	r1, r3
 801d7fe:	183b      	adds	r3, r7, r0
 801d800:	183a      	adds	r2, r7, r0
 801d802:	8812      	ldrh	r2, [r2, #0]
 801d804:	430a      	orrs	r2, r1
 801d806:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 801d808:	183b      	adds	r3, r7, r0
 801d80a:	881b      	ldrh	r3, [r3, #0]
}
 801d80c:	0018      	movs	r0, r3
 801d80e:	46bd      	mov	sp, r7
 801d810:	b004      	add	sp, #16
 801d812:	bd80      	pop	{r7, pc}

0801d814 <_ux_utility_string_length_check>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 801d814:	b580      	push	{r7, lr}
 801d816:	b086      	sub	sp, #24
 801d818:	af00      	add	r7, sp, #0
 801d81a:	60f8      	str	r0, [r7, #12]
 801d81c:	60b9      	str	r1, [r7, #8]
 801d81e:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 801d820:	68fb      	ldr	r3, [r7, #12]
 801d822:	2b00      	cmp	r3, #0
 801d824:	d101      	bne.n	801d82a <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 801d826:	23ff      	movs	r3, #255	@ 0xff
 801d828:	e01d      	b.n	801d866 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 801d82a:	2300      	movs	r3, #0
 801d82c:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 801d82e:	68fa      	ldr	r2, [r7, #12]
 801d830:	697b      	ldr	r3, [r7, #20]
 801d832:	18d3      	adds	r3, r2, r3
 801d834:	781b      	ldrb	r3, [r3, #0]
 801d836:	2b00      	cmp	r3, #0
 801d838:	d00d      	beq.n	801d856 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 801d83a:	697b      	ldr	r3, [r7, #20]
 801d83c:	3301      	adds	r3, #1
 801d83e:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 801d840:	697a      	ldr	r2, [r7, #20]
 801d842:	687b      	ldr	r3, [r7, #4]
 801d844:	429a      	cmp	r2, r3
 801d846:	d9f2      	bls.n	801d82e <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 801d848:	22ff      	movs	r2, #255	@ 0xff
 801d84a:	2108      	movs	r1, #8
 801d84c:	2002      	movs	r0, #2
 801d84e:	f7ff fbab 	bl	801cfa8 <_ux_system_error_handler>

            return(UX_ERROR);
 801d852:	23ff      	movs	r3, #255	@ 0xff
 801d854:	e007      	b.n	801d866 <_ux_utility_string_length_check+0x52>
            break;
 801d856:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 801d858:	68bb      	ldr	r3, [r7, #8]
 801d85a:	2b00      	cmp	r3, #0
 801d85c:	d002      	beq.n	801d864 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 801d85e:	68bb      	ldr	r3, [r7, #8]
 801d860:	697a      	ldr	r2, [r7, #20]
 801d862:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 801d864:	2300      	movs	r3, #0
}
 801d866:	0018      	movs	r0, r3
 801d868:	46bd      	mov	sp, r7
 801d86a:	b006      	add	sp, #24
 801d86c:	bd80      	pop	{r7, pc}

0801d86e <_ux_device_class_cdc_acm_activate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 801d86e:	b580      	push	{r7, lr}
 801d870:	b086      	sub	sp, #24
 801d872:	af00      	add	r7, sp, #0
 801d874:	6078      	str	r0, [r7, #4]
UX_SLAVE_INTERFACE                      *interface_ptr;         
UX_SLAVE_CLASS                          *class_ptr;
UX_SLAVE_CLASS_CDC_ACM                  *cdc_acm;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801d876:	687b      	ldr	r3, [r7, #4]
 801d878:	6a1b      	ldr	r3, [r3, #32]
 801d87a:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801d87c:	697b      	ldr	r3, [r7, #20]
 801d87e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d880:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 801d882:	687b      	ldr	r3, [r7, #4]
 801d884:	689b      	ldr	r3, [r3, #8]
 801d886:	60fb      	str	r3, [r7, #12]
    
    /* Store the class instance into the interface.  */
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 801d888:	68fb      	ldr	r3, [r7, #12]
 801d88a:	693a      	ldr	r2, [r7, #16]
 801d88c:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 801d88e:	693b      	ldr	r3, [r7, #16]
 801d890:	68fa      	ldr	r2, [r7, #12]
 801d892:	601a      	str	r2, [r3, #0]

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 801d894:	693b      	ldr	r3, [r7, #16]
 801d896:	685b      	ldr	r3, [r3, #4]
 801d898:	2b00      	cmp	r3, #0
 801d89a:	d004      	beq.n	801d8a6 <_ux_device_class_cdc_acm_activate+0x38>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 801d89c:	693b      	ldr	r3, [r7, #16]
 801d89e:	685b      	ldr	r3, [r3, #4]
 801d8a0:	693a      	ldr	r2, [r7, #16]
 801d8a2:	0010      	movs	r0, r2
 801d8a4:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 801d8a6:	2300      	movs	r3, #0
}
 801d8a8:	0018      	movs	r0, r3
 801d8aa:	46bd      	mov	sp, r7
 801d8ac:	b006      	add	sp, #24
 801d8ae:	bd80      	pop	{r7, pc}

0801d8b0 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 801d8b0:	b580      	push	{r7, lr}
 801d8b2:	b08a      	sub	sp, #40	@ 0x28
 801d8b4:	af00      	add	r7, sp, #0
 801d8b6:	6078      	str	r0, [r7, #4]
ULONG                                   value;
ULONG                                   request_length;
ULONG                                   transmit_length;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801d8b8:	687b      	ldr	r3, [r7, #4]
 801d8ba:	6a1b      	ldr	r3, [r3, #32]
 801d8bc:	623b      	str	r3, [r7, #32]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801d8be:	6a3b      	ldr	r3, [r7, #32]
 801d8c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d8c2:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d8c4:	4b53      	ldr	r3, [pc, #332]	@ (801da14 <_ux_device_class_cdc_acm_control_request+0x164>)
 801d8c6:	681b      	ldr	r3, [r3, #0]
 801d8c8:	3324      	adds	r3, #36	@ 0x24
 801d8ca:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801d8cc:	69bb      	ldr	r3, [r7, #24]
 801d8ce:	3338      	adds	r3, #56	@ 0x38
 801d8d0:	617b      	str	r3, [r7, #20]

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801d8d2:	697b      	ldr	r3, [r7, #20]
 801d8d4:	223d      	movs	r2, #61	@ 0x3d
 801d8d6:	5c9b      	ldrb	r3, [r3, r2]
 801d8d8:	613b      	str	r3, [r7, #16]

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801d8da:	697b      	ldr	r3, [r7, #20]
 801d8dc:	333c      	adds	r3, #60	@ 0x3c
 801d8de:	3302      	adds	r3, #2
 801d8e0:	0018      	movs	r0, r3
 801d8e2:	f7ff ff7d 	bl	801d7e0 <_ux_utility_short_get>
 801d8e6:	0003      	movs	r3, r0
 801d8e8:	60fb      	str	r3, [r7, #12]

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801d8ea:	697b      	ldr	r3, [r7, #20]
 801d8ec:	333c      	adds	r3, #60	@ 0x3c
 801d8ee:	3306      	adds	r3, #6
 801d8f0:	0018      	movs	r0, r3
 801d8f2:	f7ff ff75 	bl	801d7e0 <_ux_utility_short_get>
 801d8f6:	0003      	movs	r3, r0
 801d8f8:	60bb      	str	r3, [r7, #8]

    transmit_length = request_length ;
 801d8fa:	68bb      	ldr	r3, [r7, #8]
 801d8fc:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 801d8fe:	693b      	ldr	r3, [r7, #16]
 801d900:	2b22      	cmp	r3, #34	@ 0x22
 801d902:	d00a      	beq.n	801d91a <_ux_device_class_cdc_acm_control_request+0x6a>
 801d904:	693b      	ldr	r3, [r7, #16]
 801d906:	2b22      	cmp	r3, #34	@ 0x22
 801d908:	d900      	bls.n	801d90c <_ux_device_class_cdc_acm_control_request+0x5c>
 801d90a:	e078      	b.n	801d9fe <_ux_device_class_cdc_acm_control_request+0x14e>
 801d90c:	693b      	ldr	r3, [r7, #16]
 801d90e:	2b20      	cmp	r3, #32
 801d910:	d051      	beq.n	801d9b6 <_ux_device_class_cdc_acm_control_request+0x106>
 801d912:	693b      	ldr	r3, [r7, #16]
 801d914:	2b21      	cmp	r3, #33	@ 0x21
 801d916:	d022      	beq.n	801d95e <_ux_device_class_cdc_acm_control_request+0xae>
 801d918:	e071      	b.n	801d9fe <_ux_device_class_cdc_acm_control_request+0x14e>
    {

        case UX_SLAVE_CLASS_CDC_ACM_SET_CONTROL_LINE_STATE:

            /* Reset current line state values. */
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 801d91a:	69fb      	ldr	r3, [r7, #28]
 801d91c:	224b      	movs	r2, #75	@ 0x4b
 801d91e:	2100      	movs	r1, #0
 801d920:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 801d922:	69fb      	ldr	r3, [r7, #28]
 801d924:	224c      	movs	r2, #76	@ 0x4c
 801d926:	2100      	movs	r1, #0
 801d928:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  DTR signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 801d92a:	68fb      	ldr	r3, [r7, #12]
 801d92c:	2201      	movs	r2, #1
 801d92e:	4013      	ands	r3, r2
 801d930:	d003      	beq.n	801d93a <_ux_device_class_cdc_acm_control_request+0x8a>
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 801d932:	69fb      	ldr	r3, [r7, #28]
 801d934:	224b      	movs	r2, #75	@ 0x4b
 801d936:	2101      	movs	r1, #1
 801d938:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  RTS signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 801d93a:	68fb      	ldr	r3, [r7, #12]
 801d93c:	2202      	movs	r2, #2
 801d93e:	4013      	ands	r3, r2
 801d940:	d003      	beq.n	801d94a <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 801d942:	69fb      	ldr	r3, [r7, #28]
 801d944:	224c      	movs	r2, #76	@ 0x4c
 801d946:	2101      	movs	r1, #1
 801d948:	5499      	strb	r1, [r3, r2]
                
            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 801d94a:	69fb      	ldr	r3, [r7, #28]
 801d94c:	68db      	ldr	r3, [r3, #12]
 801d94e:	2b00      	cmp	r3, #0
 801d950:	d057      	beq.n	801da02 <_ux_device_class_cdc_acm_control_request+0x152>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 801d952:	69fb      	ldr	r3, [r7, #28]
 801d954:	68db      	ldr	r3, [r3, #12]
 801d956:	69fa      	ldr	r2, [r7, #28]
 801d958:	0010      	movs	r0, r2
 801d95a:	4798      	blx	r3
            }

            break ;
 801d95c:	e051      	b.n	801da02 <_ux_device_class_cdc_acm_control_request+0x152>

        case UX_SLAVE_CLASS_CDC_ACM_GET_LINE_CODING:

            /* Setup the length appropriately.  */
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 801d95e:	68bb      	ldr	r3, [r7, #8]
 801d960:	2b07      	cmp	r3, #7
 801d962:	d901      	bls.n	801d968 <_ux_device_class_cdc_acm_control_request+0xb8>
                transmit_length = UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE;
 801d964:	2307      	movs	r3, #7
 801d966:	627b      	str	r3, [r7, #36]	@ 0x24
    
            /* Send the line coding default parameters back to the host.  */
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 801d968:	697b      	ldr	r3, [r7, #20]
 801d96a:	68da      	ldr	r2, [r3, #12]
 801d96c:	69fb      	ldr	r3, [r7, #28]
 801d96e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d970:	0019      	movs	r1, r3
 801d972:	0010      	movs	r0, r2
 801d974:	f7ff fc63 	bl	801d23e <_ux_utility_long_put>
                                    cdc_acm -> ux_slave_class_cdc_acm_baudrate);
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 801d978:	697b      	ldr	r3, [r7, #20]
 801d97a:	68db      	ldr	r3, [r3, #12]
 801d97c:	3304      	adds	r3, #4
 801d97e:	69fa      	ldr	r2, [r7, #28]
 801d980:	2148      	movs	r1, #72	@ 0x48
 801d982:	5c52      	ldrb	r2, [r2, r1]
 801d984:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 801d986:	697b      	ldr	r3, [r7, #20]
 801d988:	68db      	ldr	r3, [r3, #12]
 801d98a:	3305      	adds	r3, #5
 801d98c:	69fa      	ldr	r2, [r7, #28]
 801d98e:	2149      	movs	r1, #73	@ 0x49
 801d990:	5c52      	ldrb	r2, [r2, r1]
 801d992:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 801d994:	697b      	ldr	r3, [r7, #20]
 801d996:	68db      	ldr	r3, [r3, #12]
 801d998:	3306      	adds	r3, #6
 801d99a:	69fa      	ldr	r2, [r7, #28]
 801d99c:	214a      	movs	r1, #74	@ 0x4a
 801d99e:	5c52      	ldrb	r2, [r2, r1]
 801d9a0:	701a      	strb	r2, [r3, #0]

            /* Set the phase of the transfer to data out.  */
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d9a2:	697b      	ldr	r3, [r7, #20]
 801d9a4:	2203      	movs	r2, #3
 801d9a6:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Perform the data transfer.  */
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 801d9a8:	68ba      	ldr	r2, [r7, #8]
 801d9aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d9ac:	697b      	ldr	r3, [r7, #20]
 801d9ae:	0018      	movs	r0, r3
 801d9b0:	f7ff fa2f 	bl	801ce12 <_ux_device_stack_transfer_request>
            break; 
 801d9b4:	e028      	b.n	801da08 <_ux_device_class_cdc_acm_control_request+0x158>
            
        case UX_SLAVE_CLASS_CDC_ACM_SET_LINE_CODING:

            /* Get the line coding parameters from the host.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 801d9b6:	697b      	ldr	r3, [r7, #20]
 801d9b8:	68db      	ldr	r3, [r3, #12]
 801d9ba:	0018      	movs	r0, r3
 801d9bc:	f7ff fc1b 	bl	801d1f6 <_ux_utility_long_get>
 801d9c0:	0002      	movs	r2, r0
 801d9c2:	69fb      	ldr	r3, [r7, #28]
 801d9c4:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 801d9c6:	697b      	ldr	r3, [r7, #20]
 801d9c8:	68db      	ldr	r3, [r3, #12]
 801d9ca:	7919      	ldrb	r1, [r3, #4]
 801d9cc:	69fb      	ldr	r3, [r7, #28]
 801d9ce:	2248      	movs	r2, #72	@ 0x48
 801d9d0:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 801d9d2:	697b      	ldr	r3, [r7, #20]
 801d9d4:	68db      	ldr	r3, [r3, #12]
 801d9d6:	7959      	ldrb	r1, [r3, #5]
 801d9d8:	69fb      	ldr	r3, [r7, #28]
 801d9da:	2249      	movs	r2, #73	@ 0x49
 801d9dc:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 801d9de:	697b      	ldr	r3, [r7, #20]
 801d9e0:	68db      	ldr	r3, [r3, #12]
 801d9e2:	7999      	ldrb	r1, [r3, #6]
 801d9e4:	69fb      	ldr	r3, [r7, #28]
 801d9e6:	224a      	movs	r2, #74	@ 0x4a
 801d9e8:	5499      	strb	r1, [r3, r2]

            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 801d9ea:	69fb      	ldr	r3, [r7, #28]
 801d9ec:	68db      	ldr	r3, [r3, #12]
 801d9ee:	2b00      	cmp	r3, #0
 801d9f0:	d009      	beq.n	801da06 <_ux_device_class_cdc_acm_control_request+0x156>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 801d9f2:	69fb      	ldr	r3, [r7, #28]
 801d9f4:	68db      	ldr	r3, [r3, #12]
 801d9f6:	69fa      	ldr	r2, [r7, #28]
 801d9f8:	0010      	movs	r0, r2
 801d9fa:	4798      	blx	r3
            }

            break ;
 801d9fc:	e003      	b.n	801da06 <_ux_device_class_cdc_acm_control_request+0x156>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 801d9fe:	23ff      	movs	r3, #255	@ 0xff
 801da00:	e003      	b.n	801da0a <_ux_device_class_cdc_acm_control_request+0x15a>
            break ;
 801da02:	46c0      	nop			@ (mov r8, r8)
 801da04:	e000      	b.n	801da08 <_ux_device_class_cdc_acm_control_request+0x158>
            break ;
 801da06:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 801da08:	2300      	movs	r3, #0
}
 801da0a:	0018      	movs	r0, r3
 801da0c:	46bd      	mov	sp, r7
 801da0e:	b00a      	add	sp, #40	@ 0x28
 801da10:	bd80      	pop	{r7, pc}
 801da12:	46c0      	nop			@ (mov r8, r8)
 801da14:	20003b20 	.word	0x20003b20

0801da18 <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 801da18:	b580      	push	{r7, lr}
 801da1a:	b088      	sub	sp, #32
 801da1c:	af00      	add	r7, sp, #0
 801da1e:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801da20:	687b      	ldr	r3, [r7, #4]
 801da22:	6a1b      	ldr	r3, [r3, #32]
 801da24:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801da26:	697b      	ldr	r3, [r7, #20]
 801da28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801da2a:	613b      	str	r3, [r7, #16]

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801da2c:	693b      	ldr	r3, [r7, #16]
 801da2e:	681b      	ldr	r3, [r3, #0]
 801da30:	60fb      	str	r3, [r7, #12]
    
    /* Locate the endpoints.  */
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 801da32:	68fb      	ldr	r3, [r7, #12]
 801da34:	69db      	ldr	r3, [r3, #28]
 801da36:	61fb      	str	r3, [r7, #28]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801da38:	69fb      	ldr	r3, [r7, #28]
 801da3a:	7b9b      	ldrb	r3, [r3, #14]
 801da3c:	b25b      	sxtb	r3, r3
 801da3e:	2b00      	cmp	r3, #0
 801da40:	db05      	blt.n	801da4e <_ux_device_class_cdc_acm_deactivate+0x36>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 801da42:	69fb      	ldr	r3, [r7, #28]
 801da44:	61bb      	str	r3, [r7, #24]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801da46:	69bb      	ldr	r3, [r7, #24]
 801da48:	695b      	ldr	r3, [r3, #20]
 801da4a:	61fb      	str	r3, [r7, #28]
 801da4c:	e002      	b.n	801da54 <_ux_device_class_cdc_acm_deactivate+0x3c>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801da4e:	69fb      	ldr	r3, [r7, #28]
 801da50:	695b      	ldr	r3, [r3, #20]
 801da52:	61bb      	str	r3, [r7, #24]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 801da54:	69fb      	ldr	r3, [r7, #28]
 801da56:	2126      	movs	r1, #38	@ 0x26
 801da58:	0018      	movs	r0, r3
 801da5a:	f7ff f9c7 	bl	801cdec <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 801da5e:	69bb      	ldr	r3, [r7, #24]
 801da60:	2126      	movs	r1, #38	@ 0x26
 801da62:	0018      	movs	r0, r3
 801da64:	f7ff f9c2 	bl	801cdec <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 801da68:	693b      	ldr	r3, [r7, #16]
 801da6a:	2200      	movs	r2, #0
 801da6c:	2107      	movs	r1, #7
 801da6e:	0018      	movs	r0, r3
 801da70:	f000 f894 	bl	801db9c <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 801da74:	693b      	ldr	r3, [r7, #16]
 801da76:	689b      	ldr	r3, [r3, #8]
 801da78:	2b00      	cmp	r3, #0
 801da7a:	d004      	beq.n	801da86 <_ux_device_class_cdc_acm_deactivate+0x6e>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 801da7c:	693b      	ldr	r3, [r7, #16]
 801da7e:	689b      	ldr	r3, [r3, #8]
 801da80:	693a      	ldr	r2, [r7, #16]
 801da82:	0010      	movs	r0, r2
 801da84:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 801da86:	693b      	ldr	r3, [r7, #16]
 801da88:	224b      	movs	r2, #75	@ 0x4b
 801da8a:	2100      	movs	r1, #0
 801da8c:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 801da8e:	693b      	ldr	r3, [r7, #16]
 801da90:	224c      	movs	r2, #76	@ 0x4c
 801da92:	2100      	movs	r1, #0
 801da94:	5499      	strb	r1, [r3, r2]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
 801da96:	2300      	movs	r3, #0
}
 801da98:	0018      	movs	r0, r3
 801da9a:	46bd      	mov	sp, r7
 801da9c:	b008      	add	sp, #32
 801da9e:	bd80      	pop	{r7, pc}

0801daa0 <_ux_device_class_cdc_acm_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 801daa0:	b580      	push	{r7, lr}
 801daa2:	b084      	sub	sp, #16
 801daa4:	af00      	add	r7, sp, #0
 801daa6:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 801daa8:	687b      	ldr	r3, [r7, #4]
 801daaa:	681b      	ldr	r3, [r3, #0]
 801daac:	2b07      	cmp	r3, #7
 801daae:	d834      	bhi.n	801db1a <_ux_device_class_cdc_acm_entry+0x7a>
 801dab0:	009a      	lsls	r2, r3, #2
 801dab2:	4b1c      	ldr	r3, [pc, #112]	@ (801db24 <_ux_device_class_cdc_acm_entry+0x84>)
 801dab4:	18d3      	adds	r3, r2, r3
 801dab6:	681b      	ldr	r3, [r3, #0]
 801dab8:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_initialize(command);
 801daba:	687b      	ldr	r3, [r7, #4]
 801dabc:	0018      	movs	r0, r3
 801dabe:	f000 f833 	bl	801db28 <_ux_device_class_cdc_acm_initialize>
 801dac2:	0003      	movs	r3, r0
 801dac4:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801dac6:	68fb      	ldr	r3, [r7, #12]
 801dac8:	e028      	b.n	801db1c <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 801daca:	687b      	ldr	r3, [r7, #4]
 801dacc:	0018      	movs	r0, r3
 801dace:	f000 f9ef 	bl	801deb0 <_ux_device_class_cdc_acm_uninitialize>
 801dad2:	0003      	movs	r3, r0
 801dad4:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801dad6:	68fb      	ldr	r3, [r7, #12]
 801dad8:	e020      	b.n	801db1c <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 801dada:	687b      	ldr	r3, [r7, #4]
 801dadc:	695b      	ldr	r3, [r3, #20]
 801dade:	2b0a      	cmp	r3, #10
 801dae0:	d101      	bne.n	801dae6 <_ux_device_class_cdc_acm_entry+0x46>
            return(UX_SUCCESS);
 801dae2:	2300      	movs	r3, #0
 801dae4:	e01a      	b.n	801db1c <_ux_device_class_cdc_acm_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 801dae6:	2357      	movs	r3, #87	@ 0x57
 801dae8:	e018      	b.n	801db1c <_ux_device_class_cdc_acm_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 801daea:	687b      	ldr	r3, [r7, #4]
 801daec:	0018      	movs	r0, r3
 801daee:	f7ff febe 	bl	801d86e <_ux_device_class_cdc_acm_activate>
 801daf2:	0003      	movs	r3, r0
 801daf4:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801daf6:	68fb      	ldr	r3, [r7, #12]
 801daf8:	e010      	b.n	801db1c <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 801dafa:	687b      	ldr	r3, [r7, #4]
 801dafc:	0018      	movs	r0, r3
 801dafe:	f7ff ff8b 	bl	801da18 <_ux_device_class_cdc_acm_deactivate>
 801db02:	0003      	movs	r3, r0
 801db04:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801db06:	68fb      	ldr	r3, [r7, #12]
 801db08:	e008      	b.n	801db1c <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 801db0a:	687b      	ldr	r3, [r7, #4]
 801db0c:	0018      	movs	r0, r3
 801db0e:	f7ff fecf 	bl	801d8b0 <_ux_device_class_cdc_acm_control_request>
 801db12:	0003      	movs	r3, r0
 801db14:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801db16:	68fb      	ldr	r3, [r7, #12]
 801db18:	e000      	b.n	801db1c <_ux_device_class_cdc_acm_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801db1a:	2354      	movs	r3, #84	@ 0x54
    }   
}
 801db1c:	0018      	movs	r0, r3
 801db1e:	46bd      	mov	sp, r7
 801db20:	b004      	add	sp, #16
 801db22:	bd80      	pop	{r7, pc}
 801db24:	08026f70 	.word	0x08026f70

0801db28 <_ux_device_class_cdc_acm_initialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801db28:	b580      	push	{r7, lr}
 801db2a:	b086      	sub	sp, #24
 801db2c:	af00      	add	r7, sp, #0
 801db2e:	6078      	str	r0, [r7, #4]
#if !defined(UX_DEVICE_STANDALONE)
UINT                                    status;
#endif

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801db30:	687b      	ldr	r3, [r7, #4]
 801db32:	6a1b      	ldr	r3, [r3, #32]
 801db34:	617b      	str	r3, [r7, #20]

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 801db36:	2250      	movs	r2, #80	@ 0x50
 801db38:	2100      	movs	r1, #0
 801db3a:	2000      	movs	r0, #0
 801db3c:	f7ff fba2 	bl	801d284 <_ux_utility_memory_allocate>
 801db40:	0003      	movs	r3, r0
 801db42:	613b      	str	r3, [r7, #16]

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 801db44:	693b      	ldr	r3, [r7, #16]
 801db46:	2b00      	cmp	r3, #0
 801db48:	d101      	bne.n	801db4e <_ux_device_class_cdc_acm_initialize+0x26>
        return(UX_MEMORY_INSUFFICIENT);
 801db4a:	2312      	movs	r3, #18
 801db4c:	e022      	b.n	801db94 <_ux_device_class_cdc_acm_initialize+0x6c>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 801db4e:	697b      	ldr	r3, [r7, #20]
 801db50:	693a      	ldr	r2, [r7, #16]
 801db52:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801db58:	60fb      	str	r3, [r7, #12]

    /* Store the start and stop signals if needed by the application.  */
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 801db5a:	68fb      	ldr	r3, [r7, #12]
 801db5c:	681a      	ldr	r2, [r3, #0]
 801db5e:	693b      	ldr	r3, [r7, #16]
 801db60:	605a      	str	r2, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 801db62:	68fb      	ldr	r3, [r7, #12]
 801db64:	685a      	ldr	r2, [r3, #4]
 801db66:	693b      	ldr	r3, [r7, #16]
 801db68:	609a      	str	r2, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 801db6a:	68fb      	ldr	r3, [r7, #12]
 801db6c:	689a      	ldr	r2, [r3, #8]
 801db6e:	693b      	ldr	r3, [r7, #16]
 801db70:	60da      	str	r2, [r3, #12]
    }        

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 801db72:	693b      	ldr	r3, [r7, #16]
 801db74:	22e1      	movs	r2, #225	@ 0xe1
 801db76:	0252      	lsls	r2, r2, #9
 801db78:	645a      	str	r2, [r3, #68]	@ 0x44
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 801db7a:	693b      	ldr	r3, [r7, #16]
 801db7c:	2248      	movs	r2, #72	@ 0x48
 801db7e:	2101      	movs	r1, #1
 801db80:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
 801db82:	693b      	ldr	r3, [r7, #16]
 801db84:	2249      	movs	r2, #73	@ 0x49
 801db86:	2100      	movs	r1, #0
 801db88:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 801db8a:	693b      	ldr	r3, [r7, #16]
 801db8c:	224a      	movs	r2, #74	@ 0x4a
 801db8e:	2108      	movs	r1, #8
 801db90:	5499      	strb	r1, [r3, r2]

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 801db92:	2300      	movs	r3, #0
}
 801db94:	0018      	movs	r0, r3
 801db96:	46bd      	mov	sp, r7
 801db98:	b006      	add	sp, #24
 801db9a:	bd80      	pop	{r7, pc}

0801db9c <_ux_device_class_cdc_acm_ioctl>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_ioctl(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, ULONG ioctl_function,
                                    VOID *parameter)
{
 801db9c:	b580      	push	{r7, lr}
 801db9e:	b08a      	sub	sp, #40	@ 0x28
 801dba0:	af00      	add	r7, sp, #0
 801dba2:	60f8      	str	r0, [r7, #12]
 801dba4:	60b9      	str	r1, [r7, #8]
 801dba6:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT                                   *endpoint;
UX_SLAVE_INTERFACE                                  *interface_ptr;
UX_SLAVE_TRANSFER                                   *transfer_request;

    /* Let's be optimist ! */
    status = UX_SUCCESS;
 801dba8:	2300      	movs	r3, #0
 801dbaa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 801dbac:	68bb      	ldr	r3, [r7, #8]
 801dbae:	2b09      	cmp	r3, #9
 801dbb0:	d900      	bls.n	801dbb4 <_ux_device_class_cdc_acm_ioctl+0x18>
 801dbb2:	e0a6      	b.n	801dd02 <_ux_device_class_cdc_acm_ioctl+0x166>
 801dbb4:	68bb      	ldr	r3, [r7, #8]
 801dbb6:	009a      	lsls	r2, r3, #2
 801dbb8:	4b58      	ldr	r3, [pc, #352]	@ (801dd1c <_ux_device_class_cdc_acm_ioctl+0x180>)
 801dbba:	18d3      	adds	r3, r2, r3
 801dbbc:	681b      	ldr	r3, [r3, #0]
 801dbbe:	469f      	mov	pc, r3
    {

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 801dbc0:	687b      	ldr	r3, [r7, #4]
 801dbc2:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 801dbc4:	693b      	ldr	r3, [r7, #16]
 801dbc6:	681a      	ldr	r2, [r3, #0]
 801dbc8:	68fb      	ldr	r3, [r7, #12]
 801dbca:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 801dbcc:	693b      	ldr	r3, [r7, #16]
 801dbce:	7919      	ldrb	r1, [r3, #4]
 801dbd0:	68fb      	ldr	r3, [r7, #12]
 801dbd2:	2248      	movs	r2, #72	@ 0x48
 801dbd4:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 801dbd6:	693b      	ldr	r3, [r7, #16]
 801dbd8:	7959      	ldrb	r1, [r3, #5]
 801dbda:	68fb      	ldr	r3, [r7, #12]
 801dbdc:	2249      	movs	r2, #73	@ 0x49
 801dbde:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 801dbe0:	693b      	ldr	r3, [r7, #16]
 801dbe2:	7999      	ldrb	r1, [r3, #6]
 801dbe4:	68fb      	ldr	r3, [r7, #12]
 801dbe6:	224a      	movs	r2, #74	@ 0x4a
 801dbe8:	5499      	strb	r1, [r3, r2]
            
            break;
 801dbea:	e091      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 801dbec:	687b      	ldr	r3, [r7, #4]
 801dbee:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 801dbf0:	68fb      	ldr	r3, [r7, #12]
 801dbf2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801dbf4:	693b      	ldr	r3, [r7, #16]
 801dbf6:	601a      	str	r2, [r3, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 801dbf8:	68fb      	ldr	r3, [r7, #12]
 801dbfa:	2248      	movs	r2, #72	@ 0x48
 801dbfc:	5c9a      	ldrb	r2, [r3, r2]
 801dbfe:	693b      	ldr	r3, [r7, #16]
 801dc00:	711a      	strb	r2, [r3, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 801dc02:	68fb      	ldr	r3, [r7, #12]
 801dc04:	2249      	movs	r2, #73	@ 0x49
 801dc06:	5c9a      	ldrb	r2, [r3, r2]
 801dc08:	693b      	ldr	r3, [r7, #16]
 801dc0a:	715a      	strb	r2, [r3, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 801dc0c:	68fb      	ldr	r3, [r7, #12]
 801dc0e:	224a      	movs	r2, #74	@ 0x4a
 801dc10:	5c9a      	ldrb	r2, [r3, r2]
 801dc12:	693b      	ldr	r3, [r7, #16]
 801dc14:	719a      	strb	r2, [r3, #6]
            
            break;
 801dc16:	e07b      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 801dc18:	687b      	ldr	r3, [r7, #4]
 801dc1a:	617b      	str	r3, [r7, #20]
    
            /* Return the DTR/RTS signals.  */
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 801dc1c:	68fb      	ldr	r3, [r7, #12]
 801dc1e:	224c      	movs	r2, #76	@ 0x4c
 801dc20:	5c9a      	ldrb	r2, [r3, r2]
 801dc22:	697b      	ldr	r3, [r7, #20]
 801dc24:	701a      	strb	r2, [r3, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 801dc26:	68fb      	ldr	r3, [r7, #12]
 801dc28:	224b      	movs	r2, #75	@ 0x4b
 801dc2a:	5c9a      	ldrb	r2, [r3, r2]
 801dc2c:	697b      	ldr	r3, [r7, #20]
 801dc2e:	705a      	strb	r2, [r3, #1]
            
            break;
 801dc30:	e06e      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 801dc32:	687b      	ldr	r3, [r7, #4]
 801dc34:	617b      	str	r3, [r7, #20]
    
            /* Set the DTR/RTS signals.  */
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 801dc36:	697b      	ldr	r3, [r7, #20]
 801dc38:	7819      	ldrb	r1, [r3, #0]
 801dc3a:	68fb      	ldr	r3, [r7, #12]
 801dc3c:	224c      	movs	r2, #76	@ 0x4c
 801dc3e:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 801dc40:	697b      	ldr	r3, [r7, #20]
 801dc42:	7859      	ldrb	r1, [r3, #1]
 801dc44:	68fb      	ldr	r3, [r7, #12]
 801dc46:	224b      	movs	r2, #75	@ 0x4b
 801dc48:	5499      	strb	r1, [r3, r2]
            
            break;
 801dc4a:	e061      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_ABORT_PIPE:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801dc4c:	68fb      	ldr	r3, [r7, #12]
 801dc4e:	681b      	ldr	r3, [r3, #0]
 801dc50:	61fb      	str	r3, [r7, #28]
    
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801dc52:	69fb      	ldr	r3, [r7, #28]
 801dc54:	69db      	ldr	r3, [r3, #28]
 801dc56:	623b      	str	r3, [r7, #32]
            
            /* What direction ?  */
            switch( (ULONG) (ALIGN_TYPE) parameter)
 801dc58:	687b      	ldr	r3, [r7, #4]
 801dc5a:	2b01      	cmp	r3, #1
 801dc5c:	d002      	beq.n	801dc64 <_ux_device_class_cdc_acm_ioctl+0xc8>
 801dc5e:	2b02      	cmp	r3, #2
 801dc60:	d009      	beq.n	801dc76 <_ux_device_class_cdc_acm_ioctl+0xda>
 801dc62:	e011      	b.n	801dc88 <_ux_device_class_cdc_acm_ioctl+0xec>
            {
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT : 
    
                /* Check the endpoint direction, if IN we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801dc64:	6a3b      	ldr	r3, [r7, #32]
 801dc66:	7b9b      	ldrb	r3, [r3, #14]
 801dc68:	b25b      	sxtb	r3, r3
 801dc6a:	2b00      	cmp	r3, #0
 801dc6c:	db0f      	blt.n	801dc8e <_ux_device_class_cdc_acm_ioctl+0xf2>
                {

                    /* So the next endpoint has to be the XMIT endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801dc6e:	6a3b      	ldr	r3, [r7, #32]
 801dc70:	695b      	ldr	r3, [r3, #20]
 801dc72:	623b      	str	r3, [r7, #32]
                }
                break;
 801dc74:	e00b      	b.n	801dc8e <_ux_device_class_cdc_acm_ioctl+0xf2>
                
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_RCV : 
    
                /* Check the endpoint direction, if OUT we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 801dc76:	6a3b      	ldr	r3, [r7, #32]
 801dc78:	7b9b      	ldrb	r3, [r3, #14]
 801dc7a:	b25b      	sxtb	r3, r3
 801dc7c:	2b00      	cmp	r3, #0
 801dc7e:	da08      	bge.n	801dc92 <_ux_device_class_cdc_acm_ioctl+0xf6>
                {

                    /* So the next endpoint has to be the RCV endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801dc80:	6a3b      	ldr	r3, [r7, #32]
 801dc82:	695b      	ldr	r3, [r3, #20]
 801dc84:	623b      	str	r3, [r7, #32]
                }
                break;
 801dc86:	e004      	b.n	801dc92 <_ux_device_class_cdc_acm_ioctl+0xf6>


                default :
                
                /* Parameter not supported. Return an error.  */
                status =  UX_ENDPOINT_HANDLE_UNKNOWN;
 801dc88:	2353      	movs	r3, #83	@ 0x53
 801dc8a:	627b      	str	r3, [r7, #36]	@ 0x24
 801dc8c:	e002      	b.n	801dc94 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 801dc8e:	46c0      	nop			@ (mov r8, r8)
 801dc90:	e000      	b.n	801dc94 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 801dc92:	46c0      	nop			@ (mov r8, r8)
            }

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801dc94:	6a3b      	ldr	r3, [r7, #32]
 801dc96:	3320      	adds	r3, #32
 801dc98:	61bb      	str	r3, [r7, #24]

#if defined(UX_DEVICE_STANDALONE)

            /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_STATUS_ABORT);
 801dc9a:	69bb      	ldr	r3, [r7, #24]
 801dc9c:	2104      	movs	r1, #4
 801dc9e:	0018      	movs	r0, r3
 801dca0:	f7ff f878 	bl	801cd94 <_ux_device_stack_transfer_abort>
            if ((ULONG) (ALIGN_TYPE) parameter == UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT)
 801dca4:	687b      	ldr	r3, [r7, #4]
 801dca6:	2b01      	cmp	r3, #1
 801dca8:	d103      	bne.n	801dcb2 <_ux_device_class_cdc_acm_ioctl+0x116>
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801dcaa:	68fb      	ldr	r3, [r7, #12]
 801dcac:	2200      	movs	r2, #0
 801dcae:	641a      	str	r2, [r3, #64]	@ 0x40
                /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);

            }
#endif
            break;
 801dcb0:	e02e      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801dcb2:	68fb      	ldr	r3, [r7, #12]
 801dcb4:	2200      	movs	r2, #0
 801dcb6:	621a      	str	r2, [r3, #32]
            break;
 801dcb8:	e02a      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT:
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_WRITE_TIMEOUT:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801dcba:	68fb      	ldr	r3, [r7, #12]
 801dcbc:	681b      	ldr	r3, [r3, #0]
 801dcbe:	61fb      	str	r3, [r7, #28]

            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801dcc0:	69fb      	ldr	r3, [r7, #28]
 801dcc2:	69db      	ldr	r3, [r3, #28]
 801dcc4:	623b      	str	r3, [r7, #32]

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 801dcc6:	6a3b      	ldr	r3, [r7, #32]
 801dcc8:	7b9b      	ldrb	r3, [r3, #14]
 801dcca:	001a      	movs	r2, r3
 801dccc:	2380      	movs	r3, #128	@ 0x80
 801dcce:	401a      	ands	r2, r3
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 801dcd0:	68bb      	ldr	r3, [r7, #8]
 801dcd2:	2b08      	cmp	r3, #8
 801dcd4:	d101      	bne.n	801dcda <_ux_device_class_cdc_acm_ioctl+0x13e>
 801dcd6:	2300      	movs	r3, #0
 801dcd8:	e000      	b.n	801dcdc <_ux_device_class_cdc_acm_ioctl+0x140>
 801dcda:	2380      	movs	r3, #128	@ 0x80
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 801dcdc:	4293      	cmp	r3, r2
 801dcde:	d002      	beq.n	801dce6 <_ux_device_class_cdc_acm_ioctl+0x14a>
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 801dce0:	6a3b      	ldr	r3, [r7, #32]
 801dce2:	695b      	ldr	r3, [r3, #20]
 801dce4:	623b      	str	r3, [r7, #32]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801dce6:	6a3b      	ldr	r3, [r7, #32]
 801dce8:	3320      	adds	r3, #32
 801dcea:	61bb      	str	r3, [r7, #24]

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 801dcec:	69bb      	ldr	r3, [r7, #24]
 801dcee:	681b      	ldr	r3, [r3, #0]
 801dcf0:	2b01      	cmp	r3, #1
 801dcf2:	d102      	bne.n	801dcfa <_ux_device_class_cdc_acm_ioctl+0x15e>
                status = UX_ERROR;
 801dcf4:	23ff      	movs	r3, #255	@ 0xff
 801dcf6:	627b      	str	r3, [r7, #36]	@ 0x24
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;

            break;
 801dcf8:	e00a      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 801dcfa:	687a      	ldr	r2, [r7, #4]
 801dcfc:	69bb      	ldr	r3, [r7, #24]
 801dcfe:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 801dd00:	e006      	b.n	801dd10 <_ux_device_class_cdc_acm_ioctl+0x174>
#endif

        default: 

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 801dd02:	2254      	movs	r2, #84	@ 0x54
 801dd04:	2107      	movs	r1, #7
 801dd06:	2002      	movs	r0, #2
 801dd08:	f7ff f94e 	bl	801cfa8 <_ux_system_error_handler>
    
            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
            /* Function not supported. Return an error.  */
            status =  UX_FUNCTION_NOT_SUPPORTED;
 801dd0c:	2354      	movs	r3, #84	@ 0x54
 801dd0e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return status to caller.  */
    return(status);
 801dd10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

}
 801dd12:	0018      	movs	r0, r3
 801dd14:	46bd      	mov	sp, r7
 801dd16:	b00a      	add	sp, #40	@ 0x28
 801dd18:	bd80      	pop	{r7, pc}
 801dd1a:	46c0      	nop			@ (mov r8, r8)
 801dd1c:	08026f90 	.word	0x08026f90

0801dd20 <_ux_device_class_cdc_acm_read_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_read_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
                    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 801dd20:	b580      	push	{r7, lr}
 801dd22:	b08a      	sub	sp, #40	@ 0x28
 801dd24:	af00      	add	r7, sp, #0
 801dd26:	60f8      	str	r0, [r7, #12]
 801dd28:	60b9      	str	r1, [r7, #8]
 801dd2a:	607a      	str	r2, [r7, #4]
 801dd2c:	603b      	str	r3, [r7, #0]
UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *class_interface;
UX_SLAVE_TRANSFER           *transfer_request;
ULONG                       max_transfer_length;
UINT                        status = UX_SUCCESS;
 801dd2e:	2300      	movs	r3, #0
 801dd30:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801dd32:	4b5e      	ldr	r3, [pc, #376]	@ (801deac <_ux_device_class_cdc_acm_read_run+0x18c>)
 801dd34:	681b      	ldr	r3, [r3, #0]
 801dd36:	3324      	adds	r3, #36	@ 0x24
 801dd38:	61fb      	str	r3, [r7, #28]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801dd3a:	69fb      	ldr	r3, [r7, #28]
 801dd3c:	681b      	ldr	r3, [r3, #0]
 801dd3e:	2b03      	cmp	r3, #3
 801dd40:	d00c      	beq.n	801dd5c <_ux_device_class_cdc_acm_read_run+0x3c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 801dd42:	2251      	movs	r2, #81	@ 0x51
 801dd44:	2107      	movs	r1, #7
 801dd46:	2002      	movs	r0, #2
 801dd48:	f7ff f92e 	bl	801cfa8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801dd4c:	68fb      	ldr	r3, [r7, #12]
 801dd4e:	2200      	movs	r2, #0
 801dd50:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 801dd52:	68fb      	ldr	r3, [r7, #12]
 801dd54:	2251      	movs	r2, #81	@ 0x51
 801dd56:	625a      	str	r2, [r3, #36]	@ 0x24

        return(UX_STATE_EXIT);
 801dd58:	2301      	movs	r3, #1
 801dd5a:	e0a3      	b.n	801dea4 <_ux_device_class_cdc_acm_read_run+0x184>
    }

    /* This is the first time we are activated. We need the interface to the class.  */
    class_interface =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801dd5c:	68fb      	ldr	r3, [r7, #12]
 801dd5e:	681b      	ldr	r3, [r3, #0]
 801dd60:	61bb      	str	r3, [r7, #24]

    /* Locate the endpoints.  */
    endpoint =  class_interface -> ux_slave_interface_first_endpoint;
 801dd62:	69bb      	ldr	r3, [r7, #24]
 801dd64:	69db      	ldr	r3, [r3, #28]
 801dd66:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 801dd68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd6a:	7b9b      	ldrb	r3, [r3, #14]
 801dd6c:	b25b      	sxtb	r3, r3
 801dd6e:	2b00      	cmp	r3, #0
 801dd70:	da02      	bge.n	801dd78 <_ux_device_class_cdc_acm_read_run+0x58>
    {

        /* So the next endpoint has to be the OUT endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801dd72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd74:	695b      	ldr	r3, [r3, #20]
 801dd76:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* All CDC reading  are on the endpoint OUT, from the host.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801dd78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd7a:	3320      	adds	r3, #32
 801dd7c:	617b      	str	r3, [r7, #20]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 801dd7e:	68fb      	ldr	r3, [r7, #12]
 801dd80:	6a1b      	ldr	r3, [r3, #32]
 801dd82:	2b22      	cmp	r3, #34	@ 0x22
 801dd84:	d03e      	beq.n	801de04 <_ux_device_class_cdc_acm_read_run+0xe4>
 801dd86:	d900      	bls.n	801dd8a <_ux_device_class_cdc_acm_read_run+0x6a>
 801dd88:	e084      	b.n	801de94 <_ux_device_class_cdc_acm_read_run+0x174>
 801dd8a:	2b00      	cmp	r3, #0
 801dd8c:	d002      	beq.n	801dd94 <_ux_device_class_cdc_acm_read_run+0x74>
 801dd8e:	2b21      	cmp	r3, #33	@ 0x21
 801dd90:	d00f      	beq.n	801ddb2 <_ux_device_class_cdc_acm_read_run+0x92>
 801dd92:	e07f      	b.n	801de94 <_ux_device_class_cdc_acm_read_run+0x174>
    case UX_STATE_RESET:

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_CDC_ACM_READ, cdc_acm, buffer, requested_length, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 801dd94:	68fb      	ldr	r3, [r7, #12]
 801dd96:	2221      	movs	r2, #33	@ 0x21
 801dd98:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_TRANSFER_NO_ANSWER;
 801dd9a:	68fb      	ldr	r3, [r7, #12]
 801dd9c:	2222      	movs	r2, #34	@ 0x22
 801dd9e:	625a      	str	r2, [r3, #36]	@ 0x24
        cdc_acm -> ux_device_class_cdc_acm_read_buffer = buffer;
 801dda0:	68fb      	ldr	r3, [r7, #12]
 801dda2:	68ba      	ldr	r2, [r7, #8]
 801dda4:	611a      	str	r2, [r3, #16]
        cdc_acm -> ux_device_class_cdc_acm_read_requested_length = requested_length;
 801dda6:	68fb      	ldr	r3, [r7, #12]
 801dda8:	687a      	ldr	r2, [r7, #4]
 801ddaa:	615a      	str	r2, [r3, #20]
        cdc_acm -> ux_device_class_cdc_acm_read_actual_length = 0;
 801ddac:	68fb      	ldr	r3, [r7, #12]
 801ddae:	2200      	movs	r2, #0
 801ddb0:	61da      	str	r2, [r3, #28]

        /* Fall through. */
    case UX_DEVICE_CLASS_CDC_ACM_READ_START:

        /* Get remaining transfer length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 801ddb2:	68fb      	ldr	r3, [r7, #12]
 801ddb4:	695a      	ldr	r2, [r3, #20]
                        cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801ddb6:	68fb      	ldr	r3, [r7, #12]
 801ddb8:	69db      	ldr	r3, [r3, #28]
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 801ddba:	1ad3      	subs	r3, r2, r3
 801ddbc:	607b      	str	r3, [r7, #4]

        /* There is nothing remaining, it's done.  */
        if (requested_length == 0)
 801ddbe:	687b      	ldr	r3, [r7, #4]
 801ddc0:	2b00      	cmp	r3, #0
 801ddc2:	d10b      	bne.n	801dddc <_ux_device_class_cdc_acm_read_run+0xbc>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801ddc4:	68fb      	ldr	r3, [r7, #12]
 801ddc6:	69da      	ldr	r2, [r3, #28]
 801ddc8:	683b      	ldr	r3, [r7, #0]
 801ddca:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801ddcc:	68fb      	ldr	r3, [r7, #12]
 801ddce:	2200      	movs	r2, #0
 801ddd0:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status = UX_SUCCESS;
 801ddd2:	68fb      	ldr	r3, [r7, #12]
 801ddd4:	2200      	movs	r2, #0
 801ddd6:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_NEXT);
 801ddd8:	2304      	movs	r3, #4
 801ddda:	e063      	b.n	801dea4 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Check if we have enough in the local buffer.  */
        /* Use wMaxPacketSize for faster action, UX_DEVICE_CLASS_CDC_ACM_READ_BUFFER_SIZE for better performance.  */
        max_transfer_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801dddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ddde:	8a1b      	ldrh	r3, [r3, #16]
 801dde0:	613b      	str	r3, [r7, #16]
        if (requested_length > max_transfer_length)
 801dde2:	687a      	ldr	r2, [r7, #4]
 801dde4:	693b      	ldr	r3, [r7, #16]
 801dde6:	429a      	cmp	r2, r3
 801dde8:	d903      	bls.n	801ddf2 <_ux_device_class_cdc_acm_read_run+0xd2>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = max_transfer_length;
 801ddea:	68fb      	ldr	r3, [r7, #12]
 801ddec:	693a      	ldr	r2, [r7, #16]
 801ddee:	619a      	str	r2, [r3, #24]
 801ddf0:	e002      	b.n	801ddf8 <_ux_device_class_cdc_acm_read_run+0xd8>
        }
        else
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = requested_length;
 801ddf2:	68fb      	ldr	r3, [r7, #12]
 801ddf4:	687a      	ldr	r2, [r7, #4]
 801ddf6:	619a      	str	r2, [r3, #24]
        }

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_WAIT;
 801ddf8:	68fb      	ldr	r3, [r7, #12]
 801ddfa:	2222      	movs	r2, #34	@ 0x22
 801ddfc:	621a      	str	r2, [r3, #32]
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801ddfe:	697b      	ldr	r3, [r7, #20]
 801de00:	2200      	movs	r2, #0
 801de02:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_READ_WAIT:

        /* Run the transfer state machine.  */
        status = _ux_device_stack_transfer_run(transfer_request,
 801de04:	68fb      	ldr	r3, [r7, #12]
 801de06:	6999      	ldr	r1, [r3, #24]
 801de08:	68fb      	ldr	r3, [r7, #12]
 801de0a:	699a      	ldr	r2, [r3, #24]
 801de0c:	697b      	ldr	r3, [r7, #20]
 801de0e:	0018      	movs	r0, r3
 801de10:	f7ff f820 	bl	801ce54 <_ux_device_stack_transfer_run>
 801de14:	0003      	movs	r3, r0
 801de16:	623b      	str	r3, [r7, #32]
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length,
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 801de18:	6a3b      	ldr	r3, [r7, #32]
 801de1a:	2b03      	cmp	r3, #3
 801de1c:	d808      	bhi.n	801de30 <_ux_device_class_cdc_acm_read_run+0x110>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801de1e:	68fb      	ldr	r3, [r7, #12]
 801de20:	2200      	movs	r2, #0
 801de22:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801de24:	697b      	ldr	r3, [r7, #20]
 801de26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 801de28:	68fb      	ldr	r3, [r7, #12]
 801de2a:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_ERROR);
 801de2c:	2303      	movs	r3, #3
 801de2e:	e039      	b.n	801dea4 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 801de30:	6a3b      	ldr	r3, [r7, #32]
 801de32:	2b04      	cmp	r3, #4
 801de34:	d12c      	bne.n	801de90 <_ux_device_class_cdc_acm_read_run+0x170>
        {

            /* We need to copy the buffer locally.  */
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 801de36:	68fb      	ldr	r3, [r7, #12]
 801de38:	6918      	ldr	r0, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_data_pointer,
 801de3a:	697b      	ldr	r3, [r7, #20]
 801de3c:	68d9      	ldr	r1, [r3, #12]
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 801de3e:	68fb      	ldr	r3, [r7, #12]
 801de40:	699b      	ldr	r3, [r3, #24]
 801de42:	001a      	movs	r2, r3
 801de44:	f7ff fc2e 	bl	801d6a4 <_ux_utility_memory_copy>
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length); /* Use case of memcpy is verified. */

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 801de48:	68fb      	ldr	r3, [r7, #12]
 801de4a:	691a      	ldr	r2, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801de4c:	697b      	ldr	r3, [r7, #20]
 801de4e:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 801de50:	18d2      	adds	r2, r2, r3
 801de52:	68fb      	ldr	r3, [r7, #12]
 801de54:	611a      	str	r2, [r3, #16]

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 801de56:	68fb      	ldr	r3, [r7, #12]
 801de58:	69da      	ldr	r2, [r3, #28]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801de5a:	697b      	ldr	r3, [r7, #20]
 801de5c:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 801de5e:	18d2      	adds	r2, r2, r3
 801de60:	68fb      	ldr	r3, [r7, #12]
 801de62:	61da      	str	r2, [r3, #28]

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801de64:	697b      	ldr	r3, [r7, #20]
 801de66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 801de68:	68fb      	ldr	r3, [r7, #12]
 801de6a:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Update actual length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801de6c:	68fb      	ldr	r3, [r7, #12]
 801de6e:	69da      	ldr	r2, [r3, #28]
 801de70:	683b      	ldr	r3, [r7, #0]
 801de72:	601a      	str	r2, [r3, #0]

            /* Check short packet.  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 801de74:	697b      	ldr	r3, [r7, #20]
 801de76:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801de78:	697b      	ldr	r3, [r7, #20]
 801de7a:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 801de7c:	429a      	cmp	r2, r3
 801de7e:	d204      	bcs.n	801de8a <_ux_device_class_cdc_acm_read_run+0x16a>
            {

                /* It's done.  */
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801de80:	68fb      	ldr	r3, [r7, #12]
 801de82:	2200      	movs	r2, #0
 801de84:	621a      	str	r2, [r3, #32]
                return(UX_STATE_NEXT);
 801de86:	2304      	movs	r3, #4
 801de88:	e00c      	b.n	801dea4 <_ux_device_class_cdc_acm_read_run+0x184>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 801de8a:	68fb      	ldr	r3, [r7, #12]
 801de8c:	2221      	movs	r2, #33	@ 0x21
 801de8e:	621a      	str	r2, [r3, #32]
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 801de90:	2305      	movs	r3, #5
 801de92:	e007      	b.n	801dea4 <_ux_device_class_cdc_acm_read_run+0x184>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801de94:	68fb      	ldr	r3, [r7, #12]
 801de96:	2200      	movs	r2, #0
 801de98:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_INVALID_STATE;
 801de9a:	68fb      	ldr	r3, [r7, #12]
 801de9c:	22fb      	movs	r2, #251	@ 0xfb
 801de9e:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 801dea0:	46c0      	nop			@ (mov r8, r8)
    }
    

    /* Error cases.  */
    return(UX_STATE_EXIT);
 801dea2:	2301      	movs	r3, #1
#endif
}
 801dea4:	0018      	movs	r0, r3
 801dea6:	46bd      	mov	sp, r7
 801dea8:	b00a      	add	sp, #40	@ 0x28
 801deaa:	bd80      	pop	{r7, pc}
 801deac:	20003b20 	.word	0x20003b20

0801deb0 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801deb0:	b580      	push	{r7, lr}
 801deb2:	b084      	sub	sp, #16
 801deb4:	af00      	add	r7, sp, #0
 801deb6:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_CLASS              *class_ptr;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801deb8:	687b      	ldr	r3, [r7, #4]
 801deba:	6a1b      	ldr	r3, [r3, #32]
 801debc:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801debe:	68fb      	ldr	r3, [r7, #12]
 801dec0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801dec2:	60bb      	str	r3, [r7, #8]

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 801dec4:	68bb      	ldr	r3, [r7, #8]
 801dec6:	2b00      	cmp	r3, #0
 801dec8:	d003      	beq.n	801ded2 <_ux_device_class_cdc_acm_uninitialize+0x22>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 801deca:	68bb      	ldr	r3, [r7, #8]
 801decc:	0018      	movs	r0, r3
 801dece:	f7ff fc05 	bl	801d6dc <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
 801ded2:	2300      	movs	r3, #0
}
 801ded4:	0018      	movs	r0, r3
 801ded6:	46bd      	mov	sp, r7
 801ded8:	b004      	add	sp, #16
 801deda:	bd80      	pop	{r7, pc}

0801dedc <_ux_device_class_cdc_acm_write_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_write_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 801dedc:	b580      	push	{r7, lr}
 801dede:	b08a      	sub	sp, #40	@ 0x28
 801dee0:	af00      	add	r7, sp, #0
 801dee2:	60f8      	str	r0, [r7, #12]
 801dee4:	60b9      	str	r1, [r7, #8]
 801dee6:	607a      	str	r2, [r7, #4]
 801dee8:	603b      	str	r3, [r7, #0]

UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *interface_ptr;
UX_SLAVE_TRANSFER           *transfer_request;
UINT                        status = 0;
 801deea:	2300      	movs	r3, #0
 801deec:	61fb      	str	r3, [r7, #28]
#if (UX_DEVICE_ENDPOINT_BUFFER_OWNER != 1) || !defined(UX_DEVICE_CLASS_CDC_ACM_ZERO_COPY)
UINT                        zlp = UX_FALSE;
 801deee:	2300      	movs	r3, #0
 801def0:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801def2:	4b63      	ldr	r3, [pc, #396]	@ (801e080 <_ux_device_class_cdc_acm_write_run+0x1a4>)
 801def4:	681b      	ldr	r3, [r3, #0]
 801def6:	3324      	adds	r3, #36	@ 0x24
 801def8:	61bb      	str	r3, [r7, #24]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801defa:	69bb      	ldr	r3, [r7, #24]
 801defc:	681b      	ldr	r3, [r3, #0]
 801defe:	2b03      	cmp	r3, #3
 801df00:	d00c      	beq.n	801df1c <_ux_device_class_cdc_acm_write_run+0x40>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 801df02:	2251      	movs	r2, #81	@ 0x51
 801df04:	2107      	movs	r1, #7
 801df06:	2002      	movs	r0, #2
 801df08:	f7ff f84e 	bl	801cfa8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801df0c:	68fb      	ldr	r3, [r7, #12]
 801df0e:	2200      	movs	r2, #0
 801df10:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 801df12:	68fb      	ldr	r3, [r7, #12]
 801df14:	2251      	movs	r2, #81	@ 0x51
 801df16:	63da      	str	r2, [r3, #60]	@ 0x3c

        return(UX_STATE_EXIT);
 801df18:	2301      	movs	r3, #1
 801df1a:	e0ac      	b.n	801e076 <_ux_device_class_cdc_acm_write_run+0x19a>
    }

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801df1c:	68fb      	ldr	r3, [r7, #12]
 801df1e:	681b      	ldr	r3, [r3, #0]
 801df20:	617b      	str	r3, [r7, #20]

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801df22:	697b      	ldr	r3, [r7, #20]
 801df24:	69db      	ldr	r3, [r3, #28]
 801df26:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801df28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df2a:	7b9b      	ldrb	r3, [r3, #14]
 801df2c:	b25b      	sxtb	r3, r3
 801df2e:	2b00      	cmp	r3, #0
 801df30:	db02      	blt.n	801df38 <_ux_device_class_cdc_acm_write_run+0x5c>
    {

        /* So the next endpoint has to be the IN endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801df32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df34:	695b      	ldr	r3, [r3, #20]
 801df36:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* We are writing to the IN endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801df38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df3a:	3320      	adds	r3, #32
 801df3c:	613b      	str	r3, [r7, #16]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 801df3e:	68fb      	ldr	r3, [r7, #12]
 801df40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801df42:	2b22      	cmp	r3, #34	@ 0x22
 801df44:	d055      	beq.n	801dff2 <_ux_device_class_cdc_acm_write_run+0x116>
 801df46:	d900      	bls.n	801df4a <_ux_device_class_cdc_acm_write_run+0x6e>
 801df48:	e090      	b.n	801e06c <_ux_device_class_cdc_acm_write_run+0x190>
 801df4a:	2b00      	cmp	r3, #0
 801df4c:	d002      	beq.n	801df54 <_ux_device_class_cdc_acm_write_run+0x78>
 801df4e:	2b21      	cmp	r3, #33	@ 0x21
 801df50:	d018      	beq.n	801df84 <_ux_device_class_cdc_acm_write_run+0xa8>
 801df52:	e08b      	b.n	801e06c <_ux_device_class_cdc_acm_write_run+0x190>
    {
    case UX_STATE_RESET:
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 801df54:	68fb      	ldr	r3, [r7, #12]
 801df56:	2221      	movs	r2, #33	@ 0x21
 801df58:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 801df5a:	68fb      	ldr	r3, [r7, #12]
 801df5c:	2222      	movs	r2, #34	@ 0x22
 801df5e:	63da      	str	r2, [r3, #60]	@ 0x3c
        cdc_acm -> ux_device_class_cdc_acm_write_buffer = buffer;
 801df60:	68fb      	ldr	r3, [r7, #12]
 801df62:	68ba      	ldr	r2, [r7, #8]
 801df64:	635a      	str	r2, [r3, #52]	@ 0x34
        cdc_acm -> ux_device_class_cdc_acm_write_requested_length = requested_length;
 801df66:	68fb      	ldr	r3, [r7, #12]
 801df68:	687a      	ldr	r2, [r7, #4]
 801df6a:	639a      	str	r2, [r3, #56]	@ 0x38
        cdc_acm -> ux_device_class_cdc_acm_write_actual_length = 0;
 801df6c:	68fb      	ldr	r3, [r7, #12]
 801df6e:	2200      	movs	r2, #0
 801df70:	631a      	str	r2, [r3, #48]	@ 0x30
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 801df72:	68fb      	ldr	r3, [r7, #12]
 801df74:	2280      	movs	r2, #128	@ 0x80
 801df76:	0112      	lsls	r2, r2, #4
 801df78:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (requested_length == 0)
 801df7a:	687b      	ldr	r3, [r7, #4]
 801df7c:	2b00      	cmp	r3, #0
 801df7e:	d101      	bne.n	801df84 <_ux_device_class_cdc_acm_write_run+0xa8>
            zlp = UX_TRUE;
 801df80:	2301      	movs	r3, #1
 801df82:	623b      	str	r3, [r7, #32]

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_START:

        /* Get remaining requested length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 801df84:	68fb      	ldr	r3, [r7, #12]
 801df86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
                        cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801df88:	68fb      	ldr	r3, [r7, #12]
 801df8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 801df8c:	1ad3      	subs	r3, r2, r3
 801df8e:	607b      	str	r3, [r7, #4]

        /* There is no remaining, we are done.  */
        if (requested_length == 0 && !zlp)
 801df90:	687b      	ldr	r3, [r7, #4]
 801df92:	2b00      	cmp	r3, #0
 801df94:	d10e      	bne.n	801dfb4 <_ux_device_class_cdc_acm_write_run+0xd8>
 801df96:	6a3b      	ldr	r3, [r7, #32]
 801df98:	2b00      	cmp	r3, #0
 801df9a:	d10b      	bne.n	801dfb4 <_ux_device_class_cdc_acm_write_run+0xd8>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801df9c:	68fb      	ldr	r3, [r7, #12]
 801df9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801dfa0:	683b      	ldr	r3, [r7, #0]
 801dfa2:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801dfa4:	68fb      	ldr	r3, [r7, #12]
 801dfa6:	2200      	movs	r2, #0
 801dfa8:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status = UX_SUCCESS;
 801dfaa:	68fb      	ldr	r3, [r7, #12]
 801dfac:	2200      	movs	r2, #0
 801dfae:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_NEXT);
 801dfb0:	2304      	movs	r3, #4
 801dfb2:	e060      	b.n	801e076 <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Check if we have enough in the local buffer.  */
        if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 801dfb4:	687a      	ldr	r2, [r7, #4]
 801dfb6:	2380      	movs	r3, #128	@ 0x80
 801dfb8:	011b      	lsls	r3, r3, #4
 801dfba:	429a      	cmp	r2, r3
 801dfbc:	d904      	bls.n	801dfc8 <_ux_device_class_cdc_acm_write_run+0xec>

            /* We have too much to transfer.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length =
 801dfbe:	68fb      	ldr	r3, [r7, #12]
 801dfc0:	2280      	movs	r2, #128	@ 0x80
 801dfc2:	0112      	lsls	r2, r2, #4
 801dfc4:	629a      	str	r2, [r3, #40]	@ 0x28
 801dfc6:	e005      	b.n	801dfd4 <_ux_device_class_cdc_acm_write_run+0xf8>

        else
        {

            /* We can proceed with the demanded length.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length = requested_length;
 801dfc8:	68fb      	ldr	r3, [r7, #12]
 801dfca:	687a      	ldr	r2, [r7, #4]
 801dfcc:	629a      	str	r2, [r3, #40]	@ 0x28

#if !defined(UX_DEVICE_CLASS_CDC_ACM_WRITE_AUTO_ZLP)

            /* Assume expected length and transfer length match.  */
            cdc_acm -> ux_device_class_cdc_acm_write_host_length = requested_length;
 801dfce:	68fb      	ldr	r3, [r7, #12]
 801dfd0:	687a      	ldr	r2, [r7, #4]
 801dfd2:	62da      	str	r2, [r3, #44]	@ 0x2c
        }


        /* On a out, we copy the buffer to the caller. Not very efficient but it makes the API
           easier.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801dfd4:	693b      	ldr	r3, [r7, #16]
 801dfd6:	68d8      	ldr	r0, [r3, #12]
                            cdc_acm -> ux_device_class_cdc_acm_write_buffer,
 801dfd8:	68fb      	ldr	r3, [r7, #12]
 801dfda:	6b59      	ldr	r1, [r3, #52]	@ 0x34
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801dfdc:	68fb      	ldr	r3, [r7, #12]
 801dfde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801dfe0:	001a      	movs	r2, r3
 801dfe2:	f7ff fb5f 	bl	801d6a4 <_ux_utility_memory_copy>
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length); /* Use case of memcpy is verified. */

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 801dfe6:	68fb      	ldr	r3, [r7, #12]
 801dfe8:	2222      	movs	r2, #34	@ 0x22
 801dfea:	641a      	str	r2, [r3, #64]	@ 0x40
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801dfec:	693b      	ldr	r3, [r7, #16]
 801dfee:	2200      	movs	r2, #0
 801dff0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT:

        /* Send the request to the device controller.  */
        status =  _ux_device_stack_transfer_run(transfer_request,
 801dff2:	68fb      	ldr	r3, [r7, #12]
 801dff4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 801dff6:	68fb      	ldr	r3, [r7, #12]
 801dff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801dffa:	693b      	ldr	r3, [r7, #16]
 801dffc:	0018      	movs	r0, r3
 801dffe:	f7fe ff29 	bl	801ce54 <_ux_device_stack_transfer_run>
 801e002:	0003      	movs	r3, r0
 801e004:	61fb      	str	r3, [r7, #28]
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length,
                            cdc_acm -> ux_device_class_cdc_acm_write_host_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 801e006:	69fb      	ldr	r3, [r7, #28]
 801e008:	2b03      	cmp	r3, #3
 801e00a:	d808      	bhi.n	801e01e <_ux_device_class_cdc_acm_write_run+0x142>
        {

            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e00c:	68fb      	ldr	r3, [r7, #12]
 801e00e:	2200      	movs	r2, #0
 801e010:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801e012:	693b      	ldr	r3, [r7, #16]
 801e014:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 801e016:	68fb      	ldr	r3, [r7, #12]
 801e018:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_ERROR);
 801e01a:	2303      	movs	r3, #3
 801e01c:	e02b      	b.n	801e076 <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 801e01e:	69fb      	ldr	r3, [r7, #28]
 801e020:	2b04      	cmp	r3, #4
 801e022:	d121      	bne.n	801e068 <_ux_device_class_cdc_acm_write_run+0x18c>
        {

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 801e024:	68fb      	ldr	r3, [r7, #12]
 801e026:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801e028:	693b      	ldr	r3, [r7, #16]
 801e02a:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 801e02c:	18d2      	adds	r2, r2, r3
 801e02e:	68fb      	ldr	r3, [r7, #12]
 801e030:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 801e032:	68fb      	ldr	r3, [r7, #12]
 801e034:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801e036:	693b      	ldr	r3, [r7, #16]
 801e038:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 801e03a:	18d2      	adds	r2, r2, r3
 801e03c:	68fb      	ldr	r3, [r7, #12]
 801e03e:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801e040:	693b      	ldr	r3, [r7, #16]
 801e042:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 801e044:	68fb      	ldr	r3, [r7, #12]
 801e046:	63da      	str	r2, [r3, #60]	@ 0x3c

            /* Update actual done length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801e048:	68fb      	ldr	r3, [r7, #12]
 801e04a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801e04c:	683b      	ldr	r3, [r7, #0]
 801e04e:	601a      	str	r2, [r3, #0]

            /* Check ZLP case.  */
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 801e050:	68fb      	ldr	r3, [r7, #12]
 801e052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e054:	2b00      	cmp	r3, #0
 801e056:	d104      	bne.n	801e062 <_ux_device_class_cdc_acm_write_run+0x186>
            {
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e058:	68fb      	ldr	r3, [r7, #12]
 801e05a:	2200      	movs	r2, #0
 801e05c:	641a      	str	r2, [r3, #64]	@ 0x40
                return(UX_STATE_NEXT);
 801e05e:	2304      	movs	r3, #4
 801e060:	e009      	b.n	801e076 <_ux_device_class_cdc_acm_write_run+0x19a>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 801e062:	68fb      	ldr	r3, [r7, #12]
 801e064:	2221      	movs	r2, #33	@ 0x21
 801e066:	641a      	str	r2, [r3, #64]	@ 0x40
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 801e068:	2305      	movs	r3, #5
 801e06a:	e004      	b.n	801e076 <_ux_device_class_cdc_acm_write_run+0x19a>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e06c:	68fb      	ldr	r3, [r7, #12]
 801e06e:	2200      	movs	r2, #0
 801e070:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 801e072:	46c0      	nop			@ (mov r8, r8)
    }

    /* Error case.  */
    return(UX_STATE_EXIT);
 801e074:	2301      	movs	r3, #1
#endif
}
 801e076:	0018      	movs	r0, r3
 801e078:	46bd      	mov	sp, r7
 801e07a:	b00a      	add	sp, #40	@ 0x28
 801e07c:	bd80      	pop	{r7, pc}
 801e07e:	46c0      	nop			@ (mov r8, r8)
 801e080:	20003b20 	.word	0x20003b20

0801e084 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 801e084:	b580      	push	{r7, lr}
 801e086:	b082      	sub	sp, #8
 801e088:	af00      	add	r7, sp, #0
 801e08a:	6078      	str	r0, [r7, #4]
 801e08c:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801e08e:	687b      	ldr	r3, [r7, #4]
 801e090:	2280      	movs	r2, #128	@ 0x80
 801e092:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 801e094:	687b      	ldr	r3, [r7, #4]
 801e096:	2201      	movs	r2, #1
 801e098:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 801e09a:	683b      	ldr	r3, [r7, #0]
 801e09c:	0018      	movs	r0, r3
 801e09e:	f7fd fdfb 	bl	801bc98 <_ux_device_stack_control_request_process>
}
 801e0a2:	46c0      	nop			@ (mov r8, r8)
 801e0a4:	46bd      	mov	sp, r7
 801e0a6:	b002      	add	sp, #8
 801e0a8:	bd80      	pop	{r7, pc}

0801e0aa <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 801e0aa:	b580      	push	{r7, lr}
 801e0ac:	b084      	sub	sp, #16
 801e0ae:	af00      	add	r7, sp, #0
 801e0b0:	60f8      	str	r0, [r7, #12]
 801e0b2:	60b9      	str	r1, [r7, #8]
 801e0b4:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e0b6:	68bb      	ldr	r3, [r7, #8]
 801e0b8:	2200      	movs	r2, #0
 801e0ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801e0bc:	68fb      	ldr	r3, [r7, #12]
 801e0be:	2280      	movs	r2, #128	@ 0x80
 801e0c0:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801e0c2:	68bb      	ldr	r3, [r7, #8]
 801e0c4:	0018      	movs	r0, r3
 801e0c6:	f7fd fde7 	bl	801bc98 <_ux_device_stack_control_request_process>
 801e0ca:	1e03      	subs	r3, r0, #0
 801e0cc:	d108      	bne.n	801e0e0 <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801e0ce:	68fb      	ldr	r3, [r7, #12]
 801e0d0:	2203      	movs	r2, #3
 801e0d2:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801e0d4:	6878      	ldr	r0, [r7, #4]
 801e0d6:	2300      	movs	r3, #0
 801e0d8:	2200      	movs	r2, #0
 801e0da:	2100      	movs	r1, #0
 801e0dc:	f7f5 fa88 	bl	80135f0 <HAL_PCD_EP_Transmit>
    }
}
 801e0e0:	46c0      	nop			@ (mov r8, r8)
 801e0e2:	46bd      	mov	sp, r7
 801e0e4:	b004      	add	sp, #16
 801e0e6:	bd80      	pop	{r7, pc}

0801e0e8 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 801e0e8:	b580      	push	{r7, lr}
 801e0ea:	b084      	sub	sp, #16
 801e0ec:	af00      	add	r7, sp, #0
 801e0ee:	60f8      	str	r0, [r7, #12]
 801e0f0:	60b9      	str	r1, [r7, #8]
 801e0f2:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801e0f4:	68fb      	ldr	r3, [r7, #12]
 801e0f6:	2280      	movs	r2, #128	@ 0x80
 801e0f8:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801e0fa:	68bb      	ldr	r3, [r7, #8]
 801e0fc:	0018      	movs	r0, r3
 801e0fe:	f7fd fdcb 	bl	801bc98 <_ux_device_stack_control_request_process>
 801e102:	1e03      	subs	r3, r0, #0
 801e104:	d108      	bne.n	801e118 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801e106:	68fb      	ldr	r3, [r7, #12]
 801e108:	2204      	movs	r2, #4
 801e10a:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801e10c:	6878      	ldr	r0, [r7, #4]
 801e10e:	2300      	movs	r3, #0
 801e110:	2200      	movs	r2, #0
 801e112:	2100      	movs	r1, #0
 801e114:	f7f5 fa6c 	bl	80135f0 <HAL_PCD_EP_Transmit>
    }
}
 801e118:	46c0      	nop			@ (mov r8, r8)
 801e11a:	46bd      	mov	sp, r7
 801e11c:	b004      	add	sp, #16
 801e11e:	bd80      	pop	{r7, pc}

0801e120 <_ux_dcd_stm32_setup_isr_pending>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
VOID     _ux_dcd_stm32_setup_isr_pending(UX_DCD_STM32 *dcd_stm32)
{
 801e120:	b580      	push	{r7, lr}
 801e122:	b086      	sub	sp, #24
 801e124:	af00      	add	r7, sp, #0
 801e126:	6078      	str	r0, [r7, #4]
UX_DCD_STM32_ED         *ed;
UX_SLAVE_TRANSFER       *transfer_request;
ULONG                   ed_status;

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801e128:	687b      	ldr	r3, [r7, #4]
 801e12a:	3304      	adds	r3, #4
 801e12c:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801e12e:	697b      	ldr	r3, [r7, #20]
 801e130:	681b      	ldr	r3, [r3, #0]
 801e132:	3320      	adds	r3, #32
 801e134:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 801e136:	f000 fec9 	bl	801eecc <_ux_utility_interrupt_disable>
 801e13a:	0003      	movs	r3, r0
 801e13c:	60fb      	str	r3, [r7, #12]

    /* Get the ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 801e13e:	697b      	ldr	r3, [r7, #20]
 801e140:	685b      	ldr	r3, [r3, #4]
 801e142:	60bb      	str	r3, [r7, #8]

    /* Check if Task is pending to avoid re-entry.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TASK_PENDING)
 801e144:	68ba      	ldr	r2, [r7, #8]
 801e146:	2380      	movs	r3, #128	@ 0x80
 801e148:	00db      	lsls	r3, r3, #3
 801e14a:	4013      	ands	r3, r2
 801e14c:	d004      	beq.n	801e158 <_ux_dcd_stm32_setup_isr_pending+0x38>
    {
        UX_RESTORE
 801e14e:	68fb      	ldr	r3, [r7, #12]
 801e150:	0018      	movs	r0, r3
 801e152:	f000 feca 	bl	801eeea <_ux_utility_interrupt_restore>
        return;
 801e156:	e047      	b.n	801e1e8 <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }

    /* Check if SETUP ISR is pending.  */
    ed_status &= UX_DCD_STM32_ED_STATUS_SETUP;
 801e158:	68ba      	ldr	r2, [r7, #8]
 801e15a:	23c0      	movs	r3, #192	@ 0xc0
 801e15c:	009b      	lsls	r3, r3, #2
 801e15e:	4013      	ands	r3, r2
 801e160:	60bb      	str	r3, [r7, #8]
    if (ed_status == 0)
 801e162:	68bb      	ldr	r3, [r7, #8]
 801e164:	2b00      	cmp	r3, #0
 801e166:	d104      	bne.n	801e172 <_ux_dcd_stm32_setup_isr_pending+0x52>
    {
        UX_RESTORE
 801e168:	68fb      	ldr	r3, [r7, #12]
 801e16a:	0018      	movs	r0, r3
 801e16c:	f000 febd 	bl	801eeea <_ux_utility_interrupt_restore>
        return;
 801e170:	e03a      	b.n	801e1e8 <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_SETUP;
 801e172:	697b      	ldr	r3, [r7, #20]
 801e174:	685b      	ldr	r3, [r3, #4]
 801e176:	4a1e      	ldr	r2, [pc, #120]	@ (801e1f0 <_ux_dcd_stm32_setup_isr_pending+0xd0>)
 801e178:	401a      	ands	r2, r3
 801e17a:	697b      	ldr	r3, [r7, #20]
 801e17c:	605a      	str	r2, [r3, #4]
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 801e17e:	697b      	ldr	r3, [r7, #20]
 801e180:	685b      	ldr	r3, [r3, #4]
 801e182:	2280      	movs	r2, #128	@ 0x80
 801e184:	00d2      	lsls	r2, r2, #3
 801e186:	431a      	orrs	r2, r3
 801e188:	697b      	ldr	r3, [r7, #20]
 801e18a:	605a      	str	r2, [r3, #4]
    UX_RESTORE
 801e18c:	68fb      	ldr	r3, [r7, #12]
 801e18e:	0018      	movs	r0, r3
 801e190:	f000 feab 	bl	801eeea <_ux_utility_interrupt_restore>

    /* Handle different SETUP cases.  */
    switch(ed_status)
 801e194:	68ba      	ldr	r2, [r7, #8]
 801e196:	2380      	movs	r3, #128	@ 0x80
 801e198:	005b      	lsls	r3, r3, #1
 801e19a:	429a      	cmp	r2, r3
 801e19c:	d005      	beq.n	801e1aa <_ux_dcd_stm32_setup_isr_pending+0x8a>
 801e19e:	68ba      	ldr	r2, [r7, #8]
 801e1a0:	23c0      	movs	r3, #192	@ 0xc0
 801e1a2:	009b      	lsls	r3, r3, #2
 801e1a4:	429a      	cmp	r2, r3
 801e1a6:	d007      	beq.n	801e1b8 <_ux_dcd_stm32_setup_isr_pending+0x98>
 801e1a8:	e00f      	b.n	801e1ca <_ux_dcd_stm32_setup_isr_pending+0xaa>
    {
    case UX_DCD_STM32_ED_STATUS_SETUP_IN:
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 801e1aa:	693a      	ldr	r2, [r7, #16]
 801e1ac:	697b      	ldr	r3, [r7, #20]
 801e1ae:	0011      	movs	r1, r2
 801e1b0:	0018      	movs	r0, r3
 801e1b2:	f7ff ff67 	bl	801e084 <_ux_dcd_stm32_setup_in>
        break;
 801e1b6:	e011      	b.n	801e1dc <_ux_dcd_stm32_setup_isr_pending+0xbc>

    case UX_DCD_STM32_ED_STATUS_SETUP_OUT:
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801e1b8:	687b      	ldr	r3, [r7, #4]
 801e1ba:	2294      	movs	r2, #148	@ 0x94
 801e1bc:	589a      	ldr	r2, [r3, r2]
 801e1be:	6939      	ldr	r1, [r7, #16]
 801e1c0:	697b      	ldr	r3, [r7, #20]
 801e1c2:	0018      	movs	r0, r3
 801e1c4:	f7ff ff71 	bl	801e0aa <_ux_dcd_stm32_setup_out>
        break;
 801e1c8:	e008      	b.n	801e1dc <_ux_dcd_stm32_setup_isr_pending+0xbc>

    default: /* UX_DCD_STM32_ED_STATUS_SETUP_STATUS  */
        _ux_dcd_stm32_setup_status(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801e1ca:	687b      	ldr	r3, [r7, #4]
 801e1cc:	2294      	movs	r2, #148	@ 0x94
 801e1ce:	589a      	ldr	r2, [r3, r2]
 801e1d0:	6939      	ldr	r1, [r7, #16]
 801e1d2:	697b      	ldr	r3, [r7, #20]
 801e1d4:	0018      	movs	r0, r3
 801e1d6:	f7ff ff87 	bl	801e0e8 <_ux_dcd_stm32_setup_status>
        break;
 801e1da:	46c0      	nop			@ (mov r8, r8)
    }

    /* Task is done.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 801e1dc:	697b      	ldr	r3, [r7, #20]
 801e1de:	685b      	ldr	r3, [r3, #4]
 801e1e0:	4a04      	ldr	r2, [pc, #16]	@ (801e1f4 <_ux_dcd_stm32_setup_isr_pending+0xd4>)
 801e1e2:	401a      	ands	r2, r3
 801e1e4:	697b      	ldr	r3, [r7, #20]
 801e1e6:	605a      	str	r2, [r3, #4]
}
 801e1e8:	46bd      	mov	sp, r7
 801e1ea:	b006      	add	sp, #24
 801e1ec:	bd80      	pop	{r7, pc}
 801e1ee:	46c0      	nop			@ (mov r8, r8)
 801e1f0:	fffffcff 	.word	0xfffffcff
 801e1f4:	fffffbff 	.word	0xfffffbff

0801e1f8 <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801e1f8:	b580      	push	{r7, lr}
 801e1fa:	b088      	sub	sp, #32
 801e1fc:	af00      	add	r7, sp, #0
 801e1fe:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e200:	4b42      	ldr	r3, [pc, #264]	@ (801e30c <HAL_PCD_SetupStageCallback+0x114>)
 801e202:	681b      	ldr	r3, [r3, #0]
 801e204:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e206:	69fb      	ldr	r3, [r7, #28]
 801e208:	69db      	ldr	r3, [r3, #28]
 801e20a:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801e20c:	69bb      	ldr	r3, [r7, #24]
 801e20e:	3304      	adds	r3, #4
 801e210:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801e212:	697b      	ldr	r3, [r7, #20]
 801e214:	681b      	ldr	r3, [r3, #0]
 801e216:	3320      	adds	r3, #32
 801e218:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801e21a:	693b      	ldr	r3, [r7, #16]
 801e21c:	333c      	adds	r3, #60	@ 0x3c
 801e21e:	0018      	movs	r0, r3
 801e220:	687b      	ldr	r3, [r7, #4]
 801e222:	22a6      	movs	r2, #166	@ 0xa6
 801e224:	0092      	lsls	r2, r2, #2
 801e226:	4694      	mov	ip, r2
 801e228:	4463      	add	r3, ip
 801e22a:	2208      	movs	r2, #8
 801e22c:	0019      	movs	r1, r3
 801e22e:	f7ff fa39 	bl	801d6a4 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e232:	693b      	ldr	r3, [r7, #16]
 801e234:	2200      	movs	r2, #0
 801e236:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801e238:	693b      	ldr	r3, [r7, #16]
 801e23a:	2201      	movs	r2, #1
 801e23c:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e23e:	693b      	ldr	r3, [r7, #16]
 801e240:	2200      	movs	r2, #0
 801e242:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801e244:	697b      	ldr	r3, [r7, #20]
 801e246:	685b      	ldr	r3, [r3, #4]
 801e248:	220e      	movs	r2, #14
 801e24a:	4393      	bics	r3, r2
 801e24c:	001a      	movs	r2, r3
 801e24e:	697b      	ldr	r3, [r7, #20]
 801e250:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 801e252:	693b      	ldr	r3, [r7, #16]
 801e254:	223c      	movs	r2, #60	@ 0x3c
 801e256:	5c9b      	ldrb	r3, [r3, r2]
 801e258:	b25b      	sxtb	r3, r3
 801e25a:	2b00      	cmp	r3, #0
 801e25c:	da07      	bge.n	801e26e <HAL_PCD_SetupStageCallback+0x76>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
 801e25e:	697b      	ldr	r3, [r7, #20]
 801e260:	685b      	ldr	r3, [r3, #4]
 801e262:	2280      	movs	r2, #128	@ 0x80
 801e264:	0052      	lsls	r2, r2, #1
 801e266:	431a      	orrs	r2, r3
 801e268:	697b      	ldr	r3, [r7, #20]
 801e26a:	605a      	str	r2, [r3, #4]
 801e26c:	e04a      	b.n	801e304 <HAL_PCD_SetupStageCallback+0x10c>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 801e26e:	697b      	ldr	r3, [r7, #20]
 801e270:	2200      	movs	r2, #0
 801e272:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801e274:	693b      	ldr	r3, [r7, #16]
 801e276:	2242      	movs	r2, #66	@ 0x42
 801e278:	5c9b      	ldrb	r3, [r3, r2]
 801e27a:	2b00      	cmp	r3, #0
 801e27c:	d10c      	bne.n	801e298 <HAL_PCD_SetupStageCallback+0xa0>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 801e27e:	693b      	ldr	r3, [r7, #16]
 801e280:	2243      	movs	r2, #67	@ 0x43
 801e282:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801e284:	2b00      	cmp	r3, #0
 801e286:	d107      	bne.n	801e298 <HAL_PCD_SetupStageCallback+0xa0>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 801e288:	697b      	ldr	r3, [r7, #20]
 801e28a:	685b      	ldr	r3, [r3, #4]
 801e28c:	2280      	movs	r2, #128	@ 0x80
 801e28e:	0092      	lsls	r2, r2, #2
 801e290:	431a      	orrs	r2, r3
 801e292:	697b      	ldr	r3, [r7, #20]
 801e294:	605a      	str	r2, [r3, #4]
 801e296:	e035      	b.n	801e304 <HAL_PCD_SetupStageCallback+0x10c>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801e298:	693b      	ldr	r3, [r7, #16]
 801e29a:	689b      	ldr	r3, [r3, #8]
 801e29c:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 801e29e:	693b      	ldr	r3, [r7, #16]
 801e2a0:	333c      	adds	r3, #60	@ 0x3c
 801e2a2:	3306      	adds	r3, #6
 801e2a4:	0018      	movs	r0, r3
 801e2a6:	f7ff fa9b 	bl	801d7e0 <_ux_utility_short_get>
 801e2aa:	0002      	movs	r2, r0
 801e2ac:	693b      	ldr	r3, [r7, #16]
 801e2ae:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801e2b0:	693b      	ldr	r3, [r7, #16]
 801e2b2:	695a      	ldr	r2, [r3, #20]
 801e2b4:	2380      	movs	r3, #128	@ 0x80
 801e2b6:	005b      	lsls	r3, r3, #1
 801e2b8:	429a      	cmp	r2, r3
 801e2ba:	d910      	bls.n	801e2de <HAL_PCD_SetupStageCallback+0xe6>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 801e2bc:	68fa      	ldr	r2, [r7, #12]
 801e2be:	69bb      	ldr	r3, [r7, #24]
 801e2c0:	0011      	movs	r1, r2
 801e2c2:	0018      	movs	r0, r3
 801e2c4:	f000 fabc 	bl	801e840 <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801e2c8:	697b      	ldr	r3, [r7, #20]
 801e2ca:	2200      	movs	r2, #0
 801e2cc:	721a      	strb	r2, [r3, #8]

#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 801e2ce:	697b      	ldr	r3, [r7, #20]
 801e2d0:	685b      	ldr	r3, [r3, #4]
 801e2d2:	2280      	movs	r2, #128	@ 0x80
 801e2d4:	0092      	lsls	r2, r2, #2
 801e2d6:	431a      	orrs	r2, r3
 801e2d8:	697b      	ldr	r3, [r7, #20]
 801e2da:	605a      	str	r2, [r3, #4]
#endif

                /* We are done.  */
                return;
 801e2dc:	e012      	b.n	801e304 <HAL_PCD_SetupStageCallback+0x10c>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e2de:	693b      	ldr	r3, [r7, #16]
 801e2e0:	2200      	movs	r2, #0
 801e2e2:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801e2e4:	693b      	ldr	r3, [r7, #16]
 801e2e6:	68da      	ldr	r2, [r3, #12]
 801e2e8:	693b      	ldr	r3, [r7, #16]
 801e2ea:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 801e2ec:	68fb      	ldr	r3, [r7, #12]
 801e2ee:	7b99      	ldrb	r1, [r3, #14]
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801e2f0:	693b      	ldr	r3, [r7, #16]
 801e2f2:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 801e2f4:	693b      	ldr	r3, [r7, #16]
 801e2f6:	695b      	ldr	r3, [r3, #20]
 801e2f8:	6878      	ldr	r0, [r7, #4]
 801e2fa:	f7f5 f929 	bl	8013550 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 801e2fe:	697b      	ldr	r3, [r7, #20]
 801e300:	2202      	movs	r2, #2
 801e302:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 801e304:	46bd      	mov	sp, r7
 801e306:	b008      	add	sp, #32
 801e308:	bd80      	pop	{r7, pc}
 801e30a:	46c0      	nop			@ (mov r8, r8)
 801e30c:	20003b20 	.word	0x20003b20

0801e310 <HAL_PCD_DataInStageCallback>:
/*                                            fixed transmit ZLP issue,   */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801e310:	b580      	push	{r7, lr}
 801e312:	b088      	sub	sp, #32
 801e314:	af00      	add	r7, sp, #0
 801e316:	6078      	str	r0, [r7, #4]
 801e318:	000a      	movs	r2, r1
 801e31a:	1cfb      	adds	r3, r7, #3
 801e31c:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e31e:	4b5e      	ldr	r3, [pc, #376]	@ (801e498 <HAL_PCD_DataInStageCallback+0x188>)
 801e320:	681b      	ldr	r3, [r3, #0]
 801e322:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e324:	697b      	ldr	r3, [r7, #20]
 801e326:	69db      	ldr	r3, [r3, #28]
 801e328:	613b      	str	r3, [r7, #16]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 801e32a:	1cfb      	adds	r3, r7, #3
 801e32c:	781b      	ldrb	r3, [r3, #0]
 801e32e:	220f      	movs	r2, #15
 801e330:	4013      	ands	r3, r2
 801e332:	d00d      	beq.n	801e350 <HAL_PCD_DataInStageCallback+0x40>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 801e334:	1cfb      	adds	r3, r7, #3
 801e336:	781b      	ldrb	r3, [r3, #0]
 801e338:	220f      	movs	r2, #15
 801e33a:	401a      	ands	r2, r3
 801e33c:	0013      	movs	r3, r2
 801e33e:	005b      	lsls	r3, r3, #1
 801e340:	189b      	adds	r3, r3, r2
 801e342:	009b      	lsls	r3, r3, #2
 801e344:	3348      	adds	r3, #72	@ 0x48
 801e346:	693a      	ldr	r2, [r7, #16]
 801e348:	18d3      	adds	r3, r2, r3
 801e34a:	3304      	adds	r3, #4
 801e34c:	61fb      	str	r3, [r7, #28]
 801e34e:	e00b      	b.n	801e368 <HAL_PCD_DataInStageCallback+0x58>
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801e350:	1cfb      	adds	r3, r7, #3
 801e352:	781b      	ldrb	r3, [r3, #0]
 801e354:	220f      	movs	r2, #15
 801e356:	401a      	ands	r2, r3
 801e358:	0013      	movs	r3, r2
 801e35a:	005b      	lsls	r3, r3, #1
 801e35c:	189b      	adds	r3, r3, r2
 801e35e:	009b      	lsls	r3, r3, #2
 801e360:	693a      	ldr	r2, [r7, #16]
 801e362:	18d3      	adds	r3, r2, r3
 801e364:	3304      	adds	r3, #4
 801e366:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801e368:	69fb      	ldr	r3, [r7, #28]
 801e36a:	681b      	ldr	r3, [r3, #0]
 801e36c:	3320      	adds	r3, #32
 801e36e:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801e370:	1cfb      	adds	r3, r7, #3
 801e372:	781b      	ldrb	r3, [r3, #0]
 801e374:	2b00      	cmp	r3, #0
 801e376:	d164      	bne.n	801e442 <HAL_PCD_DataInStageCallback+0x132>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801e378:	68fb      	ldr	r3, [r7, #12]
 801e37a:	689b      	ldr	r3, [r3, #8]
 801e37c:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 801e37e:	69fb      	ldr	r3, [r7, #28]
 801e380:	7a1b      	ldrb	r3, [r3, #8]
 801e382:	2b01      	cmp	r3, #1
 801e384:	d000      	beq.n	801e388 <HAL_PCD_DataInStageCallback+0x78>
 801e386:	e082      	b.n	801e48e <HAL_PCD_DataInStageCallback+0x17e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 801e388:	6878      	ldr	r0, [r7, #4]
 801e38a:	2300      	movs	r3, #0
 801e38c:	2200      	movs	r2, #0
 801e38e:	2100      	movs	r1, #0
 801e390:	f7f5 f8de 	bl	8013550 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801e394:	68fb      	ldr	r3, [r7, #12]
 801e396:	69db      	ldr	r3, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801e398:	68ba      	ldr	r2, [r7, #8]
 801e39a:	8a12      	ldrh	r2, [r2, #16]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801e39c:	4293      	cmp	r3, r2
 801e39e:	d82b      	bhi.n	801e3f8 <HAL_PCD_DataInStageCallback+0xe8>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 801e3a0:	68fb      	ldr	r3, [r7, #12]
 801e3a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e3a4:	2b01      	cmp	r3, #1
 801e3a6:	d10a      	bne.n	801e3be <HAL_PCD_DataInStageCallback+0xae>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
 801e3a8:	68bb      	ldr	r3, [r7, #8]
 801e3aa:	7b99      	ldrb	r1, [r3, #14]
 801e3ac:	6878      	ldr	r0, [r7, #4]
 801e3ae:	2300      	movs	r3, #0
 801e3b0:	2200      	movs	r2, #0
 801e3b2:	f7f5 f91d 	bl	80135f0 <HAL_PCD_EP_Transmit>
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801e3b6:	68fb      	ldr	r3, [r7, #12]
 801e3b8:	2200      	movs	r2, #0
 801e3ba:	639a      	str	r2, [r3, #56]	@ 0x38
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 801e3bc:	e067      	b.n	801e48e <HAL_PCD_DataInStageCallback+0x17e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e3be:	68fb      	ldr	r3, [r7, #12]
 801e3c0:	2200      	movs	r2, #0
 801e3c2:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801e3c4:	68fb      	ldr	r3, [r7, #12]
 801e3c6:	2202      	movs	r2, #2
 801e3c8:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801e3ca:	68fb      	ldr	r3, [r7, #12]
 801e3cc:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 801e3ce:	68fb      	ldr	r3, [r7, #12]
 801e3d0:	619a      	str	r2, [r3, #24]
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e3d2:	69fb      	ldr	r3, [r7, #28]
 801e3d4:	685b      	ldr	r3, [r3, #4]
 801e3d6:	2208      	movs	r2, #8
 801e3d8:	431a      	orrs	r2, r3
 801e3da:	69fb      	ldr	r3, [r7, #28]
 801e3dc:	605a      	str	r2, [r3, #4]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 801e3de:	68fb      	ldr	r3, [r7, #12]
 801e3e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e3e2:	2b00      	cmp	r3, #0
 801e3e4:	d004      	beq.n	801e3f0 <HAL_PCD_DataInStageCallback+0xe0>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801e3e6:	68fb      	ldr	r3, [r7, #12]
 801e3e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e3ea:	68fa      	ldr	r2, [r7, #12]
 801e3ec:	0010      	movs	r0, r2
 801e3ee:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801e3f0:	69fb      	ldr	r3, [r7, #28]
 801e3f2:	2204      	movs	r2, #4
 801e3f4:	721a      	strb	r2, [r3, #8]
}
 801e3f6:	e04a      	b.n	801e48e <HAL_PCD_DataInStageCallback+0x17e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e3f8:	68fb      	ldr	r3, [r7, #12]
 801e3fa:	69db      	ldr	r3, [r3, #28]
 801e3fc:	68ba      	ldr	r2, [r7, #8]
 801e3fe:	8a12      	ldrh	r2, [r2, #16]
 801e400:	1a9b      	subs	r3, r3, r2
 801e402:	61bb      	str	r3, [r7, #24]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801e404:	68bb      	ldr	r3, [r7, #8]
 801e406:	8a1b      	ldrh	r3, [r3, #16]
 801e408:	001a      	movs	r2, r3
 801e40a:	69bb      	ldr	r3, [r7, #24]
 801e40c:	4293      	cmp	r3, r2
 801e40e:	d902      	bls.n	801e416 <HAL_PCD_DataInStageCallback+0x106>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e410:	68bb      	ldr	r3, [r7, #8]
 801e412:	8a1b      	ldrh	r3, [r3, #16]
 801e414:	61bb      	str	r3, [r7, #24]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e416:	68fb      	ldr	r3, [r7, #12]
 801e418:	691b      	ldr	r3, [r3, #16]
 801e41a:	68ba      	ldr	r2, [r7, #8]
 801e41c:	8a12      	ldrh	r2, [r2, #16]
 801e41e:	189a      	adds	r2, r3, r2
 801e420:	68fb      	ldr	r3, [r7, #12]
 801e422:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 801e424:	68fb      	ldr	r3, [r7, #12]
 801e426:	69da      	ldr	r2, [r3, #28]
 801e428:	69bb      	ldr	r3, [r7, #24]
 801e42a:	1ad2      	subs	r2, r2, r3
 801e42c:	68fb      	ldr	r3, [r7, #12]
 801e42e:	61da      	str	r2, [r3, #28]
                HAL_PCD_EP_Transmit(hpcd,
 801e430:	68bb      	ldr	r3, [r7, #8]
 801e432:	7b99      	ldrb	r1, [r3, #14]
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 801e434:	68fb      	ldr	r3, [r7, #12]
 801e436:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 801e438:	69bb      	ldr	r3, [r7, #24]
 801e43a:	6878      	ldr	r0, [r7, #4]
 801e43c:	f7f5 f8d8 	bl	80135f0 <HAL_PCD_EP_Transmit>
}
 801e440:	e025      	b.n	801e48e <HAL_PCD_DataInStageCallback+0x17e>
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801e442:	68fb      	ldr	r3, [r7, #12]
 801e444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e446:	2b00      	cmp	r3, #0
 801e448:	d011      	beq.n	801e46e <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_requested_length)
 801e44a:	68fb      	ldr	r3, [r7, #12]
 801e44c:	695b      	ldr	r3, [r3, #20]
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801e44e:	2b00      	cmp	r3, #0
 801e450:	d00d      	beq.n	801e46e <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801e452:	68fb      	ldr	r3, [r7, #12]
 801e454:	2200      	movs	r2, #0
 801e456:	639a      	str	r2, [r3, #56]	@ 0x38
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 801e458:	68fb      	ldr	r3, [r7, #12]
 801e45a:	2200      	movs	r2, #0
 801e45c:	61da      	str	r2, [r3, #28]
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 801e45e:	1cfb      	adds	r3, r7, #3
 801e460:	7819      	ldrb	r1, [r3, #0]
 801e462:	6878      	ldr	r0, [r7, #4]
 801e464:	2300      	movs	r3, #0
 801e466:	2200      	movs	r2, #0
 801e468:	f7f5 f8c2 	bl	80135f0 <HAL_PCD_EP_Transmit>
}
 801e46c:	e00f      	b.n	801e48e <HAL_PCD_DataInStageCallback+0x17e>
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e46e:	68fb      	ldr	r3, [r7, #12]
 801e470:	2200      	movs	r2, #0
 801e472:	625a      	str	r2, [r3, #36]	@ 0x24
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801e474:	68fb      	ldr	r3, [r7, #12]
 801e476:	2202      	movs	r2, #2
 801e478:	601a      	str	r2, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length;
 801e47a:	68fb      	ldr	r3, [r7, #12]
 801e47c:	695a      	ldr	r2, [r3, #20]
            transfer_request -> ux_slave_transfer_request_actual_length =
 801e47e:	68fb      	ldr	r3, [r7, #12]
 801e480:	619a      	str	r2, [r3, #24]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e482:	69fb      	ldr	r3, [r7, #28]
 801e484:	685b      	ldr	r3, [r3, #4]
 801e486:	2208      	movs	r2, #8
 801e488:	431a      	orrs	r2, r3
 801e48a:	69fb      	ldr	r3, [r7, #28]
 801e48c:	605a      	str	r2, [r3, #4]
}
 801e48e:	46c0      	nop			@ (mov r8, r8)
 801e490:	46bd      	mov	sp, r7
 801e492:	b008      	add	sp, #32
 801e494:	bd80      	pop	{r7, pc}
 801e496:	46c0      	nop			@ (mov r8, r8)
 801e498:	20003b20 	.word	0x20003b20

0801e49c <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801e49c:	b580      	push	{r7, lr}
 801e49e:	b088      	sub	sp, #32
 801e4a0:	af00      	add	r7, sp, #0
 801e4a2:	6078      	str	r0, [r7, #4]
 801e4a4:	000a      	movs	r2, r1
 801e4a6:	1cfb      	adds	r3, r7, #3
 801e4a8:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801e4aa:	4b44      	ldr	r3, [pc, #272]	@ (801e5bc <HAL_PCD_DataOutStageCallback+0x120>)
 801e4ac:	681b      	ldr	r3, [r3, #0]
 801e4ae:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e4b0:	69fb      	ldr	r3, [r7, #28]
 801e4b2:	69db      	ldr	r3, [r3, #28]
 801e4b4:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801e4b6:	1cfb      	adds	r3, r7, #3
 801e4b8:	781b      	ldrb	r3, [r3, #0]
 801e4ba:	220f      	movs	r2, #15
 801e4bc:	401a      	ands	r2, r3
 801e4be:	0013      	movs	r3, r2
 801e4c0:	005b      	lsls	r3, r3, #1
 801e4c2:	189b      	adds	r3, r3, r2
 801e4c4:	009b      	lsls	r3, r3, #2
 801e4c6:	69ba      	ldr	r2, [r7, #24]
 801e4c8:	18d3      	adds	r3, r2, r3
 801e4ca:	3304      	adds	r3, #4
 801e4cc:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801e4ce:	697b      	ldr	r3, [r7, #20]
 801e4d0:	681b      	ldr	r3, [r3, #0]
 801e4d2:	3320      	adds	r3, #32
 801e4d4:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801e4d6:	1cfb      	adds	r3, r7, #3
 801e4d8:	781b      	ldrb	r3, [r3, #0]
 801e4da:	2b00      	cmp	r3, #0
 801e4dc:	d153      	bne.n	801e586 <HAL_PCD_DataOutStageCallback+0xea>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 801e4de:	697b      	ldr	r3, [r7, #20]
 801e4e0:	7a1b      	ldrb	r3, [r3, #8]
 801e4e2:	2b02      	cmp	r3, #2
 801e4e4:	d165      	bne.n	801e5b2 <HAL_PCD_DataOutStageCallback+0x116>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801e4e6:	693b      	ldr	r3, [r7, #16]
 801e4e8:	689b      	ldr	r3, [r3, #8]
 801e4ea:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801e4ec:	1cfb      	adds	r3, r7, #3
 801e4ee:	781a      	ldrb	r2, [r3, #0]
 801e4f0:	687b      	ldr	r3, [r7, #4]
 801e4f2:	0011      	movs	r1, r2
 801e4f4:	0018      	movs	r0, r3
 801e4f6:	f7f5 f862 	bl	80135be <HAL_PCD_EP_GetRxCount>
 801e4fa:	0003      	movs	r3, r0
 801e4fc:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 801e4fe:	693b      	ldr	r3, [r7, #16]
 801e500:	699a      	ldr	r2, [r3, #24]
 801e502:	68bb      	ldr	r3, [r7, #8]
 801e504:	18d2      	adds	r2, r2, r3
 801e506:	693b      	ldr	r3, [r7, #16]
 801e508:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801e50a:	693b      	ldr	r3, [r7, #16]
 801e50c:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801e50e:	693b      	ldr	r3, [r7, #16]
 801e510:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801e512:	429a      	cmp	r2, r3
 801e514:	d824      	bhi.n	801e560 <HAL_PCD_DataOutStageCallback+0xc4>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801e516:	693b      	ldr	r3, [r7, #16]
 801e518:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801e51a:	693b      	ldr	r3, [r7, #16]
 801e51c:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801e51e:	429a      	cmp	r2, r3
 801e520:	d005      	beq.n	801e52e <HAL_PCD_DataOutStageCallback+0x92>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801e522:	68fb      	ldr	r3, [r7, #12]
 801e524:	8a1b      	ldrh	r3, [r3, #16]
 801e526:	001a      	movs	r2, r3
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801e528:	68bb      	ldr	r3, [r7, #8]
 801e52a:	4293      	cmp	r3, r2
 801e52c:	d007      	beq.n	801e53e <HAL_PCD_DataOutStageCallback+0xa2>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
 801e52e:	697b      	ldr	r3, [r7, #20]
 801e530:	685b      	ldr	r3, [r3, #4]
 801e532:	22c0      	movs	r2, #192	@ 0xc0
 801e534:	0092      	lsls	r2, r2, #2
 801e536:	431a      	orrs	r2, r3
 801e538:	697b      	ldr	r3, [r7, #20]
 801e53a:	605a      	str	r2, [r3, #4]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 801e53c:	e039      	b.n	801e5b2 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e53e:	693b      	ldr	r3, [r7, #16]
 801e540:	691b      	ldr	r3, [r3, #16]
 801e542:	68fa      	ldr	r2, [r7, #12]
 801e544:	8a12      	ldrh	r2, [r2, #16]
 801e546:	189a      	adds	r2, r3, r2
 801e548:	693b      	ldr	r3, [r7, #16]
 801e54a:	611a      	str	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801e54c:	68fb      	ldr	r3, [r7, #12]
 801e54e:	7b99      	ldrb	r1, [r3, #14]
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801e550:	693b      	ldr	r3, [r7, #16]
 801e552:	691a      	ldr	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize);
 801e554:	68fb      	ldr	r3, [r7, #12]
 801e556:	8a1b      	ldrh	r3, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801e558:	6878      	ldr	r0, [r7, #4]
 801e55a:	f7f4 fff9 	bl	8013550 <HAL_PCD_EP_Receive>
}
 801e55e:	e028      	b.n	801e5b2 <HAL_PCD_DataOutStageCallback+0x116>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 801e560:	693b      	ldr	r3, [r7, #16]
 801e562:	2227      	movs	r2, #39	@ 0x27
 801e564:	625a      	str	r2, [r3, #36]	@ 0x24
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e566:	697b      	ldr	r3, [r7, #20]
 801e568:	685b      	ldr	r3, [r3, #4]
 801e56a:	2208      	movs	r2, #8
 801e56c:	431a      	orrs	r2, r3
 801e56e:	697b      	ldr	r3, [r7, #20]
 801e570:	605a      	str	r2, [r3, #4]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801e572:	693b      	ldr	r3, [r7, #16]
 801e574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e576:	2b00      	cmp	r3, #0
 801e578:	d01b      	beq.n	801e5b2 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801e57a:	693b      	ldr	r3, [r7, #16]
 801e57c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e57e:	693a      	ldr	r2, [r7, #16]
 801e580:	0010      	movs	r0, r2
 801e582:	4798      	blx	r3
}
 801e584:	e015      	b.n	801e5b2 <HAL_PCD_DataOutStageCallback+0x116>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801e586:	1cfb      	adds	r3, r7, #3
 801e588:	781a      	ldrb	r2, [r3, #0]
 801e58a:	687b      	ldr	r3, [r7, #4]
 801e58c:	0011      	movs	r1, r2
 801e58e:	0018      	movs	r0, r3
 801e590:	f7f5 f815 	bl	80135be <HAL_PCD_EP_GetRxCount>
 801e594:	0002      	movs	r2, r0
 801e596:	693b      	ldr	r3, [r7, #16]
 801e598:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e59a:	693b      	ldr	r3, [r7, #16]
 801e59c:	2200      	movs	r2, #0
 801e59e:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801e5a0:	693b      	ldr	r3, [r7, #16]
 801e5a2:	2202      	movs	r2, #2
 801e5a4:	601a      	str	r2, [r3, #0]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e5a6:	697b      	ldr	r3, [r7, #20]
 801e5a8:	685b      	ldr	r3, [r3, #4]
 801e5aa:	2208      	movs	r2, #8
 801e5ac:	431a      	orrs	r2, r3
 801e5ae:	697b      	ldr	r3, [r7, #20]
 801e5b0:	605a      	str	r2, [r3, #4]
}
 801e5b2:	46c0      	nop			@ (mov r8, r8)
 801e5b4:	46bd      	mov	sp, r7
 801e5b6:	b008      	add	sp, #32
 801e5b8:	bd80      	pop	{r7, pc}
 801e5ba:	46c0      	nop			@ (mov r8, r8)
 801e5bc:	20003b20 	.word	0x20003b20

0801e5c0 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 801e5c0:	b580      	push	{r7, lr}
 801e5c2:	b082      	sub	sp, #8
 801e5c4:	af00      	add	r7, sp, #0
 801e5c6:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 801e5c8:	4b11      	ldr	r3, [pc, #68]	@ (801e610 <HAL_PCD_ResetCallback+0x50>)
 801e5ca:	681b      	ldr	r3, [r3, #0]
 801e5cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e5ce:	2b00      	cmp	r3, #0
 801e5d0:	d001      	beq.n	801e5d6 <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 801e5d2:	f7fd fecd 	bl	801c370 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 801e5d6:	687b      	ldr	r3, [r7, #4]
 801e5d8:	795b      	ldrb	r3, [r3, #5]
 801e5da:	2b02      	cmp	r3, #2
 801e5dc:	d106      	bne.n	801e5ec <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801e5de:	4b0c      	ldr	r3, [pc, #48]	@ (801e610 <HAL_PCD_ResetCallback+0x50>)
 801e5e0:	681a      	ldr	r2, [r3, #0]
 801e5e2:	23a0      	movs	r3, #160	@ 0xa0
 801e5e4:	005b      	lsls	r3, r3, #1
 801e5e6:	2101      	movs	r1, #1
 801e5e8:	50d1      	str	r1, [r2, r3]
        break;
 801e5ea:	e006      	b.n	801e5fa <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801e5ec:	4b08      	ldr	r3, [pc, #32]	@ (801e610 <HAL_PCD_ResetCallback+0x50>)
 801e5ee:	681a      	ldr	r2, [r3, #0]
 801e5f0:	23a0      	movs	r3, #160	@ 0xa0
 801e5f2:	005b      	lsls	r3, r3, #1
 801e5f4:	2101      	movs	r1, #1
 801e5f6:	50d1      	str	r1, [r2, r3]
        break;
 801e5f8:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801e5fa:	f000 fa63 	bl	801eac4 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801e5fe:	4b04      	ldr	r3, [pc, #16]	@ (801e610 <HAL_PCD_ResetCallback+0x50>)
 801e600:	681b      	ldr	r3, [r3, #0]
 801e602:	2201      	movs	r2, #1
 801e604:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801e606:	46c0      	nop			@ (mov r8, r8)
 801e608:	46bd      	mov	sp, r7
 801e60a:	b002      	add	sp, #8
 801e60c:	bd80      	pop	{r7, pc}
 801e60e:	46c0      	nop			@ (mov r8, r8)
 801e610:	20003b20 	.word	0x20003b20

0801e614 <HAL_PCD_SuspendCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 801e614:	b580      	push	{r7, lr}
 801e616:	b082      	sub	sp, #8
 801e618:	af00      	add	r7, sp, #0
 801e61a:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801e61c:	4b08      	ldr	r3, [pc, #32]	@ (801e640 <HAL_PCD_SuspendCallback+0x2c>)
 801e61e:	681a      	ldr	r2, [r3, #0]
 801e620:	23b2      	movs	r3, #178	@ 0xb2
 801e622:	005b      	lsls	r3, r3, #1
 801e624:	58d3      	ldr	r3, [r2, r3]
 801e626:	2b00      	cmp	r3, #0
 801e628:	d006      	beq.n	801e638 <HAL_PCD_SuspendCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 801e62a:	4b05      	ldr	r3, [pc, #20]	@ (801e640 <HAL_PCD_SuspendCallback+0x2c>)
 801e62c:	681a      	ldr	r2, [r3, #0]
 801e62e:	23b2      	movs	r3, #178	@ 0xb2
 801e630:	005b      	lsls	r3, r3, #1
 801e632:	58d3      	ldr	r3, [r2, r3]
 801e634:	20f4      	movs	r0, #244	@ 0xf4
 801e636:	4798      	blx	r3
    }
}
 801e638:	46c0      	nop			@ (mov r8, r8)
 801e63a:	46bd      	mov	sp, r7
 801e63c:	b002      	add	sp, #8
 801e63e:	bd80      	pop	{r7, pc}
 801e640:	20003b20 	.word	0x20003b20

0801e644 <HAL_PCD_ResumeCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 801e644:	b580      	push	{r7, lr}
 801e646:	b082      	sub	sp, #8
 801e648:	af00      	add	r7, sp, #0
 801e64a:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801e64c:	4b08      	ldr	r3, [pc, #32]	@ (801e670 <HAL_PCD_ResumeCallback+0x2c>)
 801e64e:	681a      	ldr	r2, [r3, #0]
 801e650:	23b2      	movs	r3, #178	@ 0xb2
 801e652:	005b      	lsls	r3, r3, #1
 801e654:	58d3      	ldr	r3, [r2, r3]
 801e656:	2b00      	cmp	r3, #0
 801e658:	d006      	beq.n	801e668 <HAL_PCD_ResumeCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 801e65a:	4b05      	ldr	r3, [pc, #20]	@ (801e670 <HAL_PCD_ResumeCallback+0x2c>)
 801e65c:	681a      	ldr	r2, [r3, #0]
 801e65e:	23b2      	movs	r3, #178	@ 0xb2
 801e660:	005b      	lsls	r3, r3, #1
 801e662:	58d3      	ldr	r3, [r2, r3]
 801e664:	20f3      	movs	r0, #243	@ 0xf3
 801e666:	4798      	blx	r3
    }
}
 801e668:	46c0      	nop			@ (mov r8, r8)
 801e66a:	46bd      	mov	sp, r7
 801e66c:	b002      	add	sp, #8
 801e66e:	bd80      	pop	{r7, pc}
 801e670:	20003b20 	.word	0x20003b20

0801e674 <HAL_PCD_SOFCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 801e674:	b580      	push	{r7, lr}
 801e676:	b082      	sub	sp, #8
 801e678:	af00      	add	r7, sp, #0
 801e67a:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801e67c:	4b08      	ldr	r3, [pc, #32]	@ (801e6a0 <HAL_PCD_SOFCallback+0x2c>)
 801e67e:	681a      	ldr	r2, [r3, #0]
 801e680:	23b2      	movs	r3, #178	@ 0xb2
 801e682:	005b      	lsls	r3, r3, #1
 801e684:	58d3      	ldr	r3, [r2, r3]
 801e686:	2b00      	cmp	r3, #0
 801e688:	d006      	beq.n	801e698 <HAL_PCD_SOFCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 801e68a:	4b05      	ldr	r3, [pc, #20]	@ (801e6a0 <HAL_PCD_SOFCallback+0x2c>)
 801e68c:	681a      	ldr	r2, [r3, #0]
 801e68e:	23b2      	movs	r3, #178	@ 0xb2
 801e690:	005b      	lsls	r3, r3, #1
 801e692:	58d3      	ldr	r3, [r2, r3]
 801e694:	20f0      	movs	r0, #240	@ 0xf0
 801e696:	4798      	blx	r3
    }
}
 801e698:	46c0      	nop			@ (mov r8, r8)
 801e69a:	46bd      	mov	sp, r7
 801e69c:	b002      	add	sp, #8
 801e69e:	bd80      	pop	{r7, pc}
 801e6a0:	20003b20 	.word	0x20003b20

0801e6a4 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 801e6a4:	b580      	push	{r7, lr}
 801e6a6:	b084      	sub	sp, #16
 801e6a8:	af00      	add	r7, sp, #0
 801e6aa:	6078      	str	r0, [r7, #4]
 801e6ac:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
 801e6ae:	683b      	ldr	r3, [r7, #0]
 801e6b0:	2280      	movs	r2, #128	@ 0x80
 801e6b2:	4013      	ands	r3, r2
 801e6b4:	60fb      	str	r3, [r7, #12]
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 801e6b6:	683b      	ldr	r3, [r7, #0]
 801e6b8:	227f      	movs	r2, #127	@ 0x7f
 801e6ba:	4013      	ands	r3, r2
 801e6bc:	60bb      	str	r3, [r7, #8]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e6be:	68bb      	ldr	r3, [r7, #8]
 801e6c0:	2b05      	cmp	r3, #5
 801e6c2:	d807      	bhi.n	801e6d4 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801e6c4:	687b      	ldr	r3, [r7, #4]
 801e6c6:	2294      	movs	r2, #148	@ 0x94
 801e6c8:	589b      	ldr	r3, [r3, r2]
 801e6ca:	791b      	ldrb	r3, [r3, #4]
 801e6cc:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e6ce:	68bb      	ldr	r3, [r7, #8]
 801e6d0:	4293      	cmp	r3, r2
 801e6d2:	d301      	bcc.n	801e6d8 <_stm32_ed_get+0x34>
        return(UX_NULL);
 801e6d4:	2300      	movs	r3, #0
 801e6d6:	e014      	b.n	801e702 <_stm32_ed_get+0x5e>

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
 801e6d8:	68fb      	ldr	r3, [r7, #12]
 801e6da:	2b00      	cmp	r3, #0
 801e6dc:	d009      	beq.n	801e6f2 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 801e6de:	68ba      	ldr	r2, [r7, #8]
 801e6e0:	0013      	movs	r3, r2
 801e6e2:	005b      	lsls	r3, r3, #1
 801e6e4:	189b      	adds	r3, r3, r2
 801e6e6:	009b      	lsls	r3, r3, #2
 801e6e8:	3348      	adds	r3, #72	@ 0x48
 801e6ea:	687a      	ldr	r2, [r7, #4]
 801e6ec:	18d3      	adds	r3, r2, r3
 801e6ee:	3304      	adds	r3, #4
 801e6f0:	e007      	b.n	801e702 <_stm32_ed_get+0x5e>
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801e6f2:	68ba      	ldr	r2, [r7, #8]
 801e6f4:	0013      	movs	r3, r2
 801e6f6:	005b      	lsls	r3, r3, #1
 801e6f8:	189b      	adds	r3, r3, r2
 801e6fa:	009b      	lsls	r3, r3, #2
 801e6fc:	687a      	ldr	r2, [r7, #4]
 801e6fe:	18d3      	adds	r3, r2, r3
 801e700:	3304      	adds	r3, #4
}
 801e702:	0018      	movs	r0, r3
 801e704:	46bd      	mov	sp, r7
 801e706:	b004      	add	sp, #16
 801e708:	bd80      	pop	{r7, pc}

0801e70a <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e70a:	b590      	push	{r4, r7, lr}
 801e70c:	b085      	sub	sp, #20
 801e70e:	af00      	add	r7, sp, #0
 801e710:	6078      	str	r0, [r7, #4]
 801e712:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 801e714:	683b      	ldr	r3, [r7, #0]
 801e716:	7b9b      	ldrb	r3, [r3, #14]
 801e718:	001a      	movs	r2, r3
 801e71a:	2380      	movs	r3, #128	@ 0x80
 801e71c:	439a      	bics	r2, r3
 801e71e:	0013      	movs	r3, r2
 801e720:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801e722:	683b      	ldr	r3, [r7, #0]
 801e724:	7b9b      	ldrb	r3, [r3, #14]
 801e726:	001a      	movs	r2, r3
 801e728:	687b      	ldr	r3, [r7, #4]
 801e72a:	0011      	movs	r1, r2
 801e72c:	0018      	movs	r0, r3
 801e72e:	f7ff ffb9 	bl	801e6a4 <_stm32_ed_get>
 801e732:	0003      	movs	r3, r0
 801e734:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 801e736:	68bb      	ldr	r3, [r7, #8]
 801e738:	2b00      	cmp	r3, #0
 801e73a:	d101      	bne.n	801e740 <_ux_dcd_stm32_endpoint_create+0x36>
        return(UX_NO_ED_AVAILABLE);
 801e73c:	2314      	movs	r3, #20
 801e73e:	e02f      	b.n	801e7a0 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801e740:	68bb      	ldr	r3, [r7, #8]
 801e742:	685b      	ldr	r3, [r3, #4]
 801e744:	2201      	movs	r2, #1
 801e746:	4013      	ands	r3, r2
 801e748:	d129      	bne.n	801e79e <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 801e74a:	68bb      	ldr	r3, [r7, #8]
 801e74c:	685b      	ldr	r3, [r3, #4]
 801e74e:	2201      	movs	r2, #1
 801e750:	431a      	orrs	r2, r3
 801e752:	68bb      	ldr	r3, [r7, #8]
 801e754:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 801e756:	683b      	ldr	r3, [r7, #0]
 801e758:	68ba      	ldr	r2, [r7, #8]
 801e75a:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 801e75c:	68bb      	ldr	r3, [r7, #8]
 801e75e:	683a      	ldr	r2, [r7, #0]
 801e760:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 801e762:	68fb      	ldr	r3, [r7, #12]
 801e764:	b2da      	uxtb	r2, r3
 801e766:	68bb      	ldr	r3, [r7, #8]
 801e768:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 801e76a:	683b      	ldr	r3, [r7, #0]
 801e76c:	7b9b      	ldrb	r3, [r3, #14]
 801e76e:	227f      	movs	r2, #127	@ 0x7f
 801e770:	4393      	bics	r3, r2
 801e772:	b2da      	uxtb	r2, r3
 801e774:	68bb      	ldr	r3, [r7, #8]
 801e776:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 801e778:	68fb      	ldr	r3, [r7, #12]
 801e77a:	2b00      	cmp	r3, #0
 801e77c:	d00d      	beq.n	801e79a <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801e77e:	687b      	ldr	r3, [r7, #4]
 801e780:	2294      	movs	r2, #148	@ 0x94
 801e782:	5898      	ldr	r0, [r3, r2]
 801e784:	683b      	ldr	r3, [r7, #0]
 801e786:	7b99      	ldrb	r1, [r3, #14]
 801e788:	683b      	ldr	r3, [r7, #0]
 801e78a:	8a1a      	ldrh	r2, [r3, #16]
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 801e78c:	683b      	ldr	r3, [r7, #0]
 801e78e:	7bdb      	ldrb	r3, [r3, #15]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801e790:	2403      	movs	r4, #3
 801e792:	4023      	ands	r3, r4
 801e794:	b2db      	uxtb	r3, r3
 801e796:	f7f4 fe19 	bl	80133cc <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 801e79a:	2300      	movs	r3, #0
 801e79c:	e000      	b.n	801e7a0 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 801e79e:	2314      	movs	r3, #20
}
 801e7a0:	0018      	movs	r0, r3
 801e7a2:	46bd      	mov	sp, r7
 801e7a4:	b005      	add	sp, #20
 801e7a6:	bd90      	pop	{r4, r7, pc}

0801e7a8 <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e7a8:	b580      	push	{r7, lr}
 801e7aa:	b084      	sub	sp, #16
 801e7ac:	af00      	add	r7, sp, #0
 801e7ae:	6078      	str	r0, [r7, #4]
 801e7b0:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801e7b2:	683b      	ldr	r3, [r7, #0]
 801e7b4:	689b      	ldr	r3, [r3, #8]
 801e7b6:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 801e7b8:	68fb      	ldr	r3, [r7, #12]
 801e7ba:	2200      	movs	r2, #0
 801e7bc:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	2294      	movs	r2, #148	@ 0x94
 801e7c2:	589a      	ldr	r2, [r3, r2]
 801e7c4:	683b      	ldr	r3, [r7, #0]
 801e7c6:	7b9b      	ldrb	r3, [r3, #14]
 801e7c8:	0019      	movs	r1, r3
 801e7ca:	0010      	movs	r0, r2
 801e7cc:	f7f4 fe6f 	bl	80134ae <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801e7d0:	2300      	movs	r3, #0
}
 801e7d2:	0018      	movs	r0, r3
 801e7d4:	46bd      	mov	sp, r7
 801e7d6:	b004      	add	sp, #16
 801e7d8:	bd80      	pop	{r7, pc}
	...

0801e7dc <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e7dc:	b580      	push	{r7, lr}
 801e7de:	b084      	sub	sp, #16
 801e7e0:	af00      	add	r7, sp, #0
 801e7e2:	6078      	str	r0, [r7, #4]
 801e7e4:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801e7e6:	683b      	ldr	r3, [r7, #0]
 801e7e8:	689b      	ldr	r3, [r3, #8]
 801e7ea:	60fb      	str	r3, [r7, #12]

    UX_DISABLE
 801e7ec:	f000 fb6e 	bl	801eecc <_ux_utility_interrupt_disable>
 801e7f0:	0003      	movs	r3, r0
 801e7f2:	60bb      	str	r3, [r7, #8]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801e7f4:	68fb      	ldr	r3, [r7, #12]
 801e7f6:	685b      	ldr	r3, [r3, #4]
 801e7f8:	4a10      	ldr	r2, [pc, #64]	@ (801e83c <_ux_dcd_stm32_endpoint_reset+0x60>)
 801e7fa:	401a      	ands	r2, r3
 801e7fc:	68fb      	ldr	r3, [r7, #12]
 801e7fe:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801e800:	68fb      	ldr	r3, [r7, #12]
 801e802:	2200      	movs	r2, #0
 801e804:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801e806:	687b      	ldr	r3, [r7, #4]
 801e808:	2294      	movs	r2, #148	@ 0x94
 801e80a:	589a      	ldr	r2, [r3, r2]
 801e80c:	683b      	ldr	r3, [r7, #0]
 801e80e:	7b9b      	ldrb	r3, [r3, #14]
 801e810:	0019      	movs	r1, r3
 801e812:	0010      	movs	r0, r2
 801e814:	f7f4 ff84 	bl	8013720 <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801e818:	687b      	ldr	r3, [r7, #4]
 801e81a:	2294      	movs	r2, #148	@ 0x94
 801e81c:	589a      	ldr	r2, [r3, r2]
 801e81e:	683b      	ldr	r3, [r7, #0]
 801e820:	7b9b      	ldrb	r3, [r3, #14]
 801e822:	0019      	movs	r1, r3
 801e824:	0010      	movs	r0, r2
 801e826:	f7f5 f810 	bl	801384a <HAL_PCD_EP_Flush>
    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
#endif

    UX_RESTORE
 801e82a:	68bb      	ldr	r3, [r7, #8]
 801e82c:	0018      	movs	r0, r3
 801e82e:	f000 fb5c 	bl	801eeea <_ux_utility_interrupt_restore>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801e832:	2300      	movs	r3, #0
}
 801e834:	0018      	movs	r0, r3
 801e836:	46bd      	mov	sp, r7
 801e838:	b004      	add	sp, #16
 801e83a:	bd80      	pop	{r7, pc}
 801e83c:	fffffcf3 	.word	0xfffffcf3

0801e840 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e840:	b580      	push	{r7, lr}
 801e842:	b084      	sub	sp, #16
 801e844:	af00      	add	r7, sp, #0
 801e846:	6078      	str	r0, [r7, #4]
 801e848:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801e84a:	683b      	ldr	r3, [r7, #0]
 801e84c:	689b      	ldr	r3, [r3, #8]
 801e84e:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 801e850:	68fb      	ldr	r3, [r7, #12]
 801e852:	685b      	ldr	r3, [r3, #4]
 801e854:	2204      	movs	r2, #4
 801e856:	431a      	orrs	r2, r3
 801e858:	68fb      	ldr	r3, [r7, #12]
 801e85a:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 801e85c:	687b      	ldr	r3, [r7, #4]
 801e85e:	2294      	movs	r2, #148	@ 0x94
 801e860:	5898      	ldr	r0, [r3, r2]
 801e862:	683b      	ldr	r3, [r7, #0]
 801e864:	7b9a      	ldrb	r2, [r3, #14]
 801e866:	68fb      	ldr	r3, [r7, #12]
 801e868:	7a9b      	ldrb	r3, [r3, #10]
 801e86a:	4313      	orrs	r3, r2
 801e86c:	b2db      	uxtb	r3, r3
 801e86e:	0019      	movs	r1, r3
 801e870:	f7f4 fefa 	bl	8013668 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801e874:	2300      	movs	r3, #0
}
 801e876:	0018      	movs	r0, r3
 801e878:	46bd      	mov	sp, r7
 801e87a:	b004      	add	sp, #16
 801e87c:	bd80      	pop	{r7, pc}

0801e87e <_stm32_ed_get>:
{
 801e87e:	b580      	push	{r7, lr}
 801e880:	b084      	sub	sp, #16
 801e882:	af00      	add	r7, sp, #0
 801e884:	6078      	str	r0, [r7, #4]
 801e886:	6039      	str	r1, [r7, #0]
ULONG ep_dir = ep_addr & 0x80u;
 801e888:	683b      	ldr	r3, [r7, #0]
 801e88a:	2280      	movs	r2, #128	@ 0x80
 801e88c:	4013      	ands	r3, r2
 801e88e:	60fb      	str	r3, [r7, #12]
ULONG ep_num = ep_addr & 0x7Fu;
 801e890:	683b      	ldr	r3, [r7, #0]
 801e892:	227f      	movs	r2, #127	@ 0x7f
 801e894:	4013      	ands	r3, r2
 801e896:	60bb      	str	r3, [r7, #8]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e898:	68bb      	ldr	r3, [r7, #8]
 801e89a:	2b05      	cmp	r3, #5
 801e89c:	d807      	bhi.n	801e8ae <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801e89e:	687b      	ldr	r3, [r7, #4]
 801e8a0:	2294      	movs	r2, #148	@ 0x94
 801e8a2:	589b      	ldr	r3, [r3, r2]
 801e8a4:	791b      	ldrb	r3, [r3, #4]
 801e8a6:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e8a8:	68bb      	ldr	r3, [r7, #8]
 801e8aa:	4293      	cmp	r3, r2
 801e8ac:	d301      	bcc.n	801e8b2 <_stm32_ed_get+0x34>
        return(UX_NULL);
 801e8ae:	2300      	movs	r3, #0
 801e8b0:	e014      	b.n	801e8dc <_stm32_ed_get+0x5e>
    if (ep_dir)
 801e8b2:	68fb      	ldr	r3, [r7, #12]
 801e8b4:	2b00      	cmp	r3, #0
 801e8b6:	d009      	beq.n	801e8cc <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 801e8b8:	68ba      	ldr	r2, [r7, #8]
 801e8ba:	0013      	movs	r3, r2
 801e8bc:	005b      	lsls	r3, r3, #1
 801e8be:	189b      	adds	r3, r3, r2
 801e8c0:	009b      	lsls	r3, r3, #2
 801e8c2:	3348      	adds	r3, #72	@ 0x48
 801e8c4:	687a      	ldr	r2, [r7, #4]
 801e8c6:	18d3      	adds	r3, r2, r3
 801e8c8:	3304      	adds	r3, #4
 801e8ca:	e007      	b.n	801e8dc <_stm32_ed_get+0x5e>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801e8cc:	68ba      	ldr	r2, [r7, #8]
 801e8ce:	0013      	movs	r3, r2
 801e8d0:	005b      	lsls	r3, r3, #1
 801e8d2:	189b      	adds	r3, r3, r2
 801e8d4:	009b      	lsls	r3, r3, #2
 801e8d6:	687a      	ldr	r2, [r7, #4]
 801e8d8:	18d3      	adds	r3, r2, r3
 801e8da:	3304      	adds	r3, #4
}
 801e8dc:	0018      	movs	r0, r3
 801e8de:	46bd      	mov	sp, r7
 801e8e0:	b004      	add	sp, #16
 801e8e2:	bd80      	pop	{r7, pc}

0801e8e4 <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 801e8e4:	b580      	push	{r7, lr}
 801e8e6:	b084      	sub	sp, #16
 801e8e8:	af00      	add	r7, sp, #0
 801e8ea:	6078      	str	r0, [r7, #4]
 801e8ec:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 801e8ee:	683a      	ldr	r2, [r7, #0]
 801e8f0:	687b      	ldr	r3, [r7, #4]
 801e8f2:	0011      	movs	r1, r2
 801e8f4:	0018      	movs	r0, r3
 801e8f6:	f7ff ffc2 	bl	801e87e <_stm32_ed_get>
 801e8fa:	0003      	movs	r3, r0
 801e8fc:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801e8fe:	68fb      	ldr	r3, [r7, #12]
 801e900:	685b      	ldr	r3, [r3, #4]
 801e902:	2201      	movs	r2, #1
 801e904:	4013      	ands	r3, r2
 801e906:	d101      	bne.n	801e90c <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 801e908:	23ff      	movs	r3, #255	@ 0xff
 801e90a:	e007      	b.n	801e91c <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 801e90c:	68fb      	ldr	r3, [r7, #12]
 801e90e:	685b      	ldr	r3, [r3, #4]
 801e910:	2204      	movs	r2, #4
 801e912:	4013      	ands	r3, r2
 801e914:	d101      	bne.n	801e91a <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 801e916:	2300      	movs	r3, #0
 801e918:	e000      	b.n	801e91c <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 801e91a:	2301      	movs	r3, #1
}
 801e91c:	0018      	movs	r0, r3
 801e91e:	46bd      	mov	sp, r7
 801e920:	b004      	add	sp, #16
 801e922:	bd80      	pop	{r7, pc}

0801e924 <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 801e924:	b580      	push	{r7, lr}
 801e926:	b082      	sub	sp, #8
 801e928:	af00      	add	r7, sp, #0
 801e92a:	6078      	str	r0, [r7, #4]
 801e92c:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 801e92e:	2300      	movs	r3, #0
}
 801e930:	0018      	movs	r0, r3
 801e932:	46bd      	mov	sp, r7
 801e934:	b002      	add	sp, #8
 801e936:	bd80      	pop	{r7, pc}

0801e938 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 801e938:	b580      	push	{r7, lr}
 801e93a:	b086      	sub	sp, #24
 801e93c:	af00      	add	r7, sp, #0
 801e93e:	60f8      	str	r0, [r7, #12]
 801e940:	60b9      	str	r1, [r7, #8]
 801e942:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 801e944:	68fb      	ldr	r3, [r7, #12]
 801e946:	681b      	ldr	r3, [r3, #0]
 801e948:	2b00      	cmp	r3, #0
 801e94a:	d106      	bne.n	801e95a <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 801e94c:	2255      	movs	r2, #85	@ 0x55
 801e94e:	2102      	movs	r1, #2
 801e950:	2002      	movs	r0, #2
 801e952:	f7fe fb29 	bl	801cfa8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 801e956:	2355      	movs	r3, #85	@ 0x55
 801e958:	e07e      	b.n	801ea58 <_ux_dcd_stm32_function+0x120>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e95a:	68fb      	ldr	r3, [r7, #12]
 801e95c:	69db      	ldr	r3, [r3, #28]
 801e95e:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 801e960:	68bb      	ldr	r3, [r7, #8]
 801e962:	3b0a      	subs	r3, #10
 801e964:	2b0b      	cmp	r3, #11
 801e966:	d86e      	bhi.n	801ea46 <_ux_dcd_stm32_function+0x10e>
 801e968:	009a      	lsls	r2, r3, #2
 801e96a:	4b3d      	ldr	r3, [pc, #244]	@ (801ea60 <_ux_dcd_stm32_function+0x128>)
 801e96c:	18d3      	adds	r3, r2, r3
 801e96e:	681b      	ldr	r3, [r3, #0]
 801e970:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 801e972:	687a      	ldr	r2, [r7, #4]
 801e974:	693b      	ldr	r3, [r7, #16]
 801e976:	0011      	movs	r1, r2
 801e978:	0018      	movs	r0, r3
 801e97a:	f7ff ffd3 	bl	801e924 <_ux_dcd_stm32_frame_number_get>
 801e97e:	0003      	movs	r3, r0
 801e980:	617b      	str	r3, [r7, #20]
        break;
 801e982:	e068      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 801e984:	687a      	ldr	r2, [r7, #4]
 801e986:	693b      	ldr	r3, [r7, #16]
 801e988:	0011      	movs	r1, r2
 801e98a:	0018      	movs	r0, r3
 801e98c:	f000 f98c 	bl	801eca8 <_ux_dcd_stm32_transfer_run>
 801e990:	0003      	movs	r3, r0
 801e992:	617b      	str	r3, [r7, #20]
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 801e994:	e05f      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 801e996:	687a      	ldr	r2, [r7, #4]
 801e998:	693b      	ldr	r3, [r7, #16]
 801e99a:	0011      	movs	r1, r2
 801e99c:	0018      	movs	r0, r3
 801e99e:	f000 f963 	bl	801ec68 <_ux_dcd_stm32_transfer_abort>
 801e9a2:	0003      	movs	r3, r0
 801e9a4:	617b      	str	r3, [r7, #20]
        break;
 801e9a6:	e056      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 801e9a8:	687a      	ldr	r2, [r7, #4]
 801e9aa:	693b      	ldr	r3, [r7, #16]
 801e9ac:	0011      	movs	r1, r2
 801e9ae:	0018      	movs	r0, r3
 801e9b0:	f7ff feab 	bl	801e70a <_ux_dcd_stm32_endpoint_create>
 801e9b4:	0003      	movs	r3, r0
 801e9b6:	617b      	str	r3, [r7, #20]
        break;
 801e9b8:	e04d      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 801e9ba:	687a      	ldr	r2, [r7, #4]
 801e9bc:	693b      	ldr	r3, [r7, #16]
 801e9be:	0011      	movs	r1, r2
 801e9c0:	0018      	movs	r0, r3
 801e9c2:	f7ff fef1 	bl	801e7a8 <_ux_dcd_stm32_endpoint_destroy>
 801e9c6:	0003      	movs	r3, r0
 801e9c8:	617b      	str	r3, [r7, #20]
        break;
 801e9ca:	e044      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 801e9cc:	687a      	ldr	r2, [r7, #4]
 801e9ce:	693b      	ldr	r3, [r7, #16]
 801e9d0:	0011      	movs	r1, r2
 801e9d2:	0018      	movs	r0, r3
 801e9d4:	f7ff ff02 	bl	801e7dc <_ux_dcd_stm32_endpoint_reset>
 801e9d8:	0003      	movs	r3, r0
 801e9da:	617b      	str	r3, [r7, #20]
        break;
 801e9dc:	e03b      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 801e9de:	687a      	ldr	r2, [r7, #4]
 801e9e0:	693b      	ldr	r3, [r7, #16]
 801e9e2:	0011      	movs	r1, r2
 801e9e4:	0018      	movs	r0, r3
 801e9e6:	f7ff ff2b 	bl	801e840 <_ux_dcd_stm32_endpoint_stall>
 801e9ea:	0003      	movs	r3, r0
 801e9ec:	617b      	str	r3, [r7, #20]
        break;
 801e9ee:	e032      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 801e9f0:	693b      	ldr	r3, [r7, #16]
 801e9f2:	2294      	movs	r2, #148	@ 0x94
 801e9f4:	589b      	ldr	r3, [r3, r2]
 801e9f6:	687a      	ldr	r2, [r7, #4]
 801e9f8:	b2d2      	uxtb	r2, r2
 801e9fa:	0011      	movs	r1, r2
 801e9fc:	0018      	movs	r0, r3
 801e9fe:	f7f4 fcbb 	bl	8013378 <HAL_PCD_SetAddress>
 801ea02:	0003      	movs	r3, r0
 801ea04:	617b      	str	r3, [r7, #20]
        break;
 801ea06:	e026      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801ea08:	687b      	ldr	r3, [r7, #4]
 801ea0a:	2b0b      	cmp	r3, #11
 801ea0c:	d108      	bne.n	801ea20 <_ux_dcd_stm32_function+0xe8>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 801ea0e:	693b      	ldr	r3, [r7, #16]
 801ea10:	2294      	movs	r2, #148	@ 0x94
 801ea12:	589b      	ldr	r3, [r3, r2]
 801ea14:	0018      	movs	r0, r3
 801ea16:	f7f4 fb7e 	bl	8013116 <HAL_PCD_Stop>
 801ea1a:	0003      	movs	r3, r0
 801ea1c:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 801ea1e:	e01a      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>
          status = UX_SUCCESS;
 801ea20:	2300      	movs	r3, #0
 801ea22:	617b      	str	r3, [r7, #20]
        break;
 801ea24:	e017      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801ea26:	687a      	ldr	r2, [r7, #4]
 801ea28:	693b      	ldr	r3, [r7, #16]
 801ea2a:	0011      	movs	r1, r2
 801ea2c:	0018      	movs	r0, r3
 801ea2e:	f7ff ff59 	bl	801e8e4 <_ux_dcd_stm32_endpoint_status>
 801ea32:	0003      	movs	r3, r0
 801ea34:	617b      	str	r3, [r7, #20]
        break;
 801ea36:	e00e      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>

#if defined(UX_DEVICE_STANDALONE)
    case UX_DCD_ISR_PENDING:

        _ux_dcd_stm32_setup_isr_pending(dcd_stm32);
 801ea38:	693b      	ldr	r3, [r7, #16]
 801ea3a:	0018      	movs	r0, r3
 801ea3c:	f7ff fb70 	bl	801e120 <_ux_dcd_stm32_setup_isr_pending>
        status = UX_SUCCESS;
 801ea40:	2300      	movs	r3, #0
 801ea42:	617b      	str	r3, [r7, #20]
        break;
 801ea44:	e007      	b.n	801ea56 <_ux_dcd_stm32_function+0x11e>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 801ea46:	2254      	movs	r2, #84	@ 0x54
 801ea48:	2102      	movs	r1, #2
 801ea4a:	2002      	movs	r0, #2
 801ea4c:	f7fe faac 	bl	801cfa8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 801ea50:	2354      	movs	r3, #84	@ 0x54
 801ea52:	617b      	str	r3, [r7, #20]
        break;
 801ea54:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 801ea56:	697b      	ldr	r3, [r7, #20]
}
 801ea58:	0018      	movs	r0, r3
 801ea5a:	46bd      	mov	sp, r7
 801ea5c:	b006      	add	sp, #24
 801ea5e:	bd80      	pop	{r7, pc}
 801ea60:	08026fb8 	.word	0x08026fb8

0801ea64 <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 801ea64:	b580      	push	{r7, lr}
 801ea66:	b084      	sub	sp, #16
 801ea68:	af00      	add	r7, sp, #0
 801ea6a:	6078      	str	r0, [r7, #4]
 801ea6c:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ea6e:	4b13      	ldr	r3, [pc, #76]	@ (801eabc <_ux_dcd_stm32_initialize+0x58>)
 801ea70:	681b      	ldr	r3, [r3, #0]
 801ea72:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 801ea74:	68fb      	ldr	r3, [r7, #12]
 801ea76:	2280      	movs	r2, #128	@ 0x80
 801ea78:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 801ea7a:	2298      	movs	r2, #152	@ 0x98
 801ea7c:	2100      	movs	r1, #0
 801ea7e:	2000      	movs	r0, #0
 801ea80:	f7fe fc00 	bl	801d284 <_ux_utility_memory_allocate>
 801ea84:	0003      	movs	r3, r0
 801ea86:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 801ea88:	68bb      	ldr	r3, [r7, #8]
 801ea8a:	2b00      	cmp	r3, #0
 801ea8c:	d101      	bne.n	801ea92 <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 801ea8e:	2312      	movs	r3, #18
 801ea90:	e010      	b.n	801eab4 <_ux_dcd_stm32_initialize+0x50>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 801ea92:	68fb      	ldr	r3, [r7, #12]
 801ea94:	68ba      	ldr	r2, [r7, #8]
 801ea96:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 801ea98:	68bb      	ldr	r3, [r7, #8]
 801ea9a:	68fa      	ldr	r2, [r7, #12]
 801ea9c:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 801ea9e:	68fb      	ldr	r3, [r7, #12]
 801eaa0:	4a07      	ldr	r2, [pc, #28]	@ (801eac0 <_ux_dcd_stm32_initialize+0x5c>)
 801eaa2:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 801eaa4:	683a      	ldr	r2, [r7, #0]
 801eaa6:	68bb      	ldr	r3, [r7, #8]
 801eaa8:	2194      	movs	r1, #148	@ 0x94
 801eaaa:	505a      	str	r2, [r3, r1]

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 801eaac:	68fb      	ldr	r3, [r7, #12]
 801eaae:	2201      	movs	r2, #1
 801eab0:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801eab2:	2300      	movs	r3, #0
}
 801eab4:	0018      	movs	r0, r3
 801eab6:	46bd      	mov	sp, r7
 801eab8:	b004      	add	sp, #16
 801eaba:	bd80      	pop	{r7, pc}
 801eabc:	20003b20 	.word	0x20003b20
 801eac0:	0801e939 	.word	0x0801e939

0801eac4 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 801eac4:	b580      	push	{r7, lr}
 801eac6:	b086      	sub	sp, #24
 801eac8:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801eaca:	4b64      	ldr	r3, [pc, #400]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eacc:	681b      	ldr	r3, [r3, #0]
 801eace:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801ead0:	697b      	ldr	r3, [r7, #20]
 801ead2:	69db      	ldr	r3, [r3, #28]
 801ead4:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ead6:	4b61      	ldr	r3, [pc, #388]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801ead8:	681b      	ldr	r3, [r3, #0]
 801eada:	3324      	adds	r3, #36	@ 0x24
 801eadc:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 801eade:	4b5f      	ldr	r3, [pc, #380]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eae0:	681a      	ldr	r2, [r3, #0]
 801eae2:	23ae      	movs	r3, #174	@ 0xae
 801eae4:	005b      	lsls	r3, r3, #1
 801eae6:	58d3      	ldr	r3, [r2, r3]
 801eae8:	2b01      	cmp	r3, #1
 801eaea:	d110      	bne.n	801eb0e <_ux_dcd_stm32_initialize_complete+0x4a>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 801eaec:	4b5b      	ldr	r3, [pc, #364]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eaee:	681a      	ldr	r2, [r3, #0]
 801eaf0:	4b5a      	ldr	r3, [pc, #360]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eaf2:	681b      	ldr	r3, [r3, #0]
 801eaf4:	21f4      	movs	r1, #244	@ 0xf4
 801eaf6:	5852      	ldr	r2, [r2, r1]
 801eaf8:	21cc      	movs	r1, #204	@ 0xcc
 801eafa:	505a      	str	r2, [r3, r1]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 801eafc:	4b57      	ldr	r3, [pc, #348]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eafe:	681a      	ldr	r2, [r3, #0]
 801eb00:	4b56      	ldr	r3, [pc, #344]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb02:	681b      	ldr	r3, [r3, #0]
 801eb04:	21f8      	movs	r1, #248	@ 0xf8
 801eb06:	5852      	ldr	r2, [r2, r1]
 801eb08:	21d0      	movs	r1, #208	@ 0xd0
 801eb0a:	505a      	str	r2, [r3, r1]
 801eb0c:	e02d      	b.n	801eb6a <_ux_dcd_stm32_initialize_complete+0xa6>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 801eb0e:	4b53      	ldr	r3, [pc, #332]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb10:	681a      	ldr	r2, [r3, #0]
 801eb12:	23ae      	movs	r3, #174	@ 0xae
 801eb14:	005b      	lsls	r3, r3, #1
 801eb16:	2100      	movs	r1, #0
 801eb18:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 801eb1a:	4b50      	ldr	r3, [pc, #320]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb1c:	681a      	ldr	r2, [r3, #0]
 801eb1e:	23a0      	movs	r3, #160	@ 0xa0
 801eb20:	005b      	lsls	r3, r3, #1
 801eb22:	58d3      	ldr	r3, [r2, r3]
 801eb24:	2b01      	cmp	r3, #1
 801eb26:	d110      	bne.n	801eb4a <_ux_dcd_stm32_initialize_complete+0x86>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801eb28:	4b4c      	ldr	r3, [pc, #304]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb2a:	681a      	ldr	r2, [r3, #0]
 801eb2c:	4b4b      	ldr	r3, [pc, #300]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb2e:	681b      	ldr	r3, [r3, #0]
 801eb30:	21d4      	movs	r1, #212	@ 0xd4
 801eb32:	5852      	ldr	r2, [r2, r1]
 801eb34:	21cc      	movs	r1, #204	@ 0xcc
 801eb36:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801eb38:	4b48      	ldr	r3, [pc, #288]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb3a:	681a      	ldr	r2, [r3, #0]
 801eb3c:	4b47      	ldr	r3, [pc, #284]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb3e:	681b      	ldr	r3, [r3, #0]
 801eb40:	21d8      	movs	r1, #216	@ 0xd8
 801eb42:	5852      	ldr	r2, [r2, r1]
 801eb44:	21d0      	movs	r1, #208	@ 0xd0
 801eb46:	505a      	str	r2, [r3, r1]
 801eb48:	e00f      	b.n	801eb6a <_ux_dcd_stm32_initialize_complete+0xa6>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 801eb4a:	4b44      	ldr	r3, [pc, #272]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb4c:	681a      	ldr	r2, [r3, #0]
 801eb4e:	4b43      	ldr	r3, [pc, #268]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb50:	681b      	ldr	r3, [r3, #0]
 801eb52:	21dc      	movs	r1, #220	@ 0xdc
 801eb54:	5852      	ldr	r2, [r2, r1]
 801eb56:	21cc      	movs	r1, #204	@ 0xcc
 801eb58:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 801eb5a:	4b40      	ldr	r3, [pc, #256]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb5c:	681a      	ldr	r2, [r3, #0]
 801eb5e:	4b3f      	ldr	r3, [pc, #252]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb60:	681b      	ldr	r3, [r3, #0]
 801eb62:	21e0      	movs	r1, #224	@ 0xe0
 801eb64:	5852      	ldr	r2, [r2, r1]
 801eb66:	21d0      	movs	r1, #208	@ 0xd0
 801eb68:	505a      	str	r2, [r3, r1]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801eb6a:	4b3c      	ldr	r3, [pc, #240]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801eb6c:	681b      	ldr	r3, [r3, #0]
 801eb6e:	22cc      	movs	r2, #204	@ 0xcc
 801eb70:	589b      	ldr	r3, [r3, r2]
 801eb72:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 801eb74:	68fb      	ldr	r3, [r7, #12]
 801eb76:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 801eb78:	4939      	ldr	r1, [pc, #228]	@ (801ec60 <_ux_dcd_stm32_initialize_complete+0x19c>)
 801eb7a:	68b8      	ldr	r0, [r7, #8]
 801eb7c:	220e      	movs	r2, #14
 801eb7e:	f7fe fae7 	bl	801d150 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801eb82:	68fb      	ldr	r3, [r7, #12]
 801eb84:	3338      	adds	r3, #56	@ 0x38
 801eb86:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 801eb88:	687b      	ldr	r3, [r7, #4]
 801eb8a:	4a36      	ldr	r2, [pc, #216]	@ (801ec64 <_ux_dcd_stm32_initialize_complete+0x1a0>)
 801eb8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801eb8e:	687b      	ldr	r3, [r7, #4]
 801eb90:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801eb92:	687b      	ldr	r3, [r7, #4]
 801eb94:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801eb96:	68fb      	ldr	r3, [r7, #12]
 801eb98:	3318      	adds	r3, #24
 801eb9a:	001a      	movs	r2, r3
 801eb9c:	687b      	ldr	r3, [r7, #4]
 801eb9e:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801eba0:	68fb      	ldr	r3, [r7, #12]
 801eba2:	7ada      	ldrb	r2, [r3, #11]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801eba4:	687b      	ldr	r3, [r7, #4]
 801eba6:	689b      	ldr	r3, [r3, #8]
 801eba8:	821a      	strh	r2, [r3, #16]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801ebaa:	68fb      	ldr	r3, [r7, #12]
 801ebac:	7adb      	ldrb	r3, [r3, #11]
 801ebae:	001a      	movs	r2, r3
    transfer_request -> ux_slave_transfer_request_requested_length =
 801ebb0:	687b      	ldr	r3, [r7, #4]
 801ebb2:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801ebb4:	68fb      	ldr	r3, [r7, #12]
 801ebb6:	3318      	adds	r3, #24
 801ebb8:	001a      	movs	r2, r3
 801ebba:	687b      	ldr	r3, [r7, #4]
 801ebbc:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801ebbe:	697b      	ldr	r3, [r7, #20]
 801ebc0:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 801ebc2:	68fa      	ldr	r2, [r7, #12]
 801ebc4:	3218      	adds	r2, #24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801ebc6:	6978      	ldr	r0, [r7, #20]
 801ebc8:	210e      	movs	r1, #14
 801ebca:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 801ebcc:	693b      	ldr	r3, [r7, #16]
 801ebce:	2294      	movs	r2, #148	@ 0x94
 801ebd0:	589b      	ldr	r3, [r3, r2]
 801ebd2:	2100      	movs	r1, #0
 801ebd4:	0018      	movs	r0, r3
 801ebd6:	f7f4 fe38 	bl	801384a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801ebda:	693b      	ldr	r3, [r7, #16]
 801ebdc:	2294      	movs	r2, #148	@ 0x94
 801ebde:	5898      	ldr	r0, [r3, r2]
 801ebe0:	68fb      	ldr	r3, [r7, #12]
 801ebe2:	7adb      	ldrb	r3, [r3, #11]
 801ebe4:	001a      	movs	r2, r3
 801ebe6:	2300      	movs	r3, #0
 801ebe8:	2100      	movs	r1, #0
 801ebea:	f7f4 fbef 	bl	80133cc <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 801ebee:	693b      	ldr	r3, [r7, #16]
 801ebf0:	2294      	movs	r2, #148	@ 0x94
 801ebf2:	589b      	ldr	r3, [r3, r2]
 801ebf4:	2180      	movs	r1, #128	@ 0x80
 801ebf6:	0018      	movs	r0, r3
 801ebf8:	f7f4 fe27 	bl	801384a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801ebfc:	693b      	ldr	r3, [r7, #16]
 801ebfe:	2294      	movs	r2, #148	@ 0x94
 801ec00:	5898      	ldr	r0, [r3, r2]
 801ec02:	68fb      	ldr	r3, [r7, #12]
 801ec04:	7adb      	ldrb	r3, [r3, #11]
 801ec06:	001a      	movs	r2, r3
 801ec08:	2300      	movs	r3, #0
 801ec0a:	2180      	movs	r1, #128	@ 0x80
 801ec0c:	f7f4 fbde 	bl	80133cc <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801ec10:	68fb      	ldr	r3, [r7, #12]
 801ec12:	2200      	movs	r2, #0
 801ec14:	61da      	str	r2, [r3, #28]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801ec16:	687b      	ldr	r3, [r7, #4]
 801ec18:	2201      	movs	r2, #1
 801ec1a:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 801ec1c:	687b      	ldr	r3, [r7, #4]
 801ec1e:	2201      	movs	r2, #1
 801ec20:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 801ec22:	687b      	ldr	r3, [r7, #4]
 801ec24:	2208      	movs	r2, #8
 801ec26:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 801ec28:	687b      	ldr	r3, [r7, #4]
 801ec2a:	2208      	movs	r2, #8
 801ec2c:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801ec2e:	687b      	ldr	r3, [r7, #4]
 801ec30:	2200      	movs	r2, #0
 801ec32:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801ec34:	4b09      	ldr	r3, [pc, #36]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801ec36:	681a      	ldr	r2, [r3, #0]
 801ec38:	23b2      	movs	r3, #178	@ 0xb2
 801ec3a:	005b      	lsls	r3, r3, #1
 801ec3c:	58d3      	ldr	r3, [r2, r3]
 801ec3e:	2b00      	cmp	r3, #0
 801ec40:	d006      	beq.n	801ec50 <_ux_dcd_stm32_initialize_complete+0x18c>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 801ec42:	4b06      	ldr	r3, [pc, #24]	@ (801ec5c <_ux_dcd_stm32_initialize_complete+0x198>)
 801ec44:	681a      	ldr	r2, [r3, #0]
 801ec46:	23b2      	movs	r3, #178	@ 0xb2
 801ec48:	005b      	lsls	r3, r3, #1
 801ec4a:	58d3      	ldr	r3, [r2, r3]
 801ec4c:	2001      	movs	r0, #1
 801ec4e:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 801ec50:	2300      	movs	r3, #0
}
 801ec52:	0018      	movs	r0, r3
 801ec54:	46bd      	mov	sp, r7
 801ec56:	b006      	add	sp, #24
 801ec58:	bd80      	pop	{r7, pc}
 801ec5a:	46c0      	nop			@ (mov r8, r8)
 801ec5c:	20003b20 	.word	0x20003b20
 801ec60:	20000048 	.word	0x20000048
 801ec64:	00002710 	.word	0x00002710

0801ec68 <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801ec68:	b580      	push	{r7, lr}
 801ec6a:	b084      	sub	sp, #16
 801ec6c:	af00      	add	r7, sp, #0
 801ec6e:	6078      	str	r0, [r7, #4]
 801ec70:	6039      	str	r1, [r7, #0]

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801ec72:	683b      	ldr	r3, [r7, #0]
 801ec74:	689b      	ldr	r3, [r3, #8]
 801ec76:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801ec78:	687b      	ldr	r3, [r7, #4]
 801ec7a:	2294      	movs	r2, #148	@ 0x94
 801ec7c:	589a      	ldr	r2, [r3, r2]
 801ec7e:	68fb      	ldr	r3, [r7, #12]
 801ec80:	7b9b      	ldrb	r3, [r3, #14]
 801ec82:	0019      	movs	r1, r3
 801ec84:	0010      	movs	r0, r2
 801ec86:	f7f4 fda9 	bl	80137dc <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801ec8a:	687b      	ldr	r3, [r7, #4]
 801ec8c:	2294      	movs	r2, #148	@ 0x94
 801ec8e:	589a      	ldr	r2, [r3, r2]
 801ec90:	68fb      	ldr	r3, [r7, #12]
 801ec92:	7b9b      	ldrb	r3, [r3, #14]
 801ec94:	0019      	movs	r1, r3
 801ec96:	0010      	movs	r0, r2
 801ec98:	f7f4 fdd7 	bl	801384a <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801ec9c:	2300      	movs	r3, #0
}
 801ec9e:	0018      	movs	r0, r3
 801eca0:	46bd      	mov	sp, r7
 801eca2:	b004      	add	sp, #16
 801eca4:	bd80      	pop	{r7, pc}
	...

0801eca8 <_ux_dcd_stm32_transfer_run>:
/*                                            controller,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_run(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801eca8:	b580      	push	{r7, lr}
 801ecaa:	b086      	sub	sp, #24
 801ecac:	af00      	add	r7, sp, #0
 801ecae:	6078      	str	r0, [r7, #4]
 801ecb0:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED         *ed;
ULONG                   ed_status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801ecb2:	683b      	ldr	r3, [r7, #0]
 801ecb4:	689b      	ldr	r3, [r3, #8]
 801ecb6:	617b      	str	r3, [r7, #20]

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801ecb8:	697b      	ldr	r3, [r7, #20]
 801ecba:	689b      	ldr	r3, [r3, #8]
 801ecbc:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 801ecbe:	f000 f905 	bl	801eecc <_ux_utility_interrupt_disable>
 801ecc2:	0003      	movs	r3, r0
 801ecc4:	60fb      	str	r3, [r7, #12]

    /* Get current ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 801ecc6:	693b      	ldr	r3, [r7, #16]
 801ecc8:	685b      	ldr	r3, [r3, #4]
 801ecca:	60bb      	str	r3, [r7, #8]

    /* Invalid state.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state == UX_DEVICE_RESET)
 801eccc:	4b2f      	ldr	r3, [pc, #188]	@ (801ed8c <_ux_dcd_stm32_transfer_run+0xe4>)
 801ecce:	681b      	ldr	r3, [r3, #0]
 801ecd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ecd2:	2b00      	cmp	r3, #0
 801ecd4:	d108      	bne.n	801ece8 <_ux_dcd_stm32_transfer_run+0x40>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 801ecd6:	683b      	ldr	r3, [r7, #0]
 801ecd8:	2226      	movs	r2, #38	@ 0x26
 801ecda:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 801ecdc:	68fb      	ldr	r3, [r7, #12]
 801ecde:	0018      	movs	r0, r3
 801ece0:	f000 f903 	bl	801eeea <_ux_utility_interrupt_restore>
        return(UX_STATE_EXIT);
 801ece4:	2301      	movs	r3, #1
 801ece6:	e04c      	b.n	801ed82 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED stalled.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_STALLED)
 801ece8:	68bb      	ldr	r3, [r7, #8]
 801ecea:	2204      	movs	r2, #4
 801ecec:	4013      	ands	r3, r2
 801ecee:	d008      	beq.n	801ed02 <_ux_dcd_stm32_transfer_run+0x5a>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_STALLED;
 801ecf0:	683b      	ldr	r3, [r7, #0]
 801ecf2:	2221      	movs	r2, #33	@ 0x21
 801ecf4:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 801ecf6:	68fb      	ldr	r3, [r7, #12]
 801ecf8:	0018      	movs	r0, r3
 801ecfa:	f000 f8f6 	bl	801eeea <_ux_utility_interrupt_restore>
        return(UX_STATE_NEXT);
 801ecfe:	2304      	movs	r3, #4
 801ed00:	e03f      	b.n	801ed82 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED transfer in progress.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TRANSFER)
 801ed02:	68bb      	ldr	r3, [r7, #8]
 801ed04:	2202      	movs	r2, #2
 801ed06:	4013      	ands	r3, r2
 801ed08:	d015      	beq.n	801ed36 <_ux_dcd_stm32_transfer_run+0x8e>
    {
        if (ed_status & UX_DCD_STM32_ED_STATUS_DONE)
 801ed0a:	68bb      	ldr	r3, [r7, #8]
 801ed0c:	2208      	movs	r2, #8
 801ed0e:	4013      	ands	r3, r2
 801ed10:	d00b      	beq.n	801ed2a <_ux_dcd_stm32_transfer_run+0x82>
        {

            /* Keep used, stall and task pending bits.  */
            ed -> ux_dcd_stm32_ed_status &= (UX_DCD_STM32_ED_STATUS_USED |
 801ed12:	693b      	ldr	r3, [r7, #16]
 801ed14:	685b      	ldr	r3, [r3, #4]
 801ed16:	4a1e      	ldr	r2, [pc, #120]	@ (801ed90 <_ux_dcd_stm32_transfer_run+0xe8>)
 801ed18:	401a      	ands	r2, r3
 801ed1a:	693b      	ldr	r3, [r7, #16]
 801ed1c:	605a      	str	r2, [r3, #4]
                                        UX_DCD_STM32_ED_STATUS_STALLED |
                                        UX_DCD_STM32_ED_STATUS_TASK_PENDING);
            UX_RESTORE
 801ed1e:	68fb      	ldr	r3, [r7, #12]
 801ed20:	0018      	movs	r0, r3
 801ed22:	f000 f8e2 	bl	801eeea <_ux_utility_interrupt_restore>
            return(UX_STATE_NEXT);
 801ed26:	2304      	movs	r3, #4
 801ed28:	e02b      	b.n	801ed82 <_ux_dcd_stm32_transfer_run+0xda>
        }
        UX_RESTORE
 801ed2a:	68fb      	ldr	r3, [r7, #12]
 801ed2c:	0018      	movs	r0, r3
 801ed2e:	f000 f8dc 	bl	801eeea <_ux_utility_interrupt_restore>
        return(UX_STATE_WAIT);
 801ed32:	2305      	movs	r3, #5
 801ed34:	e025      	b.n	801ed82 <_ux_dcd_stm32_transfer_run+0xda>
    }


    /* Start transfer.  */
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TRANSFER;
 801ed36:	693b      	ldr	r3, [r7, #16]
 801ed38:	685b      	ldr	r3, [r3, #4]
 801ed3a:	2202      	movs	r2, #2
 801ed3c:	431a      	orrs	r2, r3
 801ed3e:	693b      	ldr	r3, [r7, #16]
 801ed40:	605a      	str	r2, [r3, #4]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 801ed42:	683b      	ldr	r3, [r7, #0]
 801ed44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ed46:	2b03      	cmp	r3, #3
 801ed48:	d10b      	bne.n	801ed62 <_ux_dcd_stm32_transfer_run+0xba>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801ed4a:	687b      	ldr	r3, [r7, #4]
 801ed4c:	2294      	movs	r2, #148	@ 0x94
 801ed4e:	5898      	ldr	r0, [r3, r2]
 801ed50:	697b      	ldr	r3, [r7, #20]
 801ed52:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801ed54:	683b      	ldr	r3, [r7, #0]
 801ed56:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801ed58:	683b      	ldr	r3, [r7, #0]
 801ed5a:	695b      	ldr	r3, [r3, #20]
 801ed5c:	f7f4 fc48 	bl	80135f0 <HAL_PCD_EP_Transmit>
 801ed60:	e00a      	b.n	801ed78 <_ux_dcd_stm32_transfer_run+0xd0>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801ed62:	687b      	ldr	r3, [r7, #4]
 801ed64:	2294      	movs	r2, #148	@ 0x94
 801ed66:	5898      	ldr	r0, [r3, r2]
 801ed68:	697b      	ldr	r3, [r7, #20]
 801ed6a:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801ed6c:	683b      	ldr	r3, [r7, #0]
 801ed6e:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801ed70:	683b      	ldr	r3, [r7, #0]
 801ed72:	695b      	ldr	r3, [r3, #20]
 801ed74:	f7f4 fbec 	bl	8013550 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);
    }

    /* Return to caller with WAIT.  */
    UX_RESTORE
 801ed78:	68fb      	ldr	r3, [r7, #12]
 801ed7a:	0018      	movs	r0, r3
 801ed7c:	f000 f8b5 	bl	801eeea <_ux_utility_interrupt_restore>
    return(UX_STATE_WAIT);
 801ed80:	2305      	movs	r3, #5
}
 801ed82:	0018      	movs	r0, r3
 801ed84:	46bd      	mov	sp, r7
 801ed86:	b006      	add	sp, #24
 801ed88:	bd80      	pop	{r7, pc}
 801ed8a:	46c0      	nop			@ (mov r8, r8)
 801ed8c:	20003b20 	.word	0x20003b20
 801ed90:	00000405 	.word	0x00000405

0801ed94 <MX_USBX_Device_Init>:
  * @param  none
  * @retval status
  */

UINT MX_USBX_Device_Init(VOID)
{
 801ed94:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ed96:	b091      	sub	sp, #68	@ 0x44
 801ed98:	af06      	add	r7, sp, #24
   UINT ret = UX_SUCCESS;
 801ed9a:	2300      	movs	r3, #0
 801ed9c:	627b      	str	r3, [r7, #36]	@ 0x24
  UCHAR *pointer;

  /* USER CODE BEGIN MX_USBX_Device_Init0 */

  /* USER CODE END MX_USBX_Device_Init0 */
  pointer = ux_device_byte_pool_buffer;
 801ed9e:	4b3f      	ldr	r3, [pc, #252]	@ (801ee9c <MX_USBX_Device_Init+0x108>)
 801eda0:	623b      	str	r3, [r7, #32]

  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, USBX_DEVICE_MEMORY_STACK_SIZE, UX_NULL, 0) != UX_SUCCESS)
 801eda2:	23a0      	movs	r3, #160	@ 0xa0
 801eda4:	0199      	lsls	r1, r3, #6
 801eda6:	6a38      	ldr	r0, [r7, #32]
 801eda8:	2300      	movs	r3, #0
 801edaa:	2200      	movs	r2, #0
 801edac:	f7fe f9b6 	bl	801d11c <_uxe_system_initialize>
 801edb0:	1e03      	subs	r3, r0, #0
 801edb2:	d001      	beq.n	801edb8 <MX_USBX_Device_Init+0x24>
  {
    /* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERROR */
    return UX_ERROR;
 801edb4:	23ff      	movs	r3, #255	@ 0xff
 801edb6:	e06d      	b.n	801ee94 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERROR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 801edb8:	230c      	movs	r3, #12
 801edba:	18fb      	adds	r3, r7, r3
 801edbc:	0019      	movs	r1, r3
 801edbe:	2001      	movs	r0, #1
 801edc0:	f000 f958 	bl	801f074 <USBD_Get_Device_Framework_Speed>
 801edc4:	0003      	movs	r3, r0
 801edc6:	61fb      	str	r3, [r7, #28]
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 801edc8:	2308      	movs	r3, #8
 801edca:	18fb      	adds	r3, r7, r3
 801edcc:	0019      	movs	r1, r3
 801edce:	2000      	movs	r0, #0
 801edd0:	f000 f950 	bl	801f074 <USBD_Get_Device_Framework_Speed>
 801edd4:	0003      	movs	r3, r0
 801edd6:	61bb      	str	r3, [r7, #24]
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 801edd8:	1d3b      	adds	r3, r7, #4
 801edda:	0018      	movs	r0, r3
 801eddc:	f000 f994 	bl	801f108 <USBD_Get_String_Framework>
 801ede0:	0003      	movs	r3, r0
 801ede2:	617b      	str	r3, [r7, #20]

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 801ede4:	003b      	movs	r3, r7
 801ede6:	0018      	movs	r0, r3
 801ede8:	f000 fa30 	bl	801f24c <USBD_Get_Language_Id_Framework>
 801edec:	0003      	movs	r3, r0
 801edee:	613b      	str	r3, [r7, #16]

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 801edf0:	68fc      	ldr	r4, [r7, #12]
 801edf2:	68be      	ldr	r6, [r7, #8]
 801edf4:	687b      	ldr	r3, [r7, #4]
 801edf6:	683a      	ldr	r2, [r7, #0]
 801edf8:	69bd      	ldr	r5, [r7, #24]
 801edfa:	69f8      	ldr	r0, [r7, #28]
 801edfc:	4928      	ldr	r1, [pc, #160]	@ (801eea0 <MX_USBX_Device_Init+0x10c>)
 801edfe:	9104      	str	r1, [sp, #16]
 801ee00:	9203      	str	r2, [sp, #12]
 801ee02:	693a      	ldr	r2, [r7, #16]
 801ee04:	9202      	str	r2, [sp, #8]
 801ee06:	9301      	str	r3, [sp, #4]
 801ee08:	697b      	ldr	r3, [r7, #20]
 801ee0a:	9300      	str	r3, [sp, #0]
 801ee0c:	0033      	movs	r3, r6
 801ee0e:	002a      	movs	r2, r5
 801ee10:	0021      	movs	r1, r4
 801ee12:	f7fd fbc3 	bl	801c59c <_ux_device_stack_initialize>
 801ee16:	1e03      	subs	r3, r0, #0
 801ee18:	d001      	beq.n	801ee1e <MX_USBX_Device_Init+0x8a>
                                 language_id_framework,
                                 language_id_framework_length,
                                 USBD_ChangeFunction) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_INITIALIZE_ERROR */
    return UX_ERROR;
 801ee1a:	23ff      	movs	r3, #255	@ 0xff
 801ee1c:	e03a      	b.n	801ee94 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_INITIALIZE_ERROR */
  }

  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 801ee1e:	4b21      	ldr	r3, [pc, #132]	@ (801eea4 <MX_USBX_Device_Init+0x110>)
 801ee20:	4a21      	ldr	r2, [pc, #132]	@ (801eea8 <MX_USBX_Device_Init+0x114>)
 801ee22:	601a      	str	r2, [r3, #0]
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 801ee24:	4b1f      	ldr	r3, [pc, #124]	@ (801eea4 <MX_USBX_Device_Init+0x110>)
 801ee26:	4a21      	ldr	r2, [pc, #132]	@ (801eeac <MX_USBX_Device_Init+0x118>)
 801ee28:	605a      	str	r2, [r3, #4]
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 801ee2a:	4b1e      	ldr	r3, [pc, #120]	@ (801eea4 <MX_USBX_Device_Init+0x110>)
 801ee2c:	4a20      	ldr	r2, [pc, #128]	@ (801eeb0 <MX_USBX_Device_Init+0x11c>)
 801ee2e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 801ee30:	2100      	movs	r1, #0
 801ee32:	2002      	movs	r0, #2
 801ee34:	f000 fa82 	bl	801f33c <USBD_Get_Configuration_Number>
 801ee38:	0003      	movs	r3, r0
 801ee3a:	001a      	movs	r2, r3
 801ee3c:	4b1d      	ldr	r3, [pc, #116]	@ (801eeb4 <MX_USBX_Device_Init+0x120>)
 801ee3e:	601a      	str	r2, [r3, #0]

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 801ee40:	2100      	movs	r1, #0
 801ee42:	2002      	movs	r0, #2
 801ee44:	f000 fa2a 	bl	801f29c <USBD_Get_Interface_Number>
 801ee48:	0003      	movs	r3, r0
 801ee4a:	001a      	movs	r2, r3
 801ee4c:	4b1a      	ldr	r3, [pc, #104]	@ (801eeb8 <MX_USBX_Device_Init+0x124>)
 801ee4e:	601a      	str	r2, [r3, #0]

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 801ee50:	4b18      	ldr	r3, [pc, #96]	@ (801eeb4 <MX_USBX_Device_Init+0x120>)
 801ee52:	681a      	ldr	r2, [r3, #0]
 801ee54:	4b18      	ldr	r3, [pc, #96]	@ (801eeb8 <MX_USBX_Device_Init+0x124>)
 801ee56:	681c      	ldr	r4, [r3, #0]
 801ee58:	4918      	ldr	r1, [pc, #96]	@ (801eebc <MX_USBX_Device_Init+0x128>)
 801ee5a:	4819      	ldr	r0, [pc, #100]	@ (801eec0 <MX_USBX_Device_Init+0x12c>)
 801ee5c:	4b11      	ldr	r3, [pc, #68]	@ (801eea4 <MX_USBX_Device_Init+0x110>)
 801ee5e:	9300      	str	r3, [sp, #0]
 801ee60:	0023      	movs	r3, r4
 801ee62:	f7fc fcd5 	bl	801b810 <_ux_device_stack_class_register>
 801ee66:	1e03      	subs	r3, r0, #0
 801ee68:	d001      	beq.n	801ee6e <MX_USBX_Device_Init+0xda>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
    return UX_ERROR;
 801ee6a:	23ff      	movs	r3, #255	@ 0xff
 801ee6c:	e012      	b.n	801ee94 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
  }

  /* USER CODE BEGIN MX_USBX_Device_Init1 */
  /* Connect USBX to STM32 PCD and start the USB peripheral only AFTER stack is ready */
  if (_ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS) != UX_SUCCESS)
 801ee6e:	4b15      	ldr	r3, [pc, #84]	@ (801eec4 <MX_USBX_Device_Init+0x130>)
 801ee70:	4a15      	ldr	r2, [pc, #84]	@ (801eec8 <MX_USBX_Device_Init+0x134>)
 801ee72:	0019      	movs	r1, r3
 801ee74:	0010      	movs	r0, r2
 801ee76:	f7ff fdf5 	bl	801ea64 <_ux_dcd_stm32_initialize>
 801ee7a:	1e03      	subs	r3, r0, #0
 801ee7c:	d001      	beq.n	801ee82 <MX_USBX_Device_Init+0xee>
  {
    return UX_ERROR;
 801ee7e:	23ff      	movs	r3, #255	@ 0xff
 801ee80:	e008      	b.n	801ee94 <MX_USBX_Device_Init+0x100>
  }

  if (HAL_PCD_Start(&hpcd_USB_DRD_FS) != HAL_OK)
 801ee82:	4b10      	ldr	r3, [pc, #64]	@ (801eec4 <MX_USBX_Device_Init+0x130>)
 801ee84:	0018      	movs	r0, r3
 801ee86:	f7f4 f921 	bl	80130cc <HAL_PCD_Start>
 801ee8a:	1e03      	subs	r3, r0, #0
 801ee8c:	d001      	beq.n	801ee92 <MX_USBX_Device_Init+0xfe>
  {
    return UX_ERROR;
 801ee8e:	23ff      	movs	r3, #255	@ 0xff
 801ee90:	e000      	b.n	801ee94 <MX_USBX_Device_Init+0x100>
  }
  /* USER CODE END MX_USBX_Device_Init1 */

  return ret;
 801ee92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801ee94:	0018      	movs	r0, r3
 801ee96:	46bd      	mov	sp, r7
 801ee98:	b00b      	add	sp, #44	@ 0x2c
 801ee9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ee9c:	20003b28 	.word	0x20003b28
 801eea0:	0801ef25 	.word	0x0801ef25
 801eea4:	20006330 	.word	0x20006330
 801eea8:	0801ef79 	.word	0x0801ef79
 801eeac:	0801ef95 	.word	0x0801ef95
 801eeb0:	0801efb1 	.word	0x0801efb1
 801eeb4:	2000632c 	.word	0x2000632c
 801eeb8:	20006328 	.word	0x20006328
 801eebc:	0801daa1 	.word	0x0801daa1
 801eec0:	20000028 	.word	0x20000028
 801eec4:	200005b8 	.word	0x200005b8
 801eec8:	40005c00 	.word	0x40005c00

0801eecc <_ux_utility_interrupt_disable>:
  *         USB utility interrupt disable.
  * @param  none
  * @retval none
  */
ALIGN_TYPE _ux_utility_interrupt_disable(VOID)
{
 801eecc:	b580      	push	{r7, lr}
 801eece:	b082      	sub	sp, #8
 801eed0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801eed2:	f3ef 8310 	mrs	r3, PRIMASK
 801eed6:	603b      	str	r3, [r7, #0]
  return(result);
 801eed8:	683b      	ldr	r3, [r7, #0]
  UINT interrupt_save;
  /* USER CODE BEGIN _ux_utility_interrupt_disable */
  interrupt_save = __get_PRIMASK();
 801eeda:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 801eedc:	b672      	cpsid	i
}
 801eede:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  /* USER CODE END _ux_utility_interrupt_disable */

  return interrupt_save;
 801eee0:	687b      	ldr	r3, [r7, #4]
}
 801eee2:	0018      	movs	r0, r3
 801eee4:	46bd      	mov	sp, r7
 801eee6:	b002      	add	sp, #8
 801eee8:	bd80      	pop	{r7, pc}

0801eeea <_ux_utility_interrupt_restore>:
  *         USB utility interrupt restore.
  * @param  flags
  * @retval none
  */
VOID _ux_utility_interrupt_restore(ALIGN_TYPE flags)
{
 801eeea:	b580      	push	{r7, lr}
 801eeec:	b084      	sub	sp, #16
 801eeee:	af00      	add	r7, sp, #0
 801eef0:	6078      	str	r0, [r7, #4]
 801eef2:	687b      	ldr	r3, [r7, #4]
 801eef4:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eef6:	68fb      	ldr	r3, [r7, #12]
 801eef8:	f383 8810 	msr	PRIMASK, r3
}
 801eefc:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN _ux_utility_interrupt_restore */
  __set_PRIMASK(flags);
  /* USER CODE END _ux_utility_interrupt_restore */
}
 801eefe:	46c0      	nop			@ (mov r8, r8)
 801ef00:	46bd      	mov	sp, r7
 801ef02:	b004      	add	sp, #16
 801ef04:	bd80      	pop	{r7, pc}

0801ef06 <_ux_utility_time_get>:
  *         Get Time Tick for host timing.
  * @param  none
  * @retval time tick
  */
ULONG _ux_utility_time_get(VOID)
{
 801ef06:	b580      	push	{r7, lr}
 801ef08:	b082      	sub	sp, #8
 801ef0a:	af00      	add	r7, sp, #0
  ULONG time_tick = 0U;
 801ef0c:	2300      	movs	r3, #0
 801ef0e:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN _ux_utility_time_get */
time_tick = HAL_GetTick();
 801ef10:	f7ef f8f8 	bl	800e104 <HAL_GetTick>
 801ef14:	0003      	movs	r3, r0
 801ef16:	607b      	str	r3, [r7, #4]
  /* USER CODE END _ux_utility_time_get */

  return time_tick;
 801ef18:	687b      	ldr	r3, [r7, #4]
}
 801ef1a:	0018      	movs	r0, r3
 801ef1c:	46bd      	mov	sp, r7
 801ef1e:	b002      	add	sp, #8
 801ef20:	bd80      	pop	{r7, pc}
	...

0801ef24 <USBD_ChangeFunction>:
  *         This function is called when the device state changes.
  * @param  Device_State: USB Device State
  * @retval status
  */
static UINT USBD_ChangeFunction(ULONG Device_State)
{
 801ef24:	b580      	push	{r7, lr}
 801ef26:	b084      	sub	sp, #16
 801ef28:	af00      	add	r7, sp, #0
 801ef2a:	6078      	str	r0, [r7, #4]
   UINT status = UX_SUCCESS;
 801ef2c:	2300      	movs	r3, #0
 801ef2e:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN USBD_ChangeFunction0 */

  /* USER CODE END USBD_ChangeFunction0 */

  switch (Device_State)
 801ef30:	687b      	ldr	r3, [r7, #4]
 801ef32:	2bf4      	cmp	r3, #244	@ 0xf4
 801ef34:	d812      	bhi.n	801ef5c <USBD_ChangeFunction+0x38>
 801ef36:	687b      	ldr	r3, [r7, #4]
 801ef38:	2bf0      	cmp	r3, #240	@ 0xf0
 801ef3a:	d206      	bcs.n	801ef4a <USBD_ChangeFunction+0x26>
 801ef3c:	687b      	ldr	r3, [r7, #4]
 801ef3e:	2b01      	cmp	r3, #1
 801ef40:	d00e      	beq.n	801ef60 <USBD_ChangeFunction+0x3c>
 801ef42:	687b      	ldr	r3, [r7, #4]
 801ef44:	2b0a      	cmp	r3, #10
 801ef46:	d00d      	beq.n	801ef64 <USBD_ChangeFunction+0x40>

      /* USER CODE BEGIN DEFAULT */

      /* USER CODE END DEFAULT */

      break;
 801ef48:	e008      	b.n	801ef5c <USBD_ChangeFunction+0x38>
  switch (Device_State)
 801ef4a:	687b      	ldr	r3, [r7, #4]
 801ef4c:	3bf0      	subs	r3, #240	@ 0xf0
 801ef4e:	2b04      	cmp	r3, #4
 801ef50:	d804      	bhi.n	801ef5c <USBD_ChangeFunction+0x38>
 801ef52:	009a      	lsls	r2, r3, #2
 801ef54:	4b07      	ldr	r3, [pc, #28]	@ (801ef74 <USBD_ChangeFunction+0x50>)
 801ef56:	18d3      	adds	r3, r2, r3
 801ef58:	681b      	ldr	r3, [r3, #0]
 801ef5a:	469f      	mov	pc, r3
      break;
 801ef5c:	46c0      	nop			@ (mov r8, r8)
 801ef5e:	e004      	b.n	801ef6a <USBD_ChangeFunction+0x46>
      break;
 801ef60:	46c0      	nop			@ (mov r8, r8)
 801ef62:	e002      	b.n	801ef6a <USBD_ChangeFunction+0x46>
      break;
 801ef64:	46c0      	nop			@ (mov r8, r8)
 801ef66:	e000      	b.n	801ef6a <USBD_ChangeFunction+0x46>
      break;
 801ef68:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN USBD_ChangeFunction1 */

  /* USER CODE END USBD_ChangeFunction1 */

  return status;
 801ef6a:	68fb      	ldr	r3, [r7, #12]
}
 801ef6c:	0018      	movs	r0, r3
 801ef6e:	46bd      	mov	sp, r7
 801ef70:	b004      	add	sp, #16
 801ef72:	bd80      	pop	{r7, pc}
 801ef74:	08026fe8 	.word	0x08026fe8

0801ef78 <USBD_CDC_ACM_Activate>:
  *         This function is called when insertion of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Activate(VOID *cdc_acm_instance)
{
 801ef78:	b580      	push	{r7, lr}
 801ef7a:	b082      	sub	sp, #8
 801ef7c:	af00      	add	r7, sp, #0
 801ef7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Activate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *)cdc_acm_instance;
 801ef80:	4b03      	ldr	r3, [pc, #12]	@ (801ef90 <USBD_CDC_ACM_Activate+0x18>)
 801ef82:	687a      	ldr	r2, [r7, #4]
 801ef84:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Activate */

  return;
 801ef86:	46c0      	nop			@ (mov r8, r8)
}
 801ef88:	46bd      	mov	sp, r7
 801ef8a:	b002      	add	sp, #8
 801ef8c:	bd80      	pop	{r7, pc}
 801ef8e:	46c0      	nop			@ (mov r8, r8)
 801ef90:	2000633c 	.word	0x2000633c

0801ef94 <USBD_CDC_ACM_Deactivate>:
  *         This function is called when extraction of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Deactivate(VOID *cdc_acm_instance)
{
 801ef94:	b580      	push	{r7, lr}
 801ef96:	b082      	sub	sp, #8
 801ef98:	af00      	add	r7, sp, #0
 801ef9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Deactivate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = UX_NULL;
 801ef9c:	4b03      	ldr	r3, [pc, #12]	@ (801efac <USBD_CDC_ACM_Deactivate+0x18>)
 801ef9e:	2200      	movs	r2, #0
 801efa0:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Deactivate */

  return;
 801efa2:	46c0      	nop			@ (mov r8, r8)
}
 801efa4:	46bd      	mov	sp, r7
 801efa6:	b002      	add	sp, #8
 801efa8:	bd80      	pop	{r7, pc}
 801efaa:	46c0      	nop			@ (mov r8, r8)
 801efac:	2000633c 	.word	0x2000633c

0801efb0 <USBD_CDC_ACM_ParameterChange>:
  *         This function is invoked to manage the CDC ACM class requests.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_ParameterChange(VOID *cdc_acm_instance)
{
 801efb0:	b580      	push	{r7, lr}
 801efb2:	b082      	sub	sp, #8
 801efb4:	af00      	add	r7, sp, #0
 801efb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_ParameterChange */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  /* USER CODE END USBD_CDC_ACM_ParameterChange */

  return;
 801efb8:	46c0      	nop			@ (mov r8, r8)
}
 801efba:	46bd      	mov	sp, r7
 801efbc:	b002      	add	sp, #8
 801efbe:	bd80      	pop	{r7, pc}

0801efc0 <USBD_CDC_ACM_Transmit>:

/* USER CODE BEGIN 1 */
uint32_t USBD_CDC_ACM_Transmit(uint8_t* buffer, uint32_t size, uint32_t* sent)
{
 801efc0:	b580      	push	{r7, lr}
 801efc2:	b086      	sub	sp, #24
 801efc4:	af00      	add	r7, sp, #0
 801efc6:	60f8      	str	r0, [r7, #12]
 801efc8:	60b9      	str	r1, [r7, #8]
 801efca:	607a      	str	r2, [r7, #4]
    if (sent) *sent = 0;
 801efcc:	687b      	ldr	r3, [r7, #4]
 801efce:	2b00      	cmp	r3, #0
 801efd0:	d002      	beq.n	801efd8 <USBD_CDC_ACM_Transmit+0x18>
 801efd2:	687b      	ldr	r3, [r7, #4]
 801efd4:	2200      	movs	r2, #0
 801efd6:	601a      	str	r2, [r3, #0]
    if (cdc_acm == NULL)
 801efd8:	4b15      	ldr	r3, [pc, #84]	@ (801f030 <USBD_CDC_ACM_Transmit+0x70>)
 801efda:	681b      	ldr	r3, [r3, #0]
 801efdc:	2b00      	cmp	r3, #0
 801efde:	d101      	bne.n	801efe4 <USBD_CDC_ACM_Transmit+0x24>
    {
        return 1; /* not connected */
 801efe0:	2301      	movs	r3, #1
 801efe2:	e021      	b.n	801f028 <USBD_CDC_ACM_Transmit+0x68>
    }

    /* Non-blocking with timeout: never hang the firmware if host isn't reading. */
    ULONG start = _ux_utility_time_get();
 801efe4:	f7ff ff8f 	bl	801ef06 <_ux_utility_time_get>
 801efe8:	0003      	movs	r3, r0
 801efea:	617b      	str	r3, [r7, #20]
    UINT retVal;

    do
    {
        retVal = ux_device_class_cdc_acm_write_run(cdc_acm, buffer, size, sent);
 801efec:	4b10      	ldr	r3, [pc, #64]	@ (801f030 <USBD_CDC_ACM_Transmit+0x70>)
 801efee:	6818      	ldr	r0, [r3, #0]
 801eff0:	687b      	ldr	r3, [r7, #4]
 801eff2:	68ba      	ldr	r2, [r7, #8]
 801eff4:	68f9      	ldr	r1, [r7, #12]
 801eff6:	f7fe ff71 	bl	801dedc <_ux_device_class_cdc_acm_write_run>
 801effa:	0003      	movs	r3, r0
 801effc:	613b      	str	r3, [r7, #16]

        if (retVal == UX_STATE_NEXT)
 801effe:	693b      	ldr	r3, [r7, #16]
 801f000:	2b04      	cmp	r3, #4
 801f002:	d101      	bne.n	801f008 <USBD_CDC_ACM_Transmit+0x48>
        {
            return 0; /* sent OK */
 801f004:	2300      	movs	r3, #0
 801f006:	e00f      	b.n	801f028 <USBD_CDC_ACM_Transmit+0x68>
        }

        /* If class wants us to try again later, don't spin forever. */
        if ((_ux_utility_time_get() - start) > 20U)
 801f008:	f7ff ff7d 	bl	801ef06 <_ux_utility_time_get>
 801f00c:	0002      	movs	r2, r0
 801f00e:	697b      	ldr	r3, [r7, #20]
 801f010:	1ad3      	subs	r3, r2, r3
 801f012:	2b14      	cmp	r3, #20
 801f014:	d901      	bls.n	801f01a <USBD_CDC_ACM_Transmit+0x5a>
        {
            return 2; /* busy/timeout */
 801f016:	2302      	movs	r3, #2
 801f018:	e006      	b.n	801f028 <USBD_CDC_ACM_Transmit+0x68>
        }

    } while (retVal == UX_STATE_WAIT || retVal == UX_STATE_LOCK);
 801f01a:	693b      	ldr	r3, [r7, #16]
 801f01c:	2b05      	cmp	r3, #5
 801f01e:	d0e5      	beq.n	801efec <USBD_CDC_ACM_Transmit+0x2c>
 801f020:	693b      	ldr	r3, [r7, #16]
 801f022:	2b06      	cmp	r3, #6
 801f024:	d0e2      	beq.n	801efec <USBD_CDC_ACM_Transmit+0x2c>

    /* Any other code is treated as an error / not ready. */
    return 2;
 801f026:	2302      	movs	r3, #2
}
 801f028:	0018      	movs	r0, r3
 801f02a:	46bd      	mov	sp, r7
 801f02c:	b006      	add	sp, #24
 801f02e:	bd80      	pop	{r7, pc}
 801f030:	2000633c 	.word	0x2000633c

0801f034 <USBD_CDC_ACM_Receive>:

uint32_t USBD_CDC_ACM_Receive(uint8_t* buffer, uint32_t size, uint32_t* received)
{
 801f034:	b580      	push	{r7, lr}
 801f036:	b084      	sub	sp, #16
 801f038:	af00      	add	r7, sp, #0
 801f03a:	60f8      	str	r0, [r7, #12]
 801f03c:	60b9      	str	r1, [r7, #8]
 801f03e:	607a      	str	r2, [r7, #4]
  if (received) *received = 0;
 801f040:	687b      	ldr	r3, [r7, #4]
 801f042:	2b00      	cmp	r3, #0
 801f044:	d002      	beq.n	801f04c <USBD_CDC_ACM_Receive+0x18>
 801f046:	687b      	ldr	r3, [r7, #4]
 801f048:	2200      	movs	r2, #0
 801f04a:	601a      	str	r2, [r3, #0]
  if (cdc_acm!=NULL){
 801f04c:	4b08      	ldr	r3, [pc, #32]	@ (801f070 <USBD_CDC_ACM_Receive+0x3c>)
 801f04e:	681b      	ldr	r3, [r3, #0]
 801f050:	2b00      	cmp	r3, #0
 801f052:	d008      	beq.n	801f066 <USBD_CDC_ACM_Receive+0x32>
    ux_device_class_cdc_acm_read_run(cdc_acm,buffer,size,received);
 801f054:	4b06      	ldr	r3, [pc, #24]	@ (801f070 <USBD_CDC_ACM_Receive+0x3c>)
 801f056:	6818      	ldr	r0, [r3, #0]
 801f058:	687b      	ldr	r3, [r7, #4]
 801f05a:	68ba      	ldr	r2, [r7, #8]
 801f05c:	68f9      	ldr	r1, [r7, #12]
 801f05e:	f7fe fe5f 	bl	801dd20 <_ux_device_class_cdc_acm_read_run>
    return 0;
 801f062:	2300      	movs	r3, #0
 801f064:	e000      	b.n	801f068 <USBD_CDC_ACM_Receive+0x34>
  }else{
   return 1;
 801f066:	2301      	movs	r3, #1
  }

}
 801f068:	0018      	movs	r0, r3
 801f06a:	46bd      	mov	sp, r7
 801f06c:	b004      	add	sp, #16
 801f06e:	bd80      	pop	{r7, pc}
 801f070:	2000633c 	.word	0x2000633c

0801f074 <USBD_Get_Device_Framework_Speed>:
  * @param  Speed : HIGH or FULL SPEED flag
  * @param  length : length of HIGH or FULL SPEED array
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 801f074:	b580      	push	{r7, lr}
 801f076:	b084      	sub	sp, #16
 801f078:	af00      	add	r7, sp, #0
 801f07a:	0002      	movs	r2, r0
 801f07c:	6039      	str	r1, [r7, #0]
 801f07e:	1dfb      	adds	r3, r7, #7
 801f080:	701a      	strb	r2, [r3, #0]
  uint8_t *pFrameWork = NULL;
 801f082:	2300      	movs	r3, #0
 801f084:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN Device_Framework0 */

  /* USER CODE END Device_Framework0 */

  if (USBD_FULL_SPEED == Speed)
 801f086:	1dfb      	adds	r3, r7, #7
 801f088:	781b      	ldrb	r3, [r3, #0]
 801f08a:	2b00      	cmp	r3, #0
 801f08c:	d116      	bne.n	801f0bc <USBD_Get_Device_Framework_Speed+0x48>
  {
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 801f08e:	4b19      	ldr	r3, [pc, #100]	@ (801f0f4 <USBD_Get_Device_Framework_Speed+0x80>)
 801f090:	6819      	ldr	r1, [r3, #0]
 801f092:	1dfb      	adds	r3, r7, #7
 801f094:	781b      	ldrb	r3, [r3, #0]
 801f096:	4a18      	ldr	r2, [pc, #96]	@ (801f0f8 <USBD_Get_Device_Framework_Speed+0x84>)
 801f098:	4818      	ldr	r0, [pc, #96]	@ (801f0fc <USBD_Get_Device_Framework_Speed+0x88>)
 801f09a:	f000 f9bd 	bl	801f418 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_full_speed */
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 801f09e:	4a17      	ldr	r2, [pc, #92]	@ (801f0fc <USBD_Get_Device_Framework_Speed+0x88>)
 801f0a0:	2390      	movs	r3, #144	@ 0x90
 801f0a2:	005b      	lsls	r3, r3, #1
 801f0a4:	58d2      	ldr	r2, [r2, r3]
 801f0a6:	4915      	ldr	r1, [pc, #84]	@ (801f0fc <USBD_Get_Device_Framework_Speed+0x88>)
 801f0a8:	2392      	movs	r3, #146	@ 0x92
 801f0aa:	005b      	lsls	r3, r3, #1
 801f0ac:	58cb      	ldr	r3, [r1, r3]
 801f0ae:	18d2      	adds	r2, r2, r3
 801f0b0:	683b      	ldr	r3, [r7, #0]
 801f0b2:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_FS;
 801f0b4:	4b0f      	ldr	r3, [pc, #60]	@ (801f0f4 <USBD_Get_Device_Framework_Speed+0x80>)
 801f0b6:	681b      	ldr	r3, [r3, #0]
 801f0b8:	60fb      	str	r3, [r7, #12]
 801f0ba:	e015      	b.n	801f0e8 <USBD_Get_Device_Framework_Speed+0x74>
  }
  else
  {
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801f0bc:	4b10      	ldr	r3, [pc, #64]	@ (801f100 <USBD_Get_Device_Framework_Speed+0x8c>)
 801f0be:	6819      	ldr	r1, [r3, #0]
 801f0c0:	1dfb      	adds	r3, r7, #7
 801f0c2:	781b      	ldrb	r3, [r3, #0]
 801f0c4:	4a0c      	ldr	r2, [pc, #48]	@ (801f0f8 <USBD_Get_Device_Framework_Speed+0x84>)
 801f0c6:	480f      	ldr	r0, [pc, #60]	@ (801f104 <USBD_Get_Device_Framework_Speed+0x90>)
 801f0c8:	f000 f9a6 	bl	801f418 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_high_speed */
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 801f0cc:	4a0d      	ldr	r2, [pc, #52]	@ (801f104 <USBD_Get_Device_Framework_Speed+0x90>)
 801f0ce:	2390      	movs	r3, #144	@ 0x90
 801f0d0:	005b      	lsls	r3, r3, #1
 801f0d2:	58d2      	ldr	r2, [r2, r3]
 801f0d4:	490b      	ldr	r1, [pc, #44]	@ (801f104 <USBD_Get_Device_Framework_Speed+0x90>)
 801f0d6:	2392      	movs	r3, #146	@ 0x92
 801f0d8:	005b      	lsls	r3, r3, #1
 801f0da:	58cb      	ldr	r3, [r1, r3]
 801f0dc:	18d2      	adds	r2, r2, r3
 801f0de:	683b      	ldr	r3, [r7, #0]
 801f0e0:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_HS;
 801f0e2:	4b07      	ldr	r3, [pc, #28]	@ (801f100 <USBD_Get_Device_Framework_Speed+0x8c>)
 801f0e4:	681b      	ldr	r3, [r3, #0]
 801f0e6:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE BEGIN Device_Framework1 */

  /* USER CODE END Device_Framework1 */
  return pFrameWork;
 801f0e8:	68fb      	ldr	r3, [r7, #12]
}
 801f0ea:	0018      	movs	r0, r3
 801f0ec:	46bd      	mov	sp, r7
 801f0ee:	b004      	add	sp, #16
 801f0f0:	bd80      	pop	{r7, pc}
 801f0f2:	46c0      	nop			@ (mov r8, r8)
 801f0f4:	2000007c 	.word	0x2000007c
 801f0f8:	20000070 	.word	0x20000070
 801f0fc:	20006340 	.word	0x20006340
 801f100:	20000080 	.word	0x20000080
 801f104:	20006468 	.word	0x20006468

0801f108 <USBD_Get_String_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of String_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 801f108:	b5b0      	push	{r4, r5, r7, lr}
 801f10a:	b084      	sub	sp, #16
 801f10c:	af00      	add	r7, sp, #0
 801f10e:	6078      	str	r0, [r7, #4]
  uint16_t len = 0U;
 801f110:	250c      	movs	r5, #12
 801f112:	197b      	adds	r3, r7, r5
 801f114:	2200      	movs	r2, #0
 801f116:	801a      	strh	r2, [r3, #0]
  uint8_t count = 0U;
 801f118:	240f      	movs	r4, #15
 801f11a:	193b      	adds	r3, r7, r4
 801f11c:	2200      	movs	r2, #0
 801f11e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN String_Framework0 */

  /* USER CODE END String_Framework0 */

  /* Set the Manufacturer language Id and index in USBD_string_framework */
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f120:	193b      	adds	r3, r7, r4
 801f122:	781b      	ldrb	r3, [r3, #0]
 801f124:	193a      	adds	r2, r7, r4
 801f126:	1c59      	adds	r1, r3, #1
 801f128:	7011      	strb	r1, [r2, #0]
 801f12a:	001a      	movs	r2, r3
 801f12c:	4b43      	ldr	r3, [pc, #268]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f12e:	2109      	movs	r1, #9
 801f130:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801f132:	193b      	adds	r3, r7, r4
 801f134:	781b      	ldrb	r3, [r3, #0]
 801f136:	193a      	adds	r2, r7, r4
 801f138:	1c59      	adds	r1, r3, #1
 801f13a:	7011      	strb	r1, [r2, #0]
 801f13c:	001a      	movs	r2, r3
 801f13e:	4b3f      	ldr	r3, [pc, #252]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f140:	2104      	movs	r1, #4
 801f142:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801f144:	193b      	adds	r3, r7, r4
 801f146:	781b      	ldrb	r3, [r3, #0]
 801f148:	193a      	adds	r2, r7, r4
 801f14a:	1c59      	adds	r1, r3, #1
 801f14c:	7011      	strb	r1, [r2, #0]
 801f14e:	001a      	movs	r2, r3
 801f150:	4b3a      	ldr	r3, [pc, #232]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f152:	2101      	movs	r1, #1
 801f154:	5499      	strb	r1, [r3, r2]

  /* Set the Manufacturer string in string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 801f156:	193b      	adds	r3, r7, r4
 801f158:	781a      	ldrb	r2, [r3, #0]
 801f15a:	4b38      	ldr	r3, [pc, #224]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f15c:	18d1      	adds	r1, r2, r3
 801f15e:	197a      	adds	r2, r7, r5
 801f160:	4b37      	ldr	r3, [pc, #220]	@ (801f240 <USBD_Get_String_Framework+0x138>)
 801f162:	0018      	movs	r0, r3
 801f164:	f000 f8fe 	bl	801f364 <USBD_Desc_GetString>

  /* Set the Product language Id and index in USBD_string_framework */
  count += len + 1;
 801f168:	197b      	adds	r3, r7, r5
 801f16a:	881b      	ldrh	r3, [r3, #0]
 801f16c:	b2da      	uxtb	r2, r3
 801f16e:	193b      	adds	r3, r7, r4
 801f170:	781b      	ldrb	r3, [r3, #0]
 801f172:	18d3      	adds	r3, r2, r3
 801f174:	b2da      	uxtb	r2, r3
 801f176:	193b      	adds	r3, r7, r4
 801f178:	3201      	adds	r2, #1
 801f17a:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f17c:	193b      	adds	r3, r7, r4
 801f17e:	781b      	ldrb	r3, [r3, #0]
 801f180:	193a      	adds	r2, r7, r4
 801f182:	1c59      	adds	r1, r3, #1
 801f184:	7011      	strb	r1, [r2, #0]
 801f186:	001a      	movs	r2, r3
 801f188:	4b2c      	ldr	r3, [pc, #176]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f18a:	2109      	movs	r1, #9
 801f18c:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801f18e:	193b      	adds	r3, r7, r4
 801f190:	781b      	ldrb	r3, [r3, #0]
 801f192:	193a      	adds	r2, r7, r4
 801f194:	1c59      	adds	r1, r3, #1
 801f196:	7011      	strb	r1, [r2, #0]
 801f198:	001a      	movs	r2, r3
 801f19a:	4b28      	ldr	r3, [pc, #160]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f19c:	2104      	movs	r1, #4
 801f19e:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801f1a0:	193b      	adds	r3, r7, r4
 801f1a2:	781b      	ldrb	r3, [r3, #0]
 801f1a4:	193a      	adds	r2, r7, r4
 801f1a6:	1c59      	adds	r1, r3, #1
 801f1a8:	7011      	strb	r1, [r2, #0]
 801f1aa:	001a      	movs	r2, r3
 801f1ac:	4b23      	ldr	r3, [pc, #140]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f1ae:	2102      	movs	r1, #2
 801f1b0:	5499      	strb	r1, [r3, r2]

  /* Set the Product string in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801f1b2:	193b      	adds	r3, r7, r4
 801f1b4:	781a      	ldrb	r2, [r3, #0]
 801f1b6:	4b21      	ldr	r3, [pc, #132]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f1b8:	18d1      	adds	r1, r2, r3
 801f1ba:	197a      	adds	r2, r7, r5
 801f1bc:	4b21      	ldr	r3, [pc, #132]	@ (801f244 <USBD_Get_String_Framework+0x13c>)
 801f1be:	0018      	movs	r0, r3
 801f1c0:	f000 f8d0 	bl	801f364 <USBD_Desc_GetString>

  /* Set Serial language Id and index in string_framework */
  count += len + 1;
 801f1c4:	197b      	adds	r3, r7, r5
 801f1c6:	881b      	ldrh	r3, [r3, #0]
 801f1c8:	b2da      	uxtb	r2, r3
 801f1ca:	193b      	adds	r3, r7, r4
 801f1cc:	781b      	ldrb	r3, [r3, #0]
 801f1ce:	18d3      	adds	r3, r2, r3
 801f1d0:	b2da      	uxtb	r2, r3
 801f1d2:	193b      	adds	r3, r7, r4
 801f1d4:	3201      	adds	r2, #1
 801f1d6:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f1d8:	193b      	adds	r3, r7, r4
 801f1da:	781b      	ldrb	r3, [r3, #0]
 801f1dc:	0020      	movs	r0, r4
 801f1de:	193a      	adds	r2, r7, r4
 801f1e0:	1c59      	adds	r1, r3, #1
 801f1e2:	7011      	strb	r1, [r2, #0]
 801f1e4:	001a      	movs	r2, r3
 801f1e6:	4b15      	ldr	r3, [pc, #84]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f1e8:	2109      	movs	r1, #9
 801f1ea:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801f1ec:	183b      	adds	r3, r7, r0
 801f1ee:	781b      	ldrb	r3, [r3, #0]
 801f1f0:	183a      	adds	r2, r7, r0
 801f1f2:	1c59      	adds	r1, r3, #1
 801f1f4:	7011      	strb	r1, [r2, #0]
 801f1f6:	001a      	movs	r2, r3
 801f1f8:	4b10      	ldr	r3, [pc, #64]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f1fa:	2104      	movs	r1, #4
 801f1fc:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801f1fe:	183b      	adds	r3, r7, r0
 801f200:	781b      	ldrb	r3, [r3, #0]
 801f202:	183a      	adds	r2, r7, r0
 801f204:	1c59      	adds	r1, r3, #1
 801f206:	7011      	strb	r1, [r2, #0]
 801f208:	001a      	movs	r2, r3
 801f20a:	4b0c      	ldr	r3, [pc, #48]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f20c:	2103      	movs	r1, #3
 801f20e:	5499      	strb	r1, [r3, r2]

  /* Set the Serial number in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801f210:	183b      	adds	r3, r7, r0
 801f212:	781a      	ldrb	r2, [r3, #0]
 801f214:	4b09      	ldr	r3, [pc, #36]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f216:	18d1      	adds	r1, r2, r3
 801f218:	197a      	adds	r2, r7, r5
 801f21a:	4b0b      	ldr	r3, [pc, #44]	@ (801f248 <USBD_Get_String_Framework+0x140>)
 801f21c:	0018      	movs	r0, r3
 801f21e:	f000 f8a1 	bl	801f364 <USBD_Desc_GetString>
  /* USER CODE BEGIN String_Framework1 */

  /* USER CODE END String_Framework1 */

  /* Get the length of USBD_string_framework */
  *Length = strlen((const char *)USBD_string_framework);
 801f222:	4b06      	ldr	r3, [pc, #24]	@ (801f23c <USBD_Get_String_Framework+0x134>)
 801f224:	0018      	movs	r0, r3
 801f226:	f7e0 ff79 	bl	800011c <strlen>
 801f22a:	0002      	movs	r2, r0
 801f22c:	687b      	ldr	r3, [r7, #4]
 801f22e:	601a      	str	r2, [r3, #0]

  return USBD_string_framework;
 801f230:	4b02      	ldr	r3, [pc, #8]	@ (801f23c <USBD_Get_String_Framework+0x134>)
}
 801f232:	0018      	movs	r0, r3
 801f234:	46bd      	mov	sp, r7
 801f236:	b004      	add	sp, #16
 801f238:	bdb0      	pop	{r4, r5, r7, pc}
 801f23a:	46c0      	nop			@ (mov r8, r8)
 801f23c:	20006720 	.word	0x20006720
 801f240:	08026b58 	.word	0x08026b58
 801f244:	08026b6c 	.word	0x08026b6c
 801f248:	08026b80 	.word	0x08026b80

0801f24c <USBD_Get_Language_Id_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of Language_Id_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 801f24c:	b580      	push	{r7, lr}
 801f24e:	b084      	sub	sp, #16
 801f250:	af00      	add	r7, sp, #0
 801f252:	6078      	str	r0, [r7, #4]
  uint8_t count = 0U;
 801f254:	200f      	movs	r0, #15
 801f256:	183b      	adds	r3, r7, r0
 801f258:	2200      	movs	r2, #0
 801f25a:	701a      	strb	r2, [r3, #0]

  /* Set the language Id in USBD_language_id_framework */
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f25c:	183b      	adds	r3, r7, r0
 801f25e:	781b      	ldrb	r3, [r3, #0]
 801f260:	183a      	adds	r2, r7, r0
 801f262:	1c59      	adds	r1, r3, #1
 801f264:	7011      	strb	r1, [r2, #0]
 801f266:	001a      	movs	r2, r3
 801f268:	4b0b      	ldr	r3, [pc, #44]	@ (801f298 <USBD_Get_Language_Id_Framework+0x4c>)
 801f26a:	2109      	movs	r1, #9
 801f26c:	5499      	strb	r1, [r3, r2]
  USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 801f26e:	183b      	adds	r3, r7, r0
 801f270:	781b      	ldrb	r3, [r3, #0]
 801f272:	183a      	adds	r2, r7, r0
 801f274:	1c59      	adds	r1, r3, #1
 801f276:	7011      	strb	r1, [r2, #0]
 801f278:	001a      	movs	r2, r3
 801f27a:	4b07      	ldr	r3, [pc, #28]	@ (801f298 <USBD_Get_Language_Id_Framework+0x4c>)
 801f27c:	2104      	movs	r1, #4
 801f27e:	5499      	strb	r1, [r3, r2]

  /* Get the length of USBD_language_id_framework */
  *Length = strlen((const char *)USBD_language_id_framework);
 801f280:	4b05      	ldr	r3, [pc, #20]	@ (801f298 <USBD_Get_Language_Id_Framework+0x4c>)
 801f282:	0018      	movs	r0, r3
 801f284:	f7e0 ff4a 	bl	800011c <strlen>
 801f288:	0002      	movs	r2, r0
 801f28a:	687b      	ldr	r3, [r7, #4]
 801f28c:	601a      	str	r2, [r3, #0]

  return USBD_language_id_framework;
 801f28e:	4b02      	ldr	r3, [pc, #8]	@ (801f298 <USBD_Get_Language_Id_Framework+0x4c>)
}
 801f290:	0018      	movs	r0, r3
 801f292:	46bd      	mov	sp, r7
 801f294:	b004      	add	sp, #16
 801f296:	bd80      	pop	{r7, pc}
 801f298:	20006820 	.word	0x20006820

0801f29c <USBD_Get_Interface_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval interface number
  */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801f29c:	b590      	push	{r4, r7, lr}
 801f29e:	b085      	sub	sp, #20
 801f2a0:	af00      	add	r7, sp, #0
 801f2a2:	0002      	movs	r2, r0
 801f2a4:	1dfb      	adds	r3, r7, #7
 801f2a6:	701a      	strb	r2, [r3, #0]
 801f2a8:	1dbb      	adds	r3, r7, #6
 801f2aa:	1c0a      	adds	r2, r1, #0
 801f2ac:	701a      	strb	r2, [r3, #0]
  uint8_t itf_num = 0U;
 801f2ae:	230f      	movs	r3, #15
 801f2b0:	18fb      	adds	r3, r7, r3
 801f2b2:	2200      	movs	r2, #0
 801f2b4:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0U;
 801f2b6:	210e      	movs	r1, #14
 801f2b8:	187b      	adds	r3, r7, r1
 801f2ba:	2200      	movs	r2, #0
 801f2bc:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_Interface_Number0 */

  /* USER CODE END USBD_Get_Interface_Number0 */

  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801f2be:	187b      	adds	r3, r7, r1
 801f2c0:	2200      	movs	r2, #0
 801f2c2:	701a      	strb	r2, [r3, #0]
 801f2c4:	e02a      	b.n	801f31c <USBD_Get_Interface_Number+0x80>
  {
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801f2c6:	200e      	movs	r0, #14
 801f2c8:	183b      	adds	r3, r7, r0
 801f2ca:	781b      	ldrb	r3, [r3, #0]
 801f2cc:	4a1a      	ldr	r2, [pc, #104]	@ (801f338 <USBD_Get_Interface_Number+0x9c>)
 801f2ce:	215c      	movs	r1, #92	@ 0x5c
 801f2d0:	434b      	muls	r3, r1
 801f2d2:	18d3      	adds	r3, r2, r3
 801f2d4:	330c      	adds	r3, #12
 801f2d6:	781b      	ldrb	r3, [r3, #0]
 801f2d8:	1dfa      	adds	r2, r7, #7
 801f2da:	7812      	ldrb	r2, [r2, #0]
 801f2dc:	429a      	cmp	r2, r3
 801f2de:	d117      	bne.n	801f310 <USBD_Get_Interface_Number+0x74>
        (USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 801f2e0:	183b      	adds	r3, r7, r0
 801f2e2:	781b      	ldrb	r3, [r3, #0]
 801f2e4:	4a14      	ldr	r2, [pc, #80]	@ (801f338 <USBD_Get_Interface_Number+0x9c>)
 801f2e6:	215c      	movs	r1, #92	@ 0x5c
 801f2e8:	434b      	muls	r3, r1
 801f2ea:	18d3      	adds	r3, r2, r3
 801f2ec:	3314      	adds	r3, #20
 801f2ee:	781b      	ldrb	r3, [r3, #0]
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801f2f0:	1dba      	adds	r2, r7, #6
 801f2f2:	7812      	ldrb	r2, [r2, #0]
 801f2f4:	429a      	cmp	r2, r3
 801f2f6:	d10b      	bne.n	801f310 <USBD_Get_Interface_Number+0x74>
    {
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 801f2f8:	183b      	adds	r3, r7, r0
 801f2fa:	781a      	ldrb	r2, [r3, #0]
 801f2fc:	230f      	movs	r3, #15
 801f2fe:	18fb      	adds	r3, r7, r3
 801f300:	490d      	ldr	r1, [pc, #52]	@ (801f338 <USBD_Get_Interface_Number+0x9c>)
 801f302:	205a      	movs	r0, #90	@ 0x5a
 801f304:	245c      	movs	r4, #92	@ 0x5c
 801f306:	4362      	muls	r2, r4
 801f308:	188a      	adds	r2, r1, r2
 801f30a:	1812      	adds	r2, r2, r0
 801f30c:	7812      	ldrb	r2, [r2, #0]
 801f30e:	701a      	strb	r2, [r3, #0]
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801f310:	210e      	movs	r1, #14
 801f312:	187b      	adds	r3, r7, r1
 801f314:	781a      	ldrb	r2, [r3, #0]
 801f316:	187b      	adds	r3, r7, r1
 801f318:	3201      	adds	r2, #1
 801f31a:	701a      	strb	r2, [r3, #0]
 801f31c:	230e      	movs	r3, #14
 801f31e:	18fb      	adds	r3, r7, r3
 801f320:	781b      	ldrb	r3, [r3, #0]
 801f322:	2b02      	cmp	r3, #2
 801f324:	d9cf      	bls.n	801f2c6 <USBD_Get_Interface_Number+0x2a>

  /* USER CODE BEGIN USBD_Get_Interface_Number1 */

  /* USER CODE END USBD_Get_Interface_Number1 */

  return itf_num;
 801f326:	230f      	movs	r3, #15
 801f328:	18fb      	adds	r3, r7, r3
 801f32a:	781b      	ldrb	r3, [r3, #0]
 801f32c:	b29b      	uxth	r3, r3
}
 801f32e:	0018      	movs	r0, r3
 801f330:	46bd      	mov	sp, r7
 801f332:	b005      	add	sp, #20
 801f334:	bd90      	pop	{r4, r7, pc}
 801f336:	46c0      	nop			@ (mov r8, r8)
 801f338:	20006340 	.word	0x20006340

0801f33c <USBD_Get_Configuration_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval configuration number
  */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 801f33c:	b580      	push	{r7, lr}
 801f33e:	b084      	sub	sp, #16
 801f340:	af00      	add	r7, sp, #0
 801f342:	0002      	movs	r2, r0
 801f344:	1dfb      	adds	r3, r7, #7
 801f346:	701a      	strb	r2, [r3, #0]
 801f348:	1dbb      	adds	r3, r7, #6
 801f34a:	1c0a      	adds	r2, r1, #0
 801f34c:	701a      	strb	r2, [r3, #0]
  uint8_t cfg_num = 1U;
 801f34e:	210f      	movs	r1, #15
 801f350:	187b      	adds	r3, r7, r1
 801f352:	2201      	movs	r2, #1
 801f354:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

  /* USER CODE END USBD_Get_CONFIGURATION_Number1 */

  return cfg_num;
 801f356:	187b      	adds	r3, r7, r1
 801f358:	781b      	ldrb	r3, [r3, #0]
 801f35a:	b29b      	uxth	r3, r3
}
 801f35c:	0018      	movs	r0, r3
 801f35e:	46bd      	mov	sp, r7
 801f360:	b004      	add	sp, #16
 801f362:	bd80      	pop	{r7, pc}

0801f364 <USBD_Desc_GetString>:
  * @param  Unicode : Formatted string buffer (Unicode)
  * @param  len : descriptor length
  * @retval None
  */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801f364:	b590      	push	{r4, r7, lr}
 801f366:	b087      	sub	sp, #28
 801f368:	af00      	add	r7, sp, #0
 801f36a:	60f8      	str	r0, [r7, #12]
 801f36c:	60b9      	str	r1, [r7, #8]
 801f36e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801f370:	2417      	movs	r4, #23
 801f372:	193b      	adds	r3, r7, r4
 801f374:	2200      	movs	r2, #0
 801f376:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 801f378:	68fb      	ldr	r3, [r7, #12]
 801f37a:	2b00      	cmp	r3, #0
 801f37c:	d029      	beq.n	801f3d2 <USBD_Desc_GetString+0x6e>
  {
    return;
  }

  pdesc = desc;
 801f37e:	68fb      	ldr	r3, [r7, #12]
 801f380:	613b      	str	r3, [r7, #16]
  *len = (uint16_t)USBD_Desc_GetLen(pdesc);
 801f382:	693b      	ldr	r3, [r7, #16]
 801f384:	0018      	movs	r0, r3
 801f386:	f000 f828 	bl	801f3da <USBD_Desc_GetLen>
 801f38a:	0003      	movs	r3, r0
 801f38c:	001a      	movs	r2, r3
 801f38e:	687b      	ldr	r3, [r7, #4]
 801f390:	801a      	strh	r2, [r3, #0]

  unicode[idx++] = *(uint8_t *)len;
 801f392:	193b      	adds	r3, r7, r4
 801f394:	781b      	ldrb	r3, [r3, #0]
 801f396:	193a      	adds	r2, r7, r4
 801f398:	1c59      	adds	r1, r3, #1
 801f39a:	7011      	strb	r1, [r2, #0]
 801f39c:	001a      	movs	r2, r3
 801f39e:	68bb      	ldr	r3, [r7, #8]
 801f3a0:	189b      	adds	r3, r3, r2
 801f3a2:	687a      	ldr	r2, [r7, #4]
 801f3a4:	7812      	ldrb	r2, [r2, #0]
 801f3a6:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 801f3a8:	e00e      	b.n	801f3c8 <USBD_Desc_GetString+0x64>
  {
    unicode[idx++] = *pdesc;
 801f3aa:	2217      	movs	r2, #23
 801f3ac:	18bb      	adds	r3, r7, r2
 801f3ae:	781b      	ldrb	r3, [r3, #0]
 801f3b0:	18ba      	adds	r2, r7, r2
 801f3b2:	1c59      	adds	r1, r3, #1
 801f3b4:	7011      	strb	r1, [r2, #0]
 801f3b6:	001a      	movs	r2, r3
 801f3b8:	68bb      	ldr	r3, [r7, #8]
 801f3ba:	189b      	adds	r3, r3, r2
 801f3bc:	693a      	ldr	r2, [r7, #16]
 801f3be:	7812      	ldrb	r2, [r2, #0]
 801f3c0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801f3c2:	693b      	ldr	r3, [r7, #16]
 801f3c4:	3301      	adds	r3, #1
 801f3c6:	613b      	str	r3, [r7, #16]
  while (*pdesc != (uint8_t)'\0')
 801f3c8:	693b      	ldr	r3, [r7, #16]
 801f3ca:	781b      	ldrb	r3, [r3, #0]
 801f3cc:	2b00      	cmp	r3, #0
 801f3ce:	d1ec      	bne.n	801f3aa <USBD_Desc_GetString+0x46>
 801f3d0:	e000      	b.n	801f3d4 <USBD_Desc_GetString+0x70>
    return;
 801f3d2:	46c0      	nop			@ (mov r8, r8)
  }
}
 801f3d4:	46bd      	mov	sp, r7
 801f3d6:	b007      	add	sp, #28
 801f3d8:	bd90      	pop	{r4, r7, pc}

0801f3da <USBD_Desc_GetLen>:
  *         return the string length
  * @param  buf : pointer to the ASCII string buffer
  * @retval string length
  */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 801f3da:	b580      	push	{r7, lr}
 801f3dc:	b084      	sub	sp, #16
 801f3de:	af00      	add	r7, sp, #0
 801f3e0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801f3e2:	230f      	movs	r3, #15
 801f3e4:	18fb      	adds	r3, r7, r3
 801f3e6:	2200      	movs	r2, #0
 801f3e8:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 801f3ea:	687b      	ldr	r3, [r7, #4]
 801f3ec:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801f3ee:	e008      	b.n	801f402 <USBD_Desc_GetLen+0x28>
  {
    len++;
 801f3f0:	210f      	movs	r1, #15
 801f3f2:	187b      	adds	r3, r7, r1
 801f3f4:	781a      	ldrb	r2, [r3, #0]
 801f3f6:	187b      	adds	r3, r7, r1
 801f3f8:	3201      	adds	r2, #1
 801f3fa:	701a      	strb	r2, [r3, #0]
    pbuff++;
 801f3fc:	68bb      	ldr	r3, [r7, #8]
 801f3fe:	3301      	adds	r3, #1
 801f400:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801f402:	68bb      	ldr	r3, [r7, #8]
 801f404:	781b      	ldrb	r3, [r3, #0]
 801f406:	2b00      	cmp	r3, #0
 801f408:	d1f2      	bne.n	801f3f0 <USBD_Desc_GetLen+0x16>
  }

  return len;
 801f40a:	230f      	movs	r3, #15
 801f40c:	18fb      	adds	r3, r7, r3
 801f40e:	781b      	ldrb	r3, [r3, #0]
}
 801f410:	0018      	movs	r0, r3
 801f412:	46bd      	mov	sp, r7
 801f414:	b004      	add	sp, #16
 801f416:	bd80      	pop	{r7, pc}

0801f418 <USBD_Device_Framework_Builder>:
  */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
                                              uint8_t *pDevFrameWorkDesc,
                                              uint8_t *UserClassInstance,
                                              uint8_t Speed)
{
 801f418:	b580      	push	{r7, lr}
 801f41a:	b088      	sub	sp, #32
 801f41c:	af02      	add	r7, sp, #8
 801f41e:	60f8      	str	r0, [r7, #12]
 801f420:	60b9      	str	r1, [r7, #8]
 801f422:	607a      	str	r2, [r7, #4]
 801f424:	001a      	movs	r2, r3
 801f426:	1cfb      	adds	r3, r7, #3
 801f428:	701a      	strb	r2, [r3, #0]
  static USBD_DeviceDescTypedef   *pDevDesc;
  static USBD_DevQualiDescTypedef *pDevQualDesc;
  uint8_t Idx_Instance = 0U;
 801f42a:	2317      	movs	r3, #23
 801f42c:	18fb      	adds	r3, r7, r3
 801f42e:	2200      	movs	r2, #0
 801f430:	701a      	strb	r2, [r3, #0]

  /* Set Dev and conf descriptors size to 0 */
  pdev->CurrConfDescSz = 0U;
 801f432:	68fa      	ldr	r2, [r7, #12]
 801f434:	2392      	movs	r3, #146	@ 0x92
 801f436:	005b      	lsls	r3, r3, #1
 801f438:	2100      	movs	r1, #0
 801f43a:	50d1      	str	r1, [r2, r3]
  pdev->CurrDevDescSz = 0U;
 801f43c:	68fa      	ldr	r2, [r7, #12]
 801f43e:	2390      	movs	r3, #144	@ 0x90
 801f440:	005b      	lsls	r3, r3, #1
 801f442:	2100      	movs	r1, #0
 801f444:	50d1      	str	r1, [r2, r3]

  /* Set the pointer to the device descriptor area*/
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801f446:	4b89      	ldr	r3, [pc, #548]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f448:	68ba      	ldr	r2, [r7, #8]
 801f44a:	601a      	str	r2, [r3, #0]

  /* Start building the generic device descriptor common part */
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 801f44c:	4b87      	ldr	r3, [pc, #540]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f44e:	681b      	ldr	r3, [r3, #0]
 801f450:	2212      	movs	r2, #18
 801f452:	701a      	strb	r2, [r3, #0]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 801f454:	4b85      	ldr	r3, [pc, #532]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f456:	681b      	ldr	r3, [r3, #0]
 801f458:	2201      	movs	r2, #1
 801f45a:	705a      	strb	r2, [r3, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 801f45c:	4b83      	ldr	r3, [pc, #524]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f45e:	681b      	ldr	r3, [r3, #0]
 801f460:	789a      	ldrb	r2, [r3, #2]
 801f462:	2100      	movs	r1, #0
 801f464:	400a      	ands	r2, r1
 801f466:	709a      	strb	r2, [r3, #2]
 801f468:	78da      	ldrb	r2, [r3, #3]
 801f46a:	2100      	movs	r1, #0
 801f46c:	400a      	ands	r2, r1
 801f46e:	1c11      	adds	r1, r2, #0
 801f470:	2202      	movs	r2, #2
 801f472:	430a      	orrs	r2, r1
 801f474:	70da      	strb	r2, [r3, #3]
  pDevDesc->bDeviceClass = 0x00;
 801f476:	4b7d      	ldr	r3, [pc, #500]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f478:	681b      	ldr	r3, [r3, #0]
 801f47a:	2200      	movs	r2, #0
 801f47c:	711a      	strb	r2, [r3, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 801f47e:	4b7b      	ldr	r3, [pc, #492]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f480:	681b      	ldr	r3, [r3, #0]
 801f482:	2200      	movs	r2, #0
 801f484:	715a      	strb	r2, [r3, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 801f486:	4b79      	ldr	r3, [pc, #484]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f488:	681b      	ldr	r3, [r3, #0]
 801f48a:	2200      	movs	r2, #0
 801f48c:	719a      	strb	r2, [r3, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801f48e:	4b77      	ldr	r3, [pc, #476]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f490:	681b      	ldr	r3, [r3, #0]
 801f492:	2240      	movs	r2, #64	@ 0x40
 801f494:	71da      	strb	r2, [r3, #7]
  pDevDesc->idVendor = USBD_VID;
 801f496:	4b75      	ldr	r3, [pc, #468]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f498:	681b      	ldr	r3, [r3, #0]
 801f49a:	7a1a      	ldrb	r2, [r3, #8]
 801f49c:	2100      	movs	r1, #0
 801f49e:	400a      	ands	r2, r1
 801f4a0:	1c11      	adds	r1, r2, #0
 801f4a2:	227d      	movs	r2, #125	@ 0x7d
 801f4a4:	4252      	negs	r2, r2
 801f4a6:	430a      	orrs	r2, r1
 801f4a8:	721a      	strb	r2, [r3, #8]
 801f4aa:	7a5a      	ldrb	r2, [r3, #9]
 801f4ac:	2100      	movs	r1, #0
 801f4ae:	400a      	ands	r2, r1
 801f4b0:	1c11      	adds	r1, r2, #0
 801f4b2:	2204      	movs	r2, #4
 801f4b4:	430a      	orrs	r2, r1
 801f4b6:	725a      	strb	r2, [r3, #9]
  pDevDesc->idProduct = USBD_PID;
 801f4b8:	4b6c      	ldr	r3, [pc, #432]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f4ba:	681b      	ldr	r3, [r3, #0]
 801f4bc:	7a9a      	ldrb	r2, [r3, #10]
 801f4be:	2100      	movs	r1, #0
 801f4c0:	400a      	ands	r2, r1
 801f4c2:	1c11      	adds	r1, r2, #0
 801f4c4:	2210      	movs	r2, #16
 801f4c6:	430a      	orrs	r2, r1
 801f4c8:	729a      	strb	r2, [r3, #10]
 801f4ca:	7ada      	ldrb	r2, [r3, #11]
 801f4cc:	2100      	movs	r1, #0
 801f4ce:	400a      	ands	r2, r1
 801f4d0:	1c11      	adds	r1, r2, #0
 801f4d2:	2257      	movs	r2, #87	@ 0x57
 801f4d4:	430a      	orrs	r2, r1
 801f4d6:	72da      	strb	r2, [r3, #11]
  pDevDesc->bcdDevice = 0x0200;
 801f4d8:	4b64      	ldr	r3, [pc, #400]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f4da:	681b      	ldr	r3, [r3, #0]
 801f4dc:	7b1a      	ldrb	r2, [r3, #12]
 801f4de:	2100      	movs	r1, #0
 801f4e0:	400a      	ands	r2, r1
 801f4e2:	731a      	strb	r2, [r3, #12]
 801f4e4:	7b5a      	ldrb	r2, [r3, #13]
 801f4e6:	2100      	movs	r1, #0
 801f4e8:	400a      	ands	r2, r1
 801f4ea:	1c11      	adds	r1, r2, #0
 801f4ec:	2202      	movs	r2, #2
 801f4ee:	430a      	orrs	r2, r1
 801f4f0:	735a      	strb	r2, [r3, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 801f4f2:	4b5e      	ldr	r3, [pc, #376]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f4f4:	681b      	ldr	r3, [r3, #0]
 801f4f6:	2201      	movs	r2, #1
 801f4f8:	739a      	strb	r2, [r3, #14]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801f4fa:	4b5c      	ldr	r3, [pc, #368]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f4fc:	681b      	ldr	r3, [r3, #0]
 801f4fe:	2202      	movs	r2, #2
 801f500:	73da      	strb	r2, [r3, #15]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 801f502:	4b5a      	ldr	r3, [pc, #360]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f504:	681b      	ldr	r3, [r3, #0]
 801f506:	2203      	movs	r2, #3
 801f508:	741a      	strb	r2, [r3, #16]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 801f50a:	4b58      	ldr	r3, [pc, #352]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f50c:	681b      	ldr	r3, [r3, #0]
 801f50e:	2201      	movs	r2, #1
 801f510:	745a      	strb	r2, [r3, #17]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801f512:	68fa      	ldr	r2, [r7, #12]
 801f514:	2390      	movs	r3, #144	@ 0x90
 801f516:	005b      	lsls	r3, r3, #1
 801f518:	58d3      	ldr	r3, [r2, r3]
 801f51a:	3312      	adds	r3, #18
 801f51c:	0019      	movs	r1, r3
 801f51e:	68fa      	ldr	r2, [r7, #12]
 801f520:	2390      	movs	r3, #144	@ 0x90
 801f522:	005b      	lsls	r3, r3, #1
 801f524:	50d1      	str	r1, [r2, r3]

  /* Check if USBx is in high speed mode to add qualifier descriptor */
  if (Speed == USBD_HIGH_SPEED)
 801f526:	1cfb      	adds	r3, r7, #3
 801f528:	781b      	ldrb	r3, [r3, #0]
 801f52a:	2b01      	cmp	r3, #1
 801f52c:	d172      	bne.n	801f614 <USBD_Device_Framework_Builder+0x1fc>
  {
    pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801f52e:	68fa      	ldr	r2, [r7, #12]
 801f530:	2390      	movs	r3, #144	@ 0x90
 801f532:	005b      	lsls	r3, r3, #1
 801f534:	58d3      	ldr	r3, [r2, r3]
 801f536:	68ba      	ldr	r2, [r7, #8]
 801f538:	18d2      	adds	r2, r2, r3
 801f53a:	4b4d      	ldr	r3, [pc, #308]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f53c:	601a      	str	r2, [r3, #0]
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801f53e:	4b4c      	ldr	r3, [pc, #304]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f540:	681b      	ldr	r3, [r3, #0]
 801f542:	220a      	movs	r2, #10
 801f544:	701a      	strb	r2, [r3, #0]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801f546:	4b4a      	ldr	r3, [pc, #296]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f548:	681b      	ldr	r3, [r3, #0]
 801f54a:	2206      	movs	r2, #6
 801f54c:	705a      	strb	r2, [r3, #1]
    pDevQualDesc->bcdDevice = 0x0200;
 801f54e:	4b48      	ldr	r3, [pc, #288]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f550:	681b      	ldr	r3, [r3, #0]
 801f552:	789a      	ldrb	r2, [r3, #2]
 801f554:	2100      	movs	r1, #0
 801f556:	400a      	ands	r2, r1
 801f558:	709a      	strb	r2, [r3, #2]
 801f55a:	78da      	ldrb	r2, [r3, #3]
 801f55c:	2100      	movs	r1, #0
 801f55e:	400a      	ands	r2, r1
 801f560:	1c11      	adds	r1, r2, #0
 801f562:	2202      	movs	r2, #2
 801f564:	430a      	orrs	r2, r1
 801f566:	70da      	strb	r2, [r3, #3]
    pDevQualDesc->Class = 0x00;
 801f568:	4b41      	ldr	r3, [pc, #260]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f56a:	681b      	ldr	r3, [r3, #0]
 801f56c:	2200      	movs	r2, #0
 801f56e:	711a      	strb	r2, [r3, #4]
    pDevQualDesc->SubClass = 0x00;
 801f570:	4b3f      	ldr	r3, [pc, #252]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f572:	681b      	ldr	r3, [r3, #0]
 801f574:	2200      	movs	r2, #0
 801f576:	715a      	strb	r2, [r3, #5]
    pDevQualDesc->Protocol = 0x00;
 801f578:	4b3d      	ldr	r3, [pc, #244]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f57a:	681b      	ldr	r3, [r3, #0]
 801f57c:	2200      	movs	r2, #0
 801f57e:	719a      	strb	r2, [r3, #6]
    pDevQualDesc->bMaxPacketSize = 0x40;
 801f580:	4b3b      	ldr	r3, [pc, #236]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f582:	681b      	ldr	r3, [r3, #0]
 801f584:	2240      	movs	r2, #64	@ 0x40
 801f586:	71da      	strb	r2, [r3, #7]
    pDevQualDesc->bNumConfigurations = 0x01;
 801f588:	4b39      	ldr	r3, [pc, #228]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f58a:	681b      	ldr	r3, [r3, #0]
 801f58c:	2201      	movs	r2, #1
 801f58e:	721a      	strb	r2, [r3, #8]
    pDevQualDesc->bReserved = 0x00;
 801f590:	4b37      	ldr	r3, [pc, #220]	@ (801f670 <USBD_Device_Framework_Builder+0x258>)
 801f592:	681b      	ldr	r3, [r3, #0]
 801f594:	2200      	movs	r2, #0
 801f596:	725a      	strb	r2, [r3, #9]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801f598:	68fa      	ldr	r2, [r7, #12]
 801f59a:	2390      	movs	r3, #144	@ 0x90
 801f59c:	005b      	lsls	r3, r3, #1
 801f59e:	58d3      	ldr	r3, [r2, r3]
 801f5a0:	330a      	adds	r3, #10
 801f5a2:	0019      	movs	r1, r3
 801f5a4:	68fa      	ldr	r2, [r7, #12]
 801f5a6:	2390      	movs	r3, #144	@ 0x90
 801f5a8:	005b      	lsls	r3, r3, #1
 801f5aa:	50d1      	str	r1, [r2, r3]
  }

  /* Build the device framework */
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801f5ac:	e032      	b.n	801f614 <USBD_Device_Framework_Builder+0x1fc>
  {
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f5ae:	68fb      	ldr	r3, [r7, #12]
 801f5b0:	685b      	ldr	r3, [r3, #4]
 801f5b2:	2b02      	cmp	r3, #2
 801f5b4:	d828      	bhi.n	801f608 <USBD_Device_Framework_Builder+0x1f0>
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801f5b6:	68fb      	ldr	r3, [r7, #12]
 801f5b8:	689b      	ldr	r3, [r3, #8]
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f5ba:	2b02      	cmp	r3, #2
 801f5bc:	d824      	bhi.n	801f608 <USBD_Device_Framework_Builder+0x1f0>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 801f5be:	2117      	movs	r1, #23
 801f5c0:	187b      	adds	r3, r7, r1
 801f5c2:	781b      	ldrb	r3, [r3, #0]
 801f5c4:	687a      	ldr	r2, [r7, #4]
 801f5c6:	18d3      	adds	r3, r2, r3
 801f5c8:	781b      	ldrb	r3, [r3, #0]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801f5ca:	2b00      	cmp	r3, #0
 801f5cc:	d01c      	beq.n	801f608 <USBD_Device_Framework_Builder+0x1f0>
    {
      /* Call the composite class builder */
      (void)USBD_FrameWork_AddClass(pdev,
                                    (USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 801f5ce:	187b      	adds	r3, r7, r1
 801f5d0:	781b      	ldrb	r3, [r3, #0]
 801f5d2:	687a      	ldr	r2, [r7, #4]
 801f5d4:	18d3      	adds	r3, r2, r3
      (void)USBD_FrameWork_AddClass(pdev,
 801f5d6:	7819      	ldrb	r1, [r3, #0]
                                    0, Speed,
                                    (pDevFrameWorkDesc + pdev->CurrDevDescSz));
 801f5d8:	68fa      	ldr	r2, [r7, #12]
 801f5da:	2390      	movs	r3, #144	@ 0x90
 801f5dc:	005b      	lsls	r3, r3, #1
 801f5de:	58d3      	ldr	r3, [r2, r3]
      (void)USBD_FrameWork_AddClass(pdev,
 801f5e0:	68ba      	ldr	r2, [r7, #8]
 801f5e2:	18d3      	adds	r3, r2, r3
 801f5e4:	1cfa      	adds	r2, r7, #3
 801f5e6:	7812      	ldrb	r2, [r2, #0]
 801f5e8:	68f8      	ldr	r0, [r7, #12]
 801f5ea:	9300      	str	r3, [sp, #0]
 801f5ec:	0013      	movs	r3, r2
 801f5ee:	2200      	movs	r2, #0
 801f5f0:	f000 f840 	bl	801f674 <USBD_FrameWork_AddClass>

      /* Increment the ClassId for the next occurrence */
      pdev->classId ++;
 801f5f4:	68fb      	ldr	r3, [r7, #12]
 801f5f6:	685b      	ldr	r3, [r3, #4]
 801f5f8:	1c5a      	adds	r2, r3, #1
 801f5fa:	68fb      	ldr	r3, [r7, #12]
 801f5fc:	605a      	str	r2, [r3, #4]
      pdev->NumClasses ++;
 801f5fe:	68fb      	ldr	r3, [r7, #12]
 801f600:	689b      	ldr	r3, [r3, #8]
 801f602:	1c5a      	adds	r2, r3, #1
 801f604:	68fb      	ldr	r3, [r7, #12]
 801f606:	609a      	str	r2, [r3, #8]
    }

    Idx_Instance++;
 801f608:	2117      	movs	r1, #23
 801f60a:	187b      	adds	r3, r7, r1
 801f60c:	781a      	ldrb	r2, [r3, #0]
 801f60e:	187b      	adds	r3, r7, r1
 801f610:	3201      	adds	r2, #1
 801f612:	701a      	strb	r2, [r3, #0]
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801f614:	2317      	movs	r3, #23
 801f616:	18fb      	adds	r3, r7, r3
 801f618:	781b      	ldrb	r3, [r3, #0]
 801f61a:	2b02      	cmp	r3, #2
 801f61c:	d9c7      	bls.n	801f5ae <USBD_Device_Framework_Builder+0x196>
  }

  /* Check if there is a composite class and update device class */
  if (pdev->NumClasses > 1)
 801f61e:	68fb      	ldr	r3, [r7, #12]
 801f620:	689b      	ldr	r3, [r3, #8]
 801f622:	2b01      	cmp	r3, #1
 801f624:	d90c      	bls.n	801f640 <USBD_Device_Framework_Builder+0x228>
  {
    pDevDesc->bDeviceClass = 0xEF;
 801f626:	4b11      	ldr	r3, [pc, #68]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f628:	681b      	ldr	r3, [r3, #0]
 801f62a:	22ef      	movs	r2, #239	@ 0xef
 801f62c:	711a      	strb	r2, [r3, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 801f62e:	4b0f      	ldr	r3, [pc, #60]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f630:	681b      	ldr	r3, [r3, #0]
 801f632:	2202      	movs	r2, #2
 801f634:	715a      	strb	r2, [r3, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 801f636:	4b0d      	ldr	r3, [pc, #52]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f638:	681b      	ldr	r3, [r3, #0]
 801f63a:	2201      	movs	r2, #1
 801f63c:	719a      	strb	r2, [r3, #6]
 801f63e:	e00f      	b.n	801f660 <USBD_Device_Framework_Builder+0x248>
  }
  else
  {
    /* Check if the CDC ACM class is set and update device class */
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801f640:	687b      	ldr	r3, [r7, #4]
 801f642:	781b      	ldrb	r3, [r3, #0]
 801f644:	2b02      	cmp	r3, #2
 801f646:	d10b      	bne.n	801f660 <USBD_Device_Framework_Builder+0x248>
    {
      pDevDesc->bDeviceClass = 0x02;
 801f648:	4b08      	ldr	r3, [pc, #32]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f64a:	681b      	ldr	r3, [r3, #0]
 801f64c:	2202      	movs	r2, #2
 801f64e:	711a      	strb	r2, [r3, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 801f650:	4b06      	ldr	r3, [pc, #24]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f652:	681b      	ldr	r3, [r3, #0]
 801f654:	2202      	movs	r2, #2
 801f656:	715a      	strb	r2, [r3, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 801f658:	4b04      	ldr	r3, [pc, #16]	@ (801f66c <USBD_Device_Framework_Builder+0x254>)
 801f65a:	681b      	ldr	r3, [r3, #0]
 801f65c:	2200      	movs	r2, #0
 801f65e:	719a      	strb	r2, [r3, #6]
    }
  }

  return pDevFrameWorkDesc;
 801f660:	68bb      	ldr	r3, [r7, #8]
}
 801f662:	0018      	movs	r0, r3
 801f664:	46bd      	mov	sp, r7
 801f666:	b006      	add	sp, #24
 801f668:	bd80      	pop	{r7, pc}
 801f66a:	46c0      	nop			@ (mov r8, r8)
 801f66c:	20006824 	.word	0x20006824
 801f670:	20006828 	.word	0x20006828

0801f674 <USBD_FrameWork_AddClass>:
  */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
                                 USBD_CompositeClassTypeDef class,
                                 uint8_t cfgidx, uint8_t Speed,
                                 uint8_t *pCmpstConfDesc)
{
 801f674:	b590      	push	{r4, r7, lr}
 801f676:	b083      	sub	sp, #12
 801f678:	af00      	add	r7, sp, #0
 801f67a:	6078      	str	r0, [r7, #4]
 801f67c:	000c      	movs	r4, r1
 801f67e:	0010      	movs	r0, r2
 801f680:	0019      	movs	r1, r3
 801f682:	1cfb      	adds	r3, r7, #3
 801f684:	1c22      	adds	r2, r4, #0
 801f686:	701a      	strb	r2, [r3, #0]
 801f688:	1cbb      	adds	r3, r7, #2
 801f68a:	1c02      	adds	r2, r0, #0
 801f68c:	701a      	strb	r2, [r3, #0]
 801f68e:	1c7b      	adds	r3, r7, #1
 801f690:	1c0a      	adds	r2, r1, #0
 801f692:	701a      	strb	r2, [r3, #0]

  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f694:	687b      	ldr	r3, [r7, #4]
 801f696:	685b      	ldr	r3, [r3, #4]
 801f698:	2b02      	cmp	r3, #2
 801f69a:	d831      	bhi.n	801f700 <USBD_FrameWork_AddClass+0x8c>
      (pdev->tclasslist[pdev->classId].Active == 0U))
 801f69c:	687b      	ldr	r3, [r7, #4]
 801f69e:	685b      	ldr	r3, [r3, #4]
 801f6a0:	687a      	ldr	r2, [r7, #4]
 801f6a2:	215c      	movs	r1, #92	@ 0x5c
 801f6a4:	434b      	muls	r3, r1
 801f6a6:	18d3      	adds	r3, r2, r3
 801f6a8:	3318      	adds	r3, #24
 801f6aa:	681b      	ldr	r3, [r3, #0]
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f6ac:	2b00      	cmp	r3, #0
 801f6ae:	d127      	bne.n	801f700 <USBD_FrameWork_AddClass+0x8c>
  {
    /* Store the class parameters in the global tab */
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801f6b0:	687b      	ldr	r3, [r7, #4]
 801f6b2:	6858      	ldr	r0, [r3, #4]
 801f6b4:	687b      	ldr	r3, [r7, #4]
 801f6b6:	685a      	ldr	r2, [r3, #4]
 801f6b8:	6879      	ldr	r1, [r7, #4]
 801f6ba:	235c      	movs	r3, #92	@ 0x5c
 801f6bc:	4343      	muls	r3, r0
 801f6be:	18cb      	adds	r3, r1, r3
 801f6c0:	3310      	adds	r3, #16
 801f6c2:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].Active = 1U;
 801f6c4:	687b      	ldr	r3, [r7, #4]
 801f6c6:	685b      	ldr	r3, [r3, #4]
 801f6c8:	687a      	ldr	r2, [r7, #4]
 801f6ca:	215c      	movs	r1, #92	@ 0x5c
 801f6cc:	434b      	muls	r3, r1
 801f6ce:	18d3      	adds	r3, r2, r3
 801f6d0:	3318      	adds	r3, #24
 801f6d2:	2201      	movs	r2, #1
 801f6d4:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].ClassType = class;
 801f6d6:	687b      	ldr	r3, [r7, #4]
 801f6d8:	685b      	ldr	r3, [r3, #4]
 801f6da:	687a      	ldr	r2, [r7, #4]
 801f6dc:	215c      	movs	r1, #92	@ 0x5c
 801f6de:	434b      	muls	r3, r1
 801f6e0:	18d3      	adds	r3, r2, r3
 801f6e2:	330c      	adds	r3, #12
 801f6e4:	1cfa      	adds	r2, r7, #3
 801f6e6:	7812      	ldrb	r2, [r2, #0]
 801f6e8:	701a      	strb	r2, [r3, #0]

    /* Call configuration descriptor builder and endpoint configuration builder */
    if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 801f6ea:	69ba      	ldr	r2, [r7, #24]
 801f6ec:	1c7b      	adds	r3, r7, #1
 801f6ee:	7819      	ldrb	r1, [r3, #0]
 801f6f0:	687b      	ldr	r3, [r7, #4]
 801f6f2:	0018      	movs	r0, r3
 801f6f4:	f000 f809 	bl	801f70a <USBD_FrameWork_AddToConfDesc>
 801f6f8:	1e03      	subs	r3, r0, #0
 801f6fa:	d001      	beq.n	801f700 <USBD_FrameWork_AddClass+0x8c>
    {
      return UX_ERROR;
 801f6fc:	23ff      	movs	r3, #255	@ 0xff
 801f6fe:	e000      	b.n	801f702 <USBD_FrameWork_AddClass+0x8e>
    }
  }

  UNUSED(cfgidx);

  return UX_SUCCESS;
 801f700:	2300      	movs	r3, #0
}
 801f702:	0018      	movs	r0, r3
 801f704:	46bd      	mov	sp, r7
 801f706:	b003      	add	sp, #12
 801f708:	bd90      	pop	{r4, r7, pc}

0801f70a <USBD_FrameWork_AddToConfDesc>:
  * @param  pCmpstConfDesc: to composite device configuration descriptor
  * @retval status
  */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
                                      uint8_t *pCmpstConfDesc)
{
 801f70a:	b5b0      	push	{r4, r5, r7, lr}
 801f70c:	b086      	sub	sp, #24
 801f70e:	af00      	add	r7, sp, #0
 801f710:	60f8      	str	r0, [r7, #12]
 801f712:	607a      	str	r2, [r7, #4]
 801f714:	200b      	movs	r0, #11
 801f716:	183b      	adds	r3, r7, r0
 801f718:	1c0a      	adds	r2, r1, #0
 801f71a:	701a      	strb	r2, [r3, #0]
  uint8_t interface = 0U;
 801f71c:	2317      	movs	r3, #23
 801f71e:	18fb      	adds	r3, r7, r3
 801f720:	2200      	movs	r2, #0
 801f722:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN FrameWork_AddToConfDesc_0 */

  /* USER CODE END FrameWork_AddToConfDesc_0 */

  /* The USB drivers do not set the speed value, so set it here before starting */
  pdev->Speed = Speed;
 801f724:	68fb      	ldr	r3, [r7, #12]
 801f726:	183a      	adds	r2, r7, r0
 801f728:	7812      	ldrb	r2, [r2, #0]
 801f72a:	701a      	strb	r2, [r3, #0]

  /* start building the config descriptor common part */
  if (pdev->classId == 0U)
 801f72c:	68fb      	ldr	r3, [r7, #12]
 801f72e:	685b      	ldr	r3, [r3, #4]
 801f730:	2b00      	cmp	r3, #0
 801f732:	d107      	bne.n	801f744 <USBD_FrameWork_AddToConfDesc+0x3a>
  {
    /* Add configuration and IAD descriptors */
    USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f734:	687a      	ldr	r2, [r7, #4]
 801f736:	68fb      	ldr	r3, [r7, #12]
 801f738:	3325      	adds	r3, #37	@ 0x25
 801f73a:	33ff      	adds	r3, #255	@ 0xff
 801f73c:	0019      	movs	r1, r3
 801f73e:	0010      	movs	r0, r2
 801f740:	f000 f8a3 	bl	801f88a <USBD_FrameWork_AddConfDesc>
  }

  switch (pdev->tclasslist[pdev->classId].ClassType)
 801f744:	68fb      	ldr	r3, [r7, #12]
 801f746:	685b      	ldr	r3, [r3, #4]
 801f748:	68fa      	ldr	r2, [r7, #12]
 801f74a:	215c      	movs	r1, #92	@ 0x5c
 801f74c:	434b      	muls	r3, r1
 801f74e:	18d3      	adds	r3, r2, r3
 801f750:	330c      	adds	r3, #12
 801f752:	781b      	ldrb	r3, [r3, #0]
 801f754:	2b02      	cmp	r3, #2
 801f756:	d168      	bne.n	801f82a <USBD_FrameWork_AddToConfDesc+0x120>
#if USBD_CDC_ACM_CLASS_ACTIVATED == 1

    case CLASS_TYPE_CDC_ACM:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801f758:	2517      	movs	r5, #23
 801f75a:	197c      	adds	r4, r7, r5
 801f75c:	68fb      	ldr	r3, [r7, #12]
 801f75e:	0018      	movs	r0, r3
 801f760:	f000 f869 	bl	801f836 <USBD_FrameWork_FindFreeIFNbr>
 801f764:	0003      	movs	r3, r0
 801f766:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 801f768:	68fb      	ldr	r3, [r7, #12]
 801f76a:	685b      	ldr	r3, [r3, #4]
 801f76c:	68fa      	ldr	r2, [r7, #12]
 801f76e:	215c      	movs	r1, #92	@ 0x5c
 801f770:	434b      	muls	r3, r1
 801f772:	18d3      	adds	r3, r2, r3
 801f774:	3320      	adds	r3, #32
 801f776:	2202      	movs	r2, #2
 801f778:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801f77a:	68fb      	ldr	r3, [r7, #12]
 801f77c:	685b      	ldr	r3, [r3, #4]
 801f77e:	68fa      	ldr	r2, [r7, #12]
 801f780:	215a      	movs	r1, #90	@ 0x5a
 801f782:	205c      	movs	r0, #92	@ 0x5c
 801f784:	4343      	muls	r3, r0
 801f786:	18d3      	adds	r3, r2, r3
 801f788:	185b      	adds	r3, r3, r1
 801f78a:	197a      	adds	r2, r7, r5
 801f78c:	7812      	ldrb	r2, [r2, #0]
 801f78e:	701a      	strb	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 801f790:	68fb      	ldr	r3, [r7, #12]
 801f792:	685b      	ldr	r3, [r3, #4]
 801f794:	197a      	adds	r2, r7, r5
 801f796:	7812      	ldrb	r2, [r2, #0]
 801f798:	3201      	adds	r2, #1
 801f79a:	b2d4      	uxtb	r4, r2
 801f79c:	68fa      	ldr	r2, [r7, #12]
 801f79e:	215b      	movs	r1, #91	@ 0x5b
 801f7a0:	205c      	movs	r0, #92	@ 0x5c
 801f7a2:	4343      	muls	r3, r0
 801f7a4:	18d3      	adds	r3, r2, r3
 801f7a6:	185b      	adds	r3, r3, r1
 801f7a8:	1c22      	adds	r2, r4, #0
 801f7aa:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 801f7ac:	68fb      	ldr	r3, [r7, #12]
 801f7ae:	685b      	ldr	r3, [r3, #4]
 801f7b0:	68fa      	ldr	r2, [r7, #12]
 801f7b2:	215c      	movs	r1, #92	@ 0x5c
 801f7b4:	434b      	muls	r3, r1
 801f7b6:	18d3      	adds	r3, r2, r3
 801f7b8:	331c      	adds	r3, #28
 801f7ba:	2203      	movs	r2, #3
 801f7bc:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (Speed == USBD_HIGH_SPEED)
 801f7be:	230b      	movs	r3, #11
 801f7c0:	18fb      	adds	r3, r7, r3
 801f7c2:	781b      	ldrb	r3, [r3, #0]
 801f7c4:	2b01      	cmp	r3, #1
 801f7c6:	d114      	bne.n	801f7f2 <USBD_FrameWork_AddToConfDesc+0xe8>
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801f7c8:	2380      	movs	r3, #128	@ 0x80
 801f7ca:	009b      	lsls	r3, r3, #2
 801f7cc:	68f8      	ldr	r0, [r7, #12]
 801f7ce:	2202      	movs	r2, #2
 801f7d0:	2103      	movs	r1, #3
 801f7d2:	f000 f889 	bl	801f8e8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_HS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801f7d6:	2380      	movs	r3, #128	@ 0x80
 801f7d8:	009b      	lsls	r3, r3, #2
 801f7da:	68f8      	ldr	r0, [r7, #12]
 801f7dc:	2202      	movs	r2, #2
 801f7de:	2182      	movs	r1, #130	@ 0x82
 801f7e0:	f000 f882 	bl	801f8e8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_HS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801f7e4:	68f8      	ldr	r0, [r7, #12]
 801f7e6:	2308      	movs	r3, #8
 801f7e8:	2203      	movs	r2, #3
 801f7ea:	2181      	movs	r1, #129	@ 0x81
 801f7ec:	f000 f87c 	bl	801f8e8 <USBD_FrameWork_AssignEp>
 801f7f0:	e011      	b.n	801f816 <USBD_FrameWork_AddToConfDesc+0x10c>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_HS_MPS);
      }
      else
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801f7f2:	68f8      	ldr	r0, [r7, #12]
 801f7f4:	2340      	movs	r3, #64	@ 0x40
 801f7f6:	2202      	movs	r2, #2
 801f7f8:	2103      	movs	r1, #3
 801f7fa:	f000 f875 	bl	801f8e8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_FS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801f7fe:	68f8      	ldr	r0, [r7, #12]
 801f800:	2340      	movs	r3, #64	@ 0x40
 801f802:	2202      	movs	r2, #2
 801f804:	2182      	movs	r1, #130	@ 0x82
 801f806:	f000 f86f 	bl	801f8e8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_FS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801f80a:	68f8      	ldr	r0, [r7, #12]
 801f80c:	2308      	movs	r3, #8
 801f80e:	2203      	movs	r2, #3
 801f810:	2181      	movs	r1, #129	@ 0x81
 801f812:	f000 f869 	bl	801f8e8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_CDCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f816:	6879      	ldr	r1, [r7, #4]
 801f818:	68fb      	ldr	r3, [r7, #12]
 801f81a:	3325      	adds	r3, #37	@ 0x25
 801f81c:	33ff      	adds	r3, #255	@ 0xff
 801f81e:	001a      	movs	r2, r3
 801f820:	68fb      	ldr	r3, [r7, #12]
 801f822:	0018      	movs	r0, r3
 801f824:	f000 f8da 	bl	801f9dc <USBD_FrameWork_CDCDesc>

      break;
 801f828:	e000      	b.n	801f82c <USBD_FrameWork_AddToConfDesc+0x122>

    default:
      /* USER CODE BEGIN FrameWork_AddToConfDesc_2 */

      /* USER CODE END FrameWork_AddToConfDesc_2 */
      break;
 801f82a:	46c0      	nop			@ (mov r8, r8)
  }

  return UX_SUCCESS;
 801f82c:	2300      	movs	r3, #0
}
 801f82e:	0018      	movs	r0, r3
 801f830:	46bd      	mov	sp, r7
 801f832:	b006      	add	sp, #24
 801f834:	bdb0      	pop	{r4, r5, r7, pc}

0801f836 <USBD_FrameWork_FindFreeIFNbr>:
  *         Find the first interface available slot
  * @param  pdev: device instance
  * @retval The interface number to be used
  */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801f836:	b580      	push	{r7, lr}
 801f838:	b086      	sub	sp, #24
 801f83a:	af00      	add	r7, sp, #0
 801f83c:	6078      	str	r0, [r7, #4]
  uint32_t idx = 0U;
 801f83e:	2300      	movs	r3, #0
 801f840:	617b      	str	r3, [r7, #20]

  /* Unroll all already activated classes */
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801f842:	2300      	movs	r3, #0
 801f844:	613b      	str	r3, [r7, #16]
 801f846:	e015      	b.n	801f874 <USBD_FrameWork_FindFreeIFNbr+0x3e>
  {
    /* Unroll each class interfaces */
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801f848:	2300      	movs	r3, #0
 801f84a:	60fb      	str	r3, [r7, #12]
 801f84c:	e005      	b.n	801f85a <USBD_FrameWork_FindFreeIFNbr+0x24>
    {
      /* Increment the interface counter index */
      idx++;
 801f84e:	697b      	ldr	r3, [r7, #20]
 801f850:	3301      	adds	r3, #1
 801f852:	617b      	str	r3, [r7, #20]
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801f854:	68fb      	ldr	r3, [r7, #12]
 801f856:	3301      	adds	r3, #1
 801f858:	60fb      	str	r3, [r7, #12]
 801f85a:	687a      	ldr	r2, [r7, #4]
 801f85c:	693b      	ldr	r3, [r7, #16]
 801f85e:	215c      	movs	r1, #92	@ 0x5c
 801f860:	434b      	muls	r3, r1
 801f862:	18d3      	adds	r3, r2, r3
 801f864:	3320      	adds	r3, #32
 801f866:	681b      	ldr	r3, [r3, #0]
 801f868:	68fa      	ldr	r2, [r7, #12]
 801f86a:	429a      	cmp	r2, r3
 801f86c:	d3ef      	bcc.n	801f84e <USBD_FrameWork_FindFreeIFNbr+0x18>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801f86e:	693b      	ldr	r3, [r7, #16]
 801f870:	3301      	adds	r3, #1
 801f872:	613b      	str	r3, [r7, #16]
 801f874:	687b      	ldr	r3, [r7, #4]
 801f876:	689b      	ldr	r3, [r3, #8]
 801f878:	693a      	ldr	r2, [r7, #16]
 801f87a:	429a      	cmp	r2, r3
 801f87c:	d3e4      	bcc.n	801f848 <USBD_FrameWork_FindFreeIFNbr+0x12>
    }
  }

  /* Return the first available interface slot */
  return (uint8_t)idx;
 801f87e:	697b      	ldr	r3, [r7, #20]
 801f880:	b2db      	uxtb	r3, r3
}
 801f882:	0018      	movs	r0, r3
 801f884:	46bd      	mov	sp, r7
 801f886:	b006      	add	sp, #24
 801f888:	bd80      	pop	{r7, pc}

0801f88a <USBD_FrameWork_AddConfDesc>:
  * @param  Conf: configuration descriptor
  * @param  pSze: pointer to the configuration descriptor size
  * @retval none
  */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 801f88a:	b580      	push	{r7, lr}
 801f88c:	b084      	sub	sp, #16
 801f88e:	af00      	add	r7, sp, #0
 801f890:	6078      	str	r0, [r7, #4]
 801f892:	6039      	str	r1, [r7, #0]
  /* Intermediate variable to comply with MISRA-C Rule 11.3 */
  USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 801f894:	687b      	ldr	r3, [r7, #4]
 801f896:	60fb      	str	r3, [r7, #12]

  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801f898:	68fb      	ldr	r3, [r7, #12]
 801f89a:	2209      	movs	r2, #9
 801f89c:	701a      	strb	r2, [r3, #0]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801f89e:	68fb      	ldr	r3, [r7, #12]
 801f8a0:	2202      	movs	r2, #2
 801f8a2:	705a      	strb	r2, [r3, #1]
  ptr->wDescriptorLength = 0U;
 801f8a4:	68fb      	ldr	r3, [r7, #12]
 801f8a6:	789a      	ldrb	r2, [r3, #2]
 801f8a8:	2100      	movs	r1, #0
 801f8aa:	400a      	ands	r2, r1
 801f8ac:	709a      	strb	r2, [r3, #2]
 801f8ae:	78da      	ldrb	r2, [r3, #3]
 801f8b0:	2100      	movs	r1, #0
 801f8b2:	400a      	ands	r2, r1
 801f8b4:	70da      	strb	r2, [r3, #3]
  ptr->bNumInterfaces = 0U;
 801f8b6:	68fb      	ldr	r3, [r7, #12]
 801f8b8:	2200      	movs	r2, #0
 801f8ba:	711a      	strb	r2, [r3, #4]
  ptr->bConfigurationValue = 1U;
 801f8bc:	68fb      	ldr	r3, [r7, #12]
 801f8be:	2201      	movs	r2, #1
 801f8c0:	715a      	strb	r2, [r3, #5]
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 801f8c2:	68fb      	ldr	r3, [r7, #12]
 801f8c4:	2200      	movs	r2, #0
 801f8c6:	719a      	strb	r2, [r3, #6]
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801f8c8:	68fb      	ldr	r3, [r7, #12]
 801f8ca:	22c0      	movs	r2, #192	@ 0xc0
 801f8cc:	71da      	strb	r2, [r3, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801f8ce:	68fb      	ldr	r3, [r7, #12]
 801f8d0:	2219      	movs	r2, #25
 801f8d2:	721a      	strb	r2, [r3, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 801f8d4:	683b      	ldr	r3, [r7, #0]
 801f8d6:	681b      	ldr	r3, [r3, #0]
 801f8d8:	3309      	adds	r3, #9
 801f8da:	001a      	movs	r2, r3
 801f8dc:	683b      	ldr	r3, [r7, #0]
 801f8de:	601a      	str	r2, [r3, #0]
}
 801f8e0:	46c0      	nop			@ (mov r8, r8)
 801f8e2:	46bd      	mov	sp, r7
 801f8e4:	b004      	add	sp, #16
 801f8e6:	bd80      	pop	{r7, pc}

0801f8e8 <USBD_FrameWork_AssignEp>:
  * @param  Sze: Endpoint max packet size
  * @retval none
  */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
 801f8e8:	b590      	push	{r4, r7, lr}
 801f8ea:	b087      	sub	sp, #28
 801f8ec:	af00      	add	r7, sp, #0
 801f8ee:	60f8      	str	r0, [r7, #12]
 801f8f0:	0008      	movs	r0, r1
 801f8f2:	0011      	movs	r1, r2
 801f8f4:	607b      	str	r3, [r7, #4]
 801f8f6:	230b      	movs	r3, #11
 801f8f8:	18fb      	adds	r3, r7, r3
 801f8fa:	1c02      	adds	r2, r0, #0
 801f8fc:	701a      	strb	r2, [r3, #0]
 801f8fe:	230a      	movs	r3, #10
 801f900:	18fb      	adds	r3, r7, r3
 801f902:	1c0a      	adds	r2, r1, #0
 801f904:	701a      	strb	r2, [r3, #0]
  uint32_t idx = 0U;
 801f906:	2300      	movs	r3, #0
 801f908:	617b      	str	r3, [r7, #20]

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f90a:	e002      	b.n	801f912 <USBD_FrameWork_AssignEp+0x2a>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 801f90c:	697b      	ldr	r3, [r7, #20]
 801f90e:	3301      	adds	r3, #1
 801f910:	617b      	str	r3, [r7, #20]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f912:	68fb      	ldr	r3, [r7, #12]
 801f914:	685b      	ldr	r3, [r3, #4]
 801f916:	68fa      	ldr	r2, [r7, #12]
 801f918:	215c      	movs	r1, #92	@ 0x5c
 801f91a:	434b      	muls	r3, r1
 801f91c:	18d3      	adds	r3, r2, r3
 801f91e:	331c      	adds	r3, #28
 801f920:	681b      	ldr	r3, [r3, #0]
 801f922:	697a      	ldr	r2, [r7, #20]
 801f924:	429a      	cmp	r2, r3
 801f926:	d210      	bcs.n	801f94a <USBD_FrameWork_AssignEp+0x62>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 801f928:	68fb      	ldr	r3, [r7, #12]
 801f92a:	6858      	ldr	r0, [r3, #4]
 801f92c:	68f9      	ldr	r1, [r7, #12]
 801f92e:	697a      	ldr	r2, [r7, #20]
 801f930:	2428      	movs	r4, #40	@ 0x28
 801f932:	0013      	movs	r3, r2
 801f934:	005b      	lsls	r3, r3, #1
 801f936:	189b      	adds	r3, r3, r2
 801f938:	005b      	lsls	r3, r3, #1
 801f93a:	225c      	movs	r2, #92	@ 0x5c
 801f93c:	4342      	muls	r2, r0
 801f93e:	189b      	adds	r3, r3, r2
 801f940:	18cb      	adds	r3, r1, r3
 801f942:	191b      	adds	r3, r3, r4
 801f944:	781b      	ldrb	r3, [r3, #0]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f946:	2b00      	cmp	r3, #0
 801f948:	d1e0      	bne.n	801f90c <USBD_FrameWork_AssignEp+0x24>
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801f94a:	68fb      	ldr	r3, [r7, #12]
 801f94c:	6858      	ldr	r0, [r3, #4]
 801f94e:	68f9      	ldr	r1, [r7, #12]
 801f950:	697a      	ldr	r2, [r7, #20]
 801f952:	2424      	movs	r4, #36	@ 0x24
 801f954:	0013      	movs	r3, r2
 801f956:	005b      	lsls	r3, r3, #1
 801f958:	189b      	adds	r3, r3, r2
 801f95a:	005b      	lsls	r3, r3, #1
 801f95c:	225c      	movs	r2, #92	@ 0x5c
 801f95e:	4342      	muls	r2, r0
 801f960:	189b      	adds	r3, r3, r2
 801f962:	18cb      	adds	r3, r1, r3
 801f964:	191b      	adds	r3, r3, r4
 801f966:	220b      	movs	r2, #11
 801f968:	18ba      	adds	r2, r7, r2
 801f96a:	7812      	ldrb	r2, [r2, #0]
 801f96c:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801f96e:	68fb      	ldr	r3, [r7, #12]
 801f970:	6858      	ldr	r0, [r3, #4]
 801f972:	68f9      	ldr	r1, [r7, #12]
 801f974:	697a      	ldr	r2, [r7, #20]
 801f976:	2425      	movs	r4, #37	@ 0x25
 801f978:	0013      	movs	r3, r2
 801f97a:	005b      	lsls	r3, r3, #1
 801f97c:	189b      	adds	r3, r3, r2
 801f97e:	005b      	lsls	r3, r3, #1
 801f980:	225c      	movs	r2, #92	@ 0x5c
 801f982:	4342      	muls	r2, r0
 801f984:	189b      	adds	r3, r3, r2
 801f986:	18cb      	adds	r3, r1, r3
 801f988:	191b      	adds	r3, r3, r4
 801f98a:	220a      	movs	r2, #10
 801f98c:	18ba      	adds	r2, r7, r2
 801f98e:	7812      	ldrb	r2, [r2, #0]
 801f990:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801f992:	68fb      	ldr	r3, [r7, #12]
 801f994:	6858      	ldr	r0, [r3, #4]
 801f996:	687b      	ldr	r3, [r7, #4]
 801f998:	b29c      	uxth	r4, r3
 801f99a:	68f9      	ldr	r1, [r7, #12]
 801f99c:	697a      	ldr	r2, [r7, #20]
 801f99e:	0013      	movs	r3, r2
 801f9a0:	005b      	lsls	r3, r3, #1
 801f9a2:	189b      	adds	r3, r3, r2
 801f9a4:	005b      	lsls	r3, r3, #1
 801f9a6:	225c      	movs	r2, #92	@ 0x5c
 801f9a8:	4342      	muls	r2, r0
 801f9aa:	189b      	adds	r3, r3, r2
 801f9ac:	18cb      	adds	r3, r1, r3
 801f9ae:	3326      	adds	r3, #38	@ 0x26
 801f9b0:	1c22      	adds	r2, r4, #0
 801f9b2:	801a      	strh	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801f9b4:	68fb      	ldr	r3, [r7, #12]
 801f9b6:	6858      	ldr	r0, [r3, #4]
 801f9b8:	68f9      	ldr	r1, [r7, #12]
 801f9ba:	697a      	ldr	r2, [r7, #20]
 801f9bc:	2428      	movs	r4, #40	@ 0x28
 801f9be:	0013      	movs	r3, r2
 801f9c0:	005b      	lsls	r3, r3, #1
 801f9c2:	189b      	adds	r3, r3, r2
 801f9c4:	005b      	lsls	r3, r3, #1
 801f9c6:	225c      	movs	r2, #92	@ 0x5c
 801f9c8:	4342      	muls	r2, r0
 801f9ca:	189b      	adds	r3, r3, r2
 801f9cc:	18cb      	adds	r3, r1, r3
 801f9ce:	191b      	adds	r3, r3, r4
 801f9d0:	2201      	movs	r2, #1
 801f9d2:	701a      	strb	r2, [r3, #0]
}
 801f9d4:	46c0      	nop			@ (mov r8, r8)
 801f9d6:	46bd      	mov	sp, r7
 801f9d8:	b007      	add	sp, #28
 801f9da:	bd90      	pop	{r4, r7, pc}

0801f9dc <USBD_FrameWork_CDCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void USBD_FrameWork_CDCDesc(USBD_DevClassHandleTypeDef *pdev,
                                   uint32_t pConf, uint32_t *Sze)
{
 801f9dc:	b590      	push	{r4, r7, lr}
 801f9de:	b085      	sub	sp, #20
 801f9e0:	af00      	add	r7, sp, #0
 801f9e2:	60f8      	str	r0, [r7, #12]
 801f9e4:	60b9      	str	r1, [r7, #8]
 801f9e6:	607a      	str	r2, [r7, #4]
#if USBD_COMPOSITE_USE_IAD == 1
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 801f9e8:	687b      	ldr	r3, [r7, #4]
 801f9ea:	681a      	ldr	r2, [r3, #0]
 801f9ec:	68bb      	ldr	r3, [r7, #8]
 801f9ee:	18d3      	adds	r3, r2, r3
 801f9f0:	001a      	movs	r2, r3
 801f9f2:	4be9      	ldr	r3, [pc, #932]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f9f4:	601a      	str	r2, [r3, #0]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 801f9f6:	4be8      	ldr	r3, [pc, #928]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f9f8:	681b      	ldr	r3, [r3, #0]
 801f9fa:	2208      	movs	r2, #8
 801f9fc:	701a      	strb	r2, [r3, #0]
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 801f9fe:	4be6      	ldr	r3, [pc, #920]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801fa00:	681b      	ldr	r3, [r3, #0]
 801fa02:	220b      	movs	r2, #11
 801fa04:	705a      	strb	r2, [r3, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801fa06:	68fb      	ldr	r3, [r7, #12]
 801fa08:	685a      	ldr	r2, [r3, #4]
 801fa0a:	4be3      	ldr	r3, [pc, #908]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801fa0c:	681b      	ldr	r3, [r3, #0]
 801fa0e:	68f9      	ldr	r1, [r7, #12]
 801fa10:	205a      	movs	r0, #90	@ 0x5a
 801fa12:	245c      	movs	r4, #92	@ 0x5c
 801fa14:	4362      	muls	r2, r4
 801fa16:	188a      	adds	r2, r1, r2
 801fa18:	1812      	adds	r2, r2, r0
 801fa1a:	7812      	ldrb	r2, [r2, #0]
 801fa1c:	709a      	strb	r2, [r3, #2]
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 801fa1e:	4bde      	ldr	r3, [pc, #888]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801fa20:	681b      	ldr	r3, [r3, #0]
 801fa22:	2202      	movs	r2, #2
 801fa24:	70da      	strb	r2, [r3, #3]
  pIadDesc->bFunctionClass = 0x02U;
 801fa26:	4bdc      	ldr	r3, [pc, #880]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801fa28:	681b      	ldr	r3, [r3, #0]
 801fa2a:	2202      	movs	r2, #2
 801fa2c:	711a      	strb	r2, [r3, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 801fa2e:	4bda      	ldr	r3, [pc, #872]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801fa30:	681b      	ldr	r3, [r3, #0]
 801fa32:	2202      	movs	r2, #2
 801fa34:	715a      	strb	r2, [r3, #5]
  pIadDesc->bFunctionProtocol = 0x01U;
 801fa36:	4bd8      	ldr	r3, [pc, #864]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801fa38:	681b      	ldr	r3, [r3, #0]
 801fa3a:	2201      	movs	r2, #1
 801fa3c:	719a      	strb	r2, [r3, #6]
  pIadDesc->iFunction = 0; /* String Index */
 801fa3e:	4bd6      	ldr	r3, [pc, #856]	@ (801fd98 <USBD_FrameWork_CDCDesc+0x3bc>)
 801fa40:	681b      	ldr	r3, [r3, #0]
 801fa42:	2200      	movs	r2, #0
 801fa44:	71da      	strb	r2, [r3, #7]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 801fa46:	687b      	ldr	r3, [r7, #4]
 801fa48:	681b      	ldr	r3, [r3, #0]
 801fa4a:	3308      	adds	r3, #8
 801fa4c:	001a      	movs	r2, r3
 801fa4e:	687b      	ldr	r3, [r7, #4]
 801fa50:	601a      	str	r2, [r3, #0]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 801fa52:	687b      	ldr	r3, [r7, #4]
 801fa54:	681a      	ldr	r2, [r3, #0]
 801fa56:	68bb      	ldr	r3, [r7, #8]
 801fa58:	18d3      	adds	r3, r2, r3
 801fa5a:	001a      	movs	r2, r3
 801fa5c:	4bcf      	ldr	r3, [pc, #828]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa5e:	601a      	str	r2, [r3, #0]
 801fa60:	4bce      	ldr	r3, [pc, #824]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa62:	681b      	ldr	r3, [r3, #0]
 801fa64:	2209      	movs	r2, #9
 801fa66:	701a      	strb	r2, [r3, #0]
 801fa68:	4bcc      	ldr	r3, [pc, #816]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa6a:	681b      	ldr	r3, [r3, #0]
 801fa6c:	2204      	movs	r2, #4
 801fa6e:	705a      	strb	r2, [r3, #1]
 801fa70:	68fb      	ldr	r3, [r7, #12]
 801fa72:	685a      	ldr	r2, [r3, #4]
 801fa74:	4bc9      	ldr	r3, [pc, #804]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa76:	681b      	ldr	r3, [r3, #0]
 801fa78:	68f9      	ldr	r1, [r7, #12]
 801fa7a:	205a      	movs	r0, #90	@ 0x5a
 801fa7c:	245c      	movs	r4, #92	@ 0x5c
 801fa7e:	4362      	muls	r2, r4
 801fa80:	188a      	adds	r2, r1, r2
 801fa82:	1812      	adds	r2, r2, r0
 801fa84:	7812      	ldrb	r2, [r2, #0]
 801fa86:	709a      	strb	r2, [r3, #2]
 801fa88:	4bc4      	ldr	r3, [pc, #784]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa8a:	681b      	ldr	r3, [r3, #0]
 801fa8c:	2200      	movs	r2, #0
 801fa8e:	70da      	strb	r2, [r3, #3]
 801fa90:	4bc2      	ldr	r3, [pc, #776]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa92:	681b      	ldr	r3, [r3, #0]
 801fa94:	2201      	movs	r2, #1
 801fa96:	711a      	strb	r2, [r3, #4]
 801fa98:	4bc0      	ldr	r3, [pc, #768]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa9a:	681b      	ldr	r3, [r3, #0]
 801fa9c:	2202      	movs	r2, #2
 801fa9e:	715a      	strb	r2, [r3, #5]
 801faa0:	4bbe      	ldr	r3, [pc, #760]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801faa2:	681b      	ldr	r3, [r3, #0]
 801faa4:	2202      	movs	r2, #2
 801faa6:	719a      	strb	r2, [r3, #6]
 801faa8:	4bbc      	ldr	r3, [pc, #752]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801faaa:	681b      	ldr	r3, [r3, #0]
 801faac:	2201      	movs	r2, #1
 801faae:	71da      	strb	r2, [r3, #7]
 801fab0:	4bba      	ldr	r3, [pc, #744]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fab2:	681b      	ldr	r3, [r3, #0]
 801fab4:	2200      	movs	r2, #0
 801fab6:	721a      	strb	r2, [r3, #8]
 801fab8:	687b      	ldr	r3, [r7, #4]
 801faba:	681b      	ldr	r3, [r3, #0]
 801fabc:	3309      	adds	r3, #9
 801fabe:	001a      	movs	r2, r3
 801fac0:	687b      	ldr	r3, [r7, #4]
 801fac2:	601a      	str	r2, [r3, #0]
                          0x02U, 0x01U, 0U);

  /* Control interface headers */
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801fac4:	687b      	ldr	r3, [r7, #4]
 801fac6:	681a      	ldr	r2, [r3, #0]
 801fac8:	68bb      	ldr	r3, [r7, #8]
 801faca:	18d3      	adds	r3, r2, r3
 801facc:	001a      	movs	r2, r3
 801face:	4bb4      	ldr	r3, [pc, #720]	@ (801fda0 <USBD_FrameWork_CDCDesc+0x3c4>)
 801fad0:	601a      	str	r2, [r3, #0]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
 801fad2:	4bb3      	ldr	r3, [pc, #716]	@ (801fda0 <USBD_FrameWork_CDCDesc+0x3c4>)
 801fad4:	681b      	ldr	r3, [r3, #0]
 801fad6:	2205      	movs	r2, #5
 801fad8:	701a      	strb	r2, [r3, #0]
  pHeadDesc->bDescriptorType = 0x24U;
 801fada:	4bb1      	ldr	r3, [pc, #708]	@ (801fda0 <USBD_FrameWork_CDCDesc+0x3c4>)
 801fadc:	681b      	ldr	r3, [r3, #0]
 801fade:	2224      	movs	r2, #36	@ 0x24
 801fae0:	705a      	strb	r2, [r3, #1]
  pHeadDesc->bDescriptorSubtype = 0x00U;
 801fae2:	4baf      	ldr	r3, [pc, #700]	@ (801fda0 <USBD_FrameWork_CDCDesc+0x3c4>)
 801fae4:	681b      	ldr	r3, [r3, #0]
 801fae6:	2200      	movs	r2, #0
 801fae8:	709a      	strb	r2, [r3, #2]
  pHeadDesc->bcdCDC = 0x0110;
 801faea:	4bad      	ldr	r3, [pc, #692]	@ (801fda0 <USBD_FrameWork_CDCDesc+0x3c4>)
 801faec:	681b      	ldr	r3, [r3, #0]
 801faee:	3303      	adds	r3, #3
 801faf0:	781a      	ldrb	r2, [r3, #0]
 801faf2:	2100      	movs	r1, #0
 801faf4:	400a      	ands	r2, r1
 801faf6:	1c11      	adds	r1, r2, #0
 801faf8:	2210      	movs	r2, #16
 801fafa:	430a      	orrs	r2, r1
 801fafc:	701a      	strb	r2, [r3, #0]
 801fafe:	785a      	ldrb	r2, [r3, #1]
 801fb00:	2100      	movs	r1, #0
 801fb02:	400a      	ands	r2, r1
 801fb04:	1c11      	adds	r1, r2, #0
 801fb06:	2201      	movs	r2, #1
 801fb08:	430a      	orrs	r2, r1
 801fb0a:	705a      	strb	r2, [r3, #1]
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 801fb0c:	687b      	ldr	r3, [r7, #4]
 801fb0e:	681b      	ldr	r3, [r3, #0]
 801fb10:	1d5a      	adds	r2, r3, #5
 801fb12:	687b      	ldr	r3, [r7, #4]
 801fb14:	601a      	str	r2, [r3, #0]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801fb16:	687b      	ldr	r3, [r7, #4]
 801fb18:	681a      	ldr	r2, [r3, #0]
 801fb1a:	68bb      	ldr	r3, [r7, #8]
 801fb1c:	18d3      	adds	r3, r2, r3
 801fb1e:	001a      	movs	r2, r3
 801fb20:	4ba0      	ldr	r3, [pc, #640]	@ (801fda4 <USBD_FrameWork_CDCDesc+0x3c8>)
 801fb22:	601a      	str	r2, [r3, #0]
  pCallMgmDesc->bLength = 0x05U;
 801fb24:	4b9f      	ldr	r3, [pc, #636]	@ (801fda4 <USBD_FrameWork_CDCDesc+0x3c8>)
 801fb26:	681b      	ldr	r3, [r3, #0]
 801fb28:	2205      	movs	r2, #5
 801fb2a:	701a      	strb	r2, [r3, #0]
  pCallMgmDesc->bDescriptorType = 0x24U;
 801fb2c:	4b9d      	ldr	r3, [pc, #628]	@ (801fda4 <USBD_FrameWork_CDCDesc+0x3c8>)
 801fb2e:	681b      	ldr	r3, [r3, #0]
 801fb30:	2224      	movs	r2, #36	@ 0x24
 801fb32:	705a      	strb	r2, [r3, #1]
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 801fb34:	4b9b      	ldr	r3, [pc, #620]	@ (801fda4 <USBD_FrameWork_CDCDesc+0x3c8>)
 801fb36:	681b      	ldr	r3, [r3, #0]
 801fb38:	2201      	movs	r2, #1
 801fb3a:	709a      	strb	r2, [r3, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
 801fb3c:	4b99      	ldr	r3, [pc, #612]	@ (801fda4 <USBD_FrameWork_CDCDesc+0x3c8>)
 801fb3e:	681b      	ldr	r3, [r3, #0]
 801fb40:	2200      	movs	r2, #0
 801fb42:	70da      	strb	r2, [r3, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 801fb44:	68fb      	ldr	r3, [r7, #12]
 801fb46:	685a      	ldr	r2, [r3, #4]
 801fb48:	4b96      	ldr	r3, [pc, #600]	@ (801fda4 <USBD_FrameWork_CDCDesc+0x3c8>)
 801fb4a:	681b      	ldr	r3, [r3, #0]
 801fb4c:	68f9      	ldr	r1, [r7, #12]
 801fb4e:	205b      	movs	r0, #91	@ 0x5b
 801fb50:	245c      	movs	r4, #92	@ 0x5c
 801fb52:	4362      	muls	r2, r4
 801fb54:	188a      	adds	r2, r1, r2
 801fb56:	1812      	adds	r2, r2, r0
 801fb58:	7812      	ldrb	r2, [r2, #0]
 801fb5a:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 801fb5c:	687b      	ldr	r3, [r7, #4]
 801fb5e:	681b      	ldr	r3, [r3, #0]
 801fb60:	1d5a      	adds	r2, r3, #5
 801fb62:	687b      	ldr	r3, [r7, #4]
 801fb64:	601a      	str	r2, [r3, #0]

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801fb66:	687b      	ldr	r3, [r7, #4]
 801fb68:	681a      	ldr	r2, [r3, #0]
 801fb6a:	68bb      	ldr	r3, [r7, #8]
 801fb6c:	18d3      	adds	r3, r2, r3
 801fb6e:	001a      	movs	r2, r3
 801fb70:	4b8d      	ldr	r3, [pc, #564]	@ (801fda8 <USBD_FrameWork_CDCDesc+0x3cc>)
 801fb72:	601a      	str	r2, [r3, #0]
  pACMDesc->bLength = 0x04U;
 801fb74:	4b8c      	ldr	r3, [pc, #560]	@ (801fda8 <USBD_FrameWork_CDCDesc+0x3cc>)
 801fb76:	681b      	ldr	r3, [r3, #0]
 801fb78:	2204      	movs	r2, #4
 801fb7a:	701a      	strb	r2, [r3, #0]
  pACMDesc->bDescriptorType = 0x24U;
 801fb7c:	4b8a      	ldr	r3, [pc, #552]	@ (801fda8 <USBD_FrameWork_CDCDesc+0x3cc>)
 801fb7e:	681b      	ldr	r3, [r3, #0]
 801fb80:	2224      	movs	r2, #36	@ 0x24
 801fb82:	705a      	strb	r2, [r3, #1]
  pACMDesc->bDescriptorSubtype = 0x02U;
 801fb84:	4b88      	ldr	r3, [pc, #544]	@ (801fda8 <USBD_FrameWork_CDCDesc+0x3cc>)
 801fb86:	681b      	ldr	r3, [r3, #0]
 801fb88:	2202      	movs	r2, #2
 801fb8a:	709a      	strb	r2, [r3, #2]
  pACMDesc->bmCapabilities = 0x02;
 801fb8c:	4b86      	ldr	r3, [pc, #536]	@ (801fda8 <USBD_FrameWork_CDCDesc+0x3cc>)
 801fb8e:	681b      	ldr	r3, [r3, #0]
 801fb90:	2202      	movs	r2, #2
 801fb92:	70da      	strb	r2, [r3, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 801fb94:	687b      	ldr	r3, [r7, #4]
 801fb96:	681b      	ldr	r3, [r3, #0]
 801fb98:	1d1a      	adds	r2, r3, #4
 801fb9a:	687b      	ldr	r3, [r7, #4]
 801fb9c:	601a      	str	r2, [r3, #0]

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801fb9e:	687b      	ldr	r3, [r7, #4]
 801fba0:	681a      	ldr	r2, [r3, #0]
 801fba2:	68bb      	ldr	r3, [r7, #8]
 801fba4:	18d3      	adds	r3, r2, r3
 801fba6:	001a      	movs	r2, r3
 801fba8:	4b80      	ldr	r3, [pc, #512]	@ (801fdac <USBD_FrameWork_CDCDesc+0x3d0>)
 801fbaa:	601a      	str	r2, [r3, #0]
  pUnionDesc->bLength = 0x05U;
 801fbac:	4b7f      	ldr	r3, [pc, #508]	@ (801fdac <USBD_FrameWork_CDCDesc+0x3d0>)
 801fbae:	681b      	ldr	r3, [r3, #0]
 801fbb0:	2205      	movs	r2, #5
 801fbb2:	701a      	strb	r2, [r3, #0]
  pUnionDesc->bDescriptorType = 0x24U;
 801fbb4:	4b7d      	ldr	r3, [pc, #500]	@ (801fdac <USBD_FrameWork_CDCDesc+0x3d0>)
 801fbb6:	681b      	ldr	r3, [r3, #0]
 801fbb8:	2224      	movs	r2, #36	@ 0x24
 801fbba:	705a      	strb	r2, [r3, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 801fbbc:	4b7b      	ldr	r3, [pc, #492]	@ (801fdac <USBD_FrameWork_CDCDesc+0x3d0>)
 801fbbe:	681b      	ldr	r3, [r3, #0]
 801fbc0:	2206      	movs	r2, #6
 801fbc2:	709a      	strb	r2, [r3, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801fbc4:	68fb      	ldr	r3, [r7, #12]
 801fbc6:	685a      	ldr	r2, [r3, #4]
 801fbc8:	4b78      	ldr	r3, [pc, #480]	@ (801fdac <USBD_FrameWork_CDCDesc+0x3d0>)
 801fbca:	681b      	ldr	r3, [r3, #0]
 801fbcc:	68f9      	ldr	r1, [r7, #12]
 801fbce:	205a      	movs	r0, #90	@ 0x5a
 801fbd0:	245c      	movs	r4, #92	@ 0x5c
 801fbd2:	4362      	muls	r2, r4
 801fbd4:	188a      	adds	r2, r1, r2
 801fbd6:	1812      	adds	r2, r2, r0
 801fbd8:	7812      	ldrb	r2, [r2, #0]
 801fbda:	70da      	strb	r2, [r3, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 801fbdc:	68fb      	ldr	r3, [r7, #12]
 801fbde:	685a      	ldr	r2, [r3, #4]
 801fbe0:	4b72      	ldr	r3, [pc, #456]	@ (801fdac <USBD_FrameWork_CDCDesc+0x3d0>)
 801fbe2:	681b      	ldr	r3, [r3, #0]
 801fbe4:	68f9      	ldr	r1, [r7, #12]
 801fbe6:	205b      	movs	r0, #91	@ 0x5b
 801fbe8:	245c      	movs	r4, #92	@ 0x5c
 801fbea:	4362      	muls	r2, r4
 801fbec:	188a      	adds	r2, r1, r2
 801fbee:	1812      	adds	r2, r2, r0
 801fbf0:	7812      	ldrb	r2, [r2, #0]
 801fbf2:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 801fbf4:	687b      	ldr	r3, [r7, #4]
 801fbf6:	681b      	ldr	r3, [r3, #0]
 801fbf8:	1d5a      	adds	r2, r3, #5
 801fbfa:	687b      	ldr	r3, [r7, #4]
 801fbfc:	601a      	str	r2, [r3, #0]

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 801fbfe:	687b      	ldr	r3, [r7, #4]
 801fc00:	681a      	ldr	r2, [r3, #0]
 801fc02:	68bb      	ldr	r3, [r7, #8]
 801fc04:	18d3      	adds	r3, r2, r3
 801fc06:	001a      	movs	r2, r3
 801fc08:	4b69      	ldr	r3, [pc, #420]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc0a:	601a      	str	r2, [r3, #0]
 801fc0c:	4b68      	ldr	r3, [pc, #416]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc0e:	681b      	ldr	r3, [r3, #0]
 801fc10:	2207      	movs	r2, #7
 801fc12:	701a      	strb	r2, [r3, #0]
 801fc14:	4b66      	ldr	r3, [pc, #408]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc16:	681b      	ldr	r3, [r3, #0]
 801fc18:	2205      	movs	r2, #5
 801fc1a:	705a      	strb	r2, [r3, #1]
 801fc1c:	68fb      	ldr	r3, [r7, #12]
 801fc1e:	685a      	ldr	r2, [r3, #4]
 801fc20:	4b63      	ldr	r3, [pc, #396]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc22:	681b      	ldr	r3, [r3, #0]
 801fc24:	68f9      	ldr	r1, [r7, #12]
 801fc26:	2030      	movs	r0, #48	@ 0x30
 801fc28:	245c      	movs	r4, #92	@ 0x5c
 801fc2a:	4362      	muls	r2, r4
 801fc2c:	188a      	adds	r2, r1, r2
 801fc2e:	1812      	adds	r2, r2, r0
 801fc30:	7812      	ldrb	r2, [r2, #0]
 801fc32:	709a      	strb	r2, [r3, #2]
 801fc34:	4b5e      	ldr	r3, [pc, #376]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc36:	681b      	ldr	r3, [r3, #0]
 801fc38:	2203      	movs	r2, #3
 801fc3a:	70da      	strb	r2, [r3, #3]
 801fc3c:	68fb      	ldr	r3, [r7, #12]
 801fc3e:	685a      	ldr	r2, [r3, #4]
 801fc40:	4b5b      	ldr	r3, [pc, #364]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc42:	681b      	ldr	r3, [r3, #0]
 801fc44:	68f9      	ldr	r1, [r7, #12]
 801fc46:	205c      	movs	r0, #92	@ 0x5c
 801fc48:	4342      	muls	r2, r0
 801fc4a:	188a      	adds	r2, r1, r2
 801fc4c:	3232      	adds	r2, #50	@ 0x32
 801fc4e:	8812      	ldrh	r2, [r2, #0]
 801fc50:	21ff      	movs	r1, #255	@ 0xff
 801fc52:	4011      	ands	r1, r2
 801fc54:	000c      	movs	r4, r1
 801fc56:	7919      	ldrb	r1, [r3, #4]
 801fc58:	2000      	movs	r0, #0
 801fc5a:	4001      	ands	r1, r0
 801fc5c:	1c08      	adds	r0, r1, #0
 801fc5e:	1c21      	adds	r1, r4, #0
 801fc60:	4301      	orrs	r1, r0
 801fc62:	7119      	strb	r1, [r3, #4]
 801fc64:	0a12      	lsrs	r2, r2, #8
 801fc66:	b290      	uxth	r0, r2
 801fc68:	795a      	ldrb	r2, [r3, #5]
 801fc6a:	2100      	movs	r1, #0
 801fc6c:	400a      	ands	r2, r1
 801fc6e:	1c11      	adds	r1, r2, #0
 801fc70:	1c02      	adds	r2, r0, #0
 801fc72:	430a      	orrs	r2, r1
 801fc74:	715a      	strb	r2, [r3, #5]
 801fc76:	68fb      	ldr	r3, [r7, #12]
 801fc78:	781b      	ldrb	r3, [r3, #0]
 801fc7a:	2b01      	cmp	r3, #1
 801fc7c:	d104      	bne.n	801fc88 <USBD_FrameWork_CDCDesc+0x2ac>
 801fc7e:	4b4c      	ldr	r3, [pc, #304]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc80:	681b      	ldr	r3, [r3, #0]
 801fc82:	2205      	movs	r2, #5
 801fc84:	719a      	strb	r2, [r3, #6]
 801fc86:	e003      	b.n	801fc90 <USBD_FrameWork_CDCDesc+0x2b4>
 801fc88:	4b49      	ldr	r3, [pc, #292]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fc8a:	681b      	ldr	r3, [r3, #0]
 801fc8c:	2205      	movs	r2, #5
 801fc8e:	719a      	strb	r2, [r3, #6]
 801fc90:	687b      	ldr	r3, [r7, #4]
 801fc92:	681b      	ldr	r3, [r3, #0]
 801fc94:	1dda      	adds	r2, r3, #7
 801fc96:	687b      	ldr	r3, [r7, #4]
 801fc98:	601a      	str	r2, [r3, #0]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801fc9a:	687b      	ldr	r3, [r7, #4]
 801fc9c:	681a      	ldr	r2, [r3, #0]
 801fc9e:	68bb      	ldr	r3, [r7, #8]
 801fca0:	18d3      	adds	r3, r2, r3
 801fca2:	001a      	movs	r2, r3
 801fca4:	4b3d      	ldr	r3, [pc, #244]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fca6:	601a      	str	r2, [r3, #0]
 801fca8:	4b3c      	ldr	r3, [pc, #240]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcaa:	681b      	ldr	r3, [r3, #0]
 801fcac:	2209      	movs	r2, #9
 801fcae:	701a      	strb	r2, [r3, #0]
 801fcb0:	4b3a      	ldr	r3, [pc, #232]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcb2:	681b      	ldr	r3, [r3, #0]
 801fcb4:	2204      	movs	r2, #4
 801fcb6:	705a      	strb	r2, [r3, #1]
 801fcb8:	68fb      	ldr	r3, [r7, #12]
 801fcba:	685a      	ldr	r2, [r3, #4]
 801fcbc:	4b37      	ldr	r3, [pc, #220]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcbe:	681b      	ldr	r3, [r3, #0]
 801fcc0:	68f9      	ldr	r1, [r7, #12]
 801fcc2:	205b      	movs	r0, #91	@ 0x5b
 801fcc4:	245c      	movs	r4, #92	@ 0x5c
 801fcc6:	4362      	muls	r2, r4
 801fcc8:	188a      	adds	r2, r1, r2
 801fcca:	1812      	adds	r2, r2, r0
 801fccc:	7812      	ldrb	r2, [r2, #0]
 801fcce:	709a      	strb	r2, [r3, #2]
 801fcd0:	4b32      	ldr	r3, [pc, #200]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcd2:	681b      	ldr	r3, [r3, #0]
 801fcd4:	2200      	movs	r2, #0
 801fcd6:	70da      	strb	r2, [r3, #3]
 801fcd8:	4b30      	ldr	r3, [pc, #192]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcda:	681b      	ldr	r3, [r3, #0]
 801fcdc:	2202      	movs	r2, #2
 801fcde:	711a      	strb	r2, [r3, #4]
 801fce0:	4b2e      	ldr	r3, [pc, #184]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fce2:	681b      	ldr	r3, [r3, #0]
 801fce4:	220a      	movs	r2, #10
 801fce6:	715a      	strb	r2, [r3, #5]
 801fce8:	4b2c      	ldr	r3, [pc, #176]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcea:	681b      	ldr	r3, [r3, #0]
 801fcec:	2200      	movs	r2, #0
 801fcee:	719a      	strb	r2, [r3, #6]
 801fcf0:	4b2a      	ldr	r3, [pc, #168]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcf2:	681b      	ldr	r3, [r3, #0]
 801fcf4:	2200      	movs	r2, #0
 801fcf6:	71da      	strb	r2, [r3, #7]
 801fcf8:	4b28      	ldr	r3, [pc, #160]	@ (801fd9c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fcfa:	681b      	ldr	r3, [r3, #0]
 801fcfc:	2200      	movs	r2, #0
 801fcfe:	721a      	strb	r2, [r3, #8]
 801fd00:	687b      	ldr	r3, [r7, #4]
 801fd02:	681b      	ldr	r3, [r3, #0]
 801fd04:	3309      	adds	r3, #9
 801fd06:	001a      	movs	r2, r3
 801fd08:	687b      	ldr	r3, [r7, #4]
 801fd0a:	601a      	str	r2, [r3, #0]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 801fd0c:	687b      	ldr	r3, [r7, #4]
 801fd0e:	681a      	ldr	r2, [r3, #0]
 801fd10:	68bb      	ldr	r3, [r7, #8]
 801fd12:	18d3      	adds	r3, r2, r3
 801fd14:	001a      	movs	r2, r3
 801fd16:	4b26      	ldr	r3, [pc, #152]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fd18:	601a      	str	r2, [r3, #0]
 801fd1a:	4b25      	ldr	r3, [pc, #148]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fd1c:	681b      	ldr	r3, [r3, #0]
 801fd1e:	2207      	movs	r2, #7
 801fd20:	701a      	strb	r2, [r3, #0]
 801fd22:	4b23      	ldr	r3, [pc, #140]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fd24:	681b      	ldr	r3, [r3, #0]
 801fd26:	2205      	movs	r2, #5
 801fd28:	705a      	strb	r2, [r3, #1]
 801fd2a:	68fb      	ldr	r3, [r7, #12]
 801fd2c:	685a      	ldr	r2, [r3, #4]
 801fd2e:	4b20      	ldr	r3, [pc, #128]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fd30:	681b      	ldr	r3, [r3, #0]
 801fd32:	68f9      	ldr	r1, [r7, #12]
 801fd34:	2024      	movs	r0, #36	@ 0x24
 801fd36:	245c      	movs	r4, #92	@ 0x5c
 801fd38:	4362      	muls	r2, r4
 801fd3a:	188a      	adds	r2, r1, r2
 801fd3c:	1812      	adds	r2, r2, r0
 801fd3e:	7812      	ldrb	r2, [r2, #0]
 801fd40:	709a      	strb	r2, [r3, #2]
 801fd42:	4b1b      	ldr	r3, [pc, #108]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fd44:	681b      	ldr	r3, [r3, #0]
 801fd46:	2202      	movs	r2, #2
 801fd48:	70da      	strb	r2, [r3, #3]
 801fd4a:	68fb      	ldr	r3, [r7, #12]
 801fd4c:	685a      	ldr	r2, [r3, #4]
 801fd4e:	4b18      	ldr	r3, [pc, #96]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fd50:	681b      	ldr	r3, [r3, #0]
 801fd52:	68f9      	ldr	r1, [r7, #12]
 801fd54:	205c      	movs	r0, #92	@ 0x5c
 801fd56:	4342      	muls	r2, r0
 801fd58:	188a      	adds	r2, r1, r2
 801fd5a:	3226      	adds	r2, #38	@ 0x26
 801fd5c:	8812      	ldrh	r2, [r2, #0]
 801fd5e:	21ff      	movs	r1, #255	@ 0xff
 801fd60:	4011      	ands	r1, r2
 801fd62:	000c      	movs	r4, r1
 801fd64:	7919      	ldrb	r1, [r3, #4]
 801fd66:	2000      	movs	r0, #0
 801fd68:	4001      	ands	r1, r0
 801fd6a:	1c08      	adds	r0, r1, #0
 801fd6c:	1c21      	adds	r1, r4, #0
 801fd6e:	4301      	orrs	r1, r0
 801fd70:	7119      	strb	r1, [r3, #4]
 801fd72:	0a12      	lsrs	r2, r2, #8
 801fd74:	b290      	uxth	r0, r2
 801fd76:	795a      	ldrb	r2, [r3, #5]
 801fd78:	2100      	movs	r1, #0
 801fd7a:	400a      	ands	r2, r1
 801fd7c:	1c11      	adds	r1, r2, #0
 801fd7e:	1c02      	adds	r2, r0, #0
 801fd80:	430a      	orrs	r2, r1
 801fd82:	715a      	strb	r2, [r3, #5]
 801fd84:	68fb      	ldr	r3, [r7, #12]
 801fd86:	781b      	ldrb	r3, [r3, #0]
 801fd88:	2b01      	cmp	r3, #1
 801fd8a:	d113      	bne.n	801fdb4 <USBD_FrameWork_CDCDesc+0x3d8>
 801fd8c:	4b08      	ldr	r3, [pc, #32]	@ (801fdb0 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fd8e:	681b      	ldr	r3, [r3, #0]
 801fd90:	2200      	movs	r2, #0
 801fd92:	719a      	strb	r2, [r3, #6]
 801fd94:	e012      	b.n	801fdbc <USBD_FrameWork_CDCDesc+0x3e0>
 801fd96:	46c0      	nop			@ (mov r8, r8)
 801fd98:	2000682c 	.word	0x2000682c
 801fd9c:	20006830 	.word	0x20006830
 801fda0:	20006834 	.word	0x20006834
 801fda4:	20006838 	.word	0x20006838
 801fda8:	2000683c 	.word	0x2000683c
 801fdac:	20006840 	.word	0x20006840
 801fdb0:	20006844 	.word	0x20006844
 801fdb4:	4b3b      	ldr	r3, [pc, #236]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fdb6:	681b      	ldr	r3, [r3, #0]
 801fdb8:	2200      	movs	r2, #0
 801fdba:	719a      	strb	r2, [r3, #6]
 801fdbc:	687b      	ldr	r3, [r7, #4]
 801fdbe:	681b      	ldr	r3, [r3, #0]
 801fdc0:	1dda      	adds	r2, r3, #7
 801fdc2:	687b      	ldr	r3, [r7, #4]
 801fdc4:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 801fdc6:	687b      	ldr	r3, [r7, #4]
 801fdc8:	681a      	ldr	r2, [r3, #0]
 801fdca:	68bb      	ldr	r3, [r7, #8]
 801fdcc:	18d3      	adds	r3, r2, r3
 801fdce:	001a      	movs	r2, r3
 801fdd0:	4b34      	ldr	r3, [pc, #208]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fdd2:	601a      	str	r2, [r3, #0]
 801fdd4:	4b33      	ldr	r3, [pc, #204]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fdd6:	681b      	ldr	r3, [r3, #0]
 801fdd8:	2207      	movs	r2, #7
 801fdda:	701a      	strb	r2, [r3, #0]
 801fddc:	4b31      	ldr	r3, [pc, #196]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fdde:	681b      	ldr	r3, [r3, #0]
 801fde0:	2205      	movs	r2, #5
 801fde2:	705a      	strb	r2, [r3, #1]
 801fde4:	68fb      	ldr	r3, [r7, #12]
 801fde6:	685a      	ldr	r2, [r3, #4]
 801fde8:	4b2e      	ldr	r3, [pc, #184]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fdea:	681b      	ldr	r3, [r3, #0]
 801fdec:	68f9      	ldr	r1, [r7, #12]
 801fdee:	202a      	movs	r0, #42	@ 0x2a
 801fdf0:	245c      	movs	r4, #92	@ 0x5c
 801fdf2:	4362      	muls	r2, r4
 801fdf4:	188a      	adds	r2, r1, r2
 801fdf6:	1812      	adds	r2, r2, r0
 801fdf8:	7812      	ldrb	r2, [r2, #0]
 801fdfa:	709a      	strb	r2, [r3, #2]
 801fdfc:	4b29      	ldr	r3, [pc, #164]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fdfe:	681b      	ldr	r3, [r3, #0]
 801fe00:	2202      	movs	r2, #2
 801fe02:	70da      	strb	r2, [r3, #3]
 801fe04:	68fb      	ldr	r3, [r7, #12]
 801fe06:	685a      	ldr	r2, [r3, #4]
 801fe08:	4b26      	ldr	r3, [pc, #152]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fe0a:	681b      	ldr	r3, [r3, #0]
 801fe0c:	68f9      	ldr	r1, [r7, #12]
 801fe0e:	205c      	movs	r0, #92	@ 0x5c
 801fe10:	4342      	muls	r2, r0
 801fe12:	188a      	adds	r2, r1, r2
 801fe14:	322c      	adds	r2, #44	@ 0x2c
 801fe16:	8812      	ldrh	r2, [r2, #0]
 801fe18:	21ff      	movs	r1, #255	@ 0xff
 801fe1a:	4011      	ands	r1, r2
 801fe1c:	000c      	movs	r4, r1
 801fe1e:	7919      	ldrb	r1, [r3, #4]
 801fe20:	2000      	movs	r0, #0
 801fe22:	4001      	ands	r1, r0
 801fe24:	1c08      	adds	r0, r1, #0
 801fe26:	1c21      	adds	r1, r4, #0
 801fe28:	4301      	orrs	r1, r0
 801fe2a:	7119      	strb	r1, [r3, #4]
 801fe2c:	0a12      	lsrs	r2, r2, #8
 801fe2e:	b290      	uxth	r0, r2
 801fe30:	795a      	ldrb	r2, [r3, #5]
 801fe32:	2100      	movs	r1, #0
 801fe34:	400a      	ands	r2, r1
 801fe36:	1c11      	adds	r1, r2, #0
 801fe38:	1c02      	adds	r2, r0, #0
 801fe3a:	430a      	orrs	r2, r1
 801fe3c:	715a      	strb	r2, [r3, #5]
 801fe3e:	68fb      	ldr	r3, [r7, #12]
 801fe40:	781b      	ldrb	r3, [r3, #0]
 801fe42:	2b01      	cmp	r3, #1
 801fe44:	d104      	bne.n	801fe50 <USBD_FrameWork_CDCDesc+0x474>
 801fe46:	4b17      	ldr	r3, [pc, #92]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fe48:	681b      	ldr	r3, [r3, #0]
 801fe4a:	2200      	movs	r2, #0
 801fe4c:	719a      	strb	r2, [r3, #6]
 801fe4e:	e003      	b.n	801fe58 <USBD_FrameWork_CDCDesc+0x47c>
 801fe50:	4b14      	ldr	r3, [pc, #80]	@ (801fea4 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fe52:	681b      	ldr	r3, [r3, #0]
 801fe54:	2200      	movs	r2, #0
 801fe56:	719a      	strb	r2, [r3, #6]
 801fe58:	687b      	ldr	r3, [r7, #4]
 801fe5a:	681b      	ldr	r3, [r3, #0]
 801fe5c:	1dda      	adds	r2, r3, #7
 801fe5e:	687b      	ldr	r3, [r7, #4]
 801fe60:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 801fe62:	68bb      	ldr	r3, [r7, #8]
 801fe64:	791a      	ldrb	r2, [r3, #4]
 801fe66:	68bb      	ldr	r3, [r7, #8]
 801fe68:	3202      	adds	r2, #2
 801fe6a:	b2d2      	uxtb	r2, r2
 801fe6c:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801fe6e:	687b      	ldr	r3, [r7, #4]
 801fe70:	681a      	ldr	r2, [r3, #0]
 801fe72:	68bb      	ldr	r3, [r7, #8]
 801fe74:	b292      	uxth	r2, r2
 801fe76:	21ff      	movs	r1, #255	@ 0xff
 801fe78:	4011      	ands	r1, r2
 801fe7a:	000c      	movs	r4, r1
 801fe7c:	7899      	ldrb	r1, [r3, #2]
 801fe7e:	2000      	movs	r0, #0
 801fe80:	4001      	ands	r1, r0
 801fe82:	1c08      	adds	r0, r1, #0
 801fe84:	1c21      	adds	r1, r4, #0
 801fe86:	4301      	orrs	r1, r0
 801fe88:	7099      	strb	r1, [r3, #2]
 801fe8a:	0a12      	lsrs	r2, r2, #8
 801fe8c:	b290      	uxth	r0, r2
 801fe8e:	78da      	ldrb	r2, [r3, #3]
 801fe90:	2100      	movs	r1, #0
 801fe92:	400a      	ands	r2, r1
 801fe94:	1c11      	adds	r1, r2, #0
 801fe96:	1c02      	adds	r2, r0, #0
 801fe98:	430a      	orrs	r2, r1
 801fe9a:	70da      	strb	r2, [r3, #3]
}
 801fe9c:	46c0      	nop			@ (mov r8, r8)
 801fe9e:	46bd      	mov	sp, r7
 801fea0:	b005      	add	sp, #20
 801fea2:	bd90      	pop	{r4, r7, pc}
 801fea4:	20006844 	.word	0x20006844

0801fea8 <__cvt>:
 801fea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801feaa:	001f      	movs	r7, r3
 801feac:	2300      	movs	r3, #0
 801feae:	0016      	movs	r6, r2
 801feb0:	b08b      	sub	sp, #44	@ 0x2c
 801feb2:	429f      	cmp	r7, r3
 801feb4:	da04      	bge.n	801fec0 <__cvt+0x18>
 801feb6:	2180      	movs	r1, #128	@ 0x80
 801feb8:	0609      	lsls	r1, r1, #24
 801feba:	187b      	adds	r3, r7, r1
 801febc:	001f      	movs	r7, r3
 801febe:	232d      	movs	r3, #45	@ 0x2d
 801fec0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801fec2:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801fec4:	7013      	strb	r3, [r2, #0]
 801fec6:	2320      	movs	r3, #32
 801fec8:	2203      	movs	r2, #3
 801feca:	439d      	bics	r5, r3
 801fecc:	2d46      	cmp	r5, #70	@ 0x46
 801fece:	d007      	beq.n	801fee0 <__cvt+0x38>
 801fed0:	002b      	movs	r3, r5
 801fed2:	3b45      	subs	r3, #69	@ 0x45
 801fed4:	4259      	negs	r1, r3
 801fed6:	414b      	adcs	r3, r1
 801fed8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801feda:	3a01      	subs	r2, #1
 801fedc:	18cb      	adds	r3, r1, r3
 801fede:	9310      	str	r3, [sp, #64]	@ 0x40
 801fee0:	ab09      	add	r3, sp, #36	@ 0x24
 801fee2:	9304      	str	r3, [sp, #16]
 801fee4:	ab08      	add	r3, sp, #32
 801fee6:	9303      	str	r3, [sp, #12]
 801fee8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801feea:	9200      	str	r2, [sp, #0]
 801feec:	9302      	str	r3, [sp, #8]
 801feee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801fef0:	0032      	movs	r2, r6
 801fef2:	9301      	str	r3, [sp, #4]
 801fef4:	003b      	movs	r3, r7
 801fef6:	f001 f98d 	bl	8021214 <_dtoa_r>
 801fefa:	0004      	movs	r4, r0
 801fefc:	2d47      	cmp	r5, #71	@ 0x47
 801fefe:	d11b      	bne.n	801ff38 <__cvt+0x90>
 801ff00:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801ff02:	07db      	lsls	r3, r3, #31
 801ff04:	d511      	bpl.n	801ff2a <__cvt+0x82>
 801ff06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801ff08:	18c3      	adds	r3, r0, r3
 801ff0a:	9307      	str	r3, [sp, #28]
 801ff0c:	2200      	movs	r2, #0
 801ff0e:	2300      	movs	r3, #0
 801ff10:	0030      	movs	r0, r6
 801ff12:	0039      	movs	r1, r7
 801ff14:	f7e0 faa4 	bl	8000460 <__aeabi_dcmpeq>
 801ff18:	2800      	cmp	r0, #0
 801ff1a:	d001      	beq.n	801ff20 <__cvt+0x78>
 801ff1c:	9b07      	ldr	r3, [sp, #28]
 801ff1e:	9309      	str	r3, [sp, #36]	@ 0x24
 801ff20:	2230      	movs	r2, #48	@ 0x30
 801ff22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff24:	9907      	ldr	r1, [sp, #28]
 801ff26:	428b      	cmp	r3, r1
 801ff28:	d320      	bcc.n	801ff6c <__cvt+0xc4>
 801ff2a:	0020      	movs	r0, r4
 801ff2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff2e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801ff30:	1b1b      	subs	r3, r3, r4
 801ff32:	6013      	str	r3, [r2, #0]
 801ff34:	b00b      	add	sp, #44	@ 0x2c
 801ff36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ff38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801ff3a:	18c3      	adds	r3, r0, r3
 801ff3c:	9307      	str	r3, [sp, #28]
 801ff3e:	2d46      	cmp	r5, #70	@ 0x46
 801ff40:	d1e4      	bne.n	801ff0c <__cvt+0x64>
 801ff42:	7803      	ldrb	r3, [r0, #0]
 801ff44:	2b30      	cmp	r3, #48	@ 0x30
 801ff46:	d10c      	bne.n	801ff62 <__cvt+0xba>
 801ff48:	2200      	movs	r2, #0
 801ff4a:	2300      	movs	r3, #0
 801ff4c:	0030      	movs	r0, r6
 801ff4e:	0039      	movs	r1, r7
 801ff50:	f7e0 fa86 	bl	8000460 <__aeabi_dcmpeq>
 801ff54:	2800      	cmp	r0, #0
 801ff56:	d104      	bne.n	801ff62 <__cvt+0xba>
 801ff58:	2301      	movs	r3, #1
 801ff5a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801ff5c:	1a9b      	subs	r3, r3, r2
 801ff5e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801ff60:	6013      	str	r3, [r2, #0]
 801ff62:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801ff64:	9a07      	ldr	r2, [sp, #28]
 801ff66:	681b      	ldr	r3, [r3, #0]
 801ff68:	18d3      	adds	r3, r2, r3
 801ff6a:	e7ce      	b.n	801ff0a <__cvt+0x62>
 801ff6c:	1c59      	adds	r1, r3, #1
 801ff6e:	9109      	str	r1, [sp, #36]	@ 0x24
 801ff70:	701a      	strb	r2, [r3, #0]
 801ff72:	e7d6      	b.n	801ff22 <__cvt+0x7a>

0801ff74 <__exponent>:
 801ff74:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ff76:	232b      	movs	r3, #43	@ 0x2b
 801ff78:	b085      	sub	sp, #20
 801ff7a:	0005      	movs	r5, r0
 801ff7c:	1e0c      	subs	r4, r1, #0
 801ff7e:	7002      	strb	r2, [r0, #0]
 801ff80:	da01      	bge.n	801ff86 <__exponent+0x12>
 801ff82:	424c      	negs	r4, r1
 801ff84:	3302      	adds	r3, #2
 801ff86:	706b      	strb	r3, [r5, #1]
 801ff88:	2c09      	cmp	r4, #9
 801ff8a:	dd2c      	ble.n	801ffe6 <__exponent+0x72>
 801ff8c:	ab02      	add	r3, sp, #8
 801ff8e:	1dde      	adds	r6, r3, #7
 801ff90:	0020      	movs	r0, r4
 801ff92:	210a      	movs	r1, #10
 801ff94:	f7e0 fa4e 	bl	8000434 <__aeabi_idivmod>
 801ff98:	0037      	movs	r7, r6
 801ff9a:	3130      	adds	r1, #48	@ 0x30
 801ff9c:	3e01      	subs	r6, #1
 801ff9e:	0020      	movs	r0, r4
 801ffa0:	7031      	strb	r1, [r6, #0]
 801ffa2:	210a      	movs	r1, #10
 801ffa4:	9401      	str	r4, [sp, #4]
 801ffa6:	f7e0 f95f 	bl	8000268 <__divsi3>
 801ffaa:	9b01      	ldr	r3, [sp, #4]
 801ffac:	0004      	movs	r4, r0
 801ffae:	2b63      	cmp	r3, #99	@ 0x63
 801ffb0:	dcee      	bgt.n	801ff90 <__exponent+0x1c>
 801ffb2:	1eba      	subs	r2, r7, #2
 801ffb4:	1ca8      	adds	r0, r5, #2
 801ffb6:	0001      	movs	r1, r0
 801ffb8:	0013      	movs	r3, r2
 801ffba:	3430      	adds	r4, #48	@ 0x30
 801ffbc:	7014      	strb	r4, [r2, #0]
 801ffbe:	ac02      	add	r4, sp, #8
 801ffc0:	3407      	adds	r4, #7
 801ffc2:	429c      	cmp	r4, r3
 801ffc4:	d80a      	bhi.n	801ffdc <__exponent+0x68>
 801ffc6:	2300      	movs	r3, #0
 801ffc8:	4294      	cmp	r4, r2
 801ffca:	d303      	bcc.n	801ffd4 <__exponent+0x60>
 801ffcc:	3309      	adds	r3, #9
 801ffce:	aa02      	add	r2, sp, #8
 801ffd0:	189b      	adds	r3, r3, r2
 801ffd2:	1bdb      	subs	r3, r3, r7
 801ffd4:	18c0      	adds	r0, r0, r3
 801ffd6:	1b40      	subs	r0, r0, r5
 801ffd8:	b005      	add	sp, #20
 801ffda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ffdc:	781c      	ldrb	r4, [r3, #0]
 801ffde:	3301      	adds	r3, #1
 801ffe0:	700c      	strb	r4, [r1, #0]
 801ffe2:	3101      	adds	r1, #1
 801ffe4:	e7eb      	b.n	801ffbe <__exponent+0x4a>
 801ffe6:	2330      	movs	r3, #48	@ 0x30
 801ffe8:	18e4      	adds	r4, r4, r3
 801ffea:	70ab      	strb	r3, [r5, #2]
 801ffec:	1d28      	adds	r0, r5, #4
 801ffee:	70ec      	strb	r4, [r5, #3]
 801fff0:	e7f1      	b.n	801ffd6 <__exponent+0x62>
	...

0801fff4 <_printf_float>:
 801fff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801fff6:	b097      	sub	sp, #92	@ 0x5c
 801fff8:	000d      	movs	r5, r1
 801fffa:	920a      	str	r2, [sp, #40]	@ 0x28
 801fffc:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 801fffe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020000:	9009      	str	r0, [sp, #36]	@ 0x24
 8020002:	f000 ffe9 	bl	8020fd8 <_localeconv_r>
 8020006:	6803      	ldr	r3, [r0, #0]
 8020008:	0018      	movs	r0, r3
 802000a:	930d      	str	r3, [sp, #52]	@ 0x34
 802000c:	f7e0 f886 	bl	800011c <strlen>
 8020010:	2300      	movs	r3, #0
 8020012:	900f      	str	r0, [sp, #60]	@ 0x3c
 8020014:	9314      	str	r3, [sp, #80]	@ 0x50
 8020016:	7e2b      	ldrb	r3, [r5, #24]
 8020018:	2207      	movs	r2, #7
 802001a:	930c      	str	r3, [sp, #48]	@ 0x30
 802001c:	682b      	ldr	r3, [r5, #0]
 802001e:	930e      	str	r3, [sp, #56]	@ 0x38
 8020020:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8020022:	6823      	ldr	r3, [r4, #0]
 8020024:	05c9      	lsls	r1, r1, #23
 8020026:	d545      	bpl.n	80200b4 <_printf_float+0xc0>
 8020028:	189b      	adds	r3, r3, r2
 802002a:	4393      	bics	r3, r2
 802002c:	001a      	movs	r2, r3
 802002e:	3208      	adds	r2, #8
 8020030:	6022      	str	r2, [r4, #0]
 8020032:	2201      	movs	r2, #1
 8020034:	681e      	ldr	r6, [r3, #0]
 8020036:	685f      	ldr	r7, [r3, #4]
 8020038:	007b      	lsls	r3, r7, #1
 802003a:	085b      	lsrs	r3, r3, #1
 802003c:	9311      	str	r3, [sp, #68]	@ 0x44
 802003e:	9610      	str	r6, [sp, #64]	@ 0x40
 8020040:	64ae      	str	r6, [r5, #72]	@ 0x48
 8020042:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8020044:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8020046:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8020048:	4ba7      	ldr	r3, [pc, #668]	@ (80202e8 <_printf_float+0x2f4>)
 802004a:	4252      	negs	r2, r2
 802004c:	f7e3 fbde 	bl	800380c <__aeabi_dcmpun>
 8020050:	2800      	cmp	r0, #0
 8020052:	d131      	bne.n	80200b8 <_printf_float+0xc4>
 8020054:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8020056:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8020058:	2201      	movs	r2, #1
 802005a:	4ba3      	ldr	r3, [pc, #652]	@ (80202e8 <_printf_float+0x2f4>)
 802005c:	4252      	negs	r2, r2
 802005e:	f7e0 fa0f 	bl	8000480 <__aeabi_dcmple>
 8020062:	2800      	cmp	r0, #0
 8020064:	d128      	bne.n	80200b8 <_printf_float+0xc4>
 8020066:	2200      	movs	r2, #0
 8020068:	2300      	movs	r3, #0
 802006a:	0030      	movs	r0, r6
 802006c:	0039      	movs	r1, r7
 802006e:	f7e0 f9fd 	bl	800046c <__aeabi_dcmplt>
 8020072:	2800      	cmp	r0, #0
 8020074:	d003      	beq.n	802007e <_printf_float+0x8a>
 8020076:	002b      	movs	r3, r5
 8020078:	222d      	movs	r2, #45	@ 0x2d
 802007a:	3343      	adds	r3, #67	@ 0x43
 802007c:	701a      	strb	r2, [r3, #0]
 802007e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020080:	4f9a      	ldr	r7, [pc, #616]	@ (80202ec <_printf_float+0x2f8>)
 8020082:	2b47      	cmp	r3, #71	@ 0x47
 8020084:	d800      	bhi.n	8020088 <_printf_float+0x94>
 8020086:	4f9a      	ldr	r7, [pc, #616]	@ (80202f0 <_printf_float+0x2fc>)
 8020088:	2303      	movs	r3, #3
 802008a:	2400      	movs	r4, #0
 802008c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802008e:	612b      	str	r3, [r5, #16]
 8020090:	3301      	adds	r3, #1
 8020092:	439a      	bics	r2, r3
 8020094:	602a      	str	r2, [r5, #0]
 8020096:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020098:	0029      	movs	r1, r5
 802009a:	9300      	str	r3, [sp, #0]
 802009c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802009e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80200a0:	aa15      	add	r2, sp, #84	@ 0x54
 80200a2:	f000 f9e5 	bl	8020470 <_printf_common>
 80200a6:	3001      	adds	r0, #1
 80200a8:	d000      	beq.n	80200ac <_printf_float+0xb8>
 80200aa:	e09e      	b.n	80201ea <_printf_float+0x1f6>
 80200ac:	2001      	movs	r0, #1
 80200ae:	4240      	negs	r0, r0
 80200b0:	b017      	add	sp, #92	@ 0x5c
 80200b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80200b4:	3307      	adds	r3, #7
 80200b6:	e7b8      	b.n	802002a <_printf_float+0x36>
 80200b8:	0032      	movs	r2, r6
 80200ba:	003b      	movs	r3, r7
 80200bc:	0030      	movs	r0, r6
 80200be:	0039      	movs	r1, r7
 80200c0:	f7e3 fba4 	bl	800380c <__aeabi_dcmpun>
 80200c4:	2800      	cmp	r0, #0
 80200c6:	d00b      	beq.n	80200e0 <_printf_float+0xec>
 80200c8:	2f00      	cmp	r7, #0
 80200ca:	da03      	bge.n	80200d4 <_printf_float+0xe0>
 80200cc:	002b      	movs	r3, r5
 80200ce:	222d      	movs	r2, #45	@ 0x2d
 80200d0:	3343      	adds	r3, #67	@ 0x43
 80200d2:	701a      	strb	r2, [r3, #0]
 80200d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80200d6:	4f87      	ldr	r7, [pc, #540]	@ (80202f4 <_printf_float+0x300>)
 80200d8:	2b47      	cmp	r3, #71	@ 0x47
 80200da:	d8d5      	bhi.n	8020088 <_printf_float+0x94>
 80200dc:	4f86      	ldr	r7, [pc, #536]	@ (80202f8 <_printf_float+0x304>)
 80200de:	e7d3      	b.n	8020088 <_printf_float+0x94>
 80200e0:	2220      	movs	r2, #32
 80200e2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80200e4:	686b      	ldr	r3, [r5, #4]
 80200e6:	4394      	bics	r4, r2
 80200e8:	1c5a      	adds	r2, r3, #1
 80200ea:	d146      	bne.n	802017a <_printf_float+0x186>
 80200ec:	3307      	adds	r3, #7
 80200ee:	606b      	str	r3, [r5, #4]
 80200f0:	2380      	movs	r3, #128	@ 0x80
 80200f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80200f4:	00db      	lsls	r3, r3, #3
 80200f6:	4313      	orrs	r3, r2
 80200f8:	2200      	movs	r2, #0
 80200fa:	602b      	str	r3, [r5, #0]
 80200fc:	9206      	str	r2, [sp, #24]
 80200fe:	aa14      	add	r2, sp, #80	@ 0x50
 8020100:	9205      	str	r2, [sp, #20]
 8020102:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020104:	a90a      	add	r1, sp, #40	@ 0x28
 8020106:	9204      	str	r2, [sp, #16]
 8020108:	aa13      	add	r2, sp, #76	@ 0x4c
 802010a:	9203      	str	r2, [sp, #12]
 802010c:	2223      	movs	r2, #35	@ 0x23
 802010e:	1852      	adds	r2, r2, r1
 8020110:	9202      	str	r2, [sp, #8]
 8020112:	9301      	str	r3, [sp, #4]
 8020114:	686b      	ldr	r3, [r5, #4]
 8020116:	0032      	movs	r2, r6
 8020118:	9300      	str	r3, [sp, #0]
 802011a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802011c:	003b      	movs	r3, r7
 802011e:	f7ff fec3 	bl	801fea8 <__cvt>
 8020122:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8020124:	0007      	movs	r7, r0
 8020126:	2c47      	cmp	r4, #71	@ 0x47
 8020128:	d12d      	bne.n	8020186 <_printf_float+0x192>
 802012a:	1cd3      	adds	r3, r2, #3
 802012c:	db02      	blt.n	8020134 <_printf_float+0x140>
 802012e:	686b      	ldr	r3, [r5, #4]
 8020130:	429a      	cmp	r2, r3
 8020132:	dd47      	ble.n	80201c4 <_printf_float+0x1d0>
 8020134:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020136:	3b02      	subs	r3, #2
 8020138:	b2db      	uxtb	r3, r3
 802013a:	930c      	str	r3, [sp, #48]	@ 0x30
 802013c:	0028      	movs	r0, r5
 802013e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8020140:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020142:	3901      	subs	r1, #1
 8020144:	3050      	adds	r0, #80	@ 0x50
 8020146:	9113      	str	r1, [sp, #76]	@ 0x4c
 8020148:	f7ff ff14 	bl	801ff74 <__exponent>
 802014c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 802014e:	0004      	movs	r4, r0
 8020150:	1813      	adds	r3, r2, r0
 8020152:	612b      	str	r3, [r5, #16]
 8020154:	2a01      	cmp	r2, #1
 8020156:	dc02      	bgt.n	802015e <_printf_float+0x16a>
 8020158:	682a      	ldr	r2, [r5, #0]
 802015a:	07d2      	lsls	r2, r2, #31
 802015c:	d501      	bpl.n	8020162 <_printf_float+0x16e>
 802015e:	3301      	adds	r3, #1
 8020160:	612b      	str	r3, [r5, #16]
 8020162:	2323      	movs	r3, #35	@ 0x23
 8020164:	aa0a      	add	r2, sp, #40	@ 0x28
 8020166:	189b      	adds	r3, r3, r2
 8020168:	781b      	ldrb	r3, [r3, #0]
 802016a:	2b00      	cmp	r3, #0
 802016c:	d100      	bne.n	8020170 <_printf_float+0x17c>
 802016e:	e792      	b.n	8020096 <_printf_float+0xa2>
 8020170:	002b      	movs	r3, r5
 8020172:	222d      	movs	r2, #45	@ 0x2d
 8020174:	3343      	adds	r3, #67	@ 0x43
 8020176:	701a      	strb	r2, [r3, #0]
 8020178:	e78d      	b.n	8020096 <_printf_float+0xa2>
 802017a:	2c47      	cmp	r4, #71	@ 0x47
 802017c:	d1b8      	bne.n	80200f0 <_printf_float+0xfc>
 802017e:	2b00      	cmp	r3, #0
 8020180:	d1b6      	bne.n	80200f0 <_printf_float+0xfc>
 8020182:	3301      	adds	r3, #1
 8020184:	e7b3      	b.n	80200ee <_printf_float+0xfa>
 8020186:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020188:	2b65      	cmp	r3, #101	@ 0x65
 802018a:	d9d7      	bls.n	802013c <_printf_float+0x148>
 802018c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802018e:	2b66      	cmp	r3, #102	@ 0x66
 8020190:	d11a      	bne.n	80201c8 <_printf_float+0x1d4>
 8020192:	686b      	ldr	r3, [r5, #4]
 8020194:	2a00      	cmp	r2, #0
 8020196:	dd09      	ble.n	80201ac <_printf_float+0x1b8>
 8020198:	612a      	str	r2, [r5, #16]
 802019a:	2b00      	cmp	r3, #0
 802019c:	d102      	bne.n	80201a4 <_printf_float+0x1b0>
 802019e:	6829      	ldr	r1, [r5, #0]
 80201a0:	07c9      	lsls	r1, r1, #31
 80201a2:	d50b      	bpl.n	80201bc <_printf_float+0x1c8>
 80201a4:	3301      	adds	r3, #1
 80201a6:	189b      	adds	r3, r3, r2
 80201a8:	612b      	str	r3, [r5, #16]
 80201aa:	e007      	b.n	80201bc <_printf_float+0x1c8>
 80201ac:	2b00      	cmp	r3, #0
 80201ae:	d103      	bne.n	80201b8 <_printf_float+0x1c4>
 80201b0:	2201      	movs	r2, #1
 80201b2:	6829      	ldr	r1, [r5, #0]
 80201b4:	4211      	tst	r1, r2
 80201b6:	d000      	beq.n	80201ba <_printf_float+0x1c6>
 80201b8:	1c9a      	adds	r2, r3, #2
 80201ba:	612a      	str	r2, [r5, #16]
 80201bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80201be:	2400      	movs	r4, #0
 80201c0:	65ab      	str	r3, [r5, #88]	@ 0x58
 80201c2:	e7ce      	b.n	8020162 <_printf_float+0x16e>
 80201c4:	2367      	movs	r3, #103	@ 0x67
 80201c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80201c8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80201ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80201cc:	4299      	cmp	r1, r3
 80201ce:	db06      	blt.n	80201de <_printf_float+0x1ea>
 80201d0:	682b      	ldr	r3, [r5, #0]
 80201d2:	6129      	str	r1, [r5, #16]
 80201d4:	07db      	lsls	r3, r3, #31
 80201d6:	d5f1      	bpl.n	80201bc <_printf_float+0x1c8>
 80201d8:	3101      	adds	r1, #1
 80201da:	6129      	str	r1, [r5, #16]
 80201dc:	e7ee      	b.n	80201bc <_printf_float+0x1c8>
 80201de:	2201      	movs	r2, #1
 80201e0:	2900      	cmp	r1, #0
 80201e2:	dce0      	bgt.n	80201a6 <_printf_float+0x1b2>
 80201e4:	1892      	adds	r2, r2, r2
 80201e6:	1a52      	subs	r2, r2, r1
 80201e8:	e7dd      	b.n	80201a6 <_printf_float+0x1b2>
 80201ea:	682a      	ldr	r2, [r5, #0]
 80201ec:	0553      	lsls	r3, r2, #21
 80201ee:	d408      	bmi.n	8020202 <_printf_float+0x20e>
 80201f0:	692b      	ldr	r3, [r5, #16]
 80201f2:	003a      	movs	r2, r7
 80201f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80201f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80201f8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80201fa:	47a0      	blx	r4
 80201fc:	3001      	adds	r0, #1
 80201fe:	d129      	bne.n	8020254 <_printf_float+0x260>
 8020200:	e754      	b.n	80200ac <_printf_float+0xb8>
 8020202:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020204:	2b65      	cmp	r3, #101	@ 0x65
 8020206:	d800      	bhi.n	802020a <_printf_float+0x216>
 8020208:	e0db      	b.n	80203c2 <_printf_float+0x3ce>
 802020a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 802020c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 802020e:	2200      	movs	r2, #0
 8020210:	2300      	movs	r3, #0
 8020212:	f7e0 f925 	bl	8000460 <__aeabi_dcmpeq>
 8020216:	2800      	cmp	r0, #0
 8020218:	d033      	beq.n	8020282 <_printf_float+0x28e>
 802021a:	2301      	movs	r3, #1
 802021c:	4a37      	ldr	r2, [pc, #220]	@ (80202fc <_printf_float+0x308>)
 802021e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020220:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020222:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8020224:	47a0      	blx	r4
 8020226:	3001      	adds	r0, #1
 8020228:	d100      	bne.n	802022c <_printf_float+0x238>
 802022a:	e73f      	b.n	80200ac <_printf_float+0xb8>
 802022c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 802022e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020230:	42b3      	cmp	r3, r6
 8020232:	db02      	blt.n	802023a <_printf_float+0x246>
 8020234:	682b      	ldr	r3, [r5, #0]
 8020236:	07db      	lsls	r3, r3, #31
 8020238:	d50c      	bpl.n	8020254 <_printf_float+0x260>
 802023a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 802023c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802023e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020240:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020242:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020244:	47a0      	blx	r4
 8020246:	2400      	movs	r4, #0
 8020248:	3001      	adds	r0, #1
 802024a:	d100      	bne.n	802024e <_printf_float+0x25a>
 802024c:	e72e      	b.n	80200ac <_printf_float+0xb8>
 802024e:	1e73      	subs	r3, r6, #1
 8020250:	42a3      	cmp	r3, r4
 8020252:	dc0a      	bgt.n	802026a <_printf_float+0x276>
 8020254:	682b      	ldr	r3, [r5, #0]
 8020256:	079b      	lsls	r3, r3, #30
 8020258:	d500      	bpl.n	802025c <_printf_float+0x268>
 802025a:	e106      	b.n	802046a <_printf_float+0x476>
 802025c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 802025e:	68e8      	ldr	r0, [r5, #12]
 8020260:	4298      	cmp	r0, r3
 8020262:	db00      	blt.n	8020266 <_printf_float+0x272>
 8020264:	e724      	b.n	80200b0 <_printf_float+0xbc>
 8020266:	0018      	movs	r0, r3
 8020268:	e722      	b.n	80200b0 <_printf_float+0xbc>
 802026a:	002a      	movs	r2, r5
 802026c:	2301      	movs	r3, #1
 802026e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020270:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020272:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8020274:	321a      	adds	r2, #26
 8020276:	47b8      	blx	r7
 8020278:	3001      	adds	r0, #1
 802027a:	d100      	bne.n	802027e <_printf_float+0x28a>
 802027c:	e716      	b.n	80200ac <_printf_float+0xb8>
 802027e:	3401      	adds	r4, #1
 8020280:	e7e5      	b.n	802024e <_printf_float+0x25a>
 8020282:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020284:	2b00      	cmp	r3, #0
 8020286:	dc3b      	bgt.n	8020300 <_printf_float+0x30c>
 8020288:	2301      	movs	r3, #1
 802028a:	4a1c      	ldr	r2, [pc, #112]	@ (80202fc <_printf_float+0x308>)
 802028c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802028e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020290:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8020292:	47a0      	blx	r4
 8020294:	3001      	adds	r0, #1
 8020296:	d100      	bne.n	802029a <_printf_float+0x2a6>
 8020298:	e708      	b.n	80200ac <_printf_float+0xb8>
 802029a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 802029c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802029e:	4333      	orrs	r3, r6
 80202a0:	d102      	bne.n	80202a8 <_printf_float+0x2b4>
 80202a2:	682b      	ldr	r3, [r5, #0]
 80202a4:	07db      	lsls	r3, r3, #31
 80202a6:	d5d5      	bpl.n	8020254 <_printf_float+0x260>
 80202a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80202aa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80202ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80202ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80202b0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80202b2:	47a0      	blx	r4
 80202b4:	2300      	movs	r3, #0
 80202b6:	3001      	adds	r0, #1
 80202b8:	d100      	bne.n	80202bc <_printf_float+0x2c8>
 80202ba:	e6f7      	b.n	80200ac <_printf_float+0xb8>
 80202bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80202be:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80202c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80202c2:	425b      	negs	r3, r3
 80202c4:	4293      	cmp	r3, r2
 80202c6:	dc01      	bgt.n	80202cc <_printf_float+0x2d8>
 80202c8:	0033      	movs	r3, r6
 80202ca:	e792      	b.n	80201f2 <_printf_float+0x1fe>
 80202cc:	002a      	movs	r2, r5
 80202ce:	2301      	movs	r3, #1
 80202d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80202d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80202d4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80202d6:	321a      	adds	r2, #26
 80202d8:	47a0      	blx	r4
 80202da:	3001      	adds	r0, #1
 80202dc:	d100      	bne.n	80202e0 <_printf_float+0x2ec>
 80202de:	e6e5      	b.n	80200ac <_printf_float+0xb8>
 80202e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80202e2:	3301      	adds	r3, #1
 80202e4:	e7ea      	b.n	80202bc <_printf_float+0x2c8>
 80202e6:	46c0      	nop			@ (mov r8, r8)
 80202e8:	7fefffff 	.word	0x7fefffff
 80202ec:	08027101 	.word	0x08027101
 80202f0:	080270fd 	.word	0x080270fd
 80202f4:	08027109 	.word	0x08027109
 80202f8:	08027105 	.word	0x08027105
 80202fc:	08027243 	.word	0x08027243
 8020300:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8020302:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8020304:	930c      	str	r3, [sp, #48]	@ 0x30
 8020306:	429e      	cmp	r6, r3
 8020308:	dd00      	ble.n	802030c <_printf_float+0x318>
 802030a:	001e      	movs	r6, r3
 802030c:	2e00      	cmp	r6, #0
 802030e:	dc31      	bgt.n	8020374 <_printf_float+0x380>
 8020310:	43f3      	mvns	r3, r6
 8020312:	2400      	movs	r4, #0
 8020314:	17db      	asrs	r3, r3, #31
 8020316:	4033      	ands	r3, r6
 8020318:	930e      	str	r3, [sp, #56]	@ 0x38
 802031a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 802031c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802031e:	1af3      	subs	r3, r6, r3
 8020320:	42a3      	cmp	r3, r4
 8020322:	dc30      	bgt.n	8020386 <_printf_float+0x392>
 8020324:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020326:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020328:	429a      	cmp	r2, r3
 802032a:	dc38      	bgt.n	802039e <_printf_float+0x3aa>
 802032c:	682b      	ldr	r3, [r5, #0]
 802032e:	07db      	lsls	r3, r3, #31
 8020330:	d435      	bmi.n	802039e <_printf_float+0x3aa>
 8020332:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8020334:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020336:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020338:	1b9b      	subs	r3, r3, r6
 802033a:	1b14      	subs	r4, r2, r4
 802033c:	429c      	cmp	r4, r3
 802033e:	dd00      	ble.n	8020342 <_printf_float+0x34e>
 8020340:	001c      	movs	r4, r3
 8020342:	2c00      	cmp	r4, #0
 8020344:	dc34      	bgt.n	80203b0 <_printf_float+0x3bc>
 8020346:	43e3      	mvns	r3, r4
 8020348:	2600      	movs	r6, #0
 802034a:	17db      	asrs	r3, r3, #31
 802034c:	401c      	ands	r4, r3
 802034e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020350:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020352:	1ad3      	subs	r3, r2, r3
 8020354:	1b1b      	subs	r3, r3, r4
 8020356:	42b3      	cmp	r3, r6
 8020358:	dc00      	bgt.n	802035c <_printf_float+0x368>
 802035a:	e77b      	b.n	8020254 <_printf_float+0x260>
 802035c:	002a      	movs	r2, r5
 802035e:	2301      	movs	r3, #1
 8020360:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020364:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8020366:	321a      	adds	r2, #26
 8020368:	47b8      	blx	r7
 802036a:	3001      	adds	r0, #1
 802036c:	d100      	bne.n	8020370 <_printf_float+0x37c>
 802036e:	e69d      	b.n	80200ac <_printf_float+0xb8>
 8020370:	3601      	adds	r6, #1
 8020372:	e7ec      	b.n	802034e <_printf_float+0x35a>
 8020374:	0033      	movs	r3, r6
 8020376:	003a      	movs	r2, r7
 8020378:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802037a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802037c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 802037e:	47a0      	blx	r4
 8020380:	3001      	adds	r0, #1
 8020382:	d1c5      	bne.n	8020310 <_printf_float+0x31c>
 8020384:	e692      	b.n	80200ac <_printf_float+0xb8>
 8020386:	002a      	movs	r2, r5
 8020388:	2301      	movs	r3, #1
 802038a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802038c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802038e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8020390:	321a      	adds	r2, #26
 8020392:	47b0      	blx	r6
 8020394:	3001      	adds	r0, #1
 8020396:	d100      	bne.n	802039a <_printf_float+0x3a6>
 8020398:	e688      	b.n	80200ac <_printf_float+0xb8>
 802039a:	3401      	adds	r4, #1
 802039c:	e7bd      	b.n	802031a <_printf_float+0x326>
 802039e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80203a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80203a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80203a4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80203a6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80203a8:	47a0      	blx	r4
 80203aa:	3001      	adds	r0, #1
 80203ac:	d1c1      	bne.n	8020332 <_printf_float+0x33e>
 80203ae:	e67d      	b.n	80200ac <_printf_float+0xb8>
 80203b0:	19ba      	adds	r2, r7, r6
 80203b2:	0023      	movs	r3, r4
 80203b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80203b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80203b8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80203ba:	47b0      	blx	r6
 80203bc:	3001      	adds	r0, #1
 80203be:	d1c2      	bne.n	8020346 <_printf_float+0x352>
 80203c0:	e674      	b.n	80200ac <_printf_float+0xb8>
 80203c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80203c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80203c6:	2b01      	cmp	r3, #1
 80203c8:	dc02      	bgt.n	80203d0 <_printf_float+0x3dc>
 80203ca:	2301      	movs	r3, #1
 80203cc:	421a      	tst	r2, r3
 80203ce:	d039      	beq.n	8020444 <_printf_float+0x450>
 80203d0:	2301      	movs	r3, #1
 80203d2:	003a      	movs	r2, r7
 80203d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80203d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80203d8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80203da:	47b0      	blx	r6
 80203dc:	3001      	adds	r0, #1
 80203de:	d100      	bne.n	80203e2 <_printf_float+0x3ee>
 80203e0:	e664      	b.n	80200ac <_printf_float+0xb8>
 80203e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80203e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80203e6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80203e8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80203ea:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80203ec:	47b0      	blx	r6
 80203ee:	3001      	adds	r0, #1
 80203f0:	d100      	bne.n	80203f4 <_printf_float+0x400>
 80203f2:	e65b      	b.n	80200ac <_printf_float+0xb8>
 80203f4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80203f6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80203f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80203fa:	2200      	movs	r2, #0
 80203fc:	3b01      	subs	r3, #1
 80203fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8020400:	2300      	movs	r3, #0
 8020402:	f7e0 f82d 	bl	8000460 <__aeabi_dcmpeq>
 8020406:	2800      	cmp	r0, #0
 8020408:	d11a      	bne.n	8020440 <_printf_float+0x44c>
 802040a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802040c:	1c7a      	adds	r2, r7, #1
 802040e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020410:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020412:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8020414:	47b0      	blx	r6
 8020416:	3001      	adds	r0, #1
 8020418:	d10e      	bne.n	8020438 <_printf_float+0x444>
 802041a:	e647      	b.n	80200ac <_printf_float+0xb8>
 802041c:	002a      	movs	r2, r5
 802041e:	2301      	movs	r3, #1
 8020420:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020422:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020424:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8020426:	321a      	adds	r2, #26
 8020428:	47b8      	blx	r7
 802042a:	3001      	adds	r0, #1
 802042c:	d100      	bne.n	8020430 <_printf_float+0x43c>
 802042e:	e63d      	b.n	80200ac <_printf_float+0xb8>
 8020430:	3601      	adds	r6, #1
 8020432:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020434:	429e      	cmp	r6, r3
 8020436:	dbf1      	blt.n	802041c <_printf_float+0x428>
 8020438:	002a      	movs	r2, r5
 802043a:	0023      	movs	r3, r4
 802043c:	3250      	adds	r2, #80	@ 0x50
 802043e:	e6d9      	b.n	80201f4 <_printf_float+0x200>
 8020440:	2600      	movs	r6, #0
 8020442:	e7f6      	b.n	8020432 <_printf_float+0x43e>
 8020444:	003a      	movs	r2, r7
 8020446:	e7e2      	b.n	802040e <_printf_float+0x41a>
 8020448:	002a      	movs	r2, r5
 802044a:	2301      	movs	r3, #1
 802044c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802044e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020450:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8020452:	3219      	adds	r2, #25
 8020454:	47b0      	blx	r6
 8020456:	3001      	adds	r0, #1
 8020458:	d100      	bne.n	802045c <_printf_float+0x468>
 802045a:	e627      	b.n	80200ac <_printf_float+0xb8>
 802045c:	3401      	adds	r4, #1
 802045e:	68eb      	ldr	r3, [r5, #12]
 8020460:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8020462:	1a9b      	subs	r3, r3, r2
 8020464:	42a3      	cmp	r3, r4
 8020466:	dcef      	bgt.n	8020448 <_printf_float+0x454>
 8020468:	e6f8      	b.n	802025c <_printf_float+0x268>
 802046a:	2400      	movs	r4, #0
 802046c:	e7f7      	b.n	802045e <_printf_float+0x46a>
 802046e:	46c0      	nop			@ (mov r8, r8)

08020470 <_printf_common>:
 8020470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020472:	0016      	movs	r6, r2
 8020474:	9301      	str	r3, [sp, #4]
 8020476:	688a      	ldr	r2, [r1, #8]
 8020478:	690b      	ldr	r3, [r1, #16]
 802047a:	000c      	movs	r4, r1
 802047c:	9000      	str	r0, [sp, #0]
 802047e:	4293      	cmp	r3, r2
 8020480:	da00      	bge.n	8020484 <_printf_common+0x14>
 8020482:	0013      	movs	r3, r2
 8020484:	0022      	movs	r2, r4
 8020486:	6033      	str	r3, [r6, #0]
 8020488:	3243      	adds	r2, #67	@ 0x43
 802048a:	7812      	ldrb	r2, [r2, #0]
 802048c:	2a00      	cmp	r2, #0
 802048e:	d001      	beq.n	8020494 <_printf_common+0x24>
 8020490:	3301      	adds	r3, #1
 8020492:	6033      	str	r3, [r6, #0]
 8020494:	6823      	ldr	r3, [r4, #0]
 8020496:	069b      	lsls	r3, r3, #26
 8020498:	d502      	bpl.n	80204a0 <_printf_common+0x30>
 802049a:	6833      	ldr	r3, [r6, #0]
 802049c:	3302      	adds	r3, #2
 802049e:	6033      	str	r3, [r6, #0]
 80204a0:	6822      	ldr	r2, [r4, #0]
 80204a2:	2306      	movs	r3, #6
 80204a4:	0015      	movs	r5, r2
 80204a6:	401d      	ands	r5, r3
 80204a8:	421a      	tst	r2, r3
 80204aa:	d027      	beq.n	80204fc <_printf_common+0x8c>
 80204ac:	0023      	movs	r3, r4
 80204ae:	3343      	adds	r3, #67	@ 0x43
 80204b0:	781b      	ldrb	r3, [r3, #0]
 80204b2:	1e5a      	subs	r2, r3, #1
 80204b4:	4193      	sbcs	r3, r2
 80204b6:	6822      	ldr	r2, [r4, #0]
 80204b8:	0692      	lsls	r2, r2, #26
 80204ba:	d430      	bmi.n	802051e <_printf_common+0xae>
 80204bc:	0022      	movs	r2, r4
 80204be:	9901      	ldr	r1, [sp, #4]
 80204c0:	9800      	ldr	r0, [sp, #0]
 80204c2:	9d08      	ldr	r5, [sp, #32]
 80204c4:	3243      	adds	r2, #67	@ 0x43
 80204c6:	47a8      	blx	r5
 80204c8:	3001      	adds	r0, #1
 80204ca:	d025      	beq.n	8020518 <_printf_common+0xa8>
 80204cc:	2206      	movs	r2, #6
 80204ce:	6823      	ldr	r3, [r4, #0]
 80204d0:	2500      	movs	r5, #0
 80204d2:	4013      	ands	r3, r2
 80204d4:	2b04      	cmp	r3, #4
 80204d6:	d105      	bne.n	80204e4 <_printf_common+0x74>
 80204d8:	6833      	ldr	r3, [r6, #0]
 80204da:	68e5      	ldr	r5, [r4, #12]
 80204dc:	1aed      	subs	r5, r5, r3
 80204de:	43eb      	mvns	r3, r5
 80204e0:	17db      	asrs	r3, r3, #31
 80204e2:	401d      	ands	r5, r3
 80204e4:	68a3      	ldr	r3, [r4, #8]
 80204e6:	6922      	ldr	r2, [r4, #16]
 80204e8:	4293      	cmp	r3, r2
 80204ea:	dd01      	ble.n	80204f0 <_printf_common+0x80>
 80204ec:	1a9b      	subs	r3, r3, r2
 80204ee:	18ed      	adds	r5, r5, r3
 80204f0:	2600      	movs	r6, #0
 80204f2:	42b5      	cmp	r5, r6
 80204f4:	d120      	bne.n	8020538 <_printf_common+0xc8>
 80204f6:	2000      	movs	r0, #0
 80204f8:	e010      	b.n	802051c <_printf_common+0xac>
 80204fa:	3501      	adds	r5, #1
 80204fc:	68e3      	ldr	r3, [r4, #12]
 80204fe:	6832      	ldr	r2, [r6, #0]
 8020500:	1a9b      	subs	r3, r3, r2
 8020502:	42ab      	cmp	r3, r5
 8020504:	ddd2      	ble.n	80204ac <_printf_common+0x3c>
 8020506:	0022      	movs	r2, r4
 8020508:	2301      	movs	r3, #1
 802050a:	9901      	ldr	r1, [sp, #4]
 802050c:	9800      	ldr	r0, [sp, #0]
 802050e:	9f08      	ldr	r7, [sp, #32]
 8020510:	3219      	adds	r2, #25
 8020512:	47b8      	blx	r7
 8020514:	3001      	adds	r0, #1
 8020516:	d1f0      	bne.n	80204fa <_printf_common+0x8a>
 8020518:	2001      	movs	r0, #1
 802051a:	4240      	negs	r0, r0
 802051c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802051e:	2030      	movs	r0, #48	@ 0x30
 8020520:	18e1      	adds	r1, r4, r3
 8020522:	3143      	adds	r1, #67	@ 0x43
 8020524:	7008      	strb	r0, [r1, #0]
 8020526:	0021      	movs	r1, r4
 8020528:	1c5a      	adds	r2, r3, #1
 802052a:	3145      	adds	r1, #69	@ 0x45
 802052c:	7809      	ldrb	r1, [r1, #0]
 802052e:	18a2      	adds	r2, r4, r2
 8020530:	3243      	adds	r2, #67	@ 0x43
 8020532:	3302      	adds	r3, #2
 8020534:	7011      	strb	r1, [r2, #0]
 8020536:	e7c1      	b.n	80204bc <_printf_common+0x4c>
 8020538:	0022      	movs	r2, r4
 802053a:	2301      	movs	r3, #1
 802053c:	9901      	ldr	r1, [sp, #4]
 802053e:	9800      	ldr	r0, [sp, #0]
 8020540:	9f08      	ldr	r7, [sp, #32]
 8020542:	321a      	adds	r2, #26
 8020544:	47b8      	blx	r7
 8020546:	3001      	adds	r0, #1
 8020548:	d0e6      	beq.n	8020518 <_printf_common+0xa8>
 802054a:	3601      	adds	r6, #1
 802054c:	e7d1      	b.n	80204f2 <_printf_common+0x82>
	...

08020550 <_printf_i>:
 8020550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020552:	b08b      	sub	sp, #44	@ 0x2c
 8020554:	9206      	str	r2, [sp, #24]
 8020556:	000a      	movs	r2, r1
 8020558:	3243      	adds	r2, #67	@ 0x43
 802055a:	9307      	str	r3, [sp, #28]
 802055c:	9005      	str	r0, [sp, #20]
 802055e:	9203      	str	r2, [sp, #12]
 8020560:	7e0a      	ldrb	r2, [r1, #24]
 8020562:	000c      	movs	r4, r1
 8020564:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020566:	2a78      	cmp	r2, #120	@ 0x78
 8020568:	d809      	bhi.n	802057e <_printf_i+0x2e>
 802056a:	2a62      	cmp	r2, #98	@ 0x62
 802056c:	d80b      	bhi.n	8020586 <_printf_i+0x36>
 802056e:	2a00      	cmp	r2, #0
 8020570:	d100      	bne.n	8020574 <_printf_i+0x24>
 8020572:	e0ba      	b.n	80206ea <_printf_i+0x19a>
 8020574:	497a      	ldr	r1, [pc, #488]	@ (8020760 <_printf_i+0x210>)
 8020576:	9104      	str	r1, [sp, #16]
 8020578:	2a58      	cmp	r2, #88	@ 0x58
 802057a:	d100      	bne.n	802057e <_printf_i+0x2e>
 802057c:	e08e      	b.n	802069c <_printf_i+0x14c>
 802057e:	0025      	movs	r5, r4
 8020580:	3542      	adds	r5, #66	@ 0x42
 8020582:	702a      	strb	r2, [r5, #0]
 8020584:	e022      	b.n	80205cc <_printf_i+0x7c>
 8020586:	0010      	movs	r0, r2
 8020588:	3863      	subs	r0, #99	@ 0x63
 802058a:	2815      	cmp	r0, #21
 802058c:	d8f7      	bhi.n	802057e <_printf_i+0x2e>
 802058e:	f7df fdd7 	bl	8000140 <__gnu_thumb1_case_shi>
 8020592:	0016      	.short	0x0016
 8020594:	fff6001f 	.word	0xfff6001f
 8020598:	fff6fff6 	.word	0xfff6fff6
 802059c:	001ffff6 	.word	0x001ffff6
 80205a0:	fff6fff6 	.word	0xfff6fff6
 80205a4:	fff6fff6 	.word	0xfff6fff6
 80205a8:	0036009f 	.word	0x0036009f
 80205ac:	fff6007e 	.word	0xfff6007e
 80205b0:	00b0fff6 	.word	0x00b0fff6
 80205b4:	0036fff6 	.word	0x0036fff6
 80205b8:	fff6fff6 	.word	0xfff6fff6
 80205bc:	0082      	.short	0x0082
 80205be:	0025      	movs	r5, r4
 80205c0:	681a      	ldr	r2, [r3, #0]
 80205c2:	3542      	adds	r5, #66	@ 0x42
 80205c4:	1d11      	adds	r1, r2, #4
 80205c6:	6019      	str	r1, [r3, #0]
 80205c8:	6813      	ldr	r3, [r2, #0]
 80205ca:	702b      	strb	r3, [r5, #0]
 80205cc:	2301      	movs	r3, #1
 80205ce:	e09e      	b.n	802070e <_printf_i+0x1be>
 80205d0:	6818      	ldr	r0, [r3, #0]
 80205d2:	6809      	ldr	r1, [r1, #0]
 80205d4:	1d02      	adds	r2, r0, #4
 80205d6:	060d      	lsls	r5, r1, #24
 80205d8:	d50b      	bpl.n	80205f2 <_printf_i+0xa2>
 80205da:	6806      	ldr	r6, [r0, #0]
 80205dc:	601a      	str	r2, [r3, #0]
 80205de:	2e00      	cmp	r6, #0
 80205e0:	da03      	bge.n	80205ea <_printf_i+0x9a>
 80205e2:	232d      	movs	r3, #45	@ 0x2d
 80205e4:	9a03      	ldr	r2, [sp, #12]
 80205e6:	4276      	negs	r6, r6
 80205e8:	7013      	strb	r3, [r2, #0]
 80205ea:	4b5d      	ldr	r3, [pc, #372]	@ (8020760 <_printf_i+0x210>)
 80205ec:	270a      	movs	r7, #10
 80205ee:	9304      	str	r3, [sp, #16]
 80205f0:	e018      	b.n	8020624 <_printf_i+0xd4>
 80205f2:	6806      	ldr	r6, [r0, #0]
 80205f4:	601a      	str	r2, [r3, #0]
 80205f6:	0649      	lsls	r1, r1, #25
 80205f8:	d5f1      	bpl.n	80205de <_printf_i+0x8e>
 80205fa:	b236      	sxth	r6, r6
 80205fc:	e7ef      	b.n	80205de <_printf_i+0x8e>
 80205fe:	6808      	ldr	r0, [r1, #0]
 8020600:	6819      	ldr	r1, [r3, #0]
 8020602:	c940      	ldmia	r1!, {r6}
 8020604:	0605      	lsls	r5, r0, #24
 8020606:	d402      	bmi.n	802060e <_printf_i+0xbe>
 8020608:	0640      	lsls	r0, r0, #25
 802060a:	d500      	bpl.n	802060e <_printf_i+0xbe>
 802060c:	b2b6      	uxth	r6, r6
 802060e:	6019      	str	r1, [r3, #0]
 8020610:	4b53      	ldr	r3, [pc, #332]	@ (8020760 <_printf_i+0x210>)
 8020612:	270a      	movs	r7, #10
 8020614:	9304      	str	r3, [sp, #16]
 8020616:	2a6f      	cmp	r2, #111	@ 0x6f
 8020618:	d100      	bne.n	802061c <_printf_i+0xcc>
 802061a:	3f02      	subs	r7, #2
 802061c:	0023      	movs	r3, r4
 802061e:	2200      	movs	r2, #0
 8020620:	3343      	adds	r3, #67	@ 0x43
 8020622:	701a      	strb	r2, [r3, #0]
 8020624:	6863      	ldr	r3, [r4, #4]
 8020626:	60a3      	str	r3, [r4, #8]
 8020628:	2b00      	cmp	r3, #0
 802062a:	db06      	blt.n	802063a <_printf_i+0xea>
 802062c:	2104      	movs	r1, #4
 802062e:	6822      	ldr	r2, [r4, #0]
 8020630:	9d03      	ldr	r5, [sp, #12]
 8020632:	438a      	bics	r2, r1
 8020634:	6022      	str	r2, [r4, #0]
 8020636:	4333      	orrs	r3, r6
 8020638:	d00c      	beq.n	8020654 <_printf_i+0x104>
 802063a:	9d03      	ldr	r5, [sp, #12]
 802063c:	0030      	movs	r0, r6
 802063e:	0039      	movs	r1, r7
 8020640:	f7df fe0e 	bl	8000260 <__aeabi_uidivmod>
 8020644:	9b04      	ldr	r3, [sp, #16]
 8020646:	3d01      	subs	r5, #1
 8020648:	5c5b      	ldrb	r3, [r3, r1]
 802064a:	702b      	strb	r3, [r5, #0]
 802064c:	0033      	movs	r3, r6
 802064e:	0006      	movs	r6, r0
 8020650:	429f      	cmp	r7, r3
 8020652:	d9f3      	bls.n	802063c <_printf_i+0xec>
 8020654:	2f08      	cmp	r7, #8
 8020656:	d109      	bne.n	802066c <_printf_i+0x11c>
 8020658:	6823      	ldr	r3, [r4, #0]
 802065a:	07db      	lsls	r3, r3, #31
 802065c:	d506      	bpl.n	802066c <_printf_i+0x11c>
 802065e:	6862      	ldr	r2, [r4, #4]
 8020660:	6923      	ldr	r3, [r4, #16]
 8020662:	429a      	cmp	r2, r3
 8020664:	dc02      	bgt.n	802066c <_printf_i+0x11c>
 8020666:	2330      	movs	r3, #48	@ 0x30
 8020668:	3d01      	subs	r5, #1
 802066a:	702b      	strb	r3, [r5, #0]
 802066c:	9b03      	ldr	r3, [sp, #12]
 802066e:	1b5b      	subs	r3, r3, r5
 8020670:	6123      	str	r3, [r4, #16]
 8020672:	9b07      	ldr	r3, [sp, #28]
 8020674:	0021      	movs	r1, r4
 8020676:	9300      	str	r3, [sp, #0]
 8020678:	9805      	ldr	r0, [sp, #20]
 802067a:	9b06      	ldr	r3, [sp, #24]
 802067c:	aa09      	add	r2, sp, #36	@ 0x24
 802067e:	f7ff fef7 	bl	8020470 <_printf_common>
 8020682:	3001      	adds	r0, #1
 8020684:	d148      	bne.n	8020718 <_printf_i+0x1c8>
 8020686:	2001      	movs	r0, #1
 8020688:	4240      	negs	r0, r0
 802068a:	b00b      	add	sp, #44	@ 0x2c
 802068c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802068e:	2220      	movs	r2, #32
 8020690:	6809      	ldr	r1, [r1, #0]
 8020692:	430a      	orrs	r2, r1
 8020694:	6022      	str	r2, [r4, #0]
 8020696:	2278      	movs	r2, #120	@ 0x78
 8020698:	4932      	ldr	r1, [pc, #200]	@ (8020764 <_printf_i+0x214>)
 802069a:	9104      	str	r1, [sp, #16]
 802069c:	0021      	movs	r1, r4
 802069e:	3145      	adds	r1, #69	@ 0x45
 80206a0:	700a      	strb	r2, [r1, #0]
 80206a2:	6819      	ldr	r1, [r3, #0]
 80206a4:	6822      	ldr	r2, [r4, #0]
 80206a6:	c940      	ldmia	r1!, {r6}
 80206a8:	0610      	lsls	r0, r2, #24
 80206aa:	d402      	bmi.n	80206b2 <_printf_i+0x162>
 80206ac:	0650      	lsls	r0, r2, #25
 80206ae:	d500      	bpl.n	80206b2 <_printf_i+0x162>
 80206b0:	b2b6      	uxth	r6, r6
 80206b2:	6019      	str	r1, [r3, #0]
 80206b4:	07d3      	lsls	r3, r2, #31
 80206b6:	d502      	bpl.n	80206be <_printf_i+0x16e>
 80206b8:	2320      	movs	r3, #32
 80206ba:	4313      	orrs	r3, r2
 80206bc:	6023      	str	r3, [r4, #0]
 80206be:	2e00      	cmp	r6, #0
 80206c0:	d001      	beq.n	80206c6 <_printf_i+0x176>
 80206c2:	2710      	movs	r7, #16
 80206c4:	e7aa      	b.n	802061c <_printf_i+0xcc>
 80206c6:	2220      	movs	r2, #32
 80206c8:	6823      	ldr	r3, [r4, #0]
 80206ca:	4393      	bics	r3, r2
 80206cc:	6023      	str	r3, [r4, #0]
 80206ce:	e7f8      	b.n	80206c2 <_printf_i+0x172>
 80206d0:	681a      	ldr	r2, [r3, #0]
 80206d2:	680d      	ldr	r5, [r1, #0]
 80206d4:	1d10      	adds	r0, r2, #4
 80206d6:	6949      	ldr	r1, [r1, #20]
 80206d8:	6018      	str	r0, [r3, #0]
 80206da:	6813      	ldr	r3, [r2, #0]
 80206dc:	062e      	lsls	r6, r5, #24
 80206de:	d501      	bpl.n	80206e4 <_printf_i+0x194>
 80206e0:	6019      	str	r1, [r3, #0]
 80206e2:	e002      	b.n	80206ea <_printf_i+0x19a>
 80206e4:	066d      	lsls	r5, r5, #25
 80206e6:	d5fb      	bpl.n	80206e0 <_printf_i+0x190>
 80206e8:	8019      	strh	r1, [r3, #0]
 80206ea:	2300      	movs	r3, #0
 80206ec:	9d03      	ldr	r5, [sp, #12]
 80206ee:	6123      	str	r3, [r4, #16]
 80206f0:	e7bf      	b.n	8020672 <_printf_i+0x122>
 80206f2:	681a      	ldr	r2, [r3, #0]
 80206f4:	1d11      	adds	r1, r2, #4
 80206f6:	6019      	str	r1, [r3, #0]
 80206f8:	6815      	ldr	r5, [r2, #0]
 80206fa:	2100      	movs	r1, #0
 80206fc:	0028      	movs	r0, r5
 80206fe:	6862      	ldr	r2, [r4, #4]
 8020700:	f000 fce9 	bl	80210d6 <memchr>
 8020704:	2800      	cmp	r0, #0
 8020706:	d001      	beq.n	802070c <_printf_i+0x1bc>
 8020708:	1b40      	subs	r0, r0, r5
 802070a:	6060      	str	r0, [r4, #4]
 802070c:	6863      	ldr	r3, [r4, #4]
 802070e:	6123      	str	r3, [r4, #16]
 8020710:	2300      	movs	r3, #0
 8020712:	9a03      	ldr	r2, [sp, #12]
 8020714:	7013      	strb	r3, [r2, #0]
 8020716:	e7ac      	b.n	8020672 <_printf_i+0x122>
 8020718:	002a      	movs	r2, r5
 802071a:	6923      	ldr	r3, [r4, #16]
 802071c:	9906      	ldr	r1, [sp, #24]
 802071e:	9805      	ldr	r0, [sp, #20]
 8020720:	9d07      	ldr	r5, [sp, #28]
 8020722:	47a8      	blx	r5
 8020724:	3001      	adds	r0, #1
 8020726:	d0ae      	beq.n	8020686 <_printf_i+0x136>
 8020728:	6823      	ldr	r3, [r4, #0]
 802072a:	079b      	lsls	r3, r3, #30
 802072c:	d415      	bmi.n	802075a <_printf_i+0x20a>
 802072e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020730:	68e0      	ldr	r0, [r4, #12]
 8020732:	4298      	cmp	r0, r3
 8020734:	daa9      	bge.n	802068a <_printf_i+0x13a>
 8020736:	0018      	movs	r0, r3
 8020738:	e7a7      	b.n	802068a <_printf_i+0x13a>
 802073a:	0022      	movs	r2, r4
 802073c:	2301      	movs	r3, #1
 802073e:	9906      	ldr	r1, [sp, #24]
 8020740:	9805      	ldr	r0, [sp, #20]
 8020742:	9e07      	ldr	r6, [sp, #28]
 8020744:	3219      	adds	r2, #25
 8020746:	47b0      	blx	r6
 8020748:	3001      	adds	r0, #1
 802074a:	d09c      	beq.n	8020686 <_printf_i+0x136>
 802074c:	3501      	adds	r5, #1
 802074e:	68e3      	ldr	r3, [r4, #12]
 8020750:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020752:	1a9b      	subs	r3, r3, r2
 8020754:	42ab      	cmp	r3, r5
 8020756:	dcf0      	bgt.n	802073a <_printf_i+0x1ea>
 8020758:	e7e9      	b.n	802072e <_printf_i+0x1de>
 802075a:	2500      	movs	r5, #0
 802075c:	e7f7      	b.n	802074e <_printf_i+0x1fe>
 802075e:	46c0      	nop			@ (mov r8, r8)
 8020760:	0802710d 	.word	0x0802710d
 8020764:	0802711e 	.word	0x0802711e

08020768 <_scanf_float>:
 8020768:	b5f0      	push	{r4, r5, r6, r7, lr}
 802076a:	b08b      	sub	sp, #44	@ 0x2c
 802076c:	0016      	movs	r6, r2
 802076e:	9003      	str	r0, [sp, #12]
 8020770:	22ae      	movs	r2, #174	@ 0xae
 8020772:	2000      	movs	r0, #0
 8020774:	9307      	str	r3, [sp, #28]
 8020776:	688b      	ldr	r3, [r1, #8]
 8020778:	000c      	movs	r4, r1
 802077a:	1e59      	subs	r1, r3, #1
 802077c:	0052      	lsls	r2, r2, #1
 802077e:	9006      	str	r0, [sp, #24]
 8020780:	4291      	cmp	r1, r2
 8020782:	d905      	bls.n	8020790 <_scanf_float+0x28>
 8020784:	3b5e      	subs	r3, #94	@ 0x5e
 8020786:	3bff      	subs	r3, #255	@ 0xff
 8020788:	9306      	str	r3, [sp, #24]
 802078a:	235e      	movs	r3, #94	@ 0x5e
 802078c:	33ff      	adds	r3, #255	@ 0xff
 802078e:	60a3      	str	r3, [r4, #8]
 8020790:	23f0      	movs	r3, #240	@ 0xf0
 8020792:	6822      	ldr	r2, [r4, #0]
 8020794:	00db      	lsls	r3, r3, #3
 8020796:	4313      	orrs	r3, r2
 8020798:	6023      	str	r3, [r4, #0]
 802079a:	0023      	movs	r3, r4
 802079c:	2500      	movs	r5, #0
 802079e:	331c      	adds	r3, #28
 80207a0:	001f      	movs	r7, r3
 80207a2:	9304      	str	r3, [sp, #16]
 80207a4:	9502      	str	r5, [sp, #8]
 80207a6:	9509      	str	r5, [sp, #36]	@ 0x24
 80207a8:	9508      	str	r5, [sp, #32]
 80207aa:	9501      	str	r5, [sp, #4]
 80207ac:	9505      	str	r5, [sp, #20]
 80207ae:	68a2      	ldr	r2, [r4, #8]
 80207b0:	2a00      	cmp	r2, #0
 80207b2:	d00a      	beq.n	80207ca <_scanf_float+0x62>
 80207b4:	6833      	ldr	r3, [r6, #0]
 80207b6:	781b      	ldrb	r3, [r3, #0]
 80207b8:	2b4e      	cmp	r3, #78	@ 0x4e
 80207ba:	d844      	bhi.n	8020846 <_scanf_float+0xde>
 80207bc:	0018      	movs	r0, r3
 80207be:	2b40      	cmp	r3, #64	@ 0x40
 80207c0:	d82c      	bhi.n	802081c <_scanf_float+0xb4>
 80207c2:	382b      	subs	r0, #43	@ 0x2b
 80207c4:	b2c1      	uxtb	r1, r0
 80207c6:	290e      	cmp	r1, #14
 80207c8:	d92a      	bls.n	8020820 <_scanf_float+0xb8>
 80207ca:	9b01      	ldr	r3, [sp, #4]
 80207cc:	2b00      	cmp	r3, #0
 80207ce:	d003      	beq.n	80207d8 <_scanf_float+0x70>
 80207d0:	6823      	ldr	r3, [r4, #0]
 80207d2:	4aa6      	ldr	r2, [pc, #664]	@ (8020a6c <_scanf_float+0x304>)
 80207d4:	4013      	ands	r3, r2
 80207d6:	6023      	str	r3, [r4, #0]
 80207d8:	9b02      	ldr	r3, [sp, #8]
 80207da:	3b01      	subs	r3, #1
 80207dc:	2b01      	cmp	r3, #1
 80207de:	d900      	bls.n	80207e2 <_scanf_float+0x7a>
 80207e0:	e0fe      	b.n	80209e0 <_scanf_float+0x278>
 80207e2:	25be      	movs	r5, #190	@ 0xbe
 80207e4:	006d      	lsls	r5, r5, #1
 80207e6:	9b04      	ldr	r3, [sp, #16]
 80207e8:	429f      	cmp	r7, r3
 80207ea:	d900      	bls.n	80207ee <_scanf_float+0x86>
 80207ec:	e0ee      	b.n	80209cc <_scanf_float+0x264>
 80207ee:	2001      	movs	r0, #1
 80207f0:	b00b      	add	sp, #44	@ 0x2c
 80207f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80207f4:	0018      	movs	r0, r3
 80207f6:	3861      	subs	r0, #97	@ 0x61
 80207f8:	280d      	cmp	r0, #13
 80207fa:	d8e6      	bhi.n	80207ca <_scanf_float+0x62>
 80207fc:	f7df fca0 	bl	8000140 <__gnu_thumb1_case_shi>
 8020800:	ffe50089 	.word	0xffe50089
 8020804:	ffe5ffe5 	.word	0xffe5ffe5
 8020808:	00a700bb 	.word	0x00a700bb
 802080c:	ffe5ffe5 	.word	0xffe5ffe5
 8020810:	ffe5008f 	.word	0xffe5008f
 8020814:	ffe5ffe5 	.word	0xffe5ffe5
 8020818:	006bffe5 	.word	0x006bffe5
 802081c:	3841      	subs	r0, #65	@ 0x41
 802081e:	e7eb      	b.n	80207f8 <_scanf_float+0x90>
 8020820:	280e      	cmp	r0, #14
 8020822:	d8d2      	bhi.n	80207ca <_scanf_float+0x62>
 8020824:	f7df fc8c 	bl	8000140 <__gnu_thumb1_case_shi>
 8020828:	ffd1004f 	.word	0xffd1004f
 802082c:	009d004f 	.word	0x009d004f
 8020830:	0021ffd1 	.word	0x0021ffd1
 8020834:	00410041 	.word	0x00410041
 8020838:	00410041 	.word	0x00410041
 802083c:	00410041 	.word	0x00410041
 8020840:	00410041 	.word	0x00410041
 8020844:	0041      	.short	0x0041
 8020846:	2b6e      	cmp	r3, #110	@ 0x6e
 8020848:	d80a      	bhi.n	8020860 <_scanf_float+0xf8>
 802084a:	2b60      	cmp	r3, #96	@ 0x60
 802084c:	d8d2      	bhi.n	80207f4 <_scanf_float+0x8c>
 802084e:	2b54      	cmp	r3, #84	@ 0x54
 8020850:	d100      	bne.n	8020854 <_scanf_float+0xec>
 8020852:	e081      	b.n	8020958 <_scanf_float+0x1f0>
 8020854:	2b59      	cmp	r3, #89	@ 0x59
 8020856:	d1b8      	bne.n	80207ca <_scanf_float+0x62>
 8020858:	2d07      	cmp	r5, #7
 802085a:	d1b6      	bne.n	80207ca <_scanf_float+0x62>
 802085c:	2508      	movs	r5, #8
 802085e:	e02f      	b.n	80208c0 <_scanf_float+0x158>
 8020860:	2b74      	cmp	r3, #116	@ 0x74
 8020862:	d079      	beq.n	8020958 <_scanf_float+0x1f0>
 8020864:	2b79      	cmp	r3, #121	@ 0x79
 8020866:	d0f7      	beq.n	8020858 <_scanf_float+0xf0>
 8020868:	e7af      	b.n	80207ca <_scanf_float+0x62>
 802086a:	6821      	ldr	r1, [r4, #0]
 802086c:	05c8      	lsls	r0, r1, #23
 802086e:	d51c      	bpl.n	80208aa <_scanf_float+0x142>
 8020870:	2380      	movs	r3, #128	@ 0x80
 8020872:	4399      	bics	r1, r3
 8020874:	9b01      	ldr	r3, [sp, #4]
 8020876:	6021      	str	r1, [r4, #0]
 8020878:	3301      	adds	r3, #1
 802087a:	9301      	str	r3, [sp, #4]
 802087c:	9b06      	ldr	r3, [sp, #24]
 802087e:	2b00      	cmp	r3, #0
 8020880:	d003      	beq.n	802088a <_scanf_float+0x122>
 8020882:	3b01      	subs	r3, #1
 8020884:	3201      	adds	r2, #1
 8020886:	9306      	str	r3, [sp, #24]
 8020888:	60a2      	str	r2, [r4, #8]
 802088a:	68a3      	ldr	r3, [r4, #8]
 802088c:	3b01      	subs	r3, #1
 802088e:	60a3      	str	r3, [r4, #8]
 8020890:	6923      	ldr	r3, [r4, #16]
 8020892:	3301      	adds	r3, #1
 8020894:	6123      	str	r3, [r4, #16]
 8020896:	6873      	ldr	r3, [r6, #4]
 8020898:	3b01      	subs	r3, #1
 802089a:	6073      	str	r3, [r6, #4]
 802089c:	2b00      	cmp	r3, #0
 802089e:	dc00      	bgt.n	80208a2 <_scanf_float+0x13a>
 80208a0:	e08a      	b.n	80209b8 <_scanf_float+0x250>
 80208a2:	6833      	ldr	r3, [r6, #0]
 80208a4:	3301      	adds	r3, #1
 80208a6:	6033      	str	r3, [r6, #0]
 80208a8:	e781      	b.n	80207ae <_scanf_float+0x46>
 80208aa:	9a02      	ldr	r2, [sp, #8]
 80208ac:	1951      	adds	r1, r2, r5
 80208ae:	2900      	cmp	r1, #0
 80208b0:	d000      	beq.n	80208b4 <_scanf_float+0x14c>
 80208b2:	e78a      	b.n	80207ca <_scanf_float+0x62>
 80208b4:	000d      	movs	r5, r1
 80208b6:	6822      	ldr	r2, [r4, #0]
 80208b8:	486d      	ldr	r0, [pc, #436]	@ (8020a70 <_scanf_float+0x308>)
 80208ba:	9102      	str	r1, [sp, #8]
 80208bc:	4002      	ands	r2, r0
 80208be:	6022      	str	r2, [r4, #0]
 80208c0:	703b      	strb	r3, [r7, #0]
 80208c2:	3701      	adds	r7, #1
 80208c4:	e7e1      	b.n	802088a <_scanf_float+0x122>
 80208c6:	2180      	movs	r1, #128	@ 0x80
 80208c8:	6822      	ldr	r2, [r4, #0]
 80208ca:	420a      	tst	r2, r1
 80208cc:	d100      	bne.n	80208d0 <_scanf_float+0x168>
 80208ce:	e77c      	b.n	80207ca <_scanf_float+0x62>
 80208d0:	438a      	bics	r2, r1
 80208d2:	6022      	str	r2, [r4, #0]
 80208d4:	e7f4      	b.n	80208c0 <_scanf_float+0x158>
 80208d6:	9a02      	ldr	r2, [sp, #8]
 80208d8:	2a00      	cmp	r2, #0
 80208da:	d10f      	bne.n	80208fc <_scanf_float+0x194>
 80208dc:	9a01      	ldr	r2, [sp, #4]
 80208de:	2a00      	cmp	r2, #0
 80208e0:	d10f      	bne.n	8020902 <_scanf_float+0x19a>
 80208e2:	6822      	ldr	r2, [r4, #0]
 80208e4:	21e0      	movs	r1, #224	@ 0xe0
 80208e6:	0010      	movs	r0, r2
 80208e8:	00c9      	lsls	r1, r1, #3
 80208ea:	4008      	ands	r0, r1
 80208ec:	4288      	cmp	r0, r1
 80208ee:	d108      	bne.n	8020902 <_scanf_float+0x19a>
 80208f0:	4960      	ldr	r1, [pc, #384]	@ (8020a74 <_scanf_float+0x30c>)
 80208f2:	400a      	ands	r2, r1
 80208f4:	6022      	str	r2, [r4, #0]
 80208f6:	2201      	movs	r2, #1
 80208f8:	9202      	str	r2, [sp, #8]
 80208fa:	e7e1      	b.n	80208c0 <_scanf_float+0x158>
 80208fc:	9a02      	ldr	r2, [sp, #8]
 80208fe:	2a02      	cmp	r2, #2
 8020900:	d058      	beq.n	80209b4 <_scanf_float+0x24c>
 8020902:	2d01      	cmp	r5, #1
 8020904:	d002      	beq.n	802090c <_scanf_float+0x1a4>
 8020906:	2d04      	cmp	r5, #4
 8020908:	d000      	beq.n	802090c <_scanf_float+0x1a4>
 802090a:	e75e      	b.n	80207ca <_scanf_float+0x62>
 802090c:	3501      	adds	r5, #1
 802090e:	b2ed      	uxtb	r5, r5
 8020910:	e7d6      	b.n	80208c0 <_scanf_float+0x158>
 8020912:	9a02      	ldr	r2, [sp, #8]
 8020914:	2a01      	cmp	r2, #1
 8020916:	d000      	beq.n	802091a <_scanf_float+0x1b2>
 8020918:	e757      	b.n	80207ca <_scanf_float+0x62>
 802091a:	2202      	movs	r2, #2
 802091c:	e7ec      	b.n	80208f8 <_scanf_float+0x190>
 802091e:	2d00      	cmp	r5, #0
 8020920:	d110      	bne.n	8020944 <_scanf_float+0x1dc>
 8020922:	9a01      	ldr	r2, [sp, #4]
 8020924:	2a00      	cmp	r2, #0
 8020926:	d000      	beq.n	802092a <_scanf_float+0x1c2>
 8020928:	e752      	b.n	80207d0 <_scanf_float+0x68>
 802092a:	6822      	ldr	r2, [r4, #0]
 802092c:	21e0      	movs	r1, #224	@ 0xe0
 802092e:	0010      	movs	r0, r2
 8020930:	00c9      	lsls	r1, r1, #3
 8020932:	4008      	ands	r0, r1
 8020934:	4288      	cmp	r0, r1
 8020936:	d000      	beq.n	802093a <_scanf_float+0x1d2>
 8020938:	e11b      	b.n	8020b72 <_scanf_float+0x40a>
 802093a:	494e      	ldr	r1, [pc, #312]	@ (8020a74 <_scanf_float+0x30c>)
 802093c:	3501      	adds	r5, #1
 802093e:	400a      	ands	r2, r1
 8020940:	6022      	str	r2, [r4, #0]
 8020942:	e7bd      	b.n	80208c0 <_scanf_float+0x158>
 8020944:	21fd      	movs	r1, #253	@ 0xfd
 8020946:	1eea      	subs	r2, r5, #3
 8020948:	420a      	tst	r2, r1
 802094a:	d0df      	beq.n	802090c <_scanf_float+0x1a4>
 802094c:	e73d      	b.n	80207ca <_scanf_float+0x62>
 802094e:	2d02      	cmp	r5, #2
 8020950:	d000      	beq.n	8020954 <_scanf_float+0x1ec>
 8020952:	e73a      	b.n	80207ca <_scanf_float+0x62>
 8020954:	2503      	movs	r5, #3
 8020956:	e7b3      	b.n	80208c0 <_scanf_float+0x158>
 8020958:	2d06      	cmp	r5, #6
 802095a:	d000      	beq.n	802095e <_scanf_float+0x1f6>
 802095c:	e735      	b.n	80207ca <_scanf_float+0x62>
 802095e:	2507      	movs	r5, #7
 8020960:	e7ae      	b.n	80208c0 <_scanf_float+0x158>
 8020962:	6822      	ldr	r2, [r4, #0]
 8020964:	0591      	lsls	r1, r2, #22
 8020966:	d400      	bmi.n	802096a <_scanf_float+0x202>
 8020968:	e72f      	b.n	80207ca <_scanf_float+0x62>
 802096a:	4943      	ldr	r1, [pc, #268]	@ (8020a78 <_scanf_float+0x310>)
 802096c:	400a      	ands	r2, r1
 802096e:	6022      	str	r2, [r4, #0]
 8020970:	9a01      	ldr	r2, [sp, #4]
 8020972:	9205      	str	r2, [sp, #20]
 8020974:	e7a4      	b.n	80208c0 <_scanf_float+0x158>
 8020976:	21a0      	movs	r1, #160	@ 0xa0
 8020978:	2080      	movs	r0, #128	@ 0x80
 802097a:	6822      	ldr	r2, [r4, #0]
 802097c:	00c9      	lsls	r1, r1, #3
 802097e:	4011      	ands	r1, r2
 8020980:	00c0      	lsls	r0, r0, #3
 8020982:	4281      	cmp	r1, r0
 8020984:	d006      	beq.n	8020994 <_scanf_float+0x22c>
 8020986:	4202      	tst	r2, r0
 8020988:	d100      	bne.n	802098c <_scanf_float+0x224>
 802098a:	e71e      	b.n	80207ca <_scanf_float+0x62>
 802098c:	9901      	ldr	r1, [sp, #4]
 802098e:	2900      	cmp	r1, #0
 8020990:	d100      	bne.n	8020994 <_scanf_float+0x22c>
 8020992:	e0ee      	b.n	8020b72 <_scanf_float+0x40a>
 8020994:	0591      	lsls	r1, r2, #22
 8020996:	d404      	bmi.n	80209a2 <_scanf_float+0x23a>
 8020998:	9901      	ldr	r1, [sp, #4]
 802099a:	9805      	ldr	r0, [sp, #20]
 802099c:	9709      	str	r7, [sp, #36]	@ 0x24
 802099e:	1a09      	subs	r1, r1, r0
 80209a0:	9108      	str	r1, [sp, #32]
 80209a2:	4934      	ldr	r1, [pc, #208]	@ (8020a74 <_scanf_float+0x30c>)
 80209a4:	400a      	ands	r2, r1
 80209a6:	21c0      	movs	r1, #192	@ 0xc0
 80209a8:	0049      	lsls	r1, r1, #1
 80209aa:	430a      	orrs	r2, r1
 80209ac:	6022      	str	r2, [r4, #0]
 80209ae:	2200      	movs	r2, #0
 80209b0:	9201      	str	r2, [sp, #4]
 80209b2:	e785      	b.n	80208c0 <_scanf_float+0x158>
 80209b4:	2203      	movs	r2, #3
 80209b6:	e79f      	b.n	80208f8 <_scanf_float+0x190>
 80209b8:	23c0      	movs	r3, #192	@ 0xc0
 80209ba:	005b      	lsls	r3, r3, #1
 80209bc:	0031      	movs	r1, r6
 80209be:	58e3      	ldr	r3, [r4, r3]
 80209c0:	9803      	ldr	r0, [sp, #12]
 80209c2:	4798      	blx	r3
 80209c4:	2800      	cmp	r0, #0
 80209c6:	d100      	bne.n	80209ca <_scanf_float+0x262>
 80209c8:	e6f1      	b.n	80207ae <_scanf_float+0x46>
 80209ca:	e6fe      	b.n	80207ca <_scanf_float+0x62>
 80209cc:	3f01      	subs	r7, #1
 80209ce:	5963      	ldr	r3, [r4, r5]
 80209d0:	0032      	movs	r2, r6
 80209d2:	7839      	ldrb	r1, [r7, #0]
 80209d4:	9803      	ldr	r0, [sp, #12]
 80209d6:	4798      	blx	r3
 80209d8:	6923      	ldr	r3, [r4, #16]
 80209da:	3b01      	subs	r3, #1
 80209dc:	6123      	str	r3, [r4, #16]
 80209de:	e702      	b.n	80207e6 <_scanf_float+0x7e>
 80209e0:	1e6b      	subs	r3, r5, #1
 80209e2:	2b06      	cmp	r3, #6
 80209e4:	d80e      	bhi.n	8020a04 <_scanf_float+0x29c>
 80209e6:	9702      	str	r7, [sp, #8]
 80209e8:	2d02      	cmp	r5, #2
 80209ea:	d920      	bls.n	8020a2e <_scanf_float+0x2c6>
 80209ec:	1beb      	subs	r3, r5, r7
 80209ee:	b2db      	uxtb	r3, r3
 80209f0:	9306      	str	r3, [sp, #24]
 80209f2:	9b02      	ldr	r3, [sp, #8]
 80209f4:	9a06      	ldr	r2, [sp, #24]
 80209f6:	189b      	adds	r3, r3, r2
 80209f8:	b2db      	uxtb	r3, r3
 80209fa:	2b03      	cmp	r3, #3
 80209fc:	d127      	bne.n	8020a4e <_scanf_float+0x2e6>
 80209fe:	3d03      	subs	r5, #3
 8020a00:	b2ed      	uxtb	r5, r5
 8020a02:	1b7f      	subs	r7, r7, r5
 8020a04:	6823      	ldr	r3, [r4, #0]
 8020a06:	05da      	lsls	r2, r3, #23
 8020a08:	d553      	bpl.n	8020ab2 <_scanf_float+0x34a>
 8020a0a:	055b      	lsls	r3, r3, #21
 8020a0c:	d536      	bpl.n	8020a7c <_scanf_float+0x314>
 8020a0e:	25be      	movs	r5, #190	@ 0xbe
 8020a10:	006d      	lsls	r5, r5, #1
 8020a12:	9b04      	ldr	r3, [sp, #16]
 8020a14:	429f      	cmp	r7, r3
 8020a16:	d800      	bhi.n	8020a1a <_scanf_float+0x2b2>
 8020a18:	e6e9      	b.n	80207ee <_scanf_float+0x86>
 8020a1a:	3f01      	subs	r7, #1
 8020a1c:	5963      	ldr	r3, [r4, r5]
 8020a1e:	0032      	movs	r2, r6
 8020a20:	7839      	ldrb	r1, [r7, #0]
 8020a22:	9803      	ldr	r0, [sp, #12]
 8020a24:	4798      	blx	r3
 8020a26:	6923      	ldr	r3, [r4, #16]
 8020a28:	3b01      	subs	r3, #1
 8020a2a:	6123      	str	r3, [r4, #16]
 8020a2c:	e7f1      	b.n	8020a12 <_scanf_float+0x2aa>
 8020a2e:	25be      	movs	r5, #190	@ 0xbe
 8020a30:	006d      	lsls	r5, r5, #1
 8020a32:	9b04      	ldr	r3, [sp, #16]
 8020a34:	429f      	cmp	r7, r3
 8020a36:	d800      	bhi.n	8020a3a <_scanf_float+0x2d2>
 8020a38:	e6d9      	b.n	80207ee <_scanf_float+0x86>
 8020a3a:	3f01      	subs	r7, #1
 8020a3c:	5963      	ldr	r3, [r4, r5]
 8020a3e:	0032      	movs	r2, r6
 8020a40:	7839      	ldrb	r1, [r7, #0]
 8020a42:	9803      	ldr	r0, [sp, #12]
 8020a44:	4798      	blx	r3
 8020a46:	6923      	ldr	r3, [r4, #16]
 8020a48:	3b01      	subs	r3, #1
 8020a4a:	6123      	str	r3, [r4, #16]
 8020a4c:	e7f1      	b.n	8020a32 <_scanf_float+0x2ca>
 8020a4e:	9b02      	ldr	r3, [sp, #8]
 8020a50:	0032      	movs	r2, r6
 8020a52:	3b01      	subs	r3, #1
 8020a54:	7819      	ldrb	r1, [r3, #0]
 8020a56:	9302      	str	r3, [sp, #8]
 8020a58:	23be      	movs	r3, #190	@ 0xbe
 8020a5a:	005b      	lsls	r3, r3, #1
 8020a5c:	58e3      	ldr	r3, [r4, r3]
 8020a5e:	9803      	ldr	r0, [sp, #12]
 8020a60:	4798      	blx	r3
 8020a62:	6923      	ldr	r3, [r4, #16]
 8020a64:	3b01      	subs	r3, #1
 8020a66:	6123      	str	r3, [r4, #16]
 8020a68:	e7c3      	b.n	80209f2 <_scanf_float+0x28a>
 8020a6a:	46c0      	nop			@ (mov r8, r8)
 8020a6c:	fffffeff 	.word	0xfffffeff
 8020a70:	fffffe7f 	.word	0xfffffe7f
 8020a74:	fffff87f 	.word	0xfffff87f
 8020a78:	fffffd7f 	.word	0xfffffd7f
 8020a7c:	6923      	ldr	r3, [r4, #16]
 8020a7e:	1e7d      	subs	r5, r7, #1
 8020a80:	7829      	ldrb	r1, [r5, #0]
 8020a82:	3b01      	subs	r3, #1
 8020a84:	6123      	str	r3, [r4, #16]
 8020a86:	2965      	cmp	r1, #101	@ 0x65
 8020a88:	d00c      	beq.n	8020aa4 <_scanf_float+0x33c>
 8020a8a:	2945      	cmp	r1, #69	@ 0x45
 8020a8c:	d00a      	beq.n	8020aa4 <_scanf_float+0x33c>
 8020a8e:	23be      	movs	r3, #190	@ 0xbe
 8020a90:	005b      	lsls	r3, r3, #1
 8020a92:	58e3      	ldr	r3, [r4, r3]
 8020a94:	0032      	movs	r2, r6
 8020a96:	9803      	ldr	r0, [sp, #12]
 8020a98:	4798      	blx	r3
 8020a9a:	6923      	ldr	r3, [r4, #16]
 8020a9c:	1ebd      	subs	r5, r7, #2
 8020a9e:	3b01      	subs	r3, #1
 8020aa0:	7829      	ldrb	r1, [r5, #0]
 8020aa2:	6123      	str	r3, [r4, #16]
 8020aa4:	23be      	movs	r3, #190	@ 0xbe
 8020aa6:	005b      	lsls	r3, r3, #1
 8020aa8:	0032      	movs	r2, r6
 8020aaa:	58e3      	ldr	r3, [r4, r3]
 8020aac:	9803      	ldr	r0, [sp, #12]
 8020aae:	4798      	blx	r3
 8020ab0:	002f      	movs	r7, r5
 8020ab2:	6821      	ldr	r1, [r4, #0]
 8020ab4:	2310      	movs	r3, #16
 8020ab6:	000a      	movs	r2, r1
 8020ab8:	401a      	ands	r2, r3
 8020aba:	4219      	tst	r1, r3
 8020abc:	d001      	beq.n	8020ac2 <_scanf_float+0x35a>
 8020abe:	2000      	movs	r0, #0
 8020ac0:	e696      	b.n	80207f0 <_scanf_float+0x88>
 8020ac2:	21c0      	movs	r1, #192	@ 0xc0
 8020ac4:	703a      	strb	r2, [r7, #0]
 8020ac6:	6823      	ldr	r3, [r4, #0]
 8020ac8:	00c9      	lsls	r1, r1, #3
 8020aca:	400b      	ands	r3, r1
 8020acc:	2180      	movs	r1, #128	@ 0x80
 8020ace:	00c9      	lsls	r1, r1, #3
 8020ad0:	428b      	cmp	r3, r1
 8020ad2:	d126      	bne.n	8020b22 <_scanf_float+0x3ba>
 8020ad4:	9b05      	ldr	r3, [sp, #20]
 8020ad6:	9a01      	ldr	r2, [sp, #4]
 8020ad8:	4293      	cmp	r3, r2
 8020ada:	d00c      	beq.n	8020af6 <_scanf_float+0x38e>
 8020adc:	1a9a      	subs	r2, r3, r2
 8020ade:	0023      	movs	r3, r4
 8020ae0:	3370      	adds	r3, #112	@ 0x70
 8020ae2:	33ff      	adds	r3, #255	@ 0xff
 8020ae4:	429f      	cmp	r7, r3
 8020ae6:	d302      	bcc.n	8020aee <_scanf_float+0x386>
 8020ae8:	0027      	movs	r7, r4
 8020aea:	376f      	adds	r7, #111	@ 0x6f
 8020aec:	37ff      	adds	r7, #255	@ 0xff
 8020aee:	0038      	movs	r0, r7
 8020af0:	4921      	ldr	r1, [pc, #132]	@ (8020b78 <_scanf_float+0x410>)
 8020af2:	f000 f94f 	bl	8020d94 <siprintf>
 8020af6:	2200      	movs	r2, #0
 8020af8:	9904      	ldr	r1, [sp, #16]
 8020afa:	9803      	ldr	r0, [sp, #12]
 8020afc:	f002 fd58 	bl	80235b0 <_strtod_r>
 8020b00:	9b07      	ldr	r3, [sp, #28]
 8020b02:	6822      	ldr	r2, [r4, #0]
 8020b04:	0006      	movs	r6, r0
 8020b06:	000f      	movs	r7, r1
 8020b08:	681b      	ldr	r3, [r3, #0]
 8020b0a:	0791      	lsls	r1, r2, #30
 8020b0c:	d516      	bpl.n	8020b3c <_scanf_float+0x3d4>
 8020b0e:	9907      	ldr	r1, [sp, #28]
 8020b10:	1d1a      	adds	r2, r3, #4
 8020b12:	600a      	str	r2, [r1, #0]
 8020b14:	681b      	ldr	r3, [r3, #0]
 8020b16:	601e      	str	r6, [r3, #0]
 8020b18:	605f      	str	r7, [r3, #4]
 8020b1a:	68e3      	ldr	r3, [r4, #12]
 8020b1c:	3301      	adds	r3, #1
 8020b1e:	60e3      	str	r3, [r4, #12]
 8020b20:	e7cd      	b.n	8020abe <_scanf_float+0x356>
 8020b22:	9b08      	ldr	r3, [sp, #32]
 8020b24:	2b00      	cmp	r3, #0
 8020b26:	d0e6      	beq.n	8020af6 <_scanf_float+0x38e>
 8020b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020b2a:	9803      	ldr	r0, [sp, #12]
 8020b2c:	1c59      	adds	r1, r3, #1
 8020b2e:	230a      	movs	r3, #10
 8020b30:	f002 fdd0 	bl	80236d4 <_strtol_r>
 8020b34:	9b08      	ldr	r3, [sp, #32]
 8020b36:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8020b38:	1ac2      	subs	r2, r0, r3
 8020b3a:	e7d0      	b.n	8020ade <_scanf_float+0x376>
 8020b3c:	1d19      	adds	r1, r3, #4
 8020b3e:	0752      	lsls	r2, r2, #29
 8020b40:	d502      	bpl.n	8020b48 <_scanf_float+0x3e0>
 8020b42:	9a07      	ldr	r2, [sp, #28]
 8020b44:	6011      	str	r1, [r2, #0]
 8020b46:	e7e5      	b.n	8020b14 <_scanf_float+0x3ac>
 8020b48:	9a07      	ldr	r2, [sp, #28]
 8020b4a:	0030      	movs	r0, r6
 8020b4c:	6011      	str	r1, [r2, #0]
 8020b4e:	681d      	ldr	r5, [r3, #0]
 8020b50:	0032      	movs	r2, r6
 8020b52:	003b      	movs	r3, r7
 8020b54:	0039      	movs	r1, r7
 8020b56:	f7e2 fe59 	bl	800380c <__aeabi_dcmpun>
 8020b5a:	2800      	cmp	r0, #0
 8020b5c:	d004      	beq.n	8020b68 <_scanf_float+0x400>
 8020b5e:	4807      	ldr	r0, [pc, #28]	@ (8020b7c <_scanf_float+0x414>)
 8020b60:	f000 face 	bl	8021100 <nanf>
 8020b64:	6028      	str	r0, [r5, #0]
 8020b66:	e7d8      	b.n	8020b1a <_scanf_float+0x3b2>
 8020b68:	0030      	movs	r0, r6
 8020b6a:	0039      	movs	r1, r7
 8020b6c:	f7e2 ff46 	bl	80039fc <__aeabi_d2f>
 8020b70:	e7f8      	b.n	8020b64 <_scanf_float+0x3fc>
 8020b72:	2300      	movs	r3, #0
 8020b74:	9301      	str	r3, [sp, #4]
 8020b76:	e62f      	b.n	80207d8 <_scanf_float+0x70>
 8020b78:	0802712f 	.word	0x0802712f
 8020b7c:	0802728b 	.word	0x0802728b

08020b80 <std>:
 8020b80:	2300      	movs	r3, #0
 8020b82:	b510      	push	{r4, lr}
 8020b84:	0004      	movs	r4, r0
 8020b86:	6003      	str	r3, [r0, #0]
 8020b88:	6043      	str	r3, [r0, #4]
 8020b8a:	6083      	str	r3, [r0, #8]
 8020b8c:	8181      	strh	r1, [r0, #12]
 8020b8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8020b90:	81c2      	strh	r2, [r0, #14]
 8020b92:	6103      	str	r3, [r0, #16]
 8020b94:	6143      	str	r3, [r0, #20]
 8020b96:	6183      	str	r3, [r0, #24]
 8020b98:	0019      	movs	r1, r3
 8020b9a:	2208      	movs	r2, #8
 8020b9c:	305c      	adds	r0, #92	@ 0x5c
 8020b9e:	f000 f9cd 	bl	8020f3c <memset>
 8020ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8020bd0 <std+0x50>)
 8020ba4:	6224      	str	r4, [r4, #32]
 8020ba6:	6263      	str	r3, [r4, #36]	@ 0x24
 8020ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8020bd4 <std+0x54>)
 8020baa:	62a3      	str	r3, [r4, #40]	@ 0x28
 8020bac:	4b0a      	ldr	r3, [pc, #40]	@ (8020bd8 <std+0x58>)
 8020bae:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8020bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8020bdc <std+0x5c>)
 8020bb2:	6323      	str	r3, [r4, #48]	@ 0x30
 8020bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8020be0 <std+0x60>)
 8020bb6:	429c      	cmp	r4, r3
 8020bb8:	d005      	beq.n	8020bc6 <std+0x46>
 8020bba:	4b0a      	ldr	r3, [pc, #40]	@ (8020be4 <std+0x64>)
 8020bbc:	429c      	cmp	r4, r3
 8020bbe:	d002      	beq.n	8020bc6 <std+0x46>
 8020bc0:	4b09      	ldr	r3, [pc, #36]	@ (8020be8 <std+0x68>)
 8020bc2:	429c      	cmp	r4, r3
 8020bc4:	d103      	bne.n	8020bce <std+0x4e>
 8020bc6:	0020      	movs	r0, r4
 8020bc8:	3058      	adds	r0, #88	@ 0x58
 8020bca:	f000 fa81 	bl	80210d0 <__retarget_lock_init_recursive>
 8020bce:	bd10      	pop	{r4, pc}
 8020bd0:	08020e2d 	.word	0x08020e2d
 8020bd4:	08020e59 	.word	0x08020e59
 8020bd8:	08020e91 	.word	0x08020e91
 8020bdc:	08020ebd 	.word	0x08020ebd
 8020be0:	20006848 	.word	0x20006848
 8020be4:	200068b0 	.word	0x200068b0
 8020be8:	20006918 	.word	0x20006918

08020bec <stdio_exit_handler>:
 8020bec:	b510      	push	{r4, lr}
 8020bee:	4a03      	ldr	r2, [pc, #12]	@ (8020bfc <stdio_exit_handler+0x10>)
 8020bf0:	4903      	ldr	r1, [pc, #12]	@ (8020c00 <stdio_exit_handler+0x14>)
 8020bf2:	4804      	ldr	r0, [pc, #16]	@ (8020c04 <stdio_exit_handler+0x18>)
 8020bf4:	f000 f86c 	bl	8020cd0 <_fwalk_sglue>
 8020bf8:	bd10      	pop	{r4, pc}
 8020bfa:	46c0      	nop			@ (mov r8, r8)
 8020bfc:	20000084 	.word	0x20000084
 8020c00:	0802436d 	.word	0x0802436d
 8020c04:	20000094 	.word	0x20000094

08020c08 <cleanup_stdio>:
 8020c08:	6841      	ldr	r1, [r0, #4]
 8020c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8020c38 <cleanup_stdio+0x30>)
 8020c0c:	b510      	push	{r4, lr}
 8020c0e:	0004      	movs	r4, r0
 8020c10:	4299      	cmp	r1, r3
 8020c12:	d001      	beq.n	8020c18 <cleanup_stdio+0x10>
 8020c14:	f003 fbaa 	bl	802436c <_fflush_r>
 8020c18:	68a1      	ldr	r1, [r4, #8]
 8020c1a:	4b08      	ldr	r3, [pc, #32]	@ (8020c3c <cleanup_stdio+0x34>)
 8020c1c:	4299      	cmp	r1, r3
 8020c1e:	d002      	beq.n	8020c26 <cleanup_stdio+0x1e>
 8020c20:	0020      	movs	r0, r4
 8020c22:	f003 fba3 	bl	802436c <_fflush_r>
 8020c26:	68e1      	ldr	r1, [r4, #12]
 8020c28:	4b05      	ldr	r3, [pc, #20]	@ (8020c40 <cleanup_stdio+0x38>)
 8020c2a:	4299      	cmp	r1, r3
 8020c2c:	d002      	beq.n	8020c34 <cleanup_stdio+0x2c>
 8020c2e:	0020      	movs	r0, r4
 8020c30:	f003 fb9c 	bl	802436c <_fflush_r>
 8020c34:	bd10      	pop	{r4, pc}
 8020c36:	46c0      	nop			@ (mov r8, r8)
 8020c38:	20006848 	.word	0x20006848
 8020c3c:	200068b0 	.word	0x200068b0
 8020c40:	20006918 	.word	0x20006918

08020c44 <global_stdio_init.part.0>:
 8020c44:	b510      	push	{r4, lr}
 8020c46:	4b09      	ldr	r3, [pc, #36]	@ (8020c6c <global_stdio_init.part.0+0x28>)
 8020c48:	4a09      	ldr	r2, [pc, #36]	@ (8020c70 <global_stdio_init.part.0+0x2c>)
 8020c4a:	2104      	movs	r1, #4
 8020c4c:	601a      	str	r2, [r3, #0]
 8020c4e:	4809      	ldr	r0, [pc, #36]	@ (8020c74 <global_stdio_init.part.0+0x30>)
 8020c50:	2200      	movs	r2, #0
 8020c52:	f7ff ff95 	bl	8020b80 <std>
 8020c56:	2201      	movs	r2, #1
 8020c58:	2109      	movs	r1, #9
 8020c5a:	4807      	ldr	r0, [pc, #28]	@ (8020c78 <global_stdio_init.part.0+0x34>)
 8020c5c:	f7ff ff90 	bl	8020b80 <std>
 8020c60:	2202      	movs	r2, #2
 8020c62:	2112      	movs	r1, #18
 8020c64:	4805      	ldr	r0, [pc, #20]	@ (8020c7c <global_stdio_init.part.0+0x38>)
 8020c66:	f7ff ff8b 	bl	8020b80 <std>
 8020c6a:	bd10      	pop	{r4, pc}
 8020c6c:	20006980 	.word	0x20006980
 8020c70:	08020bed 	.word	0x08020bed
 8020c74:	20006848 	.word	0x20006848
 8020c78:	200068b0 	.word	0x200068b0
 8020c7c:	20006918 	.word	0x20006918

08020c80 <__sfp_lock_acquire>:
 8020c80:	b510      	push	{r4, lr}
 8020c82:	4802      	ldr	r0, [pc, #8]	@ (8020c8c <__sfp_lock_acquire+0xc>)
 8020c84:	f000 fa25 	bl	80210d2 <__retarget_lock_acquire_recursive>
 8020c88:	bd10      	pop	{r4, pc}
 8020c8a:	46c0      	nop			@ (mov r8, r8)
 8020c8c:	20006989 	.word	0x20006989

08020c90 <__sfp_lock_release>:
 8020c90:	b510      	push	{r4, lr}
 8020c92:	4802      	ldr	r0, [pc, #8]	@ (8020c9c <__sfp_lock_release+0xc>)
 8020c94:	f000 fa1e 	bl	80210d4 <__retarget_lock_release_recursive>
 8020c98:	bd10      	pop	{r4, pc}
 8020c9a:	46c0      	nop			@ (mov r8, r8)
 8020c9c:	20006989 	.word	0x20006989

08020ca0 <__sinit>:
 8020ca0:	b510      	push	{r4, lr}
 8020ca2:	0004      	movs	r4, r0
 8020ca4:	f7ff ffec 	bl	8020c80 <__sfp_lock_acquire>
 8020ca8:	6a23      	ldr	r3, [r4, #32]
 8020caa:	2b00      	cmp	r3, #0
 8020cac:	d002      	beq.n	8020cb4 <__sinit+0x14>
 8020cae:	f7ff ffef 	bl	8020c90 <__sfp_lock_release>
 8020cb2:	bd10      	pop	{r4, pc}
 8020cb4:	4b04      	ldr	r3, [pc, #16]	@ (8020cc8 <__sinit+0x28>)
 8020cb6:	6223      	str	r3, [r4, #32]
 8020cb8:	4b04      	ldr	r3, [pc, #16]	@ (8020ccc <__sinit+0x2c>)
 8020cba:	681b      	ldr	r3, [r3, #0]
 8020cbc:	2b00      	cmp	r3, #0
 8020cbe:	d1f6      	bne.n	8020cae <__sinit+0xe>
 8020cc0:	f7ff ffc0 	bl	8020c44 <global_stdio_init.part.0>
 8020cc4:	e7f3      	b.n	8020cae <__sinit+0xe>
 8020cc6:	46c0      	nop			@ (mov r8, r8)
 8020cc8:	08020c09 	.word	0x08020c09
 8020ccc:	20006980 	.word	0x20006980

08020cd0 <_fwalk_sglue>:
 8020cd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020cd2:	0014      	movs	r4, r2
 8020cd4:	2600      	movs	r6, #0
 8020cd6:	9000      	str	r0, [sp, #0]
 8020cd8:	9101      	str	r1, [sp, #4]
 8020cda:	68a5      	ldr	r5, [r4, #8]
 8020cdc:	6867      	ldr	r7, [r4, #4]
 8020cde:	3f01      	subs	r7, #1
 8020ce0:	d504      	bpl.n	8020cec <_fwalk_sglue+0x1c>
 8020ce2:	6824      	ldr	r4, [r4, #0]
 8020ce4:	2c00      	cmp	r4, #0
 8020ce6:	d1f8      	bne.n	8020cda <_fwalk_sglue+0xa>
 8020ce8:	0030      	movs	r0, r6
 8020cea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8020cec:	89ab      	ldrh	r3, [r5, #12]
 8020cee:	2b01      	cmp	r3, #1
 8020cf0:	d908      	bls.n	8020d04 <_fwalk_sglue+0x34>
 8020cf2:	220e      	movs	r2, #14
 8020cf4:	5eab      	ldrsh	r3, [r5, r2]
 8020cf6:	3301      	adds	r3, #1
 8020cf8:	d004      	beq.n	8020d04 <_fwalk_sglue+0x34>
 8020cfa:	0029      	movs	r1, r5
 8020cfc:	9800      	ldr	r0, [sp, #0]
 8020cfe:	9b01      	ldr	r3, [sp, #4]
 8020d00:	4798      	blx	r3
 8020d02:	4306      	orrs	r6, r0
 8020d04:	3568      	adds	r5, #104	@ 0x68
 8020d06:	e7ea      	b.n	8020cde <_fwalk_sglue+0xe>

08020d08 <iprintf>:
 8020d08:	b40f      	push	{r0, r1, r2, r3}
 8020d0a:	b507      	push	{r0, r1, r2, lr}
 8020d0c:	4905      	ldr	r1, [pc, #20]	@ (8020d24 <iprintf+0x1c>)
 8020d0e:	ab04      	add	r3, sp, #16
 8020d10:	6808      	ldr	r0, [r1, #0]
 8020d12:	cb04      	ldmia	r3!, {r2}
 8020d14:	6881      	ldr	r1, [r0, #8]
 8020d16:	9301      	str	r3, [sp, #4]
 8020d18:	f003 f826 	bl	8023d68 <_vfiprintf_r>
 8020d1c:	b003      	add	sp, #12
 8020d1e:	bc08      	pop	{r3}
 8020d20:	b004      	add	sp, #16
 8020d22:	4718      	bx	r3
 8020d24:	20000090 	.word	0x20000090

08020d28 <sniprintf>:
 8020d28:	b40c      	push	{r2, r3}
 8020d2a:	b530      	push	{r4, r5, lr}
 8020d2c:	4b18      	ldr	r3, [pc, #96]	@ (8020d90 <sniprintf+0x68>)
 8020d2e:	000c      	movs	r4, r1
 8020d30:	681d      	ldr	r5, [r3, #0]
 8020d32:	b09d      	sub	sp, #116	@ 0x74
 8020d34:	2900      	cmp	r1, #0
 8020d36:	da08      	bge.n	8020d4a <sniprintf+0x22>
 8020d38:	238b      	movs	r3, #139	@ 0x8b
 8020d3a:	2001      	movs	r0, #1
 8020d3c:	602b      	str	r3, [r5, #0]
 8020d3e:	4240      	negs	r0, r0
 8020d40:	b01d      	add	sp, #116	@ 0x74
 8020d42:	bc30      	pop	{r4, r5}
 8020d44:	bc08      	pop	{r3}
 8020d46:	b002      	add	sp, #8
 8020d48:	4718      	bx	r3
 8020d4a:	2382      	movs	r3, #130	@ 0x82
 8020d4c:	466a      	mov	r2, sp
 8020d4e:	009b      	lsls	r3, r3, #2
 8020d50:	8293      	strh	r3, [r2, #20]
 8020d52:	2300      	movs	r3, #0
 8020d54:	9002      	str	r0, [sp, #8]
 8020d56:	931b      	str	r3, [sp, #108]	@ 0x6c
 8020d58:	9006      	str	r0, [sp, #24]
 8020d5a:	4299      	cmp	r1, r3
 8020d5c:	d000      	beq.n	8020d60 <sniprintf+0x38>
 8020d5e:	1e4b      	subs	r3, r1, #1
 8020d60:	9304      	str	r3, [sp, #16]
 8020d62:	9307      	str	r3, [sp, #28]
 8020d64:	2301      	movs	r3, #1
 8020d66:	466a      	mov	r2, sp
 8020d68:	425b      	negs	r3, r3
 8020d6a:	82d3      	strh	r3, [r2, #22]
 8020d6c:	0028      	movs	r0, r5
 8020d6e:	ab21      	add	r3, sp, #132	@ 0x84
 8020d70:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8020d72:	a902      	add	r1, sp, #8
 8020d74:	9301      	str	r3, [sp, #4]
 8020d76:	f002 fd11 	bl	802379c <_svfiprintf_r>
 8020d7a:	1c43      	adds	r3, r0, #1
 8020d7c:	da01      	bge.n	8020d82 <sniprintf+0x5a>
 8020d7e:	238b      	movs	r3, #139	@ 0x8b
 8020d80:	602b      	str	r3, [r5, #0]
 8020d82:	2c00      	cmp	r4, #0
 8020d84:	d0dc      	beq.n	8020d40 <sniprintf+0x18>
 8020d86:	2200      	movs	r2, #0
 8020d88:	9b02      	ldr	r3, [sp, #8]
 8020d8a:	701a      	strb	r2, [r3, #0]
 8020d8c:	e7d8      	b.n	8020d40 <sniprintf+0x18>
 8020d8e:	46c0      	nop			@ (mov r8, r8)
 8020d90:	20000090 	.word	0x20000090

08020d94 <siprintf>:
 8020d94:	b40e      	push	{r1, r2, r3}
 8020d96:	b510      	push	{r4, lr}
 8020d98:	2400      	movs	r4, #0
 8020d9a:	490c      	ldr	r1, [pc, #48]	@ (8020dcc <siprintf+0x38>)
 8020d9c:	b09d      	sub	sp, #116	@ 0x74
 8020d9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8020da0:	9002      	str	r0, [sp, #8]
 8020da2:	9006      	str	r0, [sp, #24]
 8020da4:	9107      	str	r1, [sp, #28]
 8020da6:	9104      	str	r1, [sp, #16]
 8020da8:	4809      	ldr	r0, [pc, #36]	@ (8020dd0 <siprintf+0x3c>)
 8020daa:	490a      	ldr	r1, [pc, #40]	@ (8020dd4 <siprintf+0x40>)
 8020dac:	cb04      	ldmia	r3!, {r2}
 8020dae:	9105      	str	r1, [sp, #20]
 8020db0:	6800      	ldr	r0, [r0, #0]
 8020db2:	a902      	add	r1, sp, #8
 8020db4:	9301      	str	r3, [sp, #4]
 8020db6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8020db8:	f002 fcf0 	bl	802379c <_svfiprintf_r>
 8020dbc:	9b02      	ldr	r3, [sp, #8]
 8020dbe:	701c      	strb	r4, [r3, #0]
 8020dc0:	b01d      	add	sp, #116	@ 0x74
 8020dc2:	bc10      	pop	{r4}
 8020dc4:	bc08      	pop	{r3}
 8020dc6:	b003      	add	sp, #12
 8020dc8:	4718      	bx	r3
 8020dca:	46c0      	nop			@ (mov r8, r8)
 8020dcc:	7fffffff 	.word	0x7fffffff
 8020dd0:	20000090 	.word	0x20000090
 8020dd4:	ffff0208 	.word	0xffff0208

08020dd8 <siscanf>:
 8020dd8:	b40e      	push	{r1, r2, r3}
 8020dda:	b570      	push	{r4, r5, r6, lr}
 8020ddc:	2381      	movs	r3, #129	@ 0x81
 8020dde:	b09d      	sub	sp, #116	@ 0x74
 8020de0:	466a      	mov	r2, sp
 8020de2:	2500      	movs	r5, #0
 8020de4:	ac21      	add	r4, sp, #132	@ 0x84
 8020de6:	009b      	lsls	r3, r3, #2
 8020de8:	cc40      	ldmia	r4!, {r6}
 8020dea:	8293      	strh	r3, [r2, #20]
 8020dec:	951b      	str	r5, [sp, #108]	@ 0x6c
 8020dee:	9002      	str	r0, [sp, #8]
 8020df0:	9006      	str	r0, [sp, #24]
 8020df2:	f7df f993 	bl	800011c <strlen>
 8020df6:	4b0b      	ldr	r3, [pc, #44]	@ (8020e24 <siscanf+0x4c>)
 8020df8:	466a      	mov	r2, sp
 8020dfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020dfc:	2301      	movs	r3, #1
 8020dfe:	9003      	str	r0, [sp, #12]
 8020e00:	9007      	str	r0, [sp, #28]
 8020e02:	4809      	ldr	r0, [pc, #36]	@ (8020e28 <siscanf+0x50>)
 8020e04:	425b      	negs	r3, r3
 8020e06:	82d3      	strh	r3, [r2, #22]
 8020e08:	a902      	add	r1, sp, #8
 8020e0a:	0023      	movs	r3, r4
 8020e0c:	0032      	movs	r2, r6
 8020e0e:	6800      	ldr	r0, [r0, #0]
 8020e10:	950f      	str	r5, [sp, #60]	@ 0x3c
 8020e12:	9514      	str	r5, [sp, #80]	@ 0x50
 8020e14:	9401      	str	r4, [sp, #4]
 8020e16:	f002 fe1b 	bl	8023a50 <__ssvfiscanf_r>
 8020e1a:	b01d      	add	sp, #116	@ 0x74
 8020e1c:	bc70      	pop	{r4, r5, r6}
 8020e1e:	bc08      	pop	{r3}
 8020e20:	b003      	add	sp, #12
 8020e22:	4718      	bx	r3
 8020e24:	08020e55 	.word	0x08020e55
 8020e28:	20000090 	.word	0x20000090

08020e2c <__sread>:
 8020e2c:	b570      	push	{r4, r5, r6, lr}
 8020e2e:	000c      	movs	r4, r1
 8020e30:	250e      	movs	r5, #14
 8020e32:	5f49      	ldrsh	r1, [r1, r5]
 8020e34:	f000 f8fa 	bl	802102c <_read_r>
 8020e38:	2800      	cmp	r0, #0
 8020e3a:	db03      	blt.n	8020e44 <__sread+0x18>
 8020e3c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8020e3e:	181b      	adds	r3, r3, r0
 8020e40:	6563      	str	r3, [r4, #84]	@ 0x54
 8020e42:	bd70      	pop	{r4, r5, r6, pc}
 8020e44:	89a3      	ldrh	r3, [r4, #12]
 8020e46:	4a02      	ldr	r2, [pc, #8]	@ (8020e50 <__sread+0x24>)
 8020e48:	4013      	ands	r3, r2
 8020e4a:	81a3      	strh	r3, [r4, #12]
 8020e4c:	e7f9      	b.n	8020e42 <__sread+0x16>
 8020e4e:	46c0      	nop			@ (mov r8, r8)
 8020e50:	ffffefff 	.word	0xffffefff

08020e54 <__seofread>:
 8020e54:	2000      	movs	r0, #0
 8020e56:	4770      	bx	lr

08020e58 <__swrite>:
 8020e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020e5a:	001f      	movs	r7, r3
 8020e5c:	898b      	ldrh	r3, [r1, #12]
 8020e5e:	0005      	movs	r5, r0
 8020e60:	000c      	movs	r4, r1
 8020e62:	0016      	movs	r6, r2
 8020e64:	05db      	lsls	r3, r3, #23
 8020e66:	d505      	bpl.n	8020e74 <__swrite+0x1c>
 8020e68:	230e      	movs	r3, #14
 8020e6a:	5ec9      	ldrsh	r1, [r1, r3]
 8020e6c:	2200      	movs	r2, #0
 8020e6e:	2302      	movs	r3, #2
 8020e70:	f000 f8c8 	bl	8021004 <_lseek_r>
 8020e74:	89a3      	ldrh	r3, [r4, #12]
 8020e76:	4a05      	ldr	r2, [pc, #20]	@ (8020e8c <__swrite+0x34>)
 8020e78:	0028      	movs	r0, r5
 8020e7a:	4013      	ands	r3, r2
 8020e7c:	81a3      	strh	r3, [r4, #12]
 8020e7e:	0032      	movs	r2, r6
 8020e80:	230e      	movs	r3, #14
 8020e82:	5ee1      	ldrsh	r1, [r4, r3]
 8020e84:	003b      	movs	r3, r7
 8020e86:	f000 f8e5 	bl	8021054 <_write_r>
 8020e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020e8c:	ffffefff 	.word	0xffffefff

08020e90 <__sseek>:
 8020e90:	b570      	push	{r4, r5, r6, lr}
 8020e92:	000c      	movs	r4, r1
 8020e94:	250e      	movs	r5, #14
 8020e96:	5f49      	ldrsh	r1, [r1, r5]
 8020e98:	f000 f8b4 	bl	8021004 <_lseek_r>
 8020e9c:	89a3      	ldrh	r3, [r4, #12]
 8020e9e:	1c42      	adds	r2, r0, #1
 8020ea0:	d103      	bne.n	8020eaa <__sseek+0x1a>
 8020ea2:	4a05      	ldr	r2, [pc, #20]	@ (8020eb8 <__sseek+0x28>)
 8020ea4:	4013      	ands	r3, r2
 8020ea6:	81a3      	strh	r3, [r4, #12]
 8020ea8:	bd70      	pop	{r4, r5, r6, pc}
 8020eaa:	2280      	movs	r2, #128	@ 0x80
 8020eac:	0152      	lsls	r2, r2, #5
 8020eae:	4313      	orrs	r3, r2
 8020eb0:	81a3      	strh	r3, [r4, #12]
 8020eb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8020eb4:	e7f8      	b.n	8020ea8 <__sseek+0x18>
 8020eb6:	46c0      	nop			@ (mov r8, r8)
 8020eb8:	ffffefff 	.word	0xffffefff

08020ebc <__sclose>:
 8020ebc:	b510      	push	{r4, lr}
 8020ebe:	230e      	movs	r3, #14
 8020ec0:	5ec9      	ldrsh	r1, [r1, r3]
 8020ec2:	f000 f88d 	bl	8020fe0 <_close_r>
 8020ec6:	bd10      	pop	{r4, pc}

08020ec8 <_vsniprintf_r>:
 8020ec8:	b530      	push	{r4, r5, lr}
 8020eca:	0005      	movs	r5, r0
 8020ecc:	0014      	movs	r4, r2
 8020ece:	0008      	movs	r0, r1
 8020ed0:	001a      	movs	r2, r3
 8020ed2:	b09b      	sub	sp, #108	@ 0x6c
 8020ed4:	2c00      	cmp	r4, #0
 8020ed6:	da05      	bge.n	8020ee4 <_vsniprintf_r+0x1c>
 8020ed8:	238b      	movs	r3, #139	@ 0x8b
 8020eda:	2001      	movs	r0, #1
 8020edc:	602b      	str	r3, [r5, #0]
 8020ede:	4240      	negs	r0, r0
 8020ee0:	b01b      	add	sp, #108	@ 0x6c
 8020ee2:	bd30      	pop	{r4, r5, pc}
 8020ee4:	2382      	movs	r3, #130	@ 0x82
 8020ee6:	4669      	mov	r1, sp
 8020ee8:	009b      	lsls	r3, r3, #2
 8020eea:	818b      	strh	r3, [r1, #12]
 8020eec:	2100      	movs	r1, #0
 8020eee:	9000      	str	r0, [sp, #0]
 8020ef0:	9119      	str	r1, [sp, #100]	@ 0x64
 8020ef2:	9004      	str	r0, [sp, #16]
 8020ef4:	428c      	cmp	r4, r1
 8020ef6:	d000      	beq.n	8020efa <_vsniprintf_r+0x32>
 8020ef8:	1e61      	subs	r1, r4, #1
 8020efa:	2301      	movs	r3, #1
 8020efc:	9102      	str	r1, [sp, #8]
 8020efe:	9105      	str	r1, [sp, #20]
 8020f00:	4669      	mov	r1, sp
 8020f02:	425b      	negs	r3, r3
 8020f04:	81cb      	strh	r3, [r1, #14]
 8020f06:	0028      	movs	r0, r5
 8020f08:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8020f0a:	f002 fc47 	bl	802379c <_svfiprintf_r>
 8020f0e:	1c43      	adds	r3, r0, #1
 8020f10:	da01      	bge.n	8020f16 <_vsniprintf_r+0x4e>
 8020f12:	238b      	movs	r3, #139	@ 0x8b
 8020f14:	602b      	str	r3, [r5, #0]
 8020f16:	2c00      	cmp	r4, #0
 8020f18:	d0e2      	beq.n	8020ee0 <_vsniprintf_r+0x18>
 8020f1a:	2200      	movs	r2, #0
 8020f1c:	9b00      	ldr	r3, [sp, #0]
 8020f1e:	701a      	strb	r2, [r3, #0]
 8020f20:	e7de      	b.n	8020ee0 <_vsniprintf_r+0x18>
	...

08020f24 <vsniprintf>:
 8020f24:	b513      	push	{r0, r1, r4, lr}
 8020f26:	4c04      	ldr	r4, [pc, #16]	@ (8020f38 <vsniprintf+0x14>)
 8020f28:	9300      	str	r3, [sp, #0]
 8020f2a:	0013      	movs	r3, r2
 8020f2c:	000a      	movs	r2, r1
 8020f2e:	0001      	movs	r1, r0
 8020f30:	6820      	ldr	r0, [r4, #0]
 8020f32:	f7ff ffc9 	bl	8020ec8 <_vsniprintf_r>
 8020f36:	bd16      	pop	{r1, r2, r4, pc}
 8020f38:	20000090 	.word	0x20000090

08020f3c <memset>:
 8020f3c:	0003      	movs	r3, r0
 8020f3e:	1882      	adds	r2, r0, r2
 8020f40:	4293      	cmp	r3, r2
 8020f42:	d100      	bne.n	8020f46 <memset+0xa>
 8020f44:	4770      	bx	lr
 8020f46:	7019      	strb	r1, [r3, #0]
 8020f48:	3301      	adds	r3, #1
 8020f4a:	e7f9      	b.n	8020f40 <memset+0x4>

08020f4c <strncmp>:
 8020f4c:	b530      	push	{r4, r5, lr}
 8020f4e:	0005      	movs	r5, r0
 8020f50:	1e10      	subs	r0, r2, #0
 8020f52:	d00b      	beq.n	8020f6c <strncmp+0x20>
 8020f54:	2400      	movs	r4, #0
 8020f56:	3a01      	subs	r2, #1
 8020f58:	5d2b      	ldrb	r3, [r5, r4]
 8020f5a:	5d08      	ldrb	r0, [r1, r4]
 8020f5c:	4283      	cmp	r3, r0
 8020f5e:	d104      	bne.n	8020f6a <strncmp+0x1e>
 8020f60:	4294      	cmp	r4, r2
 8020f62:	d002      	beq.n	8020f6a <strncmp+0x1e>
 8020f64:	3401      	adds	r4, #1
 8020f66:	2b00      	cmp	r3, #0
 8020f68:	d1f6      	bne.n	8020f58 <strncmp+0xc>
 8020f6a:	1a18      	subs	r0, r3, r0
 8020f6c:	bd30      	pop	{r4, r5, pc}

08020f6e <strncpy>:
 8020f6e:	0003      	movs	r3, r0
 8020f70:	b530      	push	{r4, r5, lr}
 8020f72:	001d      	movs	r5, r3
 8020f74:	2a00      	cmp	r2, #0
 8020f76:	d006      	beq.n	8020f86 <strncpy+0x18>
 8020f78:	780c      	ldrb	r4, [r1, #0]
 8020f7a:	3a01      	subs	r2, #1
 8020f7c:	3301      	adds	r3, #1
 8020f7e:	702c      	strb	r4, [r5, #0]
 8020f80:	3101      	adds	r1, #1
 8020f82:	2c00      	cmp	r4, #0
 8020f84:	d1f5      	bne.n	8020f72 <strncpy+0x4>
 8020f86:	2100      	movs	r1, #0
 8020f88:	189a      	adds	r2, r3, r2
 8020f8a:	4293      	cmp	r3, r2
 8020f8c:	d100      	bne.n	8020f90 <strncpy+0x22>
 8020f8e:	bd30      	pop	{r4, r5, pc}
 8020f90:	7019      	strb	r1, [r3, #0]
 8020f92:	3301      	adds	r3, #1
 8020f94:	e7f9      	b.n	8020f8a <strncpy+0x1c>

08020f96 <strnlen>:
 8020f96:	0003      	movs	r3, r0
 8020f98:	1841      	adds	r1, r0, r1
 8020f9a:	428b      	cmp	r3, r1
 8020f9c:	d002      	beq.n	8020fa4 <strnlen+0xe>
 8020f9e:	781a      	ldrb	r2, [r3, #0]
 8020fa0:	2a00      	cmp	r2, #0
 8020fa2:	d101      	bne.n	8020fa8 <strnlen+0x12>
 8020fa4:	1a18      	subs	r0, r3, r0
 8020fa6:	4770      	bx	lr
 8020fa8:	3301      	adds	r3, #1
 8020faa:	e7f6      	b.n	8020f9a <strnlen+0x4>

08020fac <strstr>:
 8020fac:	780a      	ldrb	r2, [r1, #0]
 8020fae:	b530      	push	{r4, r5, lr}
 8020fb0:	2a00      	cmp	r2, #0
 8020fb2:	d10c      	bne.n	8020fce <strstr+0x22>
 8020fb4:	bd30      	pop	{r4, r5, pc}
 8020fb6:	429a      	cmp	r2, r3
 8020fb8:	d108      	bne.n	8020fcc <strstr+0x20>
 8020fba:	2301      	movs	r3, #1
 8020fbc:	5ccc      	ldrb	r4, [r1, r3]
 8020fbe:	2c00      	cmp	r4, #0
 8020fc0:	d0f8      	beq.n	8020fb4 <strstr+0x8>
 8020fc2:	5cc5      	ldrb	r5, [r0, r3]
 8020fc4:	42a5      	cmp	r5, r4
 8020fc6:	d101      	bne.n	8020fcc <strstr+0x20>
 8020fc8:	3301      	adds	r3, #1
 8020fca:	e7f7      	b.n	8020fbc <strstr+0x10>
 8020fcc:	3001      	adds	r0, #1
 8020fce:	7803      	ldrb	r3, [r0, #0]
 8020fd0:	2b00      	cmp	r3, #0
 8020fd2:	d1f0      	bne.n	8020fb6 <strstr+0xa>
 8020fd4:	0018      	movs	r0, r3
 8020fd6:	e7ed      	b.n	8020fb4 <strstr+0x8>

08020fd8 <_localeconv_r>:
 8020fd8:	4800      	ldr	r0, [pc, #0]	@ (8020fdc <_localeconv_r+0x4>)
 8020fda:	4770      	bx	lr
 8020fdc:	200001d0 	.word	0x200001d0

08020fe0 <_close_r>:
 8020fe0:	2300      	movs	r3, #0
 8020fe2:	b570      	push	{r4, r5, r6, lr}
 8020fe4:	4d06      	ldr	r5, [pc, #24]	@ (8021000 <_close_r+0x20>)
 8020fe6:	0004      	movs	r4, r0
 8020fe8:	0008      	movs	r0, r1
 8020fea:	602b      	str	r3, [r5, #0]
 8020fec:	f7e4 f8b2 	bl	8005154 <_close>
 8020ff0:	1c43      	adds	r3, r0, #1
 8020ff2:	d103      	bne.n	8020ffc <_close_r+0x1c>
 8020ff4:	682b      	ldr	r3, [r5, #0]
 8020ff6:	2b00      	cmp	r3, #0
 8020ff8:	d000      	beq.n	8020ffc <_close_r+0x1c>
 8020ffa:	6023      	str	r3, [r4, #0]
 8020ffc:	bd70      	pop	{r4, r5, r6, pc}
 8020ffe:	46c0      	nop			@ (mov r8, r8)
 8021000:	20006984 	.word	0x20006984

08021004 <_lseek_r>:
 8021004:	b570      	push	{r4, r5, r6, lr}
 8021006:	0004      	movs	r4, r0
 8021008:	0008      	movs	r0, r1
 802100a:	0011      	movs	r1, r2
 802100c:	001a      	movs	r2, r3
 802100e:	2300      	movs	r3, #0
 8021010:	4d05      	ldr	r5, [pc, #20]	@ (8021028 <_lseek_r+0x24>)
 8021012:	602b      	str	r3, [r5, #0]
 8021014:	f7e4 f8bf 	bl	8005196 <_lseek>
 8021018:	1c43      	adds	r3, r0, #1
 802101a:	d103      	bne.n	8021024 <_lseek_r+0x20>
 802101c:	682b      	ldr	r3, [r5, #0]
 802101e:	2b00      	cmp	r3, #0
 8021020:	d000      	beq.n	8021024 <_lseek_r+0x20>
 8021022:	6023      	str	r3, [r4, #0]
 8021024:	bd70      	pop	{r4, r5, r6, pc}
 8021026:	46c0      	nop			@ (mov r8, r8)
 8021028:	20006984 	.word	0x20006984

0802102c <_read_r>:
 802102c:	b570      	push	{r4, r5, r6, lr}
 802102e:	0004      	movs	r4, r0
 8021030:	0008      	movs	r0, r1
 8021032:	0011      	movs	r1, r2
 8021034:	001a      	movs	r2, r3
 8021036:	2300      	movs	r3, #0
 8021038:	4d05      	ldr	r5, [pc, #20]	@ (8021050 <_read_r+0x24>)
 802103a:	602b      	str	r3, [r5, #0]
 802103c:	f7e4 f851 	bl	80050e2 <_read>
 8021040:	1c43      	adds	r3, r0, #1
 8021042:	d103      	bne.n	802104c <_read_r+0x20>
 8021044:	682b      	ldr	r3, [r5, #0]
 8021046:	2b00      	cmp	r3, #0
 8021048:	d000      	beq.n	802104c <_read_r+0x20>
 802104a:	6023      	str	r3, [r4, #0]
 802104c:	bd70      	pop	{r4, r5, r6, pc}
 802104e:	46c0      	nop			@ (mov r8, r8)
 8021050:	20006984 	.word	0x20006984

08021054 <_write_r>:
 8021054:	b570      	push	{r4, r5, r6, lr}
 8021056:	0004      	movs	r4, r0
 8021058:	0008      	movs	r0, r1
 802105a:	0011      	movs	r1, r2
 802105c:	001a      	movs	r2, r3
 802105e:	2300      	movs	r3, #0
 8021060:	4d05      	ldr	r5, [pc, #20]	@ (8021078 <_write_r+0x24>)
 8021062:	602b      	str	r3, [r5, #0]
 8021064:	f7e4 f85a 	bl	800511c <_write>
 8021068:	1c43      	adds	r3, r0, #1
 802106a:	d103      	bne.n	8021074 <_write_r+0x20>
 802106c:	682b      	ldr	r3, [r5, #0]
 802106e:	2b00      	cmp	r3, #0
 8021070:	d000      	beq.n	8021074 <_write_r+0x20>
 8021072:	6023      	str	r3, [r4, #0]
 8021074:	bd70      	pop	{r4, r5, r6, pc}
 8021076:	46c0      	nop			@ (mov r8, r8)
 8021078:	20006984 	.word	0x20006984

0802107c <__errno>:
 802107c:	4b01      	ldr	r3, [pc, #4]	@ (8021084 <__errno+0x8>)
 802107e:	6818      	ldr	r0, [r3, #0]
 8021080:	4770      	bx	lr
 8021082:	46c0      	nop			@ (mov r8, r8)
 8021084:	20000090 	.word	0x20000090

08021088 <__libc_init_array>:
 8021088:	b570      	push	{r4, r5, r6, lr}
 802108a:	2600      	movs	r6, #0
 802108c:	4c0c      	ldr	r4, [pc, #48]	@ (80210c0 <__libc_init_array+0x38>)
 802108e:	4d0d      	ldr	r5, [pc, #52]	@ (80210c4 <__libc_init_array+0x3c>)
 8021090:	1b64      	subs	r4, r4, r5
 8021092:	10a4      	asrs	r4, r4, #2
 8021094:	42a6      	cmp	r6, r4
 8021096:	d109      	bne.n	80210ac <__libc_init_array+0x24>
 8021098:	2600      	movs	r6, #0
 802109a:	f004 fafb 	bl	8025694 <_init>
 802109e:	4c0a      	ldr	r4, [pc, #40]	@ (80210c8 <__libc_init_array+0x40>)
 80210a0:	4d0a      	ldr	r5, [pc, #40]	@ (80210cc <__libc_init_array+0x44>)
 80210a2:	1b64      	subs	r4, r4, r5
 80210a4:	10a4      	asrs	r4, r4, #2
 80210a6:	42a6      	cmp	r6, r4
 80210a8:	d105      	bne.n	80210b6 <__libc_init_array+0x2e>
 80210aa:	bd70      	pop	{r4, r5, r6, pc}
 80210ac:	00b3      	lsls	r3, r6, #2
 80210ae:	58eb      	ldr	r3, [r5, r3]
 80210b0:	4798      	blx	r3
 80210b2:	3601      	adds	r6, #1
 80210b4:	e7ee      	b.n	8021094 <__libc_init_array+0xc>
 80210b6:	00b3      	lsls	r3, r6, #2
 80210b8:	58eb      	ldr	r3, [r5, r3]
 80210ba:	4798      	blx	r3
 80210bc:	3601      	adds	r6, #1
 80210be:	e7f2      	b.n	80210a6 <__libc_init_array+0x1e>
 80210c0:	08027450 	.word	0x08027450
 80210c4:	08027450 	.word	0x08027450
 80210c8:	08027454 	.word	0x08027454
 80210cc:	08027450 	.word	0x08027450

080210d0 <__retarget_lock_init_recursive>:
 80210d0:	4770      	bx	lr

080210d2 <__retarget_lock_acquire_recursive>:
 80210d2:	4770      	bx	lr

080210d4 <__retarget_lock_release_recursive>:
 80210d4:	4770      	bx	lr

080210d6 <memchr>:
 80210d6:	b2c9      	uxtb	r1, r1
 80210d8:	1882      	adds	r2, r0, r2
 80210da:	4290      	cmp	r0, r2
 80210dc:	d101      	bne.n	80210e2 <memchr+0xc>
 80210de:	2000      	movs	r0, #0
 80210e0:	4770      	bx	lr
 80210e2:	7803      	ldrb	r3, [r0, #0]
 80210e4:	428b      	cmp	r3, r1
 80210e6:	d0fb      	beq.n	80210e0 <memchr+0xa>
 80210e8:	3001      	adds	r0, #1
 80210ea:	e7f6      	b.n	80210da <memchr+0x4>

080210ec <memcpy>:
 80210ec:	2300      	movs	r3, #0
 80210ee:	b510      	push	{r4, lr}
 80210f0:	429a      	cmp	r2, r3
 80210f2:	d100      	bne.n	80210f6 <memcpy+0xa>
 80210f4:	bd10      	pop	{r4, pc}
 80210f6:	5ccc      	ldrb	r4, [r1, r3]
 80210f8:	54c4      	strb	r4, [r0, r3]
 80210fa:	3301      	adds	r3, #1
 80210fc:	e7f8      	b.n	80210f0 <memcpy+0x4>
	...

08021100 <nanf>:
 8021100:	4800      	ldr	r0, [pc, #0]	@ (8021104 <nanf+0x4>)
 8021102:	4770      	bx	lr
 8021104:	7fc00000 	.word	0x7fc00000

08021108 <quorem>:
 8021108:	b5f0      	push	{r4, r5, r6, r7, lr}
 802110a:	6903      	ldr	r3, [r0, #16]
 802110c:	690c      	ldr	r4, [r1, #16]
 802110e:	b089      	sub	sp, #36	@ 0x24
 8021110:	9003      	str	r0, [sp, #12]
 8021112:	9106      	str	r1, [sp, #24]
 8021114:	2000      	movs	r0, #0
 8021116:	42a3      	cmp	r3, r4
 8021118:	db63      	blt.n	80211e2 <quorem+0xda>
 802111a:	000b      	movs	r3, r1
 802111c:	3c01      	subs	r4, #1
 802111e:	3314      	adds	r3, #20
 8021120:	00a5      	lsls	r5, r4, #2
 8021122:	9304      	str	r3, [sp, #16]
 8021124:	195b      	adds	r3, r3, r5
 8021126:	9305      	str	r3, [sp, #20]
 8021128:	9b03      	ldr	r3, [sp, #12]
 802112a:	3314      	adds	r3, #20
 802112c:	9301      	str	r3, [sp, #4]
 802112e:	195d      	adds	r5, r3, r5
 8021130:	9b05      	ldr	r3, [sp, #20]
 8021132:	682f      	ldr	r7, [r5, #0]
 8021134:	681e      	ldr	r6, [r3, #0]
 8021136:	0038      	movs	r0, r7
 8021138:	3601      	adds	r6, #1
 802113a:	0031      	movs	r1, r6
 802113c:	f7df f80a 	bl	8000154 <__udivsi3>
 8021140:	9002      	str	r0, [sp, #8]
 8021142:	42b7      	cmp	r7, r6
 8021144:	d327      	bcc.n	8021196 <quorem+0x8e>
 8021146:	9b04      	ldr	r3, [sp, #16]
 8021148:	2700      	movs	r7, #0
 802114a:	469c      	mov	ip, r3
 802114c:	9e01      	ldr	r6, [sp, #4]
 802114e:	9707      	str	r7, [sp, #28]
 8021150:	4662      	mov	r2, ip
 8021152:	ca08      	ldmia	r2!, {r3}
 8021154:	6830      	ldr	r0, [r6, #0]
 8021156:	4694      	mov	ip, r2
 8021158:	9a02      	ldr	r2, [sp, #8]
 802115a:	b299      	uxth	r1, r3
 802115c:	4351      	muls	r1, r2
 802115e:	0c1b      	lsrs	r3, r3, #16
 8021160:	4353      	muls	r3, r2
 8021162:	19c9      	adds	r1, r1, r7
 8021164:	0c0a      	lsrs	r2, r1, #16
 8021166:	189b      	adds	r3, r3, r2
 8021168:	b289      	uxth	r1, r1
 802116a:	b282      	uxth	r2, r0
 802116c:	1a52      	subs	r2, r2, r1
 802116e:	9907      	ldr	r1, [sp, #28]
 8021170:	0c1f      	lsrs	r7, r3, #16
 8021172:	1852      	adds	r2, r2, r1
 8021174:	0c00      	lsrs	r0, r0, #16
 8021176:	b29b      	uxth	r3, r3
 8021178:	1411      	asrs	r1, r2, #16
 802117a:	1ac3      	subs	r3, r0, r3
 802117c:	185b      	adds	r3, r3, r1
 802117e:	1419      	asrs	r1, r3, #16
 8021180:	b292      	uxth	r2, r2
 8021182:	041b      	lsls	r3, r3, #16
 8021184:	431a      	orrs	r2, r3
 8021186:	9b05      	ldr	r3, [sp, #20]
 8021188:	9107      	str	r1, [sp, #28]
 802118a:	c604      	stmia	r6!, {r2}
 802118c:	4563      	cmp	r3, ip
 802118e:	d2df      	bcs.n	8021150 <quorem+0x48>
 8021190:	682b      	ldr	r3, [r5, #0]
 8021192:	2b00      	cmp	r3, #0
 8021194:	d02b      	beq.n	80211ee <quorem+0xe6>
 8021196:	9906      	ldr	r1, [sp, #24]
 8021198:	9803      	ldr	r0, [sp, #12]
 802119a:	f001 fa03 	bl	80225a4 <__mcmp>
 802119e:	2800      	cmp	r0, #0
 80211a0:	db1e      	blt.n	80211e0 <quorem+0xd8>
 80211a2:	2600      	movs	r6, #0
 80211a4:	9d01      	ldr	r5, [sp, #4]
 80211a6:	9904      	ldr	r1, [sp, #16]
 80211a8:	c901      	ldmia	r1!, {r0}
 80211aa:	682b      	ldr	r3, [r5, #0]
 80211ac:	b287      	uxth	r7, r0
 80211ae:	b29a      	uxth	r2, r3
 80211b0:	1bd2      	subs	r2, r2, r7
 80211b2:	1992      	adds	r2, r2, r6
 80211b4:	0c00      	lsrs	r0, r0, #16
 80211b6:	0c1b      	lsrs	r3, r3, #16
 80211b8:	1a1b      	subs	r3, r3, r0
 80211ba:	1410      	asrs	r0, r2, #16
 80211bc:	181b      	adds	r3, r3, r0
 80211be:	141e      	asrs	r6, r3, #16
 80211c0:	b292      	uxth	r2, r2
 80211c2:	041b      	lsls	r3, r3, #16
 80211c4:	431a      	orrs	r2, r3
 80211c6:	9b05      	ldr	r3, [sp, #20]
 80211c8:	c504      	stmia	r5!, {r2}
 80211ca:	428b      	cmp	r3, r1
 80211cc:	d2ec      	bcs.n	80211a8 <quorem+0xa0>
 80211ce:	9a01      	ldr	r2, [sp, #4]
 80211d0:	00a3      	lsls	r3, r4, #2
 80211d2:	18d3      	adds	r3, r2, r3
 80211d4:	681a      	ldr	r2, [r3, #0]
 80211d6:	2a00      	cmp	r2, #0
 80211d8:	d014      	beq.n	8021204 <quorem+0xfc>
 80211da:	9b02      	ldr	r3, [sp, #8]
 80211dc:	3301      	adds	r3, #1
 80211de:	9302      	str	r3, [sp, #8]
 80211e0:	9802      	ldr	r0, [sp, #8]
 80211e2:	b009      	add	sp, #36	@ 0x24
 80211e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80211e6:	682b      	ldr	r3, [r5, #0]
 80211e8:	2b00      	cmp	r3, #0
 80211ea:	d104      	bne.n	80211f6 <quorem+0xee>
 80211ec:	3c01      	subs	r4, #1
 80211ee:	9b01      	ldr	r3, [sp, #4]
 80211f0:	3d04      	subs	r5, #4
 80211f2:	42ab      	cmp	r3, r5
 80211f4:	d3f7      	bcc.n	80211e6 <quorem+0xde>
 80211f6:	9b03      	ldr	r3, [sp, #12]
 80211f8:	611c      	str	r4, [r3, #16]
 80211fa:	e7cc      	b.n	8021196 <quorem+0x8e>
 80211fc:	681a      	ldr	r2, [r3, #0]
 80211fe:	2a00      	cmp	r2, #0
 8021200:	d104      	bne.n	802120c <quorem+0x104>
 8021202:	3c01      	subs	r4, #1
 8021204:	9a01      	ldr	r2, [sp, #4]
 8021206:	3b04      	subs	r3, #4
 8021208:	429a      	cmp	r2, r3
 802120a:	d3f7      	bcc.n	80211fc <quorem+0xf4>
 802120c:	9b03      	ldr	r3, [sp, #12]
 802120e:	611c      	str	r4, [r3, #16]
 8021210:	e7e3      	b.n	80211da <quorem+0xd2>
	...

08021214 <_dtoa_r>:
 8021214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021216:	0014      	movs	r4, r2
 8021218:	001d      	movs	r5, r3
 802121a:	69c6      	ldr	r6, [r0, #28]
 802121c:	b09d      	sub	sp, #116	@ 0x74
 802121e:	940a      	str	r4, [sp, #40]	@ 0x28
 8021220:	950b      	str	r5, [sp, #44]	@ 0x2c
 8021222:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8021224:	9003      	str	r0, [sp, #12]
 8021226:	2e00      	cmp	r6, #0
 8021228:	d10f      	bne.n	802124a <_dtoa_r+0x36>
 802122a:	2010      	movs	r0, #16
 802122c:	f000 fe2c 	bl	8021e88 <malloc>
 8021230:	9b03      	ldr	r3, [sp, #12]
 8021232:	1e02      	subs	r2, r0, #0
 8021234:	61d8      	str	r0, [r3, #28]
 8021236:	d104      	bne.n	8021242 <_dtoa_r+0x2e>
 8021238:	21ef      	movs	r1, #239	@ 0xef
 802123a:	4bc7      	ldr	r3, [pc, #796]	@ (8021558 <_dtoa_r+0x344>)
 802123c:	48c7      	ldr	r0, [pc, #796]	@ (802155c <_dtoa_r+0x348>)
 802123e:	f003 fa01 	bl	8024644 <__assert_func>
 8021242:	6046      	str	r6, [r0, #4]
 8021244:	6086      	str	r6, [r0, #8]
 8021246:	6006      	str	r6, [r0, #0]
 8021248:	60c6      	str	r6, [r0, #12]
 802124a:	9b03      	ldr	r3, [sp, #12]
 802124c:	69db      	ldr	r3, [r3, #28]
 802124e:	6819      	ldr	r1, [r3, #0]
 8021250:	2900      	cmp	r1, #0
 8021252:	d00b      	beq.n	802126c <_dtoa_r+0x58>
 8021254:	685a      	ldr	r2, [r3, #4]
 8021256:	2301      	movs	r3, #1
 8021258:	4093      	lsls	r3, r2
 802125a:	604a      	str	r2, [r1, #4]
 802125c:	608b      	str	r3, [r1, #8]
 802125e:	9803      	ldr	r0, [sp, #12]
 8021260:	f000 ff12 	bl	8022088 <_Bfree>
 8021264:	2200      	movs	r2, #0
 8021266:	9b03      	ldr	r3, [sp, #12]
 8021268:	69db      	ldr	r3, [r3, #28]
 802126a:	601a      	str	r2, [r3, #0]
 802126c:	2d00      	cmp	r5, #0
 802126e:	da1e      	bge.n	80212ae <_dtoa_r+0x9a>
 8021270:	2301      	movs	r3, #1
 8021272:	603b      	str	r3, [r7, #0]
 8021274:	006b      	lsls	r3, r5, #1
 8021276:	085b      	lsrs	r3, r3, #1
 8021278:	930b      	str	r3, [sp, #44]	@ 0x2c
 802127a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 802127c:	4bb8      	ldr	r3, [pc, #736]	@ (8021560 <_dtoa_r+0x34c>)
 802127e:	4ab8      	ldr	r2, [pc, #736]	@ (8021560 <_dtoa_r+0x34c>)
 8021280:	403b      	ands	r3, r7
 8021282:	4293      	cmp	r3, r2
 8021284:	d116      	bne.n	80212b4 <_dtoa_r+0xa0>
 8021286:	4bb7      	ldr	r3, [pc, #732]	@ (8021564 <_dtoa_r+0x350>)
 8021288:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 802128a:	6013      	str	r3, [r2, #0]
 802128c:	033b      	lsls	r3, r7, #12
 802128e:	0b1b      	lsrs	r3, r3, #12
 8021290:	4323      	orrs	r3, r4
 8021292:	d101      	bne.n	8021298 <_dtoa_r+0x84>
 8021294:	f000 fd80 	bl	8021d98 <_dtoa_r+0xb84>
 8021298:	4bb3      	ldr	r3, [pc, #716]	@ (8021568 <_dtoa_r+0x354>)
 802129a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 802129c:	9308      	str	r3, [sp, #32]
 802129e:	2a00      	cmp	r2, #0
 80212a0:	d002      	beq.n	80212a8 <_dtoa_r+0x94>
 80212a2:	4bb2      	ldr	r3, [pc, #712]	@ (802156c <_dtoa_r+0x358>)
 80212a4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80212a6:	6013      	str	r3, [r2, #0]
 80212a8:	9808      	ldr	r0, [sp, #32]
 80212aa:	b01d      	add	sp, #116	@ 0x74
 80212ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80212ae:	2300      	movs	r3, #0
 80212b0:	603b      	str	r3, [r7, #0]
 80212b2:	e7e2      	b.n	802127a <_dtoa_r+0x66>
 80212b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80212b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80212b8:	9212      	str	r2, [sp, #72]	@ 0x48
 80212ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 80212bc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80212be:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80212c0:	2200      	movs	r2, #0
 80212c2:	2300      	movs	r3, #0
 80212c4:	f7df f8cc 	bl	8000460 <__aeabi_dcmpeq>
 80212c8:	1e06      	subs	r6, r0, #0
 80212ca:	d00b      	beq.n	80212e4 <_dtoa_r+0xd0>
 80212cc:	2301      	movs	r3, #1
 80212ce:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80212d0:	6013      	str	r3, [r2, #0]
 80212d2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80212d4:	2b00      	cmp	r3, #0
 80212d6:	d002      	beq.n	80212de <_dtoa_r+0xca>
 80212d8:	4ba5      	ldr	r3, [pc, #660]	@ (8021570 <_dtoa_r+0x35c>)
 80212da:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80212dc:	6013      	str	r3, [r2, #0]
 80212de:	4ba5      	ldr	r3, [pc, #660]	@ (8021574 <_dtoa_r+0x360>)
 80212e0:	9308      	str	r3, [sp, #32]
 80212e2:	e7e1      	b.n	80212a8 <_dtoa_r+0x94>
 80212e4:	ab1a      	add	r3, sp, #104	@ 0x68
 80212e6:	9301      	str	r3, [sp, #4]
 80212e8:	ab1b      	add	r3, sp, #108	@ 0x6c
 80212ea:	9300      	str	r3, [sp, #0]
 80212ec:	9803      	ldr	r0, [sp, #12]
 80212ee:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80212f0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80212f2:	f001 fa79 	bl	80227e8 <__d2b>
 80212f6:	007a      	lsls	r2, r7, #1
 80212f8:	9005      	str	r0, [sp, #20]
 80212fa:	0d52      	lsrs	r2, r2, #21
 80212fc:	d100      	bne.n	8021300 <_dtoa_r+0xec>
 80212fe:	e07b      	b.n	80213f8 <_dtoa_r+0x1e4>
 8021300:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021302:	9618      	str	r6, [sp, #96]	@ 0x60
 8021304:	0319      	lsls	r1, r3, #12
 8021306:	4b9c      	ldr	r3, [pc, #624]	@ (8021578 <_dtoa_r+0x364>)
 8021308:	0b09      	lsrs	r1, r1, #12
 802130a:	430b      	orrs	r3, r1
 802130c:	499b      	ldr	r1, [pc, #620]	@ (802157c <_dtoa_r+0x368>)
 802130e:	1857      	adds	r7, r2, r1
 8021310:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8021312:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8021314:	0019      	movs	r1, r3
 8021316:	2200      	movs	r2, #0
 8021318:	4b99      	ldr	r3, [pc, #612]	@ (8021580 <_dtoa_r+0x36c>)
 802131a:	f7e1 fe6d 	bl	8002ff8 <__aeabi_dsub>
 802131e:	4a99      	ldr	r2, [pc, #612]	@ (8021584 <_dtoa_r+0x370>)
 8021320:	4b99      	ldr	r3, [pc, #612]	@ (8021588 <_dtoa_r+0x374>)
 8021322:	f7e1 fb83 	bl	8002a2c <__aeabi_dmul>
 8021326:	4a99      	ldr	r2, [pc, #612]	@ (802158c <_dtoa_r+0x378>)
 8021328:	4b99      	ldr	r3, [pc, #612]	@ (8021590 <_dtoa_r+0x37c>)
 802132a:	f7e0 fb7f 	bl	8001a2c <__aeabi_dadd>
 802132e:	0004      	movs	r4, r0
 8021330:	0038      	movs	r0, r7
 8021332:	000d      	movs	r5, r1
 8021334:	f7e2 fac8 	bl	80038c8 <__aeabi_i2d>
 8021338:	4a96      	ldr	r2, [pc, #600]	@ (8021594 <_dtoa_r+0x380>)
 802133a:	4b97      	ldr	r3, [pc, #604]	@ (8021598 <_dtoa_r+0x384>)
 802133c:	f7e1 fb76 	bl	8002a2c <__aeabi_dmul>
 8021340:	0002      	movs	r2, r0
 8021342:	000b      	movs	r3, r1
 8021344:	0020      	movs	r0, r4
 8021346:	0029      	movs	r1, r5
 8021348:	f7e0 fb70 	bl	8001a2c <__aeabi_dadd>
 802134c:	0004      	movs	r4, r0
 802134e:	000d      	movs	r5, r1
 8021350:	f7e2 fa7e 	bl	8003850 <__aeabi_d2iz>
 8021354:	2200      	movs	r2, #0
 8021356:	9004      	str	r0, [sp, #16]
 8021358:	2300      	movs	r3, #0
 802135a:	0020      	movs	r0, r4
 802135c:	0029      	movs	r1, r5
 802135e:	f7df f885 	bl	800046c <__aeabi_dcmplt>
 8021362:	2800      	cmp	r0, #0
 8021364:	d00b      	beq.n	802137e <_dtoa_r+0x16a>
 8021366:	9804      	ldr	r0, [sp, #16]
 8021368:	f7e2 faae 	bl	80038c8 <__aeabi_i2d>
 802136c:	002b      	movs	r3, r5
 802136e:	0022      	movs	r2, r4
 8021370:	f7df f876 	bl	8000460 <__aeabi_dcmpeq>
 8021374:	4243      	negs	r3, r0
 8021376:	4158      	adcs	r0, r3
 8021378:	9b04      	ldr	r3, [sp, #16]
 802137a:	1a1b      	subs	r3, r3, r0
 802137c:	9304      	str	r3, [sp, #16]
 802137e:	2301      	movs	r3, #1
 8021380:	9315      	str	r3, [sp, #84]	@ 0x54
 8021382:	9b04      	ldr	r3, [sp, #16]
 8021384:	2b16      	cmp	r3, #22
 8021386:	d810      	bhi.n	80213aa <_dtoa_r+0x196>
 8021388:	9812      	ldr	r0, [sp, #72]	@ 0x48
 802138a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 802138c:	9a04      	ldr	r2, [sp, #16]
 802138e:	4b83      	ldr	r3, [pc, #524]	@ (802159c <_dtoa_r+0x388>)
 8021390:	00d2      	lsls	r2, r2, #3
 8021392:	189b      	adds	r3, r3, r2
 8021394:	681a      	ldr	r2, [r3, #0]
 8021396:	685b      	ldr	r3, [r3, #4]
 8021398:	f7df f868 	bl	800046c <__aeabi_dcmplt>
 802139c:	2800      	cmp	r0, #0
 802139e:	d047      	beq.n	8021430 <_dtoa_r+0x21c>
 80213a0:	9b04      	ldr	r3, [sp, #16]
 80213a2:	3b01      	subs	r3, #1
 80213a4:	9304      	str	r3, [sp, #16]
 80213a6:	2300      	movs	r3, #0
 80213a8:	9315      	str	r3, [sp, #84]	@ 0x54
 80213aa:	2200      	movs	r2, #0
 80213ac:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80213ae:	9206      	str	r2, [sp, #24]
 80213b0:	1bdb      	subs	r3, r3, r7
 80213b2:	1e5a      	subs	r2, r3, #1
 80213b4:	d53e      	bpl.n	8021434 <_dtoa_r+0x220>
 80213b6:	2201      	movs	r2, #1
 80213b8:	1ad3      	subs	r3, r2, r3
 80213ba:	9306      	str	r3, [sp, #24]
 80213bc:	2300      	movs	r3, #0
 80213be:	930d      	str	r3, [sp, #52]	@ 0x34
 80213c0:	9b04      	ldr	r3, [sp, #16]
 80213c2:	2b00      	cmp	r3, #0
 80213c4:	db38      	blt.n	8021438 <_dtoa_r+0x224>
 80213c6:	9a04      	ldr	r2, [sp, #16]
 80213c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80213ca:	4694      	mov	ip, r2
 80213cc:	4463      	add	r3, ip
 80213ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80213d0:	2300      	movs	r3, #0
 80213d2:	9214      	str	r2, [sp, #80]	@ 0x50
 80213d4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80213d6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80213d8:	2401      	movs	r4, #1
 80213da:	2b09      	cmp	r3, #9
 80213dc:	d862      	bhi.n	80214a4 <_dtoa_r+0x290>
 80213de:	2b05      	cmp	r3, #5
 80213e0:	dd02      	ble.n	80213e8 <_dtoa_r+0x1d4>
 80213e2:	2400      	movs	r4, #0
 80213e4:	3b04      	subs	r3, #4
 80213e6:	9322      	str	r3, [sp, #136]	@ 0x88
 80213e8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80213ea:	1e98      	subs	r0, r3, #2
 80213ec:	2803      	cmp	r0, #3
 80213ee:	d863      	bhi.n	80214b8 <_dtoa_r+0x2a4>
 80213f0:	f7de fe9c 	bl	800012c <__gnu_thumb1_case_uqi>
 80213f4:	2b385654 	.word	0x2b385654
 80213f8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80213fa:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80213fc:	18f6      	adds	r6, r6, r3
 80213fe:	4b68      	ldr	r3, [pc, #416]	@ (80215a0 <_dtoa_r+0x38c>)
 8021400:	18f2      	adds	r2, r6, r3
 8021402:	2a20      	cmp	r2, #32
 8021404:	dd0f      	ble.n	8021426 <_dtoa_r+0x212>
 8021406:	2340      	movs	r3, #64	@ 0x40
 8021408:	1a9b      	subs	r3, r3, r2
 802140a:	409f      	lsls	r7, r3
 802140c:	4b65      	ldr	r3, [pc, #404]	@ (80215a4 <_dtoa_r+0x390>)
 802140e:	0038      	movs	r0, r7
 8021410:	18f3      	adds	r3, r6, r3
 8021412:	40dc      	lsrs	r4, r3
 8021414:	4320      	orrs	r0, r4
 8021416:	f7e2 fa85 	bl	8003924 <__aeabi_ui2d>
 802141a:	2201      	movs	r2, #1
 802141c:	4b62      	ldr	r3, [pc, #392]	@ (80215a8 <_dtoa_r+0x394>)
 802141e:	1e77      	subs	r7, r6, #1
 8021420:	18cb      	adds	r3, r1, r3
 8021422:	9218      	str	r2, [sp, #96]	@ 0x60
 8021424:	e776      	b.n	8021314 <_dtoa_r+0x100>
 8021426:	2320      	movs	r3, #32
 8021428:	0020      	movs	r0, r4
 802142a:	1a9b      	subs	r3, r3, r2
 802142c:	4098      	lsls	r0, r3
 802142e:	e7f2      	b.n	8021416 <_dtoa_r+0x202>
 8021430:	9015      	str	r0, [sp, #84]	@ 0x54
 8021432:	e7ba      	b.n	80213aa <_dtoa_r+0x196>
 8021434:	920d      	str	r2, [sp, #52]	@ 0x34
 8021436:	e7c3      	b.n	80213c0 <_dtoa_r+0x1ac>
 8021438:	9b06      	ldr	r3, [sp, #24]
 802143a:	9a04      	ldr	r2, [sp, #16]
 802143c:	1a9b      	subs	r3, r3, r2
 802143e:	9306      	str	r3, [sp, #24]
 8021440:	4253      	negs	r3, r2
 8021442:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021444:	2300      	movs	r3, #0
 8021446:	9314      	str	r3, [sp, #80]	@ 0x50
 8021448:	e7c5      	b.n	80213d6 <_dtoa_r+0x1c2>
 802144a:	2301      	movs	r3, #1
 802144c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 802144e:	9310      	str	r3, [sp, #64]	@ 0x40
 8021450:	4694      	mov	ip, r2
 8021452:	9b04      	ldr	r3, [sp, #16]
 8021454:	4463      	add	r3, ip
 8021456:	930e      	str	r3, [sp, #56]	@ 0x38
 8021458:	3301      	adds	r3, #1
 802145a:	9309      	str	r3, [sp, #36]	@ 0x24
 802145c:	2b00      	cmp	r3, #0
 802145e:	dc08      	bgt.n	8021472 <_dtoa_r+0x25e>
 8021460:	2301      	movs	r3, #1
 8021462:	e006      	b.n	8021472 <_dtoa_r+0x25e>
 8021464:	2301      	movs	r3, #1
 8021466:	9310      	str	r3, [sp, #64]	@ 0x40
 8021468:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 802146a:	2b00      	cmp	r3, #0
 802146c:	dd28      	ble.n	80214c0 <_dtoa_r+0x2ac>
 802146e:	930e      	str	r3, [sp, #56]	@ 0x38
 8021470:	9309      	str	r3, [sp, #36]	@ 0x24
 8021472:	9a03      	ldr	r2, [sp, #12]
 8021474:	2100      	movs	r1, #0
 8021476:	69d0      	ldr	r0, [r2, #28]
 8021478:	2204      	movs	r2, #4
 802147a:	0015      	movs	r5, r2
 802147c:	3514      	adds	r5, #20
 802147e:	429d      	cmp	r5, r3
 8021480:	d923      	bls.n	80214ca <_dtoa_r+0x2b6>
 8021482:	6041      	str	r1, [r0, #4]
 8021484:	9803      	ldr	r0, [sp, #12]
 8021486:	f000 fdbb 	bl	8022000 <_Balloc>
 802148a:	9008      	str	r0, [sp, #32]
 802148c:	2800      	cmp	r0, #0
 802148e:	d11f      	bne.n	80214d0 <_dtoa_r+0x2bc>
 8021490:	21b0      	movs	r1, #176	@ 0xb0
 8021492:	4b46      	ldr	r3, [pc, #280]	@ (80215ac <_dtoa_r+0x398>)
 8021494:	4831      	ldr	r0, [pc, #196]	@ (802155c <_dtoa_r+0x348>)
 8021496:	9a08      	ldr	r2, [sp, #32]
 8021498:	31ff      	adds	r1, #255	@ 0xff
 802149a:	e6d0      	b.n	802123e <_dtoa_r+0x2a>
 802149c:	2300      	movs	r3, #0
 802149e:	e7e2      	b.n	8021466 <_dtoa_r+0x252>
 80214a0:	2300      	movs	r3, #0
 80214a2:	e7d3      	b.n	802144c <_dtoa_r+0x238>
 80214a4:	2300      	movs	r3, #0
 80214a6:	9410      	str	r4, [sp, #64]	@ 0x40
 80214a8:	9322      	str	r3, [sp, #136]	@ 0x88
 80214aa:	3b01      	subs	r3, #1
 80214ac:	2200      	movs	r2, #0
 80214ae:	930e      	str	r3, [sp, #56]	@ 0x38
 80214b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80214b2:	3313      	adds	r3, #19
 80214b4:	9223      	str	r2, [sp, #140]	@ 0x8c
 80214b6:	e7dc      	b.n	8021472 <_dtoa_r+0x25e>
 80214b8:	2301      	movs	r3, #1
 80214ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80214bc:	3b02      	subs	r3, #2
 80214be:	e7f5      	b.n	80214ac <_dtoa_r+0x298>
 80214c0:	2301      	movs	r3, #1
 80214c2:	001a      	movs	r2, r3
 80214c4:	930e      	str	r3, [sp, #56]	@ 0x38
 80214c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80214c8:	e7f4      	b.n	80214b4 <_dtoa_r+0x2a0>
 80214ca:	3101      	adds	r1, #1
 80214cc:	0052      	lsls	r2, r2, #1
 80214ce:	e7d4      	b.n	802147a <_dtoa_r+0x266>
 80214d0:	9b03      	ldr	r3, [sp, #12]
 80214d2:	9a08      	ldr	r2, [sp, #32]
 80214d4:	69db      	ldr	r3, [r3, #28]
 80214d6:	601a      	str	r2, [r3, #0]
 80214d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80214da:	2b0e      	cmp	r3, #14
 80214dc:	d900      	bls.n	80214e0 <_dtoa_r+0x2cc>
 80214de:	e0d6      	b.n	802168e <_dtoa_r+0x47a>
 80214e0:	2c00      	cmp	r4, #0
 80214e2:	d100      	bne.n	80214e6 <_dtoa_r+0x2d2>
 80214e4:	e0d3      	b.n	802168e <_dtoa_r+0x47a>
 80214e6:	9b04      	ldr	r3, [sp, #16]
 80214e8:	2b00      	cmp	r3, #0
 80214ea:	dd63      	ble.n	80215b4 <_dtoa_r+0x3a0>
 80214ec:	210f      	movs	r1, #15
 80214ee:	9a04      	ldr	r2, [sp, #16]
 80214f0:	4b2a      	ldr	r3, [pc, #168]	@ (802159c <_dtoa_r+0x388>)
 80214f2:	400a      	ands	r2, r1
 80214f4:	00d2      	lsls	r2, r2, #3
 80214f6:	189b      	adds	r3, r3, r2
 80214f8:	681e      	ldr	r6, [r3, #0]
 80214fa:	685f      	ldr	r7, [r3, #4]
 80214fc:	9b04      	ldr	r3, [sp, #16]
 80214fe:	2402      	movs	r4, #2
 8021500:	111d      	asrs	r5, r3, #4
 8021502:	05db      	lsls	r3, r3, #23
 8021504:	d50a      	bpl.n	802151c <_dtoa_r+0x308>
 8021506:	4b2a      	ldr	r3, [pc, #168]	@ (80215b0 <_dtoa_r+0x39c>)
 8021508:	400d      	ands	r5, r1
 802150a:	6a1a      	ldr	r2, [r3, #32]
 802150c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802150e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8021510:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8021512:	f7e0 fe51 	bl	80021b8 <__aeabi_ddiv>
 8021516:	900a      	str	r0, [sp, #40]	@ 0x28
 8021518:	910b      	str	r1, [sp, #44]	@ 0x2c
 802151a:	3401      	adds	r4, #1
 802151c:	4b24      	ldr	r3, [pc, #144]	@ (80215b0 <_dtoa_r+0x39c>)
 802151e:	930c      	str	r3, [sp, #48]	@ 0x30
 8021520:	2d00      	cmp	r5, #0
 8021522:	d108      	bne.n	8021536 <_dtoa_r+0x322>
 8021524:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8021526:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8021528:	0032      	movs	r2, r6
 802152a:	003b      	movs	r3, r7
 802152c:	f7e0 fe44 	bl	80021b8 <__aeabi_ddiv>
 8021530:	900a      	str	r0, [sp, #40]	@ 0x28
 8021532:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021534:	e059      	b.n	80215ea <_dtoa_r+0x3d6>
 8021536:	2301      	movs	r3, #1
 8021538:	421d      	tst	r5, r3
 802153a:	d009      	beq.n	8021550 <_dtoa_r+0x33c>
 802153c:	18e4      	adds	r4, r4, r3
 802153e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021540:	0030      	movs	r0, r6
 8021542:	681a      	ldr	r2, [r3, #0]
 8021544:	685b      	ldr	r3, [r3, #4]
 8021546:	0039      	movs	r1, r7
 8021548:	f7e1 fa70 	bl	8002a2c <__aeabi_dmul>
 802154c:	0006      	movs	r6, r0
 802154e:	000f      	movs	r7, r1
 8021550:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021552:	106d      	asrs	r5, r5, #1
 8021554:	3308      	adds	r3, #8
 8021556:	e7e2      	b.n	802151e <_dtoa_r+0x30a>
 8021558:	08027141 	.word	0x08027141
 802155c:	08027158 	.word	0x08027158
 8021560:	7ff00000 	.word	0x7ff00000
 8021564:	0000270f 	.word	0x0000270f
 8021568:	0802713d 	.word	0x0802713d
 802156c:	08027140 	.word	0x08027140
 8021570:	08027244 	.word	0x08027244
 8021574:	08027243 	.word	0x08027243
 8021578:	3ff00000 	.word	0x3ff00000
 802157c:	fffffc01 	.word	0xfffffc01
 8021580:	3ff80000 	.word	0x3ff80000
 8021584:	636f4361 	.word	0x636f4361
 8021588:	3fd287a7 	.word	0x3fd287a7
 802158c:	8b60c8b3 	.word	0x8b60c8b3
 8021590:	3fc68a28 	.word	0x3fc68a28
 8021594:	509f79fb 	.word	0x509f79fb
 8021598:	3fd34413 	.word	0x3fd34413
 802159c:	08027320 	.word	0x08027320
 80215a0:	00000432 	.word	0x00000432
 80215a4:	00000412 	.word	0x00000412
 80215a8:	fe100000 	.word	0xfe100000
 80215ac:	080271b0 	.word	0x080271b0
 80215b0:	080272f8 	.word	0x080272f8
 80215b4:	9b04      	ldr	r3, [sp, #16]
 80215b6:	2402      	movs	r4, #2
 80215b8:	2b00      	cmp	r3, #0
 80215ba:	d016      	beq.n	80215ea <_dtoa_r+0x3d6>
 80215bc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80215be:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80215c0:	220f      	movs	r2, #15
 80215c2:	425d      	negs	r5, r3
 80215c4:	402a      	ands	r2, r5
 80215c6:	4bd5      	ldr	r3, [pc, #852]	@ (802191c <_dtoa_r+0x708>)
 80215c8:	00d2      	lsls	r2, r2, #3
 80215ca:	189b      	adds	r3, r3, r2
 80215cc:	681a      	ldr	r2, [r3, #0]
 80215ce:	685b      	ldr	r3, [r3, #4]
 80215d0:	f7e1 fa2c 	bl	8002a2c <__aeabi_dmul>
 80215d4:	2701      	movs	r7, #1
 80215d6:	2300      	movs	r3, #0
 80215d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80215da:	910b      	str	r1, [sp, #44]	@ 0x2c
 80215dc:	4ed0      	ldr	r6, [pc, #832]	@ (8021920 <_dtoa_r+0x70c>)
 80215de:	112d      	asrs	r5, r5, #4
 80215e0:	2d00      	cmp	r5, #0
 80215e2:	d000      	beq.n	80215e6 <_dtoa_r+0x3d2>
 80215e4:	e095      	b.n	8021712 <_dtoa_r+0x4fe>
 80215e6:	2b00      	cmp	r3, #0
 80215e8:	d1a2      	bne.n	8021530 <_dtoa_r+0x31c>
 80215ea:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80215ec:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80215ee:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80215f0:	2b00      	cmp	r3, #0
 80215f2:	d100      	bne.n	80215f6 <_dtoa_r+0x3e2>
 80215f4:	e098      	b.n	8021728 <_dtoa_r+0x514>
 80215f6:	2200      	movs	r2, #0
 80215f8:	0030      	movs	r0, r6
 80215fa:	0039      	movs	r1, r7
 80215fc:	4bc9      	ldr	r3, [pc, #804]	@ (8021924 <_dtoa_r+0x710>)
 80215fe:	f7de ff35 	bl	800046c <__aeabi_dcmplt>
 8021602:	2800      	cmp	r0, #0
 8021604:	d100      	bne.n	8021608 <_dtoa_r+0x3f4>
 8021606:	e08f      	b.n	8021728 <_dtoa_r+0x514>
 8021608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802160a:	2b00      	cmp	r3, #0
 802160c:	d100      	bne.n	8021610 <_dtoa_r+0x3fc>
 802160e:	e08b      	b.n	8021728 <_dtoa_r+0x514>
 8021610:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021612:	2b00      	cmp	r3, #0
 8021614:	dd37      	ble.n	8021686 <_dtoa_r+0x472>
 8021616:	9b04      	ldr	r3, [sp, #16]
 8021618:	2200      	movs	r2, #0
 802161a:	3b01      	subs	r3, #1
 802161c:	930c      	str	r3, [sp, #48]	@ 0x30
 802161e:	0030      	movs	r0, r6
 8021620:	4bc1      	ldr	r3, [pc, #772]	@ (8021928 <_dtoa_r+0x714>)
 8021622:	0039      	movs	r1, r7
 8021624:	f7e1 fa02 	bl	8002a2c <__aeabi_dmul>
 8021628:	900a      	str	r0, [sp, #40]	@ 0x28
 802162a:	910b      	str	r1, [sp, #44]	@ 0x2c
 802162c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802162e:	3401      	adds	r4, #1
 8021630:	0020      	movs	r0, r4
 8021632:	9311      	str	r3, [sp, #68]	@ 0x44
 8021634:	f7e2 f948 	bl	80038c8 <__aeabi_i2d>
 8021638:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802163a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802163c:	f7e1 f9f6 	bl	8002a2c <__aeabi_dmul>
 8021640:	4bba      	ldr	r3, [pc, #744]	@ (802192c <_dtoa_r+0x718>)
 8021642:	2200      	movs	r2, #0
 8021644:	f7e0 f9f2 	bl	8001a2c <__aeabi_dadd>
 8021648:	4bb9      	ldr	r3, [pc, #740]	@ (8021930 <_dtoa_r+0x71c>)
 802164a:	0006      	movs	r6, r0
 802164c:	18cf      	adds	r7, r1, r3
 802164e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021650:	2b00      	cmp	r3, #0
 8021652:	d16d      	bne.n	8021730 <_dtoa_r+0x51c>
 8021654:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8021656:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8021658:	2200      	movs	r2, #0
 802165a:	4bb6      	ldr	r3, [pc, #728]	@ (8021934 <_dtoa_r+0x720>)
 802165c:	f7e1 fccc 	bl	8002ff8 <__aeabi_dsub>
 8021660:	0032      	movs	r2, r6
 8021662:	003b      	movs	r3, r7
 8021664:	0004      	movs	r4, r0
 8021666:	000d      	movs	r5, r1
 8021668:	f7de ff14 	bl	8000494 <__aeabi_dcmpgt>
 802166c:	2800      	cmp	r0, #0
 802166e:	d000      	beq.n	8021672 <_dtoa_r+0x45e>
 8021670:	e2b6      	b.n	8021be0 <_dtoa_r+0x9cc>
 8021672:	2180      	movs	r1, #128	@ 0x80
 8021674:	0609      	lsls	r1, r1, #24
 8021676:	187b      	adds	r3, r7, r1
 8021678:	0032      	movs	r2, r6
 802167a:	0020      	movs	r0, r4
 802167c:	0029      	movs	r1, r5
 802167e:	f7de fef5 	bl	800046c <__aeabi_dcmplt>
 8021682:	2800      	cmp	r0, #0
 8021684:	d128      	bne.n	80216d8 <_dtoa_r+0x4c4>
 8021686:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8021688:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 802168a:	930a      	str	r3, [sp, #40]	@ 0x28
 802168c:	940b      	str	r4, [sp, #44]	@ 0x2c
 802168e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8021690:	2b00      	cmp	r3, #0
 8021692:	da00      	bge.n	8021696 <_dtoa_r+0x482>
 8021694:	e174      	b.n	8021980 <_dtoa_r+0x76c>
 8021696:	9a04      	ldr	r2, [sp, #16]
 8021698:	2a0e      	cmp	r2, #14
 802169a:	dd00      	ble.n	802169e <_dtoa_r+0x48a>
 802169c:	e170      	b.n	8021980 <_dtoa_r+0x76c>
 802169e:	4b9f      	ldr	r3, [pc, #636]	@ (802191c <_dtoa_r+0x708>)
 80216a0:	00d2      	lsls	r2, r2, #3
 80216a2:	189b      	adds	r3, r3, r2
 80216a4:	685c      	ldr	r4, [r3, #4]
 80216a6:	681b      	ldr	r3, [r3, #0]
 80216a8:	9306      	str	r3, [sp, #24]
 80216aa:	9407      	str	r4, [sp, #28]
 80216ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80216ae:	2b00      	cmp	r3, #0
 80216b0:	db00      	blt.n	80216b4 <_dtoa_r+0x4a0>
 80216b2:	e0e7      	b.n	8021884 <_dtoa_r+0x670>
 80216b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80216b6:	2b00      	cmp	r3, #0
 80216b8:	dd00      	ble.n	80216bc <_dtoa_r+0x4a8>
 80216ba:	e0e3      	b.n	8021884 <_dtoa_r+0x670>
 80216bc:	d10c      	bne.n	80216d8 <_dtoa_r+0x4c4>
 80216be:	9806      	ldr	r0, [sp, #24]
 80216c0:	9907      	ldr	r1, [sp, #28]
 80216c2:	2200      	movs	r2, #0
 80216c4:	4b9b      	ldr	r3, [pc, #620]	@ (8021934 <_dtoa_r+0x720>)
 80216c6:	f7e1 f9b1 	bl	8002a2c <__aeabi_dmul>
 80216ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80216cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80216ce:	f7de feeb 	bl	80004a8 <__aeabi_dcmpge>
 80216d2:	2800      	cmp	r0, #0
 80216d4:	d100      	bne.n	80216d8 <_dtoa_r+0x4c4>
 80216d6:	e286      	b.n	8021be6 <_dtoa_r+0x9d2>
 80216d8:	2600      	movs	r6, #0
 80216da:	0037      	movs	r7, r6
 80216dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80216de:	9c08      	ldr	r4, [sp, #32]
 80216e0:	43db      	mvns	r3, r3
 80216e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80216e4:	9704      	str	r7, [sp, #16]
 80216e6:	2700      	movs	r7, #0
 80216e8:	0031      	movs	r1, r6
 80216ea:	9803      	ldr	r0, [sp, #12]
 80216ec:	f000 fccc 	bl	8022088 <_Bfree>
 80216f0:	9b04      	ldr	r3, [sp, #16]
 80216f2:	2b00      	cmp	r3, #0
 80216f4:	d100      	bne.n	80216f8 <_dtoa_r+0x4e4>
 80216f6:	e0bb      	b.n	8021870 <_dtoa_r+0x65c>
 80216f8:	2f00      	cmp	r7, #0
 80216fa:	d005      	beq.n	8021708 <_dtoa_r+0x4f4>
 80216fc:	429f      	cmp	r7, r3
 80216fe:	d003      	beq.n	8021708 <_dtoa_r+0x4f4>
 8021700:	0039      	movs	r1, r7
 8021702:	9803      	ldr	r0, [sp, #12]
 8021704:	f000 fcc0 	bl	8022088 <_Bfree>
 8021708:	9904      	ldr	r1, [sp, #16]
 802170a:	9803      	ldr	r0, [sp, #12]
 802170c:	f000 fcbc 	bl	8022088 <_Bfree>
 8021710:	e0ae      	b.n	8021870 <_dtoa_r+0x65c>
 8021712:	423d      	tst	r5, r7
 8021714:	d005      	beq.n	8021722 <_dtoa_r+0x50e>
 8021716:	6832      	ldr	r2, [r6, #0]
 8021718:	6873      	ldr	r3, [r6, #4]
 802171a:	f7e1 f987 	bl	8002a2c <__aeabi_dmul>
 802171e:	003b      	movs	r3, r7
 8021720:	3401      	adds	r4, #1
 8021722:	106d      	asrs	r5, r5, #1
 8021724:	3608      	adds	r6, #8
 8021726:	e75b      	b.n	80215e0 <_dtoa_r+0x3cc>
 8021728:	9b04      	ldr	r3, [sp, #16]
 802172a:	930c      	str	r3, [sp, #48]	@ 0x30
 802172c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802172e:	e77f      	b.n	8021630 <_dtoa_r+0x41c>
 8021730:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021732:	4b7a      	ldr	r3, [pc, #488]	@ (802191c <_dtoa_r+0x708>)
 8021734:	3a01      	subs	r2, #1
 8021736:	00d2      	lsls	r2, r2, #3
 8021738:	9910      	ldr	r1, [sp, #64]	@ 0x40
 802173a:	189b      	adds	r3, r3, r2
 802173c:	681a      	ldr	r2, [r3, #0]
 802173e:	685b      	ldr	r3, [r3, #4]
 8021740:	2900      	cmp	r1, #0
 8021742:	d04c      	beq.n	80217de <_dtoa_r+0x5ca>
 8021744:	2000      	movs	r0, #0
 8021746:	497c      	ldr	r1, [pc, #496]	@ (8021938 <_dtoa_r+0x724>)
 8021748:	f7e0 fd36 	bl	80021b8 <__aeabi_ddiv>
 802174c:	0032      	movs	r2, r6
 802174e:	003b      	movs	r3, r7
 8021750:	f7e1 fc52 	bl	8002ff8 <__aeabi_dsub>
 8021754:	9a08      	ldr	r2, [sp, #32]
 8021756:	0006      	movs	r6, r0
 8021758:	4694      	mov	ip, r2
 802175a:	000f      	movs	r7, r1
 802175c:	9b08      	ldr	r3, [sp, #32]
 802175e:	9316      	str	r3, [sp, #88]	@ 0x58
 8021760:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021762:	4463      	add	r3, ip
 8021764:	9311      	str	r3, [sp, #68]	@ 0x44
 8021766:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8021768:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802176a:	f7e2 f871 	bl	8003850 <__aeabi_d2iz>
 802176e:	0005      	movs	r5, r0
 8021770:	f7e2 f8aa 	bl	80038c8 <__aeabi_i2d>
 8021774:	0002      	movs	r2, r0
 8021776:	000b      	movs	r3, r1
 8021778:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802177a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802177c:	f7e1 fc3c 	bl	8002ff8 <__aeabi_dsub>
 8021780:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8021782:	3530      	adds	r5, #48	@ 0x30
 8021784:	1c5c      	adds	r4, r3, #1
 8021786:	701d      	strb	r5, [r3, #0]
 8021788:	0032      	movs	r2, r6
 802178a:	003b      	movs	r3, r7
 802178c:	900a      	str	r0, [sp, #40]	@ 0x28
 802178e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021790:	f7de fe6c 	bl	800046c <__aeabi_dcmplt>
 8021794:	2800      	cmp	r0, #0
 8021796:	d16b      	bne.n	8021870 <_dtoa_r+0x65c>
 8021798:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802179a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802179c:	2000      	movs	r0, #0
 802179e:	4961      	ldr	r1, [pc, #388]	@ (8021924 <_dtoa_r+0x710>)
 80217a0:	f7e1 fc2a 	bl	8002ff8 <__aeabi_dsub>
 80217a4:	0032      	movs	r2, r6
 80217a6:	003b      	movs	r3, r7
 80217a8:	f7de fe60 	bl	800046c <__aeabi_dcmplt>
 80217ac:	2800      	cmp	r0, #0
 80217ae:	d000      	beq.n	80217b2 <_dtoa_r+0x59e>
 80217b0:	e0c6      	b.n	8021940 <_dtoa_r+0x72c>
 80217b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80217b4:	42a3      	cmp	r3, r4
 80217b6:	d100      	bne.n	80217ba <_dtoa_r+0x5a6>
 80217b8:	e765      	b.n	8021686 <_dtoa_r+0x472>
 80217ba:	2200      	movs	r2, #0
 80217bc:	0030      	movs	r0, r6
 80217be:	0039      	movs	r1, r7
 80217c0:	4b59      	ldr	r3, [pc, #356]	@ (8021928 <_dtoa_r+0x714>)
 80217c2:	f7e1 f933 	bl	8002a2c <__aeabi_dmul>
 80217c6:	2200      	movs	r2, #0
 80217c8:	0006      	movs	r6, r0
 80217ca:	000f      	movs	r7, r1
 80217cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80217ce:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80217d0:	4b55      	ldr	r3, [pc, #340]	@ (8021928 <_dtoa_r+0x714>)
 80217d2:	f7e1 f92b 	bl	8002a2c <__aeabi_dmul>
 80217d6:	9416      	str	r4, [sp, #88]	@ 0x58
 80217d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80217da:	910b      	str	r1, [sp, #44]	@ 0x2c
 80217dc:	e7c3      	b.n	8021766 <_dtoa_r+0x552>
 80217de:	0030      	movs	r0, r6
 80217e0:	0039      	movs	r1, r7
 80217e2:	f7e1 f923 	bl	8002a2c <__aeabi_dmul>
 80217e6:	9d08      	ldr	r5, [sp, #32]
 80217e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80217ea:	002b      	movs	r3, r5
 80217ec:	4694      	mov	ip, r2
 80217ee:	9016      	str	r0, [sp, #88]	@ 0x58
 80217f0:	9117      	str	r1, [sp, #92]	@ 0x5c
 80217f2:	4463      	add	r3, ip
 80217f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80217f6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80217f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80217fa:	f7e2 f829 	bl	8003850 <__aeabi_d2iz>
 80217fe:	0004      	movs	r4, r0
 8021800:	f7e2 f862 	bl	80038c8 <__aeabi_i2d>
 8021804:	000b      	movs	r3, r1
 8021806:	0002      	movs	r2, r0
 8021808:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802180a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802180c:	f7e1 fbf4 	bl	8002ff8 <__aeabi_dsub>
 8021810:	3430      	adds	r4, #48	@ 0x30
 8021812:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8021814:	702c      	strb	r4, [r5, #0]
 8021816:	3501      	adds	r5, #1
 8021818:	0006      	movs	r6, r0
 802181a:	000f      	movs	r7, r1
 802181c:	42ab      	cmp	r3, r5
 802181e:	d12a      	bne.n	8021876 <_dtoa_r+0x662>
 8021820:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8021822:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8021824:	9b08      	ldr	r3, [sp, #32]
 8021826:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8021828:	469c      	mov	ip, r3
 802182a:	2200      	movs	r2, #0
 802182c:	4b42      	ldr	r3, [pc, #264]	@ (8021938 <_dtoa_r+0x724>)
 802182e:	4464      	add	r4, ip
 8021830:	f7e0 f8fc 	bl	8001a2c <__aeabi_dadd>
 8021834:	0002      	movs	r2, r0
 8021836:	000b      	movs	r3, r1
 8021838:	0030      	movs	r0, r6
 802183a:	0039      	movs	r1, r7
 802183c:	f7de fe2a 	bl	8000494 <__aeabi_dcmpgt>
 8021840:	2800      	cmp	r0, #0
 8021842:	d000      	beq.n	8021846 <_dtoa_r+0x632>
 8021844:	e07c      	b.n	8021940 <_dtoa_r+0x72c>
 8021846:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8021848:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 802184a:	2000      	movs	r0, #0
 802184c:	493a      	ldr	r1, [pc, #232]	@ (8021938 <_dtoa_r+0x724>)
 802184e:	f7e1 fbd3 	bl	8002ff8 <__aeabi_dsub>
 8021852:	0002      	movs	r2, r0
 8021854:	000b      	movs	r3, r1
 8021856:	0030      	movs	r0, r6
 8021858:	0039      	movs	r1, r7
 802185a:	f7de fe07 	bl	800046c <__aeabi_dcmplt>
 802185e:	2800      	cmp	r0, #0
 8021860:	d100      	bne.n	8021864 <_dtoa_r+0x650>
 8021862:	e710      	b.n	8021686 <_dtoa_r+0x472>
 8021864:	0023      	movs	r3, r4
 8021866:	3c01      	subs	r4, #1
 8021868:	7822      	ldrb	r2, [r4, #0]
 802186a:	2a30      	cmp	r2, #48	@ 0x30
 802186c:	d0fa      	beq.n	8021864 <_dtoa_r+0x650>
 802186e:	001c      	movs	r4, r3
 8021870:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021872:	9304      	str	r3, [sp, #16]
 8021874:	e042      	b.n	80218fc <_dtoa_r+0x6e8>
 8021876:	2200      	movs	r2, #0
 8021878:	4b2b      	ldr	r3, [pc, #172]	@ (8021928 <_dtoa_r+0x714>)
 802187a:	f7e1 f8d7 	bl	8002a2c <__aeabi_dmul>
 802187e:	900a      	str	r0, [sp, #40]	@ 0x28
 8021880:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021882:	e7b8      	b.n	80217f6 <_dtoa_r+0x5e2>
 8021884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021886:	9d08      	ldr	r5, [sp, #32]
 8021888:	3b01      	subs	r3, #1
 802188a:	195b      	adds	r3, r3, r5
 802188c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 802188e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8021890:	930a      	str	r3, [sp, #40]	@ 0x28
 8021892:	9a06      	ldr	r2, [sp, #24]
 8021894:	9b07      	ldr	r3, [sp, #28]
 8021896:	0030      	movs	r0, r6
 8021898:	0039      	movs	r1, r7
 802189a:	f7e0 fc8d 	bl	80021b8 <__aeabi_ddiv>
 802189e:	f7e1 ffd7 	bl	8003850 <__aeabi_d2iz>
 80218a2:	9009      	str	r0, [sp, #36]	@ 0x24
 80218a4:	f7e2 f810 	bl	80038c8 <__aeabi_i2d>
 80218a8:	9a06      	ldr	r2, [sp, #24]
 80218aa:	9b07      	ldr	r3, [sp, #28]
 80218ac:	f7e1 f8be 	bl	8002a2c <__aeabi_dmul>
 80218b0:	0002      	movs	r2, r0
 80218b2:	000b      	movs	r3, r1
 80218b4:	0030      	movs	r0, r6
 80218b6:	0039      	movs	r1, r7
 80218b8:	f7e1 fb9e 	bl	8002ff8 <__aeabi_dsub>
 80218bc:	002b      	movs	r3, r5
 80218be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80218c0:	3501      	adds	r5, #1
 80218c2:	3230      	adds	r2, #48	@ 0x30
 80218c4:	701a      	strb	r2, [r3, #0]
 80218c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80218c8:	002c      	movs	r4, r5
 80218ca:	429a      	cmp	r2, r3
 80218cc:	d14b      	bne.n	8021966 <_dtoa_r+0x752>
 80218ce:	0002      	movs	r2, r0
 80218d0:	000b      	movs	r3, r1
 80218d2:	f7e0 f8ab 	bl	8001a2c <__aeabi_dadd>
 80218d6:	9a06      	ldr	r2, [sp, #24]
 80218d8:	9b07      	ldr	r3, [sp, #28]
 80218da:	0006      	movs	r6, r0
 80218dc:	000f      	movs	r7, r1
 80218de:	f7de fdd9 	bl	8000494 <__aeabi_dcmpgt>
 80218e2:	2800      	cmp	r0, #0
 80218e4:	d12a      	bne.n	802193c <_dtoa_r+0x728>
 80218e6:	9a06      	ldr	r2, [sp, #24]
 80218e8:	9b07      	ldr	r3, [sp, #28]
 80218ea:	0030      	movs	r0, r6
 80218ec:	0039      	movs	r1, r7
 80218ee:	f7de fdb7 	bl	8000460 <__aeabi_dcmpeq>
 80218f2:	2800      	cmp	r0, #0
 80218f4:	d002      	beq.n	80218fc <_dtoa_r+0x6e8>
 80218f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80218f8:	07dd      	lsls	r5, r3, #31
 80218fa:	d41f      	bmi.n	802193c <_dtoa_r+0x728>
 80218fc:	9905      	ldr	r1, [sp, #20]
 80218fe:	9803      	ldr	r0, [sp, #12]
 8021900:	f000 fbc2 	bl	8022088 <_Bfree>
 8021904:	2300      	movs	r3, #0
 8021906:	7023      	strb	r3, [r4, #0]
 8021908:	9b04      	ldr	r3, [sp, #16]
 802190a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 802190c:	3301      	adds	r3, #1
 802190e:	6013      	str	r3, [r2, #0]
 8021910:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8021912:	2b00      	cmp	r3, #0
 8021914:	d100      	bne.n	8021918 <_dtoa_r+0x704>
 8021916:	e4c7      	b.n	80212a8 <_dtoa_r+0x94>
 8021918:	601c      	str	r4, [r3, #0]
 802191a:	e4c5      	b.n	80212a8 <_dtoa_r+0x94>
 802191c:	08027320 	.word	0x08027320
 8021920:	080272f8 	.word	0x080272f8
 8021924:	3ff00000 	.word	0x3ff00000
 8021928:	40240000 	.word	0x40240000
 802192c:	401c0000 	.word	0x401c0000
 8021930:	fcc00000 	.word	0xfcc00000
 8021934:	40140000 	.word	0x40140000
 8021938:	3fe00000 	.word	0x3fe00000
 802193c:	9b04      	ldr	r3, [sp, #16]
 802193e:	930c      	str	r3, [sp, #48]	@ 0x30
 8021940:	0023      	movs	r3, r4
 8021942:	001c      	movs	r4, r3
 8021944:	3b01      	subs	r3, #1
 8021946:	781a      	ldrb	r2, [r3, #0]
 8021948:	2a39      	cmp	r2, #57	@ 0x39
 802194a:	d108      	bne.n	802195e <_dtoa_r+0x74a>
 802194c:	9a08      	ldr	r2, [sp, #32]
 802194e:	429a      	cmp	r2, r3
 8021950:	d1f7      	bne.n	8021942 <_dtoa_r+0x72e>
 8021952:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8021954:	9908      	ldr	r1, [sp, #32]
 8021956:	3201      	adds	r2, #1
 8021958:	920c      	str	r2, [sp, #48]	@ 0x30
 802195a:	2230      	movs	r2, #48	@ 0x30
 802195c:	700a      	strb	r2, [r1, #0]
 802195e:	781a      	ldrb	r2, [r3, #0]
 8021960:	3201      	adds	r2, #1
 8021962:	701a      	strb	r2, [r3, #0]
 8021964:	e784      	b.n	8021870 <_dtoa_r+0x65c>
 8021966:	2200      	movs	r2, #0
 8021968:	4bc6      	ldr	r3, [pc, #792]	@ (8021c84 <_dtoa_r+0xa70>)
 802196a:	f7e1 f85f 	bl	8002a2c <__aeabi_dmul>
 802196e:	2200      	movs	r2, #0
 8021970:	2300      	movs	r3, #0
 8021972:	0006      	movs	r6, r0
 8021974:	000f      	movs	r7, r1
 8021976:	f7de fd73 	bl	8000460 <__aeabi_dcmpeq>
 802197a:	2800      	cmp	r0, #0
 802197c:	d089      	beq.n	8021892 <_dtoa_r+0x67e>
 802197e:	e7bd      	b.n	80218fc <_dtoa_r+0x6e8>
 8021980:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8021982:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8021984:	9c06      	ldr	r4, [sp, #24]
 8021986:	2f00      	cmp	r7, #0
 8021988:	d014      	beq.n	80219b4 <_dtoa_r+0x7a0>
 802198a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 802198c:	2a01      	cmp	r2, #1
 802198e:	dd00      	ble.n	8021992 <_dtoa_r+0x77e>
 8021990:	e0e4      	b.n	8021b5c <_dtoa_r+0x948>
 8021992:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8021994:	2a00      	cmp	r2, #0
 8021996:	d100      	bne.n	802199a <_dtoa_r+0x786>
 8021998:	e0da      	b.n	8021b50 <_dtoa_r+0x93c>
 802199a:	4abb      	ldr	r2, [pc, #748]	@ (8021c88 <_dtoa_r+0xa74>)
 802199c:	189b      	adds	r3, r3, r2
 802199e:	9a06      	ldr	r2, [sp, #24]
 80219a0:	2101      	movs	r1, #1
 80219a2:	18d2      	adds	r2, r2, r3
 80219a4:	9206      	str	r2, [sp, #24]
 80219a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80219a8:	9803      	ldr	r0, [sp, #12]
 80219aa:	18d3      	adds	r3, r2, r3
 80219ac:	930d      	str	r3, [sp, #52]	@ 0x34
 80219ae:	f000 fc6f 	bl	8022290 <__i2b>
 80219b2:	0007      	movs	r7, r0
 80219b4:	2c00      	cmp	r4, #0
 80219b6:	d00e      	beq.n	80219d6 <_dtoa_r+0x7c2>
 80219b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80219ba:	2b00      	cmp	r3, #0
 80219bc:	dd0b      	ble.n	80219d6 <_dtoa_r+0x7c2>
 80219be:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80219c0:	0023      	movs	r3, r4
 80219c2:	4294      	cmp	r4, r2
 80219c4:	dd00      	ble.n	80219c8 <_dtoa_r+0x7b4>
 80219c6:	0013      	movs	r3, r2
 80219c8:	9a06      	ldr	r2, [sp, #24]
 80219ca:	1ae4      	subs	r4, r4, r3
 80219cc:	1ad2      	subs	r2, r2, r3
 80219ce:	9206      	str	r2, [sp, #24]
 80219d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80219d2:	1ad3      	subs	r3, r2, r3
 80219d4:	930d      	str	r3, [sp, #52]	@ 0x34
 80219d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80219d8:	2b00      	cmp	r3, #0
 80219da:	d021      	beq.n	8021a20 <_dtoa_r+0x80c>
 80219dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80219de:	2b00      	cmp	r3, #0
 80219e0:	d100      	bne.n	80219e4 <_dtoa_r+0x7d0>
 80219e2:	e0d3      	b.n	8021b8c <_dtoa_r+0x978>
 80219e4:	9e05      	ldr	r6, [sp, #20]
 80219e6:	2d00      	cmp	r5, #0
 80219e8:	d014      	beq.n	8021a14 <_dtoa_r+0x800>
 80219ea:	0039      	movs	r1, r7
 80219ec:	002a      	movs	r2, r5
 80219ee:	9803      	ldr	r0, [sp, #12]
 80219f0:	f000 fd10 	bl	8022414 <__pow5mult>
 80219f4:	9a05      	ldr	r2, [sp, #20]
 80219f6:	0001      	movs	r1, r0
 80219f8:	0007      	movs	r7, r0
 80219fa:	9803      	ldr	r0, [sp, #12]
 80219fc:	f000 fc60 	bl	80222c0 <__multiply>
 8021a00:	0006      	movs	r6, r0
 8021a02:	9905      	ldr	r1, [sp, #20]
 8021a04:	9803      	ldr	r0, [sp, #12]
 8021a06:	f000 fb3f 	bl	8022088 <_Bfree>
 8021a0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021a0c:	9605      	str	r6, [sp, #20]
 8021a0e:	1b5b      	subs	r3, r3, r5
 8021a10:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021a12:	d005      	beq.n	8021a20 <_dtoa_r+0x80c>
 8021a14:	0031      	movs	r1, r6
 8021a16:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8021a18:	9803      	ldr	r0, [sp, #12]
 8021a1a:	f000 fcfb 	bl	8022414 <__pow5mult>
 8021a1e:	9005      	str	r0, [sp, #20]
 8021a20:	2101      	movs	r1, #1
 8021a22:	9803      	ldr	r0, [sp, #12]
 8021a24:	f000 fc34 	bl	8022290 <__i2b>
 8021a28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8021a2a:	0006      	movs	r6, r0
 8021a2c:	2b00      	cmp	r3, #0
 8021a2e:	d100      	bne.n	8021a32 <_dtoa_r+0x81e>
 8021a30:	e1bc      	b.n	8021dac <_dtoa_r+0xb98>
 8021a32:	001a      	movs	r2, r3
 8021a34:	0001      	movs	r1, r0
 8021a36:	9803      	ldr	r0, [sp, #12]
 8021a38:	f000 fcec 	bl	8022414 <__pow5mult>
 8021a3c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021a3e:	0006      	movs	r6, r0
 8021a40:	2500      	movs	r5, #0
 8021a42:	2b01      	cmp	r3, #1
 8021a44:	dc16      	bgt.n	8021a74 <_dtoa_r+0x860>
 8021a46:	2500      	movs	r5, #0
 8021a48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021a4a:	42ab      	cmp	r3, r5
 8021a4c:	d10e      	bne.n	8021a6c <_dtoa_r+0x858>
 8021a4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021a50:	031b      	lsls	r3, r3, #12
 8021a52:	42ab      	cmp	r3, r5
 8021a54:	d10a      	bne.n	8021a6c <_dtoa_r+0x858>
 8021a56:	4b8d      	ldr	r3, [pc, #564]	@ (8021c8c <_dtoa_r+0xa78>)
 8021a58:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8021a5a:	4213      	tst	r3, r2
 8021a5c:	d006      	beq.n	8021a6c <_dtoa_r+0x858>
 8021a5e:	9b06      	ldr	r3, [sp, #24]
 8021a60:	3501      	adds	r5, #1
 8021a62:	3301      	adds	r3, #1
 8021a64:	9306      	str	r3, [sp, #24]
 8021a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021a68:	3301      	adds	r3, #1
 8021a6a:	930d      	str	r3, [sp, #52]	@ 0x34
 8021a6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8021a6e:	2001      	movs	r0, #1
 8021a70:	2b00      	cmp	r3, #0
 8021a72:	d008      	beq.n	8021a86 <_dtoa_r+0x872>
 8021a74:	6933      	ldr	r3, [r6, #16]
 8021a76:	3303      	adds	r3, #3
 8021a78:	009b      	lsls	r3, r3, #2
 8021a7a:	18f3      	adds	r3, r6, r3
 8021a7c:	6858      	ldr	r0, [r3, #4]
 8021a7e:	f000 fbb7 	bl	80221f0 <__hi0bits>
 8021a82:	2320      	movs	r3, #32
 8021a84:	1a18      	subs	r0, r3, r0
 8021a86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021a88:	1818      	adds	r0, r3, r0
 8021a8a:	0002      	movs	r2, r0
 8021a8c:	231f      	movs	r3, #31
 8021a8e:	401a      	ands	r2, r3
 8021a90:	4218      	tst	r0, r3
 8021a92:	d100      	bne.n	8021a96 <_dtoa_r+0x882>
 8021a94:	e081      	b.n	8021b9a <_dtoa_r+0x986>
 8021a96:	3301      	adds	r3, #1
 8021a98:	1a9b      	subs	r3, r3, r2
 8021a9a:	2b04      	cmp	r3, #4
 8021a9c:	dd79      	ble.n	8021b92 <_dtoa_r+0x97e>
 8021a9e:	231c      	movs	r3, #28
 8021aa0:	1a9b      	subs	r3, r3, r2
 8021aa2:	9a06      	ldr	r2, [sp, #24]
 8021aa4:	18e4      	adds	r4, r4, r3
 8021aa6:	18d2      	adds	r2, r2, r3
 8021aa8:	9206      	str	r2, [sp, #24]
 8021aaa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021aac:	18d3      	adds	r3, r2, r3
 8021aae:	930d      	str	r3, [sp, #52]	@ 0x34
 8021ab0:	9b06      	ldr	r3, [sp, #24]
 8021ab2:	2b00      	cmp	r3, #0
 8021ab4:	dd05      	ble.n	8021ac2 <_dtoa_r+0x8ae>
 8021ab6:	001a      	movs	r2, r3
 8021ab8:	9905      	ldr	r1, [sp, #20]
 8021aba:	9803      	ldr	r0, [sp, #12]
 8021abc:	f000 fd06 	bl	80224cc <__lshift>
 8021ac0:	9005      	str	r0, [sp, #20]
 8021ac2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021ac4:	2b00      	cmp	r3, #0
 8021ac6:	dd05      	ble.n	8021ad4 <_dtoa_r+0x8c0>
 8021ac8:	0031      	movs	r1, r6
 8021aca:	001a      	movs	r2, r3
 8021acc:	9803      	ldr	r0, [sp, #12]
 8021ace:	f000 fcfd 	bl	80224cc <__lshift>
 8021ad2:	0006      	movs	r6, r0
 8021ad4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8021ad6:	2b00      	cmp	r3, #0
 8021ad8:	d061      	beq.n	8021b9e <_dtoa_r+0x98a>
 8021ada:	0031      	movs	r1, r6
 8021adc:	9805      	ldr	r0, [sp, #20]
 8021ade:	f000 fd61 	bl	80225a4 <__mcmp>
 8021ae2:	2800      	cmp	r0, #0
 8021ae4:	da5b      	bge.n	8021b9e <_dtoa_r+0x98a>
 8021ae6:	9b04      	ldr	r3, [sp, #16]
 8021ae8:	220a      	movs	r2, #10
 8021aea:	3b01      	subs	r3, #1
 8021aec:	930c      	str	r3, [sp, #48]	@ 0x30
 8021aee:	9905      	ldr	r1, [sp, #20]
 8021af0:	2300      	movs	r3, #0
 8021af2:	9803      	ldr	r0, [sp, #12]
 8021af4:	f000 faec 	bl	80220d0 <__multadd>
 8021af8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021afa:	9005      	str	r0, [sp, #20]
 8021afc:	2b00      	cmp	r3, #0
 8021afe:	d100      	bne.n	8021b02 <_dtoa_r+0x8ee>
 8021b00:	e15b      	b.n	8021dba <_dtoa_r+0xba6>
 8021b02:	2300      	movs	r3, #0
 8021b04:	0039      	movs	r1, r7
 8021b06:	220a      	movs	r2, #10
 8021b08:	9803      	ldr	r0, [sp, #12]
 8021b0a:	f000 fae1 	bl	80220d0 <__multadd>
 8021b0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021b10:	0007      	movs	r7, r0
 8021b12:	2b00      	cmp	r3, #0
 8021b14:	dc4d      	bgt.n	8021bb2 <_dtoa_r+0x99e>
 8021b16:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021b18:	2b02      	cmp	r3, #2
 8021b1a:	dd46      	ble.n	8021baa <_dtoa_r+0x996>
 8021b1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021b1e:	2b00      	cmp	r3, #0
 8021b20:	d000      	beq.n	8021b24 <_dtoa_r+0x910>
 8021b22:	e5db      	b.n	80216dc <_dtoa_r+0x4c8>
 8021b24:	0031      	movs	r1, r6
 8021b26:	2205      	movs	r2, #5
 8021b28:	9803      	ldr	r0, [sp, #12]
 8021b2a:	f000 fad1 	bl	80220d0 <__multadd>
 8021b2e:	0006      	movs	r6, r0
 8021b30:	0001      	movs	r1, r0
 8021b32:	9805      	ldr	r0, [sp, #20]
 8021b34:	f000 fd36 	bl	80225a4 <__mcmp>
 8021b38:	2800      	cmp	r0, #0
 8021b3a:	dc00      	bgt.n	8021b3e <_dtoa_r+0x92a>
 8021b3c:	e5ce      	b.n	80216dc <_dtoa_r+0x4c8>
 8021b3e:	9b08      	ldr	r3, [sp, #32]
 8021b40:	9a08      	ldr	r2, [sp, #32]
 8021b42:	1c5c      	adds	r4, r3, #1
 8021b44:	2331      	movs	r3, #49	@ 0x31
 8021b46:	7013      	strb	r3, [r2, #0]
 8021b48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021b4a:	3301      	adds	r3, #1
 8021b4c:	930c      	str	r3, [sp, #48]	@ 0x30
 8021b4e:	e5c9      	b.n	80216e4 <_dtoa_r+0x4d0>
 8021b50:	2336      	movs	r3, #54	@ 0x36
 8021b52:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8021b54:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8021b56:	1a9b      	subs	r3, r3, r2
 8021b58:	9c06      	ldr	r4, [sp, #24]
 8021b5a:	e720      	b.n	802199e <_dtoa_r+0x78a>
 8021b5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021b5e:	1e5d      	subs	r5, r3, #1
 8021b60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021b62:	42ab      	cmp	r3, r5
 8021b64:	db08      	blt.n	8021b78 <_dtoa_r+0x964>
 8021b66:	1b5d      	subs	r5, r3, r5
 8021b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021b6a:	2b00      	cmp	r3, #0
 8021b6c:	daf4      	bge.n	8021b58 <_dtoa_r+0x944>
 8021b6e:	9b06      	ldr	r3, [sp, #24]
 8021b70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021b72:	1a9c      	subs	r4, r3, r2
 8021b74:	2300      	movs	r3, #0
 8021b76:	e712      	b.n	802199e <_dtoa_r+0x78a>
 8021b78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021b7a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8021b7c:	1aeb      	subs	r3, r5, r3
 8021b7e:	18d3      	adds	r3, r2, r3
 8021b80:	9314      	str	r3, [sp, #80]	@ 0x50
 8021b82:	950f      	str	r5, [sp, #60]	@ 0x3c
 8021b84:	9c06      	ldr	r4, [sp, #24]
 8021b86:	2500      	movs	r5, #0
 8021b88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021b8a:	e708      	b.n	802199e <_dtoa_r+0x78a>
 8021b8c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8021b8e:	9905      	ldr	r1, [sp, #20]
 8021b90:	e742      	b.n	8021a18 <_dtoa_r+0x804>
 8021b92:	2b04      	cmp	r3, #4
 8021b94:	d08c      	beq.n	8021ab0 <_dtoa_r+0x89c>
 8021b96:	331c      	adds	r3, #28
 8021b98:	e783      	b.n	8021aa2 <_dtoa_r+0x88e>
 8021b9a:	0013      	movs	r3, r2
 8021b9c:	e7fb      	b.n	8021b96 <_dtoa_r+0x982>
 8021b9e:	9b04      	ldr	r3, [sp, #16]
 8021ba0:	930c      	str	r3, [sp, #48]	@ 0x30
 8021ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021ba4:	930e      	str	r3, [sp, #56]	@ 0x38
 8021ba6:	2b00      	cmp	r3, #0
 8021ba8:	ddb5      	ble.n	8021b16 <_dtoa_r+0x902>
 8021baa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021bac:	2b00      	cmp	r3, #0
 8021bae:	d100      	bne.n	8021bb2 <_dtoa_r+0x99e>
 8021bb0:	e107      	b.n	8021dc2 <_dtoa_r+0xbae>
 8021bb2:	2c00      	cmp	r4, #0
 8021bb4:	dd05      	ble.n	8021bc2 <_dtoa_r+0x9ae>
 8021bb6:	0039      	movs	r1, r7
 8021bb8:	0022      	movs	r2, r4
 8021bba:	9803      	ldr	r0, [sp, #12]
 8021bbc:	f000 fc86 	bl	80224cc <__lshift>
 8021bc0:	0007      	movs	r7, r0
 8021bc2:	9704      	str	r7, [sp, #16]
 8021bc4:	2d00      	cmp	r5, #0
 8021bc6:	d020      	beq.n	8021c0a <_dtoa_r+0x9f6>
 8021bc8:	6879      	ldr	r1, [r7, #4]
 8021bca:	9803      	ldr	r0, [sp, #12]
 8021bcc:	f000 fa18 	bl	8022000 <_Balloc>
 8021bd0:	1e04      	subs	r4, r0, #0
 8021bd2:	d10c      	bne.n	8021bee <_dtoa_r+0x9da>
 8021bd4:	0022      	movs	r2, r4
 8021bd6:	4b2e      	ldr	r3, [pc, #184]	@ (8021c90 <_dtoa_r+0xa7c>)
 8021bd8:	482e      	ldr	r0, [pc, #184]	@ (8021c94 <_dtoa_r+0xa80>)
 8021bda:	492f      	ldr	r1, [pc, #188]	@ (8021c98 <_dtoa_r+0xa84>)
 8021bdc:	f7ff fb2f 	bl	802123e <_dtoa_r+0x2a>
 8021be0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8021be2:	0037      	movs	r7, r6
 8021be4:	e7ab      	b.n	8021b3e <_dtoa_r+0x92a>
 8021be6:	9b04      	ldr	r3, [sp, #16]
 8021be8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8021bea:	930c      	str	r3, [sp, #48]	@ 0x30
 8021bec:	e7f9      	b.n	8021be2 <_dtoa_r+0x9ce>
 8021bee:	0039      	movs	r1, r7
 8021bf0:	693a      	ldr	r2, [r7, #16]
 8021bf2:	310c      	adds	r1, #12
 8021bf4:	3202      	adds	r2, #2
 8021bf6:	0092      	lsls	r2, r2, #2
 8021bf8:	300c      	adds	r0, #12
 8021bfa:	f7ff fa77 	bl	80210ec <memcpy>
 8021bfe:	2201      	movs	r2, #1
 8021c00:	0021      	movs	r1, r4
 8021c02:	9803      	ldr	r0, [sp, #12]
 8021c04:	f000 fc62 	bl	80224cc <__lshift>
 8021c08:	9004      	str	r0, [sp, #16]
 8021c0a:	9b08      	ldr	r3, [sp, #32]
 8021c0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021c0e:	9306      	str	r3, [sp, #24]
 8021c10:	3b01      	subs	r3, #1
 8021c12:	189b      	adds	r3, r3, r2
 8021c14:	2201      	movs	r2, #1
 8021c16:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021c18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021c1a:	4013      	ands	r3, r2
 8021c1c:	930e      	str	r3, [sp, #56]	@ 0x38
 8021c1e:	0031      	movs	r1, r6
 8021c20:	9805      	ldr	r0, [sp, #20]
 8021c22:	f7ff fa71 	bl	8021108 <quorem>
 8021c26:	0039      	movs	r1, r7
 8021c28:	0005      	movs	r5, r0
 8021c2a:	900a      	str	r0, [sp, #40]	@ 0x28
 8021c2c:	9805      	ldr	r0, [sp, #20]
 8021c2e:	f000 fcb9 	bl	80225a4 <__mcmp>
 8021c32:	9a04      	ldr	r2, [sp, #16]
 8021c34:	900d      	str	r0, [sp, #52]	@ 0x34
 8021c36:	0031      	movs	r1, r6
 8021c38:	9803      	ldr	r0, [sp, #12]
 8021c3a:	f000 fccf 	bl	80225dc <__mdiff>
 8021c3e:	2201      	movs	r2, #1
 8021c40:	68c3      	ldr	r3, [r0, #12]
 8021c42:	0004      	movs	r4, r0
 8021c44:	3530      	adds	r5, #48	@ 0x30
 8021c46:	9209      	str	r2, [sp, #36]	@ 0x24
 8021c48:	2b00      	cmp	r3, #0
 8021c4a:	d104      	bne.n	8021c56 <_dtoa_r+0xa42>
 8021c4c:	0001      	movs	r1, r0
 8021c4e:	9805      	ldr	r0, [sp, #20]
 8021c50:	f000 fca8 	bl	80225a4 <__mcmp>
 8021c54:	9009      	str	r0, [sp, #36]	@ 0x24
 8021c56:	0021      	movs	r1, r4
 8021c58:	9803      	ldr	r0, [sp, #12]
 8021c5a:	f000 fa15 	bl	8022088 <_Bfree>
 8021c5e:	9b06      	ldr	r3, [sp, #24]
 8021c60:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8021c62:	1c5c      	adds	r4, r3, #1
 8021c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021c66:	4313      	orrs	r3, r2
 8021c68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021c6a:	4313      	orrs	r3, r2
 8021c6c:	d116      	bne.n	8021c9c <_dtoa_r+0xa88>
 8021c6e:	2d39      	cmp	r5, #57	@ 0x39
 8021c70:	d02f      	beq.n	8021cd2 <_dtoa_r+0xabe>
 8021c72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021c74:	2b00      	cmp	r3, #0
 8021c76:	dd01      	ble.n	8021c7c <_dtoa_r+0xa68>
 8021c78:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8021c7a:	3531      	adds	r5, #49	@ 0x31
 8021c7c:	9b06      	ldr	r3, [sp, #24]
 8021c7e:	701d      	strb	r5, [r3, #0]
 8021c80:	e532      	b.n	80216e8 <_dtoa_r+0x4d4>
 8021c82:	46c0      	nop			@ (mov r8, r8)
 8021c84:	40240000 	.word	0x40240000
 8021c88:	00000433 	.word	0x00000433
 8021c8c:	7ff00000 	.word	0x7ff00000
 8021c90:	080271b0 	.word	0x080271b0
 8021c94:	08027158 	.word	0x08027158
 8021c98:	000002ef 	.word	0x000002ef
 8021c9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021c9e:	2b00      	cmp	r3, #0
 8021ca0:	db04      	blt.n	8021cac <_dtoa_r+0xa98>
 8021ca2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8021ca4:	4313      	orrs	r3, r2
 8021ca6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021ca8:	4313      	orrs	r3, r2
 8021caa:	d11e      	bne.n	8021cea <_dtoa_r+0xad6>
 8021cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021cae:	2b00      	cmp	r3, #0
 8021cb0:	dde4      	ble.n	8021c7c <_dtoa_r+0xa68>
 8021cb2:	9905      	ldr	r1, [sp, #20]
 8021cb4:	2201      	movs	r2, #1
 8021cb6:	9803      	ldr	r0, [sp, #12]
 8021cb8:	f000 fc08 	bl	80224cc <__lshift>
 8021cbc:	0031      	movs	r1, r6
 8021cbe:	9005      	str	r0, [sp, #20]
 8021cc0:	f000 fc70 	bl	80225a4 <__mcmp>
 8021cc4:	2800      	cmp	r0, #0
 8021cc6:	dc02      	bgt.n	8021cce <_dtoa_r+0xaba>
 8021cc8:	d1d8      	bne.n	8021c7c <_dtoa_r+0xa68>
 8021cca:	07eb      	lsls	r3, r5, #31
 8021ccc:	d5d6      	bpl.n	8021c7c <_dtoa_r+0xa68>
 8021cce:	2d39      	cmp	r5, #57	@ 0x39
 8021cd0:	d1d2      	bne.n	8021c78 <_dtoa_r+0xa64>
 8021cd2:	2339      	movs	r3, #57	@ 0x39
 8021cd4:	9a06      	ldr	r2, [sp, #24]
 8021cd6:	7013      	strb	r3, [r2, #0]
 8021cd8:	0023      	movs	r3, r4
 8021cda:	001c      	movs	r4, r3
 8021cdc:	3b01      	subs	r3, #1
 8021cde:	781a      	ldrb	r2, [r3, #0]
 8021ce0:	2a39      	cmp	r2, #57	@ 0x39
 8021ce2:	d050      	beq.n	8021d86 <_dtoa_r+0xb72>
 8021ce4:	3201      	adds	r2, #1
 8021ce6:	701a      	strb	r2, [r3, #0]
 8021ce8:	e4fe      	b.n	80216e8 <_dtoa_r+0x4d4>
 8021cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021cec:	2b00      	cmp	r3, #0
 8021cee:	dd03      	ble.n	8021cf8 <_dtoa_r+0xae4>
 8021cf0:	2d39      	cmp	r5, #57	@ 0x39
 8021cf2:	d0ee      	beq.n	8021cd2 <_dtoa_r+0xabe>
 8021cf4:	3501      	adds	r5, #1
 8021cf6:	e7c1      	b.n	8021c7c <_dtoa_r+0xa68>
 8021cf8:	9b06      	ldr	r3, [sp, #24]
 8021cfa:	9a06      	ldr	r2, [sp, #24]
 8021cfc:	701d      	strb	r5, [r3, #0]
 8021cfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021d00:	4293      	cmp	r3, r2
 8021d02:	d02b      	beq.n	8021d5c <_dtoa_r+0xb48>
 8021d04:	2300      	movs	r3, #0
 8021d06:	220a      	movs	r2, #10
 8021d08:	9905      	ldr	r1, [sp, #20]
 8021d0a:	9803      	ldr	r0, [sp, #12]
 8021d0c:	f000 f9e0 	bl	80220d0 <__multadd>
 8021d10:	9b04      	ldr	r3, [sp, #16]
 8021d12:	9005      	str	r0, [sp, #20]
 8021d14:	429f      	cmp	r7, r3
 8021d16:	d109      	bne.n	8021d2c <_dtoa_r+0xb18>
 8021d18:	0039      	movs	r1, r7
 8021d1a:	2300      	movs	r3, #0
 8021d1c:	220a      	movs	r2, #10
 8021d1e:	9803      	ldr	r0, [sp, #12]
 8021d20:	f000 f9d6 	bl	80220d0 <__multadd>
 8021d24:	0007      	movs	r7, r0
 8021d26:	9004      	str	r0, [sp, #16]
 8021d28:	9406      	str	r4, [sp, #24]
 8021d2a:	e778      	b.n	8021c1e <_dtoa_r+0xa0a>
 8021d2c:	0039      	movs	r1, r7
 8021d2e:	2300      	movs	r3, #0
 8021d30:	220a      	movs	r2, #10
 8021d32:	9803      	ldr	r0, [sp, #12]
 8021d34:	f000 f9cc 	bl	80220d0 <__multadd>
 8021d38:	2300      	movs	r3, #0
 8021d3a:	0007      	movs	r7, r0
 8021d3c:	220a      	movs	r2, #10
 8021d3e:	9904      	ldr	r1, [sp, #16]
 8021d40:	9803      	ldr	r0, [sp, #12]
 8021d42:	f000 f9c5 	bl	80220d0 <__multadd>
 8021d46:	9004      	str	r0, [sp, #16]
 8021d48:	e7ee      	b.n	8021d28 <_dtoa_r+0xb14>
 8021d4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021d4c:	2401      	movs	r4, #1
 8021d4e:	2b00      	cmp	r3, #0
 8021d50:	dd00      	ble.n	8021d54 <_dtoa_r+0xb40>
 8021d52:	001c      	movs	r4, r3
 8021d54:	9704      	str	r7, [sp, #16]
 8021d56:	2700      	movs	r7, #0
 8021d58:	9b08      	ldr	r3, [sp, #32]
 8021d5a:	191c      	adds	r4, r3, r4
 8021d5c:	9905      	ldr	r1, [sp, #20]
 8021d5e:	2201      	movs	r2, #1
 8021d60:	9803      	ldr	r0, [sp, #12]
 8021d62:	f000 fbb3 	bl	80224cc <__lshift>
 8021d66:	0031      	movs	r1, r6
 8021d68:	9005      	str	r0, [sp, #20]
 8021d6a:	f000 fc1b 	bl	80225a4 <__mcmp>
 8021d6e:	2800      	cmp	r0, #0
 8021d70:	dcb2      	bgt.n	8021cd8 <_dtoa_r+0xac4>
 8021d72:	d101      	bne.n	8021d78 <_dtoa_r+0xb64>
 8021d74:	07ed      	lsls	r5, r5, #31
 8021d76:	d4af      	bmi.n	8021cd8 <_dtoa_r+0xac4>
 8021d78:	0023      	movs	r3, r4
 8021d7a:	001c      	movs	r4, r3
 8021d7c:	3b01      	subs	r3, #1
 8021d7e:	781a      	ldrb	r2, [r3, #0]
 8021d80:	2a30      	cmp	r2, #48	@ 0x30
 8021d82:	d0fa      	beq.n	8021d7a <_dtoa_r+0xb66>
 8021d84:	e4b0      	b.n	80216e8 <_dtoa_r+0x4d4>
 8021d86:	9a08      	ldr	r2, [sp, #32]
 8021d88:	429a      	cmp	r2, r3
 8021d8a:	d1a6      	bne.n	8021cda <_dtoa_r+0xac6>
 8021d8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021d8e:	3301      	adds	r3, #1
 8021d90:	930c      	str	r3, [sp, #48]	@ 0x30
 8021d92:	2331      	movs	r3, #49	@ 0x31
 8021d94:	7013      	strb	r3, [r2, #0]
 8021d96:	e4a7      	b.n	80216e8 <_dtoa_r+0x4d4>
 8021d98:	4b14      	ldr	r3, [pc, #80]	@ (8021dec <_dtoa_r+0xbd8>)
 8021d9a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8021d9c:	9308      	str	r3, [sp, #32]
 8021d9e:	4b14      	ldr	r3, [pc, #80]	@ (8021df0 <_dtoa_r+0xbdc>)
 8021da0:	2a00      	cmp	r2, #0
 8021da2:	d001      	beq.n	8021da8 <_dtoa_r+0xb94>
 8021da4:	f7ff fa7e 	bl	80212a4 <_dtoa_r+0x90>
 8021da8:	f7ff fa7e 	bl	80212a8 <_dtoa_r+0x94>
 8021dac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021dae:	2b01      	cmp	r3, #1
 8021db0:	dc00      	bgt.n	8021db4 <_dtoa_r+0xba0>
 8021db2:	e648      	b.n	8021a46 <_dtoa_r+0x832>
 8021db4:	2001      	movs	r0, #1
 8021db6:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8021db8:	e665      	b.n	8021a86 <_dtoa_r+0x872>
 8021dba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021dbc:	2b00      	cmp	r3, #0
 8021dbe:	dc00      	bgt.n	8021dc2 <_dtoa_r+0xbae>
 8021dc0:	e6a9      	b.n	8021b16 <_dtoa_r+0x902>
 8021dc2:	2400      	movs	r4, #0
 8021dc4:	0031      	movs	r1, r6
 8021dc6:	9805      	ldr	r0, [sp, #20]
 8021dc8:	f7ff f99e 	bl	8021108 <quorem>
 8021dcc:	9b08      	ldr	r3, [sp, #32]
 8021dce:	3030      	adds	r0, #48	@ 0x30
 8021dd0:	5518      	strb	r0, [r3, r4]
 8021dd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021dd4:	3401      	adds	r4, #1
 8021dd6:	0005      	movs	r5, r0
 8021dd8:	42a3      	cmp	r3, r4
 8021dda:	ddb6      	ble.n	8021d4a <_dtoa_r+0xb36>
 8021ddc:	2300      	movs	r3, #0
 8021dde:	220a      	movs	r2, #10
 8021de0:	9905      	ldr	r1, [sp, #20]
 8021de2:	9803      	ldr	r0, [sp, #12]
 8021de4:	f000 f974 	bl	80220d0 <__multadd>
 8021de8:	9005      	str	r0, [sp, #20]
 8021dea:	e7eb      	b.n	8021dc4 <_dtoa_r+0xbb0>
 8021dec:	08027134 	.word	0x08027134
 8021df0:	0802713c 	.word	0x0802713c

08021df4 <_free_r>:
 8021df4:	b570      	push	{r4, r5, r6, lr}
 8021df6:	0005      	movs	r5, r0
 8021df8:	1e0c      	subs	r4, r1, #0
 8021dfa:	d010      	beq.n	8021e1e <_free_r+0x2a>
 8021dfc:	3c04      	subs	r4, #4
 8021dfe:	6823      	ldr	r3, [r4, #0]
 8021e00:	2b00      	cmp	r3, #0
 8021e02:	da00      	bge.n	8021e06 <_free_r+0x12>
 8021e04:	18e4      	adds	r4, r4, r3
 8021e06:	0028      	movs	r0, r5
 8021e08:	f000 f8ea 	bl	8021fe0 <__malloc_lock>
 8021e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8021e84 <_free_r+0x90>)
 8021e0e:	6813      	ldr	r3, [r2, #0]
 8021e10:	2b00      	cmp	r3, #0
 8021e12:	d105      	bne.n	8021e20 <_free_r+0x2c>
 8021e14:	6063      	str	r3, [r4, #4]
 8021e16:	6014      	str	r4, [r2, #0]
 8021e18:	0028      	movs	r0, r5
 8021e1a:	f000 f8e9 	bl	8021ff0 <__malloc_unlock>
 8021e1e:	bd70      	pop	{r4, r5, r6, pc}
 8021e20:	42a3      	cmp	r3, r4
 8021e22:	d908      	bls.n	8021e36 <_free_r+0x42>
 8021e24:	6820      	ldr	r0, [r4, #0]
 8021e26:	1821      	adds	r1, r4, r0
 8021e28:	428b      	cmp	r3, r1
 8021e2a:	d1f3      	bne.n	8021e14 <_free_r+0x20>
 8021e2c:	6819      	ldr	r1, [r3, #0]
 8021e2e:	685b      	ldr	r3, [r3, #4]
 8021e30:	1809      	adds	r1, r1, r0
 8021e32:	6021      	str	r1, [r4, #0]
 8021e34:	e7ee      	b.n	8021e14 <_free_r+0x20>
 8021e36:	001a      	movs	r2, r3
 8021e38:	685b      	ldr	r3, [r3, #4]
 8021e3a:	2b00      	cmp	r3, #0
 8021e3c:	d001      	beq.n	8021e42 <_free_r+0x4e>
 8021e3e:	42a3      	cmp	r3, r4
 8021e40:	d9f9      	bls.n	8021e36 <_free_r+0x42>
 8021e42:	6811      	ldr	r1, [r2, #0]
 8021e44:	1850      	adds	r0, r2, r1
 8021e46:	42a0      	cmp	r0, r4
 8021e48:	d10b      	bne.n	8021e62 <_free_r+0x6e>
 8021e4a:	6820      	ldr	r0, [r4, #0]
 8021e4c:	1809      	adds	r1, r1, r0
 8021e4e:	1850      	adds	r0, r2, r1
 8021e50:	6011      	str	r1, [r2, #0]
 8021e52:	4283      	cmp	r3, r0
 8021e54:	d1e0      	bne.n	8021e18 <_free_r+0x24>
 8021e56:	6818      	ldr	r0, [r3, #0]
 8021e58:	685b      	ldr	r3, [r3, #4]
 8021e5a:	1841      	adds	r1, r0, r1
 8021e5c:	6011      	str	r1, [r2, #0]
 8021e5e:	6053      	str	r3, [r2, #4]
 8021e60:	e7da      	b.n	8021e18 <_free_r+0x24>
 8021e62:	42a0      	cmp	r0, r4
 8021e64:	d902      	bls.n	8021e6c <_free_r+0x78>
 8021e66:	230c      	movs	r3, #12
 8021e68:	602b      	str	r3, [r5, #0]
 8021e6a:	e7d5      	b.n	8021e18 <_free_r+0x24>
 8021e6c:	6820      	ldr	r0, [r4, #0]
 8021e6e:	1821      	adds	r1, r4, r0
 8021e70:	428b      	cmp	r3, r1
 8021e72:	d103      	bne.n	8021e7c <_free_r+0x88>
 8021e74:	6819      	ldr	r1, [r3, #0]
 8021e76:	685b      	ldr	r3, [r3, #4]
 8021e78:	1809      	adds	r1, r1, r0
 8021e7a:	6021      	str	r1, [r4, #0]
 8021e7c:	6063      	str	r3, [r4, #4]
 8021e7e:	6054      	str	r4, [r2, #4]
 8021e80:	e7ca      	b.n	8021e18 <_free_r+0x24>
 8021e82:	46c0      	nop			@ (mov r8, r8)
 8021e84:	20006990 	.word	0x20006990

08021e88 <malloc>:
 8021e88:	b510      	push	{r4, lr}
 8021e8a:	4b03      	ldr	r3, [pc, #12]	@ (8021e98 <malloc+0x10>)
 8021e8c:	0001      	movs	r1, r0
 8021e8e:	6818      	ldr	r0, [r3, #0]
 8021e90:	f000 f826 	bl	8021ee0 <_malloc_r>
 8021e94:	bd10      	pop	{r4, pc}
 8021e96:	46c0      	nop			@ (mov r8, r8)
 8021e98:	20000090 	.word	0x20000090

08021e9c <sbrk_aligned>:
 8021e9c:	b570      	push	{r4, r5, r6, lr}
 8021e9e:	4e0f      	ldr	r6, [pc, #60]	@ (8021edc <sbrk_aligned+0x40>)
 8021ea0:	000d      	movs	r5, r1
 8021ea2:	6831      	ldr	r1, [r6, #0]
 8021ea4:	0004      	movs	r4, r0
 8021ea6:	2900      	cmp	r1, #0
 8021ea8:	d102      	bne.n	8021eb0 <sbrk_aligned+0x14>
 8021eaa:	f002 fbb3 	bl	8024614 <_sbrk_r>
 8021eae:	6030      	str	r0, [r6, #0]
 8021eb0:	0029      	movs	r1, r5
 8021eb2:	0020      	movs	r0, r4
 8021eb4:	f002 fbae 	bl	8024614 <_sbrk_r>
 8021eb8:	1c43      	adds	r3, r0, #1
 8021eba:	d103      	bne.n	8021ec4 <sbrk_aligned+0x28>
 8021ebc:	2501      	movs	r5, #1
 8021ebe:	426d      	negs	r5, r5
 8021ec0:	0028      	movs	r0, r5
 8021ec2:	bd70      	pop	{r4, r5, r6, pc}
 8021ec4:	2303      	movs	r3, #3
 8021ec6:	1cc5      	adds	r5, r0, #3
 8021ec8:	439d      	bics	r5, r3
 8021eca:	42a8      	cmp	r0, r5
 8021ecc:	d0f8      	beq.n	8021ec0 <sbrk_aligned+0x24>
 8021ece:	1a29      	subs	r1, r5, r0
 8021ed0:	0020      	movs	r0, r4
 8021ed2:	f002 fb9f 	bl	8024614 <_sbrk_r>
 8021ed6:	3001      	adds	r0, #1
 8021ed8:	d1f2      	bne.n	8021ec0 <sbrk_aligned+0x24>
 8021eda:	e7ef      	b.n	8021ebc <sbrk_aligned+0x20>
 8021edc:	2000698c 	.word	0x2000698c

08021ee0 <_malloc_r>:
 8021ee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021ee2:	2203      	movs	r2, #3
 8021ee4:	1ccb      	adds	r3, r1, #3
 8021ee6:	4393      	bics	r3, r2
 8021ee8:	3308      	adds	r3, #8
 8021eea:	0005      	movs	r5, r0
 8021eec:	001f      	movs	r7, r3
 8021eee:	2b0c      	cmp	r3, #12
 8021ef0:	d234      	bcs.n	8021f5c <_malloc_r+0x7c>
 8021ef2:	270c      	movs	r7, #12
 8021ef4:	42b9      	cmp	r1, r7
 8021ef6:	d833      	bhi.n	8021f60 <_malloc_r+0x80>
 8021ef8:	0028      	movs	r0, r5
 8021efa:	f000 f871 	bl	8021fe0 <__malloc_lock>
 8021efe:	4e37      	ldr	r6, [pc, #220]	@ (8021fdc <_malloc_r+0xfc>)
 8021f00:	6833      	ldr	r3, [r6, #0]
 8021f02:	001c      	movs	r4, r3
 8021f04:	2c00      	cmp	r4, #0
 8021f06:	d12f      	bne.n	8021f68 <_malloc_r+0x88>
 8021f08:	0039      	movs	r1, r7
 8021f0a:	0028      	movs	r0, r5
 8021f0c:	f7ff ffc6 	bl	8021e9c <sbrk_aligned>
 8021f10:	0004      	movs	r4, r0
 8021f12:	1c43      	adds	r3, r0, #1
 8021f14:	d15f      	bne.n	8021fd6 <_malloc_r+0xf6>
 8021f16:	6834      	ldr	r4, [r6, #0]
 8021f18:	9400      	str	r4, [sp, #0]
 8021f1a:	9b00      	ldr	r3, [sp, #0]
 8021f1c:	2b00      	cmp	r3, #0
 8021f1e:	d14a      	bne.n	8021fb6 <_malloc_r+0xd6>
 8021f20:	2c00      	cmp	r4, #0
 8021f22:	d052      	beq.n	8021fca <_malloc_r+0xea>
 8021f24:	6823      	ldr	r3, [r4, #0]
 8021f26:	0028      	movs	r0, r5
 8021f28:	18e3      	adds	r3, r4, r3
 8021f2a:	9900      	ldr	r1, [sp, #0]
 8021f2c:	9301      	str	r3, [sp, #4]
 8021f2e:	f002 fb71 	bl	8024614 <_sbrk_r>
 8021f32:	9b01      	ldr	r3, [sp, #4]
 8021f34:	4283      	cmp	r3, r0
 8021f36:	d148      	bne.n	8021fca <_malloc_r+0xea>
 8021f38:	6823      	ldr	r3, [r4, #0]
 8021f3a:	0028      	movs	r0, r5
 8021f3c:	1aff      	subs	r7, r7, r3
 8021f3e:	0039      	movs	r1, r7
 8021f40:	f7ff ffac 	bl	8021e9c <sbrk_aligned>
 8021f44:	3001      	adds	r0, #1
 8021f46:	d040      	beq.n	8021fca <_malloc_r+0xea>
 8021f48:	6823      	ldr	r3, [r4, #0]
 8021f4a:	19db      	adds	r3, r3, r7
 8021f4c:	6023      	str	r3, [r4, #0]
 8021f4e:	6833      	ldr	r3, [r6, #0]
 8021f50:	685a      	ldr	r2, [r3, #4]
 8021f52:	2a00      	cmp	r2, #0
 8021f54:	d133      	bne.n	8021fbe <_malloc_r+0xde>
 8021f56:	9b00      	ldr	r3, [sp, #0]
 8021f58:	6033      	str	r3, [r6, #0]
 8021f5a:	e019      	b.n	8021f90 <_malloc_r+0xb0>
 8021f5c:	2b00      	cmp	r3, #0
 8021f5e:	dac9      	bge.n	8021ef4 <_malloc_r+0x14>
 8021f60:	230c      	movs	r3, #12
 8021f62:	602b      	str	r3, [r5, #0]
 8021f64:	2000      	movs	r0, #0
 8021f66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8021f68:	6821      	ldr	r1, [r4, #0]
 8021f6a:	1bc9      	subs	r1, r1, r7
 8021f6c:	d420      	bmi.n	8021fb0 <_malloc_r+0xd0>
 8021f6e:	290b      	cmp	r1, #11
 8021f70:	d90a      	bls.n	8021f88 <_malloc_r+0xa8>
 8021f72:	19e2      	adds	r2, r4, r7
 8021f74:	6027      	str	r7, [r4, #0]
 8021f76:	42a3      	cmp	r3, r4
 8021f78:	d104      	bne.n	8021f84 <_malloc_r+0xa4>
 8021f7a:	6032      	str	r2, [r6, #0]
 8021f7c:	6863      	ldr	r3, [r4, #4]
 8021f7e:	6011      	str	r1, [r2, #0]
 8021f80:	6053      	str	r3, [r2, #4]
 8021f82:	e005      	b.n	8021f90 <_malloc_r+0xb0>
 8021f84:	605a      	str	r2, [r3, #4]
 8021f86:	e7f9      	b.n	8021f7c <_malloc_r+0x9c>
 8021f88:	6862      	ldr	r2, [r4, #4]
 8021f8a:	42a3      	cmp	r3, r4
 8021f8c:	d10e      	bne.n	8021fac <_malloc_r+0xcc>
 8021f8e:	6032      	str	r2, [r6, #0]
 8021f90:	0028      	movs	r0, r5
 8021f92:	f000 f82d 	bl	8021ff0 <__malloc_unlock>
 8021f96:	0020      	movs	r0, r4
 8021f98:	2207      	movs	r2, #7
 8021f9a:	300b      	adds	r0, #11
 8021f9c:	1d23      	adds	r3, r4, #4
 8021f9e:	4390      	bics	r0, r2
 8021fa0:	1ac2      	subs	r2, r0, r3
 8021fa2:	4298      	cmp	r0, r3
 8021fa4:	d0df      	beq.n	8021f66 <_malloc_r+0x86>
 8021fa6:	1a1b      	subs	r3, r3, r0
 8021fa8:	50a3      	str	r3, [r4, r2]
 8021faa:	e7dc      	b.n	8021f66 <_malloc_r+0x86>
 8021fac:	605a      	str	r2, [r3, #4]
 8021fae:	e7ef      	b.n	8021f90 <_malloc_r+0xb0>
 8021fb0:	0023      	movs	r3, r4
 8021fb2:	6864      	ldr	r4, [r4, #4]
 8021fb4:	e7a6      	b.n	8021f04 <_malloc_r+0x24>
 8021fb6:	9c00      	ldr	r4, [sp, #0]
 8021fb8:	6863      	ldr	r3, [r4, #4]
 8021fba:	9300      	str	r3, [sp, #0]
 8021fbc:	e7ad      	b.n	8021f1a <_malloc_r+0x3a>
 8021fbe:	001a      	movs	r2, r3
 8021fc0:	685b      	ldr	r3, [r3, #4]
 8021fc2:	42a3      	cmp	r3, r4
 8021fc4:	d1fb      	bne.n	8021fbe <_malloc_r+0xde>
 8021fc6:	2300      	movs	r3, #0
 8021fc8:	e7da      	b.n	8021f80 <_malloc_r+0xa0>
 8021fca:	230c      	movs	r3, #12
 8021fcc:	0028      	movs	r0, r5
 8021fce:	602b      	str	r3, [r5, #0]
 8021fd0:	f000 f80e 	bl	8021ff0 <__malloc_unlock>
 8021fd4:	e7c6      	b.n	8021f64 <_malloc_r+0x84>
 8021fd6:	6007      	str	r7, [r0, #0]
 8021fd8:	e7da      	b.n	8021f90 <_malloc_r+0xb0>
 8021fda:	46c0      	nop			@ (mov r8, r8)
 8021fdc:	20006990 	.word	0x20006990

08021fe0 <__malloc_lock>:
 8021fe0:	b510      	push	{r4, lr}
 8021fe2:	4802      	ldr	r0, [pc, #8]	@ (8021fec <__malloc_lock+0xc>)
 8021fe4:	f7ff f875 	bl	80210d2 <__retarget_lock_acquire_recursive>
 8021fe8:	bd10      	pop	{r4, pc}
 8021fea:	46c0      	nop			@ (mov r8, r8)
 8021fec:	20006988 	.word	0x20006988

08021ff0 <__malloc_unlock>:
 8021ff0:	b510      	push	{r4, lr}
 8021ff2:	4802      	ldr	r0, [pc, #8]	@ (8021ffc <__malloc_unlock+0xc>)
 8021ff4:	f7ff f86e 	bl	80210d4 <__retarget_lock_release_recursive>
 8021ff8:	bd10      	pop	{r4, pc}
 8021ffa:	46c0      	nop			@ (mov r8, r8)
 8021ffc:	20006988 	.word	0x20006988

08022000 <_Balloc>:
 8022000:	b570      	push	{r4, r5, r6, lr}
 8022002:	69c5      	ldr	r5, [r0, #28]
 8022004:	0006      	movs	r6, r0
 8022006:	000c      	movs	r4, r1
 8022008:	2d00      	cmp	r5, #0
 802200a:	d10e      	bne.n	802202a <_Balloc+0x2a>
 802200c:	2010      	movs	r0, #16
 802200e:	f7ff ff3b 	bl	8021e88 <malloc>
 8022012:	1e02      	subs	r2, r0, #0
 8022014:	61f0      	str	r0, [r6, #28]
 8022016:	d104      	bne.n	8022022 <_Balloc+0x22>
 8022018:	216b      	movs	r1, #107	@ 0x6b
 802201a:	4b19      	ldr	r3, [pc, #100]	@ (8022080 <_Balloc+0x80>)
 802201c:	4819      	ldr	r0, [pc, #100]	@ (8022084 <_Balloc+0x84>)
 802201e:	f002 fb11 	bl	8024644 <__assert_func>
 8022022:	6045      	str	r5, [r0, #4]
 8022024:	6085      	str	r5, [r0, #8]
 8022026:	6005      	str	r5, [r0, #0]
 8022028:	60c5      	str	r5, [r0, #12]
 802202a:	69f5      	ldr	r5, [r6, #28]
 802202c:	68eb      	ldr	r3, [r5, #12]
 802202e:	2b00      	cmp	r3, #0
 8022030:	d013      	beq.n	802205a <_Balloc+0x5a>
 8022032:	69f3      	ldr	r3, [r6, #28]
 8022034:	00a2      	lsls	r2, r4, #2
 8022036:	68db      	ldr	r3, [r3, #12]
 8022038:	189b      	adds	r3, r3, r2
 802203a:	6818      	ldr	r0, [r3, #0]
 802203c:	2800      	cmp	r0, #0
 802203e:	d118      	bne.n	8022072 <_Balloc+0x72>
 8022040:	2101      	movs	r1, #1
 8022042:	000d      	movs	r5, r1
 8022044:	40a5      	lsls	r5, r4
 8022046:	1d6a      	adds	r2, r5, #5
 8022048:	0030      	movs	r0, r6
 802204a:	0092      	lsls	r2, r2, #2
 802204c:	f002 fb18 	bl	8024680 <_calloc_r>
 8022050:	2800      	cmp	r0, #0
 8022052:	d00c      	beq.n	802206e <_Balloc+0x6e>
 8022054:	6044      	str	r4, [r0, #4]
 8022056:	6085      	str	r5, [r0, #8]
 8022058:	e00d      	b.n	8022076 <_Balloc+0x76>
 802205a:	2221      	movs	r2, #33	@ 0x21
 802205c:	2104      	movs	r1, #4
 802205e:	0030      	movs	r0, r6
 8022060:	f002 fb0e 	bl	8024680 <_calloc_r>
 8022064:	69f3      	ldr	r3, [r6, #28]
 8022066:	60e8      	str	r0, [r5, #12]
 8022068:	68db      	ldr	r3, [r3, #12]
 802206a:	2b00      	cmp	r3, #0
 802206c:	d1e1      	bne.n	8022032 <_Balloc+0x32>
 802206e:	2000      	movs	r0, #0
 8022070:	bd70      	pop	{r4, r5, r6, pc}
 8022072:	6802      	ldr	r2, [r0, #0]
 8022074:	601a      	str	r2, [r3, #0]
 8022076:	2300      	movs	r3, #0
 8022078:	6103      	str	r3, [r0, #16]
 802207a:	60c3      	str	r3, [r0, #12]
 802207c:	e7f8      	b.n	8022070 <_Balloc+0x70>
 802207e:	46c0      	nop			@ (mov r8, r8)
 8022080:	08027141 	.word	0x08027141
 8022084:	080271c1 	.word	0x080271c1

08022088 <_Bfree>:
 8022088:	b570      	push	{r4, r5, r6, lr}
 802208a:	69c6      	ldr	r6, [r0, #28]
 802208c:	0005      	movs	r5, r0
 802208e:	000c      	movs	r4, r1
 8022090:	2e00      	cmp	r6, #0
 8022092:	d10e      	bne.n	80220b2 <_Bfree+0x2a>
 8022094:	2010      	movs	r0, #16
 8022096:	f7ff fef7 	bl	8021e88 <malloc>
 802209a:	1e02      	subs	r2, r0, #0
 802209c:	61e8      	str	r0, [r5, #28]
 802209e:	d104      	bne.n	80220aa <_Bfree+0x22>
 80220a0:	218f      	movs	r1, #143	@ 0x8f
 80220a2:	4b09      	ldr	r3, [pc, #36]	@ (80220c8 <_Bfree+0x40>)
 80220a4:	4809      	ldr	r0, [pc, #36]	@ (80220cc <_Bfree+0x44>)
 80220a6:	f002 facd 	bl	8024644 <__assert_func>
 80220aa:	6046      	str	r6, [r0, #4]
 80220ac:	6086      	str	r6, [r0, #8]
 80220ae:	6006      	str	r6, [r0, #0]
 80220b0:	60c6      	str	r6, [r0, #12]
 80220b2:	2c00      	cmp	r4, #0
 80220b4:	d007      	beq.n	80220c6 <_Bfree+0x3e>
 80220b6:	69eb      	ldr	r3, [r5, #28]
 80220b8:	6862      	ldr	r2, [r4, #4]
 80220ba:	68db      	ldr	r3, [r3, #12]
 80220bc:	0092      	lsls	r2, r2, #2
 80220be:	189b      	adds	r3, r3, r2
 80220c0:	681a      	ldr	r2, [r3, #0]
 80220c2:	6022      	str	r2, [r4, #0]
 80220c4:	601c      	str	r4, [r3, #0]
 80220c6:	bd70      	pop	{r4, r5, r6, pc}
 80220c8:	08027141 	.word	0x08027141
 80220cc:	080271c1 	.word	0x080271c1

080220d0 <__multadd>:
 80220d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80220d2:	000f      	movs	r7, r1
 80220d4:	9001      	str	r0, [sp, #4]
 80220d6:	000c      	movs	r4, r1
 80220d8:	001e      	movs	r6, r3
 80220da:	2000      	movs	r0, #0
 80220dc:	690d      	ldr	r5, [r1, #16]
 80220de:	3714      	adds	r7, #20
 80220e0:	683b      	ldr	r3, [r7, #0]
 80220e2:	3001      	adds	r0, #1
 80220e4:	b299      	uxth	r1, r3
 80220e6:	4351      	muls	r1, r2
 80220e8:	0c1b      	lsrs	r3, r3, #16
 80220ea:	4353      	muls	r3, r2
 80220ec:	1989      	adds	r1, r1, r6
 80220ee:	0c0e      	lsrs	r6, r1, #16
 80220f0:	199b      	adds	r3, r3, r6
 80220f2:	0c1e      	lsrs	r6, r3, #16
 80220f4:	b289      	uxth	r1, r1
 80220f6:	041b      	lsls	r3, r3, #16
 80220f8:	185b      	adds	r3, r3, r1
 80220fa:	c708      	stmia	r7!, {r3}
 80220fc:	4285      	cmp	r5, r0
 80220fe:	dcef      	bgt.n	80220e0 <__multadd+0x10>
 8022100:	2e00      	cmp	r6, #0
 8022102:	d022      	beq.n	802214a <__multadd+0x7a>
 8022104:	68a3      	ldr	r3, [r4, #8]
 8022106:	42ab      	cmp	r3, r5
 8022108:	dc19      	bgt.n	802213e <__multadd+0x6e>
 802210a:	6861      	ldr	r1, [r4, #4]
 802210c:	9801      	ldr	r0, [sp, #4]
 802210e:	3101      	adds	r1, #1
 8022110:	f7ff ff76 	bl	8022000 <_Balloc>
 8022114:	1e07      	subs	r7, r0, #0
 8022116:	d105      	bne.n	8022124 <__multadd+0x54>
 8022118:	003a      	movs	r2, r7
 802211a:	21ba      	movs	r1, #186	@ 0xba
 802211c:	4b0c      	ldr	r3, [pc, #48]	@ (8022150 <__multadd+0x80>)
 802211e:	480d      	ldr	r0, [pc, #52]	@ (8022154 <__multadd+0x84>)
 8022120:	f002 fa90 	bl	8024644 <__assert_func>
 8022124:	0021      	movs	r1, r4
 8022126:	6922      	ldr	r2, [r4, #16]
 8022128:	310c      	adds	r1, #12
 802212a:	3202      	adds	r2, #2
 802212c:	0092      	lsls	r2, r2, #2
 802212e:	300c      	adds	r0, #12
 8022130:	f7fe ffdc 	bl	80210ec <memcpy>
 8022134:	0021      	movs	r1, r4
 8022136:	9801      	ldr	r0, [sp, #4]
 8022138:	f7ff ffa6 	bl	8022088 <_Bfree>
 802213c:	003c      	movs	r4, r7
 802213e:	1d2b      	adds	r3, r5, #4
 8022140:	009b      	lsls	r3, r3, #2
 8022142:	18e3      	adds	r3, r4, r3
 8022144:	3501      	adds	r5, #1
 8022146:	605e      	str	r6, [r3, #4]
 8022148:	6125      	str	r5, [r4, #16]
 802214a:	0020      	movs	r0, r4
 802214c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802214e:	46c0      	nop			@ (mov r8, r8)
 8022150:	080271b0 	.word	0x080271b0
 8022154:	080271c1 	.word	0x080271c1

08022158 <__s2b>:
 8022158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802215a:	0007      	movs	r7, r0
 802215c:	0018      	movs	r0, r3
 802215e:	000c      	movs	r4, r1
 8022160:	3008      	adds	r0, #8
 8022162:	2109      	movs	r1, #9
 8022164:	9301      	str	r3, [sp, #4]
 8022166:	0015      	movs	r5, r2
 8022168:	f7de f87e 	bl	8000268 <__divsi3>
 802216c:	2301      	movs	r3, #1
 802216e:	2100      	movs	r1, #0
 8022170:	4283      	cmp	r3, r0
 8022172:	db0a      	blt.n	802218a <__s2b+0x32>
 8022174:	0038      	movs	r0, r7
 8022176:	f7ff ff43 	bl	8022000 <_Balloc>
 802217a:	1e01      	subs	r1, r0, #0
 802217c:	d108      	bne.n	8022190 <__s2b+0x38>
 802217e:	000a      	movs	r2, r1
 8022180:	4b19      	ldr	r3, [pc, #100]	@ (80221e8 <__s2b+0x90>)
 8022182:	481a      	ldr	r0, [pc, #104]	@ (80221ec <__s2b+0x94>)
 8022184:	31d3      	adds	r1, #211	@ 0xd3
 8022186:	f002 fa5d 	bl	8024644 <__assert_func>
 802218a:	005b      	lsls	r3, r3, #1
 802218c:	3101      	adds	r1, #1
 802218e:	e7ef      	b.n	8022170 <__s2b+0x18>
 8022190:	9b08      	ldr	r3, [sp, #32]
 8022192:	6143      	str	r3, [r0, #20]
 8022194:	2301      	movs	r3, #1
 8022196:	6103      	str	r3, [r0, #16]
 8022198:	2d09      	cmp	r5, #9
 802219a:	dd18      	ble.n	80221ce <__s2b+0x76>
 802219c:	0023      	movs	r3, r4
 802219e:	3309      	adds	r3, #9
 80221a0:	001e      	movs	r6, r3
 80221a2:	9300      	str	r3, [sp, #0]
 80221a4:	1964      	adds	r4, r4, r5
 80221a6:	7833      	ldrb	r3, [r6, #0]
 80221a8:	220a      	movs	r2, #10
 80221aa:	0038      	movs	r0, r7
 80221ac:	3b30      	subs	r3, #48	@ 0x30
 80221ae:	f7ff ff8f 	bl	80220d0 <__multadd>
 80221b2:	3601      	adds	r6, #1
 80221b4:	0001      	movs	r1, r0
 80221b6:	42a6      	cmp	r6, r4
 80221b8:	d1f5      	bne.n	80221a6 <__s2b+0x4e>
 80221ba:	002c      	movs	r4, r5
 80221bc:	9b00      	ldr	r3, [sp, #0]
 80221be:	3c08      	subs	r4, #8
 80221c0:	191c      	adds	r4, r3, r4
 80221c2:	002e      	movs	r6, r5
 80221c4:	9b01      	ldr	r3, [sp, #4]
 80221c6:	429e      	cmp	r6, r3
 80221c8:	db04      	blt.n	80221d4 <__s2b+0x7c>
 80221ca:	0008      	movs	r0, r1
 80221cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80221ce:	2509      	movs	r5, #9
 80221d0:	340a      	adds	r4, #10
 80221d2:	e7f6      	b.n	80221c2 <__s2b+0x6a>
 80221d4:	1b63      	subs	r3, r4, r5
 80221d6:	5d9b      	ldrb	r3, [r3, r6]
 80221d8:	220a      	movs	r2, #10
 80221da:	0038      	movs	r0, r7
 80221dc:	3b30      	subs	r3, #48	@ 0x30
 80221de:	f7ff ff77 	bl	80220d0 <__multadd>
 80221e2:	3601      	adds	r6, #1
 80221e4:	0001      	movs	r1, r0
 80221e6:	e7ed      	b.n	80221c4 <__s2b+0x6c>
 80221e8:	080271b0 	.word	0x080271b0
 80221ec:	080271c1 	.word	0x080271c1

080221f0 <__hi0bits>:
 80221f0:	2280      	movs	r2, #128	@ 0x80
 80221f2:	0003      	movs	r3, r0
 80221f4:	0252      	lsls	r2, r2, #9
 80221f6:	2000      	movs	r0, #0
 80221f8:	4293      	cmp	r3, r2
 80221fa:	d201      	bcs.n	8022200 <__hi0bits+0x10>
 80221fc:	041b      	lsls	r3, r3, #16
 80221fe:	3010      	adds	r0, #16
 8022200:	2280      	movs	r2, #128	@ 0x80
 8022202:	0452      	lsls	r2, r2, #17
 8022204:	4293      	cmp	r3, r2
 8022206:	d201      	bcs.n	802220c <__hi0bits+0x1c>
 8022208:	3008      	adds	r0, #8
 802220a:	021b      	lsls	r3, r3, #8
 802220c:	2280      	movs	r2, #128	@ 0x80
 802220e:	0552      	lsls	r2, r2, #21
 8022210:	4293      	cmp	r3, r2
 8022212:	d201      	bcs.n	8022218 <__hi0bits+0x28>
 8022214:	3004      	adds	r0, #4
 8022216:	011b      	lsls	r3, r3, #4
 8022218:	2280      	movs	r2, #128	@ 0x80
 802221a:	05d2      	lsls	r2, r2, #23
 802221c:	4293      	cmp	r3, r2
 802221e:	d201      	bcs.n	8022224 <__hi0bits+0x34>
 8022220:	3002      	adds	r0, #2
 8022222:	009b      	lsls	r3, r3, #2
 8022224:	2b00      	cmp	r3, #0
 8022226:	db03      	blt.n	8022230 <__hi0bits+0x40>
 8022228:	3001      	adds	r0, #1
 802222a:	4213      	tst	r3, r2
 802222c:	d100      	bne.n	8022230 <__hi0bits+0x40>
 802222e:	2020      	movs	r0, #32
 8022230:	4770      	bx	lr

08022232 <__lo0bits>:
 8022232:	6803      	ldr	r3, [r0, #0]
 8022234:	0001      	movs	r1, r0
 8022236:	2207      	movs	r2, #7
 8022238:	0018      	movs	r0, r3
 802223a:	4010      	ands	r0, r2
 802223c:	4213      	tst	r3, r2
 802223e:	d00d      	beq.n	802225c <__lo0bits+0x2a>
 8022240:	3a06      	subs	r2, #6
 8022242:	2000      	movs	r0, #0
 8022244:	4213      	tst	r3, r2
 8022246:	d105      	bne.n	8022254 <__lo0bits+0x22>
 8022248:	3002      	adds	r0, #2
 802224a:	4203      	tst	r3, r0
 802224c:	d003      	beq.n	8022256 <__lo0bits+0x24>
 802224e:	40d3      	lsrs	r3, r2
 8022250:	0010      	movs	r0, r2
 8022252:	600b      	str	r3, [r1, #0]
 8022254:	4770      	bx	lr
 8022256:	089b      	lsrs	r3, r3, #2
 8022258:	600b      	str	r3, [r1, #0]
 802225a:	e7fb      	b.n	8022254 <__lo0bits+0x22>
 802225c:	b29a      	uxth	r2, r3
 802225e:	2a00      	cmp	r2, #0
 8022260:	d101      	bne.n	8022266 <__lo0bits+0x34>
 8022262:	2010      	movs	r0, #16
 8022264:	0c1b      	lsrs	r3, r3, #16
 8022266:	b2da      	uxtb	r2, r3
 8022268:	2a00      	cmp	r2, #0
 802226a:	d101      	bne.n	8022270 <__lo0bits+0x3e>
 802226c:	3008      	adds	r0, #8
 802226e:	0a1b      	lsrs	r3, r3, #8
 8022270:	071a      	lsls	r2, r3, #28
 8022272:	d101      	bne.n	8022278 <__lo0bits+0x46>
 8022274:	3004      	adds	r0, #4
 8022276:	091b      	lsrs	r3, r3, #4
 8022278:	079a      	lsls	r2, r3, #30
 802227a:	d101      	bne.n	8022280 <__lo0bits+0x4e>
 802227c:	3002      	adds	r0, #2
 802227e:	089b      	lsrs	r3, r3, #2
 8022280:	07da      	lsls	r2, r3, #31
 8022282:	d4e9      	bmi.n	8022258 <__lo0bits+0x26>
 8022284:	3001      	adds	r0, #1
 8022286:	085b      	lsrs	r3, r3, #1
 8022288:	d1e6      	bne.n	8022258 <__lo0bits+0x26>
 802228a:	2020      	movs	r0, #32
 802228c:	e7e2      	b.n	8022254 <__lo0bits+0x22>
	...

08022290 <__i2b>:
 8022290:	b510      	push	{r4, lr}
 8022292:	000c      	movs	r4, r1
 8022294:	2101      	movs	r1, #1
 8022296:	f7ff feb3 	bl	8022000 <_Balloc>
 802229a:	2800      	cmp	r0, #0
 802229c:	d107      	bne.n	80222ae <__i2b+0x1e>
 802229e:	2146      	movs	r1, #70	@ 0x46
 80222a0:	4c05      	ldr	r4, [pc, #20]	@ (80222b8 <__i2b+0x28>)
 80222a2:	0002      	movs	r2, r0
 80222a4:	4b05      	ldr	r3, [pc, #20]	@ (80222bc <__i2b+0x2c>)
 80222a6:	0020      	movs	r0, r4
 80222a8:	31ff      	adds	r1, #255	@ 0xff
 80222aa:	f002 f9cb 	bl	8024644 <__assert_func>
 80222ae:	2301      	movs	r3, #1
 80222b0:	6144      	str	r4, [r0, #20]
 80222b2:	6103      	str	r3, [r0, #16]
 80222b4:	bd10      	pop	{r4, pc}
 80222b6:	46c0      	nop			@ (mov r8, r8)
 80222b8:	080271c1 	.word	0x080271c1
 80222bc:	080271b0 	.word	0x080271b0

080222c0 <__multiply>:
 80222c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80222c2:	0014      	movs	r4, r2
 80222c4:	690a      	ldr	r2, [r1, #16]
 80222c6:	6923      	ldr	r3, [r4, #16]
 80222c8:	000d      	movs	r5, r1
 80222ca:	b089      	sub	sp, #36	@ 0x24
 80222cc:	429a      	cmp	r2, r3
 80222ce:	db02      	blt.n	80222d6 <__multiply+0x16>
 80222d0:	0023      	movs	r3, r4
 80222d2:	000c      	movs	r4, r1
 80222d4:	001d      	movs	r5, r3
 80222d6:	6927      	ldr	r7, [r4, #16]
 80222d8:	692e      	ldr	r6, [r5, #16]
 80222da:	6861      	ldr	r1, [r4, #4]
 80222dc:	19bb      	adds	r3, r7, r6
 80222de:	9300      	str	r3, [sp, #0]
 80222e0:	68a3      	ldr	r3, [r4, #8]
 80222e2:	19ba      	adds	r2, r7, r6
 80222e4:	4293      	cmp	r3, r2
 80222e6:	da00      	bge.n	80222ea <__multiply+0x2a>
 80222e8:	3101      	adds	r1, #1
 80222ea:	f7ff fe89 	bl	8022000 <_Balloc>
 80222ee:	4684      	mov	ip, r0
 80222f0:	2800      	cmp	r0, #0
 80222f2:	d106      	bne.n	8022302 <__multiply+0x42>
 80222f4:	21b1      	movs	r1, #177	@ 0xb1
 80222f6:	4662      	mov	r2, ip
 80222f8:	4b44      	ldr	r3, [pc, #272]	@ (802240c <__multiply+0x14c>)
 80222fa:	4845      	ldr	r0, [pc, #276]	@ (8022410 <__multiply+0x150>)
 80222fc:	0049      	lsls	r1, r1, #1
 80222fe:	f002 f9a1 	bl	8024644 <__assert_func>
 8022302:	0002      	movs	r2, r0
 8022304:	19bb      	adds	r3, r7, r6
 8022306:	3214      	adds	r2, #20
 8022308:	009b      	lsls	r3, r3, #2
 802230a:	18d3      	adds	r3, r2, r3
 802230c:	9301      	str	r3, [sp, #4]
 802230e:	2100      	movs	r1, #0
 8022310:	0013      	movs	r3, r2
 8022312:	9801      	ldr	r0, [sp, #4]
 8022314:	4283      	cmp	r3, r0
 8022316:	d328      	bcc.n	802236a <__multiply+0xaa>
 8022318:	0023      	movs	r3, r4
 802231a:	00bf      	lsls	r7, r7, #2
 802231c:	3314      	adds	r3, #20
 802231e:	9304      	str	r3, [sp, #16]
 8022320:	3514      	adds	r5, #20
 8022322:	19db      	adds	r3, r3, r7
 8022324:	00b6      	lsls	r6, r6, #2
 8022326:	9302      	str	r3, [sp, #8]
 8022328:	19ab      	adds	r3, r5, r6
 802232a:	9307      	str	r3, [sp, #28]
 802232c:	2304      	movs	r3, #4
 802232e:	9305      	str	r3, [sp, #20]
 8022330:	0023      	movs	r3, r4
 8022332:	9902      	ldr	r1, [sp, #8]
 8022334:	3315      	adds	r3, #21
 8022336:	4299      	cmp	r1, r3
 8022338:	d305      	bcc.n	8022346 <__multiply+0x86>
 802233a:	1b0c      	subs	r4, r1, r4
 802233c:	3c15      	subs	r4, #21
 802233e:	08a4      	lsrs	r4, r4, #2
 8022340:	3401      	adds	r4, #1
 8022342:	00a3      	lsls	r3, r4, #2
 8022344:	9305      	str	r3, [sp, #20]
 8022346:	9b07      	ldr	r3, [sp, #28]
 8022348:	429d      	cmp	r5, r3
 802234a:	d310      	bcc.n	802236e <__multiply+0xae>
 802234c:	9b00      	ldr	r3, [sp, #0]
 802234e:	2b00      	cmp	r3, #0
 8022350:	dd05      	ble.n	802235e <__multiply+0x9e>
 8022352:	9b01      	ldr	r3, [sp, #4]
 8022354:	3b04      	subs	r3, #4
 8022356:	9301      	str	r3, [sp, #4]
 8022358:	681b      	ldr	r3, [r3, #0]
 802235a:	2b00      	cmp	r3, #0
 802235c:	d052      	beq.n	8022404 <__multiply+0x144>
 802235e:	4663      	mov	r3, ip
 8022360:	4660      	mov	r0, ip
 8022362:	9a00      	ldr	r2, [sp, #0]
 8022364:	611a      	str	r2, [r3, #16]
 8022366:	b009      	add	sp, #36	@ 0x24
 8022368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802236a:	c302      	stmia	r3!, {r1}
 802236c:	e7d1      	b.n	8022312 <__multiply+0x52>
 802236e:	682c      	ldr	r4, [r5, #0]
 8022370:	b2a4      	uxth	r4, r4
 8022372:	2c00      	cmp	r4, #0
 8022374:	d01f      	beq.n	80223b6 <__multiply+0xf6>
 8022376:	2300      	movs	r3, #0
 8022378:	0017      	movs	r7, r2
 802237a:	9e04      	ldr	r6, [sp, #16]
 802237c:	9303      	str	r3, [sp, #12]
 802237e:	ce08      	ldmia	r6!, {r3}
 8022380:	6839      	ldr	r1, [r7, #0]
 8022382:	9306      	str	r3, [sp, #24]
 8022384:	466b      	mov	r3, sp
 8022386:	8b1b      	ldrh	r3, [r3, #24]
 8022388:	b288      	uxth	r0, r1
 802238a:	4363      	muls	r3, r4
 802238c:	181b      	adds	r3, r3, r0
 802238e:	9803      	ldr	r0, [sp, #12]
 8022390:	0c09      	lsrs	r1, r1, #16
 8022392:	181b      	adds	r3, r3, r0
 8022394:	9806      	ldr	r0, [sp, #24]
 8022396:	0c00      	lsrs	r0, r0, #16
 8022398:	4360      	muls	r0, r4
 802239a:	1840      	adds	r0, r0, r1
 802239c:	0c19      	lsrs	r1, r3, #16
 802239e:	1841      	adds	r1, r0, r1
 80223a0:	0c08      	lsrs	r0, r1, #16
 80223a2:	b29b      	uxth	r3, r3
 80223a4:	0409      	lsls	r1, r1, #16
 80223a6:	4319      	orrs	r1, r3
 80223a8:	9b02      	ldr	r3, [sp, #8]
 80223aa:	9003      	str	r0, [sp, #12]
 80223ac:	c702      	stmia	r7!, {r1}
 80223ae:	42b3      	cmp	r3, r6
 80223b0:	d8e5      	bhi.n	802237e <__multiply+0xbe>
 80223b2:	9b05      	ldr	r3, [sp, #20]
 80223b4:	50d0      	str	r0, [r2, r3]
 80223b6:	682c      	ldr	r4, [r5, #0]
 80223b8:	0c24      	lsrs	r4, r4, #16
 80223ba:	d020      	beq.n	80223fe <__multiply+0x13e>
 80223bc:	2100      	movs	r1, #0
 80223be:	0010      	movs	r0, r2
 80223c0:	6813      	ldr	r3, [r2, #0]
 80223c2:	9e04      	ldr	r6, [sp, #16]
 80223c4:	9103      	str	r1, [sp, #12]
 80223c6:	6831      	ldr	r1, [r6, #0]
 80223c8:	6807      	ldr	r7, [r0, #0]
 80223ca:	b289      	uxth	r1, r1
 80223cc:	4361      	muls	r1, r4
 80223ce:	0c3f      	lsrs	r7, r7, #16
 80223d0:	19c9      	adds	r1, r1, r7
 80223d2:	9f03      	ldr	r7, [sp, #12]
 80223d4:	b29b      	uxth	r3, r3
 80223d6:	19c9      	adds	r1, r1, r7
 80223d8:	040f      	lsls	r7, r1, #16
 80223da:	431f      	orrs	r7, r3
 80223dc:	6007      	str	r7, [r0, #0]
 80223de:	ce80      	ldmia	r6!, {r7}
 80223e0:	6843      	ldr	r3, [r0, #4]
 80223e2:	0c3f      	lsrs	r7, r7, #16
 80223e4:	4367      	muls	r7, r4
 80223e6:	b29b      	uxth	r3, r3
 80223e8:	0c09      	lsrs	r1, r1, #16
 80223ea:	18fb      	adds	r3, r7, r3
 80223ec:	185b      	adds	r3, r3, r1
 80223ee:	0c19      	lsrs	r1, r3, #16
 80223f0:	9103      	str	r1, [sp, #12]
 80223f2:	9902      	ldr	r1, [sp, #8]
 80223f4:	3004      	adds	r0, #4
 80223f6:	42b1      	cmp	r1, r6
 80223f8:	d8e5      	bhi.n	80223c6 <__multiply+0x106>
 80223fa:	9905      	ldr	r1, [sp, #20]
 80223fc:	5053      	str	r3, [r2, r1]
 80223fe:	3504      	adds	r5, #4
 8022400:	3204      	adds	r2, #4
 8022402:	e7a0      	b.n	8022346 <__multiply+0x86>
 8022404:	9b00      	ldr	r3, [sp, #0]
 8022406:	3b01      	subs	r3, #1
 8022408:	9300      	str	r3, [sp, #0]
 802240a:	e79f      	b.n	802234c <__multiply+0x8c>
 802240c:	080271b0 	.word	0x080271b0
 8022410:	080271c1 	.word	0x080271c1

08022414 <__pow5mult>:
 8022414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022416:	2303      	movs	r3, #3
 8022418:	0015      	movs	r5, r2
 802241a:	0007      	movs	r7, r0
 802241c:	000e      	movs	r6, r1
 802241e:	401a      	ands	r2, r3
 8022420:	421d      	tst	r5, r3
 8022422:	d008      	beq.n	8022436 <__pow5mult+0x22>
 8022424:	4925      	ldr	r1, [pc, #148]	@ (80224bc <__pow5mult+0xa8>)
 8022426:	3a01      	subs	r2, #1
 8022428:	0092      	lsls	r2, r2, #2
 802242a:	5852      	ldr	r2, [r2, r1]
 802242c:	2300      	movs	r3, #0
 802242e:	0031      	movs	r1, r6
 8022430:	f7ff fe4e 	bl	80220d0 <__multadd>
 8022434:	0006      	movs	r6, r0
 8022436:	10ad      	asrs	r5, r5, #2
 8022438:	d03d      	beq.n	80224b6 <__pow5mult+0xa2>
 802243a:	69fc      	ldr	r4, [r7, #28]
 802243c:	2c00      	cmp	r4, #0
 802243e:	d10f      	bne.n	8022460 <__pow5mult+0x4c>
 8022440:	2010      	movs	r0, #16
 8022442:	f7ff fd21 	bl	8021e88 <malloc>
 8022446:	1e02      	subs	r2, r0, #0
 8022448:	61f8      	str	r0, [r7, #28]
 802244a:	d105      	bne.n	8022458 <__pow5mult+0x44>
 802244c:	21b4      	movs	r1, #180	@ 0xb4
 802244e:	4b1c      	ldr	r3, [pc, #112]	@ (80224c0 <__pow5mult+0xac>)
 8022450:	481c      	ldr	r0, [pc, #112]	@ (80224c4 <__pow5mult+0xb0>)
 8022452:	31ff      	adds	r1, #255	@ 0xff
 8022454:	f002 f8f6 	bl	8024644 <__assert_func>
 8022458:	6044      	str	r4, [r0, #4]
 802245a:	6084      	str	r4, [r0, #8]
 802245c:	6004      	str	r4, [r0, #0]
 802245e:	60c4      	str	r4, [r0, #12]
 8022460:	69fb      	ldr	r3, [r7, #28]
 8022462:	689c      	ldr	r4, [r3, #8]
 8022464:	9301      	str	r3, [sp, #4]
 8022466:	2c00      	cmp	r4, #0
 8022468:	d108      	bne.n	802247c <__pow5mult+0x68>
 802246a:	0038      	movs	r0, r7
 802246c:	4916      	ldr	r1, [pc, #88]	@ (80224c8 <__pow5mult+0xb4>)
 802246e:	f7ff ff0f 	bl	8022290 <__i2b>
 8022472:	9b01      	ldr	r3, [sp, #4]
 8022474:	0004      	movs	r4, r0
 8022476:	6098      	str	r0, [r3, #8]
 8022478:	2300      	movs	r3, #0
 802247a:	6003      	str	r3, [r0, #0]
 802247c:	2301      	movs	r3, #1
 802247e:	421d      	tst	r5, r3
 8022480:	d00a      	beq.n	8022498 <__pow5mult+0x84>
 8022482:	0031      	movs	r1, r6
 8022484:	0022      	movs	r2, r4
 8022486:	0038      	movs	r0, r7
 8022488:	f7ff ff1a 	bl	80222c0 <__multiply>
 802248c:	0031      	movs	r1, r6
 802248e:	9001      	str	r0, [sp, #4]
 8022490:	0038      	movs	r0, r7
 8022492:	f7ff fdf9 	bl	8022088 <_Bfree>
 8022496:	9e01      	ldr	r6, [sp, #4]
 8022498:	106d      	asrs	r5, r5, #1
 802249a:	d00c      	beq.n	80224b6 <__pow5mult+0xa2>
 802249c:	6820      	ldr	r0, [r4, #0]
 802249e:	2800      	cmp	r0, #0
 80224a0:	d107      	bne.n	80224b2 <__pow5mult+0x9e>
 80224a2:	0022      	movs	r2, r4
 80224a4:	0021      	movs	r1, r4
 80224a6:	0038      	movs	r0, r7
 80224a8:	f7ff ff0a 	bl	80222c0 <__multiply>
 80224ac:	2300      	movs	r3, #0
 80224ae:	6020      	str	r0, [r4, #0]
 80224b0:	6003      	str	r3, [r0, #0]
 80224b2:	0004      	movs	r4, r0
 80224b4:	e7e2      	b.n	802247c <__pow5mult+0x68>
 80224b6:	0030      	movs	r0, r6
 80224b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80224ba:	46c0      	nop			@ (mov r8, r8)
 80224bc:	080272ec 	.word	0x080272ec
 80224c0:	08027141 	.word	0x08027141
 80224c4:	080271c1 	.word	0x080271c1
 80224c8:	00000271 	.word	0x00000271

080224cc <__lshift>:
 80224cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80224ce:	000c      	movs	r4, r1
 80224d0:	0016      	movs	r6, r2
 80224d2:	6923      	ldr	r3, [r4, #16]
 80224d4:	1157      	asrs	r7, r2, #5
 80224d6:	b085      	sub	sp, #20
 80224d8:	18fb      	adds	r3, r7, r3
 80224da:	9301      	str	r3, [sp, #4]
 80224dc:	3301      	adds	r3, #1
 80224de:	9300      	str	r3, [sp, #0]
 80224e0:	6849      	ldr	r1, [r1, #4]
 80224e2:	68a3      	ldr	r3, [r4, #8]
 80224e4:	9002      	str	r0, [sp, #8]
 80224e6:	9a00      	ldr	r2, [sp, #0]
 80224e8:	4293      	cmp	r3, r2
 80224ea:	db10      	blt.n	802250e <__lshift+0x42>
 80224ec:	9802      	ldr	r0, [sp, #8]
 80224ee:	f7ff fd87 	bl	8022000 <_Balloc>
 80224f2:	2300      	movs	r3, #0
 80224f4:	0001      	movs	r1, r0
 80224f6:	0005      	movs	r5, r0
 80224f8:	001a      	movs	r2, r3
 80224fa:	3114      	adds	r1, #20
 80224fc:	4298      	cmp	r0, r3
 80224fe:	d10c      	bne.n	802251a <__lshift+0x4e>
 8022500:	21ef      	movs	r1, #239	@ 0xef
 8022502:	002a      	movs	r2, r5
 8022504:	4b25      	ldr	r3, [pc, #148]	@ (802259c <__lshift+0xd0>)
 8022506:	4826      	ldr	r0, [pc, #152]	@ (80225a0 <__lshift+0xd4>)
 8022508:	0049      	lsls	r1, r1, #1
 802250a:	f002 f89b 	bl	8024644 <__assert_func>
 802250e:	3101      	adds	r1, #1
 8022510:	005b      	lsls	r3, r3, #1
 8022512:	e7e8      	b.n	80224e6 <__lshift+0x1a>
 8022514:	0098      	lsls	r0, r3, #2
 8022516:	500a      	str	r2, [r1, r0]
 8022518:	3301      	adds	r3, #1
 802251a:	42bb      	cmp	r3, r7
 802251c:	dbfa      	blt.n	8022514 <__lshift+0x48>
 802251e:	43fb      	mvns	r3, r7
 8022520:	17db      	asrs	r3, r3, #31
 8022522:	401f      	ands	r7, r3
 8022524:	00bf      	lsls	r7, r7, #2
 8022526:	0023      	movs	r3, r4
 8022528:	201f      	movs	r0, #31
 802252a:	19c9      	adds	r1, r1, r7
 802252c:	0037      	movs	r7, r6
 802252e:	6922      	ldr	r2, [r4, #16]
 8022530:	3314      	adds	r3, #20
 8022532:	0092      	lsls	r2, r2, #2
 8022534:	189a      	adds	r2, r3, r2
 8022536:	4007      	ands	r7, r0
 8022538:	4206      	tst	r6, r0
 802253a:	d029      	beq.n	8022590 <__lshift+0xc4>
 802253c:	3001      	adds	r0, #1
 802253e:	1bc0      	subs	r0, r0, r7
 8022540:	9003      	str	r0, [sp, #12]
 8022542:	468c      	mov	ip, r1
 8022544:	2000      	movs	r0, #0
 8022546:	681e      	ldr	r6, [r3, #0]
 8022548:	40be      	lsls	r6, r7
 802254a:	4306      	orrs	r6, r0
 802254c:	4660      	mov	r0, ip
 802254e:	c040      	stmia	r0!, {r6}
 8022550:	4684      	mov	ip, r0
 8022552:	9e03      	ldr	r6, [sp, #12]
 8022554:	cb01      	ldmia	r3!, {r0}
 8022556:	40f0      	lsrs	r0, r6
 8022558:	429a      	cmp	r2, r3
 802255a:	d8f4      	bhi.n	8022546 <__lshift+0x7a>
 802255c:	0026      	movs	r6, r4
 802255e:	3615      	adds	r6, #21
 8022560:	2304      	movs	r3, #4
 8022562:	42b2      	cmp	r2, r6
 8022564:	d304      	bcc.n	8022570 <__lshift+0xa4>
 8022566:	1b13      	subs	r3, r2, r4
 8022568:	3b15      	subs	r3, #21
 802256a:	089b      	lsrs	r3, r3, #2
 802256c:	3301      	adds	r3, #1
 802256e:	009b      	lsls	r3, r3, #2
 8022570:	50c8      	str	r0, [r1, r3]
 8022572:	2800      	cmp	r0, #0
 8022574:	d002      	beq.n	802257c <__lshift+0xb0>
 8022576:	9b01      	ldr	r3, [sp, #4]
 8022578:	3302      	adds	r3, #2
 802257a:	9300      	str	r3, [sp, #0]
 802257c:	9b00      	ldr	r3, [sp, #0]
 802257e:	9802      	ldr	r0, [sp, #8]
 8022580:	3b01      	subs	r3, #1
 8022582:	0021      	movs	r1, r4
 8022584:	612b      	str	r3, [r5, #16]
 8022586:	f7ff fd7f 	bl	8022088 <_Bfree>
 802258a:	0028      	movs	r0, r5
 802258c:	b005      	add	sp, #20
 802258e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022590:	cb01      	ldmia	r3!, {r0}
 8022592:	c101      	stmia	r1!, {r0}
 8022594:	429a      	cmp	r2, r3
 8022596:	d8fb      	bhi.n	8022590 <__lshift+0xc4>
 8022598:	e7f0      	b.n	802257c <__lshift+0xb0>
 802259a:	46c0      	nop			@ (mov r8, r8)
 802259c:	080271b0 	.word	0x080271b0
 80225a0:	080271c1 	.word	0x080271c1

080225a4 <__mcmp>:
 80225a4:	b530      	push	{r4, r5, lr}
 80225a6:	690b      	ldr	r3, [r1, #16]
 80225a8:	6904      	ldr	r4, [r0, #16]
 80225aa:	0002      	movs	r2, r0
 80225ac:	1ae0      	subs	r0, r4, r3
 80225ae:	429c      	cmp	r4, r3
 80225b0:	d10f      	bne.n	80225d2 <__mcmp+0x2e>
 80225b2:	3214      	adds	r2, #20
 80225b4:	009b      	lsls	r3, r3, #2
 80225b6:	3114      	adds	r1, #20
 80225b8:	0014      	movs	r4, r2
 80225ba:	18c9      	adds	r1, r1, r3
 80225bc:	18d2      	adds	r2, r2, r3
 80225be:	3a04      	subs	r2, #4
 80225c0:	3904      	subs	r1, #4
 80225c2:	6815      	ldr	r5, [r2, #0]
 80225c4:	680b      	ldr	r3, [r1, #0]
 80225c6:	429d      	cmp	r5, r3
 80225c8:	d004      	beq.n	80225d4 <__mcmp+0x30>
 80225ca:	2001      	movs	r0, #1
 80225cc:	429d      	cmp	r5, r3
 80225ce:	d200      	bcs.n	80225d2 <__mcmp+0x2e>
 80225d0:	3802      	subs	r0, #2
 80225d2:	bd30      	pop	{r4, r5, pc}
 80225d4:	4294      	cmp	r4, r2
 80225d6:	d3f2      	bcc.n	80225be <__mcmp+0x1a>
 80225d8:	e7fb      	b.n	80225d2 <__mcmp+0x2e>
	...

080225dc <__mdiff>:
 80225dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80225de:	000c      	movs	r4, r1
 80225e0:	b087      	sub	sp, #28
 80225e2:	9000      	str	r0, [sp, #0]
 80225e4:	0011      	movs	r1, r2
 80225e6:	0020      	movs	r0, r4
 80225e8:	0017      	movs	r7, r2
 80225ea:	f7ff ffdb 	bl	80225a4 <__mcmp>
 80225ee:	1e05      	subs	r5, r0, #0
 80225f0:	d110      	bne.n	8022614 <__mdiff+0x38>
 80225f2:	0001      	movs	r1, r0
 80225f4:	9800      	ldr	r0, [sp, #0]
 80225f6:	f7ff fd03 	bl	8022000 <_Balloc>
 80225fa:	1e02      	subs	r2, r0, #0
 80225fc:	d104      	bne.n	8022608 <__mdiff+0x2c>
 80225fe:	4b40      	ldr	r3, [pc, #256]	@ (8022700 <__mdiff+0x124>)
 8022600:	4840      	ldr	r0, [pc, #256]	@ (8022704 <__mdiff+0x128>)
 8022602:	4941      	ldr	r1, [pc, #260]	@ (8022708 <__mdiff+0x12c>)
 8022604:	f002 f81e 	bl	8024644 <__assert_func>
 8022608:	2301      	movs	r3, #1
 802260a:	6145      	str	r5, [r0, #20]
 802260c:	6103      	str	r3, [r0, #16]
 802260e:	0010      	movs	r0, r2
 8022610:	b007      	add	sp, #28
 8022612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022614:	2600      	movs	r6, #0
 8022616:	42b0      	cmp	r0, r6
 8022618:	da03      	bge.n	8022622 <__mdiff+0x46>
 802261a:	0023      	movs	r3, r4
 802261c:	003c      	movs	r4, r7
 802261e:	001f      	movs	r7, r3
 8022620:	3601      	adds	r6, #1
 8022622:	6861      	ldr	r1, [r4, #4]
 8022624:	9800      	ldr	r0, [sp, #0]
 8022626:	f7ff fceb 	bl	8022000 <_Balloc>
 802262a:	1e02      	subs	r2, r0, #0
 802262c:	d103      	bne.n	8022636 <__mdiff+0x5a>
 802262e:	4b34      	ldr	r3, [pc, #208]	@ (8022700 <__mdiff+0x124>)
 8022630:	4834      	ldr	r0, [pc, #208]	@ (8022704 <__mdiff+0x128>)
 8022632:	4936      	ldr	r1, [pc, #216]	@ (802270c <__mdiff+0x130>)
 8022634:	e7e6      	b.n	8022604 <__mdiff+0x28>
 8022636:	6923      	ldr	r3, [r4, #16]
 8022638:	3414      	adds	r4, #20
 802263a:	9300      	str	r3, [sp, #0]
 802263c:	009b      	lsls	r3, r3, #2
 802263e:	18e3      	adds	r3, r4, r3
 8022640:	0021      	movs	r1, r4
 8022642:	9401      	str	r4, [sp, #4]
 8022644:	003c      	movs	r4, r7
 8022646:	9302      	str	r3, [sp, #8]
 8022648:	693b      	ldr	r3, [r7, #16]
 802264a:	3414      	adds	r4, #20
 802264c:	009b      	lsls	r3, r3, #2
 802264e:	18e3      	adds	r3, r4, r3
 8022650:	9303      	str	r3, [sp, #12]
 8022652:	0003      	movs	r3, r0
 8022654:	60c6      	str	r6, [r0, #12]
 8022656:	468c      	mov	ip, r1
 8022658:	2000      	movs	r0, #0
 802265a:	3314      	adds	r3, #20
 802265c:	9304      	str	r3, [sp, #16]
 802265e:	9305      	str	r3, [sp, #20]
 8022660:	4663      	mov	r3, ip
 8022662:	cb20      	ldmia	r3!, {r5}
 8022664:	b2a9      	uxth	r1, r5
 8022666:	000e      	movs	r6, r1
 8022668:	469c      	mov	ip, r3
 802266a:	cc08      	ldmia	r4!, {r3}
 802266c:	0c2d      	lsrs	r5, r5, #16
 802266e:	b299      	uxth	r1, r3
 8022670:	1a71      	subs	r1, r6, r1
 8022672:	1809      	adds	r1, r1, r0
 8022674:	0c1b      	lsrs	r3, r3, #16
 8022676:	1408      	asrs	r0, r1, #16
 8022678:	1aeb      	subs	r3, r5, r3
 802267a:	181b      	adds	r3, r3, r0
 802267c:	1418      	asrs	r0, r3, #16
 802267e:	b289      	uxth	r1, r1
 8022680:	041b      	lsls	r3, r3, #16
 8022682:	4319      	orrs	r1, r3
 8022684:	9b05      	ldr	r3, [sp, #20]
 8022686:	c302      	stmia	r3!, {r1}
 8022688:	9305      	str	r3, [sp, #20]
 802268a:	9b03      	ldr	r3, [sp, #12]
 802268c:	42a3      	cmp	r3, r4
 802268e:	d8e7      	bhi.n	8022660 <__mdiff+0x84>
 8022690:	0039      	movs	r1, r7
 8022692:	9c03      	ldr	r4, [sp, #12]
 8022694:	3115      	adds	r1, #21
 8022696:	2304      	movs	r3, #4
 8022698:	428c      	cmp	r4, r1
 802269a:	d304      	bcc.n	80226a6 <__mdiff+0xca>
 802269c:	1be3      	subs	r3, r4, r7
 802269e:	3b15      	subs	r3, #21
 80226a0:	089b      	lsrs	r3, r3, #2
 80226a2:	3301      	adds	r3, #1
 80226a4:	009b      	lsls	r3, r3, #2
 80226a6:	9901      	ldr	r1, [sp, #4]
 80226a8:	18cd      	adds	r5, r1, r3
 80226aa:	9904      	ldr	r1, [sp, #16]
 80226ac:	002e      	movs	r6, r5
 80226ae:	18cb      	adds	r3, r1, r3
 80226b0:	001f      	movs	r7, r3
 80226b2:	9902      	ldr	r1, [sp, #8]
 80226b4:	428e      	cmp	r6, r1
 80226b6:	d311      	bcc.n	80226dc <__mdiff+0x100>
 80226b8:	9c02      	ldr	r4, [sp, #8]
 80226ba:	1ee9      	subs	r1, r5, #3
 80226bc:	2000      	movs	r0, #0
 80226be:	428c      	cmp	r4, r1
 80226c0:	d304      	bcc.n	80226cc <__mdiff+0xf0>
 80226c2:	0021      	movs	r1, r4
 80226c4:	3103      	adds	r1, #3
 80226c6:	1b49      	subs	r1, r1, r5
 80226c8:	0889      	lsrs	r1, r1, #2
 80226ca:	0088      	lsls	r0, r1, #2
 80226cc:	181b      	adds	r3, r3, r0
 80226ce:	3b04      	subs	r3, #4
 80226d0:	6819      	ldr	r1, [r3, #0]
 80226d2:	2900      	cmp	r1, #0
 80226d4:	d010      	beq.n	80226f8 <__mdiff+0x11c>
 80226d6:	9b00      	ldr	r3, [sp, #0]
 80226d8:	6113      	str	r3, [r2, #16]
 80226da:	e798      	b.n	802260e <__mdiff+0x32>
 80226dc:	4684      	mov	ip, r0
 80226de:	ce02      	ldmia	r6!, {r1}
 80226e0:	b288      	uxth	r0, r1
 80226e2:	4460      	add	r0, ip
 80226e4:	1400      	asrs	r0, r0, #16
 80226e6:	0c0c      	lsrs	r4, r1, #16
 80226e8:	1904      	adds	r4, r0, r4
 80226ea:	4461      	add	r1, ip
 80226ec:	1420      	asrs	r0, r4, #16
 80226ee:	b289      	uxth	r1, r1
 80226f0:	0424      	lsls	r4, r4, #16
 80226f2:	4321      	orrs	r1, r4
 80226f4:	c702      	stmia	r7!, {r1}
 80226f6:	e7dc      	b.n	80226b2 <__mdiff+0xd6>
 80226f8:	9900      	ldr	r1, [sp, #0]
 80226fa:	3901      	subs	r1, #1
 80226fc:	9100      	str	r1, [sp, #0]
 80226fe:	e7e6      	b.n	80226ce <__mdiff+0xf2>
 8022700:	080271b0 	.word	0x080271b0
 8022704:	080271c1 	.word	0x080271c1
 8022708:	00000237 	.word	0x00000237
 802270c:	00000245 	.word	0x00000245

08022710 <__ulp>:
 8022710:	b510      	push	{r4, lr}
 8022712:	2400      	movs	r4, #0
 8022714:	4b0c      	ldr	r3, [pc, #48]	@ (8022748 <__ulp+0x38>)
 8022716:	4a0d      	ldr	r2, [pc, #52]	@ (802274c <__ulp+0x3c>)
 8022718:	400b      	ands	r3, r1
 802271a:	189b      	adds	r3, r3, r2
 802271c:	42a3      	cmp	r3, r4
 802271e:	dc06      	bgt.n	802272e <__ulp+0x1e>
 8022720:	425b      	negs	r3, r3
 8022722:	151a      	asrs	r2, r3, #20
 8022724:	2a13      	cmp	r2, #19
 8022726:	dc05      	bgt.n	8022734 <__ulp+0x24>
 8022728:	2380      	movs	r3, #128	@ 0x80
 802272a:	031b      	lsls	r3, r3, #12
 802272c:	4113      	asrs	r3, r2
 802272e:	0019      	movs	r1, r3
 8022730:	0020      	movs	r0, r4
 8022732:	bd10      	pop	{r4, pc}
 8022734:	3a14      	subs	r2, #20
 8022736:	2401      	movs	r4, #1
 8022738:	2a1e      	cmp	r2, #30
 802273a:	dc02      	bgt.n	8022742 <__ulp+0x32>
 802273c:	2480      	movs	r4, #128	@ 0x80
 802273e:	0624      	lsls	r4, r4, #24
 8022740:	40d4      	lsrs	r4, r2
 8022742:	2300      	movs	r3, #0
 8022744:	e7f3      	b.n	802272e <__ulp+0x1e>
 8022746:	46c0      	nop			@ (mov r8, r8)
 8022748:	7ff00000 	.word	0x7ff00000
 802274c:	fcc00000 	.word	0xfcc00000

08022750 <__b2d>:
 8022750:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022752:	0006      	movs	r6, r0
 8022754:	6903      	ldr	r3, [r0, #16]
 8022756:	3614      	adds	r6, #20
 8022758:	009b      	lsls	r3, r3, #2
 802275a:	18f3      	adds	r3, r6, r3
 802275c:	1f1d      	subs	r5, r3, #4
 802275e:	682c      	ldr	r4, [r5, #0]
 8022760:	000f      	movs	r7, r1
 8022762:	0020      	movs	r0, r4
 8022764:	9301      	str	r3, [sp, #4]
 8022766:	f7ff fd43 	bl	80221f0 <__hi0bits>
 802276a:	2220      	movs	r2, #32
 802276c:	1a12      	subs	r2, r2, r0
 802276e:	603a      	str	r2, [r7, #0]
 8022770:	0003      	movs	r3, r0
 8022772:	4a1c      	ldr	r2, [pc, #112]	@ (80227e4 <__b2d+0x94>)
 8022774:	280a      	cmp	r0, #10
 8022776:	dc15      	bgt.n	80227a4 <__b2d+0x54>
 8022778:	210b      	movs	r1, #11
 802277a:	0027      	movs	r7, r4
 802277c:	1a09      	subs	r1, r1, r0
 802277e:	40cf      	lsrs	r7, r1
 8022780:	433a      	orrs	r2, r7
 8022782:	468c      	mov	ip, r1
 8022784:	0011      	movs	r1, r2
 8022786:	2200      	movs	r2, #0
 8022788:	42ae      	cmp	r6, r5
 802278a:	d202      	bcs.n	8022792 <__b2d+0x42>
 802278c:	9a01      	ldr	r2, [sp, #4]
 802278e:	3a08      	subs	r2, #8
 8022790:	6812      	ldr	r2, [r2, #0]
 8022792:	3315      	adds	r3, #21
 8022794:	409c      	lsls	r4, r3
 8022796:	4663      	mov	r3, ip
 8022798:	0027      	movs	r7, r4
 802279a:	40da      	lsrs	r2, r3
 802279c:	4317      	orrs	r7, r2
 802279e:	0038      	movs	r0, r7
 80227a0:	b003      	add	sp, #12
 80227a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80227a4:	2700      	movs	r7, #0
 80227a6:	42ae      	cmp	r6, r5
 80227a8:	d202      	bcs.n	80227b0 <__b2d+0x60>
 80227aa:	9d01      	ldr	r5, [sp, #4]
 80227ac:	3d08      	subs	r5, #8
 80227ae:	682f      	ldr	r7, [r5, #0]
 80227b0:	210b      	movs	r1, #11
 80227b2:	4249      	negs	r1, r1
 80227b4:	468c      	mov	ip, r1
 80227b6:	449c      	add	ip, r3
 80227b8:	2b0b      	cmp	r3, #11
 80227ba:	d010      	beq.n	80227de <__b2d+0x8e>
 80227bc:	4661      	mov	r1, ip
 80227be:	2320      	movs	r3, #32
 80227c0:	408c      	lsls	r4, r1
 80227c2:	1a5b      	subs	r3, r3, r1
 80227c4:	0039      	movs	r1, r7
 80227c6:	40d9      	lsrs	r1, r3
 80227c8:	430c      	orrs	r4, r1
 80227ca:	4322      	orrs	r2, r4
 80227cc:	0011      	movs	r1, r2
 80227ce:	2200      	movs	r2, #0
 80227d0:	42b5      	cmp	r5, r6
 80227d2:	d901      	bls.n	80227d8 <__b2d+0x88>
 80227d4:	3d04      	subs	r5, #4
 80227d6:	682a      	ldr	r2, [r5, #0]
 80227d8:	4664      	mov	r4, ip
 80227da:	40a7      	lsls	r7, r4
 80227dc:	e7dd      	b.n	802279a <__b2d+0x4a>
 80227de:	4322      	orrs	r2, r4
 80227e0:	0011      	movs	r1, r2
 80227e2:	e7dc      	b.n	802279e <__b2d+0x4e>
 80227e4:	3ff00000 	.word	0x3ff00000

080227e8 <__d2b>:
 80227e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80227ea:	2101      	movs	r1, #1
 80227ec:	0016      	movs	r6, r2
 80227ee:	001f      	movs	r7, r3
 80227f0:	f7ff fc06 	bl	8022000 <_Balloc>
 80227f4:	1e04      	subs	r4, r0, #0
 80227f6:	d105      	bne.n	8022804 <__d2b+0x1c>
 80227f8:	0022      	movs	r2, r4
 80227fa:	4b25      	ldr	r3, [pc, #148]	@ (8022890 <__d2b+0xa8>)
 80227fc:	4825      	ldr	r0, [pc, #148]	@ (8022894 <__d2b+0xac>)
 80227fe:	4926      	ldr	r1, [pc, #152]	@ (8022898 <__d2b+0xb0>)
 8022800:	f001 ff20 	bl	8024644 <__assert_func>
 8022804:	033b      	lsls	r3, r7, #12
 8022806:	007d      	lsls	r5, r7, #1
 8022808:	0b1b      	lsrs	r3, r3, #12
 802280a:	0d6d      	lsrs	r5, r5, #21
 802280c:	d002      	beq.n	8022814 <__d2b+0x2c>
 802280e:	2280      	movs	r2, #128	@ 0x80
 8022810:	0352      	lsls	r2, r2, #13
 8022812:	4313      	orrs	r3, r2
 8022814:	9301      	str	r3, [sp, #4]
 8022816:	2e00      	cmp	r6, #0
 8022818:	d025      	beq.n	8022866 <__d2b+0x7e>
 802281a:	4668      	mov	r0, sp
 802281c:	9600      	str	r6, [sp, #0]
 802281e:	f7ff fd08 	bl	8022232 <__lo0bits>
 8022822:	9b01      	ldr	r3, [sp, #4]
 8022824:	9900      	ldr	r1, [sp, #0]
 8022826:	2800      	cmp	r0, #0
 8022828:	d01b      	beq.n	8022862 <__d2b+0x7a>
 802282a:	2220      	movs	r2, #32
 802282c:	001e      	movs	r6, r3
 802282e:	1a12      	subs	r2, r2, r0
 8022830:	4096      	lsls	r6, r2
 8022832:	0032      	movs	r2, r6
 8022834:	40c3      	lsrs	r3, r0
 8022836:	430a      	orrs	r2, r1
 8022838:	6162      	str	r2, [r4, #20]
 802283a:	9301      	str	r3, [sp, #4]
 802283c:	9e01      	ldr	r6, [sp, #4]
 802283e:	61a6      	str	r6, [r4, #24]
 8022840:	1e73      	subs	r3, r6, #1
 8022842:	419e      	sbcs	r6, r3
 8022844:	3601      	adds	r6, #1
 8022846:	6126      	str	r6, [r4, #16]
 8022848:	2d00      	cmp	r5, #0
 802284a:	d014      	beq.n	8022876 <__d2b+0x8e>
 802284c:	2635      	movs	r6, #53	@ 0x35
 802284e:	4b13      	ldr	r3, [pc, #76]	@ (802289c <__d2b+0xb4>)
 8022850:	18ed      	adds	r5, r5, r3
 8022852:	9b08      	ldr	r3, [sp, #32]
 8022854:	182d      	adds	r5, r5, r0
 8022856:	601d      	str	r5, [r3, #0]
 8022858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802285a:	1a36      	subs	r6, r6, r0
 802285c:	601e      	str	r6, [r3, #0]
 802285e:	0020      	movs	r0, r4
 8022860:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8022862:	6161      	str	r1, [r4, #20]
 8022864:	e7ea      	b.n	802283c <__d2b+0x54>
 8022866:	a801      	add	r0, sp, #4
 8022868:	f7ff fce3 	bl	8022232 <__lo0bits>
 802286c:	9b01      	ldr	r3, [sp, #4]
 802286e:	2601      	movs	r6, #1
 8022870:	6163      	str	r3, [r4, #20]
 8022872:	3020      	adds	r0, #32
 8022874:	e7e7      	b.n	8022846 <__d2b+0x5e>
 8022876:	4b0a      	ldr	r3, [pc, #40]	@ (80228a0 <__d2b+0xb8>)
 8022878:	18c0      	adds	r0, r0, r3
 802287a:	9b08      	ldr	r3, [sp, #32]
 802287c:	6018      	str	r0, [r3, #0]
 802287e:	4b09      	ldr	r3, [pc, #36]	@ (80228a4 <__d2b+0xbc>)
 8022880:	18f3      	adds	r3, r6, r3
 8022882:	009b      	lsls	r3, r3, #2
 8022884:	18e3      	adds	r3, r4, r3
 8022886:	6958      	ldr	r0, [r3, #20]
 8022888:	f7ff fcb2 	bl	80221f0 <__hi0bits>
 802288c:	0176      	lsls	r6, r6, #5
 802288e:	e7e3      	b.n	8022858 <__d2b+0x70>
 8022890:	080271b0 	.word	0x080271b0
 8022894:	080271c1 	.word	0x080271c1
 8022898:	0000030f 	.word	0x0000030f
 802289c:	fffffbcd 	.word	0xfffffbcd
 80228a0:	fffffbce 	.word	0xfffffbce
 80228a4:	3fffffff 	.word	0x3fffffff

080228a8 <__ratio>:
 80228a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80228aa:	b087      	sub	sp, #28
 80228ac:	000f      	movs	r7, r1
 80228ae:	a904      	add	r1, sp, #16
 80228b0:	0006      	movs	r6, r0
 80228b2:	f7ff ff4d 	bl	8022750 <__b2d>
 80228b6:	9000      	str	r0, [sp, #0]
 80228b8:	9101      	str	r1, [sp, #4]
 80228ba:	9b00      	ldr	r3, [sp, #0]
 80228bc:	9c01      	ldr	r4, [sp, #4]
 80228be:	0038      	movs	r0, r7
 80228c0:	a905      	add	r1, sp, #20
 80228c2:	9302      	str	r3, [sp, #8]
 80228c4:	9403      	str	r4, [sp, #12]
 80228c6:	f7ff ff43 	bl	8022750 <__b2d>
 80228ca:	000d      	movs	r5, r1
 80228cc:	0002      	movs	r2, r0
 80228ce:	000b      	movs	r3, r1
 80228d0:	6930      	ldr	r0, [r6, #16]
 80228d2:	6939      	ldr	r1, [r7, #16]
 80228d4:	9e04      	ldr	r6, [sp, #16]
 80228d6:	1a40      	subs	r0, r0, r1
 80228d8:	9905      	ldr	r1, [sp, #20]
 80228da:	0140      	lsls	r0, r0, #5
 80228dc:	1a71      	subs	r1, r6, r1
 80228de:	1841      	adds	r1, r0, r1
 80228e0:	0508      	lsls	r0, r1, #20
 80228e2:	2900      	cmp	r1, #0
 80228e4:	dd08      	ble.n	80228f8 <__ratio+0x50>
 80228e6:	9901      	ldr	r1, [sp, #4]
 80228e8:	1841      	adds	r1, r0, r1
 80228ea:	9103      	str	r1, [sp, #12]
 80228ec:	9802      	ldr	r0, [sp, #8]
 80228ee:	9903      	ldr	r1, [sp, #12]
 80228f0:	f7df fc62 	bl	80021b8 <__aeabi_ddiv>
 80228f4:	b007      	add	sp, #28
 80228f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80228f8:	1a2b      	subs	r3, r5, r0
 80228fa:	e7f7      	b.n	80228ec <__ratio+0x44>

080228fc <__copybits>:
 80228fc:	b570      	push	{r4, r5, r6, lr}
 80228fe:	0014      	movs	r4, r2
 8022900:	0005      	movs	r5, r0
 8022902:	3901      	subs	r1, #1
 8022904:	6913      	ldr	r3, [r2, #16]
 8022906:	1149      	asrs	r1, r1, #5
 8022908:	3101      	adds	r1, #1
 802290a:	0089      	lsls	r1, r1, #2
 802290c:	3414      	adds	r4, #20
 802290e:	009b      	lsls	r3, r3, #2
 8022910:	1841      	adds	r1, r0, r1
 8022912:	18e3      	adds	r3, r4, r3
 8022914:	42a3      	cmp	r3, r4
 8022916:	d80d      	bhi.n	8022934 <__copybits+0x38>
 8022918:	0014      	movs	r4, r2
 802291a:	3411      	adds	r4, #17
 802291c:	2500      	movs	r5, #0
 802291e:	42a3      	cmp	r3, r4
 8022920:	d303      	bcc.n	802292a <__copybits+0x2e>
 8022922:	1a9b      	subs	r3, r3, r2
 8022924:	3b11      	subs	r3, #17
 8022926:	089b      	lsrs	r3, r3, #2
 8022928:	009d      	lsls	r5, r3, #2
 802292a:	2300      	movs	r3, #0
 802292c:	1940      	adds	r0, r0, r5
 802292e:	4281      	cmp	r1, r0
 8022930:	d803      	bhi.n	802293a <__copybits+0x3e>
 8022932:	bd70      	pop	{r4, r5, r6, pc}
 8022934:	cc40      	ldmia	r4!, {r6}
 8022936:	c540      	stmia	r5!, {r6}
 8022938:	e7ec      	b.n	8022914 <__copybits+0x18>
 802293a:	c008      	stmia	r0!, {r3}
 802293c:	e7f7      	b.n	802292e <__copybits+0x32>

0802293e <__any_on>:
 802293e:	0002      	movs	r2, r0
 8022940:	6900      	ldr	r0, [r0, #16]
 8022942:	b510      	push	{r4, lr}
 8022944:	3214      	adds	r2, #20
 8022946:	114b      	asrs	r3, r1, #5
 8022948:	4298      	cmp	r0, r3
 802294a:	db13      	blt.n	8022974 <__any_on+0x36>
 802294c:	dd0c      	ble.n	8022968 <__any_on+0x2a>
 802294e:	241f      	movs	r4, #31
 8022950:	0008      	movs	r0, r1
 8022952:	4020      	ands	r0, r4
 8022954:	4221      	tst	r1, r4
 8022956:	d007      	beq.n	8022968 <__any_on+0x2a>
 8022958:	0099      	lsls	r1, r3, #2
 802295a:	588c      	ldr	r4, [r1, r2]
 802295c:	0021      	movs	r1, r4
 802295e:	40c1      	lsrs	r1, r0
 8022960:	4081      	lsls	r1, r0
 8022962:	2001      	movs	r0, #1
 8022964:	428c      	cmp	r4, r1
 8022966:	d104      	bne.n	8022972 <__any_on+0x34>
 8022968:	009b      	lsls	r3, r3, #2
 802296a:	18d3      	adds	r3, r2, r3
 802296c:	4293      	cmp	r3, r2
 802296e:	d803      	bhi.n	8022978 <__any_on+0x3a>
 8022970:	2000      	movs	r0, #0
 8022972:	bd10      	pop	{r4, pc}
 8022974:	0003      	movs	r3, r0
 8022976:	e7f7      	b.n	8022968 <__any_on+0x2a>
 8022978:	3b04      	subs	r3, #4
 802297a:	6819      	ldr	r1, [r3, #0]
 802297c:	2900      	cmp	r1, #0
 802297e:	d0f5      	beq.n	802296c <__any_on+0x2e>
 8022980:	2001      	movs	r0, #1
 8022982:	e7f6      	b.n	8022972 <__any_on+0x34>

08022984 <sulp>:
 8022984:	b570      	push	{r4, r5, r6, lr}
 8022986:	0016      	movs	r6, r2
 8022988:	000d      	movs	r5, r1
 802298a:	f7ff fec1 	bl	8022710 <__ulp>
 802298e:	2e00      	cmp	r6, #0
 8022990:	d00d      	beq.n	80229ae <sulp+0x2a>
 8022992:	236b      	movs	r3, #107	@ 0x6b
 8022994:	006a      	lsls	r2, r5, #1
 8022996:	0d52      	lsrs	r2, r2, #21
 8022998:	1a9b      	subs	r3, r3, r2
 802299a:	2b00      	cmp	r3, #0
 802299c:	dd07      	ble.n	80229ae <sulp+0x2a>
 802299e:	2400      	movs	r4, #0
 80229a0:	4a03      	ldr	r2, [pc, #12]	@ (80229b0 <sulp+0x2c>)
 80229a2:	051b      	lsls	r3, r3, #20
 80229a4:	189d      	adds	r5, r3, r2
 80229a6:	002b      	movs	r3, r5
 80229a8:	0022      	movs	r2, r4
 80229aa:	f7e0 f83f 	bl	8002a2c <__aeabi_dmul>
 80229ae:	bd70      	pop	{r4, r5, r6, pc}
 80229b0:	3ff00000 	.word	0x3ff00000

080229b4 <_strtod_l>:
 80229b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80229b6:	b0a3      	sub	sp, #140	@ 0x8c
 80229b8:	921b      	str	r2, [sp, #108]	@ 0x6c
 80229ba:	2200      	movs	r2, #0
 80229bc:	2600      	movs	r6, #0
 80229be:	2700      	movs	r7, #0
 80229c0:	9005      	str	r0, [sp, #20]
 80229c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80229c4:	921e      	str	r2, [sp, #120]	@ 0x78
 80229c6:	911d      	str	r1, [sp, #116]	@ 0x74
 80229c8:	780a      	ldrb	r2, [r1, #0]
 80229ca:	2a2b      	cmp	r2, #43	@ 0x2b
 80229cc:	d053      	beq.n	8022a76 <_strtod_l+0xc2>
 80229ce:	d83f      	bhi.n	8022a50 <_strtod_l+0x9c>
 80229d0:	2a0d      	cmp	r2, #13
 80229d2:	d839      	bhi.n	8022a48 <_strtod_l+0x94>
 80229d4:	2a08      	cmp	r2, #8
 80229d6:	d839      	bhi.n	8022a4c <_strtod_l+0x98>
 80229d8:	2a00      	cmp	r2, #0
 80229da:	d042      	beq.n	8022a62 <_strtod_l+0xae>
 80229dc:	2200      	movs	r2, #0
 80229de:	9212      	str	r2, [sp, #72]	@ 0x48
 80229e0:	2100      	movs	r1, #0
 80229e2:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80229e4:	910c      	str	r1, [sp, #48]	@ 0x30
 80229e6:	782a      	ldrb	r2, [r5, #0]
 80229e8:	2a30      	cmp	r2, #48	@ 0x30
 80229ea:	d000      	beq.n	80229ee <_strtod_l+0x3a>
 80229ec:	e083      	b.n	8022af6 <_strtod_l+0x142>
 80229ee:	786a      	ldrb	r2, [r5, #1]
 80229f0:	3120      	adds	r1, #32
 80229f2:	438a      	bics	r2, r1
 80229f4:	2a58      	cmp	r2, #88	@ 0x58
 80229f6:	d000      	beq.n	80229fa <_strtod_l+0x46>
 80229f8:	e073      	b.n	8022ae2 <_strtod_l+0x12e>
 80229fa:	9302      	str	r3, [sp, #8]
 80229fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80229fe:	4a9b      	ldr	r2, [pc, #620]	@ (8022c6c <_strtod_l+0x2b8>)
 8022a00:	9301      	str	r3, [sp, #4]
 8022a02:	ab1e      	add	r3, sp, #120	@ 0x78
 8022a04:	9300      	str	r3, [sp, #0]
 8022a06:	9805      	ldr	r0, [sp, #20]
 8022a08:	ab1f      	add	r3, sp, #124	@ 0x7c
 8022a0a:	a91d      	add	r1, sp, #116	@ 0x74
 8022a0c:	f001 fece 	bl	80247ac <__gethex>
 8022a10:	230f      	movs	r3, #15
 8022a12:	0002      	movs	r2, r0
 8022a14:	401a      	ands	r2, r3
 8022a16:	0004      	movs	r4, r0
 8022a18:	9206      	str	r2, [sp, #24]
 8022a1a:	4218      	tst	r0, r3
 8022a1c:	d005      	beq.n	8022a2a <_strtod_l+0x76>
 8022a1e:	2a06      	cmp	r2, #6
 8022a20:	d12b      	bne.n	8022a7a <_strtod_l+0xc6>
 8022a22:	2300      	movs	r3, #0
 8022a24:	3501      	adds	r5, #1
 8022a26:	951d      	str	r5, [sp, #116]	@ 0x74
 8022a28:	9312      	str	r3, [sp, #72]	@ 0x48
 8022a2a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8022a2c:	2b00      	cmp	r3, #0
 8022a2e:	d002      	beq.n	8022a36 <_strtod_l+0x82>
 8022a30:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022a32:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8022a34:	6013      	str	r3, [r2, #0]
 8022a36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8022a38:	2b00      	cmp	r3, #0
 8022a3a:	d019      	beq.n	8022a70 <_strtod_l+0xbc>
 8022a3c:	2380      	movs	r3, #128	@ 0x80
 8022a3e:	0030      	movs	r0, r6
 8022a40:	061b      	lsls	r3, r3, #24
 8022a42:	18f9      	adds	r1, r7, r3
 8022a44:	b023      	add	sp, #140	@ 0x8c
 8022a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022a48:	2a20      	cmp	r2, #32
 8022a4a:	d1c7      	bne.n	80229dc <_strtod_l+0x28>
 8022a4c:	3101      	adds	r1, #1
 8022a4e:	e7ba      	b.n	80229c6 <_strtod_l+0x12>
 8022a50:	2a2d      	cmp	r2, #45	@ 0x2d
 8022a52:	d1c3      	bne.n	80229dc <_strtod_l+0x28>
 8022a54:	3a2c      	subs	r2, #44	@ 0x2c
 8022a56:	9212      	str	r2, [sp, #72]	@ 0x48
 8022a58:	1c4a      	adds	r2, r1, #1
 8022a5a:	921d      	str	r2, [sp, #116]	@ 0x74
 8022a5c:	784a      	ldrb	r2, [r1, #1]
 8022a5e:	2a00      	cmp	r2, #0
 8022a60:	d1be      	bne.n	80229e0 <_strtod_l+0x2c>
 8022a62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022a64:	931d      	str	r3, [sp, #116]	@ 0x74
 8022a66:	2300      	movs	r3, #0
 8022a68:	9312      	str	r3, [sp, #72]	@ 0x48
 8022a6a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8022a6c:	2b00      	cmp	r3, #0
 8022a6e:	d1df      	bne.n	8022a30 <_strtod_l+0x7c>
 8022a70:	0030      	movs	r0, r6
 8022a72:	0039      	movs	r1, r7
 8022a74:	e7e6      	b.n	8022a44 <_strtod_l+0x90>
 8022a76:	2200      	movs	r2, #0
 8022a78:	e7ed      	b.n	8022a56 <_strtod_l+0xa2>
 8022a7a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8022a7c:	2a00      	cmp	r2, #0
 8022a7e:	d007      	beq.n	8022a90 <_strtod_l+0xdc>
 8022a80:	2135      	movs	r1, #53	@ 0x35
 8022a82:	a820      	add	r0, sp, #128	@ 0x80
 8022a84:	f7ff ff3a 	bl	80228fc <__copybits>
 8022a88:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8022a8a:	9805      	ldr	r0, [sp, #20]
 8022a8c:	f7ff fafc 	bl	8022088 <_Bfree>
 8022a90:	9806      	ldr	r0, [sp, #24]
 8022a92:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8022a94:	3801      	subs	r0, #1
 8022a96:	2804      	cmp	r0, #4
 8022a98:	d806      	bhi.n	8022aa8 <_strtod_l+0xf4>
 8022a9a:	f7dd fb47 	bl	800012c <__gnu_thumb1_case_uqi>
 8022a9e:	0312      	.short	0x0312
 8022aa0:	1e1c      	.short	0x1e1c
 8022aa2:	12          	.byte	0x12
 8022aa3:	00          	.byte	0x00
 8022aa4:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022aa6:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8022aa8:	05e4      	lsls	r4, r4, #23
 8022aaa:	d502      	bpl.n	8022ab2 <_strtod_l+0xfe>
 8022aac:	2380      	movs	r3, #128	@ 0x80
 8022aae:	061b      	lsls	r3, r3, #24
 8022ab0:	431f      	orrs	r7, r3
 8022ab2:	4b6f      	ldr	r3, [pc, #444]	@ (8022c70 <_strtod_l+0x2bc>)
 8022ab4:	423b      	tst	r3, r7
 8022ab6:	d1b8      	bne.n	8022a2a <_strtod_l+0x76>
 8022ab8:	f7fe fae0 	bl	802107c <__errno>
 8022abc:	2322      	movs	r3, #34	@ 0x22
 8022abe:	6003      	str	r3, [r0, #0]
 8022ac0:	e7b3      	b.n	8022a2a <_strtod_l+0x76>
 8022ac2:	496c      	ldr	r1, [pc, #432]	@ (8022c74 <_strtod_l+0x2c0>)
 8022ac4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8022ac6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022ac8:	400a      	ands	r2, r1
 8022aca:	496b      	ldr	r1, [pc, #428]	@ (8022c78 <_strtod_l+0x2c4>)
 8022acc:	185b      	adds	r3, r3, r1
 8022ace:	051b      	lsls	r3, r3, #20
 8022ad0:	431a      	orrs	r2, r3
 8022ad2:	0017      	movs	r7, r2
 8022ad4:	e7e8      	b.n	8022aa8 <_strtod_l+0xf4>
 8022ad6:	4f66      	ldr	r7, [pc, #408]	@ (8022c70 <_strtod_l+0x2bc>)
 8022ad8:	e7e6      	b.n	8022aa8 <_strtod_l+0xf4>
 8022ada:	2601      	movs	r6, #1
 8022adc:	4f67      	ldr	r7, [pc, #412]	@ (8022c7c <_strtod_l+0x2c8>)
 8022ade:	4276      	negs	r6, r6
 8022ae0:	e7e2      	b.n	8022aa8 <_strtod_l+0xf4>
 8022ae2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022ae4:	1c5a      	adds	r2, r3, #1
 8022ae6:	921d      	str	r2, [sp, #116]	@ 0x74
 8022ae8:	785b      	ldrb	r3, [r3, #1]
 8022aea:	2b30      	cmp	r3, #48	@ 0x30
 8022aec:	d0f9      	beq.n	8022ae2 <_strtod_l+0x12e>
 8022aee:	2b00      	cmp	r3, #0
 8022af0:	d09b      	beq.n	8022a2a <_strtod_l+0x76>
 8022af2:	2301      	movs	r3, #1
 8022af4:	930c      	str	r3, [sp, #48]	@ 0x30
 8022af6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022af8:	220a      	movs	r2, #10
 8022afa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8022afc:	2300      	movs	r3, #0
 8022afe:	9310      	str	r3, [sp, #64]	@ 0x40
 8022b00:	930d      	str	r3, [sp, #52]	@ 0x34
 8022b02:	9308      	str	r3, [sp, #32]
 8022b04:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8022b06:	7804      	ldrb	r4, [r0, #0]
 8022b08:	0023      	movs	r3, r4
 8022b0a:	3b30      	subs	r3, #48	@ 0x30
 8022b0c:	b2d9      	uxtb	r1, r3
 8022b0e:	2909      	cmp	r1, #9
 8022b10:	d927      	bls.n	8022b62 <_strtod_l+0x1ae>
 8022b12:	2201      	movs	r2, #1
 8022b14:	495a      	ldr	r1, [pc, #360]	@ (8022c80 <_strtod_l+0x2cc>)
 8022b16:	f7fe fa19 	bl	8020f4c <strncmp>
 8022b1a:	2800      	cmp	r0, #0
 8022b1c:	d033      	beq.n	8022b86 <_strtod_l+0x1d2>
 8022b1e:	2000      	movs	r0, #0
 8022b20:	0023      	movs	r3, r4
 8022b22:	4684      	mov	ip, r0
 8022b24:	9a08      	ldr	r2, [sp, #32]
 8022b26:	900e      	str	r0, [sp, #56]	@ 0x38
 8022b28:	9206      	str	r2, [sp, #24]
 8022b2a:	2220      	movs	r2, #32
 8022b2c:	0019      	movs	r1, r3
 8022b2e:	4391      	bics	r1, r2
 8022b30:	000a      	movs	r2, r1
 8022b32:	2100      	movs	r1, #0
 8022b34:	9107      	str	r1, [sp, #28]
 8022b36:	2a45      	cmp	r2, #69	@ 0x45
 8022b38:	d000      	beq.n	8022b3c <_strtod_l+0x188>
 8022b3a:	e0cb      	b.n	8022cd4 <_strtod_l+0x320>
 8022b3c:	9b06      	ldr	r3, [sp, #24]
 8022b3e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022b40:	4303      	orrs	r3, r0
 8022b42:	4313      	orrs	r3, r2
 8022b44:	428b      	cmp	r3, r1
 8022b46:	d08c      	beq.n	8022a62 <_strtod_l+0xae>
 8022b48:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022b4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8022b4c:	3301      	adds	r3, #1
 8022b4e:	931d      	str	r3, [sp, #116]	@ 0x74
 8022b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022b52:	785b      	ldrb	r3, [r3, #1]
 8022b54:	2b2b      	cmp	r3, #43	@ 0x2b
 8022b56:	d07b      	beq.n	8022c50 <_strtod_l+0x29c>
 8022b58:	000c      	movs	r4, r1
 8022b5a:	2b2d      	cmp	r3, #45	@ 0x2d
 8022b5c:	d17e      	bne.n	8022c5c <_strtod_l+0x2a8>
 8022b5e:	2401      	movs	r4, #1
 8022b60:	e077      	b.n	8022c52 <_strtod_l+0x29e>
 8022b62:	9908      	ldr	r1, [sp, #32]
 8022b64:	2908      	cmp	r1, #8
 8022b66:	dc09      	bgt.n	8022b7c <_strtod_l+0x1c8>
 8022b68:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8022b6a:	4351      	muls	r1, r2
 8022b6c:	185b      	adds	r3, r3, r1
 8022b6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8022b70:	9b08      	ldr	r3, [sp, #32]
 8022b72:	3001      	adds	r0, #1
 8022b74:	3301      	adds	r3, #1
 8022b76:	9308      	str	r3, [sp, #32]
 8022b78:	901d      	str	r0, [sp, #116]	@ 0x74
 8022b7a:	e7c3      	b.n	8022b04 <_strtod_l+0x150>
 8022b7c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8022b7e:	4355      	muls	r5, r2
 8022b80:	195b      	adds	r3, r3, r5
 8022b82:	9310      	str	r3, [sp, #64]	@ 0x40
 8022b84:	e7f4      	b.n	8022b70 <_strtod_l+0x1bc>
 8022b86:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022b88:	1c5a      	adds	r2, r3, #1
 8022b8a:	921d      	str	r2, [sp, #116]	@ 0x74
 8022b8c:	9a08      	ldr	r2, [sp, #32]
 8022b8e:	785b      	ldrb	r3, [r3, #1]
 8022b90:	2a00      	cmp	r2, #0
 8022b92:	d03e      	beq.n	8022c12 <_strtod_l+0x25e>
 8022b94:	900e      	str	r0, [sp, #56]	@ 0x38
 8022b96:	9206      	str	r2, [sp, #24]
 8022b98:	001a      	movs	r2, r3
 8022b9a:	3a30      	subs	r2, #48	@ 0x30
 8022b9c:	2a09      	cmp	r2, #9
 8022b9e:	d912      	bls.n	8022bc6 <_strtod_l+0x212>
 8022ba0:	2201      	movs	r2, #1
 8022ba2:	4694      	mov	ip, r2
 8022ba4:	e7c1      	b.n	8022b2a <_strtod_l+0x176>
 8022ba6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022ba8:	3001      	adds	r0, #1
 8022baa:	1c5a      	adds	r2, r3, #1
 8022bac:	921d      	str	r2, [sp, #116]	@ 0x74
 8022bae:	785b      	ldrb	r3, [r3, #1]
 8022bb0:	2b30      	cmp	r3, #48	@ 0x30
 8022bb2:	d0f8      	beq.n	8022ba6 <_strtod_l+0x1f2>
 8022bb4:	001a      	movs	r2, r3
 8022bb6:	3a31      	subs	r2, #49	@ 0x31
 8022bb8:	2a08      	cmp	r2, #8
 8022bba:	d844      	bhi.n	8022c46 <_strtod_l+0x292>
 8022bbc:	900e      	str	r0, [sp, #56]	@ 0x38
 8022bbe:	2000      	movs	r0, #0
 8022bc0:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8022bc2:	9006      	str	r0, [sp, #24]
 8022bc4:	9213      	str	r2, [sp, #76]	@ 0x4c
 8022bc6:	001c      	movs	r4, r3
 8022bc8:	1c42      	adds	r2, r0, #1
 8022bca:	3c30      	subs	r4, #48	@ 0x30
 8022bcc:	2b30      	cmp	r3, #48	@ 0x30
 8022bce:	d01a      	beq.n	8022c06 <_strtod_l+0x252>
 8022bd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022bd2:	9906      	ldr	r1, [sp, #24]
 8022bd4:	189b      	adds	r3, r3, r2
 8022bd6:	930e      	str	r3, [sp, #56]	@ 0x38
 8022bd8:	230a      	movs	r3, #10
 8022bda:	469c      	mov	ip, r3
 8022bdc:	9d06      	ldr	r5, [sp, #24]
 8022bde:	1c4b      	adds	r3, r1, #1
 8022be0:	1b5d      	subs	r5, r3, r5
 8022be2:	42aa      	cmp	r2, r5
 8022be4:	dc17      	bgt.n	8022c16 <_strtod_l+0x262>
 8022be6:	43c3      	mvns	r3, r0
 8022be8:	9a06      	ldr	r2, [sp, #24]
 8022bea:	17db      	asrs	r3, r3, #31
 8022bec:	4003      	ands	r3, r0
 8022bee:	18d1      	adds	r1, r2, r3
 8022bf0:	3201      	adds	r2, #1
 8022bf2:	18d3      	adds	r3, r2, r3
 8022bf4:	9306      	str	r3, [sp, #24]
 8022bf6:	2908      	cmp	r1, #8
 8022bf8:	dc1c      	bgt.n	8022c34 <_strtod_l+0x280>
 8022bfa:	230a      	movs	r3, #10
 8022bfc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8022bfe:	4353      	muls	r3, r2
 8022c00:	2200      	movs	r2, #0
 8022c02:	18e3      	adds	r3, r4, r3
 8022c04:	930d      	str	r3, [sp, #52]	@ 0x34
 8022c06:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022c08:	0010      	movs	r0, r2
 8022c0a:	1c59      	adds	r1, r3, #1
 8022c0c:	911d      	str	r1, [sp, #116]	@ 0x74
 8022c0e:	785b      	ldrb	r3, [r3, #1]
 8022c10:	e7c2      	b.n	8022b98 <_strtod_l+0x1e4>
 8022c12:	9808      	ldr	r0, [sp, #32]
 8022c14:	e7cc      	b.n	8022bb0 <_strtod_l+0x1fc>
 8022c16:	2908      	cmp	r1, #8
 8022c18:	dc05      	bgt.n	8022c26 <_strtod_l+0x272>
 8022c1a:	4665      	mov	r5, ip
 8022c1c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8022c1e:	4369      	muls	r1, r5
 8022c20:	910d      	str	r1, [sp, #52]	@ 0x34
 8022c22:	0019      	movs	r1, r3
 8022c24:	e7da      	b.n	8022bdc <_strtod_l+0x228>
 8022c26:	2b10      	cmp	r3, #16
 8022c28:	dcfb      	bgt.n	8022c22 <_strtod_l+0x26e>
 8022c2a:	4661      	mov	r1, ip
 8022c2c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8022c2e:	434d      	muls	r5, r1
 8022c30:	9510      	str	r5, [sp, #64]	@ 0x40
 8022c32:	e7f6      	b.n	8022c22 <_strtod_l+0x26e>
 8022c34:	2200      	movs	r2, #0
 8022c36:	290f      	cmp	r1, #15
 8022c38:	dce5      	bgt.n	8022c06 <_strtod_l+0x252>
 8022c3a:	230a      	movs	r3, #10
 8022c3c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8022c3e:	435d      	muls	r5, r3
 8022c40:	1963      	adds	r3, r4, r5
 8022c42:	9310      	str	r3, [sp, #64]	@ 0x40
 8022c44:	e7df      	b.n	8022c06 <_strtod_l+0x252>
 8022c46:	2200      	movs	r2, #0
 8022c48:	920e      	str	r2, [sp, #56]	@ 0x38
 8022c4a:	9206      	str	r2, [sp, #24]
 8022c4c:	3201      	adds	r2, #1
 8022c4e:	e7a8      	b.n	8022ba2 <_strtod_l+0x1ee>
 8022c50:	2400      	movs	r4, #0
 8022c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022c54:	3302      	adds	r3, #2
 8022c56:	931d      	str	r3, [sp, #116]	@ 0x74
 8022c58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022c5a:	789b      	ldrb	r3, [r3, #2]
 8022c5c:	001a      	movs	r2, r3
 8022c5e:	3a30      	subs	r2, #48	@ 0x30
 8022c60:	2a09      	cmp	r2, #9
 8022c62:	d913      	bls.n	8022c8c <_strtod_l+0x2d8>
 8022c64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022c66:	921d      	str	r2, [sp, #116]	@ 0x74
 8022c68:	2200      	movs	r2, #0
 8022c6a:	e032      	b.n	8022cd2 <_strtod_l+0x31e>
 8022c6c:	080273fc 	.word	0x080273fc
 8022c70:	7ff00000 	.word	0x7ff00000
 8022c74:	ffefffff 	.word	0xffefffff
 8022c78:	00000433 	.word	0x00000433
 8022c7c:	7fffffff 	.word	0x7fffffff
 8022c80:	0802721a 	.word	0x0802721a
 8022c84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022c86:	1c5a      	adds	r2, r3, #1
 8022c88:	921d      	str	r2, [sp, #116]	@ 0x74
 8022c8a:	785b      	ldrb	r3, [r3, #1]
 8022c8c:	2b30      	cmp	r3, #48	@ 0x30
 8022c8e:	d0f9      	beq.n	8022c84 <_strtod_l+0x2d0>
 8022c90:	2200      	movs	r2, #0
 8022c92:	9207      	str	r2, [sp, #28]
 8022c94:	001a      	movs	r2, r3
 8022c96:	3a31      	subs	r2, #49	@ 0x31
 8022c98:	2a08      	cmp	r2, #8
 8022c9a:	d81b      	bhi.n	8022cd4 <_strtod_l+0x320>
 8022c9c:	3b30      	subs	r3, #48	@ 0x30
 8022c9e:	001a      	movs	r2, r3
 8022ca0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022ca2:	9307      	str	r3, [sp, #28]
 8022ca4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022ca6:	1c59      	adds	r1, r3, #1
 8022ca8:	911d      	str	r1, [sp, #116]	@ 0x74
 8022caa:	785b      	ldrb	r3, [r3, #1]
 8022cac:	001d      	movs	r5, r3
 8022cae:	3d30      	subs	r5, #48	@ 0x30
 8022cb0:	2d09      	cmp	r5, #9
 8022cb2:	d93a      	bls.n	8022d2a <_strtod_l+0x376>
 8022cb4:	9d07      	ldr	r5, [sp, #28]
 8022cb6:	1b49      	subs	r1, r1, r5
 8022cb8:	000d      	movs	r5, r1
 8022cba:	49b3      	ldr	r1, [pc, #716]	@ (8022f88 <_strtod_l+0x5d4>)
 8022cbc:	9107      	str	r1, [sp, #28]
 8022cbe:	2d08      	cmp	r5, #8
 8022cc0:	dc03      	bgt.n	8022cca <_strtod_l+0x316>
 8022cc2:	9207      	str	r2, [sp, #28]
 8022cc4:	428a      	cmp	r2, r1
 8022cc6:	dd00      	ble.n	8022cca <_strtod_l+0x316>
 8022cc8:	9107      	str	r1, [sp, #28]
 8022cca:	2c00      	cmp	r4, #0
 8022ccc:	d002      	beq.n	8022cd4 <_strtod_l+0x320>
 8022cce:	9a07      	ldr	r2, [sp, #28]
 8022cd0:	4252      	negs	r2, r2
 8022cd2:	9207      	str	r2, [sp, #28]
 8022cd4:	9a06      	ldr	r2, [sp, #24]
 8022cd6:	2a00      	cmp	r2, #0
 8022cd8:	d14b      	bne.n	8022d72 <_strtod_l+0x3be>
 8022cda:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022cdc:	4310      	orrs	r0, r2
 8022cde:	d000      	beq.n	8022ce2 <_strtod_l+0x32e>
 8022ce0:	e6a3      	b.n	8022a2a <_strtod_l+0x76>
 8022ce2:	4662      	mov	r2, ip
 8022ce4:	2a00      	cmp	r2, #0
 8022ce6:	d000      	beq.n	8022cea <_strtod_l+0x336>
 8022ce8:	e6bb      	b.n	8022a62 <_strtod_l+0xae>
 8022cea:	2b69      	cmp	r3, #105	@ 0x69
 8022cec:	d025      	beq.n	8022d3a <_strtod_l+0x386>
 8022cee:	dc21      	bgt.n	8022d34 <_strtod_l+0x380>
 8022cf0:	2b49      	cmp	r3, #73	@ 0x49
 8022cf2:	d022      	beq.n	8022d3a <_strtod_l+0x386>
 8022cf4:	2b4e      	cmp	r3, #78	@ 0x4e
 8022cf6:	d000      	beq.n	8022cfa <_strtod_l+0x346>
 8022cf8:	e6b3      	b.n	8022a62 <_strtod_l+0xae>
 8022cfa:	49a4      	ldr	r1, [pc, #656]	@ (8022f8c <_strtod_l+0x5d8>)
 8022cfc:	a81d      	add	r0, sp, #116	@ 0x74
 8022cfe:	f001 ff8b 	bl	8024c18 <__match>
 8022d02:	2800      	cmp	r0, #0
 8022d04:	d100      	bne.n	8022d08 <_strtod_l+0x354>
 8022d06:	e6ac      	b.n	8022a62 <_strtod_l+0xae>
 8022d08:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022d0a:	781b      	ldrb	r3, [r3, #0]
 8022d0c:	2b28      	cmp	r3, #40	@ 0x28
 8022d0e:	d12a      	bne.n	8022d66 <_strtod_l+0x3b2>
 8022d10:	499f      	ldr	r1, [pc, #636]	@ (8022f90 <_strtod_l+0x5dc>)
 8022d12:	aa20      	add	r2, sp, #128	@ 0x80
 8022d14:	a81d      	add	r0, sp, #116	@ 0x74
 8022d16:	f001 ff93 	bl	8024c40 <__hexnan>
 8022d1a:	2805      	cmp	r0, #5
 8022d1c:	d123      	bne.n	8022d66 <_strtod_l+0x3b2>
 8022d1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8022d20:	4a9c      	ldr	r2, [pc, #624]	@ (8022f94 <_strtod_l+0x5e0>)
 8022d22:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022d24:	431a      	orrs	r2, r3
 8022d26:	0017      	movs	r7, r2
 8022d28:	e67f      	b.n	8022a2a <_strtod_l+0x76>
 8022d2a:	210a      	movs	r1, #10
 8022d2c:	434a      	muls	r2, r1
 8022d2e:	18d2      	adds	r2, r2, r3
 8022d30:	3a30      	subs	r2, #48	@ 0x30
 8022d32:	e7b7      	b.n	8022ca4 <_strtod_l+0x2f0>
 8022d34:	2b6e      	cmp	r3, #110	@ 0x6e
 8022d36:	d0e0      	beq.n	8022cfa <_strtod_l+0x346>
 8022d38:	e693      	b.n	8022a62 <_strtod_l+0xae>
 8022d3a:	4997      	ldr	r1, [pc, #604]	@ (8022f98 <_strtod_l+0x5e4>)
 8022d3c:	a81d      	add	r0, sp, #116	@ 0x74
 8022d3e:	f001 ff6b 	bl	8024c18 <__match>
 8022d42:	2800      	cmp	r0, #0
 8022d44:	d100      	bne.n	8022d48 <_strtod_l+0x394>
 8022d46:	e68c      	b.n	8022a62 <_strtod_l+0xae>
 8022d48:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022d4a:	4994      	ldr	r1, [pc, #592]	@ (8022f9c <_strtod_l+0x5e8>)
 8022d4c:	3b01      	subs	r3, #1
 8022d4e:	a81d      	add	r0, sp, #116	@ 0x74
 8022d50:	931d      	str	r3, [sp, #116]	@ 0x74
 8022d52:	f001 ff61 	bl	8024c18 <__match>
 8022d56:	2800      	cmp	r0, #0
 8022d58:	d102      	bne.n	8022d60 <_strtod_l+0x3ac>
 8022d5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022d5c:	3301      	adds	r3, #1
 8022d5e:	931d      	str	r3, [sp, #116]	@ 0x74
 8022d60:	2600      	movs	r6, #0
 8022d62:	4f8c      	ldr	r7, [pc, #560]	@ (8022f94 <_strtod_l+0x5e0>)
 8022d64:	e661      	b.n	8022a2a <_strtod_l+0x76>
 8022d66:	488e      	ldr	r0, [pc, #568]	@ (8022fa0 <_strtod_l+0x5ec>)
 8022d68:	f001 fc66 	bl	8024638 <nan>
 8022d6c:	0006      	movs	r6, r0
 8022d6e:	000f      	movs	r7, r1
 8022d70:	e65b      	b.n	8022a2a <_strtod_l+0x76>
 8022d72:	9b07      	ldr	r3, [sp, #28]
 8022d74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022d76:	1a9b      	subs	r3, r3, r2
 8022d78:	930c      	str	r3, [sp, #48]	@ 0x30
 8022d7a:	9b08      	ldr	r3, [sp, #32]
 8022d7c:	2b00      	cmp	r3, #0
 8022d7e:	d101      	bne.n	8022d84 <_strtod_l+0x3d0>
 8022d80:	9b06      	ldr	r3, [sp, #24]
 8022d82:	9308      	str	r3, [sp, #32]
 8022d84:	9c06      	ldr	r4, [sp, #24]
 8022d86:	2c10      	cmp	r4, #16
 8022d88:	dd00      	ble.n	8022d8c <_strtod_l+0x3d8>
 8022d8a:	2410      	movs	r4, #16
 8022d8c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8022d8e:	f7e0 fdc9 	bl	8003924 <__aeabi_ui2d>
 8022d92:	9b06      	ldr	r3, [sp, #24]
 8022d94:	0006      	movs	r6, r0
 8022d96:	000f      	movs	r7, r1
 8022d98:	2b09      	cmp	r3, #9
 8022d9a:	dc13      	bgt.n	8022dc4 <_strtod_l+0x410>
 8022d9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022d9e:	2b00      	cmp	r3, #0
 8022da0:	d100      	bne.n	8022da4 <_strtod_l+0x3f0>
 8022da2:	e642      	b.n	8022a2a <_strtod_l+0x76>
 8022da4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022da6:	2b00      	cmp	r3, #0
 8022da8:	dc00      	bgt.n	8022dac <_strtod_l+0x3f8>
 8022daa:	e07e      	b.n	8022eaa <_strtod_l+0x4f6>
 8022dac:	2b16      	cmp	r3, #22
 8022dae:	dc63      	bgt.n	8022e78 <_strtod_l+0x4c4>
 8022db0:	497c      	ldr	r1, [pc, #496]	@ (8022fa4 <_strtod_l+0x5f0>)
 8022db2:	00db      	lsls	r3, r3, #3
 8022db4:	18c9      	adds	r1, r1, r3
 8022db6:	0032      	movs	r2, r6
 8022db8:	6808      	ldr	r0, [r1, #0]
 8022dba:	6849      	ldr	r1, [r1, #4]
 8022dbc:	003b      	movs	r3, r7
 8022dbe:	f7df fe35 	bl	8002a2c <__aeabi_dmul>
 8022dc2:	e7d3      	b.n	8022d6c <_strtod_l+0x3b8>
 8022dc4:	0022      	movs	r2, r4
 8022dc6:	4b77      	ldr	r3, [pc, #476]	@ (8022fa4 <_strtod_l+0x5f0>)
 8022dc8:	3a09      	subs	r2, #9
 8022dca:	00d2      	lsls	r2, r2, #3
 8022dcc:	189b      	adds	r3, r3, r2
 8022dce:	681a      	ldr	r2, [r3, #0]
 8022dd0:	685b      	ldr	r3, [r3, #4]
 8022dd2:	f7df fe2b 	bl	8002a2c <__aeabi_dmul>
 8022dd6:	0006      	movs	r6, r0
 8022dd8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8022dda:	000f      	movs	r7, r1
 8022ddc:	f7e0 fda2 	bl	8003924 <__aeabi_ui2d>
 8022de0:	000b      	movs	r3, r1
 8022de2:	0002      	movs	r2, r0
 8022de4:	0039      	movs	r1, r7
 8022de6:	0030      	movs	r0, r6
 8022de8:	f7de fe20 	bl	8001a2c <__aeabi_dadd>
 8022dec:	9b06      	ldr	r3, [sp, #24]
 8022dee:	0006      	movs	r6, r0
 8022df0:	000f      	movs	r7, r1
 8022df2:	2b0f      	cmp	r3, #15
 8022df4:	ddd2      	ble.n	8022d9c <_strtod_l+0x3e8>
 8022df6:	9b06      	ldr	r3, [sp, #24]
 8022df8:	1b1c      	subs	r4, r3, r4
 8022dfa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022dfc:	18e4      	adds	r4, r4, r3
 8022dfe:	2c00      	cmp	r4, #0
 8022e00:	dc00      	bgt.n	8022e04 <_strtod_l+0x450>
 8022e02:	e09b      	b.n	8022f3c <_strtod_l+0x588>
 8022e04:	220f      	movs	r2, #15
 8022e06:	0023      	movs	r3, r4
 8022e08:	4013      	ands	r3, r2
 8022e0a:	4214      	tst	r4, r2
 8022e0c:	d00a      	beq.n	8022e24 <_strtod_l+0x470>
 8022e0e:	4965      	ldr	r1, [pc, #404]	@ (8022fa4 <_strtod_l+0x5f0>)
 8022e10:	00db      	lsls	r3, r3, #3
 8022e12:	18c9      	adds	r1, r1, r3
 8022e14:	0032      	movs	r2, r6
 8022e16:	6808      	ldr	r0, [r1, #0]
 8022e18:	6849      	ldr	r1, [r1, #4]
 8022e1a:	003b      	movs	r3, r7
 8022e1c:	f7df fe06 	bl	8002a2c <__aeabi_dmul>
 8022e20:	0006      	movs	r6, r0
 8022e22:	000f      	movs	r7, r1
 8022e24:	230f      	movs	r3, #15
 8022e26:	439c      	bics	r4, r3
 8022e28:	d073      	beq.n	8022f12 <_strtod_l+0x55e>
 8022e2a:	3326      	adds	r3, #38	@ 0x26
 8022e2c:	33ff      	adds	r3, #255	@ 0xff
 8022e2e:	429c      	cmp	r4, r3
 8022e30:	dd4b      	ble.n	8022eca <_strtod_l+0x516>
 8022e32:	2300      	movs	r3, #0
 8022e34:	9306      	str	r3, [sp, #24]
 8022e36:	9307      	str	r3, [sp, #28]
 8022e38:	930d      	str	r3, [sp, #52]	@ 0x34
 8022e3a:	9308      	str	r3, [sp, #32]
 8022e3c:	2322      	movs	r3, #34	@ 0x22
 8022e3e:	2600      	movs	r6, #0
 8022e40:	9a05      	ldr	r2, [sp, #20]
 8022e42:	4f54      	ldr	r7, [pc, #336]	@ (8022f94 <_strtod_l+0x5e0>)
 8022e44:	6013      	str	r3, [r2, #0]
 8022e46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022e48:	42b3      	cmp	r3, r6
 8022e4a:	d100      	bne.n	8022e4e <_strtod_l+0x49a>
 8022e4c:	e5ed      	b.n	8022a2a <_strtod_l+0x76>
 8022e4e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8022e50:	9805      	ldr	r0, [sp, #20]
 8022e52:	f7ff f919 	bl	8022088 <_Bfree>
 8022e56:	9908      	ldr	r1, [sp, #32]
 8022e58:	9805      	ldr	r0, [sp, #20]
 8022e5a:	f7ff f915 	bl	8022088 <_Bfree>
 8022e5e:	9907      	ldr	r1, [sp, #28]
 8022e60:	9805      	ldr	r0, [sp, #20]
 8022e62:	f7ff f911 	bl	8022088 <_Bfree>
 8022e66:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8022e68:	9805      	ldr	r0, [sp, #20]
 8022e6a:	f7ff f90d 	bl	8022088 <_Bfree>
 8022e6e:	9906      	ldr	r1, [sp, #24]
 8022e70:	9805      	ldr	r0, [sp, #20]
 8022e72:	f7ff f909 	bl	8022088 <_Bfree>
 8022e76:	e5d8      	b.n	8022a2a <_strtod_l+0x76>
 8022e78:	2325      	movs	r3, #37	@ 0x25
 8022e7a:	9a06      	ldr	r2, [sp, #24]
 8022e7c:	1a9b      	subs	r3, r3, r2
 8022e7e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022e80:	4293      	cmp	r3, r2
 8022e82:	dbb8      	blt.n	8022df6 <_strtod_l+0x442>
 8022e84:	240f      	movs	r4, #15
 8022e86:	9b06      	ldr	r3, [sp, #24]
 8022e88:	4d46      	ldr	r5, [pc, #280]	@ (8022fa4 <_strtod_l+0x5f0>)
 8022e8a:	1ae4      	subs	r4, r4, r3
 8022e8c:	00e1      	lsls	r1, r4, #3
 8022e8e:	1869      	adds	r1, r5, r1
 8022e90:	0032      	movs	r2, r6
 8022e92:	6808      	ldr	r0, [r1, #0]
 8022e94:	6849      	ldr	r1, [r1, #4]
 8022e96:	003b      	movs	r3, r7
 8022e98:	f7df fdc8 	bl	8002a2c <__aeabi_dmul>
 8022e9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022e9e:	1b1c      	subs	r4, r3, r4
 8022ea0:	00e4      	lsls	r4, r4, #3
 8022ea2:	192d      	adds	r5, r5, r4
 8022ea4:	682a      	ldr	r2, [r5, #0]
 8022ea6:	686b      	ldr	r3, [r5, #4]
 8022ea8:	e789      	b.n	8022dbe <_strtod_l+0x40a>
 8022eaa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022eac:	3316      	adds	r3, #22
 8022eae:	dba2      	blt.n	8022df6 <_strtod_l+0x442>
 8022eb0:	9907      	ldr	r1, [sp, #28]
 8022eb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022eb4:	4b3b      	ldr	r3, [pc, #236]	@ (8022fa4 <_strtod_l+0x5f0>)
 8022eb6:	1a52      	subs	r2, r2, r1
 8022eb8:	00d2      	lsls	r2, r2, #3
 8022eba:	189b      	adds	r3, r3, r2
 8022ebc:	0030      	movs	r0, r6
 8022ebe:	681a      	ldr	r2, [r3, #0]
 8022ec0:	685b      	ldr	r3, [r3, #4]
 8022ec2:	0039      	movs	r1, r7
 8022ec4:	f7df f978 	bl	80021b8 <__aeabi_ddiv>
 8022ec8:	e750      	b.n	8022d6c <_strtod_l+0x3b8>
 8022eca:	2300      	movs	r3, #0
 8022ecc:	0030      	movs	r0, r6
 8022ece:	0039      	movs	r1, r7
 8022ed0:	4d35      	ldr	r5, [pc, #212]	@ (8022fa8 <_strtod_l+0x5f4>)
 8022ed2:	1124      	asrs	r4, r4, #4
 8022ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8022ed6:	2c01      	cmp	r4, #1
 8022ed8:	dc1e      	bgt.n	8022f18 <_strtod_l+0x564>
 8022eda:	2b00      	cmp	r3, #0
 8022edc:	d001      	beq.n	8022ee2 <_strtod_l+0x52e>
 8022ede:	0006      	movs	r6, r0
 8022ee0:	000f      	movs	r7, r1
 8022ee2:	4b32      	ldr	r3, [pc, #200]	@ (8022fac <_strtod_l+0x5f8>)
 8022ee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022ee6:	18ff      	adds	r7, r7, r3
 8022ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8022fa8 <_strtod_l+0x5f4>)
 8022eea:	00d5      	lsls	r5, r2, #3
 8022eec:	195d      	adds	r5, r3, r5
 8022eee:	0032      	movs	r2, r6
 8022ef0:	6828      	ldr	r0, [r5, #0]
 8022ef2:	6869      	ldr	r1, [r5, #4]
 8022ef4:	003b      	movs	r3, r7
 8022ef6:	f7df fd99 	bl	8002a2c <__aeabi_dmul>
 8022efa:	4b26      	ldr	r3, [pc, #152]	@ (8022f94 <_strtod_l+0x5e0>)
 8022efc:	4a2c      	ldr	r2, [pc, #176]	@ (8022fb0 <_strtod_l+0x5fc>)
 8022efe:	0006      	movs	r6, r0
 8022f00:	400b      	ands	r3, r1
 8022f02:	4293      	cmp	r3, r2
 8022f04:	d895      	bhi.n	8022e32 <_strtod_l+0x47e>
 8022f06:	4a2b      	ldr	r2, [pc, #172]	@ (8022fb4 <_strtod_l+0x600>)
 8022f08:	4293      	cmp	r3, r2
 8022f0a:	d913      	bls.n	8022f34 <_strtod_l+0x580>
 8022f0c:	2601      	movs	r6, #1
 8022f0e:	4f2a      	ldr	r7, [pc, #168]	@ (8022fb8 <_strtod_l+0x604>)
 8022f10:	4276      	negs	r6, r6
 8022f12:	2300      	movs	r3, #0
 8022f14:	9309      	str	r3, [sp, #36]	@ 0x24
 8022f16:	e086      	b.n	8023026 <_strtod_l+0x672>
 8022f18:	2201      	movs	r2, #1
 8022f1a:	4214      	tst	r4, r2
 8022f1c:	d004      	beq.n	8022f28 <_strtod_l+0x574>
 8022f1e:	682a      	ldr	r2, [r5, #0]
 8022f20:	686b      	ldr	r3, [r5, #4]
 8022f22:	f7df fd83 	bl	8002a2c <__aeabi_dmul>
 8022f26:	2301      	movs	r3, #1
 8022f28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022f2a:	1064      	asrs	r4, r4, #1
 8022f2c:	3201      	adds	r2, #1
 8022f2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8022f30:	3508      	adds	r5, #8
 8022f32:	e7d0      	b.n	8022ed6 <_strtod_l+0x522>
 8022f34:	23d4      	movs	r3, #212	@ 0xd4
 8022f36:	049b      	lsls	r3, r3, #18
 8022f38:	18cf      	adds	r7, r1, r3
 8022f3a:	e7ea      	b.n	8022f12 <_strtod_l+0x55e>
 8022f3c:	2c00      	cmp	r4, #0
 8022f3e:	d0e8      	beq.n	8022f12 <_strtod_l+0x55e>
 8022f40:	4264      	negs	r4, r4
 8022f42:	230f      	movs	r3, #15
 8022f44:	0022      	movs	r2, r4
 8022f46:	401a      	ands	r2, r3
 8022f48:	421c      	tst	r4, r3
 8022f4a:	d00a      	beq.n	8022f62 <_strtod_l+0x5ae>
 8022f4c:	4b15      	ldr	r3, [pc, #84]	@ (8022fa4 <_strtod_l+0x5f0>)
 8022f4e:	00d2      	lsls	r2, r2, #3
 8022f50:	189b      	adds	r3, r3, r2
 8022f52:	0030      	movs	r0, r6
 8022f54:	681a      	ldr	r2, [r3, #0]
 8022f56:	685b      	ldr	r3, [r3, #4]
 8022f58:	0039      	movs	r1, r7
 8022f5a:	f7df f92d 	bl	80021b8 <__aeabi_ddiv>
 8022f5e:	0006      	movs	r6, r0
 8022f60:	000f      	movs	r7, r1
 8022f62:	1124      	asrs	r4, r4, #4
 8022f64:	d0d5      	beq.n	8022f12 <_strtod_l+0x55e>
 8022f66:	2c1f      	cmp	r4, #31
 8022f68:	dd28      	ble.n	8022fbc <_strtod_l+0x608>
 8022f6a:	2300      	movs	r3, #0
 8022f6c:	9306      	str	r3, [sp, #24]
 8022f6e:	9307      	str	r3, [sp, #28]
 8022f70:	930d      	str	r3, [sp, #52]	@ 0x34
 8022f72:	9308      	str	r3, [sp, #32]
 8022f74:	2322      	movs	r3, #34	@ 0x22
 8022f76:	9a05      	ldr	r2, [sp, #20]
 8022f78:	2600      	movs	r6, #0
 8022f7a:	6013      	str	r3, [r2, #0]
 8022f7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022f7e:	2700      	movs	r7, #0
 8022f80:	2b00      	cmp	r3, #0
 8022f82:	d000      	beq.n	8022f86 <_strtod_l+0x5d2>
 8022f84:	e763      	b.n	8022e4e <_strtod_l+0x49a>
 8022f86:	e550      	b.n	8022a2a <_strtod_l+0x76>
 8022f88:	00004e1f 	.word	0x00004e1f
 8022f8c:	0802710a 	.word	0x0802710a
 8022f90:	080273e8 	.word	0x080273e8
 8022f94:	7ff00000 	.word	0x7ff00000
 8022f98:	08027102 	.word	0x08027102
 8022f9c:	08027137 	.word	0x08027137
 8022fa0:	0802728b 	.word	0x0802728b
 8022fa4:	08027320 	.word	0x08027320
 8022fa8:	080272f8 	.word	0x080272f8
 8022fac:	fcb00000 	.word	0xfcb00000
 8022fb0:	7ca00000 	.word	0x7ca00000
 8022fb4:	7c900000 	.word	0x7c900000
 8022fb8:	7fefffff 	.word	0x7fefffff
 8022fbc:	2310      	movs	r3, #16
 8022fbe:	0022      	movs	r2, r4
 8022fc0:	401a      	ands	r2, r3
 8022fc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8022fc4:	421c      	tst	r4, r3
 8022fc6:	d001      	beq.n	8022fcc <_strtod_l+0x618>
 8022fc8:	335a      	adds	r3, #90	@ 0x5a
 8022fca:	9309      	str	r3, [sp, #36]	@ 0x24
 8022fcc:	0030      	movs	r0, r6
 8022fce:	0039      	movs	r1, r7
 8022fd0:	2300      	movs	r3, #0
 8022fd2:	4dc0      	ldr	r5, [pc, #768]	@ (80232d4 <_strtod_l+0x920>)
 8022fd4:	2201      	movs	r2, #1
 8022fd6:	4214      	tst	r4, r2
 8022fd8:	d004      	beq.n	8022fe4 <_strtod_l+0x630>
 8022fda:	682a      	ldr	r2, [r5, #0]
 8022fdc:	686b      	ldr	r3, [r5, #4]
 8022fde:	f7df fd25 	bl	8002a2c <__aeabi_dmul>
 8022fe2:	2301      	movs	r3, #1
 8022fe4:	1064      	asrs	r4, r4, #1
 8022fe6:	3508      	adds	r5, #8
 8022fe8:	2c00      	cmp	r4, #0
 8022fea:	d1f3      	bne.n	8022fd4 <_strtod_l+0x620>
 8022fec:	2b00      	cmp	r3, #0
 8022fee:	d001      	beq.n	8022ff4 <_strtod_l+0x640>
 8022ff0:	0006      	movs	r6, r0
 8022ff2:	000f      	movs	r7, r1
 8022ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022ff6:	2b00      	cmp	r3, #0
 8022ff8:	d00d      	beq.n	8023016 <_strtod_l+0x662>
 8022ffa:	236b      	movs	r3, #107	@ 0x6b
 8022ffc:	007a      	lsls	r2, r7, #1
 8022ffe:	0d52      	lsrs	r2, r2, #21
 8023000:	0039      	movs	r1, r7
 8023002:	1a9b      	subs	r3, r3, r2
 8023004:	2b00      	cmp	r3, #0
 8023006:	dd06      	ble.n	8023016 <_strtod_l+0x662>
 8023008:	2b1f      	cmp	r3, #31
 802300a:	dd5c      	ble.n	80230c6 <_strtod_l+0x712>
 802300c:	2600      	movs	r6, #0
 802300e:	2b34      	cmp	r3, #52	@ 0x34
 8023010:	dd52      	ble.n	80230b8 <_strtod_l+0x704>
 8023012:	27dc      	movs	r7, #220	@ 0xdc
 8023014:	04bf      	lsls	r7, r7, #18
 8023016:	2200      	movs	r2, #0
 8023018:	2300      	movs	r3, #0
 802301a:	0030      	movs	r0, r6
 802301c:	0039      	movs	r1, r7
 802301e:	f7dd fa1f 	bl	8000460 <__aeabi_dcmpeq>
 8023022:	2800      	cmp	r0, #0
 8023024:	d1a1      	bne.n	8022f6a <_strtod_l+0x5b6>
 8023026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8023028:	9a08      	ldr	r2, [sp, #32]
 802302a:	9300      	str	r3, [sp, #0]
 802302c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 802302e:	9b06      	ldr	r3, [sp, #24]
 8023030:	9805      	ldr	r0, [sp, #20]
 8023032:	f7ff f891 	bl	8022158 <__s2b>
 8023036:	900d      	str	r0, [sp, #52]	@ 0x34
 8023038:	2800      	cmp	r0, #0
 802303a:	d100      	bne.n	802303e <_strtod_l+0x68a>
 802303c:	e6f9      	b.n	8022e32 <_strtod_l+0x47e>
 802303e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023040:	9907      	ldr	r1, [sp, #28]
 8023042:	43db      	mvns	r3, r3
 8023044:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023046:	17db      	asrs	r3, r3, #31
 8023048:	1a52      	subs	r2, r2, r1
 802304a:	9214      	str	r2, [sp, #80]	@ 0x50
 802304c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 802304e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8023050:	17d2      	asrs	r2, r2, #31
 8023052:	4011      	ands	r1, r2
 8023054:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8023056:	9114      	str	r1, [sp, #80]	@ 0x50
 8023058:	401a      	ands	r2, r3
 802305a:	2300      	movs	r3, #0
 802305c:	921a      	str	r2, [sp, #104]	@ 0x68
 802305e:	9306      	str	r3, [sp, #24]
 8023060:	9307      	str	r3, [sp, #28]
 8023062:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8023064:	9805      	ldr	r0, [sp, #20]
 8023066:	6859      	ldr	r1, [r3, #4]
 8023068:	f7fe ffca 	bl	8022000 <_Balloc>
 802306c:	9008      	str	r0, [sp, #32]
 802306e:	2800      	cmp	r0, #0
 8023070:	d100      	bne.n	8023074 <_strtod_l+0x6c0>
 8023072:	e6e3      	b.n	8022e3c <_strtod_l+0x488>
 8023074:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8023076:	300c      	adds	r0, #12
 8023078:	0019      	movs	r1, r3
 802307a:	691a      	ldr	r2, [r3, #16]
 802307c:	310c      	adds	r1, #12
 802307e:	3202      	adds	r2, #2
 8023080:	0092      	lsls	r2, r2, #2
 8023082:	f7fe f833 	bl	80210ec <memcpy>
 8023086:	ab20      	add	r3, sp, #128	@ 0x80
 8023088:	9301      	str	r3, [sp, #4]
 802308a:	ab1f      	add	r3, sp, #124	@ 0x7c
 802308c:	9300      	str	r3, [sp, #0]
 802308e:	0032      	movs	r2, r6
 8023090:	003b      	movs	r3, r7
 8023092:	9805      	ldr	r0, [sp, #20]
 8023094:	9610      	str	r6, [sp, #64]	@ 0x40
 8023096:	9711      	str	r7, [sp, #68]	@ 0x44
 8023098:	f7ff fba6 	bl	80227e8 <__d2b>
 802309c:	901e      	str	r0, [sp, #120]	@ 0x78
 802309e:	2800      	cmp	r0, #0
 80230a0:	d100      	bne.n	80230a4 <_strtod_l+0x6f0>
 80230a2:	e6cb      	b.n	8022e3c <_strtod_l+0x488>
 80230a4:	2101      	movs	r1, #1
 80230a6:	9805      	ldr	r0, [sp, #20]
 80230a8:	f7ff f8f2 	bl	8022290 <__i2b>
 80230ac:	9007      	str	r0, [sp, #28]
 80230ae:	2800      	cmp	r0, #0
 80230b0:	d10e      	bne.n	80230d0 <_strtod_l+0x71c>
 80230b2:	2300      	movs	r3, #0
 80230b4:	9307      	str	r3, [sp, #28]
 80230b6:	e6c1      	b.n	8022e3c <_strtod_l+0x488>
 80230b8:	234b      	movs	r3, #75	@ 0x4b
 80230ba:	1a9a      	subs	r2, r3, r2
 80230bc:	3b4c      	subs	r3, #76	@ 0x4c
 80230be:	4093      	lsls	r3, r2
 80230c0:	4019      	ands	r1, r3
 80230c2:	000f      	movs	r7, r1
 80230c4:	e7a7      	b.n	8023016 <_strtod_l+0x662>
 80230c6:	2201      	movs	r2, #1
 80230c8:	4252      	negs	r2, r2
 80230ca:	409a      	lsls	r2, r3
 80230cc:	4016      	ands	r6, r2
 80230ce:	e7a2      	b.n	8023016 <_strtod_l+0x662>
 80230d0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80230d2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80230d4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80230d6:	1ad4      	subs	r4, r2, r3
 80230d8:	2b00      	cmp	r3, #0
 80230da:	db01      	blt.n	80230e0 <_strtod_l+0x72c>
 80230dc:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 80230de:	195d      	adds	r5, r3, r5
 80230e0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80230e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80230e4:	1a5b      	subs	r3, r3, r1
 80230e6:	2136      	movs	r1, #54	@ 0x36
 80230e8:	189b      	adds	r3, r3, r2
 80230ea:	1a8a      	subs	r2, r1, r2
 80230ec:	497a      	ldr	r1, [pc, #488]	@ (80232d8 <_strtod_l+0x924>)
 80230ee:	2001      	movs	r0, #1
 80230f0:	468c      	mov	ip, r1
 80230f2:	2100      	movs	r1, #0
 80230f4:	3b01      	subs	r3, #1
 80230f6:	9115      	str	r1, [sp, #84]	@ 0x54
 80230f8:	9016      	str	r0, [sp, #88]	@ 0x58
 80230fa:	4563      	cmp	r3, ip
 80230fc:	da06      	bge.n	802310c <_strtod_l+0x758>
 80230fe:	4661      	mov	r1, ip
 8023100:	1ac9      	subs	r1, r1, r3
 8023102:	1a52      	subs	r2, r2, r1
 8023104:	291f      	cmp	r1, #31
 8023106:	dc3f      	bgt.n	8023188 <_strtod_l+0x7d4>
 8023108:	4088      	lsls	r0, r1
 802310a:	9016      	str	r0, [sp, #88]	@ 0x58
 802310c:	18ab      	adds	r3, r5, r2
 802310e:	930e      	str	r3, [sp, #56]	@ 0x38
 8023110:	18a4      	adds	r4, r4, r2
 8023112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023114:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023116:	191c      	adds	r4, r3, r4
 8023118:	002b      	movs	r3, r5
 802311a:	4295      	cmp	r5, r2
 802311c:	dd00      	ble.n	8023120 <_strtod_l+0x76c>
 802311e:	0013      	movs	r3, r2
 8023120:	42a3      	cmp	r3, r4
 8023122:	dd00      	ble.n	8023126 <_strtod_l+0x772>
 8023124:	0023      	movs	r3, r4
 8023126:	2b00      	cmp	r3, #0
 8023128:	dd04      	ble.n	8023134 <_strtod_l+0x780>
 802312a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802312c:	1ae4      	subs	r4, r4, r3
 802312e:	1ad2      	subs	r2, r2, r3
 8023130:	920e      	str	r2, [sp, #56]	@ 0x38
 8023132:	1aed      	subs	r5, r5, r3
 8023134:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8023136:	2b00      	cmp	r3, #0
 8023138:	dd16      	ble.n	8023168 <_strtod_l+0x7b4>
 802313a:	001a      	movs	r2, r3
 802313c:	9907      	ldr	r1, [sp, #28]
 802313e:	9805      	ldr	r0, [sp, #20]
 8023140:	f7ff f968 	bl	8022414 <__pow5mult>
 8023144:	9007      	str	r0, [sp, #28]
 8023146:	2800      	cmp	r0, #0
 8023148:	d0b3      	beq.n	80230b2 <_strtod_l+0x6fe>
 802314a:	0001      	movs	r1, r0
 802314c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 802314e:	9805      	ldr	r0, [sp, #20]
 8023150:	f7ff f8b6 	bl	80222c0 <__multiply>
 8023154:	9013      	str	r0, [sp, #76]	@ 0x4c
 8023156:	2800      	cmp	r0, #0
 8023158:	d100      	bne.n	802315c <_strtod_l+0x7a8>
 802315a:	e66f      	b.n	8022e3c <_strtod_l+0x488>
 802315c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 802315e:	9805      	ldr	r0, [sp, #20]
 8023160:	f7fe ff92 	bl	8022088 <_Bfree>
 8023164:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023166:	931e      	str	r3, [sp, #120]	@ 0x78
 8023168:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802316a:	2b00      	cmp	r3, #0
 802316c:	dc12      	bgt.n	8023194 <_strtod_l+0x7e0>
 802316e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023170:	2b00      	cmp	r3, #0
 8023172:	dd18      	ble.n	80231a6 <_strtod_l+0x7f2>
 8023174:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8023176:	9908      	ldr	r1, [sp, #32]
 8023178:	9805      	ldr	r0, [sp, #20]
 802317a:	f7ff f94b 	bl	8022414 <__pow5mult>
 802317e:	9008      	str	r0, [sp, #32]
 8023180:	2800      	cmp	r0, #0
 8023182:	d110      	bne.n	80231a6 <_strtod_l+0x7f2>
 8023184:	2300      	movs	r3, #0
 8023186:	e658      	b.n	8022e3a <_strtod_l+0x486>
 8023188:	4954      	ldr	r1, [pc, #336]	@ (80232dc <_strtod_l+0x928>)
 802318a:	1acb      	subs	r3, r1, r3
 802318c:	0001      	movs	r1, r0
 802318e:	4099      	lsls	r1, r3
 8023190:	9115      	str	r1, [sp, #84]	@ 0x54
 8023192:	e7ba      	b.n	802310a <_strtod_l+0x756>
 8023194:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023196:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8023198:	9805      	ldr	r0, [sp, #20]
 802319a:	f7ff f997 	bl	80224cc <__lshift>
 802319e:	901e      	str	r0, [sp, #120]	@ 0x78
 80231a0:	2800      	cmp	r0, #0
 80231a2:	d1e4      	bne.n	802316e <_strtod_l+0x7ba>
 80231a4:	e64a      	b.n	8022e3c <_strtod_l+0x488>
 80231a6:	2c00      	cmp	r4, #0
 80231a8:	dd07      	ble.n	80231ba <_strtod_l+0x806>
 80231aa:	0022      	movs	r2, r4
 80231ac:	9908      	ldr	r1, [sp, #32]
 80231ae:	9805      	ldr	r0, [sp, #20]
 80231b0:	f7ff f98c 	bl	80224cc <__lshift>
 80231b4:	9008      	str	r0, [sp, #32]
 80231b6:	2800      	cmp	r0, #0
 80231b8:	d0e4      	beq.n	8023184 <_strtod_l+0x7d0>
 80231ba:	2d00      	cmp	r5, #0
 80231bc:	dd08      	ble.n	80231d0 <_strtod_l+0x81c>
 80231be:	002a      	movs	r2, r5
 80231c0:	9907      	ldr	r1, [sp, #28]
 80231c2:	9805      	ldr	r0, [sp, #20]
 80231c4:	f7ff f982 	bl	80224cc <__lshift>
 80231c8:	9007      	str	r0, [sp, #28]
 80231ca:	2800      	cmp	r0, #0
 80231cc:	d100      	bne.n	80231d0 <_strtod_l+0x81c>
 80231ce:	e635      	b.n	8022e3c <_strtod_l+0x488>
 80231d0:	9a08      	ldr	r2, [sp, #32]
 80231d2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80231d4:	9805      	ldr	r0, [sp, #20]
 80231d6:	f7ff fa01 	bl	80225dc <__mdiff>
 80231da:	9006      	str	r0, [sp, #24]
 80231dc:	2800      	cmp	r0, #0
 80231de:	d100      	bne.n	80231e2 <_strtod_l+0x82e>
 80231e0:	e62c      	b.n	8022e3c <_strtod_l+0x488>
 80231e2:	68c3      	ldr	r3, [r0, #12]
 80231e4:	9907      	ldr	r1, [sp, #28]
 80231e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80231e8:	2300      	movs	r3, #0
 80231ea:	60c3      	str	r3, [r0, #12]
 80231ec:	f7ff f9da 	bl	80225a4 <__mcmp>
 80231f0:	2800      	cmp	r0, #0
 80231f2:	da3b      	bge.n	802326c <_strtod_l+0x8b8>
 80231f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80231f6:	4333      	orrs	r3, r6
 80231f8:	d167      	bne.n	80232ca <_strtod_l+0x916>
 80231fa:	033b      	lsls	r3, r7, #12
 80231fc:	d165      	bne.n	80232ca <_strtod_l+0x916>
 80231fe:	22d6      	movs	r2, #214	@ 0xd6
 8023200:	4b37      	ldr	r3, [pc, #220]	@ (80232e0 <_strtod_l+0x92c>)
 8023202:	04d2      	lsls	r2, r2, #19
 8023204:	403b      	ands	r3, r7
 8023206:	4293      	cmp	r3, r2
 8023208:	d95f      	bls.n	80232ca <_strtod_l+0x916>
 802320a:	9b06      	ldr	r3, [sp, #24]
 802320c:	695b      	ldr	r3, [r3, #20]
 802320e:	2b00      	cmp	r3, #0
 8023210:	d103      	bne.n	802321a <_strtod_l+0x866>
 8023212:	9b06      	ldr	r3, [sp, #24]
 8023214:	691b      	ldr	r3, [r3, #16]
 8023216:	2b01      	cmp	r3, #1
 8023218:	dd57      	ble.n	80232ca <_strtod_l+0x916>
 802321a:	9906      	ldr	r1, [sp, #24]
 802321c:	2201      	movs	r2, #1
 802321e:	9805      	ldr	r0, [sp, #20]
 8023220:	f7ff f954 	bl	80224cc <__lshift>
 8023224:	9907      	ldr	r1, [sp, #28]
 8023226:	9006      	str	r0, [sp, #24]
 8023228:	f7ff f9bc 	bl	80225a4 <__mcmp>
 802322c:	2800      	cmp	r0, #0
 802322e:	dd4c      	ble.n	80232ca <_strtod_l+0x916>
 8023230:	4b2b      	ldr	r3, [pc, #172]	@ (80232e0 <_strtod_l+0x92c>)
 8023232:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023234:	403b      	ands	r3, r7
 8023236:	2a00      	cmp	r2, #0
 8023238:	d074      	beq.n	8023324 <_strtod_l+0x970>
 802323a:	22d6      	movs	r2, #214	@ 0xd6
 802323c:	04d2      	lsls	r2, r2, #19
 802323e:	4293      	cmp	r3, r2
 8023240:	d870      	bhi.n	8023324 <_strtod_l+0x970>
 8023242:	22dc      	movs	r2, #220	@ 0xdc
 8023244:	0492      	lsls	r2, r2, #18
 8023246:	4293      	cmp	r3, r2
 8023248:	d800      	bhi.n	802324c <_strtod_l+0x898>
 802324a:	e693      	b.n	8022f74 <_strtod_l+0x5c0>
 802324c:	0030      	movs	r0, r6
 802324e:	0039      	movs	r1, r7
 8023250:	4b24      	ldr	r3, [pc, #144]	@ (80232e4 <_strtod_l+0x930>)
 8023252:	2200      	movs	r2, #0
 8023254:	f7df fbea 	bl	8002a2c <__aeabi_dmul>
 8023258:	4b21      	ldr	r3, [pc, #132]	@ (80232e0 <_strtod_l+0x92c>)
 802325a:	0006      	movs	r6, r0
 802325c:	000f      	movs	r7, r1
 802325e:	420b      	tst	r3, r1
 8023260:	d000      	beq.n	8023264 <_strtod_l+0x8b0>
 8023262:	e5f4      	b.n	8022e4e <_strtod_l+0x49a>
 8023264:	2322      	movs	r3, #34	@ 0x22
 8023266:	9a05      	ldr	r2, [sp, #20]
 8023268:	6013      	str	r3, [r2, #0]
 802326a:	e5f0      	b.n	8022e4e <_strtod_l+0x49a>
 802326c:	970e      	str	r7, [sp, #56]	@ 0x38
 802326e:	2800      	cmp	r0, #0
 8023270:	d175      	bne.n	802335e <_strtod_l+0x9aa>
 8023272:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8023274:	033b      	lsls	r3, r7, #12
 8023276:	0b1b      	lsrs	r3, r3, #12
 8023278:	2a00      	cmp	r2, #0
 802327a:	d039      	beq.n	80232f0 <_strtod_l+0x93c>
 802327c:	4a1a      	ldr	r2, [pc, #104]	@ (80232e8 <_strtod_l+0x934>)
 802327e:	4293      	cmp	r3, r2
 8023280:	d138      	bne.n	80232f4 <_strtod_l+0x940>
 8023282:	2101      	movs	r1, #1
 8023284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023286:	4249      	negs	r1, r1
 8023288:	0032      	movs	r2, r6
 802328a:	0008      	movs	r0, r1
 802328c:	2b00      	cmp	r3, #0
 802328e:	d00b      	beq.n	80232a8 <_strtod_l+0x8f4>
 8023290:	24d4      	movs	r4, #212	@ 0xd4
 8023292:	4b13      	ldr	r3, [pc, #76]	@ (80232e0 <_strtod_l+0x92c>)
 8023294:	0008      	movs	r0, r1
 8023296:	403b      	ands	r3, r7
 8023298:	04e4      	lsls	r4, r4, #19
 802329a:	42a3      	cmp	r3, r4
 802329c:	d804      	bhi.n	80232a8 <_strtod_l+0x8f4>
 802329e:	306c      	adds	r0, #108	@ 0x6c
 80232a0:	0d1b      	lsrs	r3, r3, #20
 80232a2:	1ac3      	subs	r3, r0, r3
 80232a4:	4099      	lsls	r1, r3
 80232a6:	0008      	movs	r0, r1
 80232a8:	4282      	cmp	r2, r0
 80232aa:	d123      	bne.n	80232f4 <_strtod_l+0x940>
 80232ac:	4b0f      	ldr	r3, [pc, #60]	@ (80232ec <_strtod_l+0x938>)
 80232ae:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80232b0:	4299      	cmp	r1, r3
 80232b2:	d102      	bne.n	80232ba <_strtod_l+0x906>
 80232b4:	3201      	adds	r2, #1
 80232b6:	d100      	bne.n	80232ba <_strtod_l+0x906>
 80232b8:	e5c0      	b.n	8022e3c <_strtod_l+0x488>
 80232ba:	4b09      	ldr	r3, [pc, #36]	@ (80232e0 <_strtod_l+0x92c>)
 80232bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80232be:	2600      	movs	r6, #0
 80232c0:	401a      	ands	r2, r3
 80232c2:	0013      	movs	r3, r2
 80232c4:	2280      	movs	r2, #128	@ 0x80
 80232c6:	0352      	lsls	r2, r2, #13
 80232c8:	189f      	adds	r7, r3, r2
 80232ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80232cc:	2b00      	cmp	r3, #0
 80232ce:	d1bd      	bne.n	802324c <_strtod_l+0x898>
 80232d0:	e5bd      	b.n	8022e4e <_strtod_l+0x49a>
 80232d2:	46c0      	nop			@ (mov r8, r8)
 80232d4:	08027410 	.word	0x08027410
 80232d8:	fffffc02 	.word	0xfffffc02
 80232dc:	fffffbe2 	.word	0xfffffbe2
 80232e0:	7ff00000 	.word	0x7ff00000
 80232e4:	39500000 	.word	0x39500000
 80232e8:	000fffff 	.word	0x000fffff
 80232ec:	7fefffff 	.word	0x7fefffff
 80232f0:	4333      	orrs	r3, r6
 80232f2:	d09d      	beq.n	8023230 <_strtod_l+0x87c>
 80232f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80232f6:	2b00      	cmp	r3, #0
 80232f8:	d01c      	beq.n	8023334 <_strtod_l+0x980>
 80232fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80232fc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80232fe:	4213      	tst	r3, r2
 8023300:	d0e3      	beq.n	80232ca <_strtod_l+0x916>
 8023302:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023304:	0030      	movs	r0, r6
 8023306:	0039      	movs	r1, r7
 8023308:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802330a:	2b00      	cmp	r3, #0
 802330c:	d016      	beq.n	802333c <_strtod_l+0x988>
 802330e:	f7ff fb39 	bl	8022984 <sulp>
 8023312:	0002      	movs	r2, r0
 8023314:	000b      	movs	r3, r1
 8023316:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8023318:	9911      	ldr	r1, [sp, #68]	@ 0x44
 802331a:	f7de fb87 	bl	8001a2c <__aeabi_dadd>
 802331e:	0006      	movs	r6, r0
 8023320:	000f      	movs	r7, r1
 8023322:	e7d2      	b.n	80232ca <_strtod_l+0x916>
 8023324:	2601      	movs	r6, #1
 8023326:	4a92      	ldr	r2, [pc, #584]	@ (8023570 <_strtod_l+0xbbc>)
 8023328:	4276      	negs	r6, r6
 802332a:	189b      	adds	r3, r3, r2
 802332c:	4a91      	ldr	r2, [pc, #580]	@ (8023574 <_strtod_l+0xbc0>)
 802332e:	431a      	orrs	r2, r3
 8023330:	0017      	movs	r7, r2
 8023332:	e7ca      	b.n	80232ca <_strtod_l+0x916>
 8023334:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8023336:	4233      	tst	r3, r6
 8023338:	d0c7      	beq.n	80232ca <_strtod_l+0x916>
 802333a:	e7e2      	b.n	8023302 <_strtod_l+0x94e>
 802333c:	f7ff fb22 	bl	8022984 <sulp>
 8023340:	0002      	movs	r2, r0
 8023342:	000b      	movs	r3, r1
 8023344:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8023346:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8023348:	f7df fe56 	bl	8002ff8 <__aeabi_dsub>
 802334c:	2200      	movs	r2, #0
 802334e:	2300      	movs	r3, #0
 8023350:	0006      	movs	r6, r0
 8023352:	000f      	movs	r7, r1
 8023354:	f7dd f884 	bl	8000460 <__aeabi_dcmpeq>
 8023358:	2800      	cmp	r0, #0
 802335a:	d0b6      	beq.n	80232ca <_strtod_l+0x916>
 802335c:	e60a      	b.n	8022f74 <_strtod_l+0x5c0>
 802335e:	9907      	ldr	r1, [sp, #28]
 8023360:	9806      	ldr	r0, [sp, #24]
 8023362:	f7ff faa1 	bl	80228a8 <__ratio>
 8023366:	2380      	movs	r3, #128	@ 0x80
 8023368:	2200      	movs	r2, #0
 802336a:	05db      	lsls	r3, r3, #23
 802336c:	0004      	movs	r4, r0
 802336e:	000d      	movs	r5, r1
 8023370:	f7dd f886 	bl	8000480 <__aeabi_dcmple>
 8023374:	2800      	cmp	r0, #0
 8023376:	d06c      	beq.n	8023452 <_strtod_l+0xa9e>
 8023378:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802337a:	2b00      	cmp	r3, #0
 802337c:	d177      	bne.n	802346e <_strtod_l+0xaba>
 802337e:	2e00      	cmp	r6, #0
 8023380:	d157      	bne.n	8023432 <_strtod_l+0xa7e>
 8023382:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023384:	031b      	lsls	r3, r3, #12
 8023386:	d15a      	bne.n	802343e <_strtod_l+0xa8a>
 8023388:	2200      	movs	r2, #0
 802338a:	0020      	movs	r0, r4
 802338c:	0029      	movs	r1, r5
 802338e:	4b7a      	ldr	r3, [pc, #488]	@ (8023578 <_strtod_l+0xbc4>)
 8023390:	f7dd f86c 	bl	800046c <__aeabi_dcmplt>
 8023394:	2800      	cmp	r0, #0
 8023396:	d159      	bne.n	802344c <_strtod_l+0xa98>
 8023398:	0020      	movs	r0, r4
 802339a:	0029      	movs	r1, r5
 802339c:	2200      	movs	r2, #0
 802339e:	4b77      	ldr	r3, [pc, #476]	@ (802357c <_strtod_l+0xbc8>)
 80233a0:	f7df fb44 	bl	8002a2c <__aeabi_dmul>
 80233a4:	0004      	movs	r4, r0
 80233a6:	000d      	movs	r5, r1
 80233a8:	2380      	movs	r3, #128	@ 0x80
 80233aa:	061b      	lsls	r3, r3, #24
 80233ac:	18eb      	adds	r3, r5, r3
 80233ae:	940a      	str	r4, [sp, #40]	@ 0x28
 80233b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80233b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80233b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80233b6:	9216      	str	r2, [sp, #88]	@ 0x58
 80233b8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80233ba:	4a71      	ldr	r2, [pc, #452]	@ (8023580 <_strtod_l+0xbcc>)
 80233bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80233be:	4013      	ands	r3, r2
 80233c0:	9315      	str	r3, [sp, #84]	@ 0x54
 80233c2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80233c4:	4b6f      	ldr	r3, [pc, #444]	@ (8023584 <_strtod_l+0xbd0>)
 80233c6:	429a      	cmp	r2, r3
 80233c8:	d000      	beq.n	80233cc <_strtod_l+0xa18>
 80233ca:	e087      	b.n	80234dc <_strtod_l+0xb28>
 80233cc:	4a6e      	ldr	r2, [pc, #440]	@ (8023588 <_strtod_l+0xbd4>)
 80233ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80233d0:	4694      	mov	ip, r2
 80233d2:	4463      	add	r3, ip
 80233d4:	001f      	movs	r7, r3
 80233d6:	0030      	movs	r0, r6
 80233d8:	0019      	movs	r1, r3
 80233da:	f7ff f999 	bl	8022710 <__ulp>
 80233de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80233e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80233e2:	f7df fb23 	bl	8002a2c <__aeabi_dmul>
 80233e6:	0032      	movs	r2, r6
 80233e8:	003b      	movs	r3, r7
 80233ea:	f7de fb1f 	bl	8001a2c <__aeabi_dadd>
 80233ee:	4a64      	ldr	r2, [pc, #400]	@ (8023580 <_strtod_l+0xbcc>)
 80233f0:	4b66      	ldr	r3, [pc, #408]	@ (802358c <_strtod_l+0xbd8>)
 80233f2:	0006      	movs	r6, r0
 80233f4:	400a      	ands	r2, r1
 80233f6:	429a      	cmp	r2, r3
 80233f8:	d940      	bls.n	802347c <_strtod_l+0xac8>
 80233fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80233fc:	4a64      	ldr	r2, [pc, #400]	@ (8023590 <_strtod_l+0xbdc>)
 80233fe:	4293      	cmp	r3, r2
 8023400:	d103      	bne.n	802340a <_strtod_l+0xa56>
 8023402:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8023404:	3301      	adds	r3, #1
 8023406:	d100      	bne.n	802340a <_strtod_l+0xa56>
 8023408:	e518      	b.n	8022e3c <_strtod_l+0x488>
 802340a:	2601      	movs	r6, #1
 802340c:	4f60      	ldr	r7, [pc, #384]	@ (8023590 <_strtod_l+0xbdc>)
 802340e:	4276      	negs	r6, r6
 8023410:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8023412:	9805      	ldr	r0, [sp, #20]
 8023414:	f7fe fe38 	bl	8022088 <_Bfree>
 8023418:	9908      	ldr	r1, [sp, #32]
 802341a:	9805      	ldr	r0, [sp, #20]
 802341c:	f7fe fe34 	bl	8022088 <_Bfree>
 8023420:	9907      	ldr	r1, [sp, #28]
 8023422:	9805      	ldr	r0, [sp, #20]
 8023424:	f7fe fe30 	bl	8022088 <_Bfree>
 8023428:	9906      	ldr	r1, [sp, #24]
 802342a:	9805      	ldr	r0, [sp, #20]
 802342c:	f7fe fe2c 	bl	8022088 <_Bfree>
 8023430:	e617      	b.n	8023062 <_strtod_l+0x6ae>
 8023432:	2e01      	cmp	r6, #1
 8023434:	d103      	bne.n	802343e <_strtod_l+0xa8a>
 8023436:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023438:	2b00      	cmp	r3, #0
 802343a:	d100      	bne.n	802343e <_strtod_l+0xa8a>
 802343c:	e59a      	b.n	8022f74 <_strtod_l+0x5c0>
 802343e:	2300      	movs	r3, #0
 8023440:	4c54      	ldr	r4, [pc, #336]	@ (8023594 <_strtod_l+0xbe0>)
 8023442:	4d4d      	ldr	r5, [pc, #308]	@ (8023578 <_strtod_l+0xbc4>)
 8023444:	930a      	str	r3, [sp, #40]	@ 0x28
 8023446:	940b      	str	r4, [sp, #44]	@ 0x2c
 8023448:	2400      	movs	r4, #0
 802344a:	e7b2      	b.n	80233b2 <_strtod_l+0x9fe>
 802344c:	2400      	movs	r4, #0
 802344e:	4d4b      	ldr	r5, [pc, #300]	@ (802357c <_strtod_l+0xbc8>)
 8023450:	e7aa      	b.n	80233a8 <_strtod_l+0x9f4>
 8023452:	0020      	movs	r0, r4
 8023454:	0029      	movs	r1, r5
 8023456:	4b49      	ldr	r3, [pc, #292]	@ (802357c <_strtod_l+0xbc8>)
 8023458:	2200      	movs	r2, #0
 802345a:	f7df fae7 	bl	8002a2c <__aeabi_dmul>
 802345e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023460:	0004      	movs	r4, r0
 8023462:	000d      	movs	r5, r1
 8023464:	2b00      	cmp	r3, #0
 8023466:	d09f      	beq.n	80233a8 <_strtod_l+0x9f4>
 8023468:	940a      	str	r4, [sp, #40]	@ 0x28
 802346a:	950b      	str	r5, [sp, #44]	@ 0x2c
 802346c:	e7a1      	b.n	80233b2 <_strtod_l+0x9fe>
 802346e:	2300      	movs	r3, #0
 8023470:	4c41      	ldr	r4, [pc, #260]	@ (8023578 <_strtod_l+0xbc4>)
 8023472:	0025      	movs	r5, r4
 8023474:	930a      	str	r3, [sp, #40]	@ 0x28
 8023476:	940b      	str	r4, [sp, #44]	@ 0x2c
 8023478:	001c      	movs	r4, r3
 802347a:	e79a      	b.n	80233b2 <_strtod_l+0x9fe>
 802347c:	23d4      	movs	r3, #212	@ 0xd4
 802347e:	049b      	lsls	r3, r3, #18
 8023480:	18cf      	adds	r7, r1, r3
 8023482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023484:	9710      	str	r7, [sp, #64]	@ 0x40
 8023486:	2b00      	cmp	r3, #0
 8023488:	d1c2      	bne.n	8023410 <_strtod_l+0xa5c>
 802348a:	4b3d      	ldr	r3, [pc, #244]	@ (8023580 <_strtod_l+0xbcc>)
 802348c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 802348e:	403b      	ands	r3, r7
 8023490:	429a      	cmp	r2, r3
 8023492:	d1bd      	bne.n	8023410 <_strtod_l+0xa5c>
 8023494:	0020      	movs	r0, r4
 8023496:	0029      	movs	r1, r5
 8023498:	f7dd f910 	bl	80006bc <__aeabi_d2lz>
 802349c:	f7dd f97c 	bl	8000798 <__aeabi_l2d>
 80234a0:	0002      	movs	r2, r0
 80234a2:	000b      	movs	r3, r1
 80234a4:	0020      	movs	r0, r4
 80234a6:	0029      	movs	r1, r5
 80234a8:	f7df fda6 	bl	8002ff8 <__aeabi_dsub>
 80234ac:	033c      	lsls	r4, r7, #12
 80234ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80234b0:	0b24      	lsrs	r4, r4, #12
 80234b2:	4334      	orrs	r4, r6
 80234b4:	900e      	str	r0, [sp, #56]	@ 0x38
 80234b6:	910f      	str	r1, [sp, #60]	@ 0x3c
 80234b8:	4a37      	ldr	r2, [pc, #220]	@ (8023598 <_strtod_l+0xbe4>)
 80234ba:	431c      	orrs	r4, r3
 80234bc:	d052      	beq.n	8023564 <_strtod_l+0xbb0>
 80234be:	4b37      	ldr	r3, [pc, #220]	@ (802359c <_strtod_l+0xbe8>)
 80234c0:	f7dc ffd4 	bl	800046c <__aeabi_dcmplt>
 80234c4:	2800      	cmp	r0, #0
 80234c6:	d000      	beq.n	80234ca <_strtod_l+0xb16>
 80234c8:	e4c1      	b.n	8022e4e <_strtod_l+0x49a>
 80234ca:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80234cc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80234ce:	4a34      	ldr	r2, [pc, #208]	@ (80235a0 <_strtod_l+0xbec>)
 80234d0:	4b2a      	ldr	r3, [pc, #168]	@ (802357c <_strtod_l+0xbc8>)
 80234d2:	f7dc ffdf 	bl	8000494 <__aeabi_dcmpgt>
 80234d6:	2800      	cmp	r0, #0
 80234d8:	d09a      	beq.n	8023410 <_strtod_l+0xa5c>
 80234da:	e4b8      	b.n	8022e4e <_strtod_l+0x49a>
 80234dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80234de:	2b00      	cmp	r3, #0
 80234e0:	d02a      	beq.n	8023538 <_strtod_l+0xb84>
 80234e2:	23d4      	movs	r3, #212	@ 0xd4
 80234e4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80234e6:	04db      	lsls	r3, r3, #19
 80234e8:	429a      	cmp	r2, r3
 80234ea:	d825      	bhi.n	8023538 <_strtod_l+0xb84>
 80234ec:	0020      	movs	r0, r4
 80234ee:	0029      	movs	r1, r5
 80234f0:	4a2c      	ldr	r2, [pc, #176]	@ (80235a4 <_strtod_l+0xbf0>)
 80234f2:	4b2d      	ldr	r3, [pc, #180]	@ (80235a8 <_strtod_l+0xbf4>)
 80234f4:	f7dc ffc4 	bl	8000480 <__aeabi_dcmple>
 80234f8:	2800      	cmp	r0, #0
 80234fa:	d016      	beq.n	802352a <_strtod_l+0xb76>
 80234fc:	0020      	movs	r0, r4
 80234fe:	0029      	movs	r1, r5
 8023500:	f7dd f8be 	bl	8000680 <__aeabi_d2uiz>
 8023504:	2800      	cmp	r0, #0
 8023506:	d100      	bne.n	802350a <_strtod_l+0xb56>
 8023508:	3001      	adds	r0, #1
 802350a:	f7e0 fa0b 	bl	8003924 <__aeabi_ui2d>
 802350e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023510:	0004      	movs	r4, r0
 8023512:	000d      	movs	r5, r1
 8023514:	2b00      	cmp	r3, #0
 8023516:	d122      	bne.n	802355e <_strtod_l+0xbaa>
 8023518:	2380      	movs	r3, #128	@ 0x80
 802351a:	061b      	lsls	r3, r3, #24
 802351c:	18cb      	adds	r3, r1, r3
 802351e:	9018      	str	r0, [sp, #96]	@ 0x60
 8023520:	9319      	str	r3, [sp, #100]	@ 0x64
 8023522:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8023524:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8023526:	9216      	str	r2, [sp, #88]	@ 0x58
 8023528:	9317      	str	r3, [sp, #92]	@ 0x5c
 802352a:	22d6      	movs	r2, #214	@ 0xd6
 802352c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 802352e:	04d2      	lsls	r2, r2, #19
 8023530:	189b      	adds	r3, r3, r2
 8023532:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8023534:	1a9b      	subs	r3, r3, r2
 8023536:	9317      	str	r3, [sp, #92]	@ 0x5c
 8023538:	9810      	ldr	r0, [sp, #64]	@ 0x40
 802353a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 802353c:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 802353e:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8023540:	f7ff f8e6 	bl	8022710 <__ulp>
 8023544:	0002      	movs	r2, r0
 8023546:	000b      	movs	r3, r1
 8023548:	0030      	movs	r0, r6
 802354a:	0039      	movs	r1, r7
 802354c:	f7df fa6e 	bl	8002a2c <__aeabi_dmul>
 8023550:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8023552:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8023554:	f7de fa6a 	bl	8001a2c <__aeabi_dadd>
 8023558:	0006      	movs	r6, r0
 802355a:	000f      	movs	r7, r1
 802355c:	e791      	b.n	8023482 <_strtod_l+0xace>
 802355e:	9418      	str	r4, [sp, #96]	@ 0x60
 8023560:	9519      	str	r5, [sp, #100]	@ 0x64
 8023562:	e7de      	b.n	8023522 <_strtod_l+0xb6e>
 8023564:	4b11      	ldr	r3, [pc, #68]	@ (80235ac <_strtod_l+0xbf8>)
 8023566:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8023568:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 802356a:	f7dc ff7f 	bl	800046c <__aeabi_dcmplt>
 802356e:	e7b2      	b.n	80234d6 <_strtod_l+0xb22>
 8023570:	fff00000 	.word	0xfff00000
 8023574:	000fffff 	.word	0x000fffff
 8023578:	3ff00000 	.word	0x3ff00000
 802357c:	3fe00000 	.word	0x3fe00000
 8023580:	7ff00000 	.word	0x7ff00000
 8023584:	7fe00000 	.word	0x7fe00000
 8023588:	fcb00000 	.word	0xfcb00000
 802358c:	7c9fffff 	.word	0x7c9fffff
 8023590:	7fefffff 	.word	0x7fefffff
 8023594:	bff00000 	.word	0xbff00000
 8023598:	94a03595 	.word	0x94a03595
 802359c:	3fdfffff 	.word	0x3fdfffff
 80235a0:	35afe535 	.word	0x35afe535
 80235a4:	ffc00000 	.word	0xffc00000
 80235a8:	41dfffff 	.word	0x41dfffff
 80235ac:	3fcfffff 	.word	0x3fcfffff

080235b0 <_strtod_r>:
 80235b0:	b510      	push	{r4, lr}
 80235b2:	4b02      	ldr	r3, [pc, #8]	@ (80235bc <_strtod_r+0xc>)
 80235b4:	f7ff f9fe 	bl	80229b4 <_strtod_l>
 80235b8:	bd10      	pop	{r4, pc}
 80235ba:	46c0      	nop			@ (mov r8, r8)
 80235bc:	200000e0 	.word	0x200000e0

080235c0 <_strtol_l.isra.0>:
 80235c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80235c2:	b085      	sub	sp, #20
 80235c4:	0017      	movs	r7, r2
 80235c6:	001e      	movs	r6, r3
 80235c8:	9003      	str	r0, [sp, #12]
 80235ca:	9101      	str	r1, [sp, #4]
 80235cc:	2b24      	cmp	r3, #36	@ 0x24
 80235ce:	d823      	bhi.n	8023618 <_strtol_l.isra.0+0x58>
 80235d0:	000c      	movs	r4, r1
 80235d2:	2b01      	cmp	r3, #1
 80235d4:	d020      	beq.n	8023618 <_strtol_l.isra.0+0x58>
 80235d6:	4b3d      	ldr	r3, [pc, #244]	@ (80236cc <_strtol_l.isra.0+0x10c>)
 80235d8:	2208      	movs	r2, #8
 80235da:	469c      	mov	ip, r3
 80235dc:	0023      	movs	r3, r4
 80235de:	4661      	mov	r1, ip
 80235e0:	781d      	ldrb	r5, [r3, #0]
 80235e2:	3401      	adds	r4, #1
 80235e4:	5d48      	ldrb	r0, [r1, r5]
 80235e6:	0001      	movs	r1, r0
 80235e8:	4011      	ands	r1, r2
 80235ea:	4210      	tst	r0, r2
 80235ec:	d1f6      	bne.n	80235dc <_strtol_l.isra.0+0x1c>
 80235ee:	2d2d      	cmp	r5, #45	@ 0x2d
 80235f0:	d119      	bne.n	8023626 <_strtol_l.isra.0+0x66>
 80235f2:	7825      	ldrb	r5, [r4, #0]
 80235f4:	1c9c      	adds	r4, r3, #2
 80235f6:	2301      	movs	r3, #1
 80235f8:	9300      	str	r3, [sp, #0]
 80235fa:	2210      	movs	r2, #16
 80235fc:	0033      	movs	r3, r6
 80235fe:	4393      	bics	r3, r2
 8023600:	d11d      	bne.n	802363e <_strtol_l.isra.0+0x7e>
 8023602:	2d30      	cmp	r5, #48	@ 0x30
 8023604:	d115      	bne.n	8023632 <_strtol_l.isra.0+0x72>
 8023606:	2120      	movs	r1, #32
 8023608:	7823      	ldrb	r3, [r4, #0]
 802360a:	438b      	bics	r3, r1
 802360c:	2b58      	cmp	r3, #88	@ 0x58
 802360e:	d110      	bne.n	8023632 <_strtol_l.isra.0+0x72>
 8023610:	7865      	ldrb	r5, [r4, #1]
 8023612:	3402      	adds	r4, #2
 8023614:	2610      	movs	r6, #16
 8023616:	e012      	b.n	802363e <_strtol_l.isra.0+0x7e>
 8023618:	f7fd fd30 	bl	802107c <__errno>
 802361c:	2316      	movs	r3, #22
 802361e:	6003      	str	r3, [r0, #0]
 8023620:	2000      	movs	r0, #0
 8023622:	b005      	add	sp, #20
 8023624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023626:	9100      	str	r1, [sp, #0]
 8023628:	2d2b      	cmp	r5, #43	@ 0x2b
 802362a:	d1e6      	bne.n	80235fa <_strtol_l.isra.0+0x3a>
 802362c:	7825      	ldrb	r5, [r4, #0]
 802362e:	1c9c      	adds	r4, r3, #2
 8023630:	e7e3      	b.n	80235fa <_strtol_l.isra.0+0x3a>
 8023632:	2e00      	cmp	r6, #0
 8023634:	d1ee      	bne.n	8023614 <_strtol_l.isra.0+0x54>
 8023636:	360a      	adds	r6, #10
 8023638:	2d30      	cmp	r5, #48	@ 0x30
 802363a:	d100      	bne.n	802363e <_strtol_l.isra.0+0x7e>
 802363c:	3e02      	subs	r6, #2
 802363e:	4a24      	ldr	r2, [pc, #144]	@ (80236d0 <_strtol_l.isra.0+0x110>)
 8023640:	9b00      	ldr	r3, [sp, #0]
 8023642:	4694      	mov	ip, r2
 8023644:	4463      	add	r3, ip
 8023646:	0031      	movs	r1, r6
 8023648:	0018      	movs	r0, r3
 802364a:	9302      	str	r3, [sp, #8]
 802364c:	f7dc fe08 	bl	8000260 <__aeabi_uidivmod>
 8023650:	2200      	movs	r2, #0
 8023652:	4684      	mov	ip, r0
 8023654:	0010      	movs	r0, r2
 8023656:	002b      	movs	r3, r5
 8023658:	3b30      	subs	r3, #48	@ 0x30
 802365a:	2b09      	cmp	r3, #9
 802365c:	d811      	bhi.n	8023682 <_strtol_l.isra.0+0xc2>
 802365e:	001d      	movs	r5, r3
 8023660:	42ae      	cmp	r6, r5
 8023662:	dd1d      	ble.n	80236a0 <_strtol_l.isra.0+0xe0>
 8023664:	1c53      	adds	r3, r2, #1
 8023666:	d009      	beq.n	802367c <_strtol_l.isra.0+0xbc>
 8023668:	2201      	movs	r2, #1
 802366a:	4252      	negs	r2, r2
 802366c:	4584      	cmp	ip, r0
 802366e:	d305      	bcc.n	802367c <_strtol_l.isra.0+0xbc>
 8023670:	d101      	bne.n	8023676 <_strtol_l.isra.0+0xb6>
 8023672:	42a9      	cmp	r1, r5
 8023674:	db11      	blt.n	802369a <_strtol_l.isra.0+0xda>
 8023676:	2201      	movs	r2, #1
 8023678:	4370      	muls	r0, r6
 802367a:	1828      	adds	r0, r5, r0
 802367c:	7825      	ldrb	r5, [r4, #0]
 802367e:	3401      	adds	r4, #1
 8023680:	e7e9      	b.n	8023656 <_strtol_l.isra.0+0x96>
 8023682:	002b      	movs	r3, r5
 8023684:	3b41      	subs	r3, #65	@ 0x41
 8023686:	2b19      	cmp	r3, #25
 8023688:	d801      	bhi.n	802368e <_strtol_l.isra.0+0xce>
 802368a:	3d37      	subs	r5, #55	@ 0x37
 802368c:	e7e8      	b.n	8023660 <_strtol_l.isra.0+0xa0>
 802368e:	002b      	movs	r3, r5
 8023690:	3b61      	subs	r3, #97	@ 0x61
 8023692:	2b19      	cmp	r3, #25
 8023694:	d804      	bhi.n	80236a0 <_strtol_l.isra.0+0xe0>
 8023696:	3d57      	subs	r5, #87	@ 0x57
 8023698:	e7e2      	b.n	8023660 <_strtol_l.isra.0+0xa0>
 802369a:	2201      	movs	r2, #1
 802369c:	4252      	negs	r2, r2
 802369e:	e7ed      	b.n	802367c <_strtol_l.isra.0+0xbc>
 80236a0:	1c53      	adds	r3, r2, #1
 80236a2:	d108      	bne.n	80236b6 <_strtol_l.isra.0+0xf6>
 80236a4:	2322      	movs	r3, #34	@ 0x22
 80236a6:	9a03      	ldr	r2, [sp, #12]
 80236a8:	9802      	ldr	r0, [sp, #8]
 80236aa:	6013      	str	r3, [r2, #0]
 80236ac:	2f00      	cmp	r7, #0
 80236ae:	d0b8      	beq.n	8023622 <_strtol_l.isra.0+0x62>
 80236b0:	1e63      	subs	r3, r4, #1
 80236b2:	9301      	str	r3, [sp, #4]
 80236b4:	e007      	b.n	80236c6 <_strtol_l.isra.0+0x106>
 80236b6:	9b00      	ldr	r3, [sp, #0]
 80236b8:	2b00      	cmp	r3, #0
 80236ba:	d000      	beq.n	80236be <_strtol_l.isra.0+0xfe>
 80236bc:	4240      	negs	r0, r0
 80236be:	2f00      	cmp	r7, #0
 80236c0:	d0af      	beq.n	8023622 <_strtol_l.isra.0+0x62>
 80236c2:	2a00      	cmp	r2, #0
 80236c4:	d1f4      	bne.n	80236b0 <_strtol_l.isra.0+0xf0>
 80236c6:	9b01      	ldr	r3, [sp, #4]
 80236c8:	603b      	str	r3, [r7, #0]
 80236ca:	e7aa      	b.n	8023622 <_strtol_l.isra.0+0x62>
 80236cc:	08026ffd 	.word	0x08026ffd
 80236d0:	7fffffff 	.word	0x7fffffff

080236d4 <_strtol_r>:
 80236d4:	b510      	push	{r4, lr}
 80236d6:	f7ff ff73 	bl	80235c0 <_strtol_l.isra.0>
 80236da:	bd10      	pop	{r4, pc}

080236dc <__ssputs_r>:
 80236dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80236de:	688e      	ldr	r6, [r1, #8]
 80236e0:	b085      	sub	sp, #20
 80236e2:	001f      	movs	r7, r3
 80236e4:	000c      	movs	r4, r1
 80236e6:	680b      	ldr	r3, [r1, #0]
 80236e8:	9002      	str	r0, [sp, #8]
 80236ea:	9203      	str	r2, [sp, #12]
 80236ec:	42be      	cmp	r6, r7
 80236ee:	d830      	bhi.n	8023752 <__ssputs_r+0x76>
 80236f0:	210c      	movs	r1, #12
 80236f2:	5e62      	ldrsh	r2, [r4, r1]
 80236f4:	2190      	movs	r1, #144	@ 0x90
 80236f6:	00c9      	lsls	r1, r1, #3
 80236f8:	420a      	tst	r2, r1
 80236fa:	d028      	beq.n	802374e <__ssputs_r+0x72>
 80236fc:	2003      	movs	r0, #3
 80236fe:	6921      	ldr	r1, [r4, #16]
 8023700:	1a5b      	subs	r3, r3, r1
 8023702:	9301      	str	r3, [sp, #4]
 8023704:	6963      	ldr	r3, [r4, #20]
 8023706:	4343      	muls	r3, r0
 8023708:	9801      	ldr	r0, [sp, #4]
 802370a:	0fdd      	lsrs	r5, r3, #31
 802370c:	18ed      	adds	r5, r5, r3
 802370e:	1c7b      	adds	r3, r7, #1
 8023710:	181b      	adds	r3, r3, r0
 8023712:	106d      	asrs	r5, r5, #1
 8023714:	42ab      	cmp	r3, r5
 8023716:	d900      	bls.n	802371a <__ssputs_r+0x3e>
 8023718:	001d      	movs	r5, r3
 802371a:	0552      	lsls	r2, r2, #21
 802371c:	d528      	bpl.n	8023770 <__ssputs_r+0x94>
 802371e:	0029      	movs	r1, r5
 8023720:	9802      	ldr	r0, [sp, #8]
 8023722:	f7fe fbdd 	bl	8021ee0 <_malloc_r>
 8023726:	1e06      	subs	r6, r0, #0
 8023728:	d02c      	beq.n	8023784 <__ssputs_r+0xa8>
 802372a:	9a01      	ldr	r2, [sp, #4]
 802372c:	6921      	ldr	r1, [r4, #16]
 802372e:	f7fd fcdd 	bl	80210ec <memcpy>
 8023732:	89a2      	ldrh	r2, [r4, #12]
 8023734:	4b18      	ldr	r3, [pc, #96]	@ (8023798 <__ssputs_r+0xbc>)
 8023736:	401a      	ands	r2, r3
 8023738:	2380      	movs	r3, #128	@ 0x80
 802373a:	4313      	orrs	r3, r2
 802373c:	81a3      	strh	r3, [r4, #12]
 802373e:	9b01      	ldr	r3, [sp, #4]
 8023740:	6126      	str	r6, [r4, #16]
 8023742:	18f6      	adds	r6, r6, r3
 8023744:	6026      	str	r6, [r4, #0]
 8023746:	003e      	movs	r6, r7
 8023748:	6165      	str	r5, [r4, #20]
 802374a:	1aed      	subs	r5, r5, r3
 802374c:	60a5      	str	r5, [r4, #8]
 802374e:	42be      	cmp	r6, r7
 8023750:	d900      	bls.n	8023754 <__ssputs_r+0x78>
 8023752:	003e      	movs	r6, r7
 8023754:	0032      	movs	r2, r6
 8023756:	9903      	ldr	r1, [sp, #12]
 8023758:	6820      	ldr	r0, [r4, #0]
 802375a:	f000 ff49 	bl	80245f0 <memmove>
 802375e:	2000      	movs	r0, #0
 8023760:	68a3      	ldr	r3, [r4, #8]
 8023762:	1b9b      	subs	r3, r3, r6
 8023764:	60a3      	str	r3, [r4, #8]
 8023766:	6823      	ldr	r3, [r4, #0]
 8023768:	199b      	adds	r3, r3, r6
 802376a:	6023      	str	r3, [r4, #0]
 802376c:	b005      	add	sp, #20
 802376e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023770:	002a      	movs	r2, r5
 8023772:	9802      	ldr	r0, [sp, #8]
 8023774:	f001 fb1e 	bl	8024db4 <_realloc_r>
 8023778:	1e06      	subs	r6, r0, #0
 802377a:	d1e0      	bne.n	802373e <__ssputs_r+0x62>
 802377c:	6921      	ldr	r1, [r4, #16]
 802377e:	9802      	ldr	r0, [sp, #8]
 8023780:	f7fe fb38 	bl	8021df4 <_free_r>
 8023784:	230c      	movs	r3, #12
 8023786:	2001      	movs	r0, #1
 8023788:	9a02      	ldr	r2, [sp, #8]
 802378a:	4240      	negs	r0, r0
 802378c:	6013      	str	r3, [r2, #0]
 802378e:	89a2      	ldrh	r2, [r4, #12]
 8023790:	3334      	adds	r3, #52	@ 0x34
 8023792:	4313      	orrs	r3, r2
 8023794:	81a3      	strh	r3, [r4, #12]
 8023796:	e7e9      	b.n	802376c <__ssputs_r+0x90>
 8023798:	fffffb7f 	.word	0xfffffb7f

0802379c <_svfiprintf_r>:
 802379c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802379e:	b0a1      	sub	sp, #132	@ 0x84
 80237a0:	9003      	str	r0, [sp, #12]
 80237a2:	001d      	movs	r5, r3
 80237a4:	898b      	ldrh	r3, [r1, #12]
 80237a6:	000f      	movs	r7, r1
 80237a8:	0016      	movs	r6, r2
 80237aa:	061b      	lsls	r3, r3, #24
 80237ac:	d511      	bpl.n	80237d2 <_svfiprintf_r+0x36>
 80237ae:	690b      	ldr	r3, [r1, #16]
 80237b0:	2b00      	cmp	r3, #0
 80237b2:	d10e      	bne.n	80237d2 <_svfiprintf_r+0x36>
 80237b4:	2140      	movs	r1, #64	@ 0x40
 80237b6:	f7fe fb93 	bl	8021ee0 <_malloc_r>
 80237ba:	6038      	str	r0, [r7, #0]
 80237bc:	6138      	str	r0, [r7, #16]
 80237be:	2800      	cmp	r0, #0
 80237c0:	d105      	bne.n	80237ce <_svfiprintf_r+0x32>
 80237c2:	230c      	movs	r3, #12
 80237c4:	9a03      	ldr	r2, [sp, #12]
 80237c6:	6013      	str	r3, [r2, #0]
 80237c8:	2001      	movs	r0, #1
 80237ca:	4240      	negs	r0, r0
 80237cc:	e0cf      	b.n	802396e <_svfiprintf_r+0x1d2>
 80237ce:	2340      	movs	r3, #64	@ 0x40
 80237d0:	617b      	str	r3, [r7, #20]
 80237d2:	2300      	movs	r3, #0
 80237d4:	ac08      	add	r4, sp, #32
 80237d6:	6163      	str	r3, [r4, #20]
 80237d8:	3320      	adds	r3, #32
 80237da:	7663      	strb	r3, [r4, #25]
 80237dc:	3310      	adds	r3, #16
 80237de:	76a3      	strb	r3, [r4, #26]
 80237e0:	9507      	str	r5, [sp, #28]
 80237e2:	0035      	movs	r5, r6
 80237e4:	782b      	ldrb	r3, [r5, #0]
 80237e6:	2b00      	cmp	r3, #0
 80237e8:	d001      	beq.n	80237ee <_svfiprintf_r+0x52>
 80237ea:	2b25      	cmp	r3, #37	@ 0x25
 80237ec:	d148      	bne.n	8023880 <_svfiprintf_r+0xe4>
 80237ee:	1bab      	subs	r3, r5, r6
 80237f0:	9305      	str	r3, [sp, #20]
 80237f2:	42b5      	cmp	r5, r6
 80237f4:	d00b      	beq.n	802380e <_svfiprintf_r+0x72>
 80237f6:	0032      	movs	r2, r6
 80237f8:	0039      	movs	r1, r7
 80237fa:	9803      	ldr	r0, [sp, #12]
 80237fc:	f7ff ff6e 	bl	80236dc <__ssputs_r>
 8023800:	3001      	adds	r0, #1
 8023802:	d100      	bne.n	8023806 <_svfiprintf_r+0x6a>
 8023804:	e0ae      	b.n	8023964 <_svfiprintf_r+0x1c8>
 8023806:	6963      	ldr	r3, [r4, #20]
 8023808:	9a05      	ldr	r2, [sp, #20]
 802380a:	189b      	adds	r3, r3, r2
 802380c:	6163      	str	r3, [r4, #20]
 802380e:	782b      	ldrb	r3, [r5, #0]
 8023810:	2b00      	cmp	r3, #0
 8023812:	d100      	bne.n	8023816 <_svfiprintf_r+0x7a>
 8023814:	e0a6      	b.n	8023964 <_svfiprintf_r+0x1c8>
 8023816:	2201      	movs	r2, #1
 8023818:	2300      	movs	r3, #0
 802381a:	4252      	negs	r2, r2
 802381c:	6062      	str	r2, [r4, #4]
 802381e:	a904      	add	r1, sp, #16
 8023820:	3254      	adds	r2, #84	@ 0x54
 8023822:	1852      	adds	r2, r2, r1
 8023824:	1c6e      	adds	r6, r5, #1
 8023826:	6023      	str	r3, [r4, #0]
 8023828:	60e3      	str	r3, [r4, #12]
 802382a:	60a3      	str	r3, [r4, #8]
 802382c:	7013      	strb	r3, [r2, #0]
 802382e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8023830:	4b54      	ldr	r3, [pc, #336]	@ (8023984 <_svfiprintf_r+0x1e8>)
 8023832:	2205      	movs	r2, #5
 8023834:	0018      	movs	r0, r3
 8023836:	7831      	ldrb	r1, [r6, #0]
 8023838:	9305      	str	r3, [sp, #20]
 802383a:	f7fd fc4c 	bl	80210d6 <memchr>
 802383e:	1c75      	adds	r5, r6, #1
 8023840:	2800      	cmp	r0, #0
 8023842:	d11f      	bne.n	8023884 <_svfiprintf_r+0xe8>
 8023844:	6822      	ldr	r2, [r4, #0]
 8023846:	06d3      	lsls	r3, r2, #27
 8023848:	d504      	bpl.n	8023854 <_svfiprintf_r+0xb8>
 802384a:	2353      	movs	r3, #83	@ 0x53
 802384c:	a904      	add	r1, sp, #16
 802384e:	185b      	adds	r3, r3, r1
 8023850:	2120      	movs	r1, #32
 8023852:	7019      	strb	r1, [r3, #0]
 8023854:	0713      	lsls	r3, r2, #28
 8023856:	d504      	bpl.n	8023862 <_svfiprintf_r+0xc6>
 8023858:	2353      	movs	r3, #83	@ 0x53
 802385a:	a904      	add	r1, sp, #16
 802385c:	185b      	adds	r3, r3, r1
 802385e:	212b      	movs	r1, #43	@ 0x2b
 8023860:	7019      	strb	r1, [r3, #0]
 8023862:	7833      	ldrb	r3, [r6, #0]
 8023864:	2b2a      	cmp	r3, #42	@ 0x2a
 8023866:	d016      	beq.n	8023896 <_svfiprintf_r+0xfa>
 8023868:	0035      	movs	r5, r6
 802386a:	2100      	movs	r1, #0
 802386c:	200a      	movs	r0, #10
 802386e:	68e3      	ldr	r3, [r4, #12]
 8023870:	782a      	ldrb	r2, [r5, #0]
 8023872:	1c6e      	adds	r6, r5, #1
 8023874:	3a30      	subs	r2, #48	@ 0x30
 8023876:	2a09      	cmp	r2, #9
 8023878:	d950      	bls.n	802391c <_svfiprintf_r+0x180>
 802387a:	2900      	cmp	r1, #0
 802387c:	d111      	bne.n	80238a2 <_svfiprintf_r+0x106>
 802387e:	e017      	b.n	80238b0 <_svfiprintf_r+0x114>
 8023880:	3501      	adds	r5, #1
 8023882:	e7af      	b.n	80237e4 <_svfiprintf_r+0x48>
 8023884:	9b05      	ldr	r3, [sp, #20]
 8023886:	6822      	ldr	r2, [r4, #0]
 8023888:	1ac0      	subs	r0, r0, r3
 802388a:	2301      	movs	r3, #1
 802388c:	4083      	lsls	r3, r0
 802388e:	4313      	orrs	r3, r2
 8023890:	002e      	movs	r6, r5
 8023892:	6023      	str	r3, [r4, #0]
 8023894:	e7cc      	b.n	8023830 <_svfiprintf_r+0x94>
 8023896:	9b07      	ldr	r3, [sp, #28]
 8023898:	1d19      	adds	r1, r3, #4
 802389a:	681b      	ldr	r3, [r3, #0]
 802389c:	9107      	str	r1, [sp, #28]
 802389e:	2b00      	cmp	r3, #0
 80238a0:	db01      	blt.n	80238a6 <_svfiprintf_r+0x10a>
 80238a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80238a4:	e004      	b.n	80238b0 <_svfiprintf_r+0x114>
 80238a6:	425b      	negs	r3, r3
 80238a8:	60e3      	str	r3, [r4, #12]
 80238aa:	2302      	movs	r3, #2
 80238ac:	4313      	orrs	r3, r2
 80238ae:	6023      	str	r3, [r4, #0]
 80238b0:	782b      	ldrb	r3, [r5, #0]
 80238b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80238b4:	d10c      	bne.n	80238d0 <_svfiprintf_r+0x134>
 80238b6:	786b      	ldrb	r3, [r5, #1]
 80238b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80238ba:	d134      	bne.n	8023926 <_svfiprintf_r+0x18a>
 80238bc:	9b07      	ldr	r3, [sp, #28]
 80238be:	3502      	adds	r5, #2
 80238c0:	1d1a      	adds	r2, r3, #4
 80238c2:	681b      	ldr	r3, [r3, #0]
 80238c4:	9207      	str	r2, [sp, #28]
 80238c6:	2b00      	cmp	r3, #0
 80238c8:	da01      	bge.n	80238ce <_svfiprintf_r+0x132>
 80238ca:	2301      	movs	r3, #1
 80238cc:	425b      	negs	r3, r3
 80238ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80238d0:	4e2d      	ldr	r6, [pc, #180]	@ (8023988 <_svfiprintf_r+0x1ec>)
 80238d2:	2203      	movs	r2, #3
 80238d4:	0030      	movs	r0, r6
 80238d6:	7829      	ldrb	r1, [r5, #0]
 80238d8:	f7fd fbfd 	bl	80210d6 <memchr>
 80238dc:	2800      	cmp	r0, #0
 80238de:	d006      	beq.n	80238ee <_svfiprintf_r+0x152>
 80238e0:	2340      	movs	r3, #64	@ 0x40
 80238e2:	1b80      	subs	r0, r0, r6
 80238e4:	4083      	lsls	r3, r0
 80238e6:	6822      	ldr	r2, [r4, #0]
 80238e8:	3501      	adds	r5, #1
 80238ea:	4313      	orrs	r3, r2
 80238ec:	6023      	str	r3, [r4, #0]
 80238ee:	7829      	ldrb	r1, [r5, #0]
 80238f0:	2206      	movs	r2, #6
 80238f2:	4826      	ldr	r0, [pc, #152]	@ (802398c <_svfiprintf_r+0x1f0>)
 80238f4:	1c6e      	adds	r6, r5, #1
 80238f6:	7621      	strb	r1, [r4, #24]
 80238f8:	f7fd fbed 	bl	80210d6 <memchr>
 80238fc:	2800      	cmp	r0, #0
 80238fe:	d038      	beq.n	8023972 <_svfiprintf_r+0x1d6>
 8023900:	4b23      	ldr	r3, [pc, #140]	@ (8023990 <_svfiprintf_r+0x1f4>)
 8023902:	2b00      	cmp	r3, #0
 8023904:	d122      	bne.n	802394c <_svfiprintf_r+0x1b0>
 8023906:	2207      	movs	r2, #7
 8023908:	9b07      	ldr	r3, [sp, #28]
 802390a:	3307      	adds	r3, #7
 802390c:	4393      	bics	r3, r2
 802390e:	3308      	adds	r3, #8
 8023910:	9307      	str	r3, [sp, #28]
 8023912:	6963      	ldr	r3, [r4, #20]
 8023914:	9a04      	ldr	r2, [sp, #16]
 8023916:	189b      	adds	r3, r3, r2
 8023918:	6163      	str	r3, [r4, #20]
 802391a:	e762      	b.n	80237e2 <_svfiprintf_r+0x46>
 802391c:	4343      	muls	r3, r0
 802391e:	0035      	movs	r5, r6
 8023920:	2101      	movs	r1, #1
 8023922:	189b      	adds	r3, r3, r2
 8023924:	e7a4      	b.n	8023870 <_svfiprintf_r+0xd4>
 8023926:	2300      	movs	r3, #0
 8023928:	200a      	movs	r0, #10
 802392a:	0019      	movs	r1, r3
 802392c:	3501      	adds	r5, #1
 802392e:	6063      	str	r3, [r4, #4]
 8023930:	782a      	ldrb	r2, [r5, #0]
 8023932:	1c6e      	adds	r6, r5, #1
 8023934:	3a30      	subs	r2, #48	@ 0x30
 8023936:	2a09      	cmp	r2, #9
 8023938:	d903      	bls.n	8023942 <_svfiprintf_r+0x1a6>
 802393a:	2b00      	cmp	r3, #0
 802393c:	d0c8      	beq.n	80238d0 <_svfiprintf_r+0x134>
 802393e:	9109      	str	r1, [sp, #36]	@ 0x24
 8023940:	e7c6      	b.n	80238d0 <_svfiprintf_r+0x134>
 8023942:	4341      	muls	r1, r0
 8023944:	0035      	movs	r5, r6
 8023946:	2301      	movs	r3, #1
 8023948:	1889      	adds	r1, r1, r2
 802394a:	e7f1      	b.n	8023930 <_svfiprintf_r+0x194>
 802394c:	aa07      	add	r2, sp, #28
 802394e:	9200      	str	r2, [sp, #0]
 8023950:	0021      	movs	r1, r4
 8023952:	003a      	movs	r2, r7
 8023954:	4b0f      	ldr	r3, [pc, #60]	@ (8023994 <_svfiprintf_r+0x1f8>)
 8023956:	9803      	ldr	r0, [sp, #12]
 8023958:	f7fc fb4c 	bl	801fff4 <_printf_float>
 802395c:	9004      	str	r0, [sp, #16]
 802395e:	9b04      	ldr	r3, [sp, #16]
 8023960:	3301      	adds	r3, #1
 8023962:	d1d6      	bne.n	8023912 <_svfiprintf_r+0x176>
 8023964:	89bb      	ldrh	r3, [r7, #12]
 8023966:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8023968:	065b      	lsls	r3, r3, #25
 802396a:	d500      	bpl.n	802396e <_svfiprintf_r+0x1d2>
 802396c:	e72c      	b.n	80237c8 <_svfiprintf_r+0x2c>
 802396e:	b021      	add	sp, #132	@ 0x84
 8023970:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023972:	aa07      	add	r2, sp, #28
 8023974:	9200      	str	r2, [sp, #0]
 8023976:	0021      	movs	r1, r4
 8023978:	003a      	movs	r2, r7
 802397a:	4b06      	ldr	r3, [pc, #24]	@ (8023994 <_svfiprintf_r+0x1f8>)
 802397c:	9803      	ldr	r0, [sp, #12]
 802397e:	f7fc fde7 	bl	8020550 <_printf_i>
 8023982:	e7eb      	b.n	802395c <_svfiprintf_r+0x1c0>
 8023984:	0802721c 	.word	0x0802721c
 8023988:	08027222 	.word	0x08027222
 802398c:	08027226 	.word	0x08027226
 8023990:	0801fff5 	.word	0x0801fff5
 8023994:	080236dd 	.word	0x080236dd

08023998 <_sungetc_r>:
 8023998:	b570      	push	{r4, r5, r6, lr}
 802399a:	0014      	movs	r4, r2
 802399c:	1c4b      	adds	r3, r1, #1
 802399e:	d103      	bne.n	80239a8 <_sungetc_r+0x10>
 80239a0:	2501      	movs	r5, #1
 80239a2:	426d      	negs	r5, r5
 80239a4:	0028      	movs	r0, r5
 80239a6:	bd70      	pop	{r4, r5, r6, pc}
 80239a8:	8993      	ldrh	r3, [r2, #12]
 80239aa:	2220      	movs	r2, #32
 80239ac:	4393      	bics	r3, r2
 80239ae:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80239b0:	81a3      	strh	r3, [r4, #12]
 80239b2:	b2ce      	uxtb	r6, r1
 80239b4:	6863      	ldr	r3, [r4, #4]
 80239b6:	b2cd      	uxtb	r5, r1
 80239b8:	2a00      	cmp	r2, #0
 80239ba:	d010      	beq.n	80239de <_sungetc_r+0x46>
 80239bc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80239be:	429a      	cmp	r2, r3
 80239c0:	dd07      	ble.n	80239d2 <_sungetc_r+0x3a>
 80239c2:	6823      	ldr	r3, [r4, #0]
 80239c4:	3b01      	subs	r3, #1
 80239c6:	6023      	str	r3, [r4, #0]
 80239c8:	701e      	strb	r6, [r3, #0]
 80239ca:	6863      	ldr	r3, [r4, #4]
 80239cc:	3301      	adds	r3, #1
 80239ce:	6063      	str	r3, [r4, #4]
 80239d0:	e7e8      	b.n	80239a4 <_sungetc_r+0xc>
 80239d2:	0021      	movs	r1, r4
 80239d4:	f000 fd2e 	bl	8024434 <__submore>
 80239d8:	2800      	cmp	r0, #0
 80239da:	d0f2      	beq.n	80239c2 <_sungetc_r+0x2a>
 80239dc:	e7e0      	b.n	80239a0 <_sungetc_r+0x8>
 80239de:	6921      	ldr	r1, [r4, #16]
 80239e0:	6822      	ldr	r2, [r4, #0]
 80239e2:	2900      	cmp	r1, #0
 80239e4:	d007      	beq.n	80239f6 <_sungetc_r+0x5e>
 80239e6:	4291      	cmp	r1, r2
 80239e8:	d205      	bcs.n	80239f6 <_sungetc_r+0x5e>
 80239ea:	1e51      	subs	r1, r2, #1
 80239ec:	7808      	ldrb	r0, [r1, #0]
 80239ee:	42a8      	cmp	r0, r5
 80239f0:	d101      	bne.n	80239f6 <_sungetc_r+0x5e>
 80239f2:	6021      	str	r1, [r4, #0]
 80239f4:	e7ea      	b.n	80239cc <_sungetc_r+0x34>
 80239f6:	6423      	str	r3, [r4, #64]	@ 0x40
 80239f8:	0023      	movs	r3, r4
 80239fa:	3344      	adds	r3, #68	@ 0x44
 80239fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80239fe:	2303      	movs	r3, #3
 8023a00:	63a3      	str	r3, [r4, #56]	@ 0x38
 8023a02:	0023      	movs	r3, r4
 8023a04:	3346      	adds	r3, #70	@ 0x46
 8023a06:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8023a08:	701e      	strb	r6, [r3, #0]
 8023a0a:	6023      	str	r3, [r4, #0]
 8023a0c:	2301      	movs	r3, #1
 8023a0e:	e7de      	b.n	80239ce <_sungetc_r+0x36>

08023a10 <__ssrefill_r>:
 8023a10:	b510      	push	{r4, lr}
 8023a12:	000c      	movs	r4, r1
 8023a14:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8023a16:	2900      	cmp	r1, #0
 8023a18:	d00e      	beq.n	8023a38 <__ssrefill_r+0x28>
 8023a1a:	0023      	movs	r3, r4
 8023a1c:	3344      	adds	r3, #68	@ 0x44
 8023a1e:	4299      	cmp	r1, r3
 8023a20:	d001      	beq.n	8023a26 <__ssrefill_r+0x16>
 8023a22:	f7fe f9e7 	bl	8021df4 <_free_r>
 8023a26:	2000      	movs	r0, #0
 8023a28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8023a2a:	6360      	str	r0, [r4, #52]	@ 0x34
 8023a2c:	6063      	str	r3, [r4, #4]
 8023a2e:	4283      	cmp	r3, r0
 8023a30:	d002      	beq.n	8023a38 <__ssrefill_r+0x28>
 8023a32:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8023a34:	6023      	str	r3, [r4, #0]
 8023a36:	bd10      	pop	{r4, pc}
 8023a38:	6923      	ldr	r3, [r4, #16]
 8023a3a:	2001      	movs	r0, #1
 8023a3c:	6023      	str	r3, [r4, #0]
 8023a3e:	2300      	movs	r3, #0
 8023a40:	89a2      	ldrh	r2, [r4, #12]
 8023a42:	6063      	str	r3, [r4, #4]
 8023a44:	3320      	adds	r3, #32
 8023a46:	4313      	orrs	r3, r2
 8023a48:	81a3      	strh	r3, [r4, #12]
 8023a4a:	4240      	negs	r0, r0
 8023a4c:	e7f3      	b.n	8023a36 <__ssrefill_r+0x26>
	...

08023a50 <__ssvfiscanf_r>:
 8023a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023a52:	4cab      	ldr	r4, [pc, #684]	@ (8023d00 <__ssvfiscanf_r+0x2b0>)
 8023a54:	44a5      	add	sp, r4
 8023a56:	000c      	movs	r4, r1
 8023a58:	2100      	movs	r1, #0
 8023a5a:	9000      	str	r0, [sp, #0]
 8023a5c:	20be      	movs	r0, #190	@ 0xbe
 8023a5e:	9146      	str	r1, [sp, #280]	@ 0x118
 8023a60:	9147      	str	r1, [sp, #284]	@ 0x11c
 8023a62:	a903      	add	r1, sp, #12
 8023a64:	9148      	str	r1, [sp, #288]	@ 0x120
 8023a66:	49a7      	ldr	r1, [pc, #668]	@ (8023d04 <__ssvfiscanf_r+0x2b4>)
 8023a68:	0040      	lsls	r0, r0, #1
 8023a6a:	ad43      	add	r5, sp, #268	@ 0x10c
 8023a6c:	5029      	str	r1, [r5, r0]
 8023a6e:	49a6      	ldr	r1, [pc, #664]	@ (8023d08 <__ssvfiscanf_r+0x2b8>)
 8023a70:	3004      	adds	r0, #4
 8023a72:	ad43      	add	r5, sp, #268	@ 0x10c
 8023a74:	5029      	str	r1, [r5, r0]
 8023a76:	9302      	str	r3, [sp, #8]
 8023a78:	7816      	ldrb	r6, [r2, #0]
 8023a7a:	2e00      	cmp	r6, #0
 8023a7c:	d100      	bne.n	8023a80 <__ssvfiscanf_r+0x30>
 8023a7e:	e13c      	b.n	8023cfa <__ssvfiscanf_r+0x2aa>
 8023a80:	2308      	movs	r3, #8
 8023a82:	2008      	movs	r0, #8
 8023a84:	4da1      	ldr	r5, [pc, #644]	@ (8023d0c <__ssvfiscanf_r+0x2bc>)
 8023a86:	1c57      	adds	r7, r2, #1
 8023a88:	5da9      	ldrb	r1, [r5, r6]
 8023a8a:	400b      	ands	r3, r1
 8023a8c:	4201      	tst	r1, r0
 8023a8e:	d01d      	beq.n	8023acc <__ssvfiscanf_r+0x7c>
 8023a90:	0006      	movs	r6, r0
 8023a92:	6863      	ldr	r3, [r4, #4]
 8023a94:	2b00      	cmp	r3, #0
 8023a96:	dd0f      	ble.n	8023ab8 <__ssvfiscanf_r+0x68>
 8023a98:	6823      	ldr	r3, [r4, #0]
 8023a9a:	781a      	ldrb	r2, [r3, #0]
 8023a9c:	5caa      	ldrb	r2, [r5, r2]
 8023a9e:	4232      	tst	r2, r6
 8023aa0:	d101      	bne.n	8023aa6 <__ssvfiscanf_r+0x56>
 8023aa2:	003a      	movs	r2, r7
 8023aa4:	e7e8      	b.n	8023a78 <__ssvfiscanf_r+0x28>
 8023aa6:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8023aa8:	3301      	adds	r3, #1
 8023aaa:	3201      	adds	r2, #1
 8023aac:	9247      	str	r2, [sp, #284]	@ 0x11c
 8023aae:	6862      	ldr	r2, [r4, #4]
 8023ab0:	6023      	str	r3, [r4, #0]
 8023ab2:	3a01      	subs	r2, #1
 8023ab4:	6062      	str	r2, [r4, #4]
 8023ab6:	e7ec      	b.n	8023a92 <__ssvfiscanf_r+0x42>
 8023ab8:	22c0      	movs	r2, #192	@ 0xc0
 8023aba:	ab43      	add	r3, sp, #268	@ 0x10c
 8023abc:	0052      	lsls	r2, r2, #1
 8023abe:	0021      	movs	r1, r4
 8023ac0:	589b      	ldr	r3, [r3, r2]
 8023ac2:	9800      	ldr	r0, [sp, #0]
 8023ac4:	4798      	blx	r3
 8023ac6:	2800      	cmp	r0, #0
 8023ac8:	d0e6      	beq.n	8023a98 <__ssvfiscanf_r+0x48>
 8023aca:	e7ea      	b.n	8023aa2 <__ssvfiscanf_r+0x52>
 8023acc:	2e25      	cmp	r6, #37	@ 0x25
 8023ace:	d162      	bne.n	8023b96 <__ssvfiscanf_r+0x146>
 8023ad0:	9345      	str	r3, [sp, #276]	@ 0x114
 8023ad2:	9343      	str	r3, [sp, #268]	@ 0x10c
 8023ad4:	7853      	ldrb	r3, [r2, #1]
 8023ad6:	2b2a      	cmp	r3, #42	@ 0x2a
 8023ad8:	d102      	bne.n	8023ae0 <__ssvfiscanf_r+0x90>
 8023ada:	3b1a      	subs	r3, #26
 8023adc:	9343      	str	r3, [sp, #268]	@ 0x10c
 8023ade:	1c97      	adds	r7, r2, #2
 8023ae0:	003d      	movs	r5, r7
 8023ae2:	220a      	movs	r2, #10
 8023ae4:	7829      	ldrb	r1, [r5, #0]
 8023ae6:	1c6f      	adds	r7, r5, #1
 8023ae8:	000b      	movs	r3, r1
 8023aea:	3b30      	subs	r3, #48	@ 0x30
 8023aec:	2b09      	cmp	r3, #9
 8023aee:	d91f      	bls.n	8023b30 <__ssvfiscanf_r+0xe0>
 8023af0:	4b87      	ldr	r3, [pc, #540]	@ (8023d10 <__ssvfiscanf_r+0x2c0>)
 8023af2:	2203      	movs	r2, #3
 8023af4:	0018      	movs	r0, r3
 8023af6:	9301      	str	r3, [sp, #4]
 8023af8:	f7fd faed 	bl	80210d6 <memchr>
 8023afc:	2800      	cmp	r0, #0
 8023afe:	d007      	beq.n	8023b10 <__ssvfiscanf_r+0xc0>
 8023b00:	9b01      	ldr	r3, [sp, #4]
 8023b02:	003d      	movs	r5, r7
 8023b04:	1ac0      	subs	r0, r0, r3
 8023b06:	2301      	movs	r3, #1
 8023b08:	4083      	lsls	r3, r0
 8023b0a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8023b0c:	4313      	orrs	r3, r2
 8023b0e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8023b10:	782b      	ldrb	r3, [r5, #0]
 8023b12:	1c6f      	adds	r7, r5, #1
 8023b14:	2b78      	cmp	r3, #120	@ 0x78
 8023b16:	d806      	bhi.n	8023b26 <__ssvfiscanf_r+0xd6>
 8023b18:	2b57      	cmp	r3, #87	@ 0x57
 8023b1a:	d810      	bhi.n	8023b3e <__ssvfiscanf_r+0xee>
 8023b1c:	2b25      	cmp	r3, #37	@ 0x25
 8023b1e:	d03a      	beq.n	8023b96 <__ssvfiscanf_r+0x146>
 8023b20:	d834      	bhi.n	8023b8c <__ssvfiscanf_r+0x13c>
 8023b22:	2b00      	cmp	r3, #0
 8023b24:	d055      	beq.n	8023bd2 <__ssvfiscanf_r+0x182>
 8023b26:	2303      	movs	r3, #3
 8023b28:	9349      	str	r3, [sp, #292]	@ 0x124
 8023b2a:	3307      	adds	r3, #7
 8023b2c:	9344      	str	r3, [sp, #272]	@ 0x110
 8023b2e:	e069      	b.n	8023c04 <__ssvfiscanf_r+0x1b4>
 8023b30:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8023b32:	003d      	movs	r5, r7
 8023b34:	4353      	muls	r3, r2
 8023b36:	3b30      	subs	r3, #48	@ 0x30
 8023b38:	185b      	adds	r3, r3, r1
 8023b3a:	9345      	str	r3, [sp, #276]	@ 0x114
 8023b3c:	e7d2      	b.n	8023ae4 <__ssvfiscanf_r+0x94>
 8023b3e:	0018      	movs	r0, r3
 8023b40:	3858      	subs	r0, #88	@ 0x58
 8023b42:	2820      	cmp	r0, #32
 8023b44:	d8ef      	bhi.n	8023b26 <__ssvfiscanf_r+0xd6>
 8023b46:	f7dc fafb 	bl	8000140 <__gnu_thumb1_case_shi>
 8023b4a:	004b      	.short	0x004b
 8023b4c:	ffeeffee 	.word	0xffeeffee
 8023b50:	ffee007d 	.word	0xffee007d
 8023b54:	ffeeffee 	.word	0xffeeffee
 8023b58:	ffeeffee 	.word	0xffeeffee
 8023b5c:	ffeeffee 	.word	0xffeeffee
 8023b60:	007b0088 	.word	0x007b0088
 8023b64:	00240024 	.word	0x00240024
 8023b68:	ffee0024 	.word	0xffee0024
 8023b6c:	ffee0055 	.word	0xffee0055
 8023b70:	ffeeffee 	.word	0xffeeffee
 8023b74:	0090ffee 	.word	0x0090ffee
 8023b78:	00470059 	.word	0x00470059
 8023b7c:	ffeeffee 	.word	0xffeeffee
 8023b80:	ffee008e 	.word	0xffee008e
 8023b84:	ffee007b 	.word	0xffee007b
 8023b88:	004bffee 	.word	0x004bffee
 8023b8c:	3b45      	subs	r3, #69	@ 0x45
 8023b8e:	2b02      	cmp	r3, #2
 8023b90:	d8c9      	bhi.n	8023b26 <__ssvfiscanf_r+0xd6>
 8023b92:	2305      	movs	r3, #5
 8023b94:	e035      	b.n	8023c02 <__ssvfiscanf_r+0x1b2>
 8023b96:	6863      	ldr	r3, [r4, #4]
 8023b98:	2b00      	cmp	r3, #0
 8023b9a:	dd0d      	ble.n	8023bb8 <__ssvfiscanf_r+0x168>
 8023b9c:	6823      	ldr	r3, [r4, #0]
 8023b9e:	781a      	ldrb	r2, [r3, #0]
 8023ba0:	42b2      	cmp	r2, r6
 8023ba2:	d000      	beq.n	8023ba6 <__ssvfiscanf_r+0x156>
 8023ba4:	e0a9      	b.n	8023cfa <__ssvfiscanf_r+0x2aa>
 8023ba6:	3301      	adds	r3, #1
 8023ba8:	6862      	ldr	r2, [r4, #4]
 8023baa:	6023      	str	r3, [r4, #0]
 8023bac:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8023bae:	3a01      	subs	r2, #1
 8023bb0:	3301      	adds	r3, #1
 8023bb2:	6062      	str	r2, [r4, #4]
 8023bb4:	9347      	str	r3, [sp, #284]	@ 0x11c
 8023bb6:	e774      	b.n	8023aa2 <__ssvfiscanf_r+0x52>
 8023bb8:	23c0      	movs	r3, #192	@ 0xc0
 8023bba:	aa43      	add	r2, sp, #268	@ 0x10c
 8023bbc:	005b      	lsls	r3, r3, #1
 8023bbe:	0021      	movs	r1, r4
 8023bc0:	58d3      	ldr	r3, [r2, r3]
 8023bc2:	9800      	ldr	r0, [sp, #0]
 8023bc4:	4798      	blx	r3
 8023bc6:	2800      	cmp	r0, #0
 8023bc8:	d0e8      	beq.n	8023b9c <__ssvfiscanf_r+0x14c>
 8023bca:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8023bcc:	2800      	cmp	r0, #0
 8023bce:	d000      	beq.n	8023bd2 <__ssvfiscanf_r+0x182>
 8023bd0:	e08b      	b.n	8023cea <__ssvfiscanf_r+0x29a>
 8023bd2:	2001      	movs	r0, #1
 8023bd4:	4240      	negs	r0, r0
 8023bd6:	e08c      	b.n	8023cf2 <__ssvfiscanf_r+0x2a2>
 8023bd8:	2220      	movs	r2, #32
 8023bda:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8023bdc:	430a      	orrs	r2, r1
 8023bde:	9243      	str	r2, [sp, #268]	@ 0x10c
 8023be0:	2280      	movs	r2, #128	@ 0x80
 8023be2:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8023be4:	0092      	lsls	r2, r2, #2
 8023be6:	430a      	orrs	r2, r1
 8023be8:	9243      	str	r2, [sp, #268]	@ 0x10c
 8023bea:	2210      	movs	r2, #16
 8023bec:	9244      	str	r2, [sp, #272]	@ 0x110
 8023bee:	2b6e      	cmp	r3, #110	@ 0x6e
 8023bf0:	d902      	bls.n	8023bf8 <__ssvfiscanf_r+0x1a8>
 8023bf2:	e005      	b.n	8023c00 <__ssvfiscanf_r+0x1b0>
 8023bf4:	2300      	movs	r3, #0
 8023bf6:	9344      	str	r3, [sp, #272]	@ 0x110
 8023bf8:	2303      	movs	r3, #3
 8023bfa:	e002      	b.n	8023c02 <__ssvfiscanf_r+0x1b2>
 8023bfc:	2308      	movs	r3, #8
 8023bfe:	9344      	str	r3, [sp, #272]	@ 0x110
 8023c00:	2304      	movs	r3, #4
 8023c02:	9349      	str	r3, [sp, #292]	@ 0x124
 8023c04:	6863      	ldr	r3, [r4, #4]
 8023c06:	2b00      	cmp	r3, #0
 8023c08:	dd3e      	ble.n	8023c88 <__ssvfiscanf_r+0x238>
 8023c0a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8023c0c:	065b      	lsls	r3, r3, #25
 8023c0e:	d408      	bmi.n	8023c22 <__ssvfiscanf_r+0x1d2>
 8023c10:	26c0      	movs	r6, #192	@ 0xc0
 8023c12:	2508      	movs	r5, #8
 8023c14:	0076      	lsls	r6, r6, #1
 8023c16:	6823      	ldr	r3, [r4, #0]
 8023c18:	493c      	ldr	r1, [pc, #240]	@ (8023d0c <__ssvfiscanf_r+0x2bc>)
 8023c1a:	781a      	ldrb	r2, [r3, #0]
 8023c1c:	5c8a      	ldrb	r2, [r1, r2]
 8023c1e:	422a      	tst	r2, r5
 8023c20:	d13c      	bne.n	8023c9c <__ssvfiscanf_r+0x24c>
 8023c22:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8023c24:	2b02      	cmp	r3, #2
 8023c26:	dc4c      	bgt.n	8023cc2 <__ssvfiscanf_r+0x272>
 8023c28:	0022      	movs	r2, r4
 8023c2a:	9800      	ldr	r0, [sp, #0]
 8023c2c:	ab02      	add	r3, sp, #8
 8023c2e:	a943      	add	r1, sp, #268	@ 0x10c
 8023c30:	f000 f9b6 	bl	8023fa0 <_scanf_chars>
 8023c34:	2801      	cmp	r0, #1
 8023c36:	d060      	beq.n	8023cfa <__ssvfiscanf_r+0x2aa>
 8023c38:	2802      	cmp	r0, #2
 8023c3a:	d000      	beq.n	8023c3e <__ssvfiscanf_r+0x1ee>
 8023c3c:	e731      	b.n	8023aa2 <__ssvfiscanf_r+0x52>
 8023c3e:	e7c4      	b.n	8023bca <__ssvfiscanf_r+0x17a>
 8023c40:	220a      	movs	r2, #10
 8023c42:	e7d3      	b.n	8023bec <__ssvfiscanf_r+0x19c>
 8023c44:	0039      	movs	r1, r7
 8023c46:	a803      	add	r0, sp, #12
 8023c48:	f000 fbbb 	bl	80243c2 <__sccl>
 8023c4c:	2340      	movs	r3, #64	@ 0x40
 8023c4e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8023c50:	0007      	movs	r7, r0
 8023c52:	4313      	orrs	r3, r2
 8023c54:	9343      	str	r3, [sp, #268]	@ 0x10c
 8023c56:	2301      	movs	r3, #1
 8023c58:	e7d3      	b.n	8023c02 <__ssvfiscanf_r+0x1b2>
 8023c5a:	2340      	movs	r3, #64	@ 0x40
 8023c5c:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8023c5e:	4313      	orrs	r3, r2
 8023c60:	9343      	str	r3, [sp, #268]	@ 0x10c
 8023c62:	2300      	movs	r3, #0
 8023c64:	e7cd      	b.n	8023c02 <__ssvfiscanf_r+0x1b2>
 8023c66:	2302      	movs	r3, #2
 8023c68:	e7cb      	b.n	8023c02 <__ssvfiscanf_r+0x1b2>
 8023c6a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8023c6c:	06d3      	lsls	r3, r2, #27
 8023c6e:	d500      	bpl.n	8023c72 <__ssvfiscanf_r+0x222>
 8023c70:	e717      	b.n	8023aa2 <__ssvfiscanf_r+0x52>
 8023c72:	9b02      	ldr	r3, [sp, #8]
 8023c74:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 8023c76:	1d18      	adds	r0, r3, #4
 8023c78:	9002      	str	r0, [sp, #8]
 8023c7a:	681b      	ldr	r3, [r3, #0]
 8023c7c:	07d5      	lsls	r5, r2, #31
 8023c7e:	d501      	bpl.n	8023c84 <__ssvfiscanf_r+0x234>
 8023c80:	8019      	strh	r1, [r3, #0]
 8023c82:	e70e      	b.n	8023aa2 <__ssvfiscanf_r+0x52>
 8023c84:	6019      	str	r1, [r3, #0]
 8023c86:	e70c      	b.n	8023aa2 <__ssvfiscanf_r+0x52>
 8023c88:	23c0      	movs	r3, #192	@ 0xc0
 8023c8a:	aa43      	add	r2, sp, #268	@ 0x10c
 8023c8c:	005b      	lsls	r3, r3, #1
 8023c8e:	0021      	movs	r1, r4
 8023c90:	58d3      	ldr	r3, [r2, r3]
 8023c92:	9800      	ldr	r0, [sp, #0]
 8023c94:	4798      	blx	r3
 8023c96:	2800      	cmp	r0, #0
 8023c98:	d0b7      	beq.n	8023c0a <__ssvfiscanf_r+0x1ba>
 8023c9a:	e796      	b.n	8023bca <__ssvfiscanf_r+0x17a>
 8023c9c:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8023c9e:	3201      	adds	r2, #1
 8023ca0:	9247      	str	r2, [sp, #284]	@ 0x11c
 8023ca2:	6862      	ldr	r2, [r4, #4]
 8023ca4:	3a01      	subs	r2, #1
 8023ca6:	6062      	str	r2, [r4, #4]
 8023ca8:	2a00      	cmp	r2, #0
 8023caa:	dd02      	ble.n	8023cb2 <__ssvfiscanf_r+0x262>
 8023cac:	3301      	adds	r3, #1
 8023cae:	6023      	str	r3, [r4, #0]
 8023cb0:	e7b1      	b.n	8023c16 <__ssvfiscanf_r+0x1c6>
 8023cb2:	ab43      	add	r3, sp, #268	@ 0x10c
 8023cb4:	0021      	movs	r1, r4
 8023cb6:	599b      	ldr	r3, [r3, r6]
 8023cb8:	9800      	ldr	r0, [sp, #0]
 8023cba:	4798      	blx	r3
 8023cbc:	2800      	cmp	r0, #0
 8023cbe:	d0aa      	beq.n	8023c16 <__ssvfiscanf_r+0x1c6>
 8023cc0:	e783      	b.n	8023bca <__ssvfiscanf_r+0x17a>
 8023cc2:	2b04      	cmp	r3, #4
 8023cc4:	dc06      	bgt.n	8023cd4 <__ssvfiscanf_r+0x284>
 8023cc6:	0022      	movs	r2, r4
 8023cc8:	9800      	ldr	r0, [sp, #0]
 8023cca:	ab02      	add	r3, sp, #8
 8023ccc:	a943      	add	r1, sp, #268	@ 0x10c
 8023cce:	f000 f9c7 	bl	8024060 <_scanf_i>
 8023cd2:	e7af      	b.n	8023c34 <__ssvfiscanf_r+0x1e4>
 8023cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8023d14 <__ssvfiscanf_r+0x2c4>)
 8023cd6:	2b00      	cmp	r3, #0
 8023cd8:	d100      	bne.n	8023cdc <__ssvfiscanf_r+0x28c>
 8023cda:	e6e2      	b.n	8023aa2 <__ssvfiscanf_r+0x52>
 8023cdc:	0022      	movs	r2, r4
 8023cde:	9800      	ldr	r0, [sp, #0]
 8023ce0:	ab02      	add	r3, sp, #8
 8023ce2:	a943      	add	r1, sp, #268	@ 0x10c
 8023ce4:	f7fc fd40 	bl	8020768 <_scanf_float>
 8023ce8:	e7a4      	b.n	8023c34 <__ssvfiscanf_r+0x1e4>
 8023cea:	89a3      	ldrh	r3, [r4, #12]
 8023cec:	065b      	lsls	r3, r3, #25
 8023cee:	d500      	bpl.n	8023cf2 <__ssvfiscanf_r+0x2a2>
 8023cf0:	e76f      	b.n	8023bd2 <__ssvfiscanf_r+0x182>
 8023cf2:	23a5      	movs	r3, #165	@ 0xa5
 8023cf4:	009b      	lsls	r3, r3, #2
 8023cf6:	449d      	add	sp, r3
 8023cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023cfa:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8023cfc:	e7f9      	b.n	8023cf2 <__ssvfiscanf_r+0x2a2>
 8023cfe:	46c0      	nop			@ (mov r8, r8)
 8023d00:	fffffd6c 	.word	0xfffffd6c
 8023d04:	08023999 	.word	0x08023999
 8023d08:	08023a11 	.word	0x08023a11
 8023d0c:	08026ffd 	.word	0x08026ffd
 8023d10:	08027222 	.word	0x08027222
 8023d14:	08020769 	.word	0x08020769

08023d18 <__sfputc_r>:
 8023d18:	6893      	ldr	r3, [r2, #8]
 8023d1a:	b510      	push	{r4, lr}
 8023d1c:	3b01      	subs	r3, #1
 8023d1e:	6093      	str	r3, [r2, #8]
 8023d20:	2b00      	cmp	r3, #0
 8023d22:	da04      	bge.n	8023d2e <__sfputc_r+0x16>
 8023d24:	6994      	ldr	r4, [r2, #24]
 8023d26:	42a3      	cmp	r3, r4
 8023d28:	db07      	blt.n	8023d3a <__sfputc_r+0x22>
 8023d2a:	290a      	cmp	r1, #10
 8023d2c:	d005      	beq.n	8023d3a <__sfputc_r+0x22>
 8023d2e:	6813      	ldr	r3, [r2, #0]
 8023d30:	1c58      	adds	r0, r3, #1
 8023d32:	6010      	str	r0, [r2, #0]
 8023d34:	7019      	strb	r1, [r3, #0]
 8023d36:	0008      	movs	r0, r1
 8023d38:	bd10      	pop	{r4, pc}
 8023d3a:	f000 fbb9 	bl	80244b0 <__swbuf_r>
 8023d3e:	0001      	movs	r1, r0
 8023d40:	e7f9      	b.n	8023d36 <__sfputc_r+0x1e>

08023d42 <__sfputs_r>:
 8023d42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023d44:	0006      	movs	r6, r0
 8023d46:	000f      	movs	r7, r1
 8023d48:	0014      	movs	r4, r2
 8023d4a:	18d5      	adds	r5, r2, r3
 8023d4c:	42ac      	cmp	r4, r5
 8023d4e:	d101      	bne.n	8023d54 <__sfputs_r+0x12>
 8023d50:	2000      	movs	r0, #0
 8023d52:	e007      	b.n	8023d64 <__sfputs_r+0x22>
 8023d54:	7821      	ldrb	r1, [r4, #0]
 8023d56:	003a      	movs	r2, r7
 8023d58:	0030      	movs	r0, r6
 8023d5a:	f7ff ffdd 	bl	8023d18 <__sfputc_r>
 8023d5e:	3401      	adds	r4, #1
 8023d60:	1c43      	adds	r3, r0, #1
 8023d62:	d1f3      	bne.n	8023d4c <__sfputs_r+0xa>
 8023d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023d68 <_vfiprintf_r>:
 8023d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023d6a:	b0a1      	sub	sp, #132	@ 0x84
 8023d6c:	000f      	movs	r7, r1
 8023d6e:	0015      	movs	r5, r2
 8023d70:	001e      	movs	r6, r3
 8023d72:	9003      	str	r0, [sp, #12]
 8023d74:	2800      	cmp	r0, #0
 8023d76:	d004      	beq.n	8023d82 <_vfiprintf_r+0x1a>
 8023d78:	6a03      	ldr	r3, [r0, #32]
 8023d7a:	2b00      	cmp	r3, #0
 8023d7c:	d101      	bne.n	8023d82 <_vfiprintf_r+0x1a>
 8023d7e:	f7fc ff8f 	bl	8020ca0 <__sinit>
 8023d82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8023d84:	07db      	lsls	r3, r3, #31
 8023d86:	d405      	bmi.n	8023d94 <_vfiprintf_r+0x2c>
 8023d88:	89bb      	ldrh	r3, [r7, #12]
 8023d8a:	059b      	lsls	r3, r3, #22
 8023d8c:	d402      	bmi.n	8023d94 <_vfiprintf_r+0x2c>
 8023d8e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8023d90:	f7fd f99f 	bl	80210d2 <__retarget_lock_acquire_recursive>
 8023d94:	89bb      	ldrh	r3, [r7, #12]
 8023d96:	071b      	lsls	r3, r3, #28
 8023d98:	d502      	bpl.n	8023da0 <_vfiprintf_r+0x38>
 8023d9a:	693b      	ldr	r3, [r7, #16]
 8023d9c:	2b00      	cmp	r3, #0
 8023d9e:	d113      	bne.n	8023dc8 <_vfiprintf_r+0x60>
 8023da0:	0039      	movs	r1, r7
 8023da2:	9803      	ldr	r0, [sp, #12]
 8023da4:	f000 fbc6 	bl	8024534 <__swsetup_r>
 8023da8:	2800      	cmp	r0, #0
 8023daa:	d00d      	beq.n	8023dc8 <_vfiprintf_r+0x60>
 8023dac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8023dae:	07db      	lsls	r3, r3, #31
 8023db0:	d503      	bpl.n	8023dba <_vfiprintf_r+0x52>
 8023db2:	2001      	movs	r0, #1
 8023db4:	4240      	negs	r0, r0
 8023db6:	b021      	add	sp, #132	@ 0x84
 8023db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023dba:	89bb      	ldrh	r3, [r7, #12]
 8023dbc:	059b      	lsls	r3, r3, #22
 8023dbe:	d4f8      	bmi.n	8023db2 <_vfiprintf_r+0x4a>
 8023dc0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8023dc2:	f7fd f987 	bl	80210d4 <__retarget_lock_release_recursive>
 8023dc6:	e7f4      	b.n	8023db2 <_vfiprintf_r+0x4a>
 8023dc8:	2300      	movs	r3, #0
 8023dca:	ac08      	add	r4, sp, #32
 8023dcc:	6163      	str	r3, [r4, #20]
 8023dce:	3320      	adds	r3, #32
 8023dd0:	7663      	strb	r3, [r4, #25]
 8023dd2:	3310      	adds	r3, #16
 8023dd4:	76a3      	strb	r3, [r4, #26]
 8023dd6:	9607      	str	r6, [sp, #28]
 8023dd8:	002e      	movs	r6, r5
 8023dda:	7833      	ldrb	r3, [r6, #0]
 8023ddc:	2b00      	cmp	r3, #0
 8023dde:	d001      	beq.n	8023de4 <_vfiprintf_r+0x7c>
 8023de0:	2b25      	cmp	r3, #37	@ 0x25
 8023de2:	d148      	bne.n	8023e76 <_vfiprintf_r+0x10e>
 8023de4:	1b73      	subs	r3, r6, r5
 8023de6:	9305      	str	r3, [sp, #20]
 8023de8:	42ae      	cmp	r6, r5
 8023dea:	d00b      	beq.n	8023e04 <_vfiprintf_r+0x9c>
 8023dec:	002a      	movs	r2, r5
 8023dee:	0039      	movs	r1, r7
 8023df0:	9803      	ldr	r0, [sp, #12]
 8023df2:	f7ff ffa6 	bl	8023d42 <__sfputs_r>
 8023df6:	3001      	adds	r0, #1
 8023df8:	d100      	bne.n	8023dfc <_vfiprintf_r+0x94>
 8023dfa:	e0ae      	b.n	8023f5a <_vfiprintf_r+0x1f2>
 8023dfc:	6963      	ldr	r3, [r4, #20]
 8023dfe:	9a05      	ldr	r2, [sp, #20]
 8023e00:	189b      	adds	r3, r3, r2
 8023e02:	6163      	str	r3, [r4, #20]
 8023e04:	7833      	ldrb	r3, [r6, #0]
 8023e06:	2b00      	cmp	r3, #0
 8023e08:	d100      	bne.n	8023e0c <_vfiprintf_r+0xa4>
 8023e0a:	e0a6      	b.n	8023f5a <_vfiprintf_r+0x1f2>
 8023e0c:	2201      	movs	r2, #1
 8023e0e:	2300      	movs	r3, #0
 8023e10:	4252      	negs	r2, r2
 8023e12:	6062      	str	r2, [r4, #4]
 8023e14:	a904      	add	r1, sp, #16
 8023e16:	3254      	adds	r2, #84	@ 0x54
 8023e18:	1852      	adds	r2, r2, r1
 8023e1a:	1c75      	adds	r5, r6, #1
 8023e1c:	6023      	str	r3, [r4, #0]
 8023e1e:	60e3      	str	r3, [r4, #12]
 8023e20:	60a3      	str	r3, [r4, #8]
 8023e22:	7013      	strb	r3, [r2, #0]
 8023e24:	65a3      	str	r3, [r4, #88]	@ 0x58
 8023e26:	4b59      	ldr	r3, [pc, #356]	@ (8023f8c <_vfiprintf_r+0x224>)
 8023e28:	2205      	movs	r2, #5
 8023e2a:	0018      	movs	r0, r3
 8023e2c:	7829      	ldrb	r1, [r5, #0]
 8023e2e:	9305      	str	r3, [sp, #20]
 8023e30:	f7fd f951 	bl	80210d6 <memchr>
 8023e34:	1c6e      	adds	r6, r5, #1
 8023e36:	2800      	cmp	r0, #0
 8023e38:	d11f      	bne.n	8023e7a <_vfiprintf_r+0x112>
 8023e3a:	6822      	ldr	r2, [r4, #0]
 8023e3c:	06d3      	lsls	r3, r2, #27
 8023e3e:	d504      	bpl.n	8023e4a <_vfiprintf_r+0xe2>
 8023e40:	2353      	movs	r3, #83	@ 0x53
 8023e42:	a904      	add	r1, sp, #16
 8023e44:	185b      	adds	r3, r3, r1
 8023e46:	2120      	movs	r1, #32
 8023e48:	7019      	strb	r1, [r3, #0]
 8023e4a:	0713      	lsls	r3, r2, #28
 8023e4c:	d504      	bpl.n	8023e58 <_vfiprintf_r+0xf0>
 8023e4e:	2353      	movs	r3, #83	@ 0x53
 8023e50:	a904      	add	r1, sp, #16
 8023e52:	185b      	adds	r3, r3, r1
 8023e54:	212b      	movs	r1, #43	@ 0x2b
 8023e56:	7019      	strb	r1, [r3, #0]
 8023e58:	782b      	ldrb	r3, [r5, #0]
 8023e5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8023e5c:	d016      	beq.n	8023e8c <_vfiprintf_r+0x124>
 8023e5e:	002e      	movs	r6, r5
 8023e60:	2100      	movs	r1, #0
 8023e62:	200a      	movs	r0, #10
 8023e64:	68e3      	ldr	r3, [r4, #12]
 8023e66:	7832      	ldrb	r2, [r6, #0]
 8023e68:	1c75      	adds	r5, r6, #1
 8023e6a:	3a30      	subs	r2, #48	@ 0x30
 8023e6c:	2a09      	cmp	r2, #9
 8023e6e:	d950      	bls.n	8023f12 <_vfiprintf_r+0x1aa>
 8023e70:	2900      	cmp	r1, #0
 8023e72:	d111      	bne.n	8023e98 <_vfiprintf_r+0x130>
 8023e74:	e017      	b.n	8023ea6 <_vfiprintf_r+0x13e>
 8023e76:	3601      	adds	r6, #1
 8023e78:	e7af      	b.n	8023dda <_vfiprintf_r+0x72>
 8023e7a:	9b05      	ldr	r3, [sp, #20]
 8023e7c:	6822      	ldr	r2, [r4, #0]
 8023e7e:	1ac0      	subs	r0, r0, r3
 8023e80:	2301      	movs	r3, #1
 8023e82:	4083      	lsls	r3, r0
 8023e84:	4313      	orrs	r3, r2
 8023e86:	0035      	movs	r5, r6
 8023e88:	6023      	str	r3, [r4, #0]
 8023e8a:	e7cc      	b.n	8023e26 <_vfiprintf_r+0xbe>
 8023e8c:	9b07      	ldr	r3, [sp, #28]
 8023e8e:	1d19      	adds	r1, r3, #4
 8023e90:	681b      	ldr	r3, [r3, #0]
 8023e92:	9107      	str	r1, [sp, #28]
 8023e94:	2b00      	cmp	r3, #0
 8023e96:	db01      	blt.n	8023e9c <_vfiprintf_r+0x134>
 8023e98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8023e9a:	e004      	b.n	8023ea6 <_vfiprintf_r+0x13e>
 8023e9c:	425b      	negs	r3, r3
 8023e9e:	60e3      	str	r3, [r4, #12]
 8023ea0:	2302      	movs	r3, #2
 8023ea2:	4313      	orrs	r3, r2
 8023ea4:	6023      	str	r3, [r4, #0]
 8023ea6:	7833      	ldrb	r3, [r6, #0]
 8023ea8:	2b2e      	cmp	r3, #46	@ 0x2e
 8023eaa:	d10c      	bne.n	8023ec6 <_vfiprintf_r+0x15e>
 8023eac:	7873      	ldrb	r3, [r6, #1]
 8023eae:	2b2a      	cmp	r3, #42	@ 0x2a
 8023eb0:	d134      	bne.n	8023f1c <_vfiprintf_r+0x1b4>
 8023eb2:	9b07      	ldr	r3, [sp, #28]
 8023eb4:	3602      	adds	r6, #2
 8023eb6:	1d1a      	adds	r2, r3, #4
 8023eb8:	681b      	ldr	r3, [r3, #0]
 8023eba:	9207      	str	r2, [sp, #28]
 8023ebc:	2b00      	cmp	r3, #0
 8023ebe:	da01      	bge.n	8023ec4 <_vfiprintf_r+0x15c>
 8023ec0:	2301      	movs	r3, #1
 8023ec2:	425b      	negs	r3, r3
 8023ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8023ec6:	4d32      	ldr	r5, [pc, #200]	@ (8023f90 <_vfiprintf_r+0x228>)
 8023ec8:	2203      	movs	r2, #3
 8023eca:	0028      	movs	r0, r5
 8023ecc:	7831      	ldrb	r1, [r6, #0]
 8023ece:	f7fd f902 	bl	80210d6 <memchr>
 8023ed2:	2800      	cmp	r0, #0
 8023ed4:	d006      	beq.n	8023ee4 <_vfiprintf_r+0x17c>
 8023ed6:	2340      	movs	r3, #64	@ 0x40
 8023ed8:	1b40      	subs	r0, r0, r5
 8023eda:	4083      	lsls	r3, r0
 8023edc:	6822      	ldr	r2, [r4, #0]
 8023ede:	3601      	adds	r6, #1
 8023ee0:	4313      	orrs	r3, r2
 8023ee2:	6023      	str	r3, [r4, #0]
 8023ee4:	7831      	ldrb	r1, [r6, #0]
 8023ee6:	2206      	movs	r2, #6
 8023ee8:	482a      	ldr	r0, [pc, #168]	@ (8023f94 <_vfiprintf_r+0x22c>)
 8023eea:	1c75      	adds	r5, r6, #1
 8023eec:	7621      	strb	r1, [r4, #24]
 8023eee:	f7fd f8f2 	bl	80210d6 <memchr>
 8023ef2:	2800      	cmp	r0, #0
 8023ef4:	d040      	beq.n	8023f78 <_vfiprintf_r+0x210>
 8023ef6:	4b28      	ldr	r3, [pc, #160]	@ (8023f98 <_vfiprintf_r+0x230>)
 8023ef8:	2b00      	cmp	r3, #0
 8023efa:	d122      	bne.n	8023f42 <_vfiprintf_r+0x1da>
 8023efc:	2207      	movs	r2, #7
 8023efe:	9b07      	ldr	r3, [sp, #28]
 8023f00:	3307      	adds	r3, #7
 8023f02:	4393      	bics	r3, r2
 8023f04:	3308      	adds	r3, #8
 8023f06:	9307      	str	r3, [sp, #28]
 8023f08:	6963      	ldr	r3, [r4, #20]
 8023f0a:	9a04      	ldr	r2, [sp, #16]
 8023f0c:	189b      	adds	r3, r3, r2
 8023f0e:	6163      	str	r3, [r4, #20]
 8023f10:	e762      	b.n	8023dd8 <_vfiprintf_r+0x70>
 8023f12:	4343      	muls	r3, r0
 8023f14:	002e      	movs	r6, r5
 8023f16:	2101      	movs	r1, #1
 8023f18:	189b      	adds	r3, r3, r2
 8023f1a:	e7a4      	b.n	8023e66 <_vfiprintf_r+0xfe>
 8023f1c:	2300      	movs	r3, #0
 8023f1e:	200a      	movs	r0, #10
 8023f20:	0019      	movs	r1, r3
 8023f22:	3601      	adds	r6, #1
 8023f24:	6063      	str	r3, [r4, #4]
 8023f26:	7832      	ldrb	r2, [r6, #0]
 8023f28:	1c75      	adds	r5, r6, #1
 8023f2a:	3a30      	subs	r2, #48	@ 0x30
 8023f2c:	2a09      	cmp	r2, #9
 8023f2e:	d903      	bls.n	8023f38 <_vfiprintf_r+0x1d0>
 8023f30:	2b00      	cmp	r3, #0
 8023f32:	d0c8      	beq.n	8023ec6 <_vfiprintf_r+0x15e>
 8023f34:	9109      	str	r1, [sp, #36]	@ 0x24
 8023f36:	e7c6      	b.n	8023ec6 <_vfiprintf_r+0x15e>
 8023f38:	4341      	muls	r1, r0
 8023f3a:	002e      	movs	r6, r5
 8023f3c:	2301      	movs	r3, #1
 8023f3e:	1889      	adds	r1, r1, r2
 8023f40:	e7f1      	b.n	8023f26 <_vfiprintf_r+0x1be>
 8023f42:	aa07      	add	r2, sp, #28
 8023f44:	9200      	str	r2, [sp, #0]
 8023f46:	0021      	movs	r1, r4
 8023f48:	003a      	movs	r2, r7
 8023f4a:	4b14      	ldr	r3, [pc, #80]	@ (8023f9c <_vfiprintf_r+0x234>)
 8023f4c:	9803      	ldr	r0, [sp, #12]
 8023f4e:	f7fc f851 	bl	801fff4 <_printf_float>
 8023f52:	9004      	str	r0, [sp, #16]
 8023f54:	9b04      	ldr	r3, [sp, #16]
 8023f56:	3301      	adds	r3, #1
 8023f58:	d1d6      	bne.n	8023f08 <_vfiprintf_r+0x1a0>
 8023f5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8023f5c:	07db      	lsls	r3, r3, #31
 8023f5e:	d405      	bmi.n	8023f6c <_vfiprintf_r+0x204>
 8023f60:	89bb      	ldrh	r3, [r7, #12]
 8023f62:	059b      	lsls	r3, r3, #22
 8023f64:	d402      	bmi.n	8023f6c <_vfiprintf_r+0x204>
 8023f66:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8023f68:	f7fd f8b4 	bl	80210d4 <__retarget_lock_release_recursive>
 8023f6c:	89bb      	ldrh	r3, [r7, #12]
 8023f6e:	065b      	lsls	r3, r3, #25
 8023f70:	d500      	bpl.n	8023f74 <_vfiprintf_r+0x20c>
 8023f72:	e71e      	b.n	8023db2 <_vfiprintf_r+0x4a>
 8023f74:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8023f76:	e71e      	b.n	8023db6 <_vfiprintf_r+0x4e>
 8023f78:	aa07      	add	r2, sp, #28
 8023f7a:	9200      	str	r2, [sp, #0]
 8023f7c:	0021      	movs	r1, r4
 8023f7e:	003a      	movs	r2, r7
 8023f80:	4b06      	ldr	r3, [pc, #24]	@ (8023f9c <_vfiprintf_r+0x234>)
 8023f82:	9803      	ldr	r0, [sp, #12]
 8023f84:	f7fc fae4 	bl	8020550 <_printf_i>
 8023f88:	e7e3      	b.n	8023f52 <_vfiprintf_r+0x1ea>
 8023f8a:	46c0      	nop			@ (mov r8, r8)
 8023f8c:	0802721c 	.word	0x0802721c
 8023f90:	08027222 	.word	0x08027222
 8023f94:	08027226 	.word	0x08027226
 8023f98:	0801fff5 	.word	0x0801fff5
 8023f9c:	08023d43 	.word	0x08023d43

08023fa0 <_scanf_chars>:
 8023fa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8023fa2:	0015      	movs	r5, r2
 8023fa4:	688a      	ldr	r2, [r1, #8]
 8023fa6:	000c      	movs	r4, r1
 8023fa8:	9001      	str	r0, [sp, #4]
 8023faa:	2a00      	cmp	r2, #0
 8023fac:	d104      	bne.n	8023fb8 <_scanf_chars+0x18>
 8023fae:	698a      	ldr	r2, [r1, #24]
 8023fb0:	2a00      	cmp	r2, #0
 8023fb2:	d117      	bne.n	8023fe4 <_scanf_chars+0x44>
 8023fb4:	3201      	adds	r2, #1
 8023fb6:	60a2      	str	r2, [r4, #8]
 8023fb8:	6822      	ldr	r2, [r4, #0]
 8023fba:	06d2      	lsls	r2, r2, #27
 8023fbc:	d403      	bmi.n	8023fc6 <_scanf_chars+0x26>
 8023fbe:	681a      	ldr	r2, [r3, #0]
 8023fc0:	1d11      	adds	r1, r2, #4
 8023fc2:	6019      	str	r1, [r3, #0]
 8023fc4:	6817      	ldr	r7, [r2, #0]
 8023fc6:	2600      	movs	r6, #0
 8023fc8:	69a0      	ldr	r0, [r4, #24]
 8023fca:	2800      	cmp	r0, #0
 8023fcc:	d016      	beq.n	8023ffc <_scanf_chars+0x5c>
 8023fce:	2801      	cmp	r0, #1
 8023fd0:	d10b      	bne.n	8023fea <_scanf_chars+0x4a>
 8023fd2:	682b      	ldr	r3, [r5, #0]
 8023fd4:	6962      	ldr	r2, [r4, #20]
 8023fd6:	781b      	ldrb	r3, [r3, #0]
 8023fd8:	5cd3      	ldrb	r3, [r2, r3]
 8023fda:	2b00      	cmp	r3, #0
 8023fdc:	d10e      	bne.n	8023ffc <_scanf_chars+0x5c>
 8023fde:	2e00      	cmp	r6, #0
 8023fe0:	d03b      	beq.n	802405a <_scanf_chars+0xba>
 8023fe2:	e029      	b.n	8024038 <_scanf_chars+0x98>
 8023fe4:	2201      	movs	r2, #1
 8023fe6:	4252      	negs	r2, r2
 8023fe8:	e7e5      	b.n	8023fb6 <_scanf_chars+0x16>
 8023fea:	2802      	cmp	r0, #2
 8023fec:	d124      	bne.n	8024038 <_scanf_chars+0x98>
 8023fee:	682b      	ldr	r3, [r5, #0]
 8023ff0:	4a1a      	ldr	r2, [pc, #104]	@ (802405c <_scanf_chars+0xbc>)
 8023ff2:	781b      	ldrb	r3, [r3, #0]
 8023ff4:	5cd3      	ldrb	r3, [r2, r3]
 8023ff6:	2208      	movs	r2, #8
 8023ff8:	4213      	tst	r3, r2
 8023ffa:	d11d      	bne.n	8024038 <_scanf_chars+0x98>
 8023ffc:	2210      	movs	r2, #16
 8023ffe:	6823      	ldr	r3, [r4, #0]
 8024000:	3601      	adds	r6, #1
 8024002:	4213      	tst	r3, r2
 8024004:	d103      	bne.n	802400e <_scanf_chars+0x6e>
 8024006:	682b      	ldr	r3, [r5, #0]
 8024008:	781b      	ldrb	r3, [r3, #0]
 802400a:	703b      	strb	r3, [r7, #0]
 802400c:	3701      	adds	r7, #1
 802400e:	682a      	ldr	r2, [r5, #0]
 8024010:	686b      	ldr	r3, [r5, #4]
 8024012:	3201      	adds	r2, #1
 8024014:	602a      	str	r2, [r5, #0]
 8024016:	68a2      	ldr	r2, [r4, #8]
 8024018:	3b01      	subs	r3, #1
 802401a:	3a01      	subs	r2, #1
 802401c:	606b      	str	r3, [r5, #4]
 802401e:	60a2      	str	r2, [r4, #8]
 8024020:	2a00      	cmp	r2, #0
 8024022:	d009      	beq.n	8024038 <_scanf_chars+0x98>
 8024024:	2b00      	cmp	r3, #0
 8024026:	dccf      	bgt.n	8023fc8 <_scanf_chars+0x28>
 8024028:	23c0      	movs	r3, #192	@ 0xc0
 802402a:	005b      	lsls	r3, r3, #1
 802402c:	0029      	movs	r1, r5
 802402e:	58e3      	ldr	r3, [r4, r3]
 8024030:	9801      	ldr	r0, [sp, #4]
 8024032:	4798      	blx	r3
 8024034:	2800      	cmp	r0, #0
 8024036:	d0c7      	beq.n	8023fc8 <_scanf_chars+0x28>
 8024038:	6822      	ldr	r2, [r4, #0]
 802403a:	2310      	movs	r3, #16
 802403c:	0011      	movs	r1, r2
 802403e:	4019      	ands	r1, r3
 8024040:	421a      	tst	r2, r3
 8024042:	d106      	bne.n	8024052 <_scanf_chars+0xb2>
 8024044:	68e3      	ldr	r3, [r4, #12]
 8024046:	3301      	adds	r3, #1
 8024048:	60e3      	str	r3, [r4, #12]
 802404a:	69a3      	ldr	r3, [r4, #24]
 802404c:	2b00      	cmp	r3, #0
 802404e:	d000      	beq.n	8024052 <_scanf_chars+0xb2>
 8024050:	7039      	strb	r1, [r7, #0]
 8024052:	2000      	movs	r0, #0
 8024054:	6923      	ldr	r3, [r4, #16]
 8024056:	199b      	adds	r3, r3, r6
 8024058:	6123      	str	r3, [r4, #16]
 802405a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802405c:	08026ffd 	.word	0x08026ffd

08024060 <_scanf_i>:
 8024060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024062:	b08b      	sub	sp, #44	@ 0x2c
 8024064:	9301      	str	r3, [sp, #4]
 8024066:	4b78      	ldr	r3, [pc, #480]	@ (8024248 <_scanf_i+0x1e8>)
 8024068:	0016      	movs	r6, r2
 802406a:	9004      	str	r0, [sp, #16]
 802406c:	aa07      	add	r2, sp, #28
 802406e:	cba1      	ldmia	r3!, {r0, r5, r7}
 8024070:	c2a1      	stmia	r2!, {r0, r5, r7}
 8024072:	4a76      	ldr	r2, [pc, #472]	@ (802424c <_scanf_i+0x1ec>)
 8024074:	698b      	ldr	r3, [r1, #24]
 8024076:	000c      	movs	r4, r1
 8024078:	9205      	str	r2, [sp, #20]
 802407a:	2b03      	cmp	r3, #3
 802407c:	d101      	bne.n	8024082 <_scanf_i+0x22>
 802407e:	4b74      	ldr	r3, [pc, #464]	@ (8024250 <_scanf_i+0x1f0>)
 8024080:	9305      	str	r3, [sp, #20]
 8024082:	22ae      	movs	r2, #174	@ 0xae
 8024084:	2000      	movs	r0, #0
 8024086:	68a3      	ldr	r3, [r4, #8]
 8024088:	0052      	lsls	r2, r2, #1
 802408a:	1e59      	subs	r1, r3, #1
 802408c:	9003      	str	r0, [sp, #12]
 802408e:	4291      	cmp	r1, r2
 8024090:	d905      	bls.n	802409e <_scanf_i+0x3e>
 8024092:	3b5e      	subs	r3, #94	@ 0x5e
 8024094:	3bff      	subs	r3, #255	@ 0xff
 8024096:	9303      	str	r3, [sp, #12]
 8024098:	235e      	movs	r3, #94	@ 0x5e
 802409a:	33ff      	adds	r3, #255	@ 0xff
 802409c:	60a3      	str	r3, [r4, #8]
 802409e:	0023      	movs	r3, r4
 80240a0:	331c      	adds	r3, #28
 80240a2:	9300      	str	r3, [sp, #0]
 80240a4:	23d0      	movs	r3, #208	@ 0xd0
 80240a6:	2700      	movs	r7, #0
 80240a8:	6822      	ldr	r2, [r4, #0]
 80240aa:	011b      	lsls	r3, r3, #4
 80240ac:	4313      	orrs	r3, r2
 80240ae:	6023      	str	r3, [r4, #0]
 80240b0:	9b00      	ldr	r3, [sp, #0]
 80240b2:	9302      	str	r3, [sp, #8]
 80240b4:	6833      	ldr	r3, [r6, #0]
 80240b6:	a807      	add	r0, sp, #28
 80240b8:	7819      	ldrb	r1, [r3, #0]
 80240ba:	00bb      	lsls	r3, r7, #2
 80240bc:	2202      	movs	r2, #2
 80240be:	5818      	ldr	r0, [r3, r0]
 80240c0:	f7fd f809 	bl	80210d6 <memchr>
 80240c4:	2800      	cmp	r0, #0
 80240c6:	d029      	beq.n	802411c <_scanf_i+0xbc>
 80240c8:	2f01      	cmp	r7, #1
 80240ca:	d15e      	bne.n	802418a <_scanf_i+0x12a>
 80240cc:	6863      	ldr	r3, [r4, #4]
 80240ce:	2b00      	cmp	r3, #0
 80240d0:	d106      	bne.n	80240e0 <_scanf_i+0x80>
 80240d2:	3308      	adds	r3, #8
 80240d4:	6822      	ldr	r2, [r4, #0]
 80240d6:	6063      	str	r3, [r4, #4]
 80240d8:	33f9      	adds	r3, #249	@ 0xf9
 80240da:	33ff      	adds	r3, #255	@ 0xff
 80240dc:	4313      	orrs	r3, r2
 80240de:	6023      	str	r3, [r4, #0]
 80240e0:	6823      	ldr	r3, [r4, #0]
 80240e2:	4a5c      	ldr	r2, [pc, #368]	@ (8024254 <_scanf_i+0x1f4>)
 80240e4:	4013      	ands	r3, r2
 80240e6:	6023      	str	r3, [r4, #0]
 80240e8:	68a3      	ldr	r3, [r4, #8]
 80240ea:	1e5a      	subs	r2, r3, #1
 80240ec:	60a2      	str	r2, [r4, #8]
 80240ee:	2b00      	cmp	r3, #0
 80240f0:	d014      	beq.n	802411c <_scanf_i+0xbc>
 80240f2:	6833      	ldr	r3, [r6, #0]
 80240f4:	1c5a      	adds	r2, r3, #1
 80240f6:	6032      	str	r2, [r6, #0]
 80240f8:	781b      	ldrb	r3, [r3, #0]
 80240fa:	9a02      	ldr	r2, [sp, #8]
 80240fc:	7013      	strb	r3, [r2, #0]
 80240fe:	6873      	ldr	r3, [r6, #4]
 8024100:	1c55      	adds	r5, r2, #1
 8024102:	3b01      	subs	r3, #1
 8024104:	6073      	str	r3, [r6, #4]
 8024106:	2b00      	cmp	r3, #0
 8024108:	dc07      	bgt.n	802411a <_scanf_i+0xba>
 802410a:	23c0      	movs	r3, #192	@ 0xc0
 802410c:	005b      	lsls	r3, r3, #1
 802410e:	0031      	movs	r1, r6
 8024110:	58e3      	ldr	r3, [r4, r3]
 8024112:	9804      	ldr	r0, [sp, #16]
 8024114:	4798      	blx	r3
 8024116:	2800      	cmp	r0, #0
 8024118:	d17e      	bne.n	8024218 <_scanf_i+0x1b8>
 802411a:	9502      	str	r5, [sp, #8]
 802411c:	3701      	adds	r7, #1
 802411e:	2f03      	cmp	r7, #3
 8024120:	d1c8      	bne.n	80240b4 <_scanf_i+0x54>
 8024122:	6863      	ldr	r3, [r4, #4]
 8024124:	2b00      	cmp	r3, #0
 8024126:	d101      	bne.n	802412c <_scanf_i+0xcc>
 8024128:	330a      	adds	r3, #10
 802412a:	6063      	str	r3, [r4, #4]
 802412c:	2700      	movs	r7, #0
 802412e:	6863      	ldr	r3, [r4, #4]
 8024130:	4949      	ldr	r1, [pc, #292]	@ (8024258 <_scanf_i+0x1f8>)
 8024132:	6960      	ldr	r0, [r4, #20]
 8024134:	1ac9      	subs	r1, r1, r3
 8024136:	f000 f944 	bl	80243c2 <__sccl>
 802413a:	9d02      	ldr	r5, [sp, #8]
 802413c:	68a3      	ldr	r3, [r4, #8]
 802413e:	6820      	ldr	r0, [r4, #0]
 8024140:	9302      	str	r3, [sp, #8]
 8024142:	2b00      	cmp	r3, #0
 8024144:	d03f      	beq.n	80241c6 <_scanf_i+0x166>
 8024146:	6831      	ldr	r1, [r6, #0]
 8024148:	6963      	ldr	r3, [r4, #20]
 802414a:	780a      	ldrb	r2, [r1, #0]
 802414c:	5c9b      	ldrb	r3, [r3, r2]
 802414e:	2b00      	cmp	r3, #0
 8024150:	d039      	beq.n	80241c6 <_scanf_i+0x166>
 8024152:	2a30      	cmp	r2, #48	@ 0x30
 8024154:	d128      	bne.n	80241a8 <_scanf_i+0x148>
 8024156:	2380      	movs	r3, #128	@ 0x80
 8024158:	011b      	lsls	r3, r3, #4
 802415a:	4218      	tst	r0, r3
 802415c:	d024      	beq.n	80241a8 <_scanf_i+0x148>
 802415e:	9b03      	ldr	r3, [sp, #12]
 8024160:	3701      	adds	r7, #1
 8024162:	2b00      	cmp	r3, #0
 8024164:	d005      	beq.n	8024172 <_scanf_i+0x112>
 8024166:	001a      	movs	r2, r3
 8024168:	9b02      	ldr	r3, [sp, #8]
 802416a:	3a01      	subs	r2, #1
 802416c:	3301      	adds	r3, #1
 802416e:	9203      	str	r2, [sp, #12]
 8024170:	60a3      	str	r3, [r4, #8]
 8024172:	6873      	ldr	r3, [r6, #4]
 8024174:	3b01      	subs	r3, #1
 8024176:	6073      	str	r3, [r6, #4]
 8024178:	2b00      	cmp	r3, #0
 802417a:	dd1c      	ble.n	80241b6 <_scanf_i+0x156>
 802417c:	6833      	ldr	r3, [r6, #0]
 802417e:	3301      	adds	r3, #1
 8024180:	6033      	str	r3, [r6, #0]
 8024182:	68a3      	ldr	r3, [r4, #8]
 8024184:	3b01      	subs	r3, #1
 8024186:	60a3      	str	r3, [r4, #8]
 8024188:	e7d8      	b.n	802413c <_scanf_i+0xdc>
 802418a:	2f02      	cmp	r7, #2
 802418c:	d1ac      	bne.n	80240e8 <_scanf_i+0x88>
 802418e:	23c0      	movs	r3, #192	@ 0xc0
 8024190:	2180      	movs	r1, #128	@ 0x80
 8024192:	6822      	ldr	r2, [r4, #0]
 8024194:	00db      	lsls	r3, r3, #3
 8024196:	4013      	ands	r3, r2
 8024198:	0089      	lsls	r1, r1, #2
 802419a:	428b      	cmp	r3, r1
 802419c:	d1c1      	bne.n	8024122 <_scanf_i+0xc2>
 802419e:	2310      	movs	r3, #16
 80241a0:	6063      	str	r3, [r4, #4]
 80241a2:	33f0      	adds	r3, #240	@ 0xf0
 80241a4:	4313      	orrs	r3, r2
 80241a6:	e79e      	b.n	80240e6 <_scanf_i+0x86>
 80241a8:	4b2c      	ldr	r3, [pc, #176]	@ (802425c <_scanf_i+0x1fc>)
 80241aa:	4003      	ands	r3, r0
 80241ac:	6023      	str	r3, [r4, #0]
 80241ae:	780b      	ldrb	r3, [r1, #0]
 80241b0:	702b      	strb	r3, [r5, #0]
 80241b2:	3501      	adds	r5, #1
 80241b4:	e7dd      	b.n	8024172 <_scanf_i+0x112>
 80241b6:	23c0      	movs	r3, #192	@ 0xc0
 80241b8:	005b      	lsls	r3, r3, #1
 80241ba:	0031      	movs	r1, r6
 80241bc:	58e3      	ldr	r3, [r4, r3]
 80241be:	9804      	ldr	r0, [sp, #16]
 80241c0:	4798      	blx	r3
 80241c2:	2800      	cmp	r0, #0
 80241c4:	d0dd      	beq.n	8024182 <_scanf_i+0x122>
 80241c6:	6823      	ldr	r3, [r4, #0]
 80241c8:	05db      	lsls	r3, r3, #23
 80241ca:	d50e      	bpl.n	80241ea <_scanf_i+0x18a>
 80241cc:	9b00      	ldr	r3, [sp, #0]
 80241ce:	429d      	cmp	r5, r3
 80241d0:	d907      	bls.n	80241e2 <_scanf_i+0x182>
 80241d2:	23be      	movs	r3, #190	@ 0xbe
 80241d4:	3d01      	subs	r5, #1
 80241d6:	005b      	lsls	r3, r3, #1
 80241d8:	0032      	movs	r2, r6
 80241da:	7829      	ldrb	r1, [r5, #0]
 80241dc:	58e3      	ldr	r3, [r4, r3]
 80241de:	9804      	ldr	r0, [sp, #16]
 80241e0:	4798      	blx	r3
 80241e2:	9b00      	ldr	r3, [sp, #0]
 80241e4:	2001      	movs	r0, #1
 80241e6:	429d      	cmp	r5, r3
 80241e8:	d029      	beq.n	802423e <_scanf_i+0x1de>
 80241ea:	6821      	ldr	r1, [r4, #0]
 80241ec:	2310      	movs	r3, #16
 80241ee:	000a      	movs	r2, r1
 80241f0:	401a      	ands	r2, r3
 80241f2:	4219      	tst	r1, r3
 80241f4:	d11c      	bne.n	8024230 <_scanf_i+0x1d0>
 80241f6:	702a      	strb	r2, [r5, #0]
 80241f8:	6863      	ldr	r3, [r4, #4]
 80241fa:	9900      	ldr	r1, [sp, #0]
 80241fc:	9804      	ldr	r0, [sp, #16]
 80241fe:	9e05      	ldr	r6, [sp, #20]
 8024200:	47b0      	blx	r6
 8024202:	9b01      	ldr	r3, [sp, #4]
 8024204:	6822      	ldr	r2, [r4, #0]
 8024206:	681b      	ldr	r3, [r3, #0]
 8024208:	0691      	lsls	r1, r2, #26
 802420a:	d507      	bpl.n	802421c <_scanf_i+0x1bc>
 802420c:	9901      	ldr	r1, [sp, #4]
 802420e:	1d1a      	adds	r2, r3, #4
 8024210:	600a      	str	r2, [r1, #0]
 8024212:	681b      	ldr	r3, [r3, #0]
 8024214:	6018      	str	r0, [r3, #0]
 8024216:	e008      	b.n	802422a <_scanf_i+0x1ca>
 8024218:	2700      	movs	r7, #0
 802421a:	e7d4      	b.n	80241c6 <_scanf_i+0x166>
 802421c:	1d19      	adds	r1, r3, #4
 802421e:	07d6      	lsls	r6, r2, #31
 8024220:	d50f      	bpl.n	8024242 <_scanf_i+0x1e2>
 8024222:	9a01      	ldr	r2, [sp, #4]
 8024224:	6011      	str	r1, [r2, #0]
 8024226:	681b      	ldr	r3, [r3, #0]
 8024228:	8018      	strh	r0, [r3, #0]
 802422a:	68e3      	ldr	r3, [r4, #12]
 802422c:	3301      	adds	r3, #1
 802422e:	60e3      	str	r3, [r4, #12]
 8024230:	2000      	movs	r0, #0
 8024232:	9b00      	ldr	r3, [sp, #0]
 8024234:	1aed      	subs	r5, r5, r3
 8024236:	6923      	ldr	r3, [r4, #16]
 8024238:	19ed      	adds	r5, r5, r7
 802423a:	195b      	adds	r3, r3, r5
 802423c:	6123      	str	r3, [r4, #16]
 802423e:	b00b      	add	sp, #44	@ 0x2c
 8024240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024242:	9a01      	ldr	r2, [sp, #4]
 8024244:	6011      	str	r1, [r2, #0]
 8024246:	e7e4      	b.n	8024212 <_scanf_i+0x1b2>
 8024248:	08026b90 	.word	0x08026b90
 802424c:	08024f19 	.word	0x08024f19
 8024250:	080236d5 	.word	0x080236d5
 8024254:	fffffaff 	.word	0xfffffaff
 8024258:	0802723d 	.word	0x0802723d
 802425c:	fffff6ff 	.word	0xfffff6ff

08024260 <__sflush_r>:
 8024260:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024262:	220c      	movs	r2, #12
 8024264:	5e8b      	ldrsh	r3, [r1, r2]
 8024266:	0005      	movs	r5, r0
 8024268:	000c      	movs	r4, r1
 802426a:	071a      	lsls	r2, r3, #28
 802426c:	d456      	bmi.n	802431c <__sflush_r+0xbc>
 802426e:	684a      	ldr	r2, [r1, #4]
 8024270:	2a00      	cmp	r2, #0
 8024272:	dc02      	bgt.n	802427a <__sflush_r+0x1a>
 8024274:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8024276:	2a00      	cmp	r2, #0
 8024278:	dd4e      	ble.n	8024318 <__sflush_r+0xb8>
 802427a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 802427c:	2f00      	cmp	r7, #0
 802427e:	d04b      	beq.n	8024318 <__sflush_r+0xb8>
 8024280:	2200      	movs	r2, #0
 8024282:	2080      	movs	r0, #128	@ 0x80
 8024284:	682e      	ldr	r6, [r5, #0]
 8024286:	602a      	str	r2, [r5, #0]
 8024288:	001a      	movs	r2, r3
 802428a:	0140      	lsls	r0, r0, #5
 802428c:	6a21      	ldr	r1, [r4, #32]
 802428e:	4002      	ands	r2, r0
 8024290:	4203      	tst	r3, r0
 8024292:	d033      	beq.n	80242fc <__sflush_r+0x9c>
 8024294:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8024296:	89a3      	ldrh	r3, [r4, #12]
 8024298:	075b      	lsls	r3, r3, #29
 802429a:	d506      	bpl.n	80242aa <__sflush_r+0x4a>
 802429c:	6863      	ldr	r3, [r4, #4]
 802429e:	1ad2      	subs	r2, r2, r3
 80242a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80242a2:	2b00      	cmp	r3, #0
 80242a4:	d001      	beq.n	80242aa <__sflush_r+0x4a>
 80242a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80242a8:	1ad2      	subs	r2, r2, r3
 80242aa:	2300      	movs	r3, #0
 80242ac:	0028      	movs	r0, r5
 80242ae:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80242b0:	6a21      	ldr	r1, [r4, #32]
 80242b2:	47b8      	blx	r7
 80242b4:	89a2      	ldrh	r2, [r4, #12]
 80242b6:	1c43      	adds	r3, r0, #1
 80242b8:	d106      	bne.n	80242c8 <__sflush_r+0x68>
 80242ba:	6829      	ldr	r1, [r5, #0]
 80242bc:	291d      	cmp	r1, #29
 80242be:	d846      	bhi.n	802434e <__sflush_r+0xee>
 80242c0:	4b29      	ldr	r3, [pc, #164]	@ (8024368 <__sflush_r+0x108>)
 80242c2:	40cb      	lsrs	r3, r1
 80242c4:	07db      	lsls	r3, r3, #31
 80242c6:	d542      	bpl.n	802434e <__sflush_r+0xee>
 80242c8:	2300      	movs	r3, #0
 80242ca:	6063      	str	r3, [r4, #4]
 80242cc:	6923      	ldr	r3, [r4, #16]
 80242ce:	6023      	str	r3, [r4, #0]
 80242d0:	04d2      	lsls	r2, r2, #19
 80242d2:	d505      	bpl.n	80242e0 <__sflush_r+0x80>
 80242d4:	1c43      	adds	r3, r0, #1
 80242d6:	d102      	bne.n	80242de <__sflush_r+0x7e>
 80242d8:	682b      	ldr	r3, [r5, #0]
 80242da:	2b00      	cmp	r3, #0
 80242dc:	d100      	bne.n	80242e0 <__sflush_r+0x80>
 80242de:	6560      	str	r0, [r4, #84]	@ 0x54
 80242e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80242e2:	602e      	str	r6, [r5, #0]
 80242e4:	2900      	cmp	r1, #0
 80242e6:	d017      	beq.n	8024318 <__sflush_r+0xb8>
 80242e8:	0023      	movs	r3, r4
 80242ea:	3344      	adds	r3, #68	@ 0x44
 80242ec:	4299      	cmp	r1, r3
 80242ee:	d002      	beq.n	80242f6 <__sflush_r+0x96>
 80242f0:	0028      	movs	r0, r5
 80242f2:	f7fd fd7f 	bl	8021df4 <_free_r>
 80242f6:	2300      	movs	r3, #0
 80242f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80242fa:	e00d      	b.n	8024318 <__sflush_r+0xb8>
 80242fc:	2301      	movs	r3, #1
 80242fe:	0028      	movs	r0, r5
 8024300:	47b8      	blx	r7
 8024302:	0002      	movs	r2, r0
 8024304:	1c43      	adds	r3, r0, #1
 8024306:	d1c6      	bne.n	8024296 <__sflush_r+0x36>
 8024308:	682b      	ldr	r3, [r5, #0]
 802430a:	2b00      	cmp	r3, #0
 802430c:	d0c3      	beq.n	8024296 <__sflush_r+0x36>
 802430e:	2b1d      	cmp	r3, #29
 8024310:	d001      	beq.n	8024316 <__sflush_r+0xb6>
 8024312:	2b16      	cmp	r3, #22
 8024314:	d11a      	bne.n	802434c <__sflush_r+0xec>
 8024316:	602e      	str	r6, [r5, #0]
 8024318:	2000      	movs	r0, #0
 802431a:	e01e      	b.n	802435a <__sflush_r+0xfa>
 802431c:	690e      	ldr	r6, [r1, #16]
 802431e:	2e00      	cmp	r6, #0
 8024320:	d0fa      	beq.n	8024318 <__sflush_r+0xb8>
 8024322:	680f      	ldr	r7, [r1, #0]
 8024324:	600e      	str	r6, [r1, #0]
 8024326:	1bba      	subs	r2, r7, r6
 8024328:	9201      	str	r2, [sp, #4]
 802432a:	2200      	movs	r2, #0
 802432c:	079b      	lsls	r3, r3, #30
 802432e:	d100      	bne.n	8024332 <__sflush_r+0xd2>
 8024330:	694a      	ldr	r2, [r1, #20]
 8024332:	60a2      	str	r2, [r4, #8]
 8024334:	9b01      	ldr	r3, [sp, #4]
 8024336:	2b00      	cmp	r3, #0
 8024338:	ddee      	ble.n	8024318 <__sflush_r+0xb8>
 802433a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 802433c:	0032      	movs	r2, r6
 802433e:	001f      	movs	r7, r3
 8024340:	0028      	movs	r0, r5
 8024342:	9b01      	ldr	r3, [sp, #4]
 8024344:	6a21      	ldr	r1, [r4, #32]
 8024346:	47b8      	blx	r7
 8024348:	2800      	cmp	r0, #0
 802434a:	dc07      	bgt.n	802435c <__sflush_r+0xfc>
 802434c:	89a2      	ldrh	r2, [r4, #12]
 802434e:	2340      	movs	r3, #64	@ 0x40
 8024350:	2001      	movs	r0, #1
 8024352:	4313      	orrs	r3, r2
 8024354:	b21b      	sxth	r3, r3
 8024356:	81a3      	strh	r3, [r4, #12]
 8024358:	4240      	negs	r0, r0
 802435a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802435c:	9b01      	ldr	r3, [sp, #4]
 802435e:	1836      	adds	r6, r6, r0
 8024360:	1a1b      	subs	r3, r3, r0
 8024362:	9301      	str	r3, [sp, #4]
 8024364:	e7e6      	b.n	8024334 <__sflush_r+0xd4>
 8024366:	46c0      	nop			@ (mov r8, r8)
 8024368:	20400001 	.word	0x20400001

0802436c <_fflush_r>:
 802436c:	690b      	ldr	r3, [r1, #16]
 802436e:	b570      	push	{r4, r5, r6, lr}
 8024370:	0005      	movs	r5, r0
 8024372:	000c      	movs	r4, r1
 8024374:	2b00      	cmp	r3, #0
 8024376:	d102      	bne.n	802437e <_fflush_r+0x12>
 8024378:	2500      	movs	r5, #0
 802437a:	0028      	movs	r0, r5
 802437c:	bd70      	pop	{r4, r5, r6, pc}
 802437e:	2800      	cmp	r0, #0
 8024380:	d004      	beq.n	802438c <_fflush_r+0x20>
 8024382:	6a03      	ldr	r3, [r0, #32]
 8024384:	2b00      	cmp	r3, #0
 8024386:	d101      	bne.n	802438c <_fflush_r+0x20>
 8024388:	f7fc fc8a 	bl	8020ca0 <__sinit>
 802438c:	220c      	movs	r2, #12
 802438e:	5ea3      	ldrsh	r3, [r4, r2]
 8024390:	2b00      	cmp	r3, #0
 8024392:	d0f1      	beq.n	8024378 <_fflush_r+0xc>
 8024394:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8024396:	07d2      	lsls	r2, r2, #31
 8024398:	d404      	bmi.n	80243a4 <_fflush_r+0x38>
 802439a:	059b      	lsls	r3, r3, #22
 802439c:	d402      	bmi.n	80243a4 <_fflush_r+0x38>
 802439e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80243a0:	f7fc fe97 	bl	80210d2 <__retarget_lock_acquire_recursive>
 80243a4:	0028      	movs	r0, r5
 80243a6:	0021      	movs	r1, r4
 80243a8:	f7ff ff5a 	bl	8024260 <__sflush_r>
 80243ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80243ae:	0005      	movs	r5, r0
 80243b0:	07db      	lsls	r3, r3, #31
 80243b2:	d4e2      	bmi.n	802437a <_fflush_r+0xe>
 80243b4:	89a3      	ldrh	r3, [r4, #12]
 80243b6:	059b      	lsls	r3, r3, #22
 80243b8:	d4df      	bmi.n	802437a <_fflush_r+0xe>
 80243ba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80243bc:	f7fc fe8a 	bl	80210d4 <__retarget_lock_release_recursive>
 80243c0:	e7db      	b.n	802437a <_fflush_r+0xe>

080243c2 <__sccl>:
 80243c2:	b570      	push	{r4, r5, r6, lr}
 80243c4:	780b      	ldrb	r3, [r1, #0]
 80243c6:	0004      	movs	r4, r0
 80243c8:	2b5e      	cmp	r3, #94	@ 0x5e
 80243ca:	d019      	beq.n	8024400 <__sccl+0x3e>
 80243cc:	1c4d      	adds	r5, r1, #1
 80243ce:	2100      	movs	r1, #0
 80243d0:	0022      	movs	r2, r4
 80243d2:	1c60      	adds	r0, r4, #1
 80243d4:	30ff      	adds	r0, #255	@ 0xff
 80243d6:	7011      	strb	r1, [r2, #0]
 80243d8:	3201      	adds	r2, #1
 80243da:	4282      	cmp	r2, r0
 80243dc:	d1fb      	bne.n	80243d6 <__sccl+0x14>
 80243de:	1e68      	subs	r0, r5, #1
 80243e0:	2b00      	cmp	r3, #0
 80243e2:	d026      	beq.n	8024432 <__sccl+0x70>
 80243e4:	2601      	movs	r6, #1
 80243e6:	404e      	eors	r6, r1
 80243e8:	0028      	movs	r0, r5
 80243ea:	54e6      	strb	r6, [r4, r3]
 80243ec:	7801      	ldrb	r1, [r0, #0]
 80243ee:	1c45      	adds	r5, r0, #1
 80243f0:	292d      	cmp	r1, #45	@ 0x2d
 80243f2:	d009      	beq.n	8024408 <__sccl+0x46>
 80243f4:	295d      	cmp	r1, #93	@ 0x5d
 80243f6:	d01b      	beq.n	8024430 <__sccl+0x6e>
 80243f8:	2900      	cmp	r1, #0
 80243fa:	d01a      	beq.n	8024432 <__sccl+0x70>
 80243fc:	000b      	movs	r3, r1
 80243fe:	e7f3      	b.n	80243e8 <__sccl+0x26>
 8024400:	784b      	ldrb	r3, [r1, #1]
 8024402:	1c8d      	adds	r5, r1, #2
 8024404:	2101      	movs	r1, #1
 8024406:	e7e3      	b.n	80243d0 <__sccl+0xe>
 8024408:	7842      	ldrb	r2, [r0, #1]
 802440a:	2a5d      	cmp	r2, #93	@ 0x5d
 802440c:	d0f6      	beq.n	80243fc <__sccl+0x3a>
 802440e:	4293      	cmp	r3, r2
 8024410:	dcf4      	bgt.n	80243fc <__sccl+0x3a>
 8024412:	0019      	movs	r1, r3
 8024414:	3002      	adds	r0, #2
 8024416:	3101      	adds	r1, #1
 8024418:	5466      	strb	r6, [r4, r1]
 802441a:	428a      	cmp	r2, r1
 802441c:	dcfb      	bgt.n	8024416 <__sccl+0x54>
 802441e:	1c59      	adds	r1, r3, #1
 8024420:	4293      	cmp	r3, r2
 8024422:	db02      	blt.n	802442a <__sccl+0x68>
 8024424:	2200      	movs	r2, #0
 8024426:	188b      	adds	r3, r1, r2
 8024428:	e7e0      	b.n	80243ec <__sccl+0x2a>
 802442a:	1ad2      	subs	r2, r2, r3
 802442c:	3a01      	subs	r2, #1
 802442e:	e7fa      	b.n	8024426 <__sccl+0x64>
 8024430:	0028      	movs	r0, r5
 8024432:	bd70      	pop	{r4, r5, r6, pc}

08024434 <__submore>:
 8024434:	000b      	movs	r3, r1
 8024436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024438:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 802443a:	3344      	adds	r3, #68	@ 0x44
 802443c:	000c      	movs	r4, r1
 802443e:	429d      	cmp	r5, r3
 8024440:	d11c      	bne.n	802447c <__submore+0x48>
 8024442:	2680      	movs	r6, #128	@ 0x80
 8024444:	00f6      	lsls	r6, r6, #3
 8024446:	0031      	movs	r1, r6
 8024448:	f7fd fd4a 	bl	8021ee0 <_malloc_r>
 802444c:	2800      	cmp	r0, #0
 802444e:	d102      	bne.n	8024456 <__submore+0x22>
 8024450:	2001      	movs	r0, #1
 8024452:	4240      	negs	r0, r0
 8024454:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8024456:	0023      	movs	r3, r4
 8024458:	6360      	str	r0, [r4, #52]	@ 0x34
 802445a:	63a6      	str	r6, [r4, #56]	@ 0x38
 802445c:	3346      	adds	r3, #70	@ 0x46
 802445e:	781a      	ldrb	r2, [r3, #0]
 8024460:	4b10      	ldr	r3, [pc, #64]	@ (80244a4 <__submore+0x70>)
 8024462:	54c2      	strb	r2, [r0, r3]
 8024464:	0023      	movs	r3, r4
 8024466:	3345      	adds	r3, #69	@ 0x45
 8024468:	781a      	ldrb	r2, [r3, #0]
 802446a:	4b0f      	ldr	r3, [pc, #60]	@ (80244a8 <__submore+0x74>)
 802446c:	54c2      	strb	r2, [r0, r3]
 802446e:	782a      	ldrb	r2, [r5, #0]
 8024470:	4b0e      	ldr	r3, [pc, #56]	@ (80244ac <__submore+0x78>)
 8024472:	54c2      	strb	r2, [r0, r3]
 8024474:	18c0      	adds	r0, r0, r3
 8024476:	6020      	str	r0, [r4, #0]
 8024478:	2000      	movs	r0, #0
 802447a:	e7eb      	b.n	8024454 <__submore+0x20>
 802447c:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 802447e:	0029      	movs	r1, r5
 8024480:	0073      	lsls	r3, r6, #1
 8024482:	001a      	movs	r2, r3
 8024484:	9301      	str	r3, [sp, #4]
 8024486:	f000 fc95 	bl	8024db4 <_realloc_r>
 802448a:	1e05      	subs	r5, r0, #0
 802448c:	d0e0      	beq.n	8024450 <__submore+0x1c>
 802448e:	1987      	adds	r7, r0, r6
 8024490:	0001      	movs	r1, r0
 8024492:	0032      	movs	r2, r6
 8024494:	0038      	movs	r0, r7
 8024496:	f7fc fe29 	bl	80210ec <memcpy>
 802449a:	9b01      	ldr	r3, [sp, #4]
 802449c:	6027      	str	r7, [r4, #0]
 802449e:	6365      	str	r5, [r4, #52]	@ 0x34
 80244a0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80244a2:	e7e9      	b.n	8024478 <__submore+0x44>
 80244a4:	000003ff 	.word	0x000003ff
 80244a8:	000003fe 	.word	0x000003fe
 80244ac:	000003fd 	.word	0x000003fd

080244b0 <__swbuf_r>:
 80244b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80244b2:	0006      	movs	r6, r0
 80244b4:	000d      	movs	r5, r1
 80244b6:	0014      	movs	r4, r2
 80244b8:	2800      	cmp	r0, #0
 80244ba:	d004      	beq.n	80244c6 <__swbuf_r+0x16>
 80244bc:	6a03      	ldr	r3, [r0, #32]
 80244be:	2b00      	cmp	r3, #0
 80244c0:	d101      	bne.n	80244c6 <__swbuf_r+0x16>
 80244c2:	f7fc fbed 	bl	8020ca0 <__sinit>
 80244c6:	69a3      	ldr	r3, [r4, #24]
 80244c8:	60a3      	str	r3, [r4, #8]
 80244ca:	89a3      	ldrh	r3, [r4, #12]
 80244cc:	071b      	lsls	r3, r3, #28
 80244ce:	d502      	bpl.n	80244d6 <__swbuf_r+0x26>
 80244d0:	6923      	ldr	r3, [r4, #16]
 80244d2:	2b00      	cmp	r3, #0
 80244d4:	d109      	bne.n	80244ea <__swbuf_r+0x3a>
 80244d6:	0021      	movs	r1, r4
 80244d8:	0030      	movs	r0, r6
 80244da:	f000 f82b 	bl	8024534 <__swsetup_r>
 80244de:	2800      	cmp	r0, #0
 80244e0:	d003      	beq.n	80244ea <__swbuf_r+0x3a>
 80244e2:	2501      	movs	r5, #1
 80244e4:	426d      	negs	r5, r5
 80244e6:	0028      	movs	r0, r5
 80244e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80244ea:	6923      	ldr	r3, [r4, #16]
 80244ec:	6820      	ldr	r0, [r4, #0]
 80244ee:	b2ef      	uxtb	r7, r5
 80244f0:	1ac0      	subs	r0, r0, r3
 80244f2:	6963      	ldr	r3, [r4, #20]
 80244f4:	b2ed      	uxtb	r5, r5
 80244f6:	4283      	cmp	r3, r0
 80244f8:	dc05      	bgt.n	8024506 <__swbuf_r+0x56>
 80244fa:	0021      	movs	r1, r4
 80244fc:	0030      	movs	r0, r6
 80244fe:	f7ff ff35 	bl	802436c <_fflush_r>
 8024502:	2800      	cmp	r0, #0
 8024504:	d1ed      	bne.n	80244e2 <__swbuf_r+0x32>
 8024506:	68a3      	ldr	r3, [r4, #8]
 8024508:	3001      	adds	r0, #1
 802450a:	3b01      	subs	r3, #1
 802450c:	60a3      	str	r3, [r4, #8]
 802450e:	6823      	ldr	r3, [r4, #0]
 8024510:	1c5a      	adds	r2, r3, #1
 8024512:	6022      	str	r2, [r4, #0]
 8024514:	701f      	strb	r7, [r3, #0]
 8024516:	6963      	ldr	r3, [r4, #20]
 8024518:	4283      	cmp	r3, r0
 802451a:	d004      	beq.n	8024526 <__swbuf_r+0x76>
 802451c:	89a3      	ldrh	r3, [r4, #12]
 802451e:	07db      	lsls	r3, r3, #31
 8024520:	d5e1      	bpl.n	80244e6 <__swbuf_r+0x36>
 8024522:	2d0a      	cmp	r5, #10
 8024524:	d1df      	bne.n	80244e6 <__swbuf_r+0x36>
 8024526:	0021      	movs	r1, r4
 8024528:	0030      	movs	r0, r6
 802452a:	f7ff ff1f 	bl	802436c <_fflush_r>
 802452e:	2800      	cmp	r0, #0
 8024530:	d0d9      	beq.n	80244e6 <__swbuf_r+0x36>
 8024532:	e7d6      	b.n	80244e2 <__swbuf_r+0x32>

08024534 <__swsetup_r>:
 8024534:	4b2d      	ldr	r3, [pc, #180]	@ (80245ec <__swsetup_r+0xb8>)
 8024536:	b570      	push	{r4, r5, r6, lr}
 8024538:	0005      	movs	r5, r0
 802453a:	6818      	ldr	r0, [r3, #0]
 802453c:	000c      	movs	r4, r1
 802453e:	2800      	cmp	r0, #0
 8024540:	d004      	beq.n	802454c <__swsetup_r+0x18>
 8024542:	6a03      	ldr	r3, [r0, #32]
 8024544:	2b00      	cmp	r3, #0
 8024546:	d101      	bne.n	802454c <__swsetup_r+0x18>
 8024548:	f7fc fbaa 	bl	8020ca0 <__sinit>
 802454c:	220c      	movs	r2, #12
 802454e:	5ea3      	ldrsh	r3, [r4, r2]
 8024550:	071a      	lsls	r2, r3, #28
 8024552:	d423      	bmi.n	802459c <__swsetup_r+0x68>
 8024554:	06da      	lsls	r2, r3, #27
 8024556:	d407      	bmi.n	8024568 <__swsetup_r+0x34>
 8024558:	2209      	movs	r2, #9
 802455a:	602a      	str	r2, [r5, #0]
 802455c:	2240      	movs	r2, #64	@ 0x40
 802455e:	2001      	movs	r0, #1
 8024560:	4313      	orrs	r3, r2
 8024562:	81a3      	strh	r3, [r4, #12]
 8024564:	4240      	negs	r0, r0
 8024566:	e03a      	b.n	80245de <__swsetup_r+0xaa>
 8024568:	075b      	lsls	r3, r3, #29
 802456a:	d513      	bpl.n	8024594 <__swsetup_r+0x60>
 802456c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802456e:	2900      	cmp	r1, #0
 8024570:	d008      	beq.n	8024584 <__swsetup_r+0x50>
 8024572:	0023      	movs	r3, r4
 8024574:	3344      	adds	r3, #68	@ 0x44
 8024576:	4299      	cmp	r1, r3
 8024578:	d002      	beq.n	8024580 <__swsetup_r+0x4c>
 802457a:	0028      	movs	r0, r5
 802457c:	f7fd fc3a 	bl	8021df4 <_free_r>
 8024580:	2300      	movs	r3, #0
 8024582:	6363      	str	r3, [r4, #52]	@ 0x34
 8024584:	2224      	movs	r2, #36	@ 0x24
 8024586:	89a3      	ldrh	r3, [r4, #12]
 8024588:	4393      	bics	r3, r2
 802458a:	81a3      	strh	r3, [r4, #12]
 802458c:	2300      	movs	r3, #0
 802458e:	6063      	str	r3, [r4, #4]
 8024590:	6923      	ldr	r3, [r4, #16]
 8024592:	6023      	str	r3, [r4, #0]
 8024594:	2308      	movs	r3, #8
 8024596:	89a2      	ldrh	r2, [r4, #12]
 8024598:	4313      	orrs	r3, r2
 802459a:	81a3      	strh	r3, [r4, #12]
 802459c:	6923      	ldr	r3, [r4, #16]
 802459e:	2b00      	cmp	r3, #0
 80245a0:	d10b      	bne.n	80245ba <__swsetup_r+0x86>
 80245a2:	21a0      	movs	r1, #160	@ 0xa0
 80245a4:	2280      	movs	r2, #128	@ 0x80
 80245a6:	89a3      	ldrh	r3, [r4, #12]
 80245a8:	0089      	lsls	r1, r1, #2
 80245aa:	0092      	lsls	r2, r2, #2
 80245ac:	400b      	ands	r3, r1
 80245ae:	4293      	cmp	r3, r2
 80245b0:	d003      	beq.n	80245ba <__swsetup_r+0x86>
 80245b2:	0021      	movs	r1, r4
 80245b4:	0028      	movs	r0, r5
 80245b6:	f000 fcfb 	bl	8024fb0 <__smakebuf_r>
 80245ba:	220c      	movs	r2, #12
 80245bc:	5ea3      	ldrsh	r3, [r4, r2]
 80245be:	2101      	movs	r1, #1
 80245c0:	001a      	movs	r2, r3
 80245c2:	400a      	ands	r2, r1
 80245c4:	420b      	tst	r3, r1
 80245c6:	d00b      	beq.n	80245e0 <__swsetup_r+0xac>
 80245c8:	2200      	movs	r2, #0
 80245ca:	60a2      	str	r2, [r4, #8]
 80245cc:	6962      	ldr	r2, [r4, #20]
 80245ce:	4252      	negs	r2, r2
 80245d0:	61a2      	str	r2, [r4, #24]
 80245d2:	2000      	movs	r0, #0
 80245d4:	6922      	ldr	r2, [r4, #16]
 80245d6:	4282      	cmp	r2, r0
 80245d8:	d101      	bne.n	80245de <__swsetup_r+0xaa>
 80245da:	061a      	lsls	r2, r3, #24
 80245dc:	d4be      	bmi.n	802455c <__swsetup_r+0x28>
 80245de:	bd70      	pop	{r4, r5, r6, pc}
 80245e0:	0799      	lsls	r1, r3, #30
 80245e2:	d400      	bmi.n	80245e6 <__swsetup_r+0xb2>
 80245e4:	6962      	ldr	r2, [r4, #20]
 80245e6:	60a2      	str	r2, [r4, #8]
 80245e8:	e7f3      	b.n	80245d2 <__swsetup_r+0x9e>
 80245ea:	46c0      	nop			@ (mov r8, r8)
 80245ec:	20000090 	.word	0x20000090

080245f0 <memmove>:
 80245f0:	b510      	push	{r4, lr}
 80245f2:	4288      	cmp	r0, r1
 80245f4:	d902      	bls.n	80245fc <memmove+0xc>
 80245f6:	188b      	adds	r3, r1, r2
 80245f8:	4298      	cmp	r0, r3
 80245fa:	d308      	bcc.n	802460e <memmove+0x1e>
 80245fc:	2300      	movs	r3, #0
 80245fe:	429a      	cmp	r2, r3
 8024600:	d007      	beq.n	8024612 <memmove+0x22>
 8024602:	5ccc      	ldrb	r4, [r1, r3]
 8024604:	54c4      	strb	r4, [r0, r3]
 8024606:	3301      	adds	r3, #1
 8024608:	e7f9      	b.n	80245fe <memmove+0xe>
 802460a:	5c8b      	ldrb	r3, [r1, r2]
 802460c:	5483      	strb	r3, [r0, r2]
 802460e:	3a01      	subs	r2, #1
 8024610:	d2fb      	bcs.n	802460a <memmove+0x1a>
 8024612:	bd10      	pop	{r4, pc}

08024614 <_sbrk_r>:
 8024614:	2300      	movs	r3, #0
 8024616:	b570      	push	{r4, r5, r6, lr}
 8024618:	4d06      	ldr	r5, [pc, #24]	@ (8024634 <_sbrk_r+0x20>)
 802461a:	0004      	movs	r4, r0
 802461c:	0008      	movs	r0, r1
 802461e:	602b      	str	r3, [r5, #0]
 8024620:	f7e0 fdc4 	bl	80051ac <_sbrk>
 8024624:	1c43      	adds	r3, r0, #1
 8024626:	d103      	bne.n	8024630 <_sbrk_r+0x1c>
 8024628:	682b      	ldr	r3, [r5, #0]
 802462a:	2b00      	cmp	r3, #0
 802462c:	d000      	beq.n	8024630 <_sbrk_r+0x1c>
 802462e:	6023      	str	r3, [r4, #0]
 8024630:	bd70      	pop	{r4, r5, r6, pc}
 8024632:	46c0      	nop			@ (mov r8, r8)
 8024634:	20006984 	.word	0x20006984

08024638 <nan>:
 8024638:	2000      	movs	r0, #0
 802463a:	4901      	ldr	r1, [pc, #4]	@ (8024640 <nan+0x8>)
 802463c:	4770      	bx	lr
 802463e:	46c0      	nop			@ (mov r8, r8)
 8024640:	7ff80000 	.word	0x7ff80000

08024644 <__assert_func>:
 8024644:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8024646:	0014      	movs	r4, r2
 8024648:	001a      	movs	r2, r3
 802464a:	4b09      	ldr	r3, [pc, #36]	@ (8024670 <__assert_func+0x2c>)
 802464c:	0005      	movs	r5, r0
 802464e:	681b      	ldr	r3, [r3, #0]
 8024650:	000e      	movs	r6, r1
 8024652:	68d8      	ldr	r0, [r3, #12]
 8024654:	4b07      	ldr	r3, [pc, #28]	@ (8024674 <__assert_func+0x30>)
 8024656:	2c00      	cmp	r4, #0
 8024658:	d101      	bne.n	802465e <__assert_func+0x1a>
 802465a:	4b07      	ldr	r3, [pc, #28]	@ (8024678 <__assert_func+0x34>)
 802465c:	001c      	movs	r4, r3
 802465e:	4907      	ldr	r1, [pc, #28]	@ (802467c <__assert_func+0x38>)
 8024660:	9301      	str	r3, [sp, #4]
 8024662:	9402      	str	r4, [sp, #8]
 8024664:	002b      	movs	r3, r5
 8024666:	9600      	str	r6, [sp, #0]
 8024668:	f000 fc68 	bl	8024f3c <fiprintf>
 802466c:	f000 fd06 	bl	802507c <abort>
 8024670:	20000090 	.word	0x20000090
 8024674:	08027250 	.word	0x08027250
 8024678:	0802728b 	.word	0x0802728b
 802467c:	0802725d 	.word	0x0802725d

08024680 <_calloc_r>:
 8024680:	b570      	push	{r4, r5, r6, lr}
 8024682:	0c0b      	lsrs	r3, r1, #16
 8024684:	0c15      	lsrs	r5, r2, #16
 8024686:	2b00      	cmp	r3, #0
 8024688:	d11e      	bne.n	80246c8 <_calloc_r+0x48>
 802468a:	2d00      	cmp	r5, #0
 802468c:	d10c      	bne.n	80246a8 <_calloc_r+0x28>
 802468e:	b289      	uxth	r1, r1
 8024690:	b294      	uxth	r4, r2
 8024692:	434c      	muls	r4, r1
 8024694:	0021      	movs	r1, r4
 8024696:	f7fd fc23 	bl	8021ee0 <_malloc_r>
 802469a:	1e05      	subs	r5, r0, #0
 802469c:	d01b      	beq.n	80246d6 <_calloc_r+0x56>
 802469e:	0022      	movs	r2, r4
 80246a0:	2100      	movs	r1, #0
 80246a2:	f7fc fc4b 	bl	8020f3c <memset>
 80246a6:	e016      	b.n	80246d6 <_calloc_r+0x56>
 80246a8:	1c2b      	adds	r3, r5, #0
 80246aa:	1c0c      	adds	r4, r1, #0
 80246ac:	b289      	uxth	r1, r1
 80246ae:	b292      	uxth	r2, r2
 80246b0:	434a      	muls	r2, r1
 80246b2:	b29b      	uxth	r3, r3
 80246b4:	b2a1      	uxth	r1, r4
 80246b6:	4359      	muls	r1, r3
 80246b8:	0c14      	lsrs	r4, r2, #16
 80246ba:	190c      	adds	r4, r1, r4
 80246bc:	0c23      	lsrs	r3, r4, #16
 80246be:	d107      	bne.n	80246d0 <_calloc_r+0x50>
 80246c0:	0424      	lsls	r4, r4, #16
 80246c2:	b292      	uxth	r2, r2
 80246c4:	4314      	orrs	r4, r2
 80246c6:	e7e5      	b.n	8024694 <_calloc_r+0x14>
 80246c8:	2d00      	cmp	r5, #0
 80246ca:	d101      	bne.n	80246d0 <_calloc_r+0x50>
 80246cc:	1c14      	adds	r4, r2, #0
 80246ce:	e7ed      	b.n	80246ac <_calloc_r+0x2c>
 80246d0:	230c      	movs	r3, #12
 80246d2:	2500      	movs	r5, #0
 80246d4:	6003      	str	r3, [r0, #0]
 80246d6:	0028      	movs	r0, r5
 80246d8:	bd70      	pop	{r4, r5, r6, pc}

080246da <rshift>:
 80246da:	0002      	movs	r2, r0
 80246dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80246de:	6904      	ldr	r4, [r0, #16]
 80246e0:	b085      	sub	sp, #20
 80246e2:	3214      	adds	r2, #20
 80246e4:	114b      	asrs	r3, r1, #5
 80246e6:	0016      	movs	r6, r2
 80246e8:	9302      	str	r3, [sp, #8]
 80246ea:	429c      	cmp	r4, r3
 80246ec:	dd31      	ble.n	8024752 <rshift+0x78>
 80246ee:	261f      	movs	r6, #31
 80246f0:	000f      	movs	r7, r1
 80246f2:	009b      	lsls	r3, r3, #2
 80246f4:	00a5      	lsls	r5, r4, #2
 80246f6:	18d3      	adds	r3, r2, r3
 80246f8:	4037      	ands	r7, r6
 80246fa:	1955      	adds	r5, r2, r5
 80246fc:	9300      	str	r3, [sp, #0]
 80246fe:	9701      	str	r7, [sp, #4]
 8024700:	4231      	tst	r1, r6
 8024702:	d10d      	bne.n	8024720 <rshift+0x46>
 8024704:	0016      	movs	r6, r2
 8024706:	0019      	movs	r1, r3
 8024708:	428d      	cmp	r5, r1
 802470a:	d836      	bhi.n	802477a <rshift+0xa0>
 802470c:	9b00      	ldr	r3, [sp, #0]
 802470e:	2600      	movs	r6, #0
 8024710:	3b03      	subs	r3, #3
 8024712:	429d      	cmp	r5, r3
 8024714:	d302      	bcc.n	802471c <rshift+0x42>
 8024716:	9b02      	ldr	r3, [sp, #8]
 8024718:	1ae4      	subs	r4, r4, r3
 802471a:	00a6      	lsls	r6, r4, #2
 802471c:	1996      	adds	r6, r2, r6
 802471e:	e018      	b.n	8024752 <rshift+0x78>
 8024720:	2120      	movs	r1, #32
 8024722:	9e01      	ldr	r6, [sp, #4]
 8024724:	9f01      	ldr	r7, [sp, #4]
 8024726:	1b89      	subs	r1, r1, r6
 8024728:	9e00      	ldr	r6, [sp, #0]
 802472a:	9103      	str	r1, [sp, #12]
 802472c:	ce02      	ldmia	r6!, {r1}
 802472e:	4694      	mov	ip, r2
 8024730:	40f9      	lsrs	r1, r7
 8024732:	42b5      	cmp	r5, r6
 8024734:	d816      	bhi.n	8024764 <rshift+0x8a>
 8024736:	9b00      	ldr	r3, [sp, #0]
 8024738:	2600      	movs	r6, #0
 802473a:	3301      	adds	r3, #1
 802473c:	429d      	cmp	r5, r3
 802473e:	d303      	bcc.n	8024748 <rshift+0x6e>
 8024740:	9b02      	ldr	r3, [sp, #8]
 8024742:	1ae4      	subs	r4, r4, r3
 8024744:	00a6      	lsls	r6, r4, #2
 8024746:	3e04      	subs	r6, #4
 8024748:	1996      	adds	r6, r2, r6
 802474a:	6031      	str	r1, [r6, #0]
 802474c:	2900      	cmp	r1, #0
 802474e:	d000      	beq.n	8024752 <rshift+0x78>
 8024750:	3604      	adds	r6, #4
 8024752:	1ab1      	subs	r1, r6, r2
 8024754:	1089      	asrs	r1, r1, #2
 8024756:	6101      	str	r1, [r0, #16]
 8024758:	4296      	cmp	r6, r2
 802475a:	d101      	bne.n	8024760 <rshift+0x86>
 802475c:	2300      	movs	r3, #0
 802475e:	6143      	str	r3, [r0, #20]
 8024760:	b005      	add	sp, #20
 8024762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024764:	6837      	ldr	r7, [r6, #0]
 8024766:	9b03      	ldr	r3, [sp, #12]
 8024768:	409f      	lsls	r7, r3
 802476a:	430f      	orrs	r7, r1
 802476c:	4661      	mov	r1, ip
 802476e:	c180      	stmia	r1!, {r7}
 8024770:	468c      	mov	ip, r1
 8024772:	9b01      	ldr	r3, [sp, #4]
 8024774:	ce02      	ldmia	r6!, {r1}
 8024776:	40d9      	lsrs	r1, r3
 8024778:	e7db      	b.n	8024732 <rshift+0x58>
 802477a:	c980      	ldmia	r1!, {r7}
 802477c:	c680      	stmia	r6!, {r7}
 802477e:	e7c3      	b.n	8024708 <rshift+0x2e>

08024780 <__hexdig_fun>:
 8024780:	0002      	movs	r2, r0
 8024782:	3a30      	subs	r2, #48	@ 0x30
 8024784:	0003      	movs	r3, r0
 8024786:	2a09      	cmp	r2, #9
 8024788:	d802      	bhi.n	8024790 <__hexdig_fun+0x10>
 802478a:	3b20      	subs	r3, #32
 802478c:	b2d8      	uxtb	r0, r3
 802478e:	4770      	bx	lr
 8024790:	0002      	movs	r2, r0
 8024792:	3a61      	subs	r2, #97	@ 0x61
 8024794:	2a05      	cmp	r2, #5
 8024796:	d801      	bhi.n	802479c <__hexdig_fun+0x1c>
 8024798:	3b47      	subs	r3, #71	@ 0x47
 802479a:	e7f7      	b.n	802478c <__hexdig_fun+0xc>
 802479c:	001a      	movs	r2, r3
 802479e:	3a41      	subs	r2, #65	@ 0x41
 80247a0:	2000      	movs	r0, #0
 80247a2:	2a05      	cmp	r2, #5
 80247a4:	d8f3      	bhi.n	802478e <__hexdig_fun+0xe>
 80247a6:	3b27      	subs	r3, #39	@ 0x27
 80247a8:	e7f0      	b.n	802478c <__hexdig_fun+0xc>
	...

080247ac <__gethex>:
 80247ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80247ae:	b089      	sub	sp, #36	@ 0x24
 80247b0:	9307      	str	r3, [sp, #28]
 80247b2:	680b      	ldr	r3, [r1, #0]
 80247b4:	9201      	str	r2, [sp, #4]
 80247b6:	9003      	str	r0, [sp, #12]
 80247b8:	9106      	str	r1, [sp, #24]
 80247ba:	1c9a      	adds	r2, r3, #2
 80247bc:	0011      	movs	r1, r2
 80247be:	3201      	adds	r2, #1
 80247c0:	1e50      	subs	r0, r2, #1
 80247c2:	7800      	ldrb	r0, [r0, #0]
 80247c4:	2830      	cmp	r0, #48	@ 0x30
 80247c6:	d0f9      	beq.n	80247bc <__gethex+0x10>
 80247c8:	1acb      	subs	r3, r1, r3
 80247ca:	3b02      	subs	r3, #2
 80247cc:	9305      	str	r3, [sp, #20]
 80247ce:	9100      	str	r1, [sp, #0]
 80247d0:	f7ff ffd6 	bl	8024780 <__hexdig_fun>
 80247d4:	2300      	movs	r3, #0
 80247d6:	001d      	movs	r5, r3
 80247d8:	9302      	str	r3, [sp, #8]
 80247da:	4298      	cmp	r0, r3
 80247dc:	d11e      	bne.n	802481c <__gethex+0x70>
 80247de:	2201      	movs	r2, #1
 80247e0:	49a6      	ldr	r1, [pc, #664]	@ (8024a7c <__gethex+0x2d0>)
 80247e2:	9800      	ldr	r0, [sp, #0]
 80247e4:	f7fc fbb2 	bl	8020f4c <strncmp>
 80247e8:	0007      	movs	r7, r0
 80247ea:	42a8      	cmp	r0, r5
 80247ec:	d000      	beq.n	80247f0 <__gethex+0x44>
 80247ee:	e06a      	b.n	80248c6 <__gethex+0x11a>
 80247f0:	9b00      	ldr	r3, [sp, #0]
 80247f2:	7858      	ldrb	r0, [r3, #1]
 80247f4:	1c5c      	adds	r4, r3, #1
 80247f6:	f7ff ffc3 	bl	8024780 <__hexdig_fun>
 80247fa:	2301      	movs	r3, #1
 80247fc:	9302      	str	r3, [sp, #8]
 80247fe:	42a8      	cmp	r0, r5
 8024800:	d02f      	beq.n	8024862 <__gethex+0xb6>
 8024802:	9400      	str	r4, [sp, #0]
 8024804:	9b00      	ldr	r3, [sp, #0]
 8024806:	7818      	ldrb	r0, [r3, #0]
 8024808:	2830      	cmp	r0, #48	@ 0x30
 802480a:	d009      	beq.n	8024820 <__gethex+0x74>
 802480c:	f7ff ffb8 	bl	8024780 <__hexdig_fun>
 8024810:	4242      	negs	r2, r0
 8024812:	4142      	adcs	r2, r0
 8024814:	2301      	movs	r3, #1
 8024816:	0025      	movs	r5, r4
 8024818:	9202      	str	r2, [sp, #8]
 802481a:	9305      	str	r3, [sp, #20]
 802481c:	9c00      	ldr	r4, [sp, #0]
 802481e:	e004      	b.n	802482a <__gethex+0x7e>
 8024820:	9b00      	ldr	r3, [sp, #0]
 8024822:	3301      	adds	r3, #1
 8024824:	9300      	str	r3, [sp, #0]
 8024826:	e7ed      	b.n	8024804 <__gethex+0x58>
 8024828:	3401      	adds	r4, #1
 802482a:	7820      	ldrb	r0, [r4, #0]
 802482c:	f7ff ffa8 	bl	8024780 <__hexdig_fun>
 8024830:	1e07      	subs	r7, r0, #0
 8024832:	d1f9      	bne.n	8024828 <__gethex+0x7c>
 8024834:	2201      	movs	r2, #1
 8024836:	0020      	movs	r0, r4
 8024838:	4990      	ldr	r1, [pc, #576]	@ (8024a7c <__gethex+0x2d0>)
 802483a:	f7fc fb87 	bl	8020f4c <strncmp>
 802483e:	2800      	cmp	r0, #0
 8024840:	d10d      	bne.n	802485e <__gethex+0xb2>
 8024842:	2d00      	cmp	r5, #0
 8024844:	d106      	bne.n	8024854 <__gethex+0xa8>
 8024846:	3401      	adds	r4, #1
 8024848:	0025      	movs	r5, r4
 802484a:	7820      	ldrb	r0, [r4, #0]
 802484c:	f7ff ff98 	bl	8024780 <__hexdig_fun>
 8024850:	2800      	cmp	r0, #0
 8024852:	d102      	bne.n	802485a <__gethex+0xae>
 8024854:	1b2d      	subs	r5, r5, r4
 8024856:	00af      	lsls	r7, r5, #2
 8024858:	e003      	b.n	8024862 <__gethex+0xb6>
 802485a:	3401      	adds	r4, #1
 802485c:	e7f5      	b.n	802484a <__gethex+0x9e>
 802485e:	2d00      	cmp	r5, #0
 8024860:	d1f8      	bne.n	8024854 <__gethex+0xa8>
 8024862:	2220      	movs	r2, #32
 8024864:	7823      	ldrb	r3, [r4, #0]
 8024866:	0026      	movs	r6, r4
 8024868:	4393      	bics	r3, r2
 802486a:	2b50      	cmp	r3, #80	@ 0x50
 802486c:	d11d      	bne.n	80248aa <__gethex+0xfe>
 802486e:	7863      	ldrb	r3, [r4, #1]
 8024870:	2b2b      	cmp	r3, #43	@ 0x2b
 8024872:	d02d      	beq.n	80248d0 <__gethex+0x124>
 8024874:	2b2d      	cmp	r3, #45	@ 0x2d
 8024876:	d02f      	beq.n	80248d8 <__gethex+0x12c>
 8024878:	2300      	movs	r3, #0
 802487a:	1c66      	adds	r6, r4, #1
 802487c:	9304      	str	r3, [sp, #16]
 802487e:	7830      	ldrb	r0, [r6, #0]
 8024880:	f7ff ff7e 	bl	8024780 <__hexdig_fun>
 8024884:	1e43      	subs	r3, r0, #1
 8024886:	b2db      	uxtb	r3, r3
 8024888:	0005      	movs	r5, r0
 802488a:	2b18      	cmp	r3, #24
 802488c:	d82a      	bhi.n	80248e4 <__gethex+0x138>
 802488e:	7870      	ldrb	r0, [r6, #1]
 8024890:	f7ff ff76 	bl	8024780 <__hexdig_fun>
 8024894:	1e43      	subs	r3, r0, #1
 8024896:	b2db      	uxtb	r3, r3
 8024898:	3601      	adds	r6, #1
 802489a:	3d10      	subs	r5, #16
 802489c:	2b18      	cmp	r3, #24
 802489e:	d91d      	bls.n	80248dc <__gethex+0x130>
 80248a0:	9b04      	ldr	r3, [sp, #16]
 80248a2:	2b00      	cmp	r3, #0
 80248a4:	d000      	beq.n	80248a8 <__gethex+0xfc>
 80248a6:	426d      	negs	r5, r5
 80248a8:	197f      	adds	r7, r7, r5
 80248aa:	9b06      	ldr	r3, [sp, #24]
 80248ac:	601e      	str	r6, [r3, #0]
 80248ae:	9b02      	ldr	r3, [sp, #8]
 80248b0:	2b00      	cmp	r3, #0
 80248b2:	d019      	beq.n	80248e8 <__gethex+0x13c>
 80248b4:	9b05      	ldr	r3, [sp, #20]
 80248b6:	2606      	movs	r6, #6
 80248b8:	425a      	negs	r2, r3
 80248ba:	4153      	adcs	r3, r2
 80248bc:	425b      	negs	r3, r3
 80248be:	401e      	ands	r6, r3
 80248c0:	0030      	movs	r0, r6
 80248c2:	b009      	add	sp, #36	@ 0x24
 80248c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80248c6:	2301      	movs	r3, #1
 80248c8:	2700      	movs	r7, #0
 80248ca:	9c00      	ldr	r4, [sp, #0]
 80248cc:	9302      	str	r3, [sp, #8]
 80248ce:	e7c8      	b.n	8024862 <__gethex+0xb6>
 80248d0:	2300      	movs	r3, #0
 80248d2:	9304      	str	r3, [sp, #16]
 80248d4:	1ca6      	adds	r6, r4, #2
 80248d6:	e7d2      	b.n	802487e <__gethex+0xd2>
 80248d8:	2301      	movs	r3, #1
 80248da:	e7fa      	b.n	80248d2 <__gethex+0x126>
 80248dc:	230a      	movs	r3, #10
 80248de:	435d      	muls	r5, r3
 80248e0:	182d      	adds	r5, r5, r0
 80248e2:	e7d4      	b.n	802488e <__gethex+0xe2>
 80248e4:	0026      	movs	r6, r4
 80248e6:	e7e0      	b.n	80248aa <__gethex+0xfe>
 80248e8:	9b00      	ldr	r3, [sp, #0]
 80248ea:	9902      	ldr	r1, [sp, #8]
 80248ec:	1ae3      	subs	r3, r4, r3
 80248ee:	3b01      	subs	r3, #1
 80248f0:	2b07      	cmp	r3, #7
 80248f2:	dc0a      	bgt.n	802490a <__gethex+0x15e>
 80248f4:	9803      	ldr	r0, [sp, #12]
 80248f6:	f7fd fb83 	bl	8022000 <_Balloc>
 80248fa:	1e05      	subs	r5, r0, #0
 80248fc:	d108      	bne.n	8024910 <__gethex+0x164>
 80248fe:	002a      	movs	r2, r5
 8024900:	21e4      	movs	r1, #228	@ 0xe4
 8024902:	4b5f      	ldr	r3, [pc, #380]	@ (8024a80 <__gethex+0x2d4>)
 8024904:	485f      	ldr	r0, [pc, #380]	@ (8024a84 <__gethex+0x2d8>)
 8024906:	f7ff fe9d 	bl	8024644 <__assert_func>
 802490a:	3101      	adds	r1, #1
 802490c:	105b      	asrs	r3, r3, #1
 802490e:	e7ef      	b.n	80248f0 <__gethex+0x144>
 8024910:	0003      	movs	r3, r0
 8024912:	3314      	adds	r3, #20
 8024914:	9302      	str	r3, [sp, #8]
 8024916:	9305      	str	r3, [sp, #20]
 8024918:	2300      	movs	r3, #0
 802491a:	001e      	movs	r6, r3
 802491c:	9304      	str	r3, [sp, #16]
 802491e:	9b00      	ldr	r3, [sp, #0]
 8024920:	42a3      	cmp	r3, r4
 8024922:	d338      	bcc.n	8024996 <__gethex+0x1ea>
 8024924:	9c05      	ldr	r4, [sp, #20]
 8024926:	9b02      	ldr	r3, [sp, #8]
 8024928:	c440      	stmia	r4!, {r6}
 802492a:	1ae4      	subs	r4, r4, r3
 802492c:	10a4      	asrs	r4, r4, #2
 802492e:	0030      	movs	r0, r6
 8024930:	612c      	str	r4, [r5, #16]
 8024932:	f7fd fc5d 	bl	80221f0 <__hi0bits>
 8024936:	9b01      	ldr	r3, [sp, #4]
 8024938:	0164      	lsls	r4, r4, #5
 802493a:	681b      	ldr	r3, [r3, #0]
 802493c:	1a26      	subs	r6, r4, r0
 802493e:	9300      	str	r3, [sp, #0]
 8024940:	429e      	cmp	r6, r3
 8024942:	dd52      	ble.n	80249ea <__gethex+0x23e>
 8024944:	1af6      	subs	r6, r6, r3
 8024946:	0031      	movs	r1, r6
 8024948:	0028      	movs	r0, r5
 802494a:	f7fd fff8 	bl	802293e <__any_on>
 802494e:	1e04      	subs	r4, r0, #0
 8024950:	d00f      	beq.n	8024972 <__gethex+0x1c6>
 8024952:	2401      	movs	r4, #1
 8024954:	211f      	movs	r1, #31
 8024956:	0020      	movs	r0, r4
 8024958:	1e73      	subs	r3, r6, #1
 802495a:	4019      	ands	r1, r3
 802495c:	4088      	lsls	r0, r1
 802495e:	0001      	movs	r1, r0
 8024960:	115a      	asrs	r2, r3, #5
 8024962:	9802      	ldr	r0, [sp, #8]
 8024964:	0092      	lsls	r2, r2, #2
 8024966:	5812      	ldr	r2, [r2, r0]
 8024968:	420a      	tst	r2, r1
 802496a:	d002      	beq.n	8024972 <__gethex+0x1c6>
 802496c:	42a3      	cmp	r3, r4
 802496e:	dc34      	bgt.n	80249da <__gethex+0x22e>
 8024970:	2402      	movs	r4, #2
 8024972:	0031      	movs	r1, r6
 8024974:	0028      	movs	r0, r5
 8024976:	f7ff feb0 	bl	80246da <rshift>
 802497a:	19bf      	adds	r7, r7, r6
 802497c:	9b01      	ldr	r3, [sp, #4]
 802497e:	689b      	ldr	r3, [r3, #8]
 8024980:	42bb      	cmp	r3, r7
 8024982:	da42      	bge.n	8024a0a <__gethex+0x25e>
 8024984:	0029      	movs	r1, r5
 8024986:	9803      	ldr	r0, [sp, #12]
 8024988:	f7fd fb7e 	bl	8022088 <_Bfree>
 802498c:	2300      	movs	r3, #0
 802498e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8024990:	26a3      	movs	r6, #163	@ 0xa3
 8024992:	6013      	str	r3, [r2, #0]
 8024994:	e794      	b.n	80248c0 <__gethex+0x114>
 8024996:	3c01      	subs	r4, #1
 8024998:	7823      	ldrb	r3, [r4, #0]
 802499a:	2b2e      	cmp	r3, #46	@ 0x2e
 802499c:	d012      	beq.n	80249c4 <__gethex+0x218>
 802499e:	9b04      	ldr	r3, [sp, #16]
 80249a0:	2b20      	cmp	r3, #32
 80249a2:	d104      	bne.n	80249ae <__gethex+0x202>
 80249a4:	9b05      	ldr	r3, [sp, #20]
 80249a6:	c340      	stmia	r3!, {r6}
 80249a8:	2600      	movs	r6, #0
 80249aa:	9305      	str	r3, [sp, #20]
 80249ac:	9604      	str	r6, [sp, #16]
 80249ae:	7820      	ldrb	r0, [r4, #0]
 80249b0:	f7ff fee6 	bl	8024780 <__hexdig_fun>
 80249b4:	230f      	movs	r3, #15
 80249b6:	4018      	ands	r0, r3
 80249b8:	9b04      	ldr	r3, [sp, #16]
 80249ba:	4098      	lsls	r0, r3
 80249bc:	3304      	adds	r3, #4
 80249be:	4306      	orrs	r6, r0
 80249c0:	9304      	str	r3, [sp, #16]
 80249c2:	e7ac      	b.n	802491e <__gethex+0x172>
 80249c4:	9b00      	ldr	r3, [sp, #0]
 80249c6:	42a3      	cmp	r3, r4
 80249c8:	d8e9      	bhi.n	802499e <__gethex+0x1f2>
 80249ca:	2201      	movs	r2, #1
 80249cc:	0020      	movs	r0, r4
 80249ce:	492b      	ldr	r1, [pc, #172]	@ (8024a7c <__gethex+0x2d0>)
 80249d0:	f7fc fabc 	bl	8020f4c <strncmp>
 80249d4:	2800      	cmp	r0, #0
 80249d6:	d1e2      	bne.n	802499e <__gethex+0x1f2>
 80249d8:	e7a1      	b.n	802491e <__gethex+0x172>
 80249da:	0028      	movs	r0, r5
 80249dc:	1eb1      	subs	r1, r6, #2
 80249de:	f7fd ffae 	bl	802293e <__any_on>
 80249e2:	2800      	cmp	r0, #0
 80249e4:	d0c4      	beq.n	8024970 <__gethex+0x1c4>
 80249e6:	2403      	movs	r4, #3
 80249e8:	e7c3      	b.n	8024972 <__gethex+0x1c6>
 80249ea:	9b00      	ldr	r3, [sp, #0]
 80249ec:	2400      	movs	r4, #0
 80249ee:	429e      	cmp	r6, r3
 80249f0:	dac4      	bge.n	802497c <__gethex+0x1d0>
 80249f2:	1b9e      	subs	r6, r3, r6
 80249f4:	0029      	movs	r1, r5
 80249f6:	0032      	movs	r2, r6
 80249f8:	9803      	ldr	r0, [sp, #12]
 80249fa:	f7fd fd67 	bl	80224cc <__lshift>
 80249fe:	0003      	movs	r3, r0
 8024a00:	3314      	adds	r3, #20
 8024a02:	0005      	movs	r5, r0
 8024a04:	1bbf      	subs	r7, r7, r6
 8024a06:	9302      	str	r3, [sp, #8]
 8024a08:	e7b8      	b.n	802497c <__gethex+0x1d0>
 8024a0a:	9b01      	ldr	r3, [sp, #4]
 8024a0c:	685e      	ldr	r6, [r3, #4]
 8024a0e:	42be      	cmp	r6, r7
 8024a10:	dd6f      	ble.n	8024af2 <__gethex+0x346>
 8024a12:	9b00      	ldr	r3, [sp, #0]
 8024a14:	1bf6      	subs	r6, r6, r7
 8024a16:	42b3      	cmp	r3, r6
 8024a18:	dc36      	bgt.n	8024a88 <__gethex+0x2dc>
 8024a1a:	9b01      	ldr	r3, [sp, #4]
 8024a1c:	68db      	ldr	r3, [r3, #12]
 8024a1e:	2b02      	cmp	r3, #2
 8024a20:	d024      	beq.n	8024a6c <__gethex+0x2c0>
 8024a22:	2b03      	cmp	r3, #3
 8024a24:	d026      	beq.n	8024a74 <__gethex+0x2c8>
 8024a26:	2b01      	cmp	r3, #1
 8024a28:	d117      	bne.n	8024a5a <__gethex+0x2ae>
 8024a2a:	9b00      	ldr	r3, [sp, #0]
 8024a2c:	42b3      	cmp	r3, r6
 8024a2e:	d114      	bne.n	8024a5a <__gethex+0x2ae>
 8024a30:	2b01      	cmp	r3, #1
 8024a32:	d10b      	bne.n	8024a4c <__gethex+0x2a0>
 8024a34:	9b01      	ldr	r3, [sp, #4]
 8024a36:	9a07      	ldr	r2, [sp, #28]
 8024a38:	685b      	ldr	r3, [r3, #4]
 8024a3a:	2662      	movs	r6, #98	@ 0x62
 8024a3c:	6013      	str	r3, [r2, #0]
 8024a3e:	2301      	movs	r3, #1
 8024a40:	9a02      	ldr	r2, [sp, #8]
 8024a42:	612b      	str	r3, [r5, #16]
 8024a44:	6013      	str	r3, [r2, #0]
 8024a46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8024a48:	601d      	str	r5, [r3, #0]
 8024a4a:	e739      	b.n	80248c0 <__gethex+0x114>
 8024a4c:	9900      	ldr	r1, [sp, #0]
 8024a4e:	0028      	movs	r0, r5
 8024a50:	3901      	subs	r1, #1
 8024a52:	f7fd ff74 	bl	802293e <__any_on>
 8024a56:	2800      	cmp	r0, #0
 8024a58:	d1ec      	bne.n	8024a34 <__gethex+0x288>
 8024a5a:	0029      	movs	r1, r5
 8024a5c:	9803      	ldr	r0, [sp, #12]
 8024a5e:	f7fd fb13 	bl	8022088 <_Bfree>
 8024a62:	2300      	movs	r3, #0
 8024a64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8024a66:	2650      	movs	r6, #80	@ 0x50
 8024a68:	6013      	str	r3, [r2, #0]
 8024a6a:	e729      	b.n	80248c0 <__gethex+0x114>
 8024a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8024a6e:	2b00      	cmp	r3, #0
 8024a70:	d1f3      	bne.n	8024a5a <__gethex+0x2ae>
 8024a72:	e7df      	b.n	8024a34 <__gethex+0x288>
 8024a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8024a76:	2b00      	cmp	r3, #0
 8024a78:	d1dc      	bne.n	8024a34 <__gethex+0x288>
 8024a7a:	e7ee      	b.n	8024a5a <__gethex+0x2ae>
 8024a7c:	0802721a 	.word	0x0802721a
 8024a80:	080271b0 	.word	0x080271b0
 8024a84:	0802728c 	.word	0x0802728c
 8024a88:	1e77      	subs	r7, r6, #1
 8024a8a:	2c00      	cmp	r4, #0
 8024a8c:	d12f      	bne.n	8024aee <__gethex+0x342>
 8024a8e:	2f00      	cmp	r7, #0
 8024a90:	d004      	beq.n	8024a9c <__gethex+0x2f0>
 8024a92:	0039      	movs	r1, r7
 8024a94:	0028      	movs	r0, r5
 8024a96:	f7fd ff52 	bl	802293e <__any_on>
 8024a9a:	0004      	movs	r4, r0
 8024a9c:	231f      	movs	r3, #31
 8024a9e:	117a      	asrs	r2, r7, #5
 8024aa0:	401f      	ands	r7, r3
 8024aa2:	3b1e      	subs	r3, #30
 8024aa4:	40bb      	lsls	r3, r7
 8024aa6:	9902      	ldr	r1, [sp, #8]
 8024aa8:	0092      	lsls	r2, r2, #2
 8024aaa:	5852      	ldr	r2, [r2, r1]
 8024aac:	421a      	tst	r2, r3
 8024aae:	d001      	beq.n	8024ab4 <__gethex+0x308>
 8024ab0:	2302      	movs	r3, #2
 8024ab2:	431c      	orrs	r4, r3
 8024ab4:	9b00      	ldr	r3, [sp, #0]
 8024ab6:	0031      	movs	r1, r6
 8024ab8:	1b9b      	subs	r3, r3, r6
 8024aba:	2602      	movs	r6, #2
 8024abc:	0028      	movs	r0, r5
 8024abe:	9300      	str	r3, [sp, #0]
 8024ac0:	f7ff fe0b 	bl	80246da <rshift>
 8024ac4:	9b01      	ldr	r3, [sp, #4]
 8024ac6:	685f      	ldr	r7, [r3, #4]
 8024ac8:	2c00      	cmp	r4, #0
 8024aca:	d03f      	beq.n	8024b4c <__gethex+0x3a0>
 8024acc:	9b01      	ldr	r3, [sp, #4]
 8024ace:	68db      	ldr	r3, [r3, #12]
 8024ad0:	2b02      	cmp	r3, #2
 8024ad2:	d010      	beq.n	8024af6 <__gethex+0x34a>
 8024ad4:	2b03      	cmp	r3, #3
 8024ad6:	d012      	beq.n	8024afe <__gethex+0x352>
 8024ad8:	2b01      	cmp	r3, #1
 8024ada:	d106      	bne.n	8024aea <__gethex+0x33e>
 8024adc:	07a2      	lsls	r2, r4, #30
 8024ade:	d504      	bpl.n	8024aea <__gethex+0x33e>
 8024ae0:	9a02      	ldr	r2, [sp, #8]
 8024ae2:	6812      	ldr	r2, [r2, #0]
 8024ae4:	4314      	orrs	r4, r2
 8024ae6:	421c      	tst	r4, r3
 8024ae8:	d10c      	bne.n	8024b04 <__gethex+0x358>
 8024aea:	2310      	movs	r3, #16
 8024aec:	e02d      	b.n	8024b4a <__gethex+0x39e>
 8024aee:	2401      	movs	r4, #1
 8024af0:	e7d4      	b.n	8024a9c <__gethex+0x2f0>
 8024af2:	2601      	movs	r6, #1
 8024af4:	e7e8      	b.n	8024ac8 <__gethex+0x31c>
 8024af6:	2301      	movs	r3, #1
 8024af8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8024afa:	1a9b      	subs	r3, r3, r2
 8024afc:	930f      	str	r3, [sp, #60]	@ 0x3c
 8024afe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8024b00:	2b00      	cmp	r3, #0
 8024b02:	d0f2      	beq.n	8024aea <__gethex+0x33e>
 8024b04:	692b      	ldr	r3, [r5, #16]
 8024b06:	2000      	movs	r0, #0
 8024b08:	9302      	str	r3, [sp, #8]
 8024b0a:	009b      	lsls	r3, r3, #2
 8024b0c:	9304      	str	r3, [sp, #16]
 8024b0e:	002b      	movs	r3, r5
 8024b10:	9a04      	ldr	r2, [sp, #16]
 8024b12:	3314      	adds	r3, #20
 8024b14:	1899      	adds	r1, r3, r2
 8024b16:	681a      	ldr	r2, [r3, #0]
 8024b18:	1c54      	adds	r4, r2, #1
 8024b1a:	d01c      	beq.n	8024b56 <__gethex+0x3aa>
 8024b1c:	3201      	adds	r2, #1
 8024b1e:	601a      	str	r2, [r3, #0]
 8024b20:	002b      	movs	r3, r5
 8024b22:	3314      	adds	r3, #20
 8024b24:	2e02      	cmp	r6, #2
 8024b26:	d13f      	bne.n	8024ba8 <__gethex+0x3fc>
 8024b28:	9a01      	ldr	r2, [sp, #4]
 8024b2a:	9900      	ldr	r1, [sp, #0]
 8024b2c:	6812      	ldr	r2, [r2, #0]
 8024b2e:	3a01      	subs	r2, #1
 8024b30:	428a      	cmp	r2, r1
 8024b32:	d109      	bne.n	8024b48 <__gethex+0x39c>
 8024b34:	000a      	movs	r2, r1
 8024b36:	201f      	movs	r0, #31
 8024b38:	4010      	ands	r0, r2
 8024b3a:	2201      	movs	r2, #1
 8024b3c:	4082      	lsls	r2, r0
 8024b3e:	1149      	asrs	r1, r1, #5
 8024b40:	0089      	lsls	r1, r1, #2
 8024b42:	58cb      	ldr	r3, [r1, r3]
 8024b44:	4213      	tst	r3, r2
 8024b46:	d13d      	bne.n	8024bc4 <__gethex+0x418>
 8024b48:	2320      	movs	r3, #32
 8024b4a:	431e      	orrs	r6, r3
 8024b4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8024b4e:	601d      	str	r5, [r3, #0]
 8024b50:	9b07      	ldr	r3, [sp, #28]
 8024b52:	601f      	str	r7, [r3, #0]
 8024b54:	e6b4      	b.n	80248c0 <__gethex+0x114>
 8024b56:	c301      	stmia	r3!, {r0}
 8024b58:	4299      	cmp	r1, r3
 8024b5a:	d8dc      	bhi.n	8024b16 <__gethex+0x36a>
 8024b5c:	68ab      	ldr	r3, [r5, #8]
 8024b5e:	9a02      	ldr	r2, [sp, #8]
 8024b60:	429a      	cmp	r2, r3
 8024b62:	db18      	blt.n	8024b96 <__gethex+0x3ea>
 8024b64:	6869      	ldr	r1, [r5, #4]
 8024b66:	9803      	ldr	r0, [sp, #12]
 8024b68:	3101      	adds	r1, #1
 8024b6a:	f7fd fa49 	bl	8022000 <_Balloc>
 8024b6e:	1e04      	subs	r4, r0, #0
 8024b70:	d104      	bne.n	8024b7c <__gethex+0x3d0>
 8024b72:	0022      	movs	r2, r4
 8024b74:	2184      	movs	r1, #132	@ 0x84
 8024b76:	4b1d      	ldr	r3, [pc, #116]	@ (8024bec <__gethex+0x440>)
 8024b78:	481d      	ldr	r0, [pc, #116]	@ (8024bf0 <__gethex+0x444>)
 8024b7a:	e6c4      	b.n	8024906 <__gethex+0x15a>
 8024b7c:	0029      	movs	r1, r5
 8024b7e:	692a      	ldr	r2, [r5, #16]
 8024b80:	310c      	adds	r1, #12
 8024b82:	3202      	adds	r2, #2
 8024b84:	0092      	lsls	r2, r2, #2
 8024b86:	300c      	adds	r0, #12
 8024b88:	f7fc fab0 	bl	80210ec <memcpy>
 8024b8c:	0029      	movs	r1, r5
 8024b8e:	9803      	ldr	r0, [sp, #12]
 8024b90:	f7fd fa7a 	bl	8022088 <_Bfree>
 8024b94:	0025      	movs	r5, r4
 8024b96:	692b      	ldr	r3, [r5, #16]
 8024b98:	1c5a      	adds	r2, r3, #1
 8024b9a:	612a      	str	r2, [r5, #16]
 8024b9c:	2201      	movs	r2, #1
 8024b9e:	3304      	adds	r3, #4
 8024ba0:	009b      	lsls	r3, r3, #2
 8024ba2:	18eb      	adds	r3, r5, r3
 8024ba4:	605a      	str	r2, [r3, #4]
 8024ba6:	e7bb      	b.n	8024b20 <__gethex+0x374>
 8024ba8:	692a      	ldr	r2, [r5, #16]
 8024baa:	9902      	ldr	r1, [sp, #8]
 8024bac:	428a      	cmp	r2, r1
 8024bae:	dd0b      	ble.n	8024bc8 <__gethex+0x41c>
 8024bb0:	2101      	movs	r1, #1
 8024bb2:	0028      	movs	r0, r5
 8024bb4:	f7ff fd91 	bl	80246da <rshift>
 8024bb8:	9b01      	ldr	r3, [sp, #4]
 8024bba:	3701      	adds	r7, #1
 8024bbc:	689b      	ldr	r3, [r3, #8]
 8024bbe:	42bb      	cmp	r3, r7
 8024bc0:	da00      	bge.n	8024bc4 <__gethex+0x418>
 8024bc2:	e6df      	b.n	8024984 <__gethex+0x1d8>
 8024bc4:	2601      	movs	r6, #1
 8024bc6:	e7bf      	b.n	8024b48 <__gethex+0x39c>
 8024bc8:	221f      	movs	r2, #31
 8024bca:	9c00      	ldr	r4, [sp, #0]
 8024bcc:	9900      	ldr	r1, [sp, #0]
 8024bce:	4014      	ands	r4, r2
 8024bd0:	4211      	tst	r1, r2
 8024bd2:	d0f7      	beq.n	8024bc4 <__gethex+0x418>
 8024bd4:	9a04      	ldr	r2, [sp, #16]
 8024bd6:	189b      	adds	r3, r3, r2
 8024bd8:	3b04      	subs	r3, #4
 8024bda:	6818      	ldr	r0, [r3, #0]
 8024bdc:	f7fd fb08 	bl	80221f0 <__hi0bits>
 8024be0:	2320      	movs	r3, #32
 8024be2:	1b1b      	subs	r3, r3, r4
 8024be4:	4298      	cmp	r0, r3
 8024be6:	dbe3      	blt.n	8024bb0 <__gethex+0x404>
 8024be8:	e7ec      	b.n	8024bc4 <__gethex+0x418>
 8024bea:	46c0      	nop			@ (mov r8, r8)
 8024bec:	080271b0 	.word	0x080271b0
 8024bf0:	0802728c 	.word	0x0802728c

08024bf4 <L_shift>:
 8024bf4:	2308      	movs	r3, #8
 8024bf6:	b570      	push	{r4, r5, r6, lr}
 8024bf8:	2520      	movs	r5, #32
 8024bfa:	1a9a      	subs	r2, r3, r2
 8024bfc:	0092      	lsls	r2, r2, #2
 8024bfe:	1aad      	subs	r5, r5, r2
 8024c00:	6843      	ldr	r3, [r0, #4]
 8024c02:	6804      	ldr	r4, [r0, #0]
 8024c04:	001e      	movs	r6, r3
 8024c06:	40ae      	lsls	r6, r5
 8024c08:	40d3      	lsrs	r3, r2
 8024c0a:	4334      	orrs	r4, r6
 8024c0c:	6004      	str	r4, [r0, #0]
 8024c0e:	6043      	str	r3, [r0, #4]
 8024c10:	3004      	adds	r0, #4
 8024c12:	4288      	cmp	r0, r1
 8024c14:	d3f4      	bcc.n	8024c00 <L_shift+0xc>
 8024c16:	bd70      	pop	{r4, r5, r6, pc}

08024c18 <__match>:
 8024c18:	b530      	push	{r4, r5, lr}
 8024c1a:	6803      	ldr	r3, [r0, #0]
 8024c1c:	780c      	ldrb	r4, [r1, #0]
 8024c1e:	3301      	adds	r3, #1
 8024c20:	2c00      	cmp	r4, #0
 8024c22:	d102      	bne.n	8024c2a <__match+0x12>
 8024c24:	6003      	str	r3, [r0, #0]
 8024c26:	2001      	movs	r0, #1
 8024c28:	bd30      	pop	{r4, r5, pc}
 8024c2a:	781a      	ldrb	r2, [r3, #0]
 8024c2c:	0015      	movs	r5, r2
 8024c2e:	3d41      	subs	r5, #65	@ 0x41
 8024c30:	2d19      	cmp	r5, #25
 8024c32:	d800      	bhi.n	8024c36 <__match+0x1e>
 8024c34:	3220      	adds	r2, #32
 8024c36:	3101      	adds	r1, #1
 8024c38:	42a2      	cmp	r2, r4
 8024c3a:	d0ef      	beq.n	8024c1c <__match+0x4>
 8024c3c:	2000      	movs	r0, #0
 8024c3e:	e7f3      	b.n	8024c28 <__match+0x10>

08024c40 <__hexnan>:
 8024c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024c42:	680b      	ldr	r3, [r1, #0]
 8024c44:	b08b      	sub	sp, #44	@ 0x2c
 8024c46:	9201      	str	r2, [sp, #4]
 8024c48:	9901      	ldr	r1, [sp, #4]
 8024c4a:	115a      	asrs	r2, r3, #5
 8024c4c:	0092      	lsls	r2, r2, #2
 8024c4e:	188a      	adds	r2, r1, r2
 8024c50:	9202      	str	r2, [sp, #8]
 8024c52:	0019      	movs	r1, r3
 8024c54:	221f      	movs	r2, #31
 8024c56:	4011      	ands	r1, r2
 8024c58:	9008      	str	r0, [sp, #32]
 8024c5a:	9106      	str	r1, [sp, #24]
 8024c5c:	4213      	tst	r3, r2
 8024c5e:	d002      	beq.n	8024c66 <__hexnan+0x26>
 8024c60:	9b02      	ldr	r3, [sp, #8]
 8024c62:	3304      	adds	r3, #4
 8024c64:	9302      	str	r3, [sp, #8]
 8024c66:	9b02      	ldr	r3, [sp, #8]
 8024c68:	2500      	movs	r5, #0
 8024c6a:	1f1f      	subs	r7, r3, #4
 8024c6c:	003e      	movs	r6, r7
 8024c6e:	003c      	movs	r4, r7
 8024c70:	9b08      	ldr	r3, [sp, #32]
 8024c72:	603d      	str	r5, [r7, #0]
 8024c74:	681b      	ldr	r3, [r3, #0]
 8024c76:	9507      	str	r5, [sp, #28]
 8024c78:	9305      	str	r3, [sp, #20]
 8024c7a:	9503      	str	r5, [sp, #12]
 8024c7c:	9b05      	ldr	r3, [sp, #20]
 8024c7e:	3301      	adds	r3, #1
 8024c80:	9309      	str	r3, [sp, #36]	@ 0x24
 8024c82:	9b05      	ldr	r3, [sp, #20]
 8024c84:	785b      	ldrb	r3, [r3, #1]
 8024c86:	9304      	str	r3, [sp, #16]
 8024c88:	2b00      	cmp	r3, #0
 8024c8a:	d028      	beq.n	8024cde <__hexnan+0x9e>
 8024c8c:	9804      	ldr	r0, [sp, #16]
 8024c8e:	f7ff fd77 	bl	8024780 <__hexdig_fun>
 8024c92:	2800      	cmp	r0, #0
 8024c94:	d155      	bne.n	8024d42 <__hexnan+0x102>
 8024c96:	9b04      	ldr	r3, [sp, #16]
 8024c98:	2b20      	cmp	r3, #32
 8024c9a:	d819      	bhi.n	8024cd0 <__hexnan+0x90>
 8024c9c:	9b03      	ldr	r3, [sp, #12]
 8024c9e:	9a07      	ldr	r2, [sp, #28]
 8024ca0:	4293      	cmp	r3, r2
 8024ca2:	dd12      	ble.n	8024cca <__hexnan+0x8a>
 8024ca4:	42b4      	cmp	r4, r6
 8024ca6:	d206      	bcs.n	8024cb6 <__hexnan+0x76>
 8024ca8:	2d07      	cmp	r5, #7
 8024caa:	dc04      	bgt.n	8024cb6 <__hexnan+0x76>
 8024cac:	002a      	movs	r2, r5
 8024cae:	0031      	movs	r1, r6
 8024cb0:	0020      	movs	r0, r4
 8024cb2:	f7ff ff9f 	bl	8024bf4 <L_shift>
 8024cb6:	9b01      	ldr	r3, [sp, #4]
 8024cb8:	2508      	movs	r5, #8
 8024cba:	429c      	cmp	r4, r3
 8024cbc:	d905      	bls.n	8024cca <__hexnan+0x8a>
 8024cbe:	1f26      	subs	r6, r4, #4
 8024cc0:	2500      	movs	r5, #0
 8024cc2:	0034      	movs	r4, r6
 8024cc4:	9b03      	ldr	r3, [sp, #12]
 8024cc6:	6035      	str	r5, [r6, #0]
 8024cc8:	9307      	str	r3, [sp, #28]
 8024cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024ccc:	9305      	str	r3, [sp, #20]
 8024cce:	e7d5      	b.n	8024c7c <__hexnan+0x3c>
 8024cd0:	9b04      	ldr	r3, [sp, #16]
 8024cd2:	2b29      	cmp	r3, #41	@ 0x29
 8024cd4:	d15a      	bne.n	8024d8c <__hexnan+0x14c>
 8024cd6:	9b05      	ldr	r3, [sp, #20]
 8024cd8:	9a08      	ldr	r2, [sp, #32]
 8024cda:	3302      	adds	r3, #2
 8024cdc:	6013      	str	r3, [r2, #0]
 8024cde:	9b03      	ldr	r3, [sp, #12]
 8024ce0:	2b00      	cmp	r3, #0
 8024ce2:	d053      	beq.n	8024d8c <__hexnan+0x14c>
 8024ce4:	42b4      	cmp	r4, r6
 8024ce6:	d206      	bcs.n	8024cf6 <__hexnan+0xb6>
 8024ce8:	2d07      	cmp	r5, #7
 8024cea:	dc04      	bgt.n	8024cf6 <__hexnan+0xb6>
 8024cec:	002a      	movs	r2, r5
 8024cee:	0031      	movs	r1, r6
 8024cf0:	0020      	movs	r0, r4
 8024cf2:	f7ff ff7f 	bl	8024bf4 <L_shift>
 8024cf6:	9b01      	ldr	r3, [sp, #4]
 8024cf8:	429c      	cmp	r4, r3
 8024cfa:	d936      	bls.n	8024d6a <__hexnan+0x12a>
 8024cfc:	001a      	movs	r2, r3
 8024cfe:	0023      	movs	r3, r4
 8024d00:	cb02      	ldmia	r3!, {r1}
 8024d02:	c202      	stmia	r2!, {r1}
 8024d04:	429f      	cmp	r7, r3
 8024d06:	d2fb      	bcs.n	8024d00 <__hexnan+0xc0>
 8024d08:	9b02      	ldr	r3, [sp, #8]
 8024d0a:	1c62      	adds	r2, r4, #1
 8024d0c:	1ed9      	subs	r1, r3, #3
 8024d0e:	2304      	movs	r3, #4
 8024d10:	4291      	cmp	r1, r2
 8024d12:	d305      	bcc.n	8024d20 <__hexnan+0xe0>
 8024d14:	9b02      	ldr	r3, [sp, #8]
 8024d16:	3b04      	subs	r3, #4
 8024d18:	1b1b      	subs	r3, r3, r4
 8024d1a:	089b      	lsrs	r3, r3, #2
 8024d1c:	3301      	adds	r3, #1
 8024d1e:	009b      	lsls	r3, r3, #2
 8024d20:	9a01      	ldr	r2, [sp, #4]
 8024d22:	18d3      	adds	r3, r2, r3
 8024d24:	2200      	movs	r2, #0
 8024d26:	c304      	stmia	r3!, {r2}
 8024d28:	429f      	cmp	r7, r3
 8024d2a:	d2fc      	bcs.n	8024d26 <__hexnan+0xe6>
 8024d2c:	683b      	ldr	r3, [r7, #0]
 8024d2e:	2b00      	cmp	r3, #0
 8024d30:	d104      	bne.n	8024d3c <__hexnan+0xfc>
 8024d32:	9b01      	ldr	r3, [sp, #4]
 8024d34:	429f      	cmp	r7, r3
 8024d36:	d127      	bne.n	8024d88 <__hexnan+0x148>
 8024d38:	2301      	movs	r3, #1
 8024d3a:	603b      	str	r3, [r7, #0]
 8024d3c:	2005      	movs	r0, #5
 8024d3e:	b00b      	add	sp, #44	@ 0x2c
 8024d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024d42:	9b03      	ldr	r3, [sp, #12]
 8024d44:	3501      	adds	r5, #1
 8024d46:	3301      	adds	r3, #1
 8024d48:	9303      	str	r3, [sp, #12]
 8024d4a:	2d08      	cmp	r5, #8
 8024d4c:	dd06      	ble.n	8024d5c <__hexnan+0x11c>
 8024d4e:	9b01      	ldr	r3, [sp, #4]
 8024d50:	429c      	cmp	r4, r3
 8024d52:	d9ba      	bls.n	8024cca <__hexnan+0x8a>
 8024d54:	2300      	movs	r3, #0
 8024d56:	2501      	movs	r5, #1
 8024d58:	3c04      	subs	r4, #4
 8024d5a:	6023      	str	r3, [r4, #0]
 8024d5c:	220f      	movs	r2, #15
 8024d5e:	6823      	ldr	r3, [r4, #0]
 8024d60:	4010      	ands	r0, r2
 8024d62:	011b      	lsls	r3, r3, #4
 8024d64:	4303      	orrs	r3, r0
 8024d66:	6023      	str	r3, [r4, #0]
 8024d68:	e7af      	b.n	8024cca <__hexnan+0x8a>
 8024d6a:	9b06      	ldr	r3, [sp, #24]
 8024d6c:	2b00      	cmp	r3, #0
 8024d6e:	d0dd      	beq.n	8024d2c <__hexnan+0xec>
 8024d70:	2320      	movs	r3, #32
 8024d72:	9a06      	ldr	r2, [sp, #24]
 8024d74:	9902      	ldr	r1, [sp, #8]
 8024d76:	1a9b      	subs	r3, r3, r2
 8024d78:	2201      	movs	r2, #1
 8024d7a:	4252      	negs	r2, r2
 8024d7c:	40da      	lsrs	r2, r3
 8024d7e:	3904      	subs	r1, #4
 8024d80:	680b      	ldr	r3, [r1, #0]
 8024d82:	4013      	ands	r3, r2
 8024d84:	600b      	str	r3, [r1, #0]
 8024d86:	e7d1      	b.n	8024d2c <__hexnan+0xec>
 8024d88:	3f04      	subs	r7, #4
 8024d8a:	e7cf      	b.n	8024d2c <__hexnan+0xec>
 8024d8c:	2004      	movs	r0, #4
 8024d8e:	e7d6      	b.n	8024d3e <__hexnan+0xfe>

08024d90 <__ascii_mbtowc>:
 8024d90:	b082      	sub	sp, #8
 8024d92:	2900      	cmp	r1, #0
 8024d94:	d100      	bne.n	8024d98 <__ascii_mbtowc+0x8>
 8024d96:	a901      	add	r1, sp, #4
 8024d98:	1e10      	subs	r0, r2, #0
 8024d9a:	d006      	beq.n	8024daa <__ascii_mbtowc+0x1a>
 8024d9c:	2b00      	cmp	r3, #0
 8024d9e:	d006      	beq.n	8024dae <__ascii_mbtowc+0x1e>
 8024da0:	7813      	ldrb	r3, [r2, #0]
 8024da2:	600b      	str	r3, [r1, #0]
 8024da4:	7810      	ldrb	r0, [r2, #0]
 8024da6:	1e43      	subs	r3, r0, #1
 8024da8:	4198      	sbcs	r0, r3
 8024daa:	b002      	add	sp, #8
 8024dac:	4770      	bx	lr
 8024dae:	2002      	movs	r0, #2
 8024db0:	4240      	negs	r0, r0
 8024db2:	e7fa      	b.n	8024daa <__ascii_mbtowc+0x1a>

08024db4 <_realloc_r>:
 8024db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024db6:	0006      	movs	r6, r0
 8024db8:	000c      	movs	r4, r1
 8024dba:	0015      	movs	r5, r2
 8024dbc:	2900      	cmp	r1, #0
 8024dbe:	d105      	bne.n	8024dcc <_realloc_r+0x18>
 8024dc0:	0011      	movs	r1, r2
 8024dc2:	f7fd f88d 	bl	8021ee0 <_malloc_r>
 8024dc6:	0004      	movs	r4, r0
 8024dc8:	0020      	movs	r0, r4
 8024dca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8024dcc:	2a00      	cmp	r2, #0
 8024dce:	d103      	bne.n	8024dd8 <_realloc_r+0x24>
 8024dd0:	f7fd f810 	bl	8021df4 <_free_r>
 8024dd4:	002c      	movs	r4, r5
 8024dd6:	e7f7      	b.n	8024dc8 <_realloc_r+0x14>
 8024dd8:	f000 f957 	bl	802508a <_malloc_usable_size_r>
 8024ddc:	0007      	movs	r7, r0
 8024dde:	4285      	cmp	r5, r0
 8024de0:	d802      	bhi.n	8024de8 <_realloc_r+0x34>
 8024de2:	0843      	lsrs	r3, r0, #1
 8024de4:	42ab      	cmp	r3, r5
 8024de6:	d3ef      	bcc.n	8024dc8 <_realloc_r+0x14>
 8024de8:	0029      	movs	r1, r5
 8024dea:	0030      	movs	r0, r6
 8024dec:	f7fd f878 	bl	8021ee0 <_malloc_r>
 8024df0:	9001      	str	r0, [sp, #4]
 8024df2:	2800      	cmp	r0, #0
 8024df4:	d101      	bne.n	8024dfa <_realloc_r+0x46>
 8024df6:	9c01      	ldr	r4, [sp, #4]
 8024df8:	e7e6      	b.n	8024dc8 <_realloc_r+0x14>
 8024dfa:	002a      	movs	r2, r5
 8024dfc:	42bd      	cmp	r5, r7
 8024dfe:	d900      	bls.n	8024e02 <_realloc_r+0x4e>
 8024e00:	003a      	movs	r2, r7
 8024e02:	0021      	movs	r1, r4
 8024e04:	9801      	ldr	r0, [sp, #4]
 8024e06:	f7fc f971 	bl	80210ec <memcpy>
 8024e0a:	0021      	movs	r1, r4
 8024e0c:	0030      	movs	r0, r6
 8024e0e:	f7fc fff1 	bl	8021df4 <_free_r>
 8024e12:	e7f0      	b.n	8024df6 <_realloc_r+0x42>

08024e14 <_strtoul_l.isra.0>:
 8024e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024e16:	001e      	movs	r6, r3
 8024e18:	4b3e      	ldr	r3, [pc, #248]	@ (8024f14 <_strtoul_l.isra.0+0x100>)
 8024e1a:	0017      	movs	r7, r2
 8024e1c:	000c      	movs	r4, r1
 8024e1e:	469c      	mov	ip, r3
 8024e20:	2208      	movs	r2, #8
 8024e22:	b085      	sub	sp, #20
 8024e24:	9003      	str	r0, [sp, #12]
 8024e26:	9100      	str	r1, [sp, #0]
 8024e28:	0023      	movs	r3, r4
 8024e2a:	4661      	mov	r1, ip
 8024e2c:	781d      	ldrb	r5, [r3, #0]
 8024e2e:	3401      	adds	r4, #1
 8024e30:	5d48      	ldrb	r0, [r1, r5]
 8024e32:	0001      	movs	r1, r0
 8024e34:	4011      	ands	r1, r2
 8024e36:	4210      	tst	r0, r2
 8024e38:	d1f6      	bne.n	8024e28 <_strtoul_l.isra.0+0x14>
 8024e3a:	2d2d      	cmp	r5, #45	@ 0x2d
 8024e3c:	d112      	bne.n	8024e64 <_strtoul_l.isra.0+0x50>
 8024e3e:	7825      	ldrb	r5, [r4, #0]
 8024e40:	1c9c      	adds	r4, r3, #2
 8024e42:	2301      	movs	r3, #1
 8024e44:	9302      	str	r3, [sp, #8]
 8024e46:	2210      	movs	r2, #16
 8024e48:	0033      	movs	r3, r6
 8024e4a:	4393      	bics	r3, r2
 8024e4c:	d116      	bne.n	8024e7c <_strtoul_l.isra.0+0x68>
 8024e4e:	2d30      	cmp	r5, #48	@ 0x30
 8024e50:	d10e      	bne.n	8024e70 <_strtoul_l.isra.0+0x5c>
 8024e52:	2120      	movs	r1, #32
 8024e54:	7823      	ldrb	r3, [r4, #0]
 8024e56:	438b      	bics	r3, r1
 8024e58:	2b58      	cmp	r3, #88	@ 0x58
 8024e5a:	d109      	bne.n	8024e70 <_strtoul_l.isra.0+0x5c>
 8024e5c:	7865      	ldrb	r5, [r4, #1]
 8024e5e:	3402      	adds	r4, #2
 8024e60:	2610      	movs	r6, #16
 8024e62:	e00b      	b.n	8024e7c <_strtoul_l.isra.0+0x68>
 8024e64:	9102      	str	r1, [sp, #8]
 8024e66:	2d2b      	cmp	r5, #43	@ 0x2b
 8024e68:	d1ed      	bne.n	8024e46 <_strtoul_l.isra.0+0x32>
 8024e6a:	7825      	ldrb	r5, [r4, #0]
 8024e6c:	1c9c      	adds	r4, r3, #2
 8024e6e:	e7ea      	b.n	8024e46 <_strtoul_l.isra.0+0x32>
 8024e70:	2e00      	cmp	r6, #0
 8024e72:	d1f5      	bne.n	8024e60 <_strtoul_l.isra.0+0x4c>
 8024e74:	360a      	adds	r6, #10
 8024e76:	2d30      	cmp	r5, #48	@ 0x30
 8024e78:	d100      	bne.n	8024e7c <_strtoul_l.isra.0+0x68>
 8024e7a:	3e02      	subs	r6, #2
 8024e7c:	2001      	movs	r0, #1
 8024e7e:	0031      	movs	r1, r6
 8024e80:	4240      	negs	r0, r0
 8024e82:	f7db f967 	bl	8000154 <__udivsi3>
 8024e86:	9001      	str	r0, [sp, #4]
 8024e88:	2001      	movs	r0, #1
 8024e8a:	0031      	movs	r1, r6
 8024e8c:	4240      	negs	r0, r0
 8024e8e:	f7db f9e7 	bl	8000260 <__aeabi_uidivmod>
 8024e92:	2300      	movs	r3, #0
 8024e94:	2201      	movs	r2, #1
 8024e96:	0018      	movs	r0, r3
 8024e98:	4694      	mov	ip, r2
 8024e9a:	002a      	movs	r2, r5
 8024e9c:	3a30      	subs	r2, #48	@ 0x30
 8024e9e:	2a09      	cmp	r2, #9
 8024ea0:	d812      	bhi.n	8024ec8 <_strtoul_l.isra.0+0xb4>
 8024ea2:	0015      	movs	r5, r2
 8024ea4:	42ae      	cmp	r6, r5
 8024ea6:	dd1e      	ble.n	8024ee6 <_strtoul_l.isra.0+0xd2>
 8024ea8:	1c5a      	adds	r2, r3, #1
 8024eaa:	d00a      	beq.n	8024ec2 <_strtoul_l.isra.0+0xae>
 8024eac:	2301      	movs	r3, #1
 8024eae:	9a01      	ldr	r2, [sp, #4]
 8024eb0:	425b      	negs	r3, r3
 8024eb2:	4282      	cmp	r2, r0
 8024eb4:	d305      	bcc.n	8024ec2 <_strtoul_l.isra.0+0xae>
 8024eb6:	d101      	bne.n	8024ebc <_strtoul_l.isra.0+0xa8>
 8024eb8:	42a9      	cmp	r1, r5
 8024eba:	db11      	blt.n	8024ee0 <_strtoul_l.isra.0+0xcc>
 8024ebc:	4663      	mov	r3, ip
 8024ebe:	4370      	muls	r0, r6
 8024ec0:	1828      	adds	r0, r5, r0
 8024ec2:	7825      	ldrb	r5, [r4, #0]
 8024ec4:	3401      	adds	r4, #1
 8024ec6:	e7e8      	b.n	8024e9a <_strtoul_l.isra.0+0x86>
 8024ec8:	002a      	movs	r2, r5
 8024eca:	3a41      	subs	r2, #65	@ 0x41
 8024ecc:	2a19      	cmp	r2, #25
 8024ece:	d801      	bhi.n	8024ed4 <_strtoul_l.isra.0+0xc0>
 8024ed0:	3d37      	subs	r5, #55	@ 0x37
 8024ed2:	e7e7      	b.n	8024ea4 <_strtoul_l.isra.0+0x90>
 8024ed4:	002a      	movs	r2, r5
 8024ed6:	3a61      	subs	r2, #97	@ 0x61
 8024ed8:	2a19      	cmp	r2, #25
 8024eda:	d804      	bhi.n	8024ee6 <_strtoul_l.isra.0+0xd2>
 8024edc:	3d57      	subs	r5, #87	@ 0x57
 8024ede:	e7e1      	b.n	8024ea4 <_strtoul_l.isra.0+0x90>
 8024ee0:	2301      	movs	r3, #1
 8024ee2:	425b      	negs	r3, r3
 8024ee4:	e7ed      	b.n	8024ec2 <_strtoul_l.isra.0+0xae>
 8024ee6:	1c5a      	adds	r2, r3, #1
 8024ee8:	d107      	bne.n	8024efa <_strtoul_l.isra.0+0xe6>
 8024eea:	2222      	movs	r2, #34	@ 0x22
 8024eec:	9903      	ldr	r1, [sp, #12]
 8024eee:	0018      	movs	r0, r3
 8024ef0:	600a      	str	r2, [r1, #0]
 8024ef2:	2f00      	cmp	r7, #0
 8024ef4:	d109      	bne.n	8024f0a <_strtoul_l.isra.0+0xf6>
 8024ef6:	b005      	add	sp, #20
 8024ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024efa:	9a02      	ldr	r2, [sp, #8]
 8024efc:	2a00      	cmp	r2, #0
 8024efe:	d000      	beq.n	8024f02 <_strtoul_l.isra.0+0xee>
 8024f00:	4240      	negs	r0, r0
 8024f02:	2f00      	cmp	r7, #0
 8024f04:	d0f7      	beq.n	8024ef6 <_strtoul_l.isra.0+0xe2>
 8024f06:	2b00      	cmp	r3, #0
 8024f08:	d001      	beq.n	8024f0e <_strtoul_l.isra.0+0xfa>
 8024f0a:	1e63      	subs	r3, r4, #1
 8024f0c:	9300      	str	r3, [sp, #0]
 8024f0e:	9b00      	ldr	r3, [sp, #0]
 8024f10:	603b      	str	r3, [r7, #0]
 8024f12:	e7f0      	b.n	8024ef6 <_strtoul_l.isra.0+0xe2>
 8024f14:	08026ffd 	.word	0x08026ffd

08024f18 <_strtoul_r>:
 8024f18:	b510      	push	{r4, lr}
 8024f1a:	f7ff ff7b 	bl	8024e14 <_strtoul_l.isra.0>
 8024f1e:	bd10      	pop	{r4, pc}

08024f20 <__ascii_wctomb>:
 8024f20:	0003      	movs	r3, r0
 8024f22:	1e08      	subs	r0, r1, #0
 8024f24:	d005      	beq.n	8024f32 <__ascii_wctomb+0x12>
 8024f26:	2aff      	cmp	r2, #255	@ 0xff
 8024f28:	d904      	bls.n	8024f34 <__ascii_wctomb+0x14>
 8024f2a:	228a      	movs	r2, #138	@ 0x8a
 8024f2c:	2001      	movs	r0, #1
 8024f2e:	601a      	str	r2, [r3, #0]
 8024f30:	4240      	negs	r0, r0
 8024f32:	4770      	bx	lr
 8024f34:	2001      	movs	r0, #1
 8024f36:	700a      	strb	r2, [r1, #0]
 8024f38:	e7fb      	b.n	8024f32 <__ascii_wctomb+0x12>
	...

08024f3c <fiprintf>:
 8024f3c:	b40e      	push	{r1, r2, r3}
 8024f3e:	b517      	push	{r0, r1, r2, r4, lr}
 8024f40:	4c05      	ldr	r4, [pc, #20]	@ (8024f58 <fiprintf+0x1c>)
 8024f42:	ab05      	add	r3, sp, #20
 8024f44:	cb04      	ldmia	r3!, {r2}
 8024f46:	0001      	movs	r1, r0
 8024f48:	6820      	ldr	r0, [r4, #0]
 8024f4a:	9301      	str	r3, [sp, #4]
 8024f4c:	f7fe ff0c 	bl	8023d68 <_vfiprintf_r>
 8024f50:	bc1e      	pop	{r1, r2, r3, r4}
 8024f52:	bc08      	pop	{r3}
 8024f54:	b003      	add	sp, #12
 8024f56:	4718      	bx	r3
 8024f58:	20000090 	.word	0x20000090

08024f5c <__swhatbuf_r>:
 8024f5c:	b570      	push	{r4, r5, r6, lr}
 8024f5e:	000e      	movs	r6, r1
 8024f60:	001d      	movs	r5, r3
 8024f62:	230e      	movs	r3, #14
 8024f64:	5ec9      	ldrsh	r1, [r1, r3]
 8024f66:	0014      	movs	r4, r2
 8024f68:	b096      	sub	sp, #88	@ 0x58
 8024f6a:	2900      	cmp	r1, #0
 8024f6c:	da0c      	bge.n	8024f88 <__swhatbuf_r+0x2c>
 8024f6e:	89b2      	ldrh	r2, [r6, #12]
 8024f70:	2380      	movs	r3, #128	@ 0x80
 8024f72:	0011      	movs	r1, r2
 8024f74:	4019      	ands	r1, r3
 8024f76:	421a      	tst	r2, r3
 8024f78:	d114      	bne.n	8024fa4 <__swhatbuf_r+0x48>
 8024f7a:	2380      	movs	r3, #128	@ 0x80
 8024f7c:	00db      	lsls	r3, r3, #3
 8024f7e:	2000      	movs	r0, #0
 8024f80:	6029      	str	r1, [r5, #0]
 8024f82:	6023      	str	r3, [r4, #0]
 8024f84:	b016      	add	sp, #88	@ 0x58
 8024f86:	bd70      	pop	{r4, r5, r6, pc}
 8024f88:	466a      	mov	r2, sp
 8024f8a:	f000 f853 	bl	8025034 <_fstat_r>
 8024f8e:	2800      	cmp	r0, #0
 8024f90:	dbed      	blt.n	8024f6e <__swhatbuf_r+0x12>
 8024f92:	23f0      	movs	r3, #240	@ 0xf0
 8024f94:	9901      	ldr	r1, [sp, #4]
 8024f96:	021b      	lsls	r3, r3, #8
 8024f98:	4019      	ands	r1, r3
 8024f9a:	4b04      	ldr	r3, [pc, #16]	@ (8024fac <__swhatbuf_r+0x50>)
 8024f9c:	18c9      	adds	r1, r1, r3
 8024f9e:	424b      	negs	r3, r1
 8024fa0:	4159      	adcs	r1, r3
 8024fa2:	e7ea      	b.n	8024f7a <__swhatbuf_r+0x1e>
 8024fa4:	2100      	movs	r1, #0
 8024fa6:	2340      	movs	r3, #64	@ 0x40
 8024fa8:	e7e9      	b.n	8024f7e <__swhatbuf_r+0x22>
 8024faa:	46c0      	nop			@ (mov r8, r8)
 8024fac:	ffffe000 	.word	0xffffe000

08024fb0 <__smakebuf_r>:
 8024fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024fb2:	2602      	movs	r6, #2
 8024fb4:	898b      	ldrh	r3, [r1, #12]
 8024fb6:	0005      	movs	r5, r0
 8024fb8:	000c      	movs	r4, r1
 8024fba:	b085      	sub	sp, #20
 8024fbc:	4233      	tst	r3, r6
 8024fbe:	d007      	beq.n	8024fd0 <__smakebuf_r+0x20>
 8024fc0:	0023      	movs	r3, r4
 8024fc2:	3347      	adds	r3, #71	@ 0x47
 8024fc4:	6023      	str	r3, [r4, #0]
 8024fc6:	6123      	str	r3, [r4, #16]
 8024fc8:	2301      	movs	r3, #1
 8024fca:	6163      	str	r3, [r4, #20]
 8024fcc:	b005      	add	sp, #20
 8024fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024fd0:	ab03      	add	r3, sp, #12
 8024fd2:	aa02      	add	r2, sp, #8
 8024fd4:	f7ff ffc2 	bl	8024f5c <__swhatbuf_r>
 8024fd8:	9f02      	ldr	r7, [sp, #8]
 8024fda:	9001      	str	r0, [sp, #4]
 8024fdc:	0039      	movs	r1, r7
 8024fde:	0028      	movs	r0, r5
 8024fe0:	f7fc ff7e 	bl	8021ee0 <_malloc_r>
 8024fe4:	2800      	cmp	r0, #0
 8024fe6:	d108      	bne.n	8024ffa <__smakebuf_r+0x4a>
 8024fe8:	220c      	movs	r2, #12
 8024fea:	5ea3      	ldrsh	r3, [r4, r2]
 8024fec:	059a      	lsls	r2, r3, #22
 8024fee:	d4ed      	bmi.n	8024fcc <__smakebuf_r+0x1c>
 8024ff0:	2203      	movs	r2, #3
 8024ff2:	4393      	bics	r3, r2
 8024ff4:	431e      	orrs	r6, r3
 8024ff6:	81a6      	strh	r6, [r4, #12]
 8024ff8:	e7e2      	b.n	8024fc0 <__smakebuf_r+0x10>
 8024ffa:	2380      	movs	r3, #128	@ 0x80
 8024ffc:	89a2      	ldrh	r2, [r4, #12]
 8024ffe:	6020      	str	r0, [r4, #0]
 8025000:	4313      	orrs	r3, r2
 8025002:	81a3      	strh	r3, [r4, #12]
 8025004:	9b03      	ldr	r3, [sp, #12]
 8025006:	6120      	str	r0, [r4, #16]
 8025008:	6167      	str	r7, [r4, #20]
 802500a:	2b00      	cmp	r3, #0
 802500c:	d00c      	beq.n	8025028 <__smakebuf_r+0x78>
 802500e:	0028      	movs	r0, r5
 8025010:	230e      	movs	r3, #14
 8025012:	5ee1      	ldrsh	r1, [r4, r3]
 8025014:	f000 f820 	bl	8025058 <_isatty_r>
 8025018:	2800      	cmp	r0, #0
 802501a:	d005      	beq.n	8025028 <__smakebuf_r+0x78>
 802501c:	2303      	movs	r3, #3
 802501e:	89a2      	ldrh	r2, [r4, #12]
 8025020:	439a      	bics	r2, r3
 8025022:	3b02      	subs	r3, #2
 8025024:	4313      	orrs	r3, r2
 8025026:	81a3      	strh	r3, [r4, #12]
 8025028:	89a3      	ldrh	r3, [r4, #12]
 802502a:	9a01      	ldr	r2, [sp, #4]
 802502c:	4313      	orrs	r3, r2
 802502e:	81a3      	strh	r3, [r4, #12]
 8025030:	e7cc      	b.n	8024fcc <__smakebuf_r+0x1c>
	...

08025034 <_fstat_r>:
 8025034:	2300      	movs	r3, #0
 8025036:	b570      	push	{r4, r5, r6, lr}
 8025038:	4d06      	ldr	r5, [pc, #24]	@ (8025054 <_fstat_r+0x20>)
 802503a:	0004      	movs	r4, r0
 802503c:	0008      	movs	r0, r1
 802503e:	0011      	movs	r1, r2
 8025040:	602b      	str	r3, [r5, #0]
 8025042:	f7e0 f891 	bl	8005168 <_fstat>
 8025046:	1c43      	adds	r3, r0, #1
 8025048:	d103      	bne.n	8025052 <_fstat_r+0x1e>
 802504a:	682b      	ldr	r3, [r5, #0]
 802504c:	2b00      	cmp	r3, #0
 802504e:	d000      	beq.n	8025052 <_fstat_r+0x1e>
 8025050:	6023      	str	r3, [r4, #0]
 8025052:	bd70      	pop	{r4, r5, r6, pc}
 8025054:	20006984 	.word	0x20006984

08025058 <_isatty_r>:
 8025058:	2300      	movs	r3, #0
 802505a:	b570      	push	{r4, r5, r6, lr}
 802505c:	4d06      	ldr	r5, [pc, #24]	@ (8025078 <_isatty_r+0x20>)
 802505e:	0004      	movs	r4, r0
 8025060:	0008      	movs	r0, r1
 8025062:	602b      	str	r3, [r5, #0]
 8025064:	f7e0 f88e 	bl	8005184 <_isatty>
 8025068:	1c43      	adds	r3, r0, #1
 802506a:	d103      	bne.n	8025074 <_isatty_r+0x1c>
 802506c:	682b      	ldr	r3, [r5, #0]
 802506e:	2b00      	cmp	r3, #0
 8025070:	d000      	beq.n	8025074 <_isatty_r+0x1c>
 8025072:	6023      	str	r3, [r4, #0]
 8025074:	bd70      	pop	{r4, r5, r6, pc}
 8025076:	46c0      	nop			@ (mov r8, r8)
 8025078:	20006984 	.word	0x20006984

0802507c <abort>:
 802507c:	2006      	movs	r0, #6
 802507e:	b510      	push	{r4, lr}
 8025080:	f000 f834 	bl	80250ec <raise>
 8025084:	2001      	movs	r0, #1
 8025086:	f7e0 f81f 	bl	80050c8 <_exit>

0802508a <_malloc_usable_size_r>:
 802508a:	1f0b      	subs	r3, r1, #4
 802508c:	681b      	ldr	r3, [r3, #0]
 802508e:	1f18      	subs	r0, r3, #4
 8025090:	2b00      	cmp	r3, #0
 8025092:	da01      	bge.n	8025098 <_malloc_usable_size_r+0xe>
 8025094:	580b      	ldr	r3, [r1, r0]
 8025096:	18c0      	adds	r0, r0, r3
 8025098:	4770      	bx	lr

0802509a <_raise_r>:
 802509a:	b570      	push	{r4, r5, r6, lr}
 802509c:	0004      	movs	r4, r0
 802509e:	000d      	movs	r5, r1
 80250a0:	291f      	cmp	r1, #31
 80250a2:	d904      	bls.n	80250ae <_raise_r+0x14>
 80250a4:	2316      	movs	r3, #22
 80250a6:	6003      	str	r3, [r0, #0]
 80250a8:	2001      	movs	r0, #1
 80250aa:	4240      	negs	r0, r0
 80250ac:	bd70      	pop	{r4, r5, r6, pc}
 80250ae:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80250b0:	2b00      	cmp	r3, #0
 80250b2:	d004      	beq.n	80250be <_raise_r+0x24>
 80250b4:	008a      	lsls	r2, r1, #2
 80250b6:	189b      	adds	r3, r3, r2
 80250b8:	681a      	ldr	r2, [r3, #0]
 80250ba:	2a00      	cmp	r2, #0
 80250bc:	d108      	bne.n	80250d0 <_raise_r+0x36>
 80250be:	0020      	movs	r0, r4
 80250c0:	f000 f830 	bl	8025124 <_getpid_r>
 80250c4:	002a      	movs	r2, r5
 80250c6:	0001      	movs	r1, r0
 80250c8:	0020      	movs	r0, r4
 80250ca:	f000 f819 	bl	8025100 <_kill_r>
 80250ce:	e7ed      	b.n	80250ac <_raise_r+0x12>
 80250d0:	2a01      	cmp	r2, #1
 80250d2:	d009      	beq.n	80250e8 <_raise_r+0x4e>
 80250d4:	1c51      	adds	r1, r2, #1
 80250d6:	d103      	bne.n	80250e0 <_raise_r+0x46>
 80250d8:	2316      	movs	r3, #22
 80250da:	6003      	str	r3, [r0, #0]
 80250dc:	2001      	movs	r0, #1
 80250de:	e7e5      	b.n	80250ac <_raise_r+0x12>
 80250e0:	2100      	movs	r1, #0
 80250e2:	0028      	movs	r0, r5
 80250e4:	6019      	str	r1, [r3, #0]
 80250e6:	4790      	blx	r2
 80250e8:	2000      	movs	r0, #0
 80250ea:	e7df      	b.n	80250ac <_raise_r+0x12>

080250ec <raise>:
 80250ec:	b510      	push	{r4, lr}
 80250ee:	4b03      	ldr	r3, [pc, #12]	@ (80250fc <raise+0x10>)
 80250f0:	0001      	movs	r1, r0
 80250f2:	6818      	ldr	r0, [r3, #0]
 80250f4:	f7ff ffd1 	bl	802509a <_raise_r>
 80250f8:	bd10      	pop	{r4, pc}
 80250fa:	46c0      	nop			@ (mov r8, r8)
 80250fc:	20000090 	.word	0x20000090

08025100 <_kill_r>:
 8025100:	2300      	movs	r3, #0
 8025102:	b570      	push	{r4, r5, r6, lr}
 8025104:	4d06      	ldr	r5, [pc, #24]	@ (8025120 <_kill_r+0x20>)
 8025106:	0004      	movs	r4, r0
 8025108:	0008      	movs	r0, r1
 802510a:	0011      	movs	r1, r2
 802510c:	602b      	str	r3, [r5, #0]
 802510e:	f7df ffcb 	bl	80050a8 <_kill>
 8025112:	1c43      	adds	r3, r0, #1
 8025114:	d103      	bne.n	802511e <_kill_r+0x1e>
 8025116:	682b      	ldr	r3, [r5, #0]
 8025118:	2b00      	cmp	r3, #0
 802511a:	d000      	beq.n	802511e <_kill_r+0x1e>
 802511c:	6023      	str	r3, [r4, #0]
 802511e:	bd70      	pop	{r4, r5, r6, pc}
 8025120:	20006984 	.word	0x20006984

08025124 <_getpid_r>:
 8025124:	b510      	push	{r4, lr}
 8025126:	f7df ffb9 	bl	800509c <_getpid>
 802512a:	bd10      	pop	{r4, pc}

0802512c <sqrt>:
 802512c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802512e:	0004      	movs	r4, r0
 8025130:	000d      	movs	r5, r1
 8025132:	f000 f84d 	bl	80251d0 <__ieee754_sqrt>
 8025136:	0022      	movs	r2, r4
 8025138:	0006      	movs	r6, r0
 802513a:	000f      	movs	r7, r1
 802513c:	002b      	movs	r3, r5
 802513e:	0020      	movs	r0, r4
 8025140:	0029      	movs	r1, r5
 8025142:	f7de fb63 	bl	800380c <__aeabi_dcmpun>
 8025146:	2800      	cmp	r0, #0
 8025148:	d113      	bne.n	8025172 <sqrt+0x46>
 802514a:	2200      	movs	r2, #0
 802514c:	2300      	movs	r3, #0
 802514e:	0020      	movs	r0, r4
 8025150:	0029      	movs	r1, r5
 8025152:	f7db f98b 	bl	800046c <__aeabi_dcmplt>
 8025156:	2800      	cmp	r0, #0
 8025158:	d00b      	beq.n	8025172 <sqrt+0x46>
 802515a:	f7fb ff8f 	bl	802107c <__errno>
 802515e:	2321      	movs	r3, #33	@ 0x21
 8025160:	2200      	movs	r2, #0
 8025162:	6003      	str	r3, [r0, #0]
 8025164:	2300      	movs	r3, #0
 8025166:	0010      	movs	r0, r2
 8025168:	0019      	movs	r1, r3
 802516a:	f7dd f825 	bl	80021b8 <__aeabi_ddiv>
 802516e:	0006      	movs	r6, r0
 8025170:	000f      	movs	r7, r1
 8025172:	0030      	movs	r0, r6
 8025174:	0039      	movs	r1, r7
 8025176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08025178 <log10f>:
 8025178:	b570      	push	{r4, r5, r6, lr}
 802517a:	1c05      	adds	r5, r0, #0
 802517c:	f000 f90c 	bl	8025398 <__ieee754_log10f>
 8025180:	1c29      	adds	r1, r5, #0
 8025182:	1c04      	adds	r4, r0, #0
 8025184:	1c28      	adds	r0, r5, #0
 8025186:	f7dc fb85 	bl	8001894 <__aeabi_fcmpun>
 802518a:	2800      	cmp	r0, #0
 802518c:	d110      	bne.n	80251b0 <log10f+0x38>
 802518e:	2100      	movs	r1, #0
 8025190:	1c28      	adds	r0, r5, #0
 8025192:	f7db f9af 	bl	80004f4 <__aeabi_fcmple>
 8025196:	2800      	cmp	r0, #0
 8025198:	d00a      	beq.n	80251b0 <log10f+0x38>
 802519a:	2100      	movs	r1, #0
 802519c:	1c28      	adds	r0, r5, #0
 802519e:	f7db f999 	bl	80004d4 <__aeabi_fcmpeq>
 80251a2:	2800      	cmp	r0, #0
 80251a4:	d006      	beq.n	80251b4 <log10f+0x3c>
 80251a6:	f7fb ff69 	bl	802107c <__errno>
 80251aa:	2322      	movs	r3, #34	@ 0x22
 80251ac:	4c06      	ldr	r4, [pc, #24]	@ (80251c8 <log10f+0x50>)
 80251ae:	6003      	str	r3, [r0, #0]
 80251b0:	1c20      	adds	r0, r4, #0
 80251b2:	bd70      	pop	{r4, r5, r6, pc}
 80251b4:	f7fb ff62 	bl	802107c <__errno>
 80251b8:	2321      	movs	r3, #33	@ 0x21
 80251ba:	6003      	str	r3, [r0, #0]
 80251bc:	4803      	ldr	r0, [pc, #12]	@ (80251cc <log10f+0x54>)
 80251be:	f7fb ff9f 	bl	8021100 <nanf>
 80251c2:	1c04      	adds	r4, r0, #0
 80251c4:	e7f4      	b.n	80251b0 <log10f+0x38>
 80251c6:	46c0      	nop			@ (mov r8, r8)
 80251c8:	ff800000 	.word	0xff800000
 80251cc:	0802728b 	.word	0x0802728b

080251d0 <__ieee754_sqrt>:
 80251d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80251d2:	000a      	movs	r2, r1
 80251d4:	000d      	movs	r5, r1
 80251d6:	496b      	ldr	r1, [pc, #428]	@ (8025384 <__ieee754_sqrt+0x1b4>)
 80251d8:	0004      	movs	r4, r0
 80251da:	0003      	movs	r3, r0
 80251dc:	0008      	movs	r0, r1
 80251de:	b087      	sub	sp, #28
 80251e0:	4028      	ands	r0, r5
 80251e2:	4288      	cmp	r0, r1
 80251e4:	d111      	bne.n	802520a <__ieee754_sqrt+0x3a>
 80251e6:	0022      	movs	r2, r4
 80251e8:	002b      	movs	r3, r5
 80251ea:	0020      	movs	r0, r4
 80251ec:	0029      	movs	r1, r5
 80251ee:	f7dd fc1d 	bl	8002a2c <__aeabi_dmul>
 80251f2:	0002      	movs	r2, r0
 80251f4:	000b      	movs	r3, r1
 80251f6:	0020      	movs	r0, r4
 80251f8:	0029      	movs	r1, r5
 80251fa:	f7dc fc17 	bl	8001a2c <__aeabi_dadd>
 80251fe:	0004      	movs	r4, r0
 8025200:	000d      	movs	r5, r1
 8025202:	0020      	movs	r0, r4
 8025204:	0029      	movs	r1, r5
 8025206:	b007      	add	sp, #28
 8025208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802520a:	2d00      	cmp	r5, #0
 802520c:	dc11      	bgt.n	8025232 <__ieee754_sqrt+0x62>
 802520e:	0069      	lsls	r1, r5, #1
 8025210:	0849      	lsrs	r1, r1, #1
 8025212:	4321      	orrs	r1, r4
 8025214:	d0f5      	beq.n	8025202 <__ieee754_sqrt+0x32>
 8025216:	2000      	movs	r0, #0
 8025218:	4285      	cmp	r5, r0
 802521a:	d010      	beq.n	802523e <__ieee754_sqrt+0x6e>
 802521c:	0022      	movs	r2, r4
 802521e:	002b      	movs	r3, r5
 8025220:	0020      	movs	r0, r4
 8025222:	0029      	movs	r1, r5
 8025224:	f7dd fee8 	bl	8002ff8 <__aeabi_dsub>
 8025228:	0002      	movs	r2, r0
 802522a:	000b      	movs	r3, r1
 802522c:	f7dc ffc4 	bl	80021b8 <__aeabi_ddiv>
 8025230:	e7e5      	b.n	80251fe <__ieee754_sqrt+0x2e>
 8025232:	1528      	asrs	r0, r5, #20
 8025234:	d115      	bne.n	8025262 <__ieee754_sqrt+0x92>
 8025236:	2480      	movs	r4, #128	@ 0x80
 8025238:	2100      	movs	r1, #0
 802523a:	0364      	lsls	r4, r4, #13
 802523c:	e007      	b.n	802524e <__ieee754_sqrt+0x7e>
 802523e:	0ada      	lsrs	r2, r3, #11
 8025240:	3815      	subs	r0, #21
 8025242:	055b      	lsls	r3, r3, #21
 8025244:	2a00      	cmp	r2, #0
 8025246:	d0fa      	beq.n	802523e <__ieee754_sqrt+0x6e>
 8025248:	e7f5      	b.n	8025236 <__ieee754_sqrt+0x66>
 802524a:	0052      	lsls	r2, r2, #1
 802524c:	3101      	adds	r1, #1
 802524e:	4222      	tst	r2, r4
 8025250:	d0fb      	beq.n	802524a <__ieee754_sqrt+0x7a>
 8025252:	1e4c      	subs	r4, r1, #1
 8025254:	1b00      	subs	r0, r0, r4
 8025256:	2420      	movs	r4, #32
 8025258:	001d      	movs	r5, r3
 802525a:	1a64      	subs	r4, r4, r1
 802525c:	40e5      	lsrs	r5, r4
 802525e:	408b      	lsls	r3, r1
 8025260:	432a      	orrs	r2, r5
 8025262:	4949      	ldr	r1, [pc, #292]	@ (8025388 <__ieee754_sqrt+0x1b8>)
 8025264:	0312      	lsls	r2, r2, #12
 8025266:	1844      	adds	r4, r0, r1
 8025268:	2180      	movs	r1, #128	@ 0x80
 802526a:	0b12      	lsrs	r2, r2, #12
 802526c:	0349      	lsls	r1, r1, #13
 802526e:	4311      	orrs	r1, r2
 8025270:	07c0      	lsls	r0, r0, #31
 8025272:	d403      	bmi.n	802527c <__ieee754_sqrt+0xac>
 8025274:	0fda      	lsrs	r2, r3, #31
 8025276:	0049      	lsls	r1, r1, #1
 8025278:	1851      	adds	r1, r2, r1
 802527a:	005b      	lsls	r3, r3, #1
 802527c:	2500      	movs	r5, #0
 802527e:	1062      	asrs	r2, r4, #1
 8025280:	0049      	lsls	r1, r1, #1
 8025282:	2480      	movs	r4, #128	@ 0x80
 8025284:	9205      	str	r2, [sp, #20]
 8025286:	0fda      	lsrs	r2, r3, #31
 8025288:	1852      	adds	r2, r2, r1
 802528a:	2016      	movs	r0, #22
 802528c:	0029      	movs	r1, r5
 802528e:	005b      	lsls	r3, r3, #1
 8025290:	03a4      	lsls	r4, r4, #14
 8025292:	190e      	adds	r6, r1, r4
 8025294:	4296      	cmp	r6, r2
 8025296:	dc02      	bgt.n	802529e <__ieee754_sqrt+0xce>
 8025298:	1931      	adds	r1, r6, r4
 802529a:	1b92      	subs	r2, r2, r6
 802529c:	192d      	adds	r5, r5, r4
 802529e:	0fde      	lsrs	r6, r3, #31
 80252a0:	0052      	lsls	r2, r2, #1
 80252a2:	3801      	subs	r0, #1
 80252a4:	1992      	adds	r2, r2, r6
 80252a6:	005b      	lsls	r3, r3, #1
 80252a8:	0864      	lsrs	r4, r4, #1
 80252aa:	2800      	cmp	r0, #0
 80252ac:	d1f1      	bne.n	8025292 <__ieee754_sqrt+0xc2>
 80252ae:	2620      	movs	r6, #32
 80252b0:	2780      	movs	r7, #128	@ 0x80
 80252b2:	0004      	movs	r4, r0
 80252b4:	9604      	str	r6, [sp, #16]
 80252b6:	063f      	lsls	r7, r7, #24
 80252b8:	183e      	adds	r6, r7, r0
 80252ba:	46b4      	mov	ip, r6
 80252bc:	428a      	cmp	r2, r1
 80252be:	dc02      	bgt.n	80252c6 <__ieee754_sqrt+0xf6>
 80252c0:	d114      	bne.n	80252ec <__ieee754_sqrt+0x11c>
 80252c2:	429e      	cmp	r6, r3
 80252c4:	d812      	bhi.n	80252ec <__ieee754_sqrt+0x11c>
 80252c6:	4660      	mov	r0, ip
 80252c8:	4666      	mov	r6, ip
 80252ca:	19c0      	adds	r0, r0, r7
 80252cc:	9100      	str	r1, [sp, #0]
 80252ce:	2e00      	cmp	r6, #0
 80252d0:	da03      	bge.n	80252da <__ieee754_sqrt+0x10a>
 80252d2:	43c6      	mvns	r6, r0
 80252d4:	0ff6      	lsrs	r6, r6, #31
 80252d6:	198e      	adds	r6, r1, r6
 80252d8:	9600      	str	r6, [sp, #0]
 80252da:	1a52      	subs	r2, r2, r1
 80252dc:	4563      	cmp	r3, ip
 80252de:	4189      	sbcs	r1, r1
 80252e0:	4249      	negs	r1, r1
 80252e2:	1a52      	subs	r2, r2, r1
 80252e4:	4661      	mov	r1, ip
 80252e6:	1a5b      	subs	r3, r3, r1
 80252e8:	9900      	ldr	r1, [sp, #0]
 80252ea:	19e4      	adds	r4, r4, r7
 80252ec:	0fde      	lsrs	r6, r3, #31
 80252ee:	0052      	lsls	r2, r2, #1
 80252f0:	1992      	adds	r2, r2, r6
 80252f2:	9e04      	ldr	r6, [sp, #16]
 80252f4:	005b      	lsls	r3, r3, #1
 80252f6:	3e01      	subs	r6, #1
 80252f8:	087f      	lsrs	r7, r7, #1
 80252fa:	9604      	str	r6, [sp, #16]
 80252fc:	2e00      	cmp	r6, #0
 80252fe:	d1db      	bne.n	80252b8 <__ieee754_sqrt+0xe8>
 8025300:	431a      	orrs	r2, r3
 8025302:	d01f      	beq.n	8025344 <__ieee754_sqrt+0x174>
 8025304:	4e21      	ldr	r6, [pc, #132]	@ (802538c <__ieee754_sqrt+0x1bc>)
 8025306:	4f22      	ldr	r7, [pc, #136]	@ (8025390 <__ieee754_sqrt+0x1c0>)
 8025308:	6830      	ldr	r0, [r6, #0]
 802530a:	6871      	ldr	r1, [r6, #4]
 802530c:	683a      	ldr	r2, [r7, #0]
 802530e:	687b      	ldr	r3, [r7, #4]
 8025310:	9200      	str	r2, [sp, #0]
 8025312:	9301      	str	r3, [sp, #4]
 8025314:	6832      	ldr	r2, [r6, #0]
 8025316:	6873      	ldr	r3, [r6, #4]
 8025318:	9202      	str	r2, [sp, #8]
 802531a:	9303      	str	r3, [sp, #12]
 802531c:	9a00      	ldr	r2, [sp, #0]
 802531e:	9b01      	ldr	r3, [sp, #4]
 8025320:	f7dd fe6a 	bl	8002ff8 <__aeabi_dsub>
 8025324:	0002      	movs	r2, r0
 8025326:	000b      	movs	r3, r1
 8025328:	9802      	ldr	r0, [sp, #8]
 802532a:	9903      	ldr	r1, [sp, #12]
 802532c:	f7db f8a8 	bl	8000480 <__aeabi_dcmple>
 8025330:	2800      	cmp	r0, #0
 8025332:	d007      	beq.n	8025344 <__ieee754_sqrt+0x174>
 8025334:	6830      	ldr	r0, [r6, #0]
 8025336:	6871      	ldr	r1, [r6, #4]
 8025338:	683a      	ldr	r2, [r7, #0]
 802533a:	687b      	ldr	r3, [r7, #4]
 802533c:	1c67      	adds	r7, r4, #1
 802533e:	d10c      	bne.n	802535a <__ieee754_sqrt+0x18a>
 8025340:	9c04      	ldr	r4, [sp, #16]
 8025342:	3501      	adds	r5, #1
 8025344:	4a13      	ldr	r2, [pc, #76]	@ (8025394 <__ieee754_sqrt+0x1c4>)
 8025346:	106b      	asrs	r3, r5, #1
 8025348:	189b      	adds	r3, r3, r2
 802534a:	9a05      	ldr	r2, [sp, #20]
 802534c:	07ed      	lsls	r5, r5, #31
 802534e:	0864      	lsrs	r4, r4, #1
 8025350:	0512      	lsls	r2, r2, #20
 8025352:	4325      	orrs	r5, r4
 8025354:	0028      	movs	r0, r5
 8025356:	18d1      	adds	r1, r2, r3
 8025358:	e751      	b.n	80251fe <__ieee754_sqrt+0x2e>
 802535a:	f7dc fb67 	bl	8001a2c <__aeabi_dadd>
 802535e:	6877      	ldr	r7, [r6, #4]
 8025360:	6836      	ldr	r6, [r6, #0]
 8025362:	0002      	movs	r2, r0
 8025364:	000b      	movs	r3, r1
 8025366:	0030      	movs	r0, r6
 8025368:	0039      	movs	r1, r7
 802536a:	f7db f87f 	bl	800046c <__aeabi_dcmplt>
 802536e:	2800      	cmp	r0, #0
 8025370:	d004      	beq.n	802537c <__ieee754_sqrt+0x1ac>
 8025372:	3402      	adds	r4, #2
 8025374:	4263      	negs	r3, r4
 8025376:	4163      	adcs	r3, r4
 8025378:	18ed      	adds	r5, r5, r3
 802537a:	e7e3      	b.n	8025344 <__ieee754_sqrt+0x174>
 802537c:	2301      	movs	r3, #1
 802537e:	3401      	adds	r4, #1
 8025380:	439c      	bics	r4, r3
 8025382:	e7df      	b.n	8025344 <__ieee754_sqrt+0x174>
 8025384:	7ff00000 	.word	0x7ff00000
 8025388:	fffffc01 	.word	0xfffffc01
 802538c:	08027440 	.word	0x08027440
 8025390:	08027438 	.word	0x08027438
 8025394:	3fe00000 	.word	0x3fe00000

08025398 <__ieee754_log10f>:
 8025398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802539a:	0042      	lsls	r2, r0, #1
 802539c:	d105      	bne.n	80253aa <__ieee754_log10f+0x12>
 802539e:	20cc      	movs	r0, #204	@ 0xcc
 80253a0:	2100      	movs	r1, #0
 80253a2:	0600      	lsls	r0, r0, #24
 80253a4:	f7db fcea 	bl	8000d7c <__aeabi_fdiv>
 80253a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80253aa:	1e02      	subs	r2, r0, #0
 80253ac:	da04      	bge.n	80253b8 <__ieee754_log10f+0x20>
 80253ae:	1c01      	adds	r1, r0, #0
 80253b0:	f7dc f80c 	bl	80013cc <__aeabi_fsub>
 80253b4:	2100      	movs	r1, #0
 80253b6:	e7f5      	b.n	80253a4 <__ieee754_log10f+0xc>
 80253b8:	21ff      	movs	r1, #255	@ 0xff
 80253ba:	05c9      	lsls	r1, r1, #23
 80253bc:	4288      	cmp	r0, r1
 80253be:	db03      	blt.n	80253c8 <__ieee754_log10f+0x30>
 80253c0:	1c01      	adds	r1, r0, #0
 80253c2:	f7db fae9 	bl	8000998 <__aeabi_fadd>
 80253c6:	e7ef      	b.n	80253a8 <__ieee754_log10f+0x10>
 80253c8:	2380      	movs	r3, #128	@ 0x80
 80253ca:	2100      	movs	r1, #0
 80253cc:	041b      	lsls	r3, r3, #16
 80253ce:	4298      	cmp	r0, r3
 80253d0:	da06      	bge.n	80253e0 <__ieee754_log10f+0x48>
 80253d2:	2198      	movs	r1, #152	@ 0x98
 80253d4:	05c9      	lsls	r1, r1, #23
 80253d6:	f7db fe9f 	bl	8001118 <__aeabi_fmul>
 80253da:	2119      	movs	r1, #25
 80253dc:	0002      	movs	r2, r0
 80253de:	4249      	negs	r1, r1
 80253e0:	15d3      	asrs	r3, r2, #23
 80253e2:	3b7f      	subs	r3, #127	@ 0x7f
 80253e4:	185b      	adds	r3, r3, r1
 80253e6:	0fdc      	lsrs	r4, r3, #31
 80253e8:	0252      	lsls	r2, r2, #9
 80253ea:	1918      	adds	r0, r3, r4
 80253ec:	0a55      	lsrs	r5, r2, #9
 80253ee:	f7dc fa87 	bl	8001900 <__aeabi_i2f>
 80253f2:	490c      	ldr	r1, [pc, #48]	@ (8025424 <__ieee754_log10f+0x8c>)
 80253f4:	1c06      	adds	r6, r0, #0
 80253f6:	f7db fe8f 	bl	8001118 <__aeabi_fmul>
 80253fa:	1c07      	adds	r7, r0, #0
 80253fc:	207f      	movs	r0, #127	@ 0x7f
 80253fe:	1b00      	subs	r0, r0, r4
 8025400:	05c0      	lsls	r0, r0, #23
 8025402:	4328      	orrs	r0, r5
 8025404:	f000 f814 	bl	8025430 <__ieee754_logf>
 8025408:	4907      	ldr	r1, [pc, #28]	@ (8025428 <__ieee754_log10f+0x90>)
 802540a:	f7db fe85 	bl	8001118 <__aeabi_fmul>
 802540e:	1c39      	adds	r1, r7, #0
 8025410:	f7db fac2 	bl	8000998 <__aeabi_fadd>
 8025414:	4905      	ldr	r1, [pc, #20]	@ (802542c <__ieee754_log10f+0x94>)
 8025416:	1c04      	adds	r4, r0, #0
 8025418:	1c30      	adds	r0, r6, #0
 802541a:	f7db fe7d 	bl	8001118 <__aeabi_fmul>
 802541e:	1c01      	adds	r1, r0, #0
 8025420:	1c20      	adds	r0, r4, #0
 8025422:	e7ce      	b.n	80253c2 <__ieee754_log10f+0x2a>
 8025424:	355427db 	.word	0x355427db
 8025428:	3ede5bd9 	.word	0x3ede5bd9
 802542c:	3e9a2080 	.word	0x3e9a2080

08025430 <__ieee754_logf>:
 8025430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8025432:	0043      	lsls	r3, r0, #1
 8025434:	b085      	sub	sp, #20
 8025436:	2b00      	cmp	r3, #0
 8025438:	d106      	bne.n	8025448 <__ieee754_logf+0x18>
 802543a:	20cc      	movs	r0, #204	@ 0xcc
 802543c:	2100      	movs	r1, #0
 802543e:	0600      	lsls	r0, r0, #24
 8025440:	f7db fc9c 	bl	8000d7c <__aeabi_fdiv>
 8025444:	b005      	add	sp, #20
 8025446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025448:	1e03      	subs	r3, r0, #0
 802544a:	da04      	bge.n	8025456 <__ieee754_logf+0x26>
 802544c:	1c01      	adds	r1, r0, #0
 802544e:	f7db ffbd 	bl	80013cc <__aeabi_fsub>
 8025452:	2100      	movs	r1, #0
 8025454:	e7f4      	b.n	8025440 <__ieee754_logf+0x10>
 8025456:	21ff      	movs	r1, #255	@ 0xff
 8025458:	05c9      	lsls	r1, r1, #23
 802545a:	4288      	cmp	r0, r1
 802545c:	db03      	blt.n	8025466 <__ieee754_logf+0x36>
 802545e:	1c01      	adds	r1, r0, #0
 8025460:	f7db fa9a 	bl	8000998 <__aeabi_fadd>
 8025464:	e7ee      	b.n	8025444 <__ieee754_logf+0x14>
 8025466:	2280      	movs	r2, #128	@ 0x80
 8025468:	2100      	movs	r1, #0
 802546a:	0412      	lsls	r2, r2, #16
 802546c:	4290      	cmp	r0, r2
 802546e:	da06      	bge.n	802547e <__ieee754_logf+0x4e>
 8025470:	2198      	movs	r1, #152	@ 0x98
 8025472:	05c9      	lsls	r1, r1, #23
 8025474:	f7db fe50 	bl	8001118 <__aeabi_fmul>
 8025478:	2119      	movs	r1, #25
 802547a:	0003      	movs	r3, r0
 802547c:	4249      	negs	r1, r1
 802547e:	15da      	asrs	r2, r3, #23
 8025480:	3a7f      	subs	r2, #127	@ 0x7f
 8025482:	1852      	adds	r2, r2, r1
 8025484:	2180      	movs	r1, #128	@ 0x80
 8025486:	025b      	lsls	r3, r3, #9
 8025488:	0a5e      	lsrs	r6, r3, #9
 802548a:	4b74      	ldr	r3, [pc, #464]	@ (802565c <__ieee754_logf+0x22c>)
 802548c:	20fe      	movs	r0, #254	@ 0xfe
 802548e:	0409      	lsls	r1, r1, #16
 8025490:	18f3      	adds	r3, r6, r3
 8025492:	400b      	ands	r3, r1
 8025494:	21fe      	movs	r1, #254	@ 0xfe
 8025496:	0580      	lsls	r0, r0, #22
 8025498:	4058      	eors	r0, r3
 802549a:	15dd      	asrs	r5, r3, #23
 802549c:	4330      	orrs	r0, r6
 802549e:	0589      	lsls	r1, r1, #22
 80254a0:	18ad      	adds	r5, r5, r2
 80254a2:	f7db ff93 	bl	80013cc <__aeabi_fsub>
 80254a6:	0032      	movs	r2, r6
 80254a8:	4b6d      	ldr	r3, [pc, #436]	@ (8025660 <__ieee754_logf+0x230>)
 80254aa:	320f      	adds	r2, #15
 80254ac:	1c04      	adds	r4, r0, #0
 80254ae:	421a      	tst	r2, r3
 80254b0:	d145      	bne.n	802553e <__ieee754_logf+0x10e>
 80254b2:	2100      	movs	r1, #0
 80254b4:	f7db f80e 	bl	80004d4 <__aeabi_fcmpeq>
 80254b8:	2800      	cmp	r0, #0
 80254ba:	d011      	beq.n	80254e0 <__ieee754_logf+0xb0>
 80254bc:	2000      	movs	r0, #0
 80254be:	2d00      	cmp	r5, #0
 80254c0:	d0c0      	beq.n	8025444 <__ieee754_logf+0x14>
 80254c2:	0028      	movs	r0, r5
 80254c4:	f7dc fa1c 	bl	8001900 <__aeabi_i2f>
 80254c8:	4966      	ldr	r1, [pc, #408]	@ (8025664 <__ieee754_logf+0x234>)
 80254ca:	1c04      	adds	r4, r0, #0
 80254cc:	f7db fe24 	bl	8001118 <__aeabi_fmul>
 80254d0:	4965      	ldr	r1, [pc, #404]	@ (8025668 <__ieee754_logf+0x238>)
 80254d2:	1c05      	adds	r5, r0, #0
 80254d4:	1c20      	adds	r0, r4, #0
 80254d6:	f7db fe1f 	bl	8001118 <__aeabi_fmul>
 80254da:	1c01      	adds	r1, r0, #0
 80254dc:	1c28      	adds	r0, r5, #0
 80254de:	e7bf      	b.n	8025460 <__ieee754_logf+0x30>
 80254e0:	4962      	ldr	r1, [pc, #392]	@ (802566c <__ieee754_logf+0x23c>)
 80254e2:	1c20      	adds	r0, r4, #0
 80254e4:	f7db fe18 	bl	8001118 <__aeabi_fmul>
 80254e8:	1c01      	adds	r1, r0, #0
 80254ea:	20fc      	movs	r0, #252	@ 0xfc
 80254ec:	0580      	lsls	r0, r0, #22
 80254ee:	f7db ff6d 	bl	80013cc <__aeabi_fsub>
 80254f2:	1c21      	adds	r1, r4, #0
 80254f4:	1c06      	adds	r6, r0, #0
 80254f6:	1c20      	adds	r0, r4, #0
 80254f8:	f7db fe0e 	bl	8001118 <__aeabi_fmul>
 80254fc:	1c01      	adds	r1, r0, #0
 80254fe:	1c30      	adds	r0, r6, #0
 8025500:	f7db fe0a 	bl	8001118 <__aeabi_fmul>
 8025504:	1c06      	adds	r6, r0, #0
 8025506:	2d00      	cmp	r5, #0
 8025508:	d101      	bne.n	802550e <__ieee754_logf+0xde>
 802550a:	1c31      	adds	r1, r6, #0
 802550c:	e079      	b.n	8025602 <__ieee754_logf+0x1d2>
 802550e:	0028      	movs	r0, r5
 8025510:	f7dc f9f6 	bl	8001900 <__aeabi_i2f>
 8025514:	4953      	ldr	r1, [pc, #332]	@ (8025664 <__ieee754_logf+0x234>)
 8025516:	1c05      	adds	r5, r0, #0
 8025518:	f7db fdfe 	bl	8001118 <__aeabi_fmul>
 802551c:	4952      	ldr	r1, [pc, #328]	@ (8025668 <__ieee754_logf+0x238>)
 802551e:	1c07      	adds	r7, r0, #0
 8025520:	1c28      	adds	r0, r5, #0
 8025522:	f7db fdf9 	bl	8001118 <__aeabi_fmul>
 8025526:	1c01      	adds	r1, r0, #0
 8025528:	1c30      	adds	r0, r6, #0
 802552a:	f7db ff4f 	bl	80013cc <__aeabi_fsub>
 802552e:	1c21      	adds	r1, r4, #0
 8025530:	f7db ff4c 	bl	80013cc <__aeabi_fsub>
 8025534:	1c01      	adds	r1, r0, #0
 8025536:	1c38      	adds	r0, r7, #0
 8025538:	f7db ff48 	bl	80013cc <__aeabi_fsub>
 802553c:	e782      	b.n	8025444 <__ieee754_logf+0x14>
 802553e:	2180      	movs	r1, #128	@ 0x80
 8025540:	05c9      	lsls	r1, r1, #23
 8025542:	f7db fa29 	bl	8000998 <__aeabi_fadd>
 8025546:	1c01      	adds	r1, r0, #0
 8025548:	1c20      	adds	r0, r4, #0
 802554a:	f7db fc17 	bl	8000d7c <__aeabi_fdiv>
 802554e:	9000      	str	r0, [sp, #0]
 8025550:	0028      	movs	r0, r5
 8025552:	f7dc f9d5 	bl	8001900 <__aeabi_i2f>
 8025556:	9900      	ldr	r1, [sp, #0]
 8025558:	9001      	str	r0, [sp, #4]
 802555a:	1c08      	adds	r0, r1, #0
 802555c:	f7db fddc 	bl	8001118 <__aeabi_fmul>
 8025560:	4b43      	ldr	r3, [pc, #268]	@ (8025670 <__ieee754_logf+0x240>)
 8025562:	1c01      	adds	r1, r0, #0
 8025564:	18f3      	adds	r3, r6, r3
 8025566:	9303      	str	r3, [sp, #12]
 8025568:	9002      	str	r0, [sp, #8]
 802556a:	f7db fdd5 	bl	8001118 <__aeabi_fmul>
 802556e:	4941      	ldr	r1, [pc, #260]	@ (8025674 <__ieee754_logf+0x244>)
 8025570:	1c07      	adds	r7, r0, #0
 8025572:	f7db fdd1 	bl	8001118 <__aeabi_fmul>
 8025576:	4940      	ldr	r1, [pc, #256]	@ (8025678 <__ieee754_logf+0x248>)
 8025578:	f7db fa0e 	bl	8000998 <__aeabi_fadd>
 802557c:	1c39      	adds	r1, r7, #0
 802557e:	f7db fdcb 	bl	8001118 <__aeabi_fmul>
 8025582:	493e      	ldr	r1, [pc, #248]	@ (802567c <__ieee754_logf+0x24c>)
 8025584:	f7db fa08 	bl	8000998 <__aeabi_fadd>
 8025588:	1c39      	adds	r1, r7, #0
 802558a:	f7db fdc5 	bl	8001118 <__aeabi_fmul>
 802558e:	493c      	ldr	r1, [pc, #240]	@ (8025680 <__ieee754_logf+0x250>)
 8025590:	f7db fa02 	bl	8000998 <__aeabi_fadd>
 8025594:	9902      	ldr	r1, [sp, #8]
 8025596:	f7db fdbf 	bl	8001118 <__aeabi_fmul>
 802559a:	493a      	ldr	r1, [pc, #232]	@ (8025684 <__ieee754_logf+0x254>)
 802559c:	9002      	str	r0, [sp, #8]
 802559e:	1c38      	adds	r0, r7, #0
 80255a0:	f7db fdba 	bl	8001118 <__aeabi_fmul>
 80255a4:	4938      	ldr	r1, [pc, #224]	@ (8025688 <__ieee754_logf+0x258>)
 80255a6:	f7db f9f7 	bl	8000998 <__aeabi_fadd>
 80255aa:	1c39      	adds	r1, r7, #0
 80255ac:	f7db fdb4 	bl	8001118 <__aeabi_fmul>
 80255b0:	4936      	ldr	r1, [pc, #216]	@ (802568c <__ieee754_logf+0x25c>)
 80255b2:	f7db f9f1 	bl	8000998 <__aeabi_fadd>
 80255b6:	1c39      	adds	r1, r7, #0
 80255b8:	f7db fdae 	bl	8001118 <__aeabi_fmul>
 80255bc:	1c01      	adds	r1, r0, #0
 80255be:	9802      	ldr	r0, [sp, #8]
 80255c0:	f7db f9ea 	bl	8000998 <__aeabi_fadd>
 80255c4:	4b32      	ldr	r3, [pc, #200]	@ (8025690 <__ieee754_logf+0x260>)
 80255c6:	9a03      	ldr	r2, [sp, #12]
 80255c8:	1b9b      	subs	r3, r3, r6
 80255ca:	1c07      	adds	r7, r0, #0
 80255cc:	4313      	orrs	r3, r2
 80255ce:	2b00      	cmp	r3, #0
 80255d0:	dd2f      	ble.n	8025632 <__ieee754_logf+0x202>
 80255d2:	21fc      	movs	r1, #252	@ 0xfc
 80255d4:	1c20      	adds	r0, r4, #0
 80255d6:	0589      	lsls	r1, r1, #22
 80255d8:	f7db fd9e 	bl	8001118 <__aeabi_fmul>
 80255dc:	1c21      	adds	r1, r4, #0
 80255de:	f7db fd9b 	bl	8001118 <__aeabi_fmul>
 80255e2:	1c01      	adds	r1, r0, #0
 80255e4:	1c06      	adds	r6, r0, #0
 80255e6:	1c38      	adds	r0, r7, #0
 80255e8:	f7db f9d6 	bl	8000998 <__aeabi_fadd>
 80255ec:	9900      	ldr	r1, [sp, #0]
 80255ee:	f7db fd93 	bl	8001118 <__aeabi_fmul>
 80255f2:	1c07      	adds	r7, r0, #0
 80255f4:	2d00      	cmp	r5, #0
 80255f6:	d106      	bne.n	8025606 <__ieee754_logf+0x1d6>
 80255f8:	1c01      	adds	r1, r0, #0
 80255fa:	1c30      	adds	r0, r6, #0
 80255fc:	f7db fee6 	bl	80013cc <__aeabi_fsub>
 8025600:	1c01      	adds	r1, r0, #0
 8025602:	1c20      	adds	r0, r4, #0
 8025604:	e798      	b.n	8025538 <__ieee754_logf+0x108>
 8025606:	4917      	ldr	r1, [pc, #92]	@ (8025664 <__ieee754_logf+0x234>)
 8025608:	9801      	ldr	r0, [sp, #4]
 802560a:	f7db fd85 	bl	8001118 <__aeabi_fmul>
 802560e:	4916      	ldr	r1, [pc, #88]	@ (8025668 <__ieee754_logf+0x238>)
 8025610:	1c05      	adds	r5, r0, #0
 8025612:	9801      	ldr	r0, [sp, #4]
 8025614:	f7db fd80 	bl	8001118 <__aeabi_fmul>
 8025618:	1c39      	adds	r1, r7, #0
 802561a:	f7db f9bd 	bl	8000998 <__aeabi_fadd>
 802561e:	1c01      	adds	r1, r0, #0
 8025620:	1c30      	adds	r0, r6, #0
 8025622:	f7db fed3 	bl	80013cc <__aeabi_fsub>
 8025626:	1c21      	adds	r1, r4, #0
 8025628:	f7db fed0 	bl	80013cc <__aeabi_fsub>
 802562c:	1c01      	adds	r1, r0, #0
 802562e:	1c28      	adds	r0, r5, #0
 8025630:	e782      	b.n	8025538 <__ieee754_logf+0x108>
 8025632:	1c01      	adds	r1, r0, #0
 8025634:	1c20      	adds	r0, r4, #0
 8025636:	f7db fec9 	bl	80013cc <__aeabi_fsub>
 802563a:	9900      	ldr	r1, [sp, #0]
 802563c:	f7db fd6c 	bl	8001118 <__aeabi_fmul>
 8025640:	1c06      	adds	r6, r0, #0
 8025642:	2d00      	cmp	r5, #0
 8025644:	d100      	bne.n	8025648 <__ieee754_logf+0x218>
 8025646:	e760      	b.n	802550a <__ieee754_logf+0xda>
 8025648:	4906      	ldr	r1, [pc, #24]	@ (8025664 <__ieee754_logf+0x234>)
 802564a:	9801      	ldr	r0, [sp, #4]
 802564c:	f7db fd64 	bl	8001118 <__aeabi_fmul>
 8025650:	4905      	ldr	r1, [pc, #20]	@ (8025668 <__ieee754_logf+0x238>)
 8025652:	1c05      	adds	r5, r0, #0
 8025654:	9801      	ldr	r0, [sp, #4]
 8025656:	f7db fd5f 	bl	8001118 <__aeabi_fmul>
 802565a:	e7e0      	b.n	802561e <__ieee754_logf+0x1ee>
 802565c:	004afb20 	.word	0x004afb20
 8025660:	007ffff0 	.word	0x007ffff0
 8025664:	3f317180 	.word	0x3f317180
 8025668:	3717f7d1 	.word	0x3717f7d1
 802566c:	3eaaaaab 	.word	0x3eaaaaab
 8025670:	ffcf5c30 	.word	0xffcf5c30
 8025674:	3e178897 	.word	0x3e178897
 8025678:	3e3a3325 	.word	0x3e3a3325
 802567c:	3e924925 	.word	0x3e924925
 8025680:	3f2aaaab 	.word	0x3f2aaaab
 8025684:	3e1cd04f 	.word	0x3e1cd04f
 8025688:	3e638e29 	.word	0x3e638e29
 802568c:	3ecccccd 	.word	0x3ecccccd
 8025690:	0035c288 	.word	0x0035c288

08025694 <_init>:
 8025694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025696:	46c0      	nop			@ (mov r8, r8)
 8025698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802569a:	bc08      	pop	{r3}
 802569c:	469e      	mov	lr, r3
 802569e:	4770      	bx	lr

080256a0 <_fini>:
 80256a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80256a2:	46c0      	nop			@ (mov r8, r8)
 80256a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80256a6:	bc08      	pop	{r3}
 80256a8:	469e      	mov	lr, r3
 80256aa:	4770      	bx	lr
 80256ac:	0000      	movs	r0, r0
	...

080256b0 <__FLASH_Program_Fast_veneer>:
 80256b0:	b401      	push	{r0}
 80256b2:	4802      	ldr	r0, [pc, #8]	@ (80256bc <__FLASH_Program_Fast_veneer+0xc>)
 80256b4:	4684      	mov	ip, r0
 80256b6:	bc01      	pop	{r0}
 80256b8:	4760      	bx	ip
 80256ba:	bf00      	nop
 80256bc:	2000024d 	.word	0x2000024d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	003d0900                                ..=.

20000004 <g_err_line>:
20000004:	ffffffff                                ....

20000008 <g_slot>:
20000008:	00000001                                ....

2000000c <g_next_line>:
2000000c:	0000000a                                ....

20000010 <g_step>:
20000010:	0000000a                                ....

20000014 <s_vdda_actual>:
20000014:	40533333                                33S@

20000018 <bme280_addr>:
20000018:	000000ec                                ....

2000001c <s_last_dbfs>:
2000001c:	bf800000                                ....

20000020 <uwTickPrio>:
20000020:	00000004                                ....

20000024 <uwTickFreq>:
20000024:	00000001                                ....

20000028 <_ux_system_slave_class_cdc_acm_name>:
20000028:	735f7875 6576616c 616c635f 635f7373     ux_slave_class_c
20000038:	615f6364 00006d63                       dc_acm..

20000040 <_ux_system_endpoint_descriptor_structure>:
20000040:	01010101 00000102                       ........

20000048 <_ux_system_device_descriptor_structure>:
20000048:	01020101 02010101 01010202 00000101     ................

20000058 <_ux_system_configuration_descriptor_structure>:
20000058:	01020101 01010101                       ........

20000060 <_ux_system_interface_descriptor_structure>:
20000060:	01010101 01010101 00000001              ............

2000006c <_ux_system_bos_descriptor_structure>:
2000006c:	01020101                                ....

20000070 <UserClassInstance>:
20000070:	00000002 00000000 00000000              ............

2000007c <pDevFrameWorkDesc_FS>:
2000007c:	20006590                                .e. 

20000080 <pDevFrameWorkDesc_HS>:
20000080:	20006658                                Xf. 

20000084 <__sglue>:
20000084:	00000000 00000003 20006848              ........Hh. 

20000090 <_impure_ptr>:
20000090:	20000094                                ... 

20000094 <_impure_data>:
20000094:	00000000 20006848 200068b0 20006918     ....Hh. .h. .i. 
	...

200000e0 <__global_locale>:
200000e0:	00000043 00000000 00000000 00000000     C...............
	...
20000100:	00000043 00000000 00000000 00000000     C...............
	...
20000120:	00000043 00000000 00000000 00000000     C...............
	...
20000140:	00000043 00000000 00000000 00000000     C...............
	...
20000160:	00000043 00000000 00000000 00000000     C...............
	...
20000180:	00000043 00000000 00000000 00000000     C...............
	...
200001a0:	00000043 00000000 00000000 00000000     C...............
	...
200001c0:	08024f21 08024d91 00000000 08026ffc     !O...M.......o..
200001d0:	0802721a 0802728b 0802728b 0802728b     .r...r...r...r..
200001e0:	0802728b 0802728b 0802728b 0802728b     .r...r...r...r..
200001f0:	0802728b 0802728b ffffffff ffffffff     .r...r..........
20000200:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000228:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

2000024c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000024c:	b580      	push	{r7, lr}
2000024e:	b088      	sub	sp, #32
20000250:	af00      	add	r7, sp, #0
20000252:	6078      	str	r0, [r7, #4]
20000254:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000256:	231f      	movs	r3, #31
20000258:	18fb      	adds	r3, r7, r3
2000025a:	2200      	movs	r2, #0
2000025c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000025e:	687b      	ldr	r3, [r7, #4]
20000260:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000262:	683b      	ldr	r3, [r7, #0]
20000264:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000266:	4b1a      	ldr	r3, [pc, #104]	@ (200002d0 <FLASH_Program_Fast+0x84>)
20000268:	695a      	ldr	r2, [r3, #20]
2000026a:	4b19      	ldr	r3, [pc, #100]	@ (200002d0 <FLASH_Program_Fast+0x84>)
2000026c:	2180      	movs	r1, #128	@ 0x80
2000026e:	02c9      	lsls	r1, r1, #11
20000270:	430a      	orrs	r2, r1
20000272:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20000274:	f3ef 8310 	mrs	r3, PRIMASK
20000278:	60fb      	str	r3, [r7, #12]
  return(result);
2000027a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000027c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000027e:	b672      	cpsid	i
}
20000280:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000282:	e00f      	b.n	200002a4 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000284:	697a      	ldr	r2, [r7, #20]
20000286:	69bb      	ldr	r3, [r7, #24]
20000288:	6812      	ldr	r2, [r2, #0]
2000028a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000028c:	697b      	ldr	r3, [r7, #20]
2000028e:	3304      	adds	r3, #4
20000290:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000292:	69bb      	ldr	r3, [r7, #24]
20000294:	3304      	adds	r3, #4
20000296:	61bb      	str	r3, [r7, #24]
    index++;
20000298:	211f      	movs	r1, #31
2000029a:	187b      	adds	r3, r7, r1
2000029c:	781a      	ldrb	r2, [r3, #0]
2000029e:	187b      	adds	r3, r7, r1
200002a0:	3201      	adds	r2, #1
200002a2:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200002a4:	231f      	movs	r3, #31
200002a6:	18fb      	adds	r3, r7, r3
200002a8:	781b      	ldrb	r3, [r3, #0]
200002aa:	2b3f      	cmp	r3, #63	@ 0x3f
200002ac:	d9ea      	bls.n	20000284 <FLASH_Program_Fast+0x38>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
200002ae:	46c0      	nop			@ (mov r8, r8)
200002b0:	4b07      	ldr	r3, [pc, #28]	@ (200002d0 <FLASH_Program_Fast+0x84>)
200002b2:	691a      	ldr	r2, [r3, #16]
200002b4:	2380      	movs	r3, #128	@ 0x80
200002b6:	025b      	lsls	r3, r3, #9
200002b8:	4013      	ands	r3, r2
200002ba:	d1f9      	bne.n	200002b0 <FLASH_Program_Fast+0x64>
200002bc:	693b      	ldr	r3, [r7, #16]
200002be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200002c0:	68bb      	ldr	r3, [r7, #8]
200002c2:	f383 8810 	msr	PRIMASK, r3
}
200002c6:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200002c8:	46c0      	nop			@ (mov r8, r8)
200002ca:	46bd      	mov	sp, r7
200002cc:	b008      	add	sp, #32
200002ce:	bd80      	pop	{r7, pc}
200002d0:	40022000 	.word	0x40022000
