Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan  6 01:44:36 2025
| Host         : DESKTOP-QCIC9EP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file interface_main_timing_summary_routed.rpt -pb interface_main_timing_summary_routed.pb -rpx interface_main_timing_summary_routed.rpx -warn_on_violation
| Design       : interface_main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.453        0.000                      0                  276        0.119        0.000                      0                  276        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.453        0.000                      0                  276        0.119        0.000                      0                  276        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.778ns (43.205%)  route 2.337ns (56.795%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.719     7.577    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT2 (Prop_lut2_I1_O)        0.339     7.916 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.657     8.573    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    14.191    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]/C
                         clock pessimism              0.243    14.434    
                         clock uncertainty           -0.035    14.399    
    SLICE_X30Y69         FDRE (Setup_fdre_C_CE)      -0.372    14.027    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.778ns (43.205%)  route 2.337ns (56.795%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.719     7.577    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT2 (Prop_lut2_I1_O)        0.339     7.916 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.657     8.573    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    14.191    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]/C
                         clock pessimism              0.243    14.434    
                         clock uncertainty           -0.035    14.399    
    SLICE_X30Y69         FDRE (Setup_fdre_C_CE)      -0.372    14.027    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.778ns (43.205%)  route 2.337ns (56.795%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.719     7.577    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT2 (Prop_lut2_I1_O)        0.339     7.916 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.657     8.573    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    14.191    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]/C
                         clock pessimism              0.243    14.434    
                         clock uncertainty           -0.035    14.399    
    SLICE_X30Y69         FDRE (Setup_fdre_C_CE)      -0.372    14.027    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.778ns (43.205%)  route 2.337ns (56.795%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.719     7.577    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT2 (Prop_lut2_I1_O)        0.339     7.916 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.657     8.573    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    14.191    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/C
                         clock pessimism              0.243    14.434    
                         clock uncertainty           -0.035    14.399    
    SLICE_X30Y69         FDRE (Setup_fdre_C_CE)      -0.372    14.027    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.749ns (41.121%)  route 2.504ns (58.879%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.714     7.572    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.310     7.882 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[11]_i_1/O
                         net (fo=16, routed)          0.829     8.711    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420    14.187    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]/C
                         clock pessimism              0.228    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.211    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.749ns (41.121%)  route 2.504ns (58.879%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.714     7.572    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.310     7.882 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[11]_i_1/O
                         net (fo=16, routed)          0.829     8.711    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420    14.187    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[1]/C
                         clock pessimism              0.228    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.211    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.749ns (41.121%)  route 2.504ns (58.879%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.714     7.572    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.310     7.882 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[11]_i_1/O
                         net (fo=16, routed)          0.829     8.711    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420    14.187    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[2]/C
                         clock pessimism              0.228    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.211    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.749ns (41.121%)  route 2.504ns (58.879%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.714     7.572    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.310     7.882 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[11]_i_1/O
                         net (fo=16, routed)          0.829     8.711    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420    14.187    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[3]/C
                         clock pessimism              0.228    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.211    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.749ns (41.121%)  route 2.504ns (58.879%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.714     7.572    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.310     7.882 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[11]_i_1/O
                         net (fo=16, routed)          0.829     8.711    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420    14.187    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]/C
                         clock pessimism              0.228    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.211    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.749ns (41.121%)  route 2.504ns (58.879%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.541     4.458    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[1]/Q
                         net (fo=3, routed)           0.961     5.875    pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[1]
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.999 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.999    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_4_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.512 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.512    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.629 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.629    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.858 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.714     7.572    pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.310     7.882 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[11]_i_1/O
                         net (fo=16, routed)          0.829     8.711    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420    14.187    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[5]/C
                         clock pessimism              0.228    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.211    pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[5]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 input_buffer/FFi[7].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[7].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[7].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[7].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[7].FFi/Q_reg/Q
                         net (fo=1, routed)           0.056     1.721    output_buffer/FFi[7].FFi/Q_reg_0
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[7].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[7].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[7].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.078     1.602    output_buffer/FFi[7].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 input_buffer/FFi[6].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[6].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[6].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[6].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[6].FFi/Q_reg/Q
                         net (fo=1, routed)           0.056     1.721    output_buffer/FFi[6].FFi/Q_reg_0
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[6].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[6].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[6].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.076     1.600    output_buffer/FFi[6].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 input_buffer/FFi[0].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[0].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[0].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[0].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[0].FFi/Q_reg/Q
                         net (fo=1, routed)           0.056     1.721    output_buffer/FFi[0].FFi/Q_reg_0
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[0].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[0].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[0].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.075     1.599    output_buffer/FFi[0].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 input_buffer/FFi[4].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[4].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[4].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  input_buffer/FFi[4].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[4].FFi/Q_reg/Q
                         net (fo=1, routed)           0.059     1.724    output_buffer/FFi[4].FFi/Q_reg_0
    SLICE_X28Y75         FDCE                                         r  output_buffer/FFi[4].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[4].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  output_buffer/FFi[4].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X28Y75         FDCE (Hold_fdce_C_D)         0.076     1.600    output_buffer/FFi[4].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 input_buffer/FFi[8].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[8].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[8].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  input_buffer/FFi[8].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[8].FFi/Q_reg/Q
                         net (fo=1, routed)           0.059     1.724    output_buffer/FFi[8].FFi/Q_reg_0
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[8].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[8].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[8].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X28Y74         FDCE (Hold_fdce_C_D)         0.076     1.600    output_buffer/FFi[8].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 input_buffer/FFi[5].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[5].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[5].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  input_buffer/FFi[5].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[5].FFi/Q_reg/Q
                         net (fo=1, routed)           0.062     1.727    output_buffer/FFi[5].FFi/Q_reg_0
    SLICE_X28Y75         FDCE                                         r  output_buffer/FFi[5].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[5].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  output_buffer/FFi[5].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X28Y75         FDCE (Hold_fdce_C_D)         0.078     1.602    output_buffer/FFi[5].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 input_buffer/FFi[9].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[9].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[9].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  input_buffer/FFi[9].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[9].FFi/Q_reg/Q
                         net (fo=1, routed)           0.062     1.727    output_buffer/FFi[9].FFi/Q_reg_0
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[9].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[9].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[9].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X28Y74         FDCE (Hold_fdce_C_D)         0.078     1.602    output_buffer/FFi[9].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 input_buffer/FFi[1].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[1].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[1].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[1].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[1].FFi/Q_reg/Q
                         net (fo=1, routed)           0.056     1.721    output_buffer/FFi[1].FFi/Q_reg_0
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[1].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[1].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[1].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.071     1.595    output_buffer/FFi[1].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 input_buffer/FFi[11].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[11].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[11].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  input_buffer/FFi[11].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[11].FFi/Q_reg/Q
                         net (fo=1, routed)           0.058     1.723    output_buffer/FFi[11].FFi/Q_reg_0
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[11].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[11].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[11].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X28Y74         FDCE (Hold_fdce_C_D)         0.071     1.595    output_buffer/FFi[11].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 input_buffer/FFi[3].FFi/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer/FFi[3].FFi/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.524    input_buffer/FFi[3].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  input_buffer/FFi[3].FFi/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  input_buffer/FFi[3].FFi/Q_reg/Q
                         net (fo=1, routed)           0.058     1.723    output_buffer/FFi[3].FFi/Q_reg_0
    SLICE_X28Y75         FDCE                                         r  output_buffer/FFi[3].FFi/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[3].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  output_buffer/FFi[3].FFi/Q_reg/C
                         clock pessimism             -0.354     1.524    
    SLICE_X28Y75         FDCE (Hold_fdce_C_D)         0.071     1.595    output_buffer/FFi[3].FFi/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      xadc_controller_inst/xadc_wiz_0_inst/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y69   mosi_a_OBUFT_inst_i_1/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   input_buffer/FFi[0].FFi/Q_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74   input_buffer/FFi[10].FFi/Q_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74   input_buffer/FFi[11].FFi/Q_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   input_buffer/FFi[1].FFi/Q_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   input_buffer/FFi[2].FFi/Q_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   input_buffer/FFi[3].FFi/Q_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   input_buffer/FFi[4].FFi/Q_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y69   mosi_a_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y69   mosi_a_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[0].FFi/Q_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[0].FFi/Q_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[10].FFi/Q_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[10].FFi/Q_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[11].FFi/Q_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[11].FFi/Q_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[1].FFi/Q_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[1].FFi/Q_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y69   mosi_a_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y69   mosi_a_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[0].FFi/Q_reg/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[0].FFi/Q_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[10].FFi/Q_reg/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[10].FFi/Q_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[11].FFi/Q_reg/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   input_buffer/FFi[11].FFi/Q_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[1].FFi/Q_reg/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   input_buffer/FFi[1].FFi/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.107ns (55.743%)  route 3.261ns (44.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.542     4.459    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.419     4.878 f  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           3.261     8.139    mosi_b_TRI
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.688    11.827 r  mosi_b_OBUFT_inst/O
                         net (fo=0)                   0.000    11.827    mosi_b
    M14                                                               r  mosi_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 4.118ns (56.891%)  route 3.121ns (43.109%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.542     4.459    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.419     4.878 f  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           3.121     7.999    mosi_b_TRI
    L18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.699    11.698 r  mosi_a_OBUFT_inst/O
                         net (fo=0)                   0.000    11.698    mosi_a
    L18                                                               r  mosi_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 3.971ns (55.869%)  route 3.136ns (44.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.542     4.459    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456     4.915 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.136     8.051    lopt
    L17                  OBUF (Prop_obuf_I_O)         3.515    11.566 r  ss_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.566    ss_n[0]
    L17                                                               r  ss_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 3.958ns (56.482%)  route 3.050ns (43.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.542     4.459    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456     4.915 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/Q
                         net (fo=2, routed)           3.050     7.964    sclk_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.502    11.466 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.466    sclk
    N14                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.006ns (43.858%)  route 1.288ns (56.142%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.553     1.529    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           1.288     2.945    mosi_b_TRI
    L18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.823 r  mosi_a_OBUFT_inst/O
                         net (fo=0)                   0.000     3.823    mosi_a
    L18                                                               r  mosi_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.006ns (42.867%)  route 1.341ns (57.133%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.553     1.529    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           1.341     2.998    mosi_b_TRI
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.876 r  mosi_b_OBUFT_inst/O
                         net (fo=0)                   0.000     3.876    mosi_b
    M14                                                               r  mosi_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.344ns (57.206%)  route 1.006ns (42.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.553     1.529    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/Q
                         net (fo=2, routed)           1.006     2.676    sclk_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.203     3.879 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    sclk
    N14                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.357ns (57.459%)  route 1.004ns (42.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.553     1.529    pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.004     2.675    lopt
    L17                  OBUF (Prop_obuf_I_O)         1.216     3.890 r  ss_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.890    ss_n[0]
    L17                                                               r  ss_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[10].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    input_buffer/FFi[10].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  input_buffer/FFi[10].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    input_buffer/FFi[10].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  input_buffer/FFi[10].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[11].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    input_buffer/FFi[11].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  input_buffer/FFi[11].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    input_buffer/FFi[11].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  input_buffer/FFi[11].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[8].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    input_buffer/FFi[8].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  input_buffer/FFi[8].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    input_buffer/FFi[8].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  input_buffer/FFi[8].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[9].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    input_buffer/FFi[9].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  input_buffer/FFi[9].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    input_buffer/FFi[9].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  input_buffer/FFi[9].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[10].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    output_buffer/FFi[10].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  output_buffer/FFi[10].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    output_buffer/FFi[10].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[10].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[11].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    output_buffer/FFi[11].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  output_buffer/FFi[11].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    output_buffer/FFi[11].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[11].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[8].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    output_buffer/FFi[8].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  output_buffer/FFi[8].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    output_buffer/FFi[8].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[8].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[9].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.466ns (38.470%)  route 2.344ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.344     3.810    output_buffer/FFi[9].FFi/rst_IBUF
    SLICE_X28Y74         FDCE                                         f  output_buffer/FFi[9].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    output_buffer/FFi[9].FFi/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  output_buffer/FFi[9].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[2].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.652ns  (logic 1.466ns (40.132%)  route 2.186ns (59.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.186     3.652    input_buffer/FFi[2].FFi/rst_IBUF
    SLICE_X28Y75         FDCE                                         f  input_buffer/FFi[2].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    input_buffer/FFi[2].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  input_buffer/FFi[2].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[3].FFi/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.652ns  (logic 1.466ns (40.132%)  route 2.186ns (59.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.186     3.652    input_buffer/FFi[3].FFi/rst_IBUF
    SLICE_X28Y75         FDCE                                         f  input_buffer/FFi[3].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.420     4.187    input_buffer/FFi[3].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  input_buffer/FFi[3].FFi/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[0].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    input_buffer/FFi[0].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  input_buffer/FFi[0].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    input_buffer/FFi[0].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[0].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[1].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    input_buffer/FFi[1].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  input_buffer/FFi[1].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    input_buffer/FFi[1].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[1].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[6].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    input_buffer/FFi[6].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  input_buffer/FFi[6].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    input_buffer/FFi[6].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[6].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[7].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    input_buffer/FFi[7].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  input_buffer/FFi[7].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    input_buffer/FFi[7].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  input_buffer/FFi[7].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[0].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    output_buffer/FFi[0].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  output_buffer/FFi[0].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[0].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[0].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[1].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    output_buffer/FFi[1].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  output_buffer/FFi[1].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[1].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[1].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[6].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    output_buffer/FFi[6].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  output_buffer/FFi[6].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[6].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[6].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            output_buffer/FFi[7].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.234ns (19.820%)  route 0.945ns (80.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.945     1.179    output_buffer/FFi[7].FFi/rst_IBUF
    SLICE_X29Y75         FDCE                                         f  output_buffer/FFi[7].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    output_buffer/FFi[7].FFi/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  output_buffer/FFi[7].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[2].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.234ns (19.747%)  route 0.949ns (80.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.949     1.183    input_buffer/FFi[2].FFi/rst_IBUF
    SLICE_X28Y75         FDCE                                         f  input_buffer/FFi[2].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    input_buffer/FFi[2].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  input_buffer/FFi[2].FFi/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input_buffer/FFi[3].FFi/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.234ns (19.747%)  route 0.949ns (80.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.949     1.183    input_buffer/FFi[3].FFi/rst_IBUF
    SLICE_X28Y75         FDCE                                         f  input_buffer/FFi[3].FFi/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.815     1.878    input_buffer/FFi[3].FFi/clk_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  input_buffer/FFi[3].FFi/Q_reg/C





