###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:48:09 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.244
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.314
- Arrival Time                 10.265
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^    |             | 0.000 |       |   0.000 |    0.050 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.041 |   0.040 |    0.090 | 
     | Ref_clk__L2_I0                       | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.043 |   0.083 |    0.133 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^  | AO2B2X4M    | 0.166 | 0.185 |   0.268 |    0.318 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.051 | 0.138 |   0.407 |    0.457 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.065 | 0.118 |   0.524 |    0.574 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.067 |   0.591 |    0.641 | 
     | scan_clk_ref_clk_mux_out__L4_I1      | A v -> Y ^   | CLKINVX40M  | 0.214 | 0.141 |   0.731 |    0.781 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v  | SDFFRHQX4M  | 0.137 | 0.399 |   1.131 |    1.181 | 
     | alu/div_30/U31                       | A v -> Y ^   | INVX6M      | 0.386 | 0.247 |   1.377 |    1.427 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v   | INVX8M      | 0.083 | 0.090 |   1.467 |    1.517 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^   | NOR2X4M     | 0.287 | 0.192 |   1.659 |    1.709 | 
     | alu/div_30/FE_RC_58_0                | D ^ -> Y v   | NAND4X4M    | 0.183 | 0.190 |   1.849 |    1.899 | 
     | alu/div_30/FE_RC_57_0                | A v -> Y ^   | NAND3X4M    | 0.148 | 0.132 |   1.981 |    2.031 | 
     | alu/div_30/FE_RC_126_0               | C ^ -> Y v   | NAND3BX4M   | 0.113 | 0.118 |   2.100 |    2.150 | 
     | alu/div_30/FE_RC_125_0               | A v -> Y ^   | NAND2X6M    | 0.230 | 0.158 |   2.258 |    2.308 | 
     | alu/div_30/FE_RC_143_0               | A ^ -> Y ^   | CLKAND2X8M  | 0.075 | 0.200 |   2.458 |    2.507 | 
     | alu/div_30/FE_RC_142_0               | A ^ -> Y v   | INVX2M      | 0.051 | 0.054 |   2.512 |    2.561 | 
     | alu/div_30/FE_RC_137_0               | B v -> Y ^   | NAND2X4M    | 0.094 | 0.077 |   2.589 |    2.638 | 
     | alu/div_30/FE_RC_136_0               | A ^ -> Y v   | INVX2M      | 0.038 | 0.045 |   2.634 |    2.684 | 
     | alu/div_30/FE_RC_130_0               | B v -> Y ^   | NAND2X2M    | 0.125 | 0.089 |   2.723 |    2.773 | 
     | alu/div_30/FE_RC_182_0               | A ^ -> Y v   | INVX2M      | 0.052 | 0.059 |   2.782 |    2.832 | 
     | alu/div_30/FE_RC_181_0               | A v -> Y ^   | NAND2X3M    | 0.132 | 0.092 |   2.875 |    2.924 | 
     | alu/div_30/FE_RC_180_0               | A ^ -> Y v   | NAND2X4M    | 0.062 | 0.066 |   2.941 |    2.991 | 
     | alu/div_30/FE_RC_179_0               | A v -> Y ^   | NAND3X4M    | 0.114 | 0.074 |   3.015 |    3.065 | 
     | alu/div_30/FE_RC_178_0               | A ^ -> Y v   | NAND2X5M    | 0.097 | 0.091 |   3.106 |    3.156 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFHX1M    | 0.126 | 0.424 |   3.530 |    3.580 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFHX1M    | 0.200 | 0.362 |   3.892 |    3.942 | 
     | alu/div_30/FE_RC_234_0               | B v -> Y ^   | NAND3X4M    | 0.191 | 0.173 |   4.065 |    4.115 | 
     | alu/div_30/FE_RC_342_0               | B ^ -> Y v   | NAND2X8M    | 0.189 | 0.134 |   4.199 |    4.249 | 
     | alu/div_30/FE_RC_365_0               | S0 v -> Y ^  | MX2X2M      | 0.258 | 0.349 |   4.548 |    4.598 | 
     | alu/div_30/FE_RC_369_0               | A ^ -> Y v   | CLKNAND2X8M | 0.174 | 0.157 |   4.705 |    4.754 | 
     | alu/div_30/FE_RC_368_0               | A v -> Y ^   | INVX2M      | 0.080 | 0.087 |   4.792 |    4.842 | 
     | alu/div_30/FE_RC_367_0               | B ^ -> Y v   | NAND2BX2M   | 0.113 | 0.091 |   4.883 |    4.932 | 
     | alu/div_30/FE_RC_454_0               | A v -> Y ^   | NAND2X5M    | 0.096 | 0.084 |   4.967 |    5.016 | 
     | alu/div_30/FE_RC_456_0               | A ^ -> Y v   | INVX2M      | 0.061 | 0.066 |   5.033 |    5.083 | 
     | alu/div_30/FE_RC_455_0               | A v -> Y ^   | NAND2X6M    | 0.205 | 0.129 |   5.162 |    5.212 | 
     | alu/div_30/FE_RC_478_0               | A ^ -> Y ^   | AND2X12M    | 0.168 | 0.218 |   5.380 |    5.430 | 
     | alu/div_30/FE_RC_423_0               | B ^ -> Y v   | CLKNAND2X8M | 0.079 | 0.097 |   5.477 |    5.527 | 
     | alu/div_30/FE_RC_421_0               | B0 v -> Y ^  | OAI2B11X4M  | 0.368 | 0.112 |   5.589 |    5.639 | 
     | alu/div_30/FE_RC_447_0               | B ^ -> Y v   | NAND2X3M    | 0.135 | 0.135 |   5.724 |    5.774 | 
     | alu/div_30/FE_RC_446_0               | B0 v -> Y ^  | OAI21X4M    | 0.547 | 0.180 |   5.904 |    5.954 | 
     | alu/div_30/FE_RC_578_0               | C ^ -> Y v   | NAND3X3M    | 0.139 | 0.141 |   6.046 |    6.096 | 
     | alu/div_30/FE_RC_577_0               | A v -> Y ^   | CLKNAND2X4M | 0.080 | 0.080 |   6.125 |    6.175 | 
     | alu/div_30/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.056 | 0.057 |   6.182 |    6.232 | 
     | alu/div_30/FE_RC_575_0               | A v -> Y ^   | NAND2X4M    | 0.078 | 0.060 |   6.242 |    6.292 | 
     | alu/div_30/FE_RC_574_0               | A ^ -> Y v   | NAND2X4M    | 0.178 | 0.130 |   6.372 |    6.422 | 
     | alu/div_30/FE_RC_638_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.146 |   6.518 |    6.568 | 
     | alu/div_30/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.218 | 0.326 |   6.844 |    6.894 | 
     | alu/div_30/FE_RC_642_0               | A v -> Y ^   | INVX2M      | 0.110 | 0.117 |   6.962 |    7.012 | 
     | alu/div_30/FE_RC_641_0               | A ^ -> Y v   | NAND2X4M    | 0.084 | 0.082 |   7.043 |    7.093 | 
     | alu/div_30/FE_RC_680_0               | D v -> Y ^   | NAND4X2M    | 0.162 | 0.126 |   7.169 |    7.219 | 
     | alu/div_30/FE_RC_678_0               | B ^ -> Y v   | NAND3X3M    | 0.194 | 0.165 |   7.334 |    7.384 | 
     | alu/div_30/FE_RC_727_0               | B v -> Y ^   | NAND2X2M    | 0.111 | 0.123 |   7.457 |    7.507 | 
     | alu/div_30/FE_RC_726_0               | A ^ -> Y v   | CLKNAND2X4M | 0.125 | 0.112 |   7.569 |    7.619 | 
     | alu/div_30/FE_RC_725_0               | A v -> Y ^   | NAND3X2M    | 0.117 | 0.094 |   7.663 |    7.713 | 
     | alu/div_30/FE_RC_724_0               | A ^ -> Y v   | NAND2X2M    | 0.070 | 0.071 |   7.735 |    7.784 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX1M     | 0.164 | 0.478 |   8.213 |    8.262 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.093 | 0.260 |   8.473 |    8.523 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.101 | 0.250 |   8.723 |    8.772 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.239 |   8.961 |    9.011 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.088 | 0.233 |   9.195 |    9.244 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.240 |   9.435 |    9.484 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.113 | 0.263 |   9.698 |    9.747 | 
     | alu/U102                             | C0 v -> Y ^  | AOI222X4M   | 0.430 | 0.372 |  10.070 |   10.120 | 
     | alu/U99                              | B ^ -> Y v   | NAND4X2M    | 0.222 | 0.194 |  10.264 |   10.314 | 
     | alu/\alu_out_reg[0]                  | D v          | SDFFRHQX1M  | 0.222 | 0.000 |  10.265 |   10.314 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -0.050 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -0.009 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.083 |    0.034 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |    0.218 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |    0.525 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |    0.525 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |    0.707 | 
     | alu/\alu_out_reg[0]     | CK ^          | SDFFRHQX1M   | 0.069 | 0.002 |   0.759 |    0.709 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.241
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.318
- Arrival Time                  8.397
= Slack Time                    1.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^    |             | 0.000 |       |   0.000 |    1.921 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.041 |   0.040 |    1.961 | 
     | Ref_clk__L2_I0                       | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.043 |   0.083 |    2.004 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^  | AO2B2X4M    | 0.166 | 0.185 |   0.268 |    2.189 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.051 | 0.138 |   0.407 |    2.327 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.065 | 0.118 |   0.524 |    2.445 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.067 |   0.591 |    2.512 | 
     | scan_clk_ref_clk_mux_out__L4_I1      | A v -> Y ^   | CLKINVX40M  | 0.214 | 0.141 |   0.731 |    2.652 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v  | SDFFRHQX4M  | 0.137 | 0.399 |   1.131 |    3.051 | 
     | alu/div_30/U31                       | A v -> Y ^   | INVX6M      | 0.386 | 0.247 |   1.377 |    3.298 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v   | INVX8M      | 0.083 | 0.090 |   1.467 |    3.388 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^   | NOR2X4M     | 0.287 | 0.192 |   1.659 |    3.580 | 
     | alu/div_30/FE_RC_58_0                | D ^ -> Y v   | NAND4X4M    | 0.183 | 0.190 |   1.849 |    3.770 | 
     | alu/div_30/FE_RC_57_0                | A v -> Y ^   | NAND3X4M    | 0.148 | 0.132 |   1.981 |    3.902 | 
     | alu/div_30/FE_RC_126_0               | C ^ -> Y v   | NAND3BX4M   | 0.113 | 0.118 |   2.100 |    4.020 | 
     | alu/div_30/FE_RC_125_0               | A v -> Y ^   | NAND2X6M    | 0.230 | 0.158 |   2.258 |    4.178 | 
     | alu/div_30/FE_RC_143_0               | A ^ -> Y ^   | CLKAND2X8M  | 0.075 | 0.200 |   2.458 |    4.378 | 
     | alu/div_30/FE_RC_142_0               | A ^ -> Y v   | INVX2M      | 0.051 | 0.054 |   2.512 |    4.432 | 
     | alu/div_30/FE_RC_137_0               | B v -> Y ^   | NAND2X4M    | 0.094 | 0.077 |   2.589 |    4.509 | 
     | alu/div_30/FE_RC_136_0               | A ^ -> Y v   | INVX2M      | 0.038 | 0.045 |   2.634 |    4.555 | 
     | alu/div_30/FE_RC_130_0               | B v -> Y ^   | NAND2X2M    | 0.125 | 0.089 |   2.723 |    4.644 | 
     | alu/div_30/FE_RC_182_0               | A ^ -> Y v   | INVX2M      | 0.052 | 0.059 |   2.782 |    4.703 | 
     | alu/div_30/FE_RC_181_0               | A v -> Y ^   | NAND2X3M    | 0.132 | 0.092 |   2.875 |    4.795 | 
     | alu/div_30/FE_RC_180_0               | A ^ -> Y v   | NAND2X4M    | 0.062 | 0.066 |   2.941 |    4.862 | 
     | alu/div_30/FE_RC_179_0               | A v -> Y ^   | NAND3X4M    | 0.114 | 0.074 |   3.015 |    4.936 | 
     | alu/div_30/FE_RC_178_0               | A ^ -> Y v   | NAND2X5M    | 0.097 | 0.091 |   3.106 |    5.027 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFHX1M    | 0.126 | 0.424 |   3.530 |    5.451 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFHX1M    | 0.200 | 0.362 |   3.892 |    5.812 | 
     | alu/div_30/FE_RC_234_0               | B v -> Y ^   | NAND3X4M    | 0.191 | 0.173 |   4.065 |    5.986 | 
     | alu/div_30/FE_RC_342_0               | B ^ -> Y v   | NAND2X8M    | 0.189 | 0.134 |   4.199 |    6.120 | 
     | alu/div_30/FE_RC_365_0               | S0 v -> Y ^  | MX2X2M      | 0.258 | 0.349 |   4.548 |    6.468 | 
     | alu/div_30/FE_RC_369_0               | A ^ -> Y v   | CLKNAND2X8M | 0.174 | 0.157 |   4.705 |    6.625 | 
     | alu/div_30/FE_RC_368_0               | A v -> Y ^   | INVX2M      | 0.080 | 0.087 |   4.792 |    6.713 | 
     | alu/div_30/FE_RC_367_0               | B ^ -> Y v   | NAND2BX2M   | 0.113 | 0.091 |   4.883 |    6.803 | 
     | alu/div_30/FE_RC_454_0               | A v -> Y ^   | NAND2X5M    | 0.096 | 0.084 |   4.967 |    6.887 | 
     | alu/div_30/FE_RC_456_0               | A ^ -> Y v   | INVX2M      | 0.061 | 0.066 |   5.033 |    6.953 | 
     | alu/div_30/FE_RC_455_0               | A v -> Y ^   | NAND2X6M    | 0.205 | 0.129 |   5.162 |    7.083 | 
     | alu/div_30/FE_RC_478_0               | A ^ -> Y ^   | AND2X12M    | 0.168 | 0.218 |   5.380 |    7.301 | 
     | alu/div_30/FE_RC_423_0               | B ^ -> Y v   | CLKNAND2X8M | 0.079 | 0.097 |   5.477 |    7.398 | 
     | alu/div_30/FE_RC_421_0               | B0 v -> Y ^  | OAI2B11X4M  | 0.368 | 0.112 |   5.589 |    7.510 | 
     | alu/div_30/FE_RC_447_0               | B ^ -> Y v   | NAND2X3M    | 0.135 | 0.135 |   5.724 |    7.645 | 
     | alu/div_30/FE_RC_446_0               | B0 v -> Y ^  | OAI21X4M    | 0.547 | 0.180 |   5.904 |    7.825 | 
     | alu/div_30/FE_RC_578_0               | C ^ -> Y v   | NAND3X3M    | 0.139 | 0.141 |   6.046 |    7.966 | 
     | alu/div_30/FE_RC_577_0               | A v -> Y ^   | CLKNAND2X4M | 0.080 | 0.080 |   6.125 |    8.046 | 
     | alu/div_30/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.056 | 0.057 |   6.182 |    8.103 | 
     | alu/div_30/FE_RC_575_0               | A v -> Y ^   | NAND2X4M    | 0.078 | 0.060 |   6.242 |    8.163 | 
     | alu/div_30/FE_RC_574_0               | A ^ -> Y v   | NAND2X4M    | 0.178 | 0.130 |   6.372 |    8.293 | 
     | alu/div_30/FE_RC_638_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.146 |   6.518 |    8.439 | 
     | alu/div_30/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.218 | 0.326 |   6.844 |    8.765 | 
     | alu/div_30/FE_RC_642_0               | A v -> Y ^   | INVX2M      | 0.110 | 0.117 |   6.962 |    8.882 | 
     | alu/div_30/FE_RC_641_0               | A ^ -> Y v   | NAND2X4M    | 0.084 | 0.082 |   7.043 |    8.964 | 
     | alu/div_30/FE_RC_680_0               | D v -> Y ^   | NAND4X2M    | 0.162 | 0.126 |   7.169 |    9.090 | 
     | alu/div_30/FE_RC_678_0               | B ^ -> Y v   | NAND3X3M    | 0.194 | 0.165 |   7.334 |    9.255 | 
     | alu/div_30/FE_RC_727_0               | B v -> Y ^   | NAND2X2M    | 0.111 | 0.123 |   7.457 |    9.378 | 
     | alu/div_30/FE_RC_726_0               | A ^ -> Y v   | CLKNAND2X4M | 0.125 | 0.112 |   7.569 |    9.490 | 
     | alu/div_30/FE_RC_738_0               | A v -> Y v   | CLKAND2X12M | 0.105 | 0.177 |   7.746 |    9.667 | 
     | alu/U52                              | C0 v -> Y ^  | AOI222X1M   | 0.576 | 0.467 |   8.213 |   10.134 | 
     | alu/U49                              | B ^ -> Y v   | NAND4X2M    | 0.210 | 0.184 |   8.397 |   10.318 | 
     | alu/\alu_out_reg[1]                  | D v          | SDFFRHQX1M  | 0.210 | 0.000 |   8.397 |   10.318 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -1.921 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.040 |   -1.880 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.083 |   -1.837 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -1.652 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -1.346 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -1.346 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -1.164 | 
     | alu/\alu_out_reg[1]     | CK ^          | SDFFRHQX1M   | 0.069 | 0.002 |   0.759 |   -1.162 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  8.161
= Slack Time                    1.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    1.986 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    2.027 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    2.070 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    2.255 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    2.393 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    2.511 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    2.577 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.214 | 0.141 |   0.731 |    2.718 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    3.438 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.386 | 0.369 |   1.821 |    3.807 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.268 | 0.256 |   2.077 |    4.063 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.171 |   2.248 |    4.235 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.798 |    4.785 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.359 |    5.345 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.920 |    5.907 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   4.484 |    6.470 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   5.046 |    7.033 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.158 | 0.594 |   5.641 |    7.627 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.134 | 0.330 |   5.971 |    7.957 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.082 |   6.053 |    8.039 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.142 | 0.392 |   6.445 |    8.431 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.723 |    8.709 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.145 | 0.415 |   7.138 |    9.124 | 
     | alu/mult_27/FS_1/U21              | A1 v -> Y ^  | OAI21BX1M  | 0.376 | 0.278 |   7.416 |    9.402 | 
     | alu/mult_27/FS_1/U19              | A1 ^ -> Y v  | OAI21X1M   | 0.120 | 0.143 |   7.559 |    9.545 | 
     | alu/mult_27/FS_1/U3               | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.180 |   7.739 |    9.725 | 
     | alu/mult_27/FS_1/U7               | B v -> Y v   | XNOR2X2M   | 0.111 | 0.164 |   7.902 |    9.889 | 
     | alu/U128                          | A0 v -> Y ^  | AOI22X1M   | 0.275 | 0.181 |   8.083 |   10.070 | 
     | alu/U127                          | A ^ -> Y v   | NAND2X2M   | 0.142 | 0.078 |   8.161 |   10.148 | 
     | alu/\alu_out_reg[15]              | D v          | SDFFRQX2M  | 0.142 | 0.000 |   8.161 |   10.148 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -1.986 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.040 |   -1.946 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.083 |   -1.903 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -1.718 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -1.412 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -1.412 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -1.229 | 
     | alu/\alu_out_reg[15]    | CK ^          | SDFFRQX2M    | 0.069 | 0.001 |   0.758 |   -1.228 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  7.974
= Slack Time                    2.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.173 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    2.214 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    2.257 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    2.442 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    2.580 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    2.698 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    2.764 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.214 | 0.141 |   0.731 |    2.905 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    3.625 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.386 | 0.369 |   1.821 |    3.994 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.268 | 0.256 |   2.077 |    4.250 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.171 |   2.248 |    4.421 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.798 |    4.972 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.359 |    5.532 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.920 |    6.094 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   4.484 |    6.657 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   5.046 |    7.220 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.158 | 0.594 |   5.641 |    7.814 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.134 | 0.330 |   5.970 |    8.144 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.082 |   6.053 |    8.226 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.142 | 0.392 |   6.445 |    8.618 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.723 |    8.896 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.145 | 0.415 |   7.138 |    9.311 | 
     | alu/mult_27/FS_1/U21              | A1 v -> Y ^  | OAI21BX1M  | 0.376 | 0.278 |   7.416 |    9.589 | 
     | alu/mult_27/FS_1/U20              | C ^ -> Y v   | XOR3XLM    | 0.176 | 0.278 |   7.693 |    9.866 | 
     | alu/U126                          | A0 v -> Y ^  | AOI22X1M   | 0.277 | 0.198 |   7.891 |   10.064 | 
     | alu/U125                          | A ^ -> Y v   | NAND2X2M   | 0.147 | 0.083 |   7.974 |   10.147 | 
     | alu/\alu_out_reg[14]              | D v          | SDFFRQX2M  | 0.147 | 0.000 |   7.974 |   10.147 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.173 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.040 |   -2.133 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.083 |   -2.090 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -1.905 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -1.599 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -1.599 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -1.416 | 
     | alu/\alu_out_reg[14]    | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -1.415 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  7.565
= Slack Time                    2.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.583 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    2.624 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    2.667 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    2.852 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    2.990 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    3.108 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    3.174 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.214 | 0.141 |   0.731 |    3.315 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    4.035 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.386 | 0.369 |   1.820 |    4.404 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.268 | 0.256 |   2.077 |    4.660 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.171 |   2.248 |    4.832 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.798 |    5.382 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.359 |    5.942 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.920 |    6.504 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   4.484 |    7.067 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   5.046 |    7.630 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.158 | 0.594 |   5.641 |    8.224 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.134 | 0.330 |   5.970 |    8.554 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.082 |   6.053 |    8.636 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.142 | 0.392 |   6.445 |    9.028 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.723 |    9.306 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.145 | 0.415 |   7.138 |    9.721 | 
     | alu/mult_27/FS_1/U22              | A v -> Y v   | XNOR2X1M   | 0.139 | 0.171 |   7.309 |    9.893 | 
     | alu/U92                           | A0 v -> Y ^  | AOI22X1M   | 0.257 | 0.177 |   7.486 |   10.069 | 
     | alu/U91                           | A ^ -> Y v   | NAND2X2M   | 0.145 | 0.079 |   7.565 |   10.148 | 
     | alu/\alu_out_reg[13]              | D v          | SDFFRQX2M  | 0.145 | 0.000 |   7.565 |   10.148 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.583 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -2.543 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -2.500 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -2.315 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -2.009 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -2.009 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -1.826 | 
     | alu/\alu_out_reg[13]    | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -1.824 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  7.221
= Slack Time                    2.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.927 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    2.968 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    3.011 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    3.196 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    3.334 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    3.452 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    3.518 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^   | CLKINVX40M | 0.214 | 0.141 |   0.731 |    3.659 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    4.379 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.386 | 0.369 |   1.821 |    4.748 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.268 | 0.256 |   2.077 |    5.004 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.171 |   2.248 |    5.175 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.798 |    5.726 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.359 |    6.286 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.920 |    6.848 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   4.484 |    7.411 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   5.046 |    7.974 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.158 | 0.594 |   5.641 |    8.568 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.134 | 0.330 |   5.970 |    8.898 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.082 |   6.053 |    8.980 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.142 | 0.392 |   6.445 |    9.372 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.723 |    9.650 | 
     | alu/mult_27/FS_1/U27              | B v -> Y v   | CLKXOR2X2M | 0.114 | 0.254 |   6.977 |    9.905 | 
     | alu/U124                          | A0 v -> Y ^  | AOI22X1M   | 0.254 | 0.168 |   7.146 |   10.073 | 
     | alu/U123                          | A ^ -> Y v   | NAND2X2M   | 0.141 | 0.076 |   7.221 |   10.149 | 
     | alu/\alu_out_reg[12]              | D v          | SDFFRQX2M  | 0.141 | 0.000 |   7.221 |   10.149 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.927 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -2.887 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -2.844 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -2.659 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -2.353 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -2.353 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -2.170 | 
     | alu/\alu_out_reg[12]    | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -2.168 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.242
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  7.116
= Slack Time                    3.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^    |             | 0.000 |       |   0.000 |    3.200 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.041 |   0.040 |    3.240 | 
     | Ref_clk__L2_I0                       | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.043 |   0.083 |    3.283 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^  | AO2B2X4M    | 0.166 | 0.185 |   0.268 |    3.468 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.051 | 0.138 |   0.407 |    3.606 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.065 | 0.118 |   0.524 |    3.724 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.067 |   0.591 |    3.790 | 
     | scan_clk_ref_clk_mux_out__L4_I1      | A v -> Y ^   | CLKINVX40M  | 0.214 | 0.141 |   0.731 |    3.931 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v  | SDFFRHQX4M  | 0.137 | 0.399 |   1.131 |    4.330 | 
     | alu/div_30/U31                       | A v -> Y ^   | INVX6M      | 0.386 | 0.247 |   1.377 |    4.577 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v   | INVX8M      | 0.083 | 0.090 |   1.467 |    4.667 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^   | NOR2X4M     | 0.287 | 0.192 |   1.659 |    4.859 | 
     | alu/div_30/FE_RC_58_0                | D ^ -> Y v   | NAND4X4M    | 0.183 | 0.190 |   1.849 |    5.049 | 
     | alu/div_30/FE_RC_57_0                | A v -> Y ^   | NAND3X4M    | 0.148 | 0.132 |   1.981 |    5.181 | 
     | alu/div_30/FE_RC_126_0               | C ^ -> Y v   | NAND3BX4M   | 0.113 | 0.118 |   2.100 |    5.299 | 
     | alu/div_30/FE_RC_125_0               | A v -> Y ^   | NAND2X6M    | 0.230 | 0.158 |   2.258 |    5.457 | 
     | alu/div_30/FE_RC_143_0               | A ^ -> Y ^   | CLKAND2X8M  | 0.075 | 0.200 |   2.458 |    5.657 | 
     | alu/div_30/FE_RC_142_0               | A ^ -> Y v   | INVX2M      | 0.051 | 0.054 |   2.512 |    5.711 | 
     | alu/div_30/FE_RC_137_0               | B v -> Y ^   | NAND2X4M    | 0.094 | 0.077 |   2.589 |    5.788 | 
     | alu/div_30/FE_RC_136_0               | A ^ -> Y v   | INVX2M      | 0.038 | 0.045 |   2.634 |    5.833 | 
     | alu/div_30/FE_RC_130_0               | B v -> Y ^   | NAND2X2M    | 0.125 | 0.089 |   2.723 |    5.923 | 
     | alu/div_30/FE_RC_182_0               | A ^ -> Y v   | INVX2M      | 0.052 | 0.059 |   2.782 |    5.982 | 
     | alu/div_30/FE_RC_181_0               | A v -> Y ^   | NAND2X3M    | 0.132 | 0.092 |   2.875 |    6.074 | 
     | alu/div_30/FE_RC_180_0               | A ^ -> Y v   | NAND2X4M    | 0.062 | 0.066 |   2.941 |    6.141 | 
     | alu/div_30/FE_RC_179_0               | A v -> Y ^   | NAND3X4M    | 0.114 | 0.074 |   3.015 |    6.215 | 
     | alu/div_30/FE_RC_178_0               | A ^ -> Y v   | NAND2X5M    | 0.097 | 0.091 |   3.106 |    6.306 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFHX1M    | 0.126 | 0.424 |   3.530 |    6.729 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFHX1M    | 0.200 | 0.362 |   3.892 |    7.091 | 
     | alu/div_30/FE_RC_234_0               | B v -> Y ^   | NAND3X4M    | 0.191 | 0.173 |   4.065 |    7.265 | 
     | alu/div_30/FE_RC_342_0               | B ^ -> Y v   | NAND2X8M    | 0.189 | 0.134 |   4.199 |    7.399 | 
     | alu/div_30/FE_RC_365_0               | S0 v -> Y ^  | MX2X2M      | 0.258 | 0.349 |   4.548 |    7.747 | 
     | alu/div_30/FE_RC_369_0               | A ^ -> Y v   | CLKNAND2X8M | 0.174 | 0.157 |   4.705 |    7.904 | 
     | alu/div_30/FE_RC_368_0               | A v -> Y ^   | INVX2M      | 0.080 | 0.087 |   4.792 |    7.991 | 
     | alu/div_30/FE_RC_367_0               | B ^ -> Y v   | NAND2BX2M   | 0.113 | 0.091 |   4.883 |    8.082 | 
     | alu/div_30/FE_RC_454_0               | A v -> Y ^   | NAND2X5M    | 0.096 | 0.084 |   4.967 |    8.166 | 
     | alu/div_30/FE_RC_456_0               | A ^ -> Y v   | INVX2M      | 0.061 | 0.066 |   5.033 |    8.232 | 
     | alu/div_30/FE_RC_455_0               | A v -> Y ^   | NAND2X6M    | 0.205 | 0.129 |   5.162 |    8.362 | 
     | alu/div_30/FE_RC_478_0               | A ^ -> Y ^   | AND2X12M    | 0.168 | 0.218 |   5.380 |    8.580 | 
     | alu/div_30/U44                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.224 | 0.340 |   5.721 |    8.920 | 
     | alu/div_30/FE_RC_506_0               | A v -> Y ^   | INVX2M      | 0.112 | 0.119 |   5.840 |    9.039 | 
     | alu/div_30/FE_RC_505_0               | A ^ -> Y v   | NAND2X4M    | 0.117 | 0.103 |   5.943 |    9.142 | 
     | alu/div_30/FE_RC_510_0               | A v -> Y ^   | CLKNAND2X4M | 0.102 | 0.095 |   6.038 |    9.237 | 
     | alu/div_30/FE_RC_577_0               | B ^ -> Y v   | CLKNAND2X4M | 0.101 | 0.100 |   6.137 |    9.337 | 
     | alu/div_30/FE_RC_576_0               | A v -> Y ^   | NAND2X4M    | 0.079 | 0.073 |   6.211 |    9.410 | 
     | alu/div_30/FE_RC_575_0               | A ^ -> Y v   | NAND2X4M    | 0.055 | 0.056 |   6.267 |    9.466 | 
     | alu/div_30/FE_RC_574_0               | A v -> Y ^   | NAND2X4M    | 0.241 | 0.152 |   6.419 |    9.618 | 
     | alu/div_30/FE_RC_638_0               | A ^ -> Y v   | INVX4M      | 0.102 | 0.109 |   6.527 |    9.727 | 
     | alu/U106                             | B0 v -> Y ^  | AOI222X1M   | 0.515 | 0.386 |   6.913 |   10.113 | 
     | alu/U103                             | B ^ -> Y v   | NAND4X2M    | 0.214 | 0.203 |   7.116 |   10.316 | 
     | alu/\alu_out_reg[2]                  | D v          | SDFFRHQX1M  | 0.214 | 0.000 |   7.116 |   10.316 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.200 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -3.159 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -3.116 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -2.931 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -2.625 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -2.625 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -2.443 | 
     | alu/\alu_out_reg[2]     | CK ^          | SDFFRHQX1M   | 0.069 | 0.001 |   0.758 |   -2.442 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  6.889
= Slack Time                    3.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.258 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |    3.299 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |    3.342 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    3.526 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    3.665 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    3.782 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |    3.849 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   0.731 |    3.989 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    4.710 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.386 | 0.369 |   1.821 |    5.079 | 
     | alu/mult_27/U108                  | B v -> Y ^  | NOR2X1M    | 0.268 | 0.256 |   2.077 |    5.335 | 
     | alu/mult_27/U4                    | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.171 |   2.248 |    5.506 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.550 |   2.798 |    6.056 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   3.359 |    6.617 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.920 |    7.178 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   4.484 |    7.742 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   5.046 |    8.304 | 
     | alu/mult_27/S4_2                  | B ^ -> S v  | ADDFX2M    | 0.158 | 0.594 |   5.641 |    8.899 | 
     | alu/mult_27/U11                   | B v -> Y ^  | CLKXOR2X2M | 0.134 | 0.330 |   5.970 |    9.229 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v  | NAND2X2M   | 0.079 | 0.082 |   6.053 |    9.311 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v | OA21X1M    | 0.142 | 0.392 |   6.445 |    9.703 | 
     | alu/mult_27/FS_1/U15              | A v -> Y v  | XNOR2X1M   | 0.161 | 0.182 |   6.627 |    9.885 | 
     | alu/U90                           | A0 v -> Y ^ | AOI22X1M   | 0.252 | 0.179 |   6.806 |   10.064 | 
     | alu/U89                           | A ^ -> Y v  | NAND2X2M   | 0.150 | 0.082 |   6.889 |   10.147 | 
     | alu/\alu_out_reg[11]              | D v         | SDFFRQX2M  | 0.150 | 0.000 |   6.889 |   10.147 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.258 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -3.218 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -3.175 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -2.990 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -2.683 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -2.683 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -2.501 | 
     | alu/\alu_out_reg[11]    | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -2.499 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  6.741
= Slack Time                    3.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.407 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.040 |    3.447 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.083 |    3.490 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    3.675 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    3.813 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    3.931 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |    3.998 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   0.731 |    4.138 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    4.858 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.386 | 0.369 |   1.820 |    5.227 | 
     | alu/mult_27/U107                  | B v -> Y ^  | NOR2X1M    | 0.277 | 0.263 |   2.083 |    5.490 | 
     | alu/mult_27/U5                    | B ^ -> Y ^  | AND2X2M    | 0.079 | 0.171 |   2.254 |    5.661 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.553 |   2.807 |    6.214 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.565 |   3.372 |    6.779 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.935 |    7.342 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.497 |    7.904 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   5.061 |    8.467 | 
     | alu/mult_27/S4_3                  | B ^ -> S v  | ADDFX2M    | 0.160 | 0.597 |   5.658 |    9.064 | 
     | alu/mult_27/U13                   | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.271 |   5.929 |    9.336 | 
     | alu/mult_27/FS_1/U33              | B v -> Y ^  | NOR2X1M    | 0.194 | 0.160 |   6.089 |    9.496 | 
     | alu/mult_27/FS_1/U18              | AN ^ -> Y ^ | NAND2BX1M  | 0.129 | 0.172 |   6.261 |    9.668 | 
     | alu/mult_27/FS_1/U17              | A ^ -> Y v  | CLKXOR2X2M | 0.107 | 0.235 |   6.496 |    9.903 | 
     | alu/U122                          | A0 v -> Y ^ | AOI22X1M   | 0.255 | 0.168 |   6.664 |   10.071 | 
     | alu/U121                          | A ^ -> Y v  | NAND2X2M   | 0.143 | 0.077 |   6.741 |   10.148 | 
     | alu/\alu_out_reg[10]              | D v         | SDFFRQX2M  | 0.143 | 0.000 |   6.741 |   10.148 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.407 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -3.366 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -3.323 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -3.138 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -2.832 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -2.832 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -2.650 | 
     | alu/\alu_out_reg[10]    | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -2.648 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.133
- Arrival Time                  6.544
= Slack Time                    3.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.589 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.040 |    3.630 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.083 |    3.673 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    3.858 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    3.996 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    4.114 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |    4.180 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   0.731 |    4.321 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    5.041 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.386 | 0.369 |   1.820 |    5.410 | 
     | alu/mult_27/U109                  | B v -> Y ^  | NOR2X1M    | 0.259 | 0.252 |   2.072 |    5.662 | 
     | alu/mult_27/U2                    | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.170 |   2.242 |    5.832 | 
     | alu/mult_27/S2_2_1                | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.789 |    6.378 | 
     | alu/mult_27/S2_3_1                | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.556 |   3.345 |    6.934 | 
     | alu/mult_27/S2_4_1                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.905 |    7.495 | 
     | alu/mult_27/S2_5_1                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   4.468 |    8.058 | 
     | alu/mult_27/S2_6_1                | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.565 |   5.034 |    8.623 | 
     | alu/mult_27/S4_1                  | B ^ -> S v  | ADDFX2M    | 0.162 | 0.601 |   5.634 |    9.224 | 
     | alu/mult_27/U24                   | A v -> Y ^  | INVX2M     | 0.076 | 0.082 |   5.717 |    9.306 | 
     | alu/mult_27/U23                   | B ^ -> Y v  | XNOR2X2M   | 0.117 | 0.103 |   5.819 |    9.408 | 
     | alu/mult_27/FS_1/U4               | A v -> Y ^  | INVX2M     | 0.078 | 0.081 |   5.900 |    9.489 | 
     | alu/mult_27/FS_1/U8               | A ^ -> Y v  | INVX2M     | 0.055 | 0.057 |   5.957 |    9.547 | 
     | alu/U134                          | A0 v -> Y ^ | AOI221XLM  | 0.617 | 0.413 |   6.370 |    9.959 | 
     | alu/U133                          | C0 ^ -> Y v | OAI2B11X2M | 0.215 | 0.174 |   6.544 |   10.133 | 
     | alu/\alu_out_reg[8]               | D v         | SDFFRQX1M  | 0.215 | 0.000 |   6.544 |   10.133 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.589 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -3.549 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -3.506 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -3.321 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -3.015 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -3.015 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -2.832 | 
     | alu/\alu_out_reg[8]     | CK ^          | SDFFRQX1M    | 0.069 | 0.001 |   0.758 |   -2.831 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.146
- Arrival Time                  6.358
= Slack Time                    3.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.789 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |    3.829 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |    3.872 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    4.057 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    4.196 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    4.313 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |    4.380 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   0.731 |    4.520 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    5.241 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.386 | 0.369 |   1.821 |    5.609 | 
     | alu/mult_27/U108                  | B v -> Y ^  | NOR2X1M    | 0.268 | 0.256 |   2.077 |    5.865 | 
     | alu/mult_27/U4                    | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.171 |   2.248 |    6.037 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.550 |   2.798 |    6.587 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   3.359 |    7.147 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.920 |    7.709 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   4.484 |    8.273 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   5.046 |    8.835 | 
     | alu/mult_27/S4_2                  | B ^ -> S v  | ADDFX2M    | 0.158 | 0.594 |   5.641 |    9.430 | 
     | alu/mult_27/U11                   | B v -> Y v  | CLKXOR2X2M | 0.150 | 0.296 |   5.937 |    9.726 | 
     | alu/mult_27/FS_1/U5               | A v -> Y v  | XNOR2X2M   | 0.132 | 0.162 |   6.099 |    9.888 | 
     | alu/U120                          | A0 v -> Y ^ | AOI22X1M   | 0.259 | 0.176 |   6.275 |   10.064 | 
     | alu/U119                          | A ^ -> Y v  | NAND2X2M   | 0.149 | 0.082 |   6.358 |   10.146 | 
     | alu/\alu_out_reg[9]               | D v         | SDFFRQX2M  | 0.149 | 0.000 |   6.358 |   10.146 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.789 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -3.748 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -3.705 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -3.521 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -3.214 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -3.214 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -3.032 | 
     | alu/\alu_out_reg[9]     | CK ^          | SDFFRQX2M    | 0.069 | 0.001 |   0.758 |   -3.031 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.135
- Arrival Time                  6.306
= Slack Time                    3.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.829 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |    3.869 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |    3.912 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    4.097 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    4.235 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    4.353 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |    4.420 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   0.731 |    4.560 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    5.281 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.386 | 0.369 |   1.821 |    5.649 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M    | 0.271 | 0.260 |   2.081 |    5.909 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.172 |   2.253 |    6.082 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.801 |    6.630 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.564 |   3.365 |    7.194 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   3.928 |    7.756 | 
     | alu/mult_27/S1_5_0                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   4.487 |    8.316 | 
     | alu/mult_27/S1_6_0                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   5.046 |    8.875 | 
     | alu/mult_27/S4_0                  | B ^ -> S v  | ADDFX2M    | 0.140 | 0.568 |   5.615 |    9.444 | 
     | alu/mult_27/FS_1/U14              | A v -> Y v  | BUFX2M     | 0.054 | 0.157 |   5.772 |    9.600 | 
     | alu/U131                          | A0 v -> Y ^ | AOI222X1M  | 0.626 | 0.335 |   6.106 |    9.935 | 
     | alu/U129                          | D ^ -> Y v  | NAND4BX1M  | 0.207 | 0.200 |   6.306 |   10.134 | 
     | alu/\alu_out_reg[7]               | D v         | SDFFRQX2M  | 0.207 | 0.000 |   6.306 |   10.135 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -3.829 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -3.788 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -3.745 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -3.560 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -3.254 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -3.254 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -3.072 | 
     | alu/\alu_out_reg[7]     | CK ^          | SDFFRQX2M    | 0.069 | 0.001 |   0.758 |   -3.070 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.757
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.138
- Arrival Time                  5.857
= Slack Time                    4.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^    |             | 0.000 |       |   0.000 |    4.281 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.041 |   0.040 |    4.321 | 
     | Ref_clk__L2_I0                       | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.043 |   0.083 |    4.364 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^  | AO2B2X4M    | 0.166 | 0.185 |   0.268 |    4.549 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.051 | 0.138 |   0.407 |    4.687 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^   | CLKBUFX40M  | 0.065 | 0.118 |   0.524 |    4.805 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.067 |   0.591 |    4.871 | 
     | scan_clk_ref_clk_mux_out__L4_I1      | A v -> Y ^   | CLKINVX40M  | 0.214 | 0.141 |   0.731 |    5.012 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v  | SDFFRHQX4M  | 0.137 | 0.399 |   1.131 |    5.411 | 
     | alu/div_30/U31                       | A v -> Y ^   | INVX6M      | 0.386 | 0.247 |   1.378 |    5.658 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v   | INVX8M      | 0.083 | 0.090 |   1.467 |    5.748 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^   | NOR2X4M     | 0.287 | 0.192 |   1.659 |    5.940 | 
     | alu/div_30/FE_RC_52_0                | A ^ -> Y ^   | AND4X4M     | 0.085 | 0.195 |   1.855 |    6.135 | 
     | alu/div_30/FE_RC_51_0                | C ^ -> Y v   | NAND3X4M    | 0.169 | 0.143 |   1.998 |    6.278 | 
     | alu/div_30/FE_RC_126_0               | B v -> Y ^   | NAND3BX4M   | 0.122 | 0.120 |   2.118 |    6.399 | 
     | alu/div_30/FE_RC_125_0               | A ^ -> Y v   | NAND2X6M    | 0.163 | 0.132 |   2.250 |    6.531 | 
     | alu/div_30/FE_RC_143_0               | A v -> Y v   | CLKAND2X8M  | 0.063 | 0.167 |   2.417 |    6.698 | 
     | alu/div_30/FE_RC_142_0               | A v -> Y ^   | INVX2M      | 0.097 | 0.078 |   2.495 |    6.776 | 
     | alu/div_30/FE_RC_137_0               | B ^ -> Y v   | NAND2X4M    | 0.067 | 0.073 |   2.568 |    6.849 | 
     | alu/div_30/FE_RC_136_0               | A v -> Y ^   | INVX2M      | 0.058 | 0.056 |   2.624 |    6.905 | 
     | alu/div_30/FE_RC_130_0               | B ^ -> Y v   | NAND2X2M    | 0.095 | 0.081 |   2.705 |    6.986 | 
     | alu/div_30/FE_RC_182_0               | A v -> Y ^   | INVX2M      | 0.076 | 0.075 |   2.780 |    7.061 | 
     | alu/div_30/FE_RC_181_0               | A ^ -> Y v   | NAND2X3M    | 0.111 | 0.090 |   2.871 |    7.151 | 
     | alu/div_30/FE_RC_180_0               | A v -> Y ^   | NAND2X4M    | 0.077 | 0.075 |   2.946 |    7.226 | 
     | alu/div_30/FE_RC_179_0               | A ^ -> Y v   | NAND3X4M    | 0.105 | 0.079 |   3.025 |    7.306 | 
     | alu/div_30/FE_RC_178_0               | A v -> Y ^   | NAND2X5M    | 0.145 | 0.109 |   3.134 |    7.415 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_1 | A ^ -> CO ^  | ADDFHX1M    | 0.125 | 0.410 |   3.544 |    7.825 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_2 | CI ^ -> CO ^ | ADDFHX1M    | 0.258 | 0.294 |   3.838 |    8.119 | 
     | alu/div_30/FE_RC_234_0               | B ^ -> Y v   | NAND3X4M    | 0.194 | 0.178 |   4.016 |    8.297 | 
     | alu/div_30/FE_RC_342_0               | B v -> Y ^   | NAND2X8M    | 0.262 | 0.177 |   4.193 |    8.474 | 
     | alu/div_30/FE_RC_365_0               | S0 ^ -> Y v  | MX2X2M      | 0.172 | 0.329 |   4.522 |    8.802 | 
     | alu/div_30/FE_RC_369_0               | A v -> Y ^   | CLKNAND2X8M | 0.117 | 0.113 |   4.635 |    8.915 | 
     | alu/div_30/FE_RC_368_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.052 |   4.687 |    8.967 | 
     | alu/div_30/FE_RC_367_0               | B v -> Y ^   | NAND2BX2M   | 0.132 | 0.094 |   4.780 |    9.061 | 
     | alu/div_30/FE_RC_454_0               | A ^ -> Y v   | NAND2X5M    | 0.069 | 0.073 |   4.853 |    9.133 | 
     | alu/div_30/FE_RC_456_0               | A v -> Y ^   | INVX2M      | 0.118 | 0.091 |   4.944 |    9.225 | 
     | alu/div_30/FE_RC_455_0               | A ^ -> Y v   | NAND2X6M    | 0.167 | 0.120 |   5.064 |    9.345 | 
     | alu/div_30/FE_RC_478_0               | A v -> Y v   | AND2X12M    | 0.101 | 0.212 |   5.276 |    9.557 | 
     | alu/U110                             | B0 v -> Y ^  | AOI222X1M   | 0.534 | 0.404 |   5.680 |    9.961 | 
     | alu/U107                             | B ^ -> Y v   | NAND4X2M    | 0.184 | 0.177 |   5.857 |   10.138 | 
     | alu/\alu_out_reg[3]                  | D v          | SDFFRQX2M   | 0.184 | 0.000 |   5.857 |   10.138 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -4.281 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -4.240 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -4.197 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -4.012 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -3.706 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -3.706 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -3.524 | 
     | alu/\alu_out_reg[3]     | CK ^          | SDFFRQX2M    | 0.069 | 0.000 |   0.757 |   -3.524 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.141
- Arrival Time                  5.705
= Slack Time                    4.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    4.436 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.040 |    4.476 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.083 |    4.519 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    4.704 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    4.842 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    4.960 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |    5.027 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   0.731 |    5.167 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    5.888 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.386 | 0.369 |   1.820 |    6.256 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M    | 0.271 | 0.260 |   2.081 |    6.516 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.172 |   2.253 |    6.689 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.801 |    7.236 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.564 |   3.365 |    7.801 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   3.927 |    8.363 | 
     | alu/mult_27/S1_5_0                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   4.487 |    8.923 | 
     | alu/mult_27/S1_6_0                | B ^ -> S v  | ADDFX2M    | 0.140 | 0.568 |   5.055 |    9.491 | 
     | alu/mult_27/FS_1/U13              | A v -> Y v  | BUFX2M     | 0.054 | 0.157 |   5.211 |    9.647 | 
     | alu/U56                           | A0 v -> Y ^ | AOI222X1M  | 0.607 | 0.324 |   5.535 |    9.971 | 
     | alu/U53                           | B ^ -> Y v  | NAND4X2M   | 0.180 | 0.169 |   5.705 |   10.141 | 
     | alu/\alu_out_reg[6]               | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.705 |   10.141 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -4.436 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -4.395 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -4.352 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -4.167 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -3.861 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -3.861 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -3.679 | 
     | alu/\alu_out_reg[6]     | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -3.677 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.142
- Arrival Time                  5.101
= Slack Time                    5.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    5.042 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.040 |    5.082 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.083 |    5.125 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    5.310 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    5.448 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    5.566 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |    5.633 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   0.731 |    5.773 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.568 | 0.720 |   1.452 |    6.493 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.386 | 0.369 |   1.820 |    6.862 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M    | 0.271 | 0.260 |   2.081 |    7.122 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.172 |   2.253 |    7.295 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.801 |    7.842 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.564 |   3.365 |    8.407 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   3.927 |    8.969 | 
     | alu/mult_27/S1_5_0                | B ^ -> S v  | ADDFX2M    | 0.138 | 0.566 |   4.493 |    9.535 | 
     | alu/mult_27/FS_1/U12              | A v -> Y v  | BUFX2M     | 0.051 | 0.154 |   4.647 |    9.689 | 
     | alu/U118                          | A0 v -> Y ^ | AOI222X1M  | 0.546 | 0.289 |   4.936 |    9.978 | 
     | alu/U115                          | B ^ -> Y v  | NAND4X2M   | 0.172 | 0.165 |   5.101 |   10.142 | 
     | alu/\alu_out_reg[5]               | D v         | SDFFRQX2M  | 0.172 | 0.000 |   5.101 |   10.142 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -5.042 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -5.001 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -4.958 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -4.773 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -4.467 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -4.467 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -4.285 | 
     | alu/\alu_out_reg[5]     | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -4.283 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.759
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.142
- Arrival Time                  4.786
= Slack Time                    5.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.355 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    5.396 | 
     | Ref_clk__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    5.439 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    5.624 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    5.762 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    5.880 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    5.946 | 
     | scan_clk_ref_clk_mux_out__L4_I1      | A v -> Y ^   | CLKINVX40M | 0.214 | 0.141 |   0.731 |    6.087 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v  | SDFFRHQX4M | 0.137 | 0.399 |   1.131 |    6.486 | 
     | alu/div_30/U31                       | A v -> Y ^   | INVX6M     | 0.386 | 0.247 |   1.378 |    6.733 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v   | INVX8M     | 0.083 | 0.090 |   1.467 |    6.823 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^   | NOR2X4M    | 0.287 | 0.192 |   1.659 |    7.015 | 
     | alu/div_30/FE_RC_58_0                | D ^ -> Y v   | NAND4X4M   | 0.183 | 0.190 |   1.849 |    7.205 | 
     | alu/div_30/FE_RC_57_0                | A v -> Y ^   | NAND3X4M   | 0.148 | 0.132 |   1.981 |    7.337 | 
     | alu/div_30/FE_RC_126_0               | C ^ -> Y v   | NAND3BX4M  | 0.113 | 0.118 |   2.100 |    7.455 | 
     | alu/div_30/FE_RC_125_0               | A v -> Y ^   | NAND2X6M   | 0.230 | 0.158 |   2.258 |    7.613 | 
     | alu/div_30/FE_RC_143_0               | A ^ -> Y ^   | CLKAND2X8M | 0.075 | 0.200 |   2.458 |    7.813 | 
     | alu/div_30/FE_RC_142_0               | A ^ -> Y v   | INVX2M     | 0.051 | 0.054 |   2.512 |    7.867 | 
     | alu/div_30/FE_RC_137_0               | B v -> Y ^   | NAND2X4M   | 0.094 | 0.077 |   2.589 |    7.944 | 
     | alu/div_30/FE_RC_136_0               | A ^ -> Y v   | INVX2M     | 0.038 | 0.045 |   2.634 |    7.989 | 
     | alu/div_30/FE_RC_130_0               | B v -> Y ^   | NAND2X2M   | 0.125 | 0.089 |   2.723 |    8.079 | 
     | alu/div_30/FE_RC_182_0               | A ^ -> Y v   | INVX2M     | 0.052 | 0.059 |   2.782 |    8.138 | 
     | alu/div_30/FE_RC_181_0               | A v -> Y ^   | NAND2X3M   | 0.132 | 0.092 |   2.875 |    8.230 | 
     | alu/div_30/FE_RC_180_0               | A ^ -> Y v   | NAND2X4M   | 0.062 | 0.066 |   2.941 |    8.296 | 
     | alu/div_30/FE_RC_179_0               | A v -> Y ^   | NAND3X4M   | 0.114 | 0.074 |   3.015 |    8.371 | 
     | alu/div_30/FE_RC_178_0               | A ^ -> Y v   | NAND2X5M   | 0.097 | 0.091 |   3.106 |    8.462 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFHX1M   | 0.126 | 0.424 |   3.530 |    8.885 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFHX1M   | 0.200 | 0.362 |   3.892 |    9.247 | 
     | alu/div_30/FE_RC_234_0               | B v -> Y ^   | NAND3X4M   | 0.191 | 0.173 |   4.065 |    9.420 | 
     | alu/div_30/FE_RC_342_0               | B ^ -> Y v   | NAND2X8M   | 0.189 | 0.134 |   4.199 |    9.555 | 
     | alu/U114                             | B0 v -> Y ^  | AOI222X1M  | 0.544 | 0.420 |   4.619 |    9.975 | 
     | alu/U111                             | B ^ -> Y v   | NAND4X2M   | 0.175 | 0.167 |   4.786 |   10.142 | 
     | alu/\alu_out_reg[4]                  | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.786 |   10.142 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |              |       |       |  Time   |   Time   | 
     |-------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                         | Ref_clk ^     |              | 0.000 |       |   0.000 |   -5.355 | 
     | Ref_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M   | 0.041 | 0.041 |   0.041 |   -5.315 | 
     | Ref_clk__L2_I0          | A v -> Y ^    | CLKINVX40M   | 0.024 | 0.043 |   0.084 |   -5.272 | 
     | scan_clk_ref_clk_mux/U1 | A0 ^ -> Y ^   | AO2B2X4M     | 0.166 | 0.185 |   0.268 |   -5.087 | 
     | clock_gating_cell/dut0  | CK ^ -> ECK ^ | TLATNCAX3M   | 0.321 | 0.306 |   0.575 |   -4.781 | 
     | clock_gating_cell       | gated_clk ^   | clock_gating |       |       |   0.575 |   -4.781 | 
     | gated_clk__L1_I0        | A ^ -> Y ^    | CLKBUFX40M   | 0.069 | 0.182 |   0.757 |   -4.598 | 
     | alu/\alu_out_reg[4]     | CK ^          | SDFFRQX2M    | 0.069 | 0.002 |   0.759 |   -4.596 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/out_valid_reg/CK 
Endpoint:   alu/out_valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.612
- Arrival Time                  4.041
= Slack Time                    5.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.571 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.399 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.355 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.108 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.769 | 
     | FE_OFC4_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.995 | 0.701 |   3.899 |    9.470 | 
     | alu/out_valid_reg              | RN ^        | SDFFRQX2M | 1.117 | 0.142 |   4.041 |    9.612 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.571 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.569 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.388 | 
     | alu/out_valid_reg      | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.387 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.185
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.615
- Arrival Time                  3.975
= Slack Time                    5.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.640 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.469 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.425 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.177 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.839 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.550 | 
     | alu/\alu_out_reg[12]           | RN ^        | SDFFRQX2M | 1.064 | 0.066 |   3.975 |    9.615 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.640 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.639 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.458 | 
     | alu/\alu_out_reg[12]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.185 |   -5.456 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.185
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.615
- Arrival Time                  3.975
= Slack Time                    5.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.640 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.469 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.425 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.177 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.839 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.550 | 
     | alu/\alu_out_reg[13]           | RN ^        | SDFFRQX2M | 1.064 | 0.066 |   3.975 |    9.615 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.640 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.639 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.458 | 
     | alu/\alu_out_reg[13]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.185 |   -5.456 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.615
- Arrival Time                  3.969
= Slack Time                    5.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.646 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.475 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.431 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.183 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.845 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.556 | 
     | alu/\alu_out_reg[15]           | RN ^        | SDFFRQX2M | 1.056 | 0.060 |   3.969 |    9.615 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.646 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.645 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.464 | 
     | alu/\alu_out_reg[15]   | CK ^        | SDFFRQX2M    | 0.069 | 0.001 |   0.184 |   -5.463 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.616
- Arrival Time                  3.960
= Slack Time                    5.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.656 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.485 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.441 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.193 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.854 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.565 | 
     | alu/\alu_out_reg[14]           | RN ^        | SDFFRQX2M | 1.044 | 0.051 |   3.960 |    9.616 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.656 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.655 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.474 | 
     | alu/\alu_out_reg[14]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.472 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.956
= Slack Time                    5.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.661 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.490 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.445 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.198 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.859 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.570 | 
     | alu/\alu_out_reg[5]            | RN ^        | SDFFRQX2M | 1.038 | 0.047 |   3.956 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.661 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.659 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.478 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.956
= Slack Time                    5.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.661 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.490 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.445 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.198 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.859 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.570 | 
     | alu/\alu_out_reg[10]           | RN ^        | SDFFRQX2M | 1.037 | 0.047 |   3.956 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.661 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.659 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.478 | 
     | alu/\alu_out_reg[10]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.477 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.956
= Slack Time                    5.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.661 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.490 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.445 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.198 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.859 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.570 | 
     | alu/\alu_out_reg[11]           | RN ^        | SDFFRQX2M | 1.037 | 0.047 |   3.956 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.661 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.660 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.478 | 
     | alu/\alu_out_reg[11]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.611
- Arrival Time                  3.938
= Slack Time                    5.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.673 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.502 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.458 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.210 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.871 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.582 | 
     | alu/\alu_out_reg[8]            | RN ^        | SDFFRQX1M | 1.005 | 0.029 |   3.938 |    9.611 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.673 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.672 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.491 | 
     | alu/\alu_out_reg[8]    | CK ^        | SDFFRQX1M    | 0.069 | 0.001 |   0.184 |   -5.489 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.182
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.941
= Slack Time                    5.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.675 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.504 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.460 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.212 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.873 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.585 | 
     | alu/\alu_out_reg[3]            | RN ^        | SDFFRQX2M | 1.011 | 0.032 |   3.941 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.675 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.674 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.493 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.069 | 0.000 |   0.182 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.619
- Arrival Time                  3.942
= Slack Time                    5.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.677 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.506 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.462 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.214 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.875 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.587 | 
     | alu/\alu_out_reg[6]            | RN ^        | SDFFRQX2M | 1.011 | 0.032 |   3.942 |    9.619 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.677 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.676 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.495 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.185
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.619
- Arrival Time                  3.942
= Slack Time                    5.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.677 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.506 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.462 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.214 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.875 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.587 | 
     | alu/\alu_out_reg[4]            | RN ^        | SDFFRQX2M | 1.011 | 0.032 |   3.942 |    9.619 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.677 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.676 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.495 | 
     | alu/\alu_out_reg[4]    | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.185 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.618
- Arrival Time                  3.938
= Slack Time                    5.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.681 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.509 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.465 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.217 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.879 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.590 | 
     | alu/\alu_out_reg[7]            | RN ^        | SDFFRQX2M | 1.005 | 0.029 |   3.938 |    9.618 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.681 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.679 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.498 | 
     | alu/\alu_out_reg[7]    | CK ^        | SDFFRQX2M    | 0.069 | 0.001 |   0.184 |   -5.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.618
- Arrival Time                  3.938
= Slack Time                    5.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.681 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.510 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.465 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.218 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.879 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.590 | 
     | alu/\alu_out_reg[9]            | RN ^        | SDFFRQX2M | 1.005 | 0.028 |   3.938 |    9.618 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.681 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.679 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.498 | 
     | alu/\alu_out_reg[9]    | CK ^        | SDFFRQX2M    | 0.069 | 0.001 |   0.184 |   -5.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.045
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.938
- Arrival Time                  4.034
= Slack Time                    5.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.904 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.154 | 0.829 |   0.829 |    6.733 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.281 | 0.956 |   1.785 |    7.689 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.029 | 0.752 |   2.537 |    8.441 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.728 | 0.661 |   3.198 |    9.103 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 0.995 | 0.726 |   3.924 |    9.829 | 
     | alu/\alu_out_reg[2]            | RN ^        | SDFFRHQX1M | 1.071 | 0.109 |   4.034 |    9.938 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.904 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.903 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.722 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.069 | 0.001 |   0.183 |   -5.721 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.045
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.939
- Arrival Time                  4.034
= Slack Time                    5.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.905 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.154 | 0.829 |   0.829 |    6.734 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.281 | 0.956 |   1.785 |    7.689 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.029 | 0.752 |   2.537 |    8.442 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.728 | 0.661 |   3.198 |    9.103 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 0.995 | 0.726 |   3.924 |    9.829 | 
     | alu/\alu_out_reg[1]            | RN ^        | SDFFRHQX1M | 1.071 | 0.109 |   4.034 |    9.939 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.905 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.904 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.723 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.069 | 0.002 |   0.184 |   -5.721 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin register_file/\reg_file_reg[3][5] /CK 
Endpoint:   register_file/\reg_file_reg[3][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.752
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  4.149
= Slack Time                    5.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.999 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    6.039 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    6.082 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.267 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.405 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.523 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.590 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.710 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.348 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.546 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.770 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.929 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.186 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.526 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.881 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.413 | 
     | register_file/U40                 | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.395 |   3.810 |    9.809 | 
     | register_file/U128                | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.339 |   4.149 |   10.147 | 
     | register_file/\reg_file_reg[3][5] | D v          | SDFFSQX2M  | 0.165 | 0.000 |   4.149 |   10.148 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -5.999 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.958 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.915 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.730 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.592 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.475 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.408 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.288 | 
     | register_file/\reg_file_reg[3][5] | CK ^        | SDFFSQX2M  | 0.234 | 0.041 |   0.752 |   -5.247 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin register_file/\reg_file_reg[5][5] /CK 
Endpoint:   register_file/\reg_file_reg[5][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.170
- Arrival Time                  4.167
= Slack Time                    6.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.003 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.044 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.087 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.272 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.410 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.527 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.594 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.714 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.352 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.550 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.775 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.933 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.188 |    8.191 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.531 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.885 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.418 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.411 |   3.825 |    9.828 | 
     | register_file/U88                 | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.341 |   4.166 |   10.170 | 
     | register_file/\reg_file_reg[5][5] | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.167 |   10.170 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.003 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.963 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.920 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.735 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.596 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.479 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.412 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.292 | 
     | register_file/\reg_file_reg[5][5] | CK ^        | SDFFRQX2M  | 0.235 | 0.045 |   0.756 |   -5.247 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin register_file/\reg_file_reg[5][1] /CK 
Endpoint:   register_file/\reg_file_reg[5][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.752
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.167
- Arrival Time                  4.160
= Slack Time                    6.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.007 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.048 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.091 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.276 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.414 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.532 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.598 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.719 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.357 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.555 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.779 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.937 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.195 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.535 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.889 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.422 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.411 |   3.825 |    9.832 | 
     | register_file/U84                 | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.335 |   4.160 |   10.167 | 
     | register_file/\reg_file_reg[5][1] | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.160 |   10.167 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.007 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.967 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.924 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.739 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.601 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.483 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.417 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.296 | 
     | register_file/\reg_file_reg[5][1] | CK ^        | SDFFRQX2M  | 0.234 | 0.040 |   0.752 |   -5.256 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.038
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.946
- Arrival Time                  3.939
= Slack Time                    6.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    6.008 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.154 | 0.829 |   0.829 |    6.836 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.281 | 0.956 |   1.785 |    7.792 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.029 | 0.752 |   2.537 |    8.545 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.728 | 0.661 |   3.198 |    9.206 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 0.995 | 0.726 |   3.924 |    9.932 | 
     | alu/\alu_out_reg[0]            | RN ^        | SDFFRHQX1M | 0.997 | 0.014 |   3.939 |    9.946 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -6.008 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -6.006 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.825 | 
     | alu/\alu_out_reg[0]    | CK ^        | SDFFRHQX1M   | 0.069 | 0.002 |   0.184 |   -5.824 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin register_file/\reg_file_reg[5][6] /CK 
Endpoint:   register_file/\reg_file_reg[5][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.172
- Arrival Time                  4.162
= Slack Time                    6.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.010 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.051 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.094 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.279 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.417 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.534 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.601 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.721 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.359 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.557 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.782 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.940 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.198 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.538 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.892 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.424 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.411 |   3.825 |    9.835 | 
     | register_file/U89                 | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.337 |   4.162 |   10.172 | 
     | register_file/\reg_file_reg[5][6] | D v          | SDFFRQX2M  | 0.147 | 0.000 |   4.162 |   10.172 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.010 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.970 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.927 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.742 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.603 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.486 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.419 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.299 | 
     | register_file/\reg_file_reg[5][6] | CK ^        | SDFFRQX2M  | 0.235 | 0.044 |   0.755 |   -5.255 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin register_file/\reg_file_reg[9][3] /CK 
Endpoint:   register_file/\reg_file_reg[9][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.720
- Setup                         0.402
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.118
- Arrival Time                  4.108
= Slack Time                    6.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.010 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.051 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.094 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.279 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.417 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.535 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.601 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.722 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.360 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.558 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.782 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.940 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.198 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.538 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.892 | 
     | register_file/U4                  | A ^ -> Y ^   | AND3XLM    | 0.467 | 0.491 |   3.372 |    9.383 | 
     | register_file/U51                 | B ^ -> Y v   | NAND2X2M   | 0.430 | 0.358 |   3.730 |    9.740 | 
     | register_file/U153                | A1N v -> Y v | OAI2BB2X1M | 0.202 | 0.378 |   4.108 |   10.118 | 
     | register_file/\reg_file_reg[9][3] | D v          | SDFFRQX2M  | 0.202 | 0.000 |   4.108 |   10.118 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.010 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.970 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.927 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.742 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.604 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.486 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.420 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.299 | 
     | register_file/\reg_file_reg[9][3] | CK ^        | SDFFRQX2M  | 0.192 | 0.009 |   0.720 |   -5.290 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin register_file/\reg_file_reg[5][7] /CK 
Endpoint:   register_file/\reg_file_reg[5][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.749
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.166
- Arrival Time                  4.154
= Slack Time                    6.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.012 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.053 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.096 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.280 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.419 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.536 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.603 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.723 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.361 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.559 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.784 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.942 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.188 |    8.200 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.540 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.894 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.426 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.411 |   3.825 |    9.837 | 
     | register_file/U90                 | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.329 |   4.154 |   10.166 | 
     | register_file/\reg_file_reg[5][7] | D v          | SDFFRQX2M  | 0.142 | 0.000 |   4.154 |   10.166 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.012 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.972 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.929 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.744 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.605 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.488 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.421 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.301 | 
     | register_file/\reg_file_reg[5][7] | CK ^        | SDFFRQX2M  | 0.232 | 0.038 |   0.749 |   -5.263 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin register_file/\reg_file_reg[4][6] /CK 
Endpoint:   register_file/\reg_file_reg[4][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.745
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.159
- Arrival Time                  4.145
= Slack Time                    6.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.015 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    6.055 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    6.098 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.283 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.421 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.539 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.605 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.726 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.364 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.562 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.786 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.944 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.202 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.542 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.896 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.690 | 0.510 |   3.392 |    9.406 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.410 |   3.802 |    9.816 | 
     | register_file/U97                 | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.343 |   4.144 |   10.159 | 
     | register_file/\reg_file_reg[4][6] | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.145 |   10.159 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.015 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.974 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.931 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.746 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.608 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.490 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.424 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.303 | 
     | register_file/\reg_file_reg[4][6] | CK ^        | SDFFRQX2M  | 0.228 | 0.034 |   0.745 |   -5.270 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin register_file/\reg_file_reg[5][2] /CK 
Endpoint:   register_file/\reg_file_reg[5][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.754
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.172
- Arrival Time                  4.157
= Slack Time                    6.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.015 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.055 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.098 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.283 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.422 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.539 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.606 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.726 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.364 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.562 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.787 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.945 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.202 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.543 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.897 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.429 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.411 |   3.825 |    9.840 | 
     | register_file/U85                 | A1N v -> Y v | OAI2BB2X1M | 0.141 | 0.332 |   4.157 |   10.172 | 
     | register_file/\reg_file_reg[5][2] | D v          | SDFFRQX2M  | 0.141 | 0.000 |   4.157 |   10.172 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.015 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.974 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.931 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.747 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.608 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.491 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.424 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.304 | 
     | register_file/\reg_file_reg[5][2] | CK ^        | SDFFRQX2M  | 0.235 | 0.043 |   0.754 |   -5.261 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin register_file/\reg_file_reg[5][3] /CK 
Endpoint:   register_file/\reg_file_reg[5][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.754
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.173
- Arrival Time                  4.153
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.020 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.060 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.103 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.288 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.426 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.544 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.611 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.731 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.369 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.567 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.791 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.950 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.188 |    8.207 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.547 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.902 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.434 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.411 |   3.825 |    9.845 | 
     | register_file/U86                 | A1N v -> Y v | OAI2BB2X1M | 0.139 | 0.328 |   4.153 |   10.173 | 
     | register_file/\reg_file_reg[5][3] | D v          | SDFFRQX2M  | 0.139 | 0.000 |   4.153 |   10.173 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.020 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.979 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.936 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.751 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.613 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.495 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.429 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.308 | 
     | register_file/\reg_file_reg[5][3] | CK ^        | SDFFRQX2M  | 0.235 | 0.043 |   0.754 |   -5.265 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin register_file/\reg_file_reg[5][4] /CK 
Endpoint:   register_file/\reg_file_reg[5][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.173
- Arrival Time                  4.153
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.020 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.061 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.104 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.289 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.427 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.545 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.611 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.732 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.370 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.568 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.792 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.950 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.208 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.548 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.902 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.435 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.411 |   3.825 |    9.845 | 
     | register_file/U87                 | A1N v -> Y v | OAI2BB2X1M | 0.144 | 0.328 |   4.153 |   10.173 | 
     | register_file/\reg_file_reg[5][4] | D v          | SDFFRQX2M  | 0.144 | 0.000 |   4.153 |   10.173 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.020 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.980 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.937 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.752 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.614 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.496 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.430 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.309 | 
     | register_file/\reg_file_reg[5][4] | CK ^        | SDFFRQX2M  | 0.235 | 0.045 |   0.756 |   -5.265 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin register_file/\reg_file_reg[3][0] /CK 
Endpoint:   register_file/\reg_file_reg[3][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.793
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.204
- Arrival Time                  4.182
= Slack Time                    6.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.021 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    6.062 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    6.105 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.290 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.428 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.546 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.612 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.733 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.371 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.569 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.793 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.951 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.209 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.549 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.903 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.436 | 
     | register_file/U40                 | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.395 |   3.810 |    9.831 | 
     | register_file/U99                 | A1N v -> Y v | OAI2BB2X1M | 0.193 | 0.372 |   4.182 |   10.203 | 
     | register_file/\reg_file_reg[3][0] | D v          | SDFFRQX2M  | 0.193 | 0.000 |   4.182 |   10.204 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.021 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.981 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.938 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.753 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.615 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.497 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.431 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.310 | 
     | register_file/\reg_file_reg[3][0] | CK ^        | SDFFRQX2M  | 0.253 | 0.082 |   0.793 |   -5.228 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin register_file/\reg_file_reg[4][0] /CK 
Endpoint:   register_file/\reg_file_reg[4][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.752
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.168
- Arrival Time                  4.145
= Slack Time                    6.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.023 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    6.063 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    6.106 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.291 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.429 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.547 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.614 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.734 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.372 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.570 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.794 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.953 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.210 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.550 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.905 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.690 | 0.510 |   3.392 |    9.415 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.410 |   3.802 |    9.825 | 
     | register_file/U91                 | A1N v -> Y v | OAI2BB2X1M | 0.151 | 0.343 |   4.145 |   10.168 | 
     | register_file/\reg_file_reg[4][0] | D v          | SDFFRQX2M  | 0.151 | 0.000 |   4.145 |   10.168 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.023 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.982 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.939 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.754 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.616 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.498 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.432 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.312 | 
     | register_file/\reg_file_reg[4][0] | CK ^        | SDFFRQX2M  | 0.234 | 0.041 |   0.752 |   -5.271 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin register_file/\reg_file_reg[7][3] /CK 
Endpoint:   register_file/\reg_file_reg[7][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.170
- Arrival Time                  4.144
= Slack Time                    6.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.026 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.066 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.109 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.294 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.432 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.550 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.617 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.737 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.375 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.573 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.797 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.956 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.188 |    8.213 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.553 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.907 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.440 | 
     | register_file/U32                 | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.393 |   3.807 |    9.833 | 
     | register_file/U70                 | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.336 |   4.144 |   10.170 | 
     | register_file/\reg_file_reg[7][3] | D v          | SDFFRQX2M  | 0.155 | 0.000 |   4.144 |   10.170 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.026 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.985 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.942 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.757 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.619 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.501 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.435 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.314 | 
     | register_file/\reg_file_reg[7][3] | CK ^        | SDFFRQX2M  | 0.235 | 0.043 |   0.755 |   -5.271 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin register_file/\reg_file_reg[4][7] /CK 
Endpoint:   register_file/\reg_file_reg[4][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.754
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.169
- Arrival Time                  4.143
= Slack Time                    6.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.026 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    6.067 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    6.110 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.295 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.433 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.551 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.617 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.738 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.376 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.574 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.798 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.956 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.214 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.554 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.908 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.690 | 0.510 |   3.392 |    9.418 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.410 |   3.802 |    9.828 | 
     | register_file/U98                 | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.341 |   4.143 |   10.169 | 
     | register_file/\reg_file_reg[4][7] | D v          | SDFFRQX2M  | 0.156 | 0.000 |   4.143 |   10.169 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.027 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.986 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.943 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.758 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.620 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.502 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.436 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.315 | 
     | register_file/\reg_file_reg[4][7] | CK ^        | SDFFRQX2M  | 0.239 | 0.043 |   0.754 |   -5.273 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin register_file/\reg_file_reg[7][5] /CK 
Endpoint:   register_file/\reg_file_reg[7][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.169
- Arrival Time                  4.142
= Slack Time                    6.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.027 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    6.068 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    6.111 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.296 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.434 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.552 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.618 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.739 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.377 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.575 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.799 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.957 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.215 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.555 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.909 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.442 | 
     | register_file/U32                 | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.393 |   3.807 |    9.835 | 
     | register_file/U72                 | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.335 |   4.142 |   10.169 | 
     | register_file/\reg_file_reg[7][5] | D v          | SDFFRQX2M  | 0.160 | 0.000 |   4.142 |   10.169 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.027 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.987 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.944 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.759 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.621 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.503 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.436 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.316 | 
     | register_file/\reg_file_reg[7][5] | CK ^        | SDFFRQX2M  | 0.235 | 0.044 |   0.755 |   -5.272 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin register_file/\reg_file_reg[7][7] /CK 
Endpoint:   register_file/\reg_file_reg[7][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.742
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.159
- Arrival Time                  4.131
= Slack Time                    6.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.027 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.040 |    6.068 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.083 |    6.111 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.296 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.434 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.552 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.618 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.739 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.377 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.575 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.799 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.957 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.215 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.555 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.909 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.442 | 
     | register_file/U32                 | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.393 |   3.807 |    9.835 | 
     | register_file/U74                 | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.324 |   4.131 |   10.159 | 
     | register_file/\reg_file_reg[7][7] | D v          | SDFFRQX2M  | 0.143 | 0.000 |   4.131 |   10.159 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.027 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.987 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.944 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.759 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.621 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.503 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.437 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.316 | 
     | register_file/\reg_file_reg[7][7] | CK ^        | SDFFRQX2M  | 0.226 | 0.031 |   0.742 |   -5.285 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin register_file/\reg_file_reg[7][2] /CK 
Endpoint:   register_file/\reg_file_reg[7][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.752
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.169
- Arrival Time                  4.141
= Slack Time                    6.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.028 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.041 |   0.041 |    6.069 | 
     | Ref_clk__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.043 |   0.084 |    6.112 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.166 | 0.185 |   0.268 |    6.296 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.051 | 0.138 |   0.407 |    6.435 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^   | CLKBUFX40M | 0.065 | 0.118 |   0.524 |    6.552 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.067 |   0.591 |    6.619 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^   | CLKINVX40M | 0.176 | 0.120 |   0.711 |    6.739 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.327 | 0.638 |   1.349 |    7.377 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.193 | 0.198 |   1.547 |    7.575 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.296 | 0.224 |   1.772 |    7.800 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.157 | 0.158 |   1.930 |    7.958 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.136 | 0.258 |   2.187 |    8.216 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.425 | 0.340 |   2.528 |    8.556 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.409 | 0.354 |   2.882 |    8.910 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.729 | 0.533 |   3.414 |    9.443 | 
     | register_file/U32                 | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.393 |   3.808 |    9.836 | 
     | register_file/U69                 | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.334 |   4.141 |   10.169 | 
     | register_file/\reg_file_reg[7][2] | D v          | SDFFRQX2M  | 0.147 | 0.000 |   4.141 |   10.169 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |   -6.028 | 
     | Ref_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.041 |   -5.988 | 
     | Ref_clk__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.084 |   -5.945 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -5.760 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -5.621 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -5.504 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -5.437 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -5.317 | 
     | register_file/\reg_file_reg[7][2] | CK ^        | SDFFRQX2M  | 0.234 | 0.041 |   0.753 |   -5.276 | 
     +---------------------------------------------------------------------------------------------------+ 

