module module_0 (
    output logic id_1,
    input [id_1 : id_1] id_2,
    output logic [1 : id_1  ==  id_1] id_3,
    input [id_1 : id_2] id_4,
    input id_5,
    input [id_4 : id_3] id_6,
    output logic [id_3 : id_5] id_7,
    output logic id_8,
    input logic [id_6 : id_5] id_9,
    output logic signed id_10,
    output [id_10 : id_1] id_11,
    input id_12,
    input logic [1 : id_1] id_13,
    output [id_12 : id_4] id_14,
    input id_15
);
  id_16 id_17 (
      .id_14(1),
      .id_12(id_8),
      .id_5 (id_8),
      .id_9 (id_3)
  );
  id_18 id_19 (
      .id_3(id_12),
      .id_9(id_13),
      .id_3(id_6),
      .id_2(id_7)
  );
endmodule
