INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/serial_transmit_piso_sipo_strobe/serial_transmit_piso_sipo_strobe.srcs/sources_1/new/piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/serial_transmit_piso_sipo_strobe/serial_transmit_piso_sipo_strobe.srcs/sources_1/new/serial_transmit_piso_sipo_strobe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_transmit_piso_sipo_strobe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/serial_transmit_piso_sipo_strobe/serial_transmit_piso_sipo_strobe.srcs/sources_1/new/sipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/serial_transmit_piso_sipo_strobe/serial_transmit_piso_sipo_strobe.srcs/sim_1/new/serial_transmit_piso_sipo_strobe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_transmit_piso_sipo_strobe_tb
