

================================================================
== Vitis HLS Report for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'
================================================================
* Date:           Sun Jun 30 22:43:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MatMul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_B1_loop_input_B2  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_phi7 = alloca i32 1"   --->   Operation 4 'alloca' 'p_phi7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_phi = alloca i32 1"   --->   Operation 5 'alloca' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [MatMul/src/matmul.cpp:14]   --->   Operation 6 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [MatMul/src/matmul.cpp:14]   --->   Operation 7 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_9 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_10 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_11 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_12 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_13 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_14 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_15 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_16 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 0, i1 %in_A_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_A_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_A_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten41"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 0, i2 %row" [MatMul/src/matmul.cpp:14]   --->   Operation 24 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 0, i2 %col" [MatMul/src/matmul.cpp:14]   --->   Operation 25 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i4 %indvar_flatten41" [MatMul/src/matmul.cpp:36]   --->   Operation 27 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar_flatten41_load, i4 9" [MatMul/src/matmul.cpp:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%add_ln36_1 = add i4 %indvar_flatten41_load, i4 1" [MatMul/src/matmul.cpp:36]   --->   Operation 29 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc41, void %loop3.preheader.exitStub" [MatMul/src/matmul.cpp:36]   --->   Operation 30 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_load = load i2 %col" [MatMul/src/matmul.cpp:38]   --->   Operation 31 'load' 'col_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%row_load = load i2 %row" [MatMul/src/matmul.cpp:36]   --->   Operation 32 'load' 'row_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%add_ln36 = add i2 %row_load, i2 1" [MatMul/src/matmul.cpp:36]   --->   Operation 33 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_input_B1_loop_input_B2_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%icmp_ln38 = icmp_eq  i2 %col_load, i2 3" [MatMul/src/matmul.cpp:38]   --->   Operation 36 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.34ns)   --->   "%select_ln14 = select i1 %icmp_ln38, i2 0, i2 %col_load" [MatMul/src/matmul.cpp:14]   --->   Operation 37 'select' 'select_ln14' <Predicate = (!icmp_ln36)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.34ns)   --->   "%select_ln36 = select i1 %icmp_ln38, i2 %add_ln36, i2 %row_load" [MatMul/src/matmul.cpp:36]   --->   Operation 38 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [MatMul/src/matmul.cpp:14]   --->   Operation 39 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%empty_17 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 %in_A_V_last_V" [MatMul/src/matmul.cpp:40]   --->   Operation 40 'read' 'empty_17' <Predicate = (!icmp_ln36)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_stream_data = extractvalue i41 %empty_17" [MatMul/src/matmul.cpp:40]   --->   Operation 41 'extractvalue' 'local_stream_data' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_stream_keep = extractvalue i41 %empty_17" [MatMul/src/matmul.cpp:40]   --->   Operation 42 'extractvalue' 'local_stream_keep' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_stream_strb = extractvalue i41 %empty_17" [MatMul/src/matmul.cpp:40]   --->   Operation 43 'extractvalue' 'local_stream_strb' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_B_0 = bitcast i32 %local_stream_data" [MatMul/src/matmul.cpp:42]   --->   Operation 44 'bitcast' 'input_B_0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.88ns)   --->   "%switch_ln42 = switch i2 %select_ln36, void %arrayidx317.case.2, i2 0, void %arrayidx317.case.0, i2 1, void %arrayidx317.case.1" [MatMul/src/matmul.cpp:42]   --->   Operation 45 'switch' 'switch_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.88>
ST_1 : Operation 46 [1/1] (0.88ns)   --->   "%switch_ln42 = switch i2 %select_ln14, void %branch14, i2 0, void %arrayidx317.case.1.arrayidx317.exit_crit_edge, i2 1, void %branch13" [MatMul/src/matmul.cpp:42]   --->   Operation 46 'switch' 'switch_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 1)> <Delay = 0.88>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_12" [MatMul/src/matmul.cpp:42]   --->   Operation 47 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 1 & select_ln14 == 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 48 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 1 & select_ln14 == 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_11" [MatMul/src/matmul.cpp:42]   --->   Operation 49 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 1 & select_ln14 == 0)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 50 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 1 & select_ln14 == 0)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_13" [MatMul/src/matmul.cpp:42]   --->   Operation 51 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 1 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 52 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 1 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%switch_ln42 = switch i2 %select_ln14, void %branch11, i2 0, void %arrayidx317.case.0.arrayidx317.exit_crit_edge, i2 1, void %branch10" [MatMul/src/matmul.cpp:42]   --->   Operation 53 'switch' 'switch_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 0)> <Delay = 0.88>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_9" [MatMul/src/matmul.cpp:42]   --->   Operation 54 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 0 & select_ln14 == 1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 55 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 0 & select_ln14 == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty" [MatMul/src/matmul.cpp:42]   --->   Operation 56 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 0 & select_ln14 == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 57 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 0 & select_ln14 == 0)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_10" [MatMul/src/matmul.cpp:42]   --->   Operation 58 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 0 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 59 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 == 0 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.88ns)   --->   "%switch_ln42 = switch i2 %select_ln14, void %branch17, i2 0, void %arrayidx317.case.2.arrayidx317.exit_crit_edge, i2 1, void %branch16" [MatMul/src/matmul.cpp:42]   --->   Operation 60 'switch' 'switch_ln42' <Predicate = (!icmp_ln36 & select_ln36 != 0 & select_ln36 != 1)> <Delay = 0.88>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_15" [MatMul/src/matmul.cpp:42]   --->   Operation 61 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 != 0 & select_ln36 != 1 & select_ln14 == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 62 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 != 0 & select_ln36 != 1 & select_ln14 == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_14" [MatMul/src/matmul.cpp:42]   --->   Operation 63 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 != 0 & select_ln36 != 1 & select_ln14 == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 64 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 != 0 & select_ln36 != 1 & select_ln14 == 0)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %input_B_0, i32 %empty_16" [MatMul/src/matmul.cpp:42]   --->   Operation 65 'store' 'store_ln42' <Predicate = (!icmp_ln36 & select_ln36 != 0 & select_ln36 != 1 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx317.exit" [MatMul/src/matmul.cpp:42]   --->   Operation 66 'br' 'br_ln42' <Predicate = (!icmp_ln36 & select_ln36 != 0 & select_ln36 != 1 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.62ns)   --->   "%add_ln38 = add i2 %select_ln14, i2 1" [MatMul/src/matmul.cpp:38]   --->   Operation 67 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln36 = store i4 %add_ln36_1, i4 %indvar_flatten41" [MatMul/src/matmul.cpp:36]   --->   Operation 68 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.46>
ST_1 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 %select_ln36, i2 %row" [MatMul/src/matmul.cpp:14]   --->   Operation 69 'store' 'store_ln14' <Predicate = (!icmp_ln36)> <Delay = 0.46>
ST_1 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 %add_ln38, i2 %col" [MatMul/src/matmul.cpp:14]   --->   Operation 70 'store' 'store_ln14' <Predicate = (!icmp_ln36)> <Delay = 0.46>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln40 = store i4 %local_stream_keep, i4 %p_phi" [MatMul/src/matmul.cpp:40]   --->   Operation 71 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln40 = store i4 %local_stream_strb, i4 %p_phi7" [MatMul/src/matmul.cpp:40]   --->   Operation 72 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc38" [MatMul/src/matmul.cpp:38]   --->   Operation 73 'br' 'br_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_phi7_load = load i4 %p_phi7"   --->   Operation 74 'load' 'p_phi7_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_phi_load = load i4 %p_phi"   --->   Operation 75 'load' 'p_phi_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty"   --->   Operation 76 'load' 'p_load19' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_9"   --->   Operation 77 'load' 'p_load18' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_10"   --->   Operation 78 'load' 'p_load17' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_load16 = load i32 %empty_11"   --->   Operation 79 'load' 'p_load16' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_load15 = load i32 %empty_12"   --->   Operation 80 'load' 'p_load15' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty_13"   --->   Operation 81 'load' 'p_load14' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_14"   --->   Operation 82 'load' 'p_load13' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_15"   --->   Operation 83 'load' 'p_load12' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_16"   --->   Operation 84 'load' 'p_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load12"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load13"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load14"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load15"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load16"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load17"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load18"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out8, i32 %p_load19"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_phi_out, i4 %p_phi_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_phi7_out, i4 %p_phi7_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_phi7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_phi7                  (alloca             ) [ 01]
p_phi                   (alloca             ) [ 01]
col                     (alloca             ) [ 01]
row                     (alloca             ) [ 01]
indvar_flatten41        (alloca             ) [ 01]
empty                   (alloca             ) [ 01]
empty_9                 (alloca             ) [ 01]
empty_10                (alloca             ) [ 01]
empty_11                (alloca             ) [ 01]
empty_12                (alloca             ) [ 01]
empty_13                (alloca             ) [ 01]
empty_14                (alloca             ) [ 01]
empty_15                (alloca             ) [ 01]
empty_16                (alloca             ) [ 01]
specaxissidechannel_ln0 (specaxissidechannel) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
store_ln0               (store              ) [ 00]
store_ln14              (store              ) [ 00]
store_ln14              (store              ) [ 00]
br_ln0                  (br                 ) [ 00]
indvar_flatten41_load   (load               ) [ 00]
icmp_ln36               (icmp               ) [ 01]
add_ln36_1              (add                ) [ 00]
br_ln36                 (br                 ) [ 00]
col_load                (load               ) [ 00]
row_load                (load               ) [ 00]
add_ln36                (add                ) [ 00]
specloopname_ln0        (specloopname       ) [ 00]
speclooptripcount_ln0   (speclooptripcount  ) [ 00]
icmp_ln38               (icmp               ) [ 00]
select_ln14             (select             ) [ 01]
select_ln36             (select             ) [ 01]
specpipeline_ln14       (specpipeline       ) [ 00]
empty_17                (read               ) [ 00]
local_stream_data       (extractvalue       ) [ 00]
local_stream_keep       (extractvalue       ) [ 00]
local_stream_strb       (extractvalue       ) [ 00]
input_B_0               (bitcast            ) [ 00]
switch_ln42             (switch             ) [ 00]
switch_ln42             (switch             ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
switch_ln42             (switch             ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
switch_ln42             (switch             ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
store_ln42              (store              ) [ 00]
br_ln42                 (br                 ) [ 00]
add_ln38                (add                ) [ 00]
store_ln36              (store              ) [ 00]
store_ln14              (store              ) [ 00]
store_ln14              (store              ) [ 00]
store_ln40              (store              ) [ 00]
store_ln40              (store              ) [ 00]
br_ln38                 (br                 ) [ 00]
p_phi7_load             (load               ) [ 00]
p_phi_load              (load               ) [ 00]
p_load19                (load               ) [ 00]
p_load18                (load               ) [ 00]
p_load17                (load               ) [ 00]
p_load16                (load               ) [ 00]
p_load15                (load               ) [ 00]
p_load14                (load               ) [ 00]
p_load13                (load               ) [ 00]
p_load12                (load               ) [ 00]
p_load                  (load               ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
ret_ln0                 (ret                ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_A_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_out7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_out8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_phi_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_phi_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_phi7_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_phi7_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_input_B1_loop_input_B2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_phi7_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi7/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="col_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="row_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten41_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten41/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_9_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_10_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_11_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_12_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_13_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_13/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_14_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_15_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_16_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_17_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="41" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="0" index="3" bw="4" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln0_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln0_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln0_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln0_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln0_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln0_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln14_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln14_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="indvar_flatten41_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten41_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln36_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln36_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="col_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="row_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln36_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln38_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln14_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln36_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="0" index="2" bw="2" slack="0"/>
<pin id="283" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="local_stream_data_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="41" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="local_stream_data/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="local_stream_keep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="41" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="local_stream_keep/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="local_stream_strb_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="41" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="local_stream_strb/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="input_B_0_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_B_0/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln42_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln42_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln42_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln42_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln42_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln42_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln42_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln42_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln42_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln38_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln36_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln14_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln14_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln40_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln40_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_phi7_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi7_load/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_phi_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi_load/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_load19_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load19/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_load18_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load18/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_load17_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load17/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_load16_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load16/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_load15_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load15/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_load14_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load14/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_load13_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_load12_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_phi7_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_phi7 "/>
</bind>
</comp>

<comp id="429" class="1005" name="p_phi_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_phi "/>
</bind>
</comp>

<comp id="435" class="1005" name="col_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="442" class="1005" name="row_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="449" class="1005" name="indvar_flatten41_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten41 "/>
</bind>
</comp>

<comp id="456" class="1005" name="empty_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="462" class="1005" name="empty_9_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="468" class="1005" name="empty_10_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_10 "/>
</bind>
</comp>

<comp id="474" class="1005" name="empty_11_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="480" class="1005" name="empty_12_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="486" class="1005" name="empty_13_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_13 "/>
</bind>
</comp>

<comp id="492" class="1005" name="empty_14_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="498" class="1005" name="empty_15_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="504" class="1005" name="empty_16_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="74" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="238" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="253" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="253" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="265" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="259" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="256" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="134" pin="5"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="134" pin="5"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="134" pin="5"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="287" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="299" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="299" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="299" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="299" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="299" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="299" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="299" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="271" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="247" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="279" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="348" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="291" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="295" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="426"><net_src comp="78" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="432"><net_src comp="82" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="438"><net_src comp="86" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="445"><net_src comp="90" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="452"><net_src comp="94" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="459"><net_src comp="98" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="465"><net_src comp="102" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="471"><net_src comp="106" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="477"><net_src comp="110" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="483"><net_src comp="114" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="489"><net_src comp="118" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="495"><net_src comp="122" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="501"><net_src comp="126" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="507"><net_src comp="130" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="419" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: p_out2 | {1 }
	Port: p_out3 | {1 }
	Port: p_out4 | {1 }
	Port: p_out5 | {1 }
	Port: p_out6 | {1 }
	Port: p_out7 | {1 }
	Port: p_out8 | {1 }
	Port: p_phi_out | {1 }
	Port: p_phi7_out | {1 }
 - Input state : 
	Port: matmul_1_Pipeline_loop_input_B1_loop_input_B2 : in_A_V_data_V | {1 }
	Port: matmul_1_Pipeline_loop_input_B1_loop_input_B2 : in_A_V_keep_V | {1 }
	Port: matmul_1_Pipeline_loop_input_B1_loop_input_B2 : in_A_V_strb_V | {1 }
	Port: matmul_1_Pipeline_loop_input_B1_loop_input_B2 : in_A_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln14 : 1
		store_ln14 : 1
		indvar_flatten41_load : 1
		icmp_ln36 : 2
		add_ln36_1 : 2
		br_ln36 : 3
		col_load : 1
		row_load : 1
		add_ln36 : 2
		icmp_ln38 : 2
		select_ln14 : 3
		select_ln36 : 3
		input_B_0 : 1
		switch_ln42 : 4
		switch_ln42 : 4
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		switch_ln42 : 4
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		switch_ln42 : 4
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		add_ln38 : 4
		store_ln36 : 3
		store_ln14 : 4
		store_ln14 : 5
		store_ln40 : 1
		store_ln40 : 1
		p_phi7_load : 1
		p_phi_load : 1
		p_load19 : 1
		p_load18 : 1
		p_load17 : 1
		p_load16 : 1
		p_load15 : 1
		p_load14 : 1
		p_load13 : 1
		p_load12 : 1
		p_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln36_1_fu_247    |    0    |    12   |
|    add   |      add_ln36_fu_259     |    0    |    9    |
|          |      add_ln38_fu_348     |    0    |    9    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln36_fu_241     |    0    |    12   |
|          |     icmp_ln38_fu_265     |    0    |    9    |
|----------|--------------------------|---------|---------|
|  select  |    select_ln14_fu_271    |    0    |    2    |
|          |    select_ln36_fu_279    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   empty_17_read_fu_134   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln0_write_fu_146  |    0    |    0    |
|          |  write_ln0_write_fu_153  |    0    |    0    |
|          |  write_ln0_write_fu_160  |    0    |    0    |
|          |  write_ln0_write_fu_167  |    0    |    0    |
|          |  write_ln0_write_fu_174  |    0    |    0    |
|   write  |  write_ln0_write_fu_181  |    0    |    0    |
|          |  write_ln0_write_fu_188  |    0    |    0    |
|          |  write_ln0_write_fu_195  |    0    |    0    |
|          |  write_ln0_write_fu_202  |    0    |    0    |
|          |  write_ln0_write_fu_209  |    0    |    0    |
|          |  write_ln0_write_fu_216  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | local_stream_data_fu_287 |    0    |    0    |
|extractvalue| local_stream_keep_fu_291 |    0    |    0    |
|          | local_stream_strb_fu_295 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    55   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       col_reg_435      |    2   |
|    empty_10_reg_468    |   32   |
|    empty_11_reg_474    |   32   |
|    empty_12_reg_480    |   32   |
|    empty_13_reg_486    |   32   |
|    empty_14_reg_492    |   32   |
|    empty_15_reg_498    |   32   |
|    empty_16_reg_504    |   32   |
|     empty_9_reg_462    |   32   |
|      empty_reg_456     |   32   |
|indvar_flatten41_reg_449|    4   |
|     p_phi7_reg_423     |    4   |
|      p_phi_reg_429     |    4   |
|       row_reg_442      |    2   |
+------------------------+--------+
|          Total         |   304  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   55   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   304  |    -   |
+-----------+--------+--------+
|   Total   |   304  |   55   |
+-----------+--------+--------+
