{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 07:04:58 2019 " "Info: Processing started: Sat May 18 07:04:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[0\] " "Warning: Node \"mux_IorD:IorDMux\|out\[0\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[1\] " "Warning: Node \"mux_IorD:IorDMux\|out\[1\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[2\] " "Warning: Node \"mux_IorD:IorDMux\|out\[2\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[3\] " "Warning: Node \"mux_IorD:IorDMux\|out\[3\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[4\] " "Warning: Node \"mux_IorD:IorDMux\|out\[4\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[5\] " "Warning: Node \"mux_IorD:IorDMux\|out\[5\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[6\] " "Warning: Node \"mux_IorD:IorDMux\|out\[6\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[7\] " "Warning: Node \"mux_IorD:IorDMux\|out\[7\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[0\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[31\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[30\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[29\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[28\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[26\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[24\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[1\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[2\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[3\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[4\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[6\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[27\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[25\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[22\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[23\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[5\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[7\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[20\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[21\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[18\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[19\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[14\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[16\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[17\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[15\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[12\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[13\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[10\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[11\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[8\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[9\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mega_mux:MemToRegMux\|Mux32~0 " "Info: Detected gated clock \"mega_mux:MemToRegMux\|Mux32~0\" as buffer" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mega_mux:MemToRegMux\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[3\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_IorD:IorDMux\|Mux8~0 " "Info: Detected gated clock \"mux_IorD:IorDMux\|Mux8~0\" as buffer" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_IorD:IorDMux\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcB:ALUSrcB\|out\[1\] register Registrador:PC\|Saida\[6\] 39.05 MHz 25.61 ns Internal " "Info: Clock \"clock\" has Internal fmax of 39.05 MHz between source register \"mux_srcB:ALUSrcB\|out\[1\]\" and destination register \"Registrador:PC\|Saida\[6\]\" (period= 25.61 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.319 ns + Longest register register " "Info: + Longest register to register delay is 9.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[1\] 1 REG LCCOMB_X19_Y19_N12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.154 ns) 0.410 ns Ula32:ALU\|carry_temp\[1\]~23 2 COMB LCCOMB_X19_Y19_N30 1 " "Info: 2: + IC(0.256 ns) + CELL(0.154 ns) = 0.410 ns; Loc. = LCCOMB_X19_Y19_N30; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[1\]~23'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|carry_temp[1]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 0.672 ns Ula32:ALU\|carry_temp\[1\]~0 3 COMB LCCOMB_X19_Y19_N6 5 " "Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.672 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[1\]~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALU|carry_temp[1]~23 Ula32:ALU|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.053 ns) 1.267 ns Ula32:ALU\|carry_temp\[3\]~19 4 COMB LCCOMB_X22_Y19_N26 1 " "Info: 4: + IC(0.542 ns) + CELL(0.053 ns) = 1.267 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[3\]~19'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { Ula32:ALU|carry_temp[1]~0 Ula32:ALU|carry_temp[3]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 1.518 ns Ula32:ALU\|carry_temp\[3\]~1 5 COMB LCCOMB_X22_Y19_N18 5 " "Info: 5: + IC(0.198 ns) + CELL(0.053 ns) = 1.518 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[3\]~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Ula32:ALU|carry_temp[3]~19 Ula32:ALU|carry_temp[3]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 1.945 ns Ula32:ALU\|carry_temp\[5\]~2 6 COMB LCCOMB_X22_Y19_N16 6 " "Info: 6: + IC(0.374 ns) + CELL(0.053 ns) = 1.945 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~2'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:ALU|carry_temp[3]~1 Ula32:ALU|carry_temp[5]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 2.226 ns Ula32:ALU\|carry_temp\[7\]~3 7 COMB LCCOMB_X22_Y19_N4 5 " "Info: 7: + IC(0.228 ns) + CELL(0.053 ns) = 2.226 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~3'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:ALU|carry_temp[5]~2 Ula32:ALU|carry_temp[7]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.497 ns Ula32:ALU\|carry_temp\[9\]~4 8 COMB LCCOMB_X22_Y19_N10 6 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 2.497 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~4'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALU|carry_temp[7]~3 Ula32:ALU|carry_temp[9]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 2.759 ns Ula32:ALU\|carry_temp\[11\]~5 9 COMB LCCOMB_X22_Y19_N30 6 " "Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 2.759 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~5'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALU|carry_temp[9]~4 Ula32:ALU|carry_temp[11]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.024 ns Ula32:ALU\|carry_temp\[13\]~6 10 COMB LCCOMB_X22_Y19_N0 6 " "Info: 10: + IC(0.212 ns) + CELL(0.053 ns) = 3.024 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALU|carry_temp[11]~5 Ula32:ALU|carry_temp[13]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.296 ns Ula32:ALU\|carry_temp\[15\]~7 11 COMB LCCOMB_X22_Y19_N22 6 " "Info: 11: + IC(0.219 ns) + CELL(0.053 ns) = 3.296 ns; Loc. = LCCOMB_X22_Y19_N22; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALU|carry_temp[13]~6 Ula32:ALU|carry_temp[15]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.053 ns) 3.932 ns Ula32:ALU\|carry_temp\[17\]~8 12 COMB LCCOMB_X22_Y17_N0 6 " "Info: 12: + IC(0.583 ns) + CELL(0.053 ns) = 3.932 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { Ula32:ALU|carry_temp[15]~7 Ula32:ALU|carry_temp[17]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.210 ns Ula32:ALU\|carry_temp\[19\]~9 13 COMB LCCOMB_X22_Y17_N4 6 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~9'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[17]~8 Ula32:ALU|carry_temp[19]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 4.469 ns Ula32:ALU\|carry_temp\[21\]~10 14 COMB LCCOMB_X22_Y17_N8 6 " "Info: 14: + IC(0.206 ns) + CELL(0.053 ns) = 4.469 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~10'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:ALU|carry_temp[19]~9 Ula32:ALU|carry_temp[21]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 4.823 ns Ula32:ALU\|carry_temp\[23\]~11 15 COMB LCCOMB_X22_Y17_N30 7 " "Info: 15: + IC(0.301 ns) + CELL(0.053 ns) = 4.823 ns; Loc. = LCCOMB_X22_Y17_N30; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ALU|carry_temp[21]~10 Ula32:ALU|carry_temp[23]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 5.109 ns Ula32:ALU\|carry_temp\[25\]~12 16 COMB LCCOMB_X22_Y17_N16 7 " "Info: 16: + IC(0.233 ns) + CELL(0.053 ns) = 5.109 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ALU|carry_temp[23]~11 Ula32:ALU|carry_temp[25]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.377 ns Ula32:ALU\|carry_temp\[27\]~13 17 COMB LCCOMB_X22_Y17_N20 5 " "Info: 17: + IC(0.215 ns) + CELL(0.053 ns) = 5.377 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[25]~12 Ula32:ALU|carry_temp[27]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.053 ns) 6.040 ns Ula32:ALU\|Mux3~1 18 COMB LCCOMB_X22_Y16_N24 4 " "Info: 18: + IC(0.610 ns) + CELL(0.053 ns) = 6.040 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 4; COMB Node = 'Ula32:ALU\|Mux3~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { Ula32:ALU|carry_temp[27]~13 Ula32:ALU|Mux3~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.357 ns) 6.755 ns Ula32:ALU\|Equal0~7 19 COMB LCCOMB_X23_Y16_N8 3 " "Info: 19: + IC(0.358 ns) + CELL(0.357 ns) = 6.755 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 3; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Ula32:ALU|Mux3~1 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.053 ns) 7.366 ns Ula32:ALU\|Equal0~8 20 COMB LCCOMB_X23_Y17_N16 4 " "Info: 20: + IC(0.558 ns) + CELL(0.053 ns) = 7.366 ns; Loc. = LCCOMB_X23_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 7.638 ns PCWCtrl~0 21 COMB LCCOMB_X23_Y17_N20 16 " "Info: 21: + IC(0.219 ns) + CELL(0.053 ns) = 7.638 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 16; COMB Node = 'PCWCtrl~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALU|Equal0~8 PCWCtrl~0 } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.746 ns) 9.319 ns Registrador:PC\|Saida\[6\] 22 REG LCFF_X22_Y11_N11 4 " "Info: 22: + IC(0.935 ns) + CELL(0.746 ns) = 9.319 ns; Loc. = LCFF_X22_Y11_N11; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { PCWCtrl~0 Registrador:PC|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 23.73 % ) " "Info: Total cell delay = 2.211 ns ( 23.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.108 ns ( 76.27 % ) " "Info: Total interconnect delay = 7.108 ns ( 76.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.319 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|carry_temp[1]~23 Ula32:ALU|carry_temp[1]~0 Ula32:ALU|carry_temp[3]~19 Ula32:ALU|carry_temp[3]~1 Ula32:ALU|carry_temp[5]~2 Ula32:ALU|carry_temp[7]~3 Ula32:ALU|carry_temp[9]~4 Ula32:ALU|carry_temp[11]~5 Ula32:ALU|carry_temp[13]~6 Ula32:ALU|carry_temp[15]~7 Ula32:ALU|carry_temp[17]~8 Ula32:ALU|carry_temp[19]~9 Ula32:ALU|carry_temp[21]~10 Ula32:ALU|carry_temp[23]~11 Ula32:ALU|carry_temp[25]~12 Ula32:ALU|carry_temp[27]~13 Ula32:ALU|Mux3~1 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 PCWCtrl~0 Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.319 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|carry_temp[1]~23 {} Ula32:ALU|carry_temp[1]~0 {} Ula32:ALU|carry_temp[3]~19 {} Ula32:ALU|carry_temp[3]~1 {} Ula32:ALU|carry_temp[5]~2 {} Ula32:ALU|carry_temp[7]~3 {} Ula32:ALU|carry_temp[9]~4 {} Ula32:ALU|carry_temp[11]~5 {} Ula32:ALU|carry_temp[13]~6 {} Ula32:ALU|carry_temp[15]~7 {} Ula32:ALU|carry_temp[17]~8 {} Ula32:ALU|carry_temp[19]~9 {} Ula32:ALU|carry_temp[21]~10 {} Ula32:ALU|carry_temp[23]~11 {} Ula32:ALU|carry_temp[25]~12 {} Ula32:ALU|carry_temp[27]~13 {} Ula32:ALU|Mux3~1 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} PCWCtrl~0 {} Registrador:PC|Saida[6] {} } { 0.000ns 0.256ns 0.209ns 0.542ns 0.198ns 0.374ns 0.228ns 0.218ns 0.209ns 0.212ns 0.219ns 0.583ns 0.225ns 0.206ns 0.301ns 0.233ns 0.215ns 0.610ns 0.358ns 0.558ns 0.219ns 0.935ns } { 0.000ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.357ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.396 ns - Smallest " "Info: - Smallest clock skew is -3.396 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1416 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1416; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Registrador:PC\|Saida\[6\] 3 REG LCFF_X22_Y11_N11 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y11_N11; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.878 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.712 ns) 2.644 ns UnidadeControle:CtrlUnit\|ALUSrcB\[0\] 2 REG LCFF_X13_Y10_N9 22 " "Info: 2: + IC(1.078 ns) + CELL(0.712 ns) = 2.644 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.228 ns) 3.700 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X17_Y11_N0 1 " "Info: 3: + IC(0.828 ns) + CELL(0.228 ns) = 3.700 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { UnidadeControle:CtrlUnit|ALUSrcB[0] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.948 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.948 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.053 ns) 5.878 ns mux_srcB:ALUSrcB\|out\[1\] 5 REG LCCOMB_X19_Y19_N12 5 " "Info: 5: + IC(0.877 ns) + CELL(0.053 ns) = 5.878 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 31.42 % ) " "Info: Total cell delay = 1.847 ns ( 31.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.031 ns ( 68.58 % ) " "Info: Total interconnect delay = 4.031 ns ( 68.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[0] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.878 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[0] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 1.078ns 0.828ns 1.248ns 0.877ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[0] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.878 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[0] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 1.078ns 0.828ns 1.248ns 0.877ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.319 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|carry_temp[1]~23 Ula32:ALU|carry_temp[1]~0 Ula32:ALU|carry_temp[3]~19 Ula32:ALU|carry_temp[3]~1 Ula32:ALU|carry_temp[5]~2 Ula32:ALU|carry_temp[7]~3 Ula32:ALU|carry_temp[9]~4 Ula32:ALU|carry_temp[11]~5 Ula32:ALU|carry_temp[13]~6 Ula32:ALU|carry_temp[15]~7 Ula32:ALU|carry_temp[17]~8 Ula32:ALU|carry_temp[19]~9 Ula32:ALU|carry_temp[21]~10 Ula32:ALU|carry_temp[23]~11 Ula32:ALU|carry_temp[25]~12 Ula32:ALU|carry_temp[27]~13 Ula32:ALU|Mux3~1 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 PCWCtrl~0 Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.319 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|carry_temp[1]~23 {} Ula32:ALU|carry_temp[1]~0 {} Ula32:ALU|carry_temp[3]~19 {} Ula32:ALU|carry_temp[3]~1 {} Ula32:ALU|carry_temp[5]~2 {} Ula32:ALU|carry_temp[7]~3 {} Ula32:ALU|carry_temp[9]~4 {} Ula32:ALU|carry_temp[11]~5 {} Ula32:ALU|carry_temp[13]~6 {} Ula32:ALU|carry_temp[15]~7 {} Ula32:ALU|carry_temp[17]~8 {} Ula32:ALU|carry_temp[19]~9 {} Ula32:ALU|carry_temp[21]~10 {} Ula32:ALU|carry_temp[23]~11 {} Ula32:ALU|carry_temp[25]~12 {} Ula32:ALU|carry_temp[27]~13 {} Ula32:ALU|Mux3~1 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} PCWCtrl~0 {} Registrador:PC|Saida[6] {} } { 0.000ns 0.256ns 0.209ns 0.542ns 0.198ns 0.374ns 0.228ns 0.218ns 0.209ns 0.212ns 0.219ns 0.583ns 0.225ns 0.206ns 0.301ns 0.233ns 0.215ns 0.610ns 0.358ns 0.558ns 0.219ns 0.935ns } { 0.000ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.357ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[0] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.878 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[0] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 1.078ns 0.828ns 1.248ns 0.877ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:PC\|Saida\[6\] mux_IorD:IorDMux\|out\[6\] clock 3.046 ns " "Info: Found hold time violation between source  pin or register \"Registrador:PC\|Saida\[6\]\" and destination pin or register \"mux_IorD:IorDMux\|out\[6\]\" for clock \"clock\" (Hold time is 3.046 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.978 ns + Largest " "Info: + Largest clock skew is 3.978 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.460 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.712 ns) 2.718 ns UnidadeControle:CtrlUnit\|IorD\[1\] 2 REG LCFF_X9_Y11_N27 9 " "Info: 2: + IC(1.152 ns) + CELL(0.712 ns) = 2.718 ns; Loc. = LCFF_X9_Y11_N27; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit\|IorD\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clock UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.228 ns) 3.955 ns mux_IorD:IorDMux\|Mux8~0 3 COMB LCCOMB_X22_Y11_N20 1 " "Info: 3: + IC(1.009 ns) + CELL(0.228 ns) = 3.955 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 1; COMB Node = 'mux_IorD:IorDMux\|Mux8~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { UnidadeControle:CtrlUnit|IorD[1] mux_IorD:IorDMux|Mux8~0 } "NODE_NAME" } } { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.000 ns) 5.468 ns mux_IorD:IorDMux\|Mux8~0clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.513 ns) + CELL(0.000 ns) = 5.468 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'mux_IorD:IorDMux\|Mux8~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { mux_IorD:IorDMux|Mux8~0 mux_IorD:IorDMux|Mux8~0clkctrl } "NODE_NAME" } } { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.053 ns) 6.460 ns mux_IorD:IorDMux\|out\[6\] 5 REG LCCOMB_X22_Y11_N30 7 " "Info: 5: + IC(0.939 ns) + CELL(0.053 ns) = 6.460 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 7; REG Node = 'mux_IorD:IorDMux\|out\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux_IorD:IorDMux|Mux8~0clkctrl mux_IorD:IorDMux|out[6] } "NODE_NAME" } } { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 28.59 % ) " "Info: Total cell delay = 1.847 ns ( 28.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.613 ns ( 71.41 % ) " "Info: Total interconnect delay = 4.613 ns ( 71.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { clock UnidadeControle:CtrlUnit|IorD[1] mux_IorD:IorDMux|Mux8~0 mux_IorD:IorDMux|Mux8~0clkctrl mux_IorD:IorDMux|out[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|IorD[1] {} mux_IorD:IorDMux|Mux8~0 {} mux_IorD:IorDMux|Mux8~0clkctrl {} mux_IorD:IorDMux|out[6] {} } { 0.000ns 0.000ns 1.152ns 1.009ns 1.513ns 0.939ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1416 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1416; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Registrador:PC\|Saida\[6\] 3 REG LCFF_X22_Y11_N11 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y11_N11; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { clock UnidadeControle:CtrlUnit|IorD[1] mux_IorD:IorDMux|Mux8~0 mux_IorD:IorDMux|Mux8~0clkctrl mux_IorD:IorDMux|out[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|IorD[1] {} mux_IorD:IorDMux|Mux8~0 {} mux_IorD:IorDMux|Mux8~0clkctrl {} mux_IorD:IorDMux|out[6] {} } { 0.000ns 0.000ns 1.152ns 1.009ns 1.513ns 0.939ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.838 ns - Shortest register register " "Info: - Shortest register to register delay is 0.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[6\] 1 REG LCFF_X22_Y11_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N11; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 0.276 ns mux_IorD:IorDMux\|Mux6~0 2 COMB LCCOMB_X22_Y11_N26 1 " "Info: 2: + IC(0.223 ns) + CELL(0.053 ns) = 0.276 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 1; COMB Node = 'mux_IorD:IorDMux\|Mux6~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Registrador:PC|Saida[6] mux_IorD:IorDMux|Mux6~0 } "NODE_NAME" } } { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.228 ns) 0.838 ns mux_IorD:IorDMux\|out\[6\] 3 REG LCCOMB_X22_Y11_N30 7 " "Info: 3: + IC(0.334 ns) + CELL(0.228 ns) = 0.838 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 7; REG Node = 'mux_IorD:IorDMux\|out\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { mux_IorD:IorDMux|Mux6~0 mux_IorD:IorDMux|out[6] } "NODE_NAME" } } { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 33.53 % ) " "Info: Total cell delay = 0.281 ns ( 33.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.557 ns ( 66.47 % ) " "Info: Total interconnect delay = 0.557 ns ( 66.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Registrador:PC|Saida[6] mux_IorD:IorDMux|Mux6~0 mux_IorD:IorDMux|out[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { Registrador:PC|Saida[6] {} mux_IorD:IorDMux|Mux6~0 {} mux_IorD:IorDMux|out[6] {} } { 0.000ns 0.223ns 0.334ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { clock UnidadeControle:CtrlUnit|IorD[1] mux_IorD:IorDMux|Mux8~0 mux_IorD:IorDMux|Mux8~0clkctrl mux_IorD:IorDMux|out[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|IorD[1] {} mux_IorD:IorDMux|Mux8~0 {} mux_IorD:IorDMux|Mux8~0clkctrl {} mux_IorD:IorDMux|out[6] {} } { 0.000ns 0.000ns 1.152ns 1.009ns 1.513ns 0.939ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Registrador:PC|Saida[6] mux_IorD:IorDMux|Mux6~0 mux_IorD:IorDMux|out[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { Registrador:PC|Saida[6] {} mux_IorD:IorDMux|Mux6~0 {} mux_IorD:IorDMux|out[6] {} } { 0.000ns 0.223ns 0.334ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|IorD\[0\] reset clock 6.265 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|IorD\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.265 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.665 ns + Longest pin register " "Info: + Longest pin to register delay is 8.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 25 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 25; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.598 ns) + CELL(0.225 ns) 5.697 ns UnidadeControle:CtrlUnit\|IorD\[1\]~0 2 COMB LCCOMB_X25_Y13_N6 1 " "Info: 2: + IC(4.598 ns) + CELL(0.225 ns) = 5.697 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|IorD\[1\]~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.823 ns" { reset UnidadeControle:CtrlUnit|IorD[1]~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.378 ns) 6.341 ns UnidadeControle:CtrlUnit\|IorD\[1\]~2 3 COMB LCCOMB_X25_Y13_N20 3 " "Info: 3: + IC(0.266 ns) + CELL(0.378 ns) = 6.341 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit\|IorD\[1\]~2'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { UnidadeControle:CtrlUnit|IorD[1]~0 UnidadeControle:CtrlUnit|IorD[1]~2 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.746 ns) 8.665 ns UnidadeControle:CtrlUnit\|IorD\[0\] 4 REG LCFF_X9_Y11_N19 8 " "Info: 4: + IC(1.578 ns) + CELL(0.746 ns) = 8.665 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 8; REG Node = 'UnidadeControle:CtrlUnit\|IorD\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { UnidadeControle:CtrlUnit|IorD[1]~2 UnidadeControle:CtrlUnit|IorD[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.223 ns ( 25.65 % ) " "Info: Total cell delay = 2.223 ns ( 25.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.442 ns ( 74.35 % ) " "Info: Total interconnect delay = 6.442 ns ( 74.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.665 ns" { reset UnidadeControle:CtrlUnit|IorD[1]~0 UnidadeControle:CtrlUnit|IorD[1]~2 UnidadeControle:CtrlUnit|IorD[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.665 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|IorD[1]~0 {} UnidadeControle:CtrlUnit|IorD[1]~2 {} UnidadeControle:CtrlUnit|IorD[0] {} } { 0.000ns 0.000ns 4.598ns 0.266ns 1.578ns } { 0.000ns 0.874ns 0.225ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1416 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1416; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns UnidadeControle:CtrlUnit\|IorD\[0\] 3 REG LCFF_X9_Y11_N19 8 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 8; REG Node = 'UnidadeControle:CtrlUnit\|IorD\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl UnidadeControle:CtrlUnit|IorD[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|IorD[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|IorD[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.665 ns" { reset UnidadeControle:CtrlUnit|IorD[1]~0 UnidadeControle:CtrlUnit|IorD[1]~2 UnidadeControle:CtrlUnit|IorD[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.665 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|IorD[1]~0 {} UnidadeControle:CtrlUnit|IorD[1]~2 {} UnidadeControle:CtrlUnit|IorD[0] {} } { 0.000ns 0.000ns 4.598ns 0.266ns 1.578ns } { 0.000ns 0.874ns 0.225ns 0.378ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|IorD[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|IorD[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Zero mux_srcB:ALUSrcB\|out\[1\] 16.886 ns register " "Info: tco from clock \"clock\" to destination pin \"Zero\" through register \"mux_srcB:ALUSrcB\|out\[1\]\" is 16.886 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.878 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.712 ns) 2.644 ns UnidadeControle:CtrlUnit\|ALUSrcB\[0\] 2 REG LCFF_X13_Y10_N9 22 " "Info: 2: + IC(1.078 ns) + CELL(0.712 ns) = 2.644 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.228 ns) 3.700 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X17_Y11_N0 1 " "Info: 3: + IC(0.828 ns) + CELL(0.228 ns) = 3.700 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { UnidadeControle:CtrlUnit|ALUSrcB[0] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.948 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.948 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.053 ns) 5.878 ns mux_srcB:ALUSrcB\|out\[1\] 5 REG LCCOMB_X19_Y19_N12 5 " "Info: 5: + IC(0.877 ns) + CELL(0.053 ns) = 5.878 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 31.42 % ) " "Info: Total cell delay = 1.847 ns ( 31.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.031 ns ( 68.58 % ) " "Info: Total interconnect delay = 4.031 ns ( 68.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[0] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.878 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[0] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 1.078ns 0.828ns 1.248ns 0.877ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.008 ns + Longest register pin " "Info: + Longest register to pin delay is 11.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[1\] 1 REG LCCOMB_X19_Y19_N12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.154 ns) 0.410 ns Ula32:ALU\|carry_temp\[1\]~23 2 COMB LCCOMB_X19_Y19_N30 1 " "Info: 2: + IC(0.256 ns) + CELL(0.154 ns) = 0.410 ns; Loc. = LCCOMB_X19_Y19_N30; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[1\]~23'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|carry_temp[1]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 0.672 ns Ula32:ALU\|carry_temp\[1\]~0 3 COMB LCCOMB_X19_Y19_N6 5 " "Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.672 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[1\]~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALU|carry_temp[1]~23 Ula32:ALU|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.053 ns) 1.267 ns Ula32:ALU\|carry_temp\[3\]~19 4 COMB LCCOMB_X22_Y19_N26 1 " "Info: 4: + IC(0.542 ns) + CELL(0.053 ns) = 1.267 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[3\]~19'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { Ula32:ALU|carry_temp[1]~0 Ula32:ALU|carry_temp[3]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 1.518 ns Ula32:ALU\|carry_temp\[3\]~1 5 COMB LCCOMB_X22_Y19_N18 5 " "Info: 5: + IC(0.198 ns) + CELL(0.053 ns) = 1.518 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[3\]~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Ula32:ALU|carry_temp[3]~19 Ula32:ALU|carry_temp[3]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 1.945 ns Ula32:ALU\|carry_temp\[5\]~2 6 COMB LCCOMB_X22_Y19_N16 6 " "Info: 6: + IC(0.374 ns) + CELL(0.053 ns) = 1.945 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~2'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:ALU|carry_temp[3]~1 Ula32:ALU|carry_temp[5]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 2.226 ns Ula32:ALU\|carry_temp\[7\]~3 7 COMB LCCOMB_X22_Y19_N4 5 " "Info: 7: + IC(0.228 ns) + CELL(0.053 ns) = 2.226 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~3'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:ALU|carry_temp[5]~2 Ula32:ALU|carry_temp[7]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.497 ns Ula32:ALU\|carry_temp\[9\]~4 8 COMB LCCOMB_X22_Y19_N10 6 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 2.497 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~4'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALU|carry_temp[7]~3 Ula32:ALU|carry_temp[9]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 2.759 ns Ula32:ALU\|carry_temp\[11\]~5 9 COMB LCCOMB_X22_Y19_N30 6 " "Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 2.759 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~5'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALU|carry_temp[9]~4 Ula32:ALU|carry_temp[11]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.024 ns Ula32:ALU\|carry_temp\[13\]~6 10 COMB LCCOMB_X22_Y19_N0 6 " "Info: 10: + IC(0.212 ns) + CELL(0.053 ns) = 3.024 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALU|carry_temp[11]~5 Ula32:ALU|carry_temp[13]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.296 ns Ula32:ALU\|carry_temp\[15\]~7 11 COMB LCCOMB_X22_Y19_N22 6 " "Info: 11: + IC(0.219 ns) + CELL(0.053 ns) = 3.296 ns; Loc. = LCCOMB_X22_Y19_N22; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALU|carry_temp[13]~6 Ula32:ALU|carry_temp[15]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.053 ns) 3.932 ns Ula32:ALU\|carry_temp\[17\]~8 12 COMB LCCOMB_X22_Y17_N0 6 " "Info: 12: + IC(0.583 ns) + CELL(0.053 ns) = 3.932 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { Ula32:ALU|carry_temp[15]~7 Ula32:ALU|carry_temp[17]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.210 ns Ula32:ALU\|carry_temp\[19\]~9 13 COMB LCCOMB_X22_Y17_N4 6 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~9'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[17]~8 Ula32:ALU|carry_temp[19]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 4.469 ns Ula32:ALU\|carry_temp\[21\]~10 14 COMB LCCOMB_X22_Y17_N8 6 " "Info: 14: + IC(0.206 ns) + CELL(0.053 ns) = 4.469 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~10'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:ALU|carry_temp[19]~9 Ula32:ALU|carry_temp[21]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 4.823 ns Ula32:ALU\|carry_temp\[23\]~11 15 COMB LCCOMB_X22_Y17_N30 7 " "Info: 15: + IC(0.301 ns) + CELL(0.053 ns) = 4.823 ns; Loc. = LCCOMB_X22_Y17_N30; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ALU|carry_temp[21]~10 Ula32:ALU|carry_temp[23]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 5.109 ns Ula32:ALU\|carry_temp\[25\]~12 16 COMB LCCOMB_X22_Y17_N16 7 " "Info: 16: + IC(0.233 ns) + CELL(0.053 ns) = 5.109 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ALU|carry_temp[23]~11 Ula32:ALU|carry_temp[25]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.377 ns Ula32:ALU\|carry_temp\[27\]~13 17 COMB LCCOMB_X22_Y17_N20 5 " "Info: 17: + IC(0.215 ns) + CELL(0.053 ns) = 5.377 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[25]~12 Ula32:ALU|carry_temp[27]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.053 ns) 6.040 ns Ula32:ALU\|Mux3~1 18 COMB LCCOMB_X22_Y16_N24 4 " "Info: 18: + IC(0.610 ns) + CELL(0.053 ns) = 6.040 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 4; COMB Node = 'Ula32:ALU\|Mux3~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { Ula32:ALU|carry_temp[27]~13 Ula32:ALU|Mux3~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.357 ns) 6.755 ns Ula32:ALU\|Equal0~7 19 COMB LCCOMB_X23_Y16_N8 3 " "Info: 19: + IC(0.358 ns) + CELL(0.357 ns) = 6.755 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 3; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Ula32:ALU|Mux3~1 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.053 ns) 7.366 ns Ula32:ALU\|Equal0~8 20 COMB LCCOMB_X23_Y17_N16 4 " "Info: 20: + IC(0.558 ns) + CELL(0.053 ns) = 7.366 ns; Loc. = LCCOMB_X23_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(2.144 ns) 11.008 ns Zero 21 PIN PIN_H4 0 " "Info: 21: + IC(1.498 ns) + CELL(2.144 ns) = 11.008 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'Zero'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.556 ns ( 32.30 % ) " "Info: Total cell delay = 3.556 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.452 ns ( 67.70 % ) " "Info: Total interconnect delay = 7.452 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|carry_temp[1]~23 Ula32:ALU|carry_temp[1]~0 Ula32:ALU|carry_temp[3]~19 Ula32:ALU|carry_temp[3]~1 Ula32:ALU|carry_temp[5]~2 Ula32:ALU|carry_temp[7]~3 Ula32:ALU|carry_temp[9]~4 Ula32:ALU|carry_temp[11]~5 Ula32:ALU|carry_temp[13]~6 Ula32:ALU|carry_temp[15]~7 Ula32:ALU|carry_temp[17]~8 Ula32:ALU|carry_temp[19]~9 Ula32:ALU|carry_temp[21]~10 Ula32:ALU|carry_temp[23]~11 Ula32:ALU|carry_temp[25]~12 Ula32:ALU|carry_temp[27]~13 Ula32:ALU|Mux3~1 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|carry_temp[1]~23 {} Ula32:ALU|carry_temp[1]~0 {} Ula32:ALU|carry_temp[3]~19 {} Ula32:ALU|carry_temp[3]~1 {} Ula32:ALU|carry_temp[5]~2 {} Ula32:ALU|carry_temp[7]~3 {} Ula32:ALU|carry_temp[9]~4 {} Ula32:ALU|carry_temp[11]~5 {} Ula32:ALU|carry_temp[13]~6 {} Ula32:ALU|carry_temp[15]~7 {} Ula32:ALU|carry_temp[17]~8 {} Ula32:ALU|carry_temp[19]~9 {} Ula32:ALU|carry_temp[21]~10 {} Ula32:ALU|carry_temp[23]~11 {} Ula32:ALU|carry_temp[25]~12 {} Ula32:ALU|carry_temp[27]~13 {} Ula32:ALU|Mux3~1 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.256ns 0.209ns 0.542ns 0.198ns 0.374ns 0.228ns 0.218ns 0.209ns 0.212ns 0.219ns 0.583ns 0.225ns 0.206ns 0.301ns 0.233ns 0.215ns 0.610ns 0.358ns 0.558ns 1.498ns } { 0.000ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.357ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[0] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.878 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[0] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 1.078ns 0.828ns 1.248ns 0.877ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|carry_temp[1]~23 Ula32:ALU|carry_temp[1]~0 Ula32:ALU|carry_temp[3]~19 Ula32:ALU|carry_temp[3]~1 Ula32:ALU|carry_temp[5]~2 Ula32:ALU|carry_temp[7]~3 Ula32:ALU|carry_temp[9]~4 Ula32:ALU|carry_temp[11]~5 Ula32:ALU|carry_temp[13]~6 Ula32:ALU|carry_temp[15]~7 Ula32:ALU|carry_temp[17]~8 Ula32:ALU|carry_temp[19]~9 Ula32:ALU|carry_temp[21]~10 Ula32:ALU|carry_temp[23]~11 Ula32:ALU|carry_temp[25]~12 Ula32:ALU|carry_temp[27]~13 Ula32:ALU|Mux3~1 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|carry_temp[1]~23 {} Ula32:ALU|carry_temp[1]~0 {} Ula32:ALU|carry_temp[3]~19 {} Ula32:ALU|carry_temp[3]~1 {} Ula32:ALU|carry_temp[5]~2 {} Ula32:ALU|carry_temp[7]~3 {} Ula32:ALU|carry_temp[9]~4 {} Ula32:ALU|carry_temp[11]~5 {} Ula32:ALU|carry_temp[13]~6 {} Ula32:ALU|carry_temp[15]~7 {} Ula32:ALU|carry_temp[17]~8 {} Ula32:ALU|carry_temp[19]~9 {} Ula32:ALU|carry_temp[21]~10 {} Ula32:ALU|carry_temp[23]~11 {} Ula32:ALU|carry_temp[25]~12 {} Ula32:ALU|carry_temp[27]~13 {} Ula32:ALU|Mux3~1 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.256ns 0.209ns 0.542ns 0.198ns 0.374ns 0.228ns 0.218ns 0.209ns 0.212ns 0.219ns 0.583ns 0.225ns 0.206ns 0.301ns 0.233ns 0.215ns 0.610ns 0.358ns 0.558ns 1.498ns } { 0.000ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.357ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[6\] reset clock -2.795 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[6\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1416 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1416; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns UnidadeControle:CtrlUnit\|state\[6\] 3 REG LCFF_X22_Y15_N17 94 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 94; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.422 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 25 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 25; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.151 ns) + CELL(0.397 ns) 5.422 ns UnidadeControle:CtrlUnit\|state\[6\] 2 REG LCFF_X22_Y15_N17 94 " "Info: 2: + IC(4.151 ns) + CELL(0.397 ns) = 5.422 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 94; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.548 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 23.44 % ) " "Info: Total cell delay = 1.271 ns ( 23.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.151 ns ( 76.56 % ) " "Info: Total interconnect delay = 4.151 ns ( 76.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.422 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.422 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 4.151ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.422 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.422 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 4.151ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 108 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 07:04:59 2019 " "Info: Processing ended: Sat May 18 07:04:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
