0.6
2018.2
Jun 14 2018
20:41:02
H:/gyx verilog/digital/lab_8/lab8_1_1/lab8_1_1.sim/sim_1/synth/func/xsim/lab8_1_1_func_synth.v,1542335306,verilog,,,,clk_wiz_0;clk_wiz_0__clk_wiz_0_clk_wiz;glbl;lab8_1_1,,,../../../../../lab8_1_1.srcs/sources_1/ip/clk_wiz_0,,,,,
