INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eddy/Documents/vhdl/vhdl_coursera/sequential/counterD/counterD.srcs/sim_1/new/counter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_TB'
