// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _checkAxis_1_HH_
#define _checkAxis_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lineIntersectsPlane.h"
#include "pointOnSegment.h"
#include "p_hls_fptosi_float_i.h"

namespace ap_rtl {

struct checkAxis_1 : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<32> > edge_p1_x;
    sc_in< sc_lv<32> > edge_p1_y;
    sc_in< sc_lv<32> > edge_p1_z;
    sc_in< sc_lv<32> > edge_p2_x;
    sc_in< sc_lv<32> > edge_p2_y;
    sc_in< sc_lv<32> > edge_p2_z;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const3;


    // Module declarations
    checkAxis_1(sc_module_name name);
    SC_HAS_PROCESS(checkAxis_1);

    ~checkAxis_1();

    sc_trace_file* mVcdFile;

    lineIntersectsPlane* grp_lineIntersectsPlane_fu_128;
    lineIntersectsPlane* grp_lineIntersectsPlane_fu_146;
    lineIntersectsPlane* grp_lineIntersectsPlane_fu_164;
    lineIntersectsPlane* grp_lineIntersectsPlane_fu_182;
    pointOnSegment* grp_pointOnSegment_fu_200;
    pointOnSegment* grp_pointOnSegment_fu_213;
    pointOnSegment* grp_pointOnSegment_fu_226;
    pointOnSegment* grp_pointOnSegment_fu_239;
    p_hls_fptosi_float_i* j_assign_p_hls_fptosi_float_i_fu_252;
    p_hls_fptosi_float_i* k_assign_p_hls_fptosi_float_i_fu_257;
    p_hls_fptosi_float_i* j_assign_4_p_hls_fptosi_float_i_fu_262;
    p_hls_fptosi_float_i* k_assign_1_p_hls_fptosi_float_i_fu_267;
    p_hls_fptosi_float_i* j_assign_5_p_hls_fptosi_float_i_fu_272;
    p_hls_fptosi_float_i* k_assign_2_p_hls_fptosi_float_i_fu_277;
    p_hls_fptosi_float_i* j_assign_6_p_hls_fptosi_float_i_fu_282;
    p_hls_fptosi_float_i* k_assign_3_p_hls_fptosi_float_i_fu_287;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter51;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter1_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter2_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter3_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter4_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter5_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter6_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter7_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter8_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter9_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter10_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter11_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter12_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter13_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter14_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter15_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter16_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter17_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter18_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter19_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter20_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter21_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter22_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter23_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter24_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter25_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter26_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter27_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter28_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter29_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter30_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter31_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter32_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter33_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter34_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter35_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter36_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter37_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter38_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter39_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter40_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter41_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter42_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter43_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter44_reg;
    sc_signal< sc_lv<32> > edge_p2_z_read_reg_590_pp0_iter45_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter1_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter2_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter3_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter4_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter5_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter6_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter7_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter8_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter9_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter10_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter11_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter12_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter13_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter14_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter15_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter16_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter17_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter18_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter19_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter20_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter21_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter22_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter23_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter24_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter25_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter26_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter27_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter28_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter29_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter30_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter31_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter32_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter33_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter34_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter35_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter36_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter37_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter38_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter39_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter40_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter41_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter42_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter43_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter44_reg;
    sc_signal< sc_lv<32> > edge_p2_y_read_reg_602_pp0_iter45_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter1_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter2_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter3_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter4_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter5_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter6_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter7_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter8_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter9_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter10_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter11_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter12_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter13_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter14_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter15_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter16_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter17_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter18_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter19_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter20_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter21_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter22_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter23_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter24_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter25_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter26_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter27_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter28_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter29_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter30_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter31_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter32_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter33_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter34_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter35_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter36_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter37_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter38_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter39_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter40_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter41_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter42_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter43_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter44_reg;
    sc_signal< sc_lv<32> > edge_p2_x_read_reg_614_pp0_iter45_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter1_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter2_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter3_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter4_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter5_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter6_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter7_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter8_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter9_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter10_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter11_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter12_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter13_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter14_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter15_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter16_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter17_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter18_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter19_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter20_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter21_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter22_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter23_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter24_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter25_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter26_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter27_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter28_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter29_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter30_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter31_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter32_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter33_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter34_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter35_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter36_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter37_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter38_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter39_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter40_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter41_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter42_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter43_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter44_reg;
    sc_signal< sc_lv<32> > edge_p1_z_read_reg_626_pp0_iter45_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter1_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter2_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter3_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter4_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter5_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter6_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter7_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter8_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter9_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter10_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter11_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter12_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter13_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter14_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter15_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter16_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter17_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter18_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter19_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter20_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter21_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter22_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter23_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter24_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter25_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter26_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter27_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter28_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter29_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter30_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter31_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter32_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter33_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter34_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter35_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter36_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter37_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter38_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter39_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter40_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter41_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter42_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter43_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter44_reg;
    sc_signal< sc_lv<32> > edge_p1_y_read_reg_638_pp0_iter45_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter1_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter2_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter3_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter4_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter5_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter6_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter7_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter8_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter9_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter10_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter11_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter12_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter13_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter14_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter15_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter16_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter17_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter18_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter19_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter20_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter21_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter22_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter23_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter24_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter25_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter26_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter27_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter28_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter29_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter30_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter31_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter32_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter33_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter34_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter35_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter36_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter37_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter38_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter39_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter40_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter41_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter42_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter43_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter44_reg;
    sc_signal< sc_lv<32> > edge_p1_x_read_reg_650_pp0_iter45_reg;
    sc_signal< sc_lv<32> > p_s_reg_662;
    sc_signal< sc_lv<32> > p_s_reg_662_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_s_reg_662_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_s_reg_662_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_s_reg_662_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_1_reg_668;
    sc_signal< sc_lv<32> > p_1_reg_668_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_1_reg_668_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_1_reg_668_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_1_reg_668_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_2_reg_674;
    sc_signal< sc_lv<32> > p_04_0_1_reg_679;
    sc_signal< sc_lv<32> > p_04_0_1_reg_679_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_04_0_1_reg_679_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_04_0_1_reg_679_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_04_0_1_reg_679_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_15_0_1_reg_685;
    sc_signal< sc_lv<32> > p_15_0_1_reg_685_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_15_0_1_reg_685_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_15_0_1_reg_685_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_15_0_1_reg_685_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_26_0_1_reg_691;
    sc_signal< sc_lv<32> > p_04_0_2_reg_696;
    sc_signal< sc_lv<32> > p_04_0_2_reg_696_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_04_0_2_reg_696_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_04_0_2_reg_696_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_04_0_2_reg_696_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_15_0_2_reg_702;
    sc_signal< sc_lv<32> > p_15_0_2_reg_702_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_15_0_2_reg_702_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_15_0_2_reg_702_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_15_0_2_reg_702_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_26_0_2_reg_708;
    sc_signal< sc_lv<32> > p_04_0_3_reg_713;
    sc_signal< sc_lv<32> > p_04_0_3_reg_713_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_04_0_3_reg_713_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_04_0_3_reg_713_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_04_0_3_reg_713_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_15_0_3_reg_719;
    sc_signal< sc_lv<32> > p_15_0_3_reg_719_pp0_iter46_reg;
    sc_signal< sc_lv<32> > p_15_0_3_reg_719_pp0_iter47_reg;
    sc_signal< sc_lv<32> > p_15_0_3_reg_719_pp0_iter48_reg;
    sc_signal< sc_lv<32> > p_15_0_3_reg_719_pp0_iter49_reg;
    sc_signal< sc_lv<32> > p_26_0_3_reg_725;
    sc_signal< sc_lv<1> > grp_pointOnSegment_fu_200_ap_return;
    sc_signal< sc_lv<1> > tmp_s_reg_730;
    sc_signal< sc_lv<32> > j_assign_p_hls_fptosi_float_i_fu_252_ap_return;
    sc_signal< sc_lv<32> > j_assign_reg_734;
    sc_signal< sc_lv<32> > k_assign_p_hls_fptosi_float_i_fu_257_ap_return;
    sc_signal< sc_lv<32> > k_assign_reg_739;
    sc_signal< sc_lv<1> > grp_pointOnSegment_fu_213_ap_return;
    sc_signal< sc_lv<1> > tmp_45_1_reg_744;
    sc_signal< sc_lv<32> > j_assign_4_p_hls_fptosi_float_i_fu_262_ap_return;
    sc_signal< sc_lv<32> > j_assign_4_reg_748;
    sc_signal< sc_lv<32> > k_assign_1_p_hls_fptosi_float_i_fu_267_ap_return;
    sc_signal< sc_lv<32> > k_assign_1_reg_753;
    sc_signal< sc_lv<1> > grp_pointOnSegment_fu_226_ap_return;
    sc_signal< sc_lv<1> > tmp_45_2_reg_758;
    sc_signal< sc_lv<32> > j_assign_5_p_hls_fptosi_float_i_fu_272_ap_return;
    sc_signal< sc_lv<32> > j_assign_5_reg_762;
    sc_signal< sc_lv<32> > k_assign_2_p_hls_fptosi_float_i_fu_277_ap_return;
    sc_signal< sc_lv<32> > k_assign_2_reg_767;
    sc_signal< sc_lv<1> > grp_pointOnSegment_fu_239_ap_return;
    sc_signal< sc_lv<1> > tmp_45_3_reg_772;
    sc_signal< sc_lv<32> > j_assign_6_p_hls_fptosi_float_i_fu_282_ap_return;
    sc_signal< sc_lv<32> > j_assign_6_reg_776;
    sc_signal< sc_lv<32> > k_assign_3_p_hls_fptosi_float_i_fu_287_ap_return;
    sc_signal< sc_lv<32> > k_assign_3_reg_781;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_128_ap_return_0;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_128_ap_return_1;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_128_ap_return_2;
    sc_signal< sc_logic > grp_lineIntersectsPlane_fu_128_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call7;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call7;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call7;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call7;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call7;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call7;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call7;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call7;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call7;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call7;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call7;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call7;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call7;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call7;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call7;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call7;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call7;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call7;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call7;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call7;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call7;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call7;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26_ignore_call7;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27_ignore_call7;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28_ignore_call7;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29_ignore_call7;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30_ignore_call7;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31_ignore_call7;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32_ignore_call7;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33_ignore_call7;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34_ignore_call7;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35_ignore_call7;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36_ignore_call7;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37_ignore_call7;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter38_ignore_call7;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter39_ignore_call7;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter40_ignore_call7;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter41_ignore_call7;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter42_ignore_call7;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter43_ignore_call7;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter44_ignore_call7;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter45_ignore_call7;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter46_ignore_call7;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter47_ignore_call7;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter48_ignore_call7;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter49_ignore_call7;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter50_ignore_call7;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter51_ignore_call7;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp59;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_146_ap_return_0;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_146_ap_return_1;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_146_ap_return_2;
    sc_signal< sc_logic > grp_lineIntersectsPlane_fu_146_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call1;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call1;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call1;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call1;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call1;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call1;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call1;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call1;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call1;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call1;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call1;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call1;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call1;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call1;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call1;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26_ignore_call1;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27_ignore_call1;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28_ignore_call1;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29_ignore_call1;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30_ignore_call1;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31_ignore_call1;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32_ignore_call1;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33_ignore_call1;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34_ignore_call1;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35_ignore_call1;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36_ignore_call1;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37_ignore_call1;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter38_ignore_call1;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter39_ignore_call1;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter40_ignore_call1;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter41_ignore_call1;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter42_ignore_call1;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter43_ignore_call1;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter44_ignore_call1;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter45_ignore_call1;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter46_ignore_call1;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter47_ignore_call1;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter48_ignore_call1;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter49_ignore_call1;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter50_ignore_call1;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter51_ignore_call1;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp60;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_164_ap_return_0;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_164_ap_return_1;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_164_ap_return_2;
    sc_signal< sc_logic > grp_lineIntersectsPlane_fu_164_ap_ce;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp61;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_182_ap_return_0;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_182_ap_return_1;
    sc_signal< sc_lv<32> > grp_lineIntersectsPlane_fu_182_ap_return_2;
    sc_signal< sc_logic > grp_lineIntersectsPlane_fu_182_ap_ce;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp62;
    sc_signal< sc_logic > grp_pointOnSegment_fu_200_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call11;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call11;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call11;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call11;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call11;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call11;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call11;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call11;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call11;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call11;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call11;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call11;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call11;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call11;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call11;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call11;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call11;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call11;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call11;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call11;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call11;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call11;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call11;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26_ignore_call11;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27_ignore_call11;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28_ignore_call11;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29_ignore_call11;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30_ignore_call11;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31_ignore_call11;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32_ignore_call11;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33_ignore_call11;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34_ignore_call11;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35_ignore_call11;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36_ignore_call11;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37_ignore_call11;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter38_ignore_call11;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter39_ignore_call11;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter40_ignore_call11;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter41_ignore_call11;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter42_ignore_call11;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter43_ignore_call11;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter44_ignore_call11;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter45_ignore_call11;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter46_ignore_call11;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter47_ignore_call11;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter48_ignore_call11;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter49_ignore_call11;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter50_ignore_call11;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter51_ignore_call11;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp255;
    sc_signal< sc_logic > grp_pointOnSegment_fu_213_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call5;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call5;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call5;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call5;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call5;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call5;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call5;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call5;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call5;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call5;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call5;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call5;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call5;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call5;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call5;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call5;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call5;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call5;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call5;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call5;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call5;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call5;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26_ignore_call5;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27_ignore_call5;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28_ignore_call5;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29_ignore_call5;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30_ignore_call5;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31_ignore_call5;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32_ignore_call5;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33_ignore_call5;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34_ignore_call5;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35_ignore_call5;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36_ignore_call5;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37_ignore_call5;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter38_ignore_call5;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter39_ignore_call5;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter40_ignore_call5;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter41_ignore_call5;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter42_ignore_call5;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter43_ignore_call5;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter44_ignore_call5;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter45_ignore_call5;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter46_ignore_call5;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter47_ignore_call5;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter48_ignore_call5;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter49_ignore_call5;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter50_ignore_call5;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter51_ignore_call5;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp256;
    sc_signal< sc_logic > grp_pointOnSegment_fu_226_ap_ce;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp257;
    sc_signal< sc_logic > grp_pointOnSegment_fu_239_ap_ce;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp258;
    sc_signal< sc_logic > j_assign_p_hls_fptosi_float_i_fu_252_ap_ready;
    sc_signal< sc_logic > k_assign_p_hls_fptosi_float_i_fu_257_ap_ready;
    sc_signal< sc_logic > j_assign_4_p_hls_fptosi_float_i_fu_262_ap_ready;
    sc_signal< sc_logic > k_assign_1_p_hls_fptosi_float_i_fu_267_ap_ready;
    sc_signal< sc_logic > j_assign_5_p_hls_fptosi_float_i_fu_272_ap_ready;
    sc_signal< sc_logic > k_assign_2_p_hls_fptosi_float_i_fu_277_ap_ready;
    sc_signal< sc_logic > j_assign_6_p_hls_fptosi_float_i_fu_282_ap_ready;
    sc_signal< sc_logic > k_assign_3_p_hls_fptosi_float_i_fu_287_ap_ready;
    sc_signal< sc_lv<64> > ap_phi_mux_collisions_load_0_phi_fu_88_p4;
    sc_signal< sc_lv<64> > or_ln133_fu_388_p2;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter51_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter12_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter13_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter14_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter15_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter16_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter17_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter18_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter19_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter20_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter21_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter22_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter23_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter24_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter25_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter26_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter27_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter28_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter29_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter30_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter31_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter32_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter33_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter34_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter35_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter36_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter37_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter38_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter39_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter40_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter41_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter42_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter43_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter44_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter45_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter46_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter47_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter48_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter49_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter50_collisions_load_0_reg_84;
    sc_signal< sc_lv<64> > ap_phi_mux_collisions_load_1_phi_fu_99_p4;
    sc_signal< sc_lv<64> > or_ln133_1_fu_443_p2;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter51_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter12_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter13_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter14_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter15_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter16_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter17_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter18_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter19_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter20_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter21_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter22_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter23_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter24_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter25_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter26_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter27_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter28_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter29_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter30_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter31_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter32_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter33_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter34_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter35_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter36_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter37_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter38_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter39_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter40_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter41_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter42_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter43_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter44_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter45_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter46_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter47_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter48_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter49_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter50_collisions_load_1_reg_95;
    sc_signal< sc_lv<64> > ap_phi_mux_collisions_load_2_phi_fu_110_p4;
    sc_signal< sc_lv<64> > or_ln133_2_fu_504_p2;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter51_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter12_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter13_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter14_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter15_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter16_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter17_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter18_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter19_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter20_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter21_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter22_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter23_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter24_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter25_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter26_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter27_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter28_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter29_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter30_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter31_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter32_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter33_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter34_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter35_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter36_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter37_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter38_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter39_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter40_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter41_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter42_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter43_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter44_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter45_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter46_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter47_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter48_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter49_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter50_collisions_load_2_reg_106;
    sc_signal< sc_lv<64> > ap_phi_mux_collisions_load_3_phi_fu_121_p4;
    sc_signal< sc_lv<64> > or_ln133_3_fu_565_p2;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter51_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter12_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter13_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter14_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter15_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter16_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter17_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter18_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter19_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter20_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter21_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter22_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter23_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter24_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter25_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter26_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter27_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter28_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter29_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter30_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter31_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter32_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter33_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter34_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter35_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter36_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter37_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter38_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter39_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter40_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter41_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter42_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter43_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter44_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter45_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter46_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter47_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter48_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter49_collisions_load_3_reg_117;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter50_collisions_load_3_reg_117;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > shl_ln80_fu_340_p2;
    sc_signal< sc_lv<32> > shl_ln80_4_fu_345_p2;
    sc_signal< sc_lv<32> > add_ln80_fu_350_p2;
    sc_signal< sc_lv<64> > zext_ln132_fu_356_p1;
    sc_signal< sc_lv<32> > add_ln80_10_fu_366_p2;
    sc_signal< sc_lv<32> > add_ln80_11_fu_372_p2;
    sc_signal< sc_lv<64> > zext_ln133_fu_378_p1;
    sc_signal< sc_lv<64> > shl_ln133_fu_382_p2;
    sc_signal< sc_lv<64> > shl_ln132_fu_360_p2;
    sc_signal< sc_lv<32> > shl_ln80_5_fu_395_p2;
    sc_signal< sc_lv<32> > or_ln80_fu_405_p2;
    sc_signal< sc_lv<32> > shl_ln80_6_fu_400_p2;
    sc_signal< sc_lv<32> > add_ln80_12_fu_411_p2;
    sc_signal< sc_lv<64> > zext_ln132_1_fu_417_p1;
    sc_signal< sc_lv<32> > add_ln80_13_fu_427_p2;
    sc_signal< sc_lv<64> > zext_ln133_1_fu_433_p1;
    sc_signal< sc_lv<64> > shl_ln133_1_fu_437_p2;
    sc_signal< sc_lv<64> > shl_ln132_1_fu_421_p2;
    sc_signal< sc_lv<32> > shl_ln80_7_fu_450_p2;
    sc_signal< sc_lv<32> > or_ln80_1_fu_460_p2;
    sc_signal< sc_lv<32> > shl_ln80_8_fu_455_p2;
    sc_signal< sc_lv<32> > add_ln80_14_fu_466_p2;
    sc_signal< sc_lv<64> > zext_ln132_2_fu_472_p1;
    sc_signal< sc_lv<32> > or_ln80_2_fu_482_p2;
    sc_signal< sc_lv<32> > add_ln80_15_fu_488_p2;
    sc_signal< sc_lv<64> > zext_ln133_2_fu_494_p1;
    sc_signal< sc_lv<64> > shl_ln133_2_fu_498_p2;
    sc_signal< sc_lv<64> > shl_ln132_2_fu_476_p2;
    sc_signal< sc_lv<32> > shl_ln80_9_fu_511_p2;
    sc_signal< sc_lv<32> > or_ln80_3_fu_521_p2;
    sc_signal< sc_lv<32> > shl_ln80_10_fu_516_p2;
    sc_signal< sc_lv<32> > add_ln80_16_fu_527_p2;
    sc_signal< sc_lv<64> > zext_ln132_3_fu_533_p1;
    sc_signal< sc_lv<32> > or_ln80_4_fu_543_p2;
    sc_signal< sc_lv<32> > add_ln80_17_fu_549_p2;
    sc_signal< sc_lv<64> > zext_ln133_3_fu_555_p1;
    sc_signal< sc_lv<64> > shl_ln133_3_fu_559_p2;
    sc_signal< sc_lv<64> > shl_ln132_3_fu_537_p2;
    sc_signal< sc_lv<64> > or_ln139_3_fu_578_p2;
    sc_signal< sc_lv<64> > or_ln139_fu_572_p2;
    sc_signal< sc_lv<32> > edge_p1_x_int_reg;
    sc_signal< sc_lv<32> > edge_p1_y_int_reg;
    sc_signal< sc_lv<32> > edge_p1_z_int_reg;
    sc_signal< sc_lv<32> > edge_p2_x_int_reg;
    sc_signal< sc_lv<32> > edge_p2_y_int_reg;
    sc_signal< sc_lv<32> > edge_p2_z_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_40000000;
    static const sc_lv<32> ap_const_lv32_40400000;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_add_ln80_10_fu_366_p2();
    void thread_add_ln80_11_fu_372_p2();
    void thread_add_ln80_12_fu_411_p2();
    void thread_add_ln80_13_fu_427_p2();
    void thread_add_ln80_14_fu_466_p2();
    void thread_add_ln80_15_fu_488_p2();
    void thread_add_ln80_16_fu_527_p2();
    void thread_add_ln80_17_fu_549_p2();
    void thread_add_ln80_fu_350_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp255();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp256();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp257();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp258();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp59();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp60();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp61();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp62();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call1();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call11();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call5();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call7();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call1();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call11();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call5();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call7();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call1();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call11();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call5();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call7();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call1();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call11();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call5();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call7();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call1();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call11();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call5();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call7();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call1();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call11();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call5();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call7();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call1();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call11();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call5();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call7();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call1();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call11();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call5();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call7();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call1();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call11();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call5();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call7();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call1();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call11();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call5();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call7();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call1();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call11();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call5();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call7();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call1();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call11();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call5();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call7();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call1();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call11();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call5();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call7();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call1();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call11();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call5();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call7();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call1();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call11();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call5();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call7();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call1();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call11();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call5();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call7();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call1();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call11();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call5();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call7();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call1();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call11();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call5();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call7();
    void thread_ap_block_state27_pp0_stage0_iter26();
    void thread_ap_block_state27_pp0_stage0_iter26_ignore_call1();
    void thread_ap_block_state27_pp0_stage0_iter26_ignore_call11();
    void thread_ap_block_state27_pp0_stage0_iter26_ignore_call5();
    void thread_ap_block_state27_pp0_stage0_iter26_ignore_call7();
    void thread_ap_block_state28_pp0_stage0_iter27();
    void thread_ap_block_state28_pp0_stage0_iter27_ignore_call1();
    void thread_ap_block_state28_pp0_stage0_iter27_ignore_call11();
    void thread_ap_block_state28_pp0_stage0_iter27_ignore_call5();
    void thread_ap_block_state28_pp0_stage0_iter27_ignore_call7();
    void thread_ap_block_state29_pp0_stage0_iter28();
    void thread_ap_block_state29_pp0_stage0_iter28_ignore_call1();
    void thread_ap_block_state29_pp0_stage0_iter28_ignore_call11();
    void thread_ap_block_state29_pp0_stage0_iter28_ignore_call5();
    void thread_ap_block_state29_pp0_stage0_iter28_ignore_call7();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call11();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call5();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call7();
    void thread_ap_block_state30_pp0_stage0_iter29();
    void thread_ap_block_state30_pp0_stage0_iter29_ignore_call1();
    void thread_ap_block_state30_pp0_stage0_iter29_ignore_call11();
    void thread_ap_block_state30_pp0_stage0_iter29_ignore_call5();
    void thread_ap_block_state30_pp0_stage0_iter29_ignore_call7();
    void thread_ap_block_state31_pp0_stage0_iter30();
    void thread_ap_block_state31_pp0_stage0_iter30_ignore_call1();
    void thread_ap_block_state31_pp0_stage0_iter30_ignore_call11();
    void thread_ap_block_state31_pp0_stage0_iter30_ignore_call5();
    void thread_ap_block_state31_pp0_stage0_iter30_ignore_call7();
    void thread_ap_block_state32_pp0_stage0_iter31();
    void thread_ap_block_state32_pp0_stage0_iter31_ignore_call1();
    void thread_ap_block_state32_pp0_stage0_iter31_ignore_call11();
    void thread_ap_block_state32_pp0_stage0_iter31_ignore_call5();
    void thread_ap_block_state32_pp0_stage0_iter31_ignore_call7();
    void thread_ap_block_state33_pp0_stage0_iter32();
    void thread_ap_block_state33_pp0_stage0_iter32_ignore_call1();
    void thread_ap_block_state33_pp0_stage0_iter32_ignore_call11();
    void thread_ap_block_state33_pp0_stage0_iter32_ignore_call5();
    void thread_ap_block_state33_pp0_stage0_iter32_ignore_call7();
    void thread_ap_block_state34_pp0_stage0_iter33();
    void thread_ap_block_state34_pp0_stage0_iter33_ignore_call1();
    void thread_ap_block_state34_pp0_stage0_iter33_ignore_call11();
    void thread_ap_block_state34_pp0_stage0_iter33_ignore_call5();
    void thread_ap_block_state34_pp0_stage0_iter33_ignore_call7();
    void thread_ap_block_state35_pp0_stage0_iter34();
    void thread_ap_block_state35_pp0_stage0_iter34_ignore_call1();
    void thread_ap_block_state35_pp0_stage0_iter34_ignore_call11();
    void thread_ap_block_state35_pp0_stage0_iter34_ignore_call5();
    void thread_ap_block_state35_pp0_stage0_iter34_ignore_call7();
    void thread_ap_block_state36_pp0_stage0_iter35();
    void thread_ap_block_state36_pp0_stage0_iter35_ignore_call1();
    void thread_ap_block_state36_pp0_stage0_iter35_ignore_call11();
    void thread_ap_block_state36_pp0_stage0_iter35_ignore_call5();
    void thread_ap_block_state36_pp0_stage0_iter35_ignore_call7();
    void thread_ap_block_state37_pp0_stage0_iter36();
    void thread_ap_block_state37_pp0_stage0_iter36_ignore_call1();
    void thread_ap_block_state37_pp0_stage0_iter36_ignore_call11();
    void thread_ap_block_state37_pp0_stage0_iter36_ignore_call5();
    void thread_ap_block_state37_pp0_stage0_iter36_ignore_call7();
    void thread_ap_block_state38_pp0_stage0_iter37();
    void thread_ap_block_state38_pp0_stage0_iter37_ignore_call1();
    void thread_ap_block_state38_pp0_stage0_iter37_ignore_call11();
    void thread_ap_block_state38_pp0_stage0_iter37_ignore_call5();
    void thread_ap_block_state38_pp0_stage0_iter37_ignore_call7();
    void thread_ap_block_state39_pp0_stage0_iter38();
    void thread_ap_block_state39_pp0_stage0_iter38_ignore_call1();
    void thread_ap_block_state39_pp0_stage0_iter38_ignore_call11();
    void thread_ap_block_state39_pp0_stage0_iter38_ignore_call5();
    void thread_ap_block_state39_pp0_stage0_iter38_ignore_call7();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call1();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call11();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call5();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call7();
    void thread_ap_block_state40_pp0_stage0_iter39();
    void thread_ap_block_state40_pp0_stage0_iter39_ignore_call1();
    void thread_ap_block_state40_pp0_stage0_iter39_ignore_call11();
    void thread_ap_block_state40_pp0_stage0_iter39_ignore_call5();
    void thread_ap_block_state40_pp0_stage0_iter39_ignore_call7();
    void thread_ap_block_state41_pp0_stage0_iter40();
    void thread_ap_block_state41_pp0_stage0_iter40_ignore_call1();
    void thread_ap_block_state41_pp0_stage0_iter40_ignore_call11();
    void thread_ap_block_state41_pp0_stage0_iter40_ignore_call5();
    void thread_ap_block_state41_pp0_stage0_iter40_ignore_call7();
    void thread_ap_block_state42_pp0_stage0_iter41();
    void thread_ap_block_state42_pp0_stage0_iter41_ignore_call1();
    void thread_ap_block_state42_pp0_stage0_iter41_ignore_call11();
    void thread_ap_block_state42_pp0_stage0_iter41_ignore_call5();
    void thread_ap_block_state42_pp0_stage0_iter41_ignore_call7();
    void thread_ap_block_state43_pp0_stage0_iter42();
    void thread_ap_block_state43_pp0_stage0_iter42_ignore_call1();
    void thread_ap_block_state43_pp0_stage0_iter42_ignore_call11();
    void thread_ap_block_state43_pp0_stage0_iter42_ignore_call5();
    void thread_ap_block_state43_pp0_stage0_iter42_ignore_call7();
    void thread_ap_block_state44_pp0_stage0_iter43();
    void thread_ap_block_state44_pp0_stage0_iter43_ignore_call1();
    void thread_ap_block_state44_pp0_stage0_iter43_ignore_call11();
    void thread_ap_block_state44_pp0_stage0_iter43_ignore_call5();
    void thread_ap_block_state44_pp0_stage0_iter43_ignore_call7();
    void thread_ap_block_state45_pp0_stage0_iter44();
    void thread_ap_block_state45_pp0_stage0_iter44_ignore_call1();
    void thread_ap_block_state45_pp0_stage0_iter44_ignore_call11();
    void thread_ap_block_state45_pp0_stage0_iter44_ignore_call5();
    void thread_ap_block_state45_pp0_stage0_iter44_ignore_call7();
    void thread_ap_block_state46_pp0_stage0_iter45();
    void thread_ap_block_state46_pp0_stage0_iter45_ignore_call1();
    void thread_ap_block_state46_pp0_stage0_iter45_ignore_call11();
    void thread_ap_block_state46_pp0_stage0_iter45_ignore_call5();
    void thread_ap_block_state46_pp0_stage0_iter45_ignore_call7();
    void thread_ap_block_state47_pp0_stage0_iter46();
    void thread_ap_block_state47_pp0_stage0_iter46_ignore_call1();
    void thread_ap_block_state47_pp0_stage0_iter46_ignore_call11();
    void thread_ap_block_state47_pp0_stage0_iter46_ignore_call5();
    void thread_ap_block_state47_pp0_stage0_iter46_ignore_call7();
    void thread_ap_block_state48_pp0_stage0_iter47();
    void thread_ap_block_state48_pp0_stage0_iter47_ignore_call1();
    void thread_ap_block_state48_pp0_stage0_iter47_ignore_call11();
    void thread_ap_block_state48_pp0_stage0_iter47_ignore_call5();
    void thread_ap_block_state48_pp0_stage0_iter47_ignore_call7();
    void thread_ap_block_state49_pp0_stage0_iter48();
    void thread_ap_block_state49_pp0_stage0_iter48_ignore_call1();
    void thread_ap_block_state49_pp0_stage0_iter48_ignore_call11();
    void thread_ap_block_state49_pp0_stage0_iter48_ignore_call5();
    void thread_ap_block_state49_pp0_stage0_iter48_ignore_call7();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call1();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call11();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call5();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call7();
    void thread_ap_block_state50_pp0_stage0_iter49();
    void thread_ap_block_state50_pp0_stage0_iter49_ignore_call1();
    void thread_ap_block_state50_pp0_stage0_iter49_ignore_call11();
    void thread_ap_block_state50_pp0_stage0_iter49_ignore_call5();
    void thread_ap_block_state50_pp0_stage0_iter49_ignore_call7();
    void thread_ap_block_state51_pp0_stage0_iter50();
    void thread_ap_block_state51_pp0_stage0_iter50_ignore_call1();
    void thread_ap_block_state51_pp0_stage0_iter50_ignore_call11();
    void thread_ap_block_state51_pp0_stage0_iter50_ignore_call5();
    void thread_ap_block_state51_pp0_stage0_iter50_ignore_call7();
    void thread_ap_block_state52_pp0_stage0_iter51();
    void thread_ap_block_state52_pp0_stage0_iter51_ignore_call1();
    void thread_ap_block_state52_pp0_stage0_iter51_ignore_call11();
    void thread_ap_block_state52_pp0_stage0_iter51_ignore_call5();
    void thread_ap_block_state52_pp0_stage0_iter51_ignore_call7();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call1();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call11();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call5();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call7();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call1();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call11();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call7();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call1();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call11();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call5();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call7();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call1();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call11();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call5();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call1();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call11();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call5();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call7();
    void thread_ap_phi_mux_collisions_load_0_phi_fu_88_p4();
    void thread_ap_phi_mux_collisions_load_1_phi_fu_99_p4();
    void thread_ap_phi_mux_collisions_load_2_phi_fu_110_p4();
    void thread_ap_phi_mux_collisions_load_3_phi_fu_121_p4();
    void thread_ap_phi_reg_pp0_iter0_collisions_load_0_reg_84();
    void thread_ap_phi_reg_pp0_iter0_collisions_load_1_reg_95();
    void thread_ap_phi_reg_pp0_iter0_collisions_load_2_reg_106();
    void thread_ap_phi_reg_pp0_iter0_collisions_load_3_reg_117();
    void thread_ap_return();
    void thread_grp_lineIntersectsPlane_fu_128_ap_ce();
    void thread_grp_lineIntersectsPlane_fu_146_ap_ce();
    void thread_grp_lineIntersectsPlane_fu_164_ap_ce();
    void thread_grp_lineIntersectsPlane_fu_182_ap_ce();
    void thread_grp_pointOnSegment_fu_200_ap_ce();
    void thread_grp_pointOnSegment_fu_213_ap_ce();
    void thread_grp_pointOnSegment_fu_226_ap_ce();
    void thread_grp_pointOnSegment_fu_239_ap_ce();
    void thread_or_ln133_1_fu_443_p2();
    void thread_or_ln133_2_fu_504_p2();
    void thread_or_ln133_3_fu_565_p2();
    void thread_or_ln133_fu_388_p2();
    void thread_or_ln139_3_fu_578_p2();
    void thread_or_ln139_fu_572_p2();
    void thread_or_ln80_1_fu_460_p2();
    void thread_or_ln80_2_fu_482_p2();
    void thread_or_ln80_3_fu_521_p2();
    void thread_or_ln80_4_fu_543_p2();
    void thread_or_ln80_fu_405_p2();
    void thread_shl_ln132_1_fu_421_p2();
    void thread_shl_ln132_2_fu_476_p2();
    void thread_shl_ln132_3_fu_537_p2();
    void thread_shl_ln132_fu_360_p2();
    void thread_shl_ln133_1_fu_437_p2();
    void thread_shl_ln133_2_fu_498_p2();
    void thread_shl_ln133_3_fu_559_p2();
    void thread_shl_ln133_fu_382_p2();
    void thread_shl_ln80_10_fu_516_p2();
    void thread_shl_ln80_4_fu_345_p2();
    void thread_shl_ln80_5_fu_395_p2();
    void thread_shl_ln80_6_fu_400_p2();
    void thread_shl_ln80_7_fu_450_p2();
    void thread_shl_ln80_8_fu_455_p2();
    void thread_shl_ln80_9_fu_511_p2();
    void thread_shl_ln80_fu_340_p2();
    void thread_zext_ln132_1_fu_417_p1();
    void thread_zext_ln132_2_fu_472_p1();
    void thread_zext_ln132_3_fu_533_p1();
    void thread_zext_ln132_fu_356_p1();
    void thread_zext_ln133_1_fu_433_p1();
    void thread_zext_ln133_2_fu_494_p1();
    void thread_zext_ln133_3_fu_555_p1();
    void thread_zext_ln133_fu_378_p1();
};

}

using namespace ap_rtl;

#endif
