Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jul 14 13:23:59 2025
| Host         : ayvictus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file am2940_top_timing_summary_routed.rpt -pb am2940_top_timing_summary_routed.pb -rpx am2940_top_timing_summary_routed.rpx -warn_on_violation
| Design       : am2940_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            ACO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.580ns  (logic 5.448ns (47.050%)  route 6.132ns (52.950%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.731     4.192    addr_path_inst/addr_counter_inst/I_IBUF[0]
    SLICE_X65Y57         LUT3 (Prop_lut3_I1_O)        0.152     4.344 r  addr_path_inst/addr_counter_inst/ACO_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.654     4.998    addr_path_inst/addr_counter_inst/ACO_OBUF_inst_i_3_n_0
    SLICE_X65Y56         LUT5 (Prop_lut5_I2_O)        0.326     5.324 r  addr_path_inst/addr_counter_inst/ACO_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.747     8.070    ACO_OBUF
    E6                   OBUF (Prop_obuf_I_O)         3.510    11.580 r  ACO_OBUF_inst/O
                         net (fo=0)                   0.000    11.580    ACO
    E6                                                                r  ACO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            WCO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.470ns  (logic 5.454ns (47.549%)  route 6.016ns (52.451%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  I_IBUF[1]_inst/O
                         net (fo=23, routed)          2.811     4.265    ctrl_register_inst/I_IBUF[1]
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.152     4.417 r  ctrl_register_inst/WCO_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.659     5.076    word_path_inst/word_counter_inst/incw
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.326     5.402 r  word_path_inst/word_counter_inst/WCO_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.546     7.948    WCO_OBUF
    C3                   OBUF (Prop_obuf_I_O)         3.521    11.470 r  WCO_OBUF_inst/O
                         net (fo=0)                   0.000    11.470    WCO
    C3                                                                r  WCO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WCI
                            (input port)
  Destination:            DONE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.934ns  (logic 5.470ns (50.028%)  route 5.464ns (49.972%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  WCI (IN)
                         net (fo=0)                   0.000     0.000    WCI
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  WCI_IBUF_inst/O
                         net (fo=3, routed)           2.311     3.767    word_path_inst/word_counter_inst/WCI_IBUF
    SLICE_X63Y56         LUT5 (Prop_lut5_I3_O)        0.154     3.921 r  word_path_inst/word_counter_inst/DONE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.808     4.729    word_path_inst/word_counter_inst/DONE_OBUF_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.327     5.056 r  word_path_inst/word_counter_inst/DONE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.344     7.401    DONE_OBUF
    B2                   OBUF (Prop_obuf_I_O)         3.533    10.934 r  DONE_OBUF_inst/O
                         net (fo=0)                   0.000    10.934    DONE
    B2                                                                r  DONE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            D_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.404ns  (logic 5.100ns (49.020%)  route 5.304ns (50.980%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.731     4.192    addr_path_inst/addr_counter_inst/I_IBUF[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.124     4.316 r  addr_path_inst/addr_counter_inst/D_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.573     6.889    D_OUT_OBUF[3]
    E5                   OBUF (Prop_obuf_I_O)         3.516    10.404 r  D_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.404    D_OUT[3]
    E5                                                                r  D_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            OEDATA_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.323ns  (logic 5.122ns (49.615%)  route 5.201ns (50.385%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.871     4.332    I_IBUF[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.456 r  OEDATA_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.330     6.786    OEDATA_LED_OBUF
    A2                   OBUF (Prop_obuf_I_O)         3.537    10.323 r  OEDATA_LED_OBUF_inst/O
                         net (fo=0)                   0.000    10.323    OEDATA_LED
    A2                                                                r  OEDATA_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            D_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.952ns  (logic 5.104ns (51.287%)  route 4.848ns (48.713%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.736     4.197    word_path_inst/word_counter_inst/I_IBUF[0]
    SLICE_X64Y57         LUT6 (Prop_lut6_I2_O)        0.124     4.321 r  word_path_inst/word_counter_inst/D_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.112     6.432    D_OUT_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         3.519     9.952 r  D_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.952    D_OUT[0]
    E1                                                                r  D_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            D_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.798ns  (logic 5.109ns (52.145%)  route 4.689ns (47.855%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  I_IBUF[1]_inst/O
                         net (fo=23, routed)          2.637     4.091    word_path_inst/word_counter_inst/I_IBUF[1]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.215 r  word_path_inst/word_counter_inst/D_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.052     6.267    D_OUT_OBUF[2]
    E3                   OBUF (Prop_obuf_I_O)         3.531     9.798 r  D_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.798    D_OUT[2]
    E3                                                                r  D_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            D_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 5.123ns (54.192%)  route 4.331ns (45.808%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  I_IBUF[1]_inst/O
                         net (fo=23, routed)          2.417     3.871    word_path_inst/word_counter_inst/I_IBUF[1]
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  word_path_inst/word_counter_inst/D_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.914     5.909    D_OUT_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.545     9.454 r  D_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.454    D_OUT[1]
    E2                                                                r  D_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nOEA
                            (input port)
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.989ns (60.470%)  route 3.261ns (39.530%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  nOEA (IN)
                         net (fo=0)                   0.000     0.000    nOEA
    N1                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  nOEA_IBUF_inst/O
                         net (fo=4, routed)           3.261     4.713    A_TRI[0]
    F2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.537     8.250 r  A_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     8.250    A[3]
    F2                                                                r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nOEA
                            (input port)
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.989ns (61.518%)  route 3.121ns (38.482%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  nOEA (IN)
                         net (fo=0)                   0.000     0.000    nOEA
    N1                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  nOEA_IBUF_inst/O
                         net (fo=4, routed)           3.121     4.573    A_TRI[0]
    F1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538     8.110 r  A_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.110    A[2]
    F1                                                                r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_path_inst/addr_reg_inst/do_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE                         0.000     0.000 r  addr_path_inst/addr_reg_inst/do_reg[2]/C
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  addr_path_inst/addr_reg_inst/do_reg[2]/Q
                         net (fo=1, routed)           0.112     0.276    addr_path_inst/addr_counter_inst/Q[1]
    SLICE_X64Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.321 r  addr_path_inst/addr_counter_inst/count_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.321    addr_path_inst/addr_counter_inst/p_0_in[2]
    SLICE_X64Y56         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_path_inst/addr_counter_inst/count_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE                         0.000     0.000 r  addr_path_inst/addr_counter_inst/count_out_reg[3]/C
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  addr_path_inst/addr_counter_inst/count_out_reg[3]/Q
                         net (fo=6, routed)           0.138     0.302    addr_path_inst/addr_counter_inst/count_out_reg[3]_0[3]
    SLICE_X64Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  addr_path_inst/addr_counter_inst/count_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.347    addr_path_inst/addr_counter_inst/p_0_in[3]
    SLICE_X64Y56         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_reg_inst/do_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.326%)  route 0.163ns (46.674%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE                         0.000     0.000 r  word_path_inst/word_reg_inst/do_reg[1]/C
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_reg_inst/do_reg[1]/Q
                         net (fo=2, routed)           0.163     0.304    word_path_inst/word_reg_inst/Q[1]
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.349 r  word_path_inst/word_reg_inst/count_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.349    word_path_inst/word_counter_inst/D[0]
    SLICE_X62Y56         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_counter_inst/count_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.025%)  route 0.179ns (48.975%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE                         0.000     0.000 r  word_path_inst/word_counter_inst/count_out_reg[2]/C
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_counter_inst/count_out_reg[2]/Q
                         net (fo=7, routed)           0.179     0.320    word_path_inst/word_counter_inst/Q[2]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  word_path_inst/word_counter_inst/count_out[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.365    word_path_inst/word_counter_inst/p_0_in__0[3]
    SLICE_X63Y57         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_path_inst/addr_counter_inst/count_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE                         0.000     0.000 r  addr_path_inst/addr_counter_inst/count_out_reg[1]/C
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  addr_path_inst/addr_counter_inst/count_out_reg[1]/Q
                         net (fo=9, routed)           0.160     0.324    addr_path_inst/addr_reg_inst/count_out_reg[1][0]
    SLICE_X64Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  addr_path_inst/addr_reg_inst/count_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    addr_path_inst/addr_counter_inst/D[0]
    SLICE_X64Y56         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_reg_inst/do_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.186ns (43.899%)  route 0.238ns (56.101%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE                         0.000     0.000 r  word_path_inst/word_reg_inst/do_reg[0]/C
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_reg_inst/do_reg[0]/Q
                         net (fo=2, routed)           0.238     0.379    word_path_inst/word_counter_inst/count_out_reg[2]_1[0]
    SLICE_X62Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.424 r  word_path_inst/word_counter_inst/count_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.424    word_path_inst/word_counter_inst/p_0_in__0[0]
    SLICE_X62Y56         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_path_inst/addr_counter_inst/count_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.209ns (45.014%)  route 0.255ns (54.986%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE                         0.000     0.000 r  addr_path_inst/addr_counter_inst/count_out_reg[0]/C
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  addr_path_inst/addr_counter_inst/count_out_reg[0]/Q
                         net (fo=8, routed)           0.255     0.419    addr_path_inst/addr_counter_inst/count_out_reg[3]_0[0]
    SLICE_X64Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.464 r  addr_path_inst/addr_counter_inst/count_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.464    addr_path_inst/addr_counter_inst/p_0_in[0]
    SLICE_X64Y56         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_counter_inst/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.231ns (49.010%)  route 0.240ns (50.990%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  word_path_inst/word_counter_inst/count_out_reg[1]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_counter_inst/count_out_reg[1]/Q
                         net (fo=9, routed)           0.190     0.331    word_path_inst/word_counter_inst/Q[1]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  word_path_inst/word_counter_inst/count_out[2]_i_2__0/O
                         net (fo=1, routed)           0.050     0.426    word_path_inst/word_counter_inst/count_out[2]_i_2__0_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.471 r  word_path_inst/word_counter_inst/count_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.471    word_path_inst/word_counter_inst/p_0_in__0[2]
    SLICE_X63Y56         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_register_inst/do_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.186ns (35.763%)  route 0.334ns (64.237%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE                         0.000     0.000 r  ctrl_register_inst/do_reg[0]/C
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl_register_inst/do_reg[0]/Q
                         net (fo=8, routed)           0.138     0.279    ctrl_register_inst/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.324 r  ctrl_register_inst/count_out[3]_i_1__0/O
                         net (fo=4, routed)           0.197     0.520    word_path_inst/word_counter_inst/E[0]
    SLICE_X62Y56         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_register_inst/do_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.186ns (35.763%)  route 0.334ns (64.237%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE                         0.000     0.000 r  ctrl_register_inst/do_reg[0]/C
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl_register_inst/do_reg[0]/Q
                         net (fo=8, routed)           0.138     0.279    ctrl_register_inst/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.324 r  ctrl_register_inst/count_out[3]_i_1__0/O
                         net (fo=4, routed)           0.197     0.520    word_path_inst/word_counter_inst/E[0]
    SLICE_X62Y56         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------





