Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Jul 29 17:16:17 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file next_task_handler_v1_0_timing_summary_routed.rpt -pb next_task_handler_v1_0_timing_summary_routed.pb -rpx next_task_handler_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : next_task_handler_v1_0
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  238         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (677)
5. checking no_input_delay (96)
6. checking no_output_delay (81)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: M_AXI_ACLK (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: s_axi_intr_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (677)
--------------------------------------------------
 There are 677 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (96)
-------------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (81)
--------------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  758          inf        0.000                      0                  758           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           758 Endpoints
Min Delay           758 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.589ns  (logic 0.936ns (8.073%)  route 10.653ns (91.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.325    11.589    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y295       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.589ns  (logic 0.936ns (8.073%)  route 10.653ns (91.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.325    11.589    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y295       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.380ns  (logic 0.936ns (8.221%)  route 10.445ns (91.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.117    11.380    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y293       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.380ns  (logic 0.936ns (8.221%)  route 10.445ns (91.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.117    11.380    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y293       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 0.936ns (8.274%)  route 10.371ns (91.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.043    11.307    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y288       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 0.936ns (8.274%)  route 10.371ns (91.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.043    11.307    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y288       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 0.936ns (8.274%)  route 10.371ns (91.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.043    11.307    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y288       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 0.936ns (8.274%)  route 10.371ns (91.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.043    11.307    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X211Y288       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg1_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 0.936ns (8.303%)  route 10.331ns (91.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.003    11.267    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X212Y297       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg1_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/slv_reg1_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 0.936ns (8.303%)  route 10.331ns (91.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH17                                              0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    AH17                 IBUF (Prop_ibuf_I_O)         0.883     0.883 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.328     2.211    next_task_handler_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X10Y98         LUT1 (Prop_lut1_I0_O)        0.053     2.264 r  next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0/O
                         net (fo=170, routed)         9.003    11.267    next_task_handler_v1_0_S00_AXI_inst/axi_wready_i_1__0_n_0
    SLICE_X212Y297       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/slv_reg1_reg[28]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.056     0.156    next_task_handler_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X212Y281       LUT6 (Prop_lut6_I5_O)        0.028     0.184 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.184    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X212Y281       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.146ns (73.632%)  route 0.052ns (26.368%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y273       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
    SLICE_X212Y273       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.052     0.170    next_task_handler_v1_0_S00_AXI_inst/slv_reg0[2]
    SLICE_X213Y273       LUT6 (Prop_lut6_I1_O)        0.028     0.198 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.198    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X213Y273       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y288       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
    SLICE_X213Y288       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=1, routed)           0.081     0.181    next_task_handler_v1_0_S00_AXI_inst/slv_reg3[16]
    SLICE_X212Y288       LUT6 (Prop_lut6_I2_O)        0.028     0.209 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.209    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X212Y288       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y293       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
    SLICE_X213Y293       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.081     0.181    next_task_handler_v1_0_S00_AXI_inst/slv_reg2[24]
    SLICE_X212Y293       LUT6 (Prop_lut6_I5_O)        0.028     0.209 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.209    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X212Y293       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y295       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
    SLICE_X213Y295       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.081     0.181    next_task_handler_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X212Y295       LUT6 (Prop_lut6_I5_O)        0.028     0.209 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.209    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X212Y295       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.128ns (60.871%)  route 0.082ns (39.129%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y288       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
    SLICE_X213Y288       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[21]/Q
                         net (fo=1, routed)           0.082     0.182    next_task_handler_v1_0_S00_AXI_inst/slv_reg3[21]
    SLICE_X212Y288       LUT6 (Prop_lut6_I2_O)        0.028     0.210 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.210    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X212Y288       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_bready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            write_issued_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE                         0.000     0.000 r  axi_bready_reg/C
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.100     0.100 f  axi_bready_reg/Q
                         net (fo=5, routed)           0.087     0.187    M_AXI_BREADY_OBUF
    SLICE_X0Y139         LUT5 (Prop_lut5_I2_O)        0.028     0.215 r  write_issued_i_1/O
                         net (fo=1, routed)           0.000     0.215    write_issued_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  write_issued_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.146ns (65.388%)  route 0.077ns (34.612%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y282       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
    SLICE_X212Y282       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=1, routed)           0.077     0.195    next_task_handler_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X213Y282       LUT6 (Prop_lut6_I2_O)        0.028     0.223 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.223    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X213Y282       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.146ns (65.388%)  route 0.077ns (34.612%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y282       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
    SLICE_X212Y282       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg3_reg[13]/Q
                         net (fo=1, routed)           0.077     0.195    next_task_handler_v1_0_S00_AXI_inst/slv_reg3[13]
    SLICE_X213Y282       LUT6 (Prop_lut6_I2_O)        0.028     0.223 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.223    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X213Y282       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.146ns (65.388%)  route 0.077ns (34.612%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y291       FDRE                         0.000     0.000 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
    SLICE_X212Y291       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  next_task_handler_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.077     0.195    next_task_handler_v1_0_S00_AXI_inst/slv_reg0[17]
    SLICE_X213Y291       LUT6 (Prop_lut6_I1_O)        0.028     0.223 r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.223    next_task_handler_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X213Y291       FDRE                                         r  next_task_handler_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------





