{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1636708157912 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj3_t1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"proj3_t1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636708157944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636708157982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636708157982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636708157982 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636708158044 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636708158306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636708158306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636708158306 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636708158306 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 1974 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636708158309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 1976 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636708158309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 1978 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636708158309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 1980 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636708158309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 1982 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636708158309 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636708158309 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636708158311 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636708158312 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 20 " "No exact pin location assignment(s) for 8 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_0 " "Pin ip_0 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_0 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 400 3592 3768 416 "ip_0" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_1 " "Pin ip_1 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_1 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 416 3592 3768 432 "ip_1" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_2 " "Pin ip_2 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_2 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 432 3592 3768 448 "ip_2" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_3 " "Pin ip_3 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_3 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 448 3592 3768 464 "ip_3" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_4 " "Pin ip_4 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_4 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 464 3592 3768 480 "ip_4" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_5 " "Pin ip_5 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_5 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 480 3592 3768 496 "ip_5" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_6 " "Pin ip_6 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_6 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 496 3592 3768 512 "ip_6" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_7 " "Pin ip_7 not assigned to an exact location on the device" {  } { { "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii13.0/quartus/bin64/pin_planner.ppl" { ip_7 } } } { "proj3_t1.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/proj3_t1.bdf" { { 512 3592 3768 528 "ip_7" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636708158558 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1636708158558 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636708158780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636708158780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1636708158780 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1636708158780 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj3_t1.sdc " "Synopsys Design Constraints File file not found: 'proj3_t1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636708158783 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPIN " "Node: CPIN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636708158784 "|proj3_t1|CPIN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM1:CROM1\|altsyncram:altsyncram_component\|altsyncram_b4c1:auto_generated\|altsyncram_gkd2:altsyncram1\|ram_block3a10~porta_address_reg0 " "Node: CROM1:CROM1\|altsyncram:altsyncram_component\|altsyncram_b4c1:auto_generated\|altsyncram_gkd2:altsyncram1\|ram_block3a10~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636708158785 "|proj3_t1|CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ram_block3a10~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DCLK " "Node: DCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636708158785 "|proj3_t1|DCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM1:CROM1\|altsyncram:altsyncram_component\|altsyncram_b4c1:auto_generated\|altsyncram_gkd2:altsyncram1\|ram_block3a8~porta_address_reg0 " "Node: CROM1:CROM1\|altsyncram:altsyncram_component\|altsyncram_b4c1:auto_generated\|altsyncram_gkd2:altsyncram1\|ram_block3a8~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636708158785 "|proj3_t1|CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|ram_block3a8~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636708158788 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636708158788 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1636708158788 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636708158789 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636708158789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636708158789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636708158789 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636708158789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158821 ""}  } { { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cont:inst64\|inst8  " "Automatically promoted node Cont:inst64\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158822 ""}  } { { "cont.bdf" "" { Schematic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/cont.bdf" { { 320 1304 1368 368 "inst8" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cont:inst64|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74138:inst9031\|16  " "Automatically promoted node 74138:inst9031\|16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158822 ""}  } { { "74138.bdf" "" { Schematic "d:/quartusii13.0/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74138:inst9031|16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74138:inst9031\|17  " "Automatically promoted node 74138:inst9031\|17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158823 ""}  } { { "74138.bdf" "" { Schematic "d:/quartusii13.0/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74138:inst9031|17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74138:inst9031\|19  " "Automatically promoted node 74138:inst9031\|19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158823 ""}  } { { "74138.bdf" "" { Schematic "d:/quartusii13.0/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74138:inst9031|19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74138:inst9031\|20  " "Automatically promoted node 74138:inst9031\|20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158823 ""}  } { { "74138.bdf" "" { Schematic "d:/quartusii13.0/quartus/libraries/others/maxplus2/74138.bdf" { { 376 568 632 448 "20" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74138:inst9031|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CROM1:CROM1\|altsyncram:altsyncram_component\|altsyncram_b4c1:auto_generated\|altsyncram_gkd2:altsyncram1\|q_a\[8\]  " "Automatically promoted node CROM1:CROM1\|altsyncram:altsyncram_component\|altsyncram_b4c1:auto_generated\|altsyncram_gkd2:altsyncram1\|q_a\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158823 ""}  } { { "db/altsyncram_gkd2.tdf" "" { Text "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/db/altsyncram_gkd2.tdf" 327 2 0 } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CROM1:CROM1|altsyncram:altsyncram_component|altsyncram_b4c1:auto_generated|altsyncram_gkd2:altsyncram1|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74138:inst9031\|22  " "Automatically promoted node 74138:inst9031\|22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636708158824 ""}  } { { "74138.bdf" "" { Schematic "d:/quartusii13.0/quartus/libraries/others/maxplus2/74138.bdf" { { 520 568 632 592 "22" "" } } } } { "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74138:inst9031|22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636708158824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636708159101 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636708159102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636708159102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636708159103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636708159104 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636708159105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636708159106 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636708159106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636708159127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1636708159128 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636708159128 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1636708159131 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1636708159131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1636708159131 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 10 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 7 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 9 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636708159131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1636708159131 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1636708159131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636708159178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636708159700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636708159838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636708159856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636708160151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636708160152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636708160545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1636708161091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636708161091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636708161186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1636708161188 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1636708161188 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636708161188 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1636708161206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636708161255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636708161422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636708161467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636708161684 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636708162017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/output_files/proj3_t1.fit.smsg " "Generated suppressed messages file C:/Users/www/Desktop/prj3_final1102a/prj3_final/proj3_demo/output_files/proj3_t1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636708162354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636708162865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 17:09:22 2021 " "Processing ended: Fri Nov 12 17:09:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636708162865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636708162865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636708162865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636708162865 ""}
