// Seed: 2360554588
module module_0 (
    id_1
);
  inout reg id_1;
  initial begin : LABEL_0
    id_1 = -1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output tri0 id_12;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_1 = 0;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout reg id_1;
  assign id_10 = id_2;
  assign id_12 = -1'b0;
  wire id_16 = id_11;
  wire id_17;
  always @(id_17.id_7.id_14(
      id_3
  ))
    if (1) begin : LABEL_0
      id_1 <= id_2;
    end else cover (-1'h0);
endmodule
