;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @121, 106
	MOV -7, <-20
	DAT #124, <105
	DAT #121, <103
	SUB @127, 106
	SUB @121, 106
	MOV -7, <-20
	SUB @127, 106
	CMP -7, <-20
	SUB @121, 106
	SUB 12, @10
	DAT #121, <103
	DJN -91, @-27
	JMZ 219, 30
	SLT 14, 77
	DJN -7, @-20
	SUB @127, 106
	SLT 12, @51
	SUB -6, <122
	SUB @127, 106
	SUB @127, 100
	SUB @121, 517
	DAT #100, #9
	MOV -7, <-20
	DJN -7, @-20
	ADD 270, 60
	ADD <9, @2
	SPL 12, <10
	JMZ <127, 100
	SUB @127, 100
	JMZ <121, #103
	ADD 270, 60
	ADD 270, 60
	JMN -7, @-420
	SUB @0, @2
	SUB @0, @2
	JMZ 9, #2
	SPL 0, -202
	ADD 270, 60
	ADD 270, 60
	SUB -6, <122
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 100
	SUB @127, 100
	DJN -1, @-20
	MOV -7, <-20
