
MTB_Telemetry_System_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fbc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000097c  08009160  08009160  00019160  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009adc  08009adc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009adc  08009adc  00019adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ae4  08009ae4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ae4  08009ae4  00019ae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ae8  08009ae8  00019ae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009aec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000064c  200001dc  08009cc8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000828  08009cc8  00020828  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000188bf  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000377d  00000000  00000000  00038acb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  0003c248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001188  00000000  00000000  0003d588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b8b6  00000000  00000000  0003e710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000199d7  00000000  00000000  00059fc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2cdf  00000000  00000000  0007399d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011667c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006080  00000000  00000000  001166d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009144 	.word	0x08009144

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009144 	.word	0x08009144

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <Brake_Sensor_Read>:
#include "BrakeSensors.h"


uint16_t Brake_Sensor_Read(uint8_t sensor)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
	uint16_t ADC_reading = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	81fb      	strh	r3, [r7, #14]

	if(sensor == SENSOR_LEFT)
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d111      	bne.n	8000f88 <Brake_Sensor_Read+0x38>
	{
		ADC_SetActiveChannel(&handler_1_brakes, CHANNEL_LEFT);
 8000f64:	2100      	movs	r1, #0
 8000f66:	481b      	ldr	r0, [pc, #108]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000f68:	f000 fa5c 	bl	8001424 <ADC_SetActiveChannel>
		HAL_ADC_Start(&handler_1_brakes);
 8000f6c:	4819      	ldr	r0, [pc, #100]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000f6e:	f001 fccd 	bl	800290c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&handler_1_brakes, HAL_MAX_DELAY);
 8000f72:	f04f 31ff 	mov.w	r1, #4294967295
 8000f76:	4817      	ldr	r0, [pc, #92]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000f78:	f001 fdaf 	bl	8002ada <HAL_ADC_PollForConversion>
		ADC_reading = HAL_ADC_GetValue(&handler_1_brakes);
 8000f7c:	4815      	ldr	r0, [pc, #84]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000f7e:	f001 fe37 	bl	8002bf0 <HAL_ADC_GetValue>
 8000f82:	4603      	mov	r3, r0
 8000f84:	81fb      	strh	r3, [r7, #14]
 8000f86:	e017      	b.n	8000fb8 <Brake_Sensor_Read+0x68>
	}
	else if (sensor == SENSOR_RIGHT)
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d111      	bne.n	8000fb2 <Brake_Sensor_Read+0x62>
	{
		ADC_SetActiveChannel(&handler_1_brakes, CHANNEL_RIGHT);
 8000f8e:	2101      	movs	r1, #1
 8000f90:	4810      	ldr	r0, [pc, #64]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000f92:	f000 fa47 	bl	8001424 <ADC_SetActiveChannel>
		HAL_ADC_Start(&handler_1_brakes);
 8000f96:	480f      	ldr	r0, [pc, #60]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000f98:	f001 fcb8 	bl	800290c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&handler_1_brakes, HAL_MAX_DELAY);
 8000f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa0:	480c      	ldr	r0, [pc, #48]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000fa2:	f001 fd9a 	bl	8002ada <HAL_ADC_PollForConversion>
		ADC_reading = HAL_ADC_GetValue(&handler_1_brakes);
 8000fa6:	480b      	ldr	r0, [pc, #44]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000fa8:	f001 fe22 	bl	8002bf0 <HAL_ADC_GetValue>
 8000fac:	4603      	mov	r3, r0
 8000fae:	81fb      	strh	r3, [r7, #14]
 8000fb0:	e002      	b.n	8000fb8 <Brake_Sensor_Read+0x68>
	}
	else
	{
		ADC_reading = 999;
 8000fb2:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000fb6:	81fb      	strh	r3, [r7, #14]
	}

	HAL_ADC_Stop(&handler_1_brakes);
 8000fb8:	4806      	ldr	r0, [pc, #24]	; (8000fd4 <Brake_Sensor_Read+0x84>)
 8000fba:	f001 fd5b 	bl	8002a74 <HAL_ADC_Stop>

	// Scale to 0-100 range
	ADC_reading = ADC_reading / 40;
 8000fbe:	89fb      	ldrh	r3, [r7, #14]
 8000fc0:	4a05      	ldr	r2, [pc, #20]	; (8000fd8 <Brake_Sensor_Read+0x88>)
 8000fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc6:	095b      	lsrs	r3, r3, #5
 8000fc8:	81fb      	strh	r3, [r7, #14]

	return ADC_reading;
 8000fca:	89fb      	ldrh	r3, [r7, #14]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	2000060c 	.word	0x2000060c
 8000fd8:	cccccccd 	.word	0xcccccccd

08000fdc <HMC5883L_initialize>:
#include "HMC5883L.h"

void HMC5883L_initialize(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af04      	add	r7, sp, #16
	uint8_t RegSettingA = HMC5883l_Enable_A;
 8000fe2:	2378      	movs	r3, #120	; 0x78
 8000fe4:	71fb      	strb	r3, [r7, #7]
	uint8_t RegSettingB = HMC5883l_Enable_B;
 8000fe6:	23a0      	movs	r3, #160	; 0xa0
 8000fe8:	71bb      	strb	r3, [r7, #6]
	uint8_t RegSettingMR = HMC5883l_MR;
 8000fea:	2300      	movs	r3, #0
 8000fec:	717b      	strb	r3, [r7, #5]

	// Sensor 1
	HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x00 , 1, &RegSettingA , 1, 100);
 8000fee:	2364      	movs	r3, #100	; 0x64
 8000ff0:	9302      	str	r3, [sp, #8]
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	9301      	str	r3, [sp, #4]
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	213c      	movs	r1, #60	; 0x3c
 8001000:	4821      	ldr	r0, [pc, #132]	; (8001088 <HMC5883L_initialize+0xac>)
 8001002:	f002 fc15 	bl	8003830 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x01 , 1, &RegSettingB , 1, 100);
 8001006:	2364      	movs	r3, #100	; 0x64
 8001008:	9302      	str	r3, [sp, #8]
 800100a:	2301      	movs	r3, #1
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	1dbb      	adds	r3, r7, #6
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2301      	movs	r3, #1
 8001014:	2201      	movs	r2, #1
 8001016:	213c      	movs	r1, #60	; 0x3c
 8001018:	481b      	ldr	r0, [pc, #108]	; (8001088 <HMC5883L_initialize+0xac>)
 800101a:	f002 fc09 	bl	8003830 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x02 , 1, &RegSettingMR , 1, 100);
 800101e:	2364      	movs	r3, #100	; 0x64
 8001020:	9302      	str	r3, [sp, #8]
 8001022:	2301      	movs	r3, #1
 8001024:	9301      	str	r3, [sp, #4]
 8001026:	1d7b      	adds	r3, r7, #5
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	2301      	movs	r3, #1
 800102c:	2202      	movs	r2, #2
 800102e:	213c      	movs	r1, #60	; 0x3c
 8001030:	4815      	ldr	r0, [pc, #84]	; (8001088 <HMC5883L_initialize+0xac>)
 8001032:	f002 fbfd 	bl	8003830 <HAL_I2C_Mem_Write>

	// Sensor 2
	HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x00 , 1, &RegSettingA , 1, 100);
 8001036:	2364      	movs	r3, #100	; 0x64
 8001038:	9302      	str	r3, [sp, #8]
 800103a:	2301      	movs	r3, #1
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	1dfb      	adds	r3, r7, #7
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	2200      	movs	r2, #0
 8001046:	213c      	movs	r1, #60	; 0x3c
 8001048:	4810      	ldr	r0, [pc, #64]	; (800108c <HMC5883L_initialize+0xb0>)
 800104a:	f002 fbf1 	bl	8003830 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x01 , 1, &RegSettingB , 1, 100);
 800104e:	2364      	movs	r3, #100	; 0x64
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	2301      	movs	r3, #1
 8001054:	9301      	str	r3, [sp, #4]
 8001056:	1dbb      	adds	r3, r7, #6
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2301      	movs	r3, #1
 800105c:	2201      	movs	r2, #1
 800105e:	213c      	movs	r1, #60	; 0x3c
 8001060:	480a      	ldr	r0, [pc, #40]	; (800108c <HMC5883L_initialize+0xb0>)
 8001062:	f002 fbe5 	bl	8003830 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x02 , 1, &RegSettingMR , 1, 100);
 8001066:	2364      	movs	r3, #100	; 0x64
 8001068:	9302      	str	r3, [sp, #8]
 800106a:	2301      	movs	r3, #1
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	1d7b      	adds	r3, r7, #5
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2301      	movs	r3, #1
 8001074:	2202      	movs	r2, #2
 8001076:	213c      	movs	r1, #60	; 0x3c
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <HMC5883L_initialize+0xb0>)
 800107a:	f002 fbd9 	bl	8003830 <HAL_I2C_Mem_Write>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000654 	.word	0x20000654
 800108c:	200006a8 	.word	0x200006a8

08001090 <HMC5883L_get_X>:

uint16_t HMC5883L_get_X(uint8_t sensor)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af04      	add	r7, sp, #16
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
	uint8_t DataX[2];
	uint16_t Xaxis = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	81fb      	strh	r3, [r7, #14]
	uint8_t temp[2];

	// Read the register
	if(sensor == 0)
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d127      	bne.n	80010f4 <HMC5883L_get_X+0x64>
	{
		// RECEIVE X_axis
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAX_MSB_MULTI,1,DataX,2,100);
 80010a4:	2364      	movs	r3, #100	; 0x64
 80010a6:	9302      	str	r3, [sp, #8]
 80010a8:	2302      	movs	r3, #2
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	2301      	movs	r3, #1
 80010b4:	2283      	movs	r2, #131	; 0x83
 80010b6:	213c      	movs	r1, #60	; 0x3c
 80010b8:	482c      	ldr	r0, [pc, #176]	; (800116c <HMC5883L_get_X+0xdc>)
 80010ba:	f002 fcb3 	bl	8003a24 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAY_MSB_MULTI,1,temp,2,100);
 80010be:	2364      	movs	r3, #100	; 0x64
 80010c0:	9302      	str	r3, [sp, #8]
 80010c2:	2302      	movs	r3, #2
 80010c4:	9301      	str	r3, [sp, #4]
 80010c6:	f107 0308 	add.w	r3, r7, #8
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2301      	movs	r3, #1
 80010ce:	2287      	movs	r2, #135	; 0x87
 80010d0:	213c      	movs	r1, #60	; 0x3c
 80010d2:	4826      	ldr	r0, [pc, #152]	; (800116c <HMC5883L_get_X+0xdc>)
 80010d4:	f002 fca6 	bl	8003a24 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAZ_MSB_MULTI,1,temp,2,100);
 80010d8:	2364      	movs	r3, #100	; 0x64
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2302      	movs	r3, #2
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	f107 0308 	add.w	r3, r7, #8
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2285      	movs	r2, #133	; 0x85
 80010ea:	213c      	movs	r1, #60	; 0x3c
 80010ec:	481f      	ldr	r0, [pc, #124]	; (800116c <HMC5883L_get_X+0xdc>)
 80010ee:	f002 fc99 	bl	8003a24 <HAL_I2C_Mem_Read>
 80010f2:	e026      	b.n	8001142 <HMC5883L_get_X+0xb2>
	}
	//	HAL_I2C_Mem_Read(&handler_1_HMC, HMC5883l_ADDRESS, HMC5883l_ADD_DATAX_MSB_MULTI, 1, DataX, 2, 100);
	else
	{
		//HAL_I2C_Mem_Read(&handler_2_HMC, HMC5883l_ADDRESS, HMC5883l_ADD_DATAX_MSB_MULTI, 1, DataX, 2, 100);
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAX_MSB_MULTI,1,DataX,2,100);
 80010f4:	2364      	movs	r3, #100	; 0x64
 80010f6:	9302      	str	r3, [sp, #8]
 80010f8:	2302      	movs	r3, #2
 80010fa:	9301      	str	r3, [sp, #4]
 80010fc:	f107 030c 	add.w	r3, r7, #12
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2301      	movs	r3, #1
 8001104:	2283      	movs	r2, #131	; 0x83
 8001106:	213c      	movs	r1, #60	; 0x3c
 8001108:	4819      	ldr	r0, [pc, #100]	; (8001170 <HMC5883L_get_X+0xe0>)
 800110a:	f002 fc8b 	bl	8003a24 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAY_MSB_MULTI,1,temp,2,100);
 800110e:	2364      	movs	r3, #100	; 0x64
 8001110:	9302      	str	r3, [sp, #8]
 8001112:	2302      	movs	r3, #2
 8001114:	9301      	str	r3, [sp, #4]
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2301      	movs	r3, #1
 800111e:	2287      	movs	r2, #135	; 0x87
 8001120:	213c      	movs	r1, #60	; 0x3c
 8001122:	4813      	ldr	r0, [pc, #76]	; (8001170 <HMC5883L_get_X+0xe0>)
 8001124:	f002 fc7e 	bl	8003a24 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAZ_MSB_MULTI,1,temp,2,100);
 8001128:	2364      	movs	r3, #100	; 0x64
 800112a:	9302      	str	r3, [sp, #8]
 800112c:	2302      	movs	r3, #2
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	f107 0308 	add.w	r3, r7, #8
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	2285      	movs	r2, #133	; 0x85
 800113a:	213c      	movs	r1, #60	; 0x3c
 800113c:	480c      	ldr	r0, [pc, #48]	; (8001170 <HMC5883L_get_X+0xe0>)
 800113e:	f002 fc71 	bl	8003a24 <HAL_I2C_Mem_Read>
	}

	Xaxis = ((DataX[1]<<8) | DataX[0]);
 8001142:	7b7b      	ldrb	r3, [r7, #13]
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	b21a      	sxth	r2, r3
 8001148:	7b3b      	ldrb	r3, [r7, #12]
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21b      	sxth	r3, r3
 8001150:	81fb      	strh	r3, [r7, #14]
	return Xaxis / 655;
 8001152:	89fa      	ldrh	r2, [r7, #14]
 8001154:	4b07      	ldr	r3, [pc, #28]	; (8001174 <HMC5883L_get_X+0xe4>)
 8001156:	fba3 1302 	umull	r1, r3, r3, r2
 800115a:	1ad2      	subs	r2, r2, r3
 800115c:	0852      	lsrs	r2, r2, #1
 800115e:	4413      	add	r3, r2
 8001160:	0a5b      	lsrs	r3, r3, #9
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000654 	.word	0x20000654
 8001170:	200006a8 	.word	0x200006a8
 8001174:	903847eb 	.word	0x903847eb

08001178 <MPU6050_initialize>:
#include "MPU6050.h"

uint8_t MPU6050_initialize(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af04      	add	r7, sp, #16
	uint8_t check;

	// Check the device id
	HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 800117e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001182:	9302      	str	r3, [sp, #8]
 8001184:	2301      	movs	r3, #1
 8001186:	9301      	str	r3, [sp, #4]
 8001188:	f107 030f 	add.w	r3, r7, #15
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	2301      	movs	r3, #1
 8001190:	2275      	movs	r2, #117	; 0x75
 8001192:	21d0      	movs	r1, #208	; 0xd0
 8001194:	482c      	ldr	r0, [pc, #176]	; (8001248 <MPU6050_initialize+0xd0>)
 8001196:	f002 fc45 	bl	8003a24 <HAL_I2C_Mem_Read>

	if (check == 104)
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	2b68      	cmp	r3, #104	; 0x68
 800119e:	d14e      	bne.n	800123e <MPU6050_initialize+0xc6>
	{
		// Set power register to 0
		uint8_t command = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &command, 1, 1000);
 80011a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a8:	9302      	str	r3, [sp, #8]
 80011aa:	2301      	movs	r3, #1
 80011ac:	9301      	str	r3, [sp, #4]
 80011ae:	f107 030e 	add.w	r3, r7, #14
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	2301      	movs	r3, #1
 80011b6:	226b      	movs	r2, #107	; 0x6b
 80011b8:	21d0      	movs	r1, #208	; 0xd0
 80011ba:	4823      	ldr	r0, [pc, #140]	; (8001248 <MPU6050_initialize+0xd0>)
 80011bc:	f002 fb38 	bl	8003830 <HAL_I2C_Mem_Write>

		// Set data rate of 1kHz
		command = 0x07;
 80011c0:	2307      	movs	r3, #7
 80011c2:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &command, 1, 1000);
 80011c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c8:	9302      	str	r3, [sp, #8]
 80011ca:	2301      	movs	r3, #1
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	f107 030e 	add.w	r3, r7, #14
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2301      	movs	r3, #1
 80011d6:	2219      	movs	r2, #25
 80011d8:	21d0      	movs	r1, #208	; 0xd0
 80011da:	481b      	ldr	r0, [pc, #108]	; (8001248 <MPU6050_initialize+0xd0>)
 80011dc:	f002 fb28 	bl	8003830 <HAL_I2C_Mem_Write>

		// Accelerometer configuration
		command = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &command, 1, 1000);
 80011e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e8:	9302      	str	r3, [sp, #8]
 80011ea:	2301      	movs	r3, #1
 80011ec:	9301      	str	r3, [sp, #4]
 80011ee:	f107 030e 	add.w	r3, r7, #14
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2301      	movs	r3, #1
 80011f6:	221c      	movs	r2, #28
 80011f8:	21d0      	movs	r1, #208	; 0xd0
 80011fa:	4813      	ldr	r0, [pc, #76]	; (8001248 <MPU6050_initialize+0xd0>)
 80011fc:	f002 fb18 	bl	8003830 <HAL_I2C_Mem_Write>

		// Gyroscope config
		command = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &command, 1, 1000);
 8001204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	2301      	movs	r3, #1
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	f107 030e 	add.w	r3, r7, #14
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2301      	movs	r3, #1
 8001216:	221b      	movs	r2, #27
 8001218:	21d0      	movs	r1, #208	; 0xd0
 800121a:	480b      	ldr	r0, [pc, #44]	; (8001248 <MPU6050_initialize+0xd0>)
 800121c:	f002 fb08 	bl	8003830 <HAL_I2C_Mem_Write>

		// Read all data from sensor
		uint8_t Rec_Data[14];
		HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, 1000);
 8001220:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001224:	9302      	str	r3, [sp, #8]
 8001226:	230e      	movs	r3, #14
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	463b      	mov	r3, r7
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2301      	movs	r3, #1
 8001230:	223b      	movs	r2, #59	; 0x3b
 8001232:	21d0      	movs	r1, #208	; 0xd0
 8001234:	4804      	ldr	r0, [pc, #16]	; (8001248 <MPU6050_initialize+0xd0>)
 8001236:	f002 fbf5 	bl	8003a24 <HAL_I2C_Mem_Read>

		return 0;
 800123a:	2300      	movs	r3, #0
 800123c:	e000      	b.n	8001240 <MPU6050_initialize+0xc8>
	}
	else
	{
		return 1; // error
 800123e:	2301      	movs	r3, #1
	}
}
 8001240:	4618      	mov	r0, r3
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000654 	.word	0x20000654
 800124c:	00000000 	.word	0x00000000

08001250 <MPU6050_gyro_read>:


float MPU6050_gyro_read(uint8_t axis)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af04      	add	r7, sp, #16
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
	uint8_t raw_data[6];

	// Read raw data from register
	HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, raw_data, 6, 1000);
 800125a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	2306      	movs	r3, #6
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	f107 0308 	add.w	r3, r7, #8
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	2243      	movs	r2, #67	; 0x43
 800126e:	21d0      	movs	r1, #208	; 0xd0
 8001270:	482f      	ldr	r0, [pc, #188]	; (8001330 <MPU6050_gyro_read+0xe0>)
 8001272:	f002 fbd7 	bl	8003a24 <HAL_I2C_Mem_Read>

	if (axis == Xaxis)
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d116      	bne.n	80012aa <MPU6050_gyro_read+0x5a>
	{
		return ((int16_t)(raw_data[0] << 8 | raw_data[1]) / 131.0);
 800127c:	7a3b      	ldrb	r3, [r7, #8]
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b21a      	sxth	r2, r3
 8001282:	7a7b      	ldrb	r3, [r7, #9]
 8001284:	b21b      	sxth	r3, r3
 8001286:	4313      	orrs	r3, r2
 8001288:	b21b      	sxth	r3, r3
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f952 	bl	8000534 <__aeabi_i2d>
 8001290:	a325      	add	r3, pc, #148	; (adr r3, 8001328 <MPU6050_gyro_read+0xd8>)
 8001292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001296:	f7ff fae1 	bl	800085c <__aeabi_ddiv>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	4610      	mov	r0, r2
 80012a0:	4619      	mov	r1, r3
 80012a2:	f7ff fc89 	bl	8000bb8 <__aeabi_d2f>
 80012a6:	4603      	mov	r3, r0
 80012a8:	e034      	b.n	8001314 <MPU6050_gyro_read+0xc4>
	}
	else if (axis == Yaxis)
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d116      	bne.n	80012de <MPU6050_gyro_read+0x8e>
	{
		return ((int16_t)(raw_data[2] << 8 | raw_data[3]) / 131.0);
 80012b0:	7abb      	ldrb	r3, [r7, #10]
 80012b2:	021b      	lsls	r3, r3, #8
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	7afb      	ldrb	r3, [r7, #11]
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	4313      	orrs	r3, r2
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f938 	bl	8000534 <__aeabi_i2d>
 80012c4:	a318      	add	r3, pc, #96	; (adr r3, 8001328 <MPU6050_gyro_read+0xd8>)
 80012c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ca:	f7ff fac7 	bl	800085c <__aeabi_ddiv>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4610      	mov	r0, r2
 80012d4:	4619      	mov	r1, r3
 80012d6:	f7ff fc6f 	bl	8000bb8 <__aeabi_d2f>
 80012da:	4603      	mov	r3, r0
 80012dc:	e01a      	b.n	8001314 <MPU6050_gyro_read+0xc4>
	}
	else if(axis == Zaxis)
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d116      	bne.n	8001312 <MPU6050_gyro_read+0xc2>
	{
		return ((int16_t)(raw_data[4] << 8 | raw_data[5]) / 131.0);
 80012e4:	7b3b      	ldrb	r3, [r7, #12]
 80012e6:	021b      	lsls	r3, r3, #8
 80012e8:	b21a      	sxth	r2, r3
 80012ea:	7b7b      	ldrb	r3, [r7, #13]
 80012ec:	b21b      	sxth	r3, r3
 80012ee:	4313      	orrs	r3, r2
 80012f0:	b21b      	sxth	r3, r3
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f91e 	bl	8000534 <__aeabi_i2d>
 80012f8:	a30b      	add	r3, pc, #44	; (adr r3, 8001328 <MPU6050_gyro_read+0xd8>)
 80012fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fe:	f7ff faad 	bl	800085c <__aeabi_ddiv>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f7ff fc55 	bl	8000bb8 <__aeabi_d2f>
 800130e:	4603      	mov	r3, r0
 8001310:	e000      	b.n	8001314 <MPU6050_gyro_read+0xc4>
	}
	else
	{
		return 999; // wrong input
 8001312:	4b08      	ldr	r3, [pc, #32]	; (8001334 <MPU6050_gyro_read+0xe4>)
 8001314:	ee07 3a90 	vmov	s15, r3
	}
}
 8001318:	eeb0 0a67 	vmov.f32	s0, s15
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	f3af 8000 	nop.w
 8001328:	00000000 	.word	0x00000000
 800132c:	40606000 	.word	0x40606000
 8001330:	20000654 	.word	0x20000654
 8001334:	4479c000 	.word	0x4479c000

08001338 <MPU6050_accel_read>:


float MPU6050_accel_read(uint8_t axis)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b088      	sub	sp, #32
 800133c:	af04      	add	r7, sp, #16
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	uint8_t raw_data[6];

	// Read raw data from register
	HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, raw_data, 6, 1000);
 8001342:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001346:	9302      	str	r3, [sp, #8]
 8001348:	2306      	movs	r3, #6
 800134a:	9301      	str	r3, [sp, #4]
 800134c:	f107 0308 	add.w	r3, r7, #8
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2301      	movs	r3, #1
 8001354:	223b      	movs	r2, #59	; 0x3b
 8001356:	21d0      	movs	r1, #208	; 0xd0
 8001358:	482f      	ldr	r0, [pc, #188]	; (8001418 <MPU6050_accel_read+0xe0>)
 800135a:	f002 fb63 	bl	8003a24 <HAL_I2C_Mem_Read>

	if (axis == Xaxis)
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d116      	bne.n	8001392 <MPU6050_accel_read+0x5a>
	{
		return (((int16_t)(raw_data[0] << 8 | raw_data[1])) / 16384.0);
 8001364:	7a3b      	ldrb	r3, [r7, #8]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	b21a      	sxth	r2, r3
 800136a:	7a7b      	ldrb	r3, [r7, #9]
 800136c:	b21b      	sxth	r3, r3
 800136e:	4313      	orrs	r3, r2
 8001370:	b21b      	sxth	r3, r3
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f8de 	bl	8000534 <__aeabi_i2d>
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	4b27      	ldr	r3, [pc, #156]	; (800141c <MPU6050_accel_read+0xe4>)
 800137e:	f7ff fa6d 	bl	800085c <__aeabi_ddiv>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	4610      	mov	r0, r2
 8001388:	4619      	mov	r1, r3
 800138a:	f7ff fc15 	bl	8000bb8 <__aeabi_d2f>
 800138e:	4603      	mov	r3, r0
 8001390:	e034      	b.n	80013fc <MPU6050_accel_read+0xc4>
	}
	else if (axis == Yaxis)
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d116      	bne.n	80013c6 <MPU6050_accel_read+0x8e>
	{
		return (((int16_t)(raw_data[2] << 8 | raw_data[3])) / 16384.0);
 8001398:	7abb      	ldrb	r3, [r7, #10]
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	b21a      	sxth	r2, r3
 800139e:	7afb      	ldrb	r3, [r7, #11]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8c4 	bl	8000534 <__aeabi_i2d>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b1a      	ldr	r3, [pc, #104]	; (800141c <MPU6050_accel_read+0xe4>)
 80013b2:	f7ff fa53 	bl	800085c <__aeabi_ddiv>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4610      	mov	r0, r2
 80013bc:	4619      	mov	r1, r3
 80013be:	f7ff fbfb 	bl	8000bb8 <__aeabi_d2f>
 80013c2:	4603      	mov	r3, r0
 80013c4:	e01a      	b.n	80013fc <MPU6050_accel_read+0xc4>
	}
	else if(axis == Zaxis)
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d116      	bne.n	80013fa <MPU6050_accel_read+0xc2>
	{
		return (((int16_t)(raw_data[4] << 8 | raw_data[5])) / 14418.0);
 80013cc:	7b3b      	ldrb	r3, [r7, #12]
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	7b7b      	ldrb	r3, [r7, #13]
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	4313      	orrs	r3, r2
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff f8aa 	bl	8000534 <__aeabi_i2d>
 80013e0:	a30b      	add	r3, pc, #44	; (adr r3, 8001410 <MPU6050_accel_read+0xd8>)
 80013e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e6:	f7ff fa39 	bl	800085c <__aeabi_ddiv>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	f7ff fbe1 	bl	8000bb8 <__aeabi_d2f>
 80013f6:	4603      	mov	r3, r0
 80013f8:	e000      	b.n	80013fc <MPU6050_accel_read+0xc4>
	}
	else
	{
		return 999; // wrong input
 80013fa:	4b09      	ldr	r3, [pc, #36]	; (8001420 <MPU6050_accel_read+0xe8>)
 80013fc:	ee07 3a90 	vmov	s15, r3
	}
}
 8001400:	eeb0 0a67 	vmov.f32	s0, s15
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	f3af 8000 	nop.w
 8001410:	00000000 	.word	0x00000000
 8001414:	40cc2900 	.word	0x40cc2900
 8001418:	20000654 	.word	0x20000654
 800141c:	40d00000 	.word	0x40d00000
 8001420:	4479c000 	.word	0x4479c000

08001424 <ADC_SetActiveChannel>:
#include "MiscellaneousFunctions.h"


void ADC_SetActiveChannel(ADC_HandleTypeDef *hadc, uint32_t AdcChannel)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef sConfig = {0};
 800142e:	f107 0308 	add.w	r3, r7, #8
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	60da      	str	r2, [r3, #12]
	sConfig.Channel = AdcChannel;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001440:	2301      	movs	r3, #1
 8001442:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001444:	2304      	movs	r3, #4
 8001446:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001448:	f107 0308 	add.w	r3, r7, #8
 800144c:	4619      	mov	r1, r3
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f001 fbdc 	bl	8002c0c <HAL_ADC_ConfigChannel>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <ADC_SetActiveChannel+0x3a>
	{
		Error_Handler();
 800145a:	f000 fe31 	bl	80020c0 <Error_Handler>
	}
}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <Read_Battery_Voltage>:


uint8_t Read_Battery_Voltage()
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
	uint16_t ADC_reading = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	80bb      	strh	r3, [r7, #4]
	uint8_t battery_out = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	71fb      	strb	r3, [r7, #7]
	const uint16_t bat_min = 2172; // minimum battery reading (about 3.5V)
 8001476:	f640 037c 	movw	r3, #2172	; 0x87c
 800147a:	807b      	strh	r3, [r7, #2]

	// Get the ADC reading
	ADC_SetActiveChannel(&handler_batt_adc, CHANNEL_BATT_ADC);
 800147c:	2102      	movs	r1, #2
 800147e:	4815      	ldr	r0, [pc, #84]	; (80014d4 <Read_Battery_Voltage+0x6c>)
 8001480:	f7ff ffd0 	bl	8001424 <ADC_SetActiveChannel>
	HAL_ADC_Start(&handler_batt_adc);
 8001484:	4813      	ldr	r0, [pc, #76]	; (80014d4 <Read_Battery_Voltage+0x6c>)
 8001486:	f001 fa41 	bl	800290c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&handler_batt_adc, HAL_MAX_DELAY);
 800148a:	f04f 31ff 	mov.w	r1, #4294967295
 800148e:	4811      	ldr	r0, [pc, #68]	; (80014d4 <Read_Battery_Voltage+0x6c>)
 8001490:	f001 fb23 	bl	8002ada <HAL_ADC_PollForConversion>
	ADC_reading = HAL_ADC_GetValue(&handler_batt_adc);
 8001494:	480f      	ldr	r0, [pc, #60]	; (80014d4 <Read_Battery_Voltage+0x6c>)
 8001496:	f001 fbab 	bl	8002bf0 <HAL_ADC_GetValue>
 800149a:	4603      	mov	r3, r0
 800149c:	80bb      	strh	r3, [r7, #4]

	// Return the battery %
	if (ADC_reading < bat_min)
 800149e:	88ba      	ldrh	r2, [r7, #4]
 80014a0:	887b      	ldrh	r3, [r7, #2]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d202      	bcs.n	80014ac <Read_Battery_Voltage+0x44>
	{
		battery_out = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	71fb      	strb	r3, [r7, #7]
 80014aa:	e00e      	b.n	80014ca <Read_Battery_Voltage+0x62>
	}
	else
	{
		battery_out = (ADC_reading - bat_min) / 5;
 80014ac:	88ba      	ldrh	r2, [r7, #4]
 80014ae:	887b      	ldrh	r3, [r7, #2]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	4a09      	ldr	r2, [pc, #36]	; (80014d8 <Read_Battery_Voltage+0x70>)
 80014b4:	fb82 1203 	smull	r1, r2, r2, r3
 80014b8:	1052      	asrs	r2, r2, #1
 80014ba:	17db      	asrs	r3, r3, #31
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	71fb      	strb	r3, [r7, #7]
		if (battery_out > 100) // if the voltage exceeds about 4.15 V (depends on the ADC supply voltage, so it might shift a little)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	2b64      	cmp	r3, #100	; 0x64
 80014c4:	d901      	bls.n	80014ca <Read_Battery_Voltage+0x62>
		{
			battery_out = 100;
 80014c6:	2364      	movs	r3, #100	; 0x64
 80014c8:	71fb      	strb	r3, [r7, #7]
		}
	}

	return battery_out;
 80014ca:	79fb      	ldrb	r3, [r7, #7]
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000060c 	.word	0x2000060c
 80014d8:	66666667 	.word	0x66666667

080014dc <ST7565_updateBoundingBox>:
#ifdef enablePartialUpdate
	static uint8_t xUpdateMin, xUpdateMax, yUpdateMin, yUpdateMax;
#endif

static void ST7565_updateBoundingBox(uint8_t xmin, uint8_t ymin, uint8_t xmax, uint8_t ymax)
{
 80014dc:	b490      	push	{r4, r7}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4604      	mov	r4, r0
 80014e4:	4608      	mov	r0, r1
 80014e6:	4611      	mov	r1, r2
 80014e8:	461a      	mov	r2, r3
 80014ea:	4623      	mov	r3, r4
 80014ec:	71fb      	strb	r3, [r7, #7]
 80014ee:	4603      	mov	r3, r0
 80014f0:	71bb      	strb	r3, [r7, #6]
 80014f2:	460b      	mov	r3, r1
 80014f4:	717b      	strb	r3, [r7, #5]
 80014f6:	4613      	mov	r3, r2
 80014f8:	713b      	strb	r3, [r7, #4]
	#ifdef enablePartialUpdate
		if (xmin < xUpdateMin) xUpdateMin = xmin;
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <ST7565_updateBoundingBox+0x68>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	79fa      	ldrb	r2, [r7, #7]
 8001500:	429a      	cmp	r2, r3
 8001502:	d202      	bcs.n	800150a <ST7565_updateBoundingBox+0x2e>
 8001504:	4a0f      	ldr	r2, [pc, #60]	; (8001544 <ST7565_updateBoundingBox+0x68>)
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	7013      	strb	r3, [r2, #0]
		if (xmax > xUpdateMax) xUpdateMax = xmax;
 800150a:	4b0f      	ldr	r3, [pc, #60]	; (8001548 <ST7565_updateBoundingBox+0x6c>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	797a      	ldrb	r2, [r7, #5]
 8001510:	429a      	cmp	r2, r3
 8001512:	d902      	bls.n	800151a <ST7565_updateBoundingBox+0x3e>
 8001514:	4a0c      	ldr	r2, [pc, #48]	; (8001548 <ST7565_updateBoundingBox+0x6c>)
 8001516:	797b      	ldrb	r3, [r7, #5]
 8001518:	7013      	strb	r3, [r2, #0]
		if (ymin < yUpdateMin) yUpdateMin = ymin;
 800151a:	4b0c      	ldr	r3, [pc, #48]	; (800154c <ST7565_updateBoundingBox+0x70>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	79ba      	ldrb	r2, [r7, #6]
 8001520:	429a      	cmp	r2, r3
 8001522:	d202      	bcs.n	800152a <ST7565_updateBoundingBox+0x4e>
 8001524:	4a09      	ldr	r2, [pc, #36]	; (800154c <ST7565_updateBoundingBox+0x70>)
 8001526:	79bb      	ldrb	r3, [r7, #6]
 8001528:	7013      	strb	r3, [r2, #0]
		if (ymax > yUpdateMax) yUpdateMax = ymax;
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <ST7565_updateBoundingBox+0x74>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	793a      	ldrb	r2, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	d902      	bls.n	800153a <ST7565_updateBoundingBox+0x5e>
 8001534:	4a06      	ldr	r2, [pc, #24]	; (8001550 <ST7565_updateBoundingBox+0x74>)
 8001536:	793b      	ldrb	r3, [r7, #4]
 8001538:	7013      	strb	r3, [r2, #0]
	#endif
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bc90      	pop	{r4, r7}
 8001542:	4770      	bx	lr
 8001544:	200005f8 	.word	0x200005f8
 8001548:	200005f9 	.word	0x200005f9
 800154c:	200005fa 	.word	0x200005fa
 8001550:	200005fb 	.word	0x200005fb

08001554 <ST7565_drawstring>:

	ST7565_updateBoundingBox(x, y, x + w, y + h);
}

void ST7565_drawstring(uint8_t x, uint8_t line, char* c)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	603a      	str	r2, [r7, #0]
 800155e:	71fb      	strb	r3, [r7, #7]
 8001560:	460b      	mov	r3, r1
 8001562:	71bb      	strb	r3, [r7, #6]
	while (c[0] != 0)
 8001564:	e017      	b.n	8001596 <ST7565_drawstring+0x42>
	{
		ST7565_drawchar(x, line, c[0]);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	781a      	ldrb	r2, [r3, #0]
 800156a:	79b9      	ldrb	r1, [r7, #6]
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	4618      	mov	r0, r3
 8001570:	f000 f81a 	bl	80015a8 <ST7565_drawchar>
		c++;
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	3301      	adds	r3, #1
 8001578:	603b      	str	r3, [r7, #0]
		x += 6;       // 6 pixels wide
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	3306      	adds	r3, #6
 800157e:	71fb      	strb	r3, [r7, #7]
		if (x + 6 >= LCDWIDTH)
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	2b79      	cmp	r3, #121	; 0x79
 8001584:	d904      	bls.n	8001590 <ST7565_drawstring+0x3c>
		{
			x = 0;    // ran out of line
 8001586:	2300      	movs	r3, #0
 8001588:	71fb      	strb	r3, [r7, #7]
			line++;
 800158a:	79bb      	ldrb	r3, [r7, #6]
 800158c:	3301      	adds	r3, #1
 800158e:	71bb      	strb	r3, [r7, #6]
		}

		if (line >= (LCDHEIGHT / 8))
 8001590:	79bb      	ldrb	r3, [r7, #6]
 8001592:	2b07      	cmp	r3, #7
 8001594:	d804      	bhi.n	80015a0 <ST7565_drawstring+0x4c>
	while (c[0] != 0)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1e3      	bne.n	8001566 <ST7565_drawstring+0x12>
 800159e:	e000      	b.n	80015a2 <ST7565_drawstring+0x4e>
			return;  // ran out of space
 80015a0:	bf00      	nop
	}
}
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <ST7565_drawchar>:
			return;  // ran out of space
	}
}

void  ST7565_drawchar(uint8_t x, uint8_t line, char c)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
 80015b2:	460b      	mov	r3, r1
 80015b4:	71bb      	strb	r3, [r7, #6]
 80015b6:	4613      	mov	r3, r2
 80015b8:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < 5; i++)
 80015ba:	2300      	movs	r3, #0
 80015bc:	73fb      	strb	r3, [r7, #15]
 80015be:	e013      	b.n	80015e8 <ST7565_drawchar+0x40>
	{
		st7565_buffer[x + (line * 128)] = font[((unsigned char)c * 5) + i];
 80015c0:	797a      	ldrb	r2, [r7, #5]
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	441a      	add	r2, r3
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
 80015ca:	441a      	add	r2, r3
 80015cc:	79f9      	ldrb	r1, [r7, #7]
 80015ce:	79bb      	ldrb	r3, [r7, #6]
 80015d0:	01db      	lsls	r3, r3, #7
 80015d2:	440b      	add	r3, r1
 80015d4:	4910      	ldr	r1, [pc, #64]	; (8001618 <ST7565_drawchar+0x70>)
 80015d6:	5c89      	ldrb	r1, [r1, r2]
 80015d8:	4a10      	ldr	r2, [pc, #64]	; (800161c <ST7565_drawchar+0x74>)
 80015da:	54d1      	strb	r1, [r2, r3]
		x++;
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	3301      	adds	r3, #1
 80015e0:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 5; i++)
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	3301      	adds	r3, #1
 80015e6:	73fb      	strb	r3, [r7, #15]
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	2b04      	cmp	r3, #4
 80015ec:	d9e8      	bls.n	80015c0 <ST7565_drawchar+0x18>
	}

	ST7565_updateBoundingBox(x - 5, line * 8, x - 1, line * 8 + 8);
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	3b05      	subs	r3, #5
 80015f2:	b2d8      	uxtb	r0, r3
 80015f4:	79bb      	ldrb	r3, [r7, #6]
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	b2d9      	uxtb	r1, r3
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	79bb      	ldrb	r3, [r7, #6]
 8001602:	3301      	adds	r3, #1
 8001604:	b2db      	uxtb	r3, r3
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	b2db      	uxtb	r3, r3
 800160a:	f7ff ff67 	bl	80014dc <ST7565_updateBoundingBox>
}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	080091e4 	.word	0x080091e4
 800161c:	200001f8 	.word	0x200001f8

08001620 <ST7565_begin>:

	return (st7565_buffer[x + (y / 8) * 128] >> (7 - (y % 8))) & 0x1;
}

void ST7565_begin(uint8_t contrast)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
	ST7565_st7565_init();
 800162a:	f000 f80f 	bl	800164c <ST7565_st7565_init>
	ST7565_st7565_command(CMD_DISPLAY_ON);
 800162e:	20af      	movs	r0, #175	; 0xaf
 8001630:	f000 f866 	bl	8001700 <ST7565_st7565_command>
	ST7565_st7565_command(CMD_SET_ALLPTS_NORMAL);
 8001634:	20a4      	movs	r0, #164	; 0xa4
 8001636:	f000 f863 	bl	8001700 <ST7565_st7565_command>
	ST7565_st7565_set_brightness(contrast);
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 f887 	bl	8001750 <ST7565_st7565_set_brightness>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <ST7565_st7565_init>:

void ST7565_st7565_init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	// Toggle RST low to reset; CS low so it'll listen to us
	HAL_GPIO_WritePin(CS_port, CS_pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	2140      	movs	r1, #64	; 0x40
 8001654:	481c      	ldr	r0, [pc, #112]	; (80016c8 <ST7565_st7565_init+0x7c>)
 8001656:	f001 ff8d 	bl	8003574 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RST_port, RST_pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	2108      	movs	r1, #8
 800165e:	481a      	ldr	r0, [pc, #104]	; (80016c8 <ST7565_st7565_init+0x7c>)
 8001660:	f001 ff88 	bl	8003574 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001664:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001668:	f001 f8e8 	bl	800283c <HAL_Delay>
	HAL_GPIO_WritePin(RST_port, RST_pin, GPIO_PIN_SET);
 800166c:	2201      	movs	r2, #1
 800166e:	2108      	movs	r1, #8
 8001670:	4815      	ldr	r0, [pc, #84]	; (80016c8 <ST7565_st7565_init+0x7c>)
 8001672:	f001 ff7f 	bl	8003574 <HAL_GPIO_WritePin>

	// LCD bias select
	ST7565_st7565_command(CMD_SET_BIAS_7);
 8001676:	20a3      	movs	r0, #163	; 0xa3
 8001678:	f000 f842 	bl	8001700 <ST7565_st7565_command>
	// ADC select
	ST7565_st7565_command(CMD_SET_ADC_NORMAL);
 800167c:	20a0      	movs	r0, #160	; 0xa0
 800167e:	f000 f83f 	bl	8001700 <ST7565_st7565_command>
	// SHL select
	ST7565_st7565_command(CMD_SET_COM_NORMAL);
 8001682:	20c0      	movs	r0, #192	; 0xc0
 8001684:	f000 f83c 	bl	8001700 <ST7565_st7565_command>
	// Initial display line
	ST7565_st7565_command(CMD_SET_DISP_START_LINE);
 8001688:	2040      	movs	r0, #64	; 0x40
 800168a:	f000 f839 	bl	8001700 <ST7565_st7565_command>

	// Turn on voltage converter (VC=1, VR=0, VF=0)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x4);
 800168e:	202c      	movs	r0, #44	; 0x2c
 8001690:	f000 f836 	bl	8001700 <ST7565_st7565_command>
	HAL_Delay(50);
 8001694:	2032      	movs	r0, #50	; 0x32
 8001696:	f001 f8d1 	bl	800283c <HAL_Delay>

	// Turn on voltage regulator (VC=1, VR=1, VF=0)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x6);
 800169a:	202e      	movs	r0, #46	; 0x2e
 800169c:	f000 f830 	bl	8001700 <ST7565_st7565_command>
	HAL_Delay(50);
 80016a0:	2032      	movs	r0, #50	; 0x32
 80016a2:	f001 f8cb 	bl	800283c <HAL_Delay>

	// Turn on voltage follower (VC=1, VR=1, VF=1)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x7);
 80016a6:	202f      	movs	r0, #47	; 0x2f
 80016a8:	f000 f82a 	bl	8001700 <ST7565_st7565_command>
	HAL_Delay(10);
 80016ac:	200a      	movs	r0, #10
 80016ae:	f001 f8c5 	bl	800283c <HAL_Delay>

	// Set lcd operating voltage (regulator resistor, ref voltage resistor)
	ST7565_st7565_command(CMD_SET_RESISTOR_RATIO | 0x6);
 80016b2:	2026      	movs	r0, #38	; 0x26
 80016b4:	f000 f824 	bl	8001700 <ST7565_st7565_command>

	// Set up a bounding box for screen updates
	ST7565_updateBoundingBox(0, 0, LCDWIDTH - 1, LCDHEIGHT - 1);
 80016b8:	233f      	movs	r3, #63	; 0x3f
 80016ba:	227f      	movs	r2, #127	; 0x7f
 80016bc:	2100      	movs	r1, #0
 80016be:	2000      	movs	r0, #0
 80016c0:	f7ff ff0c 	bl	80014dc <ST7565_updateBoundingBox>
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40020000 	.word	0x40020000

080016cc <ST7565_spiwrite>:

inline void ST7565_spiwrite(uint8_t c)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&handler_1, (uint8_t *)&c, sizeof(uint8_t), 1000);
 80016d6:	1df9      	adds	r1, r7, #7
 80016d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016dc:	2201      	movs	r2, #1
 80016de:	4807      	ldr	r0, [pc, #28]	; (80016fc <ST7565_spiwrite+0x30>)
 80016e0:	f003 ffff 	bl	80056e2 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&handler_1) != HAL_SPI_STATE_READY); // Wait for the transmission to end
 80016e4:	bf00      	nop
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <ST7565_spiwrite+0x30>)
 80016e8:	f004 f937 	bl	800595a <HAL_SPI_GetState>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d1f9      	bne.n	80016e6 <ST7565_spiwrite+0x1a>
}
 80016f2:	bf00      	nop
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	200006fc 	.word	0x200006fc

08001700 <ST7565_st7565_command>:

void ST7565_st7565_command(uint8_t c)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_port, RS_pin, GPIO_PIN_RESET);
 800170a:	2200      	movs	r2, #0
 800170c:	2110      	movs	r1, #16
 800170e:	4805      	ldr	r0, [pc, #20]	; (8001724 <ST7565_st7565_command+0x24>)
 8001710:	f001 ff30 	bl	8003574 <HAL_GPIO_WritePin>
	ST7565_spiwrite(c);
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ffd8 	bl	80016cc <ST7565_spiwrite>
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40020000 	.word	0x40020000

08001728 <ST7565_st7565_data>:

void ST7565_st7565_data(uint8_t c)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_port, RS_pin, GPIO_PIN_SET);
 8001732:	2201      	movs	r2, #1
 8001734:	2110      	movs	r1, #16
 8001736:	4805      	ldr	r0, [pc, #20]	; (800174c <ST7565_st7565_data+0x24>)
 8001738:	f001 ff1c 	bl	8003574 <HAL_GPIO_WritePin>
	ST7565_spiwrite(c);
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ffc4 	bl	80016cc <ST7565_spiwrite>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40020000 	.word	0x40020000

08001750 <ST7565_st7565_set_brightness>:

void ST7565_st7565_set_brightness(uint8_t val)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
	ST7565_st7565_command(CMD_SET_VOLUME_FIRST);
 800175a:	2081      	movs	r0, #129	; 0x81
 800175c:	f7ff ffd0 	bl	8001700 <ST7565_st7565_command>
	ST7565_st7565_command(CMD_SET_VOLUME_SECOND | (val & 0x3f));
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001766:	b2db      	uxtb	r3, r3
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ffc9 	bl	8001700 <ST7565_st7565_command>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <ST7565_display>:

void ST7565_display(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
	uint8_t col, maxcol, p;

	for (p = 0; p < 8; p++)
 800177e:	2300      	movs	r3, #0
 8001780:	71bb      	strb	r3, [r7, #6]
 8001782:	e055      	b.n	8001830 <ST7565_display+0xb8>
	{
		#ifdef enablePartialUpdate
			// check if this page is part of update
			if (yUpdateMin >= ((p + 1) * 8))
 8001784:	4b35      	ldr	r3, [pc, #212]	; (800185c <ST7565_display+0xe4>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	79bb      	ldrb	r3, [r7, #6]
 800178c:	3301      	adds	r3, #1
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	429a      	cmp	r2, r3
 8001792:	da49      	bge.n	8001828 <ST7565_display+0xb0>
			{
				continue;   // nope, skip it!
			}
				if (yUpdateMax < p * 8)
 8001794:	4b32      	ldr	r3, [pc, #200]	; (8001860 <ST7565_display+0xe8>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	461a      	mov	r2, r3
 800179a:	79bb      	ldrb	r3, [r7, #6]
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	429a      	cmp	r2, r3
 80017a0:	db4a      	blt.n	8001838 <ST7565_display+0xc0>
				{
					break;
				}
		#endif

		HAL_Delay(1);
 80017a2:	2001      	movs	r0, #1
 80017a4:	f001 f84a 	bl	800283c <HAL_Delay>
		ST7565_st7565_command(CMD_SET_PAGE | pagemap[p]);
 80017a8:	79bb      	ldrb	r3, [r7, #6]
 80017aa:	4a2e      	ldr	r2, [pc, #184]	; (8001864 <ST7565_display+0xec>)
 80017ac:	5cd3      	ldrb	r3, [r2, r3]
 80017ae:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff ffa3 	bl	8001700 <ST7565_st7565_command>
		HAL_Delay(1);
 80017ba:	2001      	movs	r0, #1
 80017bc:	f001 f83e 	bl	800283c <HAL_Delay>

		#ifdef enablePartialUpdate
			col = xUpdateMin;
 80017c0:	4b29      	ldr	r3, [pc, #164]	; (8001868 <ST7565_display+0xf0>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	71fb      	strb	r3, [r7, #7]
			maxcol = xUpdateMax;
 80017c6:	4b29      	ldr	r3, [pc, #164]	; (800186c <ST7565_display+0xf4>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	717b      	strb	r3, [r7, #5]
			// Start at the beginning of the row
			col = 0;
			maxcol = LCDWIDTH;
		#endif

		ST7565_st7565_command(CMD_SET_COLUMN_LOWER | ((col + ST7565_STARTBYTES) & 0xf));
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff93 	bl	8001700 <ST7565_st7565_command>
		HAL_Delay(1);
 80017da:	2001      	movs	r0, #1
 80017dc:	f001 f82e 	bl	800283c <HAL_Delay>
		ST7565_st7565_command(CMD_SET_COLUMN_UPPER | (((col + ST7565_STARTBYTES) >> 4) & 0x0F));
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	091b      	lsrs	r3, r3, #4
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff87 	bl	8001700 <ST7565_st7565_command>
		HAL_Delay(1);
 80017f2:	2001      	movs	r0, #1
 80017f4:	f001 f822 	bl	800283c <HAL_Delay>
		ST7565_st7565_command(CMD_RMW);
 80017f8:	20e0      	movs	r0, #224	; 0xe0
 80017fa:	f7ff ff81 	bl	8001700 <ST7565_st7565_command>
		HAL_Delay(1);
 80017fe:	2001      	movs	r0, #1
 8001800:	f001 f81c 	bl	800283c <HAL_Delay>

		for (; col < maxcol; col++)
 8001804:	e00b      	b.n	800181e <ST7565_display+0xa6>
		{
			ST7565_st7565_data(st7565_buffer[(128 * p) + col]);
 8001806:	79bb      	ldrb	r3, [r7, #6]
 8001808:	01da      	lsls	r2, r3, #7
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	4413      	add	r3, r2
 800180e:	4a18      	ldr	r2, [pc, #96]	; (8001870 <ST7565_display+0xf8>)
 8001810:	5cd3      	ldrb	r3, [r2, r3]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff88 	bl	8001728 <ST7565_st7565_data>
		for (; col < maxcol; col++)
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	3301      	adds	r3, #1
 800181c:	71fb      	strb	r3, [r7, #7]
 800181e:	79fa      	ldrb	r2, [r7, #7]
 8001820:	797b      	ldrb	r3, [r7, #5]
 8001822:	429a      	cmp	r2, r3
 8001824:	d3ef      	bcc.n	8001806 <ST7565_display+0x8e>
 8001826:	e000      	b.n	800182a <ST7565_display+0xb2>
				continue;   // nope, skip it!
 8001828:	bf00      	nop
	for (p = 0; p < 8; p++)
 800182a:	79bb      	ldrb	r3, [r7, #6]
 800182c:	3301      	adds	r3, #1
 800182e:	71bb      	strb	r3, [r7, #6]
 8001830:	79bb      	ldrb	r3, [r7, #6]
 8001832:	2b07      	cmp	r3, #7
 8001834:	d9a6      	bls.n	8001784 <ST7565_display+0xc>
 8001836:	e000      	b.n	800183a <ST7565_display+0xc2>
					break;
 8001838:	bf00      	nop
		}
	}

	#ifdef enablePartialUpdate
		xUpdateMin = LCDWIDTH;  // -1;
 800183a:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <ST7565_display+0xf0>)
 800183c:	2280      	movs	r2, #128	; 0x80
 800183e:	701a      	strb	r2, [r3, #0]
		xUpdateMax = 0;
 8001840:	4b0a      	ldr	r3, [pc, #40]	; (800186c <ST7565_display+0xf4>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
		yUpdateMin = LCDHEIGHT; // -1;
 8001846:	4b05      	ldr	r3, [pc, #20]	; (800185c <ST7565_display+0xe4>)
 8001848:	2240      	movs	r2, #64	; 0x40
 800184a:	701a      	strb	r2, [r3, #0]
		yUpdateMax = 0;
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <ST7565_display+0xe8>)
 800184e:	2200      	movs	r2, #0
 8001850:	701a      	strb	r2, [r3, #0]
	#endif
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200005fa 	.word	0x200005fa
 8001860:	200005fb 	.word	0x200005fb
 8001864:	080091dc 	.word	0x080091dc
 8001868:	200005f8 	.word	0x200005f8
 800186c:	200005f9 	.word	0x200005f9
 8001870:	200001f8 	.word	0x200001f8

08001874 <ST7565_clear>:

void ST7565_clear(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	memset(st7565_buffer, 0, 1024);
 8001878:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800187c:	2100      	movs	r1, #0
 800187e:	4805      	ldr	r0, [pc, #20]	; (8001894 <ST7565_clear+0x20>)
 8001880:	f004 fdb4 	bl	80063ec <memset>
	ST7565_updateBoundingBox(0, 0, LCDWIDTH, LCDHEIGHT);
 8001884:	2340      	movs	r3, #64	; 0x40
 8001886:	2280      	movs	r2, #128	; 0x80
 8001888:	2100      	movs	r1, #0
 800188a:	2000      	movs	r0, #0
 800188c:	f7ff fe26 	bl	80014dc <ST7565_updateBoundingBox>
	//ST7565_updateBoundingBox(0, 0, LCDWIDTH - 1, LCDHEIGHT - 1);
}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}
 8001894:	200001f8 	.word	0x200001f8

08001898 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800189e:	463b      	mov	r3, r7
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018aa:	4b21      	ldr	r3, [pc, #132]	; (8001930 <MX_ADC1_Init+0x98>)
 80018ac:	4a21      	ldr	r2, [pc, #132]	; (8001934 <MX_ADC1_Init+0x9c>)
 80018ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80018b0:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <MX_ADC1_Init+0x98>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018b6:	4b1e      	ldr	r3, [pc, #120]	; (8001930 <MX_ADC1_Init+0x98>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80018bc:	4b1c      	ldr	r3, [pc, #112]	; (8001930 <MX_ADC1_Init+0x98>)
 80018be:	2200      	movs	r2, #0
 80018c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018c2:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <MX_ADC1_Init+0x98>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <MX_ADC1_Init+0x98>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <MX_ADC1_Init+0x98>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018d6:	4b16      	ldr	r3, [pc, #88]	; (8001930 <MX_ADC1_Init+0x98>)
 80018d8:	4a17      	ldr	r2, [pc, #92]	; (8001938 <MX_ADC1_Init+0xa0>)
 80018da:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018dc:	4b14      	ldr	r3, [pc, #80]	; (8001930 <MX_ADC1_Init+0x98>)
 80018de:	2200      	movs	r2, #0
 80018e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80018e2:	4b13      	ldr	r3, [pc, #76]	; (8001930 <MX_ADC1_Init+0x98>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <MX_ADC1_Init+0x98>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018f0:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <MX_ADC1_Init+0x98>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018f6:	480e      	ldr	r0, [pc, #56]	; (8001930 <MX_ADC1_Init+0x98>)
 80018f8:	f000 ffc4 	bl	8002884 <HAL_ADC_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001902:	f000 fbdd 	bl	80020c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001906:	2300      	movs	r3, #0
 8001908:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800190a:	2301      	movs	r3, #1
 800190c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800190e:	2300      	movs	r3, #0
 8001910:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001912:	463b      	mov	r3, r7
 8001914:	4619      	mov	r1, r3
 8001916:	4806      	ldr	r0, [pc, #24]	; (8001930 <MX_ADC1_Init+0x98>)
 8001918:	f001 f978 	bl	8002c0c <HAL_ADC_ConfigChannel>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001922:	f000 fbcd 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	2000060c 	.word	0x2000060c
 8001934:	40012000 	.word	0x40012000
 8001938:	0f000001 	.word	0x0f000001

0800193c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a17      	ldr	r2, [pc, #92]	; (80019b8 <HAL_ADC_MspInit+0x7c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d127      	bne.n	80019ae <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	4b16      	ldr	r3, [pc, #88]	; (80019bc <HAL_ADC_MspInit+0x80>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001966:	4a15      	ldr	r2, [pc, #84]	; (80019bc <HAL_ADC_MspInit+0x80>)
 8001968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800196c:	6453      	str	r3, [r2, #68]	; 0x44
 800196e:	4b13      	ldr	r3, [pc, #76]	; (80019bc <HAL_ADC_MspInit+0x80>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b0f      	ldr	r3, [pc, #60]	; (80019bc <HAL_ADC_MspInit+0x80>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a0e      	ldr	r2, [pc, #56]	; (80019bc <HAL_ADC_MspInit+0x80>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b0c      	ldr	r3, [pc, #48]	; (80019bc <HAL_ADC_MspInit+0x80>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = BrakeADC1_Pin|BrakeADC2_Pin|BatteryADC_Pin;
 8001996:	2307      	movs	r3, #7
 8001998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199a:	2303      	movs	r3, #3
 800199c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	4805      	ldr	r0, [pc, #20]	; (80019c0 <HAL_ADC_MspInit+0x84>)
 80019aa:	f001 fc5f 	bl	800326c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80019ae:	bf00      	nop
 80019b0:	3728      	adds	r7, #40	; 0x28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40012000 	.word	0x40012000
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40020000 	.word	0x40020000

080019c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	; 0x28
 80019c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	60da      	str	r2, [r3, #12]
 80019d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	4b3d      	ldr	r3, [pc, #244]	; (8001ad4 <MX_GPIO_Init+0x110>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a3c      	ldr	r2, [pc, #240]	; (8001ad4 <MX_GPIO_Init+0x110>)
 80019e4:	f043 0304 	orr.w	r3, r3, #4
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b3a      	ldr	r3, [pc, #232]	; (8001ad4 <MX_GPIO_Init+0x110>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0304 	and.w	r3, r3, #4
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	4b36      	ldr	r3, [pc, #216]	; (8001ad4 <MX_GPIO_Init+0x110>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a35      	ldr	r2, [pc, #212]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b33      	ldr	r3, [pc, #204]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	4b2f      	ldr	r3, [pc, #188]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a2e      	ldr	r2, [pc, #184]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b2c      	ldr	r3, [pc, #176]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	60bb      	str	r3, [r7, #8]
 8001a2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
 8001a32:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a27      	ldr	r2, [pc, #156]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a38:	f043 0302 	orr.w	r3, r3, #2
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b25      	ldr	r3, [pc, #148]	; (8001ad4 <MX_GPIO_Init+0x110>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DisplayRSE_Pin|DisplayRS_Pin|DisplayCS_Pin, GPIO_PIN_RESET);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2158      	movs	r1, #88	; 0x58
 8001a4e:	4822      	ldr	r0, [pc, #136]	; (8001ad8 <MX_GPIO_Init+0x114>)
 8001a50:	f001 fd90 	bl	8003574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDCS_GPIO_Port, SDCS_Pin, GPIO_PIN_RESET);
 8001a54:	2200      	movs	r2, #0
 8001a56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a5a:	4820      	ldr	r0, [pc, #128]	; (8001adc <MX_GPIO_Init+0x118>)
 8001a5c:	f001 fd8a 	bl	8003574 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DisplayRSE_Pin|DisplayRS_Pin|DisplayCS_Pin;
 8001a60:	2358      	movs	r3, #88	; 0x58
 8001a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a64:	2301      	movs	r3, #1
 8001a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	4818      	ldr	r0, [pc, #96]	; (8001ad8 <MX_GPIO_Init+0x114>)
 8001a78:	f001 fbf8 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDCS_Pin;
 8001a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a82:	2301      	movs	r3, #1
 8001a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SDCS_GPIO_Port, &GPIO_InitStruct);
 8001a8e:	f107 0314 	add.w	r3, r7, #20
 8001a92:	4619      	mov	r1, r3
 8001a94:	4811      	ldr	r0, [pc, #68]	; (8001adc <MX_GPIO_Init+0x118>)
 8001a96:	f001 fbe9 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin;
 8001a9a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001a9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	f107 0314 	add.w	r3, r7, #20
 8001aac:	4619      	mov	r1, r3
 8001aae:	480a      	ldr	r0, [pc, #40]	; (8001ad8 <MX_GPIO_Init+0x114>)
 8001ab0:	f001 fbdc 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DRDY1_Pin|DRDY2_Pin|MPU6050INT_Pin;
 8001ab4:	23e0      	movs	r3, #224	; 0xe0
 8001ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4805      	ldr	r0, [pc, #20]	; (8001adc <MX_GPIO_Init+0x118>)
 8001ac8:	f001 fbd0 	bl	800326c <HAL_GPIO_Init>

}
 8001acc:	bf00      	nop
 8001ace:	3728      	adds	r7, #40	; 0x28
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020000 	.word	0x40020000
 8001adc:	40020400 	.word	0x40020400

08001ae0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ae4:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001ae6:	4a13      	ldr	r2, [pc, #76]	; (8001b34 <MX_I2C1_Init+0x54>)
 8001ae8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001aec:	4a12      	ldr	r2, [pc, #72]	; (8001b38 <MX_I2C1_Init+0x58>)
 8001aee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001af0:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001afe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b04:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b0a:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b10:	4b07      	ldr	r3, [pc, #28]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b1c:	4804      	ldr	r0, [pc, #16]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b1e:	f001 fd43 	bl	80035a8 <HAL_I2C_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b28:	f000 faca 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000654 	.word	0x20000654
 8001b34:	40005400 	.word	0x40005400
 8001b38:	000186a0 	.word	0x000186a0

08001b3c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b40:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b42:	4a13      	ldr	r2, [pc, #76]	; (8001b90 <MX_I2C2_Init+0x54>)
 8001b44:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b46:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b48:	4a12      	ldr	r2, [pc, #72]	; (8001b94 <MX_I2C2_Init+0x58>)
 8001b4a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b4c:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b52:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b58:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b5e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b60:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b66:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b6c:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b78:	4804      	ldr	r0, [pc, #16]	; (8001b8c <MX_I2C2_Init+0x50>)
 8001b7a:	f001 fd15 	bl	80035a8 <HAL_I2C_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b84:	f000 fa9c 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	200006a8 	.word	0x200006a8
 8001b90:	40005800 	.word	0x40005800
 8001b94:	000186a0 	.word	0x000186a0

08001b98 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08c      	sub	sp, #48	; 0x30
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a3b      	ldr	r2, [pc, #236]	; (8001ca4 <HAL_I2C_MspInit+0x10c>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d12d      	bne.n	8001c16 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61bb      	str	r3, [r7, #24]
 8001bbe:	4b3a      	ldr	r3, [pc, #232]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	4a39      	ldr	r2, [pc, #228]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001bc4:	f043 0302 	orr.w	r3, r3, #2
 8001bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bca:	4b37      	ldr	r3, [pc, #220]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	61bb      	str	r3, [r7, #24]
 8001bd4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bd6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bdc:	2312      	movs	r3, #18
 8001bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be0:	2301      	movs	r3, #1
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be4:	2303      	movs	r3, #3
 8001be6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001be8:	2304      	movs	r3, #4
 8001bea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bec:	f107 031c 	add.w	r3, r7, #28
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	482e      	ldr	r0, [pc, #184]	; (8001cac <HAL_I2C_MspInit+0x114>)
 8001bf4:	f001 fb3a 	bl	800326c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	4b2a      	ldr	r3, [pc, #168]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c00:	4a29      	ldr	r2, [pc, #164]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c06:	6413      	str	r3, [r2, #64]	; 0x40
 8001c08:	4b27      	ldr	r3, [pc, #156]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001c14:	e041      	b.n	8001c9a <HAL_I2C_MspInit+0x102>
  else if(i2cHandle->Instance==I2C2)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a25      	ldr	r2, [pc, #148]	; (8001cb0 <HAL_I2C_MspInit+0x118>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d13c      	bne.n	8001c9a <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c20:	2300      	movs	r3, #0
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	4b20      	ldr	r3, [pc, #128]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c28:	4a1f      	ldr	r2, [pc, #124]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c2a:	f043 0302 	orr.w	r3, r3, #2
 8001c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c42:	2312      	movs	r3, #18
 8001c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c46:	2301      	movs	r3, #1
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c4e:	2304      	movs	r3, #4
 8001c50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c52:	f107 031c 	add.w	r3, r7, #28
 8001c56:	4619      	mov	r1, r3
 8001c58:	4814      	ldr	r0, [pc, #80]	; (8001cac <HAL_I2C_MspInit+0x114>)
 8001c5a:	f001 fb07 	bl	800326c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c5e:	2308      	movs	r3, #8
 8001c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c62:	2312      	movs	r3, #18
 8001c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c66:	2301      	movs	r3, #1
 8001c68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001c6e:	2309      	movs	r3, #9
 8001c70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c72:	f107 031c 	add.w	r3, r7, #28
 8001c76:	4619      	mov	r1, r3
 8001c78:	480c      	ldr	r0, [pc, #48]	; (8001cac <HAL_I2C_MspInit+0x114>)
 8001c7a:	f001 faf7 	bl	800326c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	4a08      	ldr	r2, [pc, #32]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c88:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c8e:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <HAL_I2C_MspInit+0x110>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
}
 8001c9a:	bf00      	nop
 8001c9c:	3730      	adds	r7, #48	; 0x30
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40005400 	.word	0x40005400
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020400 	.word	0x40020400
 8001cb0:	40005800 	.word	0x40005800

08001cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cb4:	b5b0      	push	{r4, r5, r7, lr}
 8001cb6:	b094      	sub	sp, #80	; 0x50
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cba:	f000 fd4d 	bl	8002758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cbe:	f000 f97f 	bl	8001fc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cc2:	f7ff fe7f 	bl	80019c4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001cc6:	f7ff fde7 	bl	8001898 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001cca:	f7ff ff09 	bl	8001ae0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001cce:	f7ff ff35 	bl	8001b3c <MX_I2C2_Init>
  MX_RTC_Init();
 8001cd2:	f000 f9fb 	bl	80020cc <MX_RTC_Init>
  MX_SPI1_Init();
 8001cd6:	f000 fa7f 	bl	80021d8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001cda:	f000 fab5 	bl	8002248 <MX_SPI2_Init>
  MX_TIM4_Init();
 8001cde:	f000 fc9b 	bl	8002618 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  RTC_TimeTypeDef time; // Create time struct
  RTC_DateTypeDef date; // Create date struct

  ST7565_begin(0x7); // Initialize display
 8001ce2:	2007      	movs	r0, #7
 8001ce4:	f7ff fc9c 	bl	8001620 <ST7565_begin>
  ST7565_clear(); // Clear the display
 8001ce8:	f7ff fdc4 	bl	8001874 <ST7565_clear>

  HMC5883L_initialize(); // Initialize magnetometers
 8001cec:	f7ff f976 	bl	8000fdc <HMC5883L_initialize>

  uint8_t check = MPU6050_initialize(); // Initialize MPU6050
 8001cf0:	f7ff fa42 	bl	8001178 <MPU6050_initialize>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (check == 1)
 8001cfa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d101      	bne.n	8001d06 <main+0x52>
  {
	  Error_Handler();
 8001d02:	f000 f9dd 	bl	80020c0 <Error_Handler>
  }

  HAL_TIM_Base_Start_IT(&htim4);
 8001d06:	48a1      	ldr	r0, [pc, #644]	; (8001f8c <main+0x2d8>)
 8001d08:	f003 ff50 	bl	8005bac <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		  // TEST
	  	  HAL_Delay(300);
 8001d0c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001d10:	f000 fd94 	bl	800283c <HAL_Delay>
		  ST7565_clear(); // clear the display
 8001d14:	f7ff fdae 	bl	8001874 <ST7565_clear>
		//  ST7565_drawstring(0, 0, "Hello world!");


		  // Read magnetometer data
		  char str[10] = "";
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61bb      	str	r3, [r7, #24]
 8001d1c:	f107 031c 	add.w	r3, r7, #28
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	809a      	strh	r2, [r3, #4]
		  char str_temp[20] = "";
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
 8001d2a:	f107 0308 	add.w	r3, r7, #8
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
		  //HMC5883L_initialize();
		  uint16_t HMC_x_axis_front = HMC5883L_get_X(1);
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f7ff f9a9 	bl	8001090 <HMC5883L_get_X>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		  uint16_t HMC_x_axis_rear = HMC5883L_get_X(0);
 8001d44:	2000      	movs	r0, #0
 8001d46:	f7ff f9a3 	bl	8001090 <HMC5883L_get_X>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a


		  sprintf(str, "%u", HMC_x_axis_front);
 8001d50:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8001d54:	f107 0318 	add.w	r3, r7, #24
 8001d58:	498d      	ldr	r1, [pc, #564]	; (8001f90 <main+0x2dc>)
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f004 ffb8 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Travel front: ");
 8001d60:	1d3b      	adds	r3, r7, #4
 8001d62:	4a8c      	ldr	r2, [pc, #560]	; (8001f94 <main+0x2e0>)
 8001d64:	461c      	mov	r4, r3
 8001d66:	4613      	mov	r3, r2
 8001d68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d6a:	c407      	stmia	r4!, {r0, r1, r2}
 8001d6c:	8023      	strh	r3, [r4, #0]
 8001d6e:	3402      	adds	r4, #2
 8001d70:	0c1b      	lsrs	r3, r3, #16
 8001d72:	7023      	strb	r3, [r4, #0]
		  strcat(str_temp, str);
 8001d74:	f107 0218 	add.w	r2, r7, #24
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	4611      	mov	r1, r2
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f004 ffc7 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 1, str_temp);
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	461a      	mov	r2, r3
 8001d86:	2101      	movs	r1, #1
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f7ff fbe3 	bl	8001554 <ST7565_drawstring>

		  sprintf(str, "%u", HMC_x_axis_rear);
 8001d8e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8001d92:	f107 0318 	add.w	r3, r7, #24
 8001d96:	497e      	ldr	r1, [pc, #504]	; (8001f90 <main+0x2dc>)
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f004 ff99 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Travel rear: ");
 8001d9e:	1d3b      	adds	r3, r7, #4
 8001da0:	4a7d      	ldr	r2, [pc, #500]	; (8001f98 <main+0x2e4>)
 8001da2:	461c      	mov	r4, r3
 8001da4:	4613      	mov	r3, r2
 8001da6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001da8:	c407      	stmia	r4!, {r0, r1, r2}
 8001daa:	8023      	strh	r3, [r4, #0]
		  strcat(str_temp, str);
 8001dac:	f107 0218 	add.w	r2, r7, #24
 8001db0:	1d3b      	adds	r3, r7, #4
 8001db2:	4611      	mov	r1, r2
 8001db4:	4618      	mov	r0, r3
 8001db6:	f004 ffab 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 2, str_temp);
 8001dba:	1d3b      	adds	r3, r7, #4
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	2102      	movs	r1, #2
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f7ff fbc7 	bl	8001554 <ST7565_drawstring>

		  // Read brake sensor ADC
		  uint16_t Brake_left = Brake_Sensor_Read(SENSOR_LEFT);
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff f8c2 	bl	8000f50 <Brake_Sensor_Read>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		  uint16_t Brake_right = Brake_Sensor_Read(SENSOR_RIGHT);
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	f7ff f8bc 	bl	8000f50 <Brake_Sensor_Read>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

		  sprintf(str, "%u", Brake_left);
 8001dde:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001de2:	f107 0318 	add.w	r3, r7, #24
 8001de6:	496a      	ldr	r1, [pc, #424]	; (8001f90 <main+0x2dc>)
 8001de8:	4618      	mov	r0, r3
 8001dea:	f004 ff71 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Brake left: ");
 8001dee:	1d3b      	adds	r3, r7, #4
 8001df0:	4a6a      	ldr	r2, [pc, #424]	; (8001f9c <main+0x2e8>)
 8001df2:	461c      	mov	r4, r3
 8001df4:	4613      	mov	r3, r2
 8001df6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001df8:	c407      	stmia	r4!, {r0, r1, r2}
 8001dfa:	7023      	strb	r3, [r4, #0]
		  strcat(str_temp, str);
 8001dfc:	f107 0218 	add.w	r2, r7, #24
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	4611      	mov	r1, r2
 8001e04:	4618      	mov	r0, r3
 8001e06:	f004 ff83 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 3, str_temp);
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	2103      	movs	r1, #3
 8001e10:	2000      	movs	r0, #0
 8001e12:	f7ff fb9f 	bl	8001554 <ST7565_drawstring>

		  sprintf(str, "%u", Brake_right);
 8001e16:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001e1a:	f107 0318 	add.w	r3, r7, #24
 8001e1e:	495c      	ldr	r1, [pc, #368]	; (8001f90 <main+0x2dc>)
 8001e20:	4618      	mov	r0, r3
 8001e22:	f004 ff55 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Brake right: ");
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	4a5d      	ldr	r2, [pc, #372]	; (8001fa0 <main+0x2ec>)
 8001e2a:	461c      	mov	r4, r3
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e30:	c407      	stmia	r4!, {r0, r1, r2}
 8001e32:	8023      	strh	r3, [r4, #0]
		  strcat(str_temp, str);
 8001e34:	f107 0218 	add.w	r2, r7, #24
 8001e38:	1d3b      	adds	r3, r7, #4
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f004 ff67 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 4, str_temp);
 8001e42:	1d3b      	adds	r3, r7, #4
 8001e44:	461a      	mov	r2, r3
 8001e46:	2104      	movs	r1, #4
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f7ff fb83 	bl	8001554 <ST7565_drawstring>

		  // Read battery voltage
		  uint8_t battery_voltage = Read_Battery_Voltage();
 8001e4e:	f7ff fb0b 	bl	8001468 <Read_Battery_Voltage>
 8001e52:	4603      	mov	r3, r0
 8001e54:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
		  sprintf(str, "%u", battery_voltage);
 8001e58:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8001e5c:	f107 0318 	add.w	r3, r7, #24
 8001e60:	494b      	ldr	r1, [pc, #300]	; (8001f90 <main+0x2dc>)
 8001e62:	4618      	mov	r0, r3
 8001e64:	f004 ff34 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Battery percent: ");
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4a4e      	ldr	r2, [pc, #312]	; (8001fa4 <main+0x2f0>)
 8001e6c:	461c      	mov	r4, r3
 8001e6e:	4615      	mov	r5, r2
 8001e70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e74:	682b      	ldr	r3, [r5, #0]
 8001e76:	8023      	strh	r3, [r4, #0]
		  strcat(str_temp, str);
 8001e78:	f107 0218 	add.w	r2, r7, #24
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	4611      	mov	r1, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	f004 ff45 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 5, str_temp);
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	461a      	mov	r2, r3
 8001e8a:	2105      	movs	r1, #5
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7ff fb61 	bl	8001554 <ST7565_drawstring>


		  // Read accelerometer and gyroscpe
		  float accel_x = MPU6050_accel_read(Xaxis);
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7ff fa50 	bl	8001338 <MPU6050_accel_read>
 8001e98:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
		  float gyro_x = MPU6050_gyro_read(Zaxis);
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff f9d7 	bl	8001250 <MPU6050_gyro_read>
 8001ea2:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c

		  sprintf(str, "%.2f", accel_x);
 8001ea6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001ea8:	f7fe fb56 	bl	8000558 <__aeabi_f2d>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	f107 0018 	add.w	r0, r7, #24
 8001eb4:	493c      	ldr	r1, [pc, #240]	; (8001fa8 <main+0x2f4>)
 8001eb6:	f004 ff0b 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Accel: ");
 8001eba:	1d3b      	adds	r3, r7, #4
 8001ebc:	4a3b      	ldr	r2, [pc, #236]	; (8001fac <main+0x2f8>)
 8001ebe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ec2:	e883 0003 	stmia.w	r3, {r0, r1}
		  strcat(str_temp, str);
 8001ec6:	f107 0218 	add.w	r2, r7, #24
 8001eca:	1d3b      	adds	r3, r7, #4
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f004 ff1e 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 6, str_temp);
 8001ed4:	1d3b      	adds	r3, r7, #4
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	2106      	movs	r1, #6
 8001eda:	2000      	movs	r0, #0
 8001edc:	f7ff fb3a 	bl	8001554 <ST7565_drawstring>

		  sprintf(str, "%.2f", gyro_x);
 8001ee0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001ee2:	f7fe fb39 	bl	8000558 <__aeabi_f2d>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	f107 0018 	add.w	r0, r7, #24
 8001eee:	492e      	ldr	r1, [pc, #184]	; (8001fa8 <main+0x2f4>)
 8001ef0:	f004 feee 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Gyro: ");
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4a2e      	ldr	r2, [pc, #184]	; (8001fb0 <main+0x2fc>)
 8001ef8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001efc:	6018      	str	r0, [r3, #0]
 8001efe:	3304      	adds	r3, #4
 8001f00:	8019      	strh	r1, [r3, #0]
 8001f02:	3302      	adds	r3, #2
 8001f04:	0c0a      	lsrs	r2, r1, #16
 8001f06:	701a      	strb	r2, [r3, #0]
		  strcat(str_temp, str);
 8001f08:	f107 0218 	add.w	r2, r7, #24
 8001f0c:	1d3b      	adds	r3, r7, #4
 8001f0e:	4611      	mov	r1, r2
 8001f10:	4618      	mov	r0, r3
 8001f12:	f004 fefd 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 7, str_temp);
 8001f16:	1d3b      	adds	r3, r7, #4
 8001f18:	461a      	mov	r2, r3
 8001f1a:	2107      	movs	r1, #7
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	f7ff fb19 	bl	8001554 <ST7565_drawstring>

		  // Get current time
		  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001f22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f26:	2200      	movs	r2, #0
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4822      	ldr	r0, [pc, #136]	; (8001fb4 <main+0x300>)
 8001f2c:	f003 f96c 	bl	8005208 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f34:	2200      	movs	r2, #0
 8001f36:	4619      	mov	r1, r3
 8001f38:	481e      	ldr	r0, [pc, #120]	; (8001fb4 <main+0x300>)
 8001f3a:	f003 fa6a 	bl	8005412 <HAL_RTC_GetDate>

		  sprintf(str, "%u", time.Seconds);
 8001f3e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001f42:	461a      	mov	r2, r3
 8001f44:	f107 0318 	add.w	r3, r7, #24
 8001f48:	4911      	ldr	r1, [pc, #68]	; (8001f90 <main+0x2dc>)
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f004 fec0 	bl	8006cd0 <siprintf>
		  strcpy(str_temp, "Second: ");
 8001f50:	1d3b      	adds	r3, r7, #4
 8001f52:	4a19      	ldr	r2, [pc, #100]	; (8001fb8 <main+0x304>)
 8001f54:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f56:	c303      	stmia	r3!, {r0, r1}
 8001f58:	701a      	strb	r2, [r3, #0]
		  strcat(str_temp, str);
 8001f5a:	f107 0218 	add.w	r2, r7, #24
 8001f5e:	1d3b      	adds	r3, r7, #4
 8001f60:	4611      	mov	r1, r2
 8001f62:	4618      	mov	r0, r3
 8001f64:	f004 fed4 	bl	8006d10 <strcat>
		  ST7565_drawstring(0, 0, str_temp);
 8001f68:	1d3b      	adds	r3, r7, #4
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f7ff faf0 	bl	8001554 <ST7565_drawstring>

		  // Interrupt test
		  sprintf(str, "%u", test);
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <main+0x308>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	f107 0318 	add.w	r3, r7, #24
 8001f7e:	4904      	ldr	r1, [pc, #16]	; (8001f90 <main+0x2dc>)
 8001f80:	4618      	mov	r0, r3
 8001f82:	f004 fea5 	bl	8006cd0 <siprintf>
		//  ST7565_drawstring(0, 7, str);

		  // Send data to display
		  ST7565_display();
 8001f86:	f7ff fbf7 	bl	8001778 <ST7565_display>
  {
 8001f8a:	e6bf      	b.n	8001d0c <main+0x58>
 8001f8c:	200007cc 	.word	0x200007cc
 8001f90:	08009160 	.word	0x08009160
 8001f94:	08009164 	.word	0x08009164
 8001f98:	08009174 	.word	0x08009174
 8001f9c:	08009184 	.word	0x08009184
 8001fa0:	08009194 	.word	0x08009194
 8001fa4:	080091a4 	.word	0x080091a4
 8001fa8:	080091b8 	.word	0x080091b8
 8001fac:	080091c0 	.word	0x080091c0
 8001fb0:	080091c8 	.word	0x080091c8
 8001fb4:	20000754 	.word	0x20000754
 8001fb8:	080091d0 	.word	0x080091d0
 8001fbc:	200005fc 	.word	0x200005fc

08001fc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b094      	sub	sp, #80	; 0x50
 8001fc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fc6:	f107 0320 	add.w	r3, r7, #32
 8001fca:	2230      	movs	r2, #48	; 0x30
 8001fcc:	2100      	movs	r1, #0
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f004 fa0c 	bl	80063ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	4b24      	ldr	r3, [pc, #144]	; (800207c <SystemClock_Config+0xbc>)
 8001fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fec:	4a23      	ldr	r2, [pc, #140]	; (800207c <SystemClock_Config+0xbc>)
 8001fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ff2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ff4:	4b21      	ldr	r3, [pc, #132]	; (800207c <SystemClock_Config+0xbc>)
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002000:	2300      	movs	r3, #0
 8002002:	607b      	str	r3, [r7, #4]
 8002004:	4b1e      	ldr	r3, [pc, #120]	; (8002080 <SystemClock_Config+0xc0>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800200c:	4a1c      	ldr	r2, [pc, #112]	; (8002080 <SystemClock_Config+0xc0>)
 800200e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002012:	6013      	str	r3, [r2, #0]
 8002014:	4b1a      	ldr	r3, [pc, #104]	; (8002080 <SystemClock_Config+0xc0>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002020:	2306      	movs	r3, #6
 8002022:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002024:	2301      	movs	r3, #1
 8002026:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002028:	2301      	movs	r3, #1
 800202a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800202c:	2310      	movs	r3, #16
 800202e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002030:	2300      	movs	r3, #0
 8002032:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002034:	f107 0320 	add.w	r3, r7, #32
 8002038:	4618      	mov	r0, r3
 800203a:	f002 fa75 	bl	8004528 <HAL_RCC_OscConfig>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002044:	f000 f83c 	bl	80020c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002048:	230f      	movs	r3, #15
 800204a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002054:	2300      	movs	r3, #0
 8002056:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800205c:	f107 030c 	add.w	r3, r7, #12
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f002 fcd8 	bl	8004a18 <HAL_RCC_ClockConfig>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800206e:	f000 f827 	bl	80020c0 <Error_Handler>
  }
}
 8002072:	bf00      	nop
 8002074:	3750      	adds	r7, #80	; 0x50
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800
 8002080:	40007000 	.word	0x40007000

08002084 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback
  if (htim == &htim4)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d10a      	bne.n	80020aa <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  if (test == 0)
 8002094:	4b09      	ldr	r3, [pc, #36]	; (80020bc <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d103      	bne.n	80020a4 <HAL_TIM_PeriodElapsedCallback+0x20>
	  {
		  test = 1;
 800209c:	4b07      	ldr	r3, [pc, #28]	; (80020bc <HAL_TIM_PeriodElapsedCallback+0x38>)
 800209e:	2201      	movs	r2, #1
 80020a0:	701a      	strb	r2, [r3, #0]
	  else
	  {
		  test = 0;
	  }
  }
}
 80020a2:	e002      	b.n	80020aa <HAL_TIM_PeriodElapsedCallback+0x26>
		  test = 0;
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	701a      	strb	r2, [r3, #0]
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	200007cc 	.word	0x200007cc
 80020bc:	200005fc 	.word	0x200005fc

080020c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c4:	b672      	cpsid	i
}
 80020c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020c8:	e7fe      	b.n	80020c8 <Error_Handler+0x8>
	...

080020cc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80020e0:	2300      	movs	r3, #0
 80020e2:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80020e4:	4b24      	ldr	r3, [pc, #144]	; (8002178 <MX_RTC_Init+0xac>)
 80020e6:	4a25      	ldr	r2, [pc, #148]	; (800217c <MX_RTC_Init+0xb0>)
 80020e8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80020ea:	4b23      	ldr	r3, [pc, #140]	; (8002178 <MX_RTC_Init+0xac>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80020f0:	4b21      	ldr	r3, [pc, #132]	; (8002178 <MX_RTC_Init+0xac>)
 80020f2:	227f      	movs	r2, #127	; 0x7f
 80020f4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80020f6:	4b20      	ldr	r3, [pc, #128]	; (8002178 <MX_RTC_Init+0xac>)
 80020f8:	22ff      	movs	r2, #255	; 0xff
 80020fa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80020fc:	4b1e      	ldr	r3, [pc, #120]	; (8002178 <MX_RTC_Init+0xac>)
 80020fe:	2200      	movs	r2, #0
 8002100:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002102:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <MX_RTC_Init+0xac>)
 8002104:	2200      	movs	r2, #0
 8002106:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002108:	4b1b      	ldr	r3, [pc, #108]	; (8002178 <MX_RTC_Init+0xac>)
 800210a:	2200      	movs	r2, #0
 800210c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800210e:	481a      	ldr	r0, [pc, #104]	; (8002178 <MX_RTC_Init+0xac>)
 8002110:	f002 ff2c 	bl	8004f6c <HAL_RTC_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800211a:	f7ff ffd1 	bl	80020c0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 800211e:	2312      	movs	r3, #18
 8002120:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002122:	2300      	movs	r3, #0
 8002124:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002126:	2300      	movs	r3, #0
 8002128:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800212e:	2300      	movs	r3, #0
 8002130:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2201      	movs	r2, #1
 8002136:	4619      	mov	r1, r3
 8002138:	480f      	ldr	r0, [pc, #60]	; (8002178 <MX_RTC_Init+0xac>)
 800213a:	f002 ffa8 	bl	800508e <HAL_RTC_SetTime>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002144:	f7ff ffbc 	bl	80020c0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002148:	2301      	movs	r3, #1
 800214a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800214c:	2301      	movs	r3, #1
 800214e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002150:	2301      	movs	r3, #1
 8002152:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002154:	2300      	movs	r3, #0
 8002156:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002158:	463b      	mov	r3, r7
 800215a:	2201      	movs	r2, #1
 800215c:	4619      	mov	r1, r3
 800215e:	4806      	ldr	r0, [pc, #24]	; (8002178 <MX_RTC_Init+0xac>)
 8002160:	f003 f8b0 	bl	80052c4 <HAL_RTC_SetDate>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800216a:	f7ff ffa9 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800216e:	bf00      	nop
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000754 	.word	0x20000754
 800217c:	40002800 	.word	0x40002800

08002180 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002188:	f107 030c 	add.w	r3, r7, #12
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a0c      	ldr	r2, [pc, #48]	; (80021d0 <HAL_RTC_MspInit+0x50>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d111      	bne.n	80021c6 <HAL_RTC_MspInit+0x46>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80021a2:	2302      	movs	r3, #2
 80021a4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80021a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021aa:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021ac:	f107 030c 	add.w	r3, r7, #12
 80021b0:	4618      	mov	r0, r3
 80021b2:	f002 fded 	bl	8004d90 <HAL_RCCEx_PeriphCLKConfig>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80021bc:	f7ff ff80 	bl	80020c0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <HAL_RTC_MspInit+0x54>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80021c6:	bf00      	nop
 80021c8:	3720      	adds	r7, #32
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40002800 	.word	0x40002800
 80021d4:	42470e3c 	.word	0x42470e3c

080021d8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021dc:	4b18      	ldr	r3, [pc, #96]	; (8002240 <MX_SPI1_Init+0x68>)
 80021de:	4a19      	ldr	r2, [pc, #100]	; (8002244 <MX_SPI1_Init+0x6c>)
 80021e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021e2:	4b17      	ldr	r3, [pc, #92]	; (8002240 <MX_SPI1_Init+0x68>)
 80021e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80021ea:	4b15      	ldr	r3, [pc, #84]	; (8002240 <MX_SPI1_Init+0x68>)
 80021ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80021f0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021f2:	4b13      	ldr	r3, [pc, #76]	; (8002240 <MX_SPI1_Init+0x68>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80021f8:	4b11      	ldr	r3, [pc, #68]	; (8002240 <MX_SPI1_Init+0x68>)
 80021fa:	2202      	movs	r2, #2
 80021fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021fe:	4b10      	ldr	r3, [pc, #64]	; (8002240 <MX_SPI1_Init+0x68>)
 8002200:	2201      	movs	r2, #1
 8002202:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002204:	4b0e      	ldr	r3, [pc, #56]	; (8002240 <MX_SPI1_Init+0x68>)
 8002206:	f44f 7200 	mov.w	r2, #512	; 0x200
 800220a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <MX_SPI1_Init+0x68>)
 800220e:	2208      	movs	r2, #8
 8002210:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002212:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <MX_SPI1_Init+0x68>)
 8002214:	2200      	movs	r2, #0
 8002216:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002218:	4b09      	ldr	r3, [pc, #36]	; (8002240 <MX_SPI1_Init+0x68>)
 800221a:	2200      	movs	r2, #0
 800221c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800221e:	4b08      	ldr	r3, [pc, #32]	; (8002240 <MX_SPI1_Init+0x68>)
 8002220:	2200      	movs	r2, #0
 8002222:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <MX_SPI1_Init+0x68>)
 8002226:	220a      	movs	r2, #10
 8002228:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800222a:	4805      	ldr	r0, [pc, #20]	; (8002240 <MX_SPI1_Init+0x68>)
 800222c:	f003 f9d0 	bl	80055d0 <HAL_SPI_Init>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002236:	f7ff ff43 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200006fc 	.word	0x200006fc
 8002244:	40013000 	.word	0x40013000

08002248 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800224c:	4b17      	ldr	r3, [pc, #92]	; (80022ac <MX_SPI2_Init+0x64>)
 800224e:	4a18      	ldr	r2, [pc, #96]	; (80022b0 <MX_SPI2_Init+0x68>)
 8002250:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002252:	4b16      	ldr	r3, [pc, #88]	; (80022ac <MX_SPI2_Init+0x64>)
 8002254:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002258:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800225a:	4b14      	ldr	r3, [pc, #80]	; (80022ac <MX_SPI2_Init+0x64>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002260:	4b12      	ldr	r3, [pc, #72]	; (80022ac <MX_SPI2_Init+0x64>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_SPI2_Init+0x64>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <MX_SPI2_Init+0x64>)
 800226e:	2200      	movs	r2, #0
 8002270:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <MX_SPI2_Init+0x64>)
 8002274:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002278:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800227a:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_SPI2_Init+0x64>)
 800227c:	2200      	movs	r2, #0
 800227e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002280:	4b0a      	ldr	r3, [pc, #40]	; (80022ac <MX_SPI2_Init+0x64>)
 8002282:	2200      	movs	r2, #0
 8002284:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002286:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_SPI2_Init+0x64>)
 8002288:	2200      	movs	r2, #0
 800228a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800228c:	4b07      	ldr	r3, [pc, #28]	; (80022ac <MX_SPI2_Init+0x64>)
 800228e:	2200      	movs	r2, #0
 8002290:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_SPI2_Init+0x64>)
 8002294:	220a      	movs	r2, #10
 8002296:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002298:	4804      	ldr	r0, [pc, #16]	; (80022ac <MX_SPI2_Init+0x64>)
 800229a:	f003 f999 	bl	80055d0 <HAL_SPI_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80022a4:	f7ff ff0c 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80022a8:	bf00      	nop
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000774 	.word	0x20000774
 80022b0:	40003800 	.word	0x40003800

080022b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08c      	sub	sp, #48	; 0x30
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 031c 	add.w	r3, r7, #28
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a32      	ldr	r2, [pc, #200]	; (800239c <HAL_SPI_MspInit+0xe8>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d12c      	bne.n	8002330 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	61bb      	str	r3, [r7, #24]
 80022da:	4b31      	ldr	r3, [pc, #196]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 80022dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022de:	4a30      	ldr	r2, [pc, #192]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 80022e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022e4:	6453      	str	r3, [r2, #68]	; 0x44
 80022e6:	4b2e      	ldr	r3, [pc, #184]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 80022e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022ee:	61bb      	str	r3, [r7, #24]
 80022f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	4b2a      	ldr	r3, [pc, #168]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	4a29      	ldr	r2, [pc, #164]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	6313      	str	r3, [r2, #48]	; 0x30
 8002302:	4b27      	ldr	r3, [pc, #156]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800230e:	23a0      	movs	r3, #160	; 0xa0
 8002310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	2303      	movs	r3, #3
 800231c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800231e:	2305      	movs	r3, #5
 8002320:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002322:	f107 031c 	add.w	r3, r7, #28
 8002326:	4619      	mov	r1, r3
 8002328:	481e      	ldr	r0, [pc, #120]	; (80023a4 <HAL_SPI_MspInit+0xf0>)
 800232a:	f000 ff9f 	bl	800326c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800232e:	e031      	b.n	8002394 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a1c      	ldr	r2, [pc, #112]	; (80023a8 <HAL_SPI_MspInit+0xf4>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d12c      	bne.n	8002394 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	4b18      	ldr	r3, [pc, #96]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	4a17      	ldr	r2, [pc, #92]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 8002344:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002348:	6413      	str	r3, [r2, #64]	; 0x40
 800234a:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	4a10      	ldr	r2, [pc, #64]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 8002360:	f043 0302 	orr.w	r3, r3, #2
 8002364:	6313      	str	r3, [r2, #48]	; 0x30
 8002366:	4b0e      	ldr	r3, [pc, #56]	; (80023a0 <HAL_SPI_MspInit+0xec>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002372:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002380:	2303      	movs	r3, #3
 8002382:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002384:	2305      	movs	r3, #5
 8002386:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002388:	f107 031c 	add.w	r3, r7, #28
 800238c:	4619      	mov	r1, r3
 800238e:	4807      	ldr	r0, [pc, #28]	; (80023ac <HAL_SPI_MspInit+0xf8>)
 8002390:	f000 ff6c 	bl	800326c <HAL_GPIO_Init>
}
 8002394:	bf00      	nop
 8002396:	3730      	adds	r7, #48	; 0x30
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40013000 	.word	0x40013000
 80023a0:	40023800 	.word	0x40023800
 80023a4:	40020000 	.word	0x40020000
 80023a8:	40003800 	.word	0x40003800
 80023ac:	40020400 	.word	0x40020400

080023b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <HAL_MspInit+0x4c>)
 80023bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023be:	4a0f      	ldr	r2, [pc, #60]	; (80023fc <HAL_MspInit+0x4c>)
 80023c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023c4:	6453      	str	r3, [r2, #68]	; 0x44
 80023c6:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <HAL_MspInit+0x4c>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ce:	607b      	str	r3, [r7, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	603b      	str	r3, [r7, #0]
 80023d6:	4b09      	ldr	r3, [pc, #36]	; (80023fc <HAL_MspInit+0x4c>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	4a08      	ldr	r2, [pc, #32]	; (80023fc <HAL_MspInit+0x4c>)
 80023dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023e0:	6413      	str	r3, [r2, #64]	; 0x40
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <HAL_MspInit+0x4c>)
 80023e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ea:	603b      	str	r3, [r7, #0]
 80023ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40023800 	.word	0x40023800

08002400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002404:	e7fe      	b.n	8002404 <NMI_Handler+0x4>

08002406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002406:	b480      	push	{r7}
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800240a:	e7fe      	b.n	800240a <HardFault_Handler+0x4>

0800240c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002410:	e7fe      	b.n	8002410 <MemManage_Handler+0x4>

08002412 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002412:	b480      	push	{r7}
 8002414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002416:	e7fe      	b.n	8002416 <BusFault_Handler+0x4>

08002418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800241c:	e7fe      	b.n	800241c <UsageFault_Handler+0x4>

0800241e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800241e:	b480      	push	{r7}
 8002420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244c:	f000 f9d6 	bl	80027fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002450:	bf00      	nop
 8002452:	bd80      	pop	{r7, pc}

08002454 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002458:	4802      	ldr	r0, [pc, #8]	; (8002464 <TIM4_IRQHandler+0x10>)
 800245a:	f003 fc09 	bl	8005c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200007cc 	.word	0x200007cc

08002468 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
	return 1;
 800246c:	2301      	movs	r3, #1
}
 800246e:	4618      	mov	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <_kill>:

int _kill(int pid, int sig)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002482:	f003 ff89 	bl	8006398 <__errno>
 8002486:	4603      	mov	r3, r0
 8002488:	2216      	movs	r2, #22
 800248a:	601a      	str	r2, [r3, #0]
	return -1;
 800248c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002490:	4618      	mov	r0, r3
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <_exit>:

void _exit (int status)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024a0:	f04f 31ff 	mov.w	r1, #4294967295
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f7ff ffe7 	bl	8002478 <_kill>
	while (1) {}		/* Make sure we hang here */
 80024aa:	e7fe      	b.n	80024aa <_exit+0x12>

080024ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	e00a      	b.n	80024d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024be:	f3af 8000 	nop.w
 80024c2:	4601      	mov	r1, r0
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	60ba      	str	r2, [r7, #8]
 80024ca:	b2ca      	uxtb	r2, r1
 80024cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	3301      	adds	r3, #1
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	429a      	cmp	r2, r3
 80024da:	dbf0      	blt.n	80024be <_read+0x12>
	}

return len;
 80024dc:	687b      	ldr	r3, [r7, #4]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b086      	sub	sp, #24
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	60f8      	str	r0, [r7, #12]
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	e009      	b.n	800250c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	60ba      	str	r2, [r7, #8]
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	3301      	adds	r3, #1
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	429a      	cmp	r2, r3
 8002512:	dbf1      	blt.n	80024f8 <_write+0x12>
	}
	return len;
 8002514:	687b      	ldr	r3, [r7, #4]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <_close>:

int _close(int file)
{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
	return -1;
 8002526:	f04f 33ff 	mov.w	r3, #4294967295
}
 800252a:	4618      	mov	r0, r3
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
 800253e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002546:	605a      	str	r2, [r3, #4]
	return 0;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <_isatty>:

int _isatty(int file)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
	return 1;
 800255e:	2301      	movs	r3, #1
}
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
	return 0;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3714      	adds	r7, #20
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002590:	4a14      	ldr	r2, [pc, #80]	; (80025e4 <_sbrk+0x5c>)
 8002592:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <_sbrk+0x60>)
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800259c:	4b13      	ldr	r3, [pc, #76]	; (80025ec <_sbrk+0x64>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d102      	bne.n	80025aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <_sbrk+0x64>)
 80025a6:	4a12      	ldr	r2, [pc, #72]	; (80025f0 <_sbrk+0x68>)
 80025a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025aa:	4b10      	ldr	r3, [pc, #64]	; (80025ec <_sbrk+0x64>)
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4413      	add	r3, r2
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d207      	bcs.n	80025c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025b8:	f003 feee 	bl	8006398 <__errno>
 80025bc:	4603      	mov	r3, r0
 80025be:	220c      	movs	r2, #12
 80025c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025c2:	f04f 33ff 	mov.w	r3, #4294967295
 80025c6:	e009      	b.n	80025dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025c8:	4b08      	ldr	r3, [pc, #32]	; (80025ec <_sbrk+0x64>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025ce:	4b07      	ldr	r3, [pc, #28]	; (80025ec <_sbrk+0x64>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4413      	add	r3, r2
 80025d6:	4a05      	ldr	r2, [pc, #20]	; (80025ec <_sbrk+0x64>)
 80025d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025da:	68fb      	ldr	r3, [r7, #12]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20010000 	.word	0x20010000
 80025e8:	00000400 	.word	0x00000400
 80025ec:	20000600 	.word	0x20000600
 80025f0:	20000828 	.word	0x20000828

080025f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <SystemInit+0x20>)
 80025fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025fe:	4a05      	ldr	r2, [pc, #20]	; (8002614 <SystemInit+0x20>)
 8002600:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002604:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800261e:	f107 0308 	add.w	r3, r7, #8
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]
 8002628:	609a      	str	r2, [r3, #8]
 800262a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800262c:	463b      	mov	r3, r7
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002634:	4b1d      	ldr	r3, [pc, #116]	; (80026ac <MX_TIM4_Init+0x94>)
 8002636:	4a1e      	ldr	r2, [pc, #120]	; (80026b0 <MX_TIM4_Init+0x98>)
 8002638:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 999;
 800263a:	4b1c      	ldr	r3, [pc, #112]	; (80026ac <MX_TIM4_Init+0x94>)
 800263c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002640:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002642:	4b1a      	ldr	r3, [pc, #104]	; (80026ac <MX_TIM4_Init+0x94>)
 8002644:	2200      	movs	r2, #0
 8002646:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 639;
 8002648:	4b18      	ldr	r3, [pc, #96]	; (80026ac <MX_TIM4_Init+0x94>)
 800264a:	f240 227f 	movw	r2, #639	; 0x27f
 800264e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002650:	4b16      	ldr	r3, [pc, #88]	; (80026ac <MX_TIM4_Init+0x94>)
 8002652:	2200      	movs	r2, #0
 8002654:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <MX_TIM4_Init+0x94>)
 8002658:	2280      	movs	r2, #128	; 0x80
 800265a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800265c:	4813      	ldr	r0, [pc, #76]	; (80026ac <MX_TIM4_Init+0x94>)
 800265e:	f003 fa55 	bl	8005b0c <HAL_TIM_Base_Init>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002668:	f7ff fd2a 	bl	80020c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800266c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002670:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002672:	f107 0308 	add.w	r3, r7, #8
 8002676:	4619      	mov	r1, r3
 8002678:	480c      	ldr	r0, [pc, #48]	; (80026ac <MX_TIM4_Init+0x94>)
 800267a:	f003 fc01 	bl	8005e80 <HAL_TIM_ConfigClockSource>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002684:	f7ff fd1c 	bl	80020c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002688:	2300      	movs	r3, #0
 800268a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800268c:	2300      	movs	r3, #0
 800268e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002690:	463b      	mov	r3, r7
 8002692:	4619      	mov	r1, r3
 8002694:	4805      	ldr	r0, [pc, #20]	; (80026ac <MX_TIM4_Init+0x94>)
 8002696:	f003 fdfd 	bl	8006294 <HAL_TIMEx_MasterConfigSynchronization>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80026a0:	f7ff fd0e 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80026a4:	bf00      	nop
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200007cc 	.word	0x200007cc
 80026b0:	40000800 	.word	0x40000800

080026b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a0e      	ldr	r2, [pc, #56]	; (80026fc <HAL_TIM_Base_MspInit+0x48>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d115      	bne.n	80026f2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	4b0d      	ldr	r3, [pc, #52]	; (8002700 <HAL_TIM_Base_MspInit+0x4c>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	4a0c      	ldr	r2, [pc, #48]	; (8002700 <HAL_TIM_Base_MspInit+0x4c>)
 80026d0:	f043 0304 	orr.w	r3, r3, #4
 80026d4:	6413      	str	r3, [r2, #64]	; 0x40
 80026d6:	4b0a      	ldr	r3, [pc, #40]	; (8002700 <HAL_TIM_Base_MspInit+0x4c>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f003 0304 	and.w	r3, r3, #4
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026e2:	2200      	movs	r2, #0
 80026e4:	2100      	movs	r1, #0
 80026e6:	201e      	movs	r0, #30
 80026e8:	f000 fd89 	bl	80031fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026ec:	201e      	movs	r0, #30
 80026ee:	f000 fda2 	bl	8003236 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80026f2:	bf00      	nop
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40000800 	.word	0x40000800
 8002700:	40023800 	.word	0x40023800

08002704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800273c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002708:	480d      	ldr	r0, [pc, #52]	; (8002740 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800270a:	490e      	ldr	r1, [pc, #56]	; (8002744 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800270c:	4a0e      	ldr	r2, [pc, #56]	; (8002748 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800270e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002710:	e002      	b.n	8002718 <LoopCopyDataInit>

08002712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002716:	3304      	adds	r3, #4

08002718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800271c:	d3f9      	bcc.n	8002712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271e:	4a0b      	ldr	r2, [pc, #44]	; (800274c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002720:	4c0b      	ldr	r4, [pc, #44]	; (8002750 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002724:	e001      	b.n	800272a <LoopFillZerobss>

08002726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002728:	3204      	adds	r2, #4

0800272a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800272c:	d3fb      	bcc.n	8002726 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800272e:	f7ff ff61 	bl	80025f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002732:	f003 fe37 	bl	80063a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002736:	f7ff fabd 	bl	8001cb4 <main>
  bx  lr    
 800273a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800273c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002744:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002748:	08009aec 	.word	0x08009aec
  ldr r2, =_sbss
 800274c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002750:	20000828 	.word	0x20000828

08002754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002754:	e7fe      	b.n	8002754 <ADC_IRQHandler>
	...

08002758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800275c:	4b0e      	ldr	r3, [pc, #56]	; (8002798 <HAL_Init+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0d      	ldr	r2, [pc, #52]	; (8002798 <HAL_Init+0x40>)
 8002762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002766:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0a      	ldr	r2, [pc, #40]	; (8002798 <HAL_Init+0x40>)
 800276e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002772:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002774:	4b08      	ldr	r3, [pc, #32]	; (8002798 <HAL_Init+0x40>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a07      	ldr	r2, [pc, #28]	; (8002798 <HAL_Init+0x40>)
 800277a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002780:	2003      	movs	r0, #3
 8002782:	f000 fd31 	bl	80031e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002786:	200f      	movs	r0, #15
 8002788:	f000 f808 	bl	800279c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800278c:	f7ff fe10 	bl	80023b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40023c00 	.word	0x40023c00

0800279c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027a4:	4b12      	ldr	r3, [pc, #72]	; (80027f0 <HAL_InitTick+0x54>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4b12      	ldr	r3, [pc, #72]	; (80027f4 <HAL_InitTick+0x58>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	4619      	mov	r1, r3
 80027ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ba:	4618      	mov	r0, r3
 80027bc:	f000 fd49 	bl	8003252 <HAL_SYSTICK_Config>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e00e      	b.n	80027e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b0f      	cmp	r3, #15
 80027ce:	d80a      	bhi.n	80027e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027d0:	2200      	movs	r2, #0
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	f000 fd11 	bl	80031fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027dc:	4a06      	ldr	r2, [pc, #24]	; (80027f8 <HAL_InitTick+0x5c>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	e000      	b.n	80027e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	20000000 	.word	0x20000000
 80027f4:	20000008 	.word	0x20000008
 80027f8:	20000004 	.word	0x20000004

080027fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002800:	4b06      	ldr	r3, [pc, #24]	; (800281c <HAL_IncTick+0x20>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	461a      	mov	r2, r3
 8002806:	4b06      	ldr	r3, [pc, #24]	; (8002820 <HAL_IncTick+0x24>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4413      	add	r3, r2
 800280c:	4a04      	ldr	r2, [pc, #16]	; (8002820 <HAL_IncTick+0x24>)
 800280e:	6013      	str	r3, [r2, #0]
}
 8002810:	bf00      	nop
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	20000008 	.word	0x20000008
 8002820:	20000814 	.word	0x20000814

08002824 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  return uwTick;
 8002828:	4b03      	ldr	r3, [pc, #12]	; (8002838 <HAL_GetTick+0x14>)
 800282a:	681b      	ldr	r3, [r3, #0]
}
 800282c:	4618      	mov	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	20000814 	.word	0x20000814

0800283c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002844:	f7ff ffee 	bl	8002824 <HAL_GetTick>
 8002848:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002854:	d005      	beq.n	8002862 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002856:	4b0a      	ldr	r3, [pc, #40]	; (8002880 <HAL_Delay+0x44>)
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	461a      	mov	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4413      	add	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002862:	bf00      	nop
 8002864:	f7ff ffde 	bl	8002824 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	429a      	cmp	r2, r3
 8002872:	d8f7      	bhi.n	8002864 <HAL_Delay+0x28>
  {
  }
}
 8002874:	bf00      	nop
 8002876:	bf00      	nop
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000008 	.word	0x20000008

08002884 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800288c:	2300      	movs	r3, #0
 800288e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e033      	b.n	8002902 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d109      	bne.n	80028b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff f84a 	bl	800193c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f003 0310 	and.w	r3, r3, #16
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d118      	bne.n	80028f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028ca:	f023 0302 	bic.w	r3, r3, #2
 80028ce:	f043 0202 	orr.w	r2, r3, #2
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 faba 	bl	8002e50 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f023 0303 	bic.w	r3, r3, #3
 80028ea:	f043 0201 	orr.w	r2, r3, #1
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	641a      	str	r2, [r3, #64]	; 0x40
 80028f2:	e001      	b.n	80028f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_ADC_Start+0x1a>
 8002922:	2302      	movs	r3, #2
 8002924:	e097      	b.n	8002a56 <HAL_ADC_Start+0x14a>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b01      	cmp	r3, #1
 800293a:	d018      	beq.n	800296e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800294c:	4b45      	ldr	r3, [pc, #276]	; (8002a64 <HAL_ADC_Start+0x158>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a45      	ldr	r2, [pc, #276]	; (8002a68 <HAL_ADC_Start+0x15c>)
 8002952:	fba2 2303 	umull	r2, r3, r2, r3
 8002956:	0c9a      	lsrs	r2, r3, #18
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002960:	e002      	b.n	8002968 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	3b01      	subs	r3, #1
 8002966:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f9      	bne.n	8002962 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b01      	cmp	r3, #1
 800297a:	d15f      	bne.n	8002a3c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002980:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002984:	f023 0301 	bic.w	r3, r3, #1
 8002988:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800299a:	2b00      	cmp	r3, #0
 800299c:	d007      	beq.n	80029ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ba:	d106      	bne.n	80029ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c0:	f023 0206 	bic.w	r2, r3, #6
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	645a      	str	r2, [r3, #68]	; 0x44
 80029c8:	e002      	b.n	80029d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029d8:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <HAL_ADC_Start+0x160>)
 80029da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80029e4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 031f 	and.w	r3, r3, #31
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10f      	bne.n	8002a12 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d129      	bne.n	8002a54 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	e020      	b.n	8002a54 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a16      	ldr	r2, [pc, #88]	; (8002a70 <HAL_ADC_Start+0x164>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d11b      	bne.n	8002a54 <HAL_ADC_Start+0x148>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d114      	bne.n	8002a54 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a38:	609a      	str	r2, [r3, #8]
 8002a3a:	e00b      	b.n	8002a54 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a40:	f043 0210 	orr.w	r2, r3, #16
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4c:	f043 0201 	orr.w	r2, r3, #1
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	20000000 	.word	0x20000000
 8002a68:	431bde83 	.word	0x431bde83
 8002a6c:	40012300 	.word	0x40012300
 8002a70:	40012000 	.word	0x40012000

08002a74 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d101      	bne.n	8002a8a <HAL_ADC_Stop+0x16>
 8002a86:	2302      	movs	r3, #2
 8002a88:	e021      	b.n	8002ace <HAL_ADC_Stop+0x5a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0201 	bic.w	r2, r2, #1
 8002aa0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d109      	bne.n	8002ac4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ab8:	f023 0301 	bic.w	r3, r3, #1
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b084      	sub	sp, #16
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002af6:	d113      	bne.n	8002b20 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b06:	d10b      	bne.n	8002b20 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	f043 0220 	orr.w	r2, r3, #32
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e063      	b.n	8002be8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002b20:	f7ff fe80 	bl	8002824 <HAL_GetTick>
 8002b24:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b26:	e021      	b.n	8002b6c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2e:	d01d      	beq.n	8002b6c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_ADC_PollForConversion+0x6c>
 8002b36:	f7ff fe75 	bl	8002824 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d212      	bcs.n	8002b6c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d00b      	beq.n	8002b6c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	f043 0204 	orr.w	r2, r3, #4
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e03d      	b.n	8002be8 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d1d6      	bne.n	8002b28 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f06f 0212 	mvn.w	r2, #18
 8002b82:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d123      	bne.n	8002be6 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d11f      	bne.n	8002be6 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bac:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d006      	beq.n	8002bc2 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d111      	bne.n	8002be6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d105      	bne.n	8002be6 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bde:	f043 0201 	orr.w	r2, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c16:	2300      	movs	r3, #0
 8002c18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d101      	bne.n	8002c28 <HAL_ADC_ConfigChannel+0x1c>
 8002c24:	2302      	movs	r3, #2
 8002c26:	e105      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x228>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b09      	cmp	r3, #9
 8002c36:	d925      	bls.n	8002c84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68d9      	ldr	r1, [r3, #12]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	461a      	mov	r2, r3
 8002c46:	4613      	mov	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	4413      	add	r3, r2
 8002c4c:	3b1e      	subs	r3, #30
 8002c4e:	2207      	movs	r2, #7
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43da      	mvns	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	400a      	ands	r2, r1
 8002c5c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68d9      	ldr	r1, [r3, #12]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	4618      	mov	r0, r3
 8002c70:	4603      	mov	r3, r0
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	4403      	add	r3, r0
 8002c76:	3b1e      	subs	r3, #30
 8002c78:	409a      	lsls	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	e022      	b.n	8002cca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6919      	ldr	r1, [r3, #16]
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	461a      	mov	r2, r3
 8002c92:	4613      	mov	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4413      	add	r3, r2
 8002c98:	2207      	movs	r2, #7
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	400a      	ands	r2, r1
 8002ca6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6919      	ldr	r1, [r3, #16]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	4618      	mov	r0, r3
 8002cba:	4603      	mov	r3, r0
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	4403      	add	r3, r0
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b06      	cmp	r3, #6
 8002cd0:	d824      	bhi.n	8002d1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4413      	add	r3, r2
 8002ce2:	3b05      	subs	r3, #5
 8002ce4:	221f      	movs	r2, #31
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43da      	mvns	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	400a      	ands	r2, r1
 8002cf2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	4618      	mov	r0, r3
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	4613      	mov	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3b05      	subs	r3, #5
 8002d0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	635a      	str	r2, [r3, #52]	; 0x34
 8002d1a:	e04c      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	2b0c      	cmp	r3, #12
 8002d22:	d824      	bhi.n	8002d6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	3b23      	subs	r3, #35	; 0x23
 8002d36:	221f      	movs	r2, #31
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43da      	mvns	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	400a      	ands	r2, r1
 8002d44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	4618      	mov	r0, r3
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	3b23      	subs	r3, #35	; 0x23
 8002d60:	fa00 f203 	lsl.w	r2, r0, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	631a      	str	r2, [r3, #48]	; 0x30
 8002d6c:	e023      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	3b41      	subs	r3, #65	; 0x41
 8002d80:	221f      	movs	r2, #31
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43da      	mvns	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	400a      	ands	r2, r1
 8002d8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	4613      	mov	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	3b41      	subs	r3, #65	; 0x41
 8002daa:	fa00 f203 	lsl.w	r2, r0, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002db6:	4b22      	ldr	r3, [pc, #136]	; (8002e40 <HAL_ADC_ConfigChannel+0x234>)
 8002db8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a21      	ldr	r2, [pc, #132]	; (8002e44 <HAL_ADC_ConfigChannel+0x238>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d109      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x1cc>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b12      	cmp	r3, #18
 8002dca:	d105      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a19      	ldr	r2, [pc, #100]	; (8002e44 <HAL_ADC_ConfigChannel+0x238>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d123      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x21e>
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2b10      	cmp	r3, #16
 8002de8:	d003      	beq.n	8002df2 <HAL_ADC_ConfigChannel+0x1e6>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2b11      	cmp	r3, #17
 8002df0:	d11b      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2b10      	cmp	r3, #16
 8002e04:	d111      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e06:	4b10      	ldr	r3, [pc, #64]	; (8002e48 <HAL_ADC_ConfigChannel+0x23c>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a10      	ldr	r2, [pc, #64]	; (8002e4c <HAL_ADC_ConfigChannel+0x240>)
 8002e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e10:	0c9a      	lsrs	r2, r3, #18
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e1c:	e002      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	3b01      	subs	r3, #1
 8002e22:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f9      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	40012300 	.word	0x40012300
 8002e44:	40012000 	.word	0x40012000
 8002e48:	20000000 	.word	0x20000000
 8002e4c:	431bde83 	.word	0x431bde83

08002e50 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e58:	4b79      	ldr	r3, [pc, #484]	; (8003040 <ADC_Init+0x1f0>)
 8002e5a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6859      	ldr	r1, [r3, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	021a      	lsls	r2, r3, #8
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ea8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6859      	ldr	r1, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689a      	ldr	r2, [r3, #8]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002eca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6899      	ldr	r1, [r3, #8]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	4a58      	ldr	r2, [pc, #352]	; (8003044 <ADC_Init+0x1f4>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d022      	beq.n	8002f2e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ef6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6899      	ldr	r1, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6899      	ldr	r1, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	e00f      	b.n	8002f4e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f4c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0202 	bic.w	r2, r2, #2
 8002f5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6899      	ldr	r1, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	7e1b      	ldrb	r3, [r3, #24]
 8002f68:	005a      	lsls	r2, r3, #1
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d01b      	beq.n	8002fb4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f8a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f9a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6859      	ldr	r1, [r3, #4]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	035a      	lsls	r2, r3, #13
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	e007      	b.n	8002fc4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	685a      	ldr	r2, [r3, #4]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fc2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002fd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	051a      	lsls	r2, r3, #20
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ff8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6899      	ldr	r1, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003006:	025a      	lsls	r2, r3, #9
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689a      	ldr	r2, [r3, #8]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800301e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6899      	ldr	r1, [r3, #8]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	029a      	lsls	r2, r3, #10
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	609a      	str	r2, [r3, #8]
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	40012300 	.word	0x40012300
 8003044:	0f000001 	.word	0x0f000001

08003048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003058:	4b0c      	ldr	r3, [pc, #48]	; (800308c <__NVIC_SetPriorityGrouping+0x44>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003064:	4013      	ands	r3, r2
 8003066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003070:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800307a:	4a04      	ldr	r2, [pc, #16]	; (800308c <__NVIC_SetPriorityGrouping+0x44>)
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	60d3      	str	r3, [r2, #12]
}
 8003080:	bf00      	nop
 8003082:	3714      	adds	r7, #20
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003094:	4b04      	ldr	r3, [pc, #16]	; (80030a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	0a1b      	lsrs	r3, r3, #8
 800309a:	f003 0307 	and.w	r3, r3, #7
}
 800309e:	4618      	mov	r0, r3
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000ed00 	.word	0xe000ed00

080030ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	db0b      	blt.n	80030d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	f003 021f 	and.w	r2, r3, #31
 80030c4:	4907      	ldr	r1, [pc, #28]	; (80030e4 <__NVIC_EnableIRQ+0x38>)
 80030c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ca:	095b      	lsrs	r3, r3, #5
 80030cc:	2001      	movs	r0, #1
 80030ce:	fa00 f202 	lsl.w	r2, r0, r2
 80030d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030d6:	bf00      	nop
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	e000e100 	.word	0xe000e100

080030e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	6039      	str	r1, [r7, #0]
 80030f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	db0a      	blt.n	8003112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	490c      	ldr	r1, [pc, #48]	; (8003134 <__NVIC_SetPriority+0x4c>)
 8003102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003106:	0112      	lsls	r2, r2, #4
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	440b      	add	r3, r1
 800310c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003110:	e00a      	b.n	8003128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	4908      	ldr	r1, [pc, #32]	; (8003138 <__NVIC_SetPriority+0x50>)
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	3b04      	subs	r3, #4
 8003120:	0112      	lsls	r2, r2, #4
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	440b      	add	r3, r1
 8003126:	761a      	strb	r2, [r3, #24]
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	e000e100 	.word	0xe000e100
 8003138:	e000ed00 	.word	0xe000ed00

0800313c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800313c:	b480      	push	{r7}
 800313e:	b089      	sub	sp, #36	; 0x24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	f1c3 0307 	rsb	r3, r3, #7
 8003156:	2b04      	cmp	r3, #4
 8003158:	bf28      	it	cs
 800315a:	2304      	movcs	r3, #4
 800315c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	3304      	adds	r3, #4
 8003162:	2b06      	cmp	r3, #6
 8003164:	d902      	bls.n	800316c <NVIC_EncodePriority+0x30>
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3b03      	subs	r3, #3
 800316a:	e000      	b.n	800316e <NVIC_EncodePriority+0x32>
 800316c:	2300      	movs	r3, #0
 800316e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003170:	f04f 32ff 	mov.w	r2, #4294967295
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43da      	mvns	r2, r3
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	401a      	ands	r2, r3
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003184:	f04f 31ff 	mov.w	r1, #4294967295
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	fa01 f303 	lsl.w	r3, r1, r3
 800318e:	43d9      	mvns	r1, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003194:	4313      	orrs	r3, r2
         );
}
 8003196:	4618      	mov	r0, r3
 8003198:	3724      	adds	r7, #36	; 0x24
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
	...

080031a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031b4:	d301      	bcc.n	80031ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031b6:	2301      	movs	r3, #1
 80031b8:	e00f      	b.n	80031da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ba:	4a0a      	ldr	r2, [pc, #40]	; (80031e4 <SysTick_Config+0x40>)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3b01      	subs	r3, #1
 80031c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031c2:	210f      	movs	r1, #15
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	f7ff ff8e 	bl	80030e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031cc:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <SysTick_Config+0x40>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031d2:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <SysTick_Config+0x40>)
 80031d4:	2207      	movs	r2, #7
 80031d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	e000e010 	.word	0xe000e010

080031e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7ff ff29 	bl	8003048 <__NVIC_SetPriorityGrouping>
}
 80031f6:	bf00      	nop
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031fe:	b580      	push	{r7, lr}
 8003200:	b086      	sub	sp, #24
 8003202:	af00      	add	r7, sp, #0
 8003204:	4603      	mov	r3, r0
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800320c:	2300      	movs	r3, #0
 800320e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003210:	f7ff ff3e 	bl	8003090 <__NVIC_GetPriorityGrouping>
 8003214:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	68b9      	ldr	r1, [r7, #8]
 800321a:	6978      	ldr	r0, [r7, #20]
 800321c:	f7ff ff8e 	bl	800313c <NVIC_EncodePriority>
 8003220:	4602      	mov	r2, r0
 8003222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003226:	4611      	mov	r1, r2
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff ff5d 	bl	80030e8 <__NVIC_SetPriority>
}
 800322e:	bf00      	nop
 8003230:	3718      	adds	r7, #24
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	4603      	mov	r3, r0
 800323e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff ff31 	bl	80030ac <__NVIC_EnableIRQ>
}
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff ffa2 	bl	80031a4 <SysTick_Config>
 8003260:	4603      	mov	r3, r0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800326c:	b480      	push	{r7}
 800326e:	b089      	sub	sp, #36	; 0x24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003276:	2300      	movs	r3, #0
 8003278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800327a:	2300      	movs	r3, #0
 800327c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800327e:	2300      	movs	r3, #0
 8003280:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003282:	2300      	movs	r3, #0
 8003284:	61fb      	str	r3, [r7, #28]
 8003286:	e159      	b.n	800353c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003288:	2201      	movs	r2, #1
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	4013      	ands	r3, r2
 800329a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	f040 8148 	bne.w	8003536 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d005      	beq.n	80032be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d130      	bne.n	8003320 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	2203      	movs	r2, #3
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	43db      	mvns	r3, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4013      	ands	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032f4:	2201      	movs	r2, #1
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	091b      	lsrs	r3, r3, #4
 800330a:	f003 0201 	and.w	r2, r3, #1
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4313      	orrs	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f003 0303 	and.w	r3, r3, #3
 8003328:	2b03      	cmp	r3, #3
 800332a:	d017      	beq.n	800335c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	2203      	movs	r2, #3
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	43db      	mvns	r3, r3
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	4013      	ands	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d123      	bne.n	80033b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	08da      	lsrs	r2, r3, #3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3208      	adds	r2, #8
 8003370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003374:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	220f      	movs	r2, #15
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	691a      	ldr	r2, [r3, #16]
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4313      	orrs	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	08da      	lsrs	r2, r3, #3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	3208      	adds	r2, #8
 80033aa:	69b9      	ldr	r1, [r7, #24]
 80033ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	2203      	movs	r2, #3
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f003 0203 	and.w	r2, r3, #3
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4313      	orrs	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	f000 80a2 	beq.w	8003536 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	4b57      	ldr	r3, [pc, #348]	; (8003554 <HAL_GPIO_Init+0x2e8>)
 80033f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fa:	4a56      	ldr	r2, [pc, #344]	; (8003554 <HAL_GPIO_Init+0x2e8>)
 80033fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003400:	6453      	str	r3, [r2, #68]	; 0x44
 8003402:	4b54      	ldr	r3, [pc, #336]	; (8003554 <HAL_GPIO_Init+0x2e8>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003406:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800340e:	4a52      	ldr	r2, [pc, #328]	; (8003558 <HAL_GPIO_Init+0x2ec>)
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	089b      	lsrs	r3, r3, #2
 8003414:	3302      	adds	r3, #2
 8003416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f003 0303 	and.w	r3, r3, #3
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	220f      	movs	r2, #15
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43db      	mvns	r3, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4013      	ands	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a49      	ldr	r2, [pc, #292]	; (800355c <HAL_GPIO_Init+0x2f0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d019      	beq.n	800346e <HAL_GPIO_Init+0x202>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a48      	ldr	r2, [pc, #288]	; (8003560 <HAL_GPIO_Init+0x2f4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d013      	beq.n	800346a <HAL_GPIO_Init+0x1fe>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a47      	ldr	r2, [pc, #284]	; (8003564 <HAL_GPIO_Init+0x2f8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d00d      	beq.n	8003466 <HAL_GPIO_Init+0x1fa>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a46      	ldr	r2, [pc, #280]	; (8003568 <HAL_GPIO_Init+0x2fc>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d007      	beq.n	8003462 <HAL_GPIO_Init+0x1f6>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a45      	ldr	r2, [pc, #276]	; (800356c <HAL_GPIO_Init+0x300>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d101      	bne.n	800345e <HAL_GPIO_Init+0x1f2>
 800345a:	2304      	movs	r3, #4
 800345c:	e008      	b.n	8003470 <HAL_GPIO_Init+0x204>
 800345e:	2307      	movs	r3, #7
 8003460:	e006      	b.n	8003470 <HAL_GPIO_Init+0x204>
 8003462:	2303      	movs	r3, #3
 8003464:	e004      	b.n	8003470 <HAL_GPIO_Init+0x204>
 8003466:	2302      	movs	r3, #2
 8003468:	e002      	b.n	8003470 <HAL_GPIO_Init+0x204>
 800346a:	2301      	movs	r3, #1
 800346c:	e000      	b.n	8003470 <HAL_GPIO_Init+0x204>
 800346e:	2300      	movs	r3, #0
 8003470:	69fa      	ldr	r2, [r7, #28]
 8003472:	f002 0203 	and.w	r2, r2, #3
 8003476:	0092      	lsls	r2, r2, #2
 8003478:	4093      	lsls	r3, r2
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4313      	orrs	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003480:	4935      	ldr	r1, [pc, #212]	; (8003558 <HAL_GPIO_Init+0x2ec>)
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	089b      	lsrs	r3, r3, #2
 8003486:	3302      	adds	r3, #2
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800348e:	4b38      	ldr	r3, [pc, #224]	; (8003570 <HAL_GPIO_Init+0x304>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	43db      	mvns	r3, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4013      	ands	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034b2:	4a2f      	ldr	r2, [pc, #188]	; (8003570 <HAL_GPIO_Init+0x304>)
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034b8:	4b2d      	ldr	r3, [pc, #180]	; (8003570 <HAL_GPIO_Init+0x304>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	43db      	mvns	r3, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4013      	ands	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d003      	beq.n	80034dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034dc:	4a24      	ldr	r2, [pc, #144]	; (8003570 <HAL_GPIO_Init+0x304>)
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034e2:	4b23      	ldr	r3, [pc, #140]	; (8003570 <HAL_GPIO_Init+0x304>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	43db      	mvns	r3, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4013      	ands	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	4313      	orrs	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003506:	4a1a      	ldr	r2, [pc, #104]	; (8003570 <HAL_GPIO_Init+0x304>)
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800350c:	4b18      	ldr	r3, [pc, #96]	; (8003570 <HAL_GPIO_Init+0x304>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	43db      	mvns	r3, r3
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	4013      	ands	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003530:	4a0f      	ldr	r2, [pc, #60]	; (8003570 <HAL_GPIO_Init+0x304>)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	3301      	adds	r3, #1
 800353a:	61fb      	str	r3, [r7, #28]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	2b0f      	cmp	r3, #15
 8003540:	f67f aea2 	bls.w	8003288 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003544:	bf00      	nop
 8003546:	bf00      	nop
 8003548:	3724      	adds	r7, #36	; 0x24
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40023800 	.word	0x40023800
 8003558:	40013800 	.word	0x40013800
 800355c:	40020000 	.word	0x40020000
 8003560:	40020400 	.word	0x40020400
 8003564:	40020800 	.word	0x40020800
 8003568:	40020c00 	.word	0x40020c00
 800356c:	40021000 	.word	0x40021000
 8003570:	40013c00 	.word	0x40013c00

08003574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	460b      	mov	r3, r1
 800357e:	807b      	strh	r3, [r7, #2]
 8003580:	4613      	mov	r3, r2
 8003582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003584:	787b      	ldrb	r3, [r7, #1]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800358a:	887a      	ldrh	r2, [r7, #2]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003590:	e003      	b.n	800359a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003592:	887b      	ldrh	r3, [r7, #2]
 8003594:	041a      	lsls	r2, r3, #16
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	619a      	str	r2, [r3, #24]
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
	...

080035a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e12b      	b.n	8003812 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d106      	bne.n	80035d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fe fae2 	bl	8001b98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2224      	movs	r2, #36	; 0x24
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0201 	bic.w	r2, r2, #1
 80035ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800360a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800360c:	f001 fbac 	bl	8004d68 <HAL_RCC_GetPCLK1Freq>
 8003610:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	4a81      	ldr	r2, [pc, #516]	; (800381c <HAL_I2C_Init+0x274>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d807      	bhi.n	800362c <HAL_I2C_Init+0x84>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4a80      	ldr	r2, [pc, #512]	; (8003820 <HAL_I2C_Init+0x278>)
 8003620:	4293      	cmp	r3, r2
 8003622:	bf94      	ite	ls
 8003624:	2301      	movls	r3, #1
 8003626:	2300      	movhi	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	e006      	b.n	800363a <HAL_I2C_Init+0x92>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a7d      	ldr	r2, [pc, #500]	; (8003824 <HAL_I2C_Init+0x27c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	bf94      	ite	ls
 8003634:	2301      	movls	r3, #1
 8003636:	2300      	movhi	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e0e7      	b.n	8003812 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4a78      	ldr	r2, [pc, #480]	; (8003828 <HAL_I2C_Init+0x280>)
 8003646:	fba2 2303 	umull	r2, r3, r2, r3
 800364a:	0c9b      	lsrs	r3, r3, #18
 800364c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	430a      	orrs	r2, r1
 8003660:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	4a6a      	ldr	r2, [pc, #424]	; (800381c <HAL_I2C_Init+0x274>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d802      	bhi.n	800367c <HAL_I2C_Init+0xd4>
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	3301      	adds	r3, #1
 800367a:	e009      	b.n	8003690 <HAL_I2C_Init+0xe8>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003682:	fb02 f303 	mul.w	r3, r2, r3
 8003686:	4a69      	ldr	r2, [pc, #420]	; (800382c <HAL_I2C_Init+0x284>)
 8003688:	fba2 2303 	umull	r2, r3, r2, r3
 800368c:	099b      	lsrs	r3, r3, #6
 800368e:	3301      	adds	r3, #1
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6812      	ldr	r2, [r2, #0]
 8003694:	430b      	orrs	r3, r1
 8003696:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	495c      	ldr	r1, [pc, #368]	; (800381c <HAL_I2C_Init+0x274>)
 80036ac:	428b      	cmp	r3, r1
 80036ae:	d819      	bhi.n	80036e4 <HAL_I2C_Init+0x13c>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	1e59      	subs	r1, r3, #1
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80036be:	1c59      	adds	r1, r3, #1
 80036c0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036c4:	400b      	ands	r3, r1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00a      	beq.n	80036e0 <HAL_I2C_Init+0x138>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	1e59      	subs	r1, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d8:	3301      	adds	r3, #1
 80036da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036de:	e051      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 80036e0:	2304      	movs	r3, #4
 80036e2:	e04f      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d111      	bne.n	8003710 <HAL_I2C_Init+0x168>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e58      	subs	r0, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6859      	ldr	r1, [r3, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	440b      	add	r3, r1
 80036fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fe:	3301      	adds	r3, #1
 8003700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003704:	2b00      	cmp	r3, #0
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	e012      	b.n	8003736 <HAL_I2C_Init+0x18e>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	1e58      	subs	r0, r3, #1
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6859      	ldr	r1, [r3, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	0099      	lsls	r1, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	fbb0 f3f3 	udiv	r3, r0, r3
 8003726:	3301      	adds	r3, #1
 8003728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372c:	2b00      	cmp	r3, #0
 800372e:	bf0c      	ite	eq
 8003730:	2301      	moveq	r3, #1
 8003732:	2300      	movne	r3, #0
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_I2C_Init+0x196>
 800373a:	2301      	movs	r3, #1
 800373c:	e022      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10e      	bne.n	8003764 <HAL_I2C_Init+0x1bc>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	1e58      	subs	r0, r3, #1
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6859      	ldr	r1, [r3, #4]
 800374e:	460b      	mov	r3, r1
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	440b      	add	r3, r1
 8003754:	fbb0 f3f3 	udiv	r3, r0, r3
 8003758:	3301      	adds	r3, #1
 800375a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003762:	e00f      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	1e58      	subs	r0, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	460b      	mov	r3, r1
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	0099      	lsls	r1, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	fbb0 f3f3 	udiv	r3, r0, r3
 800377a:	3301      	adds	r3, #1
 800377c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003780:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	6809      	ldr	r1, [r1, #0]
 8003788:	4313      	orrs	r3, r2
 800378a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69da      	ldr	r2, [r3, #28]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6911      	ldr	r1, [r2, #16]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	68d2      	ldr	r2, [r2, #12]
 80037be:	4311      	orrs	r1, r2
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6812      	ldr	r2, [r2, #0]
 80037c4:	430b      	orrs	r3, r1
 80037c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695a      	ldr	r2, [r3, #20]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2220      	movs	r2, #32
 80037fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	000186a0 	.word	0x000186a0
 8003820:	001e847f 	.word	0x001e847f
 8003824:	003d08ff 	.word	0x003d08ff
 8003828:	431bde83 	.word	0x431bde83
 800382c:	10624dd3 	.word	0x10624dd3

08003830 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b088      	sub	sp, #32
 8003834:	af02      	add	r7, sp, #8
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	4608      	mov	r0, r1
 800383a:	4611      	mov	r1, r2
 800383c:	461a      	mov	r2, r3
 800383e:	4603      	mov	r3, r0
 8003840:	817b      	strh	r3, [r7, #10]
 8003842:	460b      	mov	r3, r1
 8003844:	813b      	strh	r3, [r7, #8]
 8003846:	4613      	mov	r3, r2
 8003848:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800384a:	f7fe ffeb 	bl	8002824 <HAL_GetTick>
 800384e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b20      	cmp	r3, #32
 800385a:	f040 80d9 	bne.w	8003a10 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	2319      	movs	r3, #25
 8003864:	2201      	movs	r2, #1
 8003866:	496d      	ldr	r1, [pc, #436]	; (8003a1c <HAL_I2C_Mem_Write+0x1ec>)
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f000 fc7f 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003874:	2302      	movs	r3, #2
 8003876:	e0cc      	b.n	8003a12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800387e:	2b01      	cmp	r3, #1
 8003880:	d101      	bne.n	8003886 <HAL_I2C_Mem_Write+0x56>
 8003882:	2302      	movs	r3, #2
 8003884:	e0c5      	b.n	8003a12 <HAL_I2C_Mem_Write+0x1e2>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b01      	cmp	r3, #1
 800389a:	d007      	beq.n	80038ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0201 	orr.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2221      	movs	r2, #33	; 0x21
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2240      	movs	r2, #64	; 0x40
 80038c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6a3a      	ldr	r2, [r7, #32]
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80038dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4a4d      	ldr	r2, [pc, #308]	; (8003a20 <HAL_I2C_Mem_Write+0x1f0>)
 80038ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038ee:	88f8      	ldrh	r0, [r7, #6]
 80038f0:	893a      	ldrh	r2, [r7, #8]
 80038f2:	8979      	ldrh	r1, [r7, #10]
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	9301      	str	r3, [sp, #4]
 80038f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	4603      	mov	r3, r0
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 fab6 	bl	8003e70 <I2C_RequestMemoryWrite>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d052      	beq.n	80039b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e081      	b.n	8003a12 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f000 fd00 	bl	8004318 <I2C_WaitOnTXEFlagUntilTimeout>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00d      	beq.n	800393a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	2b04      	cmp	r3, #4
 8003924:	d107      	bne.n	8003936 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003934:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e06b      	b.n	8003a12 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393e:	781a      	ldrb	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003960:	b29b      	uxth	r3, r3
 8003962:	3b01      	subs	r3, #1
 8003964:	b29a      	uxth	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b04      	cmp	r3, #4
 8003976:	d11b      	bne.n	80039b0 <HAL_I2C_Mem_Write+0x180>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800397c:	2b00      	cmp	r3, #0
 800397e:	d017      	beq.n	80039b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003984:	781a      	ldrb	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800399a:	3b01      	subs	r3, #1
 800399c:	b29a      	uxth	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1aa      	bne.n	800390e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 fcec 	bl	800439a <I2C_WaitOnBTFFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00d      	beq.n	80039e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d107      	bne.n	80039e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e016      	b.n	8003a12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	e000      	b.n	8003a12 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a10:	2302      	movs	r3, #2
  }
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	00100002 	.word	0x00100002
 8003a20:	ffff0000 	.word	0xffff0000

08003a24 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08c      	sub	sp, #48	; 0x30
 8003a28:	af02      	add	r7, sp, #8
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	4608      	mov	r0, r1
 8003a2e:	4611      	mov	r1, r2
 8003a30:	461a      	mov	r2, r3
 8003a32:	4603      	mov	r3, r0
 8003a34:	817b      	strh	r3, [r7, #10]
 8003a36:	460b      	mov	r3, r1
 8003a38:	813b      	strh	r3, [r7, #8]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a3e:	f7fe fef1 	bl	8002824 <HAL_GetTick>
 8003a42:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b20      	cmp	r3, #32
 8003a4e:	f040 8208 	bne.w	8003e62 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	2319      	movs	r3, #25
 8003a58:	2201      	movs	r2, #1
 8003a5a:	497b      	ldr	r1, [pc, #492]	; (8003c48 <HAL_I2C_Mem_Read+0x224>)
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f000 fb85 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e1fb      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d101      	bne.n	8003a7a <HAL_I2C_Mem_Read+0x56>
 8003a76:	2302      	movs	r3, #2
 8003a78:	e1f4      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d007      	beq.n	8003aa0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0201 	orr.w	r2, r2, #1
 8003a9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2222      	movs	r2, #34	; 0x22
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2240      	movs	r2, #64	; 0x40
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003ad0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	4a5b      	ldr	r2, [pc, #364]	; (8003c4c <HAL_I2C_Mem_Read+0x228>)
 8003ae0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ae2:	88f8      	ldrh	r0, [r7, #6]
 8003ae4:	893a      	ldrh	r2, [r7, #8]
 8003ae6:	8979      	ldrh	r1, [r7, #10]
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aea:	9301      	str	r3, [sp, #4]
 8003aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aee:	9300      	str	r3, [sp, #0]
 8003af0:	4603      	mov	r3, r0
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 fa52 	bl	8003f9c <I2C_RequestMemoryRead>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e1b0      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d113      	bne.n	8003b32 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	623b      	str	r3, [r7, #32]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	623b      	str	r3, [r7, #32]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	623b      	str	r3, [r7, #32]
 8003b1e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	e184      	b.n	8003e3c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d11b      	bne.n	8003b72 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61fb      	str	r3, [r7, #28]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	61fb      	str	r3, [r7, #28]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	e164      	b.n	8003e3c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d11b      	bne.n	8003bb2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b88:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	e144      	b.n	8003e3c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	617b      	str	r3, [r7, #20]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bc8:	e138      	b.n	8003e3c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bce:	2b03      	cmp	r3, #3
 8003bd0:	f200 80f1 	bhi.w	8003db6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d123      	bne.n	8003c24 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bde:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 fc1b 	bl	800441c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e139      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	b29a      	uxth	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c22:	e10b      	b.n	8003e3c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d14e      	bne.n	8003cca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c32:	2200      	movs	r2, #0
 8003c34:	4906      	ldr	r1, [pc, #24]	; (8003c50 <HAL_I2C_Mem_Read+0x22c>)
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 fa98 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e10e      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
 8003c46:	bf00      	nop
 8003c48:	00100002 	.word	0x00100002
 8003c4c:	ffff0000 	.word	0xffff0000
 8003c50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691a      	ldr	r2, [r3, #16]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6e:	b2d2      	uxtb	r2, r2
 8003c70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	1c5a      	adds	r2, r3, #1
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	691a      	ldr	r2, [r3, #16]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	b2d2      	uxtb	r2, r2
 8003ca2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	1c5a      	adds	r2, r3, #1
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cc8:	e0b8      	b.n	8003e3c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	4966      	ldr	r1, [pc, #408]	; (8003e6c <HAL_I2C_Mem_Read+0x448>)
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 fa49 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0bf      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cf2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	691a      	ldr	r2, [r3, #16]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	b2d2      	uxtb	r2, r2
 8003d00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	9300      	str	r3, [sp, #0]
 8003d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	494f      	ldr	r1, [pc, #316]	; (8003e6c <HAL_I2C_Mem_Read+0x448>)
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 fa1b 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e091      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	691a      	ldr	r2, [r3, #16]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d62:	1c5a      	adds	r2, r3, #1
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	b2d2      	uxtb	r2, r2
 8003d8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	1c5a      	adds	r2, r3, #1
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003db4:	e042      	b.n	8003e3c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 fb2e 	bl	800441c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e04c      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de6:	3b01      	subs	r3, #1
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f003 0304 	and.w	r3, r3, #4
 8003e06:	2b04      	cmp	r3, #4
 8003e08:	d118      	bne.n	8003e3c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f47f aec2 	bne.w	8003bca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	e000      	b.n	8003e64 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e62:	2302      	movs	r3, #2
  }
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3728      	adds	r7, #40	; 0x28
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	00010004 	.word	0x00010004

08003e70 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	4608      	mov	r0, r1
 8003e7a:	4611      	mov	r1, r2
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	4603      	mov	r3, r0
 8003e80:	817b      	strh	r3, [r7, #10]
 8003e82:	460b      	mov	r3, r1
 8003e84:	813b      	strh	r3, [r7, #8]
 8003e86:	4613      	mov	r3, r2
 8003e88:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	6a3b      	ldr	r3, [r7, #32]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 f960 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00d      	beq.n	8003ece <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ec0:	d103      	bne.n	8003eca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ec8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e05f      	b.n	8003f8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ece:	897b      	ldrh	r3, [r7, #10]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003edc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	6a3a      	ldr	r2, [r7, #32]
 8003ee2:	492d      	ldr	r1, [pc, #180]	; (8003f98 <I2C_RequestMemoryWrite+0x128>)
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 f998 	bl	800421a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e04c      	b.n	8003f8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	617b      	str	r3, [r7, #20]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	617b      	str	r3, [r7, #20]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	617b      	str	r3, [r7, #20]
 8003f08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f0c:	6a39      	ldr	r1, [r7, #32]
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 fa02 	bl	8004318 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00d      	beq.n	8003f36 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	2b04      	cmp	r3, #4
 8003f20:	d107      	bne.n	8003f32 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e02b      	b.n	8003f8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f36:	88fb      	ldrh	r3, [r7, #6]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d105      	bne.n	8003f48 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f3c:	893b      	ldrh	r3, [r7, #8]
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	611a      	str	r2, [r3, #16]
 8003f46:	e021      	b.n	8003f8c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f48:	893b      	ldrh	r3, [r7, #8]
 8003f4a:	0a1b      	lsrs	r3, r3, #8
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	b2da      	uxtb	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f58:	6a39      	ldr	r1, [r7, #32]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f9dc 	bl	8004318 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d107      	bne.n	8003f7e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e005      	b.n	8003f8e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f82:	893b      	ldrh	r3, [r7, #8]
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3718      	adds	r7, #24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	00010002 	.word	0x00010002

08003f9c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b088      	sub	sp, #32
 8003fa0:	af02      	add	r7, sp, #8
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	4608      	mov	r0, r1
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4603      	mov	r3, r0
 8003fac:	817b      	strh	r3, [r7, #10]
 8003fae:	460b      	mov	r3, r1
 8003fb0:	813b      	strh	r3, [r7, #8]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fc4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fd4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 f8c2 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00d      	beq.n	800400a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ffc:	d103      	bne.n	8004006 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004004:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e0aa      	b.n	8004160 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800400a:	897b      	ldrh	r3, [r7, #10]
 800400c:	b2db      	uxtb	r3, r3
 800400e:	461a      	mov	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004018:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800401a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401c:	6a3a      	ldr	r2, [r7, #32]
 800401e:	4952      	ldr	r1, [pc, #328]	; (8004168 <I2C_RequestMemoryRead+0x1cc>)
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 f8fa 	bl	800421a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e097      	b.n	8004160 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004030:	2300      	movs	r3, #0
 8004032:	617b      	str	r3, [r7, #20]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	617b      	str	r3, [r7, #20]
 8004044:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004048:	6a39      	ldr	r1, [r7, #32]
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 f964 	bl	8004318 <I2C_WaitOnTXEFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00d      	beq.n	8004072 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	2b04      	cmp	r3, #4
 800405c:	d107      	bne.n	800406e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800406c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e076      	b.n	8004160 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004072:	88fb      	ldrh	r3, [r7, #6]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d105      	bne.n	8004084 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004078:	893b      	ldrh	r3, [r7, #8]
 800407a:	b2da      	uxtb	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	611a      	str	r2, [r3, #16]
 8004082:	e021      	b.n	80040c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004084:	893b      	ldrh	r3, [r7, #8]
 8004086:	0a1b      	lsrs	r3, r3, #8
 8004088:	b29b      	uxth	r3, r3
 800408a:	b2da      	uxtb	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004094:	6a39      	ldr	r1, [r7, #32]
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f93e 	bl	8004318 <I2C_WaitOnTXEFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00d      	beq.n	80040be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d107      	bne.n	80040ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e050      	b.n	8004160 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040be:	893b      	ldrh	r3, [r7, #8]
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ca:	6a39      	ldr	r1, [r7, #32]
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f000 f923 	bl	8004318 <I2C_WaitOnTXEFlagUntilTimeout>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00d      	beq.n	80040f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040dc:	2b04      	cmp	r3, #4
 80040de:	d107      	bne.n	80040f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e035      	b.n	8004160 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004102:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	6a3b      	ldr	r3, [r7, #32]
 800410a:	2200      	movs	r2, #0
 800410c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 f82b 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00d      	beq.n	8004138 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004126:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800412a:	d103      	bne.n	8004134 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004132:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e013      	b.n	8004160 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004138:	897b      	ldrh	r3, [r7, #10]
 800413a:	b2db      	uxtb	r3, r3
 800413c:	f043 0301 	orr.w	r3, r3, #1
 8004140:	b2da      	uxtb	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	6a3a      	ldr	r2, [r7, #32]
 800414c:	4906      	ldr	r1, [pc, #24]	; (8004168 <I2C_RequestMemoryRead+0x1cc>)
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f863 	bl	800421a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e000      	b.n	8004160 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	00010002 	.word	0x00010002

0800416c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	4613      	mov	r3, r2
 800417a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800417c:	e025      	b.n	80041ca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004184:	d021      	beq.n	80041ca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004186:	f7fe fb4d 	bl	8002824 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d302      	bcc.n	800419c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d116      	bne.n	80041ca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	f043 0220 	orr.w	r2, r3, #32
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e023      	b.n	8004212 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	0c1b      	lsrs	r3, r3, #16
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d10d      	bne.n	80041f0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	43da      	mvns	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4013      	ands	r3, r2
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	bf0c      	ite	eq
 80041e6:	2301      	moveq	r3, #1
 80041e8:	2300      	movne	r3, #0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	461a      	mov	r2, r3
 80041ee:	e00c      	b.n	800420a <I2C_WaitOnFlagUntilTimeout+0x9e>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	43da      	mvns	r2, r3
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	4013      	ands	r3, r2
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	bf0c      	ite	eq
 8004202:	2301      	moveq	r3, #1
 8004204:	2300      	movne	r3, #0
 8004206:	b2db      	uxtb	r3, r3
 8004208:	461a      	mov	r2, r3
 800420a:	79fb      	ldrb	r3, [r7, #7]
 800420c:	429a      	cmp	r2, r3
 800420e:	d0b6      	beq.n	800417e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b084      	sub	sp, #16
 800421e:	af00      	add	r7, sp, #0
 8004220:	60f8      	str	r0, [r7, #12]
 8004222:	60b9      	str	r1, [r7, #8]
 8004224:	607a      	str	r2, [r7, #4]
 8004226:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004228:	e051      	b.n	80042ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004238:	d123      	bne.n	8004282 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004248:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004252:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2220      	movs	r2, #32
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	f043 0204 	orr.w	r2, r3, #4
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e046      	b.n	8004310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004288:	d021      	beq.n	80042ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428a:	f7fe facb 	bl	8002824 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	429a      	cmp	r2, r3
 8004298:	d302      	bcc.n	80042a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d116      	bne.n	80042ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2220      	movs	r2, #32
 80042aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ba:	f043 0220 	orr.w	r2, r3, #32
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e020      	b.n	8004310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	0c1b      	lsrs	r3, r3, #16
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d10c      	bne.n	80042f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	43da      	mvns	r2, r3
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	4013      	ands	r3, r2
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	bf14      	ite	ne
 80042ea:	2301      	movne	r3, #1
 80042ec:	2300      	moveq	r3, #0
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	e00b      	b.n	800430a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	43da      	mvns	r2, r3
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	4013      	ands	r3, r2
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	bf14      	ite	ne
 8004304:	2301      	movne	r3, #1
 8004306:	2300      	moveq	r3, #0
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d18d      	bne.n	800422a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004324:	e02d      	b.n	8004382 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 f8ce 	bl	80044c8 <I2C_IsAcknowledgeFailed>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e02d      	b.n	8004392 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433c:	d021      	beq.n	8004382 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800433e:	f7fe fa71 	bl	8002824 <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	429a      	cmp	r2, r3
 800434c:	d302      	bcc.n	8004354 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d116      	bne.n	8004382 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2220      	movs	r2, #32
 800435e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	f043 0220 	orr.w	r2, r3, #32
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e007      	b.n	8004392 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800438c:	2b80      	cmp	r3, #128	; 0x80
 800438e:	d1ca      	bne.n	8004326 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b084      	sub	sp, #16
 800439e:	af00      	add	r7, sp, #0
 80043a0:	60f8      	str	r0, [r7, #12]
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043a6:	e02d      	b.n	8004404 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 f88d 	bl	80044c8 <I2C_IsAcknowledgeFailed>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d001      	beq.n	80043b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e02d      	b.n	8004414 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043be:	d021      	beq.n	8004404 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c0:	f7fe fa30 	bl	8002824 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d302      	bcc.n	80043d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d116      	bne.n	8004404 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2220      	movs	r2, #32
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f0:	f043 0220 	orr.w	r2, r3, #32
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e007      	b.n	8004414 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	f003 0304 	and.w	r3, r3, #4
 800440e:	2b04      	cmp	r3, #4
 8004410:	d1ca      	bne.n	80043a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004428:	e042      	b.n	80044b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	695b      	ldr	r3, [r3, #20]
 8004430:	f003 0310 	and.w	r3, r3, #16
 8004434:	2b10      	cmp	r3, #16
 8004436:	d119      	bne.n	800446c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f06f 0210 	mvn.w	r2, #16
 8004440:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2220      	movs	r2, #32
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e029      	b.n	80044c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800446c:	f7fe f9da 	bl	8002824 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	429a      	cmp	r2, r3
 800447a:	d302      	bcc.n	8004482 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d116      	bne.n	80044b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2220      	movs	r2, #32
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449c:	f043 0220 	orr.w	r2, r3, #32
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e007      	b.n	80044c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ba:	2b40      	cmp	r3, #64	; 0x40
 80044bc:	d1b5      	bne.n	800442a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044de:	d11b      	bne.n	8004518 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2220      	movs	r2, #32
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004504:	f043 0204 	orr.w	r2, r3, #4
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e000      	b.n	800451a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
	...

08004528 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e264      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d075      	beq.n	8004632 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004546:	4ba3      	ldr	r3, [pc, #652]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 030c 	and.w	r3, r3, #12
 800454e:	2b04      	cmp	r3, #4
 8004550:	d00c      	beq.n	800456c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004552:	4ba0      	ldr	r3, [pc, #640]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800455a:	2b08      	cmp	r3, #8
 800455c:	d112      	bne.n	8004584 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800455e:	4b9d      	ldr	r3, [pc, #628]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004566:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800456a:	d10b      	bne.n	8004584 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800456c:	4b99      	ldr	r3, [pc, #612]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d05b      	beq.n	8004630 <HAL_RCC_OscConfig+0x108>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d157      	bne.n	8004630 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e23f      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800458c:	d106      	bne.n	800459c <HAL_RCC_OscConfig+0x74>
 800458e:	4b91      	ldr	r3, [pc, #580]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a90      	ldr	r2, [pc, #576]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	e01d      	b.n	80045d8 <HAL_RCC_OscConfig+0xb0>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045a4:	d10c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x98>
 80045a6:	4b8b      	ldr	r3, [pc, #556]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a8a      	ldr	r2, [pc, #552]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	4b88      	ldr	r3, [pc, #544]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a87      	ldr	r2, [pc, #540]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045bc:	6013      	str	r3, [r2, #0]
 80045be:	e00b      	b.n	80045d8 <HAL_RCC_OscConfig+0xb0>
 80045c0:	4b84      	ldr	r3, [pc, #528]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a83      	ldr	r2, [pc, #524]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	4b81      	ldr	r3, [pc, #516]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a80      	ldr	r2, [pc, #512]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d013      	beq.n	8004608 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e0:	f7fe f920 	bl	8002824 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045e8:	f7fe f91c 	bl	8002824 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b64      	cmp	r3, #100	; 0x64
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e204      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fa:	4b76      	ldr	r3, [pc, #472]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f0      	beq.n	80045e8 <HAL_RCC_OscConfig+0xc0>
 8004606:	e014      	b.n	8004632 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004608:	f7fe f90c 	bl	8002824 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004610:	f7fe f908 	bl	8002824 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b64      	cmp	r3, #100	; 0x64
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e1f0      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004622:	4b6c      	ldr	r3, [pc, #432]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0xe8>
 800462e:	e000      	b.n	8004632 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d063      	beq.n	8004706 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800463e:	4b65      	ldr	r3, [pc, #404]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 030c 	and.w	r3, r3, #12
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00b      	beq.n	8004662 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800464a:	4b62      	ldr	r3, [pc, #392]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004652:	2b08      	cmp	r3, #8
 8004654:	d11c      	bne.n	8004690 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004656:	4b5f      	ldr	r3, [pc, #380]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d116      	bne.n	8004690 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004662:	4b5c      	ldr	r3, [pc, #368]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_RCC_OscConfig+0x152>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d001      	beq.n	800467a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e1c4      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800467a:	4b56      	ldr	r3, [pc, #344]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	4952      	ldr	r1, [pc, #328]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 800468a:	4313      	orrs	r3, r2
 800468c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800468e:	e03a      	b.n	8004706 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d020      	beq.n	80046da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004698:	4b4f      	ldr	r3, [pc, #316]	; (80047d8 <HAL_RCC_OscConfig+0x2b0>)
 800469a:	2201      	movs	r2, #1
 800469c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469e:	f7fe f8c1 	bl	8002824 <HAL_GetTick>
 80046a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a4:	e008      	b.n	80046b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046a6:	f7fe f8bd 	bl	8002824 <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d901      	bls.n	80046b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e1a5      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b8:	4b46      	ldr	r3, [pc, #280]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0f0      	beq.n	80046a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046c4:	4b43      	ldr	r3, [pc, #268]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	00db      	lsls	r3, r3, #3
 80046d2:	4940      	ldr	r1, [pc, #256]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	600b      	str	r3, [r1, #0]
 80046d8:	e015      	b.n	8004706 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046da:	4b3f      	ldr	r3, [pc, #252]	; (80047d8 <HAL_RCC_OscConfig+0x2b0>)
 80046dc:	2200      	movs	r2, #0
 80046de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e0:	f7fe f8a0 	bl	8002824 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046e8:	f7fe f89c 	bl	8002824 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e184      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046fa:	4b36      	ldr	r3, [pc, #216]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f0      	bne.n	80046e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0308 	and.w	r3, r3, #8
 800470e:	2b00      	cmp	r3, #0
 8004710:	d030      	beq.n	8004774 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d016      	beq.n	8004748 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800471a:	4b30      	ldr	r3, [pc, #192]	; (80047dc <HAL_RCC_OscConfig+0x2b4>)
 800471c:	2201      	movs	r2, #1
 800471e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004720:	f7fe f880 	bl	8002824 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004728:	f7fe f87c 	bl	8002824 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e164      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473a:	4b26      	ldr	r3, [pc, #152]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 800473c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0f0      	beq.n	8004728 <HAL_RCC_OscConfig+0x200>
 8004746:	e015      	b.n	8004774 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004748:	4b24      	ldr	r3, [pc, #144]	; (80047dc <HAL_RCC_OscConfig+0x2b4>)
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800474e:	f7fe f869 	bl	8002824 <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004754:	e008      	b.n	8004768 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004756:	f7fe f865 	bl	8002824 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e14d      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004768:	4b1a      	ldr	r3, [pc, #104]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 800476a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1f0      	bne.n	8004756 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0304 	and.w	r3, r3, #4
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 80a0 	beq.w	80048c2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004782:	2300      	movs	r3, #0
 8004784:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004786:	4b13      	ldr	r3, [pc, #76]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10f      	bne.n	80047b2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004792:	2300      	movs	r3, #0
 8004794:	60bb      	str	r3, [r7, #8]
 8004796:	4b0f      	ldr	r3, [pc, #60]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	4a0e      	ldr	r2, [pc, #56]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 800479c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047a0:	6413      	str	r3, [r2, #64]	; 0x40
 80047a2:	4b0c      	ldr	r3, [pc, #48]	; (80047d4 <HAL_RCC_OscConfig+0x2ac>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047aa:	60bb      	str	r3, [r7, #8]
 80047ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047ae:	2301      	movs	r3, #1
 80047b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b2:	4b0b      	ldr	r3, [pc, #44]	; (80047e0 <HAL_RCC_OscConfig+0x2b8>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d121      	bne.n	8004802 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047be:	4b08      	ldr	r3, [pc, #32]	; (80047e0 <HAL_RCC_OscConfig+0x2b8>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a07      	ldr	r2, [pc, #28]	; (80047e0 <HAL_RCC_OscConfig+0x2b8>)
 80047c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ca:	f7fe f82b 	bl	8002824 <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d0:	e011      	b.n	80047f6 <HAL_RCC_OscConfig+0x2ce>
 80047d2:	bf00      	nop
 80047d4:	40023800 	.word	0x40023800
 80047d8:	42470000 	.word	0x42470000
 80047dc:	42470e80 	.word	0x42470e80
 80047e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047e4:	f7fe f81e 	bl	8002824 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e106      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f6:	4b85      	ldr	r3, [pc, #532]	; (8004a0c <HAL_RCC_OscConfig+0x4e4>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d106      	bne.n	8004818 <HAL_RCC_OscConfig+0x2f0>
 800480a:	4b81      	ldr	r3, [pc, #516]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 800480c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800480e:	4a80      	ldr	r2, [pc, #512]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	6713      	str	r3, [r2, #112]	; 0x70
 8004816:	e01c      	b.n	8004852 <HAL_RCC_OscConfig+0x32a>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	2b05      	cmp	r3, #5
 800481e:	d10c      	bne.n	800483a <HAL_RCC_OscConfig+0x312>
 8004820:	4b7b      	ldr	r3, [pc, #492]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004824:	4a7a      	ldr	r2, [pc, #488]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004826:	f043 0304 	orr.w	r3, r3, #4
 800482a:	6713      	str	r3, [r2, #112]	; 0x70
 800482c:	4b78      	ldr	r3, [pc, #480]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 800482e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004830:	4a77      	ldr	r2, [pc, #476]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004832:	f043 0301 	orr.w	r3, r3, #1
 8004836:	6713      	str	r3, [r2, #112]	; 0x70
 8004838:	e00b      	b.n	8004852 <HAL_RCC_OscConfig+0x32a>
 800483a:	4b75      	ldr	r3, [pc, #468]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 800483c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483e:	4a74      	ldr	r2, [pc, #464]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004840:	f023 0301 	bic.w	r3, r3, #1
 8004844:	6713      	str	r3, [r2, #112]	; 0x70
 8004846:	4b72      	ldr	r3, [pc, #456]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484a:	4a71      	ldr	r2, [pc, #452]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 800484c:	f023 0304 	bic.w	r3, r3, #4
 8004850:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d015      	beq.n	8004886 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800485a:	f7fd ffe3 	bl	8002824 <HAL_GetTick>
 800485e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004860:	e00a      	b.n	8004878 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004862:	f7fd ffdf 	bl	8002824 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004870:	4293      	cmp	r3, r2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e0c5      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004878:	4b65      	ldr	r3, [pc, #404]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 800487a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0ee      	beq.n	8004862 <HAL_RCC_OscConfig+0x33a>
 8004884:	e014      	b.n	80048b0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004886:	f7fd ffcd 	bl	8002824 <HAL_GetTick>
 800488a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800488c:	e00a      	b.n	80048a4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800488e:	f7fd ffc9 	bl	8002824 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	f241 3288 	movw	r2, #5000	; 0x1388
 800489c:	4293      	cmp	r3, r2
 800489e:	d901      	bls.n	80048a4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e0af      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048a4:	4b5a      	ldr	r3, [pc, #360]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 80048a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1ee      	bne.n	800488e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048b0:	7dfb      	ldrb	r3, [r7, #23]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d105      	bne.n	80048c2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048b6:	4b56      	ldr	r3, [pc, #344]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	4a55      	ldr	r2, [pc, #340]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 80048bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f000 809b 	beq.w	8004a02 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048cc:	4b50      	ldr	r3, [pc, #320]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f003 030c 	and.w	r3, r3, #12
 80048d4:	2b08      	cmp	r3, #8
 80048d6:	d05c      	beq.n	8004992 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d141      	bne.n	8004964 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e0:	4b4c      	ldr	r3, [pc, #304]	; (8004a14 <HAL_RCC_OscConfig+0x4ec>)
 80048e2:	2200      	movs	r2, #0
 80048e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e6:	f7fd ff9d 	bl	8002824 <HAL_GetTick>
 80048ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ec:	e008      	b.n	8004900 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ee:	f7fd ff99 	bl	8002824 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d901      	bls.n	8004900 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e081      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004900:	4b43      	ldr	r3, [pc, #268]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1f0      	bne.n	80048ee <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	69da      	ldr	r2, [r3, #28]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	431a      	orrs	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491a:	019b      	lsls	r3, r3, #6
 800491c:	431a      	orrs	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004922:	085b      	lsrs	r3, r3, #1
 8004924:	3b01      	subs	r3, #1
 8004926:	041b      	lsls	r3, r3, #16
 8004928:	431a      	orrs	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800492e:	061b      	lsls	r3, r3, #24
 8004930:	4937      	ldr	r1, [pc, #220]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004932:	4313      	orrs	r3, r2
 8004934:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004936:	4b37      	ldr	r3, [pc, #220]	; (8004a14 <HAL_RCC_OscConfig+0x4ec>)
 8004938:	2201      	movs	r2, #1
 800493a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800493c:	f7fd ff72 	bl	8002824 <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004944:	f7fd ff6e 	bl	8002824 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e056      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004956:	4b2e      	ldr	r3, [pc, #184]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d0f0      	beq.n	8004944 <HAL_RCC_OscConfig+0x41c>
 8004962:	e04e      	b.n	8004a02 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004964:	4b2b      	ldr	r3, [pc, #172]	; (8004a14 <HAL_RCC_OscConfig+0x4ec>)
 8004966:	2200      	movs	r2, #0
 8004968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800496a:	f7fd ff5b 	bl	8002824 <HAL_GetTick>
 800496e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004972:	f7fd ff57 	bl	8002824 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e03f      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004984:	4b22      	ldr	r3, [pc, #136]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1f0      	bne.n	8004972 <HAL_RCC_OscConfig+0x44a>
 8004990:	e037      	b.n	8004a02 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d101      	bne.n	800499e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e032      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800499e:	4b1c      	ldr	r3, [pc, #112]	; (8004a10 <HAL_RCC_OscConfig+0x4e8>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d028      	beq.n	80049fe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d121      	bne.n	80049fe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d11a      	bne.n	80049fe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049ce:	4013      	ands	r3, r2
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049d4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d111      	bne.n	80049fe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e4:	085b      	lsrs	r3, r3, #1
 80049e6:	3b01      	subs	r3, #1
 80049e8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d107      	bne.n	80049fe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d001      	beq.n	8004a02 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e000      	b.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3718      	adds	r7, #24
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40007000 	.word	0x40007000
 8004a10:	40023800 	.word	0x40023800
 8004a14:	42470060 	.word	0x42470060

08004a18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0cc      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a2c:	4b68      	ldr	r3, [pc, #416]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	683a      	ldr	r2, [r7, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d90c      	bls.n	8004a54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a3a:	4b65      	ldr	r3, [pc, #404]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a42:	4b63      	ldr	r3, [pc, #396]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d001      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e0b8      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d020      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d005      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a6c:	4b59      	ldr	r3, [pc, #356]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	4a58      	ldr	r2, [pc, #352]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a84:	4b53      	ldr	r3, [pc, #332]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	4a52      	ldr	r2, [pc, #328]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a90:	4b50      	ldr	r3, [pc, #320]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	494d      	ldr	r1, [pc, #308]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d044      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d107      	bne.n	8004ac6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ab6:	4b47      	ldr	r3, [pc, #284]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d119      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e07f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d003      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ad2:	2b03      	cmp	r3, #3
 8004ad4:	d107      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad6:	4b3f      	ldr	r3, [pc, #252]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d109      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e06f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae6:	4b3b      	ldr	r3, [pc, #236]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e067      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004af6:	4b37      	ldr	r3, [pc, #220]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f023 0203 	bic.w	r2, r3, #3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	4934      	ldr	r1, [pc, #208]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b08:	f7fd fe8c 	bl	8002824 <HAL_GetTick>
 8004b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0e:	e00a      	b.n	8004b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b10:	f7fd fe88 	bl	8002824 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e04f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b26:	4b2b      	ldr	r3, [pc, #172]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 020c 	and.w	r2, r3, #12
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d1eb      	bne.n	8004b10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b38:	4b25      	ldr	r3, [pc, #148]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d20c      	bcs.n	8004b60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b46:	4b22      	ldr	r3, [pc, #136]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b4e:	4b20      	ldr	r3, [pc, #128]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d001      	beq.n	8004b60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e032      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b6c:	4b19      	ldr	r3, [pc, #100]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	4916      	ldr	r1, [pc, #88]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0308 	and.w	r3, r3, #8
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d009      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b8a:	4b12      	ldr	r3, [pc, #72]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	00db      	lsls	r3, r3, #3
 8004b98:	490e      	ldr	r1, [pc, #56]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b9e:	f000 f821 	bl	8004be4 <HAL_RCC_GetSysClockFreq>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	091b      	lsrs	r3, r3, #4
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	490a      	ldr	r1, [pc, #40]	; (8004bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb0:	5ccb      	ldrb	r3, [r1, r3]
 8004bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb6:	4a09      	ldr	r2, [pc, #36]	; (8004bdc <HAL_RCC_ClockConfig+0x1c4>)
 8004bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bba:	4b09      	ldr	r3, [pc, #36]	; (8004be0 <HAL_RCC_ClockConfig+0x1c8>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fd fdec 	bl	800279c <HAL_InitTick>

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	40023c00 	.word	0x40023c00
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	080096e0 	.word	0x080096e0
 8004bdc:	20000000 	.word	0x20000000
 8004be0:	20000004 	.word	0x20000004

08004be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004be4:	b5b0      	push	{r4, r5, r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bea:	2100      	movs	r1, #0
 8004bec:	6079      	str	r1, [r7, #4]
 8004bee:	2100      	movs	r1, #0
 8004bf0:	60f9      	str	r1, [r7, #12]
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bfa:	4952      	ldr	r1, [pc, #328]	; (8004d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8004bfc:	6889      	ldr	r1, [r1, #8]
 8004bfe:	f001 010c 	and.w	r1, r1, #12
 8004c02:	2908      	cmp	r1, #8
 8004c04:	d00d      	beq.n	8004c22 <HAL_RCC_GetSysClockFreq+0x3e>
 8004c06:	2908      	cmp	r1, #8
 8004c08:	f200 8094 	bhi.w	8004d34 <HAL_RCC_GetSysClockFreq+0x150>
 8004c0c:	2900      	cmp	r1, #0
 8004c0e:	d002      	beq.n	8004c16 <HAL_RCC_GetSysClockFreq+0x32>
 8004c10:	2904      	cmp	r1, #4
 8004c12:	d003      	beq.n	8004c1c <HAL_RCC_GetSysClockFreq+0x38>
 8004c14:	e08e      	b.n	8004d34 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c16:	4b4c      	ldr	r3, [pc, #304]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x164>)
 8004c18:	60bb      	str	r3, [r7, #8]
       break;
 8004c1a:	e08e      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c1c:	4b4b      	ldr	r3, [pc, #300]	; (8004d4c <HAL_RCC_GetSysClockFreq+0x168>)
 8004c1e:	60bb      	str	r3, [r7, #8]
      break;
 8004c20:	e08b      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c22:	4948      	ldr	r1, [pc, #288]	; (8004d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c24:	6849      	ldr	r1, [r1, #4]
 8004c26:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004c2a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c2c:	4945      	ldr	r1, [pc, #276]	; (8004d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c2e:	6849      	ldr	r1, [r1, #4]
 8004c30:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004c34:	2900      	cmp	r1, #0
 8004c36:	d024      	beq.n	8004c82 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c38:	4942      	ldr	r1, [pc, #264]	; (8004d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c3a:	6849      	ldr	r1, [r1, #4]
 8004c3c:	0989      	lsrs	r1, r1, #6
 8004c3e:	4608      	mov	r0, r1
 8004c40:	f04f 0100 	mov.w	r1, #0
 8004c44:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004c48:	f04f 0500 	mov.w	r5, #0
 8004c4c:	ea00 0204 	and.w	r2, r0, r4
 8004c50:	ea01 0305 	and.w	r3, r1, r5
 8004c54:	493d      	ldr	r1, [pc, #244]	; (8004d4c <HAL_RCC_GetSysClockFreq+0x168>)
 8004c56:	fb01 f003 	mul.w	r0, r1, r3
 8004c5a:	2100      	movs	r1, #0
 8004c5c:	fb01 f102 	mul.w	r1, r1, r2
 8004c60:	1844      	adds	r4, r0, r1
 8004c62:	493a      	ldr	r1, [pc, #232]	; (8004d4c <HAL_RCC_GetSysClockFreq+0x168>)
 8004c64:	fba2 0101 	umull	r0, r1, r2, r1
 8004c68:	1863      	adds	r3, r4, r1
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	f7fb fff0 	bl	8000c58 <__aeabi_uldivmod>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	e04a      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c82:	4b30      	ldr	r3, [pc, #192]	; (8004d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	099b      	lsrs	r3, r3, #6
 8004c88:	461a      	mov	r2, r3
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004c92:	f04f 0100 	mov.w	r1, #0
 8004c96:	ea02 0400 	and.w	r4, r2, r0
 8004c9a:	ea03 0501 	and.w	r5, r3, r1
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	4629      	mov	r1, r5
 8004ca2:	f04f 0200 	mov.w	r2, #0
 8004ca6:	f04f 0300 	mov.w	r3, #0
 8004caa:	014b      	lsls	r3, r1, #5
 8004cac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004cb0:	0142      	lsls	r2, r0, #5
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	1b00      	subs	r0, r0, r4
 8004cb8:	eb61 0105 	sbc.w	r1, r1, r5
 8004cbc:	f04f 0200 	mov.w	r2, #0
 8004cc0:	f04f 0300 	mov.w	r3, #0
 8004cc4:	018b      	lsls	r3, r1, #6
 8004cc6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004cca:	0182      	lsls	r2, r0, #6
 8004ccc:	1a12      	subs	r2, r2, r0
 8004cce:	eb63 0301 	sbc.w	r3, r3, r1
 8004cd2:	f04f 0000 	mov.w	r0, #0
 8004cd6:	f04f 0100 	mov.w	r1, #0
 8004cda:	00d9      	lsls	r1, r3, #3
 8004cdc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ce0:	00d0      	lsls	r0, r2, #3
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	1912      	adds	r2, r2, r4
 8004ce8:	eb45 0303 	adc.w	r3, r5, r3
 8004cec:	f04f 0000 	mov.w	r0, #0
 8004cf0:	f04f 0100 	mov.w	r1, #0
 8004cf4:	0299      	lsls	r1, r3, #10
 8004cf6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004cfa:	0290      	lsls	r0, r2, #10
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	4610      	mov	r0, r2
 8004d02:	4619      	mov	r1, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	461a      	mov	r2, r3
 8004d08:	f04f 0300 	mov.w	r3, #0
 8004d0c:	f7fb ffa4 	bl	8000c58 <__aeabi_uldivmod>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4613      	mov	r3, r2
 8004d16:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d18:	4b0a      	ldr	r3, [pc, #40]	; (8004d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	0c1b      	lsrs	r3, r3, #16
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	3301      	adds	r3, #1
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d30:	60bb      	str	r3, [r7, #8]
      break;
 8004d32:	e002      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d34:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x164>)
 8004d36:	60bb      	str	r3, [r7, #8]
      break;
 8004d38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d3a:	68bb      	ldr	r3, [r7, #8]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bdb0      	pop	{r4, r5, r7, pc}
 8004d44:	40023800 	.word	0x40023800
 8004d48:	00f42400 	.word	0x00f42400
 8004d4c:	017d7840 	.word	0x017d7840

08004d50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d50:	b480      	push	{r7}
 8004d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d54:	4b03      	ldr	r3, [pc, #12]	; (8004d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d56:	681b      	ldr	r3, [r3, #0]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	20000000 	.word	0x20000000

08004d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d6c:	f7ff fff0 	bl	8004d50 <HAL_RCC_GetHCLKFreq>
 8004d70:	4602      	mov	r2, r0
 8004d72:	4b05      	ldr	r3, [pc, #20]	; (8004d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	0a9b      	lsrs	r3, r3, #10
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	4903      	ldr	r1, [pc, #12]	; (8004d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d7e:	5ccb      	ldrb	r3, [r1, r3]
 8004d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	40023800 	.word	0x40023800
 8004d8c:	080096f0 	.word	0x080096f0

08004d90 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d105      	bne.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d035      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004db8:	4b67      	ldr	r3, [pc, #412]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dbe:	f7fd fd31 	bl	8002824 <HAL_GetTick>
 8004dc2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dc4:	e008      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004dc6:	f7fd fd2d 	bl	8002824 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d901      	bls.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e0ba      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dd8:	4b60      	ldr	r3, [pc, #384]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1f0      	bne.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	019a      	lsls	r2, r3, #6
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	071b      	lsls	r3, r3, #28
 8004df0:	495a      	ldr	r1, [pc, #360]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004df8:	4b57      	ldr	r3, [pc, #348]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dfe:	f7fd fd11 	bl	8002824 <HAL_GetTick>
 8004e02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e04:	e008      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e06:	f7fd fd0d 	bl	8002824 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e09a      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e18:	4b50      	ldr	r3, [pc, #320]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0f0      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	f000 8083 	beq.w	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e32:	2300      	movs	r3, #0
 8004e34:	60fb      	str	r3, [r7, #12]
 8004e36:	4b49      	ldr	r3, [pc, #292]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	4a48      	ldr	r2, [pc, #288]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e40:	6413      	str	r3, [r2, #64]	; 0x40
 8004e42:	4b46      	ldr	r3, [pc, #280]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4a:	60fb      	str	r3, [r7, #12]
 8004e4c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e4e:	4b44      	ldr	r3, [pc, #272]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a43      	ldr	r2, [pc, #268]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e58:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e5a:	f7fd fce3 	bl	8002824 <HAL_GetTick>
 8004e5e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e60:	e008      	b.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004e62:	f7fd fcdf 	bl	8002824 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e06c      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e74:	4b3a      	ldr	r3, [pc, #232]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0f0      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e80:	4b36      	ldr	r3, [pc, #216]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e88:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d02f      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d028      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e9e:	4b2f      	ldr	r3, [pc, #188]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ea6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ea8:	4b2e      	ldr	r3, [pc, #184]	; (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eaa:	2201      	movs	r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004eae:	4b2d      	ldr	r3, [pc, #180]	; (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004eb4:	4a29      	ldr	r2, [pc, #164]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004eba:	4b28      	ldr	r3, [pc, #160]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d114      	bne.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004ec6:	f7fd fcad 	bl	8002824 <HAL_GetTick>
 8004eca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ecc:	e00a      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ece:	f7fd fca9 	bl	8002824 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e034      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ee4:	4b1d      	ldr	r3, [pc, #116]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0ee      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ef8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004efc:	d10d      	bne.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004efe:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004f0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f12:	4912      	ldr	r1, [pc, #72]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	608b      	str	r3, [r1, #8]
 8004f18:	e005      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004f1a:	4b10      	ldr	r3, [pc, #64]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	4a0f      	ldr	r2, [pc, #60]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f20:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f24:	6093      	str	r3, [r2, #8]
 8004f26:	4b0d      	ldr	r3, [pc, #52]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f32:	490a      	ldr	r1, [pc, #40]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0308 	and.w	r3, r3, #8
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d003      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	7c1a      	ldrb	r2, [r3, #16]
 8004f48:	4b07      	ldr	r3, [pc, #28]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f4a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	42470068 	.word	0x42470068
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40007000 	.word	0x40007000
 8004f64:	42470e40 	.word	0x42470e40
 8004f68:	424711e0 	.word	0x424711e0

08004f6c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e083      	b.n	8005086 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	7f5b      	ldrb	r3, [r3, #29]
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d105      	bne.n	8004f94 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fd f8f6 	bl	8002180 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	22ca      	movs	r2, #202	; 0xca
 8004fa0:	625a      	str	r2, [r3, #36]	; 0x24
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2253      	movs	r2, #83	; 0x53
 8004fa8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 faa8 	bl	8005500 <RTC_EnterInitMode>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d008      	beq.n	8004fc8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	22ff      	movs	r2, #255	; 0xff
 8004fbc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2204      	movs	r2, #4
 8004fc2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e05e      	b.n	8005086 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	6812      	ldr	r2, [r2, #0]
 8004fd2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fda:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6899      	ldr	r1, [r3, #8]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	431a      	orrs	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	68d2      	ldr	r2, [r2, #12]
 8005002:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6919      	ldr	r1, [r3, #16]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	041a      	lsls	r2, r3, #16
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005026:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 0320 	and.w	r3, r3, #32
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10e      	bne.n	8005054 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 fa3a 	bl	80054b0 <HAL_RTC_WaitForSynchro>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d008      	beq.n	8005054 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	22ff      	movs	r2, #255	; 0xff
 8005048:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2204      	movs	r2, #4
 800504e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e018      	b.n	8005086 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005062:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	699a      	ldr	r2, [r3, #24]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	22ff      	movs	r2, #255	; 0xff
 800507c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005084:	2300      	movs	r3, #0
  }
}
 8005086:	4618      	mov	r0, r3
 8005088:	3708      	adds	r7, #8
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800508e:	b590      	push	{r4, r7, lr}
 8005090:	b087      	sub	sp, #28
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800509a:	2300      	movs	r3, #0
 800509c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	7f1b      	ldrb	r3, [r3, #28]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d101      	bne.n	80050aa <HAL_RTC_SetTime+0x1c>
 80050a6:	2302      	movs	r3, #2
 80050a8:	e0aa      	b.n	8005200 <HAL_RTC_SetTime+0x172>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2201      	movs	r2, #1
 80050ae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2202      	movs	r2, #2
 80050b4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d126      	bne.n	800510a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d102      	bne.n	80050d0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	2200      	movs	r2, #0
 80050ce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f000 fa3f 	bl	8005558 <RTC_ByteToBcd2>
 80050da:	4603      	mov	r3, r0
 80050dc:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	785b      	ldrb	r3, [r3, #1]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f000 fa38 	bl	8005558 <RTC_ByteToBcd2>
 80050e8:	4603      	mov	r3, r0
 80050ea:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80050ec:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	789b      	ldrb	r3, [r3, #2]
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 fa30 	bl	8005558 <RTC_ByteToBcd2>
 80050f8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80050fa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	78db      	ldrb	r3, [r3, #3]
 8005102:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]
 8005108:	e018      	b.n	800513c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005114:	2b00      	cmp	r3, #0
 8005116:	d102      	bne.n	800511e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2200      	movs	r2, #0
 800511c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	785b      	ldrb	r3, [r3, #1]
 8005128:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800512a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005130:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	78db      	ldrb	r3, [r3, #3]
 8005136:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005138:	4313      	orrs	r3, r2
 800513a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	22ca      	movs	r2, #202	; 0xca
 8005142:	625a      	str	r2, [r3, #36]	; 0x24
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2253      	movs	r2, #83	; 0x53
 800514a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f000 f9d7 	bl	8005500 <RTC_EnterInitMode>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00b      	beq.n	8005170 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	22ff      	movs	r2, #255	; 0xff
 800515e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2204      	movs	r2, #4
 8005164:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e047      	b.n	8005200 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800517a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800517e:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689a      	ldr	r2, [r3, #8]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800518e:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6899      	ldr	r1, [r3, #8]
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	68da      	ldr	r2, [r3, #12]
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	431a      	orrs	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	430a      	orrs	r2, r1
 80051a6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68da      	ldr	r2, [r3, #12]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051b6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d111      	bne.n	80051ea <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f000 f972 	bl	80054b0 <HAL_RTC_WaitForSynchro>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00b      	beq.n	80051ea <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	22ff      	movs	r2, #255	; 0xff
 80051d8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2204      	movs	r2, #4
 80051de:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e00a      	b.n	8005200 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	22ff      	movs	r2, #255	; 0xff
 80051f0:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2201      	movs	r2, #1
 80051f6:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80051fe:	2300      	movs	r3, #0
  }
}
 8005200:	4618      	mov	r0, r3
 8005202:	371c      	adds	r7, #28
 8005204:	46bd      	mov	sp, r7
 8005206:	bd90      	pop	{r4, r7, pc}

08005208 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800523a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800523e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	0c1b      	lsrs	r3, r3, #16
 8005244:	b2db      	uxtb	r3, r3
 8005246:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800524a:	b2da      	uxtb	r2, r3
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	0a1b      	lsrs	r3, r3, #8
 8005254:	b2db      	uxtb	r3, r3
 8005256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800525a:	b2da      	uxtb	r2, r3
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	b2db      	uxtb	r3, r3
 8005264:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005268:	b2da      	uxtb	r2, r3
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	0c1b      	lsrs	r3, r3, #16
 8005272:	b2db      	uxtb	r3, r3
 8005274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005278:	b2da      	uxtb	r2, r3
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d11a      	bne.n	80052ba <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	4618      	mov	r0, r3
 800528a:	f000 f983 	bl	8005594 <RTC_Bcd2ToByte>
 800528e:	4603      	mov	r3, r0
 8005290:	461a      	mov	r2, r3
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	785b      	ldrb	r3, [r3, #1]
 800529a:	4618      	mov	r0, r3
 800529c:	f000 f97a 	bl	8005594 <RTC_Bcd2ToByte>
 80052a0:	4603      	mov	r3, r0
 80052a2:	461a      	mov	r2, r3
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	789b      	ldrb	r3, [r3, #2]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 f971 	bl	8005594 <RTC_Bcd2ToByte>
 80052b2:	4603      	mov	r3, r0
 80052b4:	461a      	mov	r2, r3
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80052ba:	2300      	movs	r3, #0
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3718      	adds	r7, #24
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80052c4:	b590      	push	{r4, r7, lr}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	7f1b      	ldrb	r3, [r3, #28]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_RTC_SetDate+0x1c>
 80052dc:	2302      	movs	r3, #2
 80052de:	e094      	b.n	800540a <HAL_RTC_SetDate+0x146>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2202      	movs	r2, #2
 80052ea:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10e      	bne.n	8005310 <HAL_RTC_SetDate+0x4c>
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	785b      	ldrb	r3, [r3, #1]
 80052f6:	f003 0310 	and.w	r3, r3, #16
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d008      	beq.n	8005310 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	785b      	ldrb	r3, [r3, #1]
 8005302:	f023 0310 	bic.w	r3, r3, #16
 8005306:	b2db      	uxtb	r3, r3
 8005308:	330a      	adds	r3, #10
 800530a:	b2da      	uxtb	r2, r3
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d11c      	bne.n	8005350 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	78db      	ldrb	r3, [r3, #3]
 800531a:	4618      	mov	r0, r3
 800531c:	f000 f91c 	bl	8005558 <RTC_ByteToBcd2>
 8005320:	4603      	mov	r3, r0
 8005322:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	785b      	ldrb	r3, [r3, #1]
 8005328:	4618      	mov	r0, r3
 800532a:	f000 f915 	bl	8005558 <RTC_ByteToBcd2>
 800532e:	4603      	mov	r3, r0
 8005330:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005332:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	789b      	ldrb	r3, [r3, #2]
 8005338:	4618      	mov	r0, r3
 800533a:	f000 f90d 	bl	8005558 <RTC_ByteToBcd2>
 800533e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005340:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]
 800534e:	e00e      	b.n	800536e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	78db      	ldrb	r3, [r3, #3]
 8005354:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	785b      	ldrb	r3, [r3, #1]
 800535a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800535c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005362:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800536a:	4313      	orrs	r3, r2
 800536c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	22ca      	movs	r2, #202	; 0xca
 8005374:	625a      	str	r2, [r3, #36]	; 0x24
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2253      	movs	r2, #83	; 0x53
 800537c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 f8be 	bl	8005500 <RTC_EnterInitMode>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00b      	beq.n	80053a2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	22ff      	movs	r2, #255	; 0xff
 8005390:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2204      	movs	r2, #4
 8005396:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e033      	b.n	800540a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80053ac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80053b0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68da      	ldr	r2, [r3, #12]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053c0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 0320 	and.w	r3, r3, #32
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d111      	bne.n	80053f4 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f000 f86d 	bl	80054b0 <HAL_RTC_WaitForSynchro>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00b      	beq.n	80053f4 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	22ff      	movs	r2, #255	; 0xff
 80053e2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2204      	movs	r2, #4
 80053e8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e00a      	b.n	800540a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	22ff      	movs	r2, #255	; 0xff
 80053fa:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2201      	movs	r2, #1
 8005400:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005408:	2300      	movs	r3, #0
  }
}
 800540a:	4618      	mov	r0, r3
 800540c:	371c      	adds	r7, #28
 800540e:	46bd      	mov	sp, r7
 8005410:	bd90      	pop	{r4, r7, pc}

08005412 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b086      	sub	sp, #24
 8005416:	af00      	add	r7, sp, #0
 8005418:	60f8      	str	r0, [r7, #12]
 800541a:	60b9      	str	r1, [r7, #8]
 800541c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800542c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005430:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	0c1b      	lsrs	r3, r3, #16
 8005436:	b2da      	uxtb	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	0a1b      	lsrs	r3, r3, #8
 8005440:	b2db      	uxtb	r3, r3
 8005442:	f003 031f 	and.w	r3, r3, #31
 8005446:	b2da      	uxtb	r2, r3
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	b2db      	uxtb	r3, r3
 8005450:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005454:	b2da      	uxtb	r2, r3
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	0b5b      	lsrs	r3, r3, #13
 800545e:	b2db      	uxtb	r3, r3
 8005460:	f003 0307 	and.w	r3, r3, #7
 8005464:	b2da      	uxtb	r2, r3
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d11a      	bne.n	80054a6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	78db      	ldrb	r3, [r3, #3]
 8005474:	4618      	mov	r0, r3
 8005476:	f000 f88d 	bl	8005594 <RTC_Bcd2ToByte>
 800547a:	4603      	mov	r3, r0
 800547c:	461a      	mov	r2, r3
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	785b      	ldrb	r3, [r3, #1]
 8005486:	4618      	mov	r0, r3
 8005488:	f000 f884 	bl	8005594 <RTC_Bcd2ToByte>
 800548c:	4603      	mov	r3, r0
 800548e:	461a      	mov	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	789b      	ldrb	r3, [r3, #2]
 8005498:	4618      	mov	r0, r3
 800549a:	f000 f87b 	bl	8005594 <RTC_Bcd2ToByte>
 800549e:	4603      	mov	r3, r0
 80054a0:	461a      	mov	r2, r3
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054b8:	2300      	movs	r3, #0
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68da      	ldr	r2, [r3, #12]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80054ca:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80054cc:	f7fd f9aa 	bl	8002824 <HAL_GetTick>
 80054d0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80054d2:	e009      	b.n	80054e8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80054d4:	f7fd f9a6 	bl	8002824 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054e2:	d901      	bls.n	80054e8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e007      	b.n	80054f8 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f003 0320 	and.w	r3, r3, #32
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d0ee      	beq.n	80054d4 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}

08005500 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005508:	2300      	movs	r3, #0
 800550a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005516:	2b00      	cmp	r3, #0
 8005518:	d119      	bne.n	800554e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f04f 32ff 	mov.w	r2, #4294967295
 8005522:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005524:	f7fd f97e 	bl	8002824 <HAL_GetTick>
 8005528:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800552a:	e009      	b.n	8005540 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800552c:	f7fd f97a 	bl	8002824 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800553a:	d901      	bls.n	8005540 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e007      	b.n	8005550 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800554a:	2b00      	cmp	r3, #0
 800554c:	d0ee      	beq.n	800552c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	4603      	mov	r3, r0
 8005560:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8005566:	e005      	b.n	8005574 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	3301      	adds	r3, #1
 800556c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800556e:	79fb      	ldrb	r3, [r7, #7]
 8005570:	3b0a      	subs	r3, #10
 8005572:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	2b09      	cmp	r3, #9
 8005578:	d8f6      	bhi.n	8005568 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	b2db      	uxtb	r3, r3
 800557e:	011b      	lsls	r3, r3, #4
 8005580:	b2da      	uxtb	r2, r3
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	4313      	orrs	r3, r2
 8005586:	b2db      	uxtb	r3, r3
}
 8005588:	4618      	mov	r0, r3
 800558a:	3714      	adds	r7, #20
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005594:	b480      	push	{r7}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
 800559a:	4603      	mov	r3, r0
 800559c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80055a2:	79fb      	ldrb	r3, [r7, #7]
 80055a4:	091b      	lsrs	r3, r3, #4
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	461a      	mov	r2, r3
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	005b      	lsls	r3, r3, #1
 80055b2:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80055b4:	79fb      	ldrb	r3, [r7, #7]
 80055b6:	f003 030f 	and.w	r3, r3, #15
 80055ba:	b2da      	uxtb	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	4413      	add	r3, r2
 80055c2:	b2db      	uxtb	r3, r3
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3714      	adds	r7, #20
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e07b      	b.n	80056da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d108      	bne.n	80055fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055f2:	d009      	beq.n	8005608 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	61da      	str	r2, [r3, #28]
 80055fa:	e005      	b.n	8005608 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d106      	bne.n	8005628 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7fc fe46 	bl	80022b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800563e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005650:	431a      	orrs	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800565a:	431a      	orrs	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	431a      	orrs	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	431a      	orrs	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005678:	431a      	orrs	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	69db      	ldr	r3, [r3, #28]
 800567e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005682:	431a      	orrs	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568c:	ea42 0103 	orr.w	r1, r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005694:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	430a      	orrs	r2, r1
 800569e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	0c1b      	lsrs	r3, r3, #16
 80056a6:	f003 0104 	and.w	r1, r3, #4
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ae:	f003 0210 	and.w	r2, r3, #16
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	69da      	ldr	r2, [r3, #28]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3708      	adds	r7, #8
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b088      	sub	sp, #32
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	60f8      	str	r0, [r7, #12]
 80056ea:	60b9      	str	r1, [r7, #8]
 80056ec:	603b      	str	r3, [r7, #0]
 80056ee:	4613      	mov	r3, r2
 80056f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d101      	bne.n	8005704 <HAL_SPI_Transmit+0x22>
 8005700:	2302      	movs	r3, #2
 8005702:	e126      	b.n	8005952 <HAL_SPI_Transmit+0x270>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800570c:	f7fd f88a 	bl	8002824 <HAL_GetTick>
 8005710:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005712:	88fb      	ldrh	r3, [r7, #6]
 8005714:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b01      	cmp	r3, #1
 8005720:	d002      	beq.n	8005728 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005722:	2302      	movs	r3, #2
 8005724:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005726:	e10b      	b.n	8005940 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <HAL_SPI_Transmit+0x52>
 800572e:	88fb      	ldrh	r3, [r7, #6]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d102      	bne.n	800573a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005738:	e102      	b.n	8005940 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2203      	movs	r2, #3
 800573e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	88fa      	ldrh	r2, [r7, #6]
 8005752:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	88fa      	ldrh	r2, [r7, #6]
 8005758:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005780:	d10f      	bne.n	80057a2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005790:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ac:	2b40      	cmp	r3, #64	; 0x40
 80057ae:	d007      	beq.n	80057c0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057c8:	d14b      	bne.n	8005862 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d002      	beq.n	80057d8 <HAL_SPI_Transmit+0xf6>
 80057d2:	8afb      	ldrh	r3, [r7, #22]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d13e      	bne.n	8005856 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057dc:	881a      	ldrh	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e8:	1c9a      	adds	r2, r3, #2
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057fc:	e02b      	b.n	8005856 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b02      	cmp	r3, #2
 800580a:	d112      	bne.n	8005832 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005810:	881a      	ldrh	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581c:	1c9a      	adds	r2, r3, #2
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005826:	b29b      	uxth	r3, r3
 8005828:	3b01      	subs	r3, #1
 800582a:	b29a      	uxth	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005830:	e011      	b.n	8005856 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005832:	f7fc fff7 	bl	8002824 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	683a      	ldr	r2, [r7, #0]
 800583e:	429a      	cmp	r2, r3
 8005840:	d803      	bhi.n	800584a <HAL_SPI_Transmit+0x168>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005848:	d102      	bne.n	8005850 <HAL_SPI_Transmit+0x16e>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d102      	bne.n	8005856 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005854:	e074      	b.n	8005940 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800585a:	b29b      	uxth	r3, r3
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1ce      	bne.n	80057fe <HAL_SPI_Transmit+0x11c>
 8005860:	e04c      	b.n	80058fc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d002      	beq.n	8005870 <HAL_SPI_Transmit+0x18e>
 800586a:	8afb      	ldrh	r3, [r7, #22]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d140      	bne.n	80058f2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	330c      	adds	r3, #12
 800587a:	7812      	ldrb	r2, [r2, #0]
 800587c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800588c:	b29b      	uxth	r3, r3
 800588e:	3b01      	subs	r3, #1
 8005890:	b29a      	uxth	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005896:	e02c      	b.n	80058f2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f003 0302 	and.w	r3, r3, #2
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d113      	bne.n	80058ce <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	330c      	adds	r3, #12
 80058b0:	7812      	ldrb	r2, [r2, #0]
 80058b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b8:	1c5a      	adds	r2, r3, #1
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80058cc:	e011      	b.n	80058f2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ce:	f7fc ffa9 	bl	8002824 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d803      	bhi.n	80058e6 <HAL_SPI_Transmit+0x204>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e4:	d102      	bne.n	80058ec <HAL_SPI_Transmit+0x20a>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d102      	bne.n	80058f2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80058f0:	e026      	b.n	8005940 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1cd      	bne.n	8005898 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058fc:	69ba      	ldr	r2, [r7, #24]
 80058fe:	6839      	ldr	r1, [r7, #0]
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 f8c1 	bl	8005a88 <SPI_EndRxTxTransaction>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2220      	movs	r2, #32
 8005910:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d10a      	bne.n	8005930 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800591a:	2300      	movs	r3, #0
 800591c:	613b      	str	r3, [r7, #16]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	613b      	str	r3, [r7, #16]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	613b      	str	r3, [r7, #16]
 800592e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005934:	2b00      	cmp	r3, #0
 8005936:	d002      	beq.n	800593e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	77fb      	strb	r3, [r7, #31]
 800593c:	e000      	b.n	8005940 <HAL_SPI_Transmit+0x25e>
  }

error:
 800593e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005950:	7ffb      	ldrb	r3, [r7, #31]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3720      	adds	r7, #32
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800595a:	b480      	push	{r7}
 800595c:	b083      	sub	sp, #12
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005968:	b2db      	uxtb	r3, r3
}
 800596a:	4618      	mov	r0, r3
 800596c:	370c      	adds	r7, #12
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
	...

08005978 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b088      	sub	sp, #32
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	603b      	str	r3, [r7, #0]
 8005984:	4613      	mov	r3, r2
 8005986:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005988:	f7fc ff4c 	bl	8002824 <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005990:	1a9b      	subs	r3, r3, r2
 8005992:	683a      	ldr	r2, [r7, #0]
 8005994:	4413      	add	r3, r2
 8005996:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005998:	f7fc ff44 	bl	8002824 <HAL_GetTick>
 800599c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800599e:	4b39      	ldr	r3, [pc, #228]	; (8005a84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	015b      	lsls	r3, r3, #5
 80059a4:	0d1b      	lsrs	r3, r3, #20
 80059a6:	69fa      	ldr	r2, [r7, #28]
 80059a8:	fb02 f303 	mul.w	r3, r2, r3
 80059ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059ae:	e054      	b.n	8005a5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059b6:	d050      	beq.n	8005a5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059b8:	f7fc ff34 	bl	8002824 <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d902      	bls.n	80059ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d13d      	bne.n	8005a4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80059dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059e6:	d111      	bne.n	8005a0c <SPI_WaitFlagStateUntilTimeout+0x94>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059f0:	d004      	beq.n	80059fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059fa:	d107      	bne.n	8005a0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a14:	d10f      	bne.n	8005a36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e017      	b.n	8005a7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d101      	bne.n	8005a54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a50:	2300      	movs	r3, #0
 8005a52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	3b01      	subs	r3, #1
 8005a58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	4013      	ands	r3, r2
 8005a64:	68ba      	ldr	r2, [r7, #8]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	bf0c      	ite	eq
 8005a6a:	2301      	moveq	r3, #1
 8005a6c:	2300      	movne	r3, #0
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	461a      	mov	r2, r3
 8005a72:	79fb      	ldrb	r3, [r7, #7]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d19b      	bne.n	80059b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3720      	adds	r7, #32
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	20000000 	.word	0x20000000

08005a88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af02      	add	r7, sp, #8
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005a94:	4b1b      	ldr	r3, [pc, #108]	; (8005b04 <SPI_EndRxTxTransaction+0x7c>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a1b      	ldr	r2, [pc, #108]	; (8005b08 <SPI_EndRxTxTransaction+0x80>)
 8005a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9e:	0d5b      	lsrs	r3, r3, #21
 8005aa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005aa4:	fb02 f303 	mul.w	r3, r2, r3
 8005aa8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ab2:	d112      	bne.n	8005ada <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	9300      	str	r3, [sp, #0]
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2200      	movs	r2, #0
 8005abc:	2180      	movs	r1, #128	; 0x80
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f7ff ff5a 	bl	8005978 <SPI_WaitFlagStateUntilTimeout>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d016      	beq.n	8005af8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ace:	f043 0220 	orr.w	r2, r3, #32
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e00f      	b.n	8005afa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00a      	beq.n	8005af6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af0:	2b80      	cmp	r3, #128	; 0x80
 8005af2:	d0f2      	beq.n	8005ada <SPI_EndRxTxTransaction+0x52>
 8005af4:	e000      	b.n	8005af8 <SPI_EndRxTxTransaction+0x70>
        break;
 8005af6:	bf00      	nop
  }

  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3718      	adds	r7, #24
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	20000000 	.word	0x20000000
 8005b08:	165e9f81 	.word	0x165e9f81

08005b0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d101      	bne.n	8005b1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e041      	b.n	8005ba2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d106      	bne.n	8005b38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fc fdbe 	bl	80026b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2202      	movs	r2, #2
 8005b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	3304      	adds	r3, #4
 8005b48:	4619      	mov	r1, r3
 8005b4a:	4610      	mov	r0, r2
 8005b4c:	f000 fa88 	bl	8006060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3708      	adds	r7, #8
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
	...

08005bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d001      	beq.n	8005bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e044      	b.n	8005c4e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0201 	orr.w	r2, r2, #1
 8005bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a1e      	ldr	r2, [pc, #120]	; (8005c5c <HAL_TIM_Base_Start_IT+0xb0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d018      	beq.n	8005c18 <HAL_TIM_Base_Start_IT+0x6c>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bee:	d013      	beq.n	8005c18 <HAL_TIM_Base_Start_IT+0x6c>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a1a      	ldr	r2, [pc, #104]	; (8005c60 <HAL_TIM_Base_Start_IT+0xb4>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00e      	beq.n	8005c18 <HAL_TIM_Base_Start_IT+0x6c>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a19      	ldr	r2, [pc, #100]	; (8005c64 <HAL_TIM_Base_Start_IT+0xb8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d009      	beq.n	8005c18 <HAL_TIM_Base_Start_IT+0x6c>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a17      	ldr	r2, [pc, #92]	; (8005c68 <HAL_TIM_Base_Start_IT+0xbc>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d004      	beq.n	8005c18 <HAL_TIM_Base_Start_IT+0x6c>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a16      	ldr	r2, [pc, #88]	; (8005c6c <HAL_TIM_Base_Start_IT+0xc0>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d111      	bne.n	8005c3c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	f003 0307 	and.w	r3, r3, #7
 8005c22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2b06      	cmp	r3, #6
 8005c28:	d010      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f042 0201 	orr.w	r2, r2, #1
 8005c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c3a:	e007      	b.n	8005c4c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f042 0201 	orr.w	r2, r2, #1
 8005c4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40010000 	.word	0x40010000
 8005c60:	40000400 	.word	0x40000400
 8005c64:	40000800 	.word	0x40000800
 8005c68:	40000c00 	.word	0x40000c00
 8005c6c:	40014000 	.word	0x40014000

08005c70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b082      	sub	sp, #8
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d122      	bne.n	8005ccc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	f003 0302 	and.w	r3, r3, #2
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d11b      	bne.n	8005ccc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f06f 0202 	mvn.w	r2, #2
 8005c9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	f003 0303 	and.w	r3, r3, #3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d003      	beq.n	8005cba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f9b5 	bl	8006022 <HAL_TIM_IC_CaptureCallback>
 8005cb8:	e005      	b.n	8005cc6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f9a7 	bl	800600e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f000 f9b8 	bl	8006036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	f003 0304 	and.w	r3, r3, #4
 8005cd6:	2b04      	cmp	r3, #4
 8005cd8:	d122      	bne.n	8005d20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b04      	cmp	r3, #4
 8005ce6:	d11b      	bne.n	8005d20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f06f 0204 	mvn.w	r2, #4
 8005cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2202      	movs	r2, #2
 8005cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f98b 	bl	8006022 <HAL_TIM_IC_CaptureCallback>
 8005d0c:	e005      	b.n	8005d1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f97d 	bl	800600e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 f98e 	bl	8006036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b08      	cmp	r3, #8
 8005d2c:	d122      	bne.n	8005d74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f003 0308 	and.w	r3, r3, #8
 8005d38:	2b08      	cmp	r3, #8
 8005d3a:	d11b      	bne.n	8005d74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f06f 0208 	mvn.w	r2, #8
 8005d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2204      	movs	r2, #4
 8005d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f003 0303 	and.w	r3, r3, #3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d003      	beq.n	8005d62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f961 	bl	8006022 <HAL_TIM_IC_CaptureCallback>
 8005d60:	e005      	b.n	8005d6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f953 	bl	800600e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 f964 	bl	8006036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f003 0310 	and.w	r3, r3, #16
 8005d7e:	2b10      	cmp	r3, #16
 8005d80:	d122      	bne.n	8005dc8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f003 0310 	and.w	r3, r3, #16
 8005d8c:	2b10      	cmp	r3, #16
 8005d8e:	d11b      	bne.n	8005dc8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f06f 0210 	mvn.w	r2, #16
 8005d98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2208      	movs	r2, #8
 8005d9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d003      	beq.n	8005db6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f937 	bl	8006022 <HAL_TIM_IC_CaptureCallback>
 8005db4:	e005      	b.n	8005dc2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f929 	bl	800600e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 f93a 	bl	8006036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d10e      	bne.n	8005df4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d107      	bne.n	8005df4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f06f 0201 	mvn.w	r2, #1
 8005dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fc f948 	bl	8002084 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dfe:	2b80      	cmp	r3, #128	; 0x80
 8005e00:	d10e      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e0c:	2b80      	cmp	r3, #128	; 0x80
 8005e0e:	d107      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 fab2 	bl	8006384 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e2a:	2b40      	cmp	r3, #64	; 0x40
 8005e2c:	d10e      	bne.n	8005e4c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e38:	2b40      	cmp	r3, #64	; 0x40
 8005e3a:	d107      	bne.n	8005e4c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f8ff 	bl	800604a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	f003 0320 	and.w	r3, r3, #32
 8005e56:	2b20      	cmp	r3, #32
 8005e58:	d10e      	bne.n	8005e78 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	f003 0320 	and.w	r3, r3, #32
 8005e64:	2b20      	cmp	r3, #32
 8005e66:	d107      	bne.n	8005e78 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f06f 0220 	mvn.w	r2, #32
 8005e70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 fa7c 	bl	8006370 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e78:	bf00      	nop
 8005e7a:	3708      	adds	r7, #8
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d101      	bne.n	8005e9c <HAL_TIM_ConfigClockSource+0x1c>
 8005e98:	2302      	movs	r3, #2
 8005e9a:	e0b4      	b.n	8006006 <HAL_TIM_ConfigClockSource+0x186>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005eba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ec2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ed4:	d03e      	beq.n	8005f54 <HAL_TIM_ConfigClockSource+0xd4>
 8005ed6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005eda:	f200 8087 	bhi.w	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ee2:	f000 8086 	beq.w	8005ff2 <HAL_TIM_ConfigClockSource+0x172>
 8005ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eea:	d87f      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005eec:	2b70      	cmp	r3, #112	; 0x70
 8005eee:	d01a      	beq.n	8005f26 <HAL_TIM_ConfigClockSource+0xa6>
 8005ef0:	2b70      	cmp	r3, #112	; 0x70
 8005ef2:	d87b      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005ef4:	2b60      	cmp	r3, #96	; 0x60
 8005ef6:	d050      	beq.n	8005f9a <HAL_TIM_ConfigClockSource+0x11a>
 8005ef8:	2b60      	cmp	r3, #96	; 0x60
 8005efa:	d877      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005efc:	2b50      	cmp	r3, #80	; 0x50
 8005efe:	d03c      	beq.n	8005f7a <HAL_TIM_ConfigClockSource+0xfa>
 8005f00:	2b50      	cmp	r3, #80	; 0x50
 8005f02:	d873      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005f04:	2b40      	cmp	r3, #64	; 0x40
 8005f06:	d058      	beq.n	8005fba <HAL_TIM_ConfigClockSource+0x13a>
 8005f08:	2b40      	cmp	r3, #64	; 0x40
 8005f0a:	d86f      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005f0c:	2b30      	cmp	r3, #48	; 0x30
 8005f0e:	d064      	beq.n	8005fda <HAL_TIM_ConfigClockSource+0x15a>
 8005f10:	2b30      	cmp	r3, #48	; 0x30
 8005f12:	d86b      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005f14:	2b20      	cmp	r3, #32
 8005f16:	d060      	beq.n	8005fda <HAL_TIM_ConfigClockSource+0x15a>
 8005f18:	2b20      	cmp	r3, #32
 8005f1a:	d867      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d05c      	beq.n	8005fda <HAL_TIM_ConfigClockSource+0x15a>
 8005f20:	2b10      	cmp	r3, #16
 8005f22:	d05a      	beq.n	8005fda <HAL_TIM_ConfigClockSource+0x15a>
 8005f24:	e062      	b.n	8005fec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6818      	ldr	r0, [r3, #0]
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	6899      	ldr	r1, [r3, #8]
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	685a      	ldr	r2, [r3, #4]
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f000 f98d 	bl	8006254 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68ba      	ldr	r2, [r7, #8]
 8005f50:	609a      	str	r2, [r3, #8]
      break;
 8005f52:	e04f      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6818      	ldr	r0, [r3, #0]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	6899      	ldr	r1, [r3, #8]
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	f000 f976 	bl	8006254 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689a      	ldr	r2, [r3, #8]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f76:	609a      	str	r2, [r3, #8]
      break;
 8005f78:	e03c      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6818      	ldr	r0, [r3, #0]
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	6859      	ldr	r1, [r3, #4]
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	461a      	mov	r2, r3
 8005f88:	f000 f8ea 	bl	8006160 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2150      	movs	r1, #80	; 0x50
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 f943 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8005f98:	e02c      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	6859      	ldr	r1, [r3, #4]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	f000 f909 	bl	80061be <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2160      	movs	r1, #96	; 0x60
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 f933 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8005fb8:	e01c      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	6859      	ldr	r1, [r3, #4]
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f000 f8ca 	bl	8006160 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2140      	movs	r1, #64	; 0x40
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f000 f923 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8005fd8:	e00c      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	4610      	mov	r0, r2
 8005fe6:	f000 f91a 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8005fea:	e003      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	73fb      	strb	r3, [r7, #15]
      break;
 8005ff0:	e000      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ff2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006004:	7bfb      	ldrb	r3, [r7, #15]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}

0800600e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800600e:	b480      	push	{r7}
 8006010:	b083      	sub	sp, #12
 8006012:	af00      	add	r7, sp, #0
 8006014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006016:	bf00      	nop
 8006018:	370c      	adds	r7, #12
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr

08006022 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006022:	b480      	push	{r7}
 8006024:	b083      	sub	sp, #12
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800602a:	bf00      	nop
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006036:	b480      	push	{r7}
 8006038:	b083      	sub	sp, #12
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800603e:	bf00      	nop
 8006040:	370c      	adds	r7, #12
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr

0800604a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006052:	bf00      	nop
 8006054:	370c      	adds	r7, #12
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
	...

08006060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a34      	ldr	r2, [pc, #208]	; (8006144 <TIM_Base_SetConfig+0xe4>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d00f      	beq.n	8006098 <TIM_Base_SetConfig+0x38>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800607e:	d00b      	beq.n	8006098 <TIM_Base_SetConfig+0x38>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a31      	ldr	r2, [pc, #196]	; (8006148 <TIM_Base_SetConfig+0xe8>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d007      	beq.n	8006098 <TIM_Base_SetConfig+0x38>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a30      	ldr	r2, [pc, #192]	; (800614c <TIM_Base_SetConfig+0xec>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d003      	beq.n	8006098 <TIM_Base_SetConfig+0x38>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a2f      	ldr	r2, [pc, #188]	; (8006150 <TIM_Base_SetConfig+0xf0>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d108      	bne.n	80060aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800609e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a25      	ldr	r2, [pc, #148]	; (8006144 <TIM_Base_SetConfig+0xe4>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d01b      	beq.n	80060ea <TIM_Base_SetConfig+0x8a>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b8:	d017      	beq.n	80060ea <TIM_Base_SetConfig+0x8a>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a22      	ldr	r2, [pc, #136]	; (8006148 <TIM_Base_SetConfig+0xe8>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d013      	beq.n	80060ea <TIM_Base_SetConfig+0x8a>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a21      	ldr	r2, [pc, #132]	; (800614c <TIM_Base_SetConfig+0xec>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d00f      	beq.n	80060ea <TIM_Base_SetConfig+0x8a>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a20      	ldr	r2, [pc, #128]	; (8006150 <TIM_Base_SetConfig+0xf0>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d00b      	beq.n	80060ea <TIM_Base_SetConfig+0x8a>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a1f      	ldr	r2, [pc, #124]	; (8006154 <TIM_Base_SetConfig+0xf4>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d007      	beq.n	80060ea <TIM_Base_SetConfig+0x8a>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a1e      	ldr	r2, [pc, #120]	; (8006158 <TIM_Base_SetConfig+0xf8>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d003      	beq.n	80060ea <TIM_Base_SetConfig+0x8a>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a1d      	ldr	r2, [pc, #116]	; (800615c <TIM_Base_SetConfig+0xfc>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d108      	bne.n	80060fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	4313      	orrs	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	689a      	ldr	r2, [r3, #8]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a08      	ldr	r2, [pc, #32]	; (8006144 <TIM_Base_SetConfig+0xe4>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d103      	bne.n	8006130 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	691a      	ldr	r2, [r3, #16]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	615a      	str	r2, [r3, #20]
}
 8006136:	bf00      	nop
 8006138:	3714      	adds	r7, #20
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	40010000 	.word	0x40010000
 8006148:	40000400 	.word	0x40000400
 800614c:	40000800 	.word	0x40000800
 8006150:	40000c00 	.word	0x40000c00
 8006154:	40014000 	.word	0x40014000
 8006158:	40014400 	.word	0x40014400
 800615c:	40014800 	.word	0x40014800

08006160 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6a1b      	ldr	r3, [r3, #32]
 8006170:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	f023 0201 	bic.w	r2, r3, #1
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800618a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	011b      	lsls	r3, r3, #4
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	f023 030a 	bic.w	r3, r3, #10
 800619c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	621a      	str	r2, [r3, #32]
}
 80061b2:	bf00      	nop
 80061b4:	371c      	adds	r7, #28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061be:	b480      	push	{r7}
 80061c0:	b087      	sub	sp, #28
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	60f8      	str	r0, [r7, #12]
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	f023 0210 	bic.w	r2, r3, #16
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6a1b      	ldr	r3, [r3, #32]
 80061e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80061e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	031b      	lsls	r3, r3, #12
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	011b      	lsls	r3, r3, #4
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	4313      	orrs	r3, r2
 8006204:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr

0800621e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800621e:	b480      	push	{r7}
 8006220:	b085      	sub	sp, #20
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
 8006226:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006234:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	4313      	orrs	r3, r2
 800623c:	f043 0307 	orr.w	r3, r3, #7
 8006240:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	609a      	str	r2, [r3, #8]
}
 8006248:	bf00      	nop
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006254:	b480      	push	{r7}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
 8006260:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800626e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	021a      	lsls	r2, r3, #8
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	431a      	orrs	r2, r3
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	4313      	orrs	r3, r2
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	609a      	str	r2, [r3, #8]
}
 8006288:	bf00      	nop
 800628a:	371c      	adds	r7, #28
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d101      	bne.n	80062ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e050      	b.n	800634e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	4313      	orrs	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a1c      	ldr	r2, [pc, #112]	; (800635c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d018      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062f8:	d013      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a18      	ldr	r2, [pc, #96]	; (8006360 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00e      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a16      	ldr	r2, [pc, #88]	; (8006364 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d009      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a15      	ldr	r2, [pc, #84]	; (8006368 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d004      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a13      	ldr	r2, [pc, #76]	; (800636c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d10c      	bne.n	800633c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006328:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	68ba      	ldr	r2, [r7, #8]
 8006330:	4313      	orrs	r3, r2
 8006332:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40010000 	.word	0x40010000
 8006360:	40000400 	.word	0x40000400
 8006364:	40000800 	.word	0x40000800
 8006368:	40000c00 	.word	0x40000c00
 800636c:	40014000 	.word	0x40014000

08006370 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <__errno>:
 8006398:	4b01      	ldr	r3, [pc, #4]	; (80063a0 <__errno+0x8>)
 800639a:	6818      	ldr	r0, [r3, #0]
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop
 80063a0:	2000000c 	.word	0x2000000c

080063a4 <__libc_init_array>:
 80063a4:	b570      	push	{r4, r5, r6, lr}
 80063a6:	4d0d      	ldr	r5, [pc, #52]	; (80063dc <__libc_init_array+0x38>)
 80063a8:	4c0d      	ldr	r4, [pc, #52]	; (80063e0 <__libc_init_array+0x3c>)
 80063aa:	1b64      	subs	r4, r4, r5
 80063ac:	10a4      	asrs	r4, r4, #2
 80063ae:	2600      	movs	r6, #0
 80063b0:	42a6      	cmp	r6, r4
 80063b2:	d109      	bne.n	80063c8 <__libc_init_array+0x24>
 80063b4:	4d0b      	ldr	r5, [pc, #44]	; (80063e4 <__libc_init_array+0x40>)
 80063b6:	4c0c      	ldr	r4, [pc, #48]	; (80063e8 <__libc_init_array+0x44>)
 80063b8:	f002 fec4 	bl	8009144 <_init>
 80063bc:	1b64      	subs	r4, r4, r5
 80063be:	10a4      	asrs	r4, r4, #2
 80063c0:	2600      	movs	r6, #0
 80063c2:	42a6      	cmp	r6, r4
 80063c4:	d105      	bne.n	80063d2 <__libc_init_array+0x2e>
 80063c6:	bd70      	pop	{r4, r5, r6, pc}
 80063c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063cc:	4798      	blx	r3
 80063ce:	3601      	adds	r6, #1
 80063d0:	e7ee      	b.n	80063b0 <__libc_init_array+0xc>
 80063d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063d6:	4798      	blx	r3
 80063d8:	3601      	adds	r6, #1
 80063da:	e7f2      	b.n	80063c2 <__libc_init_array+0x1e>
 80063dc:	08009ae4 	.word	0x08009ae4
 80063e0:	08009ae4 	.word	0x08009ae4
 80063e4:	08009ae4 	.word	0x08009ae4
 80063e8:	08009ae8 	.word	0x08009ae8

080063ec <memset>:
 80063ec:	4402      	add	r2, r0
 80063ee:	4603      	mov	r3, r0
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d100      	bne.n	80063f6 <memset+0xa>
 80063f4:	4770      	bx	lr
 80063f6:	f803 1b01 	strb.w	r1, [r3], #1
 80063fa:	e7f9      	b.n	80063f0 <memset+0x4>

080063fc <__cvt>:
 80063fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006400:	ec55 4b10 	vmov	r4, r5, d0
 8006404:	2d00      	cmp	r5, #0
 8006406:	460e      	mov	r6, r1
 8006408:	4619      	mov	r1, r3
 800640a:	462b      	mov	r3, r5
 800640c:	bfbb      	ittet	lt
 800640e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006412:	461d      	movlt	r5, r3
 8006414:	2300      	movge	r3, #0
 8006416:	232d      	movlt	r3, #45	; 0x2d
 8006418:	700b      	strb	r3, [r1, #0]
 800641a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800641c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006420:	4691      	mov	r9, r2
 8006422:	f023 0820 	bic.w	r8, r3, #32
 8006426:	bfbc      	itt	lt
 8006428:	4622      	movlt	r2, r4
 800642a:	4614      	movlt	r4, r2
 800642c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006430:	d005      	beq.n	800643e <__cvt+0x42>
 8006432:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006436:	d100      	bne.n	800643a <__cvt+0x3e>
 8006438:	3601      	adds	r6, #1
 800643a:	2102      	movs	r1, #2
 800643c:	e000      	b.n	8006440 <__cvt+0x44>
 800643e:	2103      	movs	r1, #3
 8006440:	ab03      	add	r3, sp, #12
 8006442:	9301      	str	r3, [sp, #4]
 8006444:	ab02      	add	r3, sp, #8
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	ec45 4b10 	vmov	d0, r4, r5
 800644c:	4653      	mov	r3, sl
 800644e:	4632      	mov	r2, r6
 8006450:	f000 fcfa 	bl	8006e48 <_dtoa_r>
 8006454:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006458:	4607      	mov	r7, r0
 800645a:	d102      	bne.n	8006462 <__cvt+0x66>
 800645c:	f019 0f01 	tst.w	r9, #1
 8006460:	d022      	beq.n	80064a8 <__cvt+0xac>
 8006462:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006466:	eb07 0906 	add.w	r9, r7, r6
 800646a:	d110      	bne.n	800648e <__cvt+0x92>
 800646c:	783b      	ldrb	r3, [r7, #0]
 800646e:	2b30      	cmp	r3, #48	; 0x30
 8006470:	d10a      	bne.n	8006488 <__cvt+0x8c>
 8006472:	2200      	movs	r2, #0
 8006474:	2300      	movs	r3, #0
 8006476:	4620      	mov	r0, r4
 8006478:	4629      	mov	r1, r5
 800647a:	f7fa fb2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800647e:	b918      	cbnz	r0, 8006488 <__cvt+0x8c>
 8006480:	f1c6 0601 	rsb	r6, r6, #1
 8006484:	f8ca 6000 	str.w	r6, [sl]
 8006488:	f8da 3000 	ldr.w	r3, [sl]
 800648c:	4499      	add	r9, r3
 800648e:	2200      	movs	r2, #0
 8006490:	2300      	movs	r3, #0
 8006492:	4620      	mov	r0, r4
 8006494:	4629      	mov	r1, r5
 8006496:	f7fa fb1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800649a:	b108      	cbz	r0, 80064a0 <__cvt+0xa4>
 800649c:	f8cd 900c 	str.w	r9, [sp, #12]
 80064a0:	2230      	movs	r2, #48	; 0x30
 80064a2:	9b03      	ldr	r3, [sp, #12]
 80064a4:	454b      	cmp	r3, r9
 80064a6:	d307      	bcc.n	80064b8 <__cvt+0xbc>
 80064a8:	9b03      	ldr	r3, [sp, #12]
 80064aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064ac:	1bdb      	subs	r3, r3, r7
 80064ae:	4638      	mov	r0, r7
 80064b0:	6013      	str	r3, [r2, #0]
 80064b2:	b004      	add	sp, #16
 80064b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b8:	1c59      	adds	r1, r3, #1
 80064ba:	9103      	str	r1, [sp, #12]
 80064bc:	701a      	strb	r2, [r3, #0]
 80064be:	e7f0      	b.n	80064a2 <__cvt+0xa6>

080064c0 <__exponent>:
 80064c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064c2:	4603      	mov	r3, r0
 80064c4:	2900      	cmp	r1, #0
 80064c6:	bfb8      	it	lt
 80064c8:	4249      	neglt	r1, r1
 80064ca:	f803 2b02 	strb.w	r2, [r3], #2
 80064ce:	bfb4      	ite	lt
 80064d0:	222d      	movlt	r2, #45	; 0x2d
 80064d2:	222b      	movge	r2, #43	; 0x2b
 80064d4:	2909      	cmp	r1, #9
 80064d6:	7042      	strb	r2, [r0, #1]
 80064d8:	dd2a      	ble.n	8006530 <__exponent+0x70>
 80064da:	f10d 0407 	add.w	r4, sp, #7
 80064de:	46a4      	mov	ip, r4
 80064e0:	270a      	movs	r7, #10
 80064e2:	46a6      	mov	lr, r4
 80064e4:	460a      	mov	r2, r1
 80064e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80064ea:	fb07 1516 	mls	r5, r7, r6, r1
 80064ee:	3530      	adds	r5, #48	; 0x30
 80064f0:	2a63      	cmp	r2, #99	; 0x63
 80064f2:	f104 34ff 	add.w	r4, r4, #4294967295
 80064f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80064fa:	4631      	mov	r1, r6
 80064fc:	dcf1      	bgt.n	80064e2 <__exponent+0x22>
 80064fe:	3130      	adds	r1, #48	; 0x30
 8006500:	f1ae 0502 	sub.w	r5, lr, #2
 8006504:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006508:	1c44      	adds	r4, r0, #1
 800650a:	4629      	mov	r1, r5
 800650c:	4561      	cmp	r1, ip
 800650e:	d30a      	bcc.n	8006526 <__exponent+0x66>
 8006510:	f10d 0209 	add.w	r2, sp, #9
 8006514:	eba2 020e 	sub.w	r2, r2, lr
 8006518:	4565      	cmp	r5, ip
 800651a:	bf88      	it	hi
 800651c:	2200      	movhi	r2, #0
 800651e:	4413      	add	r3, r2
 8006520:	1a18      	subs	r0, r3, r0
 8006522:	b003      	add	sp, #12
 8006524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006526:	f811 2b01 	ldrb.w	r2, [r1], #1
 800652a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800652e:	e7ed      	b.n	800650c <__exponent+0x4c>
 8006530:	2330      	movs	r3, #48	; 0x30
 8006532:	3130      	adds	r1, #48	; 0x30
 8006534:	7083      	strb	r3, [r0, #2]
 8006536:	70c1      	strb	r1, [r0, #3]
 8006538:	1d03      	adds	r3, r0, #4
 800653a:	e7f1      	b.n	8006520 <__exponent+0x60>

0800653c <_printf_float>:
 800653c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006540:	ed2d 8b02 	vpush	{d8}
 8006544:	b08d      	sub	sp, #52	; 0x34
 8006546:	460c      	mov	r4, r1
 8006548:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800654c:	4616      	mov	r6, r2
 800654e:	461f      	mov	r7, r3
 8006550:	4605      	mov	r5, r0
 8006552:	f001 fa65 	bl	8007a20 <_localeconv_r>
 8006556:	f8d0 a000 	ldr.w	sl, [r0]
 800655a:	4650      	mov	r0, sl
 800655c:	f7f9 fe40 	bl	80001e0 <strlen>
 8006560:	2300      	movs	r3, #0
 8006562:	930a      	str	r3, [sp, #40]	; 0x28
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	9305      	str	r3, [sp, #20]
 8006568:	f8d8 3000 	ldr.w	r3, [r8]
 800656c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006570:	3307      	adds	r3, #7
 8006572:	f023 0307 	bic.w	r3, r3, #7
 8006576:	f103 0208 	add.w	r2, r3, #8
 800657a:	f8c8 2000 	str.w	r2, [r8]
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006586:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800658a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800658e:	9307      	str	r3, [sp, #28]
 8006590:	f8cd 8018 	str.w	r8, [sp, #24]
 8006594:	ee08 0a10 	vmov	s16, r0
 8006598:	4b9f      	ldr	r3, [pc, #636]	; (8006818 <_printf_float+0x2dc>)
 800659a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800659e:	f04f 32ff 	mov.w	r2, #4294967295
 80065a2:	f7fa facb 	bl	8000b3c <__aeabi_dcmpun>
 80065a6:	bb88      	cbnz	r0, 800660c <_printf_float+0xd0>
 80065a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065ac:	4b9a      	ldr	r3, [pc, #616]	; (8006818 <_printf_float+0x2dc>)
 80065ae:	f04f 32ff 	mov.w	r2, #4294967295
 80065b2:	f7fa faa5 	bl	8000b00 <__aeabi_dcmple>
 80065b6:	bb48      	cbnz	r0, 800660c <_printf_float+0xd0>
 80065b8:	2200      	movs	r2, #0
 80065ba:	2300      	movs	r3, #0
 80065bc:	4640      	mov	r0, r8
 80065be:	4649      	mov	r1, r9
 80065c0:	f7fa fa94 	bl	8000aec <__aeabi_dcmplt>
 80065c4:	b110      	cbz	r0, 80065cc <_printf_float+0x90>
 80065c6:	232d      	movs	r3, #45	; 0x2d
 80065c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065cc:	4b93      	ldr	r3, [pc, #588]	; (800681c <_printf_float+0x2e0>)
 80065ce:	4894      	ldr	r0, [pc, #592]	; (8006820 <_printf_float+0x2e4>)
 80065d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80065d4:	bf94      	ite	ls
 80065d6:	4698      	movls	r8, r3
 80065d8:	4680      	movhi	r8, r0
 80065da:	2303      	movs	r3, #3
 80065dc:	6123      	str	r3, [r4, #16]
 80065de:	9b05      	ldr	r3, [sp, #20]
 80065e0:	f023 0204 	bic.w	r2, r3, #4
 80065e4:	6022      	str	r2, [r4, #0]
 80065e6:	f04f 0900 	mov.w	r9, #0
 80065ea:	9700      	str	r7, [sp, #0]
 80065ec:	4633      	mov	r3, r6
 80065ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80065f0:	4621      	mov	r1, r4
 80065f2:	4628      	mov	r0, r5
 80065f4:	f000 f9d8 	bl	80069a8 <_printf_common>
 80065f8:	3001      	adds	r0, #1
 80065fa:	f040 8090 	bne.w	800671e <_printf_float+0x1e2>
 80065fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006602:	b00d      	add	sp, #52	; 0x34
 8006604:	ecbd 8b02 	vpop	{d8}
 8006608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800660c:	4642      	mov	r2, r8
 800660e:	464b      	mov	r3, r9
 8006610:	4640      	mov	r0, r8
 8006612:	4649      	mov	r1, r9
 8006614:	f7fa fa92 	bl	8000b3c <__aeabi_dcmpun>
 8006618:	b140      	cbz	r0, 800662c <_printf_float+0xf0>
 800661a:	464b      	mov	r3, r9
 800661c:	2b00      	cmp	r3, #0
 800661e:	bfbc      	itt	lt
 8006620:	232d      	movlt	r3, #45	; 0x2d
 8006622:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006626:	487f      	ldr	r0, [pc, #508]	; (8006824 <_printf_float+0x2e8>)
 8006628:	4b7f      	ldr	r3, [pc, #508]	; (8006828 <_printf_float+0x2ec>)
 800662a:	e7d1      	b.n	80065d0 <_printf_float+0x94>
 800662c:	6863      	ldr	r3, [r4, #4]
 800662e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006632:	9206      	str	r2, [sp, #24]
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	d13f      	bne.n	80066b8 <_printf_float+0x17c>
 8006638:	2306      	movs	r3, #6
 800663a:	6063      	str	r3, [r4, #4]
 800663c:	9b05      	ldr	r3, [sp, #20]
 800663e:	6861      	ldr	r1, [r4, #4]
 8006640:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006644:	2300      	movs	r3, #0
 8006646:	9303      	str	r3, [sp, #12]
 8006648:	ab0a      	add	r3, sp, #40	; 0x28
 800664a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800664e:	ab09      	add	r3, sp, #36	; 0x24
 8006650:	ec49 8b10 	vmov	d0, r8, r9
 8006654:	9300      	str	r3, [sp, #0]
 8006656:	6022      	str	r2, [r4, #0]
 8006658:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800665c:	4628      	mov	r0, r5
 800665e:	f7ff fecd 	bl	80063fc <__cvt>
 8006662:	9b06      	ldr	r3, [sp, #24]
 8006664:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006666:	2b47      	cmp	r3, #71	; 0x47
 8006668:	4680      	mov	r8, r0
 800666a:	d108      	bne.n	800667e <_printf_float+0x142>
 800666c:	1cc8      	adds	r0, r1, #3
 800666e:	db02      	blt.n	8006676 <_printf_float+0x13a>
 8006670:	6863      	ldr	r3, [r4, #4]
 8006672:	4299      	cmp	r1, r3
 8006674:	dd41      	ble.n	80066fa <_printf_float+0x1be>
 8006676:	f1ab 0b02 	sub.w	fp, fp, #2
 800667a:	fa5f fb8b 	uxtb.w	fp, fp
 800667e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006682:	d820      	bhi.n	80066c6 <_printf_float+0x18a>
 8006684:	3901      	subs	r1, #1
 8006686:	465a      	mov	r2, fp
 8006688:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800668c:	9109      	str	r1, [sp, #36]	; 0x24
 800668e:	f7ff ff17 	bl	80064c0 <__exponent>
 8006692:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006694:	1813      	adds	r3, r2, r0
 8006696:	2a01      	cmp	r2, #1
 8006698:	4681      	mov	r9, r0
 800669a:	6123      	str	r3, [r4, #16]
 800669c:	dc02      	bgt.n	80066a4 <_printf_float+0x168>
 800669e:	6822      	ldr	r2, [r4, #0]
 80066a0:	07d2      	lsls	r2, r2, #31
 80066a2:	d501      	bpl.n	80066a8 <_printf_float+0x16c>
 80066a4:	3301      	adds	r3, #1
 80066a6:	6123      	str	r3, [r4, #16]
 80066a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d09c      	beq.n	80065ea <_printf_float+0xae>
 80066b0:	232d      	movs	r3, #45	; 0x2d
 80066b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b6:	e798      	b.n	80065ea <_printf_float+0xae>
 80066b8:	9a06      	ldr	r2, [sp, #24]
 80066ba:	2a47      	cmp	r2, #71	; 0x47
 80066bc:	d1be      	bne.n	800663c <_printf_float+0x100>
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1bc      	bne.n	800663c <_printf_float+0x100>
 80066c2:	2301      	movs	r3, #1
 80066c4:	e7b9      	b.n	800663a <_printf_float+0xfe>
 80066c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80066ca:	d118      	bne.n	80066fe <_printf_float+0x1c2>
 80066cc:	2900      	cmp	r1, #0
 80066ce:	6863      	ldr	r3, [r4, #4]
 80066d0:	dd0b      	ble.n	80066ea <_printf_float+0x1ae>
 80066d2:	6121      	str	r1, [r4, #16]
 80066d4:	b913      	cbnz	r3, 80066dc <_printf_float+0x1a0>
 80066d6:	6822      	ldr	r2, [r4, #0]
 80066d8:	07d0      	lsls	r0, r2, #31
 80066da:	d502      	bpl.n	80066e2 <_printf_float+0x1a6>
 80066dc:	3301      	adds	r3, #1
 80066de:	440b      	add	r3, r1
 80066e0:	6123      	str	r3, [r4, #16]
 80066e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80066e4:	f04f 0900 	mov.w	r9, #0
 80066e8:	e7de      	b.n	80066a8 <_printf_float+0x16c>
 80066ea:	b913      	cbnz	r3, 80066f2 <_printf_float+0x1b6>
 80066ec:	6822      	ldr	r2, [r4, #0]
 80066ee:	07d2      	lsls	r2, r2, #31
 80066f0:	d501      	bpl.n	80066f6 <_printf_float+0x1ba>
 80066f2:	3302      	adds	r3, #2
 80066f4:	e7f4      	b.n	80066e0 <_printf_float+0x1a4>
 80066f6:	2301      	movs	r3, #1
 80066f8:	e7f2      	b.n	80066e0 <_printf_float+0x1a4>
 80066fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80066fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006700:	4299      	cmp	r1, r3
 8006702:	db05      	blt.n	8006710 <_printf_float+0x1d4>
 8006704:	6823      	ldr	r3, [r4, #0]
 8006706:	6121      	str	r1, [r4, #16]
 8006708:	07d8      	lsls	r0, r3, #31
 800670a:	d5ea      	bpl.n	80066e2 <_printf_float+0x1a6>
 800670c:	1c4b      	adds	r3, r1, #1
 800670e:	e7e7      	b.n	80066e0 <_printf_float+0x1a4>
 8006710:	2900      	cmp	r1, #0
 8006712:	bfd4      	ite	le
 8006714:	f1c1 0202 	rsble	r2, r1, #2
 8006718:	2201      	movgt	r2, #1
 800671a:	4413      	add	r3, r2
 800671c:	e7e0      	b.n	80066e0 <_printf_float+0x1a4>
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	055a      	lsls	r2, r3, #21
 8006722:	d407      	bmi.n	8006734 <_printf_float+0x1f8>
 8006724:	6923      	ldr	r3, [r4, #16]
 8006726:	4642      	mov	r2, r8
 8006728:	4631      	mov	r1, r6
 800672a:	4628      	mov	r0, r5
 800672c:	47b8      	blx	r7
 800672e:	3001      	adds	r0, #1
 8006730:	d12c      	bne.n	800678c <_printf_float+0x250>
 8006732:	e764      	b.n	80065fe <_printf_float+0xc2>
 8006734:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006738:	f240 80e0 	bls.w	80068fc <_printf_float+0x3c0>
 800673c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006740:	2200      	movs	r2, #0
 8006742:	2300      	movs	r3, #0
 8006744:	f7fa f9c8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006748:	2800      	cmp	r0, #0
 800674a:	d034      	beq.n	80067b6 <_printf_float+0x27a>
 800674c:	4a37      	ldr	r2, [pc, #220]	; (800682c <_printf_float+0x2f0>)
 800674e:	2301      	movs	r3, #1
 8006750:	4631      	mov	r1, r6
 8006752:	4628      	mov	r0, r5
 8006754:	47b8      	blx	r7
 8006756:	3001      	adds	r0, #1
 8006758:	f43f af51 	beq.w	80065fe <_printf_float+0xc2>
 800675c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006760:	429a      	cmp	r2, r3
 8006762:	db02      	blt.n	800676a <_printf_float+0x22e>
 8006764:	6823      	ldr	r3, [r4, #0]
 8006766:	07d8      	lsls	r0, r3, #31
 8006768:	d510      	bpl.n	800678c <_printf_float+0x250>
 800676a:	ee18 3a10 	vmov	r3, s16
 800676e:	4652      	mov	r2, sl
 8006770:	4631      	mov	r1, r6
 8006772:	4628      	mov	r0, r5
 8006774:	47b8      	blx	r7
 8006776:	3001      	adds	r0, #1
 8006778:	f43f af41 	beq.w	80065fe <_printf_float+0xc2>
 800677c:	f04f 0800 	mov.w	r8, #0
 8006780:	f104 091a 	add.w	r9, r4, #26
 8006784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006786:	3b01      	subs	r3, #1
 8006788:	4543      	cmp	r3, r8
 800678a:	dc09      	bgt.n	80067a0 <_printf_float+0x264>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	079b      	lsls	r3, r3, #30
 8006790:	f100 8105 	bmi.w	800699e <_printf_float+0x462>
 8006794:	68e0      	ldr	r0, [r4, #12]
 8006796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006798:	4298      	cmp	r0, r3
 800679a:	bfb8      	it	lt
 800679c:	4618      	movlt	r0, r3
 800679e:	e730      	b.n	8006602 <_printf_float+0xc6>
 80067a0:	2301      	movs	r3, #1
 80067a2:	464a      	mov	r2, r9
 80067a4:	4631      	mov	r1, r6
 80067a6:	4628      	mov	r0, r5
 80067a8:	47b8      	blx	r7
 80067aa:	3001      	adds	r0, #1
 80067ac:	f43f af27 	beq.w	80065fe <_printf_float+0xc2>
 80067b0:	f108 0801 	add.w	r8, r8, #1
 80067b4:	e7e6      	b.n	8006784 <_printf_float+0x248>
 80067b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	dc39      	bgt.n	8006830 <_printf_float+0x2f4>
 80067bc:	4a1b      	ldr	r2, [pc, #108]	; (800682c <_printf_float+0x2f0>)
 80067be:	2301      	movs	r3, #1
 80067c0:	4631      	mov	r1, r6
 80067c2:	4628      	mov	r0, r5
 80067c4:	47b8      	blx	r7
 80067c6:	3001      	adds	r0, #1
 80067c8:	f43f af19 	beq.w	80065fe <_printf_float+0xc2>
 80067cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067d0:	4313      	orrs	r3, r2
 80067d2:	d102      	bne.n	80067da <_printf_float+0x29e>
 80067d4:	6823      	ldr	r3, [r4, #0]
 80067d6:	07d9      	lsls	r1, r3, #31
 80067d8:	d5d8      	bpl.n	800678c <_printf_float+0x250>
 80067da:	ee18 3a10 	vmov	r3, s16
 80067de:	4652      	mov	r2, sl
 80067e0:	4631      	mov	r1, r6
 80067e2:	4628      	mov	r0, r5
 80067e4:	47b8      	blx	r7
 80067e6:	3001      	adds	r0, #1
 80067e8:	f43f af09 	beq.w	80065fe <_printf_float+0xc2>
 80067ec:	f04f 0900 	mov.w	r9, #0
 80067f0:	f104 0a1a 	add.w	sl, r4, #26
 80067f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067f6:	425b      	negs	r3, r3
 80067f8:	454b      	cmp	r3, r9
 80067fa:	dc01      	bgt.n	8006800 <_printf_float+0x2c4>
 80067fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067fe:	e792      	b.n	8006726 <_printf_float+0x1ea>
 8006800:	2301      	movs	r3, #1
 8006802:	4652      	mov	r2, sl
 8006804:	4631      	mov	r1, r6
 8006806:	4628      	mov	r0, r5
 8006808:	47b8      	blx	r7
 800680a:	3001      	adds	r0, #1
 800680c:	f43f aef7 	beq.w	80065fe <_printf_float+0xc2>
 8006810:	f109 0901 	add.w	r9, r9, #1
 8006814:	e7ee      	b.n	80067f4 <_printf_float+0x2b8>
 8006816:	bf00      	nop
 8006818:	7fefffff 	.word	0x7fefffff
 800681c:	080096fc 	.word	0x080096fc
 8006820:	08009700 	.word	0x08009700
 8006824:	08009708 	.word	0x08009708
 8006828:	08009704 	.word	0x08009704
 800682c:	0800970c 	.word	0x0800970c
 8006830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006832:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006834:	429a      	cmp	r2, r3
 8006836:	bfa8      	it	ge
 8006838:	461a      	movge	r2, r3
 800683a:	2a00      	cmp	r2, #0
 800683c:	4691      	mov	r9, r2
 800683e:	dc37      	bgt.n	80068b0 <_printf_float+0x374>
 8006840:	f04f 0b00 	mov.w	fp, #0
 8006844:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006848:	f104 021a 	add.w	r2, r4, #26
 800684c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800684e:	9305      	str	r3, [sp, #20]
 8006850:	eba3 0309 	sub.w	r3, r3, r9
 8006854:	455b      	cmp	r3, fp
 8006856:	dc33      	bgt.n	80068c0 <_printf_float+0x384>
 8006858:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800685c:	429a      	cmp	r2, r3
 800685e:	db3b      	blt.n	80068d8 <_printf_float+0x39c>
 8006860:	6823      	ldr	r3, [r4, #0]
 8006862:	07da      	lsls	r2, r3, #31
 8006864:	d438      	bmi.n	80068d8 <_printf_float+0x39c>
 8006866:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006868:	9b05      	ldr	r3, [sp, #20]
 800686a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	eba2 0901 	sub.w	r9, r2, r1
 8006872:	4599      	cmp	r9, r3
 8006874:	bfa8      	it	ge
 8006876:	4699      	movge	r9, r3
 8006878:	f1b9 0f00 	cmp.w	r9, #0
 800687c:	dc35      	bgt.n	80068ea <_printf_float+0x3ae>
 800687e:	f04f 0800 	mov.w	r8, #0
 8006882:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006886:	f104 0a1a 	add.w	sl, r4, #26
 800688a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800688e:	1a9b      	subs	r3, r3, r2
 8006890:	eba3 0309 	sub.w	r3, r3, r9
 8006894:	4543      	cmp	r3, r8
 8006896:	f77f af79 	ble.w	800678c <_printf_float+0x250>
 800689a:	2301      	movs	r3, #1
 800689c:	4652      	mov	r2, sl
 800689e:	4631      	mov	r1, r6
 80068a0:	4628      	mov	r0, r5
 80068a2:	47b8      	blx	r7
 80068a4:	3001      	adds	r0, #1
 80068a6:	f43f aeaa 	beq.w	80065fe <_printf_float+0xc2>
 80068aa:	f108 0801 	add.w	r8, r8, #1
 80068ae:	e7ec      	b.n	800688a <_printf_float+0x34e>
 80068b0:	4613      	mov	r3, r2
 80068b2:	4631      	mov	r1, r6
 80068b4:	4642      	mov	r2, r8
 80068b6:	4628      	mov	r0, r5
 80068b8:	47b8      	blx	r7
 80068ba:	3001      	adds	r0, #1
 80068bc:	d1c0      	bne.n	8006840 <_printf_float+0x304>
 80068be:	e69e      	b.n	80065fe <_printf_float+0xc2>
 80068c0:	2301      	movs	r3, #1
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	9205      	str	r2, [sp, #20]
 80068c8:	47b8      	blx	r7
 80068ca:	3001      	adds	r0, #1
 80068cc:	f43f ae97 	beq.w	80065fe <_printf_float+0xc2>
 80068d0:	9a05      	ldr	r2, [sp, #20]
 80068d2:	f10b 0b01 	add.w	fp, fp, #1
 80068d6:	e7b9      	b.n	800684c <_printf_float+0x310>
 80068d8:	ee18 3a10 	vmov	r3, s16
 80068dc:	4652      	mov	r2, sl
 80068de:	4631      	mov	r1, r6
 80068e0:	4628      	mov	r0, r5
 80068e2:	47b8      	blx	r7
 80068e4:	3001      	adds	r0, #1
 80068e6:	d1be      	bne.n	8006866 <_printf_float+0x32a>
 80068e8:	e689      	b.n	80065fe <_printf_float+0xc2>
 80068ea:	9a05      	ldr	r2, [sp, #20]
 80068ec:	464b      	mov	r3, r9
 80068ee:	4442      	add	r2, r8
 80068f0:	4631      	mov	r1, r6
 80068f2:	4628      	mov	r0, r5
 80068f4:	47b8      	blx	r7
 80068f6:	3001      	adds	r0, #1
 80068f8:	d1c1      	bne.n	800687e <_printf_float+0x342>
 80068fa:	e680      	b.n	80065fe <_printf_float+0xc2>
 80068fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068fe:	2a01      	cmp	r2, #1
 8006900:	dc01      	bgt.n	8006906 <_printf_float+0x3ca>
 8006902:	07db      	lsls	r3, r3, #31
 8006904:	d538      	bpl.n	8006978 <_printf_float+0x43c>
 8006906:	2301      	movs	r3, #1
 8006908:	4642      	mov	r2, r8
 800690a:	4631      	mov	r1, r6
 800690c:	4628      	mov	r0, r5
 800690e:	47b8      	blx	r7
 8006910:	3001      	adds	r0, #1
 8006912:	f43f ae74 	beq.w	80065fe <_printf_float+0xc2>
 8006916:	ee18 3a10 	vmov	r3, s16
 800691a:	4652      	mov	r2, sl
 800691c:	4631      	mov	r1, r6
 800691e:	4628      	mov	r0, r5
 8006920:	47b8      	blx	r7
 8006922:	3001      	adds	r0, #1
 8006924:	f43f ae6b 	beq.w	80065fe <_printf_float+0xc2>
 8006928:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800692c:	2200      	movs	r2, #0
 800692e:	2300      	movs	r3, #0
 8006930:	f7fa f8d2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006934:	b9d8      	cbnz	r0, 800696e <_printf_float+0x432>
 8006936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006938:	f108 0201 	add.w	r2, r8, #1
 800693c:	3b01      	subs	r3, #1
 800693e:	4631      	mov	r1, r6
 8006940:	4628      	mov	r0, r5
 8006942:	47b8      	blx	r7
 8006944:	3001      	adds	r0, #1
 8006946:	d10e      	bne.n	8006966 <_printf_float+0x42a>
 8006948:	e659      	b.n	80065fe <_printf_float+0xc2>
 800694a:	2301      	movs	r3, #1
 800694c:	4652      	mov	r2, sl
 800694e:	4631      	mov	r1, r6
 8006950:	4628      	mov	r0, r5
 8006952:	47b8      	blx	r7
 8006954:	3001      	adds	r0, #1
 8006956:	f43f ae52 	beq.w	80065fe <_printf_float+0xc2>
 800695a:	f108 0801 	add.w	r8, r8, #1
 800695e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006960:	3b01      	subs	r3, #1
 8006962:	4543      	cmp	r3, r8
 8006964:	dcf1      	bgt.n	800694a <_printf_float+0x40e>
 8006966:	464b      	mov	r3, r9
 8006968:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800696c:	e6dc      	b.n	8006728 <_printf_float+0x1ec>
 800696e:	f04f 0800 	mov.w	r8, #0
 8006972:	f104 0a1a 	add.w	sl, r4, #26
 8006976:	e7f2      	b.n	800695e <_printf_float+0x422>
 8006978:	2301      	movs	r3, #1
 800697a:	4642      	mov	r2, r8
 800697c:	e7df      	b.n	800693e <_printf_float+0x402>
 800697e:	2301      	movs	r3, #1
 8006980:	464a      	mov	r2, r9
 8006982:	4631      	mov	r1, r6
 8006984:	4628      	mov	r0, r5
 8006986:	47b8      	blx	r7
 8006988:	3001      	adds	r0, #1
 800698a:	f43f ae38 	beq.w	80065fe <_printf_float+0xc2>
 800698e:	f108 0801 	add.w	r8, r8, #1
 8006992:	68e3      	ldr	r3, [r4, #12]
 8006994:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006996:	1a5b      	subs	r3, r3, r1
 8006998:	4543      	cmp	r3, r8
 800699a:	dcf0      	bgt.n	800697e <_printf_float+0x442>
 800699c:	e6fa      	b.n	8006794 <_printf_float+0x258>
 800699e:	f04f 0800 	mov.w	r8, #0
 80069a2:	f104 0919 	add.w	r9, r4, #25
 80069a6:	e7f4      	b.n	8006992 <_printf_float+0x456>

080069a8 <_printf_common>:
 80069a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069ac:	4616      	mov	r6, r2
 80069ae:	4699      	mov	r9, r3
 80069b0:	688a      	ldr	r2, [r1, #8]
 80069b2:	690b      	ldr	r3, [r1, #16]
 80069b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069b8:	4293      	cmp	r3, r2
 80069ba:	bfb8      	it	lt
 80069bc:	4613      	movlt	r3, r2
 80069be:	6033      	str	r3, [r6, #0]
 80069c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069c4:	4607      	mov	r7, r0
 80069c6:	460c      	mov	r4, r1
 80069c8:	b10a      	cbz	r2, 80069ce <_printf_common+0x26>
 80069ca:	3301      	adds	r3, #1
 80069cc:	6033      	str	r3, [r6, #0]
 80069ce:	6823      	ldr	r3, [r4, #0]
 80069d0:	0699      	lsls	r1, r3, #26
 80069d2:	bf42      	ittt	mi
 80069d4:	6833      	ldrmi	r3, [r6, #0]
 80069d6:	3302      	addmi	r3, #2
 80069d8:	6033      	strmi	r3, [r6, #0]
 80069da:	6825      	ldr	r5, [r4, #0]
 80069dc:	f015 0506 	ands.w	r5, r5, #6
 80069e0:	d106      	bne.n	80069f0 <_printf_common+0x48>
 80069e2:	f104 0a19 	add.w	sl, r4, #25
 80069e6:	68e3      	ldr	r3, [r4, #12]
 80069e8:	6832      	ldr	r2, [r6, #0]
 80069ea:	1a9b      	subs	r3, r3, r2
 80069ec:	42ab      	cmp	r3, r5
 80069ee:	dc26      	bgt.n	8006a3e <_printf_common+0x96>
 80069f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80069f4:	1e13      	subs	r3, r2, #0
 80069f6:	6822      	ldr	r2, [r4, #0]
 80069f8:	bf18      	it	ne
 80069fa:	2301      	movne	r3, #1
 80069fc:	0692      	lsls	r2, r2, #26
 80069fe:	d42b      	bmi.n	8006a58 <_printf_common+0xb0>
 8006a00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a04:	4649      	mov	r1, r9
 8006a06:	4638      	mov	r0, r7
 8006a08:	47c0      	blx	r8
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	d01e      	beq.n	8006a4c <_printf_common+0xa4>
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	68e5      	ldr	r5, [r4, #12]
 8006a12:	6832      	ldr	r2, [r6, #0]
 8006a14:	f003 0306 	and.w	r3, r3, #6
 8006a18:	2b04      	cmp	r3, #4
 8006a1a:	bf08      	it	eq
 8006a1c:	1aad      	subeq	r5, r5, r2
 8006a1e:	68a3      	ldr	r3, [r4, #8]
 8006a20:	6922      	ldr	r2, [r4, #16]
 8006a22:	bf0c      	ite	eq
 8006a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a28:	2500      	movne	r5, #0
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	bfc4      	itt	gt
 8006a2e:	1a9b      	subgt	r3, r3, r2
 8006a30:	18ed      	addgt	r5, r5, r3
 8006a32:	2600      	movs	r6, #0
 8006a34:	341a      	adds	r4, #26
 8006a36:	42b5      	cmp	r5, r6
 8006a38:	d11a      	bne.n	8006a70 <_printf_common+0xc8>
 8006a3a:	2000      	movs	r0, #0
 8006a3c:	e008      	b.n	8006a50 <_printf_common+0xa8>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	4652      	mov	r2, sl
 8006a42:	4649      	mov	r1, r9
 8006a44:	4638      	mov	r0, r7
 8006a46:	47c0      	blx	r8
 8006a48:	3001      	adds	r0, #1
 8006a4a:	d103      	bne.n	8006a54 <_printf_common+0xac>
 8006a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a54:	3501      	adds	r5, #1
 8006a56:	e7c6      	b.n	80069e6 <_printf_common+0x3e>
 8006a58:	18e1      	adds	r1, r4, r3
 8006a5a:	1c5a      	adds	r2, r3, #1
 8006a5c:	2030      	movs	r0, #48	; 0x30
 8006a5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a62:	4422      	add	r2, r4
 8006a64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a6c:	3302      	adds	r3, #2
 8006a6e:	e7c7      	b.n	8006a00 <_printf_common+0x58>
 8006a70:	2301      	movs	r3, #1
 8006a72:	4622      	mov	r2, r4
 8006a74:	4649      	mov	r1, r9
 8006a76:	4638      	mov	r0, r7
 8006a78:	47c0      	blx	r8
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	d0e6      	beq.n	8006a4c <_printf_common+0xa4>
 8006a7e:	3601      	adds	r6, #1
 8006a80:	e7d9      	b.n	8006a36 <_printf_common+0x8e>
	...

08006a84 <_printf_i>:
 8006a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a88:	460c      	mov	r4, r1
 8006a8a:	4691      	mov	r9, r2
 8006a8c:	7e27      	ldrb	r7, [r4, #24]
 8006a8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006a90:	2f78      	cmp	r7, #120	; 0x78
 8006a92:	4680      	mov	r8, r0
 8006a94:	469a      	mov	sl, r3
 8006a96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a9a:	d807      	bhi.n	8006aac <_printf_i+0x28>
 8006a9c:	2f62      	cmp	r7, #98	; 0x62
 8006a9e:	d80a      	bhi.n	8006ab6 <_printf_i+0x32>
 8006aa0:	2f00      	cmp	r7, #0
 8006aa2:	f000 80d8 	beq.w	8006c56 <_printf_i+0x1d2>
 8006aa6:	2f58      	cmp	r7, #88	; 0x58
 8006aa8:	f000 80a3 	beq.w	8006bf2 <_printf_i+0x16e>
 8006aac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ab0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ab4:	e03a      	b.n	8006b2c <_printf_i+0xa8>
 8006ab6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006aba:	2b15      	cmp	r3, #21
 8006abc:	d8f6      	bhi.n	8006aac <_printf_i+0x28>
 8006abe:	a001      	add	r0, pc, #4	; (adr r0, 8006ac4 <_printf_i+0x40>)
 8006ac0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006ac4:	08006b1d 	.word	0x08006b1d
 8006ac8:	08006b31 	.word	0x08006b31
 8006acc:	08006aad 	.word	0x08006aad
 8006ad0:	08006aad 	.word	0x08006aad
 8006ad4:	08006aad 	.word	0x08006aad
 8006ad8:	08006aad 	.word	0x08006aad
 8006adc:	08006b31 	.word	0x08006b31
 8006ae0:	08006aad 	.word	0x08006aad
 8006ae4:	08006aad 	.word	0x08006aad
 8006ae8:	08006aad 	.word	0x08006aad
 8006aec:	08006aad 	.word	0x08006aad
 8006af0:	08006c3d 	.word	0x08006c3d
 8006af4:	08006b61 	.word	0x08006b61
 8006af8:	08006c1f 	.word	0x08006c1f
 8006afc:	08006aad 	.word	0x08006aad
 8006b00:	08006aad 	.word	0x08006aad
 8006b04:	08006c5f 	.word	0x08006c5f
 8006b08:	08006aad 	.word	0x08006aad
 8006b0c:	08006b61 	.word	0x08006b61
 8006b10:	08006aad 	.word	0x08006aad
 8006b14:	08006aad 	.word	0x08006aad
 8006b18:	08006c27 	.word	0x08006c27
 8006b1c:	680b      	ldr	r3, [r1, #0]
 8006b1e:	1d1a      	adds	r2, r3, #4
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	600a      	str	r2, [r1, #0]
 8006b24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e0a3      	b.n	8006c78 <_printf_i+0x1f4>
 8006b30:	6825      	ldr	r5, [r4, #0]
 8006b32:	6808      	ldr	r0, [r1, #0]
 8006b34:	062e      	lsls	r6, r5, #24
 8006b36:	f100 0304 	add.w	r3, r0, #4
 8006b3a:	d50a      	bpl.n	8006b52 <_printf_i+0xce>
 8006b3c:	6805      	ldr	r5, [r0, #0]
 8006b3e:	600b      	str	r3, [r1, #0]
 8006b40:	2d00      	cmp	r5, #0
 8006b42:	da03      	bge.n	8006b4c <_printf_i+0xc8>
 8006b44:	232d      	movs	r3, #45	; 0x2d
 8006b46:	426d      	negs	r5, r5
 8006b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b4c:	485e      	ldr	r0, [pc, #376]	; (8006cc8 <_printf_i+0x244>)
 8006b4e:	230a      	movs	r3, #10
 8006b50:	e019      	b.n	8006b86 <_printf_i+0x102>
 8006b52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006b56:	6805      	ldr	r5, [r0, #0]
 8006b58:	600b      	str	r3, [r1, #0]
 8006b5a:	bf18      	it	ne
 8006b5c:	b22d      	sxthne	r5, r5
 8006b5e:	e7ef      	b.n	8006b40 <_printf_i+0xbc>
 8006b60:	680b      	ldr	r3, [r1, #0]
 8006b62:	6825      	ldr	r5, [r4, #0]
 8006b64:	1d18      	adds	r0, r3, #4
 8006b66:	6008      	str	r0, [r1, #0]
 8006b68:	0628      	lsls	r0, r5, #24
 8006b6a:	d501      	bpl.n	8006b70 <_printf_i+0xec>
 8006b6c:	681d      	ldr	r5, [r3, #0]
 8006b6e:	e002      	b.n	8006b76 <_printf_i+0xf2>
 8006b70:	0669      	lsls	r1, r5, #25
 8006b72:	d5fb      	bpl.n	8006b6c <_printf_i+0xe8>
 8006b74:	881d      	ldrh	r5, [r3, #0]
 8006b76:	4854      	ldr	r0, [pc, #336]	; (8006cc8 <_printf_i+0x244>)
 8006b78:	2f6f      	cmp	r7, #111	; 0x6f
 8006b7a:	bf0c      	ite	eq
 8006b7c:	2308      	moveq	r3, #8
 8006b7e:	230a      	movne	r3, #10
 8006b80:	2100      	movs	r1, #0
 8006b82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b86:	6866      	ldr	r6, [r4, #4]
 8006b88:	60a6      	str	r6, [r4, #8]
 8006b8a:	2e00      	cmp	r6, #0
 8006b8c:	bfa2      	ittt	ge
 8006b8e:	6821      	ldrge	r1, [r4, #0]
 8006b90:	f021 0104 	bicge.w	r1, r1, #4
 8006b94:	6021      	strge	r1, [r4, #0]
 8006b96:	b90d      	cbnz	r5, 8006b9c <_printf_i+0x118>
 8006b98:	2e00      	cmp	r6, #0
 8006b9a:	d04d      	beq.n	8006c38 <_printf_i+0x1b4>
 8006b9c:	4616      	mov	r6, r2
 8006b9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ba2:	fb03 5711 	mls	r7, r3, r1, r5
 8006ba6:	5dc7      	ldrb	r7, [r0, r7]
 8006ba8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bac:	462f      	mov	r7, r5
 8006bae:	42bb      	cmp	r3, r7
 8006bb0:	460d      	mov	r5, r1
 8006bb2:	d9f4      	bls.n	8006b9e <_printf_i+0x11a>
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d10b      	bne.n	8006bd0 <_printf_i+0x14c>
 8006bb8:	6823      	ldr	r3, [r4, #0]
 8006bba:	07df      	lsls	r7, r3, #31
 8006bbc:	d508      	bpl.n	8006bd0 <_printf_i+0x14c>
 8006bbe:	6923      	ldr	r3, [r4, #16]
 8006bc0:	6861      	ldr	r1, [r4, #4]
 8006bc2:	4299      	cmp	r1, r3
 8006bc4:	bfde      	ittt	le
 8006bc6:	2330      	movle	r3, #48	; 0x30
 8006bc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bcc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bd0:	1b92      	subs	r2, r2, r6
 8006bd2:	6122      	str	r2, [r4, #16]
 8006bd4:	f8cd a000 	str.w	sl, [sp]
 8006bd8:	464b      	mov	r3, r9
 8006bda:	aa03      	add	r2, sp, #12
 8006bdc:	4621      	mov	r1, r4
 8006bde:	4640      	mov	r0, r8
 8006be0:	f7ff fee2 	bl	80069a8 <_printf_common>
 8006be4:	3001      	adds	r0, #1
 8006be6:	d14c      	bne.n	8006c82 <_printf_i+0x1fe>
 8006be8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bec:	b004      	add	sp, #16
 8006bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bf2:	4835      	ldr	r0, [pc, #212]	; (8006cc8 <_printf_i+0x244>)
 8006bf4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006bf8:	6823      	ldr	r3, [r4, #0]
 8006bfa:	680e      	ldr	r6, [r1, #0]
 8006bfc:	061f      	lsls	r7, r3, #24
 8006bfe:	f856 5b04 	ldr.w	r5, [r6], #4
 8006c02:	600e      	str	r6, [r1, #0]
 8006c04:	d514      	bpl.n	8006c30 <_printf_i+0x1ac>
 8006c06:	07d9      	lsls	r1, r3, #31
 8006c08:	bf44      	itt	mi
 8006c0a:	f043 0320 	orrmi.w	r3, r3, #32
 8006c0e:	6023      	strmi	r3, [r4, #0]
 8006c10:	b91d      	cbnz	r5, 8006c1a <_printf_i+0x196>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	f023 0320 	bic.w	r3, r3, #32
 8006c18:	6023      	str	r3, [r4, #0]
 8006c1a:	2310      	movs	r3, #16
 8006c1c:	e7b0      	b.n	8006b80 <_printf_i+0xfc>
 8006c1e:	6823      	ldr	r3, [r4, #0]
 8006c20:	f043 0320 	orr.w	r3, r3, #32
 8006c24:	6023      	str	r3, [r4, #0]
 8006c26:	2378      	movs	r3, #120	; 0x78
 8006c28:	4828      	ldr	r0, [pc, #160]	; (8006ccc <_printf_i+0x248>)
 8006c2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c2e:	e7e3      	b.n	8006bf8 <_printf_i+0x174>
 8006c30:	065e      	lsls	r6, r3, #25
 8006c32:	bf48      	it	mi
 8006c34:	b2ad      	uxthmi	r5, r5
 8006c36:	e7e6      	b.n	8006c06 <_printf_i+0x182>
 8006c38:	4616      	mov	r6, r2
 8006c3a:	e7bb      	b.n	8006bb4 <_printf_i+0x130>
 8006c3c:	680b      	ldr	r3, [r1, #0]
 8006c3e:	6826      	ldr	r6, [r4, #0]
 8006c40:	6960      	ldr	r0, [r4, #20]
 8006c42:	1d1d      	adds	r5, r3, #4
 8006c44:	600d      	str	r5, [r1, #0]
 8006c46:	0635      	lsls	r5, r6, #24
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	d501      	bpl.n	8006c50 <_printf_i+0x1cc>
 8006c4c:	6018      	str	r0, [r3, #0]
 8006c4e:	e002      	b.n	8006c56 <_printf_i+0x1d2>
 8006c50:	0671      	lsls	r1, r6, #25
 8006c52:	d5fb      	bpl.n	8006c4c <_printf_i+0x1c8>
 8006c54:	8018      	strh	r0, [r3, #0]
 8006c56:	2300      	movs	r3, #0
 8006c58:	6123      	str	r3, [r4, #16]
 8006c5a:	4616      	mov	r6, r2
 8006c5c:	e7ba      	b.n	8006bd4 <_printf_i+0x150>
 8006c5e:	680b      	ldr	r3, [r1, #0]
 8006c60:	1d1a      	adds	r2, r3, #4
 8006c62:	600a      	str	r2, [r1, #0]
 8006c64:	681e      	ldr	r6, [r3, #0]
 8006c66:	6862      	ldr	r2, [r4, #4]
 8006c68:	2100      	movs	r1, #0
 8006c6a:	4630      	mov	r0, r6
 8006c6c:	f7f9 fac0 	bl	80001f0 <memchr>
 8006c70:	b108      	cbz	r0, 8006c76 <_printf_i+0x1f2>
 8006c72:	1b80      	subs	r0, r0, r6
 8006c74:	6060      	str	r0, [r4, #4]
 8006c76:	6863      	ldr	r3, [r4, #4]
 8006c78:	6123      	str	r3, [r4, #16]
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c80:	e7a8      	b.n	8006bd4 <_printf_i+0x150>
 8006c82:	6923      	ldr	r3, [r4, #16]
 8006c84:	4632      	mov	r2, r6
 8006c86:	4649      	mov	r1, r9
 8006c88:	4640      	mov	r0, r8
 8006c8a:	47d0      	blx	sl
 8006c8c:	3001      	adds	r0, #1
 8006c8e:	d0ab      	beq.n	8006be8 <_printf_i+0x164>
 8006c90:	6823      	ldr	r3, [r4, #0]
 8006c92:	079b      	lsls	r3, r3, #30
 8006c94:	d413      	bmi.n	8006cbe <_printf_i+0x23a>
 8006c96:	68e0      	ldr	r0, [r4, #12]
 8006c98:	9b03      	ldr	r3, [sp, #12]
 8006c9a:	4298      	cmp	r0, r3
 8006c9c:	bfb8      	it	lt
 8006c9e:	4618      	movlt	r0, r3
 8006ca0:	e7a4      	b.n	8006bec <_printf_i+0x168>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4632      	mov	r2, r6
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	4640      	mov	r0, r8
 8006caa:	47d0      	blx	sl
 8006cac:	3001      	adds	r0, #1
 8006cae:	d09b      	beq.n	8006be8 <_printf_i+0x164>
 8006cb0:	3501      	adds	r5, #1
 8006cb2:	68e3      	ldr	r3, [r4, #12]
 8006cb4:	9903      	ldr	r1, [sp, #12]
 8006cb6:	1a5b      	subs	r3, r3, r1
 8006cb8:	42ab      	cmp	r3, r5
 8006cba:	dcf2      	bgt.n	8006ca2 <_printf_i+0x21e>
 8006cbc:	e7eb      	b.n	8006c96 <_printf_i+0x212>
 8006cbe:	2500      	movs	r5, #0
 8006cc0:	f104 0619 	add.w	r6, r4, #25
 8006cc4:	e7f5      	b.n	8006cb2 <_printf_i+0x22e>
 8006cc6:	bf00      	nop
 8006cc8:	0800970e 	.word	0x0800970e
 8006ccc:	0800971f 	.word	0x0800971f

08006cd0 <siprintf>:
 8006cd0:	b40e      	push	{r1, r2, r3}
 8006cd2:	b500      	push	{lr}
 8006cd4:	b09c      	sub	sp, #112	; 0x70
 8006cd6:	ab1d      	add	r3, sp, #116	; 0x74
 8006cd8:	9002      	str	r0, [sp, #8]
 8006cda:	9006      	str	r0, [sp, #24]
 8006cdc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ce0:	4809      	ldr	r0, [pc, #36]	; (8006d08 <siprintf+0x38>)
 8006ce2:	9107      	str	r1, [sp, #28]
 8006ce4:	9104      	str	r1, [sp, #16]
 8006ce6:	4909      	ldr	r1, [pc, #36]	; (8006d0c <siprintf+0x3c>)
 8006ce8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cec:	9105      	str	r1, [sp, #20]
 8006cee:	6800      	ldr	r0, [r0, #0]
 8006cf0:	9301      	str	r3, [sp, #4]
 8006cf2:	a902      	add	r1, sp, #8
 8006cf4:	f001 fb42 	bl	800837c <_svfiprintf_r>
 8006cf8:	9b02      	ldr	r3, [sp, #8]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	701a      	strb	r2, [r3, #0]
 8006cfe:	b01c      	add	sp, #112	; 0x70
 8006d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d04:	b003      	add	sp, #12
 8006d06:	4770      	bx	lr
 8006d08:	2000000c 	.word	0x2000000c
 8006d0c:	ffff0208 	.word	0xffff0208

08006d10 <strcat>:
 8006d10:	b510      	push	{r4, lr}
 8006d12:	4602      	mov	r2, r0
 8006d14:	7814      	ldrb	r4, [r2, #0]
 8006d16:	4613      	mov	r3, r2
 8006d18:	3201      	adds	r2, #1
 8006d1a:	2c00      	cmp	r4, #0
 8006d1c:	d1fa      	bne.n	8006d14 <strcat+0x4>
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d24:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d28:	2a00      	cmp	r2, #0
 8006d2a:	d1f9      	bne.n	8006d20 <strcat+0x10>
 8006d2c:	bd10      	pop	{r4, pc}

08006d2e <quorem>:
 8006d2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d32:	6903      	ldr	r3, [r0, #16]
 8006d34:	690c      	ldr	r4, [r1, #16]
 8006d36:	42a3      	cmp	r3, r4
 8006d38:	4607      	mov	r7, r0
 8006d3a:	f2c0 8081 	blt.w	8006e40 <quorem+0x112>
 8006d3e:	3c01      	subs	r4, #1
 8006d40:	f101 0814 	add.w	r8, r1, #20
 8006d44:	f100 0514 	add.w	r5, r0, #20
 8006d48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d4c:	9301      	str	r3, [sp, #4]
 8006d4e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d56:	3301      	adds	r3, #1
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d5e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d62:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d66:	d331      	bcc.n	8006dcc <quorem+0x9e>
 8006d68:	f04f 0e00 	mov.w	lr, #0
 8006d6c:	4640      	mov	r0, r8
 8006d6e:	46ac      	mov	ip, r5
 8006d70:	46f2      	mov	sl, lr
 8006d72:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d76:	b293      	uxth	r3, r2
 8006d78:	fb06 e303 	mla	r3, r6, r3, lr
 8006d7c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	ebaa 0303 	sub.w	r3, sl, r3
 8006d86:	0c12      	lsrs	r2, r2, #16
 8006d88:	f8dc a000 	ldr.w	sl, [ip]
 8006d8c:	fb06 e202 	mla	r2, r6, r2, lr
 8006d90:	fa13 f38a 	uxtah	r3, r3, sl
 8006d94:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d98:	fa1f fa82 	uxth.w	sl, r2
 8006d9c:	f8dc 2000 	ldr.w	r2, [ip]
 8006da0:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006da4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dae:	4581      	cmp	r9, r0
 8006db0:	f84c 3b04 	str.w	r3, [ip], #4
 8006db4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006db8:	d2db      	bcs.n	8006d72 <quorem+0x44>
 8006dba:	f855 300b 	ldr.w	r3, [r5, fp]
 8006dbe:	b92b      	cbnz	r3, 8006dcc <quorem+0x9e>
 8006dc0:	9b01      	ldr	r3, [sp, #4]
 8006dc2:	3b04      	subs	r3, #4
 8006dc4:	429d      	cmp	r5, r3
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	d32e      	bcc.n	8006e28 <quorem+0xfa>
 8006dca:	613c      	str	r4, [r7, #16]
 8006dcc:	4638      	mov	r0, r7
 8006dce:	f001 f8bf 	bl	8007f50 <__mcmp>
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	db24      	blt.n	8006e20 <quorem+0xf2>
 8006dd6:	3601      	adds	r6, #1
 8006dd8:	4628      	mov	r0, r5
 8006dda:	f04f 0c00 	mov.w	ip, #0
 8006dde:	f858 2b04 	ldr.w	r2, [r8], #4
 8006de2:	f8d0 e000 	ldr.w	lr, [r0]
 8006de6:	b293      	uxth	r3, r2
 8006de8:	ebac 0303 	sub.w	r3, ip, r3
 8006dec:	0c12      	lsrs	r2, r2, #16
 8006dee:	fa13 f38e 	uxtah	r3, r3, lr
 8006df2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006df6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e00:	45c1      	cmp	r9, r8
 8006e02:	f840 3b04 	str.w	r3, [r0], #4
 8006e06:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006e0a:	d2e8      	bcs.n	8006dde <quorem+0xb0>
 8006e0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e14:	b922      	cbnz	r2, 8006e20 <quorem+0xf2>
 8006e16:	3b04      	subs	r3, #4
 8006e18:	429d      	cmp	r5, r3
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	d30a      	bcc.n	8006e34 <quorem+0x106>
 8006e1e:	613c      	str	r4, [r7, #16]
 8006e20:	4630      	mov	r0, r6
 8006e22:	b003      	add	sp, #12
 8006e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e28:	6812      	ldr	r2, [r2, #0]
 8006e2a:	3b04      	subs	r3, #4
 8006e2c:	2a00      	cmp	r2, #0
 8006e2e:	d1cc      	bne.n	8006dca <quorem+0x9c>
 8006e30:	3c01      	subs	r4, #1
 8006e32:	e7c7      	b.n	8006dc4 <quorem+0x96>
 8006e34:	6812      	ldr	r2, [r2, #0]
 8006e36:	3b04      	subs	r3, #4
 8006e38:	2a00      	cmp	r2, #0
 8006e3a:	d1f0      	bne.n	8006e1e <quorem+0xf0>
 8006e3c:	3c01      	subs	r4, #1
 8006e3e:	e7eb      	b.n	8006e18 <quorem+0xea>
 8006e40:	2000      	movs	r0, #0
 8006e42:	e7ee      	b.n	8006e22 <quorem+0xf4>
 8006e44:	0000      	movs	r0, r0
	...

08006e48 <_dtoa_r>:
 8006e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e4c:	ed2d 8b02 	vpush	{d8}
 8006e50:	ec57 6b10 	vmov	r6, r7, d0
 8006e54:	b095      	sub	sp, #84	; 0x54
 8006e56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006e5c:	9105      	str	r1, [sp, #20]
 8006e5e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006e62:	4604      	mov	r4, r0
 8006e64:	9209      	str	r2, [sp, #36]	; 0x24
 8006e66:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e68:	b975      	cbnz	r5, 8006e88 <_dtoa_r+0x40>
 8006e6a:	2010      	movs	r0, #16
 8006e6c:	f000 fddc 	bl	8007a28 <malloc>
 8006e70:	4602      	mov	r2, r0
 8006e72:	6260      	str	r0, [r4, #36]	; 0x24
 8006e74:	b920      	cbnz	r0, 8006e80 <_dtoa_r+0x38>
 8006e76:	4bb2      	ldr	r3, [pc, #712]	; (8007140 <_dtoa_r+0x2f8>)
 8006e78:	21ea      	movs	r1, #234	; 0xea
 8006e7a:	48b2      	ldr	r0, [pc, #712]	; (8007144 <_dtoa_r+0x2fc>)
 8006e7c:	f001 fb8e 	bl	800859c <__assert_func>
 8006e80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e84:	6005      	str	r5, [r0, #0]
 8006e86:	60c5      	str	r5, [r0, #12]
 8006e88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e8a:	6819      	ldr	r1, [r3, #0]
 8006e8c:	b151      	cbz	r1, 8006ea4 <_dtoa_r+0x5c>
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	604a      	str	r2, [r1, #4]
 8006e92:	2301      	movs	r3, #1
 8006e94:	4093      	lsls	r3, r2
 8006e96:	608b      	str	r3, [r1, #8]
 8006e98:	4620      	mov	r0, r4
 8006e9a:	f000 fe1b 	bl	8007ad4 <_Bfree>
 8006e9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	601a      	str	r2, [r3, #0]
 8006ea4:	1e3b      	subs	r3, r7, #0
 8006ea6:	bfb9      	ittee	lt
 8006ea8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006eac:	9303      	strlt	r3, [sp, #12]
 8006eae:	2300      	movge	r3, #0
 8006eb0:	f8c8 3000 	strge.w	r3, [r8]
 8006eb4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006eb8:	4ba3      	ldr	r3, [pc, #652]	; (8007148 <_dtoa_r+0x300>)
 8006eba:	bfbc      	itt	lt
 8006ebc:	2201      	movlt	r2, #1
 8006ebe:	f8c8 2000 	strlt.w	r2, [r8]
 8006ec2:	ea33 0309 	bics.w	r3, r3, r9
 8006ec6:	d11b      	bne.n	8006f00 <_dtoa_r+0xb8>
 8006ec8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006eca:	f242 730f 	movw	r3, #9999	; 0x270f
 8006ece:	6013      	str	r3, [r2, #0]
 8006ed0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ed4:	4333      	orrs	r3, r6
 8006ed6:	f000 857a 	beq.w	80079ce <_dtoa_r+0xb86>
 8006eda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006edc:	b963      	cbnz	r3, 8006ef8 <_dtoa_r+0xb0>
 8006ede:	4b9b      	ldr	r3, [pc, #620]	; (800714c <_dtoa_r+0x304>)
 8006ee0:	e024      	b.n	8006f2c <_dtoa_r+0xe4>
 8006ee2:	4b9b      	ldr	r3, [pc, #620]	; (8007150 <_dtoa_r+0x308>)
 8006ee4:	9300      	str	r3, [sp, #0]
 8006ee6:	3308      	adds	r3, #8
 8006ee8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006eea:	6013      	str	r3, [r2, #0]
 8006eec:	9800      	ldr	r0, [sp, #0]
 8006eee:	b015      	add	sp, #84	; 0x54
 8006ef0:	ecbd 8b02 	vpop	{d8}
 8006ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ef8:	4b94      	ldr	r3, [pc, #592]	; (800714c <_dtoa_r+0x304>)
 8006efa:	9300      	str	r3, [sp, #0]
 8006efc:	3303      	adds	r3, #3
 8006efe:	e7f3      	b.n	8006ee8 <_dtoa_r+0xa0>
 8006f00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f04:	2200      	movs	r2, #0
 8006f06:	ec51 0b17 	vmov	r0, r1, d7
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006f10:	f7f9 fde2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f14:	4680      	mov	r8, r0
 8006f16:	b158      	cbz	r0, 8006f30 <_dtoa_r+0xe8>
 8006f18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	6013      	str	r3, [r2, #0]
 8006f1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	f000 8551 	beq.w	80079c8 <_dtoa_r+0xb80>
 8006f26:	488b      	ldr	r0, [pc, #556]	; (8007154 <_dtoa_r+0x30c>)
 8006f28:	6018      	str	r0, [r3, #0]
 8006f2a:	1e43      	subs	r3, r0, #1
 8006f2c:	9300      	str	r3, [sp, #0]
 8006f2e:	e7dd      	b.n	8006eec <_dtoa_r+0xa4>
 8006f30:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006f34:	aa12      	add	r2, sp, #72	; 0x48
 8006f36:	a913      	add	r1, sp, #76	; 0x4c
 8006f38:	4620      	mov	r0, r4
 8006f3a:	f001 f8ad 	bl	8008098 <__d2b>
 8006f3e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f42:	4683      	mov	fp, r0
 8006f44:	2d00      	cmp	r5, #0
 8006f46:	d07c      	beq.n	8007042 <_dtoa_r+0x1fa>
 8006f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f4a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006f4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f52:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006f56:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006f5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006f5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006f62:	4b7d      	ldr	r3, [pc, #500]	; (8007158 <_dtoa_r+0x310>)
 8006f64:	2200      	movs	r2, #0
 8006f66:	4630      	mov	r0, r6
 8006f68:	4639      	mov	r1, r7
 8006f6a:	f7f9 f995 	bl	8000298 <__aeabi_dsub>
 8006f6e:	a36e      	add	r3, pc, #440	; (adr r3, 8007128 <_dtoa_r+0x2e0>)
 8006f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f74:	f7f9 fb48 	bl	8000608 <__aeabi_dmul>
 8006f78:	a36d      	add	r3, pc, #436	; (adr r3, 8007130 <_dtoa_r+0x2e8>)
 8006f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7e:	f7f9 f98d 	bl	800029c <__adddf3>
 8006f82:	4606      	mov	r6, r0
 8006f84:	4628      	mov	r0, r5
 8006f86:	460f      	mov	r7, r1
 8006f88:	f7f9 fad4 	bl	8000534 <__aeabi_i2d>
 8006f8c:	a36a      	add	r3, pc, #424	; (adr r3, 8007138 <_dtoa_r+0x2f0>)
 8006f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f92:	f7f9 fb39 	bl	8000608 <__aeabi_dmul>
 8006f96:	4602      	mov	r2, r0
 8006f98:	460b      	mov	r3, r1
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	4639      	mov	r1, r7
 8006f9e:	f7f9 f97d 	bl	800029c <__adddf3>
 8006fa2:	4606      	mov	r6, r0
 8006fa4:	460f      	mov	r7, r1
 8006fa6:	f7f9 fddf 	bl	8000b68 <__aeabi_d2iz>
 8006faa:	2200      	movs	r2, #0
 8006fac:	4682      	mov	sl, r0
 8006fae:	2300      	movs	r3, #0
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	4639      	mov	r1, r7
 8006fb4:	f7f9 fd9a 	bl	8000aec <__aeabi_dcmplt>
 8006fb8:	b148      	cbz	r0, 8006fce <_dtoa_r+0x186>
 8006fba:	4650      	mov	r0, sl
 8006fbc:	f7f9 faba 	bl	8000534 <__aeabi_i2d>
 8006fc0:	4632      	mov	r2, r6
 8006fc2:	463b      	mov	r3, r7
 8006fc4:	f7f9 fd88 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fc8:	b908      	cbnz	r0, 8006fce <_dtoa_r+0x186>
 8006fca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fce:	f1ba 0f16 	cmp.w	sl, #22
 8006fd2:	d854      	bhi.n	800707e <_dtoa_r+0x236>
 8006fd4:	4b61      	ldr	r3, [pc, #388]	; (800715c <_dtoa_r+0x314>)
 8006fd6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006fe2:	f7f9 fd83 	bl	8000aec <__aeabi_dcmplt>
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	d04b      	beq.n	8007082 <_dtoa_r+0x23a>
 8006fea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fee:	2300      	movs	r3, #0
 8006ff0:	930e      	str	r3, [sp, #56]	; 0x38
 8006ff2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ff4:	1b5d      	subs	r5, r3, r5
 8006ff6:	1e6b      	subs	r3, r5, #1
 8006ff8:	9304      	str	r3, [sp, #16]
 8006ffa:	bf43      	ittte	mi
 8006ffc:	2300      	movmi	r3, #0
 8006ffe:	f1c5 0801 	rsbmi	r8, r5, #1
 8007002:	9304      	strmi	r3, [sp, #16]
 8007004:	f04f 0800 	movpl.w	r8, #0
 8007008:	f1ba 0f00 	cmp.w	sl, #0
 800700c:	db3b      	blt.n	8007086 <_dtoa_r+0x23e>
 800700e:	9b04      	ldr	r3, [sp, #16]
 8007010:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007014:	4453      	add	r3, sl
 8007016:	9304      	str	r3, [sp, #16]
 8007018:	2300      	movs	r3, #0
 800701a:	9306      	str	r3, [sp, #24]
 800701c:	9b05      	ldr	r3, [sp, #20]
 800701e:	2b09      	cmp	r3, #9
 8007020:	d869      	bhi.n	80070f6 <_dtoa_r+0x2ae>
 8007022:	2b05      	cmp	r3, #5
 8007024:	bfc4      	itt	gt
 8007026:	3b04      	subgt	r3, #4
 8007028:	9305      	strgt	r3, [sp, #20]
 800702a:	9b05      	ldr	r3, [sp, #20]
 800702c:	f1a3 0302 	sub.w	r3, r3, #2
 8007030:	bfcc      	ite	gt
 8007032:	2500      	movgt	r5, #0
 8007034:	2501      	movle	r5, #1
 8007036:	2b03      	cmp	r3, #3
 8007038:	d869      	bhi.n	800710e <_dtoa_r+0x2c6>
 800703a:	e8df f003 	tbb	[pc, r3]
 800703e:	4e2c      	.short	0x4e2c
 8007040:	5a4c      	.short	0x5a4c
 8007042:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007046:	441d      	add	r5, r3
 8007048:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800704c:	2b20      	cmp	r3, #32
 800704e:	bfc1      	itttt	gt
 8007050:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007054:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007058:	fa09 f303 	lslgt.w	r3, r9, r3
 800705c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007060:	bfda      	itte	le
 8007062:	f1c3 0320 	rsble	r3, r3, #32
 8007066:	fa06 f003 	lslle.w	r0, r6, r3
 800706a:	4318      	orrgt	r0, r3
 800706c:	f7f9 fa52 	bl	8000514 <__aeabi_ui2d>
 8007070:	2301      	movs	r3, #1
 8007072:	4606      	mov	r6, r0
 8007074:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007078:	3d01      	subs	r5, #1
 800707a:	9310      	str	r3, [sp, #64]	; 0x40
 800707c:	e771      	b.n	8006f62 <_dtoa_r+0x11a>
 800707e:	2301      	movs	r3, #1
 8007080:	e7b6      	b.n	8006ff0 <_dtoa_r+0x1a8>
 8007082:	900e      	str	r0, [sp, #56]	; 0x38
 8007084:	e7b5      	b.n	8006ff2 <_dtoa_r+0x1aa>
 8007086:	f1ca 0300 	rsb	r3, sl, #0
 800708a:	9306      	str	r3, [sp, #24]
 800708c:	2300      	movs	r3, #0
 800708e:	eba8 080a 	sub.w	r8, r8, sl
 8007092:	930d      	str	r3, [sp, #52]	; 0x34
 8007094:	e7c2      	b.n	800701c <_dtoa_r+0x1d4>
 8007096:	2300      	movs	r3, #0
 8007098:	9308      	str	r3, [sp, #32]
 800709a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800709c:	2b00      	cmp	r3, #0
 800709e:	dc39      	bgt.n	8007114 <_dtoa_r+0x2cc>
 80070a0:	f04f 0901 	mov.w	r9, #1
 80070a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80070a8:	464b      	mov	r3, r9
 80070aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80070ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80070b0:	2200      	movs	r2, #0
 80070b2:	6042      	str	r2, [r0, #4]
 80070b4:	2204      	movs	r2, #4
 80070b6:	f102 0614 	add.w	r6, r2, #20
 80070ba:	429e      	cmp	r6, r3
 80070bc:	6841      	ldr	r1, [r0, #4]
 80070be:	d92f      	bls.n	8007120 <_dtoa_r+0x2d8>
 80070c0:	4620      	mov	r0, r4
 80070c2:	f000 fcc7 	bl	8007a54 <_Balloc>
 80070c6:	9000      	str	r0, [sp, #0]
 80070c8:	2800      	cmp	r0, #0
 80070ca:	d14b      	bne.n	8007164 <_dtoa_r+0x31c>
 80070cc:	4b24      	ldr	r3, [pc, #144]	; (8007160 <_dtoa_r+0x318>)
 80070ce:	4602      	mov	r2, r0
 80070d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80070d4:	e6d1      	b.n	8006e7a <_dtoa_r+0x32>
 80070d6:	2301      	movs	r3, #1
 80070d8:	e7de      	b.n	8007098 <_dtoa_r+0x250>
 80070da:	2300      	movs	r3, #0
 80070dc:	9308      	str	r3, [sp, #32]
 80070de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070e0:	eb0a 0903 	add.w	r9, sl, r3
 80070e4:	f109 0301 	add.w	r3, r9, #1
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	9301      	str	r3, [sp, #4]
 80070ec:	bfb8      	it	lt
 80070ee:	2301      	movlt	r3, #1
 80070f0:	e7dd      	b.n	80070ae <_dtoa_r+0x266>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e7f2      	b.n	80070dc <_dtoa_r+0x294>
 80070f6:	2501      	movs	r5, #1
 80070f8:	2300      	movs	r3, #0
 80070fa:	9305      	str	r3, [sp, #20]
 80070fc:	9508      	str	r5, [sp, #32]
 80070fe:	f04f 39ff 	mov.w	r9, #4294967295
 8007102:	2200      	movs	r2, #0
 8007104:	f8cd 9004 	str.w	r9, [sp, #4]
 8007108:	2312      	movs	r3, #18
 800710a:	9209      	str	r2, [sp, #36]	; 0x24
 800710c:	e7cf      	b.n	80070ae <_dtoa_r+0x266>
 800710e:	2301      	movs	r3, #1
 8007110:	9308      	str	r3, [sp, #32]
 8007112:	e7f4      	b.n	80070fe <_dtoa_r+0x2b6>
 8007114:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007118:	f8cd 9004 	str.w	r9, [sp, #4]
 800711c:	464b      	mov	r3, r9
 800711e:	e7c6      	b.n	80070ae <_dtoa_r+0x266>
 8007120:	3101      	adds	r1, #1
 8007122:	6041      	str	r1, [r0, #4]
 8007124:	0052      	lsls	r2, r2, #1
 8007126:	e7c6      	b.n	80070b6 <_dtoa_r+0x26e>
 8007128:	636f4361 	.word	0x636f4361
 800712c:	3fd287a7 	.word	0x3fd287a7
 8007130:	8b60c8b3 	.word	0x8b60c8b3
 8007134:	3fc68a28 	.word	0x3fc68a28
 8007138:	509f79fb 	.word	0x509f79fb
 800713c:	3fd34413 	.word	0x3fd34413
 8007140:	0800973d 	.word	0x0800973d
 8007144:	08009754 	.word	0x08009754
 8007148:	7ff00000 	.word	0x7ff00000
 800714c:	08009739 	.word	0x08009739
 8007150:	08009730 	.word	0x08009730
 8007154:	0800970d 	.word	0x0800970d
 8007158:	3ff80000 	.word	0x3ff80000
 800715c:	08009850 	.word	0x08009850
 8007160:	080097b3 	.word	0x080097b3
 8007164:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007166:	9a00      	ldr	r2, [sp, #0]
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	9b01      	ldr	r3, [sp, #4]
 800716c:	2b0e      	cmp	r3, #14
 800716e:	f200 80ad 	bhi.w	80072cc <_dtoa_r+0x484>
 8007172:	2d00      	cmp	r5, #0
 8007174:	f000 80aa 	beq.w	80072cc <_dtoa_r+0x484>
 8007178:	f1ba 0f00 	cmp.w	sl, #0
 800717c:	dd36      	ble.n	80071ec <_dtoa_r+0x3a4>
 800717e:	4ac3      	ldr	r2, [pc, #780]	; (800748c <_dtoa_r+0x644>)
 8007180:	f00a 030f 	and.w	r3, sl, #15
 8007184:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007188:	ed93 7b00 	vldr	d7, [r3]
 800718c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007190:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007194:	eeb0 8a47 	vmov.f32	s16, s14
 8007198:	eef0 8a67 	vmov.f32	s17, s15
 800719c:	d016      	beq.n	80071cc <_dtoa_r+0x384>
 800719e:	4bbc      	ldr	r3, [pc, #752]	; (8007490 <_dtoa_r+0x648>)
 80071a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80071a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071a8:	f7f9 fb58 	bl	800085c <__aeabi_ddiv>
 80071ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071b0:	f007 070f 	and.w	r7, r7, #15
 80071b4:	2503      	movs	r5, #3
 80071b6:	4eb6      	ldr	r6, [pc, #728]	; (8007490 <_dtoa_r+0x648>)
 80071b8:	b957      	cbnz	r7, 80071d0 <_dtoa_r+0x388>
 80071ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071be:	ec53 2b18 	vmov	r2, r3, d8
 80071c2:	f7f9 fb4b 	bl	800085c <__aeabi_ddiv>
 80071c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071ca:	e029      	b.n	8007220 <_dtoa_r+0x3d8>
 80071cc:	2502      	movs	r5, #2
 80071ce:	e7f2      	b.n	80071b6 <_dtoa_r+0x36e>
 80071d0:	07f9      	lsls	r1, r7, #31
 80071d2:	d508      	bpl.n	80071e6 <_dtoa_r+0x39e>
 80071d4:	ec51 0b18 	vmov	r0, r1, d8
 80071d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80071dc:	f7f9 fa14 	bl	8000608 <__aeabi_dmul>
 80071e0:	ec41 0b18 	vmov	d8, r0, r1
 80071e4:	3501      	adds	r5, #1
 80071e6:	107f      	asrs	r7, r7, #1
 80071e8:	3608      	adds	r6, #8
 80071ea:	e7e5      	b.n	80071b8 <_dtoa_r+0x370>
 80071ec:	f000 80a6 	beq.w	800733c <_dtoa_r+0x4f4>
 80071f0:	f1ca 0600 	rsb	r6, sl, #0
 80071f4:	4ba5      	ldr	r3, [pc, #660]	; (800748c <_dtoa_r+0x644>)
 80071f6:	4fa6      	ldr	r7, [pc, #664]	; (8007490 <_dtoa_r+0x648>)
 80071f8:	f006 020f 	and.w	r2, r6, #15
 80071fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007204:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007208:	f7f9 f9fe 	bl	8000608 <__aeabi_dmul>
 800720c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007210:	1136      	asrs	r6, r6, #4
 8007212:	2300      	movs	r3, #0
 8007214:	2502      	movs	r5, #2
 8007216:	2e00      	cmp	r6, #0
 8007218:	f040 8085 	bne.w	8007326 <_dtoa_r+0x4de>
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1d2      	bne.n	80071c6 <_dtoa_r+0x37e>
 8007220:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007222:	2b00      	cmp	r3, #0
 8007224:	f000 808c 	beq.w	8007340 <_dtoa_r+0x4f8>
 8007228:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800722c:	4b99      	ldr	r3, [pc, #612]	; (8007494 <_dtoa_r+0x64c>)
 800722e:	2200      	movs	r2, #0
 8007230:	4630      	mov	r0, r6
 8007232:	4639      	mov	r1, r7
 8007234:	f7f9 fc5a 	bl	8000aec <__aeabi_dcmplt>
 8007238:	2800      	cmp	r0, #0
 800723a:	f000 8081 	beq.w	8007340 <_dtoa_r+0x4f8>
 800723e:	9b01      	ldr	r3, [sp, #4]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d07d      	beq.n	8007340 <_dtoa_r+0x4f8>
 8007244:	f1b9 0f00 	cmp.w	r9, #0
 8007248:	dd3c      	ble.n	80072c4 <_dtoa_r+0x47c>
 800724a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800724e:	9307      	str	r3, [sp, #28]
 8007250:	2200      	movs	r2, #0
 8007252:	4b91      	ldr	r3, [pc, #580]	; (8007498 <_dtoa_r+0x650>)
 8007254:	4630      	mov	r0, r6
 8007256:	4639      	mov	r1, r7
 8007258:	f7f9 f9d6 	bl	8000608 <__aeabi_dmul>
 800725c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007260:	3501      	adds	r5, #1
 8007262:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007266:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800726a:	4628      	mov	r0, r5
 800726c:	f7f9 f962 	bl	8000534 <__aeabi_i2d>
 8007270:	4632      	mov	r2, r6
 8007272:	463b      	mov	r3, r7
 8007274:	f7f9 f9c8 	bl	8000608 <__aeabi_dmul>
 8007278:	4b88      	ldr	r3, [pc, #544]	; (800749c <_dtoa_r+0x654>)
 800727a:	2200      	movs	r2, #0
 800727c:	f7f9 f80e 	bl	800029c <__adddf3>
 8007280:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007284:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007288:	9303      	str	r3, [sp, #12]
 800728a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800728c:	2b00      	cmp	r3, #0
 800728e:	d15c      	bne.n	800734a <_dtoa_r+0x502>
 8007290:	4b83      	ldr	r3, [pc, #524]	; (80074a0 <_dtoa_r+0x658>)
 8007292:	2200      	movs	r2, #0
 8007294:	4630      	mov	r0, r6
 8007296:	4639      	mov	r1, r7
 8007298:	f7f8 fffe 	bl	8000298 <__aeabi_dsub>
 800729c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072a0:	4606      	mov	r6, r0
 80072a2:	460f      	mov	r7, r1
 80072a4:	f7f9 fc40 	bl	8000b28 <__aeabi_dcmpgt>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	f040 8296 	bne.w	80077da <_dtoa_r+0x992>
 80072ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80072b2:	4630      	mov	r0, r6
 80072b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072b8:	4639      	mov	r1, r7
 80072ba:	f7f9 fc17 	bl	8000aec <__aeabi_dcmplt>
 80072be:	2800      	cmp	r0, #0
 80072c0:	f040 8288 	bne.w	80077d4 <_dtoa_r+0x98c>
 80072c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80072c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f2c0 8158 	blt.w	8007584 <_dtoa_r+0x73c>
 80072d4:	f1ba 0f0e 	cmp.w	sl, #14
 80072d8:	f300 8154 	bgt.w	8007584 <_dtoa_r+0x73c>
 80072dc:	4b6b      	ldr	r3, [pc, #428]	; (800748c <_dtoa_r+0x644>)
 80072de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80072e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	f280 80e3 	bge.w	80074b4 <_dtoa_r+0x66c>
 80072ee:	9b01      	ldr	r3, [sp, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f300 80df 	bgt.w	80074b4 <_dtoa_r+0x66c>
 80072f6:	f040 826d 	bne.w	80077d4 <_dtoa_r+0x98c>
 80072fa:	4b69      	ldr	r3, [pc, #420]	; (80074a0 <_dtoa_r+0x658>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	4640      	mov	r0, r8
 8007300:	4649      	mov	r1, r9
 8007302:	f7f9 f981 	bl	8000608 <__aeabi_dmul>
 8007306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800730a:	f7f9 fc03 	bl	8000b14 <__aeabi_dcmpge>
 800730e:	9e01      	ldr	r6, [sp, #4]
 8007310:	4637      	mov	r7, r6
 8007312:	2800      	cmp	r0, #0
 8007314:	f040 8243 	bne.w	800779e <_dtoa_r+0x956>
 8007318:	9d00      	ldr	r5, [sp, #0]
 800731a:	2331      	movs	r3, #49	; 0x31
 800731c:	f805 3b01 	strb.w	r3, [r5], #1
 8007320:	f10a 0a01 	add.w	sl, sl, #1
 8007324:	e23f      	b.n	80077a6 <_dtoa_r+0x95e>
 8007326:	07f2      	lsls	r2, r6, #31
 8007328:	d505      	bpl.n	8007336 <_dtoa_r+0x4ee>
 800732a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800732e:	f7f9 f96b 	bl	8000608 <__aeabi_dmul>
 8007332:	3501      	adds	r5, #1
 8007334:	2301      	movs	r3, #1
 8007336:	1076      	asrs	r6, r6, #1
 8007338:	3708      	adds	r7, #8
 800733a:	e76c      	b.n	8007216 <_dtoa_r+0x3ce>
 800733c:	2502      	movs	r5, #2
 800733e:	e76f      	b.n	8007220 <_dtoa_r+0x3d8>
 8007340:	9b01      	ldr	r3, [sp, #4]
 8007342:	f8cd a01c 	str.w	sl, [sp, #28]
 8007346:	930c      	str	r3, [sp, #48]	; 0x30
 8007348:	e78d      	b.n	8007266 <_dtoa_r+0x41e>
 800734a:	9900      	ldr	r1, [sp, #0]
 800734c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800734e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007350:	4b4e      	ldr	r3, [pc, #312]	; (800748c <_dtoa_r+0x644>)
 8007352:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007356:	4401      	add	r1, r0
 8007358:	9102      	str	r1, [sp, #8]
 800735a:	9908      	ldr	r1, [sp, #32]
 800735c:	eeb0 8a47 	vmov.f32	s16, s14
 8007360:	eef0 8a67 	vmov.f32	s17, s15
 8007364:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007368:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800736c:	2900      	cmp	r1, #0
 800736e:	d045      	beq.n	80073fc <_dtoa_r+0x5b4>
 8007370:	494c      	ldr	r1, [pc, #304]	; (80074a4 <_dtoa_r+0x65c>)
 8007372:	2000      	movs	r0, #0
 8007374:	f7f9 fa72 	bl	800085c <__aeabi_ddiv>
 8007378:	ec53 2b18 	vmov	r2, r3, d8
 800737c:	f7f8 ff8c 	bl	8000298 <__aeabi_dsub>
 8007380:	9d00      	ldr	r5, [sp, #0]
 8007382:	ec41 0b18 	vmov	d8, r0, r1
 8007386:	4639      	mov	r1, r7
 8007388:	4630      	mov	r0, r6
 800738a:	f7f9 fbed 	bl	8000b68 <__aeabi_d2iz>
 800738e:	900c      	str	r0, [sp, #48]	; 0x30
 8007390:	f7f9 f8d0 	bl	8000534 <__aeabi_i2d>
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
 8007398:	4630      	mov	r0, r6
 800739a:	4639      	mov	r1, r7
 800739c:	f7f8 ff7c 	bl	8000298 <__aeabi_dsub>
 80073a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073a2:	3330      	adds	r3, #48	; 0x30
 80073a4:	f805 3b01 	strb.w	r3, [r5], #1
 80073a8:	ec53 2b18 	vmov	r2, r3, d8
 80073ac:	4606      	mov	r6, r0
 80073ae:	460f      	mov	r7, r1
 80073b0:	f7f9 fb9c 	bl	8000aec <__aeabi_dcmplt>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d165      	bne.n	8007484 <_dtoa_r+0x63c>
 80073b8:	4632      	mov	r2, r6
 80073ba:	463b      	mov	r3, r7
 80073bc:	4935      	ldr	r1, [pc, #212]	; (8007494 <_dtoa_r+0x64c>)
 80073be:	2000      	movs	r0, #0
 80073c0:	f7f8 ff6a 	bl	8000298 <__aeabi_dsub>
 80073c4:	ec53 2b18 	vmov	r2, r3, d8
 80073c8:	f7f9 fb90 	bl	8000aec <__aeabi_dcmplt>
 80073cc:	2800      	cmp	r0, #0
 80073ce:	f040 80b9 	bne.w	8007544 <_dtoa_r+0x6fc>
 80073d2:	9b02      	ldr	r3, [sp, #8]
 80073d4:	429d      	cmp	r5, r3
 80073d6:	f43f af75 	beq.w	80072c4 <_dtoa_r+0x47c>
 80073da:	4b2f      	ldr	r3, [pc, #188]	; (8007498 <_dtoa_r+0x650>)
 80073dc:	ec51 0b18 	vmov	r0, r1, d8
 80073e0:	2200      	movs	r2, #0
 80073e2:	f7f9 f911 	bl	8000608 <__aeabi_dmul>
 80073e6:	4b2c      	ldr	r3, [pc, #176]	; (8007498 <_dtoa_r+0x650>)
 80073e8:	ec41 0b18 	vmov	d8, r0, r1
 80073ec:	2200      	movs	r2, #0
 80073ee:	4630      	mov	r0, r6
 80073f0:	4639      	mov	r1, r7
 80073f2:	f7f9 f909 	bl	8000608 <__aeabi_dmul>
 80073f6:	4606      	mov	r6, r0
 80073f8:	460f      	mov	r7, r1
 80073fa:	e7c4      	b.n	8007386 <_dtoa_r+0x53e>
 80073fc:	ec51 0b17 	vmov	r0, r1, d7
 8007400:	f7f9 f902 	bl	8000608 <__aeabi_dmul>
 8007404:	9b02      	ldr	r3, [sp, #8]
 8007406:	9d00      	ldr	r5, [sp, #0]
 8007408:	930c      	str	r3, [sp, #48]	; 0x30
 800740a:	ec41 0b18 	vmov	d8, r0, r1
 800740e:	4639      	mov	r1, r7
 8007410:	4630      	mov	r0, r6
 8007412:	f7f9 fba9 	bl	8000b68 <__aeabi_d2iz>
 8007416:	9011      	str	r0, [sp, #68]	; 0x44
 8007418:	f7f9 f88c 	bl	8000534 <__aeabi_i2d>
 800741c:	4602      	mov	r2, r0
 800741e:	460b      	mov	r3, r1
 8007420:	4630      	mov	r0, r6
 8007422:	4639      	mov	r1, r7
 8007424:	f7f8 ff38 	bl	8000298 <__aeabi_dsub>
 8007428:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800742a:	3330      	adds	r3, #48	; 0x30
 800742c:	f805 3b01 	strb.w	r3, [r5], #1
 8007430:	9b02      	ldr	r3, [sp, #8]
 8007432:	429d      	cmp	r5, r3
 8007434:	4606      	mov	r6, r0
 8007436:	460f      	mov	r7, r1
 8007438:	f04f 0200 	mov.w	r2, #0
 800743c:	d134      	bne.n	80074a8 <_dtoa_r+0x660>
 800743e:	4b19      	ldr	r3, [pc, #100]	; (80074a4 <_dtoa_r+0x65c>)
 8007440:	ec51 0b18 	vmov	r0, r1, d8
 8007444:	f7f8 ff2a 	bl	800029c <__adddf3>
 8007448:	4602      	mov	r2, r0
 800744a:	460b      	mov	r3, r1
 800744c:	4630      	mov	r0, r6
 800744e:	4639      	mov	r1, r7
 8007450:	f7f9 fb6a 	bl	8000b28 <__aeabi_dcmpgt>
 8007454:	2800      	cmp	r0, #0
 8007456:	d175      	bne.n	8007544 <_dtoa_r+0x6fc>
 8007458:	ec53 2b18 	vmov	r2, r3, d8
 800745c:	4911      	ldr	r1, [pc, #68]	; (80074a4 <_dtoa_r+0x65c>)
 800745e:	2000      	movs	r0, #0
 8007460:	f7f8 ff1a 	bl	8000298 <__aeabi_dsub>
 8007464:	4602      	mov	r2, r0
 8007466:	460b      	mov	r3, r1
 8007468:	4630      	mov	r0, r6
 800746a:	4639      	mov	r1, r7
 800746c:	f7f9 fb3e 	bl	8000aec <__aeabi_dcmplt>
 8007470:	2800      	cmp	r0, #0
 8007472:	f43f af27 	beq.w	80072c4 <_dtoa_r+0x47c>
 8007476:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007478:	1e6b      	subs	r3, r5, #1
 800747a:	930c      	str	r3, [sp, #48]	; 0x30
 800747c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007480:	2b30      	cmp	r3, #48	; 0x30
 8007482:	d0f8      	beq.n	8007476 <_dtoa_r+0x62e>
 8007484:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007488:	e04a      	b.n	8007520 <_dtoa_r+0x6d8>
 800748a:	bf00      	nop
 800748c:	08009850 	.word	0x08009850
 8007490:	08009828 	.word	0x08009828
 8007494:	3ff00000 	.word	0x3ff00000
 8007498:	40240000 	.word	0x40240000
 800749c:	401c0000 	.word	0x401c0000
 80074a0:	40140000 	.word	0x40140000
 80074a4:	3fe00000 	.word	0x3fe00000
 80074a8:	4baf      	ldr	r3, [pc, #700]	; (8007768 <_dtoa_r+0x920>)
 80074aa:	f7f9 f8ad 	bl	8000608 <__aeabi_dmul>
 80074ae:	4606      	mov	r6, r0
 80074b0:	460f      	mov	r7, r1
 80074b2:	e7ac      	b.n	800740e <_dtoa_r+0x5c6>
 80074b4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80074b8:	9d00      	ldr	r5, [sp, #0]
 80074ba:	4642      	mov	r2, r8
 80074bc:	464b      	mov	r3, r9
 80074be:	4630      	mov	r0, r6
 80074c0:	4639      	mov	r1, r7
 80074c2:	f7f9 f9cb 	bl	800085c <__aeabi_ddiv>
 80074c6:	f7f9 fb4f 	bl	8000b68 <__aeabi_d2iz>
 80074ca:	9002      	str	r0, [sp, #8]
 80074cc:	f7f9 f832 	bl	8000534 <__aeabi_i2d>
 80074d0:	4642      	mov	r2, r8
 80074d2:	464b      	mov	r3, r9
 80074d4:	f7f9 f898 	bl	8000608 <__aeabi_dmul>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	4630      	mov	r0, r6
 80074de:	4639      	mov	r1, r7
 80074e0:	f7f8 feda 	bl	8000298 <__aeabi_dsub>
 80074e4:	9e02      	ldr	r6, [sp, #8]
 80074e6:	9f01      	ldr	r7, [sp, #4]
 80074e8:	3630      	adds	r6, #48	; 0x30
 80074ea:	f805 6b01 	strb.w	r6, [r5], #1
 80074ee:	9e00      	ldr	r6, [sp, #0]
 80074f0:	1bae      	subs	r6, r5, r6
 80074f2:	42b7      	cmp	r7, r6
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	d137      	bne.n	800756a <_dtoa_r+0x722>
 80074fa:	f7f8 fecf 	bl	800029c <__adddf3>
 80074fe:	4642      	mov	r2, r8
 8007500:	464b      	mov	r3, r9
 8007502:	4606      	mov	r6, r0
 8007504:	460f      	mov	r7, r1
 8007506:	f7f9 fb0f 	bl	8000b28 <__aeabi_dcmpgt>
 800750a:	b9c8      	cbnz	r0, 8007540 <_dtoa_r+0x6f8>
 800750c:	4642      	mov	r2, r8
 800750e:	464b      	mov	r3, r9
 8007510:	4630      	mov	r0, r6
 8007512:	4639      	mov	r1, r7
 8007514:	f7f9 fae0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007518:	b110      	cbz	r0, 8007520 <_dtoa_r+0x6d8>
 800751a:	9b02      	ldr	r3, [sp, #8]
 800751c:	07d9      	lsls	r1, r3, #31
 800751e:	d40f      	bmi.n	8007540 <_dtoa_r+0x6f8>
 8007520:	4620      	mov	r0, r4
 8007522:	4659      	mov	r1, fp
 8007524:	f000 fad6 	bl	8007ad4 <_Bfree>
 8007528:	2300      	movs	r3, #0
 800752a:	702b      	strb	r3, [r5, #0]
 800752c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800752e:	f10a 0001 	add.w	r0, sl, #1
 8007532:	6018      	str	r0, [r3, #0]
 8007534:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007536:	2b00      	cmp	r3, #0
 8007538:	f43f acd8 	beq.w	8006eec <_dtoa_r+0xa4>
 800753c:	601d      	str	r5, [r3, #0]
 800753e:	e4d5      	b.n	8006eec <_dtoa_r+0xa4>
 8007540:	f8cd a01c 	str.w	sl, [sp, #28]
 8007544:	462b      	mov	r3, r5
 8007546:	461d      	mov	r5, r3
 8007548:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800754c:	2a39      	cmp	r2, #57	; 0x39
 800754e:	d108      	bne.n	8007562 <_dtoa_r+0x71a>
 8007550:	9a00      	ldr	r2, [sp, #0]
 8007552:	429a      	cmp	r2, r3
 8007554:	d1f7      	bne.n	8007546 <_dtoa_r+0x6fe>
 8007556:	9a07      	ldr	r2, [sp, #28]
 8007558:	9900      	ldr	r1, [sp, #0]
 800755a:	3201      	adds	r2, #1
 800755c:	9207      	str	r2, [sp, #28]
 800755e:	2230      	movs	r2, #48	; 0x30
 8007560:	700a      	strb	r2, [r1, #0]
 8007562:	781a      	ldrb	r2, [r3, #0]
 8007564:	3201      	adds	r2, #1
 8007566:	701a      	strb	r2, [r3, #0]
 8007568:	e78c      	b.n	8007484 <_dtoa_r+0x63c>
 800756a:	4b7f      	ldr	r3, [pc, #508]	; (8007768 <_dtoa_r+0x920>)
 800756c:	2200      	movs	r2, #0
 800756e:	f7f9 f84b 	bl	8000608 <__aeabi_dmul>
 8007572:	2200      	movs	r2, #0
 8007574:	2300      	movs	r3, #0
 8007576:	4606      	mov	r6, r0
 8007578:	460f      	mov	r7, r1
 800757a:	f7f9 faad 	bl	8000ad8 <__aeabi_dcmpeq>
 800757e:	2800      	cmp	r0, #0
 8007580:	d09b      	beq.n	80074ba <_dtoa_r+0x672>
 8007582:	e7cd      	b.n	8007520 <_dtoa_r+0x6d8>
 8007584:	9a08      	ldr	r2, [sp, #32]
 8007586:	2a00      	cmp	r2, #0
 8007588:	f000 80c4 	beq.w	8007714 <_dtoa_r+0x8cc>
 800758c:	9a05      	ldr	r2, [sp, #20]
 800758e:	2a01      	cmp	r2, #1
 8007590:	f300 80a8 	bgt.w	80076e4 <_dtoa_r+0x89c>
 8007594:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007596:	2a00      	cmp	r2, #0
 8007598:	f000 80a0 	beq.w	80076dc <_dtoa_r+0x894>
 800759c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80075a0:	9e06      	ldr	r6, [sp, #24]
 80075a2:	4645      	mov	r5, r8
 80075a4:	9a04      	ldr	r2, [sp, #16]
 80075a6:	2101      	movs	r1, #1
 80075a8:	441a      	add	r2, r3
 80075aa:	4620      	mov	r0, r4
 80075ac:	4498      	add	r8, r3
 80075ae:	9204      	str	r2, [sp, #16]
 80075b0:	f000 fb4c 	bl	8007c4c <__i2b>
 80075b4:	4607      	mov	r7, r0
 80075b6:	2d00      	cmp	r5, #0
 80075b8:	dd0b      	ble.n	80075d2 <_dtoa_r+0x78a>
 80075ba:	9b04      	ldr	r3, [sp, #16]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	dd08      	ble.n	80075d2 <_dtoa_r+0x78a>
 80075c0:	42ab      	cmp	r3, r5
 80075c2:	9a04      	ldr	r2, [sp, #16]
 80075c4:	bfa8      	it	ge
 80075c6:	462b      	movge	r3, r5
 80075c8:	eba8 0803 	sub.w	r8, r8, r3
 80075cc:	1aed      	subs	r5, r5, r3
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	9304      	str	r3, [sp, #16]
 80075d2:	9b06      	ldr	r3, [sp, #24]
 80075d4:	b1fb      	cbz	r3, 8007616 <_dtoa_r+0x7ce>
 80075d6:	9b08      	ldr	r3, [sp, #32]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 809f 	beq.w	800771c <_dtoa_r+0x8d4>
 80075de:	2e00      	cmp	r6, #0
 80075e0:	dd11      	ble.n	8007606 <_dtoa_r+0x7be>
 80075e2:	4639      	mov	r1, r7
 80075e4:	4632      	mov	r2, r6
 80075e6:	4620      	mov	r0, r4
 80075e8:	f000 fbec 	bl	8007dc4 <__pow5mult>
 80075ec:	465a      	mov	r2, fp
 80075ee:	4601      	mov	r1, r0
 80075f0:	4607      	mov	r7, r0
 80075f2:	4620      	mov	r0, r4
 80075f4:	f000 fb40 	bl	8007c78 <__multiply>
 80075f8:	4659      	mov	r1, fp
 80075fa:	9007      	str	r0, [sp, #28]
 80075fc:	4620      	mov	r0, r4
 80075fe:	f000 fa69 	bl	8007ad4 <_Bfree>
 8007602:	9b07      	ldr	r3, [sp, #28]
 8007604:	469b      	mov	fp, r3
 8007606:	9b06      	ldr	r3, [sp, #24]
 8007608:	1b9a      	subs	r2, r3, r6
 800760a:	d004      	beq.n	8007616 <_dtoa_r+0x7ce>
 800760c:	4659      	mov	r1, fp
 800760e:	4620      	mov	r0, r4
 8007610:	f000 fbd8 	bl	8007dc4 <__pow5mult>
 8007614:	4683      	mov	fp, r0
 8007616:	2101      	movs	r1, #1
 8007618:	4620      	mov	r0, r4
 800761a:	f000 fb17 	bl	8007c4c <__i2b>
 800761e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007620:	2b00      	cmp	r3, #0
 8007622:	4606      	mov	r6, r0
 8007624:	dd7c      	ble.n	8007720 <_dtoa_r+0x8d8>
 8007626:	461a      	mov	r2, r3
 8007628:	4601      	mov	r1, r0
 800762a:	4620      	mov	r0, r4
 800762c:	f000 fbca 	bl	8007dc4 <__pow5mult>
 8007630:	9b05      	ldr	r3, [sp, #20]
 8007632:	2b01      	cmp	r3, #1
 8007634:	4606      	mov	r6, r0
 8007636:	dd76      	ble.n	8007726 <_dtoa_r+0x8de>
 8007638:	2300      	movs	r3, #0
 800763a:	9306      	str	r3, [sp, #24]
 800763c:	6933      	ldr	r3, [r6, #16]
 800763e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007642:	6918      	ldr	r0, [r3, #16]
 8007644:	f000 fab2 	bl	8007bac <__hi0bits>
 8007648:	f1c0 0020 	rsb	r0, r0, #32
 800764c:	9b04      	ldr	r3, [sp, #16]
 800764e:	4418      	add	r0, r3
 8007650:	f010 001f 	ands.w	r0, r0, #31
 8007654:	f000 8086 	beq.w	8007764 <_dtoa_r+0x91c>
 8007658:	f1c0 0320 	rsb	r3, r0, #32
 800765c:	2b04      	cmp	r3, #4
 800765e:	dd7f      	ble.n	8007760 <_dtoa_r+0x918>
 8007660:	f1c0 001c 	rsb	r0, r0, #28
 8007664:	9b04      	ldr	r3, [sp, #16]
 8007666:	4403      	add	r3, r0
 8007668:	4480      	add	r8, r0
 800766a:	4405      	add	r5, r0
 800766c:	9304      	str	r3, [sp, #16]
 800766e:	f1b8 0f00 	cmp.w	r8, #0
 8007672:	dd05      	ble.n	8007680 <_dtoa_r+0x838>
 8007674:	4659      	mov	r1, fp
 8007676:	4642      	mov	r2, r8
 8007678:	4620      	mov	r0, r4
 800767a:	f000 fbfd 	bl	8007e78 <__lshift>
 800767e:	4683      	mov	fp, r0
 8007680:	9b04      	ldr	r3, [sp, #16]
 8007682:	2b00      	cmp	r3, #0
 8007684:	dd05      	ble.n	8007692 <_dtoa_r+0x84a>
 8007686:	4631      	mov	r1, r6
 8007688:	461a      	mov	r2, r3
 800768a:	4620      	mov	r0, r4
 800768c:	f000 fbf4 	bl	8007e78 <__lshift>
 8007690:	4606      	mov	r6, r0
 8007692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007694:	2b00      	cmp	r3, #0
 8007696:	d069      	beq.n	800776c <_dtoa_r+0x924>
 8007698:	4631      	mov	r1, r6
 800769a:	4658      	mov	r0, fp
 800769c:	f000 fc58 	bl	8007f50 <__mcmp>
 80076a0:	2800      	cmp	r0, #0
 80076a2:	da63      	bge.n	800776c <_dtoa_r+0x924>
 80076a4:	2300      	movs	r3, #0
 80076a6:	4659      	mov	r1, fp
 80076a8:	220a      	movs	r2, #10
 80076aa:	4620      	mov	r0, r4
 80076ac:	f000 fa34 	bl	8007b18 <__multadd>
 80076b0:	9b08      	ldr	r3, [sp, #32]
 80076b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076b6:	4683      	mov	fp, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f000 818f 	beq.w	80079dc <_dtoa_r+0xb94>
 80076be:	4639      	mov	r1, r7
 80076c0:	2300      	movs	r3, #0
 80076c2:	220a      	movs	r2, #10
 80076c4:	4620      	mov	r0, r4
 80076c6:	f000 fa27 	bl	8007b18 <__multadd>
 80076ca:	f1b9 0f00 	cmp.w	r9, #0
 80076ce:	4607      	mov	r7, r0
 80076d0:	f300 808e 	bgt.w	80077f0 <_dtoa_r+0x9a8>
 80076d4:	9b05      	ldr	r3, [sp, #20]
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	dc50      	bgt.n	800777c <_dtoa_r+0x934>
 80076da:	e089      	b.n	80077f0 <_dtoa_r+0x9a8>
 80076dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076e2:	e75d      	b.n	80075a0 <_dtoa_r+0x758>
 80076e4:	9b01      	ldr	r3, [sp, #4]
 80076e6:	1e5e      	subs	r6, r3, #1
 80076e8:	9b06      	ldr	r3, [sp, #24]
 80076ea:	42b3      	cmp	r3, r6
 80076ec:	bfbf      	itttt	lt
 80076ee:	9b06      	ldrlt	r3, [sp, #24]
 80076f0:	9606      	strlt	r6, [sp, #24]
 80076f2:	1af2      	sublt	r2, r6, r3
 80076f4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80076f6:	bfb6      	itet	lt
 80076f8:	189b      	addlt	r3, r3, r2
 80076fa:	1b9e      	subge	r6, r3, r6
 80076fc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80076fe:	9b01      	ldr	r3, [sp, #4]
 8007700:	bfb8      	it	lt
 8007702:	2600      	movlt	r6, #0
 8007704:	2b00      	cmp	r3, #0
 8007706:	bfb5      	itete	lt
 8007708:	eba8 0503 	sublt.w	r5, r8, r3
 800770c:	9b01      	ldrge	r3, [sp, #4]
 800770e:	2300      	movlt	r3, #0
 8007710:	4645      	movge	r5, r8
 8007712:	e747      	b.n	80075a4 <_dtoa_r+0x75c>
 8007714:	9e06      	ldr	r6, [sp, #24]
 8007716:	9f08      	ldr	r7, [sp, #32]
 8007718:	4645      	mov	r5, r8
 800771a:	e74c      	b.n	80075b6 <_dtoa_r+0x76e>
 800771c:	9a06      	ldr	r2, [sp, #24]
 800771e:	e775      	b.n	800760c <_dtoa_r+0x7c4>
 8007720:	9b05      	ldr	r3, [sp, #20]
 8007722:	2b01      	cmp	r3, #1
 8007724:	dc18      	bgt.n	8007758 <_dtoa_r+0x910>
 8007726:	9b02      	ldr	r3, [sp, #8]
 8007728:	b9b3      	cbnz	r3, 8007758 <_dtoa_r+0x910>
 800772a:	9b03      	ldr	r3, [sp, #12]
 800772c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007730:	b9a3      	cbnz	r3, 800775c <_dtoa_r+0x914>
 8007732:	9b03      	ldr	r3, [sp, #12]
 8007734:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007738:	0d1b      	lsrs	r3, r3, #20
 800773a:	051b      	lsls	r3, r3, #20
 800773c:	b12b      	cbz	r3, 800774a <_dtoa_r+0x902>
 800773e:	9b04      	ldr	r3, [sp, #16]
 8007740:	3301      	adds	r3, #1
 8007742:	9304      	str	r3, [sp, #16]
 8007744:	f108 0801 	add.w	r8, r8, #1
 8007748:	2301      	movs	r3, #1
 800774a:	9306      	str	r3, [sp, #24]
 800774c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800774e:	2b00      	cmp	r3, #0
 8007750:	f47f af74 	bne.w	800763c <_dtoa_r+0x7f4>
 8007754:	2001      	movs	r0, #1
 8007756:	e779      	b.n	800764c <_dtoa_r+0x804>
 8007758:	2300      	movs	r3, #0
 800775a:	e7f6      	b.n	800774a <_dtoa_r+0x902>
 800775c:	9b02      	ldr	r3, [sp, #8]
 800775e:	e7f4      	b.n	800774a <_dtoa_r+0x902>
 8007760:	d085      	beq.n	800766e <_dtoa_r+0x826>
 8007762:	4618      	mov	r0, r3
 8007764:	301c      	adds	r0, #28
 8007766:	e77d      	b.n	8007664 <_dtoa_r+0x81c>
 8007768:	40240000 	.word	0x40240000
 800776c:	9b01      	ldr	r3, [sp, #4]
 800776e:	2b00      	cmp	r3, #0
 8007770:	dc38      	bgt.n	80077e4 <_dtoa_r+0x99c>
 8007772:	9b05      	ldr	r3, [sp, #20]
 8007774:	2b02      	cmp	r3, #2
 8007776:	dd35      	ble.n	80077e4 <_dtoa_r+0x99c>
 8007778:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800777c:	f1b9 0f00 	cmp.w	r9, #0
 8007780:	d10d      	bne.n	800779e <_dtoa_r+0x956>
 8007782:	4631      	mov	r1, r6
 8007784:	464b      	mov	r3, r9
 8007786:	2205      	movs	r2, #5
 8007788:	4620      	mov	r0, r4
 800778a:	f000 f9c5 	bl	8007b18 <__multadd>
 800778e:	4601      	mov	r1, r0
 8007790:	4606      	mov	r6, r0
 8007792:	4658      	mov	r0, fp
 8007794:	f000 fbdc 	bl	8007f50 <__mcmp>
 8007798:	2800      	cmp	r0, #0
 800779a:	f73f adbd 	bgt.w	8007318 <_dtoa_r+0x4d0>
 800779e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a0:	9d00      	ldr	r5, [sp, #0]
 80077a2:	ea6f 0a03 	mvn.w	sl, r3
 80077a6:	f04f 0800 	mov.w	r8, #0
 80077aa:	4631      	mov	r1, r6
 80077ac:	4620      	mov	r0, r4
 80077ae:	f000 f991 	bl	8007ad4 <_Bfree>
 80077b2:	2f00      	cmp	r7, #0
 80077b4:	f43f aeb4 	beq.w	8007520 <_dtoa_r+0x6d8>
 80077b8:	f1b8 0f00 	cmp.w	r8, #0
 80077bc:	d005      	beq.n	80077ca <_dtoa_r+0x982>
 80077be:	45b8      	cmp	r8, r7
 80077c0:	d003      	beq.n	80077ca <_dtoa_r+0x982>
 80077c2:	4641      	mov	r1, r8
 80077c4:	4620      	mov	r0, r4
 80077c6:	f000 f985 	bl	8007ad4 <_Bfree>
 80077ca:	4639      	mov	r1, r7
 80077cc:	4620      	mov	r0, r4
 80077ce:	f000 f981 	bl	8007ad4 <_Bfree>
 80077d2:	e6a5      	b.n	8007520 <_dtoa_r+0x6d8>
 80077d4:	2600      	movs	r6, #0
 80077d6:	4637      	mov	r7, r6
 80077d8:	e7e1      	b.n	800779e <_dtoa_r+0x956>
 80077da:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80077dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80077e0:	4637      	mov	r7, r6
 80077e2:	e599      	b.n	8007318 <_dtoa_r+0x4d0>
 80077e4:	9b08      	ldr	r3, [sp, #32]
 80077e6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	f000 80fd 	beq.w	80079ea <_dtoa_r+0xba2>
 80077f0:	2d00      	cmp	r5, #0
 80077f2:	dd05      	ble.n	8007800 <_dtoa_r+0x9b8>
 80077f4:	4639      	mov	r1, r7
 80077f6:	462a      	mov	r2, r5
 80077f8:	4620      	mov	r0, r4
 80077fa:	f000 fb3d 	bl	8007e78 <__lshift>
 80077fe:	4607      	mov	r7, r0
 8007800:	9b06      	ldr	r3, [sp, #24]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d05c      	beq.n	80078c0 <_dtoa_r+0xa78>
 8007806:	6879      	ldr	r1, [r7, #4]
 8007808:	4620      	mov	r0, r4
 800780a:	f000 f923 	bl	8007a54 <_Balloc>
 800780e:	4605      	mov	r5, r0
 8007810:	b928      	cbnz	r0, 800781e <_dtoa_r+0x9d6>
 8007812:	4b80      	ldr	r3, [pc, #512]	; (8007a14 <_dtoa_r+0xbcc>)
 8007814:	4602      	mov	r2, r0
 8007816:	f240 21ea 	movw	r1, #746	; 0x2ea
 800781a:	f7ff bb2e 	b.w	8006e7a <_dtoa_r+0x32>
 800781e:	693a      	ldr	r2, [r7, #16]
 8007820:	3202      	adds	r2, #2
 8007822:	0092      	lsls	r2, r2, #2
 8007824:	f107 010c 	add.w	r1, r7, #12
 8007828:	300c      	adds	r0, #12
 800782a:	f000 f905 	bl	8007a38 <memcpy>
 800782e:	2201      	movs	r2, #1
 8007830:	4629      	mov	r1, r5
 8007832:	4620      	mov	r0, r4
 8007834:	f000 fb20 	bl	8007e78 <__lshift>
 8007838:	9b00      	ldr	r3, [sp, #0]
 800783a:	3301      	adds	r3, #1
 800783c:	9301      	str	r3, [sp, #4]
 800783e:	9b00      	ldr	r3, [sp, #0]
 8007840:	444b      	add	r3, r9
 8007842:	9307      	str	r3, [sp, #28]
 8007844:	9b02      	ldr	r3, [sp, #8]
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	46b8      	mov	r8, r7
 800784c:	9306      	str	r3, [sp, #24]
 800784e:	4607      	mov	r7, r0
 8007850:	9b01      	ldr	r3, [sp, #4]
 8007852:	4631      	mov	r1, r6
 8007854:	3b01      	subs	r3, #1
 8007856:	4658      	mov	r0, fp
 8007858:	9302      	str	r3, [sp, #8]
 800785a:	f7ff fa68 	bl	8006d2e <quorem>
 800785e:	4603      	mov	r3, r0
 8007860:	3330      	adds	r3, #48	; 0x30
 8007862:	9004      	str	r0, [sp, #16]
 8007864:	4641      	mov	r1, r8
 8007866:	4658      	mov	r0, fp
 8007868:	9308      	str	r3, [sp, #32]
 800786a:	f000 fb71 	bl	8007f50 <__mcmp>
 800786e:	463a      	mov	r2, r7
 8007870:	4681      	mov	r9, r0
 8007872:	4631      	mov	r1, r6
 8007874:	4620      	mov	r0, r4
 8007876:	f000 fb87 	bl	8007f88 <__mdiff>
 800787a:	68c2      	ldr	r2, [r0, #12]
 800787c:	9b08      	ldr	r3, [sp, #32]
 800787e:	4605      	mov	r5, r0
 8007880:	bb02      	cbnz	r2, 80078c4 <_dtoa_r+0xa7c>
 8007882:	4601      	mov	r1, r0
 8007884:	4658      	mov	r0, fp
 8007886:	f000 fb63 	bl	8007f50 <__mcmp>
 800788a:	9b08      	ldr	r3, [sp, #32]
 800788c:	4602      	mov	r2, r0
 800788e:	4629      	mov	r1, r5
 8007890:	4620      	mov	r0, r4
 8007892:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007896:	f000 f91d 	bl	8007ad4 <_Bfree>
 800789a:	9b05      	ldr	r3, [sp, #20]
 800789c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800789e:	9d01      	ldr	r5, [sp, #4]
 80078a0:	ea43 0102 	orr.w	r1, r3, r2
 80078a4:	9b06      	ldr	r3, [sp, #24]
 80078a6:	430b      	orrs	r3, r1
 80078a8:	9b08      	ldr	r3, [sp, #32]
 80078aa:	d10d      	bne.n	80078c8 <_dtoa_r+0xa80>
 80078ac:	2b39      	cmp	r3, #57	; 0x39
 80078ae:	d029      	beq.n	8007904 <_dtoa_r+0xabc>
 80078b0:	f1b9 0f00 	cmp.w	r9, #0
 80078b4:	dd01      	ble.n	80078ba <_dtoa_r+0xa72>
 80078b6:	9b04      	ldr	r3, [sp, #16]
 80078b8:	3331      	adds	r3, #49	; 0x31
 80078ba:	9a02      	ldr	r2, [sp, #8]
 80078bc:	7013      	strb	r3, [r2, #0]
 80078be:	e774      	b.n	80077aa <_dtoa_r+0x962>
 80078c0:	4638      	mov	r0, r7
 80078c2:	e7b9      	b.n	8007838 <_dtoa_r+0x9f0>
 80078c4:	2201      	movs	r2, #1
 80078c6:	e7e2      	b.n	800788e <_dtoa_r+0xa46>
 80078c8:	f1b9 0f00 	cmp.w	r9, #0
 80078cc:	db06      	blt.n	80078dc <_dtoa_r+0xa94>
 80078ce:	9905      	ldr	r1, [sp, #20]
 80078d0:	ea41 0909 	orr.w	r9, r1, r9
 80078d4:	9906      	ldr	r1, [sp, #24]
 80078d6:	ea59 0101 	orrs.w	r1, r9, r1
 80078da:	d120      	bne.n	800791e <_dtoa_r+0xad6>
 80078dc:	2a00      	cmp	r2, #0
 80078de:	ddec      	ble.n	80078ba <_dtoa_r+0xa72>
 80078e0:	4659      	mov	r1, fp
 80078e2:	2201      	movs	r2, #1
 80078e4:	4620      	mov	r0, r4
 80078e6:	9301      	str	r3, [sp, #4]
 80078e8:	f000 fac6 	bl	8007e78 <__lshift>
 80078ec:	4631      	mov	r1, r6
 80078ee:	4683      	mov	fp, r0
 80078f0:	f000 fb2e 	bl	8007f50 <__mcmp>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	9b01      	ldr	r3, [sp, #4]
 80078f8:	dc02      	bgt.n	8007900 <_dtoa_r+0xab8>
 80078fa:	d1de      	bne.n	80078ba <_dtoa_r+0xa72>
 80078fc:	07da      	lsls	r2, r3, #31
 80078fe:	d5dc      	bpl.n	80078ba <_dtoa_r+0xa72>
 8007900:	2b39      	cmp	r3, #57	; 0x39
 8007902:	d1d8      	bne.n	80078b6 <_dtoa_r+0xa6e>
 8007904:	9a02      	ldr	r2, [sp, #8]
 8007906:	2339      	movs	r3, #57	; 0x39
 8007908:	7013      	strb	r3, [r2, #0]
 800790a:	462b      	mov	r3, r5
 800790c:	461d      	mov	r5, r3
 800790e:	3b01      	subs	r3, #1
 8007910:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007914:	2a39      	cmp	r2, #57	; 0x39
 8007916:	d050      	beq.n	80079ba <_dtoa_r+0xb72>
 8007918:	3201      	adds	r2, #1
 800791a:	701a      	strb	r2, [r3, #0]
 800791c:	e745      	b.n	80077aa <_dtoa_r+0x962>
 800791e:	2a00      	cmp	r2, #0
 8007920:	dd03      	ble.n	800792a <_dtoa_r+0xae2>
 8007922:	2b39      	cmp	r3, #57	; 0x39
 8007924:	d0ee      	beq.n	8007904 <_dtoa_r+0xabc>
 8007926:	3301      	adds	r3, #1
 8007928:	e7c7      	b.n	80078ba <_dtoa_r+0xa72>
 800792a:	9a01      	ldr	r2, [sp, #4]
 800792c:	9907      	ldr	r1, [sp, #28]
 800792e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007932:	428a      	cmp	r2, r1
 8007934:	d02a      	beq.n	800798c <_dtoa_r+0xb44>
 8007936:	4659      	mov	r1, fp
 8007938:	2300      	movs	r3, #0
 800793a:	220a      	movs	r2, #10
 800793c:	4620      	mov	r0, r4
 800793e:	f000 f8eb 	bl	8007b18 <__multadd>
 8007942:	45b8      	cmp	r8, r7
 8007944:	4683      	mov	fp, r0
 8007946:	f04f 0300 	mov.w	r3, #0
 800794a:	f04f 020a 	mov.w	r2, #10
 800794e:	4641      	mov	r1, r8
 8007950:	4620      	mov	r0, r4
 8007952:	d107      	bne.n	8007964 <_dtoa_r+0xb1c>
 8007954:	f000 f8e0 	bl	8007b18 <__multadd>
 8007958:	4680      	mov	r8, r0
 800795a:	4607      	mov	r7, r0
 800795c:	9b01      	ldr	r3, [sp, #4]
 800795e:	3301      	adds	r3, #1
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	e775      	b.n	8007850 <_dtoa_r+0xa08>
 8007964:	f000 f8d8 	bl	8007b18 <__multadd>
 8007968:	4639      	mov	r1, r7
 800796a:	4680      	mov	r8, r0
 800796c:	2300      	movs	r3, #0
 800796e:	220a      	movs	r2, #10
 8007970:	4620      	mov	r0, r4
 8007972:	f000 f8d1 	bl	8007b18 <__multadd>
 8007976:	4607      	mov	r7, r0
 8007978:	e7f0      	b.n	800795c <_dtoa_r+0xb14>
 800797a:	f1b9 0f00 	cmp.w	r9, #0
 800797e:	9a00      	ldr	r2, [sp, #0]
 8007980:	bfcc      	ite	gt
 8007982:	464d      	movgt	r5, r9
 8007984:	2501      	movle	r5, #1
 8007986:	4415      	add	r5, r2
 8007988:	f04f 0800 	mov.w	r8, #0
 800798c:	4659      	mov	r1, fp
 800798e:	2201      	movs	r2, #1
 8007990:	4620      	mov	r0, r4
 8007992:	9301      	str	r3, [sp, #4]
 8007994:	f000 fa70 	bl	8007e78 <__lshift>
 8007998:	4631      	mov	r1, r6
 800799a:	4683      	mov	fp, r0
 800799c:	f000 fad8 	bl	8007f50 <__mcmp>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	dcb2      	bgt.n	800790a <_dtoa_r+0xac2>
 80079a4:	d102      	bne.n	80079ac <_dtoa_r+0xb64>
 80079a6:	9b01      	ldr	r3, [sp, #4]
 80079a8:	07db      	lsls	r3, r3, #31
 80079aa:	d4ae      	bmi.n	800790a <_dtoa_r+0xac2>
 80079ac:	462b      	mov	r3, r5
 80079ae:	461d      	mov	r5, r3
 80079b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079b4:	2a30      	cmp	r2, #48	; 0x30
 80079b6:	d0fa      	beq.n	80079ae <_dtoa_r+0xb66>
 80079b8:	e6f7      	b.n	80077aa <_dtoa_r+0x962>
 80079ba:	9a00      	ldr	r2, [sp, #0]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d1a5      	bne.n	800790c <_dtoa_r+0xac4>
 80079c0:	f10a 0a01 	add.w	sl, sl, #1
 80079c4:	2331      	movs	r3, #49	; 0x31
 80079c6:	e779      	b.n	80078bc <_dtoa_r+0xa74>
 80079c8:	4b13      	ldr	r3, [pc, #76]	; (8007a18 <_dtoa_r+0xbd0>)
 80079ca:	f7ff baaf 	b.w	8006f2c <_dtoa_r+0xe4>
 80079ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f47f aa86 	bne.w	8006ee2 <_dtoa_r+0x9a>
 80079d6:	4b11      	ldr	r3, [pc, #68]	; (8007a1c <_dtoa_r+0xbd4>)
 80079d8:	f7ff baa8 	b.w	8006f2c <_dtoa_r+0xe4>
 80079dc:	f1b9 0f00 	cmp.w	r9, #0
 80079e0:	dc03      	bgt.n	80079ea <_dtoa_r+0xba2>
 80079e2:	9b05      	ldr	r3, [sp, #20]
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	f73f aec9 	bgt.w	800777c <_dtoa_r+0x934>
 80079ea:	9d00      	ldr	r5, [sp, #0]
 80079ec:	4631      	mov	r1, r6
 80079ee:	4658      	mov	r0, fp
 80079f0:	f7ff f99d 	bl	8006d2e <quorem>
 80079f4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80079f8:	f805 3b01 	strb.w	r3, [r5], #1
 80079fc:	9a00      	ldr	r2, [sp, #0]
 80079fe:	1aaa      	subs	r2, r5, r2
 8007a00:	4591      	cmp	r9, r2
 8007a02:	ddba      	ble.n	800797a <_dtoa_r+0xb32>
 8007a04:	4659      	mov	r1, fp
 8007a06:	2300      	movs	r3, #0
 8007a08:	220a      	movs	r2, #10
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	f000 f884 	bl	8007b18 <__multadd>
 8007a10:	4683      	mov	fp, r0
 8007a12:	e7eb      	b.n	80079ec <_dtoa_r+0xba4>
 8007a14:	080097b3 	.word	0x080097b3
 8007a18:	0800970c 	.word	0x0800970c
 8007a1c:	08009730 	.word	0x08009730

08007a20 <_localeconv_r>:
 8007a20:	4800      	ldr	r0, [pc, #0]	; (8007a24 <_localeconv_r+0x4>)
 8007a22:	4770      	bx	lr
 8007a24:	20000160 	.word	0x20000160

08007a28 <malloc>:
 8007a28:	4b02      	ldr	r3, [pc, #8]	; (8007a34 <malloc+0xc>)
 8007a2a:	4601      	mov	r1, r0
 8007a2c:	6818      	ldr	r0, [r3, #0]
 8007a2e:	f000 bbef 	b.w	8008210 <_malloc_r>
 8007a32:	bf00      	nop
 8007a34:	2000000c 	.word	0x2000000c

08007a38 <memcpy>:
 8007a38:	440a      	add	r2, r1
 8007a3a:	4291      	cmp	r1, r2
 8007a3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a40:	d100      	bne.n	8007a44 <memcpy+0xc>
 8007a42:	4770      	bx	lr
 8007a44:	b510      	push	{r4, lr}
 8007a46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a4e:	4291      	cmp	r1, r2
 8007a50:	d1f9      	bne.n	8007a46 <memcpy+0xe>
 8007a52:	bd10      	pop	{r4, pc}

08007a54 <_Balloc>:
 8007a54:	b570      	push	{r4, r5, r6, lr}
 8007a56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a58:	4604      	mov	r4, r0
 8007a5a:	460d      	mov	r5, r1
 8007a5c:	b976      	cbnz	r6, 8007a7c <_Balloc+0x28>
 8007a5e:	2010      	movs	r0, #16
 8007a60:	f7ff ffe2 	bl	8007a28 <malloc>
 8007a64:	4602      	mov	r2, r0
 8007a66:	6260      	str	r0, [r4, #36]	; 0x24
 8007a68:	b920      	cbnz	r0, 8007a74 <_Balloc+0x20>
 8007a6a:	4b18      	ldr	r3, [pc, #96]	; (8007acc <_Balloc+0x78>)
 8007a6c:	4818      	ldr	r0, [pc, #96]	; (8007ad0 <_Balloc+0x7c>)
 8007a6e:	2166      	movs	r1, #102	; 0x66
 8007a70:	f000 fd94 	bl	800859c <__assert_func>
 8007a74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a78:	6006      	str	r6, [r0, #0]
 8007a7a:	60c6      	str	r6, [r0, #12]
 8007a7c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007a7e:	68f3      	ldr	r3, [r6, #12]
 8007a80:	b183      	cbz	r3, 8007aa4 <_Balloc+0x50>
 8007a82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a8a:	b9b8      	cbnz	r0, 8007abc <_Balloc+0x68>
 8007a8c:	2101      	movs	r1, #1
 8007a8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007a92:	1d72      	adds	r2, r6, #5
 8007a94:	0092      	lsls	r2, r2, #2
 8007a96:	4620      	mov	r0, r4
 8007a98:	f000 fb5a 	bl	8008150 <_calloc_r>
 8007a9c:	b160      	cbz	r0, 8007ab8 <_Balloc+0x64>
 8007a9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007aa2:	e00e      	b.n	8007ac2 <_Balloc+0x6e>
 8007aa4:	2221      	movs	r2, #33	; 0x21
 8007aa6:	2104      	movs	r1, #4
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f000 fb51 	bl	8008150 <_calloc_r>
 8007aae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ab0:	60f0      	str	r0, [r6, #12]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d1e4      	bne.n	8007a82 <_Balloc+0x2e>
 8007ab8:	2000      	movs	r0, #0
 8007aba:	bd70      	pop	{r4, r5, r6, pc}
 8007abc:	6802      	ldr	r2, [r0, #0]
 8007abe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ac8:	e7f7      	b.n	8007aba <_Balloc+0x66>
 8007aca:	bf00      	nop
 8007acc:	0800973d 	.word	0x0800973d
 8007ad0:	080097c4 	.word	0x080097c4

08007ad4 <_Bfree>:
 8007ad4:	b570      	push	{r4, r5, r6, lr}
 8007ad6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ad8:	4605      	mov	r5, r0
 8007ada:	460c      	mov	r4, r1
 8007adc:	b976      	cbnz	r6, 8007afc <_Bfree+0x28>
 8007ade:	2010      	movs	r0, #16
 8007ae0:	f7ff ffa2 	bl	8007a28 <malloc>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	6268      	str	r0, [r5, #36]	; 0x24
 8007ae8:	b920      	cbnz	r0, 8007af4 <_Bfree+0x20>
 8007aea:	4b09      	ldr	r3, [pc, #36]	; (8007b10 <_Bfree+0x3c>)
 8007aec:	4809      	ldr	r0, [pc, #36]	; (8007b14 <_Bfree+0x40>)
 8007aee:	218a      	movs	r1, #138	; 0x8a
 8007af0:	f000 fd54 	bl	800859c <__assert_func>
 8007af4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007af8:	6006      	str	r6, [r0, #0]
 8007afa:	60c6      	str	r6, [r0, #12]
 8007afc:	b13c      	cbz	r4, 8007b0e <_Bfree+0x3a>
 8007afe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007b00:	6862      	ldr	r2, [r4, #4]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b08:	6021      	str	r1, [r4, #0]
 8007b0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b0e:	bd70      	pop	{r4, r5, r6, pc}
 8007b10:	0800973d 	.word	0x0800973d
 8007b14:	080097c4 	.word	0x080097c4

08007b18 <__multadd>:
 8007b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b1c:	690e      	ldr	r6, [r1, #16]
 8007b1e:	4607      	mov	r7, r0
 8007b20:	4698      	mov	r8, r3
 8007b22:	460c      	mov	r4, r1
 8007b24:	f101 0014 	add.w	r0, r1, #20
 8007b28:	2300      	movs	r3, #0
 8007b2a:	6805      	ldr	r5, [r0, #0]
 8007b2c:	b2a9      	uxth	r1, r5
 8007b2e:	fb02 8101 	mla	r1, r2, r1, r8
 8007b32:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007b36:	0c2d      	lsrs	r5, r5, #16
 8007b38:	fb02 c505 	mla	r5, r2, r5, ip
 8007b3c:	b289      	uxth	r1, r1
 8007b3e:	3301      	adds	r3, #1
 8007b40:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007b44:	429e      	cmp	r6, r3
 8007b46:	f840 1b04 	str.w	r1, [r0], #4
 8007b4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007b4e:	dcec      	bgt.n	8007b2a <__multadd+0x12>
 8007b50:	f1b8 0f00 	cmp.w	r8, #0
 8007b54:	d022      	beq.n	8007b9c <__multadd+0x84>
 8007b56:	68a3      	ldr	r3, [r4, #8]
 8007b58:	42b3      	cmp	r3, r6
 8007b5a:	dc19      	bgt.n	8007b90 <__multadd+0x78>
 8007b5c:	6861      	ldr	r1, [r4, #4]
 8007b5e:	4638      	mov	r0, r7
 8007b60:	3101      	adds	r1, #1
 8007b62:	f7ff ff77 	bl	8007a54 <_Balloc>
 8007b66:	4605      	mov	r5, r0
 8007b68:	b928      	cbnz	r0, 8007b76 <__multadd+0x5e>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	4b0d      	ldr	r3, [pc, #52]	; (8007ba4 <__multadd+0x8c>)
 8007b6e:	480e      	ldr	r0, [pc, #56]	; (8007ba8 <__multadd+0x90>)
 8007b70:	21b5      	movs	r1, #181	; 0xb5
 8007b72:	f000 fd13 	bl	800859c <__assert_func>
 8007b76:	6922      	ldr	r2, [r4, #16]
 8007b78:	3202      	adds	r2, #2
 8007b7a:	f104 010c 	add.w	r1, r4, #12
 8007b7e:	0092      	lsls	r2, r2, #2
 8007b80:	300c      	adds	r0, #12
 8007b82:	f7ff ff59 	bl	8007a38 <memcpy>
 8007b86:	4621      	mov	r1, r4
 8007b88:	4638      	mov	r0, r7
 8007b8a:	f7ff ffa3 	bl	8007ad4 <_Bfree>
 8007b8e:	462c      	mov	r4, r5
 8007b90:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007b94:	3601      	adds	r6, #1
 8007b96:	f8c3 8014 	str.w	r8, [r3, #20]
 8007b9a:	6126      	str	r6, [r4, #16]
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba2:	bf00      	nop
 8007ba4:	080097b3 	.word	0x080097b3
 8007ba8:	080097c4 	.word	0x080097c4

08007bac <__hi0bits>:
 8007bac:	0c03      	lsrs	r3, r0, #16
 8007bae:	041b      	lsls	r3, r3, #16
 8007bb0:	b9d3      	cbnz	r3, 8007be8 <__hi0bits+0x3c>
 8007bb2:	0400      	lsls	r0, r0, #16
 8007bb4:	2310      	movs	r3, #16
 8007bb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007bba:	bf04      	itt	eq
 8007bbc:	0200      	lsleq	r0, r0, #8
 8007bbe:	3308      	addeq	r3, #8
 8007bc0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007bc4:	bf04      	itt	eq
 8007bc6:	0100      	lsleq	r0, r0, #4
 8007bc8:	3304      	addeq	r3, #4
 8007bca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007bce:	bf04      	itt	eq
 8007bd0:	0080      	lsleq	r0, r0, #2
 8007bd2:	3302      	addeq	r3, #2
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	db05      	blt.n	8007be4 <__hi0bits+0x38>
 8007bd8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007bdc:	f103 0301 	add.w	r3, r3, #1
 8007be0:	bf08      	it	eq
 8007be2:	2320      	moveq	r3, #32
 8007be4:	4618      	mov	r0, r3
 8007be6:	4770      	bx	lr
 8007be8:	2300      	movs	r3, #0
 8007bea:	e7e4      	b.n	8007bb6 <__hi0bits+0xa>

08007bec <__lo0bits>:
 8007bec:	6803      	ldr	r3, [r0, #0]
 8007bee:	f013 0207 	ands.w	r2, r3, #7
 8007bf2:	4601      	mov	r1, r0
 8007bf4:	d00b      	beq.n	8007c0e <__lo0bits+0x22>
 8007bf6:	07da      	lsls	r2, r3, #31
 8007bf8:	d424      	bmi.n	8007c44 <__lo0bits+0x58>
 8007bfa:	0798      	lsls	r0, r3, #30
 8007bfc:	bf49      	itett	mi
 8007bfe:	085b      	lsrmi	r3, r3, #1
 8007c00:	089b      	lsrpl	r3, r3, #2
 8007c02:	2001      	movmi	r0, #1
 8007c04:	600b      	strmi	r3, [r1, #0]
 8007c06:	bf5c      	itt	pl
 8007c08:	600b      	strpl	r3, [r1, #0]
 8007c0a:	2002      	movpl	r0, #2
 8007c0c:	4770      	bx	lr
 8007c0e:	b298      	uxth	r0, r3
 8007c10:	b9b0      	cbnz	r0, 8007c40 <__lo0bits+0x54>
 8007c12:	0c1b      	lsrs	r3, r3, #16
 8007c14:	2010      	movs	r0, #16
 8007c16:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c1a:	bf04      	itt	eq
 8007c1c:	0a1b      	lsreq	r3, r3, #8
 8007c1e:	3008      	addeq	r0, #8
 8007c20:	071a      	lsls	r2, r3, #28
 8007c22:	bf04      	itt	eq
 8007c24:	091b      	lsreq	r3, r3, #4
 8007c26:	3004      	addeq	r0, #4
 8007c28:	079a      	lsls	r2, r3, #30
 8007c2a:	bf04      	itt	eq
 8007c2c:	089b      	lsreq	r3, r3, #2
 8007c2e:	3002      	addeq	r0, #2
 8007c30:	07da      	lsls	r2, r3, #31
 8007c32:	d403      	bmi.n	8007c3c <__lo0bits+0x50>
 8007c34:	085b      	lsrs	r3, r3, #1
 8007c36:	f100 0001 	add.w	r0, r0, #1
 8007c3a:	d005      	beq.n	8007c48 <__lo0bits+0x5c>
 8007c3c:	600b      	str	r3, [r1, #0]
 8007c3e:	4770      	bx	lr
 8007c40:	4610      	mov	r0, r2
 8007c42:	e7e8      	b.n	8007c16 <__lo0bits+0x2a>
 8007c44:	2000      	movs	r0, #0
 8007c46:	4770      	bx	lr
 8007c48:	2020      	movs	r0, #32
 8007c4a:	4770      	bx	lr

08007c4c <__i2b>:
 8007c4c:	b510      	push	{r4, lr}
 8007c4e:	460c      	mov	r4, r1
 8007c50:	2101      	movs	r1, #1
 8007c52:	f7ff feff 	bl	8007a54 <_Balloc>
 8007c56:	4602      	mov	r2, r0
 8007c58:	b928      	cbnz	r0, 8007c66 <__i2b+0x1a>
 8007c5a:	4b05      	ldr	r3, [pc, #20]	; (8007c70 <__i2b+0x24>)
 8007c5c:	4805      	ldr	r0, [pc, #20]	; (8007c74 <__i2b+0x28>)
 8007c5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007c62:	f000 fc9b 	bl	800859c <__assert_func>
 8007c66:	2301      	movs	r3, #1
 8007c68:	6144      	str	r4, [r0, #20]
 8007c6a:	6103      	str	r3, [r0, #16]
 8007c6c:	bd10      	pop	{r4, pc}
 8007c6e:	bf00      	nop
 8007c70:	080097b3 	.word	0x080097b3
 8007c74:	080097c4 	.word	0x080097c4

08007c78 <__multiply>:
 8007c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c7c:	4614      	mov	r4, r2
 8007c7e:	690a      	ldr	r2, [r1, #16]
 8007c80:	6923      	ldr	r3, [r4, #16]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	bfb8      	it	lt
 8007c86:	460b      	movlt	r3, r1
 8007c88:	460d      	mov	r5, r1
 8007c8a:	bfbc      	itt	lt
 8007c8c:	4625      	movlt	r5, r4
 8007c8e:	461c      	movlt	r4, r3
 8007c90:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007c94:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c98:	68ab      	ldr	r3, [r5, #8]
 8007c9a:	6869      	ldr	r1, [r5, #4]
 8007c9c:	eb0a 0709 	add.w	r7, sl, r9
 8007ca0:	42bb      	cmp	r3, r7
 8007ca2:	b085      	sub	sp, #20
 8007ca4:	bfb8      	it	lt
 8007ca6:	3101      	addlt	r1, #1
 8007ca8:	f7ff fed4 	bl	8007a54 <_Balloc>
 8007cac:	b930      	cbnz	r0, 8007cbc <__multiply+0x44>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	4b42      	ldr	r3, [pc, #264]	; (8007dbc <__multiply+0x144>)
 8007cb2:	4843      	ldr	r0, [pc, #268]	; (8007dc0 <__multiply+0x148>)
 8007cb4:	f240 115d 	movw	r1, #349	; 0x15d
 8007cb8:	f000 fc70 	bl	800859c <__assert_func>
 8007cbc:	f100 0614 	add.w	r6, r0, #20
 8007cc0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007cc4:	4633      	mov	r3, r6
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	4543      	cmp	r3, r8
 8007cca:	d31e      	bcc.n	8007d0a <__multiply+0x92>
 8007ccc:	f105 0c14 	add.w	ip, r5, #20
 8007cd0:	f104 0314 	add.w	r3, r4, #20
 8007cd4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007cd8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007cdc:	9202      	str	r2, [sp, #8]
 8007cde:	ebac 0205 	sub.w	r2, ip, r5
 8007ce2:	3a15      	subs	r2, #21
 8007ce4:	f022 0203 	bic.w	r2, r2, #3
 8007ce8:	3204      	adds	r2, #4
 8007cea:	f105 0115 	add.w	r1, r5, #21
 8007cee:	458c      	cmp	ip, r1
 8007cf0:	bf38      	it	cc
 8007cf2:	2204      	movcc	r2, #4
 8007cf4:	9201      	str	r2, [sp, #4]
 8007cf6:	9a02      	ldr	r2, [sp, #8]
 8007cf8:	9303      	str	r3, [sp, #12]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d808      	bhi.n	8007d10 <__multiply+0x98>
 8007cfe:	2f00      	cmp	r7, #0
 8007d00:	dc55      	bgt.n	8007dae <__multiply+0x136>
 8007d02:	6107      	str	r7, [r0, #16]
 8007d04:	b005      	add	sp, #20
 8007d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d0a:	f843 2b04 	str.w	r2, [r3], #4
 8007d0e:	e7db      	b.n	8007cc8 <__multiply+0x50>
 8007d10:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d14:	f1ba 0f00 	cmp.w	sl, #0
 8007d18:	d020      	beq.n	8007d5c <__multiply+0xe4>
 8007d1a:	f105 0e14 	add.w	lr, r5, #20
 8007d1e:	46b1      	mov	r9, r6
 8007d20:	2200      	movs	r2, #0
 8007d22:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007d26:	f8d9 b000 	ldr.w	fp, [r9]
 8007d2a:	b2a1      	uxth	r1, r4
 8007d2c:	fa1f fb8b 	uxth.w	fp, fp
 8007d30:	fb0a b101 	mla	r1, sl, r1, fp
 8007d34:	4411      	add	r1, r2
 8007d36:	f8d9 2000 	ldr.w	r2, [r9]
 8007d3a:	0c24      	lsrs	r4, r4, #16
 8007d3c:	0c12      	lsrs	r2, r2, #16
 8007d3e:	fb0a 2404 	mla	r4, sl, r4, r2
 8007d42:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007d46:	b289      	uxth	r1, r1
 8007d48:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007d4c:	45f4      	cmp	ip, lr
 8007d4e:	f849 1b04 	str.w	r1, [r9], #4
 8007d52:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007d56:	d8e4      	bhi.n	8007d22 <__multiply+0xaa>
 8007d58:	9901      	ldr	r1, [sp, #4]
 8007d5a:	5072      	str	r2, [r6, r1]
 8007d5c:	9a03      	ldr	r2, [sp, #12]
 8007d5e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d62:	3304      	adds	r3, #4
 8007d64:	f1b9 0f00 	cmp.w	r9, #0
 8007d68:	d01f      	beq.n	8007daa <__multiply+0x132>
 8007d6a:	6834      	ldr	r4, [r6, #0]
 8007d6c:	f105 0114 	add.w	r1, r5, #20
 8007d70:	46b6      	mov	lr, r6
 8007d72:	f04f 0a00 	mov.w	sl, #0
 8007d76:	880a      	ldrh	r2, [r1, #0]
 8007d78:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007d7c:	fb09 b202 	mla	r2, r9, r2, fp
 8007d80:	4492      	add	sl, r2
 8007d82:	b2a4      	uxth	r4, r4
 8007d84:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007d88:	f84e 4b04 	str.w	r4, [lr], #4
 8007d8c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007d90:	f8be 2000 	ldrh.w	r2, [lr]
 8007d94:	0c24      	lsrs	r4, r4, #16
 8007d96:	fb09 2404 	mla	r4, r9, r4, r2
 8007d9a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007d9e:	458c      	cmp	ip, r1
 8007da0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007da4:	d8e7      	bhi.n	8007d76 <__multiply+0xfe>
 8007da6:	9a01      	ldr	r2, [sp, #4]
 8007da8:	50b4      	str	r4, [r6, r2]
 8007daa:	3604      	adds	r6, #4
 8007dac:	e7a3      	b.n	8007cf6 <__multiply+0x7e>
 8007dae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d1a5      	bne.n	8007d02 <__multiply+0x8a>
 8007db6:	3f01      	subs	r7, #1
 8007db8:	e7a1      	b.n	8007cfe <__multiply+0x86>
 8007dba:	bf00      	nop
 8007dbc:	080097b3 	.word	0x080097b3
 8007dc0:	080097c4 	.word	0x080097c4

08007dc4 <__pow5mult>:
 8007dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc8:	4615      	mov	r5, r2
 8007dca:	f012 0203 	ands.w	r2, r2, #3
 8007dce:	4606      	mov	r6, r0
 8007dd0:	460f      	mov	r7, r1
 8007dd2:	d007      	beq.n	8007de4 <__pow5mult+0x20>
 8007dd4:	4c25      	ldr	r4, [pc, #148]	; (8007e6c <__pow5mult+0xa8>)
 8007dd6:	3a01      	subs	r2, #1
 8007dd8:	2300      	movs	r3, #0
 8007dda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dde:	f7ff fe9b 	bl	8007b18 <__multadd>
 8007de2:	4607      	mov	r7, r0
 8007de4:	10ad      	asrs	r5, r5, #2
 8007de6:	d03d      	beq.n	8007e64 <__pow5mult+0xa0>
 8007de8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007dea:	b97c      	cbnz	r4, 8007e0c <__pow5mult+0x48>
 8007dec:	2010      	movs	r0, #16
 8007dee:	f7ff fe1b 	bl	8007a28 <malloc>
 8007df2:	4602      	mov	r2, r0
 8007df4:	6270      	str	r0, [r6, #36]	; 0x24
 8007df6:	b928      	cbnz	r0, 8007e04 <__pow5mult+0x40>
 8007df8:	4b1d      	ldr	r3, [pc, #116]	; (8007e70 <__pow5mult+0xac>)
 8007dfa:	481e      	ldr	r0, [pc, #120]	; (8007e74 <__pow5mult+0xb0>)
 8007dfc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007e00:	f000 fbcc 	bl	800859c <__assert_func>
 8007e04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e08:	6004      	str	r4, [r0, #0]
 8007e0a:	60c4      	str	r4, [r0, #12]
 8007e0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007e10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e14:	b94c      	cbnz	r4, 8007e2a <__pow5mult+0x66>
 8007e16:	f240 2171 	movw	r1, #625	; 0x271
 8007e1a:	4630      	mov	r0, r6
 8007e1c:	f7ff ff16 	bl	8007c4c <__i2b>
 8007e20:	2300      	movs	r3, #0
 8007e22:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e26:	4604      	mov	r4, r0
 8007e28:	6003      	str	r3, [r0, #0]
 8007e2a:	f04f 0900 	mov.w	r9, #0
 8007e2e:	07eb      	lsls	r3, r5, #31
 8007e30:	d50a      	bpl.n	8007e48 <__pow5mult+0x84>
 8007e32:	4639      	mov	r1, r7
 8007e34:	4622      	mov	r2, r4
 8007e36:	4630      	mov	r0, r6
 8007e38:	f7ff ff1e 	bl	8007c78 <__multiply>
 8007e3c:	4639      	mov	r1, r7
 8007e3e:	4680      	mov	r8, r0
 8007e40:	4630      	mov	r0, r6
 8007e42:	f7ff fe47 	bl	8007ad4 <_Bfree>
 8007e46:	4647      	mov	r7, r8
 8007e48:	106d      	asrs	r5, r5, #1
 8007e4a:	d00b      	beq.n	8007e64 <__pow5mult+0xa0>
 8007e4c:	6820      	ldr	r0, [r4, #0]
 8007e4e:	b938      	cbnz	r0, 8007e60 <__pow5mult+0x9c>
 8007e50:	4622      	mov	r2, r4
 8007e52:	4621      	mov	r1, r4
 8007e54:	4630      	mov	r0, r6
 8007e56:	f7ff ff0f 	bl	8007c78 <__multiply>
 8007e5a:	6020      	str	r0, [r4, #0]
 8007e5c:	f8c0 9000 	str.w	r9, [r0]
 8007e60:	4604      	mov	r4, r0
 8007e62:	e7e4      	b.n	8007e2e <__pow5mult+0x6a>
 8007e64:	4638      	mov	r0, r7
 8007e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6a:	bf00      	nop
 8007e6c:	08009918 	.word	0x08009918
 8007e70:	0800973d 	.word	0x0800973d
 8007e74:	080097c4 	.word	0x080097c4

08007e78 <__lshift>:
 8007e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e7c:	460c      	mov	r4, r1
 8007e7e:	6849      	ldr	r1, [r1, #4]
 8007e80:	6923      	ldr	r3, [r4, #16]
 8007e82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e86:	68a3      	ldr	r3, [r4, #8]
 8007e88:	4607      	mov	r7, r0
 8007e8a:	4691      	mov	r9, r2
 8007e8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e90:	f108 0601 	add.w	r6, r8, #1
 8007e94:	42b3      	cmp	r3, r6
 8007e96:	db0b      	blt.n	8007eb0 <__lshift+0x38>
 8007e98:	4638      	mov	r0, r7
 8007e9a:	f7ff fddb 	bl	8007a54 <_Balloc>
 8007e9e:	4605      	mov	r5, r0
 8007ea0:	b948      	cbnz	r0, 8007eb6 <__lshift+0x3e>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	4b28      	ldr	r3, [pc, #160]	; (8007f48 <__lshift+0xd0>)
 8007ea6:	4829      	ldr	r0, [pc, #164]	; (8007f4c <__lshift+0xd4>)
 8007ea8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007eac:	f000 fb76 	bl	800859c <__assert_func>
 8007eb0:	3101      	adds	r1, #1
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	e7ee      	b.n	8007e94 <__lshift+0x1c>
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	f100 0114 	add.w	r1, r0, #20
 8007ebc:	f100 0210 	add.w	r2, r0, #16
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	4553      	cmp	r3, sl
 8007ec4:	db33      	blt.n	8007f2e <__lshift+0xb6>
 8007ec6:	6920      	ldr	r0, [r4, #16]
 8007ec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ecc:	f104 0314 	add.w	r3, r4, #20
 8007ed0:	f019 091f 	ands.w	r9, r9, #31
 8007ed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ed8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007edc:	d02b      	beq.n	8007f36 <__lshift+0xbe>
 8007ede:	f1c9 0e20 	rsb	lr, r9, #32
 8007ee2:	468a      	mov	sl, r1
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	6818      	ldr	r0, [r3, #0]
 8007ee8:	fa00 f009 	lsl.w	r0, r0, r9
 8007eec:	4302      	orrs	r2, r0
 8007eee:	f84a 2b04 	str.w	r2, [sl], #4
 8007ef2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ef6:	459c      	cmp	ip, r3
 8007ef8:	fa22 f20e 	lsr.w	r2, r2, lr
 8007efc:	d8f3      	bhi.n	8007ee6 <__lshift+0x6e>
 8007efe:	ebac 0304 	sub.w	r3, ip, r4
 8007f02:	3b15      	subs	r3, #21
 8007f04:	f023 0303 	bic.w	r3, r3, #3
 8007f08:	3304      	adds	r3, #4
 8007f0a:	f104 0015 	add.w	r0, r4, #21
 8007f0e:	4584      	cmp	ip, r0
 8007f10:	bf38      	it	cc
 8007f12:	2304      	movcc	r3, #4
 8007f14:	50ca      	str	r2, [r1, r3]
 8007f16:	b10a      	cbz	r2, 8007f1c <__lshift+0xa4>
 8007f18:	f108 0602 	add.w	r6, r8, #2
 8007f1c:	3e01      	subs	r6, #1
 8007f1e:	4638      	mov	r0, r7
 8007f20:	612e      	str	r6, [r5, #16]
 8007f22:	4621      	mov	r1, r4
 8007f24:	f7ff fdd6 	bl	8007ad4 <_Bfree>
 8007f28:	4628      	mov	r0, r5
 8007f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f32:	3301      	adds	r3, #1
 8007f34:	e7c5      	b.n	8007ec2 <__lshift+0x4a>
 8007f36:	3904      	subs	r1, #4
 8007f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f40:	459c      	cmp	ip, r3
 8007f42:	d8f9      	bhi.n	8007f38 <__lshift+0xc0>
 8007f44:	e7ea      	b.n	8007f1c <__lshift+0xa4>
 8007f46:	bf00      	nop
 8007f48:	080097b3 	.word	0x080097b3
 8007f4c:	080097c4 	.word	0x080097c4

08007f50 <__mcmp>:
 8007f50:	b530      	push	{r4, r5, lr}
 8007f52:	6902      	ldr	r2, [r0, #16]
 8007f54:	690c      	ldr	r4, [r1, #16]
 8007f56:	1b12      	subs	r2, r2, r4
 8007f58:	d10e      	bne.n	8007f78 <__mcmp+0x28>
 8007f5a:	f100 0314 	add.w	r3, r0, #20
 8007f5e:	3114      	adds	r1, #20
 8007f60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f70:	42a5      	cmp	r5, r4
 8007f72:	d003      	beq.n	8007f7c <__mcmp+0x2c>
 8007f74:	d305      	bcc.n	8007f82 <__mcmp+0x32>
 8007f76:	2201      	movs	r2, #1
 8007f78:	4610      	mov	r0, r2
 8007f7a:	bd30      	pop	{r4, r5, pc}
 8007f7c:	4283      	cmp	r3, r0
 8007f7e:	d3f3      	bcc.n	8007f68 <__mcmp+0x18>
 8007f80:	e7fa      	b.n	8007f78 <__mcmp+0x28>
 8007f82:	f04f 32ff 	mov.w	r2, #4294967295
 8007f86:	e7f7      	b.n	8007f78 <__mcmp+0x28>

08007f88 <__mdiff>:
 8007f88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f8c:	460c      	mov	r4, r1
 8007f8e:	4606      	mov	r6, r0
 8007f90:	4611      	mov	r1, r2
 8007f92:	4620      	mov	r0, r4
 8007f94:	4617      	mov	r7, r2
 8007f96:	f7ff ffdb 	bl	8007f50 <__mcmp>
 8007f9a:	1e05      	subs	r5, r0, #0
 8007f9c:	d110      	bne.n	8007fc0 <__mdiff+0x38>
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f7ff fd57 	bl	8007a54 <_Balloc>
 8007fa6:	b930      	cbnz	r0, 8007fb6 <__mdiff+0x2e>
 8007fa8:	4b39      	ldr	r3, [pc, #228]	; (8008090 <__mdiff+0x108>)
 8007faa:	4602      	mov	r2, r0
 8007fac:	f240 2132 	movw	r1, #562	; 0x232
 8007fb0:	4838      	ldr	r0, [pc, #224]	; (8008094 <__mdiff+0x10c>)
 8007fb2:	f000 faf3 	bl	800859c <__assert_func>
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fc0:	bfa4      	itt	ge
 8007fc2:	463b      	movge	r3, r7
 8007fc4:	4627      	movge	r7, r4
 8007fc6:	4630      	mov	r0, r6
 8007fc8:	6879      	ldr	r1, [r7, #4]
 8007fca:	bfa6      	itte	ge
 8007fcc:	461c      	movge	r4, r3
 8007fce:	2500      	movge	r5, #0
 8007fd0:	2501      	movlt	r5, #1
 8007fd2:	f7ff fd3f 	bl	8007a54 <_Balloc>
 8007fd6:	b920      	cbnz	r0, 8007fe2 <__mdiff+0x5a>
 8007fd8:	4b2d      	ldr	r3, [pc, #180]	; (8008090 <__mdiff+0x108>)
 8007fda:	4602      	mov	r2, r0
 8007fdc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007fe0:	e7e6      	b.n	8007fb0 <__mdiff+0x28>
 8007fe2:	693e      	ldr	r6, [r7, #16]
 8007fe4:	60c5      	str	r5, [r0, #12]
 8007fe6:	6925      	ldr	r5, [r4, #16]
 8007fe8:	f107 0114 	add.w	r1, r7, #20
 8007fec:	f104 0914 	add.w	r9, r4, #20
 8007ff0:	f100 0e14 	add.w	lr, r0, #20
 8007ff4:	f107 0210 	add.w	r2, r7, #16
 8007ff8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007ffc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008000:	46f2      	mov	sl, lr
 8008002:	2700      	movs	r7, #0
 8008004:	f859 3b04 	ldr.w	r3, [r9], #4
 8008008:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800800c:	fa1f f883 	uxth.w	r8, r3
 8008010:	fa17 f78b 	uxtah	r7, r7, fp
 8008014:	0c1b      	lsrs	r3, r3, #16
 8008016:	eba7 0808 	sub.w	r8, r7, r8
 800801a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800801e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008022:	fa1f f888 	uxth.w	r8, r8
 8008026:	141f      	asrs	r7, r3, #16
 8008028:	454d      	cmp	r5, r9
 800802a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800802e:	f84a 3b04 	str.w	r3, [sl], #4
 8008032:	d8e7      	bhi.n	8008004 <__mdiff+0x7c>
 8008034:	1b2b      	subs	r3, r5, r4
 8008036:	3b15      	subs	r3, #21
 8008038:	f023 0303 	bic.w	r3, r3, #3
 800803c:	3304      	adds	r3, #4
 800803e:	3415      	adds	r4, #21
 8008040:	42a5      	cmp	r5, r4
 8008042:	bf38      	it	cc
 8008044:	2304      	movcc	r3, #4
 8008046:	4419      	add	r1, r3
 8008048:	4473      	add	r3, lr
 800804a:	469e      	mov	lr, r3
 800804c:	460d      	mov	r5, r1
 800804e:	4565      	cmp	r5, ip
 8008050:	d30e      	bcc.n	8008070 <__mdiff+0xe8>
 8008052:	f10c 0203 	add.w	r2, ip, #3
 8008056:	1a52      	subs	r2, r2, r1
 8008058:	f022 0203 	bic.w	r2, r2, #3
 800805c:	3903      	subs	r1, #3
 800805e:	458c      	cmp	ip, r1
 8008060:	bf38      	it	cc
 8008062:	2200      	movcc	r2, #0
 8008064:	441a      	add	r2, r3
 8008066:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800806a:	b17b      	cbz	r3, 800808c <__mdiff+0x104>
 800806c:	6106      	str	r6, [r0, #16]
 800806e:	e7a5      	b.n	8007fbc <__mdiff+0x34>
 8008070:	f855 8b04 	ldr.w	r8, [r5], #4
 8008074:	fa17 f488 	uxtah	r4, r7, r8
 8008078:	1422      	asrs	r2, r4, #16
 800807a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800807e:	b2a4      	uxth	r4, r4
 8008080:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008084:	f84e 4b04 	str.w	r4, [lr], #4
 8008088:	1417      	asrs	r7, r2, #16
 800808a:	e7e0      	b.n	800804e <__mdiff+0xc6>
 800808c:	3e01      	subs	r6, #1
 800808e:	e7ea      	b.n	8008066 <__mdiff+0xde>
 8008090:	080097b3 	.word	0x080097b3
 8008094:	080097c4 	.word	0x080097c4

08008098 <__d2b>:
 8008098:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800809c:	4689      	mov	r9, r1
 800809e:	2101      	movs	r1, #1
 80080a0:	ec57 6b10 	vmov	r6, r7, d0
 80080a4:	4690      	mov	r8, r2
 80080a6:	f7ff fcd5 	bl	8007a54 <_Balloc>
 80080aa:	4604      	mov	r4, r0
 80080ac:	b930      	cbnz	r0, 80080bc <__d2b+0x24>
 80080ae:	4602      	mov	r2, r0
 80080b0:	4b25      	ldr	r3, [pc, #148]	; (8008148 <__d2b+0xb0>)
 80080b2:	4826      	ldr	r0, [pc, #152]	; (800814c <__d2b+0xb4>)
 80080b4:	f240 310a 	movw	r1, #778	; 0x30a
 80080b8:	f000 fa70 	bl	800859c <__assert_func>
 80080bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80080c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80080c4:	bb35      	cbnz	r5, 8008114 <__d2b+0x7c>
 80080c6:	2e00      	cmp	r6, #0
 80080c8:	9301      	str	r3, [sp, #4]
 80080ca:	d028      	beq.n	800811e <__d2b+0x86>
 80080cc:	4668      	mov	r0, sp
 80080ce:	9600      	str	r6, [sp, #0]
 80080d0:	f7ff fd8c 	bl	8007bec <__lo0bits>
 80080d4:	9900      	ldr	r1, [sp, #0]
 80080d6:	b300      	cbz	r0, 800811a <__d2b+0x82>
 80080d8:	9a01      	ldr	r2, [sp, #4]
 80080da:	f1c0 0320 	rsb	r3, r0, #32
 80080de:	fa02 f303 	lsl.w	r3, r2, r3
 80080e2:	430b      	orrs	r3, r1
 80080e4:	40c2      	lsrs	r2, r0
 80080e6:	6163      	str	r3, [r4, #20]
 80080e8:	9201      	str	r2, [sp, #4]
 80080ea:	9b01      	ldr	r3, [sp, #4]
 80080ec:	61a3      	str	r3, [r4, #24]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	bf14      	ite	ne
 80080f2:	2202      	movne	r2, #2
 80080f4:	2201      	moveq	r2, #1
 80080f6:	6122      	str	r2, [r4, #16]
 80080f8:	b1d5      	cbz	r5, 8008130 <__d2b+0x98>
 80080fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80080fe:	4405      	add	r5, r0
 8008100:	f8c9 5000 	str.w	r5, [r9]
 8008104:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008108:	f8c8 0000 	str.w	r0, [r8]
 800810c:	4620      	mov	r0, r4
 800810e:	b003      	add	sp, #12
 8008110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008114:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008118:	e7d5      	b.n	80080c6 <__d2b+0x2e>
 800811a:	6161      	str	r1, [r4, #20]
 800811c:	e7e5      	b.n	80080ea <__d2b+0x52>
 800811e:	a801      	add	r0, sp, #4
 8008120:	f7ff fd64 	bl	8007bec <__lo0bits>
 8008124:	9b01      	ldr	r3, [sp, #4]
 8008126:	6163      	str	r3, [r4, #20]
 8008128:	2201      	movs	r2, #1
 800812a:	6122      	str	r2, [r4, #16]
 800812c:	3020      	adds	r0, #32
 800812e:	e7e3      	b.n	80080f8 <__d2b+0x60>
 8008130:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008134:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008138:	f8c9 0000 	str.w	r0, [r9]
 800813c:	6918      	ldr	r0, [r3, #16]
 800813e:	f7ff fd35 	bl	8007bac <__hi0bits>
 8008142:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008146:	e7df      	b.n	8008108 <__d2b+0x70>
 8008148:	080097b3 	.word	0x080097b3
 800814c:	080097c4 	.word	0x080097c4

08008150 <_calloc_r>:
 8008150:	b513      	push	{r0, r1, r4, lr}
 8008152:	434a      	muls	r2, r1
 8008154:	4611      	mov	r1, r2
 8008156:	9201      	str	r2, [sp, #4]
 8008158:	f000 f85a 	bl	8008210 <_malloc_r>
 800815c:	4604      	mov	r4, r0
 800815e:	b118      	cbz	r0, 8008168 <_calloc_r+0x18>
 8008160:	9a01      	ldr	r2, [sp, #4]
 8008162:	2100      	movs	r1, #0
 8008164:	f7fe f942 	bl	80063ec <memset>
 8008168:	4620      	mov	r0, r4
 800816a:	b002      	add	sp, #8
 800816c:	bd10      	pop	{r4, pc}
	...

08008170 <_free_r>:
 8008170:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008172:	2900      	cmp	r1, #0
 8008174:	d048      	beq.n	8008208 <_free_r+0x98>
 8008176:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800817a:	9001      	str	r0, [sp, #4]
 800817c:	2b00      	cmp	r3, #0
 800817e:	f1a1 0404 	sub.w	r4, r1, #4
 8008182:	bfb8      	it	lt
 8008184:	18e4      	addlt	r4, r4, r3
 8008186:	f000 fa65 	bl	8008654 <__malloc_lock>
 800818a:	4a20      	ldr	r2, [pc, #128]	; (800820c <_free_r+0x9c>)
 800818c:	9801      	ldr	r0, [sp, #4]
 800818e:	6813      	ldr	r3, [r2, #0]
 8008190:	4615      	mov	r5, r2
 8008192:	b933      	cbnz	r3, 80081a2 <_free_r+0x32>
 8008194:	6063      	str	r3, [r4, #4]
 8008196:	6014      	str	r4, [r2, #0]
 8008198:	b003      	add	sp, #12
 800819a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800819e:	f000 ba5f 	b.w	8008660 <__malloc_unlock>
 80081a2:	42a3      	cmp	r3, r4
 80081a4:	d90b      	bls.n	80081be <_free_r+0x4e>
 80081a6:	6821      	ldr	r1, [r4, #0]
 80081a8:	1862      	adds	r2, r4, r1
 80081aa:	4293      	cmp	r3, r2
 80081ac:	bf04      	itt	eq
 80081ae:	681a      	ldreq	r2, [r3, #0]
 80081b0:	685b      	ldreq	r3, [r3, #4]
 80081b2:	6063      	str	r3, [r4, #4]
 80081b4:	bf04      	itt	eq
 80081b6:	1852      	addeq	r2, r2, r1
 80081b8:	6022      	streq	r2, [r4, #0]
 80081ba:	602c      	str	r4, [r5, #0]
 80081bc:	e7ec      	b.n	8008198 <_free_r+0x28>
 80081be:	461a      	mov	r2, r3
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	b10b      	cbz	r3, 80081c8 <_free_r+0x58>
 80081c4:	42a3      	cmp	r3, r4
 80081c6:	d9fa      	bls.n	80081be <_free_r+0x4e>
 80081c8:	6811      	ldr	r1, [r2, #0]
 80081ca:	1855      	adds	r5, r2, r1
 80081cc:	42a5      	cmp	r5, r4
 80081ce:	d10b      	bne.n	80081e8 <_free_r+0x78>
 80081d0:	6824      	ldr	r4, [r4, #0]
 80081d2:	4421      	add	r1, r4
 80081d4:	1854      	adds	r4, r2, r1
 80081d6:	42a3      	cmp	r3, r4
 80081d8:	6011      	str	r1, [r2, #0]
 80081da:	d1dd      	bne.n	8008198 <_free_r+0x28>
 80081dc:	681c      	ldr	r4, [r3, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	6053      	str	r3, [r2, #4]
 80081e2:	4421      	add	r1, r4
 80081e4:	6011      	str	r1, [r2, #0]
 80081e6:	e7d7      	b.n	8008198 <_free_r+0x28>
 80081e8:	d902      	bls.n	80081f0 <_free_r+0x80>
 80081ea:	230c      	movs	r3, #12
 80081ec:	6003      	str	r3, [r0, #0]
 80081ee:	e7d3      	b.n	8008198 <_free_r+0x28>
 80081f0:	6825      	ldr	r5, [r4, #0]
 80081f2:	1961      	adds	r1, r4, r5
 80081f4:	428b      	cmp	r3, r1
 80081f6:	bf04      	itt	eq
 80081f8:	6819      	ldreq	r1, [r3, #0]
 80081fa:	685b      	ldreq	r3, [r3, #4]
 80081fc:	6063      	str	r3, [r4, #4]
 80081fe:	bf04      	itt	eq
 8008200:	1949      	addeq	r1, r1, r5
 8008202:	6021      	streq	r1, [r4, #0]
 8008204:	6054      	str	r4, [r2, #4]
 8008206:	e7c7      	b.n	8008198 <_free_r+0x28>
 8008208:	b003      	add	sp, #12
 800820a:	bd30      	pop	{r4, r5, pc}
 800820c:	20000604 	.word	0x20000604

08008210 <_malloc_r>:
 8008210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008212:	1ccd      	adds	r5, r1, #3
 8008214:	f025 0503 	bic.w	r5, r5, #3
 8008218:	3508      	adds	r5, #8
 800821a:	2d0c      	cmp	r5, #12
 800821c:	bf38      	it	cc
 800821e:	250c      	movcc	r5, #12
 8008220:	2d00      	cmp	r5, #0
 8008222:	4606      	mov	r6, r0
 8008224:	db01      	blt.n	800822a <_malloc_r+0x1a>
 8008226:	42a9      	cmp	r1, r5
 8008228:	d903      	bls.n	8008232 <_malloc_r+0x22>
 800822a:	230c      	movs	r3, #12
 800822c:	6033      	str	r3, [r6, #0]
 800822e:	2000      	movs	r0, #0
 8008230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008232:	f000 fa0f 	bl	8008654 <__malloc_lock>
 8008236:	4921      	ldr	r1, [pc, #132]	; (80082bc <_malloc_r+0xac>)
 8008238:	680a      	ldr	r2, [r1, #0]
 800823a:	4614      	mov	r4, r2
 800823c:	b99c      	cbnz	r4, 8008266 <_malloc_r+0x56>
 800823e:	4f20      	ldr	r7, [pc, #128]	; (80082c0 <_malloc_r+0xb0>)
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	b923      	cbnz	r3, 800824e <_malloc_r+0x3e>
 8008244:	4621      	mov	r1, r4
 8008246:	4630      	mov	r0, r6
 8008248:	f000 f998 	bl	800857c <_sbrk_r>
 800824c:	6038      	str	r0, [r7, #0]
 800824e:	4629      	mov	r1, r5
 8008250:	4630      	mov	r0, r6
 8008252:	f000 f993 	bl	800857c <_sbrk_r>
 8008256:	1c43      	adds	r3, r0, #1
 8008258:	d123      	bne.n	80082a2 <_malloc_r+0x92>
 800825a:	230c      	movs	r3, #12
 800825c:	6033      	str	r3, [r6, #0]
 800825e:	4630      	mov	r0, r6
 8008260:	f000 f9fe 	bl	8008660 <__malloc_unlock>
 8008264:	e7e3      	b.n	800822e <_malloc_r+0x1e>
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	1b5b      	subs	r3, r3, r5
 800826a:	d417      	bmi.n	800829c <_malloc_r+0x8c>
 800826c:	2b0b      	cmp	r3, #11
 800826e:	d903      	bls.n	8008278 <_malloc_r+0x68>
 8008270:	6023      	str	r3, [r4, #0]
 8008272:	441c      	add	r4, r3
 8008274:	6025      	str	r5, [r4, #0]
 8008276:	e004      	b.n	8008282 <_malloc_r+0x72>
 8008278:	6863      	ldr	r3, [r4, #4]
 800827a:	42a2      	cmp	r2, r4
 800827c:	bf0c      	ite	eq
 800827e:	600b      	streq	r3, [r1, #0]
 8008280:	6053      	strne	r3, [r2, #4]
 8008282:	4630      	mov	r0, r6
 8008284:	f000 f9ec 	bl	8008660 <__malloc_unlock>
 8008288:	f104 000b 	add.w	r0, r4, #11
 800828c:	1d23      	adds	r3, r4, #4
 800828e:	f020 0007 	bic.w	r0, r0, #7
 8008292:	1ac2      	subs	r2, r0, r3
 8008294:	d0cc      	beq.n	8008230 <_malloc_r+0x20>
 8008296:	1a1b      	subs	r3, r3, r0
 8008298:	50a3      	str	r3, [r4, r2]
 800829a:	e7c9      	b.n	8008230 <_malloc_r+0x20>
 800829c:	4622      	mov	r2, r4
 800829e:	6864      	ldr	r4, [r4, #4]
 80082a0:	e7cc      	b.n	800823c <_malloc_r+0x2c>
 80082a2:	1cc4      	adds	r4, r0, #3
 80082a4:	f024 0403 	bic.w	r4, r4, #3
 80082a8:	42a0      	cmp	r0, r4
 80082aa:	d0e3      	beq.n	8008274 <_malloc_r+0x64>
 80082ac:	1a21      	subs	r1, r4, r0
 80082ae:	4630      	mov	r0, r6
 80082b0:	f000 f964 	bl	800857c <_sbrk_r>
 80082b4:	3001      	adds	r0, #1
 80082b6:	d1dd      	bne.n	8008274 <_malloc_r+0x64>
 80082b8:	e7cf      	b.n	800825a <_malloc_r+0x4a>
 80082ba:	bf00      	nop
 80082bc:	20000604 	.word	0x20000604
 80082c0:	20000608 	.word	0x20000608

080082c4 <__ssputs_r>:
 80082c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082c8:	688e      	ldr	r6, [r1, #8]
 80082ca:	429e      	cmp	r6, r3
 80082cc:	4682      	mov	sl, r0
 80082ce:	460c      	mov	r4, r1
 80082d0:	4690      	mov	r8, r2
 80082d2:	461f      	mov	r7, r3
 80082d4:	d838      	bhi.n	8008348 <__ssputs_r+0x84>
 80082d6:	898a      	ldrh	r2, [r1, #12]
 80082d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80082dc:	d032      	beq.n	8008344 <__ssputs_r+0x80>
 80082de:	6825      	ldr	r5, [r4, #0]
 80082e0:	6909      	ldr	r1, [r1, #16]
 80082e2:	eba5 0901 	sub.w	r9, r5, r1
 80082e6:	6965      	ldr	r5, [r4, #20]
 80082e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082f0:	3301      	adds	r3, #1
 80082f2:	444b      	add	r3, r9
 80082f4:	106d      	asrs	r5, r5, #1
 80082f6:	429d      	cmp	r5, r3
 80082f8:	bf38      	it	cc
 80082fa:	461d      	movcc	r5, r3
 80082fc:	0553      	lsls	r3, r2, #21
 80082fe:	d531      	bpl.n	8008364 <__ssputs_r+0xa0>
 8008300:	4629      	mov	r1, r5
 8008302:	f7ff ff85 	bl	8008210 <_malloc_r>
 8008306:	4606      	mov	r6, r0
 8008308:	b950      	cbnz	r0, 8008320 <__ssputs_r+0x5c>
 800830a:	230c      	movs	r3, #12
 800830c:	f8ca 3000 	str.w	r3, [sl]
 8008310:	89a3      	ldrh	r3, [r4, #12]
 8008312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008316:	81a3      	strh	r3, [r4, #12]
 8008318:	f04f 30ff 	mov.w	r0, #4294967295
 800831c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008320:	6921      	ldr	r1, [r4, #16]
 8008322:	464a      	mov	r2, r9
 8008324:	f7ff fb88 	bl	8007a38 <memcpy>
 8008328:	89a3      	ldrh	r3, [r4, #12]
 800832a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800832e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008332:	81a3      	strh	r3, [r4, #12]
 8008334:	6126      	str	r6, [r4, #16]
 8008336:	6165      	str	r5, [r4, #20]
 8008338:	444e      	add	r6, r9
 800833a:	eba5 0509 	sub.w	r5, r5, r9
 800833e:	6026      	str	r6, [r4, #0]
 8008340:	60a5      	str	r5, [r4, #8]
 8008342:	463e      	mov	r6, r7
 8008344:	42be      	cmp	r6, r7
 8008346:	d900      	bls.n	800834a <__ssputs_r+0x86>
 8008348:	463e      	mov	r6, r7
 800834a:	4632      	mov	r2, r6
 800834c:	6820      	ldr	r0, [r4, #0]
 800834e:	4641      	mov	r1, r8
 8008350:	f000 f966 	bl	8008620 <memmove>
 8008354:	68a3      	ldr	r3, [r4, #8]
 8008356:	6822      	ldr	r2, [r4, #0]
 8008358:	1b9b      	subs	r3, r3, r6
 800835a:	4432      	add	r2, r6
 800835c:	60a3      	str	r3, [r4, #8]
 800835e:	6022      	str	r2, [r4, #0]
 8008360:	2000      	movs	r0, #0
 8008362:	e7db      	b.n	800831c <__ssputs_r+0x58>
 8008364:	462a      	mov	r2, r5
 8008366:	f000 f981 	bl	800866c <_realloc_r>
 800836a:	4606      	mov	r6, r0
 800836c:	2800      	cmp	r0, #0
 800836e:	d1e1      	bne.n	8008334 <__ssputs_r+0x70>
 8008370:	6921      	ldr	r1, [r4, #16]
 8008372:	4650      	mov	r0, sl
 8008374:	f7ff fefc 	bl	8008170 <_free_r>
 8008378:	e7c7      	b.n	800830a <__ssputs_r+0x46>
	...

0800837c <_svfiprintf_r>:
 800837c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008380:	4698      	mov	r8, r3
 8008382:	898b      	ldrh	r3, [r1, #12]
 8008384:	061b      	lsls	r3, r3, #24
 8008386:	b09d      	sub	sp, #116	; 0x74
 8008388:	4607      	mov	r7, r0
 800838a:	460d      	mov	r5, r1
 800838c:	4614      	mov	r4, r2
 800838e:	d50e      	bpl.n	80083ae <_svfiprintf_r+0x32>
 8008390:	690b      	ldr	r3, [r1, #16]
 8008392:	b963      	cbnz	r3, 80083ae <_svfiprintf_r+0x32>
 8008394:	2140      	movs	r1, #64	; 0x40
 8008396:	f7ff ff3b 	bl	8008210 <_malloc_r>
 800839a:	6028      	str	r0, [r5, #0]
 800839c:	6128      	str	r0, [r5, #16]
 800839e:	b920      	cbnz	r0, 80083aa <_svfiprintf_r+0x2e>
 80083a0:	230c      	movs	r3, #12
 80083a2:	603b      	str	r3, [r7, #0]
 80083a4:	f04f 30ff 	mov.w	r0, #4294967295
 80083a8:	e0d1      	b.n	800854e <_svfiprintf_r+0x1d2>
 80083aa:	2340      	movs	r3, #64	; 0x40
 80083ac:	616b      	str	r3, [r5, #20]
 80083ae:	2300      	movs	r3, #0
 80083b0:	9309      	str	r3, [sp, #36]	; 0x24
 80083b2:	2320      	movs	r3, #32
 80083b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80083bc:	2330      	movs	r3, #48	; 0x30
 80083be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008568 <_svfiprintf_r+0x1ec>
 80083c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083c6:	f04f 0901 	mov.w	r9, #1
 80083ca:	4623      	mov	r3, r4
 80083cc:	469a      	mov	sl, r3
 80083ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083d2:	b10a      	cbz	r2, 80083d8 <_svfiprintf_r+0x5c>
 80083d4:	2a25      	cmp	r2, #37	; 0x25
 80083d6:	d1f9      	bne.n	80083cc <_svfiprintf_r+0x50>
 80083d8:	ebba 0b04 	subs.w	fp, sl, r4
 80083dc:	d00b      	beq.n	80083f6 <_svfiprintf_r+0x7a>
 80083de:	465b      	mov	r3, fp
 80083e0:	4622      	mov	r2, r4
 80083e2:	4629      	mov	r1, r5
 80083e4:	4638      	mov	r0, r7
 80083e6:	f7ff ff6d 	bl	80082c4 <__ssputs_r>
 80083ea:	3001      	adds	r0, #1
 80083ec:	f000 80aa 	beq.w	8008544 <_svfiprintf_r+0x1c8>
 80083f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083f2:	445a      	add	r2, fp
 80083f4:	9209      	str	r2, [sp, #36]	; 0x24
 80083f6:	f89a 3000 	ldrb.w	r3, [sl]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 80a2 	beq.w	8008544 <_svfiprintf_r+0x1c8>
 8008400:	2300      	movs	r3, #0
 8008402:	f04f 32ff 	mov.w	r2, #4294967295
 8008406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800840a:	f10a 0a01 	add.w	sl, sl, #1
 800840e:	9304      	str	r3, [sp, #16]
 8008410:	9307      	str	r3, [sp, #28]
 8008412:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008416:	931a      	str	r3, [sp, #104]	; 0x68
 8008418:	4654      	mov	r4, sl
 800841a:	2205      	movs	r2, #5
 800841c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008420:	4851      	ldr	r0, [pc, #324]	; (8008568 <_svfiprintf_r+0x1ec>)
 8008422:	f7f7 fee5 	bl	80001f0 <memchr>
 8008426:	9a04      	ldr	r2, [sp, #16]
 8008428:	b9d8      	cbnz	r0, 8008462 <_svfiprintf_r+0xe6>
 800842a:	06d0      	lsls	r0, r2, #27
 800842c:	bf44      	itt	mi
 800842e:	2320      	movmi	r3, #32
 8008430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008434:	0711      	lsls	r1, r2, #28
 8008436:	bf44      	itt	mi
 8008438:	232b      	movmi	r3, #43	; 0x2b
 800843a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800843e:	f89a 3000 	ldrb.w	r3, [sl]
 8008442:	2b2a      	cmp	r3, #42	; 0x2a
 8008444:	d015      	beq.n	8008472 <_svfiprintf_r+0xf6>
 8008446:	9a07      	ldr	r2, [sp, #28]
 8008448:	4654      	mov	r4, sl
 800844a:	2000      	movs	r0, #0
 800844c:	f04f 0c0a 	mov.w	ip, #10
 8008450:	4621      	mov	r1, r4
 8008452:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008456:	3b30      	subs	r3, #48	; 0x30
 8008458:	2b09      	cmp	r3, #9
 800845a:	d94e      	bls.n	80084fa <_svfiprintf_r+0x17e>
 800845c:	b1b0      	cbz	r0, 800848c <_svfiprintf_r+0x110>
 800845e:	9207      	str	r2, [sp, #28]
 8008460:	e014      	b.n	800848c <_svfiprintf_r+0x110>
 8008462:	eba0 0308 	sub.w	r3, r0, r8
 8008466:	fa09 f303 	lsl.w	r3, r9, r3
 800846a:	4313      	orrs	r3, r2
 800846c:	9304      	str	r3, [sp, #16]
 800846e:	46a2      	mov	sl, r4
 8008470:	e7d2      	b.n	8008418 <_svfiprintf_r+0x9c>
 8008472:	9b03      	ldr	r3, [sp, #12]
 8008474:	1d19      	adds	r1, r3, #4
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	9103      	str	r1, [sp, #12]
 800847a:	2b00      	cmp	r3, #0
 800847c:	bfbb      	ittet	lt
 800847e:	425b      	neglt	r3, r3
 8008480:	f042 0202 	orrlt.w	r2, r2, #2
 8008484:	9307      	strge	r3, [sp, #28]
 8008486:	9307      	strlt	r3, [sp, #28]
 8008488:	bfb8      	it	lt
 800848a:	9204      	strlt	r2, [sp, #16]
 800848c:	7823      	ldrb	r3, [r4, #0]
 800848e:	2b2e      	cmp	r3, #46	; 0x2e
 8008490:	d10c      	bne.n	80084ac <_svfiprintf_r+0x130>
 8008492:	7863      	ldrb	r3, [r4, #1]
 8008494:	2b2a      	cmp	r3, #42	; 0x2a
 8008496:	d135      	bne.n	8008504 <_svfiprintf_r+0x188>
 8008498:	9b03      	ldr	r3, [sp, #12]
 800849a:	1d1a      	adds	r2, r3, #4
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	9203      	str	r2, [sp, #12]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	bfb8      	it	lt
 80084a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80084a8:	3402      	adds	r4, #2
 80084aa:	9305      	str	r3, [sp, #20]
 80084ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008578 <_svfiprintf_r+0x1fc>
 80084b0:	7821      	ldrb	r1, [r4, #0]
 80084b2:	2203      	movs	r2, #3
 80084b4:	4650      	mov	r0, sl
 80084b6:	f7f7 fe9b 	bl	80001f0 <memchr>
 80084ba:	b140      	cbz	r0, 80084ce <_svfiprintf_r+0x152>
 80084bc:	2340      	movs	r3, #64	; 0x40
 80084be:	eba0 000a 	sub.w	r0, r0, sl
 80084c2:	fa03 f000 	lsl.w	r0, r3, r0
 80084c6:	9b04      	ldr	r3, [sp, #16]
 80084c8:	4303      	orrs	r3, r0
 80084ca:	3401      	adds	r4, #1
 80084cc:	9304      	str	r3, [sp, #16]
 80084ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084d2:	4826      	ldr	r0, [pc, #152]	; (800856c <_svfiprintf_r+0x1f0>)
 80084d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084d8:	2206      	movs	r2, #6
 80084da:	f7f7 fe89 	bl	80001f0 <memchr>
 80084de:	2800      	cmp	r0, #0
 80084e0:	d038      	beq.n	8008554 <_svfiprintf_r+0x1d8>
 80084e2:	4b23      	ldr	r3, [pc, #140]	; (8008570 <_svfiprintf_r+0x1f4>)
 80084e4:	bb1b      	cbnz	r3, 800852e <_svfiprintf_r+0x1b2>
 80084e6:	9b03      	ldr	r3, [sp, #12]
 80084e8:	3307      	adds	r3, #7
 80084ea:	f023 0307 	bic.w	r3, r3, #7
 80084ee:	3308      	adds	r3, #8
 80084f0:	9303      	str	r3, [sp, #12]
 80084f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f4:	4433      	add	r3, r6
 80084f6:	9309      	str	r3, [sp, #36]	; 0x24
 80084f8:	e767      	b.n	80083ca <_svfiprintf_r+0x4e>
 80084fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80084fe:	460c      	mov	r4, r1
 8008500:	2001      	movs	r0, #1
 8008502:	e7a5      	b.n	8008450 <_svfiprintf_r+0xd4>
 8008504:	2300      	movs	r3, #0
 8008506:	3401      	adds	r4, #1
 8008508:	9305      	str	r3, [sp, #20]
 800850a:	4619      	mov	r1, r3
 800850c:	f04f 0c0a 	mov.w	ip, #10
 8008510:	4620      	mov	r0, r4
 8008512:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008516:	3a30      	subs	r2, #48	; 0x30
 8008518:	2a09      	cmp	r2, #9
 800851a:	d903      	bls.n	8008524 <_svfiprintf_r+0x1a8>
 800851c:	2b00      	cmp	r3, #0
 800851e:	d0c5      	beq.n	80084ac <_svfiprintf_r+0x130>
 8008520:	9105      	str	r1, [sp, #20]
 8008522:	e7c3      	b.n	80084ac <_svfiprintf_r+0x130>
 8008524:	fb0c 2101 	mla	r1, ip, r1, r2
 8008528:	4604      	mov	r4, r0
 800852a:	2301      	movs	r3, #1
 800852c:	e7f0      	b.n	8008510 <_svfiprintf_r+0x194>
 800852e:	ab03      	add	r3, sp, #12
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	462a      	mov	r2, r5
 8008534:	4b0f      	ldr	r3, [pc, #60]	; (8008574 <_svfiprintf_r+0x1f8>)
 8008536:	a904      	add	r1, sp, #16
 8008538:	4638      	mov	r0, r7
 800853a:	f7fd ffff 	bl	800653c <_printf_float>
 800853e:	1c42      	adds	r2, r0, #1
 8008540:	4606      	mov	r6, r0
 8008542:	d1d6      	bne.n	80084f2 <_svfiprintf_r+0x176>
 8008544:	89ab      	ldrh	r3, [r5, #12]
 8008546:	065b      	lsls	r3, r3, #25
 8008548:	f53f af2c 	bmi.w	80083a4 <_svfiprintf_r+0x28>
 800854c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800854e:	b01d      	add	sp, #116	; 0x74
 8008550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008554:	ab03      	add	r3, sp, #12
 8008556:	9300      	str	r3, [sp, #0]
 8008558:	462a      	mov	r2, r5
 800855a:	4b06      	ldr	r3, [pc, #24]	; (8008574 <_svfiprintf_r+0x1f8>)
 800855c:	a904      	add	r1, sp, #16
 800855e:	4638      	mov	r0, r7
 8008560:	f7fe fa90 	bl	8006a84 <_printf_i>
 8008564:	e7eb      	b.n	800853e <_svfiprintf_r+0x1c2>
 8008566:	bf00      	nop
 8008568:	08009924 	.word	0x08009924
 800856c:	0800992e 	.word	0x0800992e
 8008570:	0800653d 	.word	0x0800653d
 8008574:	080082c5 	.word	0x080082c5
 8008578:	0800992a 	.word	0x0800992a

0800857c <_sbrk_r>:
 800857c:	b538      	push	{r3, r4, r5, lr}
 800857e:	4d06      	ldr	r5, [pc, #24]	; (8008598 <_sbrk_r+0x1c>)
 8008580:	2300      	movs	r3, #0
 8008582:	4604      	mov	r4, r0
 8008584:	4608      	mov	r0, r1
 8008586:	602b      	str	r3, [r5, #0]
 8008588:	f7f9 fffe 	bl	8002588 <_sbrk>
 800858c:	1c43      	adds	r3, r0, #1
 800858e:	d102      	bne.n	8008596 <_sbrk_r+0x1a>
 8008590:	682b      	ldr	r3, [r5, #0]
 8008592:	b103      	cbz	r3, 8008596 <_sbrk_r+0x1a>
 8008594:	6023      	str	r3, [r4, #0]
 8008596:	bd38      	pop	{r3, r4, r5, pc}
 8008598:	20000818 	.word	0x20000818

0800859c <__assert_func>:
 800859c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800859e:	4614      	mov	r4, r2
 80085a0:	461a      	mov	r2, r3
 80085a2:	4b09      	ldr	r3, [pc, #36]	; (80085c8 <__assert_func+0x2c>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4605      	mov	r5, r0
 80085a8:	68d8      	ldr	r0, [r3, #12]
 80085aa:	b14c      	cbz	r4, 80085c0 <__assert_func+0x24>
 80085ac:	4b07      	ldr	r3, [pc, #28]	; (80085cc <__assert_func+0x30>)
 80085ae:	9100      	str	r1, [sp, #0]
 80085b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085b4:	4906      	ldr	r1, [pc, #24]	; (80085d0 <__assert_func+0x34>)
 80085b6:	462b      	mov	r3, r5
 80085b8:	f000 f80e 	bl	80085d8 <fiprintf>
 80085bc:	f000 faa4 	bl	8008b08 <abort>
 80085c0:	4b04      	ldr	r3, [pc, #16]	; (80085d4 <__assert_func+0x38>)
 80085c2:	461c      	mov	r4, r3
 80085c4:	e7f3      	b.n	80085ae <__assert_func+0x12>
 80085c6:	bf00      	nop
 80085c8:	2000000c 	.word	0x2000000c
 80085cc:	08009935 	.word	0x08009935
 80085d0:	08009942 	.word	0x08009942
 80085d4:	08009970 	.word	0x08009970

080085d8 <fiprintf>:
 80085d8:	b40e      	push	{r1, r2, r3}
 80085da:	b503      	push	{r0, r1, lr}
 80085dc:	4601      	mov	r1, r0
 80085de:	ab03      	add	r3, sp, #12
 80085e0:	4805      	ldr	r0, [pc, #20]	; (80085f8 <fiprintf+0x20>)
 80085e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80085e6:	6800      	ldr	r0, [r0, #0]
 80085e8:	9301      	str	r3, [sp, #4]
 80085ea:	f000 f88f 	bl	800870c <_vfiprintf_r>
 80085ee:	b002      	add	sp, #8
 80085f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80085f4:	b003      	add	sp, #12
 80085f6:	4770      	bx	lr
 80085f8:	2000000c 	.word	0x2000000c

080085fc <__ascii_mbtowc>:
 80085fc:	b082      	sub	sp, #8
 80085fe:	b901      	cbnz	r1, 8008602 <__ascii_mbtowc+0x6>
 8008600:	a901      	add	r1, sp, #4
 8008602:	b142      	cbz	r2, 8008616 <__ascii_mbtowc+0x1a>
 8008604:	b14b      	cbz	r3, 800861a <__ascii_mbtowc+0x1e>
 8008606:	7813      	ldrb	r3, [r2, #0]
 8008608:	600b      	str	r3, [r1, #0]
 800860a:	7812      	ldrb	r2, [r2, #0]
 800860c:	1e10      	subs	r0, r2, #0
 800860e:	bf18      	it	ne
 8008610:	2001      	movne	r0, #1
 8008612:	b002      	add	sp, #8
 8008614:	4770      	bx	lr
 8008616:	4610      	mov	r0, r2
 8008618:	e7fb      	b.n	8008612 <__ascii_mbtowc+0x16>
 800861a:	f06f 0001 	mvn.w	r0, #1
 800861e:	e7f8      	b.n	8008612 <__ascii_mbtowc+0x16>

08008620 <memmove>:
 8008620:	4288      	cmp	r0, r1
 8008622:	b510      	push	{r4, lr}
 8008624:	eb01 0402 	add.w	r4, r1, r2
 8008628:	d902      	bls.n	8008630 <memmove+0x10>
 800862a:	4284      	cmp	r4, r0
 800862c:	4623      	mov	r3, r4
 800862e:	d807      	bhi.n	8008640 <memmove+0x20>
 8008630:	1e43      	subs	r3, r0, #1
 8008632:	42a1      	cmp	r1, r4
 8008634:	d008      	beq.n	8008648 <memmove+0x28>
 8008636:	f811 2b01 	ldrb.w	r2, [r1], #1
 800863a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800863e:	e7f8      	b.n	8008632 <memmove+0x12>
 8008640:	4402      	add	r2, r0
 8008642:	4601      	mov	r1, r0
 8008644:	428a      	cmp	r2, r1
 8008646:	d100      	bne.n	800864a <memmove+0x2a>
 8008648:	bd10      	pop	{r4, pc}
 800864a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800864e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008652:	e7f7      	b.n	8008644 <memmove+0x24>

08008654 <__malloc_lock>:
 8008654:	4801      	ldr	r0, [pc, #4]	; (800865c <__malloc_lock+0x8>)
 8008656:	f000 bc17 	b.w	8008e88 <__retarget_lock_acquire_recursive>
 800865a:	bf00      	nop
 800865c:	20000820 	.word	0x20000820

08008660 <__malloc_unlock>:
 8008660:	4801      	ldr	r0, [pc, #4]	; (8008668 <__malloc_unlock+0x8>)
 8008662:	f000 bc12 	b.w	8008e8a <__retarget_lock_release_recursive>
 8008666:	bf00      	nop
 8008668:	20000820 	.word	0x20000820

0800866c <_realloc_r>:
 800866c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866e:	4607      	mov	r7, r0
 8008670:	4614      	mov	r4, r2
 8008672:	460e      	mov	r6, r1
 8008674:	b921      	cbnz	r1, 8008680 <_realloc_r+0x14>
 8008676:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800867a:	4611      	mov	r1, r2
 800867c:	f7ff bdc8 	b.w	8008210 <_malloc_r>
 8008680:	b922      	cbnz	r2, 800868c <_realloc_r+0x20>
 8008682:	f7ff fd75 	bl	8008170 <_free_r>
 8008686:	4625      	mov	r5, r4
 8008688:	4628      	mov	r0, r5
 800868a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800868c:	f000 fc62 	bl	8008f54 <_malloc_usable_size_r>
 8008690:	42a0      	cmp	r0, r4
 8008692:	d20f      	bcs.n	80086b4 <_realloc_r+0x48>
 8008694:	4621      	mov	r1, r4
 8008696:	4638      	mov	r0, r7
 8008698:	f7ff fdba 	bl	8008210 <_malloc_r>
 800869c:	4605      	mov	r5, r0
 800869e:	2800      	cmp	r0, #0
 80086a0:	d0f2      	beq.n	8008688 <_realloc_r+0x1c>
 80086a2:	4631      	mov	r1, r6
 80086a4:	4622      	mov	r2, r4
 80086a6:	f7ff f9c7 	bl	8007a38 <memcpy>
 80086aa:	4631      	mov	r1, r6
 80086ac:	4638      	mov	r0, r7
 80086ae:	f7ff fd5f 	bl	8008170 <_free_r>
 80086b2:	e7e9      	b.n	8008688 <_realloc_r+0x1c>
 80086b4:	4635      	mov	r5, r6
 80086b6:	e7e7      	b.n	8008688 <_realloc_r+0x1c>

080086b8 <__sfputc_r>:
 80086b8:	6893      	ldr	r3, [r2, #8]
 80086ba:	3b01      	subs	r3, #1
 80086bc:	2b00      	cmp	r3, #0
 80086be:	b410      	push	{r4}
 80086c0:	6093      	str	r3, [r2, #8]
 80086c2:	da08      	bge.n	80086d6 <__sfputc_r+0x1e>
 80086c4:	6994      	ldr	r4, [r2, #24]
 80086c6:	42a3      	cmp	r3, r4
 80086c8:	db01      	blt.n	80086ce <__sfputc_r+0x16>
 80086ca:	290a      	cmp	r1, #10
 80086cc:	d103      	bne.n	80086d6 <__sfputc_r+0x1e>
 80086ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086d2:	f000 b94b 	b.w	800896c <__swbuf_r>
 80086d6:	6813      	ldr	r3, [r2, #0]
 80086d8:	1c58      	adds	r0, r3, #1
 80086da:	6010      	str	r0, [r2, #0]
 80086dc:	7019      	strb	r1, [r3, #0]
 80086de:	4608      	mov	r0, r1
 80086e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086e4:	4770      	bx	lr

080086e6 <__sfputs_r>:
 80086e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086e8:	4606      	mov	r6, r0
 80086ea:	460f      	mov	r7, r1
 80086ec:	4614      	mov	r4, r2
 80086ee:	18d5      	adds	r5, r2, r3
 80086f0:	42ac      	cmp	r4, r5
 80086f2:	d101      	bne.n	80086f8 <__sfputs_r+0x12>
 80086f4:	2000      	movs	r0, #0
 80086f6:	e007      	b.n	8008708 <__sfputs_r+0x22>
 80086f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086fc:	463a      	mov	r2, r7
 80086fe:	4630      	mov	r0, r6
 8008700:	f7ff ffda 	bl	80086b8 <__sfputc_r>
 8008704:	1c43      	adds	r3, r0, #1
 8008706:	d1f3      	bne.n	80086f0 <__sfputs_r+0xa>
 8008708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800870c <_vfiprintf_r>:
 800870c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008710:	460d      	mov	r5, r1
 8008712:	b09d      	sub	sp, #116	; 0x74
 8008714:	4614      	mov	r4, r2
 8008716:	4698      	mov	r8, r3
 8008718:	4606      	mov	r6, r0
 800871a:	b118      	cbz	r0, 8008724 <_vfiprintf_r+0x18>
 800871c:	6983      	ldr	r3, [r0, #24]
 800871e:	b90b      	cbnz	r3, 8008724 <_vfiprintf_r+0x18>
 8008720:	f000 fb14 	bl	8008d4c <__sinit>
 8008724:	4b89      	ldr	r3, [pc, #548]	; (800894c <_vfiprintf_r+0x240>)
 8008726:	429d      	cmp	r5, r3
 8008728:	d11b      	bne.n	8008762 <_vfiprintf_r+0x56>
 800872a:	6875      	ldr	r5, [r6, #4]
 800872c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800872e:	07d9      	lsls	r1, r3, #31
 8008730:	d405      	bmi.n	800873e <_vfiprintf_r+0x32>
 8008732:	89ab      	ldrh	r3, [r5, #12]
 8008734:	059a      	lsls	r2, r3, #22
 8008736:	d402      	bmi.n	800873e <_vfiprintf_r+0x32>
 8008738:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800873a:	f000 fba5 	bl	8008e88 <__retarget_lock_acquire_recursive>
 800873e:	89ab      	ldrh	r3, [r5, #12]
 8008740:	071b      	lsls	r3, r3, #28
 8008742:	d501      	bpl.n	8008748 <_vfiprintf_r+0x3c>
 8008744:	692b      	ldr	r3, [r5, #16]
 8008746:	b9eb      	cbnz	r3, 8008784 <_vfiprintf_r+0x78>
 8008748:	4629      	mov	r1, r5
 800874a:	4630      	mov	r0, r6
 800874c:	f000 f96e 	bl	8008a2c <__swsetup_r>
 8008750:	b1c0      	cbz	r0, 8008784 <_vfiprintf_r+0x78>
 8008752:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008754:	07dc      	lsls	r4, r3, #31
 8008756:	d50e      	bpl.n	8008776 <_vfiprintf_r+0x6a>
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	b01d      	add	sp, #116	; 0x74
 800875e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008762:	4b7b      	ldr	r3, [pc, #492]	; (8008950 <_vfiprintf_r+0x244>)
 8008764:	429d      	cmp	r5, r3
 8008766:	d101      	bne.n	800876c <_vfiprintf_r+0x60>
 8008768:	68b5      	ldr	r5, [r6, #8]
 800876a:	e7df      	b.n	800872c <_vfiprintf_r+0x20>
 800876c:	4b79      	ldr	r3, [pc, #484]	; (8008954 <_vfiprintf_r+0x248>)
 800876e:	429d      	cmp	r5, r3
 8008770:	bf08      	it	eq
 8008772:	68f5      	ldreq	r5, [r6, #12]
 8008774:	e7da      	b.n	800872c <_vfiprintf_r+0x20>
 8008776:	89ab      	ldrh	r3, [r5, #12]
 8008778:	0598      	lsls	r0, r3, #22
 800877a:	d4ed      	bmi.n	8008758 <_vfiprintf_r+0x4c>
 800877c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800877e:	f000 fb84 	bl	8008e8a <__retarget_lock_release_recursive>
 8008782:	e7e9      	b.n	8008758 <_vfiprintf_r+0x4c>
 8008784:	2300      	movs	r3, #0
 8008786:	9309      	str	r3, [sp, #36]	; 0x24
 8008788:	2320      	movs	r3, #32
 800878a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800878e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008792:	2330      	movs	r3, #48	; 0x30
 8008794:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008958 <_vfiprintf_r+0x24c>
 8008798:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800879c:	f04f 0901 	mov.w	r9, #1
 80087a0:	4623      	mov	r3, r4
 80087a2:	469a      	mov	sl, r3
 80087a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087a8:	b10a      	cbz	r2, 80087ae <_vfiprintf_r+0xa2>
 80087aa:	2a25      	cmp	r2, #37	; 0x25
 80087ac:	d1f9      	bne.n	80087a2 <_vfiprintf_r+0x96>
 80087ae:	ebba 0b04 	subs.w	fp, sl, r4
 80087b2:	d00b      	beq.n	80087cc <_vfiprintf_r+0xc0>
 80087b4:	465b      	mov	r3, fp
 80087b6:	4622      	mov	r2, r4
 80087b8:	4629      	mov	r1, r5
 80087ba:	4630      	mov	r0, r6
 80087bc:	f7ff ff93 	bl	80086e6 <__sfputs_r>
 80087c0:	3001      	adds	r0, #1
 80087c2:	f000 80aa 	beq.w	800891a <_vfiprintf_r+0x20e>
 80087c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087c8:	445a      	add	r2, fp
 80087ca:	9209      	str	r2, [sp, #36]	; 0x24
 80087cc:	f89a 3000 	ldrb.w	r3, [sl]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f000 80a2 	beq.w	800891a <_vfiprintf_r+0x20e>
 80087d6:	2300      	movs	r3, #0
 80087d8:	f04f 32ff 	mov.w	r2, #4294967295
 80087dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087e0:	f10a 0a01 	add.w	sl, sl, #1
 80087e4:	9304      	str	r3, [sp, #16]
 80087e6:	9307      	str	r3, [sp, #28]
 80087e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087ec:	931a      	str	r3, [sp, #104]	; 0x68
 80087ee:	4654      	mov	r4, sl
 80087f0:	2205      	movs	r2, #5
 80087f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087f6:	4858      	ldr	r0, [pc, #352]	; (8008958 <_vfiprintf_r+0x24c>)
 80087f8:	f7f7 fcfa 	bl	80001f0 <memchr>
 80087fc:	9a04      	ldr	r2, [sp, #16]
 80087fe:	b9d8      	cbnz	r0, 8008838 <_vfiprintf_r+0x12c>
 8008800:	06d1      	lsls	r1, r2, #27
 8008802:	bf44      	itt	mi
 8008804:	2320      	movmi	r3, #32
 8008806:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800880a:	0713      	lsls	r3, r2, #28
 800880c:	bf44      	itt	mi
 800880e:	232b      	movmi	r3, #43	; 0x2b
 8008810:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008814:	f89a 3000 	ldrb.w	r3, [sl]
 8008818:	2b2a      	cmp	r3, #42	; 0x2a
 800881a:	d015      	beq.n	8008848 <_vfiprintf_r+0x13c>
 800881c:	9a07      	ldr	r2, [sp, #28]
 800881e:	4654      	mov	r4, sl
 8008820:	2000      	movs	r0, #0
 8008822:	f04f 0c0a 	mov.w	ip, #10
 8008826:	4621      	mov	r1, r4
 8008828:	f811 3b01 	ldrb.w	r3, [r1], #1
 800882c:	3b30      	subs	r3, #48	; 0x30
 800882e:	2b09      	cmp	r3, #9
 8008830:	d94e      	bls.n	80088d0 <_vfiprintf_r+0x1c4>
 8008832:	b1b0      	cbz	r0, 8008862 <_vfiprintf_r+0x156>
 8008834:	9207      	str	r2, [sp, #28]
 8008836:	e014      	b.n	8008862 <_vfiprintf_r+0x156>
 8008838:	eba0 0308 	sub.w	r3, r0, r8
 800883c:	fa09 f303 	lsl.w	r3, r9, r3
 8008840:	4313      	orrs	r3, r2
 8008842:	9304      	str	r3, [sp, #16]
 8008844:	46a2      	mov	sl, r4
 8008846:	e7d2      	b.n	80087ee <_vfiprintf_r+0xe2>
 8008848:	9b03      	ldr	r3, [sp, #12]
 800884a:	1d19      	adds	r1, r3, #4
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	9103      	str	r1, [sp, #12]
 8008850:	2b00      	cmp	r3, #0
 8008852:	bfbb      	ittet	lt
 8008854:	425b      	neglt	r3, r3
 8008856:	f042 0202 	orrlt.w	r2, r2, #2
 800885a:	9307      	strge	r3, [sp, #28]
 800885c:	9307      	strlt	r3, [sp, #28]
 800885e:	bfb8      	it	lt
 8008860:	9204      	strlt	r2, [sp, #16]
 8008862:	7823      	ldrb	r3, [r4, #0]
 8008864:	2b2e      	cmp	r3, #46	; 0x2e
 8008866:	d10c      	bne.n	8008882 <_vfiprintf_r+0x176>
 8008868:	7863      	ldrb	r3, [r4, #1]
 800886a:	2b2a      	cmp	r3, #42	; 0x2a
 800886c:	d135      	bne.n	80088da <_vfiprintf_r+0x1ce>
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	1d1a      	adds	r2, r3, #4
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	9203      	str	r2, [sp, #12]
 8008876:	2b00      	cmp	r3, #0
 8008878:	bfb8      	it	lt
 800887a:	f04f 33ff 	movlt.w	r3, #4294967295
 800887e:	3402      	adds	r4, #2
 8008880:	9305      	str	r3, [sp, #20]
 8008882:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008968 <_vfiprintf_r+0x25c>
 8008886:	7821      	ldrb	r1, [r4, #0]
 8008888:	2203      	movs	r2, #3
 800888a:	4650      	mov	r0, sl
 800888c:	f7f7 fcb0 	bl	80001f0 <memchr>
 8008890:	b140      	cbz	r0, 80088a4 <_vfiprintf_r+0x198>
 8008892:	2340      	movs	r3, #64	; 0x40
 8008894:	eba0 000a 	sub.w	r0, r0, sl
 8008898:	fa03 f000 	lsl.w	r0, r3, r0
 800889c:	9b04      	ldr	r3, [sp, #16]
 800889e:	4303      	orrs	r3, r0
 80088a0:	3401      	adds	r4, #1
 80088a2:	9304      	str	r3, [sp, #16]
 80088a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088a8:	482c      	ldr	r0, [pc, #176]	; (800895c <_vfiprintf_r+0x250>)
 80088aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088ae:	2206      	movs	r2, #6
 80088b0:	f7f7 fc9e 	bl	80001f0 <memchr>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d03f      	beq.n	8008938 <_vfiprintf_r+0x22c>
 80088b8:	4b29      	ldr	r3, [pc, #164]	; (8008960 <_vfiprintf_r+0x254>)
 80088ba:	bb1b      	cbnz	r3, 8008904 <_vfiprintf_r+0x1f8>
 80088bc:	9b03      	ldr	r3, [sp, #12]
 80088be:	3307      	adds	r3, #7
 80088c0:	f023 0307 	bic.w	r3, r3, #7
 80088c4:	3308      	adds	r3, #8
 80088c6:	9303      	str	r3, [sp, #12]
 80088c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ca:	443b      	add	r3, r7
 80088cc:	9309      	str	r3, [sp, #36]	; 0x24
 80088ce:	e767      	b.n	80087a0 <_vfiprintf_r+0x94>
 80088d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80088d4:	460c      	mov	r4, r1
 80088d6:	2001      	movs	r0, #1
 80088d8:	e7a5      	b.n	8008826 <_vfiprintf_r+0x11a>
 80088da:	2300      	movs	r3, #0
 80088dc:	3401      	adds	r4, #1
 80088de:	9305      	str	r3, [sp, #20]
 80088e0:	4619      	mov	r1, r3
 80088e2:	f04f 0c0a 	mov.w	ip, #10
 80088e6:	4620      	mov	r0, r4
 80088e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088ec:	3a30      	subs	r2, #48	; 0x30
 80088ee:	2a09      	cmp	r2, #9
 80088f0:	d903      	bls.n	80088fa <_vfiprintf_r+0x1ee>
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d0c5      	beq.n	8008882 <_vfiprintf_r+0x176>
 80088f6:	9105      	str	r1, [sp, #20]
 80088f8:	e7c3      	b.n	8008882 <_vfiprintf_r+0x176>
 80088fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80088fe:	4604      	mov	r4, r0
 8008900:	2301      	movs	r3, #1
 8008902:	e7f0      	b.n	80088e6 <_vfiprintf_r+0x1da>
 8008904:	ab03      	add	r3, sp, #12
 8008906:	9300      	str	r3, [sp, #0]
 8008908:	462a      	mov	r2, r5
 800890a:	4b16      	ldr	r3, [pc, #88]	; (8008964 <_vfiprintf_r+0x258>)
 800890c:	a904      	add	r1, sp, #16
 800890e:	4630      	mov	r0, r6
 8008910:	f7fd fe14 	bl	800653c <_printf_float>
 8008914:	4607      	mov	r7, r0
 8008916:	1c78      	adds	r0, r7, #1
 8008918:	d1d6      	bne.n	80088c8 <_vfiprintf_r+0x1bc>
 800891a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800891c:	07d9      	lsls	r1, r3, #31
 800891e:	d405      	bmi.n	800892c <_vfiprintf_r+0x220>
 8008920:	89ab      	ldrh	r3, [r5, #12]
 8008922:	059a      	lsls	r2, r3, #22
 8008924:	d402      	bmi.n	800892c <_vfiprintf_r+0x220>
 8008926:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008928:	f000 faaf 	bl	8008e8a <__retarget_lock_release_recursive>
 800892c:	89ab      	ldrh	r3, [r5, #12]
 800892e:	065b      	lsls	r3, r3, #25
 8008930:	f53f af12 	bmi.w	8008758 <_vfiprintf_r+0x4c>
 8008934:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008936:	e711      	b.n	800875c <_vfiprintf_r+0x50>
 8008938:	ab03      	add	r3, sp, #12
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	462a      	mov	r2, r5
 800893e:	4b09      	ldr	r3, [pc, #36]	; (8008964 <_vfiprintf_r+0x258>)
 8008940:	a904      	add	r1, sp, #16
 8008942:	4630      	mov	r0, r6
 8008944:	f7fe f89e 	bl	8006a84 <_printf_i>
 8008948:	e7e4      	b.n	8008914 <_vfiprintf_r+0x208>
 800894a:	bf00      	nop
 800894c:	08009a9c 	.word	0x08009a9c
 8008950:	08009abc 	.word	0x08009abc
 8008954:	08009a7c 	.word	0x08009a7c
 8008958:	08009924 	.word	0x08009924
 800895c:	0800992e 	.word	0x0800992e
 8008960:	0800653d 	.word	0x0800653d
 8008964:	080086e7 	.word	0x080086e7
 8008968:	0800992a 	.word	0x0800992a

0800896c <__swbuf_r>:
 800896c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800896e:	460e      	mov	r6, r1
 8008970:	4614      	mov	r4, r2
 8008972:	4605      	mov	r5, r0
 8008974:	b118      	cbz	r0, 800897e <__swbuf_r+0x12>
 8008976:	6983      	ldr	r3, [r0, #24]
 8008978:	b90b      	cbnz	r3, 800897e <__swbuf_r+0x12>
 800897a:	f000 f9e7 	bl	8008d4c <__sinit>
 800897e:	4b21      	ldr	r3, [pc, #132]	; (8008a04 <__swbuf_r+0x98>)
 8008980:	429c      	cmp	r4, r3
 8008982:	d12b      	bne.n	80089dc <__swbuf_r+0x70>
 8008984:	686c      	ldr	r4, [r5, #4]
 8008986:	69a3      	ldr	r3, [r4, #24]
 8008988:	60a3      	str	r3, [r4, #8]
 800898a:	89a3      	ldrh	r3, [r4, #12]
 800898c:	071a      	lsls	r2, r3, #28
 800898e:	d52f      	bpl.n	80089f0 <__swbuf_r+0x84>
 8008990:	6923      	ldr	r3, [r4, #16]
 8008992:	b36b      	cbz	r3, 80089f0 <__swbuf_r+0x84>
 8008994:	6923      	ldr	r3, [r4, #16]
 8008996:	6820      	ldr	r0, [r4, #0]
 8008998:	1ac0      	subs	r0, r0, r3
 800899a:	6963      	ldr	r3, [r4, #20]
 800899c:	b2f6      	uxtb	r6, r6
 800899e:	4283      	cmp	r3, r0
 80089a0:	4637      	mov	r7, r6
 80089a2:	dc04      	bgt.n	80089ae <__swbuf_r+0x42>
 80089a4:	4621      	mov	r1, r4
 80089a6:	4628      	mov	r0, r5
 80089a8:	f000 f93c 	bl	8008c24 <_fflush_r>
 80089ac:	bb30      	cbnz	r0, 80089fc <__swbuf_r+0x90>
 80089ae:	68a3      	ldr	r3, [r4, #8]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	60a3      	str	r3, [r4, #8]
 80089b4:	6823      	ldr	r3, [r4, #0]
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	6022      	str	r2, [r4, #0]
 80089ba:	701e      	strb	r6, [r3, #0]
 80089bc:	6963      	ldr	r3, [r4, #20]
 80089be:	3001      	adds	r0, #1
 80089c0:	4283      	cmp	r3, r0
 80089c2:	d004      	beq.n	80089ce <__swbuf_r+0x62>
 80089c4:	89a3      	ldrh	r3, [r4, #12]
 80089c6:	07db      	lsls	r3, r3, #31
 80089c8:	d506      	bpl.n	80089d8 <__swbuf_r+0x6c>
 80089ca:	2e0a      	cmp	r6, #10
 80089cc:	d104      	bne.n	80089d8 <__swbuf_r+0x6c>
 80089ce:	4621      	mov	r1, r4
 80089d0:	4628      	mov	r0, r5
 80089d2:	f000 f927 	bl	8008c24 <_fflush_r>
 80089d6:	b988      	cbnz	r0, 80089fc <__swbuf_r+0x90>
 80089d8:	4638      	mov	r0, r7
 80089da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089dc:	4b0a      	ldr	r3, [pc, #40]	; (8008a08 <__swbuf_r+0x9c>)
 80089de:	429c      	cmp	r4, r3
 80089e0:	d101      	bne.n	80089e6 <__swbuf_r+0x7a>
 80089e2:	68ac      	ldr	r4, [r5, #8]
 80089e4:	e7cf      	b.n	8008986 <__swbuf_r+0x1a>
 80089e6:	4b09      	ldr	r3, [pc, #36]	; (8008a0c <__swbuf_r+0xa0>)
 80089e8:	429c      	cmp	r4, r3
 80089ea:	bf08      	it	eq
 80089ec:	68ec      	ldreq	r4, [r5, #12]
 80089ee:	e7ca      	b.n	8008986 <__swbuf_r+0x1a>
 80089f0:	4621      	mov	r1, r4
 80089f2:	4628      	mov	r0, r5
 80089f4:	f000 f81a 	bl	8008a2c <__swsetup_r>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d0cb      	beq.n	8008994 <__swbuf_r+0x28>
 80089fc:	f04f 37ff 	mov.w	r7, #4294967295
 8008a00:	e7ea      	b.n	80089d8 <__swbuf_r+0x6c>
 8008a02:	bf00      	nop
 8008a04:	08009a9c 	.word	0x08009a9c
 8008a08:	08009abc 	.word	0x08009abc
 8008a0c:	08009a7c 	.word	0x08009a7c

08008a10 <__ascii_wctomb>:
 8008a10:	b149      	cbz	r1, 8008a26 <__ascii_wctomb+0x16>
 8008a12:	2aff      	cmp	r2, #255	; 0xff
 8008a14:	bf85      	ittet	hi
 8008a16:	238a      	movhi	r3, #138	; 0x8a
 8008a18:	6003      	strhi	r3, [r0, #0]
 8008a1a:	700a      	strbls	r2, [r1, #0]
 8008a1c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008a20:	bf98      	it	ls
 8008a22:	2001      	movls	r0, #1
 8008a24:	4770      	bx	lr
 8008a26:	4608      	mov	r0, r1
 8008a28:	4770      	bx	lr
	...

08008a2c <__swsetup_r>:
 8008a2c:	4b32      	ldr	r3, [pc, #200]	; (8008af8 <__swsetup_r+0xcc>)
 8008a2e:	b570      	push	{r4, r5, r6, lr}
 8008a30:	681d      	ldr	r5, [r3, #0]
 8008a32:	4606      	mov	r6, r0
 8008a34:	460c      	mov	r4, r1
 8008a36:	b125      	cbz	r5, 8008a42 <__swsetup_r+0x16>
 8008a38:	69ab      	ldr	r3, [r5, #24]
 8008a3a:	b913      	cbnz	r3, 8008a42 <__swsetup_r+0x16>
 8008a3c:	4628      	mov	r0, r5
 8008a3e:	f000 f985 	bl	8008d4c <__sinit>
 8008a42:	4b2e      	ldr	r3, [pc, #184]	; (8008afc <__swsetup_r+0xd0>)
 8008a44:	429c      	cmp	r4, r3
 8008a46:	d10f      	bne.n	8008a68 <__swsetup_r+0x3c>
 8008a48:	686c      	ldr	r4, [r5, #4]
 8008a4a:	89a3      	ldrh	r3, [r4, #12]
 8008a4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a50:	0719      	lsls	r1, r3, #28
 8008a52:	d42c      	bmi.n	8008aae <__swsetup_r+0x82>
 8008a54:	06dd      	lsls	r5, r3, #27
 8008a56:	d411      	bmi.n	8008a7c <__swsetup_r+0x50>
 8008a58:	2309      	movs	r3, #9
 8008a5a:	6033      	str	r3, [r6, #0]
 8008a5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a60:	81a3      	strh	r3, [r4, #12]
 8008a62:	f04f 30ff 	mov.w	r0, #4294967295
 8008a66:	e03e      	b.n	8008ae6 <__swsetup_r+0xba>
 8008a68:	4b25      	ldr	r3, [pc, #148]	; (8008b00 <__swsetup_r+0xd4>)
 8008a6a:	429c      	cmp	r4, r3
 8008a6c:	d101      	bne.n	8008a72 <__swsetup_r+0x46>
 8008a6e:	68ac      	ldr	r4, [r5, #8]
 8008a70:	e7eb      	b.n	8008a4a <__swsetup_r+0x1e>
 8008a72:	4b24      	ldr	r3, [pc, #144]	; (8008b04 <__swsetup_r+0xd8>)
 8008a74:	429c      	cmp	r4, r3
 8008a76:	bf08      	it	eq
 8008a78:	68ec      	ldreq	r4, [r5, #12]
 8008a7a:	e7e6      	b.n	8008a4a <__swsetup_r+0x1e>
 8008a7c:	0758      	lsls	r0, r3, #29
 8008a7e:	d512      	bpl.n	8008aa6 <__swsetup_r+0x7a>
 8008a80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a82:	b141      	cbz	r1, 8008a96 <__swsetup_r+0x6a>
 8008a84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a88:	4299      	cmp	r1, r3
 8008a8a:	d002      	beq.n	8008a92 <__swsetup_r+0x66>
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f7ff fb6f 	bl	8008170 <_free_r>
 8008a92:	2300      	movs	r3, #0
 8008a94:	6363      	str	r3, [r4, #52]	; 0x34
 8008a96:	89a3      	ldrh	r3, [r4, #12]
 8008a98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a9c:	81a3      	strh	r3, [r4, #12]
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	6063      	str	r3, [r4, #4]
 8008aa2:	6923      	ldr	r3, [r4, #16]
 8008aa4:	6023      	str	r3, [r4, #0]
 8008aa6:	89a3      	ldrh	r3, [r4, #12]
 8008aa8:	f043 0308 	orr.w	r3, r3, #8
 8008aac:	81a3      	strh	r3, [r4, #12]
 8008aae:	6923      	ldr	r3, [r4, #16]
 8008ab0:	b94b      	cbnz	r3, 8008ac6 <__swsetup_r+0x9a>
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ab8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008abc:	d003      	beq.n	8008ac6 <__swsetup_r+0x9a>
 8008abe:	4621      	mov	r1, r4
 8008ac0:	4630      	mov	r0, r6
 8008ac2:	f000 fa07 	bl	8008ed4 <__smakebuf_r>
 8008ac6:	89a0      	ldrh	r0, [r4, #12]
 8008ac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008acc:	f010 0301 	ands.w	r3, r0, #1
 8008ad0:	d00a      	beq.n	8008ae8 <__swsetup_r+0xbc>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	60a3      	str	r3, [r4, #8]
 8008ad6:	6963      	ldr	r3, [r4, #20]
 8008ad8:	425b      	negs	r3, r3
 8008ada:	61a3      	str	r3, [r4, #24]
 8008adc:	6923      	ldr	r3, [r4, #16]
 8008ade:	b943      	cbnz	r3, 8008af2 <__swsetup_r+0xc6>
 8008ae0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ae4:	d1ba      	bne.n	8008a5c <__swsetup_r+0x30>
 8008ae6:	bd70      	pop	{r4, r5, r6, pc}
 8008ae8:	0781      	lsls	r1, r0, #30
 8008aea:	bf58      	it	pl
 8008aec:	6963      	ldrpl	r3, [r4, #20]
 8008aee:	60a3      	str	r3, [r4, #8]
 8008af0:	e7f4      	b.n	8008adc <__swsetup_r+0xb0>
 8008af2:	2000      	movs	r0, #0
 8008af4:	e7f7      	b.n	8008ae6 <__swsetup_r+0xba>
 8008af6:	bf00      	nop
 8008af8:	2000000c 	.word	0x2000000c
 8008afc:	08009a9c 	.word	0x08009a9c
 8008b00:	08009abc 	.word	0x08009abc
 8008b04:	08009a7c 	.word	0x08009a7c

08008b08 <abort>:
 8008b08:	b508      	push	{r3, lr}
 8008b0a:	2006      	movs	r0, #6
 8008b0c:	f000 fa52 	bl	8008fb4 <raise>
 8008b10:	2001      	movs	r0, #1
 8008b12:	f7f9 fcc1 	bl	8002498 <_exit>
	...

08008b18 <__sflush_r>:
 8008b18:	898a      	ldrh	r2, [r1, #12]
 8008b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b1e:	4605      	mov	r5, r0
 8008b20:	0710      	lsls	r0, r2, #28
 8008b22:	460c      	mov	r4, r1
 8008b24:	d458      	bmi.n	8008bd8 <__sflush_r+0xc0>
 8008b26:	684b      	ldr	r3, [r1, #4]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	dc05      	bgt.n	8008b38 <__sflush_r+0x20>
 8008b2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	dc02      	bgt.n	8008b38 <__sflush_r+0x20>
 8008b32:	2000      	movs	r0, #0
 8008b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b3a:	2e00      	cmp	r6, #0
 8008b3c:	d0f9      	beq.n	8008b32 <__sflush_r+0x1a>
 8008b3e:	2300      	movs	r3, #0
 8008b40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b44:	682f      	ldr	r7, [r5, #0]
 8008b46:	602b      	str	r3, [r5, #0]
 8008b48:	d032      	beq.n	8008bb0 <__sflush_r+0x98>
 8008b4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b4c:	89a3      	ldrh	r3, [r4, #12]
 8008b4e:	075a      	lsls	r2, r3, #29
 8008b50:	d505      	bpl.n	8008b5e <__sflush_r+0x46>
 8008b52:	6863      	ldr	r3, [r4, #4]
 8008b54:	1ac0      	subs	r0, r0, r3
 8008b56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b58:	b10b      	cbz	r3, 8008b5e <__sflush_r+0x46>
 8008b5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b5c:	1ac0      	subs	r0, r0, r3
 8008b5e:	2300      	movs	r3, #0
 8008b60:	4602      	mov	r2, r0
 8008b62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b64:	6a21      	ldr	r1, [r4, #32]
 8008b66:	4628      	mov	r0, r5
 8008b68:	47b0      	blx	r6
 8008b6a:	1c43      	adds	r3, r0, #1
 8008b6c:	89a3      	ldrh	r3, [r4, #12]
 8008b6e:	d106      	bne.n	8008b7e <__sflush_r+0x66>
 8008b70:	6829      	ldr	r1, [r5, #0]
 8008b72:	291d      	cmp	r1, #29
 8008b74:	d82c      	bhi.n	8008bd0 <__sflush_r+0xb8>
 8008b76:	4a2a      	ldr	r2, [pc, #168]	; (8008c20 <__sflush_r+0x108>)
 8008b78:	40ca      	lsrs	r2, r1
 8008b7a:	07d6      	lsls	r6, r2, #31
 8008b7c:	d528      	bpl.n	8008bd0 <__sflush_r+0xb8>
 8008b7e:	2200      	movs	r2, #0
 8008b80:	6062      	str	r2, [r4, #4]
 8008b82:	04d9      	lsls	r1, r3, #19
 8008b84:	6922      	ldr	r2, [r4, #16]
 8008b86:	6022      	str	r2, [r4, #0]
 8008b88:	d504      	bpl.n	8008b94 <__sflush_r+0x7c>
 8008b8a:	1c42      	adds	r2, r0, #1
 8008b8c:	d101      	bne.n	8008b92 <__sflush_r+0x7a>
 8008b8e:	682b      	ldr	r3, [r5, #0]
 8008b90:	b903      	cbnz	r3, 8008b94 <__sflush_r+0x7c>
 8008b92:	6560      	str	r0, [r4, #84]	; 0x54
 8008b94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b96:	602f      	str	r7, [r5, #0]
 8008b98:	2900      	cmp	r1, #0
 8008b9a:	d0ca      	beq.n	8008b32 <__sflush_r+0x1a>
 8008b9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ba0:	4299      	cmp	r1, r3
 8008ba2:	d002      	beq.n	8008baa <__sflush_r+0x92>
 8008ba4:	4628      	mov	r0, r5
 8008ba6:	f7ff fae3 	bl	8008170 <_free_r>
 8008baa:	2000      	movs	r0, #0
 8008bac:	6360      	str	r0, [r4, #52]	; 0x34
 8008bae:	e7c1      	b.n	8008b34 <__sflush_r+0x1c>
 8008bb0:	6a21      	ldr	r1, [r4, #32]
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	47b0      	blx	r6
 8008bb8:	1c41      	adds	r1, r0, #1
 8008bba:	d1c7      	bne.n	8008b4c <__sflush_r+0x34>
 8008bbc:	682b      	ldr	r3, [r5, #0]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d0c4      	beq.n	8008b4c <__sflush_r+0x34>
 8008bc2:	2b1d      	cmp	r3, #29
 8008bc4:	d001      	beq.n	8008bca <__sflush_r+0xb2>
 8008bc6:	2b16      	cmp	r3, #22
 8008bc8:	d101      	bne.n	8008bce <__sflush_r+0xb6>
 8008bca:	602f      	str	r7, [r5, #0]
 8008bcc:	e7b1      	b.n	8008b32 <__sflush_r+0x1a>
 8008bce:	89a3      	ldrh	r3, [r4, #12]
 8008bd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bd4:	81a3      	strh	r3, [r4, #12]
 8008bd6:	e7ad      	b.n	8008b34 <__sflush_r+0x1c>
 8008bd8:	690f      	ldr	r7, [r1, #16]
 8008bda:	2f00      	cmp	r7, #0
 8008bdc:	d0a9      	beq.n	8008b32 <__sflush_r+0x1a>
 8008bde:	0793      	lsls	r3, r2, #30
 8008be0:	680e      	ldr	r6, [r1, #0]
 8008be2:	bf08      	it	eq
 8008be4:	694b      	ldreq	r3, [r1, #20]
 8008be6:	600f      	str	r7, [r1, #0]
 8008be8:	bf18      	it	ne
 8008bea:	2300      	movne	r3, #0
 8008bec:	eba6 0807 	sub.w	r8, r6, r7
 8008bf0:	608b      	str	r3, [r1, #8]
 8008bf2:	f1b8 0f00 	cmp.w	r8, #0
 8008bf6:	dd9c      	ble.n	8008b32 <__sflush_r+0x1a>
 8008bf8:	6a21      	ldr	r1, [r4, #32]
 8008bfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008bfc:	4643      	mov	r3, r8
 8008bfe:	463a      	mov	r2, r7
 8008c00:	4628      	mov	r0, r5
 8008c02:	47b0      	blx	r6
 8008c04:	2800      	cmp	r0, #0
 8008c06:	dc06      	bgt.n	8008c16 <__sflush_r+0xfe>
 8008c08:	89a3      	ldrh	r3, [r4, #12]
 8008c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c0e:	81a3      	strh	r3, [r4, #12]
 8008c10:	f04f 30ff 	mov.w	r0, #4294967295
 8008c14:	e78e      	b.n	8008b34 <__sflush_r+0x1c>
 8008c16:	4407      	add	r7, r0
 8008c18:	eba8 0800 	sub.w	r8, r8, r0
 8008c1c:	e7e9      	b.n	8008bf2 <__sflush_r+0xda>
 8008c1e:	bf00      	nop
 8008c20:	20400001 	.word	0x20400001

08008c24 <_fflush_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	690b      	ldr	r3, [r1, #16]
 8008c28:	4605      	mov	r5, r0
 8008c2a:	460c      	mov	r4, r1
 8008c2c:	b913      	cbnz	r3, 8008c34 <_fflush_r+0x10>
 8008c2e:	2500      	movs	r5, #0
 8008c30:	4628      	mov	r0, r5
 8008c32:	bd38      	pop	{r3, r4, r5, pc}
 8008c34:	b118      	cbz	r0, 8008c3e <_fflush_r+0x1a>
 8008c36:	6983      	ldr	r3, [r0, #24]
 8008c38:	b90b      	cbnz	r3, 8008c3e <_fflush_r+0x1a>
 8008c3a:	f000 f887 	bl	8008d4c <__sinit>
 8008c3e:	4b14      	ldr	r3, [pc, #80]	; (8008c90 <_fflush_r+0x6c>)
 8008c40:	429c      	cmp	r4, r3
 8008c42:	d11b      	bne.n	8008c7c <_fflush_r+0x58>
 8008c44:	686c      	ldr	r4, [r5, #4]
 8008c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d0ef      	beq.n	8008c2e <_fflush_r+0xa>
 8008c4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c50:	07d0      	lsls	r0, r2, #31
 8008c52:	d404      	bmi.n	8008c5e <_fflush_r+0x3a>
 8008c54:	0599      	lsls	r1, r3, #22
 8008c56:	d402      	bmi.n	8008c5e <_fflush_r+0x3a>
 8008c58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c5a:	f000 f915 	bl	8008e88 <__retarget_lock_acquire_recursive>
 8008c5e:	4628      	mov	r0, r5
 8008c60:	4621      	mov	r1, r4
 8008c62:	f7ff ff59 	bl	8008b18 <__sflush_r>
 8008c66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c68:	07da      	lsls	r2, r3, #31
 8008c6a:	4605      	mov	r5, r0
 8008c6c:	d4e0      	bmi.n	8008c30 <_fflush_r+0xc>
 8008c6e:	89a3      	ldrh	r3, [r4, #12]
 8008c70:	059b      	lsls	r3, r3, #22
 8008c72:	d4dd      	bmi.n	8008c30 <_fflush_r+0xc>
 8008c74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c76:	f000 f908 	bl	8008e8a <__retarget_lock_release_recursive>
 8008c7a:	e7d9      	b.n	8008c30 <_fflush_r+0xc>
 8008c7c:	4b05      	ldr	r3, [pc, #20]	; (8008c94 <_fflush_r+0x70>)
 8008c7e:	429c      	cmp	r4, r3
 8008c80:	d101      	bne.n	8008c86 <_fflush_r+0x62>
 8008c82:	68ac      	ldr	r4, [r5, #8]
 8008c84:	e7df      	b.n	8008c46 <_fflush_r+0x22>
 8008c86:	4b04      	ldr	r3, [pc, #16]	; (8008c98 <_fflush_r+0x74>)
 8008c88:	429c      	cmp	r4, r3
 8008c8a:	bf08      	it	eq
 8008c8c:	68ec      	ldreq	r4, [r5, #12]
 8008c8e:	e7da      	b.n	8008c46 <_fflush_r+0x22>
 8008c90:	08009a9c 	.word	0x08009a9c
 8008c94:	08009abc 	.word	0x08009abc
 8008c98:	08009a7c 	.word	0x08009a7c

08008c9c <std>:
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	b510      	push	{r4, lr}
 8008ca0:	4604      	mov	r4, r0
 8008ca2:	e9c0 3300 	strd	r3, r3, [r0]
 8008ca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008caa:	6083      	str	r3, [r0, #8]
 8008cac:	8181      	strh	r1, [r0, #12]
 8008cae:	6643      	str	r3, [r0, #100]	; 0x64
 8008cb0:	81c2      	strh	r2, [r0, #14]
 8008cb2:	6183      	str	r3, [r0, #24]
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	2208      	movs	r2, #8
 8008cb8:	305c      	adds	r0, #92	; 0x5c
 8008cba:	f7fd fb97 	bl	80063ec <memset>
 8008cbe:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <std+0x38>)
 8008cc0:	6263      	str	r3, [r4, #36]	; 0x24
 8008cc2:	4b05      	ldr	r3, [pc, #20]	; (8008cd8 <std+0x3c>)
 8008cc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008cc6:	4b05      	ldr	r3, [pc, #20]	; (8008cdc <std+0x40>)
 8008cc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cca:	4b05      	ldr	r3, [pc, #20]	; (8008ce0 <std+0x44>)
 8008ccc:	6224      	str	r4, [r4, #32]
 8008cce:	6323      	str	r3, [r4, #48]	; 0x30
 8008cd0:	bd10      	pop	{r4, pc}
 8008cd2:	bf00      	nop
 8008cd4:	08008fed 	.word	0x08008fed
 8008cd8:	0800900f 	.word	0x0800900f
 8008cdc:	08009047 	.word	0x08009047
 8008ce0:	0800906b 	.word	0x0800906b

08008ce4 <_cleanup_r>:
 8008ce4:	4901      	ldr	r1, [pc, #4]	; (8008cec <_cleanup_r+0x8>)
 8008ce6:	f000 b8af 	b.w	8008e48 <_fwalk_reent>
 8008cea:	bf00      	nop
 8008cec:	08008c25 	.word	0x08008c25

08008cf0 <__sfmoreglue>:
 8008cf0:	b570      	push	{r4, r5, r6, lr}
 8008cf2:	1e4a      	subs	r2, r1, #1
 8008cf4:	2568      	movs	r5, #104	; 0x68
 8008cf6:	4355      	muls	r5, r2
 8008cf8:	460e      	mov	r6, r1
 8008cfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008cfe:	f7ff fa87 	bl	8008210 <_malloc_r>
 8008d02:	4604      	mov	r4, r0
 8008d04:	b140      	cbz	r0, 8008d18 <__sfmoreglue+0x28>
 8008d06:	2100      	movs	r1, #0
 8008d08:	e9c0 1600 	strd	r1, r6, [r0]
 8008d0c:	300c      	adds	r0, #12
 8008d0e:	60a0      	str	r0, [r4, #8]
 8008d10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008d14:	f7fd fb6a 	bl	80063ec <memset>
 8008d18:	4620      	mov	r0, r4
 8008d1a:	bd70      	pop	{r4, r5, r6, pc}

08008d1c <__sfp_lock_acquire>:
 8008d1c:	4801      	ldr	r0, [pc, #4]	; (8008d24 <__sfp_lock_acquire+0x8>)
 8008d1e:	f000 b8b3 	b.w	8008e88 <__retarget_lock_acquire_recursive>
 8008d22:	bf00      	nop
 8008d24:	20000824 	.word	0x20000824

08008d28 <__sfp_lock_release>:
 8008d28:	4801      	ldr	r0, [pc, #4]	; (8008d30 <__sfp_lock_release+0x8>)
 8008d2a:	f000 b8ae 	b.w	8008e8a <__retarget_lock_release_recursive>
 8008d2e:	bf00      	nop
 8008d30:	20000824 	.word	0x20000824

08008d34 <__sinit_lock_acquire>:
 8008d34:	4801      	ldr	r0, [pc, #4]	; (8008d3c <__sinit_lock_acquire+0x8>)
 8008d36:	f000 b8a7 	b.w	8008e88 <__retarget_lock_acquire_recursive>
 8008d3a:	bf00      	nop
 8008d3c:	2000081f 	.word	0x2000081f

08008d40 <__sinit_lock_release>:
 8008d40:	4801      	ldr	r0, [pc, #4]	; (8008d48 <__sinit_lock_release+0x8>)
 8008d42:	f000 b8a2 	b.w	8008e8a <__retarget_lock_release_recursive>
 8008d46:	bf00      	nop
 8008d48:	2000081f 	.word	0x2000081f

08008d4c <__sinit>:
 8008d4c:	b510      	push	{r4, lr}
 8008d4e:	4604      	mov	r4, r0
 8008d50:	f7ff fff0 	bl	8008d34 <__sinit_lock_acquire>
 8008d54:	69a3      	ldr	r3, [r4, #24]
 8008d56:	b11b      	cbz	r3, 8008d60 <__sinit+0x14>
 8008d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d5c:	f7ff bff0 	b.w	8008d40 <__sinit_lock_release>
 8008d60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d64:	6523      	str	r3, [r4, #80]	; 0x50
 8008d66:	4b13      	ldr	r3, [pc, #76]	; (8008db4 <__sinit+0x68>)
 8008d68:	4a13      	ldr	r2, [pc, #76]	; (8008db8 <__sinit+0x6c>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d6e:	42a3      	cmp	r3, r4
 8008d70:	bf04      	itt	eq
 8008d72:	2301      	moveq	r3, #1
 8008d74:	61a3      	streq	r3, [r4, #24]
 8008d76:	4620      	mov	r0, r4
 8008d78:	f000 f820 	bl	8008dbc <__sfp>
 8008d7c:	6060      	str	r0, [r4, #4]
 8008d7e:	4620      	mov	r0, r4
 8008d80:	f000 f81c 	bl	8008dbc <__sfp>
 8008d84:	60a0      	str	r0, [r4, #8]
 8008d86:	4620      	mov	r0, r4
 8008d88:	f000 f818 	bl	8008dbc <__sfp>
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	60e0      	str	r0, [r4, #12]
 8008d90:	2104      	movs	r1, #4
 8008d92:	6860      	ldr	r0, [r4, #4]
 8008d94:	f7ff ff82 	bl	8008c9c <std>
 8008d98:	68a0      	ldr	r0, [r4, #8]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	2109      	movs	r1, #9
 8008d9e:	f7ff ff7d 	bl	8008c9c <std>
 8008da2:	68e0      	ldr	r0, [r4, #12]
 8008da4:	2202      	movs	r2, #2
 8008da6:	2112      	movs	r1, #18
 8008da8:	f7ff ff78 	bl	8008c9c <std>
 8008dac:	2301      	movs	r3, #1
 8008dae:	61a3      	str	r3, [r4, #24]
 8008db0:	e7d2      	b.n	8008d58 <__sinit+0xc>
 8008db2:	bf00      	nop
 8008db4:	080096f8 	.word	0x080096f8
 8008db8:	08008ce5 	.word	0x08008ce5

08008dbc <__sfp>:
 8008dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dbe:	4607      	mov	r7, r0
 8008dc0:	f7ff ffac 	bl	8008d1c <__sfp_lock_acquire>
 8008dc4:	4b1e      	ldr	r3, [pc, #120]	; (8008e40 <__sfp+0x84>)
 8008dc6:	681e      	ldr	r6, [r3, #0]
 8008dc8:	69b3      	ldr	r3, [r6, #24]
 8008dca:	b913      	cbnz	r3, 8008dd2 <__sfp+0x16>
 8008dcc:	4630      	mov	r0, r6
 8008dce:	f7ff ffbd 	bl	8008d4c <__sinit>
 8008dd2:	3648      	adds	r6, #72	; 0x48
 8008dd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	d503      	bpl.n	8008de4 <__sfp+0x28>
 8008ddc:	6833      	ldr	r3, [r6, #0]
 8008dde:	b30b      	cbz	r3, 8008e24 <__sfp+0x68>
 8008de0:	6836      	ldr	r6, [r6, #0]
 8008de2:	e7f7      	b.n	8008dd4 <__sfp+0x18>
 8008de4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008de8:	b9d5      	cbnz	r5, 8008e20 <__sfp+0x64>
 8008dea:	4b16      	ldr	r3, [pc, #88]	; (8008e44 <__sfp+0x88>)
 8008dec:	60e3      	str	r3, [r4, #12]
 8008dee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008df2:	6665      	str	r5, [r4, #100]	; 0x64
 8008df4:	f000 f847 	bl	8008e86 <__retarget_lock_init_recursive>
 8008df8:	f7ff ff96 	bl	8008d28 <__sfp_lock_release>
 8008dfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008e00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008e04:	6025      	str	r5, [r4, #0]
 8008e06:	61a5      	str	r5, [r4, #24]
 8008e08:	2208      	movs	r2, #8
 8008e0a:	4629      	mov	r1, r5
 8008e0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008e10:	f7fd faec 	bl	80063ec <memset>
 8008e14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008e18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e20:	3468      	adds	r4, #104	; 0x68
 8008e22:	e7d9      	b.n	8008dd8 <__sfp+0x1c>
 8008e24:	2104      	movs	r1, #4
 8008e26:	4638      	mov	r0, r7
 8008e28:	f7ff ff62 	bl	8008cf0 <__sfmoreglue>
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	6030      	str	r0, [r6, #0]
 8008e30:	2800      	cmp	r0, #0
 8008e32:	d1d5      	bne.n	8008de0 <__sfp+0x24>
 8008e34:	f7ff ff78 	bl	8008d28 <__sfp_lock_release>
 8008e38:	230c      	movs	r3, #12
 8008e3a:	603b      	str	r3, [r7, #0]
 8008e3c:	e7ee      	b.n	8008e1c <__sfp+0x60>
 8008e3e:	bf00      	nop
 8008e40:	080096f8 	.word	0x080096f8
 8008e44:	ffff0001 	.word	0xffff0001

08008e48 <_fwalk_reent>:
 8008e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e4c:	4606      	mov	r6, r0
 8008e4e:	4688      	mov	r8, r1
 8008e50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e54:	2700      	movs	r7, #0
 8008e56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e5a:	f1b9 0901 	subs.w	r9, r9, #1
 8008e5e:	d505      	bpl.n	8008e6c <_fwalk_reent+0x24>
 8008e60:	6824      	ldr	r4, [r4, #0]
 8008e62:	2c00      	cmp	r4, #0
 8008e64:	d1f7      	bne.n	8008e56 <_fwalk_reent+0xe>
 8008e66:	4638      	mov	r0, r7
 8008e68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e6c:	89ab      	ldrh	r3, [r5, #12]
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d907      	bls.n	8008e82 <_fwalk_reent+0x3a>
 8008e72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e76:	3301      	adds	r3, #1
 8008e78:	d003      	beq.n	8008e82 <_fwalk_reent+0x3a>
 8008e7a:	4629      	mov	r1, r5
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	47c0      	blx	r8
 8008e80:	4307      	orrs	r7, r0
 8008e82:	3568      	adds	r5, #104	; 0x68
 8008e84:	e7e9      	b.n	8008e5a <_fwalk_reent+0x12>

08008e86 <__retarget_lock_init_recursive>:
 8008e86:	4770      	bx	lr

08008e88 <__retarget_lock_acquire_recursive>:
 8008e88:	4770      	bx	lr

08008e8a <__retarget_lock_release_recursive>:
 8008e8a:	4770      	bx	lr

08008e8c <__swhatbuf_r>:
 8008e8c:	b570      	push	{r4, r5, r6, lr}
 8008e8e:	460e      	mov	r6, r1
 8008e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e94:	2900      	cmp	r1, #0
 8008e96:	b096      	sub	sp, #88	; 0x58
 8008e98:	4614      	mov	r4, r2
 8008e9a:	461d      	mov	r5, r3
 8008e9c:	da07      	bge.n	8008eae <__swhatbuf_r+0x22>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	602b      	str	r3, [r5, #0]
 8008ea2:	89b3      	ldrh	r3, [r6, #12]
 8008ea4:	061a      	lsls	r2, r3, #24
 8008ea6:	d410      	bmi.n	8008eca <__swhatbuf_r+0x3e>
 8008ea8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008eac:	e00e      	b.n	8008ecc <__swhatbuf_r+0x40>
 8008eae:	466a      	mov	r2, sp
 8008eb0:	f000 f902 	bl	80090b8 <_fstat_r>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	dbf2      	blt.n	8008e9e <__swhatbuf_r+0x12>
 8008eb8:	9a01      	ldr	r2, [sp, #4]
 8008eba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008ebe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008ec2:	425a      	negs	r2, r3
 8008ec4:	415a      	adcs	r2, r3
 8008ec6:	602a      	str	r2, [r5, #0]
 8008ec8:	e7ee      	b.n	8008ea8 <__swhatbuf_r+0x1c>
 8008eca:	2340      	movs	r3, #64	; 0x40
 8008ecc:	2000      	movs	r0, #0
 8008ece:	6023      	str	r3, [r4, #0]
 8008ed0:	b016      	add	sp, #88	; 0x58
 8008ed2:	bd70      	pop	{r4, r5, r6, pc}

08008ed4 <__smakebuf_r>:
 8008ed4:	898b      	ldrh	r3, [r1, #12]
 8008ed6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008ed8:	079d      	lsls	r5, r3, #30
 8008eda:	4606      	mov	r6, r0
 8008edc:	460c      	mov	r4, r1
 8008ede:	d507      	bpl.n	8008ef0 <__smakebuf_r+0x1c>
 8008ee0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ee4:	6023      	str	r3, [r4, #0]
 8008ee6:	6123      	str	r3, [r4, #16]
 8008ee8:	2301      	movs	r3, #1
 8008eea:	6163      	str	r3, [r4, #20]
 8008eec:	b002      	add	sp, #8
 8008eee:	bd70      	pop	{r4, r5, r6, pc}
 8008ef0:	ab01      	add	r3, sp, #4
 8008ef2:	466a      	mov	r2, sp
 8008ef4:	f7ff ffca 	bl	8008e8c <__swhatbuf_r>
 8008ef8:	9900      	ldr	r1, [sp, #0]
 8008efa:	4605      	mov	r5, r0
 8008efc:	4630      	mov	r0, r6
 8008efe:	f7ff f987 	bl	8008210 <_malloc_r>
 8008f02:	b948      	cbnz	r0, 8008f18 <__smakebuf_r+0x44>
 8008f04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f08:	059a      	lsls	r2, r3, #22
 8008f0a:	d4ef      	bmi.n	8008eec <__smakebuf_r+0x18>
 8008f0c:	f023 0303 	bic.w	r3, r3, #3
 8008f10:	f043 0302 	orr.w	r3, r3, #2
 8008f14:	81a3      	strh	r3, [r4, #12]
 8008f16:	e7e3      	b.n	8008ee0 <__smakebuf_r+0xc>
 8008f18:	4b0d      	ldr	r3, [pc, #52]	; (8008f50 <__smakebuf_r+0x7c>)
 8008f1a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	6020      	str	r0, [r4, #0]
 8008f20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f24:	81a3      	strh	r3, [r4, #12]
 8008f26:	9b00      	ldr	r3, [sp, #0]
 8008f28:	6163      	str	r3, [r4, #20]
 8008f2a:	9b01      	ldr	r3, [sp, #4]
 8008f2c:	6120      	str	r0, [r4, #16]
 8008f2e:	b15b      	cbz	r3, 8008f48 <__smakebuf_r+0x74>
 8008f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f34:	4630      	mov	r0, r6
 8008f36:	f000 f8d1 	bl	80090dc <_isatty_r>
 8008f3a:	b128      	cbz	r0, 8008f48 <__smakebuf_r+0x74>
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	f023 0303 	bic.w	r3, r3, #3
 8008f42:	f043 0301 	orr.w	r3, r3, #1
 8008f46:	81a3      	strh	r3, [r4, #12]
 8008f48:	89a0      	ldrh	r0, [r4, #12]
 8008f4a:	4305      	orrs	r5, r0
 8008f4c:	81a5      	strh	r5, [r4, #12]
 8008f4e:	e7cd      	b.n	8008eec <__smakebuf_r+0x18>
 8008f50:	08008ce5 	.word	0x08008ce5

08008f54 <_malloc_usable_size_r>:
 8008f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f58:	1f18      	subs	r0, r3, #4
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	bfbc      	itt	lt
 8008f5e:	580b      	ldrlt	r3, [r1, r0]
 8008f60:	18c0      	addlt	r0, r0, r3
 8008f62:	4770      	bx	lr

08008f64 <_raise_r>:
 8008f64:	291f      	cmp	r1, #31
 8008f66:	b538      	push	{r3, r4, r5, lr}
 8008f68:	4604      	mov	r4, r0
 8008f6a:	460d      	mov	r5, r1
 8008f6c:	d904      	bls.n	8008f78 <_raise_r+0x14>
 8008f6e:	2316      	movs	r3, #22
 8008f70:	6003      	str	r3, [r0, #0]
 8008f72:	f04f 30ff 	mov.w	r0, #4294967295
 8008f76:	bd38      	pop	{r3, r4, r5, pc}
 8008f78:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f7a:	b112      	cbz	r2, 8008f82 <_raise_r+0x1e>
 8008f7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f80:	b94b      	cbnz	r3, 8008f96 <_raise_r+0x32>
 8008f82:	4620      	mov	r0, r4
 8008f84:	f000 f830 	bl	8008fe8 <_getpid_r>
 8008f88:	462a      	mov	r2, r5
 8008f8a:	4601      	mov	r1, r0
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f92:	f000 b817 	b.w	8008fc4 <_kill_r>
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d00a      	beq.n	8008fb0 <_raise_r+0x4c>
 8008f9a:	1c59      	adds	r1, r3, #1
 8008f9c:	d103      	bne.n	8008fa6 <_raise_r+0x42>
 8008f9e:	2316      	movs	r3, #22
 8008fa0:	6003      	str	r3, [r0, #0]
 8008fa2:	2001      	movs	r0, #1
 8008fa4:	e7e7      	b.n	8008f76 <_raise_r+0x12>
 8008fa6:	2400      	movs	r4, #0
 8008fa8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fac:	4628      	mov	r0, r5
 8008fae:	4798      	blx	r3
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	e7e0      	b.n	8008f76 <_raise_r+0x12>

08008fb4 <raise>:
 8008fb4:	4b02      	ldr	r3, [pc, #8]	; (8008fc0 <raise+0xc>)
 8008fb6:	4601      	mov	r1, r0
 8008fb8:	6818      	ldr	r0, [r3, #0]
 8008fba:	f7ff bfd3 	b.w	8008f64 <_raise_r>
 8008fbe:	bf00      	nop
 8008fc0:	2000000c 	.word	0x2000000c

08008fc4 <_kill_r>:
 8008fc4:	b538      	push	{r3, r4, r5, lr}
 8008fc6:	4d07      	ldr	r5, [pc, #28]	; (8008fe4 <_kill_r+0x20>)
 8008fc8:	2300      	movs	r3, #0
 8008fca:	4604      	mov	r4, r0
 8008fcc:	4608      	mov	r0, r1
 8008fce:	4611      	mov	r1, r2
 8008fd0:	602b      	str	r3, [r5, #0]
 8008fd2:	f7f9 fa51 	bl	8002478 <_kill>
 8008fd6:	1c43      	adds	r3, r0, #1
 8008fd8:	d102      	bne.n	8008fe0 <_kill_r+0x1c>
 8008fda:	682b      	ldr	r3, [r5, #0]
 8008fdc:	b103      	cbz	r3, 8008fe0 <_kill_r+0x1c>
 8008fde:	6023      	str	r3, [r4, #0]
 8008fe0:	bd38      	pop	{r3, r4, r5, pc}
 8008fe2:	bf00      	nop
 8008fe4:	20000818 	.word	0x20000818

08008fe8 <_getpid_r>:
 8008fe8:	f7f9 ba3e 	b.w	8002468 <_getpid>

08008fec <__sread>:
 8008fec:	b510      	push	{r4, lr}
 8008fee:	460c      	mov	r4, r1
 8008ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff4:	f000 f894 	bl	8009120 <_read_r>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	bfab      	itete	ge
 8008ffc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ffe:	89a3      	ldrhlt	r3, [r4, #12]
 8009000:	181b      	addge	r3, r3, r0
 8009002:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009006:	bfac      	ite	ge
 8009008:	6563      	strge	r3, [r4, #84]	; 0x54
 800900a:	81a3      	strhlt	r3, [r4, #12]
 800900c:	bd10      	pop	{r4, pc}

0800900e <__swrite>:
 800900e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009012:	461f      	mov	r7, r3
 8009014:	898b      	ldrh	r3, [r1, #12]
 8009016:	05db      	lsls	r3, r3, #23
 8009018:	4605      	mov	r5, r0
 800901a:	460c      	mov	r4, r1
 800901c:	4616      	mov	r6, r2
 800901e:	d505      	bpl.n	800902c <__swrite+0x1e>
 8009020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009024:	2302      	movs	r3, #2
 8009026:	2200      	movs	r2, #0
 8009028:	f000 f868 	bl	80090fc <_lseek_r>
 800902c:	89a3      	ldrh	r3, [r4, #12]
 800902e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009032:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009036:	81a3      	strh	r3, [r4, #12]
 8009038:	4632      	mov	r2, r6
 800903a:	463b      	mov	r3, r7
 800903c:	4628      	mov	r0, r5
 800903e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009042:	f000 b817 	b.w	8009074 <_write_r>

08009046 <__sseek>:
 8009046:	b510      	push	{r4, lr}
 8009048:	460c      	mov	r4, r1
 800904a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800904e:	f000 f855 	bl	80090fc <_lseek_r>
 8009052:	1c43      	adds	r3, r0, #1
 8009054:	89a3      	ldrh	r3, [r4, #12]
 8009056:	bf15      	itete	ne
 8009058:	6560      	strne	r0, [r4, #84]	; 0x54
 800905a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800905e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009062:	81a3      	strheq	r3, [r4, #12]
 8009064:	bf18      	it	ne
 8009066:	81a3      	strhne	r3, [r4, #12]
 8009068:	bd10      	pop	{r4, pc}

0800906a <__sclose>:
 800906a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800906e:	f000 b813 	b.w	8009098 <_close_r>
	...

08009074 <_write_r>:
 8009074:	b538      	push	{r3, r4, r5, lr}
 8009076:	4d07      	ldr	r5, [pc, #28]	; (8009094 <_write_r+0x20>)
 8009078:	4604      	mov	r4, r0
 800907a:	4608      	mov	r0, r1
 800907c:	4611      	mov	r1, r2
 800907e:	2200      	movs	r2, #0
 8009080:	602a      	str	r2, [r5, #0]
 8009082:	461a      	mov	r2, r3
 8009084:	f7f9 fa2f 	bl	80024e6 <_write>
 8009088:	1c43      	adds	r3, r0, #1
 800908a:	d102      	bne.n	8009092 <_write_r+0x1e>
 800908c:	682b      	ldr	r3, [r5, #0]
 800908e:	b103      	cbz	r3, 8009092 <_write_r+0x1e>
 8009090:	6023      	str	r3, [r4, #0]
 8009092:	bd38      	pop	{r3, r4, r5, pc}
 8009094:	20000818 	.word	0x20000818

08009098 <_close_r>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	4d06      	ldr	r5, [pc, #24]	; (80090b4 <_close_r+0x1c>)
 800909c:	2300      	movs	r3, #0
 800909e:	4604      	mov	r4, r0
 80090a0:	4608      	mov	r0, r1
 80090a2:	602b      	str	r3, [r5, #0]
 80090a4:	f7f9 fa3b 	bl	800251e <_close>
 80090a8:	1c43      	adds	r3, r0, #1
 80090aa:	d102      	bne.n	80090b2 <_close_r+0x1a>
 80090ac:	682b      	ldr	r3, [r5, #0]
 80090ae:	b103      	cbz	r3, 80090b2 <_close_r+0x1a>
 80090b0:	6023      	str	r3, [r4, #0]
 80090b2:	bd38      	pop	{r3, r4, r5, pc}
 80090b4:	20000818 	.word	0x20000818

080090b8 <_fstat_r>:
 80090b8:	b538      	push	{r3, r4, r5, lr}
 80090ba:	4d07      	ldr	r5, [pc, #28]	; (80090d8 <_fstat_r+0x20>)
 80090bc:	2300      	movs	r3, #0
 80090be:	4604      	mov	r4, r0
 80090c0:	4608      	mov	r0, r1
 80090c2:	4611      	mov	r1, r2
 80090c4:	602b      	str	r3, [r5, #0]
 80090c6:	f7f9 fa36 	bl	8002536 <_fstat>
 80090ca:	1c43      	adds	r3, r0, #1
 80090cc:	d102      	bne.n	80090d4 <_fstat_r+0x1c>
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	b103      	cbz	r3, 80090d4 <_fstat_r+0x1c>
 80090d2:	6023      	str	r3, [r4, #0]
 80090d4:	bd38      	pop	{r3, r4, r5, pc}
 80090d6:	bf00      	nop
 80090d8:	20000818 	.word	0x20000818

080090dc <_isatty_r>:
 80090dc:	b538      	push	{r3, r4, r5, lr}
 80090de:	4d06      	ldr	r5, [pc, #24]	; (80090f8 <_isatty_r+0x1c>)
 80090e0:	2300      	movs	r3, #0
 80090e2:	4604      	mov	r4, r0
 80090e4:	4608      	mov	r0, r1
 80090e6:	602b      	str	r3, [r5, #0]
 80090e8:	f7f9 fa35 	bl	8002556 <_isatty>
 80090ec:	1c43      	adds	r3, r0, #1
 80090ee:	d102      	bne.n	80090f6 <_isatty_r+0x1a>
 80090f0:	682b      	ldr	r3, [r5, #0]
 80090f2:	b103      	cbz	r3, 80090f6 <_isatty_r+0x1a>
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	bd38      	pop	{r3, r4, r5, pc}
 80090f8:	20000818 	.word	0x20000818

080090fc <_lseek_r>:
 80090fc:	b538      	push	{r3, r4, r5, lr}
 80090fe:	4d07      	ldr	r5, [pc, #28]	; (800911c <_lseek_r+0x20>)
 8009100:	4604      	mov	r4, r0
 8009102:	4608      	mov	r0, r1
 8009104:	4611      	mov	r1, r2
 8009106:	2200      	movs	r2, #0
 8009108:	602a      	str	r2, [r5, #0]
 800910a:	461a      	mov	r2, r3
 800910c:	f7f9 fa2e 	bl	800256c <_lseek>
 8009110:	1c43      	adds	r3, r0, #1
 8009112:	d102      	bne.n	800911a <_lseek_r+0x1e>
 8009114:	682b      	ldr	r3, [r5, #0]
 8009116:	b103      	cbz	r3, 800911a <_lseek_r+0x1e>
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	bd38      	pop	{r3, r4, r5, pc}
 800911c:	20000818 	.word	0x20000818

08009120 <_read_r>:
 8009120:	b538      	push	{r3, r4, r5, lr}
 8009122:	4d07      	ldr	r5, [pc, #28]	; (8009140 <_read_r+0x20>)
 8009124:	4604      	mov	r4, r0
 8009126:	4608      	mov	r0, r1
 8009128:	4611      	mov	r1, r2
 800912a:	2200      	movs	r2, #0
 800912c:	602a      	str	r2, [r5, #0]
 800912e:	461a      	mov	r2, r3
 8009130:	f7f9 f9bc 	bl	80024ac <_read>
 8009134:	1c43      	adds	r3, r0, #1
 8009136:	d102      	bne.n	800913e <_read_r+0x1e>
 8009138:	682b      	ldr	r3, [r5, #0]
 800913a:	b103      	cbz	r3, 800913e <_read_r+0x1e>
 800913c:	6023      	str	r3, [r4, #0]
 800913e:	bd38      	pop	{r3, r4, r5, pc}
 8009140:	20000818 	.word	0x20000818

08009144 <_init>:
 8009144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009146:	bf00      	nop
 8009148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800914a:	bc08      	pop	{r3}
 800914c:	469e      	mov	lr, r3
 800914e:	4770      	bx	lr

08009150 <_fini>:
 8009150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009152:	bf00      	nop
 8009154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009156:	bc08      	pop	{r3}
 8009158:	469e      	mov	lr, r3
 800915a:	4770      	bx	lr
