// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "Vtop__pch.h"

VL_ATTR_COLD void Vtop___024root___eval_static(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_static\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__s_axi_aclk__0 
        = vlSelfRef.gpio_axi__DOT__s_axi_aclk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__s_axi_aresetn__0 
        = vlSelfRef.gpio_axi__DOT__s_axi_aresetn;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_regs__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_regs__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_regs__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_regs__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n;
}

VL_ATTR_COLD void Vtop___024root___eval_initial(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_initial\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
}

VL_ATTR_COLD void Vtop___024root___eval_final(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_final\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_settle(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_settle\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Locals
    IData/*31:0*/ __VstlIterCount;
    // Body
    __VstlIterCount = 0U;
    vlSelfRef.__VstlFirstIteration = 1U;
    do {
        if (VL_UNLIKELY(((0x00000064U < __VstlIterCount)))) {
#ifdef VL_DEBUG
            Vtop___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
#endif
            VL_FATAL_MT("/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/cocotb/../../rtl/verilog/gpio_axi.sv", 15, "", "Settle region did not converge after 100 tries");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
    } while (Vtop___024root___eval_phase__stl(vlSelf));
}

VL_ATTR_COLD void Vtop___024root___eval_triggers__stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_triggers__stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VstlTriggered[0U] = ((0xfffffffffffffffeULL 
                                      & vlSelfRef.__VstlTriggered
                                      [0U]) | (IData)((IData)(vlSelfRef.__VstlFirstIteration)));
    vlSelfRef.__VstlFirstIteration = 0U;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtop___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
    }
#endif
}

VL_ATTR_COLD bool Vtop___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__stl(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD bool Vtop___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___trigger_anySet__stl\n"); );
    // Locals
    IData/*31:0*/ n;
    // Body
    n = 0U;
    do {
        if (in[n]) {
            return (1U);
        }
        n = ((IData)(1U) + n);
    } while ((1U > n));
    return (0U);
}

void Vtop___024root___ico_sequent__TOP__0(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VstlTriggered[0U])) {
        Vtop___024root___ico_sequent__TOP__0(vlSelf);
    }
}

VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_phase__stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Locals
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtop___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = Vtop___024root___trigger_anySet__stl(vlSelfRef.__VstlTriggered);
    if (__VstlExecute) {
        Vtop___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

bool Vtop___024root___trigger_anySet__ico(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__ico(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__ico(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

bool Vtop___024root___trigger_anySet__act(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__act(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__act(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: @(posedge gpio_axi.s_axi_aclk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 1U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 1 is active: @(negedge gpio_axi.s_axi_aresetn)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 2U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 2 is active: @(posedge gpio_axi.u_gpio_regs.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 3U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 3 is active: @(negedge gpio_axi.u_gpio_regs.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 4U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 4 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[0].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 5U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 5 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[0].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 6U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 6 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[1].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 7U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 7 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[1].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 8U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 8 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[2].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 9U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 9 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[2].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 10 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[3].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 11 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[3].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 12 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[4].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 13 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[4].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 14 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[5].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 15 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[5].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000010U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 16 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[6].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000011U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 17 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[6].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000012U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 18 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[7].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000013U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 19 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[7].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000014U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 20 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[8].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000015U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 21 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[8].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000016U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 22 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[9].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000017U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 23 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[9].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000018U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 24 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[10].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000019U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 25 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[10].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 26 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[11].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 27 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[11].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 28 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[12].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 29 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[12].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 30 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[13].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 31 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[13].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000020U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 32 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[14].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000021U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 33 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[14].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000022U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 34 is active: @(posedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[15].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000023U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 35 is active: @(negedge gpio_axi.u_gpio_wrapper.gen_gpio_bits[15].u_gpio_bit.reset_n)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtop___024root___ctor_var_reset(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ctor_var_reset\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    const uint64_t __VscopeHash = VL_MURMUR64_HASH(vlSelf->vlNamep);
    vlSelf->s_axi_aclk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11257814584778400060ull);
    vlSelf->s_axi_aresetn = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6376107974028236780ull);
    vlSelf->s_axi_awaddr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7303631981020876172ull);
    vlSelf->s_axi_awprot = VL_SCOPED_RAND_RESET_I(3, __VscopeHash, 15115230546005115681ull);
    vlSelf->s_axi_awvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13986037914296269070ull);
    vlSelf->s_axi_awready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14099717354022636468ull);
    vlSelf->s_axi_wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11311253403970331505ull);
    vlSelf->s_axi_wstrb = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 18112015138521062007ull);
    vlSelf->s_axi_wvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12168530306759773544ull);
    vlSelf->s_axi_wready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17608475915581965368ull);
    vlSelf->s_axi_bresp = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 15162762900795686431ull);
    vlSelf->s_axi_bvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9334582144896637853ull);
    vlSelf->s_axi_bready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15653039750784194130ull);
    vlSelf->s_axi_araddr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 8722301305194254610ull);
    vlSelf->s_axi_arprot = VL_SCOPED_RAND_RESET_I(3, __VscopeHash, 375973211984234811ull);
    vlSelf->s_axi_arvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17746383479076595557ull);
    vlSelf->s_axi_arready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17791137924766170856ull);
    vlSelf->s_axi_rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12866136205313389248ull);
    vlSelf->s_axi_rresp = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 14929039895447920609ull);
    vlSelf->s_axi_rvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15026938065200214434ull);
    vlSelf->s_axi_rready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1794163653381394343ull);
    vlSelf->io = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3208315421133311965ull);
    vlSelf->intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14971099311476308605ull);
    vlSelf->gpio_axi__DOT__s_axi_aclk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10289339478168742766ull);
    vlSelf->gpio_axi__DOT__s_axi_aresetn = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4331474847187233477ull);
    vlSelf->gpio_axi__DOT__s_axi_awaddr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14552663275430696728ull);
    vlSelf->gpio_axi__DOT__s_axi_awprot = VL_SCOPED_RAND_RESET_I(3, __VscopeHash, 18246763315033161588ull);
    vlSelf->gpio_axi__DOT__s_axi_awvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8049818224151783773ull);
    vlSelf->gpio_axi__DOT__s_axi_awready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9717752609404330056ull);
    vlSelf->gpio_axi__DOT__s_axi_wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 5074662453531137183ull);
    vlSelf->gpio_axi__DOT__s_axi_wstrb = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 11084486593984458005ull);
    vlSelf->gpio_axi__DOT__s_axi_wvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14209944406261238246ull);
    vlSelf->gpio_axi__DOT__s_axi_wready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10712197885141703572ull);
    vlSelf->gpio_axi__DOT__s_axi_bresp = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 12704649394892148668ull);
    vlSelf->gpio_axi__DOT__s_axi_bvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5819432142884349951ull);
    vlSelf->gpio_axi__DOT__s_axi_bready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4519858759002123885ull);
    vlSelf->gpio_axi__DOT__s_axi_araddr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7970296806246821640ull);
    vlSelf->gpio_axi__DOT__s_axi_arprot = VL_SCOPED_RAND_RESET_I(3, __VscopeHash, 4487572865071605729ull);
    vlSelf->gpio_axi__DOT__s_axi_arvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8779709928578427948ull);
    vlSelf->gpio_axi__DOT__s_axi_arready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16153318697318543478ull);
    vlSelf->gpio_axi__DOT__s_axi_rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7554153721607673733ull);
    vlSelf->gpio_axi__DOT__s_axi_rresp = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8435667594060093436ull);
    vlSelf->gpio_axi__DOT__s_axi_rvalid = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17331976194139125146ull);
    vlSelf->gpio_axi__DOT__s_axi_rready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16746560176721422526ull);
    vlSelf->gpio_axi__DOT__io = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 9595489475236297382ull);
    vlSelf->gpio_axi__DOT__intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16589555299608899684ull);
    vlSelf->gpio_axi__DOT__reg_addr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 5969550191385373745ull);
    vlSelf->gpio_axi__DOT__reg_wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15393159776235523487ull);
    vlSelf->gpio_axi__DOT__reg_rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 17816224834004936470ull);
    vlSelf->gpio_axi__DOT__reg_we = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18167990941945036202ull);
    vlSelf->gpio_axi__DOT__reg_re = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16361632725239390953ull);
    vlSelf->gpio_axi__DOT__reg_be = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 13581627283335839572ull);
    vlSelf->gpio_axi__DOT__reg_ack = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12124744473836781546ull);
    vlSelf->gpio_axi__DOT__reg_data_o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3864439377734377644ull);
    vlSelf->gpio_axi__DOT__reg_dir = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 5358702013228287403ull);
    vlSelf->gpio_axi__DOT__gpio_i = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 8139802790119429497ull);
    vlSelf->gpio_axi__DOT__open_drain = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 7547766669937978137ull);
    vlSelf->gpio_axi__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 10535125204581026155ull);
    vlSelf->gpio_axi__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 1907715500165111074ull);
    vlSelf->gpio_axi__DOT__aw_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16949720430875633108ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15388815764334664005ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7298422134119511412ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__addr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 18221734171263744419ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6992674726666195901ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13816388723831756163ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__we = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9071336055972114ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__re = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6710450288461053938ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__be = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 14899943492459553389ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__ack = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7941683229612091572ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__reg_data_o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2999175049108178509ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__reg_dir = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 771227841005624083ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gpio_i = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 1270178400558835636ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__open_drain = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3947090412042376306ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 9263899539202027921ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17174830098787047517ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9049932166804481820ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_data_o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14096503597014552324ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_dir = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 8522558492077509917ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_int_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2587543499637504425ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_int_typ = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 6358867987234395704ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_int_pol = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14487528405651351458ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_int_any = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 15788315499229186469ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_int_sts = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 1036072700905046817ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_deb_th = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6573478191984540219ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_deb_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 11138345730494571946ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_inv_in = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 5767195333316474934ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_inv_out = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 10984785405443234340ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_od_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 7634224434619653513ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_wr_mask = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 8602376996807028137ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_pu_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 16893315363388057070ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_pd_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 8543158758088202798ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_pwm_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 12720385539475086675ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_pwm_cfg = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1311377386220545664ull);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__s_reg_pwm_duty[__Vi0] = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 13735536325021169848ull);
    }
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__pwm_cnt = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 11507240782747035804ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__pwm_prescaler = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3629278166529557652ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__pwm_val = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2842148554889437209ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gpio_i_deb = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 18062162118305873183ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gpio_i_deb_q = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 15122068922731376215ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gpio_edge_pos = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 12652632659962304546ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gpio_edge_neg = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 16594134054167022446ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gpio_edge_any = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17121033033194584429ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__intr_cond = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 13427811149221758418ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__pwm_duty_idx = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 18056420210496783ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__pwm_duty_int = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__0__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7504593333084656738ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__0__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15295128951285114650ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__1__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11259263207200316754ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__1__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 200068449518364603ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__2__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6358660036806465719ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__2__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6852772507072630404ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__3__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6010922799124163949ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__3__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6873183792731779733ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__4__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10801902210740837571ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__4__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6928735906364549594ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__5__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 17572110421183735745ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__5__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12865867111165607167ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__6__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1383145869544548780ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__6__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17316613242550582191ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__7__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11586604418051508120ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__7__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12573156783891508485ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__8__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 325223344985998771ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__8__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 635376395643026846ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__9__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11796305916150157133ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__9__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12642582669968272213ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__10__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 618368626342673774ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__10__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13008531938539256132ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__11__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3979777589880810760ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__11__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 810588853652830729ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__12__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14403726164976140055ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__12__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9802261552484145319ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__13__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 9237274872166582653ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__13__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15142160325176898253ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__14__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 96278045881583220ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__14__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14177605628217470516ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__15__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6969264005300792743ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__gen_deb__BRA__15__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4811972352455354811ull);
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk2__DOT__r = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk3__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk4__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk5__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk6__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk7__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk8__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk9__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk10__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk11__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk12__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk13__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk14__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk15__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk16__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk17__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk18__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk19__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk20__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk1__DOT__r = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_reg_read__DOT__unnamedblk21__DOT__k = 0;
    vlSelf->gpio_axi__DOT__u_gpio_regs__DOT__proc_intr_out__DOT__unnamedblk22__DOT__m = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4584425002460427574ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11009060567323880592ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 11179362855558329611ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__oe = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 6707504212969107137ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__i = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 4043519186910259989ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__open_drain = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 8468798537281535761ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14777719018825695192ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 6086807818272931960ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 13069188621045604628ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out16 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out17 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out18 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out19 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out20 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out21 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out22 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out23 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out24 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out25 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out26 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out27 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out28 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out29 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out30 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__io__out__strong__out31 = 0;
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4010000272718364286ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7835574303177144364ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16507957772957071323ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18229555533551667042ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 48976153982339349ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8864278503629335616ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10196127007171612650ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2648335034445438169ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 955834388992696855ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14463905780101818675ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5540607285940703829ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12997758105018873851ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7543208687310042372ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13312131874014866844ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11747943390444770907ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14235184800916564920ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9698166143974093201ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10958388197919851352ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11845677388622867410ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7026611570798387861ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15652019605067807299ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 3441493368632703462ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16472636585002181802ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4890602134128736178ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12813638815422763918ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14724280650247192393ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 116692375087745010ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16370182473044047956ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15942680843995641406ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4232943081836352631ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9946269413765785732ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16550025204658312545ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 7999351820042368893ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7686798612579917803ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16879138390949719933ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8957577432130317382ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 330272983291155824ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14148406086812215172ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7242235486644122592ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5471316619418631948ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12036661923306520506ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5233126246110468243ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12144716010564521405ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 3025762961230935545ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8624086753143412567ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7833794121414780556ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 141698838467366080ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4288924394917664777ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3564798907909662604ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10792221359568483730ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16171879278022078550ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16760449336854326776ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10116283916479296749ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5866289760692928012ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 6133348371284301290ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13416005565758382899ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11179951963186465799ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12703913695701934785ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12823161220007997565ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8654128158919081101ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14529880862519353329ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3415336217959988455ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12969568034890231598ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3390545915336632780ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5328612051895588819ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 10095740103445092588ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11152308351776878477ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15907457811358912947ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9881944058805042087ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5132578999421039191ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8972673711997375671ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3365981333378148851ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16313334928774213139ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1636102553491612256ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11575059674208321422ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12947866358984201494ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 11885927814591954012ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8448337285943070637ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3746780413972650452ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16411297428571554943ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14678495444238481941ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18064147109634464317ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9586946489614242380ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1292055882112519021ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14193296492541899114ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11077044136345829207ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5806642477830563951ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5866295258632110879ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17769632836393130552ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4961552808640244081ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17933766002969507125ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6973617985041992558ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12143115720949099609ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7428840640133358346ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17697845296001723042ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11549518799422425969ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15037510054211892831ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4750815084567399221ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 14430428645643152736ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9674886175843233953ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9934292880198663055ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15270124687740013049ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9580884456540626378ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3848578584575090974ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16208051430145629075ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8345641143561643007ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4037259866990047513ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4817281121477537147ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15376702715064719609ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 1623530830244376156ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5014488515533504025ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4782379382312171846ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5123548506975156462ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13524220570904004046ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2870972821892821830ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8357780607578249322ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18356484703816556765ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17412130987028207782ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18420684560431744041ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11076783228201964488ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 17161697723044160825ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2842765156963950636ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5865246724386329817ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12183036905892234780ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13639567816718794744ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 540208514152606462ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 303093499400475546ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15444163192912464543ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9272731538078267926ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18187573513548035174ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2593790768588769352ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 16280683203149375615ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14239249616023970688ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15147491408315614106ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16314525834517835489ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6900101457548812551ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17430613654168178256ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13164487116900959090ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3314498394909591758ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4669194455505093553ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18023380171129896136ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1440542885914228126ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 9707749141736603988ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6685836750762718365ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13933279294786595642ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2829366535835486008ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9366651688290575111ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15409894095712957457ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7727133921789127022ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4064475798528517698ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1955448394968023984ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8577565029663273299ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10546490461760470051ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5589805174196109650ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16198486458277366194ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10513757521247335757ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10654950486104711094ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3346682581555025781ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15643446030607352666ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7303093645664302102ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15457941332821747629ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1351559023199704275ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4861575753591565746ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 345616848905419914ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5207737034041286050ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4220678584005630155ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1543537727008826109ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17740870208199127999ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10350671896306008260ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6325808922057142362ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5410339169057584750ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4941021099982158640ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15039632263224299801ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2234486900337257751ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16879789792074043612ull);
    vlSelf->gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 1284436118092704467ull);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VstlTriggered[__Vi0] = 0;
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VicoTriggered[__Vi0] = 0;
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VactTriggered[__Vi0] = 0;
    }
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__s_axi_aclk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__s_axi_aresetn__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_regs__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_regs__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_axi__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VnbaTriggered[__Vi0] = 0;
    }
}
