;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB -207, <-120
	SUB #12, @200
	SLT 721, 0
	SLT 721, 0
	MOV -7, <-20
	DJN @-1, @-20
	SUB #12, @200
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	JMN 12, #10
	MOV #-1, <-20
	MOV #-1, <-20
	JMN <127, 106
	JMN <127, 106
	MOV -7, <-20
	MOV -1, <-20
	SUB @521, 116
	DJN @-1, @-20
	SUB @0, @2
	SPL 0, <332
	SUB #72, @200
	SUB @-127, 100
	SUB -17, <-20
	ADD <-30, 9
	MOV -17, <-20
	SUB 20, @206
	SUB 20, @206
	SUB 20, @206
	SUB 20, @206
	MOV -4, <-26
	SPL 0, <332
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	JMN -1, @-720
	SPL 0, <332
	SUB 12, @10
	SPL 0, <332
	MOV -7, <-20
