
3_Task_Parameters.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007788  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  080078c8  080078c8  000178c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007aa0  08007aa0  00017aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007aa8  08007aa8  00017aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007aac  08007aac  00017aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  20000004  08007ab0  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001e18  20000088  08007b34  00020088  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001ea0  08007b34  00021ea0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025f42  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000047ae  00000000  00000000  00045ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000022a8  00000000  00000000  0004a7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002110  00000000  00000000  0004ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005c1f  00000000  00000000  0004eb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020685  00000000  00000000  0005477f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ef86b  00000000  00000000  00074e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0016466f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009a08  00000000  00000000  001646c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000088 	.word	0x20000088
 800015c:	00000000 	.word	0x00000000
 8000160:	080078b0 	.word	0x080078b0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000008c 	.word	0x2000008c
 800017c:	080078b0 	.word	0x080078b0

08000180 <__aeabi_uldivmod>:
 8000180:	b953      	cbnz	r3, 8000198 <__aeabi_uldivmod+0x18>
 8000182:	b94a      	cbnz	r2, 8000198 <__aeabi_uldivmod+0x18>
 8000184:	2900      	cmp	r1, #0
 8000186:	bf08      	it	eq
 8000188:	2800      	cmpeq	r0, #0
 800018a:	bf1c      	itt	ne
 800018c:	f04f 31ff 	movne.w	r1, #4294967295
 8000190:	f04f 30ff 	movne.w	r0, #4294967295
 8000194:	f000 b974 	b.w	8000480 <__aeabi_idiv0>
 8000198:	f1ad 0c08 	sub.w	ip, sp, #8
 800019c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a0:	f000 f806 	bl	80001b0 <__udivmoddi4>
 80001a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ac:	b004      	add	sp, #16
 80001ae:	4770      	bx	lr

080001b0 <__udivmoddi4>:
 80001b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b4:	9d08      	ldr	r5, [sp, #32]
 80001b6:	4604      	mov	r4, r0
 80001b8:	468e      	mov	lr, r1
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d14d      	bne.n	800025a <__udivmoddi4+0xaa>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4694      	mov	ip, r2
 80001c2:	d969      	bls.n	8000298 <__udivmoddi4+0xe8>
 80001c4:	fab2 f282 	clz	r2, r2
 80001c8:	b152      	cbz	r2, 80001e0 <__udivmoddi4+0x30>
 80001ca:	fa01 f302 	lsl.w	r3, r1, r2
 80001ce:	f1c2 0120 	rsb	r1, r2, #32
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80001da:	ea41 0e03 	orr.w	lr, r1, r3
 80001de:	4094      	lsls	r4, r2
 80001e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80001e4:	0c21      	lsrs	r1, r4, #16
 80001e6:	fbbe f6f8 	udiv	r6, lr, r8
 80001ea:	fa1f f78c 	uxth.w	r7, ip
 80001ee:	fb08 e316 	mls	r3, r8, r6, lr
 80001f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80001f6:	fb06 f107 	mul.w	r1, r6, r7
 80001fa:	4299      	cmp	r1, r3
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x64>
 80001fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000202:	f106 30ff 	add.w	r0, r6, #4294967295
 8000206:	f080 811f 	bcs.w	8000448 <__udivmoddi4+0x298>
 800020a:	4299      	cmp	r1, r3
 800020c:	f240 811c 	bls.w	8000448 <__udivmoddi4+0x298>
 8000210:	3e02      	subs	r6, #2
 8000212:	4463      	add	r3, ip
 8000214:	1a5b      	subs	r3, r3, r1
 8000216:	b2a4      	uxth	r4, r4
 8000218:	fbb3 f0f8 	udiv	r0, r3, r8
 800021c:	fb08 3310 	mls	r3, r8, r0, r3
 8000220:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000224:	fb00 f707 	mul.w	r7, r0, r7
 8000228:	42a7      	cmp	r7, r4
 800022a:	d90a      	bls.n	8000242 <__udivmoddi4+0x92>
 800022c:	eb1c 0404 	adds.w	r4, ip, r4
 8000230:	f100 33ff 	add.w	r3, r0, #4294967295
 8000234:	f080 810a 	bcs.w	800044c <__udivmoddi4+0x29c>
 8000238:	42a7      	cmp	r7, r4
 800023a:	f240 8107 	bls.w	800044c <__udivmoddi4+0x29c>
 800023e:	4464      	add	r4, ip
 8000240:	3802      	subs	r0, #2
 8000242:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000246:	1be4      	subs	r4, r4, r7
 8000248:	2600      	movs	r6, #0
 800024a:	b11d      	cbz	r5, 8000254 <__udivmoddi4+0xa4>
 800024c:	40d4      	lsrs	r4, r2
 800024e:	2300      	movs	r3, #0
 8000250:	e9c5 4300 	strd	r4, r3, [r5]
 8000254:	4631      	mov	r1, r6
 8000256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025a:	428b      	cmp	r3, r1
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0xc2>
 800025e:	2d00      	cmp	r5, #0
 8000260:	f000 80ef 	beq.w	8000442 <__udivmoddi4+0x292>
 8000264:	2600      	movs	r6, #0
 8000266:	e9c5 0100 	strd	r0, r1, [r5]
 800026a:	4630      	mov	r0, r6
 800026c:	4631      	mov	r1, r6
 800026e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000272:	fab3 f683 	clz	r6, r3
 8000276:	2e00      	cmp	r6, #0
 8000278:	d14a      	bne.n	8000310 <__udivmoddi4+0x160>
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__udivmoddi4+0xd4>
 800027e:	4282      	cmp	r2, r0
 8000280:	f200 80f9 	bhi.w	8000476 <__udivmoddi4+0x2c6>
 8000284:	1a84      	subs	r4, r0, r2
 8000286:	eb61 0303 	sbc.w	r3, r1, r3
 800028a:	2001      	movs	r0, #1
 800028c:	469e      	mov	lr, r3
 800028e:	2d00      	cmp	r5, #0
 8000290:	d0e0      	beq.n	8000254 <__udivmoddi4+0xa4>
 8000292:	e9c5 4e00 	strd	r4, lr, [r5]
 8000296:	e7dd      	b.n	8000254 <__udivmoddi4+0xa4>
 8000298:	b902      	cbnz	r2, 800029c <__udivmoddi4+0xec>
 800029a:	deff      	udf	#255	; 0xff
 800029c:	fab2 f282 	clz	r2, r2
 80002a0:	2a00      	cmp	r2, #0
 80002a2:	f040 8092 	bne.w	80003ca <__udivmoddi4+0x21a>
 80002a6:	eba1 010c 	sub.w	r1, r1, ip
 80002aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ae:	fa1f fe8c 	uxth.w	lr, ip
 80002b2:	2601      	movs	r6, #1
 80002b4:	0c20      	lsrs	r0, r4, #16
 80002b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80002ba:	fb07 1113 	mls	r1, r7, r3, r1
 80002be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80002c2:	fb0e f003 	mul.w	r0, lr, r3
 80002c6:	4288      	cmp	r0, r1
 80002c8:	d908      	bls.n	80002dc <__udivmoddi4+0x12c>
 80002ca:	eb1c 0101 	adds.w	r1, ip, r1
 80002ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0x12a>
 80002d4:	4288      	cmp	r0, r1
 80002d6:	f200 80cb 	bhi.w	8000470 <__udivmoddi4+0x2c0>
 80002da:	4643      	mov	r3, r8
 80002dc:	1a09      	subs	r1, r1, r0
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80002e4:	fb07 1110 	mls	r1, r7, r0, r1
 80002e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80002ec:	fb0e fe00 	mul.w	lr, lr, r0
 80002f0:	45a6      	cmp	lr, r4
 80002f2:	d908      	bls.n	8000306 <__udivmoddi4+0x156>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x154>
 80002fe:	45a6      	cmp	lr, r4
 8000300:	f200 80bb 	bhi.w	800047a <__udivmoddi4+0x2ca>
 8000304:	4608      	mov	r0, r1
 8000306:	eba4 040e 	sub.w	r4, r4, lr
 800030a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030e:	e79c      	b.n	800024a <__udivmoddi4+0x9a>
 8000310:	f1c6 0720 	rsb	r7, r6, #32
 8000314:	40b3      	lsls	r3, r6
 8000316:	fa22 fc07 	lsr.w	ip, r2, r7
 800031a:	ea4c 0c03 	orr.w	ip, ip, r3
 800031e:	fa20 f407 	lsr.w	r4, r0, r7
 8000322:	fa01 f306 	lsl.w	r3, r1, r6
 8000326:	431c      	orrs	r4, r3
 8000328:	40f9      	lsrs	r1, r7
 800032a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800032e:	fa00 f306 	lsl.w	r3, r0, r6
 8000332:	fbb1 f8f9 	udiv	r8, r1, r9
 8000336:	0c20      	lsrs	r0, r4, #16
 8000338:	fa1f fe8c 	uxth.w	lr, ip
 800033c:	fb09 1118 	mls	r1, r9, r8, r1
 8000340:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000344:	fb08 f00e 	mul.w	r0, r8, lr
 8000348:	4288      	cmp	r0, r1
 800034a:	fa02 f206 	lsl.w	r2, r2, r6
 800034e:	d90b      	bls.n	8000368 <__udivmoddi4+0x1b8>
 8000350:	eb1c 0101 	adds.w	r1, ip, r1
 8000354:	f108 3aff 	add.w	sl, r8, #4294967295
 8000358:	f080 8088 	bcs.w	800046c <__udivmoddi4+0x2bc>
 800035c:	4288      	cmp	r0, r1
 800035e:	f240 8085 	bls.w	800046c <__udivmoddi4+0x2bc>
 8000362:	f1a8 0802 	sub.w	r8, r8, #2
 8000366:	4461      	add	r1, ip
 8000368:	1a09      	subs	r1, r1, r0
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000370:	fb09 1110 	mls	r1, r9, r0, r1
 8000374:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	458e      	cmp	lr, r1
 800037e:	d908      	bls.n	8000392 <__udivmoddi4+0x1e2>
 8000380:	eb1c 0101 	adds.w	r1, ip, r1
 8000384:	f100 34ff 	add.w	r4, r0, #4294967295
 8000388:	d26c      	bcs.n	8000464 <__udivmoddi4+0x2b4>
 800038a:	458e      	cmp	lr, r1
 800038c:	d96a      	bls.n	8000464 <__udivmoddi4+0x2b4>
 800038e:	3802      	subs	r0, #2
 8000390:	4461      	add	r1, ip
 8000392:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000396:	fba0 9402 	umull	r9, r4, r0, r2
 800039a:	eba1 010e 	sub.w	r1, r1, lr
 800039e:	42a1      	cmp	r1, r4
 80003a0:	46c8      	mov	r8, r9
 80003a2:	46a6      	mov	lr, r4
 80003a4:	d356      	bcc.n	8000454 <__udivmoddi4+0x2a4>
 80003a6:	d053      	beq.n	8000450 <__udivmoddi4+0x2a0>
 80003a8:	b15d      	cbz	r5, 80003c2 <__udivmoddi4+0x212>
 80003aa:	ebb3 0208 	subs.w	r2, r3, r8
 80003ae:	eb61 010e 	sbc.w	r1, r1, lr
 80003b2:	fa01 f707 	lsl.w	r7, r1, r7
 80003b6:	fa22 f306 	lsr.w	r3, r2, r6
 80003ba:	40f1      	lsrs	r1, r6
 80003bc:	431f      	orrs	r7, r3
 80003be:	e9c5 7100 	strd	r7, r1, [r5]
 80003c2:	2600      	movs	r6, #0
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	40d8      	lsrs	r0, r3
 80003d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d4:	fa21 f303 	lsr.w	r3, r1, r3
 80003d8:	4091      	lsls	r1, r2
 80003da:	4301      	orrs	r1, r0
 80003dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e0:	fa1f fe8c 	uxth.w	lr, ip
 80003e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80003e8:	fb07 3610 	mls	r6, r7, r0, r3
 80003ec:	0c0b      	lsrs	r3, r1, #16
 80003ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80003f2:	fb00 f60e 	mul.w	r6, r0, lr
 80003f6:	429e      	cmp	r6, r3
 80003f8:	fa04 f402 	lsl.w	r4, r4, r2
 80003fc:	d908      	bls.n	8000410 <__udivmoddi4+0x260>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f100 38ff 	add.w	r8, r0, #4294967295
 8000406:	d22f      	bcs.n	8000468 <__udivmoddi4+0x2b8>
 8000408:	429e      	cmp	r6, r3
 800040a:	d92d      	bls.n	8000468 <__udivmoddi4+0x2b8>
 800040c:	3802      	subs	r0, #2
 800040e:	4463      	add	r3, ip
 8000410:	1b9b      	subs	r3, r3, r6
 8000412:	b289      	uxth	r1, r1
 8000414:	fbb3 f6f7 	udiv	r6, r3, r7
 8000418:	fb07 3316 	mls	r3, r7, r6, r3
 800041c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000420:	fb06 f30e 	mul.w	r3, r6, lr
 8000424:	428b      	cmp	r3, r1
 8000426:	d908      	bls.n	800043a <__udivmoddi4+0x28a>
 8000428:	eb1c 0101 	adds.w	r1, ip, r1
 800042c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000430:	d216      	bcs.n	8000460 <__udivmoddi4+0x2b0>
 8000432:	428b      	cmp	r3, r1
 8000434:	d914      	bls.n	8000460 <__udivmoddi4+0x2b0>
 8000436:	3e02      	subs	r6, #2
 8000438:	4461      	add	r1, ip
 800043a:	1ac9      	subs	r1, r1, r3
 800043c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000440:	e738      	b.n	80002b4 <__udivmoddi4+0x104>
 8000442:	462e      	mov	r6, r5
 8000444:	4628      	mov	r0, r5
 8000446:	e705      	b.n	8000254 <__udivmoddi4+0xa4>
 8000448:	4606      	mov	r6, r0
 800044a:	e6e3      	b.n	8000214 <__udivmoddi4+0x64>
 800044c:	4618      	mov	r0, r3
 800044e:	e6f8      	b.n	8000242 <__udivmoddi4+0x92>
 8000450:	454b      	cmp	r3, r9
 8000452:	d2a9      	bcs.n	80003a8 <__udivmoddi4+0x1f8>
 8000454:	ebb9 0802 	subs.w	r8, r9, r2
 8000458:	eb64 0e0c 	sbc.w	lr, r4, ip
 800045c:	3801      	subs	r0, #1
 800045e:	e7a3      	b.n	80003a8 <__udivmoddi4+0x1f8>
 8000460:	4646      	mov	r6, r8
 8000462:	e7ea      	b.n	800043a <__udivmoddi4+0x28a>
 8000464:	4620      	mov	r0, r4
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e2>
 8000468:	4640      	mov	r0, r8
 800046a:	e7d1      	b.n	8000410 <__udivmoddi4+0x260>
 800046c:	46d0      	mov	r8, sl
 800046e:	e77b      	b.n	8000368 <__udivmoddi4+0x1b8>
 8000470:	3b02      	subs	r3, #2
 8000472:	4461      	add	r1, ip
 8000474:	e732      	b.n	80002dc <__udivmoddi4+0x12c>
 8000476:	4630      	mov	r0, r6
 8000478:	e709      	b.n	800028e <__udivmoddi4+0xde>
 800047a:	4464      	add	r4, ip
 800047c:	3802      	subs	r0, #2
 800047e:	e742      	b.n	8000306 <__udivmoddi4+0x156>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800048c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000494:	f023 0218 	bic.w	r2, r3, #24
 8000498:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4313      	orrs	r3, r2
 80004a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4313      	orrs	r3, r2
 80004c6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4013      	ands	r3, r2
 80004d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004d4:	68fb      	ldr	r3, [r7, #12]
}
 80004d6:	bf00      	nop
 80004d8:	3714      	adds	r7, #20
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr
	...

080004e4 <main>:
int __io_putchar(int ch);

void vLedControllerTask(void *pvParameters);

int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af02      	add	r7, sp, #8

  HAL_Init();
 80004ea:	f000 fc61 	bl	8000db0 <HAL_Init>
  SystemClock_Config();
 80004ee:	f000 f87f 	bl	80005f0 <SystemClock_Config>
  MX_GPIO_Init();
 80004f2:	f000 f967 	bl	80007c4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80004f6:	f000 f8f1 	bl	80006dc <MX_LPUART1_UART_Init>
  MX_USB_PCD_Init();
 80004fa:	f000 f93b 	bl	8000774 <MX_USB_PCD_Init>

  xTaskCreate(vLedControllerTask,
 80004fe:	4b19      	ldr	r3, [pc, #100]	; (8000564 <main+0x80>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	2200      	movs	r2, #0
 8000504:	9201      	str	r2, [sp, #4]
 8000506:	2201      	movs	r2, #1
 8000508:	9200      	str	r2, [sp, #0]
 800050a:	2264      	movs	r2, #100	; 0x64
 800050c:	4916      	ldr	r1, [pc, #88]	; (8000568 <main+0x84>)
 800050e:	4817      	ldr	r0, [pc, #92]	; (800056c <main+0x88>)
 8000510:	f004 fe09 	bl	8005126 <xTaskCreate>
		  100,
		  (void *)blue_led,
		  1,
		  NULL);

  xTaskCreate(vLedControllerTask,
 8000514:	4b16      	ldr	r3, [pc, #88]	; (8000570 <main+0x8c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	9201      	str	r2, [sp, #4]
 800051c:	2201      	movs	r2, #1
 800051e:	9200      	str	r2, [sp, #0]
 8000520:	2264      	movs	r2, #100	; 0x64
 8000522:	4914      	ldr	r1, [pc, #80]	; (8000574 <main+0x90>)
 8000524:	4811      	ldr	r0, [pc, #68]	; (800056c <main+0x88>)
 8000526:	f004 fdfe 	bl	8005126 <xTaskCreate>
		  100,
		  (void *)red_led,
		  1,
		  NULL);

  xTaskCreate(vLedControllerTask,
 800052a:	4b13      	ldr	r3, [pc, #76]	; (8000578 <main+0x94>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	2200      	movs	r2, #0
 8000530:	9201      	str	r2, [sp, #4]
 8000532:	2201      	movs	r2, #1
 8000534:	9200      	str	r2, [sp, #0]
 8000536:	2264      	movs	r2, #100	; 0x64
 8000538:	4910      	ldr	r1, [pc, #64]	; (800057c <main+0x98>)
 800053a:	480c      	ldr	r0, [pc, #48]	; (800056c <main+0x88>)
 800053c:	f004 fdf3 	bl	8005126 <xTaskCreate>
		  100,
		  (void *)green_led,
		  1,
		  NULL);

  xTaskCreate(vLedControllerTask,
 8000540:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <main+0x9c>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2200      	movs	r2, #0
 8000546:	9201      	str	r2, [sp, #4]
 8000548:	2201      	movs	r2, #1
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	2264      	movs	r2, #100	; 0x64
 800054e:	490d      	ldr	r1, [pc, #52]	; (8000584 <main+0xa0>)
 8000550:	4806      	ldr	r0, [pc, #24]	; (800056c <main+0x88>)
 8000552:	f004 fde8 	bl	8005126 <xTaskCreate>
		  100,
		  (void *)orange_led,
		  1,
		  NULL);

  vTaskStartScheduler();
 8000556:	f004 ff41 	bl	80053dc <vTaskStartScheduler>

  while (1)
  {
    /* USER CODE END WHILE */
	  printf("Current Number is: \r\n");
 800055a:	480b      	ldr	r0, [pc, #44]	; (8000588 <main+0xa4>)
 800055c:	f006 fe3a 	bl	80071d4 <puts>
 8000560:	e7fb      	b.n	800055a <main+0x76>
 8000562:	bf00      	nop
 8000564:	20000004 	.word	0x20000004
 8000568:	080078c8 	.word	0x080078c8
 800056c:	0800058d 	.word	0x0800058d
 8000570:	2000000c 	.word	0x2000000c
 8000574:	080078dc 	.word	0x080078dc
 8000578:	20000008 	.word	0x20000008
 800057c:	080078f0 	.word	0x080078f0
 8000580:	20000010 	.word	0x20000010
 8000584:	08007904 	.word	0x08007904
 8000588:	08007918 	.word	0x08007918

0800058c <vLedControllerTask>:
  }
  /* USER CODE END 3 */
}

void vLedControllerTask(void *pvParameters)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	int i;
	while(1)
	{
//		printf("Blue LED controller task running.. \n\r");
		BlueTaskProfiler++;
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <vLedControllerTask+0x38>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	3301      	adds	r3, #1
 800059a:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <vLedControllerTask+0x38>)
 800059c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOD, (uint16_t)pvParameters);
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	4619      	mov	r1, r3
 80005a4:	4808      	ldr	r0, [pc, #32]	; (80005c8 <vLedControllerTask+0x3c>)
 80005a6:	f000 feb7 	bl	8001318 <HAL_GPIO_TogglePin>
		for(i = 0; i < 60000; i++) {}
 80005aa:	2300      	movs	r3, #0
 80005ac:	60fb      	str	r3, [r7, #12]
 80005ae:	e002      	b.n	80005b6 <vLedControllerTask+0x2a>
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	3301      	adds	r3, #1
 80005b4:	60fb      	str	r3, [r7, #12]
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80005bc:	4293      	cmp	r3, r2
 80005be:	ddf7      	ble.n	80005b0 <vLedControllerTask+0x24>
		BlueTaskProfiler++;
 80005c0:	e7e8      	b.n	8000594 <vLedControllerTask+0x8>
 80005c2:	bf00      	nop
 80005c4:	200000a4 	.word	0x200000a4
 80005c8:	48000c00 	.word	0x48000c00

080005cc <__io_putchar>:
	}
}

int __io_putchar(int ch)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005da:	2201      	movs	r2, #1
 80005dc:	4803      	ldr	r0, [pc, #12]	; (80005ec <__io_putchar+0x20>)
 80005de:	f003 f9b1 	bl	8003944 <HAL_UART_Transmit>
	return ch;
 80005e2:	687b      	ldr	r3, [r7, #4]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200000a8 	.word	0x200000a8

080005f0 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b09a      	sub	sp, #104	; 0x68
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 0320 	add.w	r3, r7, #32
 80005fa:	2248      	movs	r2, #72	; 0x48
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f006 fcdd 	bl	8006fbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]
 8000612:	615a      	str	r2, [r3, #20]
 8000614:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8000616:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000620:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000624:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8000626:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	f023 0303 	bic.w	r3, r3, #3
 8000630:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800063a:	f001 f829 	bl	8001690 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800063e:	2000      	movs	r0, #0
 8000640:	f7ff ff20 	bl	8000484 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000644:	4b24      	ldr	r3, [pc, #144]	; (80006d8 <SystemClock_Config+0xe8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800064c:	4a22      	ldr	r2, [pc, #136]	; (80006d8 <SystemClock_Config+0xe8>)
 800064e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000652:	6013      	str	r3, [r2, #0]
 8000654:	4b20      	ldr	r3, [pc, #128]	; (80006d8 <SystemClock_Config+0xe8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800065c:	603b      	str	r3, [r7, #0]
 800065e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8000660:	2327      	movs	r3, #39	; 0x27
 8000662:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000664:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000668:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800066a:	2301      	movs	r3, #1
 800066c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800066e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000672:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000674:	2301      	movs	r3, #1
 8000676:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000678:	2340      	movs	r3, #64	; 0x40
 800067a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800067c:	2300      	movs	r3, #0
 800067e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000680:	2360      	movs	r3, #96	; 0x60
 8000682:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000684:	2300      	movs	r3, #0
 8000686:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000688:	f107 0320 	add.w	r3, r7, #32
 800068c:	4618      	mov	r0, r3
 800068e:	f001 fbf1 	bl	8001e74 <HAL_RCC_OscConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000698:	f000 f8d0 	bl	800083c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800069c:	236f      	movs	r3, #111	; 0x6f
 800069e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80006a0:	2302      	movs	r3, #2
 80006a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	2101      	movs	r1, #1
 80006bc:	4618      	mov	r0, r3
 80006be:	f001 ff4d 	bl	800255c <HAL_RCC_ClockConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80006c8:	f000 f8b8 	bl	800083c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006cc:	f002 fd3a 	bl	8003144 <HAL_RCCEx_EnableMSIPLLMode>
}
 80006d0:	bf00      	nop
 80006d2:	3768      	adds	r7, #104	; 0x68
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	58000400 	.word	0x58000400

080006dc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006e0:	4b22      	ldr	r3, [pc, #136]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 80006e2:	4a23      	ldr	r2, [pc, #140]	; (8000770 <MX_LPUART1_UART_Init+0x94>)
 80006e4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006e6:	4b21      	ldr	r3, [pc, #132]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 80006e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006ec:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006ee:	4b1f      	ldr	r3, [pc, #124]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006f4:	4b1d      	ldr	r3, [pc, #116]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006fa:	4b1c      	ldr	r3, [pc, #112]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000700:	4b1a      	ldr	r3, [pc, #104]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 8000702:	220c      	movs	r2, #12
 8000704:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000706:	4b19      	ldr	r3, [pc, #100]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 8000708:	2200      	movs	r2, #0
 800070a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800070c:	4b17      	ldr	r3, [pc, #92]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 800070e:	2200      	movs	r2, #0
 8000710:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000712:	4b16      	ldr	r3, [pc, #88]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 8000714:	2200      	movs	r2, #0
 8000716:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000718:	4b14      	ldr	r3, [pc, #80]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 800071a:	2200      	movs	r2, #0
 800071c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800071e:	4b13      	ldr	r3, [pc, #76]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 8000720:	2200      	movs	r2, #0
 8000722:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000724:	4811      	ldr	r0, [pc, #68]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 8000726:	f003 f8bd 	bl	80038a4 <HAL_UART_Init>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000730:	f000 f884 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000734:	2100      	movs	r1, #0
 8000736:	480d      	ldr	r0, [pc, #52]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 8000738:	f003 fdae 	bl	8004298 <HAL_UARTEx_SetTxFifoThreshold>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000742:	f000 f87b 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000746:	2100      	movs	r1, #0
 8000748:	4808      	ldr	r0, [pc, #32]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 800074a:	f003 fde3 	bl	8004314 <HAL_UARTEx_SetRxFifoThreshold>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000754:	f000 f872 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000758:	4804      	ldr	r0, [pc, #16]	; (800076c <MX_LPUART1_UART_Init+0x90>)
 800075a:	f003 fd64 	bl	8004226 <HAL_UARTEx_DisableFifoMode>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000764:	f000 f86a 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000768:	bf00      	nop
 800076a:	bd80      	pop	{r7, pc}
 800076c:	200000a8 	.word	0x200000a8
 8000770:	40008000 	.word	0x40008000

08000774 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000778:	4b10      	ldr	r3, [pc, #64]	; (80007bc <MX_USB_PCD_Init+0x48>)
 800077a:	4a11      	ldr	r2, [pc, #68]	; (80007c0 <MX_USB_PCD_Init+0x4c>)
 800077c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <MX_USB_PCD_Init+0x48>)
 8000780:	2208      	movs	r2, #8
 8000782:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000784:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <MX_USB_PCD_Init+0x48>)
 8000786:	2202      	movs	r2, #2
 8000788:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <MX_USB_PCD_Init+0x48>)
 800078c:	2202      	movs	r2, #2
 800078e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000790:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <MX_USB_PCD_Init+0x48>)
 8000792:	2200      	movs	r2, #0
 8000794:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000796:	4b09      	ldr	r3, [pc, #36]	; (80007bc <MX_USB_PCD_Init+0x48>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800079c:	4b07      	ldr	r3, [pc, #28]	; (80007bc <MX_USB_PCD_Init+0x48>)
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80007a2:	4b06      	ldr	r3, [pc, #24]	; (80007bc <MX_USB_PCD_Init+0x48>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80007a8:	4804      	ldr	r0, [pc, #16]	; (80007bc <MX_USB_PCD_Init+0x48>)
 80007aa:	f000 fdcf 	bl	800134c <HAL_PCD_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80007b4:	f000 f842 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000138 	.word	0x20000138
 80007c0:	40006800 	.word	0x40006800

080007c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ca:	1d3b      	adds	r3, r7, #4
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d8:	2001      	movs	r0, #1
 80007da:	f7ff fe69 	bl	80004b0 <LL_AHB2_GRP1_EnableClock>

  /*Enable Clock access to port*/
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007de:	2008      	movs	r0, #8
 80007e0:	f7ff fe66 	bl	80004b0 <LL_AHB2_GRP1_EnableClock>

  /*Reset pins*/
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80007ea:	480a      	ldr	r0, [pc, #40]	; (8000814 <MX_GPIO_Init+0x50>)
 80007ec:	f000 fd7c 	bl	80012e8 <HAL_GPIO_WritePin>

  /*Configure pins*/
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80007f0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80007f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]

  /*Initialize pins*/
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000802:	1d3b      	adds	r3, r7, #4
 8000804:	4619      	mov	r1, r3
 8000806:	4803      	ldr	r0, [pc, #12]	; (8000814 <MX_GPIO_Init+0x50>)
 8000808:	f000 fbfe 	bl	8001008 <HAL_GPIO_Init>

}
 800080c:	bf00      	nop
 800080e:	3718      	adds	r7, #24
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	48000c00 	.word	0x48000c00

08000818 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a04      	ldr	r2, [pc, #16]	; (8000838 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d101      	bne.n	800082e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800082a:	f000 fae1 	bl	8000df0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40012c00 	.word	0x40012c00

0800083c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000840:	b672      	cpsid	i
}
 8000842:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000844:	e7fe      	b.n	8000844 <Error_Handler+0x8>

08000846 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000846:	b480      	push	{r7}
 8000848:	b085      	sub	sp, #20
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800084e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000852:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000854:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4313      	orrs	r3, r2
 800085c:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800085e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000862:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4013      	ands	r3, r2
 8000868:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800086a:	68fb      	ldr	r3, [r7, #12]
}
 800086c:	bf00      	nop
 800086e:	3714      	adds	r7, #20
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000878:	b480      	push	{r7}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000880:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000884:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000886:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4313      	orrs	r3, r2
 800088e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000894:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4013      	ands	r3, r2
 800089a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800089c:	68fb      	ldr	r3, [r7, #12]
}
 800089e:	bf00      	nop
 80008a0:	3714      	adds	r7, #20
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80008aa:	b480      	push	{r7}
 80008ac:	b085      	sub	sp, #20
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80008b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80008b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4313      	orrs	r3, r2
 80008c0:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80008c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4013      	ands	r3, r2
 80008cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008ce:	68fb      	ldr	r3, [r7, #12]
}
 80008d0:	bf00      	nop
 80008d2:	3714      	adds	r7, #20
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 80008e2:	463b      	mov	r3, r7
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	210f      	movs	r1, #15
 80008ee:	f06f 0001 	mvn.w	r0, #1
 80008f2:	f000 fb61 	bl	8000fb8 <HAL_NVIC_SetPriority>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 80008fe:	463b      	mov	r3, r7
 8000900:	4618      	mov	r0, r3
 8000902:	f000 fed5 	bl	80016b0 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8000906:	f000 ff15 	bl	8001734 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b09c      	sub	sp, #112	; 0x70
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	2250      	movs	r2, #80	; 0x50
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f006 fb42 	bl	8006fbe <memset>
  if(huart->Instance==LPUART1)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a16      	ldr	r2, [pc, #88]	; (8000998 <HAL_UART_MspInit+0x84>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d124      	bne.n	800098e <HAL_UART_MspInit+0x7a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000944:	2302      	movs	r3, #2
 8000946:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000948:	2300      	movs	r3, #0
 800094a:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800094c:	f107 030c 	add.w	r3, r7, #12
 8000950:	4618      	mov	r0, r3
 8000952:	f002 fa81 	bl	8002e58 <HAL_RCCEx_PeriphCLKConfig>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800095c:	f7ff ff6e 	bl	800083c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000960:	2001      	movs	r0, #1
 8000962:	f7ff ffa2 	bl	80008aa <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	2001      	movs	r0, #1
 8000968:	f7ff ff6d 	bl	8000846 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800096c:	230c      	movs	r3, #12
 800096e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000970:	2302      	movs	r3, #2
 8000972:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	2300      	movs	r3, #0
 800097a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800097c:	2308      	movs	r3, #8
 800097e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000980:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000984:	4619      	mov	r1, r3
 8000986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800098a:	f000 fb3d 	bl	8001008 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 800098e:	bf00      	nop
 8000990:	3770      	adds	r7, #112	; 0x70
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40008000 	.word	0x40008000

0800099c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b09c      	sub	sp, #112	; 0x70
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009b4:	f107 030c 	add.w	r3, r7, #12
 80009b8:	2250      	movs	r2, #80	; 0x50
 80009ba:	2100      	movs	r1, #0
 80009bc:	4618      	mov	r0, r3
 80009be:	f006 fafe 	bl	8006fbe <memset>
  if(hpcd->Instance==USB)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a1f      	ldr	r2, [pc, #124]	; (8000a44 <HAL_PCD_MspInit+0xa8>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d136      	bne.n	8000a3a <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80009cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009d0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80009d2:	2318      	movs	r3, #24
 80009d4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80009d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009da:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80009dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80009e0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80009e2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80009e6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 80009e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009ec:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80009ee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80009f2:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	4618      	mov	r0, r3
 80009fa:	f002 fa2d 	bl	8002e58 <HAL_RCCEx_PeriphCLKConfig>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8000a04:	f7ff ff1a 	bl	800083c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a08:	2001      	movs	r0, #1
 8000a0a:	f7ff ff1c 	bl	8000846 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a12:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a14:	2302      	movs	r3, #2
 8000a16:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000a20:	230a      	movs	r3, #10
 8000a22:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a24:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a28:	4619      	mov	r1, r3
 8000a2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a2e:	f000 faeb 	bl	8001008 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000a32:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000a36:	f7ff ff1f 	bl	8000878 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000a3a:	bf00      	nop
 8000a3c:	3770      	adds	r7, #112	; 0x70
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40006800 	.word	0x40006800

08000a48 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a54:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
}
 8000a6e:	bf00      	nop
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
	...

08000a7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08c      	sub	sp, #48	; 0x30
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	6879      	ldr	r1, [r7, #4]
 8000a90:	2019      	movs	r0, #25
 8000a92:	f000 fa91 	bl	8000fb8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000a96:	2019      	movs	r0, #25
 8000a98:	f000 faa8 	bl	8000fec <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a9c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000aa0:	f7ff ffd2 	bl	8000a48 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000aa4:	f107 0208 	add.w	r2, r7, #8
 8000aa8:	f107 030c 	add.w	r3, r7, #12
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f001 ff40 	bl	8002934 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ab4:	f001 ff28 	bl	8002908 <HAL_RCC_GetPCLK2Freq>
 8000ab8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000abc:	4a12      	ldr	r2, [pc, #72]	; (8000b08 <HAL_InitTick+0x8c>)
 8000abe:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac2:	0c9b      	lsrs	r3, r3, #18
 8000ac4:	3b01      	subs	r3, #1
 8000ac6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ac8:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <HAL_InitTick+0x90>)
 8000aca:	4a11      	ldr	r2, [pc, #68]	; (8000b10 <HAL_InitTick+0x94>)
 8000acc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000ace:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <HAL_InitTick+0x90>)
 8000ad0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ad4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ad6:	4a0d      	ldr	r2, [pc, #52]	; (8000b0c <HAL_InitTick+0x90>)
 8000ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ada:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000adc:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <HAL_InitTick+0x90>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <HAL_InitTick+0x90>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000ae8:	4808      	ldr	r0, [pc, #32]	; (8000b0c <HAL_InitTick+0x90>)
 8000aea:	f002 fc42 	bl	8003372 <HAL_TIM_Base_Init>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d104      	bne.n	8000afe <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000af4:	4805      	ldr	r0, [pc, #20]	; (8000b0c <HAL_InitTick+0x90>)
 8000af6:	f002 fc9d 	bl	8003434 <HAL_TIM_Base_Start_IT>
 8000afa:	4603      	mov	r3, r0
 8000afc:	e000      	b.n	8000b00 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3730      	adds	r7, #48	; 0x30
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	431bde83 	.word	0x431bde83
 8000b0c:	20000430 	.word	0x20000430
 8000b10:	40012c00 	.word	0x40012c00

08000b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <NMI_Handler+0x4>

08000b1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b1e:	e7fe      	b.n	8000b1e <HardFault_Handler+0x4>

08000b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <MemManage_Handler+0x4>

08000b26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <BusFault_Handler+0x4>

08000b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <UsageFault_Handler+0x4>

08000b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b44:	4802      	ldr	r0, [pc, #8]	; (8000b50 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000b46:	f002 fcc3 	bl	80034d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000430 	.word	0x20000430

08000b54 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b086      	sub	sp, #24
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	60f8      	str	r0, [r7, #12]
 8000b5c:	60b9      	str	r1, [r7, #8]
 8000b5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b60:	2300      	movs	r3, #0
 8000b62:	617b      	str	r3, [r7, #20]
 8000b64:	e00a      	b.n	8000b7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b66:	f3af 8000 	nop.w
 8000b6a:	4601      	mov	r1, r0
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	1c5a      	adds	r2, r3, #1
 8000b70:	60ba      	str	r2, [r7, #8]
 8000b72:	b2ca      	uxtb	r2, r1
 8000b74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	617b      	str	r3, [r7, #20]
 8000b7c:	697a      	ldr	r2, [r7, #20]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	dbf0      	blt.n	8000b66 <_read+0x12>
	}

return len;
 8000b84:	687b      	ldr	r3, [r7, #4]
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b086      	sub	sp, #24
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	60f8      	str	r0, [r7, #12]
 8000b96:	60b9      	str	r1, [r7, #8]
 8000b98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	617b      	str	r3, [r7, #20]
 8000b9e:	e009      	b.n	8000bb4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	60ba      	str	r2, [r7, #8]
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fd0f 	bl	80005cc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	697a      	ldr	r2, [r7, #20]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	dbf1      	blt.n	8000ba0 <_write+0x12>
	}
	return len;
 8000bbc:	687b      	ldr	r3, [r7, #4]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3718      	adds	r7, #24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <_close>:

int _close(int file)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
	return -1;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bde:	b480      	push	{r7}
 8000be0:	b083      	sub	sp, #12
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
 8000be6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bee:	605a      	str	r2, [r3, #4]
	return 0;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr

08000bfe <_isatty>:

int _isatty(int file)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b083      	sub	sp, #12
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
	return 1;
 8000c06:	2301      	movs	r3, #1
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
	return 0;
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3714      	adds	r7, #20
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
	...

08000c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c38:	4a14      	ldr	r2, [pc, #80]	; (8000c8c <_sbrk+0x5c>)
 8000c3a:	4b15      	ldr	r3, [pc, #84]	; (8000c90 <_sbrk+0x60>)
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c44:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <_sbrk+0x64>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	; (8000c98 <_sbrk+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c52:	4b10      	ldr	r3, [pc, #64]	; (8000c94 <_sbrk+0x64>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d207      	bcs.n	8000c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c60:	f006 f87c 	bl	8006d5c <__errno>
 8000c64:	4603      	mov	r3, r0
 8000c66:	220c      	movs	r2, #12
 8000c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6e:	e009      	b.n	8000c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c70:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c76:	4b07      	ldr	r3, [pc, #28]	; (8000c94 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	4a05      	ldr	r2, [pc, #20]	; (8000c94 <_sbrk+0x64>)
 8000c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c82:	68fb      	ldr	r3, [r7, #12]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20030000 	.word	0x20030000
 8000c90:	00000400 	.word	0x00000400
 8000c94:	2000047c 	.word	0x2000047c
 8000c98:	20001ea0 	.word	0x20001ea0

08000c9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000ca0:	4b24      	ldr	r3, [pc, #144]	; (8000d34 <SystemInit+0x98>)
 8000ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ca6:	4a23      	ldr	r2, [pc, #140]	; (8000d34 <SystemInit+0x98>)
 8000ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000cb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000cba:	f043 0301 	orr.w	r3, r3, #1
 8000cbe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000cc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cc4:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000cc8:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000cca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000cd4:	4b18      	ldr	r3, [pc, #96]	; (8000d38 <SystemInit+0x9c>)
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000cda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ce2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000ce6:	f023 0305 	bic.w	r3, r3, #5
 8000cea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000cf6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000cfa:	f023 0301 	bic.w	r3, r3, #1
 8000cfe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000d02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d06:	4a0d      	ldr	r2, [pc, #52]	; (8000d3c <SystemInit+0xa0>)
 8000d08:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000d0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d0e:	4a0b      	ldr	r2, [pc, #44]	; (8000d3c <SystemInit+0xa0>)
 8000d10:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d20:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d26:	2200      	movs	r2, #0
 8000d28:	619a      	str	r2, [r3, #24]
}
 8000d2a:	bf00      	nop
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000ed00 	.word	0xe000ed00
 8000d38:	faf6fefb 	.word	0xfaf6fefb
 8000d3c:	22041000 	.word	0x22041000

08000d40 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000d40:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d42:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d44:	3304      	adds	r3, #4

08000d46 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d46:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d48:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000d4a:	d3f9      	bcc.n	8000d40 <CopyDataInit>
  bx lr
 8000d4c:	4770      	bx	lr

08000d4e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000d4e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000d50:	3004      	adds	r0, #4

08000d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000d52:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000d54:	d3fb      	bcc.n	8000d4e <FillZerobss>
  bx lr
 8000d56:	4770      	bx	lr

08000d58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d58:	480c      	ldr	r0, [pc, #48]	; (8000d8c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000d5a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d5c:	f7ff ff9e 	bl	8000c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000d60:	480b      	ldr	r0, [pc, #44]	; (8000d90 <LoopForever+0x8>)
 8000d62:	490c      	ldr	r1, [pc, #48]	; (8000d94 <LoopForever+0xc>)
 8000d64:	4a0c      	ldr	r2, [pc, #48]	; (8000d98 <LoopForever+0x10>)
 8000d66:	2300      	movs	r3, #0
 8000d68:	f7ff ffed 	bl	8000d46 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000d6c:	480b      	ldr	r0, [pc, #44]	; (8000d9c <LoopForever+0x14>)
 8000d6e:	490c      	ldr	r1, [pc, #48]	; (8000da0 <LoopForever+0x18>)
 8000d70:	2300      	movs	r3, #0
 8000d72:	f7ff ffee 	bl	8000d52 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000d76:	480b      	ldr	r0, [pc, #44]	; (8000da4 <LoopForever+0x1c>)
 8000d78:	490b      	ldr	r1, [pc, #44]	; (8000da8 <LoopForever+0x20>)
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f7ff ffe9 	bl	8000d52 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d80:	f006 f8e8 	bl	8006f54 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000d84:	f7ff fbae 	bl	80004e4 <main>

08000d88 <LoopForever>:

LoopForever:
  b LoopForever
 8000d88:	e7fe      	b.n	8000d88 <LoopForever>
 8000d8a:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000d8c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000d90:	20000004 	.word	0x20000004
 8000d94:	20000088 	.word	0x20000088
 8000d98:	08007ab0 	.word	0x08007ab0
  INIT_BSS _sbss, _ebss
 8000d9c:	20000088 	.word	0x20000088
 8000da0:	20001ea0 	.word	0x20001ea0
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000da4:	20030000 	.word	0x20030000
 8000da8:	20030000 	.word	0x20030000

08000dac <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dac:	e7fe      	b.n	8000dac <ADC1_IRQHandler>
	...

08000db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000db6:	2300      	movs	r3, #0
 8000db8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <HAL_Init+0x3c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a0b      	ldr	r2, [pc, #44]	; (8000dec <HAL_Init+0x3c>)
 8000dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc6:	2003      	movs	r0, #3
 8000dc8:	f000 f8eb 	bl	8000fa2 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dcc:	200f      	movs	r0, #15
 8000dce:	f7ff fe55 	bl	8000a7c <HAL_InitTick>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	71fb      	strb	r3, [r7, #7]
 8000ddc:	e001      	b.n	8000de2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000dde:	f7ff fd7d 	bl	80008dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000de2:	79fb      	ldrb	r3, [r7, #7]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	58004000 	.word	0x58004000

08000df0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <HAL_IncTick+0x20>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <HAL_IncTick+0x24>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <HAL_IncTick+0x24>)
 8000e02:	6013      	str	r3, [r2, #0]
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	2000001c 	.word	0x2000001c
 8000e14:	20000480 	.word	0x20000480

08000e18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e1c:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <HAL_GetTick+0x14>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	20000480 	.word	0x20000480

08000e30 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000e34:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <HAL_GetTickPrio+0x14>)
 8000e36:	681b      	ldr	r3, [r3, #0]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000018 	.word	0x20000018

08000e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e64:	4013      	ands	r3, r2
 8000e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7a:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	60d3      	str	r3, [r2, #12]
}
 8000e80:	bf00      	nop
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	f003 0307 	and.w	r3, r3, #7
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	db0b      	blt.n	8000ed6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	f003 021f 	and.w	r2, r3, #31
 8000ec4:	4907      	ldr	r1, [pc, #28]	; (8000ee4 <__NVIC_EnableIRQ+0x38>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	095b      	lsrs	r3, r3, #5
 8000ecc:	2001      	movs	r0, #1
 8000ece:	fa00 f202 	lsl.w	r2, r0, r2
 8000ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000e100 	.word	0xe000e100

08000ee8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	6039      	str	r1, [r7, #0]
 8000ef2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	db0a      	blt.n	8000f12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	490c      	ldr	r1, [pc, #48]	; (8000f34 <__NVIC_SetPriority+0x4c>)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	0112      	lsls	r2, r2, #4
 8000f08:	b2d2      	uxtb	r2, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f10:	e00a      	b.n	8000f28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4908      	ldr	r1, [pc, #32]	; (8000f38 <__NVIC_SetPriority+0x50>)
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	f003 030f 	and.w	r3, r3, #15
 8000f1e:	3b04      	subs	r3, #4
 8000f20:	0112      	lsls	r2, r2, #4
 8000f22:	b2d2      	uxtb	r2, r2
 8000f24:	440b      	add	r3, r1
 8000f26:	761a      	strb	r2, [r3, #24]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000e100 	.word	0xe000e100
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	f1c3 0307 	rsb	r3, r3, #7
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	bf28      	it	cs
 8000f5a:	2304      	movcs	r3, #4
 8000f5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3304      	adds	r3, #4
 8000f62:	2b06      	cmp	r3, #6
 8000f64:	d902      	bls.n	8000f6c <NVIC_EncodePriority+0x30>
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3b03      	subs	r3, #3
 8000f6a:	e000      	b.n	8000f6e <NVIC_EncodePriority+0x32>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f70:	f04f 32ff 	mov.w	r2, #4294967295
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43da      	mvns	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	401a      	ands	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f84:	f04f 31ff 	mov.w	r1, #4294967295
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8e:	43d9      	mvns	r1, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	4313      	orrs	r3, r2
         );
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3724      	adds	r7, #36	; 0x24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ff4c 	bl	8000e48 <__NVIC_SetPriorityGrouping>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fc6:	f7ff ff63 	bl	8000e90 <__NVIC_GetPriorityGrouping>
 8000fca:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	68b9      	ldr	r1, [r7, #8]
 8000fd0:	6978      	ldr	r0, [r7, #20]
 8000fd2:	f7ff ffb3 	bl	8000f3c <NVIC_EncodePriority>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fdc:	4611      	mov	r1, r2
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff ff82 	bl	8000ee8 <__NVIC_SetPriority>
}
 8000fe4:	bf00      	nop
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff56 	bl	8000eac <__NVIC_EnableIRQ>
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001008:	b480      	push	{r7}
 800100a:	b087      	sub	sp, #28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001016:	e14c      	b.n	80012b2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	2101      	movs	r1, #1
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	fa01 f303 	lsl.w	r3, r1, r3
 8001024:	4013      	ands	r3, r2
 8001026:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2b00      	cmp	r3, #0
 800102c:	f000 813e 	beq.w	80012ac <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	2b01      	cmp	r3, #1
 800103a:	d005      	beq.n	8001048 <HAL_GPIO_Init+0x40>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f003 0303 	and.w	r3, r3, #3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d130      	bne.n	80010aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	2203      	movs	r2, #3
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	4013      	ands	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	68da      	ldr	r2, [r3, #12]
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	693a      	ldr	r2, [r7, #16]
 800106e:	4313      	orrs	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800107e:	2201      	movs	r2, #1
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	4013      	ands	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	091b      	lsrs	r3, r3, #4
 8001094:	f003 0201 	and.w	r2, r3, #1
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 0303 	and.w	r3, r3, #3
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d017      	beq.n	80010e6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	2203      	movs	r2, #3
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	689a      	ldr	r2, [r3, #8]
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f003 0303 	and.w	r3, r3, #3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d123      	bne.n	800113a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	08da      	lsrs	r2, r3, #3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3208      	adds	r2, #8
 80010fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	f003 0307 	and.w	r3, r3, #7
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	220f      	movs	r2, #15
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	4013      	ands	r3, r2
 8001114:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	691a      	ldr	r2, [r3, #16]
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	f003 0307 	and.w	r3, r3, #7
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	08da      	lsrs	r2, r3, #3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3208      	adds	r2, #8
 8001134:	6939      	ldr	r1, [r7, #16]
 8001136:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	2203      	movs	r2, #3
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	4013      	ands	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f003 0203 	and.w	r2, r3, #3
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	4313      	orrs	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001176:	2b00      	cmp	r3, #0
 8001178:	f000 8098 	beq.w	80012ac <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800117c:	4a54      	ldr	r2, [pc, #336]	; (80012d0 <HAL_GPIO_Init+0x2c8>)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	3302      	adds	r3, #2
 8001184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001188:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	f003 0303 	and.w	r3, r3, #3
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	220f      	movs	r2, #15
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4013      	ands	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80011a6:	d019      	beq.n	80011dc <HAL_GPIO_Init+0x1d4>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a4a      	ldr	r2, [pc, #296]	; (80012d4 <HAL_GPIO_Init+0x2cc>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d013      	beq.n	80011d8 <HAL_GPIO_Init+0x1d0>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a49      	ldr	r2, [pc, #292]	; (80012d8 <HAL_GPIO_Init+0x2d0>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d00d      	beq.n	80011d4 <HAL_GPIO_Init+0x1cc>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a48      	ldr	r2, [pc, #288]	; (80012dc <HAL_GPIO_Init+0x2d4>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d007      	beq.n	80011d0 <HAL_GPIO_Init+0x1c8>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a47      	ldr	r2, [pc, #284]	; (80012e0 <HAL_GPIO_Init+0x2d8>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d101      	bne.n	80011cc <HAL_GPIO_Init+0x1c4>
 80011c8:	2304      	movs	r3, #4
 80011ca:	e008      	b.n	80011de <HAL_GPIO_Init+0x1d6>
 80011cc:	2307      	movs	r3, #7
 80011ce:	e006      	b.n	80011de <HAL_GPIO_Init+0x1d6>
 80011d0:	2303      	movs	r3, #3
 80011d2:	e004      	b.n	80011de <HAL_GPIO_Init+0x1d6>
 80011d4:	2302      	movs	r3, #2
 80011d6:	e002      	b.n	80011de <HAL_GPIO_Init+0x1d6>
 80011d8:	2301      	movs	r3, #1
 80011da:	e000      	b.n	80011de <HAL_GPIO_Init+0x1d6>
 80011dc:	2300      	movs	r3, #0
 80011de:	697a      	ldr	r2, [r7, #20]
 80011e0:	f002 0203 	and.w	r2, r2, #3
 80011e4:	0092      	lsls	r2, r2, #2
 80011e6:	4093      	lsls	r3, r2
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011ee:	4938      	ldr	r1, [pc, #224]	; (80012d0 <HAL_GPIO_Init+0x2c8>)
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	089b      	lsrs	r3, r3, #2
 80011f4:	3302      	adds	r3, #2
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011fc:	4b39      	ldr	r3, [pc, #228]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	43db      	mvns	r3, r3
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	4013      	ands	r3, r2
 800120a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001214:	2b00      	cmp	r3, #0
 8001216:	d003      	beq.n	8001220 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	4313      	orrs	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001220:	4a30      	ldr	r2, [pc, #192]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001226:	4b2f      	ldr	r3, [pc, #188]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	43db      	mvns	r3, r3
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	4013      	ands	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4313      	orrs	r3, r2
 8001248:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800124a:	4a26      	ldr	r2, [pc, #152]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001250:	4b24      	ldr	r3, [pc, #144]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 8001252:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	43db      	mvns	r3, r3
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	4013      	ands	r3, r2
 8001260:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d003      	beq.n	8001276 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4313      	orrs	r3, r2
 8001274:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001276:	4a1b      	ldr	r2, [pc, #108]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800127e:	4b19      	ldr	r3, [pc, #100]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 8001280:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001284:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	43db      	mvns	r3, r3
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	4013      	ands	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d003      	beq.n	80012a4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012a4:	4a0f      	ldr	r2, [pc, #60]	; (80012e4 <HAL_GPIO_Init+0x2dc>)
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	3301      	adds	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	fa22 f303 	lsr.w	r3, r2, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f47f aeab 	bne.w	8001018 <HAL_GPIO_Init+0x10>
  }
}
 80012c2:	bf00      	nop
 80012c4:	bf00      	nop
 80012c6:	371c      	adds	r7, #28
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	40010000 	.word	0x40010000
 80012d4:	48000400 	.word	0x48000400
 80012d8:	48000800 	.word	0x48000800
 80012dc:	48000c00 	.word	0x48000c00
 80012e0:	48001000 	.word	0x48001000
 80012e4:	58000800 	.word	0x58000800

080012e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	807b      	strh	r3, [r7, #2]
 80012f4:	4613      	mov	r3, r2
 80012f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012f8:	787b      	ldrb	r3, [r7, #1]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012fe:	887a      	ldrh	r2, [r7, #2]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001304:	e002      	b.n	800130c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001306:	887a      	ldrh	r2, [r7, #2]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800132a:	887a      	ldrh	r2, [r7, #2]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4013      	ands	r3, r2
 8001330:	041a      	lsls	r2, r3, #16
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	43d9      	mvns	r1, r3
 8001336:	887b      	ldrh	r3, [r7, #2]
 8001338:	400b      	ands	r3, r1
 800133a:	431a      	orrs	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	619a      	str	r2, [r3, #24]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	b08b      	sub	sp, #44	; 0x2c
 8001350:	af06      	add	r7, sp, #24
 8001352:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e0dd      	b.n	800151a <HAL_PCD_Init+0x1ce>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d106      	bne.n	8001378 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff fb12 	bl	800099c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2203      	movs	r2, #3
 800137c:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* DMA Not supported for FS instance, Force to Zero */
  hpcd->Init.dma_enable = 0U;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2200      	movs	r2, #0
 8001384:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f003 f84e 	bl	800442c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001390:	2300      	movs	r3, #0
 8001392:	73fb      	strb	r3, [r7, #15]
 8001394:	e04d      	b.n	8001432 <HAL_PCD_Init+0xe6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	6879      	ldr	r1, [r7, #4]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	4613      	mov	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	440b      	add	r3, r1
 80013a6:	3305      	adds	r3, #5
 80013a8:	2201      	movs	r2, #1
 80013aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	1c5a      	adds	r2, r3, #1
 80013b2:	4613      	mov	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	440b      	add	r3, r1
 80013bc:	3304      	adds	r3, #4
 80013be:	7bfa      	ldrb	r2, [r7, #15]
 80013c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80013c2:	7bfa      	ldrb	r2, [r7, #15]
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
 80013c6:	b298      	uxth	r0, r3
 80013c8:	6879      	ldr	r1, [r7, #4]
 80013ca:	4613      	mov	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	4413      	add	r3, r2
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	440b      	add	r3, r1
 80013d4:	333a      	adds	r3, #58	; 0x3a
 80013d6:	4602      	mov	r2, r0
 80013d8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	6879      	ldr	r1, [r7, #4]
 80013de:	1c5a      	adds	r2, r3, #1
 80013e0:	4613      	mov	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	440b      	add	r3, r1
 80013ea:	3307      	adds	r3, #7
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80013f0:	7bfa      	ldrb	r2, [r7, #15]
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	4613      	mov	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	440b      	add	r3, r1
 80013fe:	333c      	adds	r3, #60	; 0x3c
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001404:	7bfa      	ldrb	r2, [r7, #15]
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	440b      	add	r3, r1
 8001412:	3340      	adds	r3, #64	; 0x40
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001418:	7bfa      	ldrb	r2, [r7, #15]
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	4613      	mov	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4413      	add	r3, r2
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	440b      	add	r3, r1
 8001426:	3344      	adds	r3, #68	; 0x44
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	3301      	adds	r3, #1
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	7bfa      	ldrb	r2, [r7, #15]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	429a      	cmp	r2, r3
 800143a:	d3ac      	bcc.n	8001396 <HAL_PCD_Init+0x4a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800143c:	2300      	movs	r3, #0
 800143e:	73fb      	strb	r3, [r7, #15]
 8001440:	e044      	b.n	80014cc <HAL_PCD_Init+0x180>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001442:	7bfa      	ldrb	r2, [r7, #15]
 8001444:	6879      	ldr	r1, [r7, #4]
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	00db      	lsls	r3, r3, #3
 800144e:	440b      	add	r3, r1
 8001450:	f203 136d 	addw	r3, r3, #365	; 0x16d
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001458:	7bfa      	ldrb	r2, [r7, #15]
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	4613      	mov	r3, r2
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4413      	add	r3, r2
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	440b      	add	r3, r1
 8001466:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800146a:	7bfa      	ldrb	r2, [r7, #15]
 800146c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800146e:	7bfa      	ldrb	r2, [r7, #15]
 8001470:	6879      	ldr	r1, [r7, #4]
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	00db      	lsls	r3, r3, #3
 800147a:	440b      	add	r3, r1
 800147c:	f203 136f 	addw	r3, r3, #367	; 0x16f
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001484:	7bfa      	ldrb	r2, [r7, #15]
 8001486:	6879      	ldr	r1, [r7, #4]
 8001488:	4613      	mov	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	440b      	add	r3, r1
 8001492:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800149a:	7bfa      	ldrb	r2, [r7, #15]
 800149c:	6879      	ldr	r1, [r7, #4]
 800149e:	4613      	mov	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	440b      	add	r3, r1
 80014a8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80014b0:	7bfa      	ldrb	r2, [r7, #15]
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	440b      	add	r3, r1
 80014be:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	3301      	adds	r3, #1
 80014ca:	73fb      	strb	r3, [r7, #15]
 80014cc:	7bfa      	ldrb	r2, [r7, #15]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d3b5      	bcc.n	8001442 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	603b      	str	r3, [r7, #0]
 80014dc:	687e      	ldr	r6, [r7, #4]
 80014de:	466d      	mov	r5, sp
 80014e0:	f106 0410 	add.w	r4, r6, #16
 80014e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80014f0:	1d33      	adds	r3, r6, #4
 80014f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014f4:	6838      	ldr	r0, [r7, #0]
 80014f6:	f002 ffb4 	bl	8004462 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2201      	movs	r2, #1
 8001506:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	2b01      	cmp	r3, #1
 8001510:	d102      	bne.n	8001518 <HAL_PCD_Init+0x1cc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 f805 	bl	8001522 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001522 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001522:	b480      	push	{r7}
 8001524:	b085      	sub	sp, #20
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2201      	movs	r2, #1
 8001534:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001546:	b29b      	uxth	r3, r3
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	b29a      	uxth	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800155a:	b29b      	uxth	r3, r3
 800155c:	f043 0302 	orr.w	r3, r3, #2
 8001560:	b29a      	uxth	r2, r3
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <LL_EXTI_EnableIT_0_31+0x24>)
 8001582:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001586:	4905      	ldr	r1, [pc, #20]	; (800159c <LL_EXTI_EnableIT_0_31+0x24>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4313      	orrs	r3, r2
 800158c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	58000800 	.word	0x58000800

080015a0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <LL_EXTI_DisableIT_0_31+0x28>)
 80015aa:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	43db      	mvns	r3, r3
 80015b2:	4905      	ldr	r1, [pc, #20]	; (80015c8 <LL_EXTI_DisableIT_0_31+0x28>)
 80015b4:	4013      	ands	r3, r2
 80015b6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	58000800 	.word	0x58000800

080015cc <LL_C2_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 80015d4:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80015d6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	43db      	mvns	r3, r3
 80015de:	4905      	ldr	r1, [pc, #20]	; (80015f4 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80015e0:	4013      	ands	r3, r2
 80015e2:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	58000800 	.word	0x58000800

080015f8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001600:	4b05      	ldr	r3, [pc, #20]	; (8001618 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4904      	ldr	r1, [pc, #16]	; (8001618 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4313      	orrs	r3, r2
 800160a:	600b      	str	r3, [r1, #0]

}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	58000800 	.word	0x58000800

0800161c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	43db      	mvns	r3, r3
 800162c:	4904      	ldr	r1, [pc, #16]	; (8001640 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800162e:	4013      	ands	r3, r2
 8001630:	600b      	str	r3, [r1, #0]

}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	58000800 	.word	0x58000800

08001644 <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800164e:	685a      	ldr	r2, [r3, #4]
 8001650:	4904      	ldr	r1, [pc, #16]	; (8001664 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4313      	orrs	r3, r2
 8001656:	604b      	str	r3, [r1, #4]
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	58000800 	.word	0x58000800

08001668 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001672:	685a      	ldr	r2, [r3, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	43db      	mvns	r3, r3
 8001678:	4904      	ldr	r1, [pc, #16]	; (800168c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800167a:	4013      	ands	r3, r2
 800167c:	604b      	str	r3, [r1, #4]
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	58000800 	.word	0x58000800

08001690 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001694:	4b05      	ldr	r3, [pc, #20]	; (80016ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a04      	ldr	r2, [pc, #16]	; (80016ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 800169a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169e:	6013      	str	r3, [r2, #0]
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	58000400 	.word	0x58000400

080016b0 <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 80016b8:	4b1d      	ldr	r3, [pc, #116]	; (8001730 <HAL_PWR_ConfigPVD+0x80>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f023 020e 	bic.w	r2, r3, #14
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	491a      	ldr	r1, [pc, #104]	; (8001730 <HAL_PWR_ConfigPVD+0x80>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	604b      	str	r3, [r1, #4]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  
  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 80016ca:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80016ce:	f7ff ff67 	bl	80015a0 <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 80016d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80016d6:	f7ff ff79 	bl	80015cc <LL_C2_EXTI_DisableIT_0_31>
    
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 80016da:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80016de:	f7ff ffc3 	bl	8001668 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 80016e2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80016e6:	f7ff ff99 	bl	800161c <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80016f6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80016fa:	f7ff ff3d 	bl	8001578 <LL_EXTI_EnableIT_0_31>
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 800170a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800170e:	f7ff ff73 	bl	80015f8 <LL_EXTI_EnableRisingTrig_0_31>
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 800171e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001722:	f7ff ff8f 	bl	8001644 <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	58000400 	.word	0x58000400

08001734 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_PWR_EnablePVD+0x1c>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	4a04      	ldr	r2, [pc, #16]	; (8001750 <HAL_PWR_EnablePVD+0x1c>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	6053      	str	r3, [r2, #4]
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	58000400 	.word	0x58000400

08001754 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001758:	4b04      	ldr	r3, [pc, #16]	; (800176c <HAL_PWREx_GetVoltageRange+0x18>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	58000400 	.word	0x58000400

08001770 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001774:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800177e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001782:	d101      	bne.n	8001788 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001784:	2301      	movs	r3, #1
 8001786:	e000      	b.n	800178a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001798:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017a6:	6013      	str	r3, [r2, #0]
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80017b2:	b480      	push	{r7}
 80017b4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80017b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017c4:	6013      	str	r3, [r2, #0]
}
 80017c6:	bf00      	nop
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80017d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80017e2:	d101      	bne.n	80017e8 <LL_RCC_HSE_IsReady+0x18>
 80017e4:	2301      	movs	r3, #1
 80017e6:	e000      	b.n	80017ea <LL_RCC_HSE_IsReady+0x1a>
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80017f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001806:	6013      	str	r3, [r2, #0]
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001812:	b480      	push	{r7}
 8001814:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001816:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001824:	6013      	str	r3, [r2, #0]
}
 8001826:	bf00      	nop
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001834:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800183e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001842:	d101      	bne.n	8001848 <LL_RCC_HSI_IsReady+0x18>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <LL_RCC_HSI_IsReady+0x1a>
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800185c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	061b      	lsls	r3, r3, #24
 800186a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800186e:	4313      	orrs	r3, r2
 8001870:	604b      	str	r3, [r1, #4]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001882:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001886:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800188a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80018a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018b0:	f023 0301 	bic.w	r3, r3, #1
 80018b4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 80018c2:	b480      	push	{r7}
 80018c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80018c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d101      	bne.n	80018da <LL_RCC_HSI48_IsReady+0x18>
 80018d6:	2301      	movs	r3, #1
 80018d8:	e000      	b.n	80018dc <LL_RCC_HSI48_IsReady+0x1a>
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80018ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80018fe:	bf00      	nop
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800190c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001914:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001918:	f023 0301 	bic.w	r3, r3, #1
 800191c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001920:	bf00      	nop
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800192e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001936:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800193a:	f043 0304 	orr.w	r3, r3, #4
 800193e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001950:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001958:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800195c:	f023 0304 	bic.w	r3, r3, #4
 8001960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001972:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b02      	cmp	r3, #2
 8001980:	d101      	bne.n	8001986 <LL_RCC_LSE_IsReady+0x18>
 8001982:	2301      	movs	r3, #1
 8001984:	e000      	b.n	8001988 <LL_RCC_LSE_IsReady+0x1a>
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001996:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800199a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800199e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019a2:	f043 0301 	orr.w	r3, r3, #1
 80019a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80019b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019c4:	f023 0301 	bic.w	r3, r3, #1
 80019c8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80019da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d101      	bne.n	80019ee <LL_RCC_LSI1_IsReady+0x18>
 80019ea:	2301      	movs	r3, #1
 80019ec:	e000      	b.n	80019f0 <LL_RCC_LSI1_IsReady+0x1a>
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80019fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a2c:	f023 0304 	bic.w	r3, r3, #4
 8001a30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001a42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a4a:	f003 0308 	and.w	r3, r3, #8
 8001a4e:	2b08      	cmp	r3, #8
 8001a50:	d101      	bne.n	8001a56 <LL_RCC_LSI2_IsReady+0x18>
 8001a52:	2301      	movs	r3, #1
 8001a54:	e000      	b.n	8001a58 <LL_RCC_LSI2_IsReady+0x1a>
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001a6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a72:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	021b      	lsls	r3, r3, #8
 8001a7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001a94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	6013      	str	r3, [r2, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001ab2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001abc:	f023 0301 	bic.w	r3, r3, #1
 8001ac0:	6013      	str	r3, [r2, #0]
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001ad0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d101      	bne.n	8001ae2 <LL_RCC_MSI_IsReady+0x16>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <LL_RCC_MSI_IsReady+0x18>
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001af6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001b1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b26:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2bb0      	cmp	r3, #176	; 0xb0
 8001b2c:	d901      	bls.n	8001b32 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001b2e:	23b0      	movs	r3, #176	; 0xb0
 8001b30:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001b32:	687b      	ldr	r3, [r7, #4]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001b48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	021b      	lsls	r3, r3, #8
 8001b56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	604b      	str	r3, [r1, #4]
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b083      	sub	sp, #12
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f023 0203 	bic.w	r2, r3, #3
 8001b7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	608b      	str	r3, [r1, #8]
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001b96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f003 030c 	and.w	r3, r3, #12
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	608b      	str	r3, [r1, #8]
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	b083      	sub	sp, #12
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001bda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bde:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001be2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001be6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001c06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c0a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001c0e:	f023 020f 	bic.w	r2, r3, #15
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	091b      	lsrs	r3, r3, #4
 8001c16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001c34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	608b      	str	r3, [r1, #8]
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	608b      	str	r3, [r1, #8]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8001c98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c9c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ca0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001cb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cb6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001cce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001ce6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001cfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d0c:	6013      	str	r3, [r2, #0]
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001d1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d2a:	6013      	str	r3, [r2, #0]
}
 8001d2c:	bf00      	nop
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001d3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d48:	d101      	bne.n	8001d4e <LL_RCC_PLL_IsReady+0x18>
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e000      	b.n	8001d50 <LL_RCC_PLL_IsReady+0x1a>
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001d5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001d90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0303 	and.w	r3, r3, #3
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001dc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dce:	d101      	bne.n	8001dd4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001de4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001df4:	d101      	bne.n	8001dfa <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001df6:	2301      	movs	r3, #1
 8001df8:	e000      	b.n	8001dfc <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001e06:	b480      	push	{r7}
 8001e08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001e0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e0e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001e12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e1a:	d101      	bne.n	8001e20 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e000      	b.n	8001e22 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001e3e:	d101      	bne.n	8001e44 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001e40:	2301      	movs	r3, #1
 8001e42:	e000      	b.n	8001e46 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001e54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e5e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001e62:	d101      	bne.n	8001e68 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001e64:	2301      	movs	r3, #1
 8001e66:	e000      	b.n	8001e6a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b08d      	sub	sp, #52	; 0x34
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e363      	b.n	800254e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0320 	and.w	r3, r3, #32
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f000 808d 	beq.w	8001fae <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e94:	f7ff fe7d 	bl	8001b92 <LL_RCC_GetSysClkSource>
 8001e98:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e9a:	f7ff ff83 	bl	8001da4 <LL_RCC_PLL_GetMainSource>
 8001e9e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d005      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3e>
 8001ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea8:	2b0c      	cmp	r3, #12
 8001eaa:	d147      	bne.n	8001f3c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d144      	bne.n	8001f3c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e347      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001ec2:	f7ff fe28 	bl	8001b16 <LL_RCC_MSI_GetRange>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	429c      	cmp	r4, r3
 8001eca:	d914      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f000 fd61 	bl	8002998 <RCC_SetFlashLatencyFromMSIRange>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e336      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fe02 	bl	8001aee <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fe26 	bl	8001b40 <LL_RCC_MSI_SetCalibTrimming>
 8001ef4:	e013      	b.n	8001f1e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fdf7 	bl	8001aee <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff fe1b 	bl	8001b40 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 fd42 	bl	8002998 <RCC_SetFlashLatencyFromMSIRange>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e317      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001f1e:	f000 fcc9 	bl	80028b4 <HAL_RCC_GetHCLKFreq>
 8001f22:	4603      	mov	r3, r0
 8001f24:	4aa4      	ldr	r2, [pc, #656]	; (80021b8 <HAL_RCC_OscConfig+0x344>)
 8001f26:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001f28:	4ba4      	ldr	r3, [pc, #656]	; (80021bc <HAL_RCC_OscConfig+0x348>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7fe fda5 	bl	8000a7c <HAL_InitTick>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d039      	beq.n	8001fac <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e308      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d01e      	beq.n	8001f82 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f44:	f7ff fda4 	bl	8001a90 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f48:	f7fe ff66 	bl	8000e18 <HAL_GetTick>
 8001f4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f50:	f7fe ff62 	bl	8000e18 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e2f5      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001f62:	f7ff fdb3 	bl	8001acc <LL_RCC_MSI_IsReady>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0f1      	beq.n	8001f50 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff fdbc 	bl	8001aee <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a1b      	ldr	r3, [r3, #32]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff fde0 	bl	8001b40 <LL_RCC_MSI_SetCalibTrimming>
 8001f80:	e015      	b.n	8001fae <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f82:	f7ff fd94 	bl	8001aae <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f86:	f7fe ff47 	bl	8000e18 <HAL_GetTick>
 8001f8a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001f8c:	e008      	b.n	8001fa0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f8e:	f7fe ff43 	bl	8000e18 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e2d6      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001fa0:	f7ff fd94 	bl	8001acc <LL_RCC_MSI_IsReady>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d1f1      	bne.n	8001f8e <HAL_RCC_OscConfig+0x11a>
 8001faa:	e000      	b.n	8001fae <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001fac:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d047      	beq.n	800204a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fba:	f7ff fdea 	bl	8001b92 <LL_RCC_GetSysClkSource>
 8001fbe:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc0:	f7ff fef0 	bl	8001da4 <LL_RCC_PLL_GetMainSource>
 8001fc4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001fc6:	6a3b      	ldr	r3, [r7, #32]
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	d005      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x164>
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	2b0c      	cmp	r3, #12
 8001fd0:	d108      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	2b03      	cmp	r3, #3
 8001fd6:	d105      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d134      	bne.n	800204a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e2b4      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fec:	d102      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x180>
 8001fee:	f7ff fbd1 	bl	8001794 <LL_RCC_HSE_Enable>
 8001ff2:	e001      	b.n	8001ff8 <HAL_RCC_OscConfig+0x184>
 8001ff4:	f7ff fbdd 	bl	80017b2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d012      	beq.n	8002026 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002000:	f7fe ff0a 	bl	8000e18 <HAL_GetTick>
 8002004:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002008:	f7fe ff06 	bl	8000e18 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b64      	cmp	r3, #100	; 0x64
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e299      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800201a:	f7ff fbd9 	bl	80017d0 <LL_RCC_HSE_IsReady>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0f1      	beq.n	8002008 <HAL_RCC_OscConfig+0x194>
 8002024:	e011      	b.n	800204a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002026:	f7fe fef7 	bl	8000e18 <HAL_GetTick>
 800202a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800202c:	e008      	b.n	8002040 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800202e:	f7fe fef3 	bl	8000e18 <HAL_GetTick>
 8002032:	4602      	mov	r2, r0
 8002034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	2b64      	cmp	r3, #100	; 0x64
 800203a:	d901      	bls.n	8002040 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e286      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002040:	f7ff fbc6 	bl	80017d0 <LL_RCC_HSE_IsReady>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f1      	bne.n	800202e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d04c      	beq.n	80020f0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002056:	f7ff fd9c 	bl	8001b92 <LL_RCC_GetSysClkSource>
 800205a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800205c:	f7ff fea2 	bl	8001da4 <LL_RCC_PLL_GetMainSource>
 8002060:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	2b04      	cmp	r3, #4
 8002066:	d005      	beq.n	8002074 <HAL_RCC_OscConfig+0x200>
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	2b0c      	cmp	r3, #12
 800206c:	d10e      	bne.n	800208c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d10b      	bne.n	800208c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d101      	bne.n	8002080 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e266      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fbe5 	bl	8001854 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800208a:	e031      	b.n	80020f0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d019      	beq.n	80020c8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002094:	f7ff fbae 	bl	80017f4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002098:	f7fe febe 	bl	8000e18 <HAL_GetTick>
 800209c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a0:	f7fe feba 	bl	8000e18 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e24d      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80020b2:	f7ff fbbd 	bl	8001830 <LL_RCC_HSI_IsReady>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f1      	beq.n	80020a0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff fbc7 	bl	8001854 <LL_RCC_HSI_SetCalibTrimming>
 80020c6:	e013      	b.n	80020f0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020c8:	f7ff fba3 	bl	8001812 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020cc:	f7fe fea4 	bl	8000e18 <HAL_GetTick>
 80020d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020d4:	f7fe fea0 	bl	8000e18 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e233      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80020e6:	f7ff fba3 	bl	8001830 <LL_RCC_HSI_IsReady>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1f1      	bne.n	80020d4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0308 	and.w	r3, r3, #8
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d106      	bne.n	800210a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 80a3 	beq.w	8002250 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d076      	beq.n	8002200 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0310 	and.w	r3, r3, #16
 800211a:	2b00      	cmp	r3, #0
 800211c:	d046      	beq.n	80021ac <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800211e:	f7ff fc5a 	bl	80019d6 <LL_RCC_LSI1_IsReady>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d113      	bne.n	8002150 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002128:	f7ff fc33 	bl	8001992 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800212c:	f7fe fe74 	bl	8000e18 <HAL_GetTick>
 8002130:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002134:	f7fe fe70 	bl	8000e18 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e203      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002146:	f7ff fc46 	bl	80019d6 <LL_RCC_LSI1_IsReady>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0f1      	beq.n	8002134 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002150:	f7ff fc53 	bl	80019fa <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002154:	f7fe fe60 	bl	8000e18 <HAL_GetTick>
 8002158:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800215c:	f7fe fe5c 	bl	8000e18 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b03      	cmp	r3, #3
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e1ef      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800216e:	f7ff fc66 	bl	8001a3e <LL_RCC_LSI2_IsReady>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0f1      	beq.n	800215c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fc70 	bl	8001a62 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002182:	f7ff fc17 	bl	80019b4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002186:	f7fe fe47 	bl	8000e18 <HAL_GetTick>
 800218a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800218e:	f7fe fe43 	bl	8000e18 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e1d6      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80021a0:	f7ff fc19 	bl	80019d6 <LL_RCC_LSI1_IsReady>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f1      	bne.n	800218e <HAL_RCC_OscConfig+0x31a>
 80021aa:	e051      	b.n	8002250 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80021ac:	f7ff fbf1 	bl	8001992 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b0:	f7fe fe32 	bl	8000e18 <HAL_GetTick>
 80021b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80021b6:	e00c      	b.n	80021d2 <HAL_RCC_OscConfig+0x35e>
 80021b8:	20000014 	.word	0x20000014
 80021bc:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80021c0:	f7fe fe2a 	bl	8000e18 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e1bd      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80021d2:	f7ff fc00 	bl	80019d6 <LL_RCC_LSI1_IsReady>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0f1      	beq.n	80021c0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80021dc:	f7ff fc1e 	bl	8001a1c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80021e2:	f7fe fe19 	bl	8000e18 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b03      	cmp	r3, #3
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e1ac      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80021f4:	f7ff fc23 	bl	8001a3e <LL_RCC_LSI2_IsReady>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f1      	bne.n	80021e2 <HAL_RCC_OscConfig+0x36e>
 80021fe:	e027      	b.n	8002250 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002200:	f7ff fc0c 	bl	8001a1c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002204:	f7fe fe08 	bl	8000e18 <HAL_GetTick>
 8002208:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800220c:	f7fe fe04 	bl	8000e18 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b03      	cmp	r3, #3
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e197      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800221e:	f7ff fc0e 	bl	8001a3e <LL_RCC_LSI2_IsReady>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f1      	bne.n	800220c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002228:	f7ff fbc4 	bl	80019b4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222c:	f7fe fdf4 	bl	8000e18 <HAL_GetTick>
 8002230:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002234:	f7fe fdf0 	bl	8000e18 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b02      	cmp	r3, #2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e183      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002246:	f7ff fbc6 	bl	80019d6 <LL_RCC_LSI1_IsReady>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1f1      	bne.n	8002234 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	2b00      	cmp	r3, #0
 800225a:	d05b      	beq.n	8002314 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800225c:	4ba7      	ldr	r3, [pc, #668]	; (80024fc <HAL_RCC_OscConfig+0x688>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002264:	2b00      	cmp	r3, #0
 8002266:	d114      	bne.n	8002292 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002268:	f7ff fa12 	bl	8001690 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800226c:	f7fe fdd4 	bl	8000e18 <HAL_GetTick>
 8002270:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002274:	f7fe fdd0 	bl	8000e18 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e163      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002286:	4b9d      	ldr	r3, [pc, #628]	; (80024fc <HAL_RCC_OscConfig+0x688>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228e:	2b00      	cmp	r3, #0
 8002290:	d0f0      	beq.n	8002274 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d102      	bne.n	80022a0 <HAL_RCC_OscConfig+0x42c>
 800229a:	f7ff fb24 	bl	80018e6 <LL_RCC_LSE_Enable>
 800229e:	e00c      	b.n	80022ba <HAL_RCC_OscConfig+0x446>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2b05      	cmp	r3, #5
 80022a6:	d104      	bne.n	80022b2 <HAL_RCC_OscConfig+0x43e>
 80022a8:	f7ff fb3f 	bl	800192a <LL_RCC_LSE_EnableBypass>
 80022ac:	f7ff fb1b 	bl	80018e6 <LL_RCC_LSE_Enable>
 80022b0:	e003      	b.n	80022ba <HAL_RCC_OscConfig+0x446>
 80022b2:	f7ff fb29 	bl	8001908 <LL_RCC_LSE_Disable>
 80022b6:	f7ff fb49 	bl	800194c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d014      	beq.n	80022ec <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c2:	f7fe fda9 	bl	8000e18 <HAL_GetTick>
 80022c6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80022c8:	e00a      	b.n	80022e0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ca:	f7fe fda5 	bl	8000e18 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d8:	4293      	cmp	r3, r2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e136      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80022e0:	f7ff fb45 	bl	800196e <LL_RCC_LSE_IsReady>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0ef      	beq.n	80022ca <HAL_RCC_OscConfig+0x456>
 80022ea:	e013      	b.n	8002314 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ec:	f7fe fd94 	bl	8000e18 <HAL_GetTick>
 80022f0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80022f2:	e00a      	b.n	800230a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f4:	f7fe fd90 	bl	8000e18 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e121      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800230a:	f7ff fb30 	bl	800196e <LL_RCC_LSE_IsReady>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d1ef      	bne.n	80022f4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800231c:	2b00      	cmp	r3, #0
 800231e:	d02c      	beq.n	800237a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002324:	2b00      	cmp	r3, #0
 8002326:	d014      	beq.n	8002352 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002328:	f7ff faa9 	bl	800187e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800232c:	f7fe fd74 	bl	8000e18 <HAL_GetTick>
 8002330:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002334:	f7fe fd70 	bl	8000e18 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e103      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002346:	f7ff fabc 	bl	80018c2 <LL_RCC_HSI48_IsReady>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f1      	beq.n	8002334 <HAL_RCC_OscConfig+0x4c0>
 8002350:	e013      	b.n	800237a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002352:	f7ff faa5 	bl	80018a0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002356:	f7fe fd5f 	bl	8000e18 <HAL_GetTick>
 800235a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800235c:	e008      	b.n	8002370 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800235e:	f7fe fd5b 	bl	8000e18 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e0ee      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002370:	f7ff faa7 	bl	80018c2 <LL_RCC_HSI48_IsReady>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f1      	bne.n	800235e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237e:	2b00      	cmp	r3, #0
 8002380:	f000 80e4 	beq.w	800254c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002384:	f7ff fc05 	bl	8001b92 <LL_RCC_GetSysClkSource>
 8002388:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800238a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002396:	2b02      	cmp	r3, #2
 8002398:	f040 80b4 	bne.w	8002504 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 0203 	and.w	r2, r3, #3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d123      	bne.n	80023f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d11c      	bne.n	80023f2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	0a1b      	lsrs	r3, r3, #8
 80023bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d114      	bne.n	80023f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d10d      	bne.n	80023f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d106      	bne.n	80023f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d05d      	beq.n	80024ae <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	2b0c      	cmp	r3, #12
 80023f6:	d058      	beq.n	80024aa <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e0a1      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800240a:	f7ff fc85 	bl	8001d18 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800240e:	f7fe fd03 	bl	8000e18 <HAL_GetTick>
 8002412:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002416:	f7fe fcff 	bl	8000e18 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e092      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1ef      	bne.n	8002416 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	4b30      	ldr	r3, [pc, #192]	; (8002500 <HAL_RCC_OscConfig+0x68c>)
 800243e:	4013      	ands	r3, r2
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002448:	4311      	orrs	r1, r2
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800244e:	0212      	lsls	r2, r2, #8
 8002450:	4311      	orrs	r1, r2
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002456:	4311      	orrs	r1, r2
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800245c:	4311      	orrs	r1, r2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002462:	430a      	orrs	r2, r1
 8002464:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002468:	4313      	orrs	r3, r2
 800246a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800246c:	f7ff fc45 	bl	8001cfa <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002470:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800247a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800247e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002480:	f7fe fcca 	bl	8000e18 <HAL_GetTick>
 8002484:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002488:	f7fe fcc6 	bl	8000e18 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e059      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800249a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d0ef      	beq.n	8002488 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024a8:	e050      	b.n	800254c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e04f      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d147      	bne.n	800254c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80024bc:	f7ff fc1d 	bl	8001cfa <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024d0:	f7fe fca2 	bl	8000e18 <HAL_GetTick>
 80024d4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d8:	f7fe fc9e 	bl	8000e18 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e031      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0ef      	beq.n	80024d8 <HAL_RCC_OscConfig+0x664>
 80024f8:	e028      	b.n	800254c <HAL_RCC_OscConfig+0x6d8>
 80024fa:	bf00      	nop
 80024fc:	58000400 	.word	0x58000400
 8002500:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	2b0c      	cmp	r3, #12
 8002508:	d01e      	beq.n	8002548 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250a:	f7ff fc05 	bl	8001d18 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250e:	f7fe fc83 	bl	8000e18 <HAL_GetTick>
 8002512:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002514:	e008      	b.n	8002528 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002516:	f7fe fc7f 	bl	8000e18 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e012      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002528:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1ef      	bne.n	8002516 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002536:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800253a:	68da      	ldr	r2, [r3, #12]
 800253c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002540:	4b05      	ldr	r3, [pc, #20]	; (8002558 <HAL_RCC_OscConfig+0x6e4>)
 8002542:	4013      	ands	r3, r2
 8002544:	60cb      	str	r3, [r1, #12]
 8002546:	e001      	b.n	800254c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e000      	b.n	800254e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3734      	adds	r7, #52	; 0x34
 8002552:	46bd      	mov	sp, r7
 8002554:	bd90      	pop	{r4, r7, pc}
 8002556:	bf00      	nop
 8002558:	eefefffc 	.word	0xeefefffc

0800255c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d101      	bne.n	8002570 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e12d      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002570:	4b98      	ldr	r3, [pc, #608]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0307 	and.w	r3, r3, #7
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d91b      	bls.n	80025b6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257e:	4b95      	ldr	r3, [pc, #596]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f023 0207 	bic.w	r2, r3, #7
 8002586:	4993      	ldr	r1, [pc, #588]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	4313      	orrs	r3, r2
 800258c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800258e:	f7fe fc43 	bl	8000e18 <HAL_GetTick>
 8002592:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002596:	f7fe fc3f 	bl	8000e18 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e111      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025a8:	4b8a      	ldr	r3, [pc, #552]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d1ef      	bne.n	8002596 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d016      	beq.n	80025f0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff faef 	bl	8001baa <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80025cc:	f7fe fc24 	bl	8000e18 <HAL_GetTick>
 80025d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80025d4:	f7fe fc20 	bl	8000e18 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e0f2      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80025e6:	f7ff fbe9 	bl	8001dbc <LL_RCC_IsActiveFlag_HPRE>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0f1      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0320 	and.w	r3, r3, #32
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d016      	beq.n	800262a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff fae6 	bl	8001bd2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002606:	f7fe fc07 	bl	8000e18 <HAL_GetTick>
 800260a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800260c:	e008      	b.n	8002620 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800260e:	f7fe fc03 	bl	8000e18 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e0d5      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002620:	f7ff fbde 	bl	8001de0 <LL_RCC_IsActiveFlag_C2HPRE>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f1      	beq.n	800260e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d016      	beq.n	8002664 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff fadf 	bl	8001bfe <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002640:	f7fe fbea 	bl	8000e18 <HAL_GetTick>
 8002644:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002646:	e008      	b.n	800265a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002648:	f7fe fbe6 	bl	8000e18 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e0b8      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800265a:	f7ff fbd4 	bl	8001e06 <LL_RCC_IsActiveFlag_SHDHPRE>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0f1      	beq.n	8002648 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	d016      	beq.n	800269e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fad9 	bl	8001c2c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800267a:	f7fe fbcd 	bl	8000e18 <HAL_GetTick>
 800267e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002680:	e008      	b.n	8002694 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002682:	f7fe fbc9 	bl	8000e18 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e09b      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002694:	f7ff fbca 	bl	8001e2c <LL_RCC_IsActiveFlag_PPRE1>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d0f1      	beq.n	8002682 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d017      	beq.n	80026da <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff facf 	bl	8001c54 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80026b6:	f7fe fbaf 	bl	8000e18 <HAL_GetTick>
 80026ba:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80026be:	f7fe fbab 	bl	8000e18 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e07d      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80026d0:	f7ff fbbe 	bl	8001e50 <LL_RCC_IsActiveFlag_PPRE2>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0f1      	beq.n	80026be <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d043      	beq.n	800276e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d106      	bne.n	80026fc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80026ee:	f7ff f86f 	bl	80017d0 <LL_RCC_HSE_IsReady>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d11e      	bne.n	8002736 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e067      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2b03      	cmp	r3, #3
 8002702:	d106      	bne.n	8002712 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002704:	f7ff fb17 	bl	8001d36 <LL_RCC_PLL_IsReady>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d113      	bne.n	8002736 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e05c      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d106      	bne.n	8002728 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800271a:	f7ff f9d7 	bl	8001acc <LL_RCC_MSI_IsReady>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d108      	bne.n	8002736 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e051      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002728:	f7ff f882 	bl	8001830 <LL_RCC_HSI_IsReady>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e04a      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff fa15 	bl	8001b6a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002740:	f7fe fb6a 	bl	8000e18 <HAL_GetTick>
 8002744:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002746:	e00a      	b.n	800275e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002748:	f7fe fb66 	bl	8000e18 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	; 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e036      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275e:	f7ff fa18 	bl	8001b92 <LL_RCC_GetSysClkSource>
 8002762:	4602      	mov	r2, r0
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	429a      	cmp	r2, r3
 800276c:	d1ec      	bne.n	8002748 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	429a      	cmp	r2, r3
 800277a:	d21b      	bcs.n	80027b4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277c:	4b15      	ldr	r3, [pc, #84]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f023 0207 	bic.w	r2, r3, #7
 8002784:	4913      	ldr	r1, [pc, #76]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	4313      	orrs	r3, r2
 800278a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800278c:	f7fe fb44 	bl	8000e18 <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002794:	f7fe fb40 	bl	8000e18 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e012      	b.n	80027cc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a6:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <HAL_RCC_ClockConfig+0x278>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d1ef      	bne.n	8002794 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80027b4:	f000 f87e 	bl	80028b4 <HAL_RCC_GetHCLKFreq>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4a07      	ldr	r2, [pc, #28]	; (80027d8 <HAL_RCC_ClockConfig+0x27c>)
 80027bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80027be:	f7fe fb37 	bl	8000e30 <HAL_GetTickPrio>
 80027c2:	4603      	mov	r3, r0
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fe f959 	bl	8000a7c <HAL_InitTick>
 80027ca:	4603      	mov	r3, r0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	58004000 	.word	0x58004000
 80027d8:	20000014 	.word	0x20000014

080027dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027e2:	f7ff f9d6 	bl	8001b92 <LL_RCC_GetSysClkSource>
 80027e6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10a      	bne.n	8002804 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80027ee:	f7ff f992 	bl	8001b16 <LL_RCC_MSI_GetRange>
 80027f2:	4603      	mov	r3, r0
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 030f 	and.w	r3, r3, #15
 80027fa:	4a2b      	ldr	r2, [pc, #172]	; (80028a8 <HAL_RCC_GetSysClockFreq+0xcc>)
 80027fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002800:	60fb      	str	r3, [r7, #12]
 8002802:	e04b      	b.n	800289c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b04      	cmp	r3, #4
 8002808:	d102      	bne.n	8002810 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800280a:	4b28      	ldr	r3, [pc, #160]	; (80028ac <HAL_RCC_GetSysClockFreq+0xd0>)
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	e045      	b.n	800289c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2b08      	cmp	r3, #8
 8002814:	d10a      	bne.n	800282c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002816:	f7fe ffab 	bl	8001770 <LL_RCC_HSE_IsEnabledDiv2>
 800281a:	4603      	mov	r3, r0
 800281c:	2b01      	cmp	r3, #1
 800281e:	d102      	bne.n	8002826 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002820:	4b22      	ldr	r3, [pc, #136]	; (80028ac <HAL_RCC_GetSysClockFreq+0xd0>)
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	e03a      	b.n	800289c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002826:	4b22      	ldr	r3, [pc, #136]	; (80028b0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	e037      	b.n	800289c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800282c:	f7ff faba 	bl	8001da4 <LL_RCC_PLL_GetMainSource>
 8002830:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d003      	beq.n	8002840 <HAL_RCC_GetSysClockFreq+0x64>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	2b03      	cmp	r3, #3
 800283c:	d003      	beq.n	8002846 <HAL_RCC_GetSysClockFreq+0x6a>
 800283e:	e00d      	b.n	800285c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002840:	4b1a      	ldr	r3, [pc, #104]	; (80028ac <HAL_RCC_GetSysClockFreq+0xd0>)
 8002842:	60bb      	str	r3, [r7, #8]
        break;
 8002844:	e015      	b.n	8002872 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002846:	f7fe ff93 	bl	8001770 <LL_RCC_HSE_IsEnabledDiv2>
 800284a:	4603      	mov	r3, r0
 800284c:	2b01      	cmp	r3, #1
 800284e:	d102      	bne.n	8002856 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002850:	4b16      	ldr	r3, [pc, #88]	; (80028ac <HAL_RCC_GetSysClockFreq+0xd0>)
 8002852:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002854:	e00d      	b.n	8002872 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002858:	60bb      	str	r3, [r7, #8]
        break;
 800285a:	e00a      	b.n	8002872 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800285c:	f7ff f95b 	bl	8001b16 <LL_RCC_MSI_GetRange>
 8002860:	4603      	mov	r3, r0
 8002862:	091b      	lsrs	r3, r3, #4
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	4a0f      	ldr	r2, [pc, #60]	; (80028a8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800286a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286e:	60bb      	str	r3, [r7, #8]
        break;
 8002870:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002872:	f7ff fa72 	bl	8001d5a <LL_RCC_PLL_GetN>
 8002876:	4602      	mov	r2, r0
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	fb03 f402 	mul.w	r4, r3, r2
 800287e:	f7ff fa85 	bl	8001d8c <LL_RCC_PLL_GetDivider>
 8002882:	4603      	mov	r3, r0
 8002884:	091b      	lsrs	r3, r3, #4
 8002886:	3301      	adds	r3, #1
 8002888:	fbb4 f4f3 	udiv	r4, r4, r3
 800288c:	f7ff fa72 	bl	8001d74 <LL_RCC_PLL_GetR>
 8002890:	4603      	mov	r3, r0
 8002892:	0f5b      	lsrs	r3, r3, #29
 8002894:	3301      	adds	r3, #1
 8002896:	fbb4 f3f3 	udiv	r3, r4, r3
 800289a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800289c:	68fb      	ldr	r3, [r7, #12]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd90      	pop	{r4, r7, pc}
 80028a6:	bf00      	nop
 80028a8:	080079d4 	.word	0x080079d4
 80028ac:	00f42400 	.word	0x00f42400
 80028b0:	01e84800 	.word	0x01e84800

080028b4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028b4:	b598      	push	{r3, r4, r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80028b8:	f7ff ff90 	bl	80027dc <HAL_RCC_GetSysClockFreq>
 80028bc:	4604      	mov	r4, r0
 80028be:	f7ff f9dd 	bl	8001c7c <LL_RCC_GetAHBPrescaler>
 80028c2:	4603      	mov	r3, r0
 80028c4:	091b      	lsrs	r3, r3, #4
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	4a03      	ldr	r2, [pc, #12]	; (80028d8 <HAL_RCC_GetHCLKFreq+0x24>)
 80028cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	bd98      	pop	{r3, r4, r7, pc}
 80028d8:	08007974 	.word	0x08007974

080028dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028dc:	b598      	push	{r3, r4, r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80028e0:	f7ff ffe8 	bl	80028b4 <HAL_RCC_GetHCLKFreq>
 80028e4:	4604      	mov	r4, r0
 80028e6:	f7ff f9f0 	bl	8001cca <LL_RCC_GetAPB1Prescaler>
 80028ea:	4603      	mov	r3, r0
 80028ec:	0a1b      	lsrs	r3, r3, #8
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	4a04      	ldr	r2, [pc, #16]	; (8002904 <HAL_RCC_GetPCLK1Freq+0x28>)
 80028f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f8:	f003 031f 	and.w	r3, r3, #31
 80028fc:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002900:	4618      	mov	r0, r3
 8002902:	bd98      	pop	{r3, r4, r7, pc}
 8002904:	080079b4 	.word	0x080079b4

08002908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002908:	b598      	push	{r3, r4, r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800290c:	f7ff ffd2 	bl	80028b4 <HAL_RCC_GetHCLKFreq>
 8002910:	4604      	mov	r4, r0
 8002912:	f7ff f9e6 	bl	8001ce2 <LL_RCC_GetAPB2Prescaler>
 8002916:	4603      	mov	r3, r0
 8002918:	0adb      	lsrs	r3, r3, #11
 800291a:	f003 0307 	and.w	r3, r3, #7
 800291e:	4a04      	ldr	r2, [pc, #16]	; (8002930 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002924:	f003 031f 	and.w	r3, r3, #31
 8002928:	fa24 f303 	lsr.w	r3, r4, r3
}
 800292c:	4618      	mov	r0, r3
 800292e:	bd98      	pop	{r3, r4, r7, pc}
 8002930:	080079b4 	.word	0x080079b4

08002934 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	226f      	movs	r2, #111	; 0x6f
 8002942:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002944:	f7ff f925 	bl	8001b92 <LL_RCC_GetSysClkSource>
 8002948:	4602      	mov	r2, r0
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800294e:	f7ff f995 	bl	8001c7c <LL_RCC_GetAHBPrescaler>
 8002952:	4602      	mov	r2, r0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002958:	f7ff f9b7 	bl	8001cca <LL_RCC_GetAPB1Prescaler>
 800295c:	4602      	mov	r2, r0
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002962:	f7ff f9be 	bl	8001ce2 <LL_RCC_GetAPB2Prescaler>
 8002966:	4602      	mov	r2, r0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 800296c:	f7ff f992 	bl	8001c94 <LL_C2_RCC_GetAHBPrescaler>
 8002970:	4602      	mov	r2, r0
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002976:	f7ff f99a 	bl	8001cae <LL_RCC_GetAHB4Prescaler>
 800297a:	4602      	mov	r2, r0
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <HAL_RCC_GetClockConfig+0x60>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0207 	and.w	r2, r3, #7
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	601a      	str	r2, [r3, #0]
}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	58004000 	.word	0x58004000

08002998 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002998:	b590      	push	{r4, r7, lr}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2bb0      	cmp	r3, #176	; 0xb0
 80029a4:	d903      	bls.n	80029ae <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80029a6:	4b15      	ldr	r3, [pc, #84]	; (80029fc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	e007      	b.n	80029be <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 030f 	and.w	r3, r3, #15
 80029b6:	4a11      	ldr	r2, [pc, #68]	; (80029fc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80029b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029bc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80029be:	f7ff f976 	bl	8001cae <LL_RCC_GetAHB4Prescaler>
 80029c2:	4603      	mov	r3, r0
 80029c4:	091b      	lsrs	r3, r3, #4
 80029c6:	f003 030f 	and.w	r3, r3, #15
 80029ca:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80029cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	4a0a      	ldr	r2, [pc, #40]	; (8002a04 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80029dc:	fba2 2303 	umull	r2, r3, r2, r3
 80029e0:	0c9c      	lsrs	r4, r3, #18
 80029e2:	f7fe feb7 	bl	8001754 <HAL_PWREx_GetVoltageRange>
 80029e6:	4603      	mov	r3, r0
 80029e8:	4619      	mov	r1, r3
 80029ea:	4620      	mov	r0, r4
 80029ec:	f000 f80c 	bl	8002a08 <RCC_SetFlashLatency>
 80029f0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd90      	pop	{r4, r7, pc}
 80029fa:	bf00      	nop
 80029fc:	080079d4 	.word	0x080079d4
 8002a00:	08007974 	.word	0x08007974
 8002a04:	431bde83 	.word	0x431bde83

08002a08 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002a08:	b590      	push	{r4, r7, lr}
 8002a0a:	b093      	sub	sp, #76	; 0x4c
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002a12:	4b37      	ldr	r3, [pc, #220]	; (8002af0 <RCC_SetFlashLatency+0xe8>)
 8002a14:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002a18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a1a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002a1e:	4a35      	ldr	r2, [pc, #212]	; (8002af4 <RCC_SetFlashLatency+0xec>)
 8002a20:	f107 031c 	add.w	r3, r7, #28
 8002a24:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a26:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002a2a:	4b33      	ldr	r3, [pc, #204]	; (8002af8 <RCC_SetFlashLatency+0xf0>)
 8002a2c:	f107 040c 	add.w	r4, r7, #12
 8002a30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002a36:	2300      	movs	r3, #0
 8002a38:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a40:	d11a      	bne.n	8002a78 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002a42:	2300      	movs	r3, #0
 8002a44:	643b      	str	r3, [r7, #64]	; 0x40
 8002a46:	e013      	b.n	8002a70 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002a48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	3348      	adds	r3, #72	; 0x48
 8002a4e:	443b      	add	r3, r7
 8002a50:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d807      	bhi.n	8002a6a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002a5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	3348      	adds	r3, #72	; 0x48
 8002a60:	443b      	add	r3, r7
 8002a62:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002a66:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002a68:	e020      	b.n	8002aac <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002a6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	643b      	str	r3, [r7, #64]	; 0x40
 8002a70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a72:	2b03      	cmp	r3, #3
 8002a74:	d9e8      	bls.n	8002a48 <RCC_SetFlashLatency+0x40>
 8002a76:	e019      	b.n	8002aac <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002a78:	2300      	movs	r3, #0
 8002a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a7c:	e013      	b.n	8002aa6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002a7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	3348      	adds	r3, #72	; 0x48
 8002a84:	443b      	add	r3, r7
 8002a86:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d807      	bhi.n	8002aa0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002a90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	3348      	adds	r3, #72	; 0x48
 8002a96:	443b      	add	r3, r7
 8002a98:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002a9c:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002a9e:	e005      	b.n	8002aac <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d9e8      	bls.n	8002a7e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002aac:	4b13      	ldr	r3, [pc, #76]	; (8002afc <RCC_SetFlashLatency+0xf4>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 0207 	bic.w	r2, r3, #7
 8002ab4:	4911      	ldr	r1, [pc, #68]	; (8002afc <RCC_SetFlashLatency+0xf4>)
 8002ab6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002abc:	f7fe f9ac 	bl	8000e18 <HAL_GetTick>
 8002ac0:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002ac2:	e008      	b.n	8002ad6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002ac4:	f7fe f9a8 	bl	8000e18 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d901      	bls.n	8002ad6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e007      	b.n	8002ae6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002ad6:	4b09      	ldr	r3, [pc, #36]	; (8002afc <RCC_SetFlashLatency+0xf4>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d1ef      	bne.n	8002ac4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	374c      	adds	r7, #76	; 0x4c
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd90      	pop	{r4, r7, pc}
 8002aee:	bf00      	nop
 8002af0:	08007930 	.word	0x08007930
 8002af4:	08007940 	.word	0x08007940
 8002af8:	0800794c 	.word	0x0800794c
 8002afc:	58004000 	.word	0x58004000

08002b00 <LL_RCC_LSE_IsEnabled>:
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002b04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <LL_RCC_LSE_IsEnabled+0x18>
 8002b14:	2301      	movs	r3, #1
 8002b16:	e000      	b.n	8002b1a <LL_RCC_LSE_IsEnabled+0x1a>
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <LL_RCC_LSE_IsReady>:
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002b28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d101      	bne.n	8002b3c <LL_RCC_LSE_IsReady+0x18>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <LL_RCC_LSE_IsReady+0x1a>
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <LL_RCC_MSI_EnablePLLMode>:
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b56:	f043 0304 	orr.w	r3, r3, #4
 8002b5a:	6013      	str	r3, [r2, #0]
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <LL_RCC_SetRFWKPClockSource>:
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002b6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b76:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002b86:	bf00      	nop
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <LL_RCC_SetSMPSClockSource>:
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba0:	f023 0203 	bic.w	r2, r3, #3
 8002ba4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <LL_RCC_SetSMPSPrescaler>:
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002bc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002bcc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <LL_RCC_SetUSARTClockSource>:
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002bea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf2:	f023 0203 	bic.w	r2, r3, #3
 8002bf6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <LL_RCC_SetLPUARTClockSource>:
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002c16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c1e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <LL_RCC_SetI2CClockSource>:
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002c42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c46:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	091b      	lsrs	r3, r3, #4
 8002c4e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002c52:	43db      	mvns	r3, r3
 8002c54:	401a      	ands	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002c5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <LL_RCC_SetLPTIMClockSource>:
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002c7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c80:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	0c1b      	lsrs	r3, r3, #16
 8002c88:	041b      	lsls	r3, r3, #16
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	401a      	ands	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	041b      	lsls	r3, r3, #16
 8002c92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <LL_RCC_SetSAIClockSource>:
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002cb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cb8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002cbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <LL_RCC_SetRNGClockSource>:
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002cdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002ce8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <LL_RCC_SetCLK48ClockSource>:
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d10:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <LL_RCC_SetUSBClockSource>:
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ffe3 	bl	8002d00 <LL_RCC_SetCLK48ClockSource>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <LL_RCC_SetADCClockSource>:
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002d4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d52:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002d56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <LL_RCC_SetRTCClockSource>:
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002d76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <LL_RCC_GetRTCClockSource>:
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <LL_RCC_ForceBackupDomainReset>:
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002dcc:	bf00      	nop
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002dee:	bf00      	nop
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <LL_RCC_PLLSAI1_Enable>:
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002dfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e0a:	6013      	str	r3, [r2, #0]
}
 8002e0c:	bf00      	nop
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <LL_RCC_PLLSAI1_Disable>:
{
 8002e16:	b480      	push	{r7}
 8002e18:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002e1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e24:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e28:	6013      	str	r3, [r2, #0]
}
 8002e2a:	bf00      	nop
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <LL_RCC_PLLSAI1_IsReady>:
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002e38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e46:	d101      	bne.n	8002e4c <LL_RCC_PLLSAI1_IsReady+0x18>
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e000      	b.n	8002e4e <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b088      	sub	sp, #32
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002e60:	2300      	movs	r3, #0
 8002e62:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002e64:	2300      	movs	r3, #0
 8002e66:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d034      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e78:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e7c:	d021      	beq.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002e7e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e82:	d81b      	bhi.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e88:	d01d      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002e8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e8e:	d815      	bhi.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00b      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002e94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e98:	d110      	bne.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002e9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ea8:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8002eaa:	e00d      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3304      	adds	r3, #4
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f000 f94d 	bl	8003150 <RCCEx_PLLSAI1_ConfigNP>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002eba:	e005      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	77fb      	strb	r3, [r7, #31]
        break;
 8002ec0:	e002      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002ec2:	bf00      	nop
 8002ec4:	e000      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002ec6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ec8:	7ffb      	ldrb	r3, [r7, #31]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d105      	bne.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fee8 	bl	8002ca8 <LL_RCC_SetSAIClockSource>
 8002ed8:	e001      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eda:	7ffb      	ldrb	r3, [r7, #31]
 8002edc:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d046      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002eea:	f7ff ff56 	bl	8002d9a <LL_RCC_GetRTCClockSource>
 8002eee:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d03c      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002efa:	f7fe fbc9 	bl	8001690 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d105      	bne.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff ff30 	bl	8002d6e <LL_RCC_SetRTCClockSource>
 8002f0e:	e02e      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f18:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8002f1a:	f7ff ff4b 	bl	8002db4 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8002f1e:	f7ff ff5a 	bl	8002dd6 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8002f30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8002f3a:	f7ff fde1 	bl	8002b00 <LL_RCC_LSE_IsEnabled>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d114      	bne.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f44:	f7fd ff68 	bl	8000e18 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8002f4a:	e00b      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f4c:	f7fd ff64 	bl	8000e18 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d902      	bls.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	77fb      	strb	r3, [r7, #31]
              break;
 8002f62:	e004      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8002f64:	f7ff fdde 	bl	8002b24 <LL_RCC_LSE_IsReady>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d1ee      	bne.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8002f6e:	7ffb      	ldrb	r3, [r7, #31]
 8002f70:	77bb      	strb	r3, [r7, #30]
 8002f72:	e001      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f74:	7ffb      	ldrb	r3, [r7, #31]
 8002f76:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d004      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff fe2a 	bl	8002be2 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d004      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7ff fe35 	bl	8002c0e <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0310 	and.w	r3, r3, #16
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d004      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fe5d 	bl	8002c74 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0320 	and.w	r3, r3, #32
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d004      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff fe52 	bl	8002c74 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d004      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff fe2a 	bl	8002c3a <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d004      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7ff fe1f 	bl	8002c3a <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003004:	2b00      	cmp	r3, #0
 8003006:	d022      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fe8d 	bl	8002d2c <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003016:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800301a:	d107      	bne.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800301c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003026:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800302a:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003030:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003034:	d10b      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	3304      	adds	r3, #4
 800303a:	4618      	mov	r0, r3
 800303c:	f000 f8e3 	bl	8003206 <RCCEx_PLLSAI1_ConfigNQ>
 8003040:	4603      	mov	r3, r0
 8003042:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003044:	7ffb      	ldrb	r3, [r7, #31]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800304a:	7ffb      	ldrb	r3, [r7, #31]
 800304c:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003056:	2b00      	cmp	r3, #0
 8003058:	d02b      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003062:	d008      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003068:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800306c:	d003      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003072:	2b00      	cmp	r3, #0
 8003074:	d105      	bne.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fe2a 	bl	8002cd4 <LL_RCC_SetRNGClockSource>
 8003080:	e00a      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003086:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	2000      	movs	r0, #0
 800308e:	f7ff fe21 	bl	8002cd4 <LL_RCC_SetRNGClockSource>
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f7ff fe34 	bl	8002d00 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80030a0:	d107      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80030a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030b0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d022      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7ff fe3d 	bl	8002d42 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030d0:	d107      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80030d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e0:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030ea:	d10b      	bne.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3304      	adds	r3, #4
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 f8e3 	bl	80032bc <RCCEx_PLLSAI1_ConfigNR>
 80030f6:	4603      	mov	r3, r0
 80030f8:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80030fa:	7ffb      	ldrb	r3, [r7, #31]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8003100:	7ffb      	ldrb	r3, [r7, #31]
 8003102:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d004      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fd26 	bl	8002b66 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d009      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff fd45 	bl	8002bba <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff fd2c 	bl	8002b92 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800313a:	7fbb      	ldrb	r3, [r7, #30]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3720      	adds	r7, #32
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8003148:	f7ff fcfe 	bl	8002b48 <LL_RCC_MSI_EnablePLLMode>
}
 800314c:	bf00      	nop
 800314e:	bd80      	pop	{r7, pc}

08003150 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003158:	2300      	movs	r3, #0
 800315a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800315c:	f7ff fe5b 	bl	8002e16 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003160:	f7fd fe5a 	bl	8000e18 <HAL_GetTick>
 8003164:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003166:	e009      	b.n	800317c <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003168:	f7fd fe56 	bl	8000e18 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d902      	bls.n	800317c <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	73fb      	strb	r3, [r7, #15]
      break;
 800317a:	e004      	b.n	8003186 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800317c:	f7ff fe5a 	bl	8002e34 <LL_RCC_PLLSAI1_IsReady>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1f0      	bne.n	8003168 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003186:	7bfb      	ldrb	r3, [r7, #15]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d137      	bne.n	80031fc <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800318c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031a0:	4313      	orrs	r3, r2
 80031a2:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80031a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031b6:	4313      	orrs	r3, r2
 80031b8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80031ba:	f7ff fe1d 	bl	8002df8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031be:	f7fd fe2b 	bl	8000e18 <HAL_GetTick>
 80031c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80031c4:	e009      	b.n	80031da <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031c6:	f7fd fe27 	bl	8000e18 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d902      	bls.n	80031da <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	73fb      	strb	r3, [r7, #15]
        break;
 80031d8:	e004      	b.n	80031e4 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80031da:	f7ff fe2b 	bl	8002e34 <LL_RCC_PLLSAI1_IsReady>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d1f0      	bne.n	80031c6 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d108      	bne.n	80031fc <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80031ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031f8:	4313      	orrs	r3, r2
 80031fa:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80031fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b084      	sub	sp, #16
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003212:	f7ff fe00 	bl	8002e16 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003216:	f7fd fdff 	bl	8000e18 <HAL_GetTick>
 800321a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800321c:	e009      	b.n	8003232 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800321e:	f7fd fdfb 	bl	8000e18 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d902      	bls.n	8003232 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	73fb      	strb	r3, [r7, #15]
      break;
 8003230:	e004      	b.n	800323c <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003232:	f7ff fdff 	bl	8002e34 <LL_RCC_PLLSAI1_IsReady>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1f0      	bne.n	800321e <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d137      	bne.n	80032b2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	021b      	lsls	r3, r3, #8
 8003252:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003256:	4313      	orrs	r3, r2
 8003258:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800325a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800326c:	4313      	orrs	r3, r2
 800326e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003270:	f7ff fdc2 	bl	8002df8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003274:	f7fd fdd0 	bl	8000e18 <HAL_GetTick>
 8003278:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800327a:	e009      	b.n	8003290 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800327c:	f7fd fdcc 	bl	8000e18 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d902      	bls.n	8003290 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	73fb      	strb	r3, [r7, #15]
        break;
 800328e:	e004      	b.n	800329a <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003290:	f7ff fdd0 	bl	8002e34 <LL_RCC_PLLSAI1_IsReady>
 8003294:	4603      	mov	r3, r0
 8003296:	2b01      	cmp	r3, #1
 8003298:	d1f0      	bne.n	800327c <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d108      	bne.n	80032b2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80032a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	691b      	ldr	r3, [r3, #16]
 80032aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032ae:	4313      	orrs	r3, r2
 80032b0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80032b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032c4:	2300      	movs	r3, #0
 80032c6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80032c8:	f7ff fda5 	bl	8002e16 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80032cc:	f7fd fda4 	bl	8000e18 <HAL_GetTick>
 80032d0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80032d2:	e009      	b.n	80032e8 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032d4:	f7fd fda0 	bl	8000e18 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d902      	bls.n	80032e8 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	73fb      	strb	r3, [r7, #15]
      break;
 80032e6:	e004      	b.n	80032f2 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80032e8:	f7ff fda4 	bl	8002e34 <LL_RCC_PLLSAI1_IsReady>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d137      	bne.n	8003368 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80032f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	021b      	lsls	r3, r3, #8
 8003308:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800330c:	4313      	orrs	r3, r2
 800330e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003310:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003322:	4313      	orrs	r3, r2
 8003324:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003326:	f7ff fd67 	bl	8002df8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800332a:	f7fd fd75 	bl	8000e18 <HAL_GetTick>
 800332e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003330:	e009      	b.n	8003346 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003332:	f7fd fd71 	bl	8000e18 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d902      	bls.n	8003346 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	73fb      	strb	r3, [r7, #15]
        break;
 8003344:	e004      	b.n	8003350 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003346:	f7ff fd75 	bl	8002e34 <LL_RCC_PLLSAI1_IsReady>
 800334a:	4603      	mov	r3, r0
 800334c:	2b01      	cmp	r3, #1
 800334e:	d1f0      	bne.n	8003332 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d108      	bne.n	8003368 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003364:	4313      	orrs	r3, r2
 8003366:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e049      	b.n	8003418 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d106      	bne.n	800339e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f841 	bl	8003420 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2202      	movs	r2, #2
 80033a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3304      	adds	r3, #4
 80033ae:	4619      	mov	r1, r3
 80033b0:	4610      	mov	r0, r2
 80033b2:	f000 f9d5 	bl	8003760 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2201      	movs	r2, #1
 8003402:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3708      	adds	r7, #8
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003442:	b2db      	uxtb	r3, r3
 8003444:	2b01      	cmp	r3, #1
 8003446:	d001      	beq.n	800344c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e036      	b.n	80034ba <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68da      	ldr	r2, [r3, #12]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f042 0201 	orr.w	r2, r2, #1
 8003462:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a17      	ldr	r2, [pc, #92]	; (80034c8 <HAL_TIM_Base_Start_IT+0x94>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d004      	beq.n	8003478 <HAL_TIM_Base_Start_IT+0x44>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003476:	d115      	bne.n	80034a4 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	4b13      	ldr	r3, [pc, #76]	; (80034cc <HAL_TIM_Base_Start_IT+0x98>)
 8003480:	4013      	ands	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2b06      	cmp	r3, #6
 8003488:	d015      	beq.n	80034b6 <HAL_TIM_Base_Start_IT+0x82>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003490:	d011      	beq.n	80034b6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034a2:	e008      	b.n	80034b6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	e000      	b.n	80034b8 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3714      	adds	r7, #20
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40012c00 	.word	0x40012c00
 80034cc:	00010007 	.word	0x00010007

080034d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d122      	bne.n	800352c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d11b      	bne.n	800352c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f06f 0202 	mvn.w	r2, #2
 80034fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d003      	beq.n	800351a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f905 	bl	8003722 <HAL_TIM_IC_CaptureCallback>
 8003518:	e005      	b.n	8003526 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 f8f7 	bl	800370e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f000 f908 	bl	8003736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b04      	cmp	r3, #4
 8003538:	d122      	bne.n	8003580 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b04      	cmp	r3, #4
 8003546:	d11b      	bne.n	8003580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 0204 	mvn.w	r2, #4
 8003550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2202      	movs	r2, #2
 8003556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f8db 	bl	8003722 <HAL_TIM_IC_CaptureCallback>
 800356c:	e005      	b.n	800357a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f8cd 	bl	800370e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f8de 	bl	8003736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b08      	cmp	r3, #8
 800358c:	d122      	bne.n	80035d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b08      	cmp	r3, #8
 800359a:	d11b      	bne.n	80035d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f06f 0208 	mvn.w	r2, #8
 80035a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2204      	movs	r2, #4
 80035aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f8b1 	bl	8003722 <HAL_TIM_IC_CaptureCallback>
 80035c0:	e005      	b.n	80035ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f8a3 	bl	800370e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 f8b4 	bl	8003736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	f003 0310 	and.w	r3, r3, #16
 80035de:	2b10      	cmp	r3, #16
 80035e0:	d122      	bne.n	8003628 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	f003 0310 	and.w	r3, r3, #16
 80035ec:	2b10      	cmp	r3, #16
 80035ee:	d11b      	bne.n	8003628 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f06f 0210 	mvn.w	r2, #16
 80035f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2208      	movs	r2, #8
 80035fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f887 	bl	8003722 <HAL_TIM_IC_CaptureCallback>
 8003614:	e005      	b.n	8003622 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f879 	bl	800370e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f88a 	bl	8003736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b01      	cmp	r3, #1
 8003634:	d10e      	bne.n	8003654 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b01      	cmp	r3, #1
 8003642:	d107      	bne.n	8003654 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f06f 0201 	mvn.w	r2, #1
 800364c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7fd f8e2 	bl	8000818 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800365e:	2b80      	cmp	r3, #128	; 0x80
 8003660:	d10e      	bne.n	8003680 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800366c:	2b80      	cmp	r3, #128	; 0x80
 800366e:	d107      	bne.n	8003680 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 f8de 	bl	800383c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800368e:	d10e      	bne.n	80036ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800369a:	2b80      	cmp	r3, #128	; 0x80
 800369c:	d107      	bne.n	80036ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80036a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 f8d1 	bl	8003850 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b8:	2b40      	cmp	r3, #64	; 0x40
 80036ba:	d10e      	bne.n	80036da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c6:	2b40      	cmp	r3, #64	; 0x40
 80036c8:	d107      	bne.n	80036da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 f838 	bl	800374a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f003 0320 	and.w	r3, r3, #32
 80036e4:	2b20      	cmp	r3, #32
 80036e6:	d10e      	bne.n	8003706 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	f003 0320 	and.w	r3, r3, #32
 80036f2:	2b20      	cmp	r3, #32
 80036f4:	d107      	bne.n	8003706 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f06f 0220 	mvn.w	r2, #32
 80036fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 f891 	bl	8003828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr

0800374a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800374a:	b480      	push	{r7}
 800374c:	b083      	sub	sp, #12
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
	...

08003760 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a2a      	ldr	r2, [pc, #168]	; (800381c <TIM_Base_SetConfig+0xbc>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d003      	beq.n	8003780 <TIM_Base_SetConfig+0x20>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800377e:	d108      	bne.n	8003792 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a21      	ldr	r2, [pc, #132]	; (800381c <TIM_Base_SetConfig+0xbc>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d00b      	beq.n	80037b2 <TIM_Base_SetConfig+0x52>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037a0:	d007      	beq.n	80037b2 <TIM_Base_SetConfig+0x52>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a1e      	ldr	r2, [pc, #120]	; (8003820 <TIM_Base_SetConfig+0xc0>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d003      	beq.n	80037b2 <TIM_Base_SetConfig+0x52>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a1d      	ldr	r2, [pc, #116]	; (8003824 <TIM_Base_SetConfig+0xc4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d108      	bne.n	80037c4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a0c      	ldr	r2, [pc, #48]	; (800381c <TIM_Base_SetConfig+0xbc>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d007      	beq.n	8003800 <TIM_Base_SetConfig+0xa0>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a0b      	ldr	r2, [pc, #44]	; (8003820 <TIM_Base_SetConfig+0xc0>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d003      	beq.n	8003800 <TIM_Base_SetConfig+0xa0>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a0a      	ldr	r2, [pc, #40]	; (8003824 <TIM_Base_SetConfig+0xc4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d103      	bne.n	8003808 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	691a      	ldr	r2, [r3, #16]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	615a      	str	r2, [r3, #20]
}
 800380e:	bf00      	nop
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40012c00 	.word	0x40012c00
 8003820:	40014400 	.word	0x40014400
 8003824:	40014800 	.word	0x40014800

08003828 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <LL_RCC_GetUSARTClockSource>:
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800386c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003870:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4013      	ands	r3, r2
}
 8003878:	4618      	mov	r0, r3
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_RCC_GetLPUARTClockSource>:
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800388c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003890:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4013      	ands	r3, r2
}
 8003898:	4618      	mov	r0, r3
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e042      	b.n	800393c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d106      	bne.n	80038ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7fd f823 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2224      	movs	r2, #36	; 0x24
 80038d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0201 	bic.w	r2, r2, #1
 80038e4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f8c2 	bl	8003a70 <UART_SetConfig>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d101      	bne.n	80038f6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e022      	b.n	800393c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d002      	beq.n	8003904 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fadc 	bl	8003ebc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003912:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003922:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0201 	orr.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fb63 	bl	8004000 <UART_CheckIdleState>
 800393a:	4603      	mov	r3, r0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08a      	sub	sp, #40	; 0x28
 8003948:	af02      	add	r7, sp, #8
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	603b      	str	r3, [r7, #0]
 8003950:	4613      	mov	r3, r2
 8003952:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800395a:	2b20      	cmp	r3, #32
 800395c:	f040 8083 	bne.w	8003a66 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d002      	beq.n	800396c <HAL_UART_Transmit+0x28>
 8003966:	88fb      	ldrh	r3, [r7, #6]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e07b      	b.n	8003a68 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <HAL_UART_Transmit+0x3a>
 800397a:	2302      	movs	r3, #2
 800397c:	e074      	b.n	8003a68 <HAL_UART_Transmit+0x124>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2221      	movs	r2, #33	; 0x21
 8003992:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003996:	f7fd fa3f 	bl	8000e18 <HAL_GetTick>
 800399a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	88fa      	ldrh	r2, [r7, #6]
 80039a0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	88fa      	ldrh	r2, [r7, #6]
 80039a8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039b4:	d108      	bne.n	80039c8 <HAL_UART_Transmit+0x84>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d104      	bne.n	80039c8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80039be:	2300      	movs	r3, #0
 80039c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	61bb      	str	r3, [r7, #24]
 80039c6:	e003      	b.n	80039d0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80039d8:	e02c      	b.n	8003a34 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	2200      	movs	r2, #0
 80039e2:	2180      	movs	r1, #128	; 0x80
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 fb56 	bl	8004096 <UART_WaitOnFlagUntilTimeout>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e039      	b.n	8003a68 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10b      	bne.n	8003a12 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	881b      	ldrh	r3, [r3, #0]
 80039fe:	461a      	mov	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	61bb      	str	r3, [r7, #24]
 8003a10:	e007      	b.n	8003a22 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	781a      	ldrb	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1cc      	bne.n	80039da <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2200      	movs	r2, #0
 8003a48:	2140      	movs	r1, #64	; 0x40
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 fb23 	bl	8004096 <UART_WaitOnFlagUntilTimeout>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e006      	b.n	8003a68 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e000      	b.n	8003a68 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003a66:	2302      	movs	r3, #2
  }
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3720      	adds	r7, #32
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a74:	b08c      	sub	sp, #48	; 0x30
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	431a      	orrs	r2, r3
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	4baf      	ldr	r3, [pc, #700]	; (8003d5c <UART_SetConfig+0x2ec>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	6812      	ldr	r2, [r2, #0]
 8003aa6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003aa8:	430b      	orrs	r3, r1
 8003aaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	68da      	ldr	r2, [r3, #12]
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4aa4      	ldr	r2, [pc, #656]	; (8003d60 <UART_SetConfig+0x2f0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d004      	beq.n	8003adc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003ae6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	6812      	ldr	r2, [r2, #0]
 8003aee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003af0:	430b      	orrs	r3, r1
 8003af2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afa:	f023 010f 	bic.w	r1, r3, #15
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a95      	ldr	r2, [pc, #596]	; (8003d64 <UART_SetConfig+0x2f4>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d125      	bne.n	8003b60 <UART_SetConfig+0xf0>
 8003b14:	2003      	movs	r0, #3
 8003b16:	f7ff fea5 	bl	8003864 <LL_RCC_GetUSARTClockSource>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d81b      	bhi.n	8003b58 <UART_SetConfig+0xe8>
 8003b20:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <UART_SetConfig+0xb8>)
 8003b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b26:	bf00      	nop
 8003b28:	08003b39 	.word	0x08003b39
 8003b2c:	08003b49 	.word	0x08003b49
 8003b30:	08003b41 	.word	0x08003b41
 8003b34:	08003b51 	.word	0x08003b51
 8003b38:	2301      	movs	r3, #1
 8003b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b3e:	e042      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003b40:	2302      	movs	r3, #2
 8003b42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b46:	e03e      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003b48:	2304      	movs	r3, #4
 8003b4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b4e:	e03a      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003b50:	2308      	movs	r3, #8
 8003b52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b56:	e036      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003b58:	2310      	movs	r3, #16
 8003b5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b5e:	e032      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a7e      	ldr	r2, [pc, #504]	; (8003d60 <UART_SetConfig+0x2f0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d12a      	bne.n	8003bc0 <UART_SetConfig+0x150>
 8003b6a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003b6e:	f7ff fe89 	bl	8003884 <LL_RCC_GetLPUARTClockSource>
 8003b72:	4603      	mov	r3, r0
 8003b74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b78:	d01a      	beq.n	8003bb0 <UART_SetConfig+0x140>
 8003b7a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b7e:	d81b      	bhi.n	8003bb8 <UART_SetConfig+0x148>
 8003b80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b84:	d00c      	beq.n	8003ba0 <UART_SetConfig+0x130>
 8003b86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b8a:	d815      	bhi.n	8003bb8 <UART_SetConfig+0x148>
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <UART_SetConfig+0x128>
 8003b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b94:	d008      	beq.n	8003ba8 <UART_SetConfig+0x138>
 8003b96:	e00f      	b.n	8003bb8 <UART_SetConfig+0x148>
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b9e:	e012      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ba6:	e00e      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003ba8:	2304      	movs	r3, #4
 8003baa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bae:	e00a      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003bb0:	2308      	movs	r3, #8
 8003bb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bb6:	e006      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003bb8:	2310      	movs	r3, #16
 8003bba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bbe:	e002      	b.n	8003bc6 <UART_SetConfig+0x156>
 8003bc0:	2310      	movs	r3, #16
 8003bc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a65      	ldr	r2, [pc, #404]	; (8003d60 <UART_SetConfig+0x2f0>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	f040 8097 	bne.w	8003d00 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003bd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d823      	bhi.n	8003c22 <UART_SetConfig+0x1b2>
 8003bda:	a201      	add	r2, pc, #4	; (adr r2, 8003be0 <UART_SetConfig+0x170>)
 8003bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be0:	08003c05 	.word	0x08003c05
 8003be4:	08003c23 	.word	0x08003c23
 8003be8:	08003c0d 	.word	0x08003c0d
 8003bec:	08003c23 	.word	0x08003c23
 8003bf0:	08003c13 	.word	0x08003c13
 8003bf4:	08003c23 	.word	0x08003c23
 8003bf8:	08003c23 	.word	0x08003c23
 8003bfc:	08003c23 	.word	0x08003c23
 8003c00:	08003c1b 	.word	0x08003c1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c04:	f7fe fe6a 	bl	80028dc <HAL_RCC_GetPCLK1Freq>
 8003c08:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c0a:	e010      	b.n	8003c2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c0c:	4b56      	ldr	r3, [pc, #344]	; (8003d68 <UART_SetConfig+0x2f8>)
 8003c0e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c10:	e00d      	b.n	8003c2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c12:	f7fe fde3 	bl	80027dc <HAL_RCC_GetSysClockFreq>
 8003c16:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c18:	e009      	b.n	8003c2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c1e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c20:	e005      	b.n	8003c2e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003c2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 812a 	beq.w	8003e8a <UART_SetConfig+0x41a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	4a4c      	ldr	r2, [pc, #304]	; (8003d6c <UART_SetConfig+0x2fc>)
 8003c3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c40:	461a      	mov	r2, r3
 8003c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c44:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	4413      	add	r3, r2
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d305      	bcc.n	8003c66 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d903      	bls.n	8003c6e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003c6c:	e10d      	b.n	8003e8a <UART_SetConfig+0x41a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	2200      	movs	r2, #0
 8003c72:	60bb      	str	r3, [r7, #8]
 8003c74:	60fa      	str	r2, [r7, #12]
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7a:	4a3c      	ldr	r2, [pc, #240]	; (8003d6c <UART_SetConfig+0x2fc>)
 8003c7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	2200      	movs	r2, #0
 8003c84:	603b      	str	r3, [r7, #0]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003c90:	f7fc fa76 	bl	8000180 <__aeabi_uldivmod>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	4610      	mov	r0, r2
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	f04f 0300 	mov.w	r3, #0
 8003ca4:	020b      	lsls	r3, r1, #8
 8003ca6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003caa:	0202      	lsls	r2, r0, #8
 8003cac:	6979      	ldr	r1, [r7, #20]
 8003cae:	6849      	ldr	r1, [r1, #4]
 8003cb0:	0849      	lsrs	r1, r1, #1
 8003cb2:	2000      	movs	r0, #0
 8003cb4:	460c      	mov	r4, r1
 8003cb6:	4605      	mov	r5, r0
 8003cb8:	eb12 0804 	adds.w	r8, r2, r4
 8003cbc:	eb43 0905 	adc.w	r9, r3, r5
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	469a      	mov	sl, r3
 8003cc8:	4693      	mov	fp, r2
 8003cca:	4652      	mov	r2, sl
 8003ccc:	465b      	mov	r3, fp
 8003cce:	4640      	mov	r0, r8
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	f7fc fa55 	bl	8000180 <__aeabi_uldivmod>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4613      	mov	r3, r2
 8003cdc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ce4:	d308      	bcc.n	8003cf8 <UART_SetConfig+0x288>
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cec:	d204      	bcs.n	8003cf8 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6a3a      	ldr	r2, [r7, #32]
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	e0c8      	b.n	8003e8a <UART_SetConfig+0x41a>
        }
        else
        {
          ret = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003cfe:	e0c4      	b.n	8003e8a <UART_SetConfig+0x41a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d08:	d16d      	bne.n	8003de6 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8003d0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	2b07      	cmp	r3, #7
 8003d12:	d82d      	bhi.n	8003d70 <UART_SetConfig+0x300>
 8003d14:	a201      	add	r2, pc, #4	; (adr r2, 8003d1c <UART_SetConfig+0x2ac>)
 8003d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1a:	bf00      	nop
 8003d1c:	08003d3d 	.word	0x08003d3d
 8003d20:	08003d45 	.word	0x08003d45
 8003d24:	08003d71 	.word	0x08003d71
 8003d28:	08003d4b 	.word	0x08003d4b
 8003d2c:	08003d71 	.word	0x08003d71
 8003d30:	08003d71 	.word	0x08003d71
 8003d34:	08003d71 	.word	0x08003d71
 8003d38:	08003d53 	.word	0x08003d53
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d3c:	f7fe fde4 	bl	8002908 <HAL_RCC_GetPCLK2Freq>
 8003d40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d42:	e01b      	b.n	8003d7c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d44:	4b08      	ldr	r3, [pc, #32]	; (8003d68 <UART_SetConfig+0x2f8>)
 8003d46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d48:	e018      	b.n	8003d7c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d4a:	f7fe fd47 	bl	80027dc <HAL_RCC_GetSysClockFreq>
 8003d4e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d50:	e014      	b.n	8003d7c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d58:	e010      	b.n	8003d7c <UART_SetConfig+0x30c>
 8003d5a:	bf00      	nop
 8003d5c:	cfff69f3 	.word	0xcfff69f3
 8003d60:	40008000 	.word	0x40008000
 8003d64:	40013800 	.word	0x40013800
 8003d68:	00f42400 	.word	0x00f42400
 8003d6c:	08007a14 	.word	0x08007a14
      default:
        pclk = 0U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003d7a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 8083 	beq.w	8003e8a <UART_SetConfig+0x41a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	4a4a      	ldr	r2, [pc, #296]	; (8003eb4 <UART_SetConfig+0x444>)
 8003d8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d92:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d96:	005a      	lsls	r2, r3, #1
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	085b      	lsrs	r3, r3, #1
 8003d9e:	441a      	add	r2, r3
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003daa:	6a3b      	ldr	r3, [r7, #32]
 8003dac:	2b0f      	cmp	r3, #15
 8003dae:	d916      	bls.n	8003dde <UART_SetConfig+0x36e>
 8003db0:	6a3b      	ldr	r3, [r7, #32]
 8003db2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db6:	d212      	bcs.n	8003dde <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003db8:	6a3b      	ldr	r3, [r7, #32]
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	f023 030f 	bic.w	r3, r3, #15
 8003dc0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dc2:	6a3b      	ldr	r3, [r7, #32]
 8003dc4:	085b      	lsrs	r3, r3, #1
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	8bfb      	ldrh	r3, [r7, #30]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	8bfa      	ldrh	r2, [r7, #30]
 8003dda:	60da      	str	r2, [r3, #12]
 8003ddc:	e055      	b.n	8003e8a <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003de4:	e051      	b.n	8003e8a <UART_SetConfig+0x41a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003de6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003dea:	3b01      	subs	r3, #1
 8003dec:	2b07      	cmp	r3, #7
 8003dee:	d822      	bhi.n	8003e36 <UART_SetConfig+0x3c6>
 8003df0:	a201      	add	r2, pc, #4	; (adr r2, 8003df8 <UART_SetConfig+0x388>)
 8003df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df6:	bf00      	nop
 8003df8:	08003e19 	.word	0x08003e19
 8003dfc:	08003e21 	.word	0x08003e21
 8003e00:	08003e37 	.word	0x08003e37
 8003e04:	08003e27 	.word	0x08003e27
 8003e08:	08003e37 	.word	0x08003e37
 8003e0c:	08003e37 	.word	0x08003e37
 8003e10:	08003e37 	.word	0x08003e37
 8003e14:	08003e2f 	.word	0x08003e2f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e18:	f7fe fd76 	bl	8002908 <HAL_RCC_GetPCLK2Freq>
 8003e1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003e1e:	e010      	b.n	8003e42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e20:	4b25      	ldr	r3, [pc, #148]	; (8003eb8 <UART_SetConfig+0x448>)
 8003e22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e24:	e00d      	b.n	8003e42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e26:	f7fe fcd9 	bl	80027dc <HAL_RCC_GetSysClockFreq>
 8003e2a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003e2c:	e009      	b.n	8003e42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e34:	e005      	b.n	8003e42 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8003e36:	2300      	movs	r3, #0
 8003e38:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003e40:	bf00      	nop
    }

    if (pclk != 0U)
 8003e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d020      	beq.n	8003e8a <UART_SetConfig+0x41a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4c:	4a19      	ldr	r2, [pc, #100]	; (8003eb4 <UART_SetConfig+0x444>)
 8003e4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e52:	461a      	mov	r2, r3
 8003e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e56:	fbb3 f2f2 	udiv	r2, r3, r2
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	085b      	lsrs	r3, r3, #1
 8003e60:	441a      	add	r2, r3
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	2b0f      	cmp	r3, #15
 8003e70:	d908      	bls.n	8003e84 <UART_SetConfig+0x414>
 8003e72:	6a3b      	ldr	r3, [r7, #32]
 8003e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e78:	d204      	bcs.n	8003e84 <UART_SetConfig+0x414>
      {
        huart->Instance->BRR = usartdiv;
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6a3a      	ldr	r2, [r7, #32]
 8003e80:	60da      	str	r2, [r3, #12]
 8003e82:	e002      	b.n	8003e8a <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003ea6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3730      	adds	r7, #48	; 0x30
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eb4:	08007a14 	.word	0x08007a14
 8003eb8:	00f42400 	.word	0x00f42400

08003ebc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec8:	f003 0301 	and.w	r3, r3, #1
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00a      	beq.n	8003ee6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00a      	beq.n	8003f08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	430a      	orrs	r2, r1
 8003f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00a      	beq.n	8003f2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2e:	f003 0308 	and.w	r3, r3, #8
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f50:	f003 0310 	and.w	r3, r3, #16
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00a      	beq.n	8003f6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f72:	f003 0320 	and.w	r3, r3, #32
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00a      	beq.n	8003f90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d01a      	beq.n	8003fd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fba:	d10a      	bne.n	8003fd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00a      	beq.n	8003ff4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	605a      	str	r2, [r3, #4]
  }
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af02      	add	r7, sp, #8
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004010:	f7fc ff02 	bl	8000e18 <HAL_GetTick>
 8004014:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b08      	cmp	r3, #8
 8004022:	d10e      	bne.n	8004042 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004024:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f82f 	bl	8004096 <UART_WaitOnFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e025      	b.n	800408e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b04      	cmp	r3, #4
 800404e:	d10e      	bne.n	800406e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004050:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f819 	bl	8004096 <UART_WaitOnFlagUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e00f      	b.n	800408e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2220      	movs	r2, #32
 8004072:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2220      	movs	r2, #32
 800407a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b09c      	sub	sp, #112	; 0x70
 800409a:	af00      	add	r7, sp, #0
 800409c:	60f8      	str	r0, [r7, #12]
 800409e:	60b9      	str	r1, [r7, #8]
 80040a0:	603b      	str	r3, [r7, #0]
 80040a2:	4613      	mov	r3, r2
 80040a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040a6:	e0a9      	b.n	80041fc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ae:	f000 80a5 	beq.w	80041fc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b2:	f7fc feb1 	bl	8000e18 <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80040be:	429a      	cmp	r2, r3
 80040c0:	d302      	bcc.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x32>
 80040c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d140      	bne.n	800414a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040d0:	e853 3f00 	ldrex	r3, [r3]
 80040d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80040d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80040dc:	667b      	str	r3, [r7, #100]	; 0x64
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040e8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80040ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80040ee:	e841 2300 	strex	r3, r2, [r1]
 80040f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80040f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1e6      	bne.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	3308      	adds	r3, #8
 8004100:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004102:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004104:	e853 3f00 	ldrex	r3, [r3]
 8004108:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800410a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800410c:	f023 0301 	bic.w	r3, r3, #1
 8004110:	663b      	str	r3, [r7, #96]	; 0x60
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	3308      	adds	r3, #8
 8004118:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800411a:	64ba      	str	r2, [r7, #72]	; 0x48
 800411c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004120:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004122:	e841 2300 	strex	r3, r2, [r1]
 8004126:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004128:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1e5      	bne.n	80040fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2220      	movs	r2, #32
 8004132:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2220      	movs	r2, #32
 800413a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e069      	b.n	800421e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b00      	cmp	r3, #0
 8004156:	d051      	beq.n	80041fc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004162:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004166:	d149      	bne.n	80041fc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004170:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800417a:	e853 3f00 	ldrex	r3, [r3]
 800417e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004186:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	461a      	mov	r2, r3
 800418e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004190:	637b      	str	r3, [r7, #52]	; 0x34
 8004192:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004194:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004196:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004198:	e841 2300 	strex	r3, r2, [r1]
 800419c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800419e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1e6      	bne.n	8004172 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3308      	adds	r3, #8
 80041aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	e853 3f00 	ldrex	r3, [r3]
 80041b2:	613b      	str	r3, [r7, #16]
   return(result);
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	3308      	adds	r3, #8
 80041c2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80041c4:	623a      	str	r2, [r7, #32]
 80041c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c8:	69f9      	ldr	r1, [r7, #28]
 80041ca:	6a3a      	ldr	r2, [r7, #32]
 80041cc:	e841 2300 	strex	r3, r2, [r1]
 80041d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e5      	bne.n	80041a4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2220      	movs	r2, #32
 80041ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e010      	b.n	800421e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	69da      	ldr	r2, [r3, #28]
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	4013      	ands	r3, r2
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	429a      	cmp	r2, r3
 800420a:	bf0c      	ite	eq
 800420c:	2301      	moveq	r3, #1
 800420e:	2300      	movne	r3, #0
 8004210:	b2db      	uxtb	r3, r3
 8004212:	461a      	mov	r2, r3
 8004214:	79fb      	ldrb	r3, [r7, #7]
 8004216:	429a      	cmp	r2, r3
 8004218:	f43f af46 	beq.w	80040a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3770      	adds	r7, #112	; 0x70
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004226:	b480      	push	{r7}
 8004228:	b085      	sub	sp, #20
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004234:	2b01      	cmp	r3, #1
 8004236:	d101      	bne.n	800423c <HAL_UARTEx_DisableFifoMode+0x16>
 8004238:	2302      	movs	r3, #2
 800423a:	e027      	b.n	800428c <HAL_UARTEx_DisableFifoMode+0x66>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2224      	movs	r2, #36	; 0x24
 8004248:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0201 	bic.w	r2, r2, #1
 8004262:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800426a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2220      	movs	r2, #32
 800427e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d101      	bne.n	80042b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e02d      	b.n	800430c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2224      	movs	r2, #36	; 0x24
 80042bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0201 	bic.w	r2, r2, #1
 80042d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 f84f 	bl	8004390 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004328:	2302      	movs	r3, #2
 800432a:	e02d      	b.n	8004388 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2224      	movs	r2, #36	; 0x24
 8004338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0201 	bic.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f811 	bl	8004390 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3710      	adds	r7, #16
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800439c:	2b00      	cmp	r3, #0
 800439e:	d108      	bne.n	80043b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80043b0:	e031      	b.n	8004416 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80043b2:	2308      	movs	r3, #8
 80043b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80043b6:	2308      	movs	r3, #8
 80043b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	0e5b      	lsrs	r3, r3, #25
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	0f5b      	lsrs	r3, r3, #29
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80043da:	7bbb      	ldrb	r3, [r7, #14]
 80043dc:	7b3a      	ldrb	r2, [r7, #12]
 80043de:	4911      	ldr	r1, [pc, #68]	; (8004424 <UARTEx_SetNbDataToProcess+0x94>)
 80043e0:	5c8a      	ldrb	r2, [r1, r2]
 80043e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80043e6:	7b3a      	ldrb	r2, [r7, #12]
 80043e8:	490f      	ldr	r1, [pc, #60]	; (8004428 <UARTEx_SetNbDataToProcess+0x98>)
 80043ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80043ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	7b7a      	ldrb	r2, [r7, #13]
 80043fc:	4909      	ldr	r1, [pc, #36]	; (8004424 <UARTEx_SetNbDataToProcess+0x94>)
 80043fe:	5c8a      	ldrb	r2, [r1, r2]
 8004400:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004404:	7b7a      	ldrb	r2, [r7, #13]
 8004406:	4908      	ldr	r1, [pc, #32]	; (8004428 <UARTEx_SetNbDataToProcess+0x98>)
 8004408:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800440a:	fb93 f3f2 	sdiv	r3, r3, r2
 800440e:	b29a      	uxth	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004416:	bf00      	nop
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	08007a2c 	.word	0x08007a2c
 8004428:	08007a34 	.word	0x08007a34

0800442c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004434:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004438:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	b29b      	uxth	r3, r3
 8004446:	43db      	mvns	r3, r3
 8004448:	b29b      	uxth	r3, r3
 800444a:	4013      	ands	r3, r2
 800444c:	b29a      	uxth	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3714      	adds	r7, #20
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004462:	b084      	sub	sp, #16
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	f107 0014 	add.w	r0, r7, #20
 8004470:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	b004      	add	sp, #16
 80044a2:	4770      	bx	lr

080044a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80044a8:	4b05      	ldr	r3, [pc, #20]	; (80044c0 <SysTick_Handler+0x1c>)
 80044aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80044ac:	f001 fbf2 	bl	8005c94 <xTaskGetSchedulerState>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d001      	beq.n	80044ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80044b6:	f002 f9d7 	bl	8006868 <xPortSysTickHandler>
  }
}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	e000e010 	.word	0xe000e010

080044c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4a07      	ldr	r2, [pc, #28]	; (80044f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80044d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	4a06      	ldr	r2, [pc, #24]	; (80044f4 <vApplicationGetIdleTaskMemory+0x30>)
 80044da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2280      	movs	r2, #128	; 0x80
 80044e0:	601a      	str	r2, [r3, #0]
}
 80044e2:	bf00      	nop
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	20000484 	.word	0x20000484
 80044f4:	20000540 	.word	0x20000540

080044f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4a07      	ldr	r2, [pc, #28]	; (8004524 <vApplicationGetTimerTaskMemory+0x2c>)
 8004508:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	4a06      	ldr	r2, [pc, #24]	; (8004528 <vApplicationGetTimerTaskMemory+0x30>)
 800450e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004516:	601a      	str	r2, [r3, #0]
}
 8004518:	bf00      	nop
 800451a:	3714      	adds	r7, #20
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	20000740 	.word	0x20000740
 8004528:	200007fc 	.word	0x200007fc

0800452c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f103 0208 	add.w	r2, r3, #8
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f04f 32ff 	mov.w	r2, #4294967295
 8004544:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f103 0208 	add.w	r2, r3, #8
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f103 0208 	add.w	r2, r3, #8
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004586:	b480      	push	{r7}
 8004588:	b085      	sub	sp, #20
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
 800458e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	601a      	str	r2, [r3, #0]
}
 80045c2:	bf00      	nop
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045ce:	b480      	push	{r7}
 80045d0:	b085      	sub	sp, #20
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
 80045d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e4:	d103      	bne.n	80045ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	e00c      	b.n	8004608 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	3308      	adds	r3, #8
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	e002      	b.n	80045fc <vListInsert+0x2e>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	429a      	cmp	r2, r3
 8004606:	d2f6      	bcs.n	80045f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	601a      	str	r2, [r3, #0]
}
 8004634:	bf00      	nop
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	6892      	ldr	r2, [r2, #8]
 8004656:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6852      	ldr	r2, [r2, #4]
 8004660:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	429a      	cmp	r2, r3
 800466a:	d103      	bne.n	8004674 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689a      	ldr	r2, [r3, #8]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	1e5a      	subs	r2, r3, #1
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10a      	bne.n	80046be <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80046a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80046ba:	bf00      	nop
 80046bc:	e7fe      	b.n	80046bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80046be:	f002 f841 	bl	8006744 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ca:	68f9      	ldr	r1, [r7, #12]
 80046cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046ce:	fb01 f303 	mul.w	r3, r1, r3
 80046d2:	441a      	add	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ee:	3b01      	subs	r3, #1
 80046f0:	68f9      	ldr	r1, [r7, #12]
 80046f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046f4:	fb01 f303 	mul.w	r3, r1, r3
 80046f8:	441a      	add	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	22ff      	movs	r2, #255	; 0xff
 8004702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	22ff      	movs	r2, #255	; 0xff
 800470a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d114      	bne.n	800473e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d01a      	beq.n	8004752 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3310      	adds	r3, #16
 8004720:	4618      	mov	r0, r3
 8004722:	f001 f8f5 	bl	8005910 <xTaskRemoveFromEventList>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d012      	beq.n	8004752 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800472c:	4b0c      	ldr	r3, [pc, #48]	; (8004760 <xQueueGenericReset+0xcc>)
 800472e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	f3bf 8f4f 	dsb	sy
 8004738:	f3bf 8f6f 	isb	sy
 800473c:	e009      	b.n	8004752 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	3310      	adds	r3, #16
 8004742:	4618      	mov	r0, r3
 8004744:	f7ff fef2 	bl	800452c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	3324      	adds	r3, #36	; 0x24
 800474c:	4618      	mov	r0, r3
 800474e:	f7ff feed 	bl	800452c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004752:	f002 f827 	bl	80067a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004756:	2301      	movs	r3, #1
}
 8004758:	4618      	mov	r0, r3
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	e000ed04 	.word	0xe000ed04

08004764 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004764:	b580      	push	{r7, lr}
 8004766:	b08e      	sub	sp, #56	; 0x38
 8004768:	af02      	add	r7, sp, #8
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
 8004770:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d10a      	bne.n	800478e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477c:	f383 8811 	msr	BASEPRI, r3
 8004780:	f3bf 8f6f 	isb	sy
 8004784:	f3bf 8f4f 	dsb	sy
 8004788:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800478a:	bf00      	nop
 800478c:	e7fe      	b.n	800478c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10a      	bne.n	80047aa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004798:	f383 8811 	msr	BASEPRI, r3
 800479c:	f3bf 8f6f 	isb	sy
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80047a6:	bf00      	nop
 80047a8:	e7fe      	b.n	80047a8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d002      	beq.n	80047b6 <xQueueGenericCreateStatic+0x52>
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <xQueueGenericCreateStatic+0x56>
 80047b6:	2301      	movs	r3, #1
 80047b8:	e000      	b.n	80047bc <xQueueGenericCreateStatic+0x58>
 80047ba:	2300      	movs	r3, #0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10a      	bne.n	80047d6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80047c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c4:	f383 8811 	msr	BASEPRI, r3
 80047c8:	f3bf 8f6f 	isb	sy
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	623b      	str	r3, [r7, #32]
}
 80047d2:	bf00      	nop
 80047d4:	e7fe      	b.n	80047d4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d102      	bne.n	80047e2 <xQueueGenericCreateStatic+0x7e>
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <xQueueGenericCreateStatic+0x82>
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <xQueueGenericCreateStatic+0x84>
 80047e6:	2300      	movs	r3, #0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10a      	bne.n	8004802 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80047ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f0:	f383 8811 	msr	BASEPRI, r3
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	61fb      	str	r3, [r7, #28]
}
 80047fe:	bf00      	nop
 8004800:	e7fe      	b.n	8004800 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004802:	2350      	movs	r3, #80	; 0x50
 8004804:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	2b50      	cmp	r3, #80	; 0x50
 800480a:	d00a      	beq.n	8004822 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	61bb      	str	r3, [r7, #24]
}
 800481e:	bf00      	nop
 8004820:	e7fe      	b.n	8004820 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004822:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00d      	beq.n	800484a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800482e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004830:	2201      	movs	r2, #1
 8004832:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004836:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800483a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	4613      	mov	r3, r2
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	68b9      	ldr	r1, [r7, #8]
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f000 f805 	bl	8004854 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800484a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800484c:	4618      	mov	r0, r3
 800484e:	3730      	adds	r7, #48	; 0x30
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
 8004860:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d103      	bne.n	8004870 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	601a      	str	r2, [r3, #0]
 800486e:	e002      	b.n	8004876 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	68ba      	ldr	r2, [r7, #8]
 8004880:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004882:	2101      	movs	r1, #1
 8004884:	69b8      	ldr	r0, [r7, #24]
 8004886:	f7ff ff05 	bl	8004694 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	78fa      	ldrb	r2, [r7, #3]
 800488e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004892:	bf00      	nop
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b08e      	sub	sp, #56	; 0x38
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
 80048a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80048aa:	2300      	movs	r3, #0
 80048ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80048b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10a      	bne.n	80048ce <xQueueGenericSend+0x32>
	__asm volatile
 80048b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80048ca:	bf00      	nop
 80048cc:	e7fe      	b.n	80048cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d103      	bne.n	80048dc <xQueueGenericSend+0x40>
 80048d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <xQueueGenericSend+0x44>
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <xQueueGenericSend+0x46>
 80048e0:	2300      	movs	r3, #0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10a      	bne.n	80048fc <xQueueGenericSend+0x60>
	__asm volatile
 80048e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ea:	f383 8811 	msr	BASEPRI, r3
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	f3bf 8f4f 	dsb	sy
 80048f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80048f8:	bf00      	nop
 80048fa:	e7fe      	b.n	80048fa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d103      	bne.n	800490a <xQueueGenericSend+0x6e>
 8004902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004906:	2b01      	cmp	r3, #1
 8004908:	d101      	bne.n	800490e <xQueueGenericSend+0x72>
 800490a:	2301      	movs	r3, #1
 800490c:	e000      	b.n	8004910 <xQueueGenericSend+0x74>
 800490e:	2300      	movs	r3, #0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10a      	bne.n	800492a <xQueueGenericSend+0x8e>
	__asm volatile
 8004914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004918:	f383 8811 	msr	BASEPRI, r3
 800491c:	f3bf 8f6f 	isb	sy
 8004920:	f3bf 8f4f 	dsb	sy
 8004924:	623b      	str	r3, [r7, #32]
}
 8004926:	bf00      	nop
 8004928:	e7fe      	b.n	8004928 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800492a:	f001 f9b3 	bl	8005c94 <xTaskGetSchedulerState>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d102      	bne.n	800493a <xQueueGenericSend+0x9e>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <xQueueGenericSend+0xa2>
 800493a:	2301      	movs	r3, #1
 800493c:	e000      	b.n	8004940 <xQueueGenericSend+0xa4>
 800493e:	2300      	movs	r3, #0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10a      	bne.n	800495a <xQueueGenericSend+0xbe>
	__asm volatile
 8004944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004948:	f383 8811 	msr	BASEPRI, r3
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	61fb      	str	r3, [r7, #28]
}
 8004956:	bf00      	nop
 8004958:	e7fe      	b.n	8004958 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800495a:	f001 fef3 	bl	8006744 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800495e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004960:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004966:	429a      	cmp	r2, r3
 8004968:	d302      	bcc.n	8004970 <xQueueGenericSend+0xd4>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b02      	cmp	r3, #2
 800496e:	d129      	bne.n	80049c4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	68b9      	ldr	r1, [r7, #8]
 8004974:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004976:	f000 fa0b 	bl	8004d90 <prvCopyDataToQueue>
 800497a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800497c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	2b00      	cmp	r3, #0
 8004982:	d010      	beq.n	80049a6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004986:	3324      	adds	r3, #36	; 0x24
 8004988:	4618      	mov	r0, r3
 800498a:	f000 ffc1 	bl	8005910 <xTaskRemoveFromEventList>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d013      	beq.n	80049bc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004994:	4b3f      	ldr	r3, [pc, #252]	; (8004a94 <xQueueGenericSend+0x1f8>)
 8004996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	f3bf 8f6f 	isb	sy
 80049a4:	e00a      	b.n	80049bc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80049a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d007      	beq.n	80049bc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80049ac:	4b39      	ldr	r3, [pc, #228]	; (8004a94 <xQueueGenericSend+0x1f8>)
 80049ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049b2:	601a      	str	r2, [r3, #0]
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049bc:	f001 fef2 	bl	80067a4 <vPortExitCritical>
				return pdPASS;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e063      	b.n	8004a8c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d103      	bne.n	80049d2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049ca:	f001 feeb 	bl	80067a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049ce:	2300      	movs	r3, #0
 80049d0:	e05c      	b.n	8004a8c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d106      	bne.n	80049e6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049d8:	f107 0314 	add.w	r3, r7, #20
 80049dc:	4618      	mov	r0, r3
 80049de:	f000 fffb 	bl	80059d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049e2:	2301      	movs	r3, #1
 80049e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049e6:	f001 fedd 	bl	80067a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049ea:	f000 fd67 	bl	80054bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049ee:	f001 fea9 	bl	8006744 <vPortEnterCritical>
 80049f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049f8:	b25b      	sxtb	r3, r3
 80049fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fe:	d103      	bne.n	8004a08 <xQueueGenericSend+0x16c>
 8004a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a0e:	b25b      	sxtb	r3, r3
 8004a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a14:	d103      	bne.n	8004a1e <xQueueGenericSend+0x182>
 8004a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a1e:	f001 fec1 	bl	80067a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a22:	1d3a      	adds	r2, r7, #4
 8004a24:	f107 0314 	add.w	r3, r7, #20
 8004a28:	4611      	mov	r1, r2
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 ffea 	bl	8005a04 <xTaskCheckForTimeOut>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d124      	bne.n	8004a80 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a38:	f000 faa2 	bl	8004f80 <prvIsQueueFull>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d018      	beq.n	8004a74 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a44:	3310      	adds	r3, #16
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	4611      	mov	r1, r2
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 ff10 	bl	8005870 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a52:	f000 fa2d 	bl	8004eb0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a56:	f000 fd3f 	bl	80054d8 <xTaskResumeAll>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f47f af7c 	bne.w	800495a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004a62:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <xQueueGenericSend+0x1f8>)
 8004a64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	f3bf 8f6f 	isb	sy
 8004a72:	e772      	b.n	800495a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a76:	f000 fa1b 	bl	8004eb0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a7a:	f000 fd2d 	bl	80054d8 <xTaskResumeAll>
 8004a7e:	e76c      	b.n	800495a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a82:	f000 fa15 	bl	8004eb0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a86:	f000 fd27 	bl	80054d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3738      	adds	r7, #56	; 0x38
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	e000ed04 	.word	0xe000ed04

08004a98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b090      	sub	sp, #64	; 0x40
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
 8004aa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab4:	f383 8811 	msr	BASEPRI, r3
 8004ab8:	f3bf 8f6f 	isb	sy
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004ac2:	bf00      	nop
 8004ac4:	e7fe      	b.n	8004ac4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d103      	bne.n	8004ad4 <xQueueGenericSendFromISR+0x3c>
 8004acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <xQueueGenericSendFromISR+0x40>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <xQueueGenericSendFromISR+0x42>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10a      	bne.n	8004af4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae2:	f383 8811 	msr	BASEPRI, r3
 8004ae6:	f3bf 8f6f 	isb	sy
 8004aea:	f3bf 8f4f 	dsb	sy
 8004aee:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004af0:	bf00      	nop
 8004af2:	e7fe      	b.n	8004af2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d103      	bne.n	8004b02 <xQueueGenericSendFromISR+0x6a>
 8004afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d101      	bne.n	8004b06 <xQueueGenericSendFromISR+0x6e>
 8004b02:	2301      	movs	r3, #1
 8004b04:	e000      	b.n	8004b08 <xQueueGenericSendFromISR+0x70>
 8004b06:	2300      	movs	r3, #0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10a      	bne.n	8004b22 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	623b      	str	r3, [r7, #32]
}
 8004b1e:	bf00      	nop
 8004b20:	e7fe      	b.n	8004b20 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b22:	f001 fef1 	bl	8006908 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b26:	f3ef 8211 	mrs	r2, BASEPRI
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	61fa      	str	r2, [r7, #28]
 8004b3c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b3e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b40:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d302      	bcc.n	8004b54 <xQueueGenericSendFromISR+0xbc>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d12f      	bne.n	8004bb4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b62:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	68b9      	ldr	r1, [r7, #8]
 8004b68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004b6a:	f000 f911 	bl	8004d90 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b6e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d112      	bne.n	8004b9e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d016      	beq.n	8004bae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b82:	3324      	adds	r3, #36	; 0x24
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 fec3 	bl	8005910 <xTaskRemoveFromEventList>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00e      	beq.n	8004bae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00b      	beq.n	8004bae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	e007      	b.n	8004bae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004b9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	b25a      	sxtb	r2, r3
 8004ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004baa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004bb2:	e001      	b.n	8004bb8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004bc2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3740      	adds	r7, #64	; 0x40
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
	...

08004bd0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b08c      	sub	sp, #48	; 0x30
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10a      	bne.n	8004c00 <xQueueReceive+0x30>
	__asm volatile
 8004bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bee:	f383 8811 	msr	BASEPRI, r3
 8004bf2:	f3bf 8f6f 	isb	sy
 8004bf6:	f3bf 8f4f 	dsb	sy
 8004bfa:	623b      	str	r3, [r7, #32]
}
 8004bfc:	bf00      	nop
 8004bfe:	e7fe      	b.n	8004bfe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d103      	bne.n	8004c0e <xQueueReceive+0x3e>
 8004c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <xQueueReceive+0x42>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e000      	b.n	8004c14 <xQueueReceive+0x44>
 8004c12:	2300      	movs	r3, #0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10a      	bne.n	8004c2e <xQueueReceive+0x5e>
	__asm volatile
 8004c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1c:	f383 8811 	msr	BASEPRI, r3
 8004c20:	f3bf 8f6f 	isb	sy
 8004c24:	f3bf 8f4f 	dsb	sy
 8004c28:	61fb      	str	r3, [r7, #28]
}
 8004c2a:	bf00      	nop
 8004c2c:	e7fe      	b.n	8004c2c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c2e:	f001 f831 	bl	8005c94 <xTaskGetSchedulerState>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d102      	bne.n	8004c3e <xQueueReceive+0x6e>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <xQueueReceive+0x72>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e000      	b.n	8004c44 <xQueueReceive+0x74>
 8004c42:	2300      	movs	r3, #0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10a      	bne.n	8004c5e <xQueueReceive+0x8e>
	__asm volatile
 8004c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4c:	f383 8811 	msr	BASEPRI, r3
 8004c50:	f3bf 8f6f 	isb	sy
 8004c54:	f3bf 8f4f 	dsb	sy
 8004c58:	61bb      	str	r3, [r7, #24]
}
 8004c5a:	bf00      	nop
 8004c5c:	e7fe      	b.n	8004c5c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c5e:	f001 fd71 	bl	8006744 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c66:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d01f      	beq.n	8004cae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c6e:	68b9      	ldr	r1, [r7, #8]
 8004c70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c72:	f000 f8f7 	bl	8004e64 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c78:	1e5a      	subs	r2, r3, #1
 8004c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00f      	beq.n	8004ca6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c88:	3310      	adds	r3, #16
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fe40 	bl	8005910 <xTaskRemoveFromEventList>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d007      	beq.n	8004ca6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c96:	4b3d      	ldr	r3, [pc, #244]	; (8004d8c <xQueueReceive+0x1bc>)
 8004c98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	f3bf 8f4f 	dsb	sy
 8004ca2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ca6:	f001 fd7d 	bl	80067a4 <vPortExitCritical>
				return pdPASS;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e069      	b.n	8004d82 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d103      	bne.n	8004cbc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cb4:	f001 fd76 	bl	80067a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	e062      	b.n	8004d82 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d106      	bne.n	8004cd0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004cc2:	f107 0310 	add.w	r3, r7, #16
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f000 fe86 	bl	80059d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cd0:	f001 fd68 	bl	80067a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cd4:	f000 fbf2 	bl	80054bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cd8:	f001 fd34 	bl	8006744 <vPortEnterCritical>
 8004cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cde:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ce2:	b25b      	sxtb	r3, r3
 8004ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce8:	d103      	bne.n	8004cf2 <xQueueReceive+0x122>
 8004cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cf8:	b25b      	sxtb	r3, r3
 8004cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfe:	d103      	bne.n	8004d08 <xQueueReceive+0x138>
 8004d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d08:	f001 fd4c 	bl	80067a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d0c:	1d3a      	adds	r2, r7, #4
 8004d0e:	f107 0310 	add.w	r3, r7, #16
 8004d12:	4611      	mov	r1, r2
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 fe75 	bl	8005a04 <xTaskCheckForTimeOut>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d123      	bne.n	8004d68 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d22:	f000 f917 	bl	8004f54 <prvIsQueueEmpty>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d017      	beq.n	8004d5c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2e:	3324      	adds	r3, #36	; 0x24
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	4611      	mov	r1, r2
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fd9b 	bl	8005870 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d3c:	f000 f8b8 	bl	8004eb0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d40:	f000 fbca 	bl	80054d8 <xTaskResumeAll>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d189      	bne.n	8004c5e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004d4a:	4b10      	ldr	r3, [pc, #64]	; (8004d8c <xQueueReceive+0x1bc>)
 8004d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	f3bf 8f4f 	dsb	sy
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	e780      	b.n	8004c5e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d5e:	f000 f8a7 	bl	8004eb0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d62:	f000 fbb9 	bl	80054d8 <xTaskResumeAll>
 8004d66:	e77a      	b.n	8004c5e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d6a:	f000 f8a1 	bl	8004eb0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d6e:	f000 fbb3 	bl	80054d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d74:	f000 f8ee 	bl	8004f54 <prvIsQueueEmpty>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f43f af6f 	beq.w	8004c5e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d80:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3730      	adds	r7, #48	; 0x30
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	e000ed04 	.word	0xe000ed04

08004d90 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10d      	bne.n	8004dca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d14d      	bne.n	8004e52 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 ff88 	bl	8005cd0 <xTaskPriorityDisinherit>
 8004dc0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	609a      	str	r2, [r3, #8]
 8004dc8:	e043      	b.n	8004e52 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d119      	bne.n	8004e04 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6858      	ldr	r0, [r3, #4]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd8:	461a      	mov	r2, r3
 8004dda:	68b9      	ldr	r1, [r7, #8]
 8004ddc:	f002 f8e1 	bl	8006fa2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de8:	441a      	add	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d32b      	bcc.n	8004e52 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	605a      	str	r2, [r3, #4]
 8004e02:	e026      	b.n	8004e52 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	68d8      	ldr	r0, [r3, #12]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	68b9      	ldr	r1, [r7, #8]
 8004e10:	f002 f8c7 	bl	8006fa2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	68da      	ldr	r2, [r3, #12]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1c:	425b      	negs	r3, r3
 8004e1e:	441a      	add	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	68da      	ldr	r2, [r3, #12]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d207      	bcs.n	8004e40 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	425b      	negs	r3, r3
 8004e3a:	441a      	add	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d105      	bne.n	8004e52 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004e5a:	697b      	ldr	r3, [r7, #20]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3718      	adds	r7, #24
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d018      	beq.n	8004ea8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68da      	ldr	r2, [r3, #12]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7e:	441a      	add	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68da      	ldr	r2, [r3, #12]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d303      	bcc.n	8004e98 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68d9      	ldr	r1, [r3, #12]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	6838      	ldr	r0, [r7, #0]
 8004ea4:	f002 f87d 	bl	8006fa2 <memcpy>
	}
}
 8004ea8:	bf00      	nop
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004eb8:	f001 fc44 	bl	8006744 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ec2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ec4:	e011      	b.n	8004eea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d012      	beq.n	8004ef4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	3324      	adds	r3, #36	; 0x24
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f000 fd1c 	bl	8005910 <xTaskRemoveFromEventList>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d001      	beq.n	8004ee2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ede:	f000 fdf3 	bl	8005ac8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	dce9      	bgt.n	8004ec6 <prvUnlockQueue+0x16>
 8004ef2:	e000      	b.n	8004ef6 <prvUnlockQueue+0x46>
					break;
 8004ef4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	22ff      	movs	r2, #255	; 0xff
 8004efa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004efe:	f001 fc51 	bl	80067a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f02:	f001 fc1f 	bl	8006744 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f0c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f0e:	e011      	b.n	8004f34 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d012      	beq.n	8004f3e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3310      	adds	r3, #16
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 fcf7 	bl	8005910 <xTaskRemoveFromEventList>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f28:	f000 fdce 	bl	8005ac8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f2c:	7bbb      	ldrb	r3, [r7, #14]
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	dce9      	bgt.n	8004f10 <prvUnlockQueue+0x60>
 8004f3c:	e000      	b.n	8004f40 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004f3e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	22ff      	movs	r2, #255	; 0xff
 8004f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004f48:	f001 fc2c 	bl	80067a4 <vPortExitCritical>
}
 8004f4c:	bf00      	nop
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f5c:	f001 fbf2 	bl	8006744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d102      	bne.n	8004f6e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	e001      	b.n	8004f72 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f72:	f001 fc17 	bl	80067a4 <vPortExitCritical>

	return xReturn;
 8004f76:	68fb      	ldr	r3, [r7, #12]
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3710      	adds	r7, #16
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f88:	f001 fbdc 	bl	8006744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d102      	bne.n	8004f9e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	60fb      	str	r3, [r7, #12]
 8004f9c:	e001      	b.n	8004fa2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fa2:	f001 fbff 	bl	80067a4 <vPortExitCritical>

	return xReturn;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fba:	2300      	movs	r3, #0
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	e014      	b.n	8004fea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004fc0:	4a0f      	ldr	r2, [pc, #60]	; (8005000 <vQueueAddToRegistry+0x50>)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10b      	bne.n	8004fe4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004fcc:	490c      	ldr	r1, [pc, #48]	; (8005000 <vQueueAddToRegistry+0x50>)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	683a      	ldr	r2, [r7, #0]
 8004fd2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004fd6:	4a0a      	ldr	r2, [pc, #40]	; (8005000 <vQueueAddToRegistry+0x50>)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	4413      	add	r3, r2
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004fe2:	e006      	b.n	8004ff2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2b07      	cmp	r3, #7
 8004fee:	d9e7      	bls.n	8004fc0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004ff0:	bf00      	nop
 8004ff2:	bf00      	nop
 8004ff4:	3714      	adds	r7, #20
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	20000bfc 	.word	0x20000bfc

08005004 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005004:	b580      	push	{r7, lr}
 8005006:	b086      	sub	sp, #24
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005014:	f001 fb96 	bl	8006744 <vPortEnterCritical>
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800501e:	b25b      	sxtb	r3, r3
 8005020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005024:	d103      	bne.n	800502e <vQueueWaitForMessageRestricted+0x2a>
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005034:	b25b      	sxtb	r3, r3
 8005036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503a:	d103      	bne.n	8005044 <vQueueWaitForMessageRestricted+0x40>
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005044:	f001 fbae 	bl	80067a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504c:	2b00      	cmp	r3, #0
 800504e:	d106      	bne.n	800505e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	3324      	adds	r3, #36	; 0x24
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	68b9      	ldr	r1, [r7, #8]
 8005058:	4618      	mov	r0, r3
 800505a:	f000 fc2d 	bl	80058b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800505e:	6978      	ldr	r0, [r7, #20]
 8005060:	f7ff ff26 	bl	8004eb0 <prvUnlockQueue>
	}
 8005064:	bf00      	nop
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800506c:	b580      	push	{r7, lr}
 800506e:	b08e      	sub	sp, #56	; 0x38
 8005070:	af04      	add	r7, sp, #16
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	607a      	str	r2, [r7, #4]
 8005078:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800507a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10a      	bne.n	8005096 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	623b      	str	r3, [r7, #32]
}
 8005092:	bf00      	nop
 8005094:	e7fe      	b.n	8005094 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10a      	bne.n	80050b2 <xTaskCreateStatic+0x46>
	__asm volatile
 800509c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	61fb      	str	r3, [r7, #28]
}
 80050ae:	bf00      	nop
 80050b0:	e7fe      	b.n	80050b0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80050b2:	23bc      	movs	r3, #188	; 0xbc
 80050b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	2bbc      	cmp	r3, #188	; 0xbc
 80050ba:	d00a      	beq.n	80050d2 <xTaskCreateStatic+0x66>
	__asm volatile
 80050bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c0:	f383 8811 	msr	BASEPRI, r3
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	f3bf 8f4f 	dsb	sy
 80050cc:	61bb      	str	r3, [r7, #24]
}
 80050ce:	bf00      	nop
 80050d0:	e7fe      	b.n	80050d0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80050d2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80050d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d01e      	beq.n	8005118 <xTaskCreateStatic+0xac>
 80050da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d01b      	beq.n	8005118 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050e2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050e8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ec:	2202      	movs	r2, #2
 80050ee:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050f2:	2300      	movs	r3, #0
 80050f4:	9303      	str	r3, [sp, #12]
 80050f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f8:	9302      	str	r3, [sp, #8]
 80050fa:	f107 0314 	add.w	r3, r7, #20
 80050fe:	9301      	str	r3, [sp, #4]
 8005100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	68b9      	ldr	r1, [r7, #8]
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f000 f850 	bl	80051b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005110:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005112:	f000 f8f3 	bl	80052fc <prvAddNewTaskToReadyList>
 8005116:	e001      	b.n	800511c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005118:	2300      	movs	r3, #0
 800511a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800511c:	697b      	ldr	r3, [r7, #20]
	}
 800511e:	4618      	mov	r0, r3
 8005120:	3728      	adds	r7, #40	; 0x28
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005126:	b580      	push	{r7, lr}
 8005128:	b08c      	sub	sp, #48	; 0x30
 800512a:	af04      	add	r7, sp, #16
 800512c:	60f8      	str	r0, [r7, #12]
 800512e:	60b9      	str	r1, [r7, #8]
 8005130:	603b      	str	r3, [r7, #0]
 8005132:	4613      	mov	r3, r2
 8005134:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005136:	88fb      	ldrh	r3, [r7, #6]
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4618      	mov	r0, r3
 800513c:	f001 fc24 	bl	8006988 <pvPortMalloc>
 8005140:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00e      	beq.n	8005166 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005148:	20bc      	movs	r0, #188	; 0xbc
 800514a:	f001 fc1d 	bl	8006988 <pvPortMalloc>
 800514e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	631a      	str	r2, [r3, #48]	; 0x30
 800515c:	e005      	b.n	800516a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800515e:	6978      	ldr	r0, [r7, #20]
 8005160:	f001 fcde 	bl	8006b20 <vPortFree>
 8005164:	e001      	b.n	800516a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005166:	2300      	movs	r3, #0
 8005168:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d017      	beq.n	80051a0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005178:	88fa      	ldrh	r2, [r7, #6]
 800517a:	2300      	movs	r3, #0
 800517c:	9303      	str	r3, [sp, #12]
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	9302      	str	r3, [sp, #8]
 8005182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005184:	9301      	str	r3, [sp, #4]
 8005186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	68b9      	ldr	r1, [r7, #8]
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 f80e 	bl	80051b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005194:	69f8      	ldr	r0, [r7, #28]
 8005196:	f000 f8b1 	bl	80052fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800519a:	2301      	movs	r3, #1
 800519c:	61bb      	str	r3, [r7, #24]
 800519e:	e002      	b.n	80051a6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80051a0:	f04f 33ff 	mov.w	r3, #4294967295
 80051a4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80051a6:	69bb      	ldr	r3, [r7, #24]
	}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3720      	adds	r7, #32
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b088      	sub	sp, #32
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
 80051bc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	461a      	mov	r2, r3
 80051c8:	21a5      	movs	r1, #165	; 0xa5
 80051ca:	f001 fef8 	bl	8006fbe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80051ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051d8:	3b01      	subs	r3, #1
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	f023 0307 	bic.w	r3, r3, #7
 80051e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	f003 0307 	and.w	r3, r3, #7
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00a      	beq.n	8005208 <prvInitialiseNewTask+0x58>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	617b      	str	r3, [r7, #20]
}
 8005204:	bf00      	nop
 8005206:	e7fe      	b.n	8005206 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d01f      	beq.n	800524e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800520e:	2300      	movs	r3, #0
 8005210:	61fb      	str	r3, [r7, #28]
 8005212:	e012      	b.n	800523a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	4413      	add	r3, r2
 800521a:	7819      	ldrb	r1, [r3, #0]
 800521c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	4413      	add	r3, r2
 8005222:	3334      	adds	r3, #52	; 0x34
 8005224:	460a      	mov	r2, r1
 8005226:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	4413      	add	r3, r2
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d006      	beq.n	8005242 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	3301      	adds	r3, #1
 8005238:	61fb      	str	r3, [r7, #28]
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	2b0f      	cmp	r3, #15
 800523e:	d9e9      	bls.n	8005214 <prvInitialiseNewTask+0x64>
 8005240:	e000      	b.n	8005244 <prvInitialiseNewTask+0x94>
			{
				break;
 8005242:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005246:	2200      	movs	r2, #0
 8005248:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800524c:	e003      	b.n	8005256 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800524e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005258:	2b37      	cmp	r3, #55	; 0x37
 800525a:	d901      	bls.n	8005260 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800525c:	2337      	movs	r3, #55	; 0x37
 800525e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005262:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005264:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005268:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800526a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800526c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526e:	2200      	movs	r2, #0
 8005270:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005274:	3304      	adds	r3, #4
 8005276:	4618      	mov	r0, r3
 8005278:	f7ff f978 	bl	800456c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800527c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527e:	3318      	adds	r3, #24
 8005280:	4618      	mov	r0, r3
 8005282:	f7ff f973 	bl	800456c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005288:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800528a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800528c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800528e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005294:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005298:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800529a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800529c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80052a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80052ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ae:	3354      	adds	r3, #84	; 0x54
 80052b0:	2260      	movs	r2, #96	; 0x60
 80052b2:	2100      	movs	r1, #0
 80052b4:	4618      	mov	r0, r3
 80052b6:	f001 fe82 	bl	8006fbe <memset>
 80052ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052bc:	4a0c      	ldr	r2, [pc, #48]	; (80052f0 <prvInitialiseNewTask+0x140>)
 80052be:	659a      	str	r2, [r3, #88]	; 0x58
 80052c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c2:	4a0c      	ldr	r2, [pc, #48]	; (80052f4 <prvInitialiseNewTask+0x144>)
 80052c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80052c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c8:	4a0b      	ldr	r2, [pc, #44]	; (80052f8 <prvInitialiseNewTask+0x148>)
 80052ca:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	68f9      	ldr	r1, [r7, #12]
 80052d0:	69b8      	ldr	r0, [r7, #24]
 80052d2:	f001 f90d 	bl	80064f0 <pxPortInitialiseStack>
 80052d6:	4602      	mov	r2, r0
 80052d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052da:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80052dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d002      	beq.n	80052e8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052e6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052e8:	bf00      	nop
 80052ea:	3720      	adds	r7, #32
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	08007a5c 	.word	0x08007a5c
 80052f4:	08007a7c 	.word	0x08007a7c
 80052f8:	08007a3c 	.word	0x08007a3c

080052fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005304:	f001 fa1e 	bl	8006744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005308:	4b2d      	ldr	r3, [pc, #180]	; (80053c0 <prvAddNewTaskToReadyList+0xc4>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3301      	adds	r3, #1
 800530e:	4a2c      	ldr	r2, [pc, #176]	; (80053c0 <prvAddNewTaskToReadyList+0xc4>)
 8005310:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005312:	4b2c      	ldr	r3, [pc, #176]	; (80053c4 <prvAddNewTaskToReadyList+0xc8>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d109      	bne.n	800532e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800531a:	4a2a      	ldr	r2, [pc, #168]	; (80053c4 <prvAddNewTaskToReadyList+0xc8>)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005320:	4b27      	ldr	r3, [pc, #156]	; (80053c0 <prvAddNewTaskToReadyList+0xc4>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b01      	cmp	r3, #1
 8005326:	d110      	bne.n	800534a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005328:	f000 fbf2 	bl	8005b10 <prvInitialiseTaskLists>
 800532c:	e00d      	b.n	800534a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800532e:	4b26      	ldr	r3, [pc, #152]	; (80053c8 <prvAddNewTaskToReadyList+0xcc>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d109      	bne.n	800534a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005336:	4b23      	ldr	r3, [pc, #140]	; (80053c4 <prvAddNewTaskToReadyList+0xc8>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005340:	429a      	cmp	r2, r3
 8005342:	d802      	bhi.n	800534a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005344:	4a1f      	ldr	r2, [pc, #124]	; (80053c4 <prvAddNewTaskToReadyList+0xc8>)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800534a:	4b20      	ldr	r3, [pc, #128]	; (80053cc <prvAddNewTaskToReadyList+0xd0>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3301      	adds	r3, #1
 8005350:	4a1e      	ldr	r2, [pc, #120]	; (80053cc <prvAddNewTaskToReadyList+0xd0>)
 8005352:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005354:	4b1d      	ldr	r3, [pc, #116]	; (80053cc <prvAddNewTaskToReadyList+0xd0>)
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005360:	4b1b      	ldr	r3, [pc, #108]	; (80053d0 <prvAddNewTaskToReadyList+0xd4>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	429a      	cmp	r2, r3
 8005366:	d903      	bls.n	8005370 <prvAddNewTaskToReadyList+0x74>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536c:	4a18      	ldr	r2, [pc, #96]	; (80053d0 <prvAddNewTaskToReadyList+0xd4>)
 800536e:	6013      	str	r3, [r2, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005374:	4613      	mov	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	4413      	add	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4a15      	ldr	r2, [pc, #84]	; (80053d4 <prvAddNewTaskToReadyList+0xd8>)
 800537e:	441a      	add	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3304      	adds	r3, #4
 8005384:	4619      	mov	r1, r3
 8005386:	4610      	mov	r0, r2
 8005388:	f7ff f8fd 	bl	8004586 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800538c:	f001 fa0a 	bl	80067a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005390:	4b0d      	ldr	r3, [pc, #52]	; (80053c8 <prvAddNewTaskToReadyList+0xcc>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d00e      	beq.n	80053b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005398:	4b0a      	ldr	r3, [pc, #40]	; (80053c4 <prvAddNewTaskToReadyList+0xc8>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d207      	bcs.n	80053b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053a6:	4b0c      	ldr	r3, [pc, #48]	; (80053d8 <prvAddNewTaskToReadyList+0xdc>)
 80053a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053ac:	601a      	str	r2, [r3, #0]
 80053ae:	f3bf 8f4f 	dsb	sy
 80053b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	20001110 	.word	0x20001110
 80053c4:	20000c3c 	.word	0x20000c3c
 80053c8:	2000111c 	.word	0x2000111c
 80053cc:	2000112c 	.word	0x2000112c
 80053d0:	20001118 	.word	0x20001118
 80053d4:	20000c40 	.word	0x20000c40
 80053d8:	e000ed04 	.word	0xe000ed04

080053dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b08a      	sub	sp, #40	; 0x28
 80053e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80053e2:	2300      	movs	r3, #0
 80053e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80053e6:	2300      	movs	r3, #0
 80053e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80053ea:	463a      	mov	r2, r7
 80053ec:	1d39      	adds	r1, r7, #4
 80053ee:	f107 0308 	add.w	r3, r7, #8
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7ff f866 	bl	80044c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80053f8:	6839      	ldr	r1, [r7, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	9202      	str	r2, [sp, #8]
 8005400:	9301      	str	r3, [sp, #4]
 8005402:	2300      	movs	r3, #0
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	2300      	movs	r3, #0
 8005408:	460a      	mov	r2, r1
 800540a:	4924      	ldr	r1, [pc, #144]	; (800549c <vTaskStartScheduler+0xc0>)
 800540c:	4824      	ldr	r0, [pc, #144]	; (80054a0 <vTaskStartScheduler+0xc4>)
 800540e:	f7ff fe2d 	bl	800506c <xTaskCreateStatic>
 8005412:	4603      	mov	r3, r0
 8005414:	4a23      	ldr	r2, [pc, #140]	; (80054a4 <vTaskStartScheduler+0xc8>)
 8005416:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005418:	4b22      	ldr	r3, [pc, #136]	; (80054a4 <vTaskStartScheduler+0xc8>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005420:	2301      	movs	r3, #1
 8005422:	617b      	str	r3, [r7, #20]
 8005424:	e001      	b.n	800542a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005426:	2300      	movs	r3, #0
 8005428:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d102      	bne.n	8005436 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005430:	f000 fd10 	bl	8005e54 <xTimerCreateTimerTask>
 8005434:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2b01      	cmp	r3, #1
 800543a:	d11b      	bne.n	8005474 <vTaskStartScheduler+0x98>
	__asm volatile
 800543c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005440:	f383 8811 	msr	BASEPRI, r3
 8005444:	f3bf 8f6f 	isb	sy
 8005448:	f3bf 8f4f 	dsb	sy
 800544c:	613b      	str	r3, [r7, #16]
}
 800544e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005450:	4b15      	ldr	r3, [pc, #84]	; (80054a8 <vTaskStartScheduler+0xcc>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	3354      	adds	r3, #84	; 0x54
 8005456:	4a15      	ldr	r2, [pc, #84]	; (80054ac <vTaskStartScheduler+0xd0>)
 8005458:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800545a:	4b15      	ldr	r3, [pc, #84]	; (80054b0 <vTaskStartScheduler+0xd4>)
 800545c:	f04f 32ff 	mov.w	r2, #4294967295
 8005460:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005462:	4b14      	ldr	r3, [pc, #80]	; (80054b4 <vTaskStartScheduler+0xd8>)
 8005464:	2201      	movs	r2, #1
 8005466:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005468:	4b13      	ldr	r3, [pc, #76]	; (80054b8 <vTaskStartScheduler+0xdc>)
 800546a:	2200      	movs	r2, #0
 800546c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800546e:	f001 f8c7 	bl	8006600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005472:	e00e      	b.n	8005492 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547a:	d10a      	bne.n	8005492 <vTaskStartScheduler+0xb6>
	__asm volatile
 800547c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	60fb      	str	r3, [r7, #12]
}
 800548e:	bf00      	nop
 8005490:	e7fe      	b.n	8005490 <vTaskStartScheduler+0xb4>
}
 8005492:	bf00      	nop
 8005494:	3718      	adds	r7, #24
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	0800795c 	.word	0x0800795c
 80054a0:	08005ae1 	.word	0x08005ae1
 80054a4:	20001134 	.word	0x20001134
 80054a8:	20000c3c 	.word	0x20000c3c
 80054ac:	20000024 	.word	0x20000024
 80054b0:	20001130 	.word	0x20001130
 80054b4:	2000111c 	.word	0x2000111c
 80054b8:	20001114 	.word	0x20001114

080054bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054bc:	b480      	push	{r7}
 80054be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80054c0:	4b04      	ldr	r3, [pc, #16]	; (80054d4 <vTaskSuspendAll+0x18>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3301      	adds	r3, #1
 80054c6:	4a03      	ldr	r2, [pc, #12]	; (80054d4 <vTaskSuspendAll+0x18>)
 80054c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80054ca:	bf00      	nop
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr
 80054d4:	20001138 	.word	0x20001138

080054d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80054de:	2300      	movs	r3, #0
 80054e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80054e2:	2300      	movs	r3, #0
 80054e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80054e6:	4b42      	ldr	r3, [pc, #264]	; (80055f0 <xTaskResumeAll+0x118>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10a      	bne.n	8005504 <xTaskResumeAll+0x2c>
	__asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	603b      	str	r3, [r7, #0]
}
 8005500:	bf00      	nop
 8005502:	e7fe      	b.n	8005502 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005504:	f001 f91e 	bl	8006744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005508:	4b39      	ldr	r3, [pc, #228]	; (80055f0 <xTaskResumeAll+0x118>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	3b01      	subs	r3, #1
 800550e:	4a38      	ldr	r2, [pc, #224]	; (80055f0 <xTaskResumeAll+0x118>)
 8005510:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005512:	4b37      	ldr	r3, [pc, #220]	; (80055f0 <xTaskResumeAll+0x118>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d162      	bne.n	80055e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800551a:	4b36      	ldr	r3, [pc, #216]	; (80055f4 <xTaskResumeAll+0x11c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d05e      	beq.n	80055e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005522:	e02f      	b.n	8005584 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005524:	4b34      	ldr	r3, [pc, #208]	; (80055f8 <xTaskResumeAll+0x120>)
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	3318      	adds	r3, #24
 8005530:	4618      	mov	r0, r3
 8005532:	f7ff f885 	bl	8004640 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	3304      	adds	r3, #4
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff f880 	bl	8004640 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005544:	4b2d      	ldr	r3, [pc, #180]	; (80055fc <xTaskResumeAll+0x124>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	429a      	cmp	r2, r3
 800554a:	d903      	bls.n	8005554 <xTaskResumeAll+0x7c>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005550:	4a2a      	ldr	r2, [pc, #168]	; (80055fc <xTaskResumeAll+0x124>)
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005558:	4613      	mov	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	4413      	add	r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4a27      	ldr	r2, [pc, #156]	; (8005600 <xTaskResumeAll+0x128>)
 8005562:	441a      	add	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	3304      	adds	r3, #4
 8005568:	4619      	mov	r1, r3
 800556a:	4610      	mov	r0, r2
 800556c:	f7ff f80b 	bl	8004586 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005574:	4b23      	ldr	r3, [pc, #140]	; (8005604 <xTaskResumeAll+0x12c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557a:	429a      	cmp	r2, r3
 800557c:	d302      	bcc.n	8005584 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800557e:	4b22      	ldr	r3, [pc, #136]	; (8005608 <xTaskResumeAll+0x130>)
 8005580:	2201      	movs	r2, #1
 8005582:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005584:	4b1c      	ldr	r3, [pc, #112]	; (80055f8 <xTaskResumeAll+0x120>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1cb      	bne.n	8005524 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005592:	f000 fb5f 	bl	8005c54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005596:	4b1d      	ldr	r3, [pc, #116]	; (800560c <xTaskResumeAll+0x134>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d010      	beq.n	80055c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055a2:	f000 f847 	bl	8005634 <xTaskIncrementTick>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80055ac:	4b16      	ldr	r3, [pc, #88]	; (8005608 <xTaskResumeAll+0x130>)
 80055ae:	2201      	movs	r2, #1
 80055b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3b01      	subs	r3, #1
 80055b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1f1      	bne.n	80055a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80055be:	4b13      	ldr	r3, [pc, #76]	; (800560c <xTaskResumeAll+0x134>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055c4:	4b10      	ldr	r3, [pc, #64]	; (8005608 <xTaskResumeAll+0x130>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d009      	beq.n	80055e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80055cc:	2301      	movs	r3, #1
 80055ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80055d0:	4b0f      	ldr	r3, [pc, #60]	; (8005610 <xTaskResumeAll+0x138>)
 80055d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055e0:	f001 f8e0 	bl	80067a4 <vPortExitCritical>

	return xAlreadyYielded;
 80055e4:	68bb      	ldr	r3, [r7, #8]
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	20001138 	.word	0x20001138
 80055f4:	20001110 	.word	0x20001110
 80055f8:	200010d0 	.word	0x200010d0
 80055fc:	20001118 	.word	0x20001118
 8005600:	20000c40 	.word	0x20000c40
 8005604:	20000c3c 	.word	0x20000c3c
 8005608:	20001124 	.word	0x20001124
 800560c:	20001120 	.word	0x20001120
 8005610:	e000ed04 	.word	0xe000ed04

08005614 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800561a:	4b05      	ldr	r3, [pc, #20]	; (8005630 <xTaskGetTickCount+0x1c>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005620:	687b      	ldr	r3, [r7, #4]
}
 8005622:	4618      	mov	r0, r3
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	20001114 	.word	0x20001114

08005634 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800563a:	2300      	movs	r3, #0
 800563c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800563e:	4b4f      	ldr	r3, [pc, #316]	; (800577c <xTaskIncrementTick+0x148>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	f040 808f 	bne.w	8005766 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005648:	4b4d      	ldr	r3, [pc, #308]	; (8005780 <xTaskIncrementTick+0x14c>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	3301      	adds	r3, #1
 800564e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005650:	4a4b      	ldr	r2, [pc, #300]	; (8005780 <xTaskIncrementTick+0x14c>)
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d120      	bne.n	800569e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800565c:	4b49      	ldr	r3, [pc, #292]	; (8005784 <xTaskIncrementTick+0x150>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00a      	beq.n	800567c <xTaskIncrementTick+0x48>
	__asm volatile
 8005666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800566a:	f383 8811 	msr	BASEPRI, r3
 800566e:	f3bf 8f6f 	isb	sy
 8005672:	f3bf 8f4f 	dsb	sy
 8005676:	603b      	str	r3, [r7, #0]
}
 8005678:	bf00      	nop
 800567a:	e7fe      	b.n	800567a <xTaskIncrementTick+0x46>
 800567c:	4b41      	ldr	r3, [pc, #260]	; (8005784 <xTaskIncrementTick+0x150>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	60fb      	str	r3, [r7, #12]
 8005682:	4b41      	ldr	r3, [pc, #260]	; (8005788 <xTaskIncrementTick+0x154>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a3f      	ldr	r2, [pc, #252]	; (8005784 <xTaskIncrementTick+0x150>)
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	4a3f      	ldr	r2, [pc, #252]	; (8005788 <xTaskIncrementTick+0x154>)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6013      	str	r3, [r2, #0]
 8005690:	4b3e      	ldr	r3, [pc, #248]	; (800578c <xTaskIncrementTick+0x158>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3301      	adds	r3, #1
 8005696:	4a3d      	ldr	r2, [pc, #244]	; (800578c <xTaskIncrementTick+0x158>)
 8005698:	6013      	str	r3, [r2, #0]
 800569a:	f000 fadb 	bl	8005c54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800569e:	4b3c      	ldr	r3, [pc, #240]	; (8005790 <xTaskIncrementTick+0x15c>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d349      	bcc.n	800573c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056a8:	4b36      	ldr	r3, [pc, #216]	; (8005784 <xTaskIncrementTick+0x150>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d104      	bne.n	80056bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056b2:	4b37      	ldr	r3, [pc, #220]	; (8005790 <xTaskIncrementTick+0x15c>)
 80056b4:	f04f 32ff 	mov.w	r2, #4294967295
 80056b8:	601a      	str	r2, [r3, #0]
					break;
 80056ba:	e03f      	b.n	800573c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056bc:	4b31      	ldr	r3, [pc, #196]	; (8005784 <xTaskIncrementTick+0x150>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056cc:	693a      	ldr	r2, [r7, #16]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d203      	bcs.n	80056dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80056d4:	4a2e      	ldr	r2, [pc, #184]	; (8005790 <xTaskIncrementTick+0x15c>)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80056da:	e02f      	b.n	800573c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	3304      	adds	r3, #4
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fe ffad 	bl	8004640 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d004      	beq.n	80056f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	3318      	adds	r3, #24
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fe ffa4 	bl	8004640 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056fc:	4b25      	ldr	r3, [pc, #148]	; (8005794 <xTaskIncrementTick+0x160>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d903      	bls.n	800570c <xTaskIncrementTick+0xd8>
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005708:	4a22      	ldr	r2, [pc, #136]	; (8005794 <xTaskIncrementTick+0x160>)
 800570a:	6013      	str	r3, [r2, #0]
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005710:	4613      	mov	r3, r2
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4a1f      	ldr	r2, [pc, #124]	; (8005798 <xTaskIncrementTick+0x164>)
 800571a:	441a      	add	r2, r3
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	3304      	adds	r3, #4
 8005720:	4619      	mov	r1, r3
 8005722:	4610      	mov	r0, r2
 8005724:	f7fe ff2f 	bl	8004586 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800572c:	4b1b      	ldr	r3, [pc, #108]	; (800579c <xTaskIncrementTick+0x168>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005732:	429a      	cmp	r2, r3
 8005734:	d3b8      	bcc.n	80056a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005736:	2301      	movs	r3, #1
 8005738:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800573a:	e7b5      	b.n	80056a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800573c:	4b17      	ldr	r3, [pc, #92]	; (800579c <xTaskIncrementTick+0x168>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005742:	4915      	ldr	r1, [pc, #84]	; (8005798 <xTaskIncrementTick+0x164>)
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	440b      	add	r3, r1
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d901      	bls.n	8005758 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005754:	2301      	movs	r3, #1
 8005756:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005758:	4b11      	ldr	r3, [pc, #68]	; (80057a0 <xTaskIncrementTick+0x16c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d007      	beq.n	8005770 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005760:	2301      	movs	r3, #1
 8005762:	617b      	str	r3, [r7, #20]
 8005764:	e004      	b.n	8005770 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005766:	4b0f      	ldr	r3, [pc, #60]	; (80057a4 <xTaskIncrementTick+0x170>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	3301      	adds	r3, #1
 800576c:	4a0d      	ldr	r2, [pc, #52]	; (80057a4 <xTaskIncrementTick+0x170>)
 800576e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005770:	697b      	ldr	r3, [r7, #20]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	20001138 	.word	0x20001138
 8005780:	20001114 	.word	0x20001114
 8005784:	200010c8 	.word	0x200010c8
 8005788:	200010cc 	.word	0x200010cc
 800578c:	20001128 	.word	0x20001128
 8005790:	20001130 	.word	0x20001130
 8005794:	20001118 	.word	0x20001118
 8005798:	20000c40 	.word	0x20000c40
 800579c:	20000c3c 	.word	0x20000c3c
 80057a0:	20001124 	.word	0x20001124
 80057a4:	20001120 	.word	0x20001120

080057a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057ae:	4b2a      	ldr	r3, [pc, #168]	; (8005858 <vTaskSwitchContext+0xb0>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057b6:	4b29      	ldr	r3, [pc, #164]	; (800585c <vTaskSwitchContext+0xb4>)
 80057b8:	2201      	movs	r2, #1
 80057ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80057bc:	e046      	b.n	800584c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80057be:	4b27      	ldr	r3, [pc, #156]	; (800585c <vTaskSwitchContext+0xb4>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057c4:	4b26      	ldr	r3, [pc, #152]	; (8005860 <vTaskSwitchContext+0xb8>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	60fb      	str	r3, [r7, #12]
 80057ca:	e010      	b.n	80057ee <vTaskSwitchContext+0x46>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10a      	bne.n	80057e8 <vTaskSwitchContext+0x40>
	__asm volatile
 80057d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057d6:	f383 8811 	msr	BASEPRI, r3
 80057da:	f3bf 8f6f 	isb	sy
 80057de:	f3bf 8f4f 	dsb	sy
 80057e2:	607b      	str	r3, [r7, #4]
}
 80057e4:	bf00      	nop
 80057e6:	e7fe      	b.n	80057e6 <vTaskSwitchContext+0x3e>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	60fb      	str	r3, [r7, #12]
 80057ee:	491d      	ldr	r1, [pc, #116]	; (8005864 <vTaskSwitchContext+0xbc>)
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	4613      	mov	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	4413      	add	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	440b      	add	r3, r1
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d0e4      	beq.n	80057cc <vTaskSwitchContext+0x24>
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	4613      	mov	r3, r2
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	4413      	add	r3, r2
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	4a15      	ldr	r2, [pc, #84]	; (8005864 <vTaskSwitchContext+0xbc>)
 800580e:	4413      	add	r3, r2
 8005810:	60bb      	str	r3, [r7, #8]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	605a      	str	r2, [r3, #4]
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	3308      	adds	r3, #8
 8005824:	429a      	cmp	r2, r3
 8005826:	d104      	bne.n	8005832 <vTaskSwitchContext+0x8a>
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	605a      	str	r2, [r3, #4]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	4a0b      	ldr	r2, [pc, #44]	; (8005868 <vTaskSwitchContext+0xc0>)
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	4a08      	ldr	r2, [pc, #32]	; (8005860 <vTaskSwitchContext+0xb8>)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005842:	4b09      	ldr	r3, [pc, #36]	; (8005868 <vTaskSwitchContext+0xc0>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3354      	adds	r3, #84	; 0x54
 8005848:	4a08      	ldr	r2, [pc, #32]	; (800586c <vTaskSwitchContext+0xc4>)
 800584a:	6013      	str	r3, [r2, #0]
}
 800584c:	bf00      	nop
 800584e:	3714      	adds	r7, #20
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	20001138 	.word	0x20001138
 800585c:	20001124 	.word	0x20001124
 8005860:	20001118 	.word	0x20001118
 8005864:	20000c40 	.word	0x20000c40
 8005868:	20000c3c 	.word	0x20000c3c
 800586c:	20000024 	.word	0x20000024

08005870 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10a      	bne.n	8005896 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005884:	f383 8811 	msr	BASEPRI, r3
 8005888:	f3bf 8f6f 	isb	sy
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	60fb      	str	r3, [r7, #12]
}
 8005892:	bf00      	nop
 8005894:	e7fe      	b.n	8005894 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005896:	4b07      	ldr	r3, [pc, #28]	; (80058b4 <vTaskPlaceOnEventList+0x44>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3318      	adds	r3, #24
 800589c:	4619      	mov	r1, r3
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f7fe fe95 	bl	80045ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058a4:	2101      	movs	r1, #1
 80058a6:	6838      	ldr	r0, [r7, #0]
 80058a8:	f000 fa80 	bl	8005dac <prvAddCurrentTaskToDelayedList>
}
 80058ac:	bf00      	nop
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	20000c3c 	.word	0x20000c3c

080058b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10a      	bne.n	80058e0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	617b      	str	r3, [r7, #20]
}
 80058dc:	bf00      	nop
 80058de:	e7fe      	b.n	80058de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058e0:	4b0a      	ldr	r3, [pc, #40]	; (800590c <vTaskPlaceOnEventListRestricted+0x54>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3318      	adds	r3, #24
 80058e6:	4619      	mov	r1, r3
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f7fe fe4c 	bl	8004586 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80058f4:	f04f 33ff 	mov.w	r3, #4294967295
 80058f8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80058fa:	6879      	ldr	r1, [r7, #4]
 80058fc:	68b8      	ldr	r0, [r7, #8]
 80058fe:	f000 fa55 	bl	8005dac <prvAddCurrentTaskToDelayedList>
	}
 8005902:	bf00      	nop
 8005904:	3718      	adds	r7, #24
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	20000c3c 	.word	0x20000c3c

08005910 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10a      	bne.n	800593c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592a:	f383 8811 	msr	BASEPRI, r3
 800592e:	f3bf 8f6f 	isb	sy
 8005932:	f3bf 8f4f 	dsb	sy
 8005936:	60fb      	str	r3, [r7, #12]
}
 8005938:	bf00      	nop
 800593a:	e7fe      	b.n	800593a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	3318      	adds	r3, #24
 8005940:	4618      	mov	r0, r3
 8005942:	f7fe fe7d 	bl	8004640 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005946:	4b1e      	ldr	r3, [pc, #120]	; (80059c0 <xTaskRemoveFromEventList+0xb0>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d11d      	bne.n	800598a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	3304      	adds	r3, #4
 8005952:	4618      	mov	r0, r3
 8005954:	f7fe fe74 	bl	8004640 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800595c:	4b19      	ldr	r3, [pc, #100]	; (80059c4 <xTaskRemoveFromEventList+0xb4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	429a      	cmp	r2, r3
 8005962:	d903      	bls.n	800596c <xTaskRemoveFromEventList+0x5c>
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005968:	4a16      	ldr	r2, [pc, #88]	; (80059c4 <xTaskRemoveFromEventList+0xb4>)
 800596a:	6013      	str	r3, [r2, #0]
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005970:	4613      	mov	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	4413      	add	r3, r2
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	4a13      	ldr	r2, [pc, #76]	; (80059c8 <xTaskRemoveFromEventList+0xb8>)
 800597a:	441a      	add	r2, r3
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	3304      	adds	r3, #4
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f7fe fdff 	bl	8004586 <vListInsertEnd>
 8005988:	e005      	b.n	8005996 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	3318      	adds	r3, #24
 800598e:	4619      	mov	r1, r3
 8005990:	480e      	ldr	r0, [pc, #56]	; (80059cc <xTaskRemoveFromEventList+0xbc>)
 8005992:	f7fe fdf8 	bl	8004586 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800599a:	4b0d      	ldr	r3, [pc, #52]	; (80059d0 <xTaskRemoveFromEventList+0xc0>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d905      	bls.n	80059b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059a4:	2301      	movs	r3, #1
 80059a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059a8:	4b0a      	ldr	r3, [pc, #40]	; (80059d4 <xTaskRemoveFromEventList+0xc4>)
 80059aa:	2201      	movs	r2, #1
 80059ac:	601a      	str	r2, [r3, #0]
 80059ae:	e001      	b.n	80059b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80059b0:	2300      	movs	r3, #0
 80059b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059b4:	697b      	ldr	r3, [r7, #20]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3718      	adds	r7, #24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	20001138 	.word	0x20001138
 80059c4:	20001118 	.word	0x20001118
 80059c8:	20000c40 	.word	0x20000c40
 80059cc:	200010d0 	.word	0x200010d0
 80059d0:	20000c3c 	.word	0x20000c3c
 80059d4:	20001124 	.word	0x20001124

080059d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80059e0:	4b06      	ldr	r3, [pc, #24]	; (80059fc <vTaskInternalSetTimeOutState+0x24>)
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80059e8:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <vTaskInternalSetTimeOutState+0x28>)
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	605a      	str	r2, [r3, #4]
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr
 80059fc:	20001128 	.word	0x20001128
 8005a00:	20001114 	.word	0x20001114

08005a04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b088      	sub	sp, #32
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10a      	bne.n	8005a2a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a18:	f383 8811 	msr	BASEPRI, r3
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	f3bf 8f4f 	dsb	sy
 8005a24:	613b      	str	r3, [r7, #16]
}
 8005a26:	bf00      	nop
 8005a28:	e7fe      	b.n	8005a28 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10a      	bne.n	8005a46 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	60fb      	str	r3, [r7, #12]
}
 8005a42:	bf00      	nop
 8005a44:	e7fe      	b.n	8005a44 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005a46:	f000 fe7d 	bl	8006744 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a4a:	4b1d      	ldr	r3, [pc, #116]	; (8005ac0 <xTaskCheckForTimeOut+0xbc>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a62:	d102      	bne.n	8005a6a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a64:	2300      	movs	r3, #0
 8005a66:	61fb      	str	r3, [r7, #28]
 8005a68:	e023      	b.n	8005ab2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4b15      	ldr	r3, [pc, #84]	; (8005ac4 <xTaskCheckForTimeOut+0xc0>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d007      	beq.n	8005a86 <xTaskCheckForTimeOut+0x82>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d302      	bcc.n	8005a86 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005a80:	2301      	movs	r3, #1
 8005a82:	61fb      	str	r3, [r7, #28]
 8005a84:	e015      	b.n	8005ab2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d20b      	bcs.n	8005aa8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	1ad2      	subs	r2, r2, r3
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f7ff ff9b 	bl	80059d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	61fb      	str	r3, [r7, #28]
 8005aa6:	e004      	b.n	8005ab2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ab2:	f000 fe77 	bl	80067a4 <vPortExitCritical>

	return xReturn;
 8005ab6:	69fb      	ldr	r3, [r7, #28]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3720      	adds	r7, #32
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	20001114 	.word	0x20001114
 8005ac4:	20001128 	.word	0x20001128

08005ac8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005acc:	4b03      	ldr	r3, [pc, #12]	; (8005adc <vTaskMissedYield+0x14>)
 8005ace:	2201      	movs	r2, #1
 8005ad0:	601a      	str	r2, [r3, #0]
}
 8005ad2:	bf00      	nop
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	20001124 	.word	0x20001124

08005ae0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ae8:	f000 f852 	bl	8005b90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005aec:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <prvIdleTask+0x28>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d9f9      	bls.n	8005ae8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005af4:	4b05      	ldr	r3, [pc, #20]	; (8005b0c <prvIdleTask+0x2c>)
 8005af6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005afa:	601a      	str	r2, [r3, #0]
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b04:	e7f0      	b.n	8005ae8 <prvIdleTask+0x8>
 8005b06:	bf00      	nop
 8005b08:	20000c40 	.word	0x20000c40
 8005b0c:	e000ed04 	.word	0xe000ed04

08005b10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b16:	2300      	movs	r3, #0
 8005b18:	607b      	str	r3, [r7, #4]
 8005b1a:	e00c      	b.n	8005b36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4413      	add	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4a12      	ldr	r2, [pc, #72]	; (8005b70 <prvInitialiseTaskLists+0x60>)
 8005b28:	4413      	add	r3, r2
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fe fcfe 	bl	800452c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	3301      	adds	r3, #1
 8005b34:	607b      	str	r3, [r7, #4]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b37      	cmp	r3, #55	; 0x37
 8005b3a:	d9ef      	bls.n	8005b1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b3c:	480d      	ldr	r0, [pc, #52]	; (8005b74 <prvInitialiseTaskLists+0x64>)
 8005b3e:	f7fe fcf5 	bl	800452c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b42:	480d      	ldr	r0, [pc, #52]	; (8005b78 <prvInitialiseTaskLists+0x68>)
 8005b44:	f7fe fcf2 	bl	800452c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b48:	480c      	ldr	r0, [pc, #48]	; (8005b7c <prvInitialiseTaskLists+0x6c>)
 8005b4a:	f7fe fcef 	bl	800452c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b4e:	480c      	ldr	r0, [pc, #48]	; (8005b80 <prvInitialiseTaskLists+0x70>)
 8005b50:	f7fe fcec 	bl	800452c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b54:	480b      	ldr	r0, [pc, #44]	; (8005b84 <prvInitialiseTaskLists+0x74>)
 8005b56:	f7fe fce9 	bl	800452c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b5a:	4b0b      	ldr	r3, [pc, #44]	; (8005b88 <prvInitialiseTaskLists+0x78>)
 8005b5c:	4a05      	ldr	r2, [pc, #20]	; (8005b74 <prvInitialiseTaskLists+0x64>)
 8005b5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b60:	4b0a      	ldr	r3, [pc, #40]	; (8005b8c <prvInitialiseTaskLists+0x7c>)
 8005b62:	4a05      	ldr	r2, [pc, #20]	; (8005b78 <prvInitialiseTaskLists+0x68>)
 8005b64:	601a      	str	r2, [r3, #0]
}
 8005b66:	bf00      	nop
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20000c40 	.word	0x20000c40
 8005b74:	200010a0 	.word	0x200010a0
 8005b78:	200010b4 	.word	0x200010b4
 8005b7c:	200010d0 	.word	0x200010d0
 8005b80:	200010e4 	.word	0x200010e4
 8005b84:	200010fc 	.word	0x200010fc
 8005b88:	200010c8 	.word	0x200010c8
 8005b8c:	200010cc 	.word	0x200010cc

08005b90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b96:	e019      	b.n	8005bcc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005b98:	f000 fdd4 	bl	8006744 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b9c:	4b10      	ldr	r3, [pc, #64]	; (8005be0 <prvCheckTasksWaitingTermination+0x50>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f7fe fd49 	bl	8004640 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bae:	4b0d      	ldr	r3, [pc, #52]	; (8005be4 <prvCheckTasksWaitingTermination+0x54>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	4a0b      	ldr	r2, [pc, #44]	; (8005be4 <prvCheckTasksWaitingTermination+0x54>)
 8005bb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005bb8:	4b0b      	ldr	r3, [pc, #44]	; (8005be8 <prvCheckTasksWaitingTermination+0x58>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	4a0a      	ldr	r2, [pc, #40]	; (8005be8 <prvCheckTasksWaitingTermination+0x58>)
 8005bc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bc2:	f000 fdef 	bl	80067a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f810 	bl	8005bec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bcc:	4b06      	ldr	r3, [pc, #24]	; (8005be8 <prvCheckTasksWaitingTermination+0x58>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1e1      	bne.n	8005b98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop
 8005bd8:	3708      	adds	r7, #8
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	200010e4 	.word	0x200010e4
 8005be4:	20001110 	.word	0x20001110
 8005be8:	200010f8 	.word	0x200010f8

08005bec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3354      	adds	r3, #84	; 0x54
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f001 fb01 	bl	8007200 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d108      	bne.n	8005c1a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 ff87 	bl	8006b20 <vPortFree>
				vPortFree( pxTCB );
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 ff84 	bl	8006b20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c18:	e018      	b.n	8005c4c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d103      	bne.n	8005c2c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 ff7b 	bl	8006b20 <vPortFree>
	}
 8005c2a:	e00f      	b.n	8005c4c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d00a      	beq.n	8005c4c <prvDeleteTCB+0x60>
	__asm volatile
 8005c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	60fb      	str	r3, [r7, #12]
}
 8005c48:	bf00      	nop
 8005c4a:	e7fe      	b.n	8005c4a <prvDeleteTCB+0x5e>
	}
 8005c4c:	bf00      	nop
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c5a:	4b0c      	ldr	r3, [pc, #48]	; (8005c8c <prvResetNextTaskUnblockTime+0x38>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d104      	bne.n	8005c6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c64:	4b0a      	ldr	r3, [pc, #40]	; (8005c90 <prvResetNextTaskUnblockTime+0x3c>)
 8005c66:	f04f 32ff 	mov.w	r2, #4294967295
 8005c6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c6c:	e008      	b.n	8005c80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c6e:	4b07      	ldr	r3, [pc, #28]	; (8005c8c <prvResetNextTaskUnblockTime+0x38>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	4a04      	ldr	r2, [pc, #16]	; (8005c90 <prvResetNextTaskUnblockTime+0x3c>)
 8005c7e:	6013      	str	r3, [r2, #0]
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr
 8005c8c:	200010c8 	.word	0x200010c8
 8005c90:	20001130 	.word	0x20001130

08005c94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	; (8005cc8 <xTaskGetSchedulerState+0x34>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d102      	bne.n	8005ca8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	607b      	str	r3, [r7, #4]
 8005ca6:	e008      	b.n	8005cba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ca8:	4b08      	ldr	r3, [pc, #32]	; (8005ccc <xTaskGetSchedulerState+0x38>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d102      	bne.n	8005cb6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	607b      	str	r3, [r7, #4]
 8005cb4:	e001      	b.n	8005cba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005cba:	687b      	ldr	r3, [r7, #4]
	}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	2000111c 	.word	0x2000111c
 8005ccc:	20001138 	.word	0x20001138

08005cd0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d056      	beq.n	8005d94 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005ce6:	4b2e      	ldr	r3, [pc, #184]	; (8005da0 <xTaskPriorityDisinherit+0xd0>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d00a      	beq.n	8005d06 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf4:	f383 8811 	msr	BASEPRI, r3
 8005cf8:	f3bf 8f6f 	isb	sy
 8005cfc:	f3bf 8f4f 	dsb	sy
 8005d00:	60fb      	str	r3, [r7, #12]
}
 8005d02:	bf00      	nop
 8005d04:	e7fe      	b.n	8005d04 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10a      	bne.n	8005d24 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d12:	f383 8811 	msr	BASEPRI, r3
 8005d16:	f3bf 8f6f 	isb	sy
 8005d1a:	f3bf 8f4f 	dsb	sy
 8005d1e:	60bb      	str	r3, [r7, #8]
}
 8005d20:	bf00      	nop
 8005d22:	e7fe      	b.n	8005d22 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d28:	1e5a      	subs	r2, r3, #1
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d02c      	beq.n	8005d94 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d128      	bne.n	8005d94 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	3304      	adds	r3, #4
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7fe fc7a 	bl	8004640 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d58:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d64:	4b0f      	ldr	r3, [pc, #60]	; (8005da4 <xTaskPriorityDisinherit+0xd4>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d903      	bls.n	8005d74 <xTaskPriorityDisinherit+0xa4>
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d70:	4a0c      	ldr	r2, [pc, #48]	; (8005da4 <xTaskPriorityDisinherit+0xd4>)
 8005d72:	6013      	str	r3, [r2, #0]
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d78:	4613      	mov	r3, r2
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	4413      	add	r3, r2
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	4a09      	ldr	r2, [pc, #36]	; (8005da8 <xTaskPriorityDisinherit+0xd8>)
 8005d82:	441a      	add	r2, r3
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	3304      	adds	r3, #4
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4610      	mov	r0, r2
 8005d8c:	f7fe fbfb 	bl	8004586 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005d90:	2301      	movs	r3, #1
 8005d92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d94:	697b      	ldr	r3, [r7, #20]
	}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3718      	adds	r7, #24
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	20000c3c 	.word	0x20000c3c
 8005da4:	20001118 	.word	0x20001118
 8005da8:	20000c40 	.word	0x20000c40

08005dac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005db6:	4b21      	ldr	r3, [pc, #132]	; (8005e3c <prvAddCurrentTaskToDelayedList+0x90>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dbc:	4b20      	ldr	r3, [pc, #128]	; (8005e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	3304      	adds	r3, #4
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7fe fc3c 	bl	8004640 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dce:	d10a      	bne.n	8005de6 <prvAddCurrentTaskToDelayedList+0x3a>
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d007      	beq.n	8005de6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dd6:	4b1a      	ldr	r3, [pc, #104]	; (8005e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	3304      	adds	r3, #4
 8005ddc:	4619      	mov	r1, r3
 8005dde:	4819      	ldr	r0, [pc, #100]	; (8005e44 <prvAddCurrentTaskToDelayedList+0x98>)
 8005de0:	f7fe fbd1 	bl	8004586 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005de4:	e026      	b.n	8005e34 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4413      	add	r3, r2
 8005dec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005dee:	4b14      	ldr	r3, [pc, #80]	; (8005e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d209      	bcs.n	8005e12 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dfe:	4b12      	ldr	r3, [pc, #72]	; (8005e48 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4b0f      	ldr	r3, [pc, #60]	; (8005e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	3304      	adds	r3, #4
 8005e08:	4619      	mov	r1, r3
 8005e0a:	4610      	mov	r0, r2
 8005e0c:	f7fe fbdf 	bl	80045ce <vListInsert>
}
 8005e10:	e010      	b.n	8005e34 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e12:	4b0e      	ldr	r3, [pc, #56]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	4b0a      	ldr	r3, [pc, #40]	; (8005e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3304      	adds	r3, #4
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	4610      	mov	r0, r2
 8005e20:	f7fe fbd5 	bl	80045ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e24:	4b0a      	ldr	r3, [pc, #40]	; (8005e50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68ba      	ldr	r2, [r7, #8]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d202      	bcs.n	8005e34 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e2e:	4a08      	ldr	r2, [pc, #32]	; (8005e50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	6013      	str	r3, [r2, #0]
}
 8005e34:	bf00      	nop
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	20001114 	.word	0x20001114
 8005e40:	20000c3c 	.word	0x20000c3c
 8005e44:	200010fc 	.word	0x200010fc
 8005e48:	200010cc 	.word	0x200010cc
 8005e4c:	200010c8 	.word	0x200010c8
 8005e50:	20001130 	.word	0x20001130

08005e54 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b08a      	sub	sp, #40	; 0x28
 8005e58:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e5e:	f000 fb07 	bl	8006470 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e62:	4b1c      	ldr	r3, [pc, #112]	; (8005ed4 <xTimerCreateTimerTask+0x80>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d021      	beq.n	8005eae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e72:	1d3a      	adds	r2, r7, #4
 8005e74:	f107 0108 	add.w	r1, r7, #8
 8005e78:	f107 030c 	add.w	r3, r7, #12
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7fe fb3b 	bl	80044f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	9202      	str	r2, [sp, #8]
 8005e8a:	9301      	str	r3, [sp, #4]
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	9300      	str	r3, [sp, #0]
 8005e90:	2300      	movs	r3, #0
 8005e92:	460a      	mov	r2, r1
 8005e94:	4910      	ldr	r1, [pc, #64]	; (8005ed8 <xTimerCreateTimerTask+0x84>)
 8005e96:	4811      	ldr	r0, [pc, #68]	; (8005edc <xTimerCreateTimerTask+0x88>)
 8005e98:	f7ff f8e8 	bl	800506c <xTaskCreateStatic>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	4a10      	ldr	r2, [pc, #64]	; (8005ee0 <xTimerCreateTimerTask+0x8c>)
 8005ea0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005ea2:	4b0f      	ldr	r3, [pc, #60]	; (8005ee0 <xTimerCreateTimerTask+0x8c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10a      	bne.n	8005eca <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb8:	f383 8811 	msr	BASEPRI, r3
 8005ebc:	f3bf 8f6f 	isb	sy
 8005ec0:	f3bf 8f4f 	dsb	sy
 8005ec4:	613b      	str	r3, [r7, #16]
}
 8005ec6:	bf00      	nop
 8005ec8:	e7fe      	b.n	8005ec8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005eca:	697b      	ldr	r3, [r7, #20]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3718      	adds	r7, #24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	2000116c 	.word	0x2000116c
 8005ed8:	08007964 	.word	0x08007964
 8005edc:	08006019 	.word	0x08006019
 8005ee0:	20001170 	.word	0x20001170

08005ee4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08a      	sub	sp, #40	; 0x28
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
 8005ef0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10a      	bne.n	8005f12 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f00:	f383 8811 	msr	BASEPRI, r3
 8005f04:	f3bf 8f6f 	isb	sy
 8005f08:	f3bf 8f4f 	dsb	sy
 8005f0c:	623b      	str	r3, [r7, #32]
}
 8005f0e:	bf00      	nop
 8005f10:	e7fe      	b.n	8005f10 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f12:	4b1a      	ldr	r3, [pc, #104]	; (8005f7c <xTimerGenericCommand+0x98>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d02a      	beq.n	8005f70 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b05      	cmp	r3, #5
 8005f2a:	dc18      	bgt.n	8005f5e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f2c:	f7ff feb2 	bl	8005c94 <xTaskGetSchedulerState>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d109      	bne.n	8005f4a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f36:	4b11      	ldr	r3, [pc, #68]	; (8005f7c <xTimerGenericCommand+0x98>)
 8005f38:	6818      	ldr	r0, [r3, #0]
 8005f3a:	f107 0110 	add.w	r1, r7, #16
 8005f3e:	2300      	movs	r3, #0
 8005f40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f42:	f7fe fcab 	bl	800489c <xQueueGenericSend>
 8005f46:	6278      	str	r0, [r7, #36]	; 0x24
 8005f48:	e012      	b.n	8005f70 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f4a:	4b0c      	ldr	r3, [pc, #48]	; (8005f7c <xTimerGenericCommand+0x98>)
 8005f4c:	6818      	ldr	r0, [r3, #0]
 8005f4e:	f107 0110 	add.w	r1, r7, #16
 8005f52:	2300      	movs	r3, #0
 8005f54:	2200      	movs	r2, #0
 8005f56:	f7fe fca1 	bl	800489c <xQueueGenericSend>
 8005f5a:	6278      	str	r0, [r7, #36]	; 0x24
 8005f5c:	e008      	b.n	8005f70 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f5e:	4b07      	ldr	r3, [pc, #28]	; (8005f7c <xTimerGenericCommand+0x98>)
 8005f60:	6818      	ldr	r0, [r3, #0]
 8005f62:	f107 0110 	add.w	r1, r7, #16
 8005f66:	2300      	movs	r3, #0
 8005f68:	683a      	ldr	r2, [r7, #0]
 8005f6a:	f7fe fd95 	bl	8004a98 <xQueueGenericSendFromISR>
 8005f6e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3728      	adds	r7, #40	; 0x28
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	2000116c 	.word	0x2000116c

08005f80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b088      	sub	sp, #32
 8005f84:	af02      	add	r7, sp, #8
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f8a:	4b22      	ldr	r3, [pc, #136]	; (8006014 <prvProcessExpiredTimer+0x94>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	3304      	adds	r3, #4
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7fe fb51 	bl	8004640 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d022      	beq.n	8005ff2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	699a      	ldr	r2, [r3, #24]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	18d1      	adds	r1, r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	683a      	ldr	r2, [r7, #0]
 8005fb8:	6978      	ldr	r0, [r7, #20]
 8005fba:	f000 f8d1 	bl	8006160 <prvInsertTimerInActiveList>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d01f      	beq.n	8006004 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	2300      	movs	r3, #0
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	2100      	movs	r1, #0
 8005fce:	6978      	ldr	r0, [r7, #20]
 8005fd0:	f7ff ff88 	bl	8005ee4 <xTimerGenericCommand>
 8005fd4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d113      	bne.n	8006004 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	60fb      	str	r3, [r7, #12]
}
 8005fee:	bf00      	nop
 8005ff0:	e7fe      	b.n	8005ff0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ff8:	f023 0301 	bic.w	r3, r3, #1
 8005ffc:	b2da      	uxtb	r2, r3
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	6978      	ldr	r0, [r7, #20]
 800600a:	4798      	blx	r3
}
 800600c:	bf00      	nop
 800600e:	3718      	adds	r7, #24
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	20001164 	.word	0x20001164

08006018 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006020:	f107 0308 	add.w	r3, r7, #8
 8006024:	4618      	mov	r0, r3
 8006026:	f000 f857 	bl	80060d8 <prvGetNextExpireTime>
 800602a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	4619      	mov	r1, r3
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f803 	bl	800603c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006036:	f000 f8d5 	bl	80061e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800603a:	e7f1      	b.n	8006020 <prvTimerTask+0x8>

0800603c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006046:	f7ff fa39 	bl	80054bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800604a:	f107 0308 	add.w	r3, r7, #8
 800604e:	4618      	mov	r0, r3
 8006050:	f000 f866 	bl	8006120 <prvSampleTimeNow>
 8006054:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d130      	bne.n	80060be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10a      	bne.n	8006078 <prvProcessTimerOrBlockTask+0x3c>
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	429a      	cmp	r2, r3
 8006068:	d806      	bhi.n	8006078 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800606a:	f7ff fa35 	bl	80054d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800606e:	68f9      	ldr	r1, [r7, #12]
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f7ff ff85 	bl	8005f80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006076:	e024      	b.n	80060c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d008      	beq.n	8006090 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800607e:	4b13      	ldr	r3, [pc, #76]	; (80060cc <prvProcessTimerOrBlockTask+0x90>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d101      	bne.n	800608c <prvProcessTimerOrBlockTask+0x50>
 8006088:	2301      	movs	r3, #1
 800608a:	e000      	b.n	800608e <prvProcessTimerOrBlockTask+0x52>
 800608c:	2300      	movs	r3, #0
 800608e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006090:	4b0f      	ldr	r3, [pc, #60]	; (80060d0 <prvProcessTimerOrBlockTask+0x94>)
 8006092:	6818      	ldr	r0, [r3, #0]
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	683a      	ldr	r2, [r7, #0]
 800609c:	4619      	mov	r1, r3
 800609e:	f7fe ffb1 	bl	8005004 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060a2:	f7ff fa19 	bl	80054d8 <xTaskResumeAll>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10a      	bne.n	80060c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060ac:	4b09      	ldr	r3, [pc, #36]	; (80060d4 <prvProcessTimerOrBlockTask+0x98>)
 80060ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060b2:	601a      	str	r2, [r3, #0]
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	f3bf 8f6f 	isb	sy
}
 80060bc:	e001      	b.n	80060c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80060be:	f7ff fa0b 	bl	80054d8 <xTaskResumeAll>
}
 80060c2:	bf00      	nop
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	20001168 	.word	0x20001168
 80060d0:	2000116c 	.word	0x2000116c
 80060d4:	e000ed04 	.word	0xe000ed04

080060d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80060e0:	4b0e      	ldr	r3, [pc, #56]	; (800611c <prvGetNextExpireTime+0x44>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <prvGetNextExpireTime+0x16>
 80060ea:	2201      	movs	r2, #1
 80060ec:	e000      	b.n	80060f0 <prvGetNextExpireTime+0x18>
 80060ee:	2200      	movs	r2, #0
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d105      	bne.n	8006108 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060fc:	4b07      	ldr	r3, [pc, #28]	; (800611c <prvGetNextExpireTime+0x44>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	60fb      	str	r3, [r7, #12]
 8006106:	e001      	b.n	800610c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800610c:	68fb      	ldr	r3, [r7, #12]
}
 800610e:	4618      	mov	r0, r3
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	20001164 	.word	0x20001164

08006120 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006128:	f7ff fa74 	bl	8005614 <xTaskGetTickCount>
 800612c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800612e:	4b0b      	ldr	r3, [pc, #44]	; (800615c <prvSampleTimeNow+0x3c>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	429a      	cmp	r2, r3
 8006136:	d205      	bcs.n	8006144 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006138:	f000 f936 	bl	80063a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	601a      	str	r2, [r3, #0]
 8006142:	e002      	b.n	800614a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800614a:	4a04      	ldr	r2, [pc, #16]	; (800615c <prvSampleTimeNow+0x3c>)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006150:	68fb      	ldr	r3, [r7, #12]
}
 8006152:	4618      	mov	r0, r3
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	20001174 	.word	0x20001174

08006160 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800616e:	2300      	movs	r3, #0
 8006170:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	68ba      	ldr	r2, [r7, #8]
 8006176:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	429a      	cmp	r2, r3
 8006184:	d812      	bhi.n	80061ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	1ad2      	subs	r2, r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	429a      	cmp	r2, r3
 8006192:	d302      	bcc.n	800619a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006194:	2301      	movs	r3, #1
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	e01b      	b.n	80061d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800619a:	4b10      	ldr	r3, [pc, #64]	; (80061dc <prvInsertTimerInActiveList+0x7c>)
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	3304      	adds	r3, #4
 80061a2:	4619      	mov	r1, r3
 80061a4:	4610      	mov	r0, r2
 80061a6:	f7fe fa12 	bl	80045ce <vListInsert>
 80061aa:	e012      	b.n	80061d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d206      	bcs.n	80061c2 <prvInsertTimerInActiveList+0x62>
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d302      	bcc.n	80061c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80061bc:	2301      	movs	r3, #1
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	e007      	b.n	80061d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061c2:	4b07      	ldr	r3, [pc, #28]	; (80061e0 <prvInsertTimerInActiveList+0x80>)
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	3304      	adds	r3, #4
 80061ca:	4619      	mov	r1, r3
 80061cc:	4610      	mov	r0, r2
 80061ce:	f7fe f9fe 	bl	80045ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 80061d2:	697b      	ldr	r3, [r7, #20]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3718      	adds	r7, #24
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	20001168 	.word	0x20001168
 80061e0:	20001164 	.word	0x20001164

080061e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b08e      	sub	sp, #56	; 0x38
 80061e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061ea:	e0ca      	b.n	8006382 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	da18      	bge.n	8006224 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80061f2:	1d3b      	adds	r3, r7, #4
 80061f4:	3304      	adds	r3, #4
 80061f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80061f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10a      	bne.n	8006214 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80061fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	61fb      	str	r3, [r7, #28]
}
 8006210:	bf00      	nop
 8006212:	e7fe      	b.n	8006212 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800621a:	6850      	ldr	r0, [r2, #4]
 800621c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800621e:	6892      	ldr	r2, [r2, #8]
 8006220:	4611      	mov	r1, r2
 8006222:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	f2c0 80aa 	blt.w	8006380 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d004      	beq.n	8006242 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623a:	3304      	adds	r3, #4
 800623c:	4618      	mov	r0, r3
 800623e:	f7fe f9ff 	bl	8004640 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006242:	463b      	mov	r3, r7
 8006244:	4618      	mov	r0, r3
 8006246:	f7ff ff6b 	bl	8006120 <prvSampleTimeNow>
 800624a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b09      	cmp	r3, #9
 8006250:	f200 8097 	bhi.w	8006382 <prvProcessReceivedCommands+0x19e>
 8006254:	a201      	add	r2, pc, #4	; (adr r2, 800625c <prvProcessReceivedCommands+0x78>)
 8006256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625a:	bf00      	nop
 800625c:	08006285 	.word	0x08006285
 8006260:	08006285 	.word	0x08006285
 8006264:	08006285 	.word	0x08006285
 8006268:	080062f9 	.word	0x080062f9
 800626c:	0800630d 	.word	0x0800630d
 8006270:	08006357 	.word	0x08006357
 8006274:	08006285 	.word	0x08006285
 8006278:	08006285 	.word	0x08006285
 800627c:	080062f9 	.word	0x080062f9
 8006280:	0800630d 	.word	0x0800630d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006286:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800628a:	f043 0301 	orr.w	r3, r3, #1
 800628e:	b2da      	uxtb	r2, r3
 8006290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006292:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006296:	68ba      	ldr	r2, [r7, #8]
 8006298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	18d1      	adds	r1, r2, r3
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062a4:	f7ff ff5c 	bl	8006160 <prvInsertTimerInActiveList>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d069      	beq.n	8006382 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062bc:	f003 0304 	and.w	r3, r3, #4
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d05e      	beq.n	8006382 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	441a      	add	r2, r3
 80062cc:	2300      	movs	r3, #0
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	2300      	movs	r3, #0
 80062d2:	2100      	movs	r1, #0
 80062d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062d6:	f7ff fe05 	bl	8005ee4 <xTimerGenericCommand>
 80062da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d14f      	bne.n	8006382 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80062e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	61bb      	str	r3, [r7, #24]
}
 80062f4:	bf00      	nop
 80062f6:	e7fe      	b.n	80062f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062fe:	f023 0301 	bic.w	r3, r3, #1
 8006302:	b2da      	uxtb	r2, r3
 8006304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006306:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800630a:	e03a      	b.n	8006382 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800630c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006312:	f043 0301 	orr.w	r3, r3, #1
 8006316:	b2da      	uxtb	r2, r3
 8006318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800631e:	68ba      	ldr	r2, [r7, #8]
 8006320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006322:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10a      	bne.n	8006342 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	617b      	str	r3, [r7, #20]
}
 800633e:	bf00      	nop
 8006340:	e7fe      	b.n	8006340 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006344:	699a      	ldr	r2, [r3, #24]
 8006346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006348:	18d1      	adds	r1, r2, r3
 800634a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800634e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006350:	f7ff ff06 	bl	8006160 <prvInsertTimerInActiveList>
					break;
 8006354:	e015      	b.n	8006382 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006358:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800635c:	f003 0302 	and.w	r3, r3, #2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d103      	bne.n	800636c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006364:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006366:	f000 fbdb 	bl	8006b20 <vPortFree>
 800636a:	e00a      	b.n	8006382 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800636c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006372:	f023 0301 	bic.w	r3, r3, #1
 8006376:	b2da      	uxtb	r2, r3
 8006378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800637e:	e000      	b.n	8006382 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006380:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006382:	4b08      	ldr	r3, [pc, #32]	; (80063a4 <prvProcessReceivedCommands+0x1c0>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	1d39      	adds	r1, r7, #4
 8006388:	2200      	movs	r2, #0
 800638a:	4618      	mov	r0, r3
 800638c:	f7fe fc20 	bl	8004bd0 <xQueueReceive>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	f47f af2a 	bne.w	80061ec <prvProcessReceivedCommands+0x8>
	}
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	3730      	adds	r7, #48	; 0x30
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	2000116c 	.word	0x2000116c

080063a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b088      	sub	sp, #32
 80063ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063ae:	e048      	b.n	8006442 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063b0:	4b2d      	ldr	r3, [pc, #180]	; (8006468 <prvSwitchTimerLists+0xc0>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ba:	4b2b      	ldr	r3, [pc, #172]	; (8006468 <prvSwitchTimerLists+0xc0>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	3304      	adds	r3, #4
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7fe f939 	bl	8004640 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	68f8      	ldr	r0, [r7, #12]
 80063d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063dc:	f003 0304 	and.w	r3, r3, #4
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d02e      	beq.n	8006442 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	4413      	add	r3, r2
 80063ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d90e      	bls.n	8006414 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006402:	4b19      	ldr	r3, [pc, #100]	; (8006468 <prvSwitchTimerLists+0xc0>)
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	3304      	adds	r3, #4
 800640a:	4619      	mov	r1, r3
 800640c:	4610      	mov	r0, r2
 800640e:	f7fe f8de 	bl	80045ce <vListInsert>
 8006412:	e016      	b.n	8006442 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006414:	2300      	movs	r3, #0
 8006416:	9300      	str	r3, [sp, #0]
 8006418:	2300      	movs	r3, #0
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	2100      	movs	r1, #0
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f7ff fd60 	bl	8005ee4 <xTimerGenericCommand>
 8006424:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d10a      	bne.n	8006442 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800642c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006430:	f383 8811 	msr	BASEPRI, r3
 8006434:	f3bf 8f6f 	isb	sy
 8006438:	f3bf 8f4f 	dsb	sy
 800643c:	603b      	str	r3, [r7, #0]
}
 800643e:	bf00      	nop
 8006440:	e7fe      	b.n	8006440 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006442:	4b09      	ldr	r3, [pc, #36]	; (8006468 <prvSwitchTimerLists+0xc0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d1b1      	bne.n	80063b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800644c:	4b06      	ldr	r3, [pc, #24]	; (8006468 <prvSwitchTimerLists+0xc0>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006452:	4b06      	ldr	r3, [pc, #24]	; (800646c <prvSwitchTimerLists+0xc4>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a04      	ldr	r2, [pc, #16]	; (8006468 <prvSwitchTimerLists+0xc0>)
 8006458:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800645a:	4a04      	ldr	r2, [pc, #16]	; (800646c <prvSwitchTimerLists+0xc4>)
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	6013      	str	r3, [r2, #0]
}
 8006460:	bf00      	nop
 8006462:	3718      	adds	r7, #24
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	20001164 	.word	0x20001164
 800646c:	20001168 	.word	0x20001168

08006470 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006476:	f000 f965 	bl	8006744 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800647a:	4b15      	ldr	r3, [pc, #84]	; (80064d0 <prvCheckForValidListAndQueue+0x60>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d120      	bne.n	80064c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006482:	4814      	ldr	r0, [pc, #80]	; (80064d4 <prvCheckForValidListAndQueue+0x64>)
 8006484:	f7fe f852 	bl	800452c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006488:	4813      	ldr	r0, [pc, #76]	; (80064d8 <prvCheckForValidListAndQueue+0x68>)
 800648a:	f7fe f84f 	bl	800452c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800648e:	4b13      	ldr	r3, [pc, #76]	; (80064dc <prvCheckForValidListAndQueue+0x6c>)
 8006490:	4a10      	ldr	r2, [pc, #64]	; (80064d4 <prvCheckForValidListAndQueue+0x64>)
 8006492:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006494:	4b12      	ldr	r3, [pc, #72]	; (80064e0 <prvCheckForValidListAndQueue+0x70>)
 8006496:	4a10      	ldr	r2, [pc, #64]	; (80064d8 <prvCheckForValidListAndQueue+0x68>)
 8006498:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800649a:	2300      	movs	r3, #0
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	4b11      	ldr	r3, [pc, #68]	; (80064e4 <prvCheckForValidListAndQueue+0x74>)
 80064a0:	4a11      	ldr	r2, [pc, #68]	; (80064e8 <prvCheckForValidListAndQueue+0x78>)
 80064a2:	2110      	movs	r1, #16
 80064a4:	200a      	movs	r0, #10
 80064a6:	f7fe f95d 	bl	8004764 <xQueueGenericCreateStatic>
 80064aa:	4603      	mov	r3, r0
 80064ac:	4a08      	ldr	r2, [pc, #32]	; (80064d0 <prvCheckForValidListAndQueue+0x60>)
 80064ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064b0:	4b07      	ldr	r3, [pc, #28]	; (80064d0 <prvCheckForValidListAndQueue+0x60>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d005      	beq.n	80064c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064b8:	4b05      	ldr	r3, [pc, #20]	; (80064d0 <prvCheckForValidListAndQueue+0x60>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	490b      	ldr	r1, [pc, #44]	; (80064ec <prvCheckForValidListAndQueue+0x7c>)
 80064be:	4618      	mov	r0, r3
 80064c0:	f7fe fd76 	bl	8004fb0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064c4:	f000 f96e 	bl	80067a4 <vPortExitCritical>
}
 80064c8:	bf00      	nop
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	2000116c 	.word	0x2000116c
 80064d4:	2000113c 	.word	0x2000113c
 80064d8:	20001150 	.word	0x20001150
 80064dc:	20001164 	.word	0x20001164
 80064e0:	20001168 	.word	0x20001168
 80064e4:	20001218 	.word	0x20001218
 80064e8:	20001178 	.word	0x20001178
 80064ec:	0800796c 	.word	0x0800796c

080064f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	3b04      	subs	r3, #4
 8006500:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	3b04      	subs	r3, #4
 800650e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	f023 0201 	bic.w	r2, r3, #1
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	3b04      	subs	r3, #4
 800651e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006520:	4a0c      	ldr	r2, [pc, #48]	; (8006554 <pxPortInitialiseStack+0x64>)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3b14      	subs	r3, #20
 800652a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	3b04      	subs	r3, #4
 8006536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f06f 0202 	mvn.w	r2, #2
 800653e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	3b20      	subs	r3, #32
 8006544:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006546:	68fb      	ldr	r3, [r7, #12]
}
 8006548:	4618      	mov	r0, r3
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	08006559 	.word	0x08006559

08006558 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800655e:	2300      	movs	r3, #0
 8006560:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006562:	4b12      	ldr	r3, [pc, #72]	; (80065ac <prvTaskExitError+0x54>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656a:	d00a      	beq.n	8006582 <prvTaskExitError+0x2a>
	__asm volatile
 800656c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006570:	f383 8811 	msr	BASEPRI, r3
 8006574:	f3bf 8f6f 	isb	sy
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	60fb      	str	r3, [r7, #12]
}
 800657e:	bf00      	nop
 8006580:	e7fe      	b.n	8006580 <prvTaskExitError+0x28>
	__asm volatile
 8006582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006586:	f383 8811 	msr	BASEPRI, r3
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	60bb      	str	r3, [r7, #8]
}
 8006594:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006596:	bf00      	nop
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d0fc      	beq.n	8006598 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800659e:	bf00      	nop
 80065a0:	bf00      	nop
 80065a2:	3714      	adds	r7, #20
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr
 80065ac:	20000020 	.word	0x20000020

080065b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80065b0:	4b07      	ldr	r3, [pc, #28]	; (80065d0 <pxCurrentTCBConst2>)
 80065b2:	6819      	ldr	r1, [r3, #0]
 80065b4:	6808      	ldr	r0, [r1, #0]
 80065b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ba:	f380 8809 	msr	PSP, r0
 80065be:	f3bf 8f6f 	isb	sy
 80065c2:	f04f 0000 	mov.w	r0, #0
 80065c6:	f380 8811 	msr	BASEPRI, r0
 80065ca:	4770      	bx	lr
 80065cc:	f3af 8000 	nop.w

080065d0 <pxCurrentTCBConst2>:
 80065d0:	20000c3c 	.word	0x20000c3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065d4:	bf00      	nop
 80065d6:	bf00      	nop

080065d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80065d8:	4808      	ldr	r0, [pc, #32]	; (80065fc <prvPortStartFirstTask+0x24>)
 80065da:	6800      	ldr	r0, [r0, #0]
 80065dc:	6800      	ldr	r0, [r0, #0]
 80065de:	f380 8808 	msr	MSP, r0
 80065e2:	f04f 0000 	mov.w	r0, #0
 80065e6:	f380 8814 	msr	CONTROL, r0
 80065ea:	b662      	cpsie	i
 80065ec:	b661      	cpsie	f
 80065ee:	f3bf 8f4f 	dsb	sy
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	df00      	svc	0
 80065f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80065fa:	bf00      	nop
 80065fc:	e000ed08 	.word	0xe000ed08

08006600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006606:	4b46      	ldr	r3, [pc, #280]	; (8006720 <xPortStartScheduler+0x120>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a46      	ldr	r2, [pc, #280]	; (8006724 <xPortStartScheduler+0x124>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d10a      	bne.n	8006626 <xPortStartScheduler+0x26>
	__asm volatile
 8006610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	613b      	str	r3, [r7, #16]
}
 8006622:	bf00      	nop
 8006624:	e7fe      	b.n	8006624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006626:	4b3e      	ldr	r3, [pc, #248]	; (8006720 <xPortStartScheduler+0x120>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a3f      	ldr	r2, [pc, #252]	; (8006728 <xPortStartScheduler+0x128>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d10a      	bne.n	8006646 <xPortStartScheduler+0x46>
	__asm volatile
 8006630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006634:	f383 8811 	msr	BASEPRI, r3
 8006638:	f3bf 8f6f 	isb	sy
 800663c:	f3bf 8f4f 	dsb	sy
 8006640:	60fb      	str	r3, [r7, #12]
}
 8006642:	bf00      	nop
 8006644:	e7fe      	b.n	8006644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006646:	4b39      	ldr	r3, [pc, #228]	; (800672c <xPortStartScheduler+0x12c>)
 8006648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	b2db      	uxtb	r3, r3
 8006650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	22ff      	movs	r2, #255	; 0xff
 8006656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	b2db      	uxtb	r3, r3
 800665e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006660:	78fb      	ldrb	r3, [r7, #3]
 8006662:	b2db      	uxtb	r3, r3
 8006664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006668:	b2da      	uxtb	r2, r3
 800666a:	4b31      	ldr	r3, [pc, #196]	; (8006730 <xPortStartScheduler+0x130>)
 800666c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800666e:	4b31      	ldr	r3, [pc, #196]	; (8006734 <xPortStartScheduler+0x134>)
 8006670:	2207      	movs	r2, #7
 8006672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006674:	e009      	b.n	800668a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006676:	4b2f      	ldr	r3, [pc, #188]	; (8006734 <xPortStartScheduler+0x134>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	3b01      	subs	r3, #1
 800667c:	4a2d      	ldr	r2, [pc, #180]	; (8006734 <xPortStartScheduler+0x134>)
 800667e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006680:	78fb      	ldrb	r3, [r7, #3]
 8006682:	b2db      	uxtb	r3, r3
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	b2db      	uxtb	r3, r3
 8006688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	b2db      	uxtb	r3, r3
 800668e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006692:	2b80      	cmp	r3, #128	; 0x80
 8006694:	d0ef      	beq.n	8006676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006696:	4b27      	ldr	r3, [pc, #156]	; (8006734 <xPortStartScheduler+0x134>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f1c3 0307 	rsb	r3, r3, #7
 800669e:	2b04      	cmp	r3, #4
 80066a0:	d00a      	beq.n	80066b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80066a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	60bb      	str	r3, [r7, #8]
}
 80066b4:	bf00      	nop
 80066b6:	e7fe      	b.n	80066b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80066b8:	4b1e      	ldr	r3, [pc, #120]	; (8006734 <xPortStartScheduler+0x134>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	021b      	lsls	r3, r3, #8
 80066be:	4a1d      	ldr	r2, [pc, #116]	; (8006734 <xPortStartScheduler+0x134>)
 80066c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80066c2:	4b1c      	ldr	r3, [pc, #112]	; (8006734 <xPortStartScheduler+0x134>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066ca:	4a1a      	ldr	r2, [pc, #104]	; (8006734 <xPortStartScheduler+0x134>)
 80066cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066d6:	4b18      	ldr	r3, [pc, #96]	; (8006738 <xPortStartScheduler+0x138>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a17      	ldr	r2, [pc, #92]	; (8006738 <xPortStartScheduler+0x138>)
 80066dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066e2:	4b15      	ldr	r3, [pc, #84]	; (8006738 <xPortStartScheduler+0x138>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a14      	ldr	r2, [pc, #80]	; (8006738 <xPortStartScheduler+0x138>)
 80066e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80066ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066ee:	f000 f8dd 	bl	80068ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066f2:	4b12      	ldr	r3, [pc, #72]	; (800673c <xPortStartScheduler+0x13c>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80066f8:	f000 f8fc 	bl	80068f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80066fc:	4b10      	ldr	r3, [pc, #64]	; (8006740 <xPortStartScheduler+0x140>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a0f      	ldr	r2, [pc, #60]	; (8006740 <xPortStartScheduler+0x140>)
 8006702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006708:	f7ff ff66 	bl	80065d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800670c:	f7ff f84c 	bl	80057a8 <vTaskSwitchContext>
	prvTaskExitError();
 8006710:	f7ff ff22 	bl	8006558 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3718      	adds	r7, #24
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	e000ed00 	.word	0xe000ed00
 8006724:	410fc271 	.word	0x410fc271
 8006728:	410fc270 	.word	0x410fc270
 800672c:	e000e400 	.word	0xe000e400
 8006730:	20001268 	.word	0x20001268
 8006734:	2000126c 	.word	0x2000126c
 8006738:	e000ed20 	.word	0xe000ed20
 800673c:	20000020 	.word	0x20000020
 8006740:	e000ef34 	.word	0xe000ef34

08006744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
	__asm volatile
 800674a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674e:	f383 8811 	msr	BASEPRI, r3
 8006752:	f3bf 8f6f 	isb	sy
 8006756:	f3bf 8f4f 	dsb	sy
 800675a:	607b      	str	r3, [r7, #4]
}
 800675c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800675e:	4b0f      	ldr	r3, [pc, #60]	; (800679c <vPortEnterCritical+0x58>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3301      	adds	r3, #1
 8006764:	4a0d      	ldr	r2, [pc, #52]	; (800679c <vPortEnterCritical+0x58>)
 8006766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006768:	4b0c      	ldr	r3, [pc, #48]	; (800679c <vPortEnterCritical+0x58>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d10f      	bne.n	8006790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006770:	4b0b      	ldr	r3, [pc, #44]	; (80067a0 <vPortEnterCritical+0x5c>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00a      	beq.n	8006790 <vPortEnterCritical+0x4c>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	603b      	str	r3, [r7, #0]
}
 800678c:	bf00      	nop
 800678e:	e7fe      	b.n	800678e <vPortEnterCritical+0x4a>
	}
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	20000020 	.word	0x20000020
 80067a0:	e000ed04 	.word	0xe000ed04

080067a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80067aa:	4b12      	ldr	r3, [pc, #72]	; (80067f4 <vPortExitCritical+0x50>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d10a      	bne.n	80067c8 <vPortExitCritical+0x24>
	__asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	607b      	str	r3, [r7, #4]
}
 80067c4:	bf00      	nop
 80067c6:	e7fe      	b.n	80067c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80067c8:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <vPortExitCritical+0x50>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3b01      	subs	r3, #1
 80067ce:	4a09      	ldr	r2, [pc, #36]	; (80067f4 <vPortExitCritical+0x50>)
 80067d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067d2:	4b08      	ldr	r3, [pc, #32]	; (80067f4 <vPortExitCritical+0x50>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d105      	bne.n	80067e6 <vPortExitCritical+0x42>
 80067da:	2300      	movs	r3, #0
 80067dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	f383 8811 	msr	BASEPRI, r3
}
 80067e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80067e6:	bf00      	nop
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	20000020 	.word	0x20000020
	...

08006800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006800:	f3ef 8009 	mrs	r0, PSP
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	4b15      	ldr	r3, [pc, #84]	; (8006860 <pxCurrentTCBConst>)
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	f01e 0f10 	tst.w	lr, #16
 8006810:	bf08      	it	eq
 8006812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681a:	6010      	str	r0, [r2, #0]
 800681c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006820:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006824:	f380 8811 	msr	BASEPRI, r0
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	f3bf 8f6f 	isb	sy
 8006830:	f7fe ffba 	bl	80057a8 <vTaskSwitchContext>
 8006834:	f04f 0000 	mov.w	r0, #0
 8006838:	f380 8811 	msr	BASEPRI, r0
 800683c:	bc09      	pop	{r0, r3}
 800683e:	6819      	ldr	r1, [r3, #0]
 8006840:	6808      	ldr	r0, [r1, #0]
 8006842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006846:	f01e 0f10 	tst.w	lr, #16
 800684a:	bf08      	it	eq
 800684c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006850:	f380 8809 	msr	PSP, r0
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	f3af 8000 	nop.w

08006860 <pxCurrentTCBConst>:
 8006860:	20000c3c 	.word	0x20000c3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop

08006868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	607b      	str	r3, [r7, #4]
}
 8006880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006882:	f7fe fed7 	bl	8005634 <xTaskIncrementTick>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800688c:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <xPortSysTickHandler+0x40>)
 800688e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	2300      	movs	r3, #0
 8006896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f383 8811 	msr	BASEPRI, r3
}
 800689e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80068a0:	bf00      	nop
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	e000ed04 	.word	0xe000ed04

080068ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068ac:	b480      	push	{r7}
 80068ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068b0:	4b0b      	ldr	r3, [pc, #44]	; (80068e0 <vPortSetupTimerInterrupt+0x34>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068b6:	4b0b      	ldr	r3, [pc, #44]	; (80068e4 <vPortSetupTimerInterrupt+0x38>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068bc:	4b0a      	ldr	r3, [pc, #40]	; (80068e8 <vPortSetupTimerInterrupt+0x3c>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a0a      	ldr	r2, [pc, #40]	; (80068ec <vPortSetupTimerInterrupt+0x40>)
 80068c2:	fba2 2303 	umull	r2, r3, r2, r3
 80068c6:	099b      	lsrs	r3, r3, #6
 80068c8:	4a09      	ldr	r2, [pc, #36]	; (80068f0 <vPortSetupTimerInterrupt+0x44>)
 80068ca:	3b01      	subs	r3, #1
 80068cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068ce:	4b04      	ldr	r3, [pc, #16]	; (80068e0 <vPortSetupTimerInterrupt+0x34>)
 80068d0:	2207      	movs	r2, #7
 80068d2:	601a      	str	r2, [r3, #0]
}
 80068d4:	bf00      	nop
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	e000e010 	.word	0xe000e010
 80068e4:	e000e018 	.word	0xe000e018
 80068e8:	20000014 	.word	0x20000014
 80068ec:	10624dd3 	.word	0x10624dd3
 80068f0:	e000e014 	.word	0xe000e014

080068f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80068f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006904 <vPortEnableVFP+0x10>
 80068f8:	6801      	ldr	r1, [r0, #0]
 80068fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80068fe:	6001      	str	r1, [r0, #0]
 8006900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006902:	bf00      	nop
 8006904:	e000ed88 	.word	0xe000ed88

08006908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800690e:	f3ef 8305 	mrs	r3, IPSR
 8006912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2b0f      	cmp	r3, #15
 8006918:	d914      	bls.n	8006944 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800691a:	4a17      	ldr	r2, [pc, #92]	; (8006978 <vPortValidateInterruptPriority+0x70>)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006924:	4b15      	ldr	r3, [pc, #84]	; (800697c <vPortValidateInterruptPriority+0x74>)
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	7afa      	ldrb	r2, [r7, #11]
 800692a:	429a      	cmp	r2, r3
 800692c:	d20a      	bcs.n	8006944 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800692e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006932:	f383 8811 	msr	BASEPRI, r3
 8006936:	f3bf 8f6f 	isb	sy
 800693a:	f3bf 8f4f 	dsb	sy
 800693e:	607b      	str	r3, [r7, #4]
}
 8006940:	bf00      	nop
 8006942:	e7fe      	b.n	8006942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006944:	4b0e      	ldr	r3, [pc, #56]	; (8006980 <vPortValidateInterruptPriority+0x78>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800694c:	4b0d      	ldr	r3, [pc, #52]	; (8006984 <vPortValidateInterruptPriority+0x7c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	429a      	cmp	r2, r3
 8006952:	d90a      	bls.n	800696a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006958:	f383 8811 	msr	BASEPRI, r3
 800695c:	f3bf 8f6f 	isb	sy
 8006960:	f3bf 8f4f 	dsb	sy
 8006964:	603b      	str	r3, [r7, #0]
}
 8006966:	bf00      	nop
 8006968:	e7fe      	b.n	8006968 <vPortValidateInterruptPriority+0x60>
	}
 800696a:	bf00      	nop
 800696c:	3714      	adds	r7, #20
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	e000e3f0 	.word	0xe000e3f0
 800697c:	20001268 	.word	0x20001268
 8006980:	e000ed0c 	.word	0xe000ed0c
 8006984:	2000126c 	.word	0x2000126c

08006988 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b08a      	sub	sp, #40	; 0x28
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006990:	2300      	movs	r3, #0
 8006992:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006994:	f7fe fd92 	bl	80054bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006998:	4b5b      	ldr	r3, [pc, #364]	; (8006b08 <pvPortMalloc+0x180>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d101      	bne.n	80069a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80069a0:	f000 f920 	bl	8006be4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069a4:	4b59      	ldr	r3, [pc, #356]	; (8006b0c <pvPortMalloc+0x184>)
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4013      	ands	r3, r2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f040 8093 	bne.w	8006ad8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d01d      	beq.n	80069f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80069b8:	2208      	movs	r2, #8
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4413      	add	r3, r2
 80069be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f003 0307 	and.w	r3, r3, #7
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d014      	beq.n	80069f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f023 0307 	bic.w	r3, r3, #7
 80069d0:	3308      	adds	r3, #8
 80069d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00a      	beq.n	80069f4 <pvPortMalloc+0x6c>
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	617b      	str	r3, [r7, #20]
}
 80069f0:	bf00      	nop
 80069f2:	e7fe      	b.n	80069f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d06e      	beq.n	8006ad8 <pvPortMalloc+0x150>
 80069fa:	4b45      	ldr	r3, [pc, #276]	; (8006b10 <pvPortMalloc+0x188>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d869      	bhi.n	8006ad8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a04:	4b43      	ldr	r3, [pc, #268]	; (8006b14 <pvPortMalloc+0x18c>)
 8006a06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a08:	4b42      	ldr	r3, [pc, #264]	; (8006b14 <pvPortMalloc+0x18c>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a0e:	e004      	b.n	8006a1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d903      	bls.n	8006a2c <pvPortMalloc+0xa4>
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1f1      	bne.n	8006a10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a2c:	4b36      	ldr	r3, [pc, #216]	; (8006b08 <pvPortMalloc+0x180>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d050      	beq.n	8006ad8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2208      	movs	r2, #8
 8006a3c:	4413      	add	r3, r2
 8006a3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	6a3b      	ldr	r3, [r7, #32]
 8006a46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	1ad2      	subs	r2, r2, r3
 8006a50:	2308      	movs	r3, #8
 8006a52:	005b      	lsls	r3, r3, #1
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d91f      	bls.n	8006a98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00a      	beq.n	8006a80 <pvPortMalloc+0xf8>
	__asm volatile
 8006a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a6e:	f383 8811 	msr	BASEPRI, r3
 8006a72:	f3bf 8f6f 	isb	sy
 8006a76:	f3bf 8f4f 	dsb	sy
 8006a7a:	613b      	str	r3, [r7, #16]
}
 8006a7c:	bf00      	nop
 8006a7e:	e7fe      	b.n	8006a7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	1ad2      	subs	r2, r2, r3
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a92:	69b8      	ldr	r0, [r7, #24]
 8006a94:	f000 f908 	bl	8006ca8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a98:	4b1d      	ldr	r3, [pc, #116]	; (8006b10 <pvPortMalloc+0x188>)
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	4a1b      	ldr	r2, [pc, #108]	; (8006b10 <pvPortMalloc+0x188>)
 8006aa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006aa6:	4b1a      	ldr	r3, [pc, #104]	; (8006b10 <pvPortMalloc+0x188>)
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	4b1b      	ldr	r3, [pc, #108]	; (8006b18 <pvPortMalloc+0x190>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d203      	bcs.n	8006aba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ab2:	4b17      	ldr	r3, [pc, #92]	; (8006b10 <pvPortMalloc+0x188>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a18      	ldr	r2, [pc, #96]	; (8006b18 <pvPortMalloc+0x190>)
 8006ab8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	4b13      	ldr	r3, [pc, #76]	; (8006b0c <pvPortMalloc+0x184>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	431a      	orrs	r2, r3
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aca:	2200      	movs	r2, #0
 8006acc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006ace:	4b13      	ldr	r3, [pc, #76]	; (8006b1c <pvPortMalloc+0x194>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	4a11      	ldr	r2, [pc, #68]	; (8006b1c <pvPortMalloc+0x194>)
 8006ad6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ad8:	f7fe fcfe 	bl	80054d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	f003 0307 	and.w	r3, r3, #7
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <pvPortMalloc+0x174>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	60fb      	str	r3, [r7, #12]
}
 8006af8:	bf00      	nop
 8006afa:	e7fe      	b.n	8006afa <pvPortMalloc+0x172>
	return pvReturn;
 8006afc:	69fb      	ldr	r3, [r7, #28]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3728      	adds	r7, #40	; 0x28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	20001e78 	.word	0x20001e78
 8006b0c:	20001e8c 	.word	0x20001e8c
 8006b10:	20001e7c 	.word	0x20001e7c
 8006b14:	20001e70 	.word	0x20001e70
 8006b18:	20001e80 	.word	0x20001e80
 8006b1c:	20001e84 	.word	0x20001e84

08006b20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d04d      	beq.n	8006bce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b32:	2308      	movs	r3, #8
 8006b34:	425b      	negs	r3, r3
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	4413      	add	r3, r2
 8006b3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	685a      	ldr	r2, [r3, #4]
 8006b44:	4b24      	ldr	r3, [pc, #144]	; (8006bd8 <vPortFree+0xb8>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4013      	ands	r3, r2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10a      	bne.n	8006b64 <vPortFree+0x44>
	__asm volatile
 8006b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	60fb      	str	r3, [r7, #12]
}
 8006b60:	bf00      	nop
 8006b62:	e7fe      	b.n	8006b62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00a      	beq.n	8006b82 <vPortFree+0x62>
	__asm volatile
 8006b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b70:	f383 8811 	msr	BASEPRI, r3
 8006b74:	f3bf 8f6f 	isb	sy
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	60bb      	str	r3, [r7, #8]
}
 8006b7e:	bf00      	nop
 8006b80:	e7fe      	b.n	8006b80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	4b14      	ldr	r3, [pc, #80]	; (8006bd8 <vPortFree+0xb8>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d01e      	beq.n	8006bce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d11a      	bne.n	8006bce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	685a      	ldr	r2, [r3, #4]
 8006b9c:	4b0e      	ldr	r3, [pc, #56]	; (8006bd8 <vPortFree+0xb8>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	43db      	mvns	r3, r3
 8006ba2:	401a      	ands	r2, r3
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ba8:	f7fe fc88 	bl	80054bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	685a      	ldr	r2, [r3, #4]
 8006bb0:	4b0a      	ldr	r3, [pc, #40]	; (8006bdc <vPortFree+0xbc>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	4a09      	ldr	r2, [pc, #36]	; (8006bdc <vPortFree+0xbc>)
 8006bb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006bba:	6938      	ldr	r0, [r7, #16]
 8006bbc:	f000 f874 	bl	8006ca8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006bc0:	4b07      	ldr	r3, [pc, #28]	; (8006be0 <vPortFree+0xc0>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	4a06      	ldr	r2, [pc, #24]	; (8006be0 <vPortFree+0xc0>)
 8006bc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006bca:	f7fe fc85 	bl	80054d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006bce:	bf00      	nop
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	20001e8c 	.word	0x20001e8c
 8006bdc:	20001e7c 	.word	0x20001e7c
 8006be0:	20001e88 	.word	0x20001e88

08006be4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006be4:	b480      	push	{r7}
 8006be6:	b085      	sub	sp, #20
 8006be8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006bea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006bee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006bf0:	4b27      	ldr	r3, [pc, #156]	; (8006c90 <prvHeapInit+0xac>)
 8006bf2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f003 0307 	and.w	r3, r3, #7
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d00c      	beq.n	8006c18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	3307      	adds	r3, #7
 8006c02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 0307 	bic.w	r3, r3, #7
 8006c0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c0c:	68ba      	ldr	r2, [r7, #8]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	4a1f      	ldr	r2, [pc, #124]	; (8006c90 <prvHeapInit+0xac>)
 8006c14:	4413      	add	r3, r2
 8006c16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c1c:	4a1d      	ldr	r2, [pc, #116]	; (8006c94 <prvHeapInit+0xb0>)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c22:	4b1c      	ldr	r3, [pc, #112]	; (8006c94 <prvHeapInit+0xb0>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c30:	2208      	movs	r2, #8
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	1a9b      	subs	r3, r3, r2
 8006c36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 0307 	bic.w	r3, r3, #7
 8006c3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	4a15      	ldr	r2, [pc, #84]	; (8006c98 <prvHeapInit+0xb4>)
 8006c44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c46:	4b14      	ldr	r3, [pc, #80]	; (8006c98 <prvHeapInit+0xb4>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c4e:	4b12      	ldr	r3, [pc, #72]	; (8006c98 <prvHeapInit+0xb4>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2200      	movs	r2, #0
 8006c54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	1ad2      	subs	r2, r2, r3
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c64:	4b0c      	ldr	r3, [pc, #48]	; (8006c98 <prvHeapInit+0xb4>)
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	4a0a      	ldr	r2, [pc, #40]	; (8006c9c <prvHeapInit+0xb8>)
 8006c72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	4a09      	ldr	r2, [pc, #36]	; (8006ca0 <prvHeapInit+0xbc>)
 8006c7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c7c:	4b09      	ldr	r3, [pc, #36]	; (8006ca4 <prvHeapInit+0xc0>)
 8006c7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c82:	601a      	str	r2, [r3, #0]
}
 8006c84:	bf00      	nop
 8006c86:	3714      	adds	r7, #20
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr
 8006c90:	20001270 	.word	0x20001270
 8006c94:	20001e70 	.word	0x20001e70
 8006c98:	20001e78 	.word	0x20001e78
 8006c9c:	20001e80 	.word	0x20001e80
 8006ca0:	20001e7c 	.word	0x20001e7c
 8006ca4:	20001e8c 	.word	0x20001e8c

08006ca8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b085      	sub	sp, #20
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006cb0:	4b28      	ldr	r3, [pc, #160]	; (8006d54 <prvInsertBlockIntoFreeList+0xac>)
 8006cb2:	60fb      	str	r3, [r7, #12]
 8006cb4:	e002      	b.n	8006cbc <prvInsertBlockIntoFreeList+0x14>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	60fb      	str	r3, [r7, #12]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d8f7      	bhi.n	8006cb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d108      	bne.n	8006cea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	441a      	add	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	441a      	add	r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d118      	bne.n	8006d30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	4b15      	ldr	r3, [pc, #84]	; (8006d58 <prvInsertBlockIntoFreeList+0xb0>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d00d      	beq.n	8006d26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	441a      	add	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	601a      	str	r2, [r3, #0]
 8006d24:	e008      	b.n	8006d38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d26:	4b0c      	ldr	r3, [pc, #48]	; (8006d58 <prvInsertBlockIntoFreeList+0xb0>)
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	e003      	b.n	8006d38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d002      	beq.n	8006d46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d46:	bf00      	nop
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	20001e70 	.word	0x20001e70
 8006d58:	20001e78 	.word	0x20001e78

08006d5c <__errno>:
 8006d5c:	4b01      	ldr	r3, [pc, #4]	; (8006d64 <__errno+0x8>)
 8006d5e:	6818      	ldr	r0, [r3, #0]
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	20000024 	.word	0x20000024

08006d68 <std>:
 8006d68:	2300      	movs	r3, #0
 8006d6a:	b510      	push	{r4, lr}
 8006d6c:	4604      	mov	r4, r0
 8006d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d76:	6083      	str	r3, [r0, #8]
 8006d78:	8181      	strh	r1, [r0, #12]
 8006d7a:	6643      	str	r3, [r0, #100]	; 0x64
 8006d7c:	81c2      	strh	r2, [r0, #14]
 8006d7e:	6183      	str	r3, [r0, #24]
 8006d80:	4619      	mov	r1, r3
 8006d82:	2208      	movs	r2, #8
 8006d84:	305c      	adds	r0, #92	; 0x5c
 8006d86:	f000 f91a 	bl	8006fbe <memset>
 8006d8a:	4b05      	ldr	r3, [pc, #20]	; (8006da0 <std+0x38>)
 8006d8c:	6263      	str	r3, [r4, #36]	; 0x24
 8006d8e:	4b05      	ldr	r3, [pc, #20]	; (8006da4 <std+0x3c>)
 8006d90:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d92:	4b05      	ldr	r3, [pc, #20]	; (8006da8 <std+0x40>)
 8006d94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d96:	4b05      	ldr	r3, [pc, #20]	; (8006dac <std+0x44>)
 8006d98:	6224      	str	r4, [r4, #32]
 8006d9a:	6323      	str	r3, [r4, #48]	; 0x30
 8006d9c:	bd10      	pop	{r4, pc}
 8006d9e:	bf00      	nop
 8006da0:	080072d9 	.word	0x080072d9
 8006da4:	080072fb 	.word	0x080072fb
 8006da8:	08007333 	.word	0x08007333
 8006dac:	08007357 	.word	0x08007357

08006db0 <_cleanup_r>:
 8006db0:	4901      	ldr	r1, [pc, #4]	; (8006db8 <_cleanup_r+0x8>)
 8006db2:	f000 b8af 	b.w	8006f14 <_fwalk_reent>
 8006db6:	bf00      	nop
 8006db8:	08007631 	.word	0x08007631

08006dbc <__sfmoreglue>:
 8006dbc:	b570      	push	{r4, r5, r6, lr}
 8006dbe:	2268      	movs	r2, #104	; 0x68
 8006dc0:	1e4d      	subs	r5, r1, #1
 8006dc2:	4355      	muls	r5, r2
 8006dc4:	460e      	mov	r6, r1
 8006dc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dca:	f000 f921 	bl	8007010 <_malloc_r>
 8006dce:	4604      	mov	r4, r0
 8006dd0:	b140      	cbz	r0, 8006de4 <__sfmoreglue+0x28>
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	e9c0 1600 	strd	r1, r6, [r0]
 8006dd8:	300c      	adds	r0, #12
 8006dda:	60a0      	str	r0, [r4, #8]
 8006ddc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006de0:	f000 f8ed 	bl	8006fbe <memset>
 8006de4:	4620      	mov	r0, r4
 8006de6:	bd70      	pop	{r4, r5, r6, pc}

08006de8 <__sfp_lock_acquire>:
 8006de8:	4801      	ldr	r0, [pc, #4]	; (8006df0 <__sfp_lock_acquire+0x8>)
 8006dea:	f000 b8d8 	b.w	8006f9e <__retarget_lock_acquire_recursive>
 8006dee:	bf00      	nop
 8006df0:	20001e91 	.word	0x20001e91

08006df4 <__sfp_lock_release>:
 8006df4:	4801      	ldr	r0, [pc, #4]	; (8006dfc <__sfp_lock_release+0x8>)
 8006df6:	f000 b8d3 	b.w	8006fa0 <__retarget_lock_release_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	20001e91 	.word	0x20001e91

08006e00 <__sinit_lock_acquire>:
 8006e00:	4801      	ldr	r0, [pc, #4]	; (8006e08 <__sinit_lock_acquire+0x8>)
 8006e02:	f000 b8cc 	b.w	8006f9e <__retarget_lock_acquire_recursive>
 8006e06:	bf00      	nop
 8006e08:	20001e92 	.word	0x20001e92

08006e0c <__sinit_lock_release>:
 8006e0c:	4801      	ldr	r0, [pc, #4]	; (8006e14 <__sinit_lock_release+0x8>)
 8006e0e:	f000 b8c7 	b.w	8006fa0 <__retarget_lock_release_recursive>
 8006e12:	bf00      	nop
 8006e14:	20001e92 	.word	0x20001e92

08006e18 <__sinit>:
 8006e18:	b510      	push	{r4, lr}
 8006e1a:	4604      	mov	r4, r0
 8006e1c:	f7ff fff0 	bl	8006e00 <__sinit_lock_acquire>
 8006e20:	69a3      	ldr	r3, [r4, #24]
 8006e22:	b11b      	cbz	r3, 8006e2c <__sinit+0x14>
 8006e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e28:	f7ff bff0 	b.w	8006e0c <__sinit_lock_release>
 8006e2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e30:	6523      	str	r3, [r4, #80]	; 0x50
 8006e32:	4b13      	ldr	r3, [pc, #76]	; (8006e80 <__sinit+0x68>)
 8006e34:	4a13      	ldr	r2, [pc, #76]	; (8006e84 <__sinit+0x6c>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e3a:	42a3      	cmp	r3, r4
 8006e3c:	bf04      	itt	eq
 8006e3e:	2301      	moveq	r3, #1
 8006e40:	61a3      	streq	r3, [r4, #24]
 8006e42:	4620      	mov	r0, r4
 8006e44:	f000 f820 	bl	8006e88 <__sfp>
 8006e48:	6060      	str	r0, [r4, #4]
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 f81c 	bl	8006e88 <__sfp>
 8006e50:	60a0      	str	r0, [r4, #8]
 8006e52:	4620      	mov	r0, r4
 8006e54:	f000 f818 	bl	8006e88 <__sfp>
 8006e58:	2200      	movs	r2, #0
 8006e5a:	60e0      	str	r0, [r4, #12]
 8006e5c:	2104      	movs	r1, #4
 8006e5e:	6860      	ldr	r0, [r4, #4]
 8006e60:	f7ff ff82 	bl	8006d68 <std>
 8006e64:	68a0      	ldr	r0, [r4, #8]
 8006e66:	2201      	movs	r2, #1
 8006e68:	2109      	movs	r1, #9
 8006e6a:	f7ff ff7d 	bl	8006d68 <std>
 8006e6e:	68e0      	ldr	r0, [r4, #12]
 8006e70:	2202      	movs	r2, #2
 8006e72:	2112      	movs	r1, #18
 8006e74:	f7ff ff78 	bl	8006d68 <std>
 8006e78:	2301      	movs	r3, #1
 8006e7a:	61a3      	str	r3, [r4, #24]
 8006e7c:	e7d2      	b.n	8006e24 <__sinit+0xc>
 8006e7e:	bf00      	nop
 8006e80:	08007a9c 	.word	0x08007a9c
 8006e84:	08006db1 	.word	0x08006db1

08006e88 <__sfp>:
 8006e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e8a:	4607      	mov	r7, r0
 8006e8c:	f7ff ffac 	bl	8006de8 <__sfp_lock_acquire>
 8006e90:	4b1e      	ldr	r3, [pc, #120]	; (8006f0c <__sfp+0x84>)
 8006e92:	681e      	ldr	r6, [r3, #0]
 8006e94:	69b3      	ldr	r3, [r6, #24]
 8006e96:	b913      	cbnz	r3, 8006e9e <__sfp+0x16>
 8006e98:	4630      	mov	r0, r6
 8006e9a:	f7ff ffbd 	bl	8006e18 <__sinit>
 8006e9e:	3648      	adds	r6, #72	; 0x48
 8006ea0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	d503      	bpl.n	8006eb0 <__sfp+0x28>
 8006ea8:	6833      	ldr	r3, [r6, #0]
 8006eaa:	b30b      	cbz	r3, 8006ef0 <__sfp+0x68>
 8006eac:	6836      	ldr	r6, [r6, #0]
 8006eae:	e7f7      	b.n	8006ea0 <__sfp+0x18>
 8006eb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006eb4:	b9d5      	cbnz	r5, 8006eec <__sfp+0x64>
 8006eb6:	4b16      	ldr	r3, [pc, #88]	; (8006f10 <__sfp+0x88>)
 8006eb8:	60e3      	str	r3, [r4, #12]
 8006eba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ebe:	6665      	str	r5, [r4, #100]	; 0x64
 8006ec0:	f000 f86c 	bl	8006f9c <__retarget_lock_init_recursive>
 8006ec4:	f7ff ff96 	bl	8006df4 <__sfp_lock_release>
 8006ec8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ecc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ed0:	6025      	str	r5, [r4, #0]
 8006ed2:	61a5      	str	r5, [r4, #24]
 8006ed4:	2208      	movs	r2, #8
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006edc:	f000 f86f 	bl	8006fbe <memset>
 8006ee0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ee4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ee8:	4620      	mov	r0, r4
 8006eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eec:	3468      	adds	r4, #104	; 0x68
 8006eee:	e7d9      	b.n	8006ea4 <__sfp+0x1c>
 8006ef0:	2104      	movs	r1, #4
 8006ef2:	4638      	mov	r0, r7
 8006ef4:	f7ff ff62 	bl	8006dbc <__sfmoreglue>
 8006ef8:	4604      	mov	r4, r0
 8006efa:	6030      	str	r0, [r6, #0]
 8006efc:	2800      	cmp	r0, #0
 8006efe:	d1d5      	bne.n	8006eac <__sfp+0x24>
 8006f00:	f7ff ff78 	bl	8006df4 <__sfp_lock_release>
 8006f04:	230c      	movs	r3, #12
 8006f06:	603b      	str	r3, [r7, #0]
 8006f08:	e7ee      	b.n	8006ee8 <__sfp+0x60>
 8006f0a:	bf00      	nop
 8006f0c:	08007a9c 	.word	0x08007a9c
 8006f10:	ffff0001 	.word	0xffff0001

08006f14 <_fwalk_reent>:
 8006f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f18:	4606      	mov	r6, r0
 8006f1a:	4688      	mov	r8, r1
 8006f1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f20:	2700      	movs	r7, #0
 8006f22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f26:	f1b9 0901 	subs.w	r9, r9, #1
 8006f2a:	d505      	bpl.n	8006f38 <_fwalk_reent+0x24>
 8006f2c:	6824      	ldr	r4, [r4, #0]
 8006f2e:	2c00      	cmp	r4, #0
 8006f30:	d1f7      	bne.n	8006f22 <_fwalk_reent+0xe>
 8006f32:	4638      	mov	r0, r7
 8006f34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f38:	89ab      	ldrh	r3, [r5, #12]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d907      	bls.n	8006f4e <_fwalk_reent+0x3a>
 8006f3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f42:	3301      	adds	r3, #1
 8006f44:	d003      	beq.n	8006f4e <_fwalk_reent+0x3a>
 8006f46:	4629      	mov	r1, r5
 8006f48:	4630      	mov	r0, r6
 8006f4a:	47c0      	blx	r8
 8006f4c:	4307      	orrs	r7, r0
 8006f4e:	3568      	adds	r5, #104	; 0x68
 8006f50:	e7e9      	b.n	8006f26 <_fwalk_reent+0x12>
	...

08006f54 <__libc_init_array>:
 8006f54:	b570      	push	{r4, r5, r6, lr}
 8006f56:	4d0d      	ldr	r5, [pc, #52]	; (8006f8c <__libc_init_array+0x38>)
 8006f58:	4c0d      	ldr	r4, [pc, #52]	; (8006f90 <__libc_init_array+0x3c>)
 8006f5a:	1b64      	subs	r4, r4, r5
 8006f5c:	10a4      	asrs	r4, r4, #2
 8006f5e:	2600      	movs	r6, #0
 8006f60:	42a6      	cmp	r6, r4
 8006f62:	d109      	bne.n	8006f78 <__libc_init_array+0x24>
 8006f64:	4d0b      	ldr	r5, [pc, #44]	; (8006f94 <__libc_init_array+0x40>)
 8006f66:	4c0c      	ldr	r4, [pc, #48]	; (8006f98 <__libc_init_array+0x44>)
 8006f68:	f000 fca2 	bl	80078b0 <_init>
 8006f6c:	1b64      	subs	r4, r4, r5
 8006f6e:	10a4      	asrs	r4, r4, #2
 8006f70:	2600      	movs	r6, #0
 8006f72:	42a6      	cmp	r6, r4
 8006f74:	d105      	bne.n	8006f82 <__libc_init_array+0x2e>
 8006f76:	bd70      	pop	{r4, r5, r6, pc}
 8006f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f7c:	4798      	blx	r3
 8006f7e:	3601      	adds	r6, #1
 8006f80:	e7ee      	b.n	8006f60 <__libc_init_array+0xc>
 8006f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f86:	4798      	blx	r3
 8006f88:	3601      	adds	r6, #1
 8006f8a:	e7f2      	b.n	8006f72 <__libc_init_array+0x1e>
 8006f8c:	08007aa8 	.word	0x08007aa8
 8006f90:	08007aa8 	.word	0x08007aa8
 8006f94:	08007aa8 	.word	0x08007aa8
 8006f98:	08007aac 	.word	0x08007aac

08006f9c <__retarget_lock_init_recursive>:
 8006f9c:	4770      	bx	lr

08006f9e <__retarget_lock_acquire_recursive>:
 8006f9e:	4770      	bx	lr

08006fa0 <__retarget_lock_release_recursive>:
 8006fa0:	4770      	bx	lr

08006fa2 <memcpy>:
 8006fa2:	440a      	add	r2, r1
 8006fa4:	4291      	cmp	r1, r2
 8006fa6:	f100 33ff 	add.w	r3, r0, #4294967295
 8006faa:	d100      	bne.n	8006fae <memcpy+0xc>
 8006fac:	4770      	bx	lr
 8006fae:	b510      	push	{r4, lr}
 8006fb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fb8:	4291      	cmp	r1, r2
 8006fba:	d1f9      	bne.n	8006fb0 <memcpy+0xe>
 8006fbc:	bd10      	pop	{r4, pc}

08006fbe <memset>:
 8006fbe:	4402      	add	r2, r0
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d100      	bne.n	8006fc8 <memset+0xa>
 8006fc6:	4770      	bx	lr
 8006fc8:	f803 1b01 	strb.w	r1, [r3], #1
 8006fcc:	e7f9      	b.n	8006fc2 <memset+0x4>
	...

08006fd0 <sbrk_aligned>:
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	4e0e      	ldr	r6, [pc, #56]	; (800700c <sbrk_aligned+0x3c>)
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	6831      	ldr	r1, [r6, #0]
 8006fd8:	4605      	mov	r5, r0
 8006fda:	b911      	cbnz	r1, 8006fe2 <sbrk_aligned+0x12>
 8006fdc:	f000 f96c 	bl	80072b8 <_sbrk_r>
 8006fe0:	6030      	str	r0, [r6, #0]
 8006fe2:	4621      	mov	r1, r4
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f000 f967 	bl	80072b8 <_sbrk_r>
 8006fea:	1c43      	adds	r3, r0, #1
 8006fec:	d00a      	beq.n	8007004 <sbrk_aligned+0x34>
 8006fee:	1cc4      	adds	r4, r0, #3
 8006ff0:	f024 0403 	bic.w	r4, r4, #3
 8006ff4:	42a0      	cmp	r0, r4
 8006ff6:	d007      	beq.n	8007008 <sbrk_aligned+0x38>
 8006ff8:	1a21      	subs	r1, r4, r0
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	f000 f95c 	bl	80072b8 <_sbrk_r>
 8007000:	3001      	adds	r0, #1
 8007002:	d101      	bne.n	8007008 <sbrk_aligned+0x38>
 8007004:	f04f 34ff 	mov.w	r4, #4294967295
 8007008:	4620      	mov	r0, r4
 800700a:	bd70      	pop	{r4, r5, r6, pc}
 800700c:	20001e98 	.word	0x20001e98

08007010 <_malloc_r>:
 8007010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007014:	1ccd      	adds	r5, r1, #3
 8007016:	f025 0503 	bic.w	r5, r5, #3
 800701a:	3508      	adds	r5, #8
 800701c:	2d0c      	cmp	r5, #12
 800701e:	bf38      	it	cc
 8007020:	250c      	movcc	r5, #12
 8007022:	2d00      	cmp	r5, #0
 8007024:	4607      	mov	r7, r0
 8007026:	db01      	blt.n	800702c <_malloc_r+0x1c>
 8007028:	42a9      	cmp	r1, r5
 800702a:	d905      	bls.n	8007038 <_malloc_r+0x28>
 800702c:	230c      	movs	r3, #12
 800702e:	603b      	str	r3, [r7, #0]
 8007030:	2600      	movs	r6, #0
 8007032:	4630      	mov	r0, r6
 8007034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007038:	4e2e      	ldr	r6, [pc, #184]	; (80070f4 <_malloc_r+0xe4>)
 800703a:	f000 fbad 	bl	8007798 <__malloc_lock>
 800703e:	6833      	ldr	r3, [r6, #0]
 8007040:	461c      	mov	r4, r3
 8007042:	bb34      	cbnz	r4, 8007092 <_malloc_r+0x82>
 8007044:	4629      	mov	r1, r5
 8007046:	4638      	mov	r0, r7
 8007048:	f7ff ffc2 	bl	8006fd0 <sbrk_aligned>
 800704c:	1c43      	adds	r3, r0, #1
 800704e:	4604      	mov	r4, r0
 8007050:	d14d      	bne.n	80070ee <_malloc_r+0xde>
 8007052:	6834      	ldr	r4, [r6, #0]
 8007054:	4626      	mov	r6, r4
 8007056:	2e00      	cmp	r6, #0
 8007058:	d140      	bne.n	80070dc <_malloc_r+0xcc>
 800705a:	6823      	ldr	r3, [r4, #0]
 800705c:	4631      	mov	r1, r6
 800705e:	4638      	mov	r0, r7
 8007060:	eb04 0803 	add.w	r8, r4, r3
 8007064:	f000 f928 	bl	80072b8 <_sbrk_r>
 8007068:	4580      	cmp	r8, r0
 800706a:	d13a      	bne.n	80070e2 <_malloc_r+0xd2>
 800706c:	6821      	ldr	r1, [r4, #0]
 800706e:	3503      	adds	r5, #3
 8007070:	1a6d      	subs	r5, r5, r1
 8007072:	f025 0503 	bic.w	r5, r5, #3
 8007076:	3508      	adds	r5, #8
 8007078:	2d0c      	cmp	r5, #12
 800707a:	bf38      	it	cc
 800707c:	250c      	movcc	r5, #12
 800707e:	4629      	mov	r1, r5
 8007080:	4638      	mov	r0, r7
 8007082:	f7ff ffa5 	bl	8006fd0 <sbrk_aligned>
 8007086:	3001      	adds	r0, #1
 8007088:	d02b      	beq.n	80070e2 <_malloc_r+0xd2>
 800708a:	6823      	ldr	r3, [r4, #0]
 800708c:	442b      	add	r3, r5
 800708e:	6023      	str	r3, [r4, #0]
 8007090:	e00e      	b.n	80070b0 <_malloc_r+0xa0>
 8007092:	6822      	ldr	r2, [r4, #0]
 8007094:	1b52      	subs	r2, r2, r5
 8007096:	d41e      	bmi.n	80070d6 <_malloc_r+0xc6>
 8007098:	2a0b      	cmp	r2, #11
 800709a:	d916      	bls.n	80070ca <_malloc_r+0xba>
 800709c:	1961      	adds	r1, r4, r5
 800709e:	42a3      	cmp	r3, r4
 80070a0:	6025      	str	r5, [r4, #0]
 80070a2:	bf18      	it	ne
 80070a4:	6059      	strne	r1, [r3, #4]
 80070a6:	6863      	ldr	r3, [r4, #4]
 80070a8:	bf08      	it	eq
 80070aa:	6031      	streq	r1, [r6, #0]
 80070ac:	5162      	str	r2, [r4, r5]
 80070ae:	604b      	str	r3, [r1, #4]
 80070b0:	4638      	mov	r0, r7
 80070b2:	f104 060b 	add.w	r6, r4, #11
 80070b6:	f000 fb75 	bl	80077a4 <__malloc_unlock>
 80070ba:	f026 0607 	bic.w	r6, r6, #7
 80070be:	1d23      	adds	r3, r4, #4
 80070c0:	1af2      	subs	r2, r6, r3
 80070c2:	d0b6      	beq.n	8007032 <_malloc_r+0x22>
 80070c4:	1b9b      	subs	r3, r3, r6
 80070c6:	50a3      	str	r3, [r4, r2]
 80070c8:	e7b3      	b.n	8007032 <_malloc_r+0x22>
 80070ca:	6862      	ldr	r2, [r4, #4]
 80070cc:	42a3      	cmp	r3, r4
 80070ce:	bf0c      	ite	eq
 80070d0:	6032      	streq	r2, [r6, #0]
 80070d2:	605a      	strne	r2, [r3, #4]
 80070d4:	e7ec      	b.n	80070b0 <_malloc_r+0xa0>
 80070d6:	4623      	mov	r3, r4
 80070d8:	6864      	ldr	r4, [r4, #4]
 80070da:	e7b2      	b.n	8007042 <_malloc_r+0x32>
 80070dc:	4634      	mov	r4, r6
 80070de:	6876      	ldr	r6, [r6, #4]
 80070e0:	e7b9      	b.n	8007056 <_malloc_r+0x46>
 80070e2:	230c      	movs	r3, #12
 80070e4:	603b      	str	r3, [r7, #0]
 80070e6:	4638      	mov	r0, r7
 80070e8:	f000 fb5c 	bl	80077a4 <__malloc_unlock>
 80070ec:	e7a1      	b.n	8007032 <_malloc_r+0x22>
 80070ee:	6025      	str	r5, [r4, #0]
 80070f0:	e7de      	b.n	80070b0 <_malloc_r+0xa0>
 80070f2:	bf00      	nop
 80070f4:	20001e94 	.word	0x20001e94

080070f8 <_puts_r>:
 80070f8:	b570      	push	{r4, r5, r6, lr}
 80070fa:	460e      	mov	r6, r1
 80070fc:	4605      	mov	r5, r0
 80070fe:	b118      	cbz	r0, 8007108 <_puts_r+0x10>
 8007100:	6983      	ldr	r3, [r0, #24]
 8007102:	b90b      	cbnz	r3, 8007108 <_puts_r+0x10>
 8007104:	f7ff fe88 	bl	8006e18 <__sinit>
 8007108:	69ab      	ldr	r3, [r5, #24]
 800710a:	68ac      	ldr	r4, [r5, #8]
 800710c:	b913      	cbnz	r3, 8007114 <_puts_r+0x1c>
 800710e:	4628      	mov	r0, r5
 8007110:	f7ff fe82 	bl	8006e18 <__sinit>
 8007114:	4b2c      	ldr	r3, [pc, #176]	; (80071c8 <_puts_r+0xd0>)
 8007116:	429c      	cmp	r4, r3
 8007118:	d120      	bne.n	800715c <_puts_r+0x64>
 800711a:	686c      	ldr	r4, [r5, #4]
 800711c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800711e:	07db      	lsls	r3, r3, #31
 8007120:	d405      	bmi.n	800712e <_puts_r+0x36>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	0598      	lsls	r0, r3, #22
 8007126:	d402      	bmi.n	800712e <_puts_r+0x36>
 8007128:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800712a:	f7ff ff38 	bl	8006f9e <__retarget_lock_acquire_recursive>
 800712e:	89a3      	ldrh	r3, [r4, #12]
 8007130:	0719      	lsls	r1, r3, #28
 8007132:	d51d      	bpl.n	8007170 <_puts_r+0x78>
 8007134:	6923      	ldr	r3, [r4, #16]
 8007136:	b1db      	cbz	r3, 8007170 <_puts_r+0x78>
 8007138:	3e01      	subs	r6, #1
 800713a:	68a3      	ldr	r3, [r4, #8]
 800713c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007140:	3b01      	subs	r3, #1
 8007142:	60a3      	str	r3, [r4, #8]
 8007144:	bb39      	cbnz	r1, 8007196 <_puts_r+0x9e>
 8007146:	2b00      	cmp	r3, #0
 8007148:	da38      	bge.n	80071bc <_puts_r+0xc4>
 800714a:	4622      	mov	r2, r4
 800714c:	210a      	movs	r1, #10
 800714e:	4628      	mov	r0, r5
 8007150:	f000 f906 	bl	8007360 <__swbuf_r>
 8007154:	3001      	adds	r0, #1
 8007156:	d011      	beq.n	800717c <_puts_r+0x84>
 8007158:	250a      	movs	r5, #10
 800715a:	e011      	b.n	8007180 <_puts_r+0x88>
 800715c:	4b1b      	ldr	r3, [pc, #108]	; (80071cc <_puts_r+0xd4>)
 800715e:	429c      	cmp	r4, r3
 8007160:	d101      	bne.n	8007166 <_puts_r+0x6e>
 8007162:	68ac      	ldr	r4, [r5, #8]
 8007164:	e7da      	b.n	800711c <_puts_r+0x24>
 8007166:	4b1a      	ldr	r3, [pc, #104]	; (80071d0 <_puts_r+0xd8>)
 8007168:	429c      	cmp	r4, r3
 800716a:	bf08      	it	eq
 800716c:	68ec      	ldreq	r4, [r5, #12]
 800716e:	e7d5      	b.n	800711c <_puts_r+0x24>
 8007170:	4621      	mov	r1, r4
 8007172:	4628      	mov	r0, r5
 8007174:	f000 f958 	bl	8007428 <__swsetup_r>
 8007178:	2800      	cmp	r0, #0
 800717a:	d0dd      	beq.n	8007138 <_puts_r+0x40>
 800717c:	f04f 35ff 	mov.w	r5, #4294967295
 8007180:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007182:	07da      	lsls	r2, r3, #31
 8007184:	d405      	bmi.n	8007192 <_puts_r+0x9a>
 8007186:	89a3      	ldrh	r3, [r4, #12]
 8007188:	059b      	lsls	r3, r3, #22
 800718a:	d402      	bmi.n	8007192 <_puts_r+0x9a>
 800718c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800718e:	f7ff ff07 	bl	8006fa0 <__retarget_lock_release_recursive>
 8007192:	4628      	mov	r0, r5
 8007194:	bd70      	pop	{r4, r5, r6, pc}
 8007196:	2b00      	cmp	r3, #0
 8007198:	da04      	bge.n	80071a4 <_puts_r+0xac>
 800719a:	69a2      	ldr	r2, [r4, #24]
 800719c:	429a      	cmp	r2, r3
 800719e:	dc06      	bgt.n	80071ae <_puts_r+0xb6>
 80071a0:	290a      	cmp	r1, #10
 80071a2:	d004      	beq.n	80071ae <_puts_r+0xb6>
 80071a4:	6823      	ldr	r3, [r4, #0]
 80071a6:	1c5a      	adds	r2, r3, #1
 80071a8:	6022      	str	r2, [r4, #0]
 80071aa:	7019      	strb	r1, [r3, #0]
 80071ac:	e7c5      	b.n	800713a <_puts_r+0x42>
 80071ae:	4622      	mov	r2, r4
 80071b0:	4628      	mov	r0, r5
 80071b2:	f000 f8d5 	bl	8007360 <__swbuf_r>
 80071b6:	3001      	adds	r0, #1
 80071b8:	d1bf      	bne.n	800713a <_puts_r+0x42>
 80071ba:	e7df      	b.n	800717c <_puts_r+0x84>
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	250a      	movs	r5, #10
 80071c0:	1c5a      	adds	r2, r3, #1
 80071c2:	6022      	str	r2, [r4, #0]
 80071c4:	701d      	strb	r5, [r3, #0]
 80071c6:	e7db      	b.n	8007180 <_puts_r+0x88>
 80071c8:	08007a5c 	.word	0x08007a5c
 80071cc:	08007a7c 	.word	0x08007a7c
 80071d0:	08007a3c 	.word	0x08007a3c

080071d4 <puts>:
 80071d4:	4b02      	ldr	r3, [pc, #8]	; (80071e0 <puts+0xc>)
 80071d6:	4601      	mov	r1, r0
 80071d8:	6818      	ldr	r0, [r3, #0]
 80071da:	f7ff bf8d 	b.w	80070f8 <_puts_r>
 80071de:	bf00      	nop
 80071e0:	20000024 	.word	0x20000024

080071e4 <cleanup_glue>:
 80071e4:	b538      	push	{r3, r4, r5, lr}
 80071e6:	460c      	mov	r4, r1
 80071e8:	6809      	ldr	r1, [r1, #0]
 80071ea:	4605      	mov	r5, r0
 80071ec:	b109      	cbz	r1, 80071f2 <cleanup_glue+0xe>
 80071ee:	f7ff fff9 	bl	80071e4 <cleanup_glue>
 80071f2:	4621      	mov	r1, r4
 80071f4:	4628      	mov	r0, r5
 80071f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071fa:	f000 bad9 	b.w	80077b0 <_free_r>
	...

08007200 <_reclaim_reent>:
 8007200:	4b2c      	ldr	r3, [pc, #176]	; (80072b4 <_reclaim_reent+0xb4>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4283      	cmp	r3, r0
 8007206:	b570      	push	{r4, r5, r6, lr}
 8007208:	4604      	mov	r4, r0
 800720a:	d051      	beq.n	80072b0 <_reclaim_reent+0xb0>
 800720c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800720e:	b143      	cbz	r3, 8007222 <_reclaim_reent+0x22>
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d14a      	bne.n	80072ac <_reclaim_reent+0xac>
 8007216:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007218:	6819      	ldr	r1, [r3, #0]
 800721a:	b111      	cbz	r1, 8007222 <_reclaim_reent+0x22>
 800721c:	4620      	mov	r0, r4
 800721e:	f000 fac7 	bl	80077b0 <_free_r>
 8007222:	6961      	ldr	r1, [r4, #20]
 8007224:	b111      	cbz	r1, 800722c <_reclaim_reent+0x2c>
 8007226:	4620      	mov	r0, r4
 8007228:	f000 fac2 	bl	80077b0 <_free_r>
 800722c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800722e:	b111      	cbz	r1, 8007236 <_reclaim_reent+0x36>
 8007230:	4620      	mov	r0, r4
 8007232:	f000 fabd 	bl	80077b0 <_free_r>
 8007236:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007238:	b111      	cbz	r1, 8007240 <_reclaim_reent+0x40>
 800723a:	4620      	mov	r0, r4
 800723c:	f000 fab8 	bl	80077b0 <_free_r>
 8007240:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007242:	b111      	cbz	r1, 800724a <_reclaim_reent+0x4a>
 8007244:	4620      	mov	r0, r4
 8007246:	f000 fab3 	bl	80077b0 <_free_r>
 800724a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800724c:	b111      	cbz	r1, 8007254 <_reclaim_reent+0x54>
 800724e:	4620      	mov	r0, r4
 8007250:	f000 faae 	bl	80077b0 <_free_r>
 8007254:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007256:	b111      	cbz	r1, 800725e <_reclaim_reent+0x5e>
 8007258:	4620      	mov	r0, r4
 800725a:	f000 faa9 	bl	80077b0 <_free_r>
 800725e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007260:	b111      	cbz	r1, 8007268 <_reclaim_reent+0x68>
 8007262:	4620      	mov	r0, r4
 8007264:	f000 faa4 	bl	80077b0 <_free_r>
 8007268:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800726a:	b111      	cbz	r1, 8007272 <_reclaim_reent+0x72>
 800726c:	4620      	mov	r0, r4
 800726e:	f000 fa9f 	bl	80077b0 <_free_r>
 8007272:	69a3      	ldr	r3, [r4, #24]
 8007274:	b1e3      	cbz	r3, 80072b0 <_reclaim_reent+0xb0>
 8007276:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007278:	4620      	mov	r0, r4
 800727a:	4798      	blx	r3
 800727c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800727e:	b1b9      	cbz	r1, 80072b0 <_reclaim_reent+0xb0>
 8007280:	4620      	mov	r0, r4
 8007282:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007286:	f7ff bfad 	b.w	80071e4 <cleanup_glue>
 800728a:	5949      	ldr	r1, [r1, r5]
 800728c:	b941      	cbnz	r1, 80072a0 <_reclaim_reent+0xa0>
 800728e:	3504      	adds	r5, #4
 8007290:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007292:	2d80      	cmp	r5, #128	; 0x80
 8007294:	68d9      	ldr	r1, [r3, #12]
 8007296:	d1f8      	bne.n	800728a <_reclaim_reent+0x8a>
 8007298:	4620      	mov	r0, r4
 800729a:	f000 fa89 	bl	80077b0 <_free_r>
 800729e:	e7ba      	b.n	8007216 <_reclaim_reent+0x16>
 80072a0:	680e      	ldr	r6, [r1, #0]
 80072a2:	4620      	mov	r0, r4
 80072a4:	f000 fa84 	bl	80077b0 <_free_r>
 80072a8:	4631      	mov	r1, r6
 80072aa:	e7ef      	b.n	800728c <_reclaim_reent+0x8c>
 80072ac:	2500      	movs	r5, #0
 80072ae:	e7ef      	b.n	8007290 <_reclaim_reent+0x90>
 80072b0:	bd70      	pop	{r4, r5, r6, pc}
 80072b2:	bf00      	nop
 80072b4:	20000024 	.word	0x20000024

080072b8 <_sbrk_r>:
 80072b8:	b538      	push	{r3, r4, r5, lr}
 80072ba:	4d06      	ldr	r5, [pc, #24]	; (80072d4 <_sbrk_r+0x1c>)
 80072bc:	2300      	movs	r3, #0
 80072be:	4604      	mov	r4, r0
 80072c0:	4608      	mov	r0, r1
 80072c2:	602b      	str	r3, [r5, #0]
 80072c4:	f7f9 fcb4 	bl	8000c30 <_sbrk>
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	d102      	bne.n	80072d2 <_sbrk_r+0x1a>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	b103      	cbz	r3, 80072d2 <_sbrk_r+0x1a>
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	20001e9c 	.word	0x20001e9c

080072d8 <__sread>:
 80072d8:	b510      	push	{r4, lr}
 80072da:	460c      	mov	r4, r1
 80072dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e0:	f000 fab2 	bl	8007848 <_read_r>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	bfab      	itete	ge
 80072e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072ea:	89a3      	ldrhlt	r3, [r4, #12]
 80072ec:	181b      	addge	r3, r3, r0
 80072ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072f2:	bfac      	ite	ge
 80072f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80072f6:	81a3      	strhlt	r3, [r4, #12]
 80072f8:	bd10      	pop	{r4, pc}

080072fa <__swrite>:
 80072fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072fe:	461f      	mov	r7, r3
 8007300:	898b      	ldrh	r3, [r1, #12]
 8007302:	05db      	lsls	r3, r3, #23
 8007304:	4605      	mov	r5, r0
 8007306:	460c      	mov	r4, r1
 8007308:	4616      	mov	r6, r2
 800730a:	d505      	bpl.n	8007318 <__swrite+0x1e>
 800730c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007310:	2302      	movs	r3, #2
 8007312:	2200      	movs	r2, #0
 8007314:	f000 f9c8 	bl	80076a8 <_lseek_r>
 8007318:	89a3      	ldrh	r3, [r4, #12]
 800731a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800731e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007322:	81a3      	strh	r3, [r4, #12]
 8007324:	4632      	mov	r2, r6
 8007326:	463b      	mov	r3, r7
 8007328:	4628      	mov	r0, r5
 800732a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800732e:	f000 b869 	b.w	8007404 <_write_r>

08007332 <__sseek>:
 8007332:	b510      	push	{r4, lr}
 8007334:	460c      	mov	r4, r1
 8007336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800733a:	f000 f9b5 	bl	80076a8 <_lseek_r>
 800733e:	1c43      	adds	r3, r0, #1
 8007340:	89a3      	ldrh	r3, [r4, #12]
 8007342:	bf15      	itete	ne
 8007344:	6560      	strne	r0, [r4, #84]	; 0x54
 8007346:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800734a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800734e:	81a3      	strheq	r3, [r4, #12]
 8007350:	bf18      	it	ne
 8007352:	81a3      	strhne	r3, [r4, #12]
 8007354:	bd10      	pop	{r4, pc}

08007356 <__sclose>:
 8007356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800735a:	f000 b8d3 	b.w	8007504 <_close_r>
	...

08007360 <__swbuf_r>:
 8007360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007362:	460e      	mov	r6, r1
 8007364:	4614      	mov	r4, r2
 8007366:	4605      	mov	r5, r0
 8007368:	b118      	cbz	r0, 8007372 <__swbuf_r+0x12>
 800736a:	6983      	ldr	r3, [r0, #24]
 800736c:	b90b      	cbnz	r3, 8007372 <__swbuf_r+0x12>
 800736e:	f7ff fd53 	bl	8006e18 <__sinit>
 8007372:	4b21      	ldr	r3, [pc, #132]	; (80073f8 <__swbuf_r+0x98>)
 8007374:	429c      	cmp	r4, r3
 8007376:	d12b      	bne.n	80073d0 <__swbuf_r+0x70>
 8007378:	686c      	ldr	r4, [r5, #4]
 800737a:	69a3      	ldr	r3, [r4, #24]
 800737c:	60a3      	str	r3, [r4, #8]
 800737e:	89a3      	ldrh	r3, [r4, #12]
 8007380:	071a      	lsls	r2, r3, #28
 8007382:	d52f      	bpl.n	80073e4 <__swbuf_r+0x84>
 8007384:	6923      	ldr	r3, [r4, #16]
 8007386:	b36b      	cbz	r3, 80073e4 <__swbuf_r+0x84>
 8007388:	6923      	ldr	r3, [r4, #16]
 800738a:	6820      	ldr	r0, [r4, #0]
 800738c:	1ac0      	subs	r0, r0, r3
 800738e:	6963      	ldr	r3, [r4, #20]
 8007390:	b2f6      	uxtb	r6, r6
 8007392:	4283      	cmp	r3, r0
 8007394:	4637      	mov	r7, r6
 8007396:	dc04      	bgt.n	80073a2 <__swbuf_r+0x42>
 8007398:	4621      	mov	r1, r4
 800739a:	4628      	mov	r0, r5
 800739c:	f000 f948 	bl	8007630 <_fflush_r>
 80073a0:	bb30      	cbnz	r0, 80073f0 <__swbuf_r+0x90>
 80073a2:	68a3      	ldr	r3, [r4, #8]
 80073a4:	3b01      	subs	r3, #1
 80073a6:	60a3      	str	r3, [r4, #8]
 80073a8:	6823      	ldr	r3, [r4, #0]
 80073aa:	1c5a      	adds	r2, r3, #1
 80073ac:	6022      	str	r2, [r4, #0]
 80073ae:	701e      	strb	r6, [r3, #0]
 80073b0:	6963      	ldr	r3, [r4, #20]
 80073b2:	3001      	adds	r0, #1
 80073b4:	4283      	cmp	r3, r0
 80073b6:	d004      	beq.n	80073c2 <__swbuf_r+0x62>
 80073b8:	89a3      	ldrh	r3, [r4, #12]
 80073ba:	07db      	lsls	r3, r3, #31
 80073bc:	d506      	bpl.n	80073cc <__swbuf_r+0x6c>
 80073be:	2e0a      	cmp	r6, #10
 80073c0:	d104      	bne.n	80073cc <__swbuf_r+0x6c>
 80073c2:	4621      	mov	r1, r4
 80073c4:	4628      	mov	r0, r5
 80073c6:	f000 f933 	bl	8007630 <_fflush_r>
 80073ca:	b988      	cbnz	r0, 80073f0 <__swbuf_r+0x90>
 80073cc:	4638      	mov	r0, r7
 80073ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073d0:	4b0a      	ldr	r3, [pc, #40]	; (80073fc <__swbuf_r+0x9c>)
 80073d2:	429c      	cmp	r4, r3
 80073d4:	d101      	bne.n	80073da <__swbuf_r+0x7a>
 80073d6:	68ac      	ldr	r4, [r5, #8]
 80073d8:	e7cf      	b.n	800737a <__swbuf_r+0x1a>
 80073da:	4b09      	ldr	r3, [pc, #36]	; (8007400 <__swbuf_r+0xa0>)
 80073dc:	429c      	cmp	r4, r3
 80073de:	bf08      	it	eq
 80073e0:	68ec      	ldreq	r4, [r5, #12]
 80073e2:	e7ca      	b.n	800737a <__swbuf_r+0x1a>
 80073e4:	4621      	mov	r1, r4
 80073e6:	4628      	mov	r0, r5
 80073e8:	f000 f81e 	bl	8007428 <__swsetup_r>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d0cb      	beq.n	8007388 <__swbuf_r+0x28>
 80073f0:	f04f 37ff 	mov.w	r7, #4294967295
 80073f4:	e7ea      	b.n	80073cc <__swbuf_r+0x6c>
 80073f6:	bf00      	nop
 80073f8:	08007a5c 	.word	0x08007a5c
 80073fc:	08007a7c 	.word	0x08007a7c
 8007400:	08007a3c 	.word	0x08007a3c

08007404 <_write_r>:
 8007404:	b538      	push	{r3, r4, r5, lr}
 8007406:	4d07      	ldr	r5, [pc, #28]	; (8007424 <_write_r+0x20>)
 8007408:	4604      	mov	r4, r0
 800740a:	4608      	mov	r0, r1
 800740c:	4611      	mov	r1, r2
 800740e:	2200      	movs	r2, #0
 8007410:	602a      	str	r2, [r5, #0]
 8007412:	461a      	mov	r2, r3
 8007414:	f7f9 fbbb 	bl	8000b8e <_write>
 8007418:	1c43      	adds	r3, r0, #1
 800741a:	d102      	bne.n	8007422 <_write_r+0x1e>
 800741c:	682b      	ldr	r3, [r5, #0]
 800741e:	b103      	cbz	r3, 8007422 <_write_r+0x1e>
 8007420:	6023      	str	r3, [r4, #0]
 8007422:	bd38      	pop	{r3, r4, r5, pc}
 8007424:	20001e9c 	.word	0x20001e9c

08007428 <__swsetup_r>:
 8007428:	4b32      	ldr	r3, [pc, #200]	; (80074f4 <__swsetup_r+0xcc>)
 800742a:	b570      	push	{r4, r5, r6, lr}
 800742c:	681d      	ldr	r5, [r3, #0]
 800742e:	4606      	mov	r6, r0
 8007430:	460c      	mov	r4, r1
 8007432:	b125      	cbz	r5, 800743e <__swsetup_r+0x16>
 8007434:	69ab      	ldr	r3, [r5, #24]
 8007436:	b913      	cbnz	r3, 800743e <__swsetup_r+0x16>
 8007438:	4628      	mov	r0, r5
 800743a:	f7ff fced 	bl	8006e18 <__sinit>
 800743e:	4b2e      	ldr	r3, [pc, #184]	; (80074f8 <__swsetup_r+0xd0>)
 8007440:	429c      	cmp	r4, r3
 8007442:	d10f      	bne.n	8007464 <__swsetup_r+0x3c>
 8007444:	686c      	ldr	r4, [r5, #4]
 8007446:	89a3      	ldrh	r3, [r4, #12]
 8007448:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800744c:	0719      	lsls	r1, r3, #28
 800744e:	d42c      	bmi.n	80074aa <__swsetup_r+0x82>
 8007450:	06dd      	lsls	r5, r3, #27
 8007452:	d411      	bmi.n	8007478 <__swsetup_r+0x50>
 8007454:	2309      	movs	r3, #9
 8007456:	6033      	str	r3, [r6, #0]
 8007458:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800745c:	81a3      	strh	r3, [r4, #12]
 800745e:	f04f 30ff 	mov.w	r0, #4294967295
 8007462:	e03e      	b.n	80074e2 <__swsetup_r+0xba>
 8007464:	4b25      	ldr	r3, [pc, #148]	; (80074fc <__swsetup_r+0xd4>)
 8007466:	429c      	cmp	r4, r3
 8007468:	d101      	bne.n	800746e <__swsetup_r+0x46>
 800746a:	68ac      	ldr	r4, [r5, #8]
 800746c:	e7eb      	b.n	8007446 <__swsetup_r+0x1e>
 800746e:	4b24      	ldr	r3, [pc, #144]	; (8007500 <__swsetup_r+0xd8>)
 8007470:	429c      	cmp	r4, r3
 8007472:	bf08      	it	eq
 8007474:	68ec      	ldreq	r4, [r5, #12]
 8007476:	e7e6      	b.n	8007446 <__swsetup_r+0x1e>
 8007478:	0758      	lsls	r0, r3, #29
 800747a:	d512      	bpl.n	80074a2 <__swsetup_r+0x7a>
 800747c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800747e:	b141      	cbz	r1, 8007492 <__swsetup_r+0x6a>
 8007480:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007484:	4299      	cmp	r1, r3
 8007486:	d002      	beq.n	800748e <__swsetup_r+0x66>
 8007488:	4630      	mov	r0, r6
 800748a:	f000 f991 	bl	80077b0 <_free_r>
 800748e:	2300      	movs	r3, #0
 8007490:	6363      	str	r3, [r4, #52]	; 0x34
 8007492:	89a3      	ldrh	r3, [r4, #12]
 8007494:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007498:	81a3      	strh	r3, [r4, #12]
 800749a:	2300      	movs	r3, #0
 800749c:	6063      	str	r3, [r4, #4]
 800749e:	6923      	ldr	r3, [r4, #16]
 80074a0:	6023      	str	r3, [r4, #0]
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	f043 0308 	orr.w	r3, r3, #8
 80074a8:	81a3      	strh	r3, [r4, #12]
 80074aa:	6923      	ldr	r3, [r4, #16]
 80074ac:	b94b      	cbnz	r3, 80074c2 <__swsetup_r+0x9a>
 80074ae:	89a3      	ldrh	r3, [r4, #12]
 80074b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80074b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074b8:	d003      	beq.n	80074c2 <__swsetup_r+0x9a>
 80074ba:	4621      	mov	r1, r4
 80074bc:	4630      	mov	r0, r6
 80074be:	f000 f92b 	bl	8007718 <__smakebuf_r>
 80074c2:	89a0      	ldrh	r0, [r4, #12]
 80074c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80074c8:	f010 0301 	ands.w	r3, r0, #1
 80074cc:	d00a      	beq.n	80074e4 <__swsetup_r+0xbc>
 80074ce:	2300      	movs	r3, #0
 80074d0:	60a3      	str	r3, [r4, #8]
 80074d2:	6963      	ldr	r3, [r4, #20]
 80074d4:	425b      	negs	r3, r3
 80074d6:	61a3      	str	r3, [r4, #24]
 80074d8:	6923      	ldr	r3, [r4, #16]
 80074da:	b943      	cbnz	r3, 80074ee <__swsetup_r+0xc6>
 80074dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80074e0:	d1ba      	bne.n	8007458 <__swsetup_r+0x30>
 80074e2:	bd70      	pop	{r4, r5, r6, pc}
 80074e4:	0781      	lsls	r1, r0, #30
 80074e6:	bf58      	it	pl
 80074e8:	6963      	ldrpl	r3, [r4, #20]
 80074ea:	60a3      	str	r3, [r4, #8]
 80074ec:	e7f4      	b.n	80074d8 <__swsetup_r+0xb0>
 80074ee:	2000      	movs	r0, #0
 80074f0:	e7f7      	b.n	80074e2 <__swsetup_r+0xba>
 80074f2:	bf00      	nop
 80074f4:	20000024 	.word	0x20000024
 80074f8:	08007a5c 	.word	0x08007a5c
 80074fc:	08007a7c 	.word	0x08007a7c
 8007500:	08007a3c 	.word	0x08007a3c

08007504 <_close_r>:
 8007504:	b538      	push	{r3, r4, r5, lr}
 8007506:	4d06      	ldr	r5, [pc, #24]	; (8007520 <_close_r+0x1c>)
 8007508:	2300      	movs	r3, #0
 800750a:	4604      	mov	r4, r0
 800750c:	4608      	mov	r0, r1
 800750e:	602b      	str	r3, [r5, #0]
 8007510:	f7f9 fb59 	bl	8000bc6 <_close>
 8007514:	1c43      	adds	r3, r0, #1
 8007516:	d102      	bne.n	800751e <_close_r+0x1a>
 8007518:	682b      	ldr	r3, [r5, #0]
 800751a:	b103      	cbz	r3, 800751e <_close_r+0x1a>
 800751c:	6023      	str	r3, [r4, #0]
 800751e:	bd38      	pop	{r3, r4, r5, pc}
 8007520:	20001e9c 	.word	0x20001e9c

08007524 <__sflush_r>:
 8007524:	898a      	ldrh	r2, [r1, #12]
 8007526:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800752a:	4605      	mov	r5, r0
 800752c:	0710      	lsls	r0, r2, #28
 800752e:	460c      	mov	r4, r1
 8007530:	d458      	bmi.n	80075e4 <__sflush_r+0xc0>
 8007532:	684b      	ldr	r3, [r1, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	dc05      	bgt.n	8007544 <__sflush_r+0x20>
 8007538:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800753a:	2b00      	cmp	r3, #0
 800753c:	dc02      	bgt.n	8007544 <__sflush_r+0x20>
 800753e:	2000      	movs	r0, #0
 8007540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007544:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007546:	2e00      	cmp	r6, #0
 8007548:	d0f9      	beq.n	800753e <__sflush_r+0x1a>
 800754a:	2300      	movs	r3, #0
 800754c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007550:	682f      	ldr	r7, [r5, #0]
 8007552:	602b      	str	r3, [r5, #0]
 8007554:	d032      	beq.n	80075bc <__sflush_r+0x98>
 8007556:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007558:	89a3      	ldrh	r3, [r4, #12]
 800755a:	075a      	lsls	r2, r3, #29
 800755c:	d505      	bpl.n	800756a <__sflush_r+0x46>
 800755e:	6863      	ldr	r3, [r4, #4]
 8007560:	1ac0      	subs	r0, r0, r3
 8007562:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007564:	b10b      	cbz	r3, 800756a <__sflush_r+0x46>
 8007566:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007568:	1ac0      	subs	r0, r0, r3
 800756a:	2300      	movs	r3, #0
 800756c:	4602      	mov	r2, r0
 800756e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007570:	6a21      	ldr	r1, [r4, #32]
 8007572:	4628      	mov	r0, r5
 8007574:	47b0      	blx	r6
 8007576:	1c43      	adds	r3, r0, #1
 8007578:	89a3      	ldrh	r3, [r4, #12]
 800757a:	d106      	bne.n	800758a <__sflush_r+0x66>
 800757c:	6829      	ldr	r1, [r5, #0]
 800757e:	291d      	cmp	r1, #29
 8007580:	d82c      	bhi.n	80075dc <__sflush_r+0xb8>
 8007582:	4a2a      	ldr	r2, [pc, #168]	; (800762c <__sflush_r+0x108>)
 8007584:	40ca      	lsrs	r2, r1
 8007586:	07d6      	lsls	r6, r2, #31
 8007588:	d528      	bpl.n	80075dc <__sflush_r+0xb8>
 800758a:	2200      	movs	r2, #0
 800758c:	6062      	str	r2, [r4, #4]
 800758e:	04d9      	lsls	r1, r3, #19
 8007590:	6922      	ldr	r2, [r4, #16]
 8007592:	6022      	str	r2, [r4, #0]
 8007594:	d504      	bpl.n	80075a0 <__sflush_r+0x7c>
 8007596:	1c42      	adds	r2, r0, #1
 8007598:	d101      	bne.n	800759e <__sflush_r+0x7a>
 800759a:	682b      	ldr	r3, [r5, #0]
 800759c:	b903      	cbnz	r3, 80075a0 <__sflush_r+0x7c>
 800759e:	6560      	str	r0, [r4, #84]	; 0x54
 80075a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075a2:	602f      	str	r7, [r5, #0]
 80075a4:	2900      	cmp	r1, #0
 80075a6:	d0ca      	beq.n	800753e <__sflush_r+0x1a>
 80075a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075ac:	4299      	cmp	r1, r3
 80075ae:	d002      	beq.n	80075b6 <__sflush_r+0x92>
 80075b0:	4628      	mov	r0, r5
 80075b2:	f000 f8fd 	bl	80077b0 <_free_r>
 80075b6:	2000      	movs	r0, #0
 80075b8:	6360      	str	r0, [r4, #52]	; 0x34
 80075ba:	e7c1      	b.n	8007540 <__sflush_r+0x1c>
 80075bc:	6a21      	ldr	r1, [r4, #32]
 80075be:	2301      	movs	r3, #1
 80075c0:	4628      	mov	r0, r5
 80075c2:	47b0      	blx	r6
 80075c4:	1c41      	adds	r1, r0, #1
 80075c6:	d1c7      	bne.n	8007558 <__sflush_r+0x34>
 80075c8:	682b      	ldr	r3, [r5, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d0c4      	beq.n	8007558 <__sflush_r+0x34>
 80075ce:	2b1d      	cmp	r3, #29
 80075d0:	d001      	beq.n	80075d6 <__sflush_r+0xb2>
 80075d2:	2b16      	cmp	r3, #22
 80075d4:	d101      	bne.n	80075da <__sflush_r+0xb6>
 80075d6:	602f      	str	r7, [r5, #0]
 80075d8:	e7b1      	b.n	800753e <__sflush_r+0x1a>
 80075da:	89a3      	ldrh	r3, [r4, #12]
 80075dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075e0:	81a3      	strh	r3, [r4, #12]
 80075e2:	e7ad      	b.n	8007540 <__sflush_r+0x1c>
 80075e4:	690f      	ldr	r7, [r1, #16]
 80075e6:	2f00      	cmp	r7, #0
 80075e8:	d0a9      	beq.n	800753e <__sflush_r+0x1a>
 80075ea:	0793      	lsls	r3, r2, #30
 80075ec:	680e      	ldr	r6, [r1, #0]
 80075ee:	bf08      	it	eq
 80075f0:	694b      	ldreq	r3, [r1, #20]
 80075f2:	600f      	str	r7, [r1, #0]
 80075f4:	bf18      	it	ne
 80075f6:	2300      	movne	r3, #0
 80075f8:	eba6 0807 	sub.w	r8, r6, r7
 80075fc:	608b      	str	r3, [r1, #8]
 80075fe:	f1b8 0f00 	cmp.w	r8, #0
 8007602:	dd9c      	ble.n	800753e <__sflush_r+0x1a>
 8007604:	6a21      	ldr	r1, [r4, #32]
 8007606:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007608:	4643      	mov	r3, r8
 800760a:	463a      	mov	r2, r7
 800760c:	4628      	mov	r0, r5
 800760e:	47b0      	blx	r6
 8007610:	2800      	cmp	r0, #0
 8007612:	dc06      	bgt.n	8007622 <__sflush_r+0xfe>
 8007614:	89a3      	ldrh	r3, [r4, #12]
 8007616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800761a:	81a3      	strh	r3, [r4, #12]
 800761c:	f04f 30ff 	mov.w	r0, #4294967295
 8007620:	e78e      	b.n	8007540 <__sflush_r+0x1c>
 8007622:	4407      	add	r7, r0
 8007624:	eba8 0800 	sub.w	r8, r8, r0
 8007628:	e7e9      	b.n	80075fe <__sflush_r+0xda>
 800762a:	bf00      	nop
 800762c:	20400001 	.word	0x20400001

08007630 <_fflush_r>:
 8007630:	b538      	push	{r3, r4, r5, lr}
 8007632:	690b      	ldr	r3, [r1, #16]
 8007634:	4605      	mov	r5, r0
 8007636:	460c      	mov	r4, r1
 8007638:	b913      	cbnz	r3, 8007640 <_fflush_r+0x10>
 800763a:	2500      	movs	r5, #0
 800763c:	4628      	mov	r0, r5
 800763e:	bd38      	pop	{r3, r4, r5, pc}
 8007640:	b118      	cbz	r0, 800764a <_fflush_r+0x1a>
 8007642:	6983      	ldr	r3, [r0, #24]
 8007644:	b90b      	cbnz	r3, 800764a <_fflush_r+0x1a>
 8007646:	f7ff fbe7 	bl	8006e18 <__sinit>
 800764a:	4b14      	ldr	r3, [pc, #80]	; (800769c <_fflush_r+0x6c>)
 800764c:	429c      	cmp	r4, r3
 800764e:	d11b      	bne.n	8007688 <_fflush_r+0x58>
 8007650:	686c      	ldr	r4, [r5, #4]
 8007652:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d0ef      	beq.n	800763a <_fflush_r+0xa>
 800765a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800765c:	07d0      	lsls	r0, r2, #31
 800765e:	d404      	bmi.n	800766a <_fflush_r+0x3a>
 8007660:	0599      	lsls	r1, r3, #22
 8007662:	d402      	bmi.n	800766a <_fflush_r+0x3a>
 8007664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007666:	f7ff fc9a 	bl	8006f9e <__retarget_lock_acquire_recursive>
 800766a:	4628      	mov	r0, r5
 800766c:	4621      	mov	r1, r4
 800766e:	f7ff ff59 	bl	8007524 <__sflush_r>
 8007672:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007674:	07da      	lsls	r2, r3, #31
 8007676:	4605      	mov	r5, r0
 8007678:	d4e0      	bmi.n	800763c <_fflush_r+0xc>
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	059b      	lsls	r3, r3, #22
 800767e:	d4dd      	bmi.n	800763c <_fflush_r+0xc>
 8007680:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007682:	f7ff fc8d 	bl	8006fa0 <__retarget_lock_release_recursive>
 8007686:	e7d9      	b.n	800763c <_fflush_r+0xc>
 8007688:	4b05      	ldr	r3, [pc, #20]	; (80076a0 <_fflush_r+0x70>)
 800768a:	429c      	cmp	r4, r3
 800768c:	d101      	bne.n	8007692 <_fflush_r+0x62>
 800768e:	68ac      	ldr	r4, [r5, #8]
 8007690:	e7df      	b.n	8007652 <_fflush_r+0x22>
 8007692:	4b04      	ldr	r3, [pc, #16]	; (80076a4 <_fflush_r+0x74>)
 8007694:	429c      	cmp	r4, r3
 8007696:	bf08      	it	eq
 8007698:	68ec      	ldreq	r4, [r5, #12]
 800769a:	e7da      	b.n	8007652 <_fflush_r+0x22>
 800769c:	08007a5c 	.word	0x08007a5c
 80076a0:	08007a7c 	.word	0x08007a7c
 80076a4:	08007a3c 	.word	0x08007a3c

080076a8 <_lseek_r>:
 80076a8:	b538      	push	{r3, r4, r5, lr}
 80076aa:	4d07      	ldr	r5, [pc, #28]	; (80076c8 <_lseek_r+0x20>)
 80076ac:	4604      	mov	r4, r0
 80076ae:	4608      	mov	r0, r1
 80076b0:	4611      	mov	r1, r2
 80076b2:	2200      	movs	r2, #0
 80076b4:	602a      	str	r2, [r5, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	f7f9 faac 	bl	8000c14 <_lseek>
 80076bc:	1c43      	adds	r3, r0, #1
 80076be:	d102      	bne.n	80076c6 <_lseek_r+0x1e>
 80076c0:	682b      	ldr	r3, [r5, #0]
 80076c2:	b103      	cbz	r3, 80076c6 <_lseek_r+0x1e>
 80076c4:	6023      	str	r3, [r4, #0]
 80076c6:	bd38      	pop	{r3, r4, r5, pc}
 80076c8:	20001e9c 	.word	0x20001e9c

080076cc <__swhatbuf_r>:
 80076cc:	b570      	push	{r4, r5, r6, lr}
 80076ce:	460e      	mov	r6, r1
 80076d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d4:	2900      	cmp	r1, #0
 80076d6:	b096      	sub	sp, #88	; 0x58
 80076d8:	4614      	mov	r4, r2
 80076da:	461d      	mov	r5, r3
 80076dc:	da08      	bge.n	80076f0 <__swhatbuf_r+0x24>
 80076de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80076e2:	2200      	movs	r2, #0
 80076e4:	602a      	str	r2, [r5, #0]
 80076e6:	061a      	lsls	r2, r3, #24
 80076e8:	d410      	bmi.n	800770c <__swhatbuf_r+0x40>
 80076ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076ee:	e00e      	b.n	800770e <__swhatbuf_r+0x42>
 80076f0:	466a      	mov	r2, sp
 80076f2:	f000 f8bb 	bl	800786c <_fstat_r>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	dbf1      	blt.n	80076de <__swhatbuf_r+0x12>
 80076fa:	9a01      	ldr	r2, [sp, #4]
 80076fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007700:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007704:	425a      	negs	r2, r3
 8007706:	415a      	adcs	r2, r3
 8007708:	602a      	str	r2, [r5, #0]
 800770a:	e7ee      	b.n	80076ea <__swhatbuf_r+0x1e>
 800770c:	2340      	movs	r3, #64	; 0x40
 800770e:	2000      	movs	r0, #0
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	b016      	add	sp, #88	; 0x58
 8007714:	bd70      	pop	{r4, r5, r6, pc}
	...

08007718 <__smakebuf_r>:
 8007718:	898b      	ldrh	r3, [r1, #12]
 800771a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800771c:	079d      	lsls	r5, r3, #30
 800771e:	4606      	mov	r6, r0
 8007720:	460c      	mov	r4, r1
 8007722:	d507      	bpl.n	8007734 <__smakebuf_r+0x1c>
 8007724:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007728:	6023      	str	r3, [r4, #0]
 800772a:	6123      	str	r3, [r4, #16]
 800772c:	2301      	movs	r3, #1
 800772e:	6163      	str	r3, [r4, #20]
 8007730:	b002      	add	sp, #8
 8007732:	bd70      	pop	{r4, r5, r6, pc}
 8007734:	ab01      	add	r3, sp, #4
 8007736:	466a      	mov	r2, sp
 8007738:	f7ff ffc8 	bl	80076cc <__swhatbuf_r>
 800773c:	9900      	ldr	r1, [sp, #0]
 800773e:	4605      	mov	r5, r0
 8007740:	4630      	mov	r0, r6
 8007742:	f7ff fc65 	bl	8007010 <_malloc_r>
 8007746:	b948      	cbnz	r0, 800775c <__smakebuf_r+0x44>
 8007748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800774c:	059a      	lsls	r2, r3, #22
 800774e:	d4ef      	bmi.n	8007730 <__smakebuf_r+0x18>
 8007750:	f023 0303 	bic.w	r3, r3, #3
 8007754:	f043 0302 	orr.w	r3, r3, #2
 8007758:	81a3      	strh	r3, [r4, #12]
 800775a:	e7e3      	b.n	8007724 <__smakebuf_r+0xc>
 800775c:	4b0d      	ldr	r3, [pc, #52]	; (8007794 <__smakebuf_r+0x7c>)
 800775e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007760:	89a3      	ldrh	r3, [r4, #12]
 8007762:	6020      	str	r0, [r4, #0]
 8007764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007768:	81a3      	strh	r3, [r4, #12]
 800776a:	9b00      	ldr	r3, [sp, #0]
 800776c:	6163      	str	r3, [r4, #20]
 800776e:	9b01      	ldr	r3, [sp, #4]
 8007770:	6120      	str	r0, [r4, #16]
 8007772:	b15b      	cbz	r3, 800778c <__smakebuf_r+0x74>
 8007774:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007778:	4630      	mov	r0, r6
 800777a:	f000 f889 	bl	8007890 <_isatty_r>
 800777e:	b128      	cbz	r0, 800778c <__smakebuf_r+0x74>
 8007780:	89a3      	ldrh	r3, [r4, #12]
 8007782:	f023 0303 	bic.w	r3, r3, #3
 8007786:	f043 0301 	orr.w	r3, r3, #1
 800778a:	81a3      	strh	r3, [r4, #12]
 800778c:	89a0      	ldrh	r0, [r4, #12]
 800778e:	4305      	orrs	r5, r0
 8007790:	81a5      	strh	r5, [r4, #12]
 8007792:	e7cd      	b.n	8007730 <__smakebuf_r+0x18>
 8007794:	08006db1 	.word	0x08006db1

08007798 <__malloc_lock>:
 8007798:	4801      	ldr	r0, [pc, #4]	; (80077a0 <__malloc_lock+0x8>)
 800779a:	f7ff bc00 	b.w	8006f9e <__retarget_lock_acquire_recursive>
 800779e:	bf00      	nop
 80077a0:	20001e90 	.word	0x20001e90

080077a4 <__malloc_unlock>:
 80077a4:	4801      	ldr	r0, [pc, #4]	; (80077ac <__malloc_unlock+0x8>)
 80077a6:	f7ff bbfb 	b.w	8006fa0 <__retarget_lock_release_recursive>
 80077aa:	bf00      	nop
 80077ac:	20001e90 	.word	0x20001e90

080077b0 <_free_r>:
 80077b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077b2:	2900      	cmp	r1, #0
 80077b4:	d044      	beq.n	8007840 <_free_r+0x90>
 80077b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077ba:	9001      	str	r0, [sp, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	f1a1 0404 	sub.w	r4, r1, #4
 80077c2:	bfb8      	it	lt
 80077c4:	18e4      	addlt	r4, r4, r3
 80077c6:	f7ff ffe7 	bl	8007798 <__malloc_lock>
 80077ca:	4a1e      	ldr	r2, [pc, #120]	; (8007844 <_free_r+0x94>)
 80077cc:	9801      	ldr	r0, [sp, #4]
 80077ce:	6813      	ldr	r3, [r2, #0]
 80077d0:	b933      	cbnz	r3, 80077e0 <_free_r+0x30>
 80077d2:	6063      	str	r3, [r4, #4]
 80077d4:	6014      	str	r4, [r2, #0]
 80077d6:	b003      	add	sp, #12
 80077d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077dc:	f7ff bfe2 	b.w	80077a4 <__malloc_unlock>
 80077e0:	42a3      	cmp	r3, r4
 80077e2:	d908      	bls.n	80077f6 <_free_r+0x46>
 80077e4:	6825      	ldr	r5, [r4, #0]
 80077e6:	1961      	adds	r1, r4, r5
 80077e8:	428b      	cmp	r3, r1
 80077ea:	bf01      	itttt	eq
 80077ec:	6819      	ldreq	r1, [r3, #0]
 80077ee:	685b      	ldreq	r3, [r3, #4]
 80077f0:	1949      	addeq	r1, r1, r5
 80077f2:	6021      	streq	r1, [r4, #0]
 80077f4:	e7ed      	b.n	80077d2 <_free_r+0x22>
 80077f6:	461a      	mov	r2, r3
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	b10b      	cbz	r3, 8007800 <_free_r+0x50>
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	d9fa      	bls.n	80077f6 <_free_r+0x46>
 8007800:	6811      	ldr	r1, [r2, #0]
 8007802:	1855      	adds	r5, r2, r1
 8007804:	42a5      	cmp	r5, r4
 8007806:	d10b      	bne.n	8007820 <_free_r+0x70>
 8007808:	6824      	ldr	r4, [r4, #0]
 800780a:	4421      	add	r1, r4
 800780c:	1854      	adds	r4, r2, r1
 800780e:	42a3      	cmp	r3, r4
 8007810:	6011      	str	r1, [r2, #0]
 8007812:	d1e0      	bne.n	80077d6 <_free_r+0x26>
 8007814:	681c      	ldr	r4, [r3, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	6053      	str	r3, [r2, #4]
 800781a:	4421      	add	r1, r4
 800781c:	6011      	str	r1, [r2, #0]
 800781e:	e7da      	b.n	80077d6 <_free_r+0x26>
 8007820:	d902      	bls.n	8007828 <_free_r+0x78>
 8007822:	230c      	movs	r3, #12
 8007824:	6003      	str	r3, [r0, #0]
 8007826:	e7d6      	b.n	80077d6 <_free_r+0x26>
 8007828:	6825      	ldr	r5, [r4, #0]
 800782a:	1961      	adds	r1, r4, r5
 800782c:	428b      	cmp	r3, r1
 800782e:	bf04      	itt	eq
 8007830:	6819      	ldreq	r1, [r3, #0]
 8007832:	685b      	ldreq	r3, [r3, #4]
 8007834:	6063      	str	r3, [r4, #4]
 8007836:	bf04      	itt	eq
 8007838:	1949      	addeq	r1, r1, r5
 800783a:	6021      	streq	r1, [r4, #0]
 800783c:	6054      	str	r4, [r2, #4]
 800783e:	e7ca      	b.n	80077d6 <_free_r+0x26>
 8007840:	b003      	add	sp, #12
 8007842:	bd30      	pop	{r4, r5, pc}
 8007844:	20001e94 	.word	0x20001e94

08007848 <_read_r>:
 8007848:	b538      	push	{r3, r4, r5, lr}
 800784a:	4d07      	ldr	r5, [pc, #28]	; (8007868 <_read_r+0x20>)
 800784c:	4604      	mov	r4, r0
 800784e:	4608      	mov	r0, r1
 8007850:	4611      	mov	r1, r2
 8007852:	2200      	movs	r2, #0
 8007854:	602a      	str	r2, [r5, #0]
 8007856:	461a      	mov	r2, r3
 8007858:	f7f9 f97c 	bl	8000b54 <_read>
 800785c:	1c43      	adds	r3, r0, #1
 800785e:	d102      	bne.n	8007866 <_read_r+0x1e>
 8007860:	682b      	ldr	r3, [r5, #0]
 8007862:	b103      	cbz	r3, 8007866 <_read_r+0x1e>
 8007864:	6023      	str	r3, [r4, #0]
 8007866:	bd38      	pop	{r3, r4, r5, pc}
 8007868:	20001e9c 	.word	0x20001e9c

0800786c <_fstat_r>:
 800786c:	b538      	push	{r3, r4, r5, lr}
 800786e:	4d07      	ldr	r5, [pc, #28]	; (800788c <_fstat_r+0x20>)
 8007870:	2300      	movs	r3, #0
 8007872:	4604      	mov	r4, r0
 8007874:	4608      	mov	r0, r1
 8007876:	4611      	mov	r1, r2
 8007878:	602b      	str	r3, [r5, #0]
 800787a:	f7f9 f9b0 	bl	8000bde <_fstat>
 800787e:	1c43      	adds	r3, r0, #1
 8007880:	d102      	bne.n	8007888 <_fstat_r+0x1c>
 8007882:	682b      	ldr	r3, [r5, #0]
 8007884:	b103      	cbz	r3, 8007888 <_fstat_r+0x1c>
 8007886:	6023      	str	r3, [r4, #0]
 8007888:	bd38      	pop	{r3, r4, r5, pc}
 800788a:	bf00      	nop
 800788c:	20001e9c 	.word	0x20001e9c

08007890 <_isatty_r>:
 8007890:	b538      	push	{r3, r4, r5, lr}
 8007892:	4d06      	ldr	r5, [pc, #24]	; (80078ac <_isatty_r+0x1c>)
 8007894:	2300      	movs	r3, #0
 8007896:	4604      	mov	r4, r0
 8007898:	4608      	mov	r0, r1
 800789a:	602b      	str	r3, [r5, #0]
 800789c:	f7f9 f9af 	bl	8000bfe <_isatty>
 80078a0:	1c43      	adds	r3, r0, #1
 80078a2:	d102      	bne.n	80078aa <_isatty_r+0x1a>
 80078a4:	682b      	ldr	r3, [r5, #0]
 80078a6:	b103      	cbz	r3, 80078aa <_isatty_r+0x1a>
 80078a8:	6023      	str	r3, [r4, #0]
 80078aa:	bd38      	pop	{r3, r4, r5, pc}
 80078ac:	20001e9c 	.word	0x20001e9c

080078b0 <_init>:
 80078b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078b2:	bf00      	nop
 80078b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078b6:	bc08      	pop	{r3}
 80078b8:	469e      	mov	lr, r3
 80078ba:	4770      	bx	lr

080078bc <_fini>:
 80078bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078be:	bf00      	nop
 80078c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078c2:	bc08      	pop	{r3}
 80078c4:	469e      	mov	lr, r3
 80078c6:	4770      	bx	lr
