#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb456209ab0 .scope module, "hcf_testbench" "hcf_testbench" 2 81;
 .timescale 0 0;
v0x7fb45621ddd0_0 .var "clk", 0 0;
v0x7fb45621dee0_0 .var "data_in", 15 0;
v0x7fb45621df70_0 .net "done", 0 0, v0x7fb456219d40_0;  1 drivers
v0x7fb45621e000_0 .net "et", 0 0, L_0x7fb45621eb00;  1 drivers
v0x7fb45621e090_0 .net "gt", 0 0, L_0x7fb45621e9e0;  1 drivers
v0x7fb45621e120_0 .net "lda", 0 0, v0x7fb456219f00_0;  1 drivers
v0x7fb45621e1b0_0 .net "ldb", 0 0, v0x7fb456219f90_0;  1 drivers
v0x7fb45621e240_0 .net "lt", 0 0, L_0x7fb45621e8c0;  1 drivers
v0x7fb45621e2d0_0 .net "result1", 15 0, L_0x7fb45621e760;  1 drivers
v0x7fb45621e3e0_0 .net "result2", 15 0, L_0x7fb45621e810;  1 drivers
v0x7fb45621e470_0 .net "sel1", 0 0, v0x7fb45621a0d0_0;  1 drivers
v0x7fb45621e500_0 .net "sel2", 0 0, v0x7fb45621a170_0;  1 drivers
v0x7fb45621e590_0 .net "sel_in", 0 0, v0x7fb45621a280_0;  1 drivers
v0x7fb45621e620_0 .net "st", 2 0, L_0x7fb45621f100;  1 drivers
v0x7fb45621e6b0_0 .var "start", 0 0;
S_0x7fb456204850 .scope module, "CH" "control_hcf" 2 84, 2 42 0, S_0x7fb456209ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "st";
    .port_info 1 /OUTPUT 1 "lda";
    .port_info 2 /OUTPUT 1 "ldb";
    .port_info 3 /OUTPUT 1 "sel1";
    .port_info 4 /OUTPUT 1 "sel2";
    .port_info 5 /OUTPUT 1 "sel_in";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "start";
    .port_info 8 /INPUT 1 "lt";
    .port_info 9 /INPUT 1 "gt";
    .port_info 10 /INPUT 1 "et";
    .port_info 11 /INPUT 1 "clk";
P_0x7fb4562049c0 .param/l "s0" 0 2 45, +C4<00000000000000000000000000000000>;
P_0x7fb456204a00 .param/l "s1" 0 2 45, +C4<00000000000000000000000000000001>;
P_0x7fb456204a40 .param/l "s2" 0 2 45, +C4<00000000000000000000000000000010>;
P_0x7fb456204a80 .param/l "s3" 0 2 45, +C4<00000000000000000000000000000011>;
P_0x7fb456204ac0 .param/l "s4" 0 2 45, +C4<00000000000000000000000000000100>;
P_0x7fb456204b00 .param/l "s5" 0 2 45, +C4<00000000000000000000000000000101>;
L_0x7fb45621f100 .functor BUFZ 3, v0x7fb45621a460_0, C4<000>, C4<000>, C4<000>;
v0x7fb456209f00_0 .net "clk", 0 0, v0x7fb45621ddd0_0;  1 drivers
v0x7fb456219d40_0 .var "done", 0 0;
v0x7fb456219de0_0 .net "et", 0 0, L_0x7fb45621eb00;  alias, 1 drivers
v0x7fb456219e70_0 .net "gt", 0 0, L_0x7fb45621e9e0;  alias, 1 drivers
v0x7fb456219f00_0 .var "lda", 0 0;
v0x7fb456219f90_0 .var "ldb", 0 0;
v0x7fb45621a030_0 .net "lt", 0 0, L_0x7fb45621e8c0;  alias, 1 drivers
v0x7fb45621a0d0_0 .var "sel1", 0 0;
v0x7fb45621a170_0 .var "sel2", 0 0;
v0x7fb45621a280_0 .var "sel_in", 0 0;
v0x7fb45621a310_0 .net "st", 2 0, L_0x7fb45621f100;  alias, 1 drivers
v0x7fb45621a3c0_0 .net "start", 0 0, v0x7fb45621e6b0_0;  1 drivers
v0x7fb45621a460_0 .var "state", 2 0;
E_0x7fb456209e80 .event anyedge, v0x7fb45621a460_0;
E_0x7fb456209ec0 .event posedge, v0x7fb456209f00_0;
S_0x7fb45621a630 .scope module, "DH" "datapath_hcf" 2 83, 2 30 0, S_0x7fb456209ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result1";
    .port_info 1 /OUTPUT 16 "result2";
    .port_info 2 /OUTPUT 1 "lt";
    .port_info 3 /OUTPUT 1 "gt";
    .port_info 4 /OUTPUT 1 "et";
    .port_info 5 /INPUT 1 "lda";
    .port_info 6 /INPUT 1 "ldb";
    .port_info 7 /INPUT 1 "sel1";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel_in";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 16 "data_in";
L_0x7fb45621e760 .functor BUFZ 16, v0x7fb45621abe0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb45621e810 .functor BUFZ 16, v0x7fb45621b130_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb45621cef0_0 .net "a", 15 0, L_0x7fb45621ee20;  1 drivers
v0x7fb45621cfe0_0 .net "aout", 15 0, v0x7fb45621abe0_0;  1 drivers
v0x7fb45621d0f0_0 .net "b", 15 0, L_0x7fb45621eec0;  1 drivers
v0x7fb45621d180_0 .net "bout", 15 0, v0x7fb45621b130_0;  1 drivers
v0x7fb45621d290_0 .net "clk", 0 0, v0x7fb45621ddd0_0;  alias, 1 drivers
v0x7fb45621d320_0 .net "data", 15 0, L_0x7fb45621ef60;  1 drivers
v0x7fb45621d3b0_0 .net "data_in", 15 0, v0x7fb45621dee0_0;  1 drivers
v0x7fb45621d440_0 .net "et", 0 0, L_0x7fb45621eb00;  alias, 1 drivers
v0x7fb45621d510_0 .net "gt", 0 0, L_0x7fb45621e9e0;  alias, 1 drivers
v0x7fb45621d620_0 .net "lda", 0 0, v0x7fb456219f00_0;  alias, 1 drivers
v0x7fb45621d6f0_0 .net "ldb", 0 0, v0x7fb456219f90_0;  alias, 1 drivers
v0x7fb45621d7c0_0 .net "lt", 0 0, L_0x7fb45621e8c0;  alias, 1 drivers
v0x7fb45621d890_0 .net "result1", 15 0, L_0x7fb45621e760;  alias, 1 drivers
v0x7fb45621d920_0 .net "result2", 15 0, L_0x7fb45621e810;  alias, 1 drivers
v0x7fb45621d9b0_0 .net "sel1", 0 0, v0x7fb45621a0d0_0;  alias, 1 drivers
v0x7fb45621da80_0 .net "sel2", 0 0, v0x7fb45621a170_0;  alias, 1 drivers
v0x7fb45621db10_0 .net "sel_in", 0 0, v0x7fb45621a280_0;  alias, 1 drivers
v0x7fb45621dce0_0 .net "subout", 15 0, v0x7fb45621cdf0_0;  1 drivers
S_0x7fb45621a910 .scope module, "A" "pipo" 2 33, 2 1 0, S_0x7fb45621a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "aout";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "lda";
v0x7fb45621ab30_0 .net "a", 15 0, L_0x7fb45621ef60;  alias, 1 drivers
v0x7fb45621abe0_0 .var "aout", 15 0;
v0x7fb45621ac90_0 .net "clk", 0 0, v0x7fb45621ddd0_0;  alias, 1 drivers
v0x7fb45621ad60_0 .net "lda", 0 0, v0x7fb456219f00_0;  alias, 1 drivers
S_0x7fb45621ae40 .scope module, "B" "pipo" 2 34, 2 1 0, S_0x7fb45621a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "aout";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "lda";
v0x7fb45621b070_0 .net "a", 15 0, L_0x7fb45621ef60;  alias, 1 drivers
v0x7fb45621b130_0 .var "aout", 15 0;
v0x7fb45621b1d0_0 .net "clk", 0 0, v0x7fb45621ddd0_0;  alias, 1 drivers
v0x7fb45621b2c0_0 .net "lda", 0 0, v0x7fb456219f90_0;  alias, 1 drivers
S_0x7fb45621b390 .scope module, "C" "comp" 2 36, 2 18 0, S_0x7fb45621a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "et";
    .port_info 3 /INPUT 16 "aout";
    .port_info 4 /INPUT 16 "bout";
v0x7fb45621b600_0 .net "aout", 15 0, v0x7fb45621abe0_0;  alias, 1 drivers
v0x7fb45621b6c0_0 .net "bout", 15 0, v0x7fb45621b130_0;  alias, 1 drivers
v0x7fb45621b770_0 .net "et", 0 0, L_0x7fb45621eb00;  alias, 1 drivers
v0x7fb45621b840_0 .net "gt", 0 0, L_0x7fb45621e9e0;  alias, 1 drivers
v0x7fb45621b8f0_0 .net "lt", 0 0, L_0x7fb45621e8c0;  alias, 1 drivers
L_0x7fb45621e8c0 .cmp/gt 16, v0x7fb45621b130_0, v0x7fb45621abe0_0;
L_0x7fb45621e9e0 .cmp/gt 16, v0x7fb45621abe0_0, v0x7fb45621b130_0;
L_0x7fb45621eb00 .cmp/eq 16, v0x7fb45621abe0_0, v0x7fb45621b130_0;
S_0x7fb45621b9f0 .scope module, "M0" "mux" 2 37, 2 24 0, S_0x7fb45621a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /INPUT 1 "sel";
v0x7fb45621bc30_0 .net "in1", 15 0, v0x7fb45621abe0_0;  alias, 1 drivers
v0x7fb45621bd20_0 .net "in2", 15 0, v0x7fb45621b130_0;  alias, 1 drivers
v0x7fb45621bdf0_0 .net "out", 15 0, L_0x7fb45621ee20;  alias, 1 drivers
v0x7fb45621be80_0 .net "sel", 0 0, v0x7fb45621a0d0_0;  alias, 1 drivers
L_0x7fb45621ee20 .functor MUXZ 16, v0x7fb45621b130_0, v0x7fb45621abe0_0, v0x7fb45621a0d0_0, C4<>;
S_0x7fb45621bf50 .scope module, "M1" "mux" 2 38, 2 24 0, S_0x7fb45621a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /INPUT 1 "sel";
v0x7fb45621c1b0_0 .net "in1", 15 0, v0x7fb45621abe0_0;  alias, 1 drivers
v0x7fb45621c240_0 .net "in2", 15 0, v0x7fb45621b130_0;  alias, 1 drivers
v0x7fb45621c2e0_0 .net "out", 15 0, L_0x7fb45621eec0;  alias, 1 drivers
v0x7fb45621c3a0_0 .net "sel", 0 0, v0x7fb45621a170_0;  alias, 1 drivers
L_0x7fb45621eec0 .functor MUXZ 16, v0x7fb45621b130_0, v0x7fb45621abe0_0, v0x7fb45621a170_0, C4<>;
S_0x7fb45621c4a0 .scope module, "M2" "mux" 2 39, 2 24 0, S_0x7fb45621a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /INPUT 1 "sel";
v0x7fb45621c6c0_0 .net "in1", 15 0, v0x7fb45621cdf0_0;  alias, 1 drivers
v0x7fb45621c780_0 .net "in2", 15 0, v0x7fb45621dee0_0;  alias, 1 drivers
v0x7fb45621c830_0 .net "out", 15 0, L_0x7fb45621ef60;  alias, 1 drivers
v0x7fb45621c920_0 .net "sel", 0 0, v0x7fb45621a280_0;  alias, 1 drivers
L_0x7fb45621ef60 .functor MUXZ 16, v0x7fb45621dee0_0, v0x7fb45621cdf0_0, v0x7fb45621a280_0, C4<>;
S_0x7fb45621ca00 .scope module, "S" "subtractor" 2 35, 2 10 0, S_0x7fb45621a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "subout";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
v0x7fb45621cc70_0 .net "a", 15 0, L_0x7fb45621ee20;  alias, 1 drivers
v0x7fb45621cd40_0 .net "b", 15 0, L_0x7fb45621eec0;  alias, 1 drivers
v0x7fb45621cdf0_0 .var "subout", 15 0;
E_0x7fb45621cc10 .event anyedge, v0x7fb45621bdf0_0, v0x7fb45621c2e0_0;
    .scope S_0x7fb45621a910;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb45621abe0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x7fb45621a910;
T_1 ;
    %wait E_0x7fb456209ec0;
    %load/vec4 v0x7fb45621ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fb45621ab30_0;
    %assign/vec4 v0x7fb45621abe0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb45621ae40;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb45621b130_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x7fb45621ae40;
T_3 ;
    %wait E_0x7fb456209ec0;
    %load/vec4 v0x7fb45621b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fb45621b070_0;
    %assign/vec4 v0x7fb45621b130_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb45621ca00;
T_4 ;
    %wait E_0x7fb45621cc10;
    %load/vec4 v0x7fb45621cc70_0;
    %load/vec4 v0x7fb45621cd40_0;
    %sub;
    %store/vec4 v0x7fb45621cdf0_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb456204850;
T_5 ;
    %wait E_0x7fb456209ec0;
    %load/vec4 v0x7fb45621a460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fb45621a3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
T_5.8 ;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %delay 2, 0;
    %load/vec4 v0x7fb456219de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x7fb45621a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7fb456219e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
T_5.14 ;
T_5.13 ;
T_5.11 ;
    %jmp T_5.7;
T_5.3 ;
    %delay 2, 0;
    %load/vec4 v0x7fb456219de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x7fb45621a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7fb456219e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
T_5.20 ;
T_5.19 ;
T_5.17 ;
    %jmp T_5.7;
T_5.4 ;
    %delay 2, 0;
    %load/vec4 v0x7fb456219de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7fb45621a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x7fb456219e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.26, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
T_5.26 ;
T_5.25 ;
T_5.23 ;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fb45621a460_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb456204850;
T_6 ;
    %wait E_0x7fb456209e80;
    %load/vec4 v0x7fb45621a460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219d40_0, 0, 1;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219d40_0, 0, 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb456219f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219d40_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb456219f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219d40_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb456219f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb45621a170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb45621a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219d40_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb456219f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb45621a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb45621a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219d40_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb456219f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621a280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb456219d40_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb456209ab0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb45621ddd0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb45621e6b0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fb456209ab0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x7fb45621ddd0_0;
    %inv;
    %store/vec4 v0x7fb45621ddd0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb456209ab0;
T_9 ;
    %vpi_call 2 92 "$dumpfile", "hcf_finder.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb456209ab0 {0 0 0};
    %delay 17, 0;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x7fb45621dee0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7fb45621dee0_0, 0, 16;
    %vpi_call 2 96 "$monitor", $time, "%d %d %b", v0x7fb45621e2d0_0, v0x7fb45621e3e0_0, v0x7fb45621df70_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "datapath_controller/HCF_finder.v";
