# do sigmoid_taylor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/danielgaio/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/danielgaio/Documents/GitHub/sigmoid_taylor/hdl {/home/danielgaio/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:30 on Oct 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/danielgaio/Documents/GitHub/sigmoid_taylor/hdl" /home/danielgaio/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv 
# -- Compiling module sigmoid_taylor
# 
# Top level modules:
# 	sigmoid_taylor
# End time: 22:03:30 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
# Loading project taylor_sigmoid
