VERILOG_SOURCES += $(SPINALROOT)/Axi4CrossbarTester.v
TOPLEVEL=Axi4CrossbarTester
MODULE=Axi4CrossbarTester

include ../common/Makefile.sim