// Seed: 3355928583
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5
);
  assign id_2 = id_5 ? id_1 : id_4;
endmodule
