0-prep 0h0m3s363ms
1-opensta 0h0m1s876ms
1-yosys 0h0m1s288ms
3-verilog2def_openroad 0h0m1s839ms
4-ioPlacer 0h0m1s512ms
5-tapcell 0h0m1s503ms
7-pdn 0h0m1s888ms
8-replace 0h0m2s311ms
8-resizer_design_optimization 0h0m2s114ms
9-write_verilog 0h0m1s513ms
9-resizer_design_optimization_sta 0h0m1s996ms
11-opendp 0h0m1s527ms
12-cts 0h0m37s951ms
13-write_verilog 0h0m1s509ms
13-resizer_timing_optimization 0h0m1s898ms
14-write_verilog 0h0m1s526ms
14-resizer_timing_optimization_sta 0h0m1s852ms
15-resizer_timing_optimization 0h0m1s924ms
16-write_verilog 0h0m1s504ms
16-resizer_timing_optimization_sta 0h0m1s859ms
18-opendp 0h0m1s512ms
19-fastroute 0h0m2s87ms
20-addspacers 0h0m1s520ms
21-write_verilog 0h0m1s553ms
22-tritonRoute 0h0m18s334ms
23-spef_extraction 0h0m1s904ms
23-spef_extraction_sta 0h0m1s944ms
26-write_verilog 0h0m1s528ms
30-magic_gen 0h0m2s312ms
31-klayout 0h0m1s188ms
33-klayout_xor 0h0m11s408ms
34-magic_ext_spice 0h0m1s635ms
35-lvs 0h0m0s296ms
36-magic_drc 0h0m10s62ms
38-or_antenna 0h0m1s562ms
39-cvc 0h0m0s196ms