set moduleName Block_entry_gmem0_rd_proc
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set isPipelined_legacy 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 53
set C_modelName {Block_entry_gmem0_rd_proc}
set C_modelType { int 64 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict out_q_0 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_1 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_2 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_3 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_4 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_5 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_6 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_7 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_8 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_9 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_10 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_11 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_12 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_13 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_14 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_q_15 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_0 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_1 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_2 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_3 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_4 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_5 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_6 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_7 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_8 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_9 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_10 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_11 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_12 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_13 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_14 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_k_15 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_0 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_1 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_2 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_3 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_4 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_5 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_6 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_7 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_8 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_9 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_10 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_11 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_12 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_13 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_14 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict out_v_15 { MEM_WIDTH 32 MEM_SIZE 192 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ out_q_0 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_1 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_2 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_3 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_4 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_5 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_6 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_7 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_8 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_9 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_10 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_11 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_12 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_13 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_14 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_q_15 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ gmem0 int 32 regular {axi_master 0}  }
	{ current_token int 64 regular  }
	{ gmem1 int 32 regular {axi_master 0}  }
	{ wq int 64 regular  }
	{ out_k_0 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_1 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_2 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_3 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_4 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_5 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_6 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_7 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_8 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_9 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_10 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_11 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_12 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_13 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_14 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_k_15 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ gmem5 int 32 regular {axi_master 0}  }
	{ wk int 64 regular  }
	{ out_v_0 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_1 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_2 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_3 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_4 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_5 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_6 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_7 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_8 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_9 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_10 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_11 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_12 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_13 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_14 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ out_v_15 float 32 regular {array 48 { 3 0 } 0 1 }  }
	{ gmem6 int 32 regular {axi_master 0}  }
	{ wv int 64 regular  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "out_q_0", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_1", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_2", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_3", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_4", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_5", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_6", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_7", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_8", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_9", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_10", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_11", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_12", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_13", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_14", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_q_15", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "gmem0", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "current_token","offset": { "type": "dynamic","port_name": "current_token","bundle": "control"},"direction": "READWRITE"}]}]} , 
 	{ "Name" : "current_token", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "gmem1", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "wq","offset": { "type": "dynamic","port_name": "wq","bundle": "control"},"direction": "READONLY"}]}]} , 
 	{ "Name" : "wq", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "out_k_0", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_1", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_2", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_3", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_4", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_5", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_6", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_7", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_8", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_9", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_10", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_11", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_12", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_13", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_14", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_k_15", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "gmem5", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "wk","offset": { "type": "dynamic","port_name": "wk","bundle": "control"},"direction": "READONLY"}]}]} , 
 	{ "Name" : "wk", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "out_v_0", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_1", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_2", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_3", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_4", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_5", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_6", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_7", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_8", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_9", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_10", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_11", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_12", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_13", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_14", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "out_v_15", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "gmem6", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "wv","offset": { "type": "dynamic","port_name": "wv","bundle": "control"},"direction": "READONLY"}]}]} , 
 	{ "Name" : "wv", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 64} ]}
# RTL Port declarations: 
set portNum 388
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ out_q_0_address1 sc_out sc_lv 6 signal 0 } 
	{ out_q_0_ce1 sc_out sc_logic 1 signal 0 } 
	{ out_q_0_we1 sc_out sc_logic 1 signal 0 } 
	{ out_q_0_d1 sc_out sc_lv 32 signal 0 } 
	{ out_q_1_address1 sc_out sc_lv 6 signal 1 } 
	{ out_q_1_ce1 sc_out sc_logic 1 signal 1 } 
	{ out_q_1_we1 sc_out sc_logic 1 signal 1 } 
	{ out_q_1_d1 sc_out sc_lv 32 signal 1 } 
	{ out_q_2_address1 sc_out sc_lv 6 signal 2 } 
	{ out_q_2_ce1 sc_out sc_logic 1 signal 2 } 
	{ out_q_2_we1 sc_out sc_logic 1 signal 2 } 
	{ out_q_2_d1 sc_out sc_lv 32 signal 2 } 
	{ out_q_3_address1 sc_out sc_lv 6 signal 3 } 
	{ out_q_3_ce1 sc_out sc_logic 1 signal 3 } 
	{ out_q_3_we1 sc_out sc_logic 1 signal 3 } 
	{ out_q_3_d1 sc_out sc_lv 32 signal 3 } 
	{ out_q_4_address1 sc_out sc_lv 6 signal 4 } 
	{ out_q_4_ce1 sc_out sc_logic 1 signal 4 } 
	{ out_q_4_we1 sc_out sc_logic 1 signal 4 } 
	{ out_q_4_d1 sc_out sc_lv 32 signal 4 } 
	{ out_q_5_address1 sc_out sc_lv 6 signal 5 } 
	{ out_q_5_ce1 sc_out sc_logic 1 signal 5 } 
	{ out_q_5_we1 sc_out sc_logic 1 signal 5 } 
	{ out_q_5_d1 sc_out sc_lv 32 signal 5 } 
	{ out_q_6_address1 sc_out sc_lv 6 signal 6 } 
	{ out_q_6_ce1 sc_out sc_logic 1 signal 6 } 
	{ out_q_6_we1 sc_out sc_logic 1 signal 6 } 
	{ out_q_6_d1 sc_out sc_lv 32 signal 6 } 
	{ out_q_7_address1 sc_out sc_lv 6 signal 7 } 
	{ out_q_7_ce1 sc_out sc_logic 1 signal 7 } 
	{ out_q_7_we1 sc_out sc_logic 1 signal 7 } 
	{ out_q_7_d1 sc_out sc_lv 32 signal 7 } 
	{ out_q_8_address1 sc_out sc_lv 6 signal 8 } 
	{ out_q_8_ce1 sc_out sc_logic 1 signal 8 } 
	{ out_q_8_we1 sc_out sc_logic 1 signal 8 } 
	{ out_q_8_d1 sc_out sc_lv 32 signal 8 } 
	{ out_q_9_address1 sc_out sc_lv 6 signal 9 } 
	{ out_q_9_ce1 sc_out sc_logic 1 signal 9 } 
	{ out_q_9_we1 sc_out sc_logic 1 signal 9 } 
	{ out_q_9_d1 sc_out sc_lv 32 signal 9 } 
	{ out_q_10_address1 sc_out sc_lv 6 signal 10 } 
	{ out_q_10_ce1 sc_out sc_logic 1 signal 10 } 
	{ out_q_10_we1 sc_out sc_logic 1 signal 10 } 
	{ out_q_10_d1 sc_out sc_lv 32 signal 10 } 
	{ out_q_11_address1 sc_out sc_lv 6 signal 11 } 
	{ out_q_11_ce1 sc_out sc_logic 1 signal 11 } 
	{ out_q_11_we1 sc_out sc_logic 1 signal 11 } 
	{ out_q_11_d1 sc_out sc_lv 32 signal 11 } 
	{ out_q_12_address1 sc_out sc_lv 6 signal 12 } 
	{ out_q_12_ce1 sc_out sc_logic 1 signal 12 } 
	{ out_q_12_we1 sc_out sc_logic 1 signal 12 } 
	{ out_q_12_d1 sc_out sc_lv 32 signal 12 } 
	{ out_q_13_address1 sc_out sc_lv 6 signal 13 } 
	{ out_q_13_ce1 sc_out sc_logic 1 signal 13 } 
	{ out_q_13_we1 sc_out sc_logic 1 signal 13 } 
	{ out_q_13_d1 sc_out sc_lv 32 signal 13 } 
	{ out_q_14_address1 sc_out sc_lv 6 signal 14 } 
	{ out_q_14_ce1 sc_out sc_logic 1 signal 14 } 
	{ out_q_14_we1 sc_out sc_logic 1 signal 14 } 
	{ out_q_14_d1 sc_out sc_lv 32 signal 14 } 
	{ out_q_15_address1 sc_out sc_lv 6 signal 15 } 
	{ out_q_15_ce1 sc_out sc_logic 1 signal 15 } 
	{ out_q_15_we1 sc_out sc_logic 1 signal 15 } 
	{ out_q_15_d1 sc_out sc_lv 32 signal 15 } 
	{ m_axi_gmem0_0_AWVALID sc_out sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_AWREADY sc_in sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_AWADDR sc_out sc_lv 64 signal 16 } 
	{ m_axi_gmem0_0_AWID sc_out sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_AWLEN sc_out sc_lv 32 signal 16 } 
	{ m_axi_gmem0_0_AWSIZE sc_out sc_lv 3 signal 16 } 
	{ m_axi_gmem0_0_AWBURST sc_out sc_lv 2 signal 16 } 
	{ m_axi_gmem0_0_AWLOCK sc_out sc_lv 2 signal 16 } 
	{ m_axi_gmem0_0_AWCACHE sc_out sc_lv 4 signal 16 } 
	{ m_axi_gmem0_0_AWPROT sc_out sc_lv 3 signal 16 } 
	{ m_axi_gmem0_0_AWQOS sc_out sc_lv 4 signal 16 } 
	{ m_axi_gmem0_0_AWREGION sc_out sc_lv 4 signal 16 } 
	{ m_axi_gmem0_0_AWUSER sc_out sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_WVALID sc_out sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_WREADY sc_in sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_WDATA sc_out sc_lv 32 signal 16 } 
	{ m_axi_gmem0_0_WSTRB sc_out sc_lv 4 signal 16 } 
	{ m_axi_gmem0_0_WLAST sc_out sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_WID sc_out sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_WUSER sc_out sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_ARVALID sc_out sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_ARREADY sc_in sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_ARADDR sc_out sc_lv 64 signal 16 } 
	{ m_axi_gmem0_0_ARID sc_out sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_ARLEN sc_out sc_lv 32 signal 16 } 
	{ m_axi_gmem0_0_ARSIZE sc_out sc_lv 3 signal 16 } 
	{ m_axi_gmem0_0_ARBURST sc_out sc_lv 2 signal 16 } 
	{ m_axi_gmem0_0_ARLOCK sc_out sc_lv 2 signal 16 } 
	{ m_axi_gmem0_0_ARCACHE sc_out sc_lv 4 signal 16 } 
	{ m_axi_gmem0_0_ARPROT sc_out sc_lv 3 signal 16 } 
	{ m_axi_gmem0_0_ARQOS sc_out sc_lv 4 signal 16 } 
	{ m_axi_gmem0_0_ARREGION sc_out sc_lv 4 signal 16 } 
	{ m_axi_gmem0_0_ARUSER sc_out sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_RVALID sc_in sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_RREADY sc_out sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_RDATA sc_in sc_lv 32 signal 16 } 
	{ m_axi_gmem0_0_RLAST sc_in sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_RID sc_in sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_RFIFONUM sc_in sc_lv 13 signal 16 } 
	{ m_axi_gmem0_0_RUSER sc_in sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_RRESP sc_in sc_lv 2 signal 16 } 
	{ m_axi_gmem0_0_BVALID sc_in sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_BREADY sc_out sc_logic 1 signal 16 } 
	{ m_axi_gmem0_0_BRESP sc_in sc_lv 2 signal 16 } 
	{ m_axi_gmem0_0_BID sc_in sc_lv 1 signal 16 } 
	{ m_axi_gmem0_0_BUSER sc_in sc_lv 1 signal 16 } 
	{ current_token sc_in sc_lv 64 signal 17 } 
	{ m_axi_gmem1_0_AWVALID sc_out sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_AWREADY sc_in sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_AWADDR sc_out sc_lv 64 signal 18 } 
	{ m_axi_gmem1_0_AWID sc_out sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_AWLEN sc_out sc_lv 32 signal 18 } 
	{ m_axi_gmem1_0_AWSIZE sc_out sc_lv 3 signal 18 } 
	{ m_axi_gmem1_0_AWBURST sc_out sc_lv 2 signal 18 } 
	{ m_axi_gmem1_0_AWLOCK sc_out sc_lv 2 signal 18 } 
	{ m_axi_gmem1_0_AWCACHE sc_out sc_lv 4 signal 18 } 
	{ m_axi_gmem1_0_AWPROT sc_out sc_lv 3 signal 18 } 
	{ m_axi_gmem1_0_AWQOS sc_out sc_lv 4 signal 18 } 
	{ m_axi_gmem1_0_AWREGION sc_out sc_lv 4 signal 18 } 
	{ m_axi_gmem1_0_AWUSER sc_out sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_WVALID sc_out sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_WREADY sc_in sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_WDATA sc_out sc_lv 32 signal 18 } 
	{ m_axi_gmem1_0_WSTRB sc_out sc_lv 4 signal 18 } 
	{ m_axi_gmem1_0_WLAST sc_out sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_WID sc_out sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_WUSER sc_out sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_ARVALID sc_out sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_ARREADY sc_in sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_ARADDR sc_out sc_lv 64 signal 18 } 
	{ m_axi_gmem1_0_ARID sc_out sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_ARLEN sc_out sc_lv 32 signal 18 } 
	{ m_axi_gmem1_0_ARSIZE sc_out sc_lv 3 signal 18 } 
	{ m_axi_gmem1_0_ARBURST sc_out sc_lv 2 signal 18 } 
	{ m_axi_gmem1_0_ARLOCK sc_out sc_lv 2 signal 18 } 
	{ m_axi_gmem1_0_ARCACHE sc_out sc_lv 4 signal 18 } 
	{ m_axi_gmem1_0_ARPROT sc_out sc_lv 3 signal 18 } 
	{ m_axi_gmem1_0_ARQOS sc_out sc_lv 4 signal 18 } 
	{ m_axi_gmem1_0_ARREGION sc_out sc_lv 4 signal 18 } 
	{ m_axi_gmem1_0_ARUSER sc_out sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_RVALID sc_in sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_RREADY sc_out sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_RDATA sc_in sc_lv 32 signal 18 } 
	{ m_axi_gmem1_0_RLAST sc_in sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_RID sc_in sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_RFIFONUM sc_in sc_lv 13 signal 18 } 
	{ m_axi_gmem1_0_RUSER sc_in sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_RRESP sc_in sc_lv 2 signal 18 } 
	{ m_axi_gmem1_0_BVALID sc_in sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_BREADY sc_out sc_logic 1 signal 18 } 
	{ m_axi_gmem1_0_BRESP sc_in sc_lv 2 signal 18 } 
	{ m_axi_gmem1_0_BID sc_in sc_lv 1 signal 18 } 
	{ m_axi_gmem1_0_BUSER sc_in sc_lv 1 signal 18 } 
	{ wq sc_in sc_lv 64 signal 19 } 
	{ out_k_0_address1 sc_out sc_lv 6 signal 20 } 
	{ out_k_0_ce1 sc_out sc_logic 1 signal 20 } 
	{ out_k_0_we1 sc_out sc_logic 1 signal 20 } 
	{ out_k_0_d1 sc_out sc_lv 32 signal 20 } 
	{ out_k_1_address1 sc_out sc_lv 6 signal 21 } 
	{ out_k_1_ce1 sc_out sc_logic 1 signal 21 } 
	{ out_k_1_we1 sc_out sc_logic 1 signal 21 } 
	{ out_k_1_d1 sc_out sc_lv 32 signal 21 } 
	{ out_k_2_address1 sc_out sc_lv 6 signal 22 } 
	{ out_k_2_ce1 sc_out sc_logic 1 signal 22 } 
	{ out_k_2_we1 sc_out sc_logic 1 signal 22 } 
	{ out_k_2_d1 sc_out sc_lv 32 signal 22 } 
	{ out_k_3_address1 sc_out sc_lv 6 signal 23 } 
	{ out_k_3_ce1 sc_out sc_logic 1 signal 23 } 
	{ out_k_3_we1 sc_out sc_logic 1 signal 23 } 
	{ out_k_3_d1 sc_out sc_lv 32 signal 23 } 
	{ out_k_4_address1 sc_out sc_lv 6 signal 24 } 
	{ out_k_4_ce1 sc_out sc_logic 1 signal 24 } 
	{ out_k_4_we1 sc_out sc_logic 1 signal 24 } 
	{ out_k_4_d1 sc_out sc_lv 32 signal 24 } 
	{ out_k_5_address1 sc_out sc_lv 6 signal 25 } 
	{ out_k_5_ce1 sc_out sc_logic 1 signal 25 } 
	{ out_k_5_we1 sc_out sc_logic 1 signal 25 } 
	{ out_k_5_d1 sc_out sc_lv 32 signal 25 } 
	{ out_k_6_address1 sc_out sc_lv 6 signal 26 } 
	{ out_k_6_ce1 sc_out sc_logic 1 signal 26 } 
	{ out_k_6_we1 sc_out sc_logic 1 signal 26 } 
	{ out_k_6_d1 sc_out sc_lv 32 signal 26 } 
	{ out_k_7_address1 sc_out sc_lv 6 signal 27 } 
	{ out_k_7_ce1 sc_out sc_logic 1 signal 27 } 
	{ out_k_7_we1 sc_out sc_logic 1 signal 27 } 
	{ out_k_7_d1 sc_out sc_lv 32 signal 27 } 
	{ out_k_8_address1 sc_out sc_lv 6 signal 28 } 
	{ out_k_8_ce1 sc_out sc_logic 1 signal 28 } 
	{ out_k_8_we1 sc_out sc_logic 1 signal 28 } 
	{ out_k_8_d1 sc_out sc_lv 32 signal 28 } 
	{ out_k_9_address1 sc_out sc_lv 6 signal 29 } 
	{ out_k_9_ce1 sc_out sc_logic 1 signal 29 } 
	{ out_k_9_we1 sc_out sc_logic 1 signal 29 } 
	{ out_k_9_d1 sc_out sc_lv 32 signal 29 } 
	{ out_k_10_address1 sc_out sc_lv 6 signal 30 } 
	{ out_k_10_ce1 sc_out sc_logic 1 signal 30 } 
	{ out_k_10_we1 sc_out sc_logic 1 signal 30 } 
	{ out_k_10_d1 sc_out sc_lv 32 signal 30 } 
	{ out_k_11_address1 sc_out sc_lv 6 signal 31 } 
	{ out_k_11_ce1 sc_out sc_logic 1 signal 31 } 
	{ out_k_11_we1 sc_out sc_logic 1 signal 31 } 
	{ out_k_11_d1 sc_out sc_lv 32 signal 31 } 
	{ out_k_12_address1 sc_out sc_lv 6 signal 32 } 
	{ out_k_12_ce1 sc_out sc_logic 1 signal 32 } 
	{ out_k_12_we1 sc_out sc_logic 1 signal 32 } 
	{ out_k_12_d1 sc_out sc_lv 32 signal 32 } 
	{ out_k_13_address1 sc_out sc_lv 6 signal 33 } 
	{ out_k_13_ce1 sc_out sc_logic 1 signal 33 } 
	{ out_k_13_we1 sc_out sc_logic 1 signal 33 } 
	{ out_k_13_d1 sc_out sc_lv 32 signal 33 } 
	{ out_k_14_address1 sc_out sc_lv 6 signal 34 } 
	{ out_k_14_ce1 sc_out sc_logic 1 signal 34 } 
	{ out_k_14_we1 sc_out sc_logic 1 signal 34 } 
	{ out_k_14_d1 sc_out sc_lv 32 signal 34 } 
	{ out_k_15_address1 sc_out sc_lv 6 signal 35 } 
	{ out_k_15_ce1 sc_out sc_logic 1 signal 35 } 
	{ out_k_15_we1 sc_out sc_logic 1 signal 35 } 
	{ out_k_15_d1 sc_out sc_lv 32 signal 35 } 
	{ m_axi_gmem5_0_AWVALID sc_out sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_AWREADY sc_in sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_AWADDR sc_out sc_lv 64 signal 36 } 
	{ m_axi_gmem5_0_AWID sc_out sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_AWLEN sc_out sc_lv 32 signal 36 } 
	{ m_axi_gmem5_0_AWSIZE sc_out sc_lv 3 signal 36 } 
	{ m_axi_gmem5_0_AWBURST sc_out sc_lv 2 signal 36 } 
	{ m_axi_gmem5_0_AWLOCK sc_out sc_lv 2 signal 36 } 
	{ m_axi_gmem5_0_AWCACHE sc_out sc_lv 4 signal 36 } 
	{ m_axi_gmem5_0_AWPROT sc_out sc_lv 3 signal 36 } 
	{ m_axi_gmem5_0_AWQOS sc_out sc_lv 4 signal 36 } 
	{ m_axi_gmem5_0_AWREGION sc_out sc_lv 4 signal 36 } 
	{ m_axi_gmem5_0_AWUSER sc_out sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_WVALID sc_out sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_WREADY sc_in sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_WDATA sc_out sc_lv 32 signal 36 } 
	{ m_axi_gmem5_0_WSTRB sc_out sc_lv 4 signal 36 } 
	{ m_axi_gmem5_0_WLAST sc_out sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_WID sc_out sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_WUSER sc_out sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_ARVALID sc_out sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_ARREADY sc_in sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_ARADDR sc_out sc_lv 64 signal 36 } 
	{ m_axi_gmem5_0_ARID sc_out sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_ARLEN sc_out sc_lv 32 signal 36 } 
	{ m_axi_gmem5_0_ARSIZE sc_out sc_lv 3 signal 36 } 
	{ m_axi_gmem5_0_ARBURST sc_out sc_lv 2 signal 36 } 
	{ m_axi_gmem5_0_ARLOCK sc_out sc_lv 2 signal 36 } 
	{ m_axi_gmem5_0_ARCACHE sc_out sc_lv 4 signal 36 } 
	{ m_axi_gmem5_0_ARPROT sc_out sc_lv 3 signal 36 } 
	{ m_axi_gmem5_0_ARQOS sc_out sc_lv 4 signal 36 } 
	{ m_axi_gmem5_0_ARREGION sc_out sc_lv 4 signal 36 } 
	{ m_axi_gmem5_0_ARUSER sc_out sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_RVALID sc_in sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_RREADY sc_out sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_RDATA sc_in sc_lv 32 signal 36 } 
	{ m_axi_gmem5_0_RLAST sc_in sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_RID sc_in sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_RFIFONUM sc_in sc_lv 13 signal 36 } 
	{ m_axi_gmem5_0_RUSER sc_in sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_RRESP sc_in sc_lv 2 signal 36 } 
	{ m_axi_gmem5_0_BVALID sc_in sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_BREADY sc_out sc_logic 1 signal 36 } 
	{ m_axi_gmem5_0_BRESP sc_in sc_lv 2 signal 36 } 
	{ m_axi_gmem5_0_BID sc_in sc_lv 1 signal 36 } 
	{ m_axi_gmem5_0_BUSER sc_in sc_lv 1 signal 36 } 
	{ wk sc_in sc_lv 64 signal 37 } 
	{ out_v_0_address1 sc_out sc_lv 6 signal 38 } 
	{ out_v_0_ce1 sc_out sc_logic 1 signal 38 } 
	{ out_v_0_we1 sc_out sc_logic 1 signal 38 } 
	{ out_v_0_d1 sc_out sc_lv 32 signal 38 } 
	{ out_v_1_address1 sc_out sc_lv 6 signal 39 } 
	{ out_v_1_ce1 sc_out sc_logic 1 signal 39 } 
	{ out_v_1_we1 sc_out sc_logic 1 signal 39 } 
	{ out_v_1_d1 sc_out sc_lv 32 signal 39 } 
	{ out_v_2_address1 sc_out sc_lv 6 signal 40 } 
	{ out_v_2_ce1 sc_out sc_logic 1 signal 40 } 
	{ out_v_2_we1 sc_out sc_logic 1 signal 40 } 
	{ out_v_2_d1 sc_out sc_lv 32 signal 40 } 
	{ out_v_3_address1 sc_out sc_lv 6 signal 41 } 
	{ out_v_3_ce1 sc_out sc_logic 1 signal 41 } 
	{ out_v_3_we1 sc_out sc_logic 1 signal 41 } 
	{ out_v_3_d1 sc_out sc_lv 32 signal 41 } 
	{ out_v_4_address1 sc_out sc_lv 6 signal 42 } 
	{ out_v_4_ce1 sc_out sc_logic 1 signal 42 } 
	{ out_v_4_we1 sc_out sc_logic 1 signal 42 } 
	{ out_v_4_d1 sc_out sc_lv 32 signal 42 } 
	{ out_v_5_address1 sc_out sc_lv 6 signal 43 } 
	{ out_v_5_ce1 sc_out sc_logic 1 signal 43 } 
	{ out_v_5_we1 sc_out sc_logic 1 signal 43 } 
	{ out_v_5_d1 sc_out sc_lv 32 signal 43 } 
	{ out_v_6_address1 sc_out sc_lv 6 signal 44 } 
	{ out_v_6_ce1 sc_out sc_logic 1 signal 44 } 
	{ out_v_6_we1 sc_out sc_logic 1 signal 44 } 
	{ out_v_6_d1 sc_out sc_lv 32 signal 44 } 
	{ out_v_7_address1 sc_out sc_lv 6 signal 45 } 
	{ out_v_7_ce1 sc_out sc_logic 1 signal 45 } 
	{ out_v_7_we1 sc_out sc_logic 1 signal 45 } 
	{ out_v_7_d1 sc_out sc_lv 32 signal 45 } 
	{ out_v_8_address1 sc_out sc_lv 6 signal 46 } 
	{ out_v_8_ce1 sc_out sc_logic 1 signal 46 } 
	{ out_v_8_we1 sc_out sc_logic 1 signal 46 } 
	{ out_v_8_d1 sc_out sc_lv 32 signal 46 } 
	{ out_v_9_address1 sc_out sc_lv 6 signal 47 } 
	{ out_v_9_ce1 sc_out sc_logic 1 signal 47 } 
	{ out_v_9_we1 sc_out sc_logic 1 signal 47 } 
	{ out_v_9_d1 sc_out sc_lv 32 signal 47 } 
	{ out_v_10_address1 sc_out sc_lv 6 signal 48 } 
	{ out_v_10_ce1 sc_out sc_logic 1 signal 48 } 
	{ out_v_10_we1 sc_out sc_logic 1 signal 48 } 
	{ out_v_10_d1 sc_out sc_lv 32 signal 48 } 
	{ out_v_11_address1 sc_out sc_lv 6 signal 49 } 
	{ out_v_11_ce1 sc_out sc_logic 1 signal 49 } 
	{ out_v_11_we1 sc_out sc_logic 1 signal 49 } 
	{ out_v_11_d1 sc_out sc_lv 32 signal 49 } 
	{ out_v_12_address1 sc_out sc_lv 6 signal 50 } 
	{ out_v_12_ce1 sc_out sc_logic 1 signal 50 } 
	{ out_v_12_we1 sc_out sc_logic 1 signal 50 } 
	{ out_v_12_d1 sc_out sc_lv 32 signal 50 } 
	{ out_v_13_address1 sc_out sc_lv 6 signal 51 } 
	{ out_v_13_ce1 sc_out sc_logic 1 signal 51 } 
	{ out_v_13_we1 sc_out sc_logic 1 signal 51 } 
	{ out_v_13_d1 sc_out sc_lv 32 signal 51 } 
	{ out_v_14_address1 sc_out sc_lv 6 signal 52 } 
	{ out_v_14_ce1 sc_out sc_logic 1 signal 52 } 
	{ out_v_14_we1 sc_out sc_logic 1 signal 52 } 
	{ out_v_14_d1 sc_out sc_lv 32 signal 52 } 
	{ out_v_15_address1 sc_out sc_lv 6 signal 53 } 
	{ out_v_15_ce1 sc_out sc_logic 1 signal 53 } 
	{ out_v_15_we1 sc_out sc_logic 1 signal 53 } 
	{ out_v_15_d1 sc_out sc_lv 32 signal 53 } 
	{ m_axi_gmem6_0_AWVALID sc_out sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_AWREADY sc_in sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_AWADDR sc_out sc_lv 64 signal 54 } 
	{ m_axi_gmem6_0_AWID sc_out sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_AWLEN sc_out sc_lv 32 signal 54 } 
	{ m_axi_gmem6_0_AWSIZE sc_out sc_lv 3 signal 54 } 
	{ m_axi_gmem6_0_AWBURST sc_out sc_lv 2 signal 54 } 
	{ m_axi_gmem6_0_AWLOCK sc_out sc_lv 2 signal 54 } 
	{ m_axi_gmem6_0_AWCACHE sc_out sc_lv 4 signal 54 } 
	{ m_axi_gmem6_0_AWPROT sc_out sc_lv 3 signal 54 } 
	{ m_axi_gmem6_0_AWQOS sc_out sc_lv 4 signal 54 } 
	{ m_axi_gmem6_0_AWREGION sc_out sc_lv 4 signal 54 } 
	{ m_axi_gmem6_0_AWUSER sc_out sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_WVALID sc_out sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_WREADY sc_in sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_WDATA sc_out sc_lv 32 signal 54 } 
	{ m_axi_gmem6_0_WSTRB sc_out sc_lv 4 signal 54 } 
	{ m_axi_gmem6_0_WLAST sc_out sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_WID sc_out sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_WUSER sc_out sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_ARVALID sc_out sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_ARREADY sc_in sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_ARADDR sc_out sc_lv 64 signal 54 } 
	{ m_axi_gmem6_0_ARID sc_out sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_ARLEN sc_out sc_lv 32 signal 54 } 
	{ m_axi_gmem6_0_ARSIZE sc_out sc_lv 3 signal 54 } 
	{ m_axi_gmem6_0_ARBURST sc_out sc_lv 2 signal 54 } 
	{ m_axi_gmem6_0_ARLOCK sc_out sc_lv 2 signal 54 } 
	{ m_axi_gmem6_0_ARCACHE sc_out sc_lv 4 signal 54 } 
	{ m_axi_gmem6_0_ARPROT sc_out sc_lv 3 signal 54 } 
	{ m_axi_gmem6_0_ARQOS sc_out sc_lv 4 signal 54 } 
	{ m_axi_gmem6_0_ARREGION sc_out sc_lv 4 signal 54 } 
	{ m_axi_gmem6_0_ARUSER sc_out sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_RVALID sc_in sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_RREADY sc_out sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_RDATA sc_in sc_lv 32 signal 54 } 
	{ m_axi_gmem6_0_RLAST sc_in sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_RID sc_in sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_RFIFONUM sc_in sc_lv 13 signal 54 } 
	{ m_axi_gmem6_0_RUSER sc_in sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_RRESP sc_in sc_lv 2 signal 54 } 
	{ m_axi_gmem6_0_BVALID sc_in sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_BREADY sc_out sc_logic 1 signal 54 } 
	{ m_axi_gmem6_0_BRESP sc_in sc_lv 2 signal 54 } 
	{ m_axi_gmem6_0_BID sc_in sc_lv 1 signal 54 } 
	{ m_axi_gmem6_0_BUSER sc_in sc_lv 1 signal 54 } 
	{ wv sc_in sc_lv 64 signal 55 } 
	{ ap_return sc_out sc_lv 64 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "out_q_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_0", "role": "address1" }} , 
 	{ "name": "out_q_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_0", "role": "ce1" }} , 
 	{ "name": "out_q_0_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_0", "role": "we1" }} , 
 	{ "name": "out_q_0_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_0", "role": "d1" }} , 
 	{ "name": "out_q_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_1", "role": "address1" }} , 
 	{ "name": "out_q_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_1", "role": "ce1" }} , 
 	{ "name": "out_q_1_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_1", "role": "we1" }} , 
 	{ "name": "out_q_1_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_1", "role": "d1" }} , 
 	{ "name": "out_q_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_2", "role": "address1" }} , 
 	{ "name": "out_q_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_2", "role": "ce1" }} , 
 	{ "name": "out_q_2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_2", "role": "we1" }} , 
 	{ "name": "out_q_2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_2", "role": "d1" }} , 
 	{ "name": "out_q_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_3", "role": "address1" }} , 
 	{ "name": "out_q_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_3", "role": "ce1" }} , 
 	{ "name": "out_q_3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_3", "role": "we1" }} , 
 	{ "name": "out_q_3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_3", "role": "d1" }} , 
 	{ "name": "out_q_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_4", "role": "address1" }} , 
 	{ "name": "out_q_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_4", "role": "ce1" }} , 
 	{ "name": "out_q_4_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_4", "role": "we1" }} , 
 	{ "name": "out_q_4_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_4", "role": "d1" }} , 
 	{ "name": "out_q_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_5", "role": "address1" }} , 
 	{ "name": "out_q_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_5", "role": "ce1" }} , 
 	{ "name": "out_q_5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_5", "role": "we1" }} , 
 	{ "name": "out_q_5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_5", "role": "d1" }} , 
 	{ "name": "out_q_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_6", "role": "address1" }} , 
 	{ "name": "out_q_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_6", "role": "ce1" }} , 
 	{ "name": "out_q_6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_6", "role": "we1" }} , 
 	{ "name": "out_q_6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_6", "role": "d1" }} , 
 	{ "name": "out_q_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_7", "role": "address1" }} , 
 	{ "name": "out_q_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_7", "role": "ce1" }} , 
 	{ "name": "out_q_7_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_7", "role": "we1" }} , 
 	{ "name": "out_q_7_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_7", "role": "d1" }} , 
 	{ "name": "out_q_8_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_8", "role": "address1" }} , 
 	{ "name": "out_q_8_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_8", "role": "ce1" }} , 
 	{ "name": "out_q_8_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_8", "role": "we1" }} , 
 	{ "name": "out_q_8_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_8", "role": "d1" }} , 
 	{ "name": "out_q_9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_9", "role": "address1" }} , 
 	{ "name": "out_q_9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_9", "role": "ce1" }} , 
 	{ "name": "out_q_9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_9", "role": "we1" }} , 
 	{ "name": "out_q_9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_9", "role": "d1" }} , 
 	{ "name": "out_q_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_10", "role": "address1" }} , 
 	{ "name": "out_q_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_10", "role": "ce1" }} , 
 	{ "name": "out_q_10_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_10", "role": "we1" }} , 
 	{ "name": "out_q_10_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_10", "role": "d1" }} , 
 	{ "name": "out_q_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_11", "role": "address1" }} , 
 	{ "name": "out_q_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_11", "role": "ce1" }} , 
 	{ "name": "out_q_11_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_11", "role": "we1" }} , 
 	{ "name": "out_q_11_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_11", "role": "d1" }} , 
 	{ "name": "out_q_12_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_12", "role": "address1" }} , 
 	{ "name": "out_q_12_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_12", "role": "ce1" }} , 
 	{ "name": "out_q_12_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_12", "role": "we1" }} , 
 	{ "name": "out_q_12_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_12", "role": "d1" }} , 
 	{ "name": "out_q_13_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_13", "role": "address1" }} , 
 	{ "name": "out_q_13_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_13", "role": "ce1" }} , 
 	{ "name": "out_q_13_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_13", "role": "we1" }} , 
 	{ "name": "out_q_13_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_13", "role": "d1" }} , 
 	{ "name": "out_q_14_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_14", "role": "address1" }} , 
 	{ "name": "out_q_14_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_14", "role": "ce1" }} , 
 	{ "name": "out_q_14_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_14", "role": "we1" }} , 
 	{ "name": "out_q_14_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_14", "role": "d1" }} , 
 	{ "name": "out_q_15_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_q_15", "role": "address1" }} , 
 	{ "name": "out_q_15_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_15", "role": "ce1" }} , 
 	{ "name": "out_q_15_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_q_15", "role": "we1" }} , 
 	{ "name": "out_q_15_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_q_15", "role": "d1" }} , 
 	{ "name": "m_axi_gmem0_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_gmem0_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_gmem0_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_gmem0_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWID" }} , 
 	{ "name": "m_axi_gmem0_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_gmem0_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_gmem0_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_gmem0_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_gmem0_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_gmem0_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_gmem0_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_gmem0_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_gmem0_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_gmem0_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_gmem0_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_gmem0_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem0", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_gmem0_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem0", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_gmem0_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_gmem0_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_WID" }} , 
 	{ "name": "m_axi_gmem0_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_gmem0_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_gmem0_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_gmem0_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_gmem0_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARID" }} , 
 	{ "name": "m_axi_gmem0_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_gmem0_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_gmem0_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_gmem0_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_gmem0_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_gmem0_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_gmem0_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_gmem0_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_gmem0_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_gmem0_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_gmem0_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_gmem0_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_gmem0_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_gmem0_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RID" }} , 
 	{ "name": "m_axi_gmem0_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_gmem0_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_gmem0_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem0", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_gmem0_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_gmem0_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_gmem0_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem0", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_gmem0_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_BID" }} , 
 	{ "name": "m_axi_gmem0_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem0", "role": "0_BUSER" }} , 
 	{ "name": "current_token", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "current_token", "role": "default" }} , 
 	{ "name": "m_axi_gmem1_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_gmem1_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_gmem1_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_gmem1_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWID" }} , 
 	{ "name": "m_axi_gmem1_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_gmem1_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_gmem1_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_gmem1_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_gmem1_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_gmem1_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_gmem1_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_gmem1_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_gmem1_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_gmem1_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_gmem1_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_gmem1_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem1", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_gmem1_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem1", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_gmem1_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_gmem1_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_WID" }} , 
 	{ "name": "m_axi_gmem1_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_gmem1_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_gmem1_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_gmem1_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_gmem1_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARID" }} , 
 	{ "name": "m_axi_gmem1_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_gmem1_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_gmem1_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_gmem1_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_gmem1_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_gmem1_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_gmem1_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_gmem1_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_gmem1_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_gmem1_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_gmem1_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_gmem1_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_gmem1_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_gmem1_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RID" }} , 
 	{ "name": "m_axi_gmem1_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_gmem1_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_gmem1_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem1", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_gmem1_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_gmem1_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_gmem1_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem1", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_gmem1_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_BID" }} , 
 	{ "name": "m_axi_gmem1_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem1", "role": "0_BUSER" }} , 
 	{ "name": "wq", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "wq", "role": "default" }} , 
 	{ "name": "out_k_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_0", "role": "address1" }} , 
 	{ "name": "out_k_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_0", "role": "ce1" }} , 
 	{ "name": "out_k_0_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_0", "role": "we1" }} , 
 	{ "name": "out_k_0_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_0", "role": "d1" }} , 
 	{ "name": "out_k_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_1", "role": "address1" }} , 
 	{ "name": "out_k_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_1", "role": "ce1" }} , 
 	{ "name": "out_k_1_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_1", "role": "we1" }} , 
 	{ "name": "out_k_1_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_1", "role": "d1" }} , 
 	{ "name": "out_k_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_2", "role": "address1" }} , 
 	{ "name": "out_k_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_2", "role": "ce1" }} , 
 	{ "name": "out_k_2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_2", "role": "we1" }} , 
 	{ "name": "out_k_2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_2", "role": "d1" }} , 
 	{ "name": "out_k_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_3", "role": "address1" }} , 
 	{ "name": "out_k_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_3", "role": "ce1" }} , 
 	{ "name": "out_k_3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_3", "role": "we1" }} , 
 	{ "name": "out_k_3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_3", "role": "d1" }} , 
 	{ "name": "out_k_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_4", "role": "address1" }} , 
 	{ "name": "out_k_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_4", "role": "ce1" }} , 
 	{ "name": "out_k_4_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_4", "role": "we1" }} , 
 	{ "name": "out_k_4_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_4", "role": "d1" }} , 
 	{ "name": "out_k_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_5", "role": "address1" }} , 
 	{ "name": "out_k_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_5", "role": "ce1" }} , 
 	{ "name": "out_k_5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_5", "role": "we1" }} , 
 	{ "name": "out_k_5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_5", "role": "d1" }} , 
 	{ "name": "out_k_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_6", "role": "address1" }} , 
 	{ "name": "out_k_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_6", "role": "ce1" }} , 
 	{ "name": "out_k_6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_6", "role": "we1" }} , 
 	{ "name": "out_k_6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_6", "role": "d1" }} , 
 	{ "name": "out_k_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_7", "role": "address1" }} , 
 	{ "name": "out_k_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_7", "role": "ce1" }} , 
 	{ "name": "out_k_7_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_7", "role": "we1" }} , 
 	{ "name": "out_k_7_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_7", "role": "d1" }} , 
 	{ "name": "out_k_8_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_8", "role": "address1" }} , 
 	{ "name": "out_k_8_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_8", "role": "ce1" }} , 
 	{ "name": "out_k_8_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_8", "role": "we1" }} , 
 	{ "name": "out_k_8_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_8", "role": "d1" }} , 
 	{ "name": "out_k_9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_9", "role": "address1" }} , 
 	{ "name": "out_k_9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_9", "role": "ce1" }} , 
 	{ "name": "out_k_9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_9", "role": "we1" }} , 
 	{ "name": "out_k_9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_9", "role": "d1" }} , 
 	{ "name": "out_k_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_10", "role": "address1" }} , 
 	{ "name": "out_k_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_10", "role": "ce1" }} , 
 	{ "name": "out_k_10_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_10", "role": "we1" }} , 
 	{ "name": "out_k_10_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_10", "role": "d1" }} , 
 	{ "name": "out_k_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_11", "role": "address1" }} , 
 	{ "name": "out_k_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_11", "role": "ce1" }} , 
 	{ "name": "out_k_11_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_11", "role": "we1" }} , 
 	{ "name": "out_k_11_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_11", "role": "d1" }} , 
 	{ "name": "out_k_12_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_12", "role": "address1" }} , 
 	{ "name": "out_k_12_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_12", "role": "ce1" }} , 
 	{ "name": "out_k_12_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_12", "role": "we1" }} , 
 	{ "name": "out_k_12_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_12", "role": "d1" }} , 
 	{ "name": "out_k_13_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_13", "role": "address1" }} , 
 	{ "name": "out_k_13_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_13", "role": "ce1" }} , 
 	{ "name": "out_k_13_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_13", "role": "we1" }} , 
 	{ "name": "out_k_13_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_13", "role": "d1" }} , 
 	{ "name": "out_k_14_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_14", "role": "address1" }} , 
 	{ "name": "out_k_14_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_14", "role": "ce1" }} , 
 	{ "name": "out_k_14_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_14", "role": "we1" }} , 
 	{ "name": "out_k_14_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_14", "role": "d1" }} , 
 	{ "name": "out_k_15_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_k_15", "role": "address1" }} , 
 	{ "name": "out_k_15_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_15", "role": "ce1" }} , 
 	{ "name": "out_k_15_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_k_15", "role": "we1" }} , 
 	{ "name": "out_k_15_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_k_15", "role": "d1" }} , 
 	{ "name": "m_axi_gmem5_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_gmem5_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_gmem5_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_gmem5_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWID" }} , 
 	{ "name": "m_axi_gmem5_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_gmem5_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_gmem5_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_gmem5_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_gmem5_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_gmem5_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_gmem5_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_gmem5_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_gmem5_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_gmem5_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_gmem5_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_gmem5_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem5", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_gmem5_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem5", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_gmem5_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_gmem5_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_WID" }} , 
 	{ "name": "m_axi_gmem5_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_gmem5_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_gmem5_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_gmem5_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_gmem5_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARID" }} , 
 	{ "name": "m_axi_gmem5_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_gmem5_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_gmem5_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_gmem5_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_gmem5_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_gmem5_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_gmem5_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_gmem5_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_gmem5_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_gmem5_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_gmem5_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_gmem5_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_gmem5_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_gmem5_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RID" }} , 
 	{ "name": "m_axi_gmem5_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_gmem5_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_gmem5_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem5", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_gmem5_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_gmem5_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_gmem5_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem5", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_gmem5_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_BID" }} , 
 	{ "name": "m_axi_gmem5_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem5", "role": "0_BUSER" }} , 
 	{ "name": "wk", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "wk", "role": "default" }} , 
 	{ "name": "out_v_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_0", "role": "address1" }} , 
 	{ "name": "out_v_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_0", "role": "ce1" }} , 
 	{ "name": "out_v_0_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_0", "role": "we1" }} , 
 	{ "name": "out_v_0_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_0", "role": "d1" }} , 
 	{ "name": "out_v_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_1", "role": "address1" }} , 
 	{ "name": "out_v_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_1", "role": "ce1" }} , 
 	{ "name": "out_v_1_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_1", "role": "we1" }} , 
 	{ "name": "out_v_1_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_1", "role": "d1" }} , 
 	{ "name": "out_v_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_2", "role": "address1" }} , 
 	{ "name": "out_v_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_2", "role": "ce1" }} , 
 	{ "name": "out_v_2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_2", "role": "we1" }} , 
 	{ "name": "out_v_2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_2", "role": "d1" }} , 
 	{ "name": "out_v_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_3", "role": "address1" }} , 
 	{ "name": "out_v_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_3", "role": "ce1" }} , 
 	{ "name": "out_v_3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_3", "role": "we1" }} , 
 	{ "name": "out_v_3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_3", "role": "d1" }} , 
 	{ "name": "out_v_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_4", "role": "address1" }} , 
 	{ "name": "out_v_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_4", "role": "ce1" }} , 
 	{ "name": "out_v_4_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_4", "role": "we1" }} , 
 	{ "name": "out_v_4_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_4", "role": "d1" }} , 
 	{ "name": "out_v_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_5", "role": "address1" }} , 
 	{ "name": "out_v_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_5", "role": "ce1" }} , 
 	{ "name": "out_v_5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_5", "role": "we1" }} , 
 	{ "name": "out_v_5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_5", "role": "d1" }} , 
 	{ "name": "out_v_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_6", "role": "address1" }} , 
 	{ "name": "out_v_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_6", "role": "ce1" }} , 
 	{ "name": "out_v_6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_6", "role": "we1" }} , 
 	{ "name": "out_v_6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_6", "role": "d1" }} , 
 	{ "name": "out_v_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_7", "role": "address1" }} , 
 	{ "name": "out_v_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_7", "role": "ce1" }} , 
 	{ "name": "out_v_7_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_7", "role": "we1" }} , 
 	{ "name": "out_v_7_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_7", "role": "d1" }} , 
 	{ "name": "out_v_8_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_8", "role": "address1" }} , 
 	{ "name": "out_v_8_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_8", "role": "ce1" }} , 
 	{ "name": "out_v_8_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_8", "role": "we1" }} , 
 	{ "name": "out_v_8_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_8", "role": "d1" }} , 
 	{ "name": "out_v_9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_9", "role": "address1" }} , 
 	{ "name": "out_v_9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_9", "role": "ce1" }} , 
 	{ "name": "out_v_9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_9", "role": "we1" }} , 
 	{ "name": "out_v_9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_9", "role": "d1" }} , 
 	{ "name": "out_v_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_10", "role": "address1" }} , 
 	{ "name": "out_v_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_10", "role": "ce1" }} , 
 	{ "name": "out_v_10_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_10", "role": "we1" }} , 
 	{ "name": "out_v_10_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_10", "role": "d1" }} , 
 	{ "name": "out_v_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_11", "role": "address1" }} , 
 	{ "name": "out_v_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_11", "role": "ce1" }} , 
 	{ "name": "out_v_11_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_11", "role": "we1" }} , 
 	{ "name": "out_v_11_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_11", "role": "d1" }} , 
 	{ "name": "out_v_12_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_12", "role": "address1" }} , 
 	{ "name": "out_v_12_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_12", "role": "ce1" }} , 
 	{ "name": "out_v_12_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_12", "role": "we1" }} , 
 	{ "name": "out_v_12_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_12", "role": "d1" }} , 
 	{ "name": "out_v_13_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_13", "role": "address1" }} , 
 	{ "name": "out_v_13_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_13", "role": "ce1" }} , 
 	{ "name": "out_v_13_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_13", "role": "we1" }} , 
 	{ "name": "out_v_13_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_13", "role": "d1" }} , 
 	{ "name": "out_v_14_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_14", "role": "address1" }} , 
 	{ "name": "out_v_14_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_14", "role": "ce1" }} , 
 	{ "name": "out_v_14_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_14", "role": "we1" }} , 
 	{ "name": "out_v_14_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_14", "role": "d1" }} , 
 	{ "name": "out_v_15_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "out_v_15", "role": "address1" }} , 
 	{ "name": "out_v_15_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_15", "role": "ce1" }} , 
 	{ "name": "out_v_15_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "out_v_15", "role": "we1" }} , 
 	{ "name": "out_v_15_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "out_v_15", "role": "d1" }} , 
 	{ "name": "m_axi_gmem6_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_gmem6_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_gmem6_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_gmem6_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWID" }} , 
 	{ "name": "m_axi_gmem6_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_gmem6_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_gmem6_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_gmem6_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_gmem6_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_gmem6_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_gmem6_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_gmem6_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_gmem6_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_gmem6_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_gmem6_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_gmem6_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem6", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_gmem6_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem6", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_gmem6_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_gmem6_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_WID" }} , 
 	{ "name": "m_axi_gmem6_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_gmem6_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_gmem6_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_gmem6_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_gmem6_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARID" }} , 
 	{ "name": "m_axi_gmem6_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_gmem6_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_gmem6_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_gmem6_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_gmem6_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_gmem6_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_gmem6_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_gmem6_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_gmem6_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_gmem6_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_gmem6_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_gmem6_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_gmem6_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_gmem6_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RID" }} , 
 	{ "name": "m_axi_gmem6_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_gmem6_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_gmem6_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem6", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_gmem6_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_gmem6_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_gmem6_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem6", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_gmem6_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_BID" }} , 
 	{ "name": "m_axi_gmem6_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem6", "role": "0_BUSER" }} , 
 	{ "name": "wv", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "wv", "role": "default" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set ArgLastReadFirstWriteLatency {
	Block_entry_gmem0_rd_proc {
		out_q_0 {Type O LastRead -1 FirstWrite 1}
		out_q_1 {Type O LastRead -1 FirstWrite 1}
		out_q_2 {Type O LastRead -1 FirstWrite 1}
		out_q_3 {Type O LastRead -1 FirstWrite 1}
		out_q_4 {Type O LastRead -1 FirstWrite 1}
		out_q_5 {Type O LastRead -1 FirstWrite 1}
		out_q_6 {Type O LastRead -1 FirstWrite 1}
		out_q_7 {Type O LastRead -1 FirstWrite 1}
		out_q_8 {Type O LastRead -1 FirstWrite 1}
		out_q_9 {Type O LastRead -1 FirstWrite 1}
		out_q_10 {Type O LastRead -1 FirstWrite 1}
		out_q_11 {Type O LastRead -1 FirstWrite 1}
		out_q_12 {Type O LastRead -1 FirstWrite 1}
		out_q_13 {Type O LastRead -1 FirstWrite 1}
		out_q_14 {Type O LastRead -1 FirstWrite 1}
		out_q_15 {Type O LastRead -1 FirstWrite 1}
		gmem0 {Type I LastRead 13 FirstWrite -1}
		current_token {Type I LastRead 0 FirstWrite -1}
		gmem1 {Type I LastRead 27 FirstWrite -1}
		wq {Type I LastRead 0 FirstWrite -1}
		out_k_0 {Type O LastRead -1 FirstWrite 1}
		out_k_1 {Type O LastRead -1 FirstWrite 1}
		out_k_2 {Type O LastRead -1 FirstWrite 1}
		out_k_3 {Type O LastRead -1 FirstWrite 1}
		out_k_4 {Type O LastRead -1 FirstWrite 1}
		out_k_5 {Type O LastRead -1 FirstWrite 1}
		out_k_6 {Type O LastRead -1 FirstWrite 1}
		out_k_7 {Type O LastRead -1 FirstWrite 1}
		out_k_8 {Type O LastRead -1 FirstWrite 1}
		out_k_9 {Type O LastRead -1 FirstWrite 1}
		out_k_10 {Type O LastRead -1 FirstWrite 1}
		out_k_11 {Type O LastRead -1 FirstWrite 1}
		out_k_12 {Type O LastRead -1 FirstWrite 1}
		out_k_13 {Type O LastRead -1 FirstWrite 1}
		out_k_14 {Type O LastRead -1 FirstWrite 1}
		out_k_15 {Type O LastRead -1 FirstWrite 1}
		gmem5 {Type I LastRead 27 FirstWrite -1}
		wk {Type I LastRead 2 FirstWrite -1}
		out_v_0 {Type O LastRead -1 FirstWrite 1}
		out_v_1 {Type O LastRead -1 FirstWrite 1}
		out_v_2 {Type O LastRead -1 FirstWrite 1}
		out_v_3 {Type O LastRead -1 FirstWrite 1}
		out_v_4 {Type O LastRead -1 FirstWrite 1}
		out_v_5 {Type O LastRead -1 FirstWrite 1}
		out_v_6 {Type O LastRead -1 FirstWrite 1}
		out_v_7 {Type O LastRead -1 FirstWrite 1}
		out_v_8 {Type O LastRead -1 FirstWrite 1}
		out_v_9 {Type O LastRead -1 FirstWrite 1}
		out_v_10 {Type O LastRead -1 FirstWrite 1}
		out_v_11 {Type O LastRead -1 FirstWrite 1}
		out_v_12 {Type O LastRead -1 FirstWrite 1}
		out_v_13 {Type O LastRead -1 FirstWrite 1}
		out_v_14 {Type O LastRead -1 FirstWrite 1}
		out_v_15 {Type O LastRead -1 FirstWrite 1}
		gmem6 {Type I LastRead 27 FirstWrite -1}
		wv {Type I LastRead 4 FirstWrite -1}}
	matmul_216_218_1_1 {
		o_vec_0 {Type O LastRead -1 FirstWrite 1}
		o_vec_1 {Type O LastRead -1 FirstWrite 1}
		o_vec_2 {Type O LastRead -1 FirstWrite 1}
		o_vec_3 {Type O LastRead -1 FirstWrite 1}
		o_vec_4 {Type O LastRead -1 FirstWrite 1}
		o_vec_5 {Type O LastRead -1 FirstWrite 1}
		o_vec_6 {Type O LastRead -1 FirstWrite 1}
		o_vec_7 {Type O LastRead -1 FirstWrite 1}
		o_vec_8 {Type O LastRead -1 FirstWrite 1}
		o_vec_9 {Type O LastRead -1 FirstWrite 1}
		o_vec_10 {Type O LastRead -1 FirstWrite 1}
		o_vec_11 {Type O LastRead -1 FirstWrite 1}
		o_vec_12 {Type O LastRead -1 FirstWrite 1}
		o_vec_13 {Type O LastRead -1 FirstWrite 1}
		o_vec_14 {Type O LastRead -1 FirstWrite 1}
		o_vec_15 {Type O LastRead -1 FirstWrite 1}
		gmem0 {Type I LastRead 13 FirstWrite -1}
		i_vec {Type I LastRead 0 FirstWrite -1}
		gmem1 {Type I LastRead 27 FirstWrite -1}
		i_mat {Type I LastRead 0 FirstWrite -1}}
	load_vec {
		gmem0 {Type I LastRead 13 FirstWrite -1}
		vec {Type I LastRead 0 FirstWrite -1}
		vec_stream {Type O LastRead -1 FirstWrite 13}}
	load_mat_burst {
		gmem1 {Type I LastRead 27 FirstWrite -1}
		mat {Type I LastRead 0 FirstWrite -1}
		mat_stream {Type O LastRead -1 FirstWrite 12}}
	compute_vec_mat {
		vec_stream {Type I LastRead 1 FirstWrite -1}
		mat_stream {Type I LastRead 16 FirstWrite -1}
		res_stream {Type O LastRead -1 FirstWrite 20}}
	compute_vec_mat_Pipeline_VITIS_LOOP_48_1 {
		vec_local_15 {Type O LastRead -1 FirstWrite 1}
		vec_local_14 {Type O LastRead -1 FirstWrite 1}
		vec_local_13 {Type O LastRead -1 FirstWrite 1}
		vec_local_12 {Type O LastRead -1 FirstWrite 1}
		vec_local_11 {Type O LastRead -1 FirstWrite 1}
		vec_local_10 {Type O LastRead -1 FirstWrite 1}
		vec_local_9 {Type O LastRead -1 FirstWrite 1}
		vec_local_8 {Type O LastRead -1 FirstWrite 1}
		vec_local_7 {Type O LastRead -1 FirstWrite 1}
		vec_local_6 {Type O LastRead -1 FirstWrite 1}
		vec_local_5 {Type O LastRead -1 FirstWrite 1}
		vec_local_4 {Type O LastRead -1 FirstWrite 1}
		vec_local_3 {Type O LastRead -1 FirstWrite 1}
		vec_local_2 {Type O LastRead -1 FirstWrite 1}
		vec_local_1 {Type O LastRead -1 FirstWrite 1}
		vec_local {Type O LastRead -1 FirstWrite 1}
		vec_stream {Type I LastRead 1 FirstWrite -1}}
	compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 {
		res_stream {Type O LastRead -1 FirstWrite 20}
		mat_stream {Type I LastRead 16 FirstWrite -1}
		vec_local {Type I LastRead 0 FirstWrite -1}
		vec_local_1 {Type I LastRead 0 FirstWrite -1}
		vec_local_2 {Type I LastRead 0 FirstWrite -1}
		vec_local_3 {Type I LastRead 0 FirstWrite -1}
		vec_local_4 {Type I LastRead 0 FirstWrite -1}
		vec_local_5 {Type I LastRead 0 FirstWrite -1}
		vec_local_6 {Type I LastRead 0 FirstWrite -1}
		vec_local_7 {Type I LastRead 0 FirstWrite -1}
		vec_local_8 {Type I LastRead 0 FirstWrite -1}
		vec_local_9 {Type I LastRead 0 FirstWrite -1}
		vec_local_10 {Type I LastRead 0 FirstWrite -1}
		vec_local_11 {Type I LastRead 0 FirstWrite -1}
		vec_local_12 {Type I LastRead 0 FirstWrite -1}
		vec_local_13 {Type I LastRead 0 FirstWrite -1}
		vec_local_14 {Type I LastRead 0 FirstWrite -1}
		vec_local_15 {Type I LastRead 0 FirstWrite -1}}
	matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc {
		o_vec_15 {Type O LastRead -1 FirstWrite 1}
		o_vec_14 {Type O LastRead -1 FirstWrite 1}
		o_vec_13 {Type O LastRead -1 FirstWrite 1}
		o_vec_12 {Type O LastRead -1 FirstWrite 1}
		o_vec_11 {Type O LastRead -1 FirstWrite 1}
		o_vec_10 {Type O LastRead -1 FirstWrite 1}
		o_vec_9 {Type O LastRead -1 FirstWrite 1}
		o_vec_8 {Type O LastRead -1 FirstWrite 1}
		o_vec_7 {Type O LastRead -1 FirstWrite 1}
		o_vec_6 {Type O LastRead -1 FirstWrite 1}
		o_vec_5 {Type O LastRead -1 FirstWrite 1}
		o_vec_4 {Type O LastRead -1 FirstWrite 1}
		o_vec_3 {Type O LastRead -1 FirstWrite 1}
		o_vec_2 {Type O LastRead -1 FirstWrite 1}
		o_vec_1 {Type O LastRead -1 FirstWrite 1}
		o_vec_0 {Type O LastRead -1 FirstWrite 1}
		res_stream {Type I LastRead 1 FirstWrite -1}}
	matmul_216_219_1 {
		o_vec_0 {Type O LastRead -1 FirstWrite 1}
		o_vec_1 {Type O LastRead -1 FirstWrite 1}
		o_vec_2 {Type O LastRead -1 FirstWrite 1}
		o_vec_3 {Type O LastRead -1 FirstWrite 1}
		o_vec_4 {Type O LastRead -1 FirstWrite 1}
		o_vec_5 {Type O LastRead -1 FirstWrite 1}
		o_vec_6 {Type O LastRead -1 FirstWrite 1}
		o_vec_7 {Type O LastRead -1 FirstWrite 1}
		o_vec_8 {Type O LastRead -1 FirstWrite 1}
		o_vec_9 {Type O LastRead -1 FirstWrite 1}
		o_vec_10 {Type O LastRead -1 FirstWrite 1}
		o_vec_11 {Type O LastRead -1 FirstWrite 1}
		o_vec_12 {Type O LastRead -1 FirstWrite 1}
		o_vec_13 {Type O LastRead -1 FirstWrite 1}
		o_vec_14 {Type O LastRead -1 FirstWrite 1}
		o_vec_15 {Type O LastRead -1 FirstWrite 1}
		gmem0 {Type I LastRead 13 FirstWrite -1}
		i_vec {Type I LastRead 0 FirstWrite -1}
		gmem5 {Type I LastRead 27 FirstWrite -1}
		i_mat {Type I LastRead 0 FirstWrite -1}}
	load_vec_2 {
		gmem0 {Type I LastRead 13 FirstWrite -1}
		vec {Type I LastRead 0 FirstWrite -1}
		vec_stream {Type O LastRead -1 FirstWrite 13}}
	load_mat_burst_3 {
		gmem5 {Type I LastRead 27 FirstWrite -1}
		mat {Type I LastRead 0 FirstWrite -1}
		mat_stream {Type O LastRead -1 FirstWrite 12}}
	compute_vec_mat_4 {
		vec_stream {Type I LastRead 1 FirstWrite -1}
		mat_stream {Type I LastRead 16 FirstWrite -1}
		res_stream {Type O LastRead -1 FirstWrite 20}}
	compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 {
		vec_local_15 {Type O LastRead -1 FirstWrite 1}
		vec_local_14 {Type O LastRead -1 FirstWrite 1}
		vec_local_13 {Type O LastRead -1 FirstWrite 1}
		vec_local_12 {Type O LastRead -1 FirstWrite 1}
		vec_local_11 {Type O LastRead -1 FirstWrite 1}
		vec_local_10 {Type O LastRead -1 FirstWrite 1}
		vec_local_9 {Type O LastRead -1 FirstWrite 1}
		vec_local_8 {Type O LastRead -1 FirstWrite 1}
		vec_local_7 {Type O LastRead -1 FirstWrite 1}
		vec_local_6 {Type O LastRead -1 FirstWrite 1}
		vec_local_5 {Type O LastRead -1 FirstWrite 1}
		vec_local_4 {Type O LastRead -1 FirstWrite 1}
		vec_local_3 {Type O LastRead -1 FirstWrite 1}
		vec_local_2 {Type O LastRead -1 FirstWrite 1}
		vec_local_1 {Type O LastRead -1 FirstWrite 1}
		vec_local {Type O LastRead -1 FirstWrite 1}
		vec_stream {Type I LastRead 1 FirstWrite -1}}
	compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 {
		res_stream {Type O LastRead -1 FirstWrite 20}
		mat_stream {Type I LastRead 16 FirstWrite -1}
		vec_local {Type I LastRead 0 FirstWrite -1}
		vec_local_1 {Type I LastRead 0 FirstWrite -1}
		vec_local_2 {Type I LastRead 0 FirstWrite -1}
		vec_local_3 {Type I LastRead 0 FirstWrite -1}
		vec_local_4 {Type I LastRead 0 FirstWrite -1}
		vec_local_5 {Type I LastRead 0 FirstWrite -1}
		vec_local_6 {Type I LastRead 0 FirstWrite -1}
		vec_local_7 {Type I LastRead 0 FirstWrite -1}
		vec_local_8 {Type I LastRead 0 FirstWrite -1}
		vec_local_9 {Type I LastRead 0 FirstWrite -1}
		vec_local_10 {Type I LastRead 0 FirstWrite -1}
		vec_local_11 {Type I LastRead 0 FirstWrite -1}
		vec_local_12 {Type I LastRead 0 FirstWrite -1}
		vec_local_13 {Type I LastRead 0 FirstWrite -1}
		vec_local_14 {Type I LastRead 0 FirstWrite -1}
		vec_local_15 {Type I LastRead 0 FirstWrite -1}}
	matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc {
		o_vec_15 {Type O LastRead -1 FirstWrite 1}
		o_vec_14 {Type O LastRead -1 FirstWrite 1}
		o_vec_13 {Type O LastRead -1 FirstWrite 1}
		o_vec_12 {Type O LastRead -1 FirstWrite 1}
		o_vec_11 {Type O LastRead -1 FirstWrite 1}
		o_vec_10 {Type O LastRead -1 FirstWrite 1}
		o_vec_9 {Type O LastRead -1 FirstWrite 1}
		o_vec_8 {Type O LastRead -1 FirstWrite 1}
		o_vec_7 {Type O LastRead -1 FirstWrite 1}
		o_vec_6 {Type O LastRead -1 FirstWrite 1}
		o_vec_5 {Type O LastRead -1 FirstWrite 1}
		o_vec_4 {Type O LastRead -1 FirstWrite 1}
		o_vec_3 {Type O LastRead -1 FirstWrite 1}
		o_vec_2 {Type O LastRead -1 FirstWrite 1}
		o_vec_1 {Type O LastRead -1 FirstWrite 1}
		o_vec_0 {Type O LastRead -1 FirstWrite 1}
		res_stream {Type I LastRead 1 FirstWrite -1}}
	matmul_216_1 {
		o_vec_0 {Type O LastRead -1 FirstWrite 1}
		o_vec_1 {Type O LastRead -1 FirstWrite 1}
		o_vec_2 {Type O LastRead -1 FirstWrite 1}
		o_vec_3 {Type O LastRead -1 FirstWrite 1}
		o_vec_4 {Type O LastRead -1 FirstWrite 1}
		o_vec_5 {Type O LastRead -1 FirstWrite 1}
		o_vec_6 {Type O LastRead -1 FirstWrite 1}
		o_vec_7 {Type O LastRead -1 FirstWrite 1}
		o_vec_8 {Type O LastRead -1 FirstWrite 1}
		o_vec_9 {Type O LastRead -1 FirstWrite 1}
		o_vec_10 {Type O LastRead -1 FirstWrite 1}
		o_vec_11 {Type O LastRead -1 FirstWrite 1}
		o_vec_12 {Type O LastRead -1 FirstWrite 1}
		o_vec_13 {Type O LastRead -1 FirstWrite 1}
		o_vec_14 {Type O LastRead -1 FirstWrite 1}
		o_vec_15 {Type O LastRead -1 FirstWrite 1}
		gmem0 {Type I LastRead 13 FirstWrite -1}
		i_vec {Type I LastRead 0 FirstWrite -1}
		gmem6 {Type I LastRead 27 FirstWrite -1}
		i_mat {Type I LastRead 0 FirstWrite -1}}
	load_vec_5 {
		gmem0 {Type I LastRead 13 FirstWrite -1}
		vec {Type I LastRead 0 FirstWrite -1}
		vec_stream {Type O LastRead -1 FirstWrite 13}}
	load_mat_burst_6 {
		gmem6 {Type I LastRead 27 FirstWrite -1}
		mat {Type I LastRead 0 FirstWrite -1}
		mat_stream {Type O LastRead -1 FirstWrite 12}}
	compute_vec_mat_7 {
		vec_stream {Type I LastRead 1 FirstWrite -1}
		mat_stream {Type I LastRead 16 FirstWrite -1}
		res_stream {Type O LastRead -1 FirstWrite 20}}
	compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 {
		vec_local_15 {Type O LastRead -1 FirstWrite 1}
		vec_local_14 {Type O LastRead -1 FirstWrite 1}
		vec_local_13 {Type O LastRead -1 FirstWrite 1}
		vec_local_12 {Type O LastRead -1 FirstWrite 1}
		vec_local_11 {Type O LastRead -1 FirstWrite 1}
		vec_local_10 {Type O LastRead -1 FirstWrite 1}
		vec_local_9 {Type O LastRead -1 FirstWrite 1}
		vec_local_8 {Type O LastRead -1 FirstWrite 1}
		vec_local_7 {Type O LastRead -1 FirstWrite 1}
		vec_local_6 {Type O LastRead -1 FirstWrite 1}
		vec_local_5 {Type O LastRead -1 FirstWrite 1}
		vec_local_4 {Type O LastRead -1 FirstWrite 1}
		vec_local_3 {Type O LastRead -1 FirstWrite 1}
		vec_local_2 {Type O LastRead -1 FirstWrite 1}
		vec_local_1 {Type O LastRead -1 FirstWrite 1}
		vec_local {Type O LastRead -1 FirstWrite 1}
		vec_stream {Type I LastRead 1 FirstWrite -1}}
	compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 {
		res_stream {Type O LastRead -1 FirstWrite 20}
		mat_stream {Type I LastRead 16 FirstWrite -1}
		vec_local {Type I LastRead 0 FirstWrite -1}
		vec_local_1 {Type I LastRead 0 FirstWrite -1}
		vec_local_2 {Type I LastRead 0 FirstWrite -1}
		vec_local_3 {Type I LastRead 0 FirstWrite -1}
		vec_local_4 {Type I LastRead 0 FirstWrite -1}
		vec_local_5 {Type I LastRead 0 FirstWrite -1}
		vec_local_6 {Type I LastRead 0 FirstWrite -1}
		vec_local_7 {Type I LastRead 0 FirstWrite -1}
		vec_local_8 {Type I LastRead 0 FirstWrite -1}
		vec_local_9 {Type I LastRead 0 FirstWrite -1}
		vec_local_10 {Type I LastRead 0 FirstWrite -1}
		vec_local_11 {Type I LastRead 0 FirstWrite -1}
		vec_local_12 {Type I LastRead 0 FirstWrite -1}
		vec_local_13 {Type I LastRead 0 FirstWrite -1}
		vec_local_14 {Type I LastRead 0 FirstWrite -1}
		vec_local_15 {Type I LastRead 0 FirstWrite -1}}
	matmul_216_1_Loop_VITIS_LOOP_113_1_proc {
		o_vec_15 {Type O LastRead -1 FirstWrite 1}
		o_vec_14 {Type O LastRead -1 FirstWrite 1}
		o_vec_13 {Type O LastRead -1 FirstWrite 1}
		o_vec_12 {Type O LastRead -1 FirstWrite 1}
		o_vec_11 {Type O LastRead -1 FirstWrite 1}
		o_vec_10 {Type O LastRead -1 FirstWrite 1}
		o_vec_9 {Type O LastRead -1 FirstWrite 1}
		o_vec_8 {Type O LastRead -1 FirstWrite 1}
		o_vec_7 {Type O LastRead -1 FirstWrite 1}
		o_vec_6 {Type O LastRead -1 FirstWrite 1}
		o_vec_5 {Type O LastRead -1 FirstWrite 1}
		o_vec_4 {Type O LastRead -1 FirstWrite 1}
		o_vec_3 {Type O LastRead -1 FirstWrite 1}
		o_vec_2 {Type O LastRead -1 FirstWrite 1}
		o_vec_1 {Type O LastRead -1 FirstWrite 1}
		o_vec_0 {Type O LastRead -1 FirstWrite 1}
		res_stream {Type I LastRead 1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "1771889", "Max" : "1771889"}
	, {"Name" : "Interval", "Min" : "1771889", "Max" : "1771889"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	out_q_0 { ap_memory {  { out_q_0_address1 MemPortADDR2 1 6 }  { out_q_0_ce1 MemPortCE2 1 1 }  { out_q_0_we1 MemPortWE2 1 1 }  { out_q_0_d1 MemPortDIN2 1 32 } } }
	out_q_1 { ap_memory {  { out_q_1_address1 MemPortADDR2 1 6 }  { out_q_1_ce1 MemPortCE2 1 1 }  { out_q_1_we1 MemPortWE2 1 1 }  { out_q_1_d1 MemPortDIN2 1 32 } } }
	out_q_2 { ap_memory {  { out_q_2_address1 MemPortADDR2 1 6 }  { out_q_2_ce1 MemPortCE2 1 1 }  { out_q_2_we1 MemPortWE2 1 1 }  { out_q_2_d1 MemPortDIN2 1 32 } } }
	out_q_3 { ap_memory {  { out_q_3_address1 MemPortADDR2 1 6 }  { out_q_3_ce1 MemPortCE2 1 1 }  { out_q_3_we1 MemPortWE2 1 1 }  { out_q_3_d1 MemPortDIN2 1 32 } } }
	out_q_4 { ap_memory {  { out_q_4_address1 MemPortADDR2 1 6 }  { out_q_4_ce1 MemPortCE2 1 1 }  { out_q_4_we1 MemPortWE2 1 1 }  { out_q_4_d1 MemPortDIN2 1 32 } } }
	out_q_5 { ap_memory {  { out_q_5_address1 MemPortADDR2 1 6 }  { out_q_5_ce1 MemPortCE2 1 1 }  { out_q_5_we1 MemPortWE2 1 1 }  { out_q_5_d1 MemPortDIN2 1 32 } } }
	out_q_6 { ap_memory {  { out_q_6_address1 MemPortADDR2 1 6 }  { out_q_6_ce1 MemPortCE2 1 1 }  { out_q_6_we1 MemPortWE2 1 1 }  { out_q_6_d1 MemPortDIN2 1 32 } } }
	out_q_7 { ap_memory {  { out_q_7_address1 MemPortADDR2 1 6 }  { out_q_7_ce1 MemPortCE2 1 1 }  { out_q_7_we1 MemPortWE2 1 1 }  { out_q_7_d1 MemPortDIN2 1 32 } } }
	out_q_8 { ap_memory {  { out_q_8_address1 MemPortADDR2 1 6 }  { out_q_8_ce1 MemPortCE2 1 1 }  { out_q_8_we1 MemPortWE2 1 1 }  { out_q_8_d1 MemPortDIN2 1 32 } } }
	out_q_9 { ap_memory {  { out_q_9_address1 MemPortADDR2 1 6 }  { out_q_9_ce1 MemPortCE2 1 1 }  { out_q_9_we1 MemPortWE2 1 1 }  { out_q_9_d1 MemPortDIN2 1 32 } } }
	out_q_10 { ap_memory {  { out_q_10_address1 MemPortADDR2 1 6 }  { out_q_10_ce1 MemPortCE2 1 1 }  { out_q_10_we1 MemPortWE2 1 1 }  { out_q_10_d1 MemPortDIN2 1 32 } } }
	out_q_11 { ap_memory {  { out_q_11_address1 MemPortADDR2 1 6 }  { out_q_11_ce1 MemPortCE2 1 1 }  { out_q_11_we1 MemPortWE2 1 1 }  { out_q_11_d1 MemPortDIN2 1 32 } } }
	out_q_12 { ap_memory {  { out_q_12_address1 MemPortADDR2 1 6 }  { out_q_12_ce1 MemPortCE2 1 1 }  { out_q_12_we1 MemPortWE2 1 1 }  { out_q_12_d1 MemPortDIN2 1 32 } } }
	out_q_13 { ap_memory {  { out_q_13_address1 MemPortADDR2 1 6 }  { out_q_13_ce1 MemPortCE2 1 1 }  { out_q_13_we1 MemPortWE2 1 1 }  { out_q_13_d1 MemPortDIN2 1 32 } } }
	out_q_14 { ap_memory {  { out_q_14_address1 MemPortADDR2 1 6 }  { out_q_14_ce1 MemPortCE2 1 1 }  { out_q_14_we1 MemPortWE2 1 1 }  { out_q_14_d1 MemPortDIN2 1 32 } } }
	out_q_15 { ap_memory {  { out_q_15_address1 MemPortADDR2 1 6 }  { out_q_15_ce1 MemPortCE2 1 1 }  { out_q_15_we1 MemPortWE2 1 1 }  { out_q_15_d1 MemPortDIN2 1 32 } } }
	 { m_axi {  { m_axi_gmem0_0_AWVALID VALID 1 1 }  { m_axi_gmem0_0_AWREADY READY 0 1 }  { m_axi_gmem0_0_AWADDR ADDR 1 64 }  { m_axi_gmem0_0_AWID ID 1 1 }  { m_axi_gmem0_0_AWLEN SIZE 1 32 }  { m_axi_gmem0_0_AWSIZE BURST 1 3 }  { m_axi_gmem0_0_AWBURST LOCK 1 2 }  { m_axi_gmem0_0_AWLOCK CACHE 1 2 }  { m_axi_gmem0_0_AWCACHE PROT 1 4 }  { m_axi_gmem0_0_AWPROT QOS 1 3 }  { m_axi_gmem0_0_AWQOS REGION 1 4 }  { m_axi_gmem0_0_AWREGION USER 1 4 }  { m_axi_gmem0_0_AWUSER DATA 1 1 }  { m_axi_gmem0_0_WVALID VALID 1 1 }  { m_axi_gmem0_0_WREADY READY 0 1 }  { m_axi_gmem0_0_WDATA FIFONUM 1 32 }  { m_axi_gmem0_0_WSTRB STRB 1 4 }  { m_axi_gmem0_0_WLAST LAST 1 1 }  { m_axi_gmem0_0_WID ID 1 1 }  { m_axi_gmem0_0_WUSER DATA 1 1 }  { m_axi_gmem0_0_ARVALID VALID 1 1 }  { m_axi_gmem0_0_ARREADY READY 0 1 }  { m_axi_gmem0_0_ARADDR ADDR 1 64 }  { m_axi_gmem0_0_ARID ID 1 1 }  { m_axi_gmem0_0_ARLEN SIZE 1 32 }  { m_axi_gmem0_0_ARSIZE BURST 1 3 }  { m_axi_gmem0_0_ARBURST LOCK 1 2 }  { m_axi_gmem0_0_ARLOCK CACHE 1 2 }  { m_axi_gmem0_0_ARCACHE PROT 1 4 }  { m_axi_gmem0_0_ARPROT QOS 1 3 }  { m_axi_gmem0_0_ARQOS REGION 1 4 }  { m_axi_gmem0_0_ARREGION USER 1 4 }  { m_axi_gmem0_0_ARUSER DATA 1 1 }  { m_axi_gmem0_0_RVALID VALID 0 1 }  { m_axi_gmem0_0_RREADY READY 1 1 }  { m_axi_gmem0_0_RDATA FIFONUM 0 32 }  { m_axi_gmem0_0_RLAST LAST 0 1 }  { m_axi_gmem0_0_RID ID 0 1 }  { m_axi_gmem0_0_RFIFONUM LEN 0 13 }  { m_axi_gmem0_0_RUSER DATA 0 1 }  { m_axi_gmem0_0_RRESP RESP 0 2 }  { m_axi_gmem0_0_BVALID VALID 0 1 }  { m_axi_gmem0_0_BREADY READY 1 1 }  { m_axi_gmem0_0_BRESP RESP 0 2 }  { m_axi_gmem0_0_BID ID 0 1 }  { m_axi_gmem0_0_BUSER DATA 0 1 } } }
	current_token { ap_none {  { current_token in_data 0 64 } } }
	 { m_axi {  { m_axi_gmem1_0_AWVALID VALID 1 1 }  { m_axi_gmem1_0_AWREADY READY 0 1 }  { m_axi_gmem1_0_AWADDR ADDR 1 64 }  { m_axi_gmem1_0_AWID ID 1 1 }  { m_axi_gmem1_0_AWLEN SIZE 1 32 }  { m_axi_gmem1_0_AWSIZE BURST 1 3 }  { m_axi_gmem1_0_AWBURST LOCK 1 2 }  { m_axi_gmem1_0_AWLOCK CACHE 1 2 }  { m_axi_gmem1_0_AWCACHE PROT 1 4 }  { m_axi_gmem1_0_AWPROT QOS 1 3 }  { m_axi_gmem1_0_AWQOS REGION 1 4 }  { m_axi_gmem1_0_AWREGION USER 1 4 }  { m_axi_gmem1_0_AWUSER DATA 1 1 }  { m_axi_gmem1_0_WVALID VALID 1 1 }  { m_axi_gmem1_0_WREADY READY 0 1 }  { m_axi_gmem1_0_WDATA FIFONUM 1 32 }  { m_axi_gmem1_0_WSTRB STRB 1 4 }  { m_axi_gmem1_0_WLAST LAST 1 1 }  { m_axi_gmem1_0_WID ID 1 1 }  { m_axi_gmem1_0_WUSER DATA 1 1 }  { m_axi_gmem1_0_ARVALID VALID 1 1 }  { m_axi_gmem1_0_ARREADY READY 0 1 }  { m_axi_gmem1_0_ARADDR ADDR 1 64 }  { m_axi_gmem1_0_ARID ID 1 1 }  { m_axi_gmem1_0_ARLEN SIZE 1 32 }  { m_axi_gmem1_0_ARSIZE BURST 1 3 }  { m_axi_gmem1_0_ARBURST LOCK 1 2 }  { m_axi_gmem1_0_ARLOCK CACHE 1 2 }  { m_axi_gmem1_0_ARCACHE PROT 1 4 }  { m_axi_gmem1_0_ARPROT QOS 1 3 }  { m_axi_gmem1_0_ARQOS REGION 1 4 }  { m_axi_gmem1_0_ARREGION USER 1 4 }  { m_axi_gmem1_0_ARUSER DATA 1 1 }  { m_axi_gmem1_0_RVALID VALID 0 1 }  { m_axi_gmem1_0_RREADY READY 1 1 }  { m_axi_gmem1_0_RDATA FIFONUM 0 32 }  { m_axi_gmem1_0_RLAST LAST 0 1 }  { m_axi_gmem1_0_RID ID 0 1 }  { m_axi_gmem1_0_RFIFONUM LEN 0 13 }  { m_axi_gmem1_0_RUSER DATA 0 1 }  { m_axi_gmem1_0_RRESP RESP 0 2 }  { m_axi_gmem1_0_BVALID VALID 0 1 }  { m_axi_gmem1_0_BREADY READY 1 1 }  { m_axi_gmem1_0_BRESP RESP 0 2 }  { m_axi_gmem1_0_BID ID 0 1 }  { m_axi_gmem1_0_BUSER DATA 0 1 } } }
	wq { ap_none {  { wq in_data 0 64 } } }
	out_k_0 { ap_memory {  { out_k_0_address1 MemPortADDR2 1 6 }  { out_k_0_ce1 MemPortCE2 1 1 }  { out_k_0_we1 MemPortWE2 1 1 }  { out_k_0_d1 MemPortDIN2 1 32 } } }
	out_k_1 { ap_memory {  { out_k_1_address1 MemPortADDR2 1 6 }  { out_k_1_ce1 MemPortCE2 1 1 }  { out_k_1_we1 MemPortWE2 1 1 }  { out_k_1_d1 MemPortDIN2 1 32 } } }
	out_k_2 { ap_memory {  { out_k_2_address1 MemPortADDR2 1 6 }  { out_k_2_ce1 MemPortCE2 1 1 }  { out_k_2_we1 MemPortWE2 1 1 }  { out_k_2_d1 MemPortDIN2 1 32 } } }
	out_k_3 { ap_memory {  { out_k_3_address1 MemPortADDR2 1 6 }  { out_k_3_ce1 MemPortCE2 1 1 }  { out_k_3_we1 MemPortWE2 1 1 }  { out_k_3_d1 MemPortDIN2 1 32 } } }
	out_k_4 { ap_memory {  { out_k_4_address1 MemPortADDR2 1 6 }  { out_k_4_ce1 MemPortCE2 1 1 }  { out_k_4_we1 MemPortWE2 1 1 }  { out_k_4_d1 MemPortDIN2 1 32 } } }
	out_k_5 { ap_memory {  { out_k_5_address1 MemPortADDR2 1 6 }  { out_k_5_ce1 MemPortCE2 1 1 }  { out_k_5_we1 MemPortWE2 1 1 }  { out_k_5_d1 MemPortDIN2 1 32 } } }
	out_k_6 { ap_memory {  { out_k_6_address1 MemPortADDR2 1 6 }  { out_k_6_ce1 MemPortCE2 1 1 }  { out_k_6_we1 MemPortWE2 1 1 }  { out_k_6_d1 MemPortDIN2 1 32 } } }
	out_k_7 { ap_memory {  { out_k_7_address1 MemPortADDR2 1 6 }  { out_k_7_ce1 MemPortCE2 1 1 }  { out_k_7_we1 MemPortWE2 1 1 }  { out_k_7_d1 MemPortDIN2 1 32 } } }
	out_k_8 { ap_memory {  { out_k_8_address1 MemPortADDR2 1 6 }  { out_k_8_ce1 MemPortCE2 1 1 }  { out_k_8_we1 MemPortWE2 1 1 }  { out_k_8_d1 MemPortDIN2 1 32 } } }
	out_k_9 { ap_memory {  { out_k_9_address1 MemPortADDR2 1 6 }  { out_k_9_ce1 MemPortCE2 1 1 }  { out_k_9_we1 MemPortWE2 1 1 }  { out_k_9_d1 MemPortDIN2 1 32 } } }
	out_k_10 { ap_memory {  { out_k_10_address1 MemPortADDR2 1 6 }  { out_k_10_ce1 MemPortCE2 1 1 }  { out_k_10_we1 MemPortWE2 1 1 }  { out_k_10_d1 MemPortDIN2 1 32 } } }
	out_k_11 { ap_memory {  { out_k_11_address1 MemPortADDR2 1 6 }  { out_k_11_ce1 MemPortCE2 1 1 }  { out_k_11_we1 MemPortWE2 1 1 }  { out_k_11_d1 MemPortDIN2 1 32 } } }
	out_k_12 { ap_memory {  { out_k_12_address1 MemPortADDR2 1 6 }  { out_k_12_ce1 MemPortCE2 1 1 }  { out_k_12_we1 MemPortWE2 1 1 }  { out_k_12_d1 MemPortDIN2 1 32 } } }
	out_k_13 { ap_memory {  { out_k_13_address1 MemPortADDR2 1 6 }  { out_k_13_ce1 MemPortCE2 1 1 }  { out_k_13_we1 MemPortWE2 1 1 }  { out_k_13_d1 MemPortDIN2 1 32 } } }
	out_k_14 { ap_memory {  { out_k_14_address1 MemPortADDR2 1 6 }  { out_k_14_ce1 MemPortCE2 1 1 }  { out_k_14_we1 MemPortWE2 1 1 }  { out_k_14_d1 MemPortDIN2 1 32 } } }
	out_k_15 { ap_memory {  { out_k_15_address1 MemPortADDR2 1 6 }  { out_k_15_ce1 MemPortCE2 1 1 }  { out_k_15_we1 MemPortWE2 1 1 }  { out_k_15_d1 MemPortDIN2 1 32 } } }
	 { m_axi {  { m_axi_gmem5_0_AWVALID VALID 1 1 }  { m_axi_gmem5_0_AWREADY READY 0 1 }  { m_axi_gmem5_0_AWADDR ADDR 1 64 }  { m_axi_gmem5_0_AWID ID 1 1 }  { m_axi_gmem5_0_AWLEN SIZE 1 32 }  { m_axi_gmem5_0_AWSIZE BURST 1 3 }  { m_axi_gmem5_0_AWBURST LOCK 1 2 }  { m_axi_gmem5_0_AWLOCK CACHE 1 2 }  { m_axi_gmem5_0_AWCACHE PROT 1 4 }  { m_axi_gmem5_0_AWPROT QOS 1 3 }  { m_axi_gmem5_0_AWQOS REGION 1 4 }  { m_axi_gmem5_0_AWREGION USER 1 4 }  { m_axi_gmem5_0_AWUSER DATA 1 1 }  { m_axi_gmem5_0_WVALID VALID 1 1 }  { m_axi_gmem5_0_WREADY READY 0 1 }  { m_axi_gmem5_0_WDATA FIFONUM 1 32 }  { m_axi_gmem5_0_WSTRB STRB 1 4 }  { m_axi_gmem5_0_WLAST LAST 1 1 }  { m_axi_gmem5_0_WID ID 1 1 }  { m_axi_gmem5_0_WUSER DATA 1 1 }  { m_axi_gmem5_0_ARVALID VALID 1 1 }  { m_axi_gmem5_0_ARREADY READY 0 1 }  { m_axi_gmem5_0_ARADDR ADDR 1 64 }  { m_axi_gmem5_0_ARID ID 1 1 }  { m_axi_gmem5_0_ARLEN SIZE 1 32 }  { m_axi_gmem5_0_ARSIZE BURST 1 3 }  { m_axi_gmem5_0_ARBURST LOCK 1 2 }  { m_axi_gmem5_0_ARLOCK CACHE 1 2 }  { m_axi_gmem5_0_ARCACHE PROT 1 4 }  { m_axi_gmem5_0_ARPROT QOS 1 3 }  { m_axi_gmem5_0_ARQOS REGION 1 4 }  { m_axi_gmem5_0_ARREGION USER 1 4 }  { m_axi_gmem5_0_ARUSER DATA 1 1 }  { m_axi_gmem5_0_RVALID VALID 0 1 }  { m_axi_gmem5_0_RREADY READY 1 1 }  { m_axi_gmem5_0_RDATA FIFONUM 0 32 }  { m_axi_gmem5_0_RLAST LAST 0 1 }  { m_axi_gmem5_0_RID ID 0 1 }  { m_axi_gmem5_0_RFIFONUM LEN 0 13 }  { m_axi_gmem5_0_RUSER DATA 0 1 }  { m_axi_gmem5_0_RRESP RESP 0 2 }  { m_axi_gmem5_0_BVALID VALID 0 1 }  { m_axi_gmem5_0_BREADY READY 1 1 }  { m_axi_gmem5_0_BRESP RESP 0 2 }  { m_axi_gmem5_0_BID ID 0 1 }  { m_axi_gmem5_0_BUSER DATA 0 1 } } }
	wk { ap_none {  { wk in_data 0 64 } } }
	out_v_0 { ap_memory {  { out_v_0_address1 MemPortADDR2 1 6 }  { out_v_0_ce1 MemPortCE2 1 1 }  { out_v_0_we1 MemPortWE2 1 1 }  { out_v_0_d1 MemPortDIN2 1 32 } } }
	out_v_1 { ap_memory {  { out_v_1_address1 MemPortADDR2 1 6 }  { out_v_1_ce1 MemPortCE2 1 1 }  { out_v_1_we1 MemPortWE2 1 1 }  { out_v_1_d1 MemPortDIN2 1 32 } } }
	out_v_2 { ap_memory {  { out_v_2_address1 MemPortADDR2 1 6 }  { out_v_2_ce1 MemPortCE2 1 1 }  { out_v_2_we1 MemPortWE2 1 1 }  { out_v_2_d1 MemPortDIN2 1 32 } } }
	out_v_3 { ap_memory {  { out_v_3_address1 MemPortADDR2 1 6 }  { out_v_3_ce1 MemPortCE2 1 1 }  { out_v_3_we1 MemPortWE2 1 1 }  { out_v_3_d1 MemPortDIN2 1 32 } } }
	out_v_4 { ap_memory {  { out_v_4_address1 MemPortADDR2 1 6 }  { out_v_4_ce1 MemPortCE2 1 1 }  { out_v_4_we1 MemPortWE2 1 1 }  { out_v_4_d1 MemPortDIN2 1 32 } } }
	out_v_5 { ap_memory {  { out_v_5_address1 MemPortADDR2 1 6 }  { out_v_5_ce1 MemPortCE2 1 1 }  { out_v_5_we1 MemPortWE2 1 1 }  { out_v_5_d1 MemPortDIN2 1 32 } } }
	out_v_6 { ap_memory {  { out_v_6_address1 MemPortADDR2 1 6 }  { out_v_6_ce1 MemPortCE2 1 1 }  { out_v_6_we1 MemPortWE2 1 1 }  { out_v_6_d1 MemPortDIN2 1 32 } } }
	out_v_7 { ap_memory {  { out_v_7_address1 MemPortADDR2 1 6 }  { out_v_7_ce1 MemPortCE2 1 1 }  { out_v_7_we1 MemPortWE2 1 1 }  { out_v_7_d1 MemPortDIN2 1 32 } } }
	out_v_8 { ap_memory {  { out_v_8_address1 MemPortADDR2 1 6 }  { out_v_8_ce1 MemPortCE2 1 1 }  { out_v_8_we1 MemPortWE2 1 1 }  { out_v_8_d1 MemPortDIN2 1 32 } } }
	out_v_9 { ap_memory {  { out_v_9_address1 MemPortADDR2 1 6 }  { out_v_9_ce1 MemPortCE2 1 1 }  { out_v_9_we1 MemPortWE2 1 1 }  { out_v_9_d1 MemPortDIN2 1 32 } } }
	out_v_10 { ap_memory {  { out_v_10_address1 MemPortADDR2 1 6 }  { out_v_10_ce1 MemPortCE2 1 1 }  { out_v_10_we1 MemPortWE2 1 1 }  { out_v_10_d1 MemPortDIN2 1 32 } } }
	out_v_11 { ap_memory {  { out_v_11_address1 MemPortADDR2 1 6 }  { out_v_11_ce1 MemPortCE2 1 1 }  { out_v_11_we1 MemPortWE2 1 1 }  { out_v_11_d1 MemPortDIN2 1 32 } } }
	out_v_12 { ap_memory {  { out_v_12_address1 MemPortADDR2 1 6 }  { out_v_12_ce1 MemPortCE2 1 1 }  { out_v_12_we1 MemPortWE2 1 1 }  { out_v_12_d1 MemPortDIN2 1 32 } } }
	out_v_13 { ap_memory {  { out_v_13_address1 MemPortADDR2 1 6 }  { out_v_13_ce1 MemPortCE2 1 1 }  { out_v_13_we1 MemPortWE2 1 1 }  { out_v_13_d1 MemPortDIN2 1 32 } } }
	out_v_14 { ap_memory {  { out_v_14_address1 MemPortADDR2 1 6 }  { out_v_14_ce1 MemPortCE2 1 1 }  { out_v_14_we1 MemPortWE2 1 1 }  { out_v_14_d1 MemPortDIN2 1 32 } } }
	out_v_15 { ap_memory {  { out_v_15_address1 MemPortADDR2 1 6 }  { out_v_15_ce1 MemPortCE2 1 1 }  { out_v_15_we1 MemPortWE2 1 1 }  { out_v_15_d1 MemPortDIN2 1 32 } } }
	 { m_axi {  { m_axi_gmem6_0_AWVALID VALID 1 1 }  { m_axi_gmem6_0_AWREADY READY 0 1 }  { m_axi_gmem6_0_AWADDR ADDR 1 64 }  { m_axi_gmem6_0_AWID ID 1 1 }  { m_axi_gmem6_0_AWLEN SIZE 1 32 }  { m_axi_gmem6_0_AWSIZE BURST 1 3 }  { m_axi_gmem6_0_AWBURST LOCK 1 2 }  { m_axi_gmem6_0_AWLOCK CACHE 1 2 }  { m_axi_gmem6_0_AWCACHE PROT 1 4 }  { m_axi_gmem6_0_AWPROT QOS 1 3 }  { m_axi_gmem6_0_AWQOS REGION 1 4 }  { m_axi_gmem6_0_AWREGION USER 1 4 }  { m_axi_gmem6_0_AWUSER DATA 1 1 }  { m_axi_gmem6_0_WVALID VALID 1 1 }  { m_axi_gmem6_0_WREADY READY 0 1 }  { m_axi_gmem6_0_WDATA FIFONUM 1 32 }  { m_axi_gmem6_0_WSTRB STRB 1 4 }  { m_axi_gmem6_0_WLAST LAST 1 1 }  { m_axi_gmem6_0_WID ID 1 1 }  { m_axi_gmem6_0_WUSER DATA 1 1 }  { m_axi_gmem6_0_ARVALID VALID 1 1 }  { m_axi_gmem6_0_ARREADY READY 0 1 }  { m_axi_gmem6_0_ARADDR ADDR 1 64 }  { m_axi_gmem6_0_ARID ID 1 1 }  { m_axi_gmem6_0_ARLEN SIZE 1 32 }  { m_axi_gmem6_0_ARSIZE BURST 1 3 }  { m_axi_gmem6_0_ARBURST LOCK 1 2 }  { m_axi_gmem6_0_ARLOCK CACHE 1 2 }  { m_axi_gmem6_0_ARCACHE PROT 1 4 }  { m_axi_gmem6_0_ARPROT QOS 1 3 }  { m_axi_gmem6_0_ARQOS REGION 1 4 }  { m_axi_gmem6_0_ARREGION USER 1 4 }  { m_axi_gmem6_0_ARUSER DATA 1 1 }  { m_axi_gmem6_0_RVALID VALID 0 1 }  { m_axi_gmem6_0_RREADY READY 1 1 }  { m_axi_gmem6_0_RDATA FIFONUM 0 32 }  { m_axi_gmem6_0_RLAST LAST 0 1 }  { m_axi_gmem6_0_RID ID 0 1 }  { m_axi_gmem6_0_RFIFONUM LEN 0 13 }  { m_axi_gmem6_0_RUSER DATA 0 1 }  { m_axi_gmem6_0_RRESP RESP 0 2 }  { m_axi_gmem6_0_BVALID VALID 0 1 }  { m_axi_gmem6_0_BREADY READY 1 1 }  { m_axi_gmem6_0_BRESP RESP 0 2 }  { m_axi_gmem6_0_BID ID 0 1 }  { m_axi_gmem6_0_BUSER DATA 0 1 } } }
	wv { ap_none {  { wv in_data 0 64 } } }
}
