Target Clock Frequency : 50 MHz
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Feb 27 07:47:57 2015
Info: Command: quartus_sh -t system.tcl
Info (23030): Evaluation of Tcl script system.tcl was successful
Info: Quartus II 32-bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 132 megabytes
    Info: Processing ended: Fri Feb 27 07:47:59 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Feb 27 07:48:02 2015
Info: Command: quartus_map system -c system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/control_unit.sv
    Info (12022): Found design unit 1: cpu_types_pkg (SystemVerilog)
    Info (12023): Found entity 1: control_unit_if
    Info (12023): Found entity 2: control_unit
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/exmem.sv
    Info (12023): Found entity 1: exmem_if
    Info (12023): Found entity 2: exmem
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/alu.sv
    Info (12023): Found entity 1: alu_if
    Info (12023): Found entity 2: alu
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/ifid.sv
    Info (12023): Found entity 1: ifid_if
    Info (12023): Found entity 2: ifid
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/idex.sv
    Info (12023): Found entity 1: idex_if
    Info (12023): Found entity 2: idex
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/register_file.sv
    Info (12023): Found entity 1: register_file_if
    Info (12023): Found entity 2: register_file
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/pc.sv
    Info (12023): Found entity 1: program_counter_if
    Info (12023): Found entity 2: pc
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/extender.sv
    Info (12023): Found entity 1: extender_if
    Info (12023): Found entity 2: extender
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/memwb.sv
    Info (12023): Found entity 1: memwb_if
    Info (12023): Found entity 2: memwb
Info (12021): Found 3 design units, including 3 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/caches.sv
    Info (12023): Found entity 1: datapath_cache_if
    Info (12023): Found entity 2: cache_control_if
    Info (12023): Found entity 3: caches
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/memory_control.sv
    Info (12023): Found entity 1: memory_control
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/ram.sv
    Info (12023): Found entity 1: cpu_ram_if
    Info (12023): Found entity 2: ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/pipeline.sv
    Info (12023): Found entity 1: pipeline
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg252/ece437/processors/source/system.sv
    Info (12023): Found entity 1: system_if
    Info (12023): Found entity 2: system
Info (12127): Elaborating entity "system" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at system.sv(41): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "cpu_ram_if" for hierarchy "cpu_ram_if:prif"
Warning (12158): Entity "cpu_ram_if" contains only dangling pins
Info (12128): Elaborating entity "pipeline" for hierarchy "pipeline:CPU"
Info (12128): Elaborating entity "datapath_cache_if" for hierarchy "pipeline:CPU|datapath_cache_if:dcif"
Warning (12158): Entity "datapath_cache_if" contains only dangling pins
Info (12128): Elaborating entity "cache_control_if" for hierarchy "pipeline:CPU|cache_control_if:ccif"
Warning (12158): Entity "cache_control_if" contains only dangling pins
Info (12128): Elaborating entity "datapath" for hierarchy "pipeline:CPU|datapath:DP"
Warning (10858): Verilog HDL warning at datapath.sv(55): object Jaddr used but never assigned
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(75): object "itype_fetch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(76): object "jtype_fetch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(77): object "rtype_fetch" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at datapath.sv(337): truncated value with size 2 to match size of target (1)
Warning (10030): Net "Jaddr" at datapath.sv(55) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "dpif.datomic" at datapath.sv(25) has no driver
Info (12128): Elaborating entity "extender_if" for hierarchy "pipeline:CPU|datapath:DP|extender_if:eif"
Warning (12158): Entity "extender_if" contains only dangling pins
Info (12128): Elaborating entity "control_unit_if" for hierarchy "pipeline:CPU|datapath:DP|control_unit_if:cuif"
Warning (12158): Entity "control_unit_if" contains only dangling pins
Info (12128): Elaborating entity "program_counter_if" for hierarchy "pipeline:CPU|datapath:DP|program_counter_if:pcif"
Warning (12158): Entity "program_counter_if" contains only dangling pins
Info (12128): Elaborating entity "register_file_if" for hierarchy "pipeline:CPU|datapath:DP|register_file_if:rfif"
Warning (12158): Entity "register_file_if" contains only dangling pins
Info (12128): Elaborating entity "alu_if" for hierarchy "pipeline:CPU|datapath:DP|alu_if:aif"
Warning (12158): Entity "alu_if" contains only dangling pins
Info (12128): Elaborating entity "ifid_if" for hierarchy "pipeline:CPU|datapath:DP|ifid_if:iiif"
Warning (12158): Entity "ifid_if" contains only dangling pins
Info (12128): Elaborating entity "idex_if" for hierarchy "pipeline:CPU|datapath:DP|idex_if:ieif"
Warning (12158): Entity "idex_if" contains only dangling pins
Info (12128): Elaborating entity "exmem_if" for hierarchy "pipeline:CPU|datapath:DP|exmem_if:emif"
Warning (12158): Entity "exmem_if" contains only dangling pins
Info (12128): Elaborating entity "memwb_if" for hierarchy "pipeline:CPU|datapath:DP|memwb_if:mwif"
Warning (12158): Entity "memwb_if" contains only dangling pins
Info (12128): Elaborating entity "pc" for hierarchy "pipeline:CPU|datapath:DP|pc:pc"
Info (12128): Elaborating entity "control_unit" for hierarchy "pipeline:CPU|datapath:DP|control_unit:cu"
Info (12128): Elaborating entity "register_file" for hierarchy "pipeline:CPU|datapath:DP|register_file:rf"
Info (12128): Elaborating entity "alu" for hierarchy "pipeline:CPU|datapath:DP|alu:a"
Info (12128): Elaborating entity "extender" for hierarchy "pipeline:CPU|datapath:DP|extender:ext"
Info (12128): Elaborating entity "ifid" for hierarchy "pipeline:CPU|datapath:DP|ifid:ifid"
Info (12128): Elaborating entity "idex" for hierarchy "pipeline:CPU|datapath:DP|idex:idex"
Info (12128): Elaborating entity "exmem" for hierarchy "pipeline:CPU|datapath:DP|exmem:exmem"
Info (12128): Elaborating entity "memwb" for hierarchy "pipeline:CPU|datapath:DP|memwb:memwb"
Info (12128): Elaborating entity "caches" for hierarchy "pipeline:CPU|caches:CM"
Warning (10230): Verilog HDL assignment warning at caches.sv(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at caches.sv(55): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "ccif.ccwrite" at caches.sv(20) has no driver
Warning (10034): Output port "ccif.cctrans" at caches.sv(20) has no driver
Info (12128): Elaborating entity "memory_control" for hierarchy "pipeline:CPU|memory_control:CC"
Warning (10034): Output port "ccif.ccwait[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccinv[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccsnoopaddr[0]" at memory_control.sv(18) has no driver
Info (12128): Elaborating entity "ram" for hierarchy "ram:RAM"
Warning (10230): Verilog HDL assignment warning at ram.sv(66): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ram.sv(89): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "meminit.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99f1.tdf
    Info (12023): Found entity 1: altsyncram_99f1
Info (12128): Elaborating entity "altsyncram_99f1" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf
    Info (12023): Found entity 1: altsyncram_fta2
Info (12128): Elaborating entity "altsyncram_fta2" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1"
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (257) in the Memory Initialization File "/home/ecegrid/a/mg252/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_c8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|mux_gob:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning (12161): Node "pipeline:CPU|datapath:DP|idex_if:ieif|idex_if.noop_i" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|idex_if:ieif|idex_if.enable_i" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|exmem_if:emif|exmem_if.noop_i" is stuck at GND because node is in wire loop and does not have a source
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "pipeline:CPU|datapath:DP|control_unit:cu|cuif.ALUSrc[1]" to the node "pipeline:CPU|datapath:DP|idex:idex|ALUSrc_o" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "pipeline:CPU|datapath:DP|control_unit:cu|cuif.ALUSrc[0]" to the node "pipeline:CPU|datapath:DP|idex:idex|ALUSrc_o" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "pipeline:CPU|datapath:DP|control_unit:cu|cuif.ExtSel[0]" to the node "pipeline:CPU|datapath:DP|extender:ext|Decoder0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "pipeline:CPU|datapath:DP|control_unit:cu|cuif.ExtSel[1]" to the node "pipeline:CPU|datapath:DP|extender:ext|Decoder0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "pipeline:CPU|datapath:DP|control_unit:cu|cuif.MemtoReg[0]" to the node "pipeline:CPU|datapath:DP|idex:idex|MemtoReg_o" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "pipeline:CPU|datapath:DP|control_unit:cu|cuif.MemtoReg[1]" to the node "pipeline:CPU|datapath:DP|idex:idex|MemtoReg_o" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4809 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 4638 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 452 megabytes
    Info: Processing ended: Fri Feb 27 07:48:20 2015
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:15
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Feb 27 07:48:22 2015
Info: Command: quartus_fit system -c system
Info: qfit2_default_script.tcl version: #1
Info: Project  = system
Info: Revision = system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE115F29C8 for design "system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C8 is compatible
    Info (176445): Device EP4CE30F29C8 is compatible
    Info (176445): Device EP4CE55F29C8 is compatible
    Info (176445): Device EP4CE75F29C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 102 pins of 102 total pins
    Info (169086): Pin syif.halt not assigned to an exact location on the device
    Info (169086): Pin syif.load[0] not assigned to an exact location on the device
    Info (169086): Pin syif.load[1] not assigned to an exact location on the device
    Info (169086): Pin syif.load[2] not assigned to an exact location on the device
    Info (169086): Pin syif.load[3] not assigned to an exact location on the device
    Info (169086): Pin syif.load[4] not assigned to an exact location on the device
    Info (169086): Pin syif.load[5] not assigned to an exact location on the device
    Info (169086): Pin syif.load[6] not assigned to an exact location on the device
    Info (169086): Pin syif.load[7] not assigned to an exact location on the device
    Info (169086): Pin syif.load[8] not assigned to an exact location on the device
    Info (169086): Pin syif.load[9] not assigned to an exact location on the device
    Info (169086): Pin syif.load[10] not assigned to an exact location on the device
    Info (169086): Pin syif.load[11] not assigned to an exact location on the device
    Info (169086): Pin syif.load[12] not assigned to an exact location on the device
    Info (169086): Pin syif.load[13] not assigned to an exact location on the device
    Info (169086): Pin syif.load[14] not assigned to an exact location on the device
    Info (169086): Pin syif.load[15] not assigned to an exact location on the device
    Info (169086): Pin syif.load[16] not assigned to an exact location on the device
    Info (169086): Pin syif.load[17] not assigned to an exact location on the device
    Info (169086): Pin syif.load[18] not assigned to an exact location on the device
    Info (169086): Pin syif.load[19] not assigned to an exact location on the device
    Info (169086): Pin syif.load[20] not assigned to an exact location on the device
    Info (169086): Pin syif.load[21] not assigned to an exact location on the device
    Info (169086): Pin syif.load[22] not assigned to an exact location on the device
    Info (169086): Pin syif.load[23] not assigned to an exact location on the device
    Info (169086): Pin syif.load[24] not assigned to an exact location on the device
    Info (169086): Pin syif.load[25] not assigned to an exact location on the device
    Info (169086): Pin syif.load[26] not assigned to an exact location on the device
    Info (169086): Pin syif.load[27] not assigned to an exact location on the device
    Info (169086): Pin syif.load[28] not assigned to an exact location on the device
    Info (169086): Pin syif.load[29] not assigned to an exact location on the device
    Info (169086): Pin syif.load[30] not assigned to an exact location on the device
    Info (169086): Pin syif.load[31] not assigned to an exact location on the device
    Info (169086): Pin syif.tbCTRL not assigned to an exact location on the device
    Info (169086): Pin syif.addr[1] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[0] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[3] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[2] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[5] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[4] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[7] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[6] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[9] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[8] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[11] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[10] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[13] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[12] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[15] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[14] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[17] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[16] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[19] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[18] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[21] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[20] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[23] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[22] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[25] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[24] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[27] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[26] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[29] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[28] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[31] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[30] not assigned to an exact location on the device
    Info (169086): Pin syif.WEN not assigned to an exact location on the device
    Info (169086): Pin syif.REN not assigned to an exact location on the device
    Info (169086): Pin nRST not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
    Info (169086): Pin syif.store[0] not assigned to an exact location on the device
    Info (169086): Pin syif.store[1] not assigned to an exact location on the device
    Info (169086): Pin syif.store[2] not assigned to an exact location on the device
    Info (169086): Pin syif.store[3] not assigned to an exact location on the device
    Info (169086): Pin syif.store[4] not assigned to an exact location on the device
    Info (169086): Pin syif.store[5] not assigned to an exact location on the device
    Info (169086): Pin syif.store[6] not assigned to an exact location on the device
    Info (169086): Pin syif.store[7] not assigned to an exact location on the device
    Info (169086): Pin syif.store[8] not assigned to an exact location on the device
    Info (169086): Pin syif.store[9] not assigned to an exact location on the device
    Info (169086): Pin syif.store[10] not assigned to an exact location on the device
    Info (169086): Pin syif.store[11] not assigned to an exact location on the device
    Info (169086): Pin syif.store[12] not assigned to an exact location on the device
    Info (169086): Pin syif.store[13] not assigned to an exact location on the device
    Info (169086): Pin syif.store[14] not assigned to an exact location on the device
    Info (169086): Pin syif.store[15] not assigned to an exact location on the device
    Info (169086): Pin syif.store[16] not assigned to an exact location on the device
    Info (169086): Pin syif.store[17] not assigned to an exact location on the device
    Info (169086): Pin syif.store[18] not assigned to an exact location on the device
    Info (169086): Pin syif.store[19] not assigned to an exact location on the device
    Info (169086): Pin syif.store[20] not assigned to an exact location on the device
    Info (169086): Pin syif.store[21] not assigned to an exact location on the device
    Info (169086): Pin syif.store[22] not assigned to an exact location on the device
    Info (169086): Pin syif.store[23] not assigned to an exact location on the device
    Info (169086): Pin syif.store[24] not assigned to an exact location on the device
    Info (169086): Pin syif.store[25] not assigned to an exact location on the device
    Info (169086): Pin syif.store[26] not assigned to an exact location on the device
    Info (169086): Pin syif.store[27] not assigned to an exact location on the device
    Info (169086): Pin syif.store[28] not assigned to an exact location on the device
    Info (169086): Pin syif.store[29] not assigned to an exact location on the device
    Info (169086): Pin syif.store[30] not assigned to an exact location on the device
    Info (169086): Pin syif.store[31] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000          CLK
    Info (332111):   20.000       CPUCLK
Info (176353): Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node CPUCLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPUCLK~0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ram:RAM|always1~0
        Info (176357): Destination node pipeline:CPU|datapath:DP|Mux30~0
        Info (176357): Destination node pipeline:CPU|datapath:DP|Mux31~0
        Info (176357): Destination node ram:RAM|ramstate~0
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 1 registers into blocks of type I/O Output Buffer
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 67 input, 33 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_BCLK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_XCK"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK2_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK3_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_50"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CKE"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CLK"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[16]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[17]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[18]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[19]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[20]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[21]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[22]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[23]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[24]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[25]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[26]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[27]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[28]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[29]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[30]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[31]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_RAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_MDC"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_MDC"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENETCLK_25"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[0]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[1]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[2]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[3]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[4]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[5]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[20]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[21]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[22]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "FL_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RY"
    Warning (15710): Ignored I/O standard assignment to node "FL_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[9]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "IRDA_RXD"
    Warning (15710): Ignored I/O standard assignment to node "KEY[0]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[1]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[2]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_BLON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_EN"
    Warning (15710): Ignored I/O standard assignment to node "LCD_ON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RS"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RW"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[8]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[10]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[11]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[12]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[13]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[14]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[15]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[8]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[9]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_FSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_LSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_RST_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBDAT"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSDAT"
    Warning (15710): Ignored I/O standard assignment to node "SD_CLK"
    Warning (15710): Ignored I/O standard assignment to node "SD_CMD"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[0]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[1]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[2]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[3]"
    Warning (15710): Ignored I/O standard assignment to node "SD_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKIN"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKOUT"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_LB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_UB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "SW[0]"
    Warning (15710): Ignored I/O standard assignment to node "SW[10]"
    Warning (15710): Ignored I/O standard assignment to node "SW[11]"
    Warning (15710): Ignored I/O standard assignment to node "SW[12]"
    Warning (15710): Ignored I/O standard assignment to node "SW[13]"
    Warning (15710): Ignored I/O standard assignment to node "SW[14]"
    Warning (15710): Ignored I/O standard assignment to node "SW[15]"
    Warning (15710): Ignored I/O standard assignment to node "SW[16]"
    Warning (15710): Ignored I/O standard assignment to node "SW[17]"
    Warning (15710): Ignored I/O standard assignment to node "SW[1]"
    Warning (15710): Ignored I/O standard assignment to node "SW[2]"
    Warning (15710): Ignored I/O standard assignment to node "SW[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[4]"
    Warning (15710): Ignored I/O standard assignment to node "SW[5]"
    Warning (15710): Ignored I/O standard assignment to node "SW[6]"
    Warning (15710): Ignored I/O standard assignment to node "SW[7]"
    Warning (15710): Ignored I/O standard assignment to node "SW[8]"
    Warning (15710): Ignored I/O standard assignment to node "SW[9]"
    Warning (15710): Ignored I/O standard assignment to node "TD_CLK27"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "TD_HS"
    Warning (15710): Ignored I/O standard assignment to node "TD_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "TD_VS"
    Warning (15710): Ignored I/O standard assignment to node "UART_CTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_BLANK_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_CLK"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_HS"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_SYNC_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_VS"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:30
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 7.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 1072 warnings
    Info: Peak virtual memory: 924 megabytes
    Info: Processing ended: Fri Feb 27 07:49:32 2015
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:38
Info: *******************************************************************
Info: Running Quartus II 32-bit Design Assistant
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Feb 27 07:49:34 2015
Info: Command: quartus_drc system -c system
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 32 node(s) related to this rule.
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[7]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[31]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[2]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[4]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[5]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[6]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[1]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[21]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[14]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[26]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[23]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[9]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[19]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[17]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[25]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[3]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[18]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[20]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[22]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[24]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[27]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[28]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[29]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[30]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[11]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[13]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[8]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[12]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[16]"
    Critical Warning (308012): Node  "pipeline:CPU|datapath:DP|memwb:memwb|mwif.dload_o[10]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule.
    Warning (308010): Node  "CPUCLK"
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning (308010): Node  "CPUCLK"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "nRST"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 143 node(s) with highest fan-out.
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]~32"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|address_reg_b[0]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]"
    Info (308011): Node  "ramaddr~31"
    Info (308011): Node  "pipeline:CPU|datapath:DP|exmem:exmem|emif.DRen_o"
    Info (308011): Node  "pipeline:CPU|datapath:DP|flush~1"
    Info (308011): Node  "pipeline:CPU|datapath:DP|branchdecide~1"
    Info (308011): Node  "ramaddr~25"
    Info (308011): Node  "pipeline:CPU|datapath:DP|exmem:exmem|emif.DWen_o"
    Info (308011): Node  "pipeline:CPU|datapath:DP|flush~0"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[25]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.npc_o[10]~0"
    Info (308011): Node  "pipeline:CPU|datapath:DP|PC_in[27]~7"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcif.dhit~0"
    Info (308011): Node  "pipeline:CPU|datapath:DP|PCen~1"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "nRST~inputclkctrl"
    Info (308011): Node  "CPUCLK~clkctrl"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[22]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[16]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[17]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[21]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[24]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[18]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[23]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ifid:ifid|iiif.iload_o[19]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|branchdecide~1"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "pipeline:CPU|datapath:DP|flush~0"
    Info (308011): Node  "CLK~inputclkctrl"
    Info (308011): Node  "pipeline:CPU|datapath:DP|portB_in[28]~16"
    Info (308011): Node  "pipeline:CPU|datapath:DP|portB_in[1]~105"
    Info (308011): Node  "pipeline:CPU|datapath:DP|portB_in[0]~98"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]"
    Info (308011): Node  "ramaddr~29"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|PC_in[27]~7"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]"
    Info (308011): Node  "ramaddr~27"
    Info (308011): Node  "ramaddr~19"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]"
    Info (308011): Node  "ramaddr~31"
    Info (308011): Node  "ramaddr~17"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 193 information messages and 35 warning messages
Info: Quartus II 32-bit Design Assistant was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 350 megabytes
    Info: Processing ended: Fri Feb 27 07:49:37 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Feb 27 07:49:38 2015
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.377
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.377     -1945.479 CPUCLK 
    Info (332119):    -1.533       -80.101 CLK 
    Info (332119):    44.246         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.442         0.000 CLK 
    Info (332119):     0.443         0.000 altera_reserved_tck 
    Info (332119):     0.490         0.000 CPUCLK 
Info (332146): Worst-case recovery slack is 47.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.354         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.362         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.696         0.000 CLK 
    Info (332119):     9.700         0.000 CPUCLK 
    Info (332119):    49.491         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.377
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -7.377 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a45~porta_we_reg
    Info (332115): To Node      : pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.810      3.810  R        clock network delay
    Info (332115):     14.104      0.294     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a45~porta_we_reg
    Info (332115):     17.308      3.204 FR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45|portadataout[0]
    Info (332115):     19.460      2.152 RR    IC  RAM|ramif.ramload[13]~23|datac
    Info (332115):     19.784      0.324 RR  CELL  RAM|ramif.ramload[13]~23|combout
    Info (332115):     20.049      0.265 RR    IC  CPU|DP|Mux18~0|datad
    Info (332115):     20.226      0.177 RR  CELL  CPU|DP|Mux18~0|combout
    Info (332115):     20.511      0.285 RR    IC  CPU|DP|portB_in[13]~75|datab
    Info (332115):     20.921      0.410 RR  CELL  CPU|DP|portB_in[13]~75|combout
    Info (332115):     21.185      0.264 RR    IC  CPU|DP|portB_in[13]~76|datad
    Info (332115):     21.362      0.177 RR  CELL  CPU|DP|portB_in[13]~76|combout
    Info (332115):     22.223      0.861 RR    IC  CPU|DP|a|ShiftLeft0~8|datab
    Info (332115):     22.695      0.472 RR  CELL  CPU|DP|a|ShiftLeft0~8|combout
    Info (332115):     22.973      0.278 RR    IC  CPU|DP|a|ShiftLeft0~10|dataa
    Info (332115):     23.444      0.471 RR  CELL  CPU|DP|a|ShiftLeft0~10|combout
    Info (332115):     23.690      0.246 RR    IC  CPU|DP|a|ShiftLeft0~11|datad
    Info (332115):     23.867      0.177 RR  CELL  CPU|DP|a|ShiftLeft0~11|combout
    Info (332115):     24.163      0.296 RR    IC  CPU|DP|a|aif.outport[30]~54|datac
    Info (332115):     24.465      0.302 RF  CELL  CPU|DP|a|aif.outport[30]~54|combout
    Info (332115):     25.656      1.191 FF    IC  CPU|DP|a|aif.outport[11]~120|datac
    Info (332115):     25.950      0.294 FR  CELL  CPU|DP|a|aif.outport[11]~120|combout
    Info (332115):     26.646      0.696 RR    IC  CPU|DP|a|aif.outport[11]~121|datad
    Info (332115):     26.801      0.155 RF  CELL  CPU|DP|a|aif.outport[11]~121|combout
    Info (332115):     27.057      0.256 FF    IC  CPU|DP|a|aif.outport[11]~125|datad
    Info (332115):     27.196      0.139 FF  CELL  CPU|DP|a|aif.outport[11]~125|combout
    Info (332115):     27.521      0.325 FF    IC  CPU|DP|a|Equal10~4|datab
    Info (332115):     27.978      0.457 FR  CELL  CPU|DP|a|Equal10~4|combout
    Info (332115):     28.743      0.765 RR    IC  CPU|DP|a|Equal10~5|datad
    Info (332115):     28.920      0.177 RR  CELL  CPU|DP|a|Equal10~5|combout
    Info (332115):     29.195      0.275 RR    IC  CPU|DP|a|Equal10~8|datab
    Info (332115):     29.605      0.410 RR  CELL  CPU|DP|a|Equal10~8|combout
    Info (332115):     29.840      0.235 RR    IC  CPU|DP|a|Equal10~12|datac
    Info (332115):     30.164      0.324 RR  CELL  CPU|DP|a|Equal10~12|combout
    Info (332115):     30.401      0.237 RR    IC  CPU|DP|a|Equal10~13|datad
    Info (332115):     30.578      0.177 RR  CELL  CPU|DP|a|Equal10~13|combout
    Info (332115):     30.816      0.238 RR    IC  CPU|DP|branchdecide~1|datad
    Info (332115):     30.993      0.177 RR  CELL  CPU|DP|branchdecide~1|combout
    Info (332115):     31.888      0.895 RR    IC  CPU|DP|PCen~1|datad
    Info (332115):     32.065      0.177 RR  CELL  CPU|DP|PCen~1|combout
    Info (332115):     33.710      1.645 RR    IC  CPU|DP|pc|pcif.PCcurr[26]|ena
    Info (332115):     34.505      0.795 RR  CELL  pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     27.098      7.098  R        clock network delay
    Info (332115):     27.107      0.009           clock pessimism
    Info (332115):     27.128      0.021     uTsu  pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Data Arrival Time  :    34.505
    Info (332115): Data Required Time :    27.128
    Info (332115): Slack              :    -7.377 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.533
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.533 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|exmem:exmem|emif.aluout_o[6]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a27~porta_we_reg
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.830      6.830  R        clock network delay
    Info (332115):      7.091      0.261     uTco  pipeline:CPU|datapath:DP|exmem:exmem|emif.aluout_o[6]
    Info (332115):      7.091      0.000 RR  CELL  CPU|DP|exmem|emif.aluout_o[6]|q
    Info (332115):      8.928      1.837 RR    IC  ramaddr~15|datad
    Info (332115):      9.105      0.177 RR  CELL  ramaddr~15|combout
    Info (332115):      9.416      0.311 RR    IC  RAM|Equal2~3|datab
    Info (332115):      9.871      0.455 RR  CELL  RAM|Equal2~3|combout
    Info (332115):     10.669      0.798 RR    IC  RAM|Equal2~4|dataa
    Info (332115):     11.053      0.384 RR  CELL  RAM|Equal2~4|combout
    Info (332115):     11.332      0.279 RR    IC  RAM|Equal2~20|dataa
    Info (332115):     11.716      0.384 RR  CELL  RAM|Equal2~20|combout
    Info (332115):     12.006      0.290 RR    IC  RAM|always1~0|datad
    Info (332115):     12.183      0.177 RR  CELL  RAM|always1~0|combout
    Info (332115):     12.483      0.300 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|datad
    Info (332115):     12.660      0.177 RR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|combout
    Info (332115):     14.792      2.132 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27|portawe
    Info (332115):     15.299      0.507 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a27~porta_we_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.689      3.689  R        clock network delay
    Info (332115):     13.698      0.009           clock pessimism
    Info (332115):     13.766      0.068     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a27~porta_we_reg
    Info (332115): Data Arrival Time  :    15.299
    Info (332115): Data Required Time :    13.766
    Info (332115): Slack              :    -1.533 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.246
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 44.246 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.770      4.770  R        clock network delay
    Info (332115):      5.031      0.261     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      5.031      0.000 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      6.489      1.458 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datab
    Info (332115):      6.944      0.455 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      7.222      0.278 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|datab
    Info (332115):      7.694      0.472 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      8.528      0.834 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datad
    Info (332115):      8.705      0.177 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):      8.992      0.287 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datab
    Info (332115):      9.447      0.455 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):      9.684      0.237 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|datac
    Info (332115):     10.011      0.327 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):     10.247      0.236 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):     10.574      0.327 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):     10.574      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):     10.673      0.099 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.805      4.805  F        clock network delay
    Info (332115):     54.898      0.093           clock pessimism
    Info (332115):     54.919      0.021     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :    10.673
    Info (332115): Data Required Time :    54.919
    Info (332115): Slack              :    44.246 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.442
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.442 
    Info (332115): ===================================================================
    Info (332115): From Node    : CPUCLK|q
    Info (332115): To Node      : CPUCLK
    Info (332115): Launch Clock : CPUCLK (INVERTED)
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.563      3.563  F        clock network delay
    Info (332115):     13.563      0.000 FF    IC  CPUCLK~0|datac
    Info (332115):     13.965      0.402 FF  CELL  CPUCLK~0|combout
    Info (332115):     13.965      0.000 FF    IC  CPUCLK|d
    Info (332115):     14.048      0.083 FF  CELL  CPUCLK
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.429      3.429  R        clock network delay
    Info (332115):     13.394     -0.035           clock pessimism
    Info (332115):     13.606      0.212      uTh  CPUCLK
    Info (332115): Data Arrival Time  :    14.048
    Info (332115): Data Required Time :    13.606
    Info (332115): Slack              :     0.442 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.443
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.443 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.581      4.581  R        clock network delay
    Info (332115):      4.842      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115):      4.842      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]|q
    Info (332115):      4.842      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2|datac
    Info (332115):      5.244      0.402 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2|combout
    Info (332115):      5.244      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]|d
    Info (332115):      5.327      0.083 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.765      4.765  R        clock network delay
    Info (332115):      4.672     -0.093           clock pessimism
    Info (332115):      4.884      0.212      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): Data Arrival Time  :     5.327
    Info (332115): Data Required Time :     4.884
    Info (332115): Slack              :     0.443 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.490
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.490 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|exmem:exmem|emif.npc_o[21]
    Info (332115): To Node      : pipeline:CPU|datapath:DP|memwb:memwb|mwif.npc_o[21]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.563      6.563  R        clock network delay
    Info (332115):      6.824      0.261     uTco  pipeline:CPU|datapath:DP|exmem:exmem|emif.npc_o[21]
    Info (332115):      6.824      0.000 RR  CELL  CPU|DP|exmem|emif.npc_o[21]|q
    Info (332115):      7.107      0.283 RR    IC  CPU|DP|memwb|mwif.npc_o[21]~feeder|datad
    Info (332115):      7.277      0.170 RR  CELL  CPU|DP|memwb|mwif.npc_o[21]~feeder|combout
    Info (332115):      7.277      0.000 RR    IC  CPU|DP|memwb|mwif.npc_o[21]|d
    Info (332115):      7.356      0.079 RR  CELL  pipeline:CPU|datapath:DP|memwb:memwb|mwif.npc_o[21]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      6.838      6.838  R        clock network delay
    Info (332115):      6.654     -0.184           clock pessimism
    Info (332115):      6.866      0.212      uTh  pipeline:CPU|datapath:DP|memwb:memwb|mwif.npc_o[21]
    Info (332115): Data Arrival Time  :     7.356
    Info (332115): Data Required Time :     6.866
    Info (332115): Slack              :     0.490 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.354
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.748      4.748  R        clock network delay
    Info (332115):      5.009      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      5.009      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      6.690      1.681 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      7.539      0.849 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.805      4.805  F        clock network delay
    Info (332115):     54.872      0.067           clock pessimism
    Info (332115):     54.893      0.021     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     7.539
    Info (332115): Data Required Time :    54.893
    Info (332115): Slack              :    47.354 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.362
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.362 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.566      4.566  R        clock network delay
    Info (332115):      4.827      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      4.827      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]|q
    Info (332115):      5.392      0.565 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]|clrn
    Info (332115):      6.230      0.838 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.749      4.749  R        clock network delay
    Info (332115):      4.656     -0.093           clock pessimism
    Info (332115):      4.868      0.212      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Data Arrival Time  :     6.230
    Info (332115): Data Required Time :     4.868
    Info (332115): Slack              :     1.362 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.696
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.696 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113): Clock            : CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.862      0.862 FF  CELL  CLK~input|o
    Info (332113):      6.055      0.193 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      6.055      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      7.777      1.722 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40|clk0
    Info (332113):      8.883      1.106 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.816      0.816 RR  CELL  CLK~input|o
    Info (332113):     11.013      0.197 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     11.013      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.677      1.664 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40|clk0
    Info (332113):     13.690      1.013 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113):     13.814      0.124           clock pessimism
    Info (332113): Required Width   :     0.235
    Info (332113): Actual Width     :     4.931
    Info (332113): Slack            :     4.696
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.700
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.700 
    Info (332113): ===================================================================
    Info (332113): Node             : pipeline:CPU|datapath:DP|ifid:ifid|iiif.npc_o[0]
    Info (332113): Clock            : CPUCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.816      0.816 RR  CELL  CLK~input|o
    Info (332113):      1.021      0.205 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      1.021      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      2.762      1.741 RR    IC  CPUCLK|clk
    Info (332113):      3.429      0.667 RR  CELL  CPUCLK
    Info (332113):      3.429      0.000 RR  CELL  CPUCLK|q
    Info (332113):      4.215      0.786 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):      4.215      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):      6.360      2.145 RR    IC  CPU|DP|ifid|iiif.npc_o[0]|clk
    Info (332113):      7.027      0.667 RR  CELL  pipeline:CPU|datapath:DP|ifid:ifid|iiif.npc_o[0]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.816      0.816 RR  CELL  CLK~input|o
    Info (332113):     11.013      0.197 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     11.013      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.684      1.671 RR    IC  CPUCLK|clk
    Info (332113):     13.302      0.618 RR  CELL  CPUCLK
    Info (332113):     13.302      0.000 FF  CELL  CPUCLK|q
    Info (332113):     14.082      0.780 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     14.082      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     16.086      2.004 FF    IC  CPU|DP|ifid|iiif.npc_o[0]|clk
    Info (332113):     16.656      0.570 FF  CELL  pipeline:CPU|datapath:DP|ifid:ifid|iiif.npc_o[0]
    Info (332113):     16.947      0.291           clock pessimism
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :     9.920
    Info (332113): Slack            :     9.700
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.491
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.491 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a35~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.772      0.772 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.772      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.772      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.638      1.866 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.638      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     54.331      1.693 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35|clk1
    Info (332113):     55.341      1.010 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a35~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.726      0.726 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.726      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.726      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.312      1.586 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.312      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.951      1.639 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35|clk1
    Info (332113):    104.889      0.938 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a35~portb_address_reg0
    Info (332113):    105.067      0.178           clock pessimism
    Info (332113): Required Width   :     0.235
    Info (332113): Actual Width     :    49.726
    Info (332113): Slack            :    49.491
    Info (332113): ===================================================================
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.481     -1667.597 CPUCLK 
    Info (332119):    -0.863       -32.073 CLK 
    Info (332119):    44.666         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.392         0.000 CLK 
    Info (332119):     0.392         0.000 altera_reserved_tck 
    Info (332119):     0.460         0.000 CPUCLK 
Info (332146): Worst-case recovery slack is 47.662
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.662         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.218
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.218         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.678
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.678         0.000 CLK 
    Info (332119):     9.667         0.000 CPUCLK 
    Info (332119):    49.343         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.481
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -6.481 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a45~porta_we_reg
    Info (332115): To Node      : pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.458      3.458  R        clock network delay
    Info (332115):     13.724      0.266     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a45~porta_we_reg
    Info (332115):     16.642      2.918 FR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45|portadataout[0]
    Info (332115):     18.705      2.063 RR    IC  RAM|ramif.ramload[13]~23|datac
    Info (332115):     19.006      0.301 RR  CELL  RAM|ramif.ramload[13]~23|combout
    Info (332115):     19.256      0.250 RR    IC  CPU|DP|Mux18~0|datad
    Info (332115):     19.423      0.167 RR  CELL  CPU|DP|Mux18~0|combout
    Info (332115):     19.697      0.274 RR    IC  CPU|DP|portB_in[13]~75|datab
    Info (332115):     20.077      0.380 RR  CELL  CPU|DP|portB_in[13]~75|combout
    Info (332115):     20.325      0.248 RR    IC  CPU|DP|portB_in[13]~76|datad
    Info (332115):     20.492      0.167 RR  CELL  CPU|DP|portB_in[13]~76|combout
    Info (332115):     21.347      0.855 RR    IC  CPU|DP|a|ShiftLeft0~8|datab
    Info (332115):     21.784      0.437 RR  CELL  CPU|DP|a|ShiftLeft0~8|combout
    Info (332115):     22.052      0.268 RR    IC  CPU|DP|a|ShiftLeft0~10|dataa
    Info (332115):     22.487      0.435 RR  CELL  CPU|DP|a|ShiftLeft0~10|combout
    Info (332115):     22.721      0.234 RR    IC  CPU|DP|a|ShiftLeft0~12|datad
    Info (332115):     22.864      0.143 RF  CELL  CPU|DP|a|ShiftLeft0~12|combout
    Info (332115):     23.154      0.290 FF    IC  CPU|DP|a|aif.outport[30]~54|datad
    Info (332115):     23.305      0.151 FR  CELL  CPU|DP|a|aif.outport[30]~54|combout
    Info (332115):     24.555      1.250 RR    IC  CPU|DP|a|aif.outport[11]~120|datac
    Info (332115):     24.860      0.305 RR  CELL  CPU|DP|a|aif.outport[11]~120|combout
    Info (332115):     25.544      0.684 RR    IC  CPU|DP|a|aif.outport[11]~121|datad
    Info (332115):     25.687      0.143 RF  CELL  CPU|DP|a|aif.outport[11]~121|combout
    Info (332115):     25.921      0.234 FF    IC  CPU|DP|a|aif.outport[11]~125|datad
    Info (332115):     26.042      0.121 FF  CELL  CPU|DP|a|aif.outport[11]~125|combout
    Info (332115):     26.338      0.296 FF    IC  CPU|DP|a|Equal10~4|datab
    Info (332115):     26.744      0.406 FR  CELL  CPU|DP|a|Equal10~4|combout
    Info (332115):     27.489      0.745 RR    IC  CPU|DP|a|Equal10~5|datad
    Info (332115):     27.656      0.167 RR  CELL  CPU|DP|a|Equal10~5|combout
    Info (332115):     27.922      0.266 RR    IC  CPU|DP|a|Equal10~8|datab
    Info (332115):     28.302      0.380 RR  CELL  CPU|DP|a|Equal10~8|combout
    Info (332115):     28.526      0.224 RR    IC  CPU|DP|a|Equal10~12|datac
    Info (332115):     28.827      0.301 RR  CELL  CPU|DP|a|Equal10~12|combout
    Info (332115):     29.054      0.227 RR    IC  CPU|DP|a|Equal10~13|datad
    Info (332115):     29.221      0.167 RR  CELL  CPU|DP|a|Equal10~13|combout
    Info (332115):     29.449      0.228 RR    IC  CPU|DP|branchdecide~1|datad
    Info (332115):     29.616      0.167 RR  CELL  CPU|DP|branchdecide~1|combout
    Info (332115):     30.477      0.861 RR    IC  CPU|DP|PCen~1|datad
    Info (332115):     30.644      0.167 RR  CELL  CPU|DP|PCen~1|combout
    Info (332115):     32.231      1.587 RR    IC  CPU|DP|pc|pcif.PCcurr[26]|ena
    Info (332115):     32.972      0.741 RR  CELL  pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.461      6.461  R        clock network delay
    Info (332115):     26.469      0.008           clock pessimism
    Info (332115):     26.491      0.022     uTsu  pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Data Arrival Time  :    32.972
    Info (332115): Data Required Time :    26.491
    Info (332115): Slack              :    -6.481 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.863
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.863 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|exmem:exmem|emif.aluout_o[6]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a27~porta_we_reg
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.192      6.192  R        clock network delay
    Info (332115):      6.432      0.240     uTco  pipeline:CPU|datapath:DP|exmem:exmem|emif.aluout_o[6]
    Info (332115):      6.432      0.000 RR  CELL  CPU|DP|exmem|emif.aluout_o[6]|q
    Info (332115):      8.211      1.779 RR    IC  ramaddr~15|datad
    Info (332115):      8.378      0.167 RR  CELL  ramaddr~15|combout
    Info (332115):      8.675      0.297 RR    IC  RAM|Equal2~3|datab
    Info (332115):      9.098      0.423 RR  CELL  RAM|Equal2~3|combout
    Info (332115):      9.895      0.797 RR    IC  RAM|Equal2~4|dataa
    Info (332115):     10.246      0.351 RR  CELL  RAM|Equal2~4|combout
    Info (332115):     10.516      0.270 RR    IC  RAM|Equal2~20|dataa
    Info (332115):     10.867      0.351 RR  CELL  RAM|Equal2~20|combout
    Info (332115):     11.138      0.271 RR    IC  RAM|always1~0|datad
    Info (332115):     11.305      0.167 RR  CELL  RAM|always1~0|combout
    Info (332115):     11.587      0.282 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|datad
    Info (332115):     11.754      0.167 RR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|combout
    Info (332115):     13.819      2.065 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27|portawe
    Info (332115):     14.282      0.463 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a27~porta_we_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.352      3.352  R        clock network delay
    Info (332115):     13.360      0.008           clock pessimism
    Info (332115):     13.419      0.059     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a27~porta_we_reg
    Info (332115): Data Arrival Time  :    14.282
    Info (332115): Data Required Time :    13.419
    Info (332115): Slack              :    -0.863 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.666
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 44.666 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.306      4.306  R        clock network delay
    Info (332115):      4.546      0.240     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      4.546      0.000 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      5.972      1.426 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datab
    Info (332115):      6.395      0.423 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      6.664      0.269 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|datab
    Info (332115):      7.101      0.437 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      7.909      0.808 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datad
    Info (332115):      8.076      0.167 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):      8.354      0.278 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datab
    Info (332115):      8.777      0.423 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):      9.003      0.226 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|datac
    Info (332115):      9.308      0.305 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):      9.533      0.225 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):      9.838      0.305 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):      9.838      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):      9.928      0.090 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.490      4.490  F        clock network delay
    Info (332115):     54.572      0.082           clock pessimism
    Info (332115):     54.594      0.022     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     9.928
    Info (332115): Data Required Time :    54.594
    Info (332115): Slack              :    44.666 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.392
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.392 
    Info (332115): ===================================================================
    Info (332115): From Node    : count[2]
    Info (332115): To Node      : count[2]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.009      3.009  R        clock network delay
    Info (332115):      3.249      0.240     uTco  count[2]
    Info (332115):      3.249      0.000 FF  CELL  count[2]|q
    Info (332115):      3.249      0.000 FF    IC  count[2]~1|datac
    Info (332115):      3.606      0.357 FF  CELL  count[2]~1|combout
    Info (332115):      3.606      0.000 FF    IC  count[2]|d
    Info (332115):      3.678      0.072 FF  CELL  count[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.121      3.121  R        clock network delay
    Info (332115):      3.091     -0.030           clock pessimism
    Info (332115):      3.286      0.195      uTh  count[2]
    Info (332115): Data Arrival Time  :     3.678
    Info (332115): Data Required Time :     3.286
    Info (332115): Slack              :     0.392 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.392
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.392 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.135      4.135  R        clock network delay
    Info (332115):      4.375      0.240     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]
    Info (332115):      4.375      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]|q
    Info (332115):      4.375      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3|datac
    Info (332115):      4.732      0.357 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3|combout
    Info (332115):      4.732      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]|d
    Info (332115):      4.804      0.072 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.299      4.299  R        clock network delay
    Info (332115):      4.217     -0.082           clock pessimism
    Info (332115):      4.412      0.195      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]
    Info (332115): Data Arrival Time  :     4.804
    Info (332115): Data Required Time :     4.412
    Info (332115): Slack              :     0.392 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.460
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.460 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|idex:idex|ieif.npc_o[25]
    Info (332115): To Node      : pipeline:CPU|datapath:DP|exmem:exmem|emif.npc_o[25]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.948      5.948  R        clock network delay
    Info (332115):      6.188      0.240     uTco  pipeline:CPU|datapath:DP|idex:idex|ieif.npc_o[25]
    Info (332115):      6.188      0.000 RR  CELL  CPU|DP|idex|ieif.npc_o[25]|q
    Info (332115):      6.454      0.266 RR    IC  CPU|DP|exmem|emif.npc_o[25]~feeder|datad
    Info (332115):      6.615      0.161 RR  CELL  CPU|DP|exmem|emif.npc_o[25]~feeder|combout
    Info (332115):      6.615      0.000 RR    IC  CPU|DP|exmem|emif.npc_o[25]|d
    Info (332115):      6.685      0.070 RR  CELL  pipeline:CPU|datapath:DP|exmem:exmem|emif.npc_o[25]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      6.194      6.194  R        clock network delay
    Info (332115):      6.030     -0.164           clock pessimism
    Info (332115):      6.225      0.195      uTh  pipeline:CPU|datapath:DP|exmem:exmem|emif.npc_o[25]
    Info (332115): Data Arrival Time  :     6.685
    Info (332115): Data Required Time :     6.225
    Info (332115): Slack              :     0.460 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.662
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.662 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.285      4.285  R        clock network delay
    Info (332115):      4.525      0.240     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      4.525      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      6.143      1.618 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      6.910      0.767 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.490      4.490  F        clock network delay
    Info (332115):     54.550      0.060           clock pessimism
    Info (332115):     54.572      0.022     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     6.910
    Info (332115): Data Required Time :    54.572
    Info (332115): Slack              :    47.662 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.218
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.218 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.123      4.123  R        clock network delay
    Info (332115):      4.363      0.240     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      4.363      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]|q
    Info (332115):      4.870      0.507 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]|clrn
    Info (332115):      5.618      0.748 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.287      4.287  R        clock network delay
    Info (332115):      4.205     -0.082           clock pessimism
    Info (332115):      4.400      0.195      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Data Arrival Time  :     5.618
    Info (332115): Data Required Time :     4.400
    Info (332115): Slack              :     1.218 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.678
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.678 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|addr[0]
    Info (332113): Clock            : CLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.798      0.798 RR  CELL  CLK~input|o
    Info (332113):      0.976      0.178 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      0.976      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      3.034      2.058 RR    IC  RAM|addr[0]|clk
    Info (332113):      3.646      0.612 RR  CELL  ram:RAM|addr[0]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.823      0.823 FF  CELL  CLK~input|o
    Info (332113):      5.991      0.168 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      5.991      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      7.896      1.905 FF    IC  RAM|addr[0]|clk
    Info (332113):      8.413      0.517 FF  CELL  ram:RAM|addr[0]
    Info (332113):      8.540      0.127           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.894
    Info (332113): Slack            :     4.678
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.667
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.667 
    Info (332113): ===================================================================
    Info (332113): Node             : pipeline:CPU|datapath:DP|exmem:exmem|emif.rdata2_o[13]
    Info (332113): Clock            : CPUCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.798      0.798 RR  CELL  CLK~input|o
    Info (332113):      0.976      0.178 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      0.976      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      2.510      1.534 RR    IC  CPUCLK|clk
    Info (332113):      3.122      0.612 RR  CELL  CPUCLK
    Info (332113):      3.122      0.000 RR  CELL  CPUCLK|q
    Info (332113):      3.852      0.730 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):      3.852      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):      5.848      1.996 RR    IC  CPU|DP|exmem|emif.rdata2_o[13]|clk
    Info (332113):      6.460      0.612 RR  CELL  pipeline:CPU|datapath:DP|exmem:exmem|emif.rdata2_o[13]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.798      0.798 RR  CELL  CLK~input|o
    Info (332113):     10.969      0.171 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.969      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.442      1.473 RR    IC  CPUCLK|clk
    Info (332113):     13.010      0.568 RR  CELL  CPUCLK
    Info (332113):     13.010      0.000 FF  CELL  CPUCLK|q
    Info (332113):     13.724      0.714 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     13.724      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     15.566      1.842 FF    IC  CPU|DP|exmem|emif.rdata2_o[13]|clk
    Info (332113):     16.083      0.517 FF  CELL  pipeline:CPU|datapath:DP|exmem:exmem|emif.rdata2_o[13]
    Info (332113):     16.343      0.260           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     9.883
    Info (332113): Slack            :     9.667
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.343
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.343 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a17~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.733      0.733 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.733      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.733      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.578      1.845 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.578      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     54.057      1.479 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17|clk1
    Info (332113):     54.981      0.924 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a17~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.708      0.708 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.708      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.708      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.115      1.407 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.115      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.549      1.434 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17|clk1
    Info (332113):    104.400      0.851 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a17~portb_address_reg0
    Info (332113):    104.554      0.154           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    49.573
    Info (332113): Slack            :    49.343
    Info (332113): ===================================================================
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 2.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.758         0.000 CPUCLK 
    Info (332119):     4.735         0.000 CLK 
    Info (332119):    47.626         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.176
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.176         0.000 altera_reserved_tck 
    Info (332119):     0.181         0.000 CLK 
    Info (332119):     0.187         0.000 CPUCLK 
Info (332146): Worst-case recovery slack is 48.981
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.981         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.559         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.371         0.000 CLK 
    Info (332119):     9.717         0.000 CPUCLK 
    Info (332119):    49.455         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.758
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.758 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a45~porta_we_reg
    Info (332115): To Node      : pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     11.829      1.829  R        clock network delay
    Info (332115):     11.957      0.128     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a45~porta_we_reg
    Info (332115):     13.091      1.134 RF  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45|portadataout[0]
    Info (332115):     14.160      1.069 FF    IC  RAM|ramif.ramload[13]~23|datac
    Info (332115):     14.293      0.133 FF  CELL  RAM|ramif.ramload[13]~23|combout
    Info (332115):     14.414      0.121 FF    IC  CPU|DP|Mux18~0|datad
    Info (332115):     14.477      0.063 FF  CELL  CPU|DP|Mux18~0|combout
    Info (332115):     14.615      0.138 FF    IC  CPU|DP|portB_in[13]~75|datab
    Info (332115):     14.773      0.158 FF  CELL  CPU|DP|portB_in[13]~75|combout
    Info (332115):     14.899      0.126 FF    IC  CPU|DP|portB_in[13]~76|datad
    Info (332115):     14.962      0.063 FF  CELL  CPU|DP|portB_in[13]~76|combout
    Info (332115):     15.347      0.385 FF    IC  CPU|DP|a|ShiftLeft0~8|datab
    Info (332115):     15.539      0.192 FF  CELL  CPU|DP|a|ShiftLeft0~8|combout
    Info (332115):     15.673      0.134 FF    IC  CPU|DP|a|ShiftLeft0~10|dataa
    Info (332115):     15.866      0.193 FF  CELL  CPU|DP|a|ShiftLeft0~10|combout
    Info (332115):     15.979      0.113 FF    IC  CPU|DP|a|ShiftLeft0~12|datad
    Info (332115):     16.051      0.072 FR  CELL  CPU|DP|a|ShiftLeft0~12|combout
    Info (332115):     16.168      0.117 RR    IC  CPU|DP|a|aif.outport[30]~54|datad
    Info (332115):     16.234      0.066 RF  CELL  CPU|DP|a|aif.outport[30]~54|combout
    Info (332115):     16.815      0.581 FF    IC  CPU|DP|a|aif.outport[11]~120|datac
    Info (332115):     16.948      0.133 FF  CELL  CPU|DP|a|aif.outport[11]~120|combout
    Info (332115):     17.241      0.293 FF    IC  CPU|DP|a|aif.outport[11]~121|datad
    Info (332115):     17.313      0.072 FR  CELL  CPU|DP|a|aif.outport[11]~121|combout
    Info (332115):     17.405      0.092 RR    IC  CPU|DP|a|aif.outport[11]~125|datad
    Info (332115):     17.473      0.068 RR  CELL  CPU|DP|a|aif.outport[11]~125|combout
    Info (332115):     17.588      0.115 RR    IC  CPU|DP|a|Equal10~4|datab
    Info (332115):     17.785      0.197 RF  CELL  CPU|DP|a|Equal10~4|combout
    Info (332115):     18.113      0.328 FF    IC  CPU|DP|a|Equal10~5|datad
    Info (332115):     18.176      0.063 FF  CELL  CPU|DP|a|Equal10~5|combout
    Info (332115):     18.308      0.132 FF    IC  CPU|DP|a|Equal10~8|datab
    Info (332115):     18.464      0.156 FF  CELL  CPU|DP|a|Equal10~8|combout
    Info (332115):     18.574      0.110 FF    IC  CPU|DP|a|Equal10~12|datac
    Info (332115):     18.707      0.133 FF  CELL  CPU|DP|a|Equal10~12|combout
    Info (332115):     18.816      0.109 FF    IC  CPU|DP|a|Equal10~13|datad
    Info (332115):     18.879      0.063 FF  CELL  CPU|DP|a|Equal10~13|combout
    Info (332115):     18.988      0.109 FF    IC  CPU|DP|branchdecide~1|datad
    Info (332115):     19.051      0.063 FF  CELL  CPU|DP|branchdecide~1|combout
    Info (332115):     19.445      0.394 FF    IC  CPU|DP|PCen~1|datad
    Info (332115):     19.508      0.063 FF  CELL  CPU|DP|PCen~1|combout
    Info (332115):     20.273      0.765 FF    IC  CPU|DP|pc|pcif.PCcurr[26]|ena
    Info (332115):     20.596      0.323 FF  CELL  pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.342      3.342  R        clock network delay
    Info (332115):     23.347      0.005           clock pessimism
    Info (332115):     23.354      0.007     uTsu  pipeline:CPU|datapath:DP|pc:pc|pcif.PCcurr[26]
    Info (332115): Data Arrival Time  :    20.596
    Info (332115): Data Required Time :    23.354
    Info (332115): Slack              :     2.758 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.735
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.735 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|exmem:exmem|emif.aluout_o[11]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.263      3.263  R        clock network delay
    Info (332115):      3.368      0.105     uTco  pipeline:CPU|datapath:DP|exmem:exmem|emif.aluout_o[11]
    Info (332115):      3.368      0.000 FF  CELL  CPU|DP|exmem|emif.aluout_o[11]|q
    Info (332115):      3.838      0.470 FF    IC  ramaddr~20|dataa
    Info (332115):      4.031      0.193 FF  CELL  ramaddr~20|combout
    Info (332115):      4.139      0.108 FF    IC  ramaddr~21|datad
    Info (332115):      4.202      0.063 FF  CELL  ramaddr~21|combout
    Info (332115):      4.345      0.143 FF    IC  RAM|Equal2~6|datab
    Info (332115):      4.552      0.207 FF  CELL  RAM|Equal2~6|combout
    Info (332115):      5.025      0.473 FF    IC  RAM|Equal2~9|datac
    Info (332115):      5.158      0.133 FF  CELL  RAM|Equal2~9|combout
    Info (332115):      5.268      0.110 FF    IC  RAM|Equal2~20|datac
    Info (332115):      5.401      0.133 FF  CELL  RAM|Equal2~20|combout
    Info (332115):      5.539      0.138 FF    IC  RAM|always1~0|datad
    Info (332115):      5.602      0.063 FF  CELL  RAM|always1~0|combout
    Info (332115):      5.743      0.141 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|datad
    Info (332115):      5.806      0.063 FF  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|combout
    Info (332115):      6.840      1.034 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19|portawe
    Info (332115):      7.063      0.223 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     11.764      1.764  R        clock network delay
    Info (332115):     11.769      0.005           clock pessimism
    Info (332115):     11.798      0.029     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Arrival Time  :     7.063
    Info (332115): Data Required Time :    11.798
    Info (332115): Slack              :     4.735 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.626
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 47.626 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.290      2.290  R        clock network delay
    Info (332115):      2.395      0.105     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      2.395      0.000 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      3.065      0.670 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datab
    Info (332115):      3.272      0.207 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      3.407      0.135 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|datab
    Info (332115):      3.614      0.207 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      3.993      0.379 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datad
    Info (332115):      4.056      0.063 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):      4.198      0.142 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datab
    Info (332115):      4.391      0.193 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):      4.504      0.113 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|datac
    Info (332115):      4.637      0.133 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):      4.747      0.110 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):      4.880      0.133 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):      4.880      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):      4.930      0.050 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.504      2.504  F        clock network delay
    Info (332115):     52.549      0.045           clock pessimism
    Info (332115):     52.556      0.007     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     4.930
    Info (332115): Data Required Time :    52.556
    Info (332115): Slack              :    47.626 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.176
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.176 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a49~portb_address_reg0
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.189      2.189  R        clock network delay
    Info (332115):      2.294      0.105     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
    Info (332115):      2.294      0.000 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]|q
    Info (332115):      2.609      0.315 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49|portbaddr[5]
    Info (332115):      2.647      0.038 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a49~portb_address_reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.416      2.416  R        clock network delay
    Info (332115):      2.367     -0.049           clock pessimism
    Info (332115):      2.471      0.104      uTh  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a49~portb_address_reg0
    Info (332115): Data Arrival Time  :     2.647
    Info (332115): Data Required Time :     2.471
    Info (332115): Slack              :     0.176 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : count[2]
    Info (332115): To Node      : count[2]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.602      1.602  R        clock network delay
    Info (332115):      1.707      0.105     uTco  count[2]
    Info (332115):      1.707      0.000 RR  CELL  count[2]|q
    Info (332115):      1.707      0.000 RR    IC  count[2]~1|datac
    Info (332115):      1.878      0.171 RR  CELL  count[2]~1|combout
    Info (332115):      1.878      0.000 RR    IC  count[2]|d
    Info (332115):      1.909      0.031 RR  CELL  count[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.664      1.664  R        clock network delay
    Info (332115):      1.644     -0.020           clock pessimism
    Info (332115):      1.728      0.084      uTh  count[2]
    Info (332115): Data Arrival Time  :     1.909
    Info (332115): Data Required Time :     1.728
    Info (332115): Slack              :     0.181 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.187 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|exmem:exmem|emif.npc_o[21]
    Info (332115): To Node      : pipeline:CPU|datapath:DP|memwb:memwb|mwif.npc_o[21]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.124      3.124  R        clock network delay
    Info (332115):      3.229      0.105     uTco  pipeline:CPU|datapath:DP|exmem:exmem|emif.npc_o[21]
    Info (332115):      3.229      0.000 RR  CELL  CPU|DP|exmem|emif.npc_o[21]|q
    Info (332115):      3.341      0.112 RR    IC  CPU|DP|memwb|mwif.npc_o[21]~feeder|datad
    Info (332115):      3.406      0.065 RR  CELL  CPU|DP|memwb|mwif.npc_o[21]~feeder|combout
    Info (332115):      3.406      0.000 RR    IC  CPU|DP|memwb|mwif.npc_o[21]|d
    Info (332115):      3.437      0.031 RR  CELL  pipeline:CPU|datapath:DP|memwb:memwb|mwif.npc_o[21]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.255      3.255  R        clock network delay
    Info (332115):      3.166     -0.089           clock pessimism
    Info (332115):      3.250      0.084      uTh  pipeline:CPU|datapath:DP|memwb:memwb|mwif.npc_o[21]
    Info (332115): Data Arrival Time  :     3.437
    Info (332115): Data Required Time :     3.250
    Info (332115): Slack              :     0.187 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.981
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.981 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.270      2.270  R        clock network delay
    Info (332115):      2.375      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      2.375      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      3.169      0.794 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      3.560      0.391 FR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.504      2.504  F        clock network delay
    Info (332115):     52.534      0.030           clock pessimism
    Info (332115):     52.541      0.007     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     3.560
    Info (332115): Data Required Time :    52.541
    Info (332115): Slack              :    48.981 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.559
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.559 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.181      2.181  R        clock network delay
    Info (332115):      2.286      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      2.286      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]|q
    Info (332115):      2.493      0.207 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]|clrn
    Info (332115):      2.867      0.374 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.273      2.273  R        clock network delay
    Info (332115):      2.224     -0.049           clock pessimism
    Info (332115):      2.308      0.084      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]
    Info (332115): Data Arrival Time  :     2.867
    Info (332115): Data Required Time :     2.308
    Info (332115): Slack              :     0.559 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.371
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.371 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113): Clock            : CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.748      0.748 FF  CELL  CLK~input|o
    Info (332113):      5.833      0.085 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      5.833      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      6.741      0.908 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40|clk0
    Info (332113):      7.229      0.488 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     10.463      0.095 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.463      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     11.316      0.853 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40|clk0
    Info (332113):     11.764      0.448 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113):     11.830      0.066           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.601
    Info (332113): Slack            :     4.371
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.717
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.717 
    Info (332113): ===================================================================
    Info (332113): Node             : pipeline:CPU|datapath:DP|register_file:rf|Reg_Arr[14][15]
    Info (332113): Clock            : CPUCLK (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     10.467      0.099 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.467      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     11.369      0.902 RR    IC  CPUCLK|clk
    Info (332113):     11.664      0.295 RR  CELL  CPUCLK
    Info (332113):     11.664      0.000 FF  CELL  CPUCLK|q
    Info (332113):     12.014      0.350 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     12.014      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     13.116      1.102 FF    IC  CPU|DP|rf|Reg_Arr[14][15]|clk
    Info (332113):     13.425      0.309 FR  CELL  pipeline:CPU|datapath:DP|register_file:rf|Reg_Arr[14][15]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLK
    Info (332113):     20.000      0.000 RR    IC  CLK~input|i
    Info (332113):     20.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     20.463      0.095 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     20.463      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     21.329      0.866 RR    IC  CPUCLK|clk
    Info (332113):     21.602      0.273 RR  CELL  CPUCLK
    Info (332113):     21.602      0.000 RR  CELL  CPUCLK|q
    Info (332113):     21.910      0.308 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     21.910      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     22.937      1.027 RR    IC  CPU|DP|rf|Reg_Arr[14][15]|clk
    Info (332113):     23.216      0.279 RF  CELL  pipeline:CPU|datapath:DP|register_file:rf|Reg_Arr[14][15]
    Info (332113):     23.358      0.142           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     9.933
    Info (332113): Slack            :     9.717
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.455
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.455 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a11~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.658      0.658 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.658      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.658      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     51.385      0.727 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     51.385      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     52.269      0.884 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11|clk1
    Info (332113):     52.717      0.448 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a11~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.278      0.278 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.278      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.278      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    101.066      0.788 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    101.066      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    101.898      0.832 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11|clk1
    Info (332113):    102.314      0.416 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a11~portb_address_reg0
    Info (332113):    102.402      0.088           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    49.685
    Info (332113): Slack            :    49.455
    Info (332113): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 501 megabytes
    Info: Processing ended: Fri Feb 27 07:49:51 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Feb 27 07:49:53 2015
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg252/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Fri Feb 27 07:49:56 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Fri Feb 27 07:47:56 2015

	Options: 

	Update Ram File: 0

	Module: system

	Files: control_unit.sv exmem.sv alu.sv ifid.sv idex.sv register_file.sv pc.sv extender.sv memwb.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

