{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678914613911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678914613911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 14:10:13 2023 " "Processing started: Wed Mar 15 14:10:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678914613911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914613911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914613911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678914614379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678914614379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_converter " "Found entity 1: BCD_converter" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_segment " "Found entity 1: bcd_to_segment" {  } { { "bcd_to_segment.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/bcd_to_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_comparator " "Found entity 1: n_bit_comparator" {  } { { "n_bit_comparator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_scanner " "Found entity 1: keypad_scanner" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_Bit_Calculator " "Found entity 1: N_Bit_Calculator" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_twos_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_twos_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_twos_comp " "Found entity 1: n_bit_twos_comp" {  } { { "n_bit_twos_comp.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor " "Found entity 1: n_bit_subtractor" {  } { { "n_bit_subtractor.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "n_bit_register.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_multiplier " "Found entity 1: n_bit_multiplier" {  } { { "n_bit_multiplier.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 n_bit_memory.sv(5) " "Verilog HDL Declaration information at n_bit_memory.sv(5): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678914623858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 n_bit_memory.sv(5) " "Verilog HDL Declaration information at n_bit_memory.sv(5): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678914623858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd RD n_bit_memory.sv(5) " "Verilog HDL Declaration information at n_bit_memory.sv(5): object \"rd\" differs only in case from object \"RD\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678914623858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ri RI n_bit_memory.sv(6) " "Verilog HDL Declaration information at n_bit_memory.sv(6): object \"ri\" differs only in case from object \"RI\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678914623858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_memory " "Found entity 1: n_bit_memory" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_divider " "Found entity 1: n_bit_divider" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_alu " "Found entity 1: n_bit_alu" {  } { { "n_bit_alu.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bp BP control_unit.sv(11) " "Verilog HDL Declaration information at control_unit.sv(11): object \"bp\" differs only in case from object \"BP\" in the same scope" {  } { { "control_unit.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678914623872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET control_unit.sv(9) " "Verilog HDL Declaration information at control_unit.sv(9): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "control_unit.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678914623873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678914623873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914623873 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(44) " "Verilog HDL Instantiation warning at BCD_converter.sv(44): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623873 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(45) " "Verilog HDL Instantiation warning at BCD_converter.sv(45): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623874 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(13) " "Verilog HDL Instantiation warning at display.sv(13): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(15) " "Verilog HDL Instantiation warning at display.sv(15): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(16) " "Verilog HDL Instantiation warning at display.sv(16): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(17) " "Verilog HDL Instantiation warning at display.sv(17): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(18) " "Verilog HDL Instantiation warning at display.sv(18): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(19) " "Verilog HDL Instantiation warning at display.sv(19): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(20) " "Verilog HDL Instantiation warning at display.sv(20): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678914623876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "N_Bit_Calculator " "Elaborating entity \"N_Bit_Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678914623927 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR N_Bit_Calculator.sv(14) " "Output port \"DRAM_ADDR\" at N_Bit_Calculator.sv(14) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA N_Bit_Calculator.sv(15) " "Output port \"DRAM_BA\" at N_Bit_Calculator.sv(15) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR N_Bit_Calculator.sv(38) " "Output port \"LEDR\" at N_Bit_Calculator.sv(38) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B N_Bit_Calculator.sv(44) " "Output port \"VGA_B\" at N_Bit_Calculator.sv(44) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G N_Bit_Calculator.sv(45) " "Output port \"VGA_G\" at N_Bit_Calculator.sv(45) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R N_Bit_Calculator.sv(47) " "Output port \"VGA_R\" at N_Bit_Calculator.sv(47) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N N_Bit_Calculator.sv(16) " "Output port \"DRAM_CAS_N\" at N_Bit_Calculator.sv(16) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE N_Bit_Calculator.sv(17) " "Output port \"DRAM_CKE\" at N_Bit_Calculator.sv(17) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623929 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK N_Bit_Calculator.sv(18) " "Output port \"DRAM_CLK\" at N_Bit_Calculator.sv(18) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N N_Bit_Calculator.sv(19) " "Output port \"DRAM_CS_N\" at N_Bit_Calculator.sv(19) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM N_Bit_Calculator.sv(21) " "Output port \"DRAM_LDQM\" at N_Bit_Calculator.sv(21) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N N_Bit_Calculator.sv(22) " "Output port \"DRAM_RAS_N\" at N_Bit_Calculator.sv(22) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM N_Bit_Calculator.sv(23) " "Output port \"DRAM_UDQM\" at N_Bit_Calculator.sv(23) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N N_Bit_Calculator.sv(24) " "Output port \"DRAM_WE_N\" at N_Bit_Calculator.sv(24) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS N_Bit_Calculator.sv(46) " "Output port \"VGA_HS\" at N_Bit_Calculator.sv(46) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS N_Bit_Calculator.sv(48) " "Output port \"VGA_VS\" at N_Bit_Calculator.sv(48) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N N_Bit_Calculator.sv(51) " "Output port \"GSENSOR_CS_N\" at N_Bit_Calculator.sv(51) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK N_Bit_Calculator.sv(53) " "Output port \"GSENSOR_SCLK\" at N_Bit_Calculator.sv(53) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678914623930 "|N_Bit_Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_scanner keypad_scanner:K0 " "Elaborating entity \"keypad_scanner\" for hierarchy \"keypad_scanner:K0\"" {  } { { "N_Bit_Calculator.sv" "K0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_scanner.sv(24) " "Verilog HDL assignment warning at keypad_scanner.sv(24): truncated value with size 32 to match size of target (3)" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678914623932 "|N_Bit_Calculator|keypad_scanner:K0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keypad_scanner.sv(33) " "Verilog HDL assignment warning at keypad_scanner.sv(33): truncated value with size 32 to match size of target (2)" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678914623932 "|N_Bit_Calculator|keypad_scanner:K0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_scanner.sv(46) " "Verilog HDL assignment warning at keypad_scanner.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678914623932 "|N_Bit_Calculator|keypad_scanner:K0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:C0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:C0\"" {  } { { "N_Bit_Calculator.sv" "C0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register control_unit:C0\|n_bit_register:BP " "Elaborating entity \"n_bit_register\" for hierarchy \"control_unit:C0\|n_bit_register:BP\"" {  } { { "control_unit.sv" "BP" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register control_unit:C0\|n_bit_register:KT " "Elaborating entity \"n_bit_register\" for hierarchy \"control_unit:C0\|n_bit_register:KT\"" {  } { { "control_unit.sv" "KT" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_memory n_bit_memory:M0 " "Elaborating entity \"n_bit_memory\" for hierarchy \"n_bit_memory:M0\"" {  } { { "N_Bit_Calculator.sv" "M0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register n_bit_memory:M0\|n_bit_register:R0 " "Elaborating entity \"n_bit_register\" for hierarchy \"n_bit_memory:M0\|n_bit_register:R0\"" {  } { { "n_bit_memory.sv" "R0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register n_bit_memory:M0\|n_bit_register:RI " "Elaborating entity \"n_bit_register\" for hierarchy \"n_bit_memory:M0\|n_bit_register:RI\"" {  } { { "n_bit_memory.sv" "RI" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_alu n_bit_alu:A0 " "Elaborating entity \"n_bit_alu\" for hierarchy \"n_bit_alu:A0\"" {  } { { "N_Bit_Calculator.sv" "A0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 20 n_bit_alu.sv(21) " "Verilog HDL assignment warning at n_bit_alu.sv(21): truncated value with size 40 to match size of target (20)" {  } { { "n_bit_alu.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678914623943 "|N_Bit_Calculator|n_bit_alu:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder n_bit_alu:A0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"n_bit_alu:A0\|n_bit_adder:D0\"" {  } { { "n_bit_alu.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder n_bit_alu:A0\|n_bit_adder:D0\|full_adder:F1\[0\].D0 " "Elaborating entity \"full_adder\" for hierarchy \"n_bit_alu:A0\|n_bit_adder:D0\|full_adder:F1\[0\].D0\"" {  } { { "n_bit_adder.sv" "F1\[0\].D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_subtractor n_bit_alu:A0\|n_bit_subtractor:D1 " "Elaborating entity \"n_bit_subtractor\" for hierarchy \"n_bit_alu:A0\|n_bit_subtractor:D1\"" {  } { { "n_bit_alu.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp n_bit_alu:A0\|n_bit_subtractor:D1\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"n_bit_alu:A0\|n_bit_subtractor:D1\|n_bit_twos_comp:D0\"" {  } { { "n_bit_subtractor.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_multiplier n_bit_alu:A0\|n_bit_multiplier:D2 " "Elaborating entity \"n_bit_multiplier\" for hierarchy \"n_bit_alu:A0\|n_bit_multiplier:D2\"" {  } { { "n_bit_alu.sv" "D2" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914623965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_divider n_bit_alu:A0\|n_bit_divider:D3 " "Elaborating entity \"n_bit_divider\" for hierarchy \"n_bit_alu:A0\|n_bit_divider:D3\"" {  } { { "n_bit_alu.sv" "D3" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914624081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:D0 " "Elaborating entity \"display\" for hierarchy \"display:D0\"" {  } { { "N_Bit_Calculator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914625324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_converter display:D0\|BCD_converter:comb_3 " "Elaborating entity \"BCD_converter\" for hierarchy \"display:D0\|BCD_converter:comb_3\"" {  } { { "display.sv" "comb_3" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914625326 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "addResult " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"addResult\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678914625474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_comparator display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6 " "Elaborating entity \"n_bit_comparator\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\"" {  } { { "BCD_converter.sv" "comb_6" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914625508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\"" {  } { { "n_bit_comparator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914625522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0\"" {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914625534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:D0\|BCD_converter:comb_3\|n_bit_adder:comb_7 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_adder:comb_7\"" {  } { { "BCD_converter.sv" "comb_7" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914625550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_segment display:D0\|bcd_to_segment:comb_4 " "Elaborating entity \"bcd_to_segment\" for hierarchy \"display:D0\|bcd_to_segment:comb_4\"" {  } { { "display.sv" "comb_4" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914626175 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626613 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626613 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626614 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626614 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626615 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626615 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626616 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626616 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626616 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626617 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626617 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626618 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626618 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626619 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626619 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626620 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626620 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626620 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626621 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626622 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626622 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626623 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626623 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626623 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626625 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626625 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626625 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626626 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626627 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626627 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626628 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626629 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626629 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626630 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626630 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626630 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626632 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626632 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626632 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626633 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626634 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626634 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626635 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626635 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626635 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626636 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626637 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626637 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626638 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626638 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626639 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626640 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626640 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626640 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626641 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626642 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626642 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626643 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626644 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626644 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626645 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626645 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626645 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626646 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626647 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626647 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626648 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626649 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626649 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626650 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626650 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626650 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626651 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626652 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626652 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626653 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626653 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626653 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626654 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626654 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626654 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626655 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626655 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626656 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626657 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626657 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626657 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626659 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626660 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626660 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626661 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626662 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626662 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626663 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626664 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626664 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626665 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626666 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626666 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626667 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626668 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626668 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626669 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626670 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626670 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626671 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626672 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626672 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626674 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626674 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626674 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626676 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626676 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626676 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626678 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626678 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626678 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626680 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626680 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626681 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626682 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626683 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626683 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626684 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626685 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626685 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626686 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626686 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626686 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626687 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626688 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626688 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626689 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626689 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626689 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626690 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626690 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626691 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626691 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626692 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626692 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626693 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626693 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626693 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626694 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626694 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626695 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626695 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626696 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626696 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626697 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626697 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626697 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626699 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626699 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626699 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626700 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626700 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626700 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626701 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626702 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626702 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626703 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626703 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626703 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626704 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626705 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626705 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626706 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626706 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626706 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626707 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626707 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626707 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626708 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626709 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626709 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626710 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626710 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626710 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626711 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626711 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626711 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626712 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626713 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626713 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626714 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626714 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626714 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626716 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626717 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626717 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626718 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626718 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626718 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626719 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626720 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626720 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626721 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626721 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626721 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626722 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626723 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626723 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626724 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626724 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626724 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626725 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626726 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626726 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626727 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626727 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626727 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626728 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626729 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626729 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626730 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626730 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626731 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626732 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626733 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626733 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626734 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626734 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626735 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626736 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626736 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626736 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626737 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626738 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626738 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626739 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626739 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626739 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626741 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626741 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626741 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626742 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626743 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626743 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626744 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626744 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626744 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626746 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626746 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626746 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626747 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626748 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626748 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626749 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626749 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626749 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626750 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626751 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626751 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626752 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626752 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626752 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626753 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626754 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626754 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626755 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626755 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626755 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626757 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626757 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626757 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626758 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626758 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626758 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626760 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626760 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626760 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626761 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626762 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626762 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626763 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626763 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626763 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626765 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626765 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626765 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626766 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626767 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626767 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626768 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626768 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626768 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626770 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626770 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626770 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626771 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626772 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626772 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626773 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626773 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626773 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626774 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626775 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626775 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626776 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626776 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626777 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[23\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[23\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[22\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[22\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[21\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[21\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[20\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[20\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[19\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[19\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[18\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[18\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[18\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[17\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[17\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[17\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[16\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[16\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[16\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[15\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[15\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[15\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[14\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[14\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[14\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[13\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[13\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[13\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[12\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[12\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[12\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[11\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[11\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[10\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[10\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[9\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[9\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[8\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[8\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[7\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[7\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[6\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[6\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[5\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[5\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[4\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[4\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[3\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[3\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678914626792 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678914626792 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626799 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626799 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626800 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626800 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626802 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626803 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626803 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626804 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626805 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626805 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626807 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626808 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626808 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626810 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626810 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626810 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626812 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626813 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626813 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626815 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626816 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626816 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626818 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626819 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626819 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626820 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626821 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626821 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626823 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626824 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626824 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626825 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626826 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626826 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626828 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626829 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626829 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626830 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626834 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626834 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626838 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626840 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626840 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626844 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626846 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626846 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626850 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626853 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626853 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626857 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626859 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626859 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626863 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626866 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626866 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626870 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626872 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626872 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626877 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626879 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626880 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626884 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626887 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626887 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626891 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626894 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626894 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626899 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626902 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626902 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626906 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626908 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626908 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626912 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626914 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626914 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626918 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626920 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626920 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626924 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626926 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626926 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626930 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626932 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626933 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626937 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626939 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626939 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626942 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626944 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626945 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626948 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626950 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626951 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626955 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626957 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626957 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626961 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626963 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626963 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626967 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626969 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626969 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626973 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626975 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626975 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626979 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626981 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626981 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626985 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626987 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626987 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626991 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626993 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626993 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626997 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626999 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914626999 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627003 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627005 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627005 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627009 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627011 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627011 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627015 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627017 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627017 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627021 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627023 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627023 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627027 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627029 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627030 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627034 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627036 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627036 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627040 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627042 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627042 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627046 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627048 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627048 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627053 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627055 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627055 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627059 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627062 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627062 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627067 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627069 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627069 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627073 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627075 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627076 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627080 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627082 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627082 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627086 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627088 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627088 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627092 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627095 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627095 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627099 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627101 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627101 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627105 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627107 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627107 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627111 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627113 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627113 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627117 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627119 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627120 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627123 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627125 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627126 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627130 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627132 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627132 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627136 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627138 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627138 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627142 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627144 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627144 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627148 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627151 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627151 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627155 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627157 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627157 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627161 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627163 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627163 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627167 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627169 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627170 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627173 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627175 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627176 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627180 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627182 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627182 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627186 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627188 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627188 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627192 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627194 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627194 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627199 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627201 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627201 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627205 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627207 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627207 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627211 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627213 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627214 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627218 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627220 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627220 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627224 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627226 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627226 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627230 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627232 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627233 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627237 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627239 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627239 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627243 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627245 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627245 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627250 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627252 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627252 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627256 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627258 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627258 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627262 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627264 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627265 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627269 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627269 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627272 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678914627272 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "207 " "207 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678914634924 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678914635000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678914635000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678914635000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678914635000 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1678914635000 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678914635001 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678914635001 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914638111 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914638111 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914638111 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914638111 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1678914638111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678914638111 "|N_Bit_Calculator|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678914638111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678914638199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.map.smsg " "Generated suppressed messages file C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914640026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678914641042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678914641042 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914641371 "|N_Bit_Calculator|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678914641371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1850 " "Implemented 1850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678914641372 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678914641372 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678914641372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1665 " "Implemented 1665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678914641372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678914641372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 757 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 757 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678914641482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 14:10:41 2023 " "Processing ended: Wed Mar 15 14:10:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678914641482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678914641482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678914641482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678914641482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678914644026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678914644026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 14:10:42 2023 " "Processing started: Wed Mar 15 14:10:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678914644026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678914644026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678914644026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678914646492 ""}
{ "Info" "0" "" "Project  = N_Bit_Calculator" {  } {  } 0 0 "Project  = N_Bit_Calculator" 0 0 "Fitter" 0 0 1678914646494 ""}
{ "Info" "0" "" "Revision = N_Bit_Calculator" {  } {  } 0 0 "Revision = N_Bit_Calculator" 0 0 "Fitter" 0 0 1678914646495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678914646663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678914646664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "N_Bit_Calculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"N_Bit_Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678914646685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678914646741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678914646741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678914647144 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678914647175 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678914648030 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678914648030 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678914648069 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678914648069 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678914648071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678914648071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678914648071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678914648071 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678914648085 ""}
{ "Info" "ISTA_SDC_FOUND" "N_Bit_Calculator.SDC " "Reading SDC File: 'N_Bit_Calculator.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678914650075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1678914650080 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~3\|combout " "Node \"A0\|D3\|quotient\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914650084 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~4\|datad " "Node \"A0\|D3\|quotient\[1\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914650084 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~4\|combout " "Node \"A0\|D3\|quotient\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914650084 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~3\|datac " "Node \"A0\|D3\|quotient\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914650084 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[2\]~5\|datad " "Node \"A0\|D3\|quotient\[2\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914650084 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[2\]~5\|combout " "Node \"A0\|D3\|quotient\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914650084 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~3\|datad " "Node \"A0\|D3\|quotient\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914650084 ""}  } { { "n_bit_divider.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_divider.sv" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678914650084 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keypad_scanner:K0\|onehot\[0\] clk " "Register keypad_scanner:K0\|onehot\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678914650085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1678914650085 "|N_Bit_Calculator|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1678914650090 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1678914650091 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678914650092 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678914650092 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678914650092 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678914650092 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678914650092 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1678914650092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678914650282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk " "Destination node clk" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678914650282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678914650282 ""}  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 9234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678914650282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678914650282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~1 " "Destination node clk~1" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 8397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678914650282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678914650282 ""}  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678914650282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678914651075 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678914651077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678914651077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678914651079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678914651081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678914651083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678914651083 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678914651084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678914651131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678914651132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678914651132 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678914651608 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678914651622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678914654188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678914654747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678914654821 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678914655916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678914655916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678914657134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678914658893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678914658893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678914659104 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678914659104 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678914659104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678914659108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678914659337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678914659369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678914660601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678914660602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678914663257 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678914664649 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678914665473 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1678914665473 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/" { { 0 { 0 ""} 0 6052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678914665481 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678914665481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.fit.smsg " "Generated suppressed messages file C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678914665686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5669 " "Peak virtual memory: 5669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678914666481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 14:11:06 2023 " "Processing ended: Wed Mar 15 14:11:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678914666481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678914666481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678914666481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678914666481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678914668271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678914668272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 14:11:08 2023 " "Processing started: Wed Mar 15 14:11:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678914668272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678914668272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678914668272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678914668665 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1678914670415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678914670601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678914671741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 14:11:11 2023 " "Processing ended: Wed Mar 15 14:11:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678914671741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678914671741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678914671741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678914671741 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678914672716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678914673844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678914673845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 14:11:13 2023 " "Processing started: Wed Mar 15 14:11:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678914673845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678914673845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta N_Bit_Calculator -c N_Bit_Calculator " "Command: quartus_sta N_Bit_Calculator -c N_Bit_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678914673845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678914673991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678914674247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678914674248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914674297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914674297 ""}
{ "Info" "ISTA_SDC_FOUND" "N_Bit_Calculator.SDC " "Reading SDC File: 'N_Bit_Calculator.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678914674638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1678914674643 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~3\|combout " "Node \"A0\|D3\|quotient\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914674649 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~4\|datac " "Node \"A0\|D3\|quotient\[1\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914674649 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~4\|combout " "Node \"A0\|D3\|quotient\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914674649 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~3\|datab " "Node \"A0\|D3\|quotient\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914674649 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[2\]~5\|dataa " "Node \"A0\|D3\|quotient\[2\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914674649 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[2\]~5\|combout " "Node \"A0\|D3\|quotient\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914674649 ""} { "Warning" "WSTA_SCC_NODE" "A0\|D3\|quotient\[1\]~3\|datad " "Node \"A0\|D3\|quotient\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678914674649 ""}  } { { "n_bit_divider.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_divider.sv" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1678914674649 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keypad_scanner:K0\|onehot\[0\] clk " "Register keypad_scanner:K0\|onehot\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678914674652 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678914674652 "|N_Bit_Calculator|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678914674654 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678914674655 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678914674686 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1678914674695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.929 " "Worst-case setup slack is 14.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.929               0.000 MAX10_CLK1_50  " "   14.929               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914674700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 MAX10_CLK1_50  " "    0.378               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914674706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678914674718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678914674723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.649 " "Worst-case minimum pulse width slack is 9.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 MAX10_CLK1_50  " "    9.649               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914674732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914674732 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678914674755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678914674786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678914676754 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keypad_scanner:K0\|onehot\[0\] clk " "Register keypad_scanner:K0\|onehot\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678914676919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678914676919 "|N_Bit_Calculator|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678914676919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.419 " "Worst-case setup slack is 15.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914676936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914676936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.419               0.000 MAX10_CLK1_50  " "   15.419               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914676936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914676936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914676992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914676992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 MAX10_CLK1_50  " "    0.339               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914676992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914676992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678914676998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678914677014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.655 " "Worst-case minimum pulse width slack is 9.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 MAX10_CLK1_50  " "    9.655               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914677018 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678914677040 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keypad_scanner:K0\|onehot\[0\] clk " "Register keypad_scanner:K0\|onehot\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678914677341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678914677341 "|N_Bit_Calculator|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678914677342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.893 " "Worst-case setup slack is 17.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.893               0.000 MAX10_CLK1_50  " "   17.893               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914677355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 MAX10_CLK1_50  " "    0.166               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914677372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678914677381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678914677394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.282 " "Worst-case minimum pulse width slack is 9.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.282               0.000 MAX10_CLK1_50  " "    9.282               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678914677400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678914677400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678914679232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678914679236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678914679372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 14:11:19 2023 " "Processing ended: Wed Mar 15 14:11:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678914679372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678914679372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678914679372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678914679372 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 784 s " "Quartus Prime Full Compilation was successful. 0 errors, 784 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678914680365 ""}
