// Seed: 1192481313
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2
);
  assign id_2 = id_1;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    output logic id_6
);
  initial id_6 <= #0 1'b0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3
    , id_5
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.type_6 = 0;
endmodule
