# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SRAM.srcs/sources_1/new/Wait.vhd" \
"../../../../SRAM.srcs/sim_1/new/WaitTb.vhd" \

# Do not sort compile order
nosort
