 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: RIPPLE                              Date:  3- 2-2024,  2:41AM
Device Used: XC9572XL-10-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
41 /72  ( 57%) 170 /360  ( 47%) 112/216 ( 52%)   23 /72  ( 32%) 48 /52  ( 92%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18        2/54        2/90      10/13
FB2          11/18       37/54       41/90      12/13
FB3          12/18       36/54       73/90      14/14*
FB4          17/18       37/54       54/90      12/12*
             -----       -----       -----      -----    
             41/72      112/216     170/360     48/52 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   29          29    |  I/O              :    43      46
Output        :   15          15    |  GCK/IO           :     2       3
Bidirectional :    4           4    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     48          48

** Power Data **

There are 41 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RIPPLE.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<12>' based upon the LOC
   constraint 'P16'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<13>' based upon the LOC
   constraint 'P15'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<11>' based upon the LOC
   constraint 'P17'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<9>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'LDS_n'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_13_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_12_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 19 Outputs **

Signal                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                        Pts   Inps          No.  Type    Use     Mode Rate State
DBUS<15>                    8     23    FB2_3   58   I/O     I/O     STD  SLOW RESET
IDEBUF_OE                   3     16    FB2_4   59   I/O     O       STD  SLOW 
DTACK_n                     0     0     FB2_10  1    I/O     O       STD  SLOW 
OVR_n_1                     0     0     FB3_6   34   I/O     O       STD  SLOW 
IDE_ROMEN                   19    21    FB3_11  33   I/O     O       STD  SLOW 
OVR_n_2                     0     0     FB3_14  35   I/O     O       STD  SLOW 
ROM_BANK<1>                 1     2     FB3_15  36   I/O     O       STD  SLOW 
CFGOUT_n                    3     4     FB3_16  42   I/O     O       STD  SLOW SET
SLAVE_n                     2     12    FB4_2   43   I/O     O       STD  SLOW 
ROM_BANK<0>                 2     3     FB4_3   46   I/O     O       STD  SLOW 
IDE2_CS_n<1>                1     4     FB4_4   47   I/O     O       STD  SLOW 
IOR_n                       1     3     FB4_5   44   I/O     O       STD  SLOW 
IDE1_CS_n<1>                1     4     FB4_6   49   I/O     O       STD  SLOW 
IOW_n                       1     4     FB4_8   45   I/O     O       STD  SLOW 
IDE2_CS_n<0>                1     4     FB4_11  48   I/O     O       STD  SLOW 
DBUS<12>                    8     24    FB4_12  52   I/O     I/O     STD  SLOW RESET
IDE1_CS_n<0>                1     4     FB4_14  50   I/O     O       STD  SLOW 
DBUS<13>                    7     23    FB4_15  56   I/O     I/O     STD  SLOW RESET
DBUS<14>                    8     23    FB4_17  57   I/O     I/O     STD  SLOW RESET

** 22 Buried Nodes **

Signal                      Total Total Loc     Pwr  Reg Init
Name                        Pts   Inps          Mode State
ide_enable/ide_enable_CLKF  2     2     FB1_18  STD  
IDE/as_delay<1>             3     4     FB2_1   STD  RESET
AUTOCONFIG/shutup           3     25    FB2_2   STD  RESET
IDE/rom_bankSel<0>          4     11    FB2_5   STD  RESET
AUTOCONFIG/ide_base<7>      4     26    FB2_6   STD  RESET
AUTOCONFIG/ide_base<6>      4     26    FB2_7   STD  RESET
AUTOCONFIG/ide_base<4>      4     26    FB2_8   STD  RESET
AUTOCONFIG/ide_base<3>      4     26    FB2_9   STD  RESET
AUTOCONFIG/ide_base<2>      4     26    FB2_11  STD  RESET
IDE/S3_n/IDE/S3_n_CLKF      2     2     FB3_2   STD  
IDE/S3_n                    3     3     FB3_3   STD  RESET
ide_enable                  3     3     FB3_4   STD  RESET
IDE/ide_enabled             3     10    FB3_5   STD  RESET
IDE/rom_bankSel<1>          4     11    FB3_7   STD  RESET
$OpTx$INV$89                16    16    FB3_9   STD  
$OpTx$FX_DC$102             19    19    FB3_18  STD  
RESET                       2     2     FB4_1   STD  RESET
AUTOCONFIG/ide_configured   3     25    FB4_7   STD  RESET
AS_n_S4                     3     4     FB4_9   STD  RESET
AUTOCONFIG/ide_base<5>      4     26    FB4_10  STD  RESET
AUTOCONFIG/ide_base<1>      4     26    FB4_13  STD  RESET
AUTOCONFIG/dtack            5     16    FB4_16  STD  RESET

** 29 Inputs **

Signal                      Loc     Pin  Pin     Pin     
Name                                No.  Type    Use     
ADDR<18>                    FB1_2   8    I/O     I
ADDR<15>                    FB1_3   12   I/O     I
ADDR<14>                    FB1_4   13   I/O     I
ADDR<17>                    FB1_5   9    I/O     I
ADDR<16>                    FB1_6   10   I/O     I
BERR_n                      FB1_8   11   I/O     I
ADDR<13>                    FB1_9   15   GCK/I/O I
ADDR<12>                    FB1_11  16   GCK/I/O I
ADDR<2>                     FB1_12  23   I/O     I
ADDR<1>                     FB1_17  20   I/O     I
AS_n                        FB2_2   60   I/O     I
UDS_n                       FB2_5   61   I/O     I
RW                          FB2_8   63   I/O     I
RESET_n                     FB2_9   64   GSR/I/O I
ADDR<23>                    FB2_11  2    GTS/I/O I
ADDR<21>                    FB2_12  4    I/O     I
ADDR<22>                    FB2_14  5    GTS/I/O I
ADDR<20>                    FB2_15  6    I/O     I
ADDR<19>                    FB2_17  7    I/O     I
ADDR<8>                     FB3_2   22   I/O     I
ADDR<4>                     FB3_3   31   I/O     I
ADDR<5>                     FB3_4   32   I/O     I
ADDR<7>                     FB3_5   24   I/O     I
ADDR<3>                     FB3_8   25   I/O     I
ADDR<6>                     FB3_9   27   I/O     I
C3n                         FB3_10  39   I/O     I
CFGIN_n                     FB3_12  40   I/O     I
C1n                         FB3_17  38   I/O     I
IDE_OFF_n                   FB4_10  51   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   8     I/O     I
(unused)              0       0     0   5     FB1_3   12    I/O     I
(unused)              0       0     0   5     FB1_4   13    I/O     I
(unused)              0       0     0   5     FB1_5   9     I/O     I
(unused)              0       0     0   5     FB1_6   10    I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   11    I/O     I
(unused)              0       0     0   5     FB1_9   15    GCK/I/O I
(unused)              0       0     0   5     FB1_10  18    I/O     
(unused)              0       0     0   5     FB1_11  16    GCK/I/O I
(unused)              0       0     0   5     FB1_12  23    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  17    GCK/I/O 
(unused)              0       0     0   5     FB1_15  19    I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  20    I/O     I
ide_enable/ide_enable_CLKF
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: C1n                2: C3n              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ide_enable/ide_enable_CLKF 
                     XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE/as_delay<1>       3       0     0   2     FB2_1         (b)     (b)
AUTOCONFIG/shutup     3       0   \/1   1     FB2_2   60    I/O     I
DBUS<15>              8       3<-   0   0     FB2_3   58    I/O     I/O
IDEBUF_OE             3       0   /\2   0     FB2_4   59    I/O     O
IDE/rom_bankSel<0>    4       0     0   1     FB2_5   61    I/O     I
AUTOCONFIG/ide_base<7>
                      4       0     0   1     FB2_6   62    I/O     (b)
AUTOCONFIG/ide_base<6>
                      4       0     0   1     FB2_7         (b)     (b)
AUTOCONFIG/ide_base<4>
                      4       0     0   1     FB2_8   63    I/O     I
AUTOCONFIG/ide_base<3>
                      4       0     0   1     FB2_9   64    GSR/I/O I
DTACK_n               0       0     0   5     FB2_10  1     I/O     O
AUTOCONFIG/ide_base<2>
                      4       0     0   1     FB2_11  2     GTS/I/O I
(unused)              0       0     0   5     FB2_12  4     I/O     I
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  5     GTS/I/O I
(unused)              0       0     0   5     FB2_15  6     I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  7     I/O     I
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$INV$89      14: ADDR<4>                    26: CFGOUT_n 
  2: ADDR<15>          15: ADDR<5>                    27: IDE/S3_n 
  3: ADDR<16>          16: ADDR<6>                    28: IDE/rom_bankSel<0> 
  4: ADDR<17>          17: ADDR<7>                    29: DBUS<15>.PIN 
  5: ADDR<18>          18: ADDR<8>                    30: DBUS<14>.PIN 
  6: ADDR<19>          19: AS_n                       31: DBUS<12>.PIN 
  7: ADDR<1>           20: AS_n_S4                    32: RESET 
  8: ADDR<20>          21: AUTOCONFIG/dtack           33: RESET_n 
  9: ADDR<21>          22: AUTOCONFIG/ide_configured  34: RW 
 10: ADDR<22>          23: AUTOCONFIG/shutup          35: UDS_n 
 11: ADDR<23>          24: BERR_n                     36: ide_enable 
 12: ADDR<2>           25: CFGIN_n                    37: ide_enable/ide_enable_CLKF 
 13: ADDR<3>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE/as_delay<1>      ..................XX...........X....X... 4
AUTOCONFIG/shutup    ..XXXXXXXXXXXXXXXXX.X.X.XX.....X.XX.X... 25
DBUS<15>             ..XXXXXXXXXXXXXXXXX.....XX.....XXX..X... 23
IDEBUF_OE            X.XXXX.XXXX.......XX...XXX......XX...... 16
IDE/rom_bankSel<0>   XXX.......................XX.X.X.XXXX... 11
AUTOCONFIG/ide_base<7> 
                     ..XXXXXXXXXXXXXXXXX.XX..XX..X..X.XX.X... 26
AUTOCONFIG/ide_base<6> 
                     ..XXXXXXXXXXXXXXXXX.XX..XX...X.X.XX.X... 26
AUTOCONFIG/ide_base<4> 
                     ..XXXXXXXXXXXXXXXXX.XX..XX....XX.XX.X... 26
AUTOCONFIG/ide_base<3> 
                     ..XXXXXXXXXXXXXXXXX.XX..XX..X..X.XX.X... 26
DTACK_n              ........................................ 0
AUTOCONFIG/ide_base<2> 
                     ..XXXXXXXXXXXXXXXXX.XX..XX...X.X.XX.X... 26
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               36/18
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB3_1         (b)     (b)
IDE/S3_n/IDE/S3_n_CLKF
                      2       0   /\3   0     FB3_2   22    I/O     I
IDE/S3_n              3       0     0   2     FB3_3   31    I/O     I
ide_enable            3       0     0   2     FB3_4   32    I/O     I
IDE/ide_enabled       3       0     0   2     FB3_5   24    I/O     I
OVR_n_1               0       0     0   5     FB3_6   34    I/O     O
IDE/rom_bankSel<1>    4       0   \/1   0     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   25    I/O     I
$OpTx$INV$89         16      11<-   0   0     FB3_9   27    I/O     I
(unused)              0       0   /\5   0     FB3_10  39    I/O     I
IDE_ROMEN            19      14<-   0   0     FB3_11  33    I/O     O
(unused)              0       0   /\5   0     FB3_12  40    I/O     I
(unused)              0       0   /\5   0     FB3_13        (b)     (b)
OVR_n_2               0       0   /\4   1     FB3_14  35    I/O     O
ROM_BANK<1>           1       0     0   4     FB3_15  36    I/O     O
CFGOUT_n              3       0   \/1   1     FB3_16  42    I/O     O
(unused)              0       0   \/5   0     FB3_17  38    I/O     I
$OpTx$FX_DC$102      19      14<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$89      13: AS_n                       25: CFGOUT_n 
  2: ADDR<12>          14: AUTOCONFIG/ide_base<1>     26: IDE/S3_n 
  3: ADDR<13>          15: AUTOCONFIG/ide_base<2>     27: IDE/S3_n/IDE/S3_n_CLKF 
  4: ADDR<15>          16: AUTOCONFIG/ide_base<3>     28: IDE/ide_enabled 
  5: ADDR<16>          17: AUTOCONFIG/ide_base<4>     29: IDE/rom_bankSel<1> 
  6: ADDR<17>          18: AUTOCONFIG/ide_base<5>     30: IDE_OFF_n 
  7: ADDR<18>          19: AUTOCONFIG/ide_base<6>     31: DBUS<15>.PIN 
  8: ADDR<19>          20: AUTOCONFIG/ide_base<7>     32: RESET 
  9: ADDR<20>          21: AUTOCONFIG/ide_configured  33: RW 
 10: ADDR<21>          22: AUTOCONFIG/shutup          34: UDS_n 
 11: ADDR<22>          23: C1n                        35: ide_enable 
 12: ADDR<23>          24: C3n                        36: ide_enable/ide_enable_CLKF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE/S3_n/IDE/S3_n_CLKF 
                     ......................XX................ 2
IDE/S3_n             ............X.............X....X........ 3
ide_enable           .............................X.X...X.... 3
IDE/ide_enabled      X..XX....................X.X...XXXXX.... 10
OVR_n_1              ........................................ 0
IDE/rom_bankSel<1>   X..XX....................X..X.XXXXXX.... 11
$OpTx$INV$89         .....XXXXXXX.XXXXXXXX...X............... 16
IDE_ROMEN            .XX.XXXXXXXXXXXXXXXXX...X..X............ 21
OVR_n_2              ........................................ 0
ROM_BANK<1>          ...........................XX........... 2
CFGOUT_n             ............X.......XX.........X........ 4
$OpTx$FX_DC$102      ...XXXXXXXXX.XXXXXXXX...X..X............ 19
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
RESET                 2       0     0   3     FB4_1         (b)     (b)
SLAVE_n               2       0     0   3     FB4_2   43    I/O     O
ROM_BANK<0>           2       0     0   3     FB4_3   46    I/O     O
IDE2_CS_n<1>          1       0     0   4     FB4_4   47    I/O     O
IOR_n                 1       0     0   4     FB4_5   44    I/O     O
IDE1_CS_n<1>          1       0     0   4     FB4_6   49    I/O     O
AUTOCONFIG/ide_configured
                      3       0     0   2     FB4_7         (b)     (b)
IOW_n                 1       0     0   4     FB4_8   45    I/O     O
AS_n_S4               3       0     0   2     FB4_9         (b)     (b)
AUTOCONFIG/ide_base<5>
                      4       0     0   1     FB4_10  51    I/O     I
IDE2_CS_n<0>          1       0   \/3   1     FB4_11  48    I/O     O
DBUS<12>              8       3<-   0   0     FB4_12  52    I/O     I/O
AUTOCONFIG/ide_base<1>
                      4       0     0   1     FB4_13        (b)     (b)
IDE1_CS_n<0>          1       0   \/2   2     FB4_14  50    I/O     O
DBUS<13>              7       2<-   0   0     FB4_15  56    I/O     I/O
AUTOCONFIG/dtack      5       0     0   0     FB4_16        (b)     (b)
DBUS<14>              8       3<-   0   0     FB4_17  57    I/O     I/O
(unused)              0       0   /\3   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$102   14: ADDR<23>                   26: CFGOUT_n 
  2: $OpTx$INV$89      15: ADDR<2>                    27: IDE/S3_n 
  3: ADDR<12>          16: ADDR<3>                    28: IDE/as_delay<1> 
  4: ADDR<13>          17: ADDR<4>                    29: IDE/ide_enabled 
  5: ADDR<14>          18: ADDR<5>                    30: IDE/rom_bankSel<0> 
  6: ADDR<16>          19: ADDR<6>                    31: DBUS<13>.PIN 
  7: ADDR<17>          20: ADDR<7>                    32: RESET 
  8: ADDR<18>          21: ADDR<8>                    33: RESET_n 
  9: ADDR<19>          22: AS_n                       34: RW 
 10: ADDR<1>           23: AUTOCONFIG/dtack           35: UDS_n 
 11: ADDR<20>          24: AUTOCONFIG/ide_configured  36: ide_enable 
 12: ADDR<21>          25: CFGIN_n                    37: ide_enable/ide_enable_CLKF 
 13: ADDR<22>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RESET                ................................X...X... 2
SLAVE_n              .X...XXXX.XXXX.......X..XX.............. 12
ROM_BANK<0>          .....X......................XX.......... 3
IDE2_CS_n<1>         X.XXX................................... 4
IOR_n                .....................X....X......X...... 3
IDE1_CS_n<1>         X.XXX................................... 4
AUTOCONFIG/ide_configured 
                     .....XXXXXXXXXXXXXXXXXXXXX.....X.XX.X... 25
IOW_n                .....................X....XX.....X...... 4
AS_n_S4              .....................X....X....X....X... 4
AUTOCONFIG/ide_base<5> 
                     .....XXXXXXXXXXXXXXXXXXXXX....XX.XX.X... 26
IDE2_CS_n<0>         X.XXX................................... 4
DBUS<12>             .....XXXXXXXXXXXXXXXXX..XX.....XXX.XX... 24
AUTOCONFIG/ide_base<1> 
                     .....XXXXXXXXXXXXXXXXXXXXX....XX.XX.X... 26
IDE1_CS_n<0>         X.XXX................................... 4
DBUS<13>             .....XXXXXXXXXXXXXXXXX..XX.....XXX..X... 23
AUTOCONFIG/dtack     .....XXXX.XXXX.......XX.XX.....X.XX.X... 16
DBUS<14>             .....XXXXXXXXXXXXXXXXX..XX.....XXX..X... 23
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$FX_DC$102 = ADDR<16>
	# !IDE/ide_enabled
	# !AUTOCONFIG/ide_configured
	# ADDR<15>
	# CFGOUT_n
;Imported pterms FB3_1
	# ADDR<17> & !AUTOCONFIG/ide_base<1>
	# !ADDR<17> & AUTOCONFIG/ide_base<1>
	# AUTOCONFIG/ide_base<6> & !ADDR<22>
	# !AUTOCONFIG/ide_base<6> & ADDR<22>
	# AUTOCONFIG/ide_base<7> & !ADDR<23>
;Imported pterms FB3_2
	# ADDR<18> & !AUTOCONFIG/ide_base<2>
	# !ADDR<18> & AUTOCONFIG/ide_base<2>
	# AUTOCONFIG/ide_base<5> & !ADDR<21>
;Imported pterms FB3_17
	# ADDR<20> & !AUTOCONFIG/ide_base<4>
	# !ADDR<20> & AUTOCONFIG/ide_base<4>
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>
	# !AUTOCONFIG/ide_base<7> & ADDR<23>
;Imported pterms FB3_16
	# !AUTOCONFIG/ide_base<5> & ADDR<21>;    

$OpTx$INV$89 = !AUTOCONFIG/ide_configured
	# CFGOUT_n
	# ADDR<20> & !AUTOCONFIG/ide_base<4>
	# !ADDR<20> & AUTOCONFIG/ide_base<4>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>
;Imported pterms FB3_8
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# AUTOCONFIG/ide_base<6> & !ADDR<22>
	# !AUTOCONFIG/ide_base<6> & ADDR<22>
	# AUTOCONFIG/ide_base<7> & !ADDR<23>
	# !AUTOCONFIG/ide_base<7> & ADDR<23>
;Imported pterms FB3_7
	# !ADDR<18> & AUTOCONFIG/ide_base<2>
;Imported pterms FB3_10
	# ADDR<18> & !AUTOCONFIG/ide_base<2>
	# ADDR<17> & !AUTOCONFIG/ide_base<1>
	# !ADDR<17> & AUTOCONFIG/ide_base<1>
	# AUTOCONFIG/ide_base<5> & !ADDR<21>
	# !AUTOCONFIG/ide_base<5> & ADDR<21>;    

!AS_n_S4.D = !AS_n & !IDE/S3_n;
   AS_n_S4.CLK = ide_enable/ide_enable_CLKF;
   AS_n_S4.AP = !RESET;    

AUTOCONFIG/dtack.D = AUTOCONFIG/dtack & !AS_n
	# !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & ADDR<23> & ADDR<22> & ADDR<21> & 
	ADDR<19> & !AS_n & CFGOUT_n
	# !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;
   AUTOCONFIG/dtack.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/dtack.AR = !RESET;    

AUTOCONFIG/ide_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<1>.AR = !RESET;
   AUTOCONFIG/ide_base<1>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<2>.AR = !RESET;
   AUTOCONFIG/ide_base<2>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<3>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<3>.AR = !RESET;
   AUTOCONFIG/ide_base<3>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<4>.D = DBUS<12>.PIN;
   AUTOCONFIG/ide_base<4>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<4>.AR = !RESET;
   AUTOCONFIG/ide_base<4>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<5>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<5>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<5>.AR = !RESET;
   AUTOCONFIG/ide_base<5>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<6>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<6>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<6>.AR = !RESET;
   AUTOCONFIG/ide_base<6>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<7>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<7>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<7>.AR = !RESET;
   AUTOCONFIG/ide_base<7>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_configured.AR = !RESET;
   AUTOCONFIG/ide_configured.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/shutup.D = Vcc;
   AUTOCONFIG/shutup.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/shutup.AR = !RESET;
   AUTOCONFIG/shutup.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/shutup & CFGOUT_n;    

CFGOUT_n.D = !AUTOCONFIG/ide_configured & !AUTOCONFIG/shutup;
   CFGOUT_n.CLK = AS_n;
   CFGOUT_n.AP = !RESET;    

!DBUS<12>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<3> & !ide_enable
;Imported pterms FB4_11
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<1> & !ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !ADDR<6> & !ADDR<3>;
   DBUS<12>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<12>.AR = !RESET;
   DBUS<12>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<12>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

!DBUS<13>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<2> & 
	ADDR<1> & !ADDR<6> & !ADDR<3>
;Imported pterms FB4_14
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>;
   DBUS<13>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<13>.AR = !RESET;
   DBUS<13>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<13>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

!DBUS<14>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<2> & 
	ADDR<1> & !ADDR<6> & !ADDR<3>
;Imported pterms FB4_18
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<1> & !ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	ADDR<2> & !ADDR<1> & !ADDR<6> & !ADDR<3>;
   DBUS<14>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<14>.AR = !RESET;
   DBUS<14>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<14>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

!DBUS<15>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>
;Imported pterms FB2_2
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !ADDR<3>
;Imported pterms FB2_4
	# !ADDR<8> & !ADDR<7> & ADDR<5> & !ADDR<4> & 
	ADDR<2> & ADDR<1> & !ADDR<6> & ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	ADDR<2> & ADDR<1> & !ADDR<6> & !ADDR<3>;
   DBUS<15>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<15>.AR = !RESET;
   DBUS<15>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<15>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

DTACK_n = Gnd;
   DTACK_n.OE = Gnd;    

IDE/S3_n.D = AS_n;
   IDE/S3_n.CLK = IDE/S3_n/IDE/S3_n_CLKF;
   IDE/S3_n.AP = !RESET;    

IDE/S3_n/IDE/S3_n_CLKF = C1n
	$ C3n;    

!IDE/as_delay<1>.D = !AS_n & !AS_n_S4;
   IDE/as_delay<1>.CLK = ide_enable/ide_enable_CLKF;
   IDE/as_delay<1>.AP = !RESET;    

IDE/ide_enabled.T = !ADDR<16> & !UDS_n & !RW & !IDE/ide_enabled & 
	!IDE/S3_n & ide_enable & !ADDR<15> & !$OpTx$INV$89;
   IDE/ide_enabled.CLK = ide_enable/ide_enable_CLKF;
   IDE/ide_enabled.AR = !RESET;    

IDE/rom_bankSel<0>.T = !ADDR<16> & !UDS_n & DBUS<14>.PIN & 
	!IDE/rom_bankSel<0> & !RW & !IDE/S3_n & ide_enable & ADDR<15> & 
	!$OpTx$INV$89
	# !ADDR<16> & !UDS_n & !DBUS<14>.PIN & 
	IDE/rom_bankSel<0> & !RW & !IDE/S3_n & ide_enable & ADDR<15> & 
	!$OpTx$INV$89;
   IDE/rom_bankSel<0>.CLK = ide_enable/ide_enable_CLKF;
   IDE/rom_bankSel<0>.AR = !RESET;    

IDE/rom_bankSel<1>.T = !ADDR<16> & !UDS_n & DBUS<15>.PIN & 
	!IDE/rom_bankSel<1> & !RW & !IDE/S3_n & ide_enable & ADDR<15> & 
	!$OpTx$INV$89
	# !ADDR<16> & !UDS_n & !DBUS<15>.PIN & 
	IDE/rom_bankSel<1> & !RW & !IDE/S3_n & ide_enable & ADDR<15> & 
	!$OpTx$INV$89;
   IDE/rom_bankSel<1>.CLK = ide_enable/ide_enable_CLKF;
   IDE/rom_bankSel<1>.AR = !RESET;    

!IDE1_CS_n<0> = ADDR<12> & !ADDR<13> & !ADDR<14> & 
	!$OpTx$FX_DC$102;    

!IDE1_CS_n<1> = ADDR<12> & !ADDR<13> & ADDR<14> & 
	!$OpTx$FX_DC$102;    

!IDE2_CS_n<0> = !ADDR<12> & ADDR<13> & !ADDR<14> & 
	!$OpTx$FX_DC$102;    

!IDE2_CS_n<1> = !ADDR<12> & ADDR<13> & ADDR<14> & 
	!$OpTx$FX_DC$102;    

!IDEBUF_OE = !RW
	# !AS_n & RESET_n & !AS_n_S4 & BERR_n & 
	!$OpTx$INV$89
	# !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & 
	!AS_n & RESET_n & !AS_n_S4 & BERR_n & CFGOUT_n;    

IDE_ROMEN = AS_n
	# !AUTOCONFIG/ide_configured
	# CFGOUT_n
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>
;Imported pterms FB3_12
	# ADDR<20> & !AUTOCONFIG/ide_base<4>
	# !ADDR<20> & AUTOCONFIG/ide_base<4>
	# ADDR<17> & !AUTOCONFIG/ide_base<1>
	# AUTOCONFIG/ide_base<5> & !ADDR<21>
	# !AUTOCONFIG/ide_base<5> & ADDR<21>
;Imported pterms FB3_13
	# ADDR<18> & !AUTOCONFIG/ide_base<2>
	# !ADDR<18> & AUTOCONFIG/ide_base<2>
	# !ADDR<17> & AUTOCONFIG/ide_base<1>
	# AUTOCONFIG/ide_base<6> & !ADDR<22>
	# !AUTOCONFIG/ide_base<6> & ADDR<22>
;Imported pterms FB3_14
	# AUTOCONFIG/ide_base<7> & !ADDR<23>
	# !AUTOCONFIG/ide_base<7> & ADDR<23>
	# !ADDR<16> & ADDR<12> & !ADDR<13> & 
	IDE/ide_enabled
	# !ADDR<16> & !ADDR<12> & ADDR<13> & 
	IDE/ide_enabled;    

!IOR_n = RW & !AS_n & !IDE/S3_n;    

!IOW_n = !RW & !AS_n & !IDE/S3_n & IDE/as_delay<1>;    

OVR_n_1 = Gnd;
   OVR_n_1.OE = Gnd;    

OVR_n_2 = Gnd;
   OVR_n_2.OE = Gnd;    

RESET.D = RESET_n;
   RESET.CLK = ide_enable/ide_enable_CLKF;    

ROM_BANK<0> = ADDR<16> & !IDE/ide_enabled
	# IDE/rom_bankSel<0> & IDE/ide_enabled;    

ROM_BANK<1> = IDE/rom_bankSel<1> & IDE/ide_enabled;    

!SLAVE_n = !AS_n & !$OpTx$INV$89
	# !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & 
	!AS_n & CFGOUT_n;    

ide_enable.D = IDE_OFF_n;
   ide_enable.CLK = ide_enable/ide_enable_CLKF;
   ide_enable.CE = !RESET;    

!ide_enable/ide_enable_CLKF = C1n
	$ C3n;    

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56              XC9572XL-10-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 DTACK_n                          33 IDE_ROMEN                     
  2 ADDR<23>                         34 OVR_n_1                       
  3 VCC                              35 OVR_n_2                       
  4 ADDR<21>                         36 ROM_BANK<1>                   
  5 ADDR<22>                         37 VCC                           
  6 ADDR<20>                         38 C1n                           
  7 ADDR<19>                         39 C3n                           
  8 ADDR<18>                         40 CFGIN_n                       
  9 ADDR<17>                         41 GND                           
 10 ADDR<16>                         42 CFGOUT_n                      
 11 BERR_n                           43 SLAVE_n                       
 12 ADDR<15>                         44 IOR_n                         
 13 ADDR<14>                         45 IOW_n                         
 14 GND                              46 ROM_BANK<0>                   
 15 ADDR<13>                         47 IDE2_CS_n<1>                  
 16 ADDR<12>                         48 IDE2_CS_n<0>                  
 17 KPR                              49 IDE1_CS_n<1>                  
 18 KPR                              50 IDE1_CS_n<0>                  
 19 KPR                              51 IDE_OFF_n                     
 20 ADDR<1>                          52 DBUS<12>                      
 21 GND                              53 TDO                           
 22 ADDR<8>                          54 GND                           
 23 ADDR<2>                          55 VCC                           
 24 ADDR<7>                          56 DBUS<13>                      
 25 ADDR<3>                          57 DBUS<14>                      
 26 VCC                              58 DBUS<15>                      
 27 ADDR<6>                          59 IDEBUF_OE                     
 28 TDI                              60 AS_n                          
 29 TMS                              61 UDS_n                         
 30 TCK                              62 KPR                           
 31 ADDR<4>                          63 RW                            
 32 ADDR<5>                          64 RESET_n                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC9572XL-10-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 21
