add x10, x10, #2016, lsl #0
sub x21, x21, #0x12e, lsl #12
bics x9, x10, x21, lsl #0x1b
and x0, x0, x0

