42925
42943
design1
bdw_work/trace/hls.finish_gen.DPA.s.trace
1
0
0
0
1610436415
1610436445
/usr/cadence/installs/Stratus/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadence/installs/Stratus/share/stratus/include --tl=/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --clock_period=1.800 --default_input_delay=0.100 --flatten_arrays=none --message_detail=3 --path_delay_limit=100.000 --rtl_annotation=op,stack -DDPA=1 -DBDW_RTL_finish_gen_DPA=1 --clock_period=1.800 --dpopt_auto=op,expr -Ibdw_work/libs/cynw_cm_float/c_parts -I/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts -d bdw_work/modules/finish_gen/DPA -o finish_gen_rtl.cpp --hls_module=finish_gen --hls_config=DPA --project=project.tcl -P bdw_work/libs/cynw_cm_float/c_parts -P /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts -p cynw_cm_float finish_gen.cpp
rtl: Synthesis complete: 0 errors, 0 warnings, area=651, bits=42
