# *HDL Bits Solutions - Minor Project 1*

## *Contents*
- $Topics$ $Present$  
- $My$ $Contribution$

## *Topics Present*
- $Getting$ $Started$
- $Verilog$ $Language$
- $Circuits$
- $Verification$ $Reading$ $Simulations$
- $Verification$ $Writing$ $Testbenches$
- $CS450$

## *My Contribution*
- #### $Getting$ $Started$ $(✔)$

- #### $Verilog$ $Language$ 

   - #### $Basics$ $(✔)$
   - #### $Vectors$ $(✔)$
   - #### $Modules$ $Hierarchy$ $(✔)$
   - #### $Procedures$ $(✔)$
   - #### $More$ $Verilog$ $Features$ $(✔)$

- #### $Circuits$

   - #### $Combinational$ $Logic$

      - #### $Basic$ $Gates$ $(✔)$
      - #### $Multiplexers$ $(✔)$
      - #### $Arithmetic Circuits$ $(✔)$
      - #### $Karnaugh Map to Circuits$ $(✔)$

    - #### $Sequential$ $Logic$

      - #### $Latches$ $and$ $FFs$ $(✔)$
      - #### $Counters$ $(✔)$
      - #### $Shift$ $Registers$ $(✔)$
      - #### $Finite$ $State$ $Machines$ $(Partially$ $Completed)$
      - #### $More$ $Circuits$ $(✔)$

    - #### $Building$ $Larger$ $Circuits$ $(Partially$ $Completed)$

- #### $Verification$ $Reading$ $Simulations$ 

    - #### $Build$ $a$ $circuit$ $from$ $simulation$ $waveform$ $(✔)$
    - #### $Finding$ $bugs$ $in$ $code$ $(✔)$

- #### $Verification$ $Writing$ $TestBenches$ $(✔)$
  
# *Links*
- https://hdlbits.01xz.net/wiki/Problem_sets




