INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/FSM/FSM.srcs/sources_1/new/Control_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inverter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/FSM/FSM.srcs/sources_1/new/ex1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inverter_Test
