Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 26 19:28:10 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {TOP|CLK_undiv} [get_ports {CLK_undiv}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {TOP|CLK_undiv}]


IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME              | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LED[0]                | output            | K2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[1]                | output            | J2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[2]                | output            | J3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[3]                | output            | H4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[4]                | output            | J4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[5]                | output            | G3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[6]                | output            | G4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[7]                | output            | F6      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[0]         | output            | G1      | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[1]         | output            | F1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[2]         | output            | E1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[3]         | output            | G6      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[4]         | output            | G2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[5]         | output            | C2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[6]         | output            | C1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[7]         | output            | H1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[0]      | output            | D4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[1]      | output            | E3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[2]      | output            | D3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[3]      | output            | F4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[4]      | output            | F3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[5]      | output            | E2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[6]      | output            | D2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[7]      | output            | H2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[8]      | output            | B4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[9]      | output            | A4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[10]     | output            | A3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[11]     | output            | B1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[12]     | output            | A1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[13]     | output            | B3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[14]     | output            | B2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[15]     | output            | D5      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| CLK_undiv             | input             | P17     | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[0]                | input             | R1      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[1]                | input             | N4      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[2]                | input             | M4      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[3]                | input             | R2      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[4]                | input             | P2      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[5]                | input             | P3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[6]                | input             | P4      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| PAUSE_n               | input             | L3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| RESET_n               | input             | L1      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name         | Fanout     
+------------------------------------------------------------------------------------------------+
| O                   | CLK_undiv_ibuf      | clkbufg_0         | nt_CLK_undiv     | 1          
+------------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| RESET        | N1                  | 163        
+--------------------------------------------------+


CE Signal:
+--------------------------------------------------------------------------------------------------------+
| Net_Name                                  | CE_Source_Inst                               | Fanout     
+--------------------------------------------------------------------------------------------------------+
| seven_seg_enable                          | seven_seg_enable                             | 8          
| nt_PAUSE_n                                | PAUSE_n_ibuf                                 | 25         
| wrapper1/ARM1/MCycle1/Busy                | wrapper1/ARM1/MCycle1/N8_1                   | 70         
| wrapper1/ARM1/PCSrc                       | wrapper1/ARM1/u_Control/CondLogic1/N63_9     | 2          
| wrapper1/ARM1/u_Control/CondLogic1/N0     | wrapper1/ARM1/u_Control/CondLogic1/N0_1      | 1          
+--------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------+
| Net_Name                                  | Driver                                             | Fanout     
+--------------------------------------------------------------------------------------------------------------+
| RESET                                     | N1                                                 | 163        
| wrapper1/ARM1/u_RegisterFile/N11          | wrapper1/ARM1/u_RegisterFile/N11_7                 | 147        
| wrapper1/Instr [11]                       | wrapper1/N398[9]                                   | 137        
| wrapper1/Instr [6]                        | wrapper1/N398[6]                                   | 137        
| genblk1.clk_counter [24]                  | genblk1.clk_counter[24]                            | 125        
| wrapper1/Instr [4]                        | wrapper1/N398[4]                                   | 114        
| wrapper1/Instr [10]                       | wrapper1/N398[8]                                   | 106        
| wrapper1/Instr [9]                        | wrapper1/N398[7]                                   | 93         
| wrapper1/ARM1/u_Control/Decoder1/N895     | wrapper1/ARM1/u_Control/Decoder1/N168_1            | 79         
| wrapper1/ARM1/MCycle1/Busy                | wrapper1/ARM1/MCycle1/N8_1                         | 71         
| wrapper1/ARM1/MCycleOp                    | wrapper1/ARM1/u_Control/Decoder1/MCOp[0]           | 69         
| wrapper1/ARM1/u_RegisterFile/N10          | wrapper1/ARM1/u_RegisterFile/N10_7                 | 58         
| ntclkbufg_0                               | clkbufg_0                                          | 51         
| wrapper1/PC [2]                           | wrapper1/ARM1/u_PC/current_PC[2]                   | 39         
| wrapper1/ARM1/M_Write                     | wrapper1/ARM1/u_Control/CondLogic1/N0_1            | 36         
| wrapper1/ARM1/MCycle1/sign                | wrapper1/ARM1/MCycle1/sign                         | 35         
| wrapper1/ARM1/WriteData [31]              | wrapper1/ARM1/u_RegisterFile/N7[31]                | 35         
| wrapper1/ARM1/MCycle_Result [0]           | wrapper1/ARM1/MCycle1/temp_sum[0]                  | 34         
| wrapper1/ARM1/ALUControl [0]              | wrapper1/ARM1/u_RegisterFile/N10_1                 | 33         
| wrapper1/ARM1/MCycle1/N173                | wrapper1/ARM1/MCycle1/N173                         | 32         
| wrapper1/ARM1/u_Control/Decoder1/N197     | wrapper1/ARM1/u_Control/Decoder1/N197              | 31         
| wrapper1/ARM1/MCycle1/N123                | wrapper1/ARM1/MCycle1/N142_6                       | 30         
| wrapper1/Instr [5]                        | wrapper1/N398[8]                                   | 29         
| wrapper1/PC [3]                           | wrapper1/ARM1/u_PC/current_PC[3]                   | 27         
| wrapper1/PC [7]                           | wrapper1/ARM1/u_PC/current_PC[7]                   | 26         
| wrapper1/PC [6]                           | wrapper1/ARM1/u_PC/current_PC[6]                   | 26         
| wrapper1/PC [5]                           | wrapper1/ARM1/u_PC/current_PC[5]                   | 26         
| wrapper1/PC [4]                           | wrapper1/ARM1/u_PC/current_PC[4]                   | 26         
| nt_PAUSE_n                                | PAUSE_n_ibuf                                       | 25         
| wrapper1/ARM1/MCycle1/state               | wrapper1/ARM1/MCycle1/state                        | 25         
| wrapper1/_N14172_1                        | wrapper1/ARM1/u_Control/Decoder1/N212_25           | 23         
| wrapper1/ARM1/PCSrc                       | wrapper1/ARM1/u_Control/CondLogic1/N63_9           | 21         
| wrapper1/Instr [16]                       | wrapper1/N398[14]                                  | 16         
| wrapper1/Instr [19]                       | wrapper1/N398[17]                                  | 16         
| wrapper1/Instr [18]                       | wrapper1/N398[16]                                  | 16         
| wrapper1/Instr [17]                       | wrapper1/N398[17]                                  | 16         
| wrapper1/Instr [3]                        | wrapper1/N398[10]                                  | 16         
| wrapper1/Instr [0]                        | wrapper1/N398[13]                                  | 16         
| wrapper1/Instr [1]                        | wrapper1/N398[4]                                   | 16         
| wrapper1/Instr [2]                        | wrapper1/N398[7]                                   | 16         
| wrapper1/ARM1/WriteData [28]              | wrapper1/ARM1/u_RegisterFile/N7[28]                | 14         
| wrapper1/ARM1/WriteData [24]              | wrapper1/ARM1/u_RegisterFile/N7[24]                | 13         
| wrapper1/ARM1/R15 [31]                    | wrapper1/ARM1/N20_0_29                             | 13         
| wrapper1/ARM1/WriteData [23]              | wrapper1/ARM1/u_RegisterFile/N7[23]                | 13         
| wrapper1/ARM1/RegWrite                    | wrapper1/ARM1/u_Control/CondLogic1/N63_1           | 12         
| wrapper1/ARM1/WriteData [30]              | wrapper1/ARM1/u_RegisterFile/N7[30]                | 12         
| wrapper1/ARM1/WriteData [12]              | wrapper1/ARM1/u_RegisterFile/N7[18]                | 12         
| wrapper1/Instr [12]                       | wrapper1/N398[10]                                  | 11         
| wrapper1/Instr [13]                       | wrapper1/N398[16]                                  | 11         
| wrapper1/Instr [14]                       | wrapper1/N398[14]                                  | 11         
| wrapper1/Instr [15]                       | wrapper1/N398[13]                                  | 11         
| wrapper1/ARM1/WriteData [8]               | wrapper1/ARM1/u_RegisterFile/N7[22]                | 11         
| wrapper1/ARM1/WriteData [1]               | wrapper1/ARM1/u_RegisterFile/N7[30]                | 11         
| wrapper1/ARM1/WriteData [17]              | wrapper1/ARM1/u_RegisterFile/N7[17]                | 11         
| wrapper1/ARM1/WriteData [22]              | wrapper1/ARM1/u_RegisterFile/N7[22]                | 11         
| wrapper1/ARM1/WriteData [7]               | wrapper1/ARM1/u_RegisterFile/N7[23]                | 11         
| wrapper1/ARM1/WriteData [6]               | wrapper1/ARM1/u_RegisterFile/N7[24]                | 11         
| wrapper1/ARM1/R15 [21]                    | wrapper1/ARM1/N20_0_19                             | 10         
| wrapper1/ARM1/WriteData [27]              | wrapper1/ARM1/u_RegisterFile/N7[27]                | 10         
| wrapper1/ARM1/WriteData [3]               | wrapper1/ARM1/u_RegisterFile/N7[28]                | 10         
| wrapper1/ARM1/WriteData [29]              | wrapper1/ARM1/u_RegisterFile/N7[29]                | 10         
| wrapper1/ARM1/R15 [18]                    | wrapper1/ARM1/N20_0_16                             | 10         
| wrapper1/ARM1/u_RegisterFile/N6 [31]      | wrapper1/ARM1/u_RegisterFile/RegBank_1_15_x2x4     | 10         
| wrapper1/ARM1/WriteData [25]              | wrapper1/ARM1/u_RegisterFile/N7[25]                | 10         
| wrapper1/ARM1/R15 [14]                    | wrapper1/ARM1/N20_0_12                             | 9          
| wrapper1/ARM1/WriteData [19]              | wrapper1/ARM1/u_RegisterFile/N7[19]                | 9          
| wrapper1/ARM1/R15 [30]                    | wrapper1/ARM1/N20_0_28                             | 9          
| wrapper1/ARM1/WriteData [0]               | wrapper1/ARM1/u_RegisterFile/N7[31]                | 9          
| wrapper1/ARM1/R15 [26]                    | wrapper1/ARM1/N20_0_24                             | 9          
| wrapper1/ARM1/R15 [20]                    | wrapper1/ARM1/N20_0_18                             | 9          
| wrapper1/ARM1/WriteData [26]              | wrapper1/ARM1/u_RegisterFile/N7[26]                | 9          
| wrapper1/ARM1/R15 [19]                    | wrapper1/ARM1/N20_0_17                             | 9          
| wrapper1/ARM1/R15 [4]                     | wrapper1/ARM1/N20_0_2                              | 9          
| wrapper1/ARM1/PC [0]                      | wrapper1/ARM1/u_PC/current_PC[0]                   | 8          
| wrapper1/ARM1/WriteData [5]               | wrapper1/ARM1/u_RegisterFile/N7[26]                | 8          
| seven_seg_enable                          | seven_seg_enable                                   | 8          
| wrapper1/ARM1/R15 [10]                    | wrapper1/ARM1/N20_0_8                              | 8          
| wrapper1/ARM1/R15 [13]                    | wrapper1/ARM1/N20_0_11                             | 8          
| wrapper1/ARM1/WriteData [20]              | wrapper1/ARM1/u_RegisterFile/N7[20]                | 8          
| wrapper1/ARM1/R15 [15]                    | wrapper1/ARM1/N20_0_13                             | 8          
| wrapper1/ARM1/R15 [16]                    | wrapper1/ARM1/N20_0_14                             | 8          
| wrapper1/ARM1/u_RegisterFile/N6 [18]      | wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4      | 8          
| wrapper1/ARM1/R15 [29]                    | wrapper1/ARM1/N20_0_27                             | 8          
| wrapper1/ARM1/WriteData [9]               | wrapper1/ARM1/u_RegisterFile/N7[21]                | 8          
| wrapper1/ARM1/WriteData [10]              | wrapper1/ARM1/u_RegisterFile/N7[20]                | 8          
| wrapper1/ARM1/u_RegisterFile/N6 [21]      | wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4      | 8          
| wrapper1/ARM1/R15 [25]                    | wrapper1/ARM1/N20_0_23                             | 7          
| wrapper1/ARM1/R15 [24]                    | wrapper1/ARM1/N20_0_22                             | 7          
| wrapper1/ARM1/R15 [23]                    | wrapper1/ARM1/N20_0_21                             | 7          
| wrapper1/ARM1/R15 [22]                    | wrapper1/ARM1/N20_0_20                             | 7          
| wrapper1/ARM1/R15 [27]                    | wrapper1/ARM1/N20_0_25                             | 7          
| wrapper1/ARM1/R15 [28]                    | wrapper1/ARM1/N20_0_26                             | 7          
| wrapper1/ARM1/Shifter1/LSR1 [11]          | wrapper1/ARM1/Shifter1/N16[11]                     | 7          
| wrapper1/ARM1/WriteData [11]              | wrapper1/ARM1/u_RegisterFile/N7[19]                | 7          
| wrapper1/ARM1/R15 [17]                    | wrapper1/ARM1/N20_0_15                             | 7          
| wrapper1/ARM1/WriteData [14]              | wrapper1/ARM1/u_RegisterFile/N7[16]                | 7          
| wrapper1/ARM1/u_RegisterFile/N6 [19]      | wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4      | 7          
| wrapper1/ARM1/WriteData [16]              | wrapper1/ARM1/u_RegisterFile/N7[16]                | 7          
| wrapper1/ARM1/WriteData [21]              | wrapper1/ARM1/u_RegisterFile/N7[21]                | 7          
| wrapper1/ARM1/R15 [12]                    | wrapper1/ARM1/N20_0_10                             | 7          
+--------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.06 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 165      | 71600         | 1                  
| LUT                   | 897      | 35800         | 3                  
| Distributed RAM       | 44       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 35       | 209           | 17                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                      
+------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/synthesize/TOP_syn.adf     
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP_map.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP_dmr.prt     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.dmr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/dmr.db          
+------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 303 MB
Total CPU  time to dev_map completion : 0h:0m:5s
Process Total CPU  time to dev_map completion : 0h:0m:5s
Total real time to dev_map completion : 0h:0m:15s
