<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="oving1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_toplevel.fdo"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="toplevel_guide.ncd" xil_pn:origination="imported"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1352646716" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1352646716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352647073" xil_pn:in_ck="7061694717294192413" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1352647073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="forwarding_unit.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="reg_32.vhd"/>
      <outfile xil_pn:name="reg_exmem.vhd"/>
      <outfile xil_pn:name="reg_idex.vhd"/>
      <outfile xil_pn:name="reg_ifid.vhd"/>
      <outfile xil_pn:name="reg_memwb.vhd"/>
      <outfile xil_pn:name="tb_adder.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_alu_control.vhd"/>
      <outfile xil_pn:name="tb_control_unit.vhd"/>
      <outfile xil_pn:name="tb_forwarding_unit.vhd"/>
      <outfile xil_pn:name="tb_pc.vhd"/>
      <outfile xil_pn:name="tb_reg_exmem.vhd"/>
      <outfile xil_pn:name="tb_reg_idex.vhd"/>
      <outfile xil_pn:name="tb_reg_ifid.vhd"/>
      <outfile xil_pn:name="tb_reg_memwb.vhd"/>
      <outfile xil_pn:name="tb_sign_extend.vhd"/>
      <outfile xil_pn:name="tb_toplevel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352646716" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3623050530995557290" xil_pn:start_ts="1352646716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352646716" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3144195386269199572" xil_pn:start_ts="1352646716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352646716" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8177611997605138438" xil_pn:start_ts="1352646716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352647074" xil_pn:in_ck="7061694717294192413" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1352647073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="forwarding_unit.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="reg_32.vhd"/>
      <outfile xil_pn:name="reg_exmem.vhd"/>
      <outfile xil_pn:name="reg_idex.vhd"/>
      <outfile xil_pn:name="reg_ifid.vhd"/>
      <outfile xil_pn:name="reg_memwb.vhd"/>
      <outfile xil_pn:name="tb_adder.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_alu_control.vhd"/>
      <outfile xil_pn:name="tb_control_unit.vhd"/>
      <outfile xil_pn:name="tb_forwarding_unit.vhd"/>
      <outfile xil_pn:name="tb_pc.vhd"/>
      <outfile xil_pn:name="tb_reg_exmem.vhd"/>
      <outfile xil_pn:name="tb_reg_idex.vhd"/>
      <outfile xil_pn:name="tb_reg_ifid.vhd"/>
      <outfile xil_pn:name="tb_reg_memwb.vhd"/>
      <outfile xil_pn:name="tb_sign_extend.vhd"/>
      <outfile xil_pn:name="tb_toplevel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352647077" xil_pn:in_ck="7061694717294192413" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="889151390353550919" xil_pn:start_ts="1352647074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tb_toplevel.fdo"/>
    </transform>
  </transforms>

</generated_project>
