
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003523                       # Number of seconds simulated
sim_ticks                                  3522658374                       # Number of ticks simulated
final_tick                               531533437674                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147536                       # Simulator instruction rate (inst/s)
host_op_rate                                   186743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 257289                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890380                       # Number of bytes of host memory used
host_seconds                                 13691.46                       # Real time elapsed on the host
sim_insts                                  2019978954                       # Number of instructions simulated
sim_ops                                    2556784229                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       133376                       # Number of bytes read from this memory
system.physmem.bytes_read::total               213120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       139648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            139648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          536                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1042                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1665                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1091                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1091                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1562456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19476200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1598793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37862315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60499764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1562456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1598793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3161249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39642788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39642788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39642788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1562456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19476200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1598793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37862315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              100142552                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8447623                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191981                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598992                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211427                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1324292                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1241052                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          341016                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9362                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3286982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17436520                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191981                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582068                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3653107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1139568                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        459321                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612977                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8324432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.595235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.375894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4671325     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254684      3.06%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          264111      3.17%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419258      5.04%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197991      2.38%     69.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282326      3.39%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189419      2.28%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139471      1.68%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905847     22.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8324432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377856                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.064074                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3460773                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       414514                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3496183                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29159                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923792                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542656                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20835125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4577                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923792                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3635529                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          99789                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        88518                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3348674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       228120                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20084695                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        132158                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        67007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28112621                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93645215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93645215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10952170                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3452                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1760                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           596750                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1867302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       966116                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10059                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       399729                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18823644                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14948074                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26373                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6483315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20026915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8324432                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.795687                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.926253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2852586     34.27%     34.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1796102     21.58%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1221600     14.67%     70.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       801472      9.63%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       719290      8.64%     88.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       409257      4.92%     93.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       365487      4.39%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81115      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77523      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8324432                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113043     78.30%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15818     10.96%     89.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15509     10.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12478443     83.48%     83.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198712      1.33%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485119      9.94%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       784112      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14948074                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.769501                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144370                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009658                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38391318                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25310553                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14523685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15092444                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21441                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       744227                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255304                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923792                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58458                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12274                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18827117                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1867302                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       966116                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1756                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245809                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14680259                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1385362                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       267810                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144113                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086586                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            758751                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.737798                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14534859                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14523685                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9533129                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27105582                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.719263                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351704                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6514767                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213248                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7400640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.663689                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2804738     37.90%     37.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2106959     28.47%     66.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836217     11.30%     77.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420656      5.68%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       389950      5.27%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179807      2.43%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       193553      2.62%     93.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        99233      1.34%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369527      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7400640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369527                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25858072                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38579100                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 123191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844762                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844762                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183765                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183765                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65916146                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20140808                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19177158                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8447623                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3057327                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2489345                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205045                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1263868                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1184921                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323412                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9147                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3052505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16884937                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3057327                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1508333                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3716463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1102136                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        628250                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1494375                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86800                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8290467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.519683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4574004     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          324168      3.91%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265165      3.20%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          638745      7.70%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          171723      2.07%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          229850      2.77%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159350      1.92%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93325      1.13%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1834137     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8290467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361916                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998780                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3186222                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       614266                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3574564                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22462                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        892952                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520189                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20225135                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        892952                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3418954                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106680                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       171915                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3359309                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       340648                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19510237                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          194                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136323                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27273284                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91100173                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91100173                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16749106                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10524085                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4111                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2469                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           953465                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1832982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       953950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18517                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       278635                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18422563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4115                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14619166                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30428                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6333761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19513743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8290467                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898315                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2900905     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1785836     21.54%     56.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1132771     13.66%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       858719     10.36%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       751440      9.06%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389277      4.70%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333472      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65722      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72325      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8290467                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86569     69.53%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18889     15.17%     84.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19052     15.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12147383     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203876      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1633      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1461279     10.00%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804995      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14619166                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730566                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             124512                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008517                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37683736                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24760624                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14243655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14743678                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55645                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723181                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          358                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242311                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        892952                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59062                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8005                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18426678                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1832982                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       953950                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2452                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241199                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14387635                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1369673                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231528                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2153135                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2027397                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            783462                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703158                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14253627                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14243655                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9259991                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26308606                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686114                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9815772                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12064625                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6362200                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208408                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7397515                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630902                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2869110     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2050597     27.72%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       829140     11.21%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       477018      6.45%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378000      5.11%     89.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157885      2.13%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185386      2.51%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92079      1.24%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       358300      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7397515                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9815772                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12064625                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1821431                       # Number of memory references committed
system.switch_cpus1.commit.loads              1109795                       # Number of loads committed
system.switch_cpus1.commit.membars               1660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1730504                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10874077                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245977                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       358300                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25465871                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37747247                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 157156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9815772                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12064625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9815772                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860617                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860617                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161957                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161957                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64733348                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19665108                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18654491                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3336                       # number of misc regfile writes
system.l20.replacements                           579                       # number of replacements
system.l20.tagsinuse                      8189.809094                       # Cycle average of tags in use
system.l20.total_refs                          358156                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8767                       # Sample count of references to valid blocks.
system.l20.avg_refs                         40.852743                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          269.805675                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.433544                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   247.043440                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7634.526435                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032935                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004692                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.030157                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.931949                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999733                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3797                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3799                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1110                       # number of Writeback hits
system.l20.Writeback_hits::total                 1110                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3849                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3851                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3849                       # number of overall hits
system.l20.overall_hits::total                   3851                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          536                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          536                       # number of demand (read+write) misses
system.l20.demand_misses::total                   579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          536                       # number of overall misses
system.l20.overall_misses::total                  579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7194702                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     49907458                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       57102160                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7194702                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     49907458                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        57102160                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7194702                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     49907458                       # number of overall miss cycles
system.l20.overall_miss_latency::total       57102160                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4333                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4378                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1110                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1110                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4385                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4385                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.123702                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.132252                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.122235                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130700                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.122235                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130700                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 167318.651163                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93110.929104                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98622.037997                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 167318.651163                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93110.929104                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98622.037997                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 167318.651163                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93110.929104                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98622.037997                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 378                       # number of writebacks
system.l20.writebacks::total                      378                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          536                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          536                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          536                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6878377                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     45927509                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     52805886                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6878377                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     45927509                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     52805886                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6878377                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     45927509                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     52805886                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.123702                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.132252                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.122235                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130700                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.122235                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130700                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159962.255814                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85685.651119                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91201.875648                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 159962.255814                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85685.651119                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91201.875648                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 159962.255814                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85685.651119                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91201.875648                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1085                       # number of replacements
system.l21.tagsinuse                      8190.314076                       # Cycle average of tags in use
system.l21.total_refs                          518359                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9273                       # Sample count of references to valid blocks.
system.l21.avg_refs                         55.899817                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          547.829219                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.804784                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   520.933992                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7082.746081                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.066874                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004737                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.063591                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.864593                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999794                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4454                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4455                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2632                       # number of Writeback hits
system.l21.Writeback_hits::total                 2632                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4506                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4507                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4506                       # number of overall hits
system.l21.overall_hits::total                   4507                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1039                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1083                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1042                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1086                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1042                       # number of overall misses
system.l21.overall_misses::total                 1086                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5695500                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     86016625                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       91712125                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       195971                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       195971                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5695500                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     86212596                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        91908096                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5695500                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     86212596                       # number of overall miss cycles
system.l21.overall_miss_latency::total       91908096                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5493                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5538                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2632                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2632                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5548                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5593                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5548                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5593                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.189150                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.195558                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.054545                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.054545                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.187815                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.194171                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.187815                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.194171                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 129443.181818                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 82787.897016                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84683.402585                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 65323.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 65323.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 129443.181818                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 82737.616123                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84629.922652                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 129443.181818                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 82737.616123                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84629.922652                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 713                       # number of writebacks
system.l21.writebacks::total                      713                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1039                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1083                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1042                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1086                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1042                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1086                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5358109                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     77909643                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     83267752                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       172561                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       172561                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5358109                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     78082204                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     83440313                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5358109                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     78082204                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     83440313                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.189150                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.195558                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.187815                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.194171                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.187815                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.194171                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121775.204545                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74985.219442                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76886.197599                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 57520.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 57520.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121775.204545                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 74934.936660                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76832.700737                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121775.204545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 74934.936660                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76832.700737                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               502.291962                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621728                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975585.262327                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.291962                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064570                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804955                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612913                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612913                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612913                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612913                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612913                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     11417533                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11417533                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     11417533                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11417533                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     11417533                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11417533                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612977                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612977                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612977                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612977                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 178398.953125                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 178398.953125                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 178398.953125                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 178398.953125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 178398.953125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 178398.953125                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7357624                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7357624                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7357624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7357624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7357624                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7357624                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163502.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163502.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163502.755556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163502.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163502.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163502.755556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4385                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153342415                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4641                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33040.813402                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   221.971435                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    34.028565                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.867076                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.132924                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084840                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707195                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707195                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1792035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1792035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1792035                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1792035                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10796                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10796                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10964                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10964                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10964                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10964                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    411090733                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    411090733                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5447065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5447065                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    416537798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    416537798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    416537798                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    416537798                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1095636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802999                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802999                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802999                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802999                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009854                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000238                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000238                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38078.059744                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38078.059744                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32423.005952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32423.005952                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37991.408063                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37991.408063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37991.408063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37991.408063                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1110                       # number of writebacks
system.cpu0.dcache.writebacks::total             1110                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6463                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6579                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6579                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4333                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4385                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4385                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80178137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80178137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1163953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1163953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     81342090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     81342090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     81342090                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     81342090                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18504.070390                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18504.070390                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22383.711538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22383.711538                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18550.077537                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18550.077537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18550.077537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18550.077537                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.319620                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001666297                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929992.865125                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.319620                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824230                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1494308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1494308                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1494308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1494308                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1494308                       # number of overall hits
system.cpu1.icache.overall_hits::total        1494308                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8871986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8871986                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8871986                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8871986                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8871986                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8871986                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1494375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1494375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1494375                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1494375                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1494375                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1494375                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000045                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000045                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 132417.701493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 132417.701493                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 132417.701493                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 132417.701493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 132417.701493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 132417.701493                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5855941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5855941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5855941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5855941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5855941                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5855941                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130132.022222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 130132.022222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 130132.022222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 130132.022222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 130132.022222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 130132.022222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5548                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157695248                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5804                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27170.097864                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.212213                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.787787                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875829                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124171                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1040433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1040433                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707593                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1868                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1868                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1668                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1748026                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1748026                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1748026                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1748026                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13837                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13837                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          531                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14368                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14368                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14368                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14368                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    587294942                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    587294942                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     42561768                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     42561768                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    629856710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    629856710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    629856710                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    629856710                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1054270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1054270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1762394                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1762394                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1762394                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1762394                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013125                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013125                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000750                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000750                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008153                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008153                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008153                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008153                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42443.805883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42443.805883                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80153.988701                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80153.988701                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43837.465896                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43837.465896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43837.465896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43837.465896                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       126944                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       126944                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2632                       # number of writebacks
system.cpu1.dcache.writebacks::total             2632                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8344                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8344                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8820                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8820                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5493                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5548                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5548                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    125408470                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    125408470                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1261005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1261005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    126669475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    126669475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    126669475                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    126669475                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005210                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005210                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003148                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003148                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003148                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003148                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22830.597124                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22830.597124                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22927.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22927.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22831.556417                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22831.556417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22831.556417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22831.556417                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
