#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep  5 10:10:39 2025
# Process ID         : 26008
# Current directory  : /home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1
# Command line       : vivado -log port_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source port_test_top.tcl
# Log file           : /home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1/port_test_top.vds
# Journal file       : /home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.791 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 14785 MB
#-----------------------------------------------------------
source port_test_top.tcl -notrace
Command: synth_design -top port_test_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26062
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.180 ; gain = 404.859 ; free physical = 4053 ; free virtual = 12999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'port_test_top' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/new/test_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'port_test_top' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/new/test_top.v:3]
WARNING: [Synth 8-3848] Net seg_7 in module/entity port_test_top does not have driver. [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/new/test_top.v:8]
WARNING: [Synth 8-3848] Net dp in module/entity port_test_top does not have driver. [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/new/test_top.v:9]
WARNING: [Synth 8-3848] Net com in module/entity port_test_top does not have driver. [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/new/test_top.v:10]
WARNING: [Synth 8-3330] design port_test_top has an empty top module
WARNING: [Synth 8-7129] Port seg_7[6] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[5] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[4] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[3] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[2] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[1] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[0] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[3] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[2] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[1] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[0] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_p in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module port_test_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1919.148 ; gain = 476.828 ; free physical = 3976 ; free virtual = 12922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1936.961 ; gain = 494.641 ; free physical = 3976 ; free virtual = 12923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1936.961 ; gain = 494.641 ; free physical = 3976 ; free virtual = 12923
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.961 ; gain = 0.000 ; free physical = 3976 ; free virtual = 12923
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user16/workspace_vivado/basic_test/basic_test.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user16/workspace_vivado/basic_test/basic_test.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user16/workspace_vivado/basic_test/basic_test.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/port_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/port_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.898 ; gain = 0.000 ; free physical = 3979 ; free virtual = 12926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.898 ; gain = 0.000 ; free physical = 3979 ; free virtual = 12926
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2009.898 ; gain = 567.578 ; free physical = 4041 ; free virtual = 12988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2017.902 ; gain = 575.582 ; free physical = 4041 ; free virtual = 12987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2017.902 ; gain = 575.582 ; free physical = 4041 ; free virtual = 12987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2017.902 ; gain = 575.582 ; free physical = 4041 ; free virtual = 12988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design port_test_top has an empty top module
WARNING: [Synth 8-7129] Port seg_7[6] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[5] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[4] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[3] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[2] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[1] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg_7[0] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[3] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[2] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[1] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port com[0] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_p in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module port_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module port_test_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.902 ; gain = 575.582 ; free physical = 4057 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2092.902 ; gain = 650.582 ; free physical = 3999 ; free virtual = 12950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2092.902 ; gain = 650.582 ; free physical = 3999 ; free virtual = 12950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2102.918 ; gain = 660.598 ; free physical = 3991 ; free virtual = 12942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.730 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.730 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.730 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.730 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.730 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.730 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |IBUF  |    16|
|2     |OBUF  |    24|
|3     |OBUFT |    12|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.730 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2264.730 ; gain = 749.473 ; free physical = 3840 ; free virtual = 12791
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.738 ; gain = 822.410 ; free physical = 3840 ; free virtual = 12791
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.738 ; gain = 0.000 ; free physical = 3840 ; free virtual = 12791
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.738 ; gain = 0.000 ; free physical = 3997 ; free virtual = 12948
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: acfceb47
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2264.738 ; gain = 822.422 ; free physical = 3997 ; free virtual = 12948
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1466.561; main = 1466.561; forked = 267.122
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2942.117; main = 2264.734; forked = 924.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.742 ; gain = 0.000 ; free physical = 3997 ; free virtual = 12948
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1/port_test_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file port_test_top_utilization_synth.rpt -pb port_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 10:11:20 2025...
