/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  reg [14:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = ~(celloutsig_0_9z & celloutsig_0_7z);
  assign celloutsig_0_4z = !(celloutsig_0_3z ? celloutsig_0_2z[2] : celloutsig_0_2z[2]);
  assign celloutsig_1_12z = !(celloutsig_1_3z ? celloutsig_1_8z[6] : celloutsig_1_3z);
  assign celloutsig_0_5z = !(in_data[22] ? celloutsig_0_2z[5] : in_data[84]);
  assign celloutsig_0_7z = !(in_data[81] ? celloutsig_0_4z : celloutsig_0_3z);
  assign celloutsig_0_10z = !(celloutsig_0_5z ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_1_2z = ~((_00_ | celloutsig_1_0z[1]) & celloutsig_1_0z[11]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[9] | in_data[137]) & _01_);
  assign celloutsig_1_4z = ~((in_data[179] | celloutsig_1_3z) & in_data[180]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | in_data[95]) & celloutsig_0_8z[21]);
  assign celloutsig_0_28z = celloutsig_0_3z ^ celloutsig_0_14z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_1_0z[9:7], celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_1_9z[8:4], celloutsig_1_5z, celloutsig_1_3z };
  reg [26:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 27'h0000000;
    else _18_ <= { celloutsig_0_21z[2:0], celloutsig_0_24z, celloutsig_0_8z[21:8], celloutsig_0_8z[12], celloutsig_0_8z[6:0], celloutsig_0_24z };
  assign out_data[58:32] = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 5'h00;
    else _19_ <= celloutsig_1_0z[8:4];
  assign { _02_[4], _00_, _02_[2], _01_, _02_[0] } = _19_;
  assign celloutsig_0_2z = { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_9z = celloutsig_1_0z[11:1] / { 1'h1, celloutsig_1_0z[10:2], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[160:149] / { 1'h1, in_data[135:125] };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_3z, _02_[4], _00_, _02_[2], _01_, _02_[0] } === { _02_[2], _01_, _02_[0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_13z = { in_data[159:124], celloutsig_1_7z, celloutsig_1_12z } >= { _04_[2:0], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[33:32], celloutsig_0_1z } <= { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[85:69], celloutsig_0_6z, celloutsig_0_9z } < { in_data[87:78], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_10z[2:0], _04_ } % { 1'h1, celloutsig_1_0z[5:3], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_0z[2], celloutsig_1_5z, _02_[4], _00_, _02_[2], _01_, _02_[0] } * { celloutsig_1_7z, _02_[4], _00_, _02_[2], _01_, _02_[0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_3z } * { _00_, _02_[2], celloutsig_1_5z, _02_[4], _00_, _02_[2], _01_, _02_[0] };
  assign celloutsig_0_6z = { celloutsig_0_2z[4], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } * { celloutsig_0_2z[6:4], celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z } * { in_data[19], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_5z[2] ? _03_[3:0] : { 1'h0, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z = - { in_data[23], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_14z[10:6] !== { celloutsig_1_0z[3:0], celloutsig_1_13z };
  assign celloutsig_0_0z = & in_data[23:12];
  assign celloutsig_0_14z = & { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[30:26], in_data[23:12] };
  assign celloutsig_0_11z = { celloutsig_0_2z[3:0], celloutsig_0_1z } <<< celloutsig_0_8z[18:12];
  assign celloutsig_1_5z = { _00_, _02_[2], _01_, _02_[0] } - { _00_, _02_[2], _01_, celloutsig_1_3z };
  assign { celloutsig_0_8z[11], celloutsig_0_8z[5], celloutsig_0_8z[10], celloutsig_0_8z[4:3], celloutsig_0_8z[9], celloutsig_0_8z[2], celloutsig_0_8z[8], celloutsig_0_8z[0], celloutsig_0_8z[14], celloutsig_0_8z[1], celloutsig_0_8z[21:15], celloutsig_0_8z[13:12], celloutsig_0_8z[6] } = { celloutsig_0_6z[3], celloutsig_0_6z[3:2], celloutsig_0_6z[2:1], celloutsig_0_6z[1:0], celloutsig_0_6z[0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z[5:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | { celloutsig_0_6z[2:1], celloutsig_0_6z[1:0], celloutsig_0_6z[3], celloutsig_0_6z[0], celloutsig_0_6z[2], celloutsig_0_0z, celloutsig_0_6z[0], in_data[56], celloutsig_0_6z[1], in_data[63:57], celloutsig_0_7z, celloutsig_0_6z[3:2] };
  assign { _02_[3], _02_[1] } = { _00_, _01_ };
  assign celloutsig_0_8z[7] = celloutsig_0_8z[12];
  assign { out_data[128], out_data[108:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z };
endmodule
