
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 330.629 ; gain = 100.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/computer science/digital logic/project/project.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'decode' [D:/computer science/digital logic/project/project.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-638] synthesizing module 'exchange' [D:/computer science/digital logic/project/project.srcs/sources_1/new/exchange.v:23]
INFO: [Synth 8-256] done synthesizing module 'exchange' (1#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/exchange.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [D:/computer science/digital logic/project/project.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-567] referenced signal 'num' should be on the sensitivity list [D:/computer science/digital logic/project/project.srcs/sources_1/new/display.v:79]
INFO: [Synth 8-256] done synthesizing module 'display' (2#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode' (3#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-638] synthesizing module 'coder' [D:/computer science/digital logic/project/project.srcs/sources_1/new/coder.v:23]
INFO: [Synth 8-638] synthesizing module 'key_top' [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:23]
	Parameter NO_KEY_PRESSED bound to: 6'b000001 
	Parameter SCAN_COL0 bound to: 6'b000010 
	Parameter SCAN_COL1 bound to: 6'b000100 
	Parameter SCAN_COL2 bound to: 6'b001000 
	Parameter SCAN_COL3 bound to: 6'b010000 
	Parameter KEY_PRESSED bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:150]
WARNING: [Synth 8-5788] Register col_val_reg in module key_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:131]
WARNING: [Synth 8-5788] Register row_val_reg in module key_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:132]
WARNING: [Synth 8-5788] Register press_reg in module key_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:171]
INFO: [Synth 8-256] done synthesizing module 'key_top' (4#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:23]
INFO: [Synth 8-638] synthesizing module 'change' [D:/computer science/digital logic/project/project.srcs/sources_1/new/change.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/computer science/digital logic/project/project.srcs/sources_1/new/change.v:28]
INFO: [Synth 8-256] done synthesizing module 'change' (5#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/change.v:23]
INFO: [Synth 8-638] synthesizing module 'sound' [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:23]
WARNING: [Synth 8-6014] Unused sequential element stop1_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:59]
WARNING: [Synth 8-6014] Unused sequential element stop2_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:63]
INFO: [Synth 8-256] done synthesizing module 'sound' (6#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:23]
INFO: [Synth 8-256] done synthesizing module 'coder' (7#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/coder.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [D:/computer science/digital logic/project/project.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design exchange has unconnected port A[1]
WARNING: [Synth 8-3331] design exchange has unconnected port A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 382.906 ; gain = 153.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 382.906 ; gain = 153.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/computer science/digital logic/project/project.srcs/constrs_1/new/display.xdc]
Finished Parsing XDC File [D:/computer science/digital logic/project/project.srcs/constrs_1/new/display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/computer science/digital logic/project/project.srcs/constrs_1/new/display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 735.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 735.371 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 735.371 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 735.371 ; gain = 505.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "num" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element times_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/display.v:35]
INFO: [Synth 8-5546] ROM "error1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'key_top'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_pressed_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboard_val" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:42]
INFO: [Synth 8-5544] ROM "times" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "play" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "play" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element slow_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:34]
WARNING: [Synth 8-6014] Unused sequential element times_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:71]
INFO: [Synth 8-5546] ROM "c1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'code_reg' [D:/computer science/digital logic/project/project.srcs/sources_1/new/change.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 735.371 ; gain = 505.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 27    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 8     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   7 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module exchange 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module key_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
Module change 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module sound 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module coder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element times_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/display.v:35]
INFO: [Synth 8-5546] ROM "keyboard_val" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/keyboard.v:42]
INFO: [Synth 8-5544] ROM "p_1_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "play" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element slow_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:34]
WARNING: [Synth 8-6014] Unused sequential element times_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/sound.v:71]
INFO: [Synth 8-5587] ROM size for "d/e/num" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element d/dis/times_reg was removed.  [D:/computer science/digital logic/project/project.srcs/sources_1/new/display.v:35]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (c/\c/code_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (c/code_reg[5]) is unused and will be removed from module coder.
WARNING: [Synth 8-3332] Sequential element (d_reg[31]) is unused and will be removed from module coder.
WARNING: [Synth 8-3332] Sequential element (d_reg[30]) is unused and will be removed from module coder.
WARNING: [Synth 8-3332] Sequential element (d_reg[29]) is unused and will be removed from module coder.
WARNING: [Synth 8-3332] Sequential element (d_reg[28]) is unused and will be removed from module coder.
WARNING: [Synth 8-3332] Sequential element (d_reg[27]) is unused and will be removed from module coder.
WARNING: [Synth 8-3332] Sequential element (d_reg[26]) is unused and will be removed from module coder.
WARNING: [Synth 8-3332] Sequential element (d/d_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d/d_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d/d_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d/d_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d/d_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d/d_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 735.371 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|display     | seg_out       | 64x8          | LUT            | 
|display     | seg_out       | 64x8          | LUT            | 
|top         | d/dis/seg_out | 64x8          | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 780.531 ; gain = 550.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 781.621 ; gain = 551.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   144|
|3     |LUT1   |    12|
|4     |LUT2   |   202|
|5     |LUT3   |   219|
|6     |LUT4   |   176|
|7     |LUT5   |   108|
|8     |LUT6   |   240|
|9     |MUXF7  |    11|
|10    |FDCE   |    34|
|11    |FDPE   |     1|
|12    |FDRE   |   417|
|13    |FDSE   |     1|
|14    |LD     |    11|
|15    |IBUF   |    21|
|16    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  1633|
|2     |  c      |coder     |  1058|
|3     |    c    |change    |     5|
|4     |    dis2 |display_0 |   152|
|5     |    k    |key_top   |   178|
|6     |    s    |sound     |   541|
|7     |  d      |decode    |   493|
|8     |    dis  |display   |   142|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 820.629 ; gain = 238.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 820.629 ; gain = 590.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 820.629 ; gain = 595.109
INFO: [Common 17-1381] The checkpoint 'D:/computer science/digital logic/project/project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 820.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 10:20:27 2021...
