# ì•ˆë…•í•˜ì„¸ìš”, ì‹œìŠ¤í…œ ë°˜ë„ì²´ ì„¤ê³„/ê²€ì¦ ì—”ì§€ë‹ˆì–´ë¥¼ ê¿ˆê¾¸ëŠ” ê¹€ì€ì„±ì…ë‹ˆë‹¤.

<br>

### ğŸ‘¨â€ğŸ’» About Me
- ì €ëŠ” **ì‹œìŠ¤í…œ ë°˜ë„ì²´ ì„¤ê³„/ê²€ì¦ ì—”ì§€ë‹ˆì–´**ë¥¼ ëª©í‘œë¡œ ê³µë¶€í•˜ê³  ìˆëŠ” í•™ìƒì…ë‹ˆë‹¤.
- í˜„ì¬ í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸ì—ì„œ RTL ì„¤ê³„ë¶€í„° UVMì„ í™œìš©í•œ ê¸°ëŠ¥ ê²€ì¦, SoC í”Œë«í¼ í†µí•©ì„¤ê³„ê¹Œì§€ ì•„ìš°ë¥´ëŠ” ì‹¤ë¬´ ì¤‘ì‹¬ì˜ êµìœ¡ì„ ë°›ê³  ìˆìŠµë‹ˆë‹¤.

<br>

### ğŸ› ï¸ Tech Stack & Skills
#### Languages
![Verilog](https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-8A2BE2?style=for-the-badge)
![C/C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB_(Basic)-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)

#### EDA Tools & Simulation
![Xilinx Vivado](https://img.shields.io/badge/Vivado-D95319?style=for-the-badge&logo=xilinx&logoColor=white)
![Intel Quartus](https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge&logo=intel&logoColor=white)
![Silvaco TCAD](https://img.shields.io/badge/Silvaco%20TCAD-D42E16?style=for-the-badge)


#### Hardware & Protocols
- **FPGA Boards**: `[Basys 3]`
- **Sensors**: `Ultrasonic (HC-SR04)`, `Temp/Humidity (DHT-11)`
- **Protocols**: `UART`
- **Architectures**: 
<br>

### ğŸš€ Featured Projects
| Project | Description | Tech Stack | Link |
|---|---|---|---|
| **`âŒš í•˜ì´ë¸Œë¦¬ë“œ ì œì–´ ë””ì§€í„¸ ì‹œê³„ & ìŠ¤í†±ì›Œì¹˜`** | `FPGA ë³´ë“œì˜ ë²„íŠ¼ê³¼ PCì˜ UART í†µì‹ ì„ ì´ìš©í•´ ì œì–´í•˜ëŠ” ë””ì§€í„¸ ì‹œê³„ ë° ìŠ¤í†±ì›Œì¹˜` | `Verilog, Vivado, Basys3` | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/eunseong-kim-01/UART_Watch-Stopwatch) |
| **`âš™ï¸ ë‹¤ì¤‘ ì„¼ì„œ í†µí•© ì œì–´ ì‹œìŠ¤í…œ`** | `Watch/Stopwatch, ì´ˆìŒíŒŒ ê±°ë¦¬ ì¸¡ì •, ì˜¨ìŠµë„ ì¸¡ì • ê¸°ëŠ¥ì„ í•˜ë‚˜ì˜ FPGA ì‹œìŠ¤í…œìœ¼ë¡œ í†µí•© (íŒ€ í”„ë¡œì íŠ¸) - ì˜¨ìŠµë„ ì¸¡ì • ê¸°ëŠ¥ ë‹´ë‹¹` | `Verilog, Vivado, Basys3, HC-SR04, DHT-11` | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/eunseong-kim-01/UART_WatchStopwatch_HC-SR04_DHT-11) |
| **`ğŸ”¢ UART ì œì–´ Counter-10000 ì„¤ê³„ ë° ê²€ì¦ í”„ë¡œì íŠ¸`** | `UARTë¡œ ì œì–´ë˜ëŠ” Counterë¥¼ ìœ„í•œ SystemVerilog ê¸°ë°˜ì˜ UART ê¸°ëŠ¥ ê²€ì¦ í™˜ê²½ êµ¬ì¶• (íŒ€ í”„ë¡œì íŠ¸) - COUNTER-10000 ì„¤ê³„ ë° UART ì„¸ë¶€ ëª¨ë“ˆ ê²€ì¦ ë‹´ë‹¹` | `SystemVerilog, Vivado, Basys3` | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/eunseong-kim-01/) |
| **`ğŸ½ï¸ ì¬ë£Œ ë§ì¶¤í˜• ë ˆì‹œí”¼ ì¶”ì²œ ì›¹`** | `ì›¹ í¬ë¡¤ë§ì„ í™œìš©í•œ ë³´ìœ  ì¬ë£Œ ê¸°ë°˜ ìš”ë¦¬ ì¶”ì²œ ë° ë§›ì§‘ ì •ë³´ ì œê³µ ì„œë¹„ìŠ¤ (íŒ€ í”„ë¡œì íŠ¸)` | `Python, Flask, Selenium, Pandas, SQLite3, HTML, ngrok` | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/eunseong-kim-01/Ingredient-Recipe-Finder) |

<br>

### ğŸ”¬ Research Experience & Publications
#### [ë°˜ë„ì²´ ì†Œì ì—°êµ¬ì‹¤ (Semiconductor Device Lab)] (í•™ë¶€ ì—°êµ¬ìƒ)
- **ê¸°ê°„**: `[2022.6] ~ [2023.11]`
- **ì£¼ìš” ì—°êµ¬ ë‚´ìš©**: Silvaco TCAD íˆ´ì„ í™œìš©í•˜ì—¬ ì°¨ì„¸ëŒ€ ë°˜ë„ì²´ ì†Œìì¸ Silicon Biristorì˜ ì˜¨ë„ ë³€í™”ì— ë”°ë¥¸ ì „ê¸°ì  íŠ¹ì„±ì„ ì‹œë®¬ë ˆì´ì…˜í•˜ê³  ë¶„ì„í•˜ëŠ” ì—°êµ¬ë¥¼ ì§„í–‰í–ˆìŠµë‹ˆë‹¤.
- ì´ ê²½í—˜ì„ í†µí•´ ë°˜ë„ì²´ ì†Œìì˜ ë¬¼ë¦¬ì  ë™ì‘ ì›ë¦¬ì— ëŒ€í•œ ê¹Šì´ ìˆëŠ” ì´í•´ë¥¼ ê°–ì¶”ê²Œ ë˜ì—ˆìœ¼ë©°, ì´ëŠ” ë…¼ë¦¬ ì„¤ê³„ ì‹œ í•˜ë“œì›¨ì–´ì˜ ë¬¼ë¦¬ì  ì œì•½ì„ ê³ ë ¤í•˜ëŠ” ë° í° ë„ì›€ì´ ë˜ì—ˆìŠµë‹ˆë‹¤.



#### ğŸ“ Publications
- **Temperature-Dependent Electrical Characteristics of Silicon Biristor**
  - **Eunseong Kim**, Doohyeok Lim
  - *Micromachines*, 2023
  - **(1st Author)**
  - [[Project Summary]](https://github.com/eunseong-kim-01/Temperature-Dependent-Electrical-Characteristics-of-Silicon-Biristor)
  - [[View Paper]](https://www.mdpi.com/2072-666X/14/12/2165)

<br>

### ğŸ“ Education & Experience
- **Harman Semicon Academy** (2025.07 ~ 2026.01 ì˜ˆì •)
  - Verilog/SystemVerilog ê¸°ë°˜ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ë° ê²€ì¦ ê³¼ì •
- **[ê²½ê¸°ëŒ€í•™êµ] ë°˜ë„ì²´ ê³µì • ì‹¤ìŠµ (Semiconductor Fabrication Practice)**
  - **ì‹¤ìŠµ ê¸°ê°„**: `[2023.04 ~ 2023.06]`
  - **ì£¼ìš” ë‚´ìš©**: ì‹¤ì œ Fab í™˜ê²½ì—ì„œ í¬í† ê³µì •(Photolithography), ì‹ê°(Etching), ì¦ì°©(Deposition), ì´ì˜¨ ì£¼ì…(Ion Implantation) ë“± ë‹¨ìœ„ ê³µì •ì„ ì§ì ‘ ê²½í—˜í•˜ë©° Wafer ìœ„ì˜ íŒ¨í„´ì„ í˜•ì„±í•˜ëŠ” ê³¼ì •ì„ ì‹¤ìŠµí–ˆìŠµë‹ˆë‹¤.
  - **ë°°ìš´ ì **: ì´ ê²½í—˜ì„ í†µí•´ ì„¤ê³„ëœ íšŒë¡œê°€ ì‹¤ì œ ì¹©ìœ¼ë¡œ êµ¬í˜„ë˜ëŠ” ê³¼ì •ì„ ì´í•´í•˜ê²Œ ë˜ì—ˆê³ , ê³µì • ë³€ìˆ˜(Process variation)ê°€ íšŒë¡œ ì„±ëŠ¥ì— ë¯¸ì¹˜ëŠ” ì˜í–¥ì„ ê³ ë ¤í•˜ëŠ” ì‹œì•¼ë¥¼ ê°–ì¶”ê²Œ ë˜ì—ˆìŠµë‹ˆë‹¤.

- **ê²½ê¸°ëŒ€í•™êµ (Kyonggi University)** (2020.03 ~ 2026.02 ì¡¸ì—…ì˜ˆì •)
  - ì „ìê³µí•™ê³¼ í•™ì‚¬
  - **ì£¼ìš” ìˆ˜ê°• ê³¼ëª©**: `[íšŒë¡œì´ë¡ , ë””ì§€í„¸ë…¼ë¦¬ì„¤ê³„, í•˜ë“œì›¨ì–´ì„¤ê³„, ì„ë² ë””ë“œì‹œìŠ¤í…œì„¤ê³„,
                          ë””ì§€í„¸ì‹ í˜¸ì²˜ë¦¬, í™•ë¥ ë°ëœë¤í”„ë¡œì„¸ìŠ¤, ë°˜ë„ì²´ì†Œìê³µí•™ ë“±]`
<br>

### ğŸ“« How to Reach Me
- **Email**: `[sorii1028@naver.com]`
