PNote: Kindly read the following about the reporstory made. 
This gives an overview of the inputs (references) and outputs, the
(code file namely: "Aneesh_P1_CS6230.ppt", consisting of the output and all the physical constrains considered, and output obtained) and
(the synthesis file named: "output.blif") 
The synthesis file was run, and is uploaded named: "output.blif". You will be able to find the files in the repository.

The references used in the coding are as follows:
1) Video: https://www.youtube.com/watch?v=NxBRKkNIpwY&pp=ygUjYmluYXJ5ICBudW1iZXIgbXVsdGlwbG9jYXRpb24gc2duZWQ%3D
2) "Digital Electronics" a textbook by Morris Mano
3) http://courses.csail.mit.edu/6.111/f2008/handouts/L09.pdf
4) The documentation provided during the course about Bluespec SystemVerilog.


*****
