Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: PIC24.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PIC24.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PIC24"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : PIC24
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : No
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : PIC24.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/MUX2V16.vhd" in Library work.
Architecture behavioral of Entity mux2v16 is up to date.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ctrl.vhd" in Library work.
Architecture behavioral of Entity ctrl is up to date.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/DataMem.vhd" in Library work.
Architecture behavioral of Entity datamem is up to date.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/File_Regs.vhd" in Library work.
Architecture behavioral of Entity file_regs is up to date.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/MUX2V4.vhd" in Library work.
Architecture behavioral of Entity mux2v4 is up to date.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/PC_Update.vhd" in Library work.
Architecture behavioral of Entity pc_update is up to date.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ProgCnt.vhd" in Library work.
Architecture behavioral of Entity progcnt is up to date.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ROM32x24.vhd" in Library work.
Entity <rom32x24> compiled.
Entity <rom32x24> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/PIC24.vhf" in Library work.
Architecture behavioral of Entity pic24 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PIC24> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2V16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DataMem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <File_Regs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2V4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_Update> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgCnt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM32x24> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PIC24> in library <work> (Architecture <behavioral>).
Entity <PIC24> analyzed. Unit <PIC24> generated.

Analyzing Entity <MUX2V16> in library <work> (Architecture <behavioral>).
Entity <MUX2V16> analyzed. Unit <MUX2V16> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ALU.vhd" line 108: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <OP2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ALU.vhd" line 108: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <OP2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:1610 - "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ALU.vhd" line 108: Width mismatch. <BTSTS> has a width of 17 bits but assigned expression is 32-bit wide.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ctrl> in library <work> (Architecture <behavioral>).
Entity <ctrl> analyzed. Unit <ctrl> generated.

Analyzing Entity <DataMem> in library <work> (Architecture <behavioral>).
Entity <DataMem> analyzed. Unit <DataMem> generated.

Analyzing Entity <File_Regs> in library <work> (Architecture <behavioral>).
Entity <File_Regs> analyzed. Unit <File_Regs> generated.

Analyzing Entity <MUX2V4> in library <work> (Architecture <behavioral>).
Entity <MUX2V4> analyzed. Unit <MUX2V4> generated.

Analyzing Entity <PC_Update> in library <work> (Architecture <behavioral>).
Entity <PC_Update> analyzed. Unit <PC_Update> generated.

Analyzing Entity <ProgCnt> in library <work> (Architecture <behavioral>).
Entity <ProgCnt> analyzed. Unit <ProgCnt> generated.

Analyzing Entity <ROM32x24> in library <work> (Architecture <behavioral>).
Entity <ROM32x24> analyzed. Unit <ROM32x24> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MUX2V16>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/MUX2V16.vhd".
Unit <MUX2V16> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ALU.vhd".
WARNING:Xst:737 - Found 17-bit latch for signal <BTSTS>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <C>.
    Found 1-bit register for signal <N>.
    Found 1-bit register for signal <OV>.
    Found 1-bit register for signal <ZF>.
    Found 1-bit 17-to-1 multiplexer for signal <$varindex0000> created at line 108.
    Found 15-bit shifter logical right for signal <BTSTS$mux0000> created at line 108.
    Found 14-bit 16-to-1 multiplexer for signal <BTSTS$mux0001<14:1>> created at line 108.
    Found 17-bit adder for signal <NEG>.
    Found 17-bit addsub for signal <sY$addsub0000>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <ctrl>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ctrl.vhd".
Unit <ctrl> synthesized.


Synthesizing Unit <DataMem>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/DataMem.vhd".
    Found 16x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <OUTW0>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <DataMem> synthesized.


Synthesizing Unit <File_Regs>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/File_Regs.vhd".
    Found 16x16-bit dual-port RAM <Mram_s16Regs16> for signal <s16Regs16>.
    Found 16x16-bit dual-port RAM <Mram_s16Regs16_ren> for signal <s16Regs16>.
    Summary:
	inferred   2 RAM(s).
Unit <File_Regs> synthesized.


Synthesizing Unit <MUX2V4>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/MUX2V4.vhd".
Unit <MUX2V4> synthesized.


Synthesizing Unit <PC_Update>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/PC_Update.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 6-bit adder for signal <New_PC>.
    Found 6-bit adder for signal <New_PC$addsub0000> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <PC_Update> synthesized.


Synthesizing Unit <ProgCnt>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ProgCnt.vhd".
    Found 6-bit register for signal <PC>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ProgCnt> synthesized.


Synthesizing Unit <ROM32x24>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/ROM32x24.vhd".
    Found 24-bit 32-to-1 multiplexer for signal <Data>.
    Summary:
	inferred  24 Multiplexer(s).
Unit <ROM32x24> synthesized.


Synthesizing Unit <PIC24>.
    Related source file is "C:/Users/ionut/Desktop/Buzduga_Ionut_Gabriel_CEN31B_Project/PIC24/PIC24.vhf".
Unit <PIC24> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port RAM                               : 2
 16x16-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 17-bit addsub                                         : 1
 6-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 4
 16-bit register                                       : 1
 6-bit register                                        : 1
# Latches                                              : 1
 17-bit latch                                          : 1
# Multiplexers                                         : 16
 1-bit 16-to-1 multiplexer                             : 14
 1-bit 17-to-1 multiplexer                             : 1
 24-bit 32-to-1 multiplexer                            : 1
# Logic shifters                                       : 1
 15-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s400.nph' in environment C:\Xilinx92i.
INFO:Xst:2664 - HDL ADVISOR - Unit <DataMem> : The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <Addr>          |          |
    |     diA            | connected to signal <DataIn>        |          |
    |     doA            | connected to signal <MemData>       |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <File_Regs> : The RAM <Mram_s16Regs16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WrEn>          | high     |
    |     addrA          | connected to signal <WrReg>         |          |
    |     diA            | connected to signal <WRData>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <RdReg1>        |          |
    |     doB            | connected to signal <RdData1>       |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <File_Regs> : The RAM <Mram_s16Regs16_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WrEn>          | high     |
    |     addrA          | connected to signal <WrReg>         |          |
    |     diA            | connected to signal <WRData>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <RdReg2>        |          |
    |     doB            | connected to signal <RdData2>       |          |
    -----------------------------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port distributed RAM                   : 2
 16x16-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 17-bit addsub                                         : 1
 6-bit adder                                           : 2
# Registers                                            : 26
 Flip-Flops                                            : 26
# Latches                                              : 1
 17-bit latch                                          : 1
# Multiplexers                                         : 16
 1-bit 16-to-1 multiplexer                             : 14
 1-bit 17-to-1 multiplexer                             : 1
 24-bit 32-to-1 multiplexer                            : 1
# Logic shifters                                       : 1
 15-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U_PC/PC_0> of sequential type is unconnected in block <PIC24>.

Optimizing unit <PIC24> ...

Optimizing unit <DataMem> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PIC24, actual ratio is 8.
FlipFlop U_PC/PC_1 has been replicated 1 time(s)
FlipFlop U_PC/PC_2 has been replicated 2 time(s)
FlipFlop U_PC/PC_3 has been replicated 2 time(s)
FlipFlop U_PC/PC_4 has been replicated 2 time(s)
FlipFlop U_PC/PC_5 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PIC24.ngr
Top Level Output File Name         : PIC24
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 564
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 1
#      LUT2                        : 30
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 65
#      LUT3_D                      : 5
#      LUT3_L                      : 7
#      LUT4                        : 245
#      LUT4_D                      : 28
#      LUT4_L                      : 34
#      MULT_AND                    : 3
#      MUXCY                       : 36
#      MUXF5                       : 48
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 51
#      FD                          : 14
#      FDE                         : 20
#      LDCPE_1                     : 17
# RAMS                             : 48
#      RAM16X1D                    : 32
#      RAM16X1S                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 32
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                     269  out of   3584     7%  
 Number of Slice Flip Flops:            51  out of   7168     0%  
 Number of 4 input LUTs:               515  out of   7168     7%  
    Number used as logic:              435
    Number used as RAMs:                80
 Number of IOs:                         53
 Number of bonded IOBs:                 53  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 82    |
RdData2<0>                         | NONE(U_ALU/BTSTS_11)   | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------+------------------------+-------+
Control Signal                                       | Buffer(FF name)        | Load  |
-----------------------------------------------------+------------------------+-------+
U_ALU/BTSTS_11__and0000(U_ALU/BTSTS_11__and00001:O)  | NONE(U_ALU/BTSTS_11)   | 1     |
U_ALU/BTSTS_11__and0001(U_ALU/BTSTS_11__and00011:O)  | NONE(U_ALU/BTSTS_11)   | 1     |
U_ALU/BTSTS_16__and0000(U_ALU/BTSTS_16__and00001:O)  | NONE(U_ALU/BTSTS_16)   | 1     |
U_ALU/BTSTS_16__and0001(U_ALU/BTSTS_mux0002<16>280:O)| NONE(U_ALU/BTSTS_16)   | 1     |
U_ALU/BTSTS_1__and0000(U_ALU/BTSTS_1__and00001:O)    | NONE(U_ALU/BTSTS_1)    | 1     |
U_ALU/BTSTS_1__and0001(U_ALU/BTSTS_1__and00011:O)    | NONE(U_ALU/BTSTS_1)    | 1     |
U_ALU/BTSTS_8__and0000(U_ALU/BTSTS_8__and00001:O)    | NONE(U_ALU/BTSTS_8)    | 1     |
U_ALU/BTSTS_8__and0001(U_ALU/BTSTS_8__and00011:O)    | NONE(U_ALU/BTSTS_8)    | 1     |
U_ALU/BTSTS_9__and0000(U_ALU/BTSTS_9__and00001:O)    | NONE(U_ALU/BTSTS_9)    | 1     |
U_ALU/BTSTS_9__and0001(U_ALU/BTSTS_9__and00011:O)    | NONE(U_ALU/BTSTS_9)    | 1     |
U_ALU/BTSTS_14__and0000(U_ALU/BTSTS_14__and00001:O)  | NONE(U_ALU/BTSTS_14)   | 1     |
U_ALU/BTSTS_14__and0001(U_ALU/BTSTS_14__and00011:O)  | NONE(U_ALU/BTSTS_14)   | 1     |
U_ALU/BTSTS_13__and0000(U_ALU/BTSTS_13__and00001:O)  | NONE(U_ALU/BTSTS_13)   | 1     |
U_ALU/BTSTS_13__and0001(U_ALU/BTSTS_13__and00011:O)  | NONE(U_ALU/BTSTS_13)   | 1     |
U_ALU/BTSTS_5__and0000(U_ALU/BTSTS_5__and00001:O)    | NONE(U_ALU/BTSTS_5)    | 1     |
U_ALU/BTSTS_5__and0001(U_ALU/BTSTS_5__and00011:O)    | NONE(U_ALU/BTSTS_5)    | 1     |
U_ALU/BTSTS_mux0002<16>_map2(XST_GND:G)              | NONE(U_ALU/BTSTS_15)   | 1     |
U_ALU/BTSTS_15__and0001(U_ALU/BTSTS_or00001:O)       | NONE(U_ALU/BTSTS_15)   | 1     |
U_ALU/BTSTS_10__and0000(U_ALU/BTSTS_10__and00001:O)  | NONE(U_ALU/BTSTS_10)   | 1     |
U_ALU/BTSTS_10__and0001(U_ALU/BTSTS_10__and00011:O)  | NONE(U_ALU/BTSTS_10)   | 1     |
U_ALU/BTSTS_6__and0000(U_ALU/BTSTS_6__and00001:O)    | NONE(U_ALU/BTSTS_6)    | 1     |
U_ALU/BTSTS_6__and0001(U_ALU/BTSTS_6__and00011:O)    | NONE(U_ALU/BTSTS_6)    | 1     |
U_ALU/BTSTS_0__and0000(U_ALU/BTSTS_0__and00001:O)    | NONE(U_ALU/BTSTS_0)    | 1     |
U_ALU/BTSTS_0__and0001(U_ALU/BTSTS_0__and00011:O)    | NONE(U_ALU/BTSTS_0)    | 1     |
U_ALU/BTSTS_4__and0000(U_ALU/BTSTS_4__and00001:O)    | NONE(U_ALU/BTSTS_4)    | 1     |
U_ALU/BTSTS_4__and0001(U_ALU/BTSTS_4__and00011:O)    | NONE(U_ALU/BTSTS_4)    | 1     |
U_ALU/BTSTS_12__and0000(U_ALU/BTSTS_12__and00001:O)  | NONE(U_ALU/BTSTS_12)   | 1     |
U_ALU/BTSTS_12__and0001(U_ALU/BTSTS_12__and00011:O)  | NONE(U_ALU/BTSTS_12)   | 1     |
U_ALU/BTSTS_2__and0000(U_ALU/BTSTS_2__and00001:O)    | NONE(U_ALU/BTSTS_2)    | 1     |
U_ALU/BTSTS_2__and0001(U_ALU/BTSTS_2__and00011:O)    | NONE(U_ALU/BTSTS_2)    | 1     |
U_ALU/BTSTS_7__and0000(U_ALU/BTSTS_7__and00001:O)    | NONE(U_ALU/BTSTS_7)    | 1     |
U_ALU/BTSTS_7__and0001(U_ALU/BTSTS_7__and00011:O)    | NONE(U_ALU/BTSTS_7)    | 1     |
U_ALU/BTSTS_3__and0000(U_ALU/BTSTS_3__and00001:O)    | NONE(U_ALU/BTSTS_3)    | 1     |
U_ALU/BTSTS_3__and0001(U_ALU/BTSTS_3__and00011:O)    | NONE(U_ALU/BTSTS_3)    | 1     |
-----------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.627ns (Maximum Frequency: 56.731MHz)
   Minimum input arrival time before clock: 4.610ns
   Maximum output required time after clock: 7.367ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 17.627ns (frequency: 56.731MHz)
  Total number of paths / destination ports: 137044 / 454
-------------------------------------------------------------------------
Delay:               17.627ns (Levels of Logic = 12)
  Source:            U_PC/PC_4_1 (FF)
  Destination:       U_ALU/ZF (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: U_PC/PC_4_1 to U_ALU/ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   1.140  U_PC/PC_4_1 (U_PC/PC_4_1)
     LUT2_D:I0->O          4   0.551   0.943  U_New_PC/New_PC_mux0001<3>11 (N311)
     LUT4:I3->O           18   0.551   1.612  U_MUXBReg/Y<1>11 (XLXN_2<1>)
     LUT2:I1->O           16   0.551   1.237  U_MUXBReg/Y<3>1 (XLXN_2<3>)
     RAM16X1D:DPRA3->DPO   20   0.551   1.571  inst_Mram_mem15 (RdData1<15>)
     LUT4:I3->O            2   0.551   0.903  U_ALU/sY<5>64 (U_ALU/sY<5>_map23)
     LUT4:I3->O            1   0.551   0.000  U_ALU/sY<5>100_F (N2857)
     MUXF5:I0->O           3   0.360   1.246  U_ALU/sY<5>100 (U_ALU/sY<5>_map30)
     LUT4:I0->O            1   0.551   0.000  U_ALU/sY<5>137_SW1_F (N2903)
     MUXF5:I0->O           1   0.360   0.827  U_ALU/sY<5>137_SW1 (N2744)
     LUT4:I3->O            1   0.551   0.827  U_ALU/comp_cmp_eq000026_SW0_SW0 (N2665)
     LUT4_L:I3->LO         1   0.551   0.168  U_ALU/comp_cmp_eq000026 (U_ALU/comp_cmp_eq0000_map10)
     LUT4:I2->O            1   0.551   0.000  U_ALU/comp_cmp_eq000090 (U_ALU/comp)
     FDE:D                     0.203          U_ALU/ZF
    ----------------------------------------
    Total                     17.627ns (7.153ns logic, 10.474ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              4.610ns (Levels of Logic = 4)
  Source:            INW0<0> (PAD)
  Destination:       inst_Mram_mem (RAM)
  Destination Clock: Clk rising

  Data Path: INW0<0> to inst_Mram_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.996  INW0_0_IBUF (INW0_0_IBUF)
     LUT3:I1->O            1   0.551   0.869  MUX_Mem/Y<0>40_F_SW0 (N2820)
     LUT3:I2->O            1   0.551   0.000  MUX_Mem/Y<0>40_F (N2806)
     MUXF5:I0->O           2   0.360   0.000  MUX_Mem/Y<0>40 (WRData<0>)
     RAM16X1D:D                0.462          inst_Mram_mem
    ----------------------------------------
    Total                      4.610ns (2.745ns logic, 1.865ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              7.367ns (Levels of Logic = 1)
  Source:            U_ALU/ZF (FF)
  Destination:       ZF (PAD)
  Source Clock:      Clk rising

  Data Path: U_ALU/ZF to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.720   1.003  U_ALU/ZF (U_ALU/ZF)
     OBUF:I->O                 5.644          ZF_OBUF (ZF)
    ----------------------------------------
    Total                      7.367ns (6.364ns logic, 1.003ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
CPU : 6.80 / 6.90 s | Elapsed : 7.00 / 7.00 s
 
--> 

Total memory usage is 218572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    7 (   0 filtered)

