{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 12:09:42 2014 " "Info: Processing started: Tue Jan 21 12:09:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_video -c projet_video --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_video -c projet_video --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WHDB_CLOCK_SETTING_NOT_FOUND" "OSC_50 " "Warning: Can't find clock settings \"OSC_50\" in current project -- ignoring clock settings" {  } {  } 0 0 "Can't find clock settings \"%1!s!\" in current project -- ignoring clock settings" 0 0 "" 0 -1}
{ "Warning" "WHDB_CLOCK_SETTING_NOT_FOUND" "DLY0 " "Warning: Can't find clock settings \"DLY0\" in current project -- ignoring clock settings" {  } {  } 0 0 "Can't find clock settings \"%1!s!\" in current project -- ignoring clock settings" 0 0 "" 0 -1}
{ "Warning" "WHDB_CLOCK_SETTING_NOT_FOUND" "TD_CLK " "Warning: Can't find clock settings \"TD_CLK\" in current project -- ignoring clock settings" {  } {  } 0 0 "Can't find clock settings \"%1!s!\" in current project -- ignoring clock settings" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "TD_HS " "Info: Assuming node \"TD_HS\" is an undefined clock" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 156 -1 0 } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u1\|mI2C_CTRL_CLK\" as buffer" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u1\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_Ctrl:u9\|oVGA_HS " "Info: Detected ripple clock \"VGA_Ctrl:u9\|oVGA_HS\" as buffer" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_Ctrl:u9\|oVGA_HS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\] register Sdram_Control_4Port:u6\|mADDR\[14\] 3.086 ns " "Info: Slack time is 3.086 ns for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\]\" and destination register \"Sdram_Control_4Port:u6\|mADDR\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "162.0 MHz 6.173 ns " "Info: Fmax is 162.0 MHz (period= 6.173 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.057 ns + Largest register register " "Info: + Largest register to register requirement is 9.057 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.875 ns " "Info: + Latch edge is 6.875 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns + Largest " "Info: + Largest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 533 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.647 ns Sdram_Control_4Port:u6\|mADDR\[14\] 3 REG LCFF_X29_Y18_N17 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6\|mADDR\[14\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mADDR[14] {} } { 0.000ns 1.075ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.635 ns - Longest register " "Info: - Longest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 533 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.635 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\] 3 REG LCFF_X27_Y23_N25 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mADDR[14] {} } { 0.000ns 1.075ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 495 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mADDR[14] {} } { 0.000ns 1.075ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.971 ns - Longest register register " "Info: - Longest register to register delay is 5.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\] 1 REG LCFF_X27_Y23_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.414 ns) 1.141 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~3 2 COMB LCCOMB_X28_Y23_N6 1 " "Info: 2: + IC(0.727 ns) + CELL(0.414 ns) = 1.141 ns; Loc. = LCCOMB_X28_Y23_N6; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.212 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~5 3 COMB LCCOMB_X28_Y23_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.212 ns; Loc. = LCCOMB_X28_Y23_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.283 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~7 4 COMB LCCOMB_X28_Y23_N10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.283 ns; Loc. = LCCOMB_X28_Y23_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.354 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~9 5 COMB LCCOMB_X28_Y23_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.354 ns; Loc. = LCCOMB_X28_Y23_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.513 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~11 6 COMB LCCOMB_X28_Y23_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.513 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~11'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.584 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~13 7 COMB LCCOMB_X28_Y23_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.584 ns; Loc. = LCCOMB_X28_Y23_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~13'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.655 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~15 8 COMB LCCOMB_X28_Y23_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.655 ns; Loc. = LCCOMB_X28_Y23_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~15'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.065 ns Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~16 9 COMB LCCOMB_X28_Y23_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.065 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~16'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.438 ns) 3.505 ns Sdram_Control_4Port:u6\|LessThan7~0 10 COMB LCCOMB_X27_Y20_N14 3 " "Info: 10: + IC(1.002 ns) + CELL(0.438 ns) = 3.505 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u6\|LessThan7~0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.440 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 Sdram_Control_4Port:u6|LessThan7~0 } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.437 ns) 4.350 ns Sdram_Control_4Port:u6\|RD_MASK\[1\]~12 11 COMB LCCOMB_X27_Y20_N10 17 " "Info: 11: + IC(0.408 ns) + CELL(0.437 ns) = 4.350 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u6\|RD_MASK\[1\]~12'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.845 ns" { Sdram_Control_4Port:u6|LessThan7~0 Sdram_Control_4Port:u6|RD_MASK[1]~12 } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.660 ns) 5.971 ns Sdram_Control_4Port:u6\|mADDR\[14\] 12 REG LCFF_X29_Y18_N17 1 " "Info: 12: + IC(0.961 ns) + CELL(0.660 ns) = 5.971 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6\|mADDR\[14\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.621 ns" { Sdram_Control_4Port:u6|RD_MASK[1]~12 Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.873 ns ( 48.12 % ) " "Info: Total cell delay = 2.873 ns ( 48.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.098 ns ( 51.88 % ) " "Info: Total interconnect delay = 3.098 ns ( 51.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "5.971 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 Sdram_Control_4Port:u6|LessThan7~0 Sdram_Control_4Port:u6|RD_MASK[1]~12 Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "5.971 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 {} Sdram_Control_4Port:u6|LessThan7~0 {} Sdram_Control_4Port:u6|RD_MASK[1]~12 {} Sdram_Control_4Port:u6|mADDR[14] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.002ns 0.408ns 0.961ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.438ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.647 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mADDR[14] {} } { 0.000ns 1.075ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "5.971 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 Sdram_Control_4Port:u6|LessThan7~0 Sdram_Control_4Port:u6|RD_MASK[1]~12 Sdram_Control_4Port:u6|mADDR[14] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "5.971 ns" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 {} Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 {} Sdram_Control_4Port:u6|LessThan7~0 {} Sdram_Control_4Port:u6|RD_MASK[1]~12 {} Sdram_Control_4Port:u6|mADDR[14] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.002ns 0.408ns 0.961ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.438ns 0.437ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 register VGA_Ctrl:u9\|V_Cont\[3\] register filtre_video:u_10\|module_lissage:u_4\|oY\[7\] 2.929 ns " "Info: Slack time is 2.929 ns for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" between source register \"VGA_Ctrl:u9\|V_Cont\[3\]\" and destination register \"filtre_video:u_10\|module_lissage:u_4\|oY\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.356 ns + Largest register register " "Info: + Largest register to register requirement is 12.356 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.134 ns + " "Info: + Setup relationship between source and destination is 16.134 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.134 ns " "Info: + Latch edge is 16.134 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 18.518 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_27 37.037 ns 18.518 ns inverted 50 " "Info: Clock period of Source clock \"OSC_27\" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.564 ns + Largest " "Info: + Largest clock skew is -3.564 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 destination 2.608 ns + Shortest register " "Info: + Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G10 101 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns filtre_video:u_10\|module_lissage:u_4\|oY\[7\] 3 REG LCFF_X40_Y25_N31 1 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y25_N31; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[7\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.533 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[7] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 source 6.172 ns - Longest register " "Info: - Longest clock path from clock \"OSC_27\" to source register is 6.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns OSC_27 1 CLK PIN_D13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 3.007 ns VGA_Ctrl:u9\|oVGA_HS 2 REG LCFF_X37_Y23_N21 3 " "Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9\|oVGA_HS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.028 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.000 ns) 4.641 ns VGA_Ctrl:u9\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G5 12 " "Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9\|oVGA_HS~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.634 ns" { VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 6.172 ns VGA_Ctrl:u9\|V_Cont\[3\] 4 REG LCFF_X38_Y24_N27 7 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 6.172 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9\|V_Cont\[3\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.531 ns" { VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 37.31 % ) " "Info: Total cell delay = 2.303 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.869 ns ( 62.69 % ) " "Info: Total interconnect delay = 3.869 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.172 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.172 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|V_Cont[3] {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[7] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.172 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.172 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|V_Cont[3] {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[7] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.172 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.172 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|V_Cont[3] {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.427 ns - Longest register register " "Info: - Longest register to register delay is 9.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Ctrl:u9\|V_Cont\[3\] 1 REG LCFF_X38_Y24_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9\|V_Cont\[3\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.414 ns) 0.949 ns VGA_Ctrl:u9\|Add3~3 2 COMB LCCOMB_X38_Y24_N10 2 " "Info: 2: + IC(0.535 ns) + CELL(0.414 ns) = 0.949 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.949 ns" { VGA_Ctrl:u9|V_Cont[3] VGA_Ctrl:u9|Add3~3 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.020 ns VGA_Ctrl:u9\|Add3~5 3 COMB LCCOMB_X38_Y24_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.020 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~3 VGA_Ctrl:u9|Add3~5 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.179 ns VGA_Ctrl:u9\|Add3~7 4 COMB LCCOMB_X38_Y24_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.179 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { VGA_Ctrl:u9|Add3~5 VGA_Ctrl:u9|Add3~7 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.250 ns VGA_Ctrl:u9\|Add3~9 5 COMB LCCOMB_X38_Y24_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~7 VGA_Ctrl:u9|Add3~9 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.321 ns VGA_Ctrl:u9\|Add3~11 6 COMB LCCOMB_X38_Y24_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~11'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~9 VGA_Ctrl:u9|Add3~11 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.392 ns VGA_Ctrl:u9\|Add3~13 7 COMB LCCOMB_X38_Y24_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.392 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~13'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~11 VGA_Ctrl:u9|Add3~13 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.463 ns VGA_Ctrl:u9\|Add3~15 8 COMB LCCOMB_X38_Y24_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.463 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 1; COMB Node = 'VGA_Ctrl:u9\|Add3~15'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~13 VGA_Ctrl:u9|Add3~15 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.873 ns VGA_Ctrl:u9\|Add3~16 9 COMB LCCOMB_X38_Y24_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 1; COMB Node = 'VGA_Ctrl:u9\|Add3~16'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { VGA_Ctrl:u9|Add3~15 VGA_Ctrl:u9|Add3~16 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.150 ns) 2.459 ns filtre_video:u_10\|module_fenetrage:u_1\|LessThan0~0 10 COMB LCCOMB_X38_Y24_N26 2 " "Info: 10: + IC(0.436 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_fenetrage:u_1\|LessThan0~0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.586 ns" { VGA_Ctrl:u9|Add3~16 filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 } "NODE_NAME" } } { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.856 ns filtre_video:u_10\|module_fenetrage:u_1\|in_active_area~2 11 COMB LCCOMB_X38_Y24_N6 16 " "Info: 11: + IC(0.247 ns) + CELL(0.150 ns) = 2.856 ns; Loc. = LCCOMB_X38_Y24_N6; Fanout = 16; COMB Node = 'filtre_video:u_10\|module_fenetrage:u_1\|in_active_area~2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 } "NODE_NAME" } } { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.150 ns) 3.772 ns filtre_video:u_10\|module_fenetrage:u_1\|oY\[4\]~20 12 COMB LCCOMB_X38_Y25_N22 12 " "Info: 12: + IC(0.766 ns) + CELL(0.150 ns) = 3.772 ns; Loc. = LCCOMB_X38_Y25_N22; Fanout = 12; COMB Node = 'filtre_video:u_10\|module_fenetrage:u_1\|oY\[4\]~20'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.916 ns" { filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 filtre_video:u_10|module_fenetrage:u_1|oY[4]~20 } "NODE_NAME" } } { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(2.246 ns) 6.470 ns filtre_video:u_10\|module_lissage:u_4\|lpm_mult:Mult0\|mult_3l01:auto_generated\|mac_mult1~DATAOUT6 13 COMB DSPMULT_X39_Y25_N0 1 " "Info: 13: + IC(0.452 ns) + CELL(2.246 ns) = 6.470 ns; Loc. = DSPMULT_X39_Y25_N0; Fanout = 1; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|lpm_mult:Mult0\|mult_3l01:auto_generated\|mac_mult1~DATAOUT6'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.698 ns" { filtre_video:u_10|module_fenetrage:u_1|oY[4]~20 filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_mult1~DATAOUT6 } "NODE_NAME" } } { "db/mult_3l01.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/mult_3l01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 6.694 ns filtre_video:u_10\|module_lissage:u_4\|lpm_mult:Mult0\|mult_3l01:auto_generated\|mac_out2~DATAOUT6 14 COMB DSPOUT_X39_Y25_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.224 ns) = 6.694 ns; Loc. = DSPOUT_X39_Y25_N2; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|lpm_mult:Mult0\|mult_3l01:auto_generated\|mac_out2~DATAOUT6'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.224 ns" { filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_mult1~DATAOUT6 filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_out2~DATAOUT6 } "NODE_NAME" } } { "db/mult_3l01.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/mult_3l01.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.393 ns) 7.484 ns filtre_video:u_10\|module_lissage:u_4\|Add2~1 15 COMB LCCOMB_X40_Y25_N0 2 " "Info: 15: + IC(0.397 ns) + CELL(0.393 ns) = 7.484 ns; Loc. = LCCOMB_X40_Y25_N0; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|Add2~1'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.790 ns" { filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_out2~DATAOUT6 filtre_video:u_10|module_lissage:u_4|Add2~1 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.555 ns filtre_video:u_10\|module_lissage:u_4\|Add2~3 16 COMB LCCOMB_X40_Y25_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.555 ns; Loc. = LCCOMB_X40_Y25_N2; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|Add2~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { filtre_video:u_10|module_lissage:u_4|Add2~1 filtre_video:u_10|module_lissage:u_4|Add2~3 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.626 ns filtre_video:u_10\|module_lissage:u_4\|Add2~5 17 COMB LCCOMB_X40_Y25_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.626 ns; Loc. = LCCOMB_X40_Y25_N4; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|Add2~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { filtre_video:u_10|module_lissage:u_4|Add2~3 filtre_video:u_10|module_lissage:u_4|Add2~5 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.036 ns filtre_video:u_10\|module_lissage:u_4\|Add2~6 18 COMB LCCOMB_X40_Y25_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 8.036 ns; Loc. = LCCOMB_X40_Y25_N6; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|Add2~6'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { filtre_video:u_10|module_lissage:u_4|Add2~5 filtre_video:u_10|module_lissage:u_4|Add2~6 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.414 ns) 8.720 ns filtre_video:u_10\|module_lissage:u_4\|oY\[3\]~24 19 COMB LCCOMB_X40_Y25_N22 2 " "Info: 19: + IC(0.270 ns) + CELL(0.414 ns) = 8.720 ns; Loc. = LCCOMB_X40_Y25_N22; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[3\]~24'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.684 ns" { filtre_video:u_10|module_lissage:u_4|Add2~6 filtre_video:u_10|module_lissage:u_4|oY[3]~24 } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.791 ns filtre_video:u_10\|module_lissage:u_4\|oY\[4\]~26 20 COMB LCCOMB_X40_Y25_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.791 ns; Loc. = LCCOMB_X40_Y25_N24; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[4\]~26'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { filtre_video:u_10|module_lissage:u_4|oY[3]~24 filtre_video:u_10|module_lissage:u_4|oY[4]~26 } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.862 ns filtre_video:u_10\|module_lissage:u_4\|oY\[5\]~28 21 COMB LCCOMB_X40_Y25_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.862 ns; Loc. = LCCOMB_X40_Y25_N26; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[5\]~28'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { filtre_video:u_10|module_lissage:u_4|oY[4]~26 filtre_video:u_10|module_lissage:u_4|oY[5]~28 } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.933 ns filtre_video:u_10\|module_lissage:u_4\|oY\[6\]~30 22 COMB LCCOMB_X40_Y25_N28 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.933 ns; Loc. = LCCOMB_X40_Y25_N28; Fanout = 1; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[6\]~30'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { filtre_video:u_10|module_lissage:u_4|oY[5]~28 filtre_video:u_10|module_lissage:u_4|oY[6]~30 } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.343 ns filtre_video:u_10\|module_lissage:u_4\|oY\[7\]~31 23 COMB LCCOMB_X40_Y25_N30 1 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 9.343 ns; Loc. = LCCOMB_X40_Y25_N30; Fanout = 1; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[7\]~31'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { filtre_video:u_10|module_lissage:u_4|oY[6]~30 filtre_video:u_10|module_lissage:u_4|oY[7]~31 } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.427 ns filtre_video:u_10\|module_lissage:u_4\|oY\[7\] 24 REG LCFF_X40_Y25_N31 1 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 9.427 ns; Loc. = LCFF_X40_Y25_N31; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[7\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { filtre_video:u_10|module_lissage:u_4|oY[7]~31 filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.324 ns ( 67.08 % ) " "Info: Total cell delay = 6.324 ns ( 67.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.103 ns ( 32.92 % ) " "Info: Total interconnect delay = 3.103 ns ( 32.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "9.427 ns" { VGA_Ctrl:u9|V_Cont[3] VGA_Ctrl:u9|Add3~3 VGA_Ctrl:u9|Add3~5 VGA_Ctrl:u9|Add3~7 VGA_Ctrl:u9|Add3~9 VGA_Ctrl:u9|Add3~11 VGA_Ctrl:u9|Add3~13 VGA_Ctrl:u9|Add3~15 VGA_Ctrl:u9|Add3~16 filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 filtre_video:u_10|module_fenetrage:u_1|oY[4]~20 filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_mult1~DATAOUT6 filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_out2~DATAOUT6 filtre_video:u_10|module_lissage:u_4|Add2~1 filtre_video:u_10|module_lissage:u_4|Add2~3 filtre_video:u_10|module_lissage:u_4|Add2~5 filtre_video:u_10|module_lissage:u_4|Add2~6 filtre_video:u_10|module_lissage:u_4|oY[3]~24 filtre_video:u_10|module_lissage:u_4|oY[4]~26 filtre_video:u_10|module_lissage:u_4|oY[5]~28 filtre_video:u_10|module_lissage:u_4|oY[6]~30 filtre_video:u_10|module_lissage:u_4|oY[7]~31 filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "9.427 ns" { VGA_Ctrl:u9|V_Cont[3] {} VGA_Ctrl:u9|Add3~3 {} VGA_Ctrl:u9|Add3~5 {} VGA_Ctrl:u9|Add3~7 {} VGA_Ctrl:u9|Add3~9 {} VGA_Ctrl:u9|Add3~11 {} VGA_Ctrl:u9|Add3~13 {} VGA_Ctrl:u9|Add3~15 {} VGA_Ctrl:u9|Add3~16 {} filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 {} filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 {} filtre_video:u_10|module_fenetrage:u_1|oY[4]~20 {} filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_mult1~DATAOUT6 {} filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_out2~DATAOUT6 {} filtre_video:u_10|module_lissage:u_4|Add2~1 {} filtre_video:u_10|module_lissage:u_4|Add2~3 {} filtre_video:u_10|module_lissage:u_4|Add2~5 {} filtre_video:u_10|module_lissage:u_4|Add2~6 {} filtre_video:u_10|module_lissage:u_4|oY[3]~24 {} filtre_video:u_10|module_lissage:u_4|oY[4]~26 {} filtre_video:u_10|module_lissage:u_4|oY[5]~28 {} filtre_video:u_10|module_lissage:u_4|oY[6]~30 {} filtre_video:u_10|module_lissage:u_4|oY[7]~31 {} filtre_video:u_10|module_lissage:u_4|oY[7] {} } { 0.000ns 0.535ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.247ns 0.766ns 0.452ns 0.000ns 0.397ns 0.000ns 0.000ns 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 2.246ns 0.224ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[7] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.172 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.172 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|V_Cont[3] {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "9.427 ns" { VGA_Ctrl:u9|V_Cont[3] VGA_Ctrl:u9|Add3~3 VGA_Ctrl:u9|Add3~5 VGA_Ctrl:u9|Add3~7 VGA_Ctrl:u9|Add3~9 VGA_Ctrl:u9|Add3~11 VGA_Ctrl:u9|Add3~13 VGA_Ctrl:u9|Add3~15 VGA_Ctrl:u9|Add3~16 filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 filtre_video:u_10|module_fenetrage:u_1|oY[4]~20 filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_mult1~DATAOUT6 filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_out2~DATAOUT6 filtre_video:u_10|module_lissage:u_4|Add2~1 filtre_video:u_10|module_lissage:u_4|Add2~3 filtre_video:u_10|module_lissage:u_4|Add2~5 filtre_video:u_10|module_lissage:u_4|Add2~6 filtre_video:u_10|module_lissage:u_4|oY[3]~24 filtre_video:u_10|module_lissage:u_4|oY[4]~26 filtre_video:u_10|module_lissage:u_4|oY[5]~28 filtre_video:u_10|module_lissage:u_4|oY[6]~30 filtre_video:u_10|module_lissage:u_4|oY[7]~31 filtre_video:u_10|module_lissage:u_4|oY[7] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "9.427 ns" { VGA_Ctrl:u9|V_Cont[3] {} VGA_Ctrl:u9|Add3~3 {} VGA_Ctrl:u9|Add3~5 {} VGA_Ctrl:u9|Add3~7 {} VGA_Ctrl:u9|Add3~9 {} VGA_Ctrl:u9|Add3~11 {} VGA_Ctrl:u9|Add3~13 {} VGA_Ctrl:u9|Add3~15 {} VGA_Ctrl:u9|Add3~16 {} filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 {} filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 {} filtre_video:u_10|module_fenetrage:u_1|oY[4]~20 {} filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_mult1~DATAOUT6 {} filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_out2~DATAOUT6 {} filtre_video:u_10|module_lissage:u_4|Add2~1 {} filtre_video:u_10|module_lissage:u_4|Add2~3 {} filtre_video:u_10|module_lissage:u_4|Add2~5 {} filtre_video:u_10|module_lissage:u_4|Add2~6 {} filtre_video:u_10|module_lissage:u_4|oY[3]~24 {} filtre_video:u_10|module_lissage:u_4|oY[4]~26 {} filtre_video:u_10|module_lissage:u_4|oY[5]~28 {} filtre_video:u_10|module_lissage:u_4|oY[6]~30 {} filtre_video:u_10|module_lissage:u_4|oY[7]~31 {} filtre_video:u_10|module_lissage:u_4|oY[7] {} } { 0.000ns 0.535ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.247ns 0.766ns 0.452ns 0.000ns 0.397ns 0.000ns 0.000ns 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 2.246ns 0.224ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] register I2C_AV_Config:u1\|I2C_Controller:u0\|SDO 185.98 MHz 5.377 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 185.98 MHz between source register \"I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\]\" and destination register \"I2C_AV_Config:u1\|I2C_Controller:u0\|SDO\" (period= 5.377 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.177 ns + Longest register register " "Info: + Longest register to register delay is 5.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] 1 REG LCFF_X1_Y18_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 20; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.437 ns) 1.696 ns I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~7 2 COMB LCCOMB_X12_Y18_N24 1 " "Info: 2: + IC(1.259 ns) + CELL(0.437 ns) = 1.696 ns; Loc. = LCCOMB_X12_Y18_N24; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.696 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|Mux0~7 } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.150 ns) 2.497 ns I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~8 3 COMB LCCOMB_X9_Y18_N20 1 " "Info: 3: + IC(0.651 ns) + CELL(0.150 ns) = 2.497 ns; Loc. = LCCOMB_X9_Y18_N20; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~8'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.801 ns" { I2C_AV_Config:u1|I2C_Controller:u0|Mux0~7 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~8 } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.437 ns) 3.620 ns I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~9 4 COMB LCCOMB_X12_Y18_N10 1 " "Info: 4: + IC(0.686 ns) + CELL(0.437 ns) = 3.620 ns; Loc. = LCCOMB_X12_Y18_N10; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.123 ns" { I2C_AV_Config:u1|I2C_Controller:u0|Mux0~8 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~9 } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.416 ns) 4.701 ns I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~18 5 COMB LCCOMB_X9_Y18_N0 1 " "Info: 5: + IC(0.665 ns) + CELL(0.416 ns) = 4.701 ns; Loc. = LCCOMB_X9_Y18_N0; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~18'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.081 ns" { I2C_AV_Config:u1|I2C_Controller:u0|Mux0~9 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~18 } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 5.093 ns I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~19 6 COMB LCCOMB_X9_Y18_N6 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 5.093 ns; Loc. = LCCOMB_X9_Y18_N6; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~19'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.392 ns" { I2C_AV_Config:u1|I2C_Controller:u0|Mux0~18 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~19 } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.177 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SDO 7 REG LCFF_X9_Y18_N7 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.177 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 4; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SDO'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_AV_Config:u1|I2C_Controller:u0|Mux0~19 I2C_AV_Config:u1|I2C_Controller:u0|SDO } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.674 ns ( 32.34 % ) " "Info: Total cell delay = 1.674 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.503 ns ( 67.66 % ) " "Info: Total interconnect delay = 3.503 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "5.177 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|Mux0~7 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~8 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~9 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~18 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~19 I2C_AV_Config:u1|I2C_Controller:u0|SDO } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "5.177 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~7 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~8 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~9 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~18 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~19 {} I2C_AV_Config:u1|I2C_Controller:u0|SDO {} } { 0.000ns 1.259ns 0.651ns 0.686ns 0.665ns 0.242ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.437ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.326 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_50\" to destination register is 4.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.119 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.751 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 46 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 46; COMB Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 4.326 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SDO 4 REG LCFF_X9_Y18_N7 4 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 4.326 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 4; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SDO'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.575 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SDO } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.70 % ) " "Info: Total cell delay = 2.323 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.003 ns ( 46.30 % ) " "Info: Total interconnect delay = 2.003 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.326 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SDO } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.326 ns" { OSC_50 {} OSC_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 0.332ns 0.633ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.312 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.119 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.751 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 46 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 46; COMB Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.312 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] 4 REG LCFF_X1_Y18_N9 20 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 4.312 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 20; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.561 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.87 % ) " "Info: Total cell delay = 2.323 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.989 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.312 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.312 ns" { OSC_50 {} OSC_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] {} } { 0.000ns 0.000ns 0.332ns 0.633ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.326 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SDO } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.326 ns" { OSC_50 {} OSC_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 0.332ns 0.633ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.312 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.312 ns" { OSC_50 {} OSC_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] {} } { 0.000ns 0.000ns 0.332ns 0.633ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "5.177 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|Mux0~7 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~8 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~9 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~18 I2C_AV_Config:u1|I2C_Controller:u0|Mux0~19 I2C_AV_Config:u1|I2C_Controller:u0|SDO } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "5.177 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~7 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~8 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~9 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~18 {} I2C_AV_Config:u1|I2C_Controller:u0|Mux0~19 {} I2C_AV_Config:u1|I2C_Controller:u0|SDO {} } { 0.000ns 1.259ns 0.651ns 0.686ns 0.665ns 0.242ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.437ns 0.416ns 0.150ns 0.084ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.326 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SDO } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.326 ns" { OSC_50 {} OSC_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 0.332ns 0.633ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.312 ns" { OSC_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.312 ns" { OSC_50 {} OSC_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] {} } { 0.000ns 0.000ns 0.332ns 0.633ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Reset_Delay:u3\|oRST_0 " "Info: No valid register-to-register data paths exist for clock \"Reset_Delay:u3\|oRST_0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "TD_CLK register DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|DFFDenominator\[2\] register ITU_656_Decoder:u4\|YCbCr\[1\] 64.87 MHz 15.415 ns Internal " "Info: Clock \"TD_CLK\" has Internal fmax of 64.87 MHz between source register \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|DFFDenominator\[2\]\" and destination register \"ITU_656_Decoder:u4\|YCbCr\[1\]\" (period= 15.415 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.173 ns + Longest register register " "Info: + Longest register to register delay is 15.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|DFFDenominator\[2\] 1 REG LCFF_X37_Y34_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y34_N9; Fanout = 20; REG Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|DFFDenominator\[2\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] } "NODE_NAME" } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 38 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.485 ns) 1.222 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~3 2 COMB LCCOMB_X38_Y34_N14 2 " "Info: 2: + IC(0.737 ns) + CELL(0.485 ns) = 1.222 ns; Loc. = LCCOMB_X38_Y34_N14; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.222 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.293 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~5 3 COMB LCCOMB_X38_Y34_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.293 ns; Loc. = LCCOMB_X38_Y34_N16; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.364 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~7 4 COMB LCCOMB_X38_Y34_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.364 ns; Loc. = LCCOMB_X38_Y34_N18; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.435 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~9 5 COMB LCCOMB_X38_Y34_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.435 ns; Loc. = LCCOMB_X38_Y34_N20; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.845 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~10 6 COMB LCCOMB_X38_Y34_N22 5 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.845 ns; Loc. = LCCOMB_X38_Y34_N22; Fanout = 5; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_4~10'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.438 ns) 3.009 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[25\]~74 7 COMB LCCOMB_X38_Y35_N4 2 " "Info: 7: + IC(0.726 ns) + CELL(0.438 ns) = 3.009 ns; Loc. = LCCOMB_X38_Y35_N4; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[25\]~74'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.164 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[25]~74 } "NODE_NAME" } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 100 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.393 ns) 3.833 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~3 8 COMB LCCOMB_X38_Y35_N20 2 " "Info: 8: + IC(0.431 ns) + CELL(0.393 ns) = 3.833 ns; Loc. = LCCOMB_X38_Y35_N20; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.824 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[25]~74 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.904 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~5 9 COMB LCCOMB_X38_Y35_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.904 ns; Loc. = LCCOMB_X38_Y35_N22; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.975 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~7 10 COMB LCCOMB_X38_Y35_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.975 ns; Loc. = LCCOMB_X38_Y35_N24; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.046 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~9 11 COMB LCCOMB_X38_Y35_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.046 ns; Loc. = LCCOMB_X38_Y35_N26; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.456 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~10 12 COMB LCCOMB_X38_Y35_N28 5 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 4.456 ns; Loc. = LCCOMB_X38_Y35_N28; Fanout = 5; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_5~10'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 4.877 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[30\]~78 13 COMB LCCOMB_X38_Y35_N12 2 " "Info: 13: + IC(0.271 ns) + CELL(0.150 ns) = 4.877 ns; Loc. = LCCOMB_X38_Y35_N12; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[30\]~78'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.421 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[30]~78 } "NODE_NAME" } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 100 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.414 ns) 5.988 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~3 14 COMB LCCOMB_X37_Y35_N20 2 " "Info: 14: + IC(0.697 ns) + CELL(0.414 ns) = 5.988 ns; Loc. = LCCOMB_X37_Y35_N20; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.111 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[30]~78 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.059 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~5 15 COMB LCCOMB_X37_Y35_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.059 ns; Loc. = LCCOMB_X37_Y35_N22; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.130 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~7 16 COMB LCCOMB_X37_Y35_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.130 ns; Loc. = LCCOMB_X37_Y35_N24; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.201 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~9 17 COMB LCCOMB_X37_Y35_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.201 ns; Loc. = LCCOMB_X37_Y35_N26; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.611 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~10 18 COMB LCCOMB_X37_Y35_N28 5 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.611 ns; Loc. = LCCOMB_X37_Y35_N28; Fanout = 5; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_6~10'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.438 ns) 8.302 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[36\]~95 19 COMB LCCOMB_X37_Y35_N14 3 " "Info: 19: + IC(1.253 ns) + CELL(0.438 ns) = 8.302 ns; Loc. = LCCOMB_X37_Y35_N14; Fanout = 3; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[36\]~95'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.691 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[36]~95 } "NODE_NAME" } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 100 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.414 ns) 9.138 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~5 20 COMB LCCOMB_X37_Y35_N4 2 " "Info: 20: + IC(0.422 ns) + CELL(0.414 ns) = 9.138 ns; Loc. = LCCOMB_X37_Y35_N4; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.836 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[36]~95 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.209 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~7 21 COMB LCCOMB_X37_Y35_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.209 ns; Loc. = LCCOMB_X37_Y35_N6; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.280 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~9 22 COMB LCCOMB_X37_Y35_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.280 ns; Loc. = LCCOMB_X37_Y35_N8; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.690 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~10 23 COMB LCCOMB_X37_Y35_N10 4 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 9.690 ns; Loc. = LCCOMB_X37_Y35_N10; Fanout = 4; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_7~10'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.438 ns) 10.846 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[40\]~86 24 COMB LCCOMB_X36_Y35_N26 3 " "Info: 24: + IC(0.718 ns) + CELL(0.438 ns) = 10.846 ns; Loc. = LCCOMB_X36_Y35_N26; Fanout = 3; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|StageOut\[40\]~86'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.156 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[40]~86 } "NODE_NAME" } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 100 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.414 ns) 11.718 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~3 25 COMB LCCOMB_X36_Y35_N12 2 " "Info: 25: + IC(0.458 ns) + CELL(0.414 ns) = 11.718 ns; Loc. = LCCOMB_X36_Y35_N12; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.872 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[40]~86 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 11.877 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~5 26 COMB LCCOMB_X36_Y35_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 11.877 ns; Loc. = LCCOMB_X36_Y35_N14; Fanout = 2; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.948 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~7 27 COMB LCCOMB_X36_Y35_N16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 11.948 ns; Loc. = LCCOMB_X36_Y35_N16; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.019 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~9 28 COMB LCCOMB_X36_Y35_N18 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 12.019 ns; Loc. = LCCOMB_X36_Y35_N18; Fanout = 1; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.429 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~10 29 COMB LCCOMB_X36_Y35_N20 10 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 12.429 ns; Loc. = LCCOMB_X36_Y35_N20; Fanout = 10; COMB Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|op_8~10'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.437 ns) 14.089 ns ITU_656_Decoder:u4\|YCbCr~9 30 COMB LCCOMB_X37_Y33_N12 1 " "Info: 30: + IC(1.223 ns) + CELL(0.437 ns) = 14.089 ns; Loc. = LCCOMB_X37_Y33_N12; Fanout = 1; COMB Node = 'ITU_656_Decoder:u4\|YCbCr~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.660 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~10 ITU_656_Decoder:u4|YCbCr~9 } "NODE_NAME" } } { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.366 ns) 15.173 ns ITU_656_Decoder:u4\|YCbCr\[1\] 31 REG LCFF_X36_Y35_N13 1 " "Info: 31: + IC(0.718 ns) + CELL(0.366 ns) = 15.173 ns; Loc. = LCFF_X36_Y35_N13; Fanout = 1; REG Node = 'ITU_656_Decoder:u4\|YCbCr\[1\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.084 ns" { ITU_656_Decoder:u4|YCbCr~9 ITU_656_Decoder:u4|YCbCr[1] } "NODE_NAME" } } { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.519 ns ( 49.56 % ) " "Info: Total cell delay = 7.519 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.654 ns ( 50.44 % ) " "Info: Total interconnect delay = 7.654 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "15.173 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[25]~74 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[30]~78 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[36]~95 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[40]~86 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~10 ITU_656_Decoder:u4|YCbCr~9 ITU_656_Decoder:u4|YCbCr[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "15.173 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[25]~74 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[30]~78 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[36]~95 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[40]~86 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~10 {} ITU_656_Decoder:u4|YCbCr~9 {} ITU_656_Decoder:u4|YCbCr[1] {} } { 0.000ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.726ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.271ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns 1.253ns 0.422ns 0.000ns 0.000ns 0.000ns 0.718ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 1.223ns 0.718ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.437ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns - Smallest " "Info: - Smallest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TD_CLK destination 2.390 ns + Shortest register " "Info: + Shortest clock path from clock \"TD_CLK\" to destination register is 2.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns TD_CLK 1 CLK PIN_C16 183 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_CLK } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.390 ns ITU_656_Decoder:u4\|YCbCr\[1\] 2 REG LCFF_X36_Y35_N13 1 " "Info: 2: + IC(1.003 ns) + CELL(0.537 ns) = 2.390 ns; Loc. = LCFF_X36_Y35_N13; Fanout = 1; REG Node = 'ITU_656_Decoder:u4\|YCbCr\[1\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.540 ns" { TD_CLK ITU_656_Decoder:u4|YCbCr[1] } "NODE_NAME" } } { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 58.03 % ) " "Info: Total cell delay = 1.387 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.003 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.390 ns" { TD_CLK ITU_656_Decoder:u4|YCbCr[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.390 ns" { TD_CLK {} TD_CLK~combout {} ITU_656_Decoder:u4|YCbCr[1] {} } { 0.000ns 0.000ns 1.003ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TD_CLK source 2.418 ns - Longest register " "Info: - Longest clock path from clock \"TD_CLK\" to source register is 2.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns TD_CLK 1 CLK PIN_C16 183 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_CLK } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.418 ns DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|DFFDenominator\[2\] 2 REG LCFF_X37_Y34_N9 20 " "Info: 2: + IC(1.031 ns) + CELL(0.537 ns) = 2.418 ns; Loc. = LCFF_X37_Y34_N9; Fanout = 20; REG Node = 'DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|DFFDenominator\[2\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { TD_CLK DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] } "NODE_NAME" } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 38 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 57.36 % ) " "Info: Total cell delay = 1.387 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.031 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.418 ns" { TD_CLK DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.418 ns" { TD_CLK {} TD_CLK~combout {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.390 ns" { TD_CLK ITU_656_Decoder:u4|YCbCr[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.390 ns" { TD_CLK {} TD_CLK~combout {} ITU_656_Decoder:u4|YCbCr[1] {} } { 0.000ns 0.000ns 1.003ns } { 0.000ns 0.850ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.418 ns" { TD_CLK DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.418 ns" { TD_CLK {} TD_CLK~combout {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 38 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" 73 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "15.173 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[25]~74 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[30]~78 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[36]~95 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~10 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[40]~86 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~3 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~5 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~7 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~9 DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~10 ITU_656_Decoder:u4|YCbCr~9 ITU_656_Decoder:u4|YCbCr[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "15.173 ns" { DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[25]~74 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[30]~78 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[36]~95 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~10 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[40]~86 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~3 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~5 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~7 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~9 {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~10 {} ITU_656_Decoder:u4|YCbCr~9 {} ITU_656_Decoder:u4|YCbCr[1] {} } { 0.000ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.726ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.271ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns 1.253ns 0.422ns 0.000ns 0.000ns 0.000ns 0.718ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 1.223ns 0.718ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.437ns 0.366ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.390 ns" { TD_CLK ITU_656_Decoder:u4|YCbCr[1] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.390 ns" { TD_CLK {} TD_CLK~combout {} ITU_656_Decoder:u4|YCbCr[1] {} } { 0.000ns 0.000ns 1.003ns } { 0.000ns 0.850ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.418 ns" { TD_CLK DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.418 ns" { TD_CLK {} TD_CLK~combout {} DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "OSC_27 register filtre_video:u_10\|module_lissage:u_4\|oY\[3\] register YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT3 -741 ps " "Info: Slack time is -741 ps for clock \"OSC_27\" between source register \"filtre_video:u_10\|module_lissage:u_4\|oY\[3\]\" and destination register \"YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT3\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.139 ns + Largest register register " "Info: + Largest register to register requirement is 2.139 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.384 ns + " "Info: + Setup relationship between source and destination is 2.384 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.518 ns " "Info: + Latch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"OSC_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 16.134 ns " "Info: - Launch edge is 16.134 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 18.518 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.052 ns + Largest " "Info: + Largest clock skew is 0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_27\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns OSC_27 1 CLK PIN_D13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns OSC_27~clkctrl 2 COMB CLKCTRL_G9 606 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 606; COMB Node = 'OSC_27~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.113 ns" { OSC_27 OSC_27~clkctrl } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.643 ns) 2.660 ns YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT3 3 REG DSPMULT_X39_Y26_N0 20 " "Info: 3: + IC(0.925 ns) + CELL(0.643 ns) = 2.660 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 20; REG Node = 'YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 60.98 % ) " "Info: Total cell delay = 1.622 ns ( 60.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 39.02 % ) " "Info: Total interconnect delay = 1.038 ns ( 39.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.660 ns" { OSC_27 OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.660 ns" { OSC_27 {} OSC_27~combout {} OSC_27~clkctrl {} YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 0.113ns 0.925ns } { 0.000ns 0.979ns 0.000ns 0.643ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 source 2.608 ns - Longest register " "Info: - Longest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G10 101 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns filtre_video:u_10\|module_lissage:u_4\|oY\[3\] 3 REG LCFF_X40_Y25_N23 1 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y25_N23; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[3\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.533 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[3] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[3] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.660 ns" { OSC_27 OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.660 ns" { OSC_27 {} OSC_27~combout {} OSC_27~clkctrl {} YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 0.113ns 0.925ns } { 0.000ns 0.979ns 0.000ns 0.643ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[3] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.660 ns" { OSC_27 OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.660 ns" { OSC_27 {} OSC_27~combout {} OSC_27~clkctrl {} YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 0.113ns 0.925ns } { 0.000ns 0.979ns 0.000ns 0.643ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[3] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.880 ns - Longest register register " "Info: - Longest register to register delay is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns filtre_video:u_10\|module_lissage:u_4\|oY\[3\] 1 REG LCFF_X40_Y25_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y25_N23; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[3\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { filtre_video:u_10|module_lissage:u_4|oY[3] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.150 ns) 1.263 ns filtre_video:u_10\|Mux4~0 2 COMB LCCOMB_X40_Y24_N20 3 " "Info: 2: + IC(1.113 ns) + CELL(0.150 ns) = 1.263 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 3; COMB Node = 'filtre_video:u_10\|Mux4~0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.263 ns" { filtre_video:u_10|module_lissage:u_4|oY[3] filtre_video:u_10|Mux4~0 } "NODE_NAME" } } { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.873 ns) 2.880 ns YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT3 3 REG DSPMULT_X39_Y26_N0 20 " "Info: 3: + IC(0.744 ns) + CELL(0.873 ns) = 2.880 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 20; REG Node = 'YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.617 ns" { filtre_video:u_10|Mux4~0 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.023 ns ( 35.52 % ) " "Info: Total cell delay = 1.023 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.857 ns ( 64.48 % ) " "Info: Total interconnect delay = 1.857 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.880 ns" { filtre_video:u_10|module_lissage:u_4|oY[3] filtre_video:u_10|Mux4~0 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.880 ns" { filtre_video:u_10|module_lissage:u_4|oY[3] {} filtre_video:u_10|Mux4~0 {} YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 1.113ns 0.744ns } { 0.000ns 0.150ns 0.873ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.660 ns" { OSC_27 OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.660 ns" { OSC_27 {} OSC_27~combout {} OSC_27~clkctrl {} YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 0.113ns 0.925ns } { 0.000ns 0.979ns 0.000ns 0.643ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|oY[3] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.880 ns" { filtre_video:u_10|module_lissage:u_4|oY[3] filtre_video:u_10|Mux4~0 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.880 ns" { filtre_video:u_10|module_lissage:u_4|oY[3] {} filtre_video:u_10|Mux4~0 {} YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 1.113ns 0.744ns } { 0.000ns 0.150ns 0.873ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'OSC_27' 24 " "Warning: Can't achieve timing requirement Clock Setup: 'OSC_27' along 24 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "TD_HS register TD_Detect:u2\|Stable_Cont\[0\] register TD_Detect:u2\|TD_Stable 414.08 MHz 2.415 ns Internal " "Info: Clock \"TD_HS\" has Internal fmax of 414.08 MHz between source register \"TD_Detect:u2\|Stable_Cont\[0\]\" and destination register \"TD_Detect:u2\|TD_Stable\" (period= 2.415 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.201 ns + Longest register register " "Info: + Longest register to register delay is 2.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TD_Detect:u2\|Stable_Cont\[0\] 1 REG LCFF_X4_Y35_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y35_N9; Fanout = 3; REG Node = 'TD_Detect:u2\|Stable_Cont\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_Detect:u2|Stable_Cont[0] } "NODE_NAME" } } { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.415 ns) 0.736 ns TD_Detect:u2\|TD_Stable~0 2 COMB LCCOMB_X4_Y35_N24 1 " "Info: 2: + IC(0.321 ns) + CELL(0.415 ns) = 0.736 ns; Loc. = LCCOMB_X4_Y35_N24; Fanout = 1; COMB Node = 'TD_Detect:u2\|TD_Stable~0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.736 ns" { TD_Detect:u2|Stable_Cont[0] TD_Detect:u2|TD_Stable~0 } "NODE_NAME" } } { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.436 ns) 1.447 ns TD_Detect:u2\|TD_Stable~2 3 COMB LCCOMB_X4_Y35_N28 1 " "Info: 3: + IC(0.275 ns) + CELL(0.436 ns) = 1.447 ns; Loc. = LCCOMB_X4_Y35_N28; Fanout = 1; COMB Node = 'TD_Detect:u2\|TD_Stable~2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.711 ns" { TD_Detect:u2|TD_Stable~0 TD_Detect:u2|TD_Stable~2 } "NODE_NAME" } } { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 2.117 ns TD_Detect:u2\|TD_Stable~3 4 COMB LCCOMB_X4_Y35_N0 1 " "Info: 4: + IC(0.250 ns) + CELL(0.420 ns) = 2.117 ns; Loc. = LCCOMB_X4_Y35_N0; Fanout = 1; COMB Node = 'TD_Detect:u2\|TD_Stable~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.670 ns" { TD_Detect:u2|TD_Stable~2 TD_Detect:u2|TD_Stable~3 } "NODE_NAME" } } { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.201 ns TD_Detect:u2\|TD_Stable 5 REG LCFF_X4_Y35_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.201 ns; Loc. = LCFF_X4_Y35_N1; Fanout = 2; REG Node = 'TD_Detect:u2\|TD_Stable'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { TD_Detect:u2|TD_Stable~3 TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 61.56 % ) " "Info: Total cell delay = 1.355 ns ( 61.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 38.44 % ) " "Info: Total interconnect delay = 0.846 ns ( 38.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.201 ns" { TD_Detect:u2|Stable_Cont[0] TD_Detect:u2|TD_Stable~0 TD_Detect:u2|TD_Stable~2 TD_Detect:u2|TD_Stable~3 TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.201 ns" { TD_Detect:u2|Stable_Cont[0] {} TD_Detect:u2|TD_Stable~0 {} TD_Detect:u2|TD_Stable~2 {} TD_Detect:u2|TD_Stable~3 {} TD_Detect:u2|TD_Stable {} } { 0.000ns 0.321ns 0.275ns 0.250ns 0.000ns } { 0.000ns 0.415ns 0.436ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TD_HS destination 2.349 ns + Shortest register " "Info: + Shortest clock path from clock \"TD_HS\" to destination register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns TD_HS 1 CLK PIN_D5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'TD_HS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.537 ns) 2.349 ns TD_Detect:u2\|TD_Stable 2 REG LCFF_X4_Y35_N1 2 " "Info: 2: + IC(0.952 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X4_Y35_N1; Fanout = 2; REG Node = 'TD_Detect:u2\|TD_Stable'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.489 ns" { TD_HS TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 59.47 % ) " "Info: Total cell delay = 1.397 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 40.53 % ) " "Info: Total interconnect delay = 0.952 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.349 ns" { TD_HS TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.349 ns" { TD_HS {} TD_HS~combout {} TD_Detect:u2|TD_Stable {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TD_HS source 2.349 ns - Longest register " "Info: - Longest clock path from clock \"TD_HS\" to source register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns TD_HS 1 CLK PIN_D5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'TD_HS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.537 ns) 2.349 ns TD_Detect:u2\|Stable_Cont\[0\] 2 REG LCFF_X4_Y35_N9 3 " "Info: 2: + IC(0.952 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X4_Y35_N9; Fanout = 3; REG Node = 'TD_Detect:u2\|Stable_Cont\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.489 ns" { TD_HS TD_Detect:u2|Stable_Cont[0] } "NODE_NAME" } } { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 59.47 % ) " "Info: Total cell delay = 1.397 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 40.53 % ) " "Info: Total interconnect delay = 0.952 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.349 ns" { TD_HS TD_Detect:u2|Stable_Cont[0] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.349 ns" { TD_HS {} TD_HS~combout {} TD_Detect:u2|Stable_Cont[0] {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.349 ns" { TD_HS TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.349 ns" { TD_HS {} TD_HS~combout {} TD_Detect:u2|TD_Stable {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.860ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.349 ns" { TD_HS TD_Detect:u2|Stable_Cont[0] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.349 ns" { TD_HS {} TD_HS~combout {} TD_Detect:u2|Stable_Cont[0] {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.201 ns" { TD_Detect:u2|Stable_Cont[0] TD_Detect:u2|TD_Stable~0 TD_Detect:u2|TD_Stable~2 TD_Detect:u2|TD_Stable~3 TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.201 ns" { TD_Detect:u2|Stable_Cont[0] {} TD_Detect:u2|TD_Stable~0 {} TD_Detect:u2|TD_Stable~2 {} TD_Detect:u2|TD_Stable~3 {} TD_Detect:u2|TD_Stable {} } { 0.000ns 0.321ns 0.275ns 0.250ns 0.000ns } { 0.000ns 0.415ns 0.436ns 0.420ns 0.084ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.349 ns" { TD_HS TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.349 ns" { TD_HS {} TD_HS~combout {} TD_Detect:u2|TD_Stable {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.860ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.349 ns" { TD_HS TD_Detect:u2|Stable_Cont[0] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.349 ns" { TD_HS {} TD_HS~combout {} TD_Detect:u2|Stable_Cont[0] {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u6\|command:command1\|rw_flag register Sdram_Control_4Port:u6\|command:command1\|rw_flag 391 ps " "Info: Minimum slack time is 391 ps for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u6\|command:command1\|rw_flag\" and destination register \"Sdram_Control_4Port:u6\|command:command1\|rw_flag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 1 REG LCFF_X25_Y17_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag~4 2 COMB LCCOMB_X25_Y17_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag~4'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag Sdram_Control_4Port:u6|command:command1|rw_flag~4 } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X25_Y17_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag~4 Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag Sdram_Control_4Port:u6|command:command1|rw_flag~4 Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag {} Sdram_Control_4Port:u6|command:command1|rw_flag~4 {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.640 ns + Longest register " "Info: + Longest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 533 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X25_Y17_N13 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.565 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.640 ns - Shortest register " "Info: - Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 533 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X25_Y17_N13 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.565 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag Sdram_Control_4Port:u6|command:command1|rw_flag~4 Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag {} Sdram_Control_4Port:u6|command:command1|rw_flag~4 {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.640 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 register filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\] register filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" between source register \"filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\]\" and destination register \"filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\] 1 REG LCFF_X51_Y24_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns filtre_video:u_10\|module_lissage:u_4\|Add4~26 2 COMB LCCOMB_X51_Y24_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y24_N16; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_lissage:u_4\|Add4~26'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { filtre_video:u_10|module_lissage:u_4|address_cur[8] filtre_video:u_10|module_lissage:u_4|Add4~26 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/softslin/altera9_0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\] 3 REG LCFF_X51_Y24_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { filtre_video:u_10|module_lissage:u_4|Add4~26 filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { filtre_video:u_10|module_lissage:u_4|address_cur[8] filtre_video:u_10|module_lissage:u_4|Add4~26 filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { filtre_video:u_10|module_lissage:u_4|address_cur[8] {} filtre_video:u_10|module_lissage:u_4|Add4~26 {} filtre_video:u_10|module_lissage:u_4|address_cur[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 18.518 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 18.518 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 destination 2.608 ns + Longest register " "Info: + Longest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G10 101 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\] 3 REG LCFF_X51_Y24_N17 5 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.533 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|address_cur[8] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 source 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G10 101 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\] 3 REG LCFF_X51_Y24_N17 5 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|address_cur\[8\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.533 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|address_cur[8] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|address_cur[8] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|address_cur[8] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { filtre_video:u_10|module_lissage:u_4|address_cur[8] filtre_video:u_10|module_lissage:u_4|Add4~26 filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { filtre_video:u_10|module_lissage:u_4|address_cur[8] {} filtre_video:u_10|module_lissage:u_4|Add4~26 {} filtre_video:u_10|module_lissage:u_4|address_cur[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|address_cur[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.608 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl {} filtre_video:u_10|module_lissage:u_4|address_cur[8] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "OSC_27 register VGA_Ctrl:u9\|oVGA_VS register VGA_Ctrl:u9\|oVGA_VS 391 ps " "Info: Minimum slack time is 391 ps for clock \"OSC_27\" between source register \"VGA_Ctrl:u9\|oVGA_VS\" and destination register \"VGA_Ctrl:u9\|oVGA_VS\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Ctrl:u9\|oVGA_VS 1 REG LCFF_X36_Y24_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9\|oVGA_VS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Ctrl:u9\|oVGA_VS~2 2 COMB LCCOMB_X36_Y24_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y24_N24; Fanout = 1; COMB Node = 'VGA_Ctrl:u9\|oVGA_VS~2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Ctrl:u9|oVGA_VS VGA_Ctrl:u9|oVGA_VS~2 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Ctrl:u9\|oVGA_VS 3 REG LCFF_X36_Y24_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9\|oVGA_VS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Ctrl:u9|oVGA_VS~2 VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Ctrl:u9|oVGA_VS VGA_Ctrl:u9|oVGA_VS~2 VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { VGA_Ctrl:u9|oVGA_VS {} VGA_Ctrl:u9|oVGA_VS~2 {} VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.518 ns " "Info: + Latch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_27 37.037 ns 18.518 ns inverted 50 " "Info: Clock period of Destination clock \"OSC_27\" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.518 ns " "Info: - Launch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_27 37.037 ns 18.518 ns inverted 50 " "Info: Clock period of Source clock \"OSC_27\" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 destination 6.167 ns + Longest register " "Info: + Longest clock path from clock \"OSC_27\" to destination register is 6.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns OSC_27 1 CLK PIN_D13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 3.007 ns VGA_Ctrl:u9\|oVGA_HS 2 REG LCFF_X37_Y23_N21 3 " "Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9\|oVGA_HS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.028 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.000 ns) 4.641 ns VGA_Ctrl:u9\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G5 12 " "Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9\|oVGA_HS~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.634 ns" { VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 6.167 ns VGA_Ctrl:u9\|oVGA_VS 4 REG LCFF_X36_Y24_N25 2 " "Info: 4: + IC(0.989 ns) + CELL(0.537 ns) = 6.167 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9\|oVGA_VS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.526 ns" { VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 37.34 % ) " "Info: Total cell delay = 2.303 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.864 ns ( 62.66 % ) " "Info: Total interconnect delay = 3.864 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.167 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.167 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.989ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 source 6.167 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_27\" to source register is 6.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns OSC_27 1 CLK PIN_D13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 3.007 ns VGA_Ctrl:u9\|oVGA_HS 2 REG LCFF_X37_Y23_N21 3 " "Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9\|oVGA_HS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.028 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.000 ns) 4.641 ns VGA_Ctrl:u9\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G5 12 " "Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9\|oVGA_HS~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.634 ns" { VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 6.167 ns VGA_Ctrl:u9\|oVGA_VS 4 REG LCFF_X36_Y24_N25 2 " "Info: 4: + IC(0.989 ns) + CELL(0.537 ns) = 6.167 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9\|oVGA_VS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.526 ns" { VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 37.34 % ) " "Info: Total cell delay = 2.303 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.864 ns ( 62.66 % ) " "Info: Total interconnect delay = 3.864 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.167 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.167 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.989ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.167 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.167 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.989ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.167 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.167 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.989ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Ctrl:u9|oVGA_VS VGA_Ctrl:u9|oVGA_VS~2 VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { VGA_Ctrl:u9|oVGA_VS {} VGA_Ctrl:u9|oVGA_VS~2 {} VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.167 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.167 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.989ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Sdram_Control_4Port:u6\|mDATAOUT\[8\] DRAM_DQ\[8\] OSC_27 7.190 ns register " "Info: tsu for register \"Sdram_Control_4Port:u6\|mDATAOUT\[8\]\" (data pin = \"DRAM_DQ\[8\]\", clock pin = \"OSC_27\") is 7.190 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.472 ns + Longest pin register " "Info: + Longest pin to register delay is 7.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[8\] 1 PIN PIN_W6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_W6; Fanout = 1; PIN Node = 'DRAM_DQ\[8\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns DRAM_DQ\[8\]~7 2 COMB IOC_X0_Y6_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X0_Y6_N1; Fanout = 1; COMB Node = 'DRAM_DQ\[8\]~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.842 ns" { DRAM_DQ[8] DRAM_DQ[8]~7 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.397 ns) + CELL(0.149 ns) 7.388 ns Sdram_Control_4Port:u6\|mDATAOUT\[8\]~feeder 3 COMB LCCOMB_X24_Y23_N12 1 " "Info: 3: + IC(6.397 ns) + CELL(0.149 ns) = 7.388 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|mDATAOUT\[8\]~feeder'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.546 ns" { DRAM_DQ[8]~7 Sdram_Control_4Port:u6|mDATAOUT[8]~feeder } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.472 ns Sdram_Control_4Port:u6\|mDATAOUT\[8\] 4 REG LCFF_X24_Y23_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.472 ns; Loc. = LCFF_X24_Y23_N13; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6\|mDATAOUT\[8\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u6|mDATAOUT[8]~feeder Sdram_Control_4Port:u6|mDATAOUT[8] } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 14.39 % ) " "Info: Total cell delay = 1.075 ns ( 14.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.397 ns ( 85.61 % ) " "Info: Total interconnect delay = 6.397 ns ( 85.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "7.472 ns" { DRAM_DQ[8] DRAM_DQ[8]~7 Sdram_Control_4Port:u6|mDATAOUT[8]~feeder Sdram_Control_4Port:u6|mDATAOUT[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "7.472 ns" { DRAM_DQ[8] {} DRAM_DQ[8]~7 {} Sdram_Control_4Port:u6|mDATAOUT[8]~feeder {} Sdram_Control_4Port:u6|mDATAOUT[8] {} } { 0.000ns 0.000ns 6.397ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "OSC_27 Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"OSC_27\" and output clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.630 ns - Shortest register " "Info: - Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 533 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.075 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.630 ns Sdram_Control_4Port:u6\|mDATAOUT\[8\] 3 REG LCFF_X24_Y23_N13 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X24_Y23_N13; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6\|mDATAOUT\[8\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.555 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mDATAOUT[8] } "NODE_NAME" } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.42 % ) " "Info: Total cell delay = 0.537 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.093 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.630 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mDATAOUT[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.630 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mDATAOUT[8] {} } { 0.000ns 1.075ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "7.472 ns" { DRAM_DQ[8] DRAM_DQ[8]~7 Sdram_Control_4Port:u6|mDATAOUT[8]~feeder Sdram_Control_4Port:u6|mDATAOUT[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "7.472 ns" { DRAM_DQ[8] {} DRAM_DQ[8]~7 {} Sdram_Control_4Port:u6|mDATAOUT[8]~feeder {} Sdram_Control_4Port:u6|mDATAOUT[8] {} } { 0.000ns 0.000ns 6.397ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.630 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mDATAOUT[8] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.630 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mDATAOUT[8] {} } { 0.000ns 1.075ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_27 SRAM_WE_N VGA_Ctrl:u9\|V_Cont\[3\] 17.298 ns register " "Info: tco from clock \"OSC_27\" to destination pin \"SRAM_WE_N\" through register \"VGA_Ctrl:u9\|V_Cont\[3\]\" is 17.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 source 6.172 ns + Longest register " "Info: + Longest clock path from clock \"OSC_27\" to source register is 6.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns OSC_27 1 CLK PIN_D13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 3.007 ns VGA_Ctrl:u9\|oVGA_HS 2 REG LCFF_X37_Y23_N21 3 " "Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9\|oVGA_HS'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.028 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.000 ns) 4.641 ns VGA_Ctrl:u9\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G5 12 " "Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9\|oVGA_HS~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.634 ns" { VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 6.172 ns VGA_Ctrl:u9\|V_Cont\[3\] 4 REG LCFF_X38_Y24_N27 7 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 6.172 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9\|V_Cont\[3\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.531 ns" { VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 37.31 % ) " "Info: Total cell delay = 2.303 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.869 ns ( 62.69 % ) " "Info: Total interconnect delay = 3.869 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.172 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.172 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|V_Cont[3] {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.876 ns + Longest register pin " "Info: + Longest register to pin delay is 10.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Ctrl:u9\|V_Cont\[3\] 1 REG LCFF_X38_Y24_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9\|V_Cont\[3\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.414 ns) 0.949 ns VGA_Ctrl:u9\|Add3~3 2 COMB LCCOMB_X38_Y24_N10 2 " "Info: 2: + IC(0.535 ns) + CELL(0.414 ns) = 0.949 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~3'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.949 ns" { VGA_Ctrl:u9|V_Cont[3] VGA_Ctrl:u9|Add3~3 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.020 ns VGA_Ctrl:u9\|Add3~5 3 COMB LCCOMB_X38_Y24_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.020 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~5'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~3 VGA_Ctrl:u9|Add3~5 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.179 ns VGA_Ctrl:u9\|Add3~7 4 COMB LCCOMB_X38_Y24_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.179 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~7'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { VGA_Ctrl:u9|Add3~5 VGA_Ctrl:u9|Add3~7 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.250 ns VGA_Ctrl:u9\|Add3~9 5 COMB LCCOMB_X38_Y24_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~9'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~7 VGA_Ctrl:u9|Add3~9 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.321 ns VGA_Ctrl:u9\|Add3~11 6 COMB LCCOMB_X38_Y24_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~11'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~9 VGA_Ctrl:u9|Add3~11 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.392 ns VGA_Ctrl:u9\|Add3~13 7 COMB LCCOMB_X38_Y24_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.392 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 2; COMB Node = 'VGA_Ctrl:u9\|Add3~13'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~11 VGA_Ctrl:u9|Add3~13 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.463 ns VGA_Ctrl:u9\|Add3~15 8 COMB LCCOMB_X38_Y24_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.463 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 1; COMB Node = 'VGA_Ctrl:u9\|Add3~15'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_Ctrl:u9|Add3~13 VGA_Ctrl:u9|Add3~15 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.873 ns VGA_Ctrl:u9\|Add3~16 9 COMB LCCOMB_X38_Y24_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 1; COMB Node = 'VGA_Ctrl:u9\|Add3~16'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { VGA_Ctrl:u9|Add3~15 VGA_Ctrl:u9|Add3~16 } "NODE_NAME" } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.150 ns) 2.459 ns filtre_video:u_10\|module_fenetrage:u_1\|LessThan0~0 10 COMB LCCOMB_X38_Y24_N26 2 " "Info: 10: + IC(0.436 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 2; COMB Node = 'filtre_video:u_10\|module_fenetrage:u_1\|LessThan0~0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.586 ns" { VGA_Ctrl:u9|Add3~16 filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 } "NODE_NAME" } } { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.856 ns filtre_video:u_10\|module_fenetrage:u_1\|in_active_area~2 11 COMB LCCOMB_X38_Y24_N6 16 " "Info: 11: + IC(0.247 ns) + CELL(0.150 ns) = 2.856 ns; Loc. = LCCOMB_X38_Y24_N6; Fanout = 16; COMB Node = 'filtre_video:u_10\|module_fenetrage:u_1\|in_active_area~2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 } "NODE_NAME" } } { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.262 ns) + CELL(0.413 ns) 6.531 ns filtre_video:u_10\|module_SRAM:u_2\|write_enable~1 12 COMB LCCOMB_X10_Y1_N18 17 " "Info: 12: + IC(3.262 ns) + CELL(0.413 ns) = 6.531 ns; Loc. = LCCOMB_X10_Y1_N18; Fanout = 17; COMB Node = 'filtre_video:u_10\|module_SRAM:u_2\|write_enable~1'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "3.675 ns" { filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 filtre_video:u_10|module_SRAM:u_2|write_enable~1 } "NODE_NAME" } } { "../vhd_mouvement/module_SRAM.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_SRAM.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(2.798 ns) 10.876 ns SRAM_WE_N 13 PIN PIN_AE10 0 " "Info: 13: + IC(1.547 ns) + CELL(2.798 ns) = 10.876 ns; Loc. = PIN_AE10; Fanout = 0; PIN Node = 'SRAM_WE_N'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.345 ns" { filtre_video:u_10|module_SRAM:u_2|write_enable~1 SRAM_WE_N } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.849 ns ( 44.58 % ) " "Info: Total cell delay = 4.849 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.027 ns ( 55.42 % ) " "Info: Total interconnect delay = 6.027 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "10.876 ns" { VGA_Ctrl:u9|V_Cont[3] VGA_Ctrl:u9|Add3~3 VGA_Ctrl:u9|Add3~5 VGA_Ctrl:u9|Add3~7 VGA_Ctrl:u9|Add3~9 VGA_Ctrl:u9|Add3~11 VGA_Ctrl:u9|Add3~13 VGA_Ctrl:u9|Add3~15 VGA_Ctrl:u9|Add3~16 filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 filtre_video:u_10|module_SRAM:u_2|write_enable~1 SRAM_WE_N } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "10.876 ns" { VGA_Ctrl:u9|V_Cont[3] {} VGA_Ctrl:u9|Add3~3 {} VGA_Ctrl:u9|Add3~5 {} VGA_Ctrl:u9|Add3~7 {} VGA_Ctrl:u9|Add3~9 {} VGA_Ctrl:u9|Add3~11 {} VGA_Ctrl:u9|Add3~13 {} VGA_Ctrl:u9|Add3~15 {} VGA_Ctrl:u9|Add3~16 {} filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 {} filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 {} filtre_video:u_10|module_SRAM:u_2|write_enable~1 {} SRAM_WE_N {} } { 0.000ns 0.535ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.247ns 3.262ns 1.547ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.413ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "6.172 ns" { OSC_27 VGA_Ctrl:u9|oVGA_HS VGA_Ctrl:u9|oVGA_HS~clkctrl VGA_Ctrl:u9|V_Cont[3] } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "6.172 ns" { OSC_27 {} OSC_27~combout {} VGA_Ctrl:u9|oVGA_HS {} VGA_Ctrl:u9|oVGA_HS~clkctrl {} VGA_Ctrl:u9|V_Cont[3] {} } { 0.000ns 0.000ns 1.241ns 1.634ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "10.876 ns" { VGA_Ctrl:u9|V_Cont[3] VGA_Ctrl:u9|Add3~3 VGA_Ctrl:u9|Add3~5 VGA_Ctrl:u9|Add3~7 VGA_Ctrl:u9|Add3~9 VGA_Ctrl:u9|Add3~11 VGA_Ctrl:u9|Add3~13 VGA_Ctrl:u9|Add3~15 VGA_Ctrl:u9|Add3~16 filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 filtre_video:u_10|module_SRAM:u_2|write_enable~1 SRAM_WE_N } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "10.876 ns" { VGA_Ctrl:u9|V_Cont[3] {} VGA_Ctrl:u9|Add3~3 {} VGA_Ctrl:u9|Add3~5 {} VGA_Ctrl:u9|Add3~7 {} VGA_Ctrl:u9|Add3~9 {} VGA_Ctrl:u9|Add3~11 {} VGA_Ctrl:u9|Add3~13 {} VGA_Ctrl:u9|Add3~15 {} VGA_Ctrl:u9|Add3~16 {} filtre_video:u_10|module_fenetrage:u_1|LessThan0~0 {} filtre_video:u_10|module_fenetrage:u_1|in_active_area~2 {} filtre_video:u_10|module_SRAM:u_2|write_enable~1 {} SRAM_WE_N {} } { 0.000ns 0.535ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.247ns 3.262ns 1.547ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.413ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] TD_RESET 9.854 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"TD_RESET\" is 9.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 52 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 52; PIN Node = 'KEY\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.184 ns) + CELL(2.808 ns) 9.854 ns TD_RESET 2 PIN PIN_C4 0 " "Info: 2: + IC(6.184 ns) + CELL(2.808 ns) = 9.854 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'TD_RESET'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "8.992 ns" { KEY[0] TD_RESET } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 37.24 % ) " "Info: Total cell delay = 3.670 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.184 ns ( 62.76 % ) " "Info: Total interconnect delay = 6.184 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "9.854 ns" { KEY[0] TD_RESET } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "9.854 ns" { KEY[0] {} KEY[0]~combout {} TD_RESET {} } { 0.000ns 0.000ns 6.184ns } { 0.000ns 0.862ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT1 DPDT_SW\[0\] OSC_27 -2.197 ns register " "Info: th for register \"YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT1\" (data pin = \"DPDT_SW\[0\]\", clock pin = \"OSC_27\") is -2.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"OSC_27\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns OSC_27 1 CLK PIN_D13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns OSC_27~clkctrl 2 COMB CLKCTRL_G9 606 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 606; COMB Node = 'OSC_27~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.113 ns" { OSC_27 OSC_27~clkctrl } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.643 ns) 2.674 ns YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT1 3 REG DSPMULT_X39_Y24_N0 22 " "Info: 3: + IC(0.939 ns) + CELL(0.643 ns) = 2.674 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 22; REG Node = 'YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT1'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.582 ns" { OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 60.66 % ) " "Info: Total cell delay = 1.622 ns ( 60.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 39.34 % ) " "Info: Total interconnect delay = 1.052 ns ( 39.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { OSC_27 OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { OSC_27 {} OSC_27~combout {} OSC_27~clkctrl {} YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 0.000ns 0.113ns 0.939ns } { 0.000ns 0.979ns 0.000ns 0.643ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.110 ns + " "Info: + Micro hold delay of destination is 0.110 ns" {  } { { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.981 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DPDT_SW\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'DPDT_SW\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DPDT_SW[0] } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.420 ns) 3.220 ns filtre_video:u_10\|Mux7~1 2 COMB LCCOMB_X40_Y24_N12 8 " "Info: 2: + IC(1.801 ns) + CELL(0.420 ns) = 3.220 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 8; COMB Node = 'filtre_video:u_10\|Mux7~1'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.221 ns" { DPDT_SW[0] filtre_video:u_10|Mux7~1 } "NODE_NAME" } } { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 3.660 ns filtre_video:u_10\|Mux6~0 3 COMB LCCOMB_X40_Y24_N0 3 " "Info: 3: + IC(0.290 ns) + CELL(0.150 ns) = 3.660 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 3; COMB Node = 'filtre_video:u_10\|Mux6~0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.440 ns" { filtre_video:u_10|Mux7~1 filtre_video:u_10|Mux6~0 } "NODE_NAME" } } { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.873 ns) 4.981 ns YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT1 4 REG DSPMULT_X39_Y24_N0 22 " "Info: 4: + IC(0.448 ns) + CELL(0.873 ns) = 4.981 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 22; REG Node = 'YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT1'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.321 ns" { filtre_video:u_10|Mux6~0 YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 49.03 % ) " "Info: Total cell delay = 2.442 ns ( 49.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.539 ns ( 50.97 % ) " "Info: Total interconnect delay = 2.539 ns ( 50.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.981 ns" { DPDT_SW[0] filtre_video:u_10|Mux7~1 filtre_video:u_10|Mux6~0 YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.981 ns" { DPDT_SW[0] {} DPDT_SW[0]~combout {} filtre_video:u_10|Mux7~1 {} filtre_video:u_10|Mux6~0 {} YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 0.000ns 1.801ns 0.290ns 0.448ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.873ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { OSC_27 OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { OSC_27 {} OSC_27~combout {} OSC_27~clkctrl {} YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 0.000ns 0.113ns 0.939ns } { 0.000ns 0.979ns 0.000ns 0.643ns } "" } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "4.981 ns" { DPDT_SW[0] filtre_video:u_10|Mux7~1 filtre_video:u_10|Mux6~0 YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/softslin/altera9_0/quartus/linux/Technology_Viewer.qrui" "4.981 ns" { DPDT_SW[0] {} DPDT_SW[0]~combout {} filtre_video:u_10|Mux7~1 {} filtre_video:u_10|Mux6~0 {} YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 0.000ns 1.801ns 0.290ns 0.448ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.873ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Peak virtual memory: 152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 12:09:44 2014 " "Info: Processing ended: Tue Jan 21 12:09:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
