/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [19:0] _03_;
  wire [9:0] _04_;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_16z;
  reg [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_4z;
  wire [27:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [35:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = !(_00_ ? in_data[26] : in_data[25]);
  assign celloutsig_1_6z = !(celloutsig_1_0z ? celloutsig_1_2z[4] : celloutsig_1_3z[2]);
  assign celloutsig_0_3z = !(celloutsig_0_2z ? _01_ : in_data[1]);
  assign celloutsig_1_18z = !(celloutsig_1_15z[7] ? celloutsig_1_17z[0] : celloutsig_1_16z[13]);
  assign celloutsig_1_19z = !(celloutsig_1_16z[3] ? celloutsig_1_3z[7] : celloutsig_1_17z[3]);
  assign celloutsig_0_12z = !(celloutsig_0_9z[4] ? in_data[2] : celloutsig_0_1z);
  assign celloutsig_0_13z = !(celloutsig_0_9z[2] ? in_data[68] : celloutsig_0_7z[6]);
  assign celloutsig_0_1z = !(_02_ ? in_data[16] : in_data[17]);
  assign celloutsig_0_18z = !(celloutsig_0_12z ? celloutsig_0_4z[3] : in_data[32]);
  assign celloutsig_1_0z = !(in_data[184] ? in_data[120] : in_data[165]);
  reg [9:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 10'h000;
    else _15_ <= in_data[55:46];
  assign { _04_[9], _02_, _00_, _04_[6:1], _01_ } = _15_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 20'h00000;
    else _03_ <= { celloutsig_1_8z[7:5], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_7z = celloutsig_1_4z[1] ? { celloutsig_1_2z[4:3], celloutsig_1_6z } : celloutsig_1_3z[8:6];
  assign celloutsig_1_10z = celloutsig_1_7z[1] ? { celloutsig_1_1z[12:11], celloutsig_1_6z } : celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_0z ? _03_[13:1] : { in_data[137:132], celloutsig_1_2z, 1'h0 };
  assign celloutsig_1_16z = celloutsig_1_7z[2] ? { celloutsig_1_1z[10:5], celloutsig_1_4z, celloutsig_1_2z } : { celloutsig_1_15z, celloutsig_1_0z, 1'h0, celloutsig_1_7z[1:0] };
  assign celloutsig_1_17z = celloutsig_1_11z[3] ? celloutsig_1_5z[5:2] : celloutsig_1_5z[4:1];
  assign celloutsig_0_6z = in_data[76] ? { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } : celloutsig_0_5z[13:10];
  assign celloutsig_0_16z = celloutsig_0_12z ? { celloutsig_0_7z[14:4], celloutsig_0_13z, 1'h1 } : in_data[91:79];
  assign celloutsig_1_1z[35:1] = in_data[187] ? in_data[185:151] : in_data[160:126];
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_1z[8:3] : in_data[180:175];
  assign celloutsig_1_3z = celloutsig_1_1z[7] ? { celloutsig_1_1z[25:15], celloutsig_1_0z, celloutsig_1_0z } : in_data[146:134];
  assign celloutsig_1_4z = celloutsig_1_1z[26] ? celloutsig_1_1z[25:23] : { celloutsig_1_1z[4:3], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z[5:1], celloutsig_1_4z } >> celloutsig_1_1z[29:22];
  assign celloutsig_1_15z = { in_data[160:153], celloutsig_1_10z } >> celloutsig_1_3z[12:2];
  assign celloutsig_0_4z = { in_data[89:71], celloutsig_0_2z } >> { in_data[24:6], celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[44:37], celloutsig_0_4z } >> { in_data[74:48], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_7z[13:0] >> { celloutsig_0_7z[10:1], celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_17z[10:0] >> { celloutsig_0_16z[12:3], celloutsig_0_18z };
  assign celloutsig_1_5z = celloutsig_1_2z >> celloutsig_1_2z;
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 15'h0000;
    else if (!clkin_data[128]) celloutsig_0_7z = { celloutsig_0_6z, _04_[9], _02_, _00_, _04_[6:1], _01_, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 14'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_16z };
  assign { _04_[8:7], _04_[0] } = { _02_, _00_, _01_ };
  assign celloutsig_1_1z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
