/*
 * INTEL CONFIDENTIAL
 * Copyright 2011 - 2011 Intel Corporation All Rights Reserved.
 * The source code contained or described herein and all documents related to
 * the source code ("Material") are owned by Intel Corporation or its
 * suppliers or licensors. Title to the Material remains with Intel Corporation
 * or its suppliers and licensors. The Material contains trade secrets and
 * proprietary and confidential information of Intel or its suppliers and
 * licensors. The Material is protected by worldwide copyright and trade secret
 * laws and treaty provisions. No part of the Material may be used, copied,
 * reproduced, modified, published, uploaded, posted, transmitted, distributed,
 * or disclosed in any way without Intel's prior express written permission.
 * No license under any patent, copyright, trade secret or other intellectual
 * property right is granted to or conferred upon you by disclosure or delivery
 * of the Materials, either expressly, by implication, inducement, estoppel or
 * otherwise. Any license under such intellectual property rights must be
 * express and approved by Intel in writing.
 */

#include "nvme.h"
#include "nvme_debug.h"

static uint32_t adm_cmd_del_sq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_alloc_sq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_del_cq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_alloc_cq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_get_log_page(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_identify(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_abort(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_set_features(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_get_features(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);
static uint32_t adm_cmd_async_ev_req(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);

typedef uint32_t adm_command_func(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe);

static adm_command_func * const adm_cmds_funcs[] = {
    [NVME_ADM_CMD_DELETE_SQ] = adm_cmd_del_sq,
    [NVME_ADM_CMD_CREATE_SQ] = adm_cmd_alloc_sq,
    [NVME_ADM_CMD_GET_LOG_PAGE] = adm_cmd_get_log_page,
    [NVME_ADM_CMD_DELETE_CQ] = adm_cmd_del_cq,
    [NVME_ADM_CMD_CREATE_CQ] = adm_cmd_alloc_cq,
    [NVME_ADM_CMD_IDENTIFY] = adm_cmd_identify,
    [NVME_ADM_CMD_ABORT] = adm_cmd_abort,
    [NVME_ADM_CMD_SET_FEATURES] = adm_cmd_set_features,
    [NVME_ADM_CMD_GET_FEATURES] = adm_cmd_get_features,
    [NVME_ADM_CMD_ASYNC_EV_REQ] = adm_cmd_async_ev_req,
    [NVME_ADM_CMD_LAST] = NULL,
};

uint8_t nvme_admin_command(NVMEState *n, NVMECmd *sqe, NVMECQE *cqe)
{
    uint8_t ret = NVME_SC_DATA_XFER_ERROR;

    NVMEStatusField *sf = (NVMEStatusField *) &cqe->status;
    adm_command_func *f;

    if ((sqe->opcode >= NVME_ADM_CMD_LAST) ||
        (!adm_cmds_funcs[sqe->opcode])) {
        sf->sc = NVME_SC_INVALID_OPCODE;
    } else {
        f = adm_cmds_funcs[sqe->opcode];
        ret = f(n, sqe, cqe);
    }
    return ret;
}

static uint32_t adm_check_cqid(NVMEState *n, uint16_t cqid)
{
    uint16_t i;
    if (!n) {
        return FAIL;
    }
    LOG_NORM("kw q: check if exists cqid %d\n", cqid);
    /* If queue is allocated dma_addr!=NULL and has the same ID */
    for (i = 0; i < NVME_MAX_QID; i++) {
        if (n->cq[i].dma_addr && n->cq[i].id == cqid) {
            return 0;
        }
    }

    return FAIL;
}

static uint32_t adm_check_sqid(NVMEState *n, uint16_t sqid)
{
    uint16_t i;

    if (!n) {
        return FAIL;
    }
    /* If queue is allocated dma_addr!=NULL and has the same ID */
    for (i = 0; i < NVME_MAX_QID; i++) {
        if (n->sq[i].dma_addr && n->sq[i].id == sqid) {
            return 0;
        }
    }

    return FAIL;
}
static uint16_t adm_get_free_cq(NVMEState *n)
{
    uint16_t i;

    for (i = 0; i < NVME_MAX_QID; i++) {
        if (!n->cq[i].dma_addr) {
            break;
        }
    }
    return i;
}

static uint16_t adm_get_sq(NVMEState *n, uint16_t sqid)
{
    uint16_t i;

    if (!n) {
        return NVME_MAX_QID;
    }
    for (i = 0; i < NVME_MAX_QID; i++) {
        if (n->sq[i].dma_addr && n->sq[i].id == sqid) {
            break;
        }
    }
    return i;
}

static uint16_t adm_get_cq(NVMEState *n, uint16_t cqid)
{
    uint16_t i;

    if (!n) {
        return NVME_MAX_QID;
    }

    for (i = 0; i < NVME_MAX_QID; i++) {
        if (n->cq[i].dma_addr && n->cq[i].id == cqid) {
            break;
        }
    }

    return i;
}

static uint16_t adm_get_free_sq(NVMEState *n)
{
    uint16_t i;

    for (i = 0; i < NVME_MAX_QID; i++) {
        if (!n->sq[i].dma_addr) {
            break;
        }
    }
    return i;
}

/* FIXME: For now allow only empty queue. */
static uint32_t adm_cmd_del_sq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    /* If something is in the queue then abort all pending messages.
     * TBD: What if there is no space in cq? */
    NVMEAdmCmdDeleteSQ *c = (NVMEAdmCmdDeleteSQ *)cmd;
    NVMEIOCQueue *cq;
    NVMEIOSQueue *sq;
    uint16_t i;
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    LOG_NORM("%s(): called\n", __func__);

    if (cmd->opcode != NVME_ADM_CMD_DELETE_SQ) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    if (c->qid == 0 || c->qid > NVME_MAX_QID) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    i = adm_get_sq(n, c->qid);
    if (i == NVME_MAX_QID) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    sq = &n->sq[i];
    if (sq->tail != sq->head) {
        /* Queue not empty */
    }

    if (sq->cq_id != NVME_MAX_QID) {
        i = adm_get_sq(n, sq->cq_id);
        if (i == NVME_MAX_QID) {
            sf->sct = NVME_SCT_CMD_SPEC_ERR;
            sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
            return FAIL;
        }

        cq = &n->cq[i];
        if (cq->id == NVME_MAX_QID) {
            /* error */
            sf->sct = NVME_SCT_CMD_SPEC_ERR;
            sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
            return FAIL;
        }

        if (!cq->usage_cnt) {
            /* error FIXME */
        }

        cq->usage_cnt--;
    }

    sq->id = sq->cq_id = NVME_MAX_QID;
    sq->head = sq->tail = 0;
    sq->size = 0;
    sq->prio = 0;
    sq->phys_contig = 0;
    sq->dma_addr = 0;

    return 0;
}

static uint32_t adm_cmd_alloc_sq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEAdmCmdCreateSQ *c = (NVMEAdmCmdCreateSQ *)cmd;
    NVMEIOSQueue *sq;
    uint16_t i;
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    LOG_NORM("%s(): called\n", __func__);

    if (cmd->opcode != NVME_ADM_CMD_CREATE_SQ) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    if (c->qid == 0 || c->qid >= NVME_MAX_QID) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    /* Invalid SQID, exists*/
    if (!adm_check_sqid(n, c->qid)) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    /* Corresponding CQ exists?  if not return error */
    if (adm_check_cqid(n, c->cqid)) {
        cqe->status = NVME_SC_INVALID_FIELD << 1;
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_COMPLETION_QUEUE_INVALID;
        return FAIL;
    }

    /* Queue Size */
    if (c->qsize > n->ctrlcap->mqes) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_MAX_QUEUE_SIZE_EXCEEDED;
        return FAIL;
    }

    if (c->pc == 0) {
        LOG_NORM("Non physicaly contiguous memory !\n"
            "Not supported yet\n");
        /* Check chapter 5.4 in spec */
        sf->sc = NVME_SC_INVALID_FIELD;
        return FAIL;
    }

    /* In PRP1 is DMA address. Chapter 5.4, Figure 36 */
    if (c->prp1 == 0) {
        LOG_NORM("No address\n");
        sf->sc = NVME_SC_INVALID_FIELD;
        return FAIL;
    }

    i = adm_get_free_sq(n);
    if (i == NVME_MAX_QID) {
        /* Failed */
        LOG_NORM("No free queue ID ???\n");
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    sq = &n->sq[i];
    sq->id = c->qid;
    sq->size = c->qsize;
    sq->phys_contig = c->pc;
    sq->cq_id = c->cqid;
    sq->prio = c->qprio;
    sq->dma_addr = c->prp1;

    LOG_NORM("sq->id %d, sq->dma_addr 0x%x, %lu\n",
        sq->id, (unsigned int)sq->dma_addr,
        (unsigned long int)sq->dma_addr);

    /* Mark CQ as used by this queue. */
    n->cq[adm_get_cq(n, c->cqid)].usage_cnt++;

    return 0;
}

static uint32_t adm_cmd_del_cq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEAdmCmdDeleteCQ *c = (NVMEAdmCmdDeleteCQ *)cmd;
    NVMEIOCQueue *cq;
    uint16_t i;
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    LOG_NORM("%s(): called\n", __func__);

    if (cmd->opcode != NVME_ADM_CMD_DELETE_CQ) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    if (c->qid == 0 || c->qid > NVME_MAX_QID) {
        LOG_NORM("Invalid Queue ID %d\n", c->qid);
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    i = adm_get_cq(n, c->qid);
    if (i == NVME_MAX_QID) {
        LOG_NORM("No such queue: CQ %d\n", c->qid);
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    cq = &n->cq[i];
    if (cq->tail != cq->head) {
        /* Queue not empty */
        /* error */
    }

    /* Do not allow to delete CQ when some SQ is pointing on it. */
    if (cq->usage_cnt) {
        LOG_NORM("Error. Some sq are still connected to CQ %d\n", c->qid);
        sf->sc = NVME_SC_INVALID_FIELD;
        return NVME_SC_INVALID_FIELD;
    }

    cq->id = NVME_MAX_QID;
    cq->head = cq->tail = 0;
    cq->size = 0;
    cq->irq_enabled = 0;
    cq->vector = 0;
    cq->phys_contig = 0;

    return 0;
}

static uint32_t adm_cmd_alloc_cq(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEAdmCmdCreateCQ *c = (NVMEAdmCmdCreateCQ *)cmd;
    NVMEIOCQueue *cq;
    uint16_t i;
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    LOG_NORM("%s(): called\n", __func__);

    if (cmd->opcode != NVME_ADM_CMD_CREATE_CQ) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    /* Check chapter 5.3 NVM Express 1_0 spec
    if c->pc is set to ‘1’, then c->prp1 specifies a 64-bit base memory
    address pointer of the Completion Queue that is physically contiguous
    and is memory page aligned.

    if c->pc  is cleared to ‘0’, then this field specifies a PRP List
    pointer that describes the list of pages that constitute the
    Completion Queue and is memory page aligned
    */

    if (c->pc == 0) {
        /*TODO: add support for list of pages */
        LOG_NORM("c->pc == 0 Not supported yet\n");
        sf->sc = NVME_SC_INVALID_FIELD;
        return FAIL;
    }

    if (c->qid == 0 || c->qid >= NVME_MAX_QID) {
        LOG_NORM("c->qid == 0 || c->qid >= NVME_MAX_QID\n");
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    /* check if CQ exists., If yes return error */
    if (!adm_check_cqid(n, c->qid)) {
        LOG_NORM("Invalid CQ ID %d\n", c->qid);
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_INVALID_QUEUE_IDENTIFIER;
        return FAIL;
    }

    /* Queue Size */
    if (c->qsize > n->ctrlcap->mqes) {
        LOG_NORM("c->qsize %d, n->ctrlcap.mqes %d\n",
            c->qsize, n->ctrlcap->mqes);
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_MAX_QUEUE_SIZE_EXCEEDED;
        return FAIL;
    }

    /* In PRP1 is DMA address. */
    if (c->prp1 == 0) {
        LOG_NORM("c->prp1 == 0\n");
        sf->sc = NVME_SC_INVALID_FIELD;
        return FAIL;
    }

    i = adm_get_free_cq(n);
    if (i == NVME_MAX_QID) {
        LOG_NORM("i == NVME_MAX_QID\n");
        sf->sc = NVME_SC_INVALID_FIELD;
        return FAIL;
    }

    cq = &n->cq[i];

    cq->id = c->qid;
    cq->dma_addr = c->prp1;
    cq->irq_enabled = c->ien;
    cq->vector = c->iv;
    cq->phase_tag = 1;

    LOG_NORM("kw q: cq[%d] phase_tag   %d\n", cq->id, cq->phase_tag);
    LOG_NORM("kw q: msix vector. cq[%d] vector %d irq_enabled %d\n",
                     cq->id, cq->vector, cq->irq_enabled);
    cq->size = c->qsize;
    cq->phys_contig = c->pc;

    return 0;
}

static uint32_t adm_cmd_get_log_page(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    if (cmd->opcode != NVME_ADM_CMD_GET_LOG_PAGE) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    LOG_NORM("%s(): called\n", __func__);

    return 0;
}

static uint32_t adm_cmd_id_ctrl(NVMEState *n, NVMECmd *cmd)
{
    NVMEIdentifyController *ctrl;
    struct power_state_description *power;

    LOG_NORM("%s(): called\n", __func__);

    ctrl = qemu_mallocz(sizeof(*ctrl));

    if (!ctrl) {
        return FAIL;
    }
    pstrcpy((char *)ctrl->mn, sizeof(ctrl->mn), "Qemu NVMe Driver 0xabcd");
    pstrcpy((char *)ctrl->sn, sizeof(ctrl->sn), "NVMeQx1000");
    pstrcpy((char *)ctrl->fr, sizeof(ctrl->fr), "012345");

    /* TODO: fix this hardcoded values !!!
    check identify command for details: spec chapter 5.11 bytes 512 and 513
    On each 4 bits in byte is a value of n,
    size calculation:  size=2^n,
    */

    ctrl->cqes = 4 << 4 | 4;
    ctrl->sqes = 6 << 4 | 6;

    ctrl->vid = 0x8086;
    ctrl->ssvid = 0x0111;
    ctrl->nn = 1;   /* number of supported name spaces bytes [516:519] */
    ctrl->acl = NVME_ABORT_COMMAND_LIMIT;
    ctrl->aerl = 4;
    ctrl->frmw = 1 << 1 | 0;
    ctrl->npss = 2; /* 0 based */
    ctrl->awun = 0xff;

    power = (struct power_state_description *)&(ctrl->psd0);
    power->mp = 1;
    /* LOG_NORM("psd0[0] %x, psd0[1] %x\n", ctrl->psd0[0], ctrl->psd0[1]); */

    power = (struct power_state_description *)&(ctrl->psdx[0]);
    power->mp = 2;
    /* LOG_NORM("psdx[0] %x, psdx[1] %x\n", ctrl->psdx[0], ctrl->psdx[1]); */

    power = (struct power_state_description *)&(ctrl->psdx[32]);
    power->mp = 3;
    /* LOG_NORM("psdx[32] %x, psdx[33] %x\n", ctrl->psdx[32],
     * ctrl->psdx[33]); */

    LOG_NORM("%s(): copying %lu data into addr %lu\n",
        __func__, sizeof(*ctrl), cmd->prp1);

    nvme_dma_mem_write(cmd->prp1, (uint8_t *)ctrl, sizeof(*ctrl));

    qemu_free(ctrl);
    return 0;
}

/* Needs to be checked if this namespace exists. */
static uint32_t adm_cmd_id_ns(NVMEState *n, NVMECmd *cmd)
{
    NVMEIdentifyNamespace *ns;

    LOG_NORM("%s(): called\n", __func__);

    ns = qemu_mallocz(sizeof(*ns));
    if (!ns) {
        return FAIL;
    }
    LOG_NORM("%s(): copying %lu data into addr %lu\n",
        __func__, sizeof(*ns), cmd->prp1);



    ns->nsze = NVME_TOTAL_BLOCKS;
    ns->ncap = NVME_TOTAL_BLOCKS;
    ns->nuse = NVME_TOTAL_BLOCKS;

    /* The value is reported in terms of a power of two (2^n).
     * LBA data size=2^9=512
     */
    ns->lbaf0.lbads = 9;

    ns->flbas = 0;    /* [26] Formatted LBA Size */
    LOG_NORM("kw q: ns->ncap: %lu\n", ns->ncap);


    nvme_dma_mem_write(cmd->prp1, (void *)ns, sizeof(*ns));

    qemu_free(ns);
    return 0;
}

static uint32_t adm_cmd_identify(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEAdmCmdIdentify *c = (NVMEAdmCmdIdentify *)cmd;
    uint16_t controller;
    target_phys_addr_t addr;
    uint8_t ret;
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    LOG_NORM("%s(): called\n", __func__);

    if (cmd->opcode != NVME_ADM_CMD_IDENTIFY) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }
    if (c->prp2) {
        /* Don't like it! */
        LOG_NORM("%s(): prp2 is set\n", __func__);
    }

    if (c->prp1 == 0) {
        /* Error!*/
        LOG_NORM("%s(): prp1 is not set\n", __func__);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    controller = c->cns;
    addr = c->prp1;

    /* Construct some data and copy it to the addr.*/
    if (c->cns == NVME_IDENTIFY_CONTROLLER) {
        ret = adm_cmd_id_ctrl(n, cmd);
    } else {
        ret = adm_cmd_id_ns(n, cmd);
    }
    if (ret) {
        sf->sc = NVME_SC_INTERNAL;
    }
    return 0;
}


/* 5.1 Abort command
 * The Abort command is used to cancel/abort a specific I/O command previously
 * issued to the Admin or an I/O Submission Queue.Host software may have
 * multiple Abort commands outstanding, subject to the constraints of the
 * Abort Command Limit indicated in the Identify Controller data structure.
 * An abort is a best effort command; the command to abort may have already
 * completed, currently be in execution, or may be deeply queued.
 * It is implementation specific if/when a controller chooses to complete
 * the command with an error (i.e., Requested Command to Abort Not Found)
 * when the command to abort is not found.
*/
static uint32_t adm_cmd_abort(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEAdmCmdAbort *c = (NVMEAdmCmdAbort *)cmd;
    NVMEIOSQueue *sq;
    uint16_t i, tmp;
    target_phys_addr_t addr;
    NVMECmd sqe;
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    LOG_NORM("%s(): called\n", __func__);

    if (cmd->opcode != NVME_ADM_CMD_ABORT) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    if (c->sqid >= NVME_MAX_QID) {
        sf->sc = NVME_SC_INVALID_FIELD;
        return FAIL;
    }

    if (c->sqid == ASQ_ID) {
        LOG_NORM("Abort command for admin queue is not supported\n");
        /* cmd_specific = NVME_CMD_ERR_ABORT_CMD */
        /* cqe->status = NVME_SC_SUCCESS << 1; */
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_REQ_CMD_TO_ABORT_NOT_FOUND;
        return FAIL;
    }

    i = adm_get_sq(n, c->sqid);
    if (i == NVME_MAX_QID) {
        /* Failed - no SQ found*/
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_REQ_CMD_TO_ABORT_NOT_FOUND;
        return FAIL;
    }

    if (n->abort == NVME_ABORT_COMMAND_LIMIT) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_ABORT_CMD_LIMIT_EXCEEDED;
        return FAIL;
    }

    sq = &n->sq[i];

    for (i = 0; i < NVME_ABORT_COMMAND_LIMIT; i++) {
        if (sq->abort_cmd_id[i] == NVME_EMPTY) {
            break;
        }
    }

    if (i == NVME_ABORT_COMMAND_LIMIT) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_ABORT_CMD_LIMIT_EXCEEDED;
        return FAIL;
    }

    tmp = i;
    i = sq->head;
    while (i != sq->tail) {

        addr = sq->dma_addr + i * sizeof(sqe);
        nvme_dma_mem_read(addr, (uint8_t *)&sqe, sizeof(sqe));

        if (sqe.cid == c->cmdid) {
            sq->abort_cmd_id[tmp] = c->cmdid;
            n->abort++;
            break;
        }

        i++;
        if (i == sq->size) {
            i = 0;
        }
    }

    if (sq->abort_cmd_id[tmp] == NVME_EMPTY) {
        sf->sct = NVME_SCT_CMD_SPEC_ERR;
        sf->sc = NVME_REQ_CMD_TO_ABORT_NOT_FOUND;
        return FAIL;
    }

    return 0;
}

static uint32_t do_features(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEAdmCmdFeatures *sqe = (NVMEAdmCmdFeatures *)cmd;
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    switch (sqe->fid) {
    case NVME_FEATURE_ARBITRATION:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.arbitration = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.arbitration;
        }
        break;

    case NVME_FEATURE_POWER_MANAGEMENT:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.power_management = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.power_management;
        }
        break;

    case NVME_FEATURE_LBA_RANGE_TYPE:
        LOG_NORM("NVME_FEATURE_LBA_RANGE_TYPE not supported yet\n");
        break;

    case NVME_FEATURE_TEMPERATURE_THRESHOLD:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.temperature_threshold = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.temperature_threshold;
        }
        break;

    case NVME_FEATURE_ERROR_RECOVERY:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.error_recovery = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.error_recovery;
        }
        break;

    case NVME_FEATURE_VOLATILE_WRITE_CACHE:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.volatile_write_cache = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.volatile_write_cache;
        }
        break;

    case NVME_FEATURE_NUMBER_OF_QUEUES:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.number_of_queues = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.number_of_queues;
        }
        break;

    case NVME_FEATURE_INTERRUPT_COALESCING:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.interrupt_coalescing = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.interrupt_coalescing;
        }
        break;

    case NVME_FEATURE_INTERRUPT_VECTOR_CONF:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.interrupt_vector_configuration = sqe->cdw11;
        } else {
            cqe->cmd_specific =
                n->feature.interrupt_vector_configuration;
        }
        break;

    case NVME_FEATURE_WRITE_ATOMICITY:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.write_atomicity = sqe->cdw11;
        } else {
            cqe->cmd_specific = n->feature.write_atomicity;
        }
        break;

    case NVME_FEATURE_ASYNCHRONOUS_EVENT_CONF:
        if (sqe->opcode == NVME_ADM_CMD_SET_FEATURES) {
            n->feature.asynchronous_event_configuration
                                 = sqe->cdw11;
        } else {
            cqe->cmd_specific =
                n->feature.asynchronous_event_configuration;
        }
        break;

    case NVME_FEATURE_SOFTWARE_PROGRESS_MARKER: /* Set Features only*/
        if (sqe->opcode == NVME_ADM_CMD_GET_FEATURES) {
            cqe->cmd_specific =
                n->feature.software_progress_marker;
        }
        break;

    default:
        LOG_NORM("Unknown feature ID: %d\n", sqe->fid);
        sf->sc = NVME_SC_INVALID_FIELD;
        break;
    }

    return 0;
}

static uint32_t adm_cmd_set_features(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    uint32_t res;

    if (cmd->opcode != NVME_ADM_CMD_SET_FEATURES) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    res = do_features(n, cmd, cqe);

    LOG_NORM("%s(): called\n", __func__);
    return res;
}

static uint32_t adm_cmd_get_features(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    uint32_t res;

    if (cmd->opcode != NVME_ADM_CMD_GET_FEATURES) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    res = do_features(n, cmd, cqe);

    LOG_NORM("%s(): called\n", __func__);
    return res;
}

static uint32_t adm_cmd_async_ev_req(NVMEState *n, NVMECmd *cmd, NVMECQE *cqe)
{
    /* NVMEAdmCmdAsyncEvRq *c = (NVMEAdmCmdAsyncEvRq *)cmd; */
    NVMEStatusField *sf = (NVMEStatusField *)&cqe->status;
    sf->sc = NVME_SC_SUCCESS;

    if (cmd->opcode != NVME_ADM_CMD_ASYNC_EV_REQ) {
        LOG_NORM("%s(): Invalid opcode %d\n", __func__, cmd->opcode);
        sf->sc = NVME_SC_INVALID_OPCODE;
        return FAIL;
    }

    LOG_NORM("%s(): called\n", __func__);
    return 0;
}
