====Running AXI Lite MUX ROUTER Testbench for Anvil======== 


 
sed "s/Vtop/Vaxi_lite_mux_top/g" sim_main.cpp > axi_lite_mux_top_driver.cpp
anvil -O 3 axi_lite_mux_top.anvil > axi_lite_mux_top.anvil.sv 2>/dev/null
verilator --cc --exe --build --top axi_lite_mux_top -j 1 axi_lite_mux_top_driver.cpp axi_lite_mux_top.anvil.sv > /dev/null 2>/dev/null
[Cycle          1] Master AW Request: 00000001
[Cycle          4] Master AW Request: 00000002
[Cycle          7] Master AW Request: 00000003
[Cycle         10] Master AW Request: 00000004
[Cycle         13] Master AW Request: 00000005
[Cycle         16] Master AW Request: 00000006
[Cycle         19] Master AW Request: 00000007
[Cycle         22] Master AW Request: 00000008
[Cycle         25] Master AW Request: 00000001
[Cycle         28] Master AW Request: 00000002
[Cycle         31] Master AW Request: 00000003
[Cycle         34] Master AW Request: 00000004
[Cycle         37] Master AW Request: 00000005
[Cycle         40] Master AW Request: 00000006
[Cycle         43] Master AW Request: 00000007
[Cycle         46] Master AW Request: 00000008
[Cycle         49] Master AW Request: 00000001
[Cycle         52] Master AW Request: 00000002
[Cycle         55] Master AW Request: 00000003
[Cycle         58] Master AW Request: 00000004
[Cycle         61] Master AW Request: 00000005
[Cycle         64] Master AW Request: 00000006
[Cycle         67] Master AW Request: 00000007
[Cycle         70] Master AW Request: 00000008
[Cycle         73] Master AW Request: 00000001
[Cycle         76] Master AW Request: 00000002
[Cycle         79] Master AW Request: 00000003
[Cycle         82] Master AW Request: 00000004
[Cycle         85] Master AW Request: 00000005
[Cycle         88] Master AW Request: 00000006
[Cycle         91] Master AW Request: 00000007
[Cycle         94] Master AW Request: 00000008
[Cycle         97] Master AW Request: 00000001
- axi_lite_mux_top.anvil.sv:476: Verilog $finish
[Cycle        100] Master AW Request: 00000002
- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27
- Verilator: $finish at 211ps; walltime 0.005 s; speed 33.551 ns/s
- Verilator: cpu 0.006 s on 1 threads; alloced 505 MB
====Running AXI Lite MUX ROUTER Testbench for SV(Baseline)========


 
Testbench path file: /home/aditya/Workspace/Anvil-Experiments/axi/src/axi_lite_mux_top.sv
Running Verilator with testbench: axi_lite_mux_top
Timeout set to: 10000 cycles
%Warning-WIDTHTRUNC: /home/aditya/Workspace/Anvil-Experiments/common_cells/src/rr_arb_tree.sv:298:14: Logical operator ASSERT expects 1 bit on the Property, but Property's VARREF 'NumIn' generates 32 bits.
                                                                                                    : ... note: In instance 'axi_lite_mux_top._spawn_9.i_dut.gen_mux.i_ar_arbiter'
  298 |     numin_0: assert (NumIn)                            
      |              ^~~~~~
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-UNSIGNED: /home/aditya/Workspace/Anvil-Experiments/common_cells/src/rr_arb_tree.sv:196:37: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... note: In instance 'axi_lite_mux_top._spawn_9.i_dut.gen_mux.i_ar_arbiter'
  196 |           assign upper_mask[i] = (i >  rr_q) ? req_d[i] : 1'b0;
      |                                     ^
                   ... For warning description see https://verilator.org/warn/UNSIGNED?v=5.036
                   ... Use "/* verilator lint_off UNSIGNED */" and lint_on around source to disable this message.
%Warning-UNSIGNED: /home/aditya/Workspace/Anvil-Experiments/common_cells/src/rr_arb_tree.sv:197:37: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... note: In instance 'axi_lite_mux_top._spawn_9.i_dut.gen_mux.i_ar_arbiter'
  197 |           assign lower_mask[i] = (i <= rr_q) ? req_d[i] : 1'b0;
      |                                     ^~
make: Entering directory '/home/aditya/Workspace/Anvil-Experiments/axi/src/obj_dir'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o sim_main.o /home/aditya/Workspace/Anvil-Experiments/axi/src/sim_main.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vaxi_lite_mux_top.cpp Vaxi_lite_mux_top___024root__DepSet_hfbc5067a__0.cpp Vaxi_lite_mux_top___024root__DepSet_hcbccc732__0.cpp Vaxi_lite_mux_top__ConstPool_0.cpp Vaxi_lite_mux_top___024root__Slow.cpp Vaxi_lite_mux_top___024root__DepSet_hfbc5067a__0__Slow.cpp Vaxi_lite_mux_top___024root__DepSet_hcbccc732__0__Slow.cpp Vaxi_lite_mux_top__Syms.cpp > Vaxi_lite_mux_top__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Vaxi_lite_mux_top__ALL.o Vaxi_lite_mux_top__ALL.cpp
echo "" > Vaxi_lite_mux_top__ALL.verilator_deplist.tmp
g++    sim_main.o verilated.o verilated_threads.o Vaxi_lite_mux_top__ALL.a    -pthread -lpthread -latomic   -o Vaxi_lite_mux_top
rm Vaxi_lite_mux_top__ALL.verilator_deplist.tmp
make: Leaving directory '/home/aditya/Workspace/Anvil-Experiments/axi/src/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-48-g0dc93c1d5
- Verilator: Built from 11.164 MB sources in 86 modules, into 0.522 MB in 8 C++ files needing 0.000 MB
- Verilator: Walltime 1.605 s (elab=0.020, cvt=0.066, bld=1.437); cpu 0.173 s on 4 threads; alloced 47.805 MB
Compilation successful. Running simulation...
Starting axi_lite_mux_top simulation (timeout: 10000 cycles)
[Cycle          1] Master AW Request: 00000001
[Cycle          4] Master AW Request: 00000002
[Cycle          7] Master AW Request: 00000003
[Cycle         10] Master AW Request: 00000004
[Cycle         13] Master AW Request: 00000005
[Cycle         16] Master AW Request: 00000006
[Cycle         19] Master AW Request: 00000007
[Cycle         22] Master AW Request: 00000008
[Cycle         25] Master AW Request: 00000001
[Cycle         28] Master AW Request: 00000002
[Cycle         31] Master AW Request: 00000003
[Cycle         34] Master AW Request: 00000004
[Cycle         37] Master AW Request: 00000005
[Cycle         40] Master AW Request: 00000006
[Cycle         43] Master AW Request: 00000007
[Cycle         46] Master AW Request: 00000008
[Cycle         49] Master AW Request: 00000001
[Cycle         52] Master AW Request: 00000002
[Cycle         55] Master AW Request: 00000003
[Cycle         58] Master AW Request: 00000004
[Cycle         61] Master AW Request: 00000005
[Cycle         64] Master AW Request: 00000006
[Cycle         67] Master AW Request: 00000007
[Cycle         70] Master AW Request: 00000008
[Cycle         73] Master AW Request: 00000001
[Cycle         76] Master AW Request: 00000002
[Cycle         79] Master AW Request: 00000003
[Cycle         82] Master AW Request: 00000004
[Cycle         85] Master AW Request: 00000005
[Cycle         88] Master AW Request: 00000006
[Cycle         91] Master AW Request: 00000007
[Cycle         94] Master AW Request: 00000008
[Cycle         97] Master AW Request: 00000001
- /home/aditya/Workspace/Anvil-Experiments/axi/src/axi_lite_mux_top.sv:476: Verilog $finish
[Cycle        100] Master AW Request: 00000002
Simulation completed with \ at cycle 211
- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27
- Verilator: $finish at 211ps; walltime 0.005 s; speed 34.274 ns/s
- Verilator: cpu 0.006 s on 1 threads; alloced 505 MB
